
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020b48  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001890  08020c88  08020c88  00021c88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  08022518  08022518  00023518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  080225f0  080225f0  00024324  2**0
                  CONTENTS
  5 .ARM          00000008  080225f0  080225f0  000235f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  080225f8  080225f8  00024324  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  080225f8  080225f8  000235f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  080225fc  080225fc  000235fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000324  20000000  08022600  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000027dc  20000324  08022924  00024324  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002b00  08022924  00024b00  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00024324  2**0
                  CONTENTS, READONLY
 13 .debug_info   00042195  00000000  00000000  0002434e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a621  00000000  00000000  000664e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003408  00000000  00000000  00070b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000027a0  00000000  00000000  00073f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029c7d  00000000  00000000  000766b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004165f  00000000  00000000  000a032d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdd1c  00000000  00000000  000e198c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001af6a8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000e834  00000000  00000000  001af6ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  001bdf20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000324 	.word	0x20000324
 800015c:	00000000 	.word	0x00000000
 8000160:	08020c70 	.word	0x08020c70

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000328 	.word	0x20000328
 800017c:	08020c70 	.word	0x08020c70

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_d2iz>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ae4:	d215      	bcs.n	8000b12 <__aeabi_d2iz+0x36>
 8000ae6:	d511      	bpl.n	8000b0c <__aeabi_d2iz+0x30>
 8000ae8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000aec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af0:	d912      	bls.n	8000b18 <__aeabi_d2iz+0x3c>
 8000af2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000afa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afe:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b02:	fa23 f002 	lsr.w	r0, r3, r2
 8000b06:	bf18      	it	ne
 8000b08:	4240      	negne	r0, r0
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b16:	d105      	bne.n	8000b24 <__aeabi_d2iz+0x48>
 8000b18:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	bf08      	it	eq
 8000b1e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b22:	4770      	bx	lr
 8000b24:	f04f 0000 	mov.w	r0, #0
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_frsub>:
 8000c0c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c10:	e002      	b.n	8000c18 <__addsf3>
 8000c12:	bf00      	nop

08000c14 <__aeabi_fsub>:
 8000c14:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c18 <__addsf3>:
 8000c18:	0042      	lsls	r2, r0, #1
 8000c1a:	bf1f      	itttt	ne
 8000c1c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c20:	ea92 0f03 	teqne	r2, r3
 8000c24:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c28:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2c:	d06a      	beq.n	8000d04 <__addsf3+0xec>
 8000c2e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c32:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c36:	bfc1      	itttt	gt
 8000c38:	18d2      	addgt	r2, r2, r3
 8000c3a:	4041      	eorgt	r1, r0
 8000c3c:	4048      	eorgt	r0, r1
 8000c3e:	4041      	eorgt	r1, r0
 8000c40:	bfb8      	it	lt
 8000c42:	425b      	neglt	r3, r3
 8000c44:	2b19      	cmp	r3, #25
 8000c46:	bf88      	it	hi
 8000c48:	4770      	bxhi	lr
 8000c4a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c4e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c52:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c56:	bf18      	it	ne
 8000c58:	4240      	negne	r0, r0
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c5e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c62:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c66:	bf18      	it	ne
 8000c68:	4249      	negne	r1, r1
 8000c6a:	ea92 0f03 	teq	r2, r3
 8000c6e:	d03f      	beq.n	8000cf0 <__addsf3+0xd8>
 8000c70:	f1a2 0201 	sub.w	r2, r2, #1
 8000c74:	fa41 fc03 	asr.w	ip, r1, r3
 8000c78:	eb10 000c 	adds.w	r0, r0, ip
 8000c7c:	f1c3 0320 	rsb	r3, r3, #32
 8000c80:	fa01 f103 	lsl.w	r1, r1, r3
 8000c84:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c88:	d502      	bpl.n	8000c90 <__addsf3+0x78>
 8000c8a:	4249      	negs	r1, r1
 8000c8c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c90:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c94:	d313      	bcc.n	8000cbe <__addsf3+0xa6>
 8000c96:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c9a:	d306      	bcc.n	8000caa <__addsf3+0x92>
 8000c9c:	0840      	lsrs	r0, r0, #1
 8000c9e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ca2:	f102 0201 	add.w	r2, r2, #1
 8000ca6:	2afe      	cmp	r2, #254	@ 0xfe
 8000ca8:	d251      	bcs.n	8000d4e <__addsf3+0x136>
 8000caa:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cb2:	bf08      	it	eq
 8000cb4:	f020 0001 	biceq.w	r0, r0, #1
 8000cb8:	ea40 0003 	orr.w	r0, r0, r3
 8000cbc:	4770      	bx	lr
 8000cbe:	0049      	lsls	r1, r1, #1
 8000cc0:	eb40 0000 	adc.w	r0, r0, r0
 8000cc4:	3a01      	subs	r2, #1
 8000cc6:	bf28      	it	cs
 8000cc8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ccc:	d2ed      	bcs.n	8000caa <__addsf3+0x92>
 8000cce:	fab0 fc80 	clz	ip, r0
 8000cd2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cd6:	ebb2 020c 	subs.w	r2, r2, ip
 8000cda:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cde:	bfaa      	itet	ge
 8000ce0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ce4:	4252      	neglt	r2, r2
 8000ce6:	4318      	orrge	r0, r3
 8000ce8:	bfbc      	itt	lt
 8000cea:	40d0      	lsrlt	r0, r2
 8000cec:	4318      	orrlt	r0, r3
 8000cee:	4770      	bx	lr
 8000cf0:	f092 0f00 	teq	r2, #0
 8000cf4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cf8:	bf06      	itte	eq
 8000cfa:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cfe:	3201      	addeq	r2, #1
 8000d00:	3b01      	subne	r3, #1
 8000d02:	e7b5      	b.n	8000c70 <__addsf3+0x58>
 8000d04:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d0c:	bf18      	it	ne
 8000d0e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d12:	d021      	beq.n	8000d58 <__addsf3+0x140>
 8000d14:	ea92 0f03 	teq	r2, r3
 8000d18:	d004      	beq.n	8000d24 <__addsf3+0x10c>
 8000d1a:	f092 0f00 	teq	r2, #0
 8000d1e:	bf08      	it	eq
 8000d20:	4608      	moveq	r0, r1
 8000d22:	4770      	bx	lr
 8000d24:	ea90 0f01 	teq	r0, r1
 8000d28:	bf1c      	itt	ne
 8000d2a:	2000      	movne	r0, #0
 8000d2c:	4770      	bxne	lr
 8000d2e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d32:	d104      	bne.n	8000d3e <__addsf3+0x126>
 8000d34:	0040      	lsls	r0, r0, #1
 8000d36:	bf28      	it	cs
 8000d38:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d3c:	4770      	bx	lr
 8000d3e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d42:	bf3c      	itt	cc
 8000d44:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d48:	4770      	bxcc	lr
 8000d4a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d4e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d52:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d56:	4770      	bx	lr
 8000d58:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d5c:	bf16      	itet	ne
 8000d5e:	4608      	movne	r0, r1
 8000d60:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d64:	4601      	movne	r1, r0
 8000d66:	0242      	lsls	r2, r0, #9
 8000d68:	bf06      	itte	eq
 8000d6a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d6e:	ea90 0f01 	teqeq	r0, r1
 8000d72:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_ui2f>:
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e004      	b.n	8000d88 <__aeabi_i2f+0x8>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_i2f>:
 8000d80:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d84:	bf48      	it	mi
 8000d86:	4240      	negmi	r0, r0
 8000d88:	ea5f 0c00 	movs.w	ip, r0
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d94:	4601      	mov	r1, r0
 8000d96:	f04f 0000 	mov.w	r0, #0
 8000d9a:	e01c      	b.n	8000dd6 <__aeabi_l2f+0x2a>

08000d9c <__aeabi_ul2f>:
 8000d9c:	ea50 0201 	orrs.w	r2, r0, r1
 8000da0:	bf08      	it	eq
 8000da2:	4770      	bxeq	lr
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e00a      	b.n	8000dc0 <__aeabi_l2f+0x14>
 8000daa:	bf00      	nop

08000dac <__aeabi_l2f>:
 8000dac:	ea50 0201 	orrs.w	r2, r0, r1
 8000db0:	bf08      	it	eq
 8000db2:	4770      	bxeq	lr
 8000db4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000db8:	d502      	bpl.n	8000dc0 <__aeabi_l2f+0x14>
 8000dba:	4240      	negs	r0, r0
 8000dbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc0:	ea5f 0c01 	movs.w	ip, r1
 8000dc4:	bf02      	ittt	eq
 8000dc6:	4684      	moveq	ip, r0
 8000dc8:	4601      	moveq	r1, r0
 8000dca:	2000      	moveq	r0, #0
 8000dcc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dd0:	bf08      	it	eq
 8000dd2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dd6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000dda:	fabc f28c 	clz	r2, ip
 8000dde:	3a08      	subs	r2, #8
 8000de0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000de4:	db10      	blt.n	8000e08 <__aeabi_l2f+0x5c>
 8000de6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dea:	4463      	add	r3, ip
 8000dec:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df0:	f1c2 0220 	rsb	r2, r2, #32
 8000df4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000df8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dfc:	eb43 0002 	adc.w	r0, r3, r2
 8000e00:	bf08      	it	eq
 8000e02:	f020 0001 	biceq.w	r0, r0, #1
 8000e06:	4770      	bx	lr
 8000e08:	f102 0220 	add.w	r2, r2, #32
 8000e0c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e10:	f1c2 0220 	rsb	r2, r2, #32
 8000e14:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e18:	fa21 f202 	lsr.w	r2, r1, r2
 8000e1c:	eb43 0002 	adc.w	r0, r3, r2
 8000e20:	bf08      	it	eq
 8000e22:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e26:	4770      	bx	lr

08000e28 <__gesf2>:
 8000e28:	f04f 3cff 	mov.w	ip, #4294967295
 8000e2c:	e006      	b.n	8000e3c <__cmpsf2+0x4>
 8000e2e:	bf00      	nop

08000e30 <__lesf2>:
 8000e30:	f04f 0c01 	mov.w	ip, #1
 8000e34:	e002      	b.n	8000e3c <__cmpsf2+0x4>
 8000e36:	bf00      	nop

08000e38 <__cmpsf2>:
 8000e38:	f04f 0c01 	mov.w	ip, #1
 8000e3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e4c:	bf18      	it	ne
 8000e4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e52:	d011      	beq.n	8000e78 <__cmpsf2+0x40>
 8000e54:	b001      	add	sp, #4
 8000e56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e5a:	bf18      	it	ne
 8000e5c:	ea90 0f01 	teqne	r0, r1
 8000e60:	bf58      	it	pl
 8000e62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e66:	bf88      	it	hi
 8000e68:	17c8      	asrhi	r0, r1, #31
 8000e6a:	bf38      	it	cc
 8000e6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e70:	bf18      	it	ne
 8000e72:	f040 0001 	orrne.w	r0, r0, #1
 8000e76:	4770      	bx	lr
 8000e78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e7c:	d102      	bne.n	8000e84 <__cmpsf2+0x4c>
 8000e7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e82:	d105      	bne.n	8000e90 <__cmpsf2+0x58>
 8000e84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e88:	d1e4      	bne.n	8000e54 <__cmpsf2+0x1c>
 8000e8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e8e:	d0e1      	beq.n	8000e54 <__cmpsf2+0x1c>
 8000e90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <__aeabi_cfrcmple>:
 8000e98:	4684      	mov	ip, r0
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	4661      	mov	r1, ip
 8000e9e:	e7ff      	b.n	8000ea0 <__aeabi_cfcmpeq>

08000ea0 <__aeabi_cfcmpeq>:
 8000ea0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ea2:	f7ff ffc9 	bl	8000e38 <__cmpsf2>
 8000ea6:	2800      	cmp	r0, #0
 8000ea8:	bf48      	it	mi
 8000eaa:	f110 0f00 	cmnmi.w	r0, #0
 8000eae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000eb0 <__aeabi_fcmpeq>:
 8000eb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eb4:	f7ff fff4 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000eb8:	bf0c      	ite	eq
 8000eba:	2001      	moveq	r0, #1
 8000ebc:	2000      	movne	r0, #0
 8000ebe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_fcmplt>:
 8000ec4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ec8:	f7ff ffea 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000ecc:	bf34      	ite	cc
 8000ece:	2001      	movcc	r0, #1
 8000ed0:	2000      	movcs	r0, #0
 8000ed2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ed6:	bf00      	nop

08000ed8 <__aeabi_fcmple>:
 8000ed8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000edc:	f7ff ffe0 	bl	8000ea0 <__aeabi_cfcmpeq>
 8000ee0:	bf94      	ite	ls
 8000ee2:	2001      	movls	r0, #1
 8000ee4:	2000      	movhi	r0, #0
 8000ee6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eea:	bf00      	nop

08000eec <__aeabi_fcmpge>:
 8000eec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef0:	f7ff ffd2 	bl	8000e98 <__aeabi_cfrcmple>
 8000ef4:	bf94      	ite	ls
 8000ef6:	2001      	movls	r0, #1
 8000ef8:	2000      	movhi	r0, #0
 8000efa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000efe:	bf00      	nop

08000f00 <__aeabi_fcmpgt>:
 8000f00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f04:	f7ff ffc8 	bl	8000e98 <__aeabi_cfrcmple>
 8000f08:	bf34      	ite	cc
 8000f0a:	2001      	movcc	r0, #1
 8000f0c:	2000      	movcs	r0, #0
 8000f0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f12:	bf00      	nop

08000f14 <__aeabi_f2iz>:
 8000f14:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f18:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f1c:	d30f      	bcc.n	8000f3e <__aeabi_f2iz+0x2a>
 8000f1e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f22:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f26:	d90d      	bls.n	8000f44 <__aeabi_f2iz+0x30>
 8000f28:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f2c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f30:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f34:	fa23 f002 	lsr.w	r0, r3, r2
 8000f38:	bf18      	it	ne
 8000f3a:	4240      	negne	r0, r0
 8000f3c:	4770      	bx	lr
 8000f3e:	f04f 0000 	mov.w	r0, #0
 8000f42:	4770      	bx	lr
 8000f44:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f48:	d101      	bne.n	8000f4e <__aeabi_f2iz+0x3a>
 8000f4a:	0242      	lsls	r2, r0, #9
 8000f4c:	d105      	bne.n	8000f5a <__aeabi_f2iz+0x46>
 8000f4e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f52:	bf08      	it	eq
 8000f54:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f58:	4770      	bx	lr
 8000f5a:	f04f 0000 	mov.w	r0, #0
 8000f5e:	4770      	bx	lr

08000f60 <__aeabi_f2uiz>:
 8000f60:	0042      	lsls	r2, r0, #1
 8000f62:	d20e      	bcs.n	8000f82 <__aeabi_f2uiz+0x22>
 8000f64:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f68:	d30b      	bcc.n	8000f82 <__aeabi_f2uiz+0x22>
 8000f6a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f6e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f72:	d409      	bmi.n	8000f88 <__aeabi_f2uiz+0x28>
 8000f74:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f7c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f80:	4770      	bx	lr
 8000f82:	f04f 0000 	mov.w	r0, #0
 8000f86:	4770      	bx	lr
 8000f88:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f8c:	d101      	bne.n	8000f92 <__aeabi_f2uiz+0x32>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	d102      	bne.n	8000f98 <__aeabi_f2uiz+0x38>
 8000f92:	f04f 30ff 	mov.w	r0, #4294967295
 8000f96:	4770      	bx	lr
 8000f98:	f04f 0000 	mov.w	r0, #0
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <__aeabi_uldivmod>:
 8000fa0:	b953      	cbnz	r3, 8000fb8 <__aeabi_uldivmod+0x18>
 8000fa2:	b94a      	cbnz	r2, 8000fb8 <__aeabi_uldivmod+0x18>
 8000fa4:	2900      	cmp	r1, #0
 8000fa6:	bf08      	it	eq
 8000fa8:	2800      	cmpeq	r0, #0
 8000faa:	bf1c      	itt	ne
 8000fac:	f04f 31ff 	movne.w	r1, #4294967295
 8000fb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000fb4:	f000 b9be 	b.w	8001334 <__aeabi_idiv0>
 8000fb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fc0:	f000 f83c 	bl	800103c <__udivmoddi4>
 8000fc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fcc:	b004      	add	sp, #16
 8000fce:	4770      	bx	lr

08000fd0 <__aeabi_d2lz>:
 8000fd0:	b538      	push	{r3, r4, r5, lr}
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	4604      	mov	r4, r0
 8000fd8:	460d      	mov	r5, r1
 8000fda:	f7ff fd57 	bl	8000a8c <__aeabi_dcmplt>
 8000fde:	b928      	cbnz	r0, 8000fec <__aeabi_d2lz+0x1c>
 8000fe0:	4620      	mov	r0, r4
 8000fe2:	4629      	mov	r1, r5
 8000fe4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fe8:	f000 b80a 	b.w	8001000 <__aeabi_d2ulz>
 8000fec:	4620      	mov	r0, r4
 8000fee:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ff2:	f000 f805 	bl	8001000 <__aeabi_d2ulz>
 8000ff6:	4240      	negs	r0, r0
 8000ff8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ffc:	bd38      	pop	{r3, r4, r5, pc}
 8000ffe:	bf00      	nop

08001000 <__aeabi_d2ulz>:
 8001000:	b5d0      	push	{r4, r6, r7, lr}
 8001002:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <__aeabi_d2ulz+0x34>)
 8001004:	2200      	movs	r2, #0
 8001006:	4606      	mov	r6, r0
 8001008:	460f      	mov	r7, r1
 800100a:	f7ff facd 	bl	80005a8 <__aeabi_dmul>
 800100e:	f7ff fd8d 	bl	8000b2c <__aeabi_d2uiz>
 8001012:	4604      	mov	r4, r0
 8001014:	f7ff fa4e 	bl	80004b4 <__aeabi_ui2d>
 8001018:	4b07      	ldr	r3, [pc, #28]	@ (8001038 <__aeabi_d2ulz+0x38>)
 800101a:	2200      	movs	r2, #0
 800101c:	f7ff fac4 	bl	80005a8 <__aeabi_dmul>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4630      	mov	r0, r6
 8001026:	4639      	mov	r1, r7
 8001028:	f7ff f906 	bl	8000238 <__aeabi_dsub>
 800102c:	f7ff fd7e 	bl	8000b2c <__aeabi_d2uiz>
 8001030:	4621      	mov	r1, r4
 8001032:	bdd0      	pop	{r4, r6, r7, pc}
 8001034:	3df00000 	.word	0x3df00000
 8001038:	41f00000 	.word	0x41f00000

0800103c <__udivmoddi4>:
 800103c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001040:	9d08      	ldr	r5, [sp, #32]
 8001042:	468e      	mov	lr, r1
 8001044:	4604      	mov	r4, r0
 8001046:	4688      	mov	r8, r1
 8001048:	2b00      	cmp	r3, #0
 800104a:	d14a      	bne.n	80010e2 <__udivmoddi4+0xa6>
 800104c:	428a      	cmp	r2, r1
 800104e:	4617      	mov	r7, r2
 8001050:	d962      	bls.n	8001118 <__udivmoddi4+0xdc>
 8001052:	fab2 f682 	clz	r6, r2
 8001056:	b14e      	cbz	r6, 800106c <__udivmoddi4+0x30>
 8001058:	f1c6 0320 	rsb	r3, r6, #32
 800105c:	fa01 f806 	lsl.w	r8, r1, r6
 8001060:	fa20 f303 	lsr.w	r3, r0, r3
 8001064:	40b7      	lsls	r7, r6
 8001066:	ea43 0808 	orr.w	r8, r3, r8
 800106a:	40b4      	lsls	r4, r6
 800106c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001070:	fa1f fc87 	uxth.w	ip, r7
 8001074:	fbb8 f1fe 	udiv	r1, r8, lr
 8001078:	0c23      	lsrs	r3, r4, #16
 800107a:	fb0e 8811 	mls	r8, lr, r1, r8
 800107e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001082:	fb01 f20c 	mul.w	r2, r1, ip
 8001086:	429a      	cmp	r2, r3
 8001088:	d909      	bls.n	800109e <__udivmoddi4+0x62>
 800108a:	18fb      	adds	r3, r7, r3
 800108c:	f101 30ff 	add.w	r0, r1, #4294967295
 8001090:	f080 80ea 	bcs.w	8001268 <__udivmoddi4+0x22c>
 8001094:	429a      	cmp	r2, r3
 8001096:	f240 80e7 	bls.w	8001268 <__udivmoddi4+0x22c>
 800109a:	3902      	subs	r1, #2
 800109c:	443b      	add	r3, r7
 800109e:	1a9a      	subs	r2, r3, r2
 80010a0:	b2a3      	uxth	r3, r4
 80010a2:	fbb2 f0fe 	udiv	r0, r2, lr
 80010a6:	fb0e 2210 	mls	r2, lr, r0, r2
 80010aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80010ae:	fb00 fc0c 	mul.w	ip, r0, ip
 80010b2:	459c      	cmp	ip, r3
 80010b4:	d909      	bls.n	80010ca <__udivmoddi4+0x8e>
 80010b6:	18fb      	adds	r3, r7, r3
 80010b8:	f100 32ff 	add.w	r2, r0, #4294967295
 80010bc:	f080 80d6 	bcs.w	800126c <__udivmoddi4+0x230>
 80010c0:	459c      	cmp	ip, r3
 80010c2:	f240 80d3 	bls.w	800126c <__udivmoddi4+0x230>
 80010c6:	443b      	add	r3, r7
 80010c8:	3802      	subs	r0, #2
 80010ca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80010ce:	eba3 030c 	sub.w	r3, r3, ip
 80010d2:	2100      	movs	r1, #0
 80010d4:	b11d      	cbz	r5, 80010de <__udivmoddi4+0xa2>
 80010d6:	40f3      	lsrs	r3, r6
 80010d8:	2200      	movs	r2, #0
 80010da:	e9c5 3200 	strd	r3, r2, [r5]
 80010de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010e2:	428b      	cmp	r3, r1
 80010e4:	d905      	bls.n	80010f2 <__udivmoddi4+0xb6>
 80010e6:	b10d      	cbz	r5, 80010ec <__udivmoddi4+0xb0>
 80010e8:	e9c5 0100 	strd	r0, r1, [r5]
 80010ec:	2100      	movs	r1, #0
 80010ee:	4608      	mov	r0, r1
 80010f0:	e7f5      	b.n	80010de <__udivmoddi4+0xa2>
 80010f2:	fab3 f183 	clz	r1, r3
 80010f6:	2900      	cmp	r1, #0
 80010f8:	d146      	bne.n	8001188 <__udivmoddi4+0x14c>
 80010fa:	4573      	cmp	r3, lr
 80010fc:	d302      	bcc.n	8001104 <__udivmoddi4+0xc8>
 80010fe:	4282      	cmp	r2, r0
 8001100:	f200 8105 	bhi.w	800130e <__udivmoddi4+0x2d2>
 8001104:	1a84      	subs	r4, r0, r2
 8001106:	eb6e 0203 	sbc.w	r2, lr, r3
 800110a:	2001      	movs	r0, #1
 800110c:	4690      	mov	r8, r2
 800110e:	2d00      	cmp	r5, #0
 8001110:	d0e5      	beq.n	80010de <__udivmoddi4+0xa2>
 8001112:	e9c5 4800 	strd	r4, r8, [r5]
 8001116:	e7e2      	b.n	80010de <__udivmoddi4+0xa2>
 8001118:	2a00      	cmp	r2, #0
 800111a:	f000 8090 	beq.w	800123e <__udivmoddi4+0x202>
 800111e:	fab2 f682 	clz	r6, r2
 8001122:	2e00      	cmp	r6, #0
 8001124:	f040 80a4 	bne.w	8001270 <__udivmoddi4+0x234>
 8001128:	1a8a      	subs	r2, r1, r2
 800112a:	0c03      	lsrs	r3, r0, #16
 800112c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001130:	b280      	uxth	r0, r0
 8001132:	b2bc      	uxth	r4, r7
 8001134:	2101      	movs	r1, #1
 8001136:	fbb2 fcfe 	udiv	ip, r2, lr
 800113a:	fb0e 221c 	mls	r2, lr, ip, r2
 800113e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001142:	fb04 f20c 	mul.w	r2, r4, ip
 8001146:	429a      	cmp	r2, r3
 8001148:	d907      	bls.n	800115a <__udivmoddi4+0x11e>
 800114a:	18fb      	adds	r3, r7, r3
 800114c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001150:	d202      	bcs.n	8001158 <__udivmoddi4+0x11c>
 8001152:	429a      	cmp	r2, r3
 8001154:	f200 80e0 	bhi.w	8001318 <__udivmoddi4+0x2dc>
 8001158:	46c4      	mov	ip, r8
 800115a:	1a9b      	subs	r3, r3, r2
 800115c:	fbb3 f2fe 	udiv	r2, r3, lr
 8001160:	fb0e 3312 	mls	r3, lr, r2, r3
 8001164:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001168:	fb02 f404 	mul.w	r4, r2, r4
 800116c:	429c      	cmp	r4, r3
 800116e:	d907      	bls.n	8001180 <__udivmoddi4+0x144>
 8001170:	18fb      	adds	r3, r7, r3
 8001172:	f102 30ff 	add.w	r0, r2, #4294967295
 8001176:	d202      	bcs.n	800117e <__udivmoddi4+0x142>
 8001178:	429c      	cmp	r4, r3
 800117a:	f200 80ca 	bhi.w	8001312 <__udivmoddi4+0x2d6>
 800117e:	4602      	mov	r2, r0
 8001180:	1b1b      	subs	r3, r3, r4
 8001182:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8001186:	e7a5      	b.n	80010d4 <__udivmoddi4+0x98>
 8001188:	f1c1 0620 	rsb	r6, r1, #32
 800118c:	408b      	lsls	r3, r1
 800118e:	fa22 f706 	lsr.w	r7, r2, r6
 8001192:	431f      	orrs	r7, r3
 8001194:	fa0e f401 	lsl.w	r4, lr, r1
 8001198:	fa20 f306 	lsr.w	r3, r0, r6
 800119c:	fa2e fe06 	lsr.w	lr, lr, r6
 80011a0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80011a4:	4323      	orrs	r3, r4
 80011a6:	fa00 f801 	lsl.w	r8, r0, r1
 80011aa:	fa1f fc87 	uxth.w	ip, r7
 80011ae:	fbbe f0f9 	udiv	r0, lr, r9
 80011b2:	0c1c      	lsrs	r4, r3, #16
 80011b4:	fb09 ee10 	mls	lr, r9, r0, lr
 80011b8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80011bc:	fb00 fe0c 	mul.w	lr, r0, ip
 80011c0:	45a6      	cmp	lr, r4
 80011c2:	fa02 f201 	lsl.w	r2, r2, r1
 80011c6:	d909      	bls.n	80011dc <__udivmoddi4+0x1a0>
 80011c8:	193c      	adds	r4, r7, r4
 80011ca:	f100 3aff 	add.w	sl, r0, #4294967295
 80011ce:	f080 809c 	bcs.w	800130a <__udivmoddi4+0x2ce>
 80011d2:	45a6      	cmp	lr, r4
 80011d4:	f240 8099 	bls.w	800130a <__udivmoddi4+0x2ce>
 80011d8:	3802      	subs	r0, #2
 80011da:	443c      	add	r4, r7
 80011dc:	eba4 040e 	sub.w	r4, r4, lr
 80011e0:	fa1f fe83 	uxth.w	lr, r3
 80011e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80011e8:	fb09 4413 	mls	r4, r9, r3, r4
 80011ec:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80011f0:	fb03 fc0c 	mul.w	ip, r3, ip
 80011f4:	45a4      	cmp	ip, r4
 80011f6:	d908      	bls.n	800120a <__udivmoddi4+0x1ce>
 80011f8:	193c      	adds	r4, r7, r4
 80011fa:	f103 3eff 	add.w	lr, r3, #4294967295
 80011fe:	f080 8082 	bcs.w	8001306 <__udivmoddi4+0x2ca>
 8001202:	45a4      	cmp	ip, r4
 8001204:	d97f      	bls.n	8001306 <__udivmoddi4+0x2ca>
 8001206:	3b02      	subs	r3, #2
 8001208:	443c      	add	r4, r7
 800120a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800120e:	eba4 040c 	sub.w	r4, r4, ip
 8001212:	fba0 ec02 	umull	lr, ip, r0, r2
 8001216:	4564      	cmp	r4, ip
 8001218:	4673      	mov	r3, lr
 800121a:	46e1      	mov	r9, ip
 800121c:	d362      	bcc.n	80012e4 <__udivmoddi4+0x2a8>
 800121e:	d05f      	beq.n	80012e0 <__udivmoddi4+0x2a4>
 8001220:	b15d      	cbz	r5, 800123a <__udivmoddi4+0x1fe>
 8001222:	ebb8 0203 	subs.w	r2, r8, r3
 8001226:	eb64 0409 	sbc.w	r4, r4, r9
 800122a:	fa04 f606 	lsl.w	r6, r4, r6
 800122e:	fa22 f301 	lsr.w	r3, r2, r1
 8001232:	431e      	orrs	r6, r3
 8001234:	40cc      	lsrs	r4, r1
 8001236:	e9c5 6400 	strd	r6, r4, [r5]
 800123a:	2100      	movs	r1, #0
 800123c:	e74f      	b.n	80010de <__udivmoddi4+0xa2>
 800123e:	fbb1 fcf2 	udiv	ip, r1, r2
 8001242:	0c01      	lsrs	r1, r0, #16
 8001244:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001248:	b280      	uxth	r0, r0
 800124a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800124e:	463b      	mov	r3, r7
 8001250:	4638      	mov	r0, r7
 8001252:	463c      	mov	r4, r7
 8001254:	46b8      	mov	r8, r7
 8001256:	46be      	mov	lr, r7
 8001258:	2620      	movs	r6, #32
 800125a:	fbb1 f1f7 	udiv	r1, r1, r7
 800125e:	eba2 0208 	sub.w	r2, r2, r8
 8001262:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001266:	e766      	b.n	8001136 <__udivmoddi4+0xfa>
 8001268:	4601      	mov	r1, r0
 800126a:	e718      	b.n	800109e <__udivmoddi4+0x62>
 800126c:	4610      	mov	r0, r2
 800126e:	e72c      	b.n	80010ca <__udivmoddi4+0x8e>
 8001270:	f1c6 0220 	rsb	r2, r6, #32
 8001274:	fa2e f302 	lsr.w	r3, lr, r2
 8001278:	40b7      	lsls	r7, r6
 800127a:	40b1      	lsls	r1, r6
 800127c:	fa20 f202 	lsr.w	r2, r0, r2
 8001280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001284:	430a      	orrs	r2, r1
 8001286:	fbb3 f8fe 	udiv	r8, r3, lr
 800128a:	b2bc      	uxth	r4, r7
 800128c:	fb0e 3318 	mls	r3, lr, r8, r3
 8001290:	0c11      	lsrs	r1, r2, #16
 8001292:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001296:	fb08 f904 	mul.w	r9, r8, r4
 800129a:	40b0      	lsls	r0, r6
 800129c:	4589      	cmp	r9, r1
 800129e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80012a2:	b280      	uxth	r0, r0
 80012a4:	d93e      	bls.n	8001324 <__udivmoddi4+0x2e8>
 80012a6:	1879      	adds	r1, r7, r1
 80012a8:	f108 3cff 	add.w	ip, r8, #4294967295
 80012ac:	d201      	bcs.n	80012b2 <__udivmoddi4+0x276>
 80012ae:	4589      	cmp	r9, r1
 80012b0:	d81f      	bhi.n	80012f2 <__udivmoddi4+0x2b6>
 80012b2:	eba1 0109 	sub.w	r1, r1, r9
 80012b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80012ba:	fb09 f804 	mul.w	r8, r9, r4
 80012be:	fb0e 1119 	mls	r1, lr, r9, r1
 80012c2:	b292      	uxth	r2, r2
 80012c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012c8:	4542      	cmp	r2, r8
 80012ca:	d229      	bcs.n	8001320 <__udivmoddi4+0x2e4>
 80012cc:	18ba      	adds	r2, r7, r2
 80012ce:	f109 31ff 	add.w	r1, r9, #4294967295
 80012d2:	d2c4      	bcs.n	800125e <__udivmoddi4+0x222>
 80012d4:	4542      	cmp	r2, r8
 80012d6:	d2c2      	bcs.n	800125e <__udivmoddi4+0x222>
 80012d8:	f1a9 0102 	sub.w	r1, r9, #2
 80012dc:	443a      	add	r2, r7
 80012de:	e7be      	b.n	800125e <__udivmoddi4+0x222>
 80012e0:	45f0      	cmp	r8, lr
 80012e2:	d29d      	bcs.n	8001220 <__udivmoddi4+0x1e4>
 80012e4:	ebbe 0302 	subs.w	r3, lr, r2
 80012e8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80012ec:	3801      	subs	r0, #1
 80012ee:	46e1      	mov	r9, ip
 80012f0:	e796      	b.n	8001220 <__udivmoddi4+0x1e4>
 80012f2:	eba7 0909 	sub.w	r9, r7, r9
 80012f6:	4449      	add	r1, r9
 80012f8:	f1a8 0c02 	sub.w	ip, r8, #2
 80012fc:	fbb1 f9fe 	udiv	r9, r1, lr
 8001300:	fb09 f804 	mul.w	r8, r9, r4
 8001304:	e7db      	b.n	80012be <__udivmoddi4+0x282>
 8001306:	4673      	mov	r3, lr
 8001308:	e77f      	b.n	800120a <__udivmoddi4+0x1ce>
 800130a:	4650      	mov	r0, sl
 800130c:	e766      	b.n	80011dc <__udivmoddi4+0x1a0>
 800130e:	4608      	mov	r0, r1
 8001310:	e6fd      	b.n	800110e <__udivmoddi4+0xd2>
 8001312:	443b      	add	r3, r7
 8001314:	3a02      	subs	r2, #2
 8001316:	e733      	b.n	8001180 <__udivmoddi4+0x144>
 8001318:	f1ac 0c02 	sub.w	ip, ip, #2
 800131c:	443b      	add	r3, r7
 800131e:	e71c      	b.n	800115a <__udivmoddi4+0x11e>
 8001320:	4649      	mov	r1, r9
 8001322:	e79c      	b.n	800125e <__udivmoddi4+0x222>
 8001324:	eba1 0109 	sub.w	r1, r1, r9
 8001328:	46c4      	mov	ip, r8
 800132a:	fbb1 f9fe 	udiv	r9, r1, lr
 800132e:	fb09 f804 	mul.w	r8, r9, r4
 8001332:	e7c4      	b.n	80012be <__udivmoddi4+0x282>

08001334 <__aeabi_idiv0>:
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop

08001338 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001340:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001344:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001346:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4313      	orrs	r3, r2
 800134e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001354:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4013      	ands	r3, r2
 800135a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800135c:	68fb      	ldr	r3, [r7, #12]
}
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001370:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001374:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001376:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4313      	orrs	r3, r2
 800137e:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001384:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4013      	ands	r3, r2
 800138a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800138c:	68fb      	ldr	r3, [r7, #12]
}
 800138e:	bf00      	nop
 8001390:	3714      	adds	r7, #20
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr

08001398 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80013a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013a4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	43db      	mvns	r3, r3
 80013aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013ae:	4013      	ands	r3, r2
 80013b0:	660b      	str	r3, [r1, #96]	@ 0x60
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr

080013bc <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 80013c0:	4b23      	ldr	r3, [pc, #140]	@ (8001450 <MX_ADC_Init+0x94>)
 80013c2:	4a24      	ldr	r2, [pc, #144]	@ (8001454 <MX_ADC_Init+0x98>)
 80013c4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013c6:	4b22      	ldr	r3, [pc, #136]	@ (8001450 <MX_ADC_Init+0x94>)
 80013c8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80013cc:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80013ce:	4b20      	ldr	r3, [pc, #128]	@ (8001450 <MX_ADC_Init+0x94>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001450 <MX_ADC_Init+0x94>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013da:	4b1d      	ldr	r3, [pc, #116]	@ (8001450 <MX_ADC_Init+0x94>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001450 <MX_ADC_Init+0x94>)
 80013e2:	2204      	movs	r2, #4
 80013e4:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80013e6:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <MX_ADC_Init+0x94>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80013ec:	4b18      	ldr	r3, [pc, #96]	@ (8001450 <MX_ADC_Init+0x94>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80013f2:	4b17      	ldr	r3, [pc, #92]	@ (8001450 <MX_ADC_Init+0x94>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 80013f8:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <MX_ADC_Init+0x94>)
 80013fa:	2201      	movs	r2, #1
 80013fc:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80013fe:	4b14      	ldr	r3, [pc, #80]	@ (8001450 <MX_ADC_Init+0x94>)
 8001400:	2200      	movs	r2, #0
 8001402:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001406:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <MX_ADC_Init+0x94>)
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800140c:	4b10      	ldr	r3, [pc, #64]	@ (8001450 <MX_ADC_Init+0x94>)
 800140e:	2200      	movs	r2, #0
 8001410:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001412:	4b0f      	ldr	r3, [pc, #60]	@ (8001450 <MX_ADC_Init+0x94>)
 8001414:	2200      	movs	r2, #0
 8001416:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800141a:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <MX_ADC_Init+0x94>)
 800141c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001420:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8001422:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <MX_ADC_Init+0x94>)
 8001424:	2207      	movs	r2, #7
 8001426:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001428:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <MX_ADC_Init+0x94>)
 800142a:	2207      	movs	r2, #7
 800142c:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 800142e:	4b08      	ldr	r3, [pc, #32]	@ (8001450 <MX_ADC_Init+0x94>)
 8001430:	2200      	movs	r2, #0
 8001432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001436:	4b06      	ldr	r3, [pc, #24]	@ (8001450 <MX_ADC_Init+0x94>)
 8001438:	2200      	movs	r2, #0
 800143a:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800143c:	4804      	ldr	r0, [pc, #16]	@ (8001450 <MX_ADC_Init+0x94>)
 800143e:	f002 fc1d 	bl	8003c7c <HAL_ADC_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8001448:	f000 fdcc 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000340 	.word	0x20000340
 8001454:	40012400 	.word	0x40012400

08001458 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b088      	sub	sp, #32
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a0c      	ldr	r2, [pc, #48]	@ (80014a8 <HAL_ADC_MspInit+0x50>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d112      	bne.n	80014a0 <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800147a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800147e:	f7ff ff73 	bl	8001368 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	2002      	movs	r0, #2
 8001484:	f7ff ff58 	bl	8001338 <LL_AHB2_GRP1_EnableClock>
    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = Bateria_Pin;
 8001488:	2310      	movs	r3, #16
 800148a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800148c:	2303      	movs	r3, #3
 800148e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(Bateria_GPIO_Port, &GPIO_InitStruct);
 8001494:	f107 030c 	add.w	r3, r7, #12
 8001498:	4619      	mov	r1, r3
 800149a:	4804      	ldr	r0, [pc, #16]	@ (80014ac <HAL_ADC_MspInit+0x54>)
 800149c:	f004 fa2e 	bl	80058fc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80014a0:	bf00      	nop
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40012400 	.word	0x40012400
 80014ac:	48000400 	.word	0x48000400

080014b0 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a07      	ldr	r2, [pc, #28]	@ (80014dc <HAL_ADC_MspDeInit+0x2c>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d107      	bne.n	80014d2 <HAL_ADC_MspDeInit+0x22>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 80014c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014c6:	f7ff ff67 	bl	8001398 <LL_APB2_GRP1_DisableClock>

    /**ADC GPIO Configuration
    PB4     ------> ADC_IN3
    */
    HAL_GPIO_DeInit(Bateria_GPIO_Port, Bateria_Pin);
 80014ca:	2110      	movs	r1, #16
 80014cc:	4804      	ldr	r0, [pc, #16]	@ (80014e0 <HAL_ADC_MspDeInit+0x30>)
 80014ce:	f004 fb75 	bl	8005bbc <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40012400 	.word	0x40012400
 80014e0:	48000400 	.word	0x48000400

080014e4 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 80014e8:	4b03      	ldr	r3, [pc, #12]	@ (80014f8 <SYS_InitMeasurement+0x14>)
 80014ea:	4a04      	ldr	r2, [pc, #16]	@ (80014fc <SYS_InitMeasurement+0x18>)
 80014ec:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000340 	.word	0x20000340
 80014fc:	40012400 	.word	0x40012400

08001500 <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08c      	sub	sp, #48	@ 0x30
 8001504:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  uint16_t userbatteryLevelmV = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	817b      	strh	r3, [r7, #10]
  uint32_t measVref = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	607b      	str	r3, [r7, #4]
  uint32_t vdd_mV = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
  uint32_t raw_pin = 0;
 8001512:	2300      	movs	r3, #0
 8001514:	613b      	str	r3, [r7, #16]
  uint32_t pin_mV = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]

  /* Measure internal VREFINT to compute Vdd (in mV) */
  measVref = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800151a:	482a      	ldr	r0, [pc, #168]	@ (80015c4 <SYS_GetBatteryLevel+0xc4>)
 800151c:	f000 f860 	bl	80015e0 <ADC_ReadChannels>
 8001520:	6078      	str	r0, [r7, #4]

  if (measVref == 0)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <SYS_GetBatteryLevel+0x2c>
  {
    return 0; /* no measurement available */
 8001528:	2300      	movs	r3, #0
 800152a:	e047      	b.n	80015bc <SYS_GetBatteryLevel+0xbc>
  }

  if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800152c:	4b26      	ldr	r3, [pc, #152]	@ (80015c8 <SYS_GetBatteryLevel+0xc8>)
 800152e:	881b      	ldrh	r3, [r3, #0]
 8001530:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001534:	4293      	cmp	r3, r2
 8001536:	d00b      	beq.n	8001550 <SYS_GetBatteryLevel+0x50>
  {
    /* Device with Reference voltage calibrated in production: use device optimized parameters */
    vdd_mV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measVref, ADC_RESOLUTION_12B);
 8001538:	4b23      	ldr	r3, [pc, #140]	@ (80015c8 <SYS_GetBatteryLevel+0xc8>)
 800153a:	881b      	ldrh	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	f640 43e4 	movw	r3, #3300	@ 0xce4
 8001542:	fb03 f202 	mul.w	r2, r3, r2
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	fbb2 f3f3 	udiv	r3, r2, r3
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	e004      	b.n	800155a <SYS_GetBatteryLevel+0x5a>
  }
  else
  {
    /* Device with Reference voltage not calibrated in production: use generic parameters */
    vdd_mV = (VREFINT_CAL_VREF * 1510) / measVref;
 8001550:	4a1e      	ldr	r2, [pc, #120]	@ (80015cc <SYS_GetBatteryLevel+0xcc>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	fbb2 f3f3 	udiv	r3, r2, r3
 8001558:	617b      	str	r3, [r7, #20]
  }

  /* Read the external battery sense pin on ADC_IN3 (PB4) */
  raw_pin = ADC_ReadChannels(ADC_CHANNEL_3);
 800155a:	481d      	ldr	r0, [pc, #116]	@ (80015d0 <SYS_GetBatteryLevel+0xd0>)
 800155c:	f000 f840 	bl	80015e0 <ADC_ReadChannels>
 8001560:	6138      	str	r0, [r7, #16]

  if (raw_pin == 0)
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d102      	bne.n	800156e <SYS_GetBatteryLevel+0x6e>
  {
    pin_mV = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	e00b      	b.n	8001586 <SYS_GetBatteryLevel+0x86>
  }
  else
  {
    /* Convert ADC counts to mV using measured Vdd. ADC resolution is 12-bit (0..4095) */
    pin_mV = (raw_pin * vdd_mV) / 4095U;
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	697a      	ldr	r2, [r7, #20]
 8001572:	fb03 f202 	mul.w	r2, r3, r2
 8001576:	4b17      	ldr	r3, [pc, #92]	@ (80015d4 <SYS_GetBatteryLevel+0xd4>)
 8001578:	fba3 1302 	umull	r1, r3, r3, r2
 800157c:	1ad2      	subs	r2, r2, r3
 800157e:	0852      	lsrs	r2, r2, #1
 8001580:	4413      	add	r3, r2
 8001582:	0adb      	lsrs	r3, r3, #11
 8001584:	60fb      	str	r3, [r7, #12]
  }

  /* The hardware uses a resistor divider so that the ADC sees ~0.28 * Vbattery.
     To reconstruct the real battery voltage (mV) we multiply by the inverse (4.03 ~= 403/100).
     Use integer math to avoid floats. */
  userbatteryLevelmV = (uint16_t)((pin_mV * 403U) / 100U);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	f240 1293 	movw	r2, #403	@ 0x193
 800158c:	fb02 f303 	mul.w	r3, r2, r3
 8001590:	4a11      	ldr	r2, [pc, #68]	@ (80015d8 <SYS_GetBatteryLevel+0xd8>)
 8001592:	fba2 2303 	umull	r2, r3, r2, r3
 8001596:	095b      	lsrs	r3, r3, #5
 8001598:	817b      	strh	r3, [r7, #10]

  /* Debug: print ADC internals to help diagnose first-uplink anomalies */
  /* Note: use %u and cast to unsigned int to avoid unsupported long specifiers */
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: SYS_GetBatteryLevel: measVref=%u vdd_mV=%u raw_pin=%u pin_mV=%u batt_mV=%u\r\n",
 800159a:	897b      	ldrh	r3, [r7, #10]
 800159c:	9304      	str	r3, [sp, #16]
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	9303      	str	r3, [sp, #12]
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	9302      	str	r3, [sp, #8]
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	9301      	str	r3, [sp, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	9300      	str	r3, [sp, #0]
 80015ae:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <SYS_GetBatteryLevel+0xdc>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	2100      	movs	r1, #0
 80015b4:	2002      	movs	r0, #2
 80015b6:	f01c f807 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    (unsigned int)measVref, (unsigned int)vdd_mV, (unsigned int)raw_pin, (unsigned int)pin_mV, (unsigned int)userbatteryLevelmV);

  return userbatteryLevelmV;
 80015ba:	897b      	ldrh	r3, [r7, #10]

  return batteryLevelmV;
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	b4002000 	.word	0xb4002000
 80015c8:	1fff75aa 	.word	0x1fff75aa
 80015cc:	004c08d8 	.word	0x004c08d8
 80015d0:	0c000008 	.word	0x0c000008
 80015d4:	00100101 	.word	0x00100101
 80015d8:	51eb851f 	.word	0x51eb851f
 80015dc:	08020c88 	.word	0x08020c88

080015e0 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80015ec:	f107 0308 	add.w	r3, r7, #8
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80015f8:	f7ff fee0 	bl	80013bc <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80015fc:	481a      	ldr	r0, [pc, #104]	@ (8001668 <ADC_ReadChannels+0x88>)
 80015fe:	f003 f977 	bl	80048f0 <HAL_ADCEx_Calibration_Start>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001608:	f000 fcec 	bl	8001fe4 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001614:	2300      	movs	r3, #0
 8001616:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001618:	f107 0308 	add.w	r3, r7, #8
 800161c:	4619      	mov	r1, r3
 800161e:	4812      	ldr	r0, [pc, #72]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001620:	f002 fe68 	bl	80042f4 <HAL_ADC_ConfigChannel>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 800162a:	f000 fcdb 	bl	8001fe4 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 800162e:	480e      	ldr	r0, [pc, #56]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001630:	f002 fd44 	bl	80040bc <HAL_ADC_Start>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 800163a:	f000 fcd3 	bl	8001fe4 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800163e:	f04f 31ff 	mov.w	r1, #4294967295
 8001642:	4809      	ldr	r0, [pc, #36]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001644:	f002 fdb2 	bl	80041ac <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001648:	4807      	ldr	r0, [pc, #28]	@ (8001668 <ADC_ReadChannels+0x88>)
 800164a:	f002 fd7d 	bl	8004148 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 800164e:	4806      	ldr	r0, [pc, #24]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001650:	f002 fe43 	bl	80042da <HAL_ADC_GetValue>
 8001654:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 8001656:	4804      	ldr	r0, [pc, #16]	@ (8001668 <ADC_ReadChannels+0x88>)
 8001658:	f002 fca4 	bl	8003fa4 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 800165c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 800165e:	4618      	mov	r0, r3
 8001660:	3718      	adds	r7, #24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000340 	.word	0x20000340

0800166c <LL_AHB1_GRP1_EnableClock>:
{
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001678:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800167a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4313      	orrs	r3, r2
 8001682:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001684:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001688:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4013      	ands	r3, r2
 800168e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001690:	68fb      	ldr	r3, [r7, #12]
}
 8001692:	bf00      	nop
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016a0:	2004      	movs	r0, #4
 80016a2:	f7ff ffe3 	bl	800166c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016a6:	2001      	movs	r0, #1
 80016a8:	f7ff ffe0 	bl	800166c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2100      	movs	r1, #0
 80016b0:	200b      	movs	r0, #11
 80016b2:	f003 fae6 	bl	8004c82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016b6:	200b      	movs	r0, #11
 80016b8:	f003 fafd 	bl	8004cb6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80016bc:	2200      	movs	r2, #0
 80016be:	2100      	movs	r1, #0
 80016c0:	200c      	movs	r0, #12
 80016c2:	f003 fade 	bl	8004c82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80016c6:	200c      	movs	r0, #12
 80016c8:	f003 faf5 	bl	8004cb6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2100      	movs	r1, #0
 80016d0:	200d      	movs	r0, #13
 80016d2:	f003 fad6 	bl	8004c82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80016d6:	200d      	movs	r0, #13
 80016d8:	f003 faed 	bl	8004cb6 <HAL_NVIC_EnableIRQ>

}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}

080016e0 <FLASH_IF_Write>:
  /* USER CODE END FLASH_IF_DeInit_2 */
  return ret_status;
}

FLASH_IF_StatusTypedef FLASH_IF_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	60f8      	str	r0, [r7, #12]
 80016e8:	60b9      	str	r1, [r7, #8]
 80016ea:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80016ec:	23ff      	movs	r3, #255	@ 0xff
 80016ee:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80016f6:	d311      	bcc.n	800171c <FLASH_IF_Write+0x3c>
 80016f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <FLASH_IF_Write+0x48>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	029a      	lsls	r2, r3, #10
 80016fe:	4b0b      	ldr	r3, [pc, #44]	@ (800172c <FLASH_IF_Write+0x4c>)
 8001700:	4013      	ands	r3, r2
 8001702:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001706:	3b01      	subs	r3, #1
 8001708:	68fa      	ldr	r2, [r7, #12]
 800170a:	4293      	cmp	r3, r2
 800170c:	d306      	bcc.n	800171c <FLASH_IF_Write+0x3c>
  {
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	68b9      	ldr	r1, [r7, #8]
 8001712:	68f8      	ldr	r0, [r7, #12]
 8001714:	f000 f834 	bl	8001780 <FLASH_IF_INT_Write>
 8001718:	4603      	mov	r3, r0
 800171a:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
  return ret_status;
 800171c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	1fff75e0 	.word	0x1fff75e0
 800172c:	03fffc00 	.word	0x03fffc00

08001730 <FLASH_IF_Read>:

FLASH_IF_StatusTypedef FLASH_IF_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b086      	sub	sp, #24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 800173c:	23ff      	movs	r3, #255	@ 0xff
 800173e:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Read_1 */

  /* USER CODE END FLASH_IF_Read_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001746:	d311      	bcc.n	800176c <FLASH_IF_Read+0x3c>
 8001748:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <FLASH_IF_Read+0x48>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	029a      	lsls	r2, r3, #10
 800174e:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <FLASH_IF_Read+0x4c>)
 8001750:	4013      	ands	r3, r2
 8001752:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8001756:	3b01      	subs	r3, #1
 8001758:	68ba      	ldr	r2, [r7, #8]
 800175a:	4293      	cmp	r3, r2
 800175c:	d306      	bcc.n	800176c <FLASH_IF_Read+0x3c>
  {
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	68b9      	ldr	r1, [r7, #8]
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f000 f944 	bl	80019f0 <FLASH_IF_INT_Read>
 8001768:	4603      	mov	r3, r0
 800176a:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Read_2 */

  /* USER CODE END FLASH_IF_Read_2 */
  return ret_status;
 800176c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	1fff75e0 	.word	0x1fff75e0
 800177c:	03fffc00 	.word	0x03fffc00

08001780 <FLASH_IF_INT_Write>:

/* Private Functions Definition -----------------------------------------------*/

/* Private Functions : internal flash -----------------------------------------*/
static FLASH_IF_StatusTypedef FLASH_IF_INT_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001784:	b098      	sub	sp, #96	@ 0x60
 8001786:	af00      	add	r7, sp, #0
 8001788:	6278      	str	r0, [r7, #36]	@ 0x24
 800178a:	6239      	str	r1, [r7, #32]
 800178c:	61fa      	str	r2, [r7, #28]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 800178e:	2300      	movs	r3, #0
 8001790:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  /* USER CODE BEGIN FLASH_IF_INT_Write_1 */

  /* USER CODE END FLASH_IF_INT_Write_1 */
  uint32_t uDest = (uint32_t)pDestination;
 8001794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001796:	65bb      	str	r3, [r7, #88]	@ 0x58
  uint32_t uSource = (uint32_t)pSource;
 8001798:	6a3b      	ldr	r3, [r7, #32]
 800179a:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t length = uLength;
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	653b      	str	r3, [r7, #80]	@ 0x50
  uint32_t page_address;
  uint32_t number_pages;
  uint32_t current_dest;
  uint32_t current_source;
  uint32_t current_length;
  volatile uint64_t data = 0;
 80017a0:	f04f 0200 	mov.w	r2, #0
 80017a4:	f04f 0300 	mov.w	r3, #0
 80017a8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 80017ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d00c      	beq.n	80017cc <FLASH_IF_INT_Write+0x4c>
 80017b2:	6a3b      	ldr	r3, [r7, #32]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d009      	beq.n	80017cc <FLASH_IF_INT_Write+0x4c>
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d104      	bne.n	80017cc <FLASH_IF_INT_Write+0x4c>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 80017c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d002      	beq.n	80017d2 <FLASH_IF_INT_Write+0x52>
  {
    return FLASH_IF_PARAM_ERROR;
 80017cc:	f06f 0305 	mvn.w	r3, #5
 80017d0:	e103      	b.n	80019da <FLASH_IF_INT_Write+0x25a>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 80017d2:	f000 f995 	bl	8001b00 <FLASH_IF_INT_Clear_Error>
 80017d6:	4603      	mov	r3, r0
 80017d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  if (ret_status == FLASH_IF_OK)
 80017dc:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f040 80f8 	bne.w	80019d6 <FLASH_IF_INT_Write+0x256>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 80017e6:	f003 feb1 	bl	800554c <HAL_FLASH_Unlock>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	f040 80ef 	bne.w	80019d0 <FLASH_IF_INT_Write+0x250>
    {
      start_page_index = PAGE_INDEX(uDest);
 80017f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017f4:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80017f8:	4b7a      	ldr	r3, [pc, #488]	@ (80019e4 <FLASH_IF_INT_Write+0x264>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	029a      	lsls	r2, r3, #10
 80017fe:	4b7a      	ldr	r3, [pc, #488]	@ (80019e8 <FLASH_IF_INT_Write+0x268>)
 8001800:	4013      	ands	r3, r2
 8001802:	fbb1 f2f3 	udiv	r2, r1, r3
 8001806:	fb02 f303 	mul.w	r3, r2, r3
 800180a:	1acb      	subs	r3, r1, r3
 800180c:	0adb      	lsrs	r3, r3, #11
 800180e:	643b      	str	r3, [r7, #64]	@ 0x40
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 8001810:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	4413      	add	r3, r2
 8001816:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 800181a:	3901      	subs	r1, #1
 800181c:	4b71      	ldr	r3, [pc, #452]	@ (80019e4 <FLASH_IF_INT_Write+0x264>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	029a      	lsls	r2, r3, #10
 8001822:	4b71      	ldr	r3, [pc, #452]	@ (80019e8 <FLASH_IF_INT_Write+0x268>)
 8001824:	4013      	ands	r3, r2
 8001826:	fbb1 f2f3 	udiv	r2, r1, r3
 800182a:	fb02 f303 	mul.w	r3, r2, r3
 800182e:	1acb      	subs	r3, r1, r3
 8001830:	0ada      	lsrs	r2, r3, #11
 8001832:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	3301      	adds	r3, #1
 8001838:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if (number_pages > 1)
 800183a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800183c:	2b01      	cmp	r3, #1
 800183e:	d905      	bls.n	800184c <FLASH_IF_INT_Write+0xcc>
      {
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 8001840:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001842:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001846:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800184a:	653b      	str	r3, [r7, #80]	@ 0x50
      }

      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 800184c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800184e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001850:	e0b2      	b.n	80019b8 <FLASH_IF_INT_Write+0x238>
      {
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 8001852:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001854:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001858:	02db      	lsls	r3, r3, #11
 800185a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (pAllocatedBuffer == NULL)
 800185c:	4b63      	ldr	r3, [pc, #396]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d103      	bne.n	800186c <FLASH_IF_INT_Write+0xec>
        {
          ret_status = FLASH_IF_PARAM_ERROR;
 8001864:	23fa      	movs	r3, #250	@ 0xfa
 8001866:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
          break; /* exit for loop */
 800186a:	e0ae      	b.n	80019ca <FLASH_IF_INT_Write+0x24a>
        }

        /* backup initial Flash page data in RAM area */
        FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 800186c:	4b5f      	ldr	r3, [pc, #380]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 800186e:	6818      	ldr	r0, [r3, #0]
 8001870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001872:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001876:	4619      	mov	r1, r3
 8001878:	f000 f8ba 	bl	80019f0 <FLASH_IF_INT_Read>
        /* copy fragment into RAM area */
        UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 800187c:	4b5b      	ldr	r3, [pc, #364]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001882:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001886:	18d0      	adds	r0, r2, r3
 8001888:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800188a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800188c:	b29b      	uxth	r3, r3
 800188e:	461a      	mov	r2, r3
 8001890:	f01a feb6 	bl	801c600 <UTIL_MEM_cpy_8>

        /*  erase the Flash sector, to avoid writing twice in RAM */
        if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 8001894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001896:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800189a:	4618      	mov	r0, r3
 800189c:	f000 f8c6 	bl	8001a2c <FLASH_IF_INT_Erase>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d003      	beq.n	80018ae <FLASH_IF_INT_Write+0x12e>
        {
          ret_status = FLASH_IF_ERASE_ERROR;
 80018a6:	23fe      	movs	r3, #254	@ 0xfe
 80018a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
          break; /* exit for loop */
 80018ac:	e08d      	b.n	80019ca <FLASH_IF_INT_Write+0x24a>
        }

        /* copy the whole flash sector including fragment from RAM to Flash */
        current_dest = page_address;
 80018ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018b0:	647b      	str	r3, [r7, #68]	@ 0x44
        current_source = (uint32_t)pAllocatedBuffer;
 80018b2:	4b4e      	ldr	r3, [pc, #312]	@ (80019ec <FLASH_IF_INT_Write+0x26c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	637b      	str	r3, [r7, #52]	@ 0x34
        current_length = FLASH_PAGE_SIZE;
 80018b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80018bc:	633b      	str	r3, [r7, #48]	@ 0x30

          /* Unlock back the Flash */
        if (HAL_OK != HAL_FLASH_Unlock())
 80018be:	f003 fe45 	bl	800554c <HAL_FLASH_Unlock>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d002      	beq.n	80018ce <FLASH_IF_INT_Write+0x14e>
        {
          ret_status = FLASH_IF_LOCK_ERROR;
 80018c8:	23fb      	movs	r3, #251	@ 0xfb
 80018ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        }

        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 80018ce:	2300      	movs	r3, #0
 80018d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80018d2:	e055      	b.n	8001980 <FLASH_IF_INT_Write+0x200>
        {
          data = (uint64_t)(*(uint32_t*)(current_source + address_offset));
 80018d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018d8:	4413      	add	r3, r2
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	2200      	movs	r2, #0
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	617a      	str	r2, [r7, #20]
 80018e2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018e6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
          data |= ((uint64_t)(*(uint32_t*)(current_source + sizeof(current_source) + address_offset)) << 32U);
 80018ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018ee:	4413      	add	r3, r2
 80018f0:	3304      	adds	r3, #4
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2200      	movs	r2, #0
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	60fa      	str	r2, [r7, #12]
 80018fa:	f04f 0000 	mov.w	r0, #0
 80018fe:	f04f 0100 	mov.w	r1, #0
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	0019      	movs	r1, r3
 8001906:	2000      	movs	r0, #0
 8001908:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800190c:	ea40 0a02 	orr.w	sl, r0, r2
 8001910:	ea41 0b03 	orr.w	fp, r1, r3
 8001914:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
          /* Device voltage range supposed to be [2.7V to 3.6V], the operation will be done by word */
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest, data) == HAL_OK)
 8001918:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800191c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800191e:	2001      	movs	r0, #1
 8001920:	f003 fdd0 	bl	80054c4 <HAL_FLASH_Program>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d123      	bne.n	8001972 <FLASH_IF_INT_Write+0x1f2>
          {
            /* Check the written value */
            if ( ((uint64_t)(*(uint32_t*)(current_dest)) | ((uint64_t)(*(uint32_t*)(current_dest + sizeof(current_dest))) << 32U)) != data)
 800192a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2200      	movs	r2, #0
 8001930:	4698      	mov	r8, r3
 8001932:	4691      	mov	r9, r2
 8001934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001936:	3304      	adds	r3, #4
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2200      	movs	r2, #0
 800193c:	603b      	str	r3, [r7, #0]
 800193e:	607a      	str	r2, [r7, #4]
 8001940:	f04f 0200 	mov.w	r2, #0
 8001944:	f04f 0300 	mov.w	r3, #0
 8001948:	6839      	ldr	r1, [r7, #0]
 800194a:	000b      	movs	r3, r1
 800194c:	2200      	movs	r2, #0
 800194e:	ea48 0402 	orr.w	r4, r8, r2
 8001952:	ea49 0503 	orr.w	r5, r9, r3
 8001956:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800195a:	429d      	cmp	r5, r3
 800195c:	bf08      	it	eq
 800195e:	4294      	cmpeq	r4, r2
 8001960:	d003      	beq.n	800196a <FLASH_IF_INT_Write+0x1ea>
            {
              /* Flash content doesn't match SRAM content */
              ret_status = FLASH_IF_WRITE_ERROR;
 8001962:	23fc      	movs	r3, #252	@ 0xfc
 8001964:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
              break;
 8001968:	e00e      	b.n	8001988 <FLASH_IF_INT_Write+0x208>
            }
            /* Increment FLASH Destination address */
            current_dest = current_dest + 8U;
 800196a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800196c:	3308      	adds	r3, #8
 800196e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001970:	e003      	b.n	800197a <FLASH_IF_INT_Write+0x1fa>
          }
          else
          {
            /* Error occurred while writing data in Flash memory */
            ret_status = FLASH_IF_WRITE_ERROR;
 8001972:	23fc      	movs	r3, #252	@ 0xfc
 8001974:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
            break;
 8001978:	e006      	b.n	8001988 <FLASH_IF_INT_Write+0x208>
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 800197a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800197c:	3308      	adds	r3, #8
 800197e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001980:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001984:	429a      	cmp	r2, r3
 8001986:	d3a5      	bcc.n	80018d4 <FLASH_IF_INT_Write+0x154>
          }
        }

        if (ret_status != FLASH_IF_OK)
 8001988:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 800198c:	2b00      	cmp	r3, #0
 800198e:	d11b      	bne.n	80019c8 <FLASH_IF_INT_Write+0x248>
          /* Error occurred while writing data in Flash memory */
          break;
        }

        /* Increment FLASH destination address, source address, and decrease remaining length */
        uDest += length;
 8001990:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001992:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001994:	4413      	add	r3, r2
 8001996:	65bb      	str	r3, [r7, #88]	@ 0x58
        uSource += length;
 8001998:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800199a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800199c:	4413      	add	r3, r2
 800199e:	657b      	str	r3, [r7, #84]	@ 0x54
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 80019a0:	69fa      	ldr	r2, [r7, #28]
 80019a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80019aa:	bf28      	it	cs
 80019ac:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 80019b0:	653b      	str	r3, [r7, #80]	@ 0x50
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 80019b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019b4:	3301      	adds	r3, #1
 80019b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80019ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019bc:	4413      	add	r3, r2
 80019be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80019c0:	429a      	cmp	r2, r3
 80019c2:	f4ff af46 	bcc.w	8001852 <FLASH_IF_INT_Write+0xd2>
 80019c6:	e000      	b.n	80019ca <FLASH_IF_INT_Write+0x24a>
          break;
 80019c8:	bf00      	nop
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80019ca:	f003 fde1 	bl	8005590 <HAL_FLASH_Lock>
 80019ce:	e002      	b.n	80019d6 <FLASH_IF_INT_Write+0x256>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 80019d0:	23fb      	movs	r3, #251	@ 0xfb
 80019d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Write_2 */

  /* USER CODE END FLASH_IF_INT_Write_2 */
  return ret_status;
 80019d6:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3760      	adds	r7, #96	@ 0x60
 80019de:	46bd      	mov	sp, r7
 80019e0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019e4:	1fff75e0 	.word	0x1fff75e0
 80019e8:	03fffc00 	.word	0x03fffc00
 80019ec:	200003a4 	.word	0x200003a4

080019f0 <FLASH_IF_INT_Read>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 80019fc:	2300      	movs	r3, #0
 80019fe:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_INT_Read_1 */

  /* USER CODE END FLASH_IF_INT_Read_1 */
  if ((pDestination == NULL) || (pSource == NULL))
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d002      	beq.n	8001a0c <FLASH_IF_INT_Read+0x1c>
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d102      	bne.n	8001a12 <FLASH_IF_INT_Read+0x22>
  {
    return FLASH_IF_PARAM_ERROR;
 8001a0c:	f06f 0305 	mvn.w	r3, #5
 8001a10:	e008      	b.n	8001a24 <FLASH_IF_INT_Read+0x34>
  }

  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	461a      	mov	r2, r3
 8001a18:	68b9      	ldr	r1, [r7, #8]
 8001a1a:	68f8      	ldr	r0, [r7, #12]
 8001a1c:	f01a fdf0 	bl	801c600 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN FLASH_IF_INT_Read_2 */

  /* USER CODE END FLASH_IF_INT_Read_2 */
  return ret_status;
 8001a20:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <FLASH_IF_INT_Erase>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Erase(void *pStart, uint32_t uLength)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001a36:	2300      	movs	r3, #0
 8001a38:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN FLASH_IF_INT_Erase_1 */

  /* USER CODE END FLASH_IF_INT_Erase_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	77bb      	strb	r3, [r7, #30]
  uint32_t page_error = 0U;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
  uint32_t uStart = (uint32_t)pStart;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef erase_init;

  if (pStart == NULL)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d102      	bne.n	8001a52 <FLASH_IF_INT_Erase+0x26>
  {
    return FLASH_IF_PARAM_ERROR;
 8001a4c:	f06f 0305 	mvn.w	r3, #5
 8001a50:	e04e      	b.n	8001af0 <FLASH_IF_INT_Erase+0xc4>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001a52:	f000 f855 	bl	8001b00 <FLASH_IF_INT_Clear_Error>
 8001a56:	4603      	mov	r3, r0
 8001a58:	77fb      	strb	r3, [r7, #31]

  if (ret_status == FLASH_IF_OK)
 8001a5a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d144      	bne.n	8001aec <FLASH_IF_INT_Erase+0xc0>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001a62:	f003 fd73 	bl	800554c <HAL_FLASH_Unlock>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d13d      	bne.n	8001ae8 <FLASH_IF_INT_Erase+0xbc>
    {
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	60bb      	str	r3, [r7, #8]
      erase_init.Page = PAGE_INDEX(uStart);
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8001a76:	4b20      	ldr	r3, [pc, #128]	@ (8001af8 <FLASH_IF_INT_Erase+0xcc>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	0299      	lsls	r1, r3, #10
 8001a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001afc <FLASH_IF_INT_Erase+0xd0>)
 8001a7e:	400b      	ands	r3, r1
 8001a80:	fbb2 f1f3 	udiv	r1, r2, r3
 8001a84:	fb01 f303 	mul.w	r3, r1, r3
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	0adb      	lsrs	r3, r3, #11
 8001a8c:	60fb      	str	r3, [r7, #12]
      /* Get the number of pages to erase from 1st page */
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 8001a8e:	69ba      	ldr	r2, [r7, #24]
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	4413      	add	r3, r2
 8001a94:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	4a17      	ldr	r2, [pc, #92]	@ (8001af8 <FLASH_IF_INT_Erase+0xcc>)
 8001a9c:	6812      	ldr	r2, [r2, #0]
 8001a9e:	0291      	lsls	r1, r2, #10
 8001aa0:	4a16      	ldr	r2, [pc, #88]	@ (8001afc <FLASH_IF_INT_Erase+0xd0>)
 8001aa2:	400a      	ands	r2, r1
 8001aa4:	fbb3 f1f2 	udiv	r1, r3, r2
 8001aa8:	fb01 f202 	mul.w	r2, r1, r2
 8001aac:	1a9b      	subs	r3, r3, r2
 8001aae:	0ada      	lsrs	r2, r3, #11
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	613b      	str	r3, [r7, #16]

      /* Erase the Page */
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001ab8:	f107 0214 	add.w	r2, r7, #20
 8001abc:	f107 0308 	add.w	r3, r7, #8
 8001ac0:	4611      	mov	r1, r2
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f003 fe44 	bl	8005750 <HAL_FLASHEx_Erase>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	77bb      	strb	r3, [r7, #30]

      if (hal_status != HAL_OK)
 8001acc:	7fbb      	ldrb	r3, [r7, #30]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d007      	beq.n	8001ae2 <FLASH_IF_INT_Erase+0xb6>
      {
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 8001ad2:	7fbb      	ldrb	r3, [r7, #30]
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d101      	bne.n	8001adc <FLASH_IF_INT_Erase+0xb0>
 8001ad8:	2301      	movs	r3, #1
 8001ada:	e001      	b.n	8001ae0 <FLASH_IF_INT_Erase+0xb4>
 8001adc:	f06f 0301 	mvn.w	r3, #1
 8001ae0:	77fb      	strb	r3, [r7, #31]
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 8001ae2:	f003 fd55 	bl	8005590 <HAL_FLASH_Lock>
 8001ae6:	e001      	b.n	8001aec <FLASH_IF_INT_Erase+0xc0>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 8001ae8:	23fb      	movs	r3, #251	@ 0xfb
 8001aea:	77fb      	strb	r3, [r7, #31]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Erase_2 */

  /* USER CODE END FLASH_IF_INT_Erase_2 */
  return ret_status;
 8001aec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3720      	adds	r7, #32
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	1fff75e0 	.word	0x1fff75e0
 8001afc:	03fffc00 	.word	0x03fffc00

08001b00 <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 8001b06:	23fb      	movs	r3, #251	@ 0xfb
 8001b08:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 8001b0a:	f003 fd1f 	bl	800554c <HAL_FLASH_Unlock>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d110      	bne.n	8001b36 <FLASH_IF_INT_Clear_Error+0x36>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001b14:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	4a0a      	ldr	r2, [pc, #40]	@ (8001b44 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b1a:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001b1e:	6193      	str	r3, [r2, #24]
 8001b20:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b22:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 8001b26:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8001b28:	f003 fd32 	bl	8005590 <HAL_FLASH_Lock>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <FLASH_IF_INT_Clear_Error+0x36>
    {
      ret_status = FLASH_IF_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	71fb      	strb	r3, [r7, #7]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
 8001b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	58004000 	.word	0x58004000

08001b48 <LL_AHB2_GRP1_EnableClock>:
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b54:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b64:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
}
 8001b6e:	bf00      	nop
 8001b70:	3714      	adds	r7, #20
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr

08001b78 <MX_GPIO_Init>:
/** Configure pins
     PA15   ------> I2C2_SDA
     PB15   ------> I2C2_SCL
*/
void MX_GPIO_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7e:	1d3b      	adds	r3, r7, #4
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	60da      	str	r2, [r3, #12]
 8001b8a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	f7ff ffdb 	bl	8001b48 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b92:	2002      	movs	r0, #2
 8001b94:	f7ff ffd8 	bl	8001b48 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b98:	2004      	movs	r0, #4
 8001b9a:	f7ff ffd5 	bl	8001b48 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG3_GPIO_Port, DBG3_Pin, GPIO_PIN_RESET);
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2108      	movs	r1, #8
 8001ba2:	4840      	ldr	r0, [pc, #256]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001ba4:	f004 f8ef 	bl	8005d86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001ba8:	2201      	movs	r2, #1
 8001baa:	2120      	movs	r1, #32
 8001bac:	483d      	ldr	r0, [pc, #244]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001bae:	f004 f8ea 	bl	8005d86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DBG1_Pin|LED_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f240 2131 	movw	r1, #561	@ 0x231
 8001bb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bbc:	f004 f8e3 	bl	8005d86 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SDA_Pin */
  GPIO_InitStruct.Pin = SDA_Pin;
 8001bc0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bc6:	2312      	movs	r3, #18
 8001bc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bd2:	2304      	movs	r3, #4
 8001bd4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 8001bd6:	1d3b      	adds	r3, r7, #4
 8001bd8:	4619      	mov	r1, r3
 8001bda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bde:	f003 fe8d 	bl	80058fc <HAL_GPIO_Init>

  /*Configure GPIO pin : SCL_Pin */
  GPIO_InitStruct.Pin = SCL_Pin;
 8001be2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001be6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001be8:	2312      	movs	r3, #18
 8001bea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bf4:	2304      	movs	r3, #4
 8001bf6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4829      	ldr	r0, [pc, #164]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001bfe:	f003 fe7d 	bl	80058fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DBG3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = DBG3_Pin|LED2_Pin;
 8001c02:	2328      	movs	r3, #40	@ 0x28
 8001c04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c06:	2301      	movs	r3, #1
 8001c08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c12:	1d3b      	adds	r3, r7, #4
 8001c14:	4619      	mov	r1, r3
 8001c16:	4823      	ldr	r0, [pc, #140]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001c18:	f003 fe70 	bl	80058fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DBG1_Pin RF_CTRL1_Pin RF_CTRL2_Pin */
  GPIO_InitStruct.Pin = DBG1_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 8001c1c:	2331      	movs	r3, #49	@ 0x31
 8001c1e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c20:	2301      	movs	r3, #1
 8001c22:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2c:	1d3b      	adds	r3, r7, #4
 8001c2e:	4619      	mov	r1, r3
 8001c30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c34:	f003 fe62 	bl	80058fc <HAL_GPIO_Init>

  /*Configure GPIO pin : BUT1_Pin */
  GPIO_InitStruct.Pin = BUT1_Pin;
 8001c38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c3e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001c42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c44:	2301      	movs	r3, #1
 8001c46:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT1_GPIO_Port, &GPIO_InitStruct);
 8001c48:	1d3b      	adds	r3, r7, #4
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4815      	ldr	r0, [pc, #84]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001c4e:	f003 fe55 	bl	80058fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001c52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c60:	2300      	movs	r3, #0
 8001c62:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	4619      	mov	r1, r3
 8001c68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c6c:	f003 fe46 	bl	80058fc <HAL_GPIO_Init>

  /*Configure GPIO pin : Pulsador_Pin */
  GPIO_InitStruct.Pin = Pulsador_Pin;
 8001c70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c74:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c76:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(Pulsador_GPIO_Port, &GPIO_InitStruct);
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	4619      	mov	r1, r3
 8001c84:	4807      	ldr	r0, [pc, #28]	@ (8001ca4 <MX_GPIO_Init+0x12c>)
 8001c86:	f003 fe39 	bl	80058fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	2029      	movs	r0, #41	@ 0x29
 8001c90:	f002 fff7 	bl	8004c82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001c94:	2029      	movs	r0, #41	@ 0x29
 8001c96:	f003 f80e 	bl	8004cb6 <HAL_NVIC_EnableIRQ>

}
 8001c9a:	bf00      	nop
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	48000400 	.word	0x48000400

08001ca8 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001cb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cb8:	f023 0218 	bic.w	r2, r3, #24
 8001cbc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bc80      	pop	{r7}
 8001cd0:	4770      	bx	lr
	...

08001cd4 <__io_putchar>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001cdc:	1d39      	adds	r1, r7, #4
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	4803      	ldr	r0, [pc, #12]	@ (8001cf4 <__io_putchar+0x20>)
 8001ce6:	f006 fcda 	bl	800869e <HAL_UART_Transmit>
  return ch;
 8001cea:	687b      	ldr	r3, [r7, #4]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	200004ac 	.word	0x200004ac

08001cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cfe:	f001 fdcf 	bl	80038a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d02:	f000 f857 	bl	8001db4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d06:	f7ff ff37 	bl	8001b78 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001d0a:	f009 f81f 	bl	800ad4c <MX_LoRaWAN_Init>
  MX_LPUART1_UART_Init();
 8001d0e:	f001 f953 	bl	8002fb8 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_USART1_UART_Init();
 8001d12:	f001 f99d 	bl	8003050 <MX_USART1_UART_Init>
  // ? CONFIGURAR WAKEUP PARA USART1
  UART_WakeUpTypeDef WakeUpSelection;
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8001d16:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d1a:	603b      	str	r3, [r7, #0]
  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8001d1c:	463b      	mov	r3, r7
 8001d1e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001d22:	481f      	ldr	r0, [pc, #124]	@ (8001da0 <main+0xa8>)
 8001d24:	f008 fe63 	bl	800a9ee <HAL_UARTEx_StopModeWakeUpSourceConfig>
  // Asegurar que UART est listo
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8001d28:	bf00      	nop
 8001d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001da0 <main+0xa8>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	69db      	ldr	r3, [r3, #28]
 8001d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d38:	d0f7      	beq.n	8001d2a <main+0x32>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8001d3a:	bf00      	nop
 8001d3c:	4b18      	ldr	r3, [pc, #96]	@ (8001da0 <main+0xa8>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001d4a:	d1f7      	bne.n	8001d3c <main+0x44>

  // Habilitar interrupcin de wakeup
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8001d4c:	4b14      	ldr	r3, [pc, #80]	@ (8001da0 <main+0xa8>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	4b13      	ldr	r3, [pc, #76]	@ (8001da0 <main+0xa8>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001d5a:	609a      	str	r2, [r3, #8]

  // Crear timer para LED (1 segundo)
  UTIL_TIMER_Create(&LedTimer, 1000, UTIL_TIMER_ONESHOT, OnLedTimerEvent, NULL);
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	4b10      	ldr	r3, [pc, #64]	@ (8001da4 <main+0xac>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001d68:	480f      	ldr	r0, [pc, #60]	@ (8001da8 <main+0xb0>)
 8001d6a:	f01b f97f 	bl	801d06c <UTIL_TIMER_Create>
  // Habilitar modo STOP
  HAL_UARTEx_EnableStopMode(&huart1);
 8001d6e:	480c      	ldr	r0, [pc, #48]	@ (8001da0 <main+0xa8>)
 8001d70:	f008 fe98 	bl	800aaa4 <HAL_UARTEx_EnableStopMode>
  // Registrar tarea UART en el scheduler
  HAL_UART_Transmit(&huart1, (uint8_t*)iniciouart1, strlen(iniciouart1), HAL_MAX_DELAY);
 8001d74:	480d      	ldr	r0, [pc, #52]	@ (8001dac <main+0xb4>)
 8001d76:	f7fe fa03 	bl	8000180 <strlen>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	b29a      	uxth	r2, r3
 8001d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d82:	490a      	ldr	r1, [pc, #40]	@ (8001dac <main+0xb4>)
 8001d84:	4806      	ldr	r0, [pc, #24]	@ (8001da0 <main+0xa8>)
 8001d86:	f006 fc8a 	bl	800869e <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
while (1)
{
  // Procesar datos UART del medidor
  if (uart_rx_complete) {
 8001d8a:	4b09      	ldr	r3, [pc, #36]	@ (8001db0 <main+0xb8>)
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	b2db      	uxtb	r3, r3
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <main+0xa0>
    // Procesar ANTES de resetear (ProcessUartData necesita uart_rx_index)
    ProcessUartData();
 8001d94:	f000 f8b2 	bl	8001efc <ProcessUartData>
    // uart_rx_complete = 0;  // Ya lo hace ProcessUartData
    // uart_rx_index = 0;      // Ya lo hace ProcessUartData
  }
  
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001d98:	f008 ffe0 	bl	800ad5c <MX_LoRaWAN_Process>
  if (uart_rx_complete) {
 8001d9c:	e7f5      	b.n	8001d8a <main+0x92>
 8001d9e:	bf00      	nop
 8001da0:	200004ac 	.word	0x200004ac
 8001da4:	08001e69 	.word	0x08001e69
 8001da8:	200003ac 	.word	0x200003ac
 8001dac:	20000000 	.word	0x20000000
 8001db0:	20000872 	.word	0x20000872

08001db4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b09a      	sub	sp, #104	@ 0x68
 8001db8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dba:	f107 0320 	add.w	r3, r7, #32
 8001dbe:	2248      	movs	r2, #72	@ 0x48
 8001dc0:	2100      	movs	r1, #0
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f01c fe3f 	bl	801ea46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dc8:	f107 0308 	add.w	r3, r7, #8
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
 8001dd8:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001dda:	f004 f803 	bl	8005de4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f7ff ff62 	bl	8001ca8 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001de4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e64 <SystemClock_Config+0xb0>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001dec:	4a1d      	ldr	r2, [pc, #116]	@ (8001e64 <SystemClock_Config+0xb0>)
 8001dee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001df2:	6013      	str	r3, [r2, #0]
 8001df4:	4b1b      	ldr	r3, [pc, #108]	@ (8001e64 <SystemClock_Config+0xb0>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001dfc:	607b      	str	r3, [r7, #4]
 8001dfe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001e00:	2324      	movs	r3, #36	@ 0x24
 8001e02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001e04:	2381      	movs	r3, #129	@ 0x81
 8001e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001e10:	23b0      	movs	r3, #176	@ 0xb0
 8001e12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e18:	f107 0320 	add.w	r3, r7, #32
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f004 fb2d 	bl	800647c <HAL_RCC_OscConfig>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001e28:	f000 f8dc 	bl	8001fe4 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001e2c:	234f      	movs	r3, #79	@ 0x4f
 8001e2e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001e30:	2300      	movs	r3, #0
 8001e32:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e34:	2300      	movs	r3, #0
 8001e36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001e40:	2300      	movs	r3, #0
 8001e42:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e44:	f107 0308 	add.w	r3, r7, #8
 8001e48:	2102      	movs	r1, #2
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f004 fe98 	bl	8006b80 <HAL_RCC_ClockConfig>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001e56:	f000 f8c5 	bl	8001fe4 <Error_Handler>
  }
}
 8001e5a:	bf00      	nop
 8001e5c:	3768      	adds	r7, #104	@ 0x68
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	58000400 	.word	0x58000400

08001e68 <OnLedTimerEvent>:
/* USER CODE BEGIN 4 */
/**
 * @brief Callback del timer del LED - apaga el LED despus de 1 segundo
 */
static void OnLedTimerEvent(void *context)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001e70:	2200      	movs	r2, #0
 8001e72:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e7a:	f003 ff84 	bl	8005d86 <HAL_GPIO_WritePin>
}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
	...

08001e88 <RequestMeterRead>:
 */
/**
 * @brief Solicita lectura del medidor (enva comando si es necesario)
 */
void RequestMeterRead(uint8_t attempt)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b092      	sub	sp, #72	@ 0x48
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	71fb      	strb	r3, [r7, #7]
    char msg[64];
    snprintf(msg, sizeof(msg), "\r\n[APP] Solicitando lectura del medidor... Intento %u\r\n", attempt);
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	f107 0008 	add.w	r0, r7, #8
 8001e98:	4a11      	ldr	r2, [pc, #68]	@ (8001ee0 <RequestMeterRead+0x58>)
 8001e9a:	2140      	movs	r1, #64	@ 0x40
 8001e9c:	f01c fd5a 	bl	801e954 <sniprintf>
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001ea0:	f107 0308 	add.w	r3, r7, #8
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7fe f96b 	bl	8000180 <strlen>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	f107 0108 	add.w	r1, r7, #8
 8001eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb6:	480b      	ldr	r0, [pc, #44]	@ (8001ee4 <RequestMeterRead+0x5c>)
 8001eb8:	f006 fbf1 	bl	800869e <HAL_UART_Transmit>

    // Resetear buffer y flags
    uart_rx_index = 0;
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <RequestMeterRead+0x60>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	801a      	strh	r2, [r3, #0]
    uart_rx_complete = 0;
 8001ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8001eec <RequestMeterRead+0x64>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	701a      	strb	r2, [r3, #0]
    meter_data_ready = 0;
 8001ec8:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <RequestMeterRead+0x68>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	701a      	strb	r2, [r3, #0]
    
    // Habilitar recepcin UART SOLO cuando solicitamos datos
    HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 8001ece:	2201      	movs	r2, #1
 8001ed0:	4908      	ldr	r1, [pc, #32]	@ (8001ef4 <RequestMeterRead+0x6c>)
 8001ed2:	4809      	ldr	r0, [pc, #36]	@ (8001ef8 <RequestMeterRead+0x70>)
 8001ed4:	f006 fc7c 	bl	80087d0 <HAL_UART_Receive_IT>
    // char cmd[] = "/?!\r\n";  // Comando de solicitud
    // HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);

    // Nota: El medidor enviar datos automticamente
    // Los datos llegarn por el callback y se procesarn en ProcessUartData()
}
 8001ed8:	bf00      	nop
 8001eda:	3748      	adds	r7, #72	@ 0x48
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	08020cdc 	.word	0x08020cdc
 8001ee4:	20000418 	.word	0x20000418
 8001ee8:	20000870 	.word	0x20000870
 8001eec:	20000872 	.word	0x20000872
 8001ef0:	200003a8 	.word	0x200003a8
 8001ef4:	2000066c 	.word	0x2000066c
 8001ef8:	200004ac 	.word	0x200004ac

08001efc <ProcessUartData>:

/**
 * @brief Procesa la trama OBIS recibida
 */
static void ProcessUartData(void)
{
 8001efc:	b5b0      	push	{r4, r5, r7, lr}
 8001efe:	b0a4      	sub	sp, #144	@ 0x90
 8001f00:	af02      	add	r7, sp, #8
    // DEBUG: Ver estado del buffer
    char dbg_msg[80];
    snprintf(dbg_msg, sizeof(dbg_msg), "DEBUG ProcessUartData: uart_rx_index=%d uart_rx_complete=%d\r\n", uart_rx_index, uart_rx_complete);
 8001f02:	4b31      	ldr	r3, [pc, #196]	@ (8001fc8 <ProcessUartData+0xcc>)
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	461a      	mov	r2, r3
 8001f0a:	4b30      	ldr	r3, [pc, #192]	@ (8001fcc <ProcessUartData+0xd0>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8001f14:	9300      	str	r3, [sp, #0]
 8001f16:	4613      	mov	r3, r2
 8001f18:	4a2d      	ldr	r2, [pc, #180]	@ (8001fd0 <ProcessUartData+0xd4>)
 8001f1a:	2150      	movs	r1, #80	@ 0x50
 8001f1c:	f01c fd1a 	bl	801e954 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)dbg_msg, strlen(dbg_msg), HAL_MAX_DELAY);
 8001f20:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7fe f92b 	bl	8000180 <strlen>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001f32:	f04f 33ff 	mov.w	r3, #4294967295
 8001f36:	4827      	ldr	r0, [pc, #156]	@ (8001fd4 <ProcessUartData+0xd8>)
 8001f38:	f006 fbb1 	bl	800869e <HAL_UART_Transmit>
    
    char header[] = "\r\n>>> TRAMA COMPLETA <<<\r\n";
 8001f3c:	4b26      	ldr	r3, [pc, #152]	@ (8001fd8 <ProcessUartData+0xdc>)
 8001f3e:	f107 041c 	add.w	r4, r7, #28
 8001f42:	461d      	mov	r5, r3
 8001f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001f4c:	c403      	stmia	r4!, {r0, r1}
 8001f4e:	8022      	strh	r2, [r4, #0]
 8001f50:	3402      	adds	r4, #2
 8001f52:	0c13      	lsrs	r3, r2, #16
 8001f54:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, (uint8_t*)header, strlen(header), HAL_MAX_DELAY);
 8001f56:	f107 031c 	add.w	r3, r7, #28
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7fe f910 	bl	8000180 <strlen>
 8001f60:	4603      	mov	r3, r0
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	f107 011c 	add.w	r1, r7, #28
 8001f68:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6c:	4819      	ldr	r0, [pc, #100]	@ (8001fd4 <ProcessUartData+0xd8>)
 8001f6e:	f006 fb96 	bl	800869e <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)uart_rx_buffer, uart_rx_index, HAL_MAX_DELAY);
 8001f72:	4b15      	ldr	r3, [pc, #84]	@ (8001fc8 <ProcessUartData+0xcc>)
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	f04f 33ff 	mov.w	r3, #4294967295
 8001f7c:	4917      	ldr	r1, [pc, #92]	@ (8001fdc <ProcessUartData+0xe0>)
 8001f7e:	4815      	ldr	r0, [pc, #84]	@ (8001fd4 <ProcessUartData+0xd8>)
 8001f80:	f006 fb8d 	bl	800869e <HAL_UART_Transmit>

    char footer[] = "\r\n>>> FIN TRAMA <<<\r\n\r\n";
 8001f84:	4b16      	ldr	r3, [pc, #88]	@ (8001fe0 <ProcessUartData+0xe4>)
 8001f86:	1d3c      	adds	r4, r7, #4
 8001f88:	461d      	mov	r5, r3
 8001f8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f8e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001f92:	e884 0003 	stmia.w	r4, {r0, r1}
    HAL_UART_Transmit(&huart1, (uint8_t*)footer, strlen(footer), HAL_MAX_DELAY);
 8001f96:	1d3b      	adds	r3, r7, #4
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7fe f8f1 	bl	8000180 <strlen>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	1d39      	adds	r1, r7, #4
 8001fa4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa8:	480a      	ldr	r0, [pc, #40]	@ (8001fd4 <ProcessUartData+0xd8>)
 8001faa:	f006 fb78 	bl	800869e <HAL_UART_Transmit>

    // Marcar que hay datos listos para enviar por LoRaWAN
    LoRaWAN_NotifyMeterDataReady();
 8001fae:	f008 fef3 	bl	800ad98 <LoRaWAN_NotifyMeterDataReady>

    // No es necesario HAL_UART_AbortReceive_IT() - el callback ya detuvo la recepcin
    
    uart_rx_complete = 0;
 8001fb2:	4b06      	ldr	r3, [pc, #24]	@ (8001fcc <ProcessUartData+0xd0>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	701a      	strb	r2, [r3, #0]
    uart_rx_index = 0;
 8001fb8:	4b03      	ldr	r3, [pc, #12]	@ (8001fc8 <ProcessUartData+0xcc>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	801a      	strh	r2, [r3, #0]
}
 8001fbe:	bf00      	nop
 8001fc0:	3788      	adds	r7, #136	@ 0x88
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bdb0      	pop	{r4, r5, r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000870 	.word	0x20000870
 8001fcc:	20000872 	.word	0x20000872
 8001fd0:	08020d14 	.word	0x08020d14
 8001fd4:	200004ac 	.word	0x200004ac
 8001fd8:	08020d54 	.word	0x08020d54
 8001fdc:	20000670 	.word	0x20000670
 8001fe0:	08020d70 	.word	0x08020d70

08001fe4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fe8:	b672      	cpsid	i
}
 8001fea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fec:	bf00      	nop
 8001fee:	e7fd      	b.n	8001fec <Error_Handler+0x8>

08001ff0 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001ff4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ffc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002000:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002004:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	bc80      	pop	{r7}
 800200e:	4770      	bx	lr

08002010 <LL_APB1_GRP1_EnableClock>:
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002018:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800201c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800201e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4313      	orrs	r3, r2
 8002026:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002028:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800202c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4013      	ands	r3, r2
 8002032:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002034:	68fb      	ldr	r3, [r7, #12]
}
 8002036:	bf00      	nop
 8002038:	3714      	adds	r7, #20
 800203a:	46bd      	mov	sp, r7
 800203c:	bc80      	pop	{r7}
 800203e:	4770      	bx	lr

08002040 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b08c      	sub	sp, #48	@ 0x30
 8002044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8002046:	1d3b      	adds	r3, r7, #4
 8002048:	222c      	movs	r2, #44	@ 0x2c
 800204a:	2100      	movs	r1, #0
 800204c:	4618      	mov	r0, r3
 800204e:	f01c fcfa 	bl	801ea46 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002052:	4b22      	ldr	r3, [pc, #136]	@ (80020dc <MX_RTC_Init+0x9c>)
 8002054:	4a22      	ldr	r2, [pc, #136]	@ (80020e0 <MX_RTC_Init+0xa0>)
 8002056:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8002058:	4b20      	ldr	r3, [pc, #128]	@ (80020dc <MX_RTC_Init+0x9c>)
 800205a:	221f      	movs	r2, #31
 800205c:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800205e:	4b1f      	ldr	r3, [pc, #124]	@ (80020dc <MX_RTC_Init+0x9c>)
 8002060:	2200      	movs	r2, #0
 8002062:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002064:	4b1d      	ldr	r3, [pc, #116]	@ (80020dc <MX_RTC_Init+0x9c>)
 8002066:	2200      	movs	r2, #0
 8002068:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800206a:	4b1c      	ldr	r3, [pc, #112]	@ (80020dc <MX_RTC_Init+0x9c>)
 800206c:	2200      	movs	r2, #0
 800206e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002070:	4b1a      	ldr	r3, [pc, #104]	@ (80020dc <MX_RTC_Init+0x9c>)
 8002072:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002076:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002078:	4b18      	ldr	r3, [pc, #96]	@ (80020dc <MX_RTC_Init+0x9c>)
 800207a:	2200      	movs	r2, #0
 800207c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 800207e:	4b17      	ldr	r3, [pc, #92]	@ (80020dc <MX_RTC_Init+0x9c>)
 8002080:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002084:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002086:	4815      	ldr	r0, [pc, #84]	@ (80020dc <MX_RTC_Init+0x9c>)
 8002088:	f005 fa36 	bl	80074f8 <HAL_RTC_Init>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8002092:	f7ff ffa7 	bl	8001fe4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8002096:	4811      	ldr	r0, [pc, #68]	@ (80020dc <MX_RTC_Init+0x9c>)
 8002098:	f005 fd36 	bl	8007b08 <HAL_RTCEx_SetSSRU_IT>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 80020a2:	f7ff ff9f 	bl	8001fe4 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80020a6:	2300      	movs	r3, #0
 80020a8:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80020aa:	2300      	movs	r3, #0
 80020ac:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80020ae:	2300      	movs	r3, #0
 80020b0:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80020b2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80020b6:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 80020b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 80020be:	1d3b      	adds	r3, r7, #4
 80020c0:	2200      	movs	r2, #0
 80020c2:	4619      	mov	r1, r3
 80020c4:	4805      	ldr	r0, [pc, #20]	@ (80020dc <MX_RTC_Init+0x9c>)
 80020c6:	f005 faa3 	bl	8007610 <HAL_RTC_SetAlarm_IT>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 80020d0:	f7ff ff88 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80020d4:	bf00      	nop
 80020d6:	3730      	adds	r7, #48	@ 0x30
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	200003c4 	.word	0x200003c4
 80020e0:	40002800 	.word	0x40002800

080020e4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b090      	sub	sp, #64	@ 0x40
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020ec:	f107 0308 	add.w	r3, r7, #8
 80020f0:	2238      	movs	r2, #56	@ 0x38
 80020f2:	2100      	movs	r1, #0
 80020f4:	4618      	mov	r0, r3
 80020f6:	f01c fca6 	bl	801ea46 <memset>
  if(rtcHandle->Instance==RTC)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a16      	ldr	r2, [pc, #88]	@ (8002158 <HAL_RTC_MspInit+0x74>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d125      	bne.n	8002150 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002104:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002108:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800210a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800210e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002110:	f107 0308 	add.w	r3, r7, #8
 8002114:	4618      	mov	r0, r3
 8002116:	f005 f8d5 	bl	80072c4 <HAL_RCCEx_PeriphCLKConfig>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002120:	f7ff ff60 	bl	8001fe4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002124:	f7ff ff64 	bl	8001ff0 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002128:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800212c:	f7ff ff70 	bl	8002010 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8002130:	2200      	movs	r2, #0
 8002132:	2100      	movs	r1, #0
 8002134:	2002      	movs	r0, #2
 8002136:	f002 fda4 	bl	8004c82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 800213a:	2002      	movs	r0, #2
 800213c:	f002 fdbb 	bl	8004cb6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	202a      	movs	r0, #42	@ 0x2a
 8002146:	f002 fd9c 	bl	8004c82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800214a:	202a      	movs	r0, #42	@ 0x2a
 800214c:	f002 fdb3 	bl	8004cb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002150:	bf00      	nop
 8002152:	3740      	adds	r7, #64	@ 0x40
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40002800 	.word	0x40002800

0800215c <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8002160:	4b03      	ldr	r3, [pc, #12]	@ (8002170 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8002162:	2201      	movs	r2, #1
 8002164:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr
 8002170:	58000400 	.word	0x58000400

08002174 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8002178:	bf00      	nop
 800217a:	46bd      	mov	sp, r7
 800217c:	bc80      	pop	{r7}
 800217e:	4770      	bx	lr

08002180 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8002184:	bf00      	nop
 8002186:	46bd      	mov	sp, r7
 8002188:	bc80      	pop	{r7}
 800218a:	4770      	bx	lr

0800218c <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8002190:	f001 fba6 	bl	80038e0 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8002194:	f7ff ffe2 	bl	800215c <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8002198:	2001      	movs	r0, #1
 800219a:	f003 feb5 	bl	8005f08 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 80021a6:	f001 fba9 	bl	80038fc <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 80021aa:	f001 f9b1 	bl	8003510 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 80021ae:	bf00      	nop
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 80021b2:	b580      	push	{r7, lr}
 80021b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 80021b6:	f001 fb93 	bl	80038e0 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80021ba:	2101      	movs	r1, #1
 80021bc:	2000      	movs	r0, #0
 80021be:	f003 fe1f 	bl	8005e00 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}

080021c6 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 80021c6:	b580      	push	{r7, lr}
 80021c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 80021ca:	f001 fb97 	bl	80038fc <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021d2:	b480      	push	{r7}
 80021d4:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021d6:	bf00      	nop
 80021d8:	46bd      	mov	sp, r7
 80021da:	bc80      	pop	{r7}
 80021dc:	4770      	bx	lr

080021de <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021de:	b480      	push	{r7}
 80021e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021e2:	bf00      	nop
 80021e4:	e7fd      	b.n	80021e2 <NMI_Handler+0x4>

080021e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021e6:	b480      	push	{r7}
 80021e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021ea:	bf00      	nop
 80021ec:	e7fd      	b.n	80021ea <HardFault_Handler+0x4>

080021ee <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021ee:	b480      	push	{r7}
 80021f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021f2:	bf00      	nop
 80021f4:	e7fd      	b.n	80021f2 <MemManage_Handler+0x4>

080021f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021f6:	b480      	push	{r7}
 80021f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021fa:	bf00      	nop
 80021fc:	e7fd      	b.n	80021fa <BusFault_Handler+0x4>

080021fe <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021fe:	b480      	push	{r7}
 8002200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002202:	bf00      	nop
 8002204:	e7fd      	b.n	8002202 <UsageFault_Handler+0x4>

08002206 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002206:	b480      	push	{r7}
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800220a:	bf00      	nop
 800220c:	46bd      	mov	sp, r7
 800220e:	bc80      	pop	{r7}
 8002210:	4770      	bx	lr

08002212 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002212:	b480      	push	{r7}
 8002214:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002216:	bf00      	nop
 8002218:	46bd      	mov	sp, r7
 800221a:	bc80      	pop	{r7}
 800221c:	4770      	bx	lr

0800221e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800221e:	b480      	push	{r7}
 8002220:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002222:	bf00      	nop
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr

0800222a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800222a:	b480      	push	{r7}
 800222c:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr
	...

08002238 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 800223c:	4802      	ldr	r0, [pc, #8]	@ (8002248 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 800223e:	f005 fc9f 	bl	8007b80 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	200003c4 	.word	0x200003c4

0800224c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002250:	4802      	ldr	r0, [pc, #8]	@ (800225c <DMA1_Channel1_IRQHandler+0x10>)
 8002252:	f002 ffc7 	bl	80051e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	20000540 	.word	0x20000540

08002260 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002264:	4802      	ldr	r0, [pc, #8]	@ (8002270 <DMA1_Channel2_IRQHandler+0x10>)
 8002266:	f002 ffbd 	bl	80051e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	200005a0 	.word	0x200005a0

08002274 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 3 Interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002278:	4802      	ldr	r0, [pc, #8]	@ (8002284 <DMA1_Channel3_IRQHandler+0x10>)
 800227a:	f002 ffb3 	bl	80051e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800227e:	bf00      	nop
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000600 	.word	0x20000600

08002288 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800228c:	4802      	ldr	r0, [pc, #8]	@ (8002298 <USART1_IRQHandler+0x10>)
 800228e:	f006 fc31 	bl	8008af4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	200004ac 	.word	0x200004ac

0800229c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 Interrupt.
  */
void LPUART1_IRQHandler(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80022a0:	4802      	ldr	r0, [pc, #8]	@ (80022ac <LPUART1_IRQHandler+0x10>)
 80022a2:	f006 fc27 	bl	8008af4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20000418 	.word	0x20000418

080022b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pulsador_Pin);
 80022b4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80022b8:	f003 fd7c 	bl	8005db4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUT1_Pin);
 80022bc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80022c0:	f003 fd78 	bl	8005db4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80022c4:	bf00      	nop
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80022cc:	4802      	ldr	r0, [pc, #8]	@ (80022d8 <RTC_Alarm_IRQHandler+0x10>)
 80022ce:	f005 fb07 	bl	80078e0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	200003c4 	.word	0x200003c4

080022dc <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80022e0:	4802      	ldr	r0, [pc, #8]	@ (80022ec <SUBGHZ_Radio_IRQHandler+0x10>)
 80022e2:	f005 ffbb 	bl	800825c <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	200003fc 	.word	0x200003fc

080022f0 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80022f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022fc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80022fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4313      	orrs	r3, r2
 8002306:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8002308:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800230c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4013      	ands	r3, r2
 8002312:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002314:	68fb      	ldr	r3, [r7, #12]
}
 8002316:	bf00      	nop
 8002318:	3714      	adds	r7, #20
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr

08002320 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8002324:	4b06      	ldr	r3, [pc, #24]	@ (8002340 <MX_SUBGHZ_Init+0x20>)
 8002326:	2208      	movs	r2, #8
 8002328:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 800232a:	4805      	ldr	r0, [pc, #20]	@ (8002340 <MX_SUBGHZ_Init+0x20>)
 800232c:	f005 fd14 	bl	8007d58 <HAL_SUBGHZ_Init>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8002336:	f7ff fe55 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	200003fc 	.word	0x200003fc

08002344 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 800234c:	2001      	movs	r0, #1
 800234e:	f7ff ffcf 	bl	80022f0 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8002352:	2200      	movs	r2, #0
 8002354:	2100      	movs	r1, #0
 8002356:	2032      	movs	r0, #50	@ 0x32
 8002358:	f002 fc93 	bl	8004c82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 800235c:	2032      	movs	r0, #50	@ 0x32
 800235e:	f002 fcaa 	bl	8004cb6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8002362:	bf00      	nop
 8002364:	3708      	adds	r7, #8
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <LL_RCC_SetClkAfterWakeFromStop>:
{
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8002372:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800237c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4313      	orrs	r3, r2
 8002384:	608b      	str	r3, [r1, #8]
}
 8002386:	bf00      	nop
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr

08002390 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8002394:	4b02      	ldr	r3, [pc, #8]	@ (80023a0 <LL_FLASH_GetUDN+0x10>)
 8002396:	681b      	ldr	r3, [r3, #0]
}
 8002398:	4618      	mov	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	bc80      	pop	{r7}
 800239e:	4770      	bx	lr
 80023a0:	1fff7580 	.word	0x1fff7580

080023a4 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 80023a8:	4b03      	ldr	r3, [pc, #12]	@ (80023b8 <LL_FLASH_GetDeviceID+0x14>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	b2db      	uxtb	r3, r3
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bc80      	pop	{r7}
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	1fff7584 	.word	0x1fff7584

080023bc <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80023c0:	4b03      	ldr	r3, [pc, #12]	@ (80023d0 <LL_FLASH_GetSTCompanyID+0x14>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	0a1b      	lsrs	r3, r3, #8
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	1fff7584 	.word	0x1fff7584

080023d4 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80023d8:	2000      	movs	r0, #0
 80023da:	f7ff ffc6 	bl	800236a <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 80023de:	f01a fe35 	bl	801d04c <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 80023e2:	4b10      	ldr	r3, [pc, #64]	@ (8002424 <SystemApp_Init+0x50>)
 80023e4:	2201      	movs	r2, #1
 80023e6:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 80023e8:	f000 fa36 	bl	8002858 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80023ec:	f01b f8be 	bl	801d56c <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80023f0:	480d      	ldr	r0, [pc, #52]	@ (8002428 <SystemApp_Init+0x54>)
 80023f2:	f01b f969 	bl	801d6c8 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80023f6:	4b0d      	ldr	r3, [pc, #52]	@ (800242c <SystemApp_Init+0x58>)
 80023f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80023fc:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80023fe:	2003      	movs	r0, #3
 8002400:	f01b f970 	bl	801d6e4 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8002404:	f7ff f86e 	bl	80014e4 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8002408:	f000 fa5a 	bl	80028c0 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 800240c:	f01a f852 	bl	801c4b4 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8002410:	2101      	movs	r1, #1
 8002412:	2001      	movs	r0, #1
 8002414:	f01a f88e 	bl	801c534 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8002418:	2101      	movs	r1, #1
 800241a:	2001      	movs	r0, #1
 800241c:	f01a f85a 	bl	801c4d4 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8002420:	bf00      	nop
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20000408 	.word	0x20000408
 8002428:	08002779 	.word	0x08002779
 800242c:	58004000 	.word	0x58004000

08002430 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8002434:	f01a f8ae 	bl	801c594 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8002438:	bf00      	nop
 800243a:	bd80      	pop	{r7, pc}

0800243c <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 800243c:	b5b0      	push	{r4, r5, r7, lr}
 800243e:	b094      	sub	sp, #80	@ 0x50
 8002440:	af04      	add	r7, sp, #16
  uint8_t batteryLevel = 0;
 8002442:	2300      	movs	r3, #0
 8002444:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint16_t batteryLevelmV;

  /* USER CODE BEGIN GetBatteryLevel_0 */
  uint8_t pct = 0;
 8002448:	2300      	movs	r3, #0
 800244a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 800244e:	f7ff f857 	bl	8001500 <SYS_GetBatteryLevel>
 8002452:	4603      	mov	r3, r0
 8002454:	867b      	strh	r3, [r7, #50]	@ 0x32

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8002456:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002458:	f241 0268 	movw	r2, #4200	@ 0x1068
 800245c:	4293      	cmp	r3, r2
 800245e:	d903      	bls.n	8002468 <GetBatteryLevel+0x2c>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8002460:	23fe      	movs	r3, #254	@ 0xfe
 8002462:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002466:	e017      	b.n	8002498 <GetBatteryLevel+0x5c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8002468:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800246a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800246e:	4293      	cmp	r3, r2
 8002470:	d803      	bhi.n	800247a <GetBatteryLevel+0x3e>
  {
    batteryLevel = 0;
 8002472:	2300      	movs	r3, #0
 8002474:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002478:	e00e      	b.n	8002498 <GetBatteryLevel+0x5c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 800247a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800247c:	f6a3 33b8 	subw	r3, r3, #3000	@ 0xbb8
 8002480:	461a      	mov	r2, r3
 8002482:	4613      	mov	r3, r2
 8002484:	01db      	lsls	r3, r3, #7
 8002486:	1a9b      	subs	r3, r3, r2
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	461a      	mov	r2, r3
 800248c:	4b5c      	ldr	r3, [pc, #368]	@ (8002600 <GetBatteryLevel+0x1c4>)
 800248e:	fba3 2302 	umull	r2, r3, r3, r2
 8002492:	09db      	lsrs	r3, r3, #7
 8002494:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* Map battery mV to a percentage using a piecewise-linear Li-ion curve (typical) */
  {
    const uint16_t volts[] = {3000, 3200, 3400, 3600, 3700, 3800, 3900, 4000, 4100, 4200};
 8002498:	4b5a      	ldr	r3, [pc, #360]	@ (8002604 <GetBatteryLevel+0x1c8>)
 800249a:	f107 040c 	add.w	r4, r7, #12
 800249e:	461d      	mov	r5, r3
 80024a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024a4:	682b      	ldr	r3, [r5, #0]
 80024a6:	6023      	str	r3, [r4, #0]
    const uint8_t  pc[]    = {   0,    5,   20,   50,   65,   75,   85,   93,   98,  100};
 80024a8:	4a57      	ldr	r2, [pc, #348]	@ (8002608 <GetBatteryLevel+0x1cc>)
 80024aa:	463b      	mov	r3, r7
 80024ac:	ca07      	ldmia	r2, {r0, r1, r2}
 80024ae:	c303      	stmia	r3!, {r0, r1}
 80024b0:	801a      	strh	r2, [r3, #0]
    const int points = sizeof(volts) / sizeof(volts[0]);
 80024b2:	230a      	movs	r3, #10
 80024b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int i;

    if (batteryLevelmV <= volts[0])
 80024b6:	89bb      	ldrh	r3, [r7, #12]
 80024b8:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d803      	bhi.n	80024c6 <GetBatteryLevel+0x8a>
    {
      pct = pc[0];
 80024be:	783b      	ldrb	r3, [r7, #0]
 80024c0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80024c4:	e066      	b.n	8002594 <GetBatteryLevel+0x158>
    }
    else if (batteryLevelmV >= volts[points - 1])
 80024c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024c8:	3b01      	subs	r3, #1
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	3340      	adds	r3, #64	@ 0x40
 80024ce:	443b      	add	r3, r7
 80024d0:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80024d4:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d308      	bcc.n	80024ec <GetBatteryLevel+0xb0>
    {
      pct = pc[points - 1];
 80024da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024dc:	3b01      	subs	r3, #1
 80024de:	3340      	adds	r3, #64	@ 0x40
 80024e0:	443b      	add	r3, r7
 80024e2:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80024e6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80024ea:	e053      	b.n	8002594 <GetBatteryLevel+0x158>
    }
    else
    {
      for (i = 0; i < points - 1; i++)
 80024ec:	2300      	movs	r3, #0
 80024ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024f0:	e04b      	b.n	800258a <GetBatteryLevel+0x14e>
      {
        if ((batteryLevelmV >= volts[i]) && (batteryLevelmV < volts[i + 1]))
 80024f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	3340      	adds	r3, #64	@ 0x40
 80024f8:	443b      	add	r3, r7
 80024fa:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 80024fe:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002500:	429a      	cmp	r2, r3
 8002502:	d33f      	bcc.n	8002584 <GetBatteryLevel+0x148>
 8002504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002506:	3301      	adds	r3, #1
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	3340      	adds	r3, #64	@ 0x40
 800250c:	443b      	add	r3, r7
 800250e:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002512:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002514:	429a      	cmp	r2, r3
 8002516:	d235      	bcs.n	8002584 <GetBatteryLevel+0x148>
        {
          uint32_t dv = volts[i + 1] - volts[i];
 8002518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800251a:	3301      	adds	r3, #1
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	3340      	adds	r3, #64	@ 0x40
 8002520:	443b      	add	r3, r7
 8002522:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002526:	461a      	mov	r2, r3
 8002528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	3340      	adds	r3, #64	@ 0x40
 800252e:	443b      	add	r3, r7
 8002530:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	62bb      	str	r3, [r7, #40]	@ 0x28
          uint32_t dp = pc[i + 1] - pc[i];
 8002538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800253a:	3301      	adds	r3, #1
 800253c:	3340      	adds	r3, #64	@ 0x40
 800253e:	443b      	add	r3, r7
 8002540:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 8002544:	4619      	mov	r1, r3
 8002546:	463a      	mov	r2, r7
 8002548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800254a:	4413      	add	r3, r2
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	1acb      	subs	r3, r1, r3
 8002550:	627b      	str	r3, [r7, #36]	@ 0x24
          uint32_t offset = batteryLevelmV - volts[i];
 8002552:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8002554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	3340      	adds	r3, #64	@ 0x40
 800255a:	443b      	add	r3, r7
 800255c:	f833 3c34 	ldrh.w	r3, [r3, #-52]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	623b      	str	r3, [r7, #32]
          pct = (uint8_t)(pc[i] + ((offset * dp) / dv));
 8002564:	463a      	mov	r2, r7
 8002566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002568:	4413      	add	r3, r2
 800256a:	781a      	ldrb	r2, [r3, #0]
 800256c:	6a3b      	ldr	r3, [r7, #32]
 800256e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002570:	fb03 f101 	mul.w	r1, r3, r1
 8002574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002576:	fbb1 f3f3 	udiv	r3, r1, r3
 800257a:	b2db      	uxtb	r3, r3
 800257c:	4413      	add	r3, r2
 800257e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
          break;
 8002582:	e007      	b.n	8002594 <GetBatteryLevel+0x158>
      for (i = 0; i < points - 1; i++)
 8002584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002586:	3301      	adds	r3, #1
 8002588:	63bb      	str	r3, [r7, #56]	@ 0x38
 800258a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800258c:	3b01      	subs	r3, #1
 800258e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002590:	429a      	cmp	r2, r3
 8002592:	dbae      	blt.n	80024f2 <GetBatteryLevel+0xb6>
      }
    }
  }

  /* Convert percentage (0..100) into LoRa battery scale (1..254) */
  if (pct == 0)
 8002594:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8002598:	2b00      	cmp	r3, #0
 800259a:	d103      	bne.n	80025a4 <GetBatteryLevel+0x168>
  {
    batteryLevel = 1; /* very low */
 800259c:	2301      	movs	r3, #1
 800259e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80025a2:	e018      	b.n	80025d6 <GetBatteryLevel+0x19a>
  }
  else
  {
    uint32_t level = ((uint32_t)pct * (uint32_t)LORAWAN_MAX_BAT) / 100U;
 80025a4:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80025a8:	4613      	mov	r3, r2
 80025aa:	01db      	lsls	r3, r3, #7
 80025ac:	1a9b      	subs	r3, r3, r2
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	461a      	mov	r2, r3
 80025b2:	4b16      	ldr	r3, [pc, #88]	@ (800260c <GetBatteryLevel+0x1d0>)
 80025b4:	fba3 2302 	umull	r2, r3, r3, r2
 80025b8:	095b      	lsrs	r3, r3, #5
 80025ba:	637b      	str	r3, [r7, #52]	@ 0x34
    if (level == 0)
 80025bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <GetBatteryLevel+0x18a>
    {
      level = 1;
 80025c2:	2301      	movs	r3, #1
 80025c4:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    if (level > LORAWAN_MAX_BAT)
 80025c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025c8:	2bfe      	cmp	r3, #254	@ 0xfe
 80025ca:	d901      	bls.n	80025d0 <GetBatteryLevel+0x194>
    {
      level = LORAWAN_MAX_BAT;
 80025cc:	23fe      	movs	r3, #254	@ 0xfe
 80025ce:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    batteryLevel = (uint8_t)level;
 80025d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025d2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }

  /* Debug: show mapping from mV -> pct -> LoRa-scale for troubleshooting */
  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: GetBatteryLevel: batt_mV=%u pct=%u lora=%u\r\n", batteryLevelmV, pct, batteryLevel);
 80025d6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80025d8:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80025dc:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80025e0:	9102      	str	r1, [sp, #8]
 80025e2:	9201      	str	r2, [sp, #4]
 80025e4:	9300      	str	r3, [sp, #0]
 80025e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002610 <GetBatteryLevel+0x1d4>)
 80025e8:	2201      	movs	r2, #1
 80025ea:	2100      	movs	r1, #0
 80025ec:	2002      	movs	r0, #2
 80025ee:	f01a ffeb 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 80025f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3740      	adds	r7, #64	@ 0x40
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bdb0      	pop	{r4, r5, r7, pc}
 80025fe:	bf00      	nop
 8002600:	1b4e81b5 	.word	0x1b4e81b5
 8002604:	08020dbc 	.word	0x08020dbc
 8002608:	08020dd0 	.word	0x08020dd0
 800260c:	51eb851f 	.word	0x51eb851f
 8002610:	08020d88 	.word	0x08020d88

08002614 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b088      	sub	sp, #32
 8002618:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 800261a:	2300      	movs	r3, #0
 800261c:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	4618      	mov	r0, r3
 8002622:	f000 f923 	bl	800286c <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	4618      	mov	r0, r3
 800262a:	f7fe fc73 	bl	8000f14 <__aeabi_f2iz>
 800262e:	4603      	mov	r3, r0
 8002630:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8002632:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8002636:	4618      	mov	r0, r3
 8002638:	3720      	adds	r7, #32
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 800263e:	b590      	push	{r4, r7, lr}
 8002640:	b087      	sub	sp, #28
 8002642:	af00      	add	r7, sp, #0
 8002644:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8002646:	2300      	movs	r3, #0
 8002648:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 800264a:	f7ff fea1 	bl	8002390 <LL_FLASH_GetUDN>
 800264e:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002656:	d138      	bne.n	80026ca <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8002658:	f001 f95e 	bl	8003918 <HAL_GetUIDw0>
 800265c:	4604      	mov	r4, r0
 800265e:	f001 f96f 	bl	8003940 <HAL_GetUIDw2>
 8002662:	4603      	mov	r3, r0
 8002664:	4423      	add	r3, r4
 8002666:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8002668:	f001 f960 	bl	800392c <HAL_GetUIDw1>
 800266c:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	0e1a      	lsrs	r2, r3, #24
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3307      	adds	r3, #7
 8002676:	b2d2      	uxtb	r2, r2
 8002678:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	0c1a      	lsrs	r2, r3, #16
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	3306      	adds	r3, #6
 8002682:	b2d2      	uxtb	r2, r2
 8002684:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	0a1a      	lsrs	r2, r3, #8
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	3305      	adds	r3, #5
 800268e:	b2d2      	uxtb	r2, r2
 8002690:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	3304      	adds	r3, #4
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	b2d2      	uxtb	r2, r2
 800269a:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	0e1a      	lsrs	r2, r3, #24
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	3303      	adds	r3, #3
 80026a4:	b2d2      	uxtb	r2, r2
 80026a6:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	0c1a      	lsrs	r2, r3, #16
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3302      	adds	r3, #2
 80026b0:	b2d2      	uxtb	r2, r2
 80026b2:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	0a1a      	lsrs	r2, r3, #8
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3301      	adds	r3, #1
 80026bc:	b2d2      	uxtb	r2, r2
 80026be:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	b2da      	uxtb	r2, r3
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 80026c8:	e031      	b.n	800272e <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	3307      	adds	r3, #7
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	0a1a      	lsrs	r2, r3, #8
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	3306      	adds	r3, #6
 80026dc:	b2d2      	uxtb	r2, r2
 80026de:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	0c1a      	lsrs	r2, r3, #16
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	3305      	adds	r3, #5
 80026e8:	b2d2      	uxtb	r2, r2
 80026ea:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	0e1a      	lsrs	r2, r3, #24
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	3304      	adds	r3, #4
 80026f4:	b2d2      	uxtb	r2, r2
 80026f6:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 80026f8:	f7ff fe54 	bl	80023a4 <LL_FLASH_GetDeviceID>
 80026fc:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	3303      	adds	r3, #3
 8002702:	697a      	ldr	r2, [r7, #20]
 8002704:	b2d2      	uxtb	r2, r2
 8002706:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8002708:	f7ff fe58 	bl	80023bc <LL_FLASH_GetSTCompanyID>
 800270c:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	3302      	adds	r3, #2
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	b2d2      	uxtb	r2, r2
 8002716:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	0a1a      	lsrs	r2, r3, #8
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3301      	adds	r3, #1
 8002720:	b2d2      	uxtb	r2, r2
 8002722:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	0c1b      	lsrs	r3, r3, #16
 8002728:	b2da      	uxtb	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	701a      	strb	r2, [r3, #0]
}
 800272e:	bf00      	nop
 8002730:	371c      	adds	r7, #28
 8002732:	46bd      	mov	sp, r7
 8002734:	bd90      	pop	{r4, r7, pc}

08002736 <GetDevAddr>:

void GetDevAddr(uint32_t *devAddr)
{
 8002736:	b590      	push	{r4, r7, lr}
 8002738:	b083      	sub	sp, #12
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  *devAddr = LL_FLASH_GetUDN();
 800273e:	f7ff fe27 	bl	8002390 <LL_FLASH_GetUDN>
 8002742:	4602      	mov	r2, r0
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	601a      	str	r2, [r3, #0]
  if (*devAddr == 0xFFFFFFFF)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002750:	d10d      	bne.n	800276e <GetDevAddr+0x38>
  {
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8002752:	f001 f8e1 	bl	8003918 <HAL_GetUIDw0>
 8002756:	4604      	mov	r4, r0
 8002758:	f001 f8e8 	bl	800392c <HAL_GetUIDw1>
 800275c:	4603      	mov	r3, r0
 800275e:	405c      	eors	r4, r3
 8002760:	f001 f8ee 	bl	8003940 <HAL_GetUIDw2>
 8002764:	4603      	mov	r3, r0
 8002766:	ea84 0203 	eor.w	r2, r4, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
}
 800276e:	bf00      	nop
 8002770:	370c      	adds	r7, #12
 8002772:	46bd      	mov	sp, r7
 8002774:	bd90      	pop	{r4, r7, pc}
	...

08002778 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b086      	sub	sp, #24
 800277c:	af02      	add	r7, sp, #8
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8002782:	f107 0308 	add.w	r3, r7, #8
 8002786:	4618      	mov	r0, r3
 8002788:	f01a f814 	bl	801c7b4 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002792:	9200      	str	r2, [sp, #0]
 8002794:	4a07      	ldr	r2, [pc, #28]	@ (80027b4 <TimestampNow+0x3c>)
 8002796:	2110      	movs	r1, #16
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f81d 	bl	80027d8 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f7fd fcee 	bl	8000180 <strlen>
 80027a4:	4603      	mov	r3, r0
 80027a6:	b29a      	uxth	r2, r3
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 80027ac:	bf00      	nop
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	08020ddc 	.word	0x08020ddc

080027b8 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80027bc:	2101      	movs	r1, #1
 80027be:	2002      	movs	r0, #2
 80027c0:	f019 fe88 	bl	801c4d4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 80027c4:	bf00      	nop
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80027cc:	2100      	movs	r1, #0
 80027ce:	2002      	movs	r0, #2
 80027d0:	f019 fe80 	bl	801c4d4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 80027d4:	bf00      	nop
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80027d8:	b40c      	push	{r2, r3}
 80027da:	b580      	push	{r7, lr}
 80027dc:	b084      	sub	sp, #16
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
 80027e2:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80027e4:	f107 031c 	add.w	r3, r7, #28
 80027e8:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80027ea:	6839      	ldr	r1, [r7, #0]
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f01a f94b 	bl	801ca8c <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80027f6:	bf00      	nop
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002800:	b002      	add	sp, #8
 8002802:	4770      	bx	lr

08002804 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 800280c:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 800280e:	4618      	mov	r0, r3
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	bc80      	pop	{r7}
 8002816:	4770      	bx	lr

08002818 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800281e:	2300      	movs	r3, #0
 8002820:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 8002822:	4b06      	ldr	r3, [pc, #24]	@ (800283c <HAL_GetTick+0x24>)
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d002      	beq.n	8002830 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 800282a:	f000 f9d7 	bl	8002bdc <TIMER_IF_GetTimerValue>
 800282e:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8002830:	687b      	ldr	r3, [r7, #4]
}
 8002832:	4618      	mov	r0, r3
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20000408 	.word	0x20000408

08002840 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4618      	mov	r0, r3
 800284c:	f000 fa4d 	bl	8002cea <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8002850:	bf00      	nop
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 800285c:	f001 f87a 	bl	8003954 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8002860:	f001 f87e 	bl	8003960 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8002864:	f001 f882 	bl	800396c <HAL_DBGMCU_DisableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8002868:	bf00      	nop
 800286a:	bd80      	pop	{r7, pc}

0800286c <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 800286c:	b480      	push	{r7}
 800286e:	b087      	sub	sp, #28
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8002874:	4b0d      	ldr	r3, [pc, #52]	@ (80028ac <EnvSensors_Read+0x40>)
 8002876:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8002878:	4b0d      	ldr	r3, [pc, #52]	@ (80028b0 <EnvSensors_Read+0x44>)
 800287a:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 800287c:	4b0d      	ldr	r3, [pc, #52]	@ (80028b4 <EnvSensors_Read+0x48>)
 800287e:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a08      	ldr	r2, [pc, #32]	@ (80028b8 <EnvSensors_Read+0x4c>)
 8002896:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4a08      	ldr	r2, [pc, #32]	@ (80028bc <EnvSensors_Read+0x50>)
 800289c:	611a      	str	r2, [r3, #16]

  return 0;
 800289e:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	371c      	adds	r7, #28
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bc80      	pop	{r7}
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	42480000 	.word	0x42480000
 80028b0:	41900000 	.word	0x41900000
 80028b4:	447a0000 	.word	0x447a0000
 80028b8:	003e090d 	.word	0x003e090d
 80028bc:	000503ab 	.word	0x000503ab

080028c0 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
  int32_t ret = 0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 80028ca:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr

080028d6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028d6:	b480      	push	{r7}
 80028d8:	af00      	add	r7, sp, #0
	return 1;
 80028da:	2301      	movs	r3, #1
}
 80028dc:	4618      	mov	r0, r3
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr

080028e4 <_kill>:

int _kill(int pid, int sig)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80028ee:	f01c f933 	bl	801eb58 <__errno>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2216      	movs	r2, #22
 80028f6:	601a      	str	r2, [r3, #0]
	return -1;
 80028f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3708      	adds	r7, #8
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <_exit>:

void _exit (int status)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800290c:	f04f 31ff 	mov.w	r1, #4294967295
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f7ff ffe7 	bl	80028e4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002916:	bf00      	nop
 8002918:	e7fd      	b.n	8002916 <_exit+0x12>

0800291a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b086      	sub	sp, #24
 800291e:	af00      	add	r7, sp, #0
 8002920:	60f8      	str	r0, [r7, #12]
 8002922:	60b9      	str	r1, [r7, #8]
 8002924:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002926:	2300      	movs	r3, #0
 8002928:	617b      	str	r3, [r7, #20]
 800292a:	e00a      	b.n	8002942 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800292c:	f3af 8000 	nop.w
 8002930:	4601      	mov	r1, r0
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	1c5a      	adds	r2, r3, #1
 8002936:	60ba      	str	r2, [r7, #8]
 8002938:	b2ca      	uxtb	r2, r1
 800293a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	3301      	adds	r3, #1
 8002940:	617b      	str	r3, [r7, #20]
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	429a      	cmp	r2, r3
 8002948:	dbf0      	blt.n	800292c <_read+0x12>
	}

return len;
 800294a:	687b      	ldr	r3, [r7, #4]
}
 800294c:	4618      	mov	r0, r3
 800294e:	3718      	adds	r7, #24
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	e009      	b.n	800297a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	1c5a      	adds	r2, r3, #1
 800296a:	60ba      	str	r2, [r7, #8]
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff f9b0 	bl	8001cd4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	3301      	adds	r3, #1
 8002978:	617b      	str	r3, [r7, #20]
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	429a      	cmp	r2, r3
 8002980:	dbf1      	blt.n	8002966 <_write+0x12>
	}
	return len;
 8002982:	687b      	ldr	r3, [r7, #4]
}
 8002984:	4618      	mov	r0, r3
 8002986:	3718      	adds	r7, #24
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <_close>:

int _close(int file)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
	return -1;
 8002994:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002998:	4618      	mov	r0, r3
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	bc80      	pop	{r7}
 80029a0:	4770      	bx	lr

080029a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
 80029aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029b2:	605a      	str	r2, [r3, #4]
	return 0;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr

080029c0 <_isatty>:

int _isatty(int file)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
	return 1;
 80029c8:	2301      	movs	r3, #1
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr

080029d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b085      	sub	sp, #20
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
	return 0;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3714      	adds	r7, #20
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bc80      	pop	{r7}
 80029ea:	4770      	bx	lr

080029ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029f4:	4a14      	ldr	r2, [pc, #80]	@ (8002a48 <_sbrk+0x5c>)
 80029f6:	4b15      	ldr	r3, [pc, #84]	@ (8002a4c <_sbrk+0x60>)
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a00:	4b13      	ldr	r3, [pc, #76]	@ (8002a50 <_sbrk+0x64>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d102      	bne.n	8002a0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a08:	4b11      	ldr	r3, [pc, #68]	@ (8002a50 <_sbrk+0x64>)
 8002a0a:	4a12      	ldr	r2, [pc, #72]	@ (8002a54 <_sbrk+0x68>)
 8002a0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a0e:	4b10      	ldr	r3, [pc, #64]	@ (8002a50 <_sbrk+0x64>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4413      	add	r3, r2
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d207      	bcs.n	8002a2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a1c:	f01c f89c 	bl	801eb58 <__errno>
 8002a20:	4603      	mov	r3, r0
 8002a22:	220c      	movs	r2, #12
 8002a24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a26:	f04f 33ff 	mov.w	r3, #4294967295
 8002a2a:	e009      	b.n	8002a40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a2c:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <_sbrk+0x64>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a32:	4b07      	ldr	r3, [pc, #28]	@ (8002a50 <_sbrk+0x64>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4413      	add	r3, r2
 8002a3a:	4a05      	ldr	r2, [pc, #20]	@ (8002a50 <_sbrk+0x64>)
 8002a3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	20010000 	.word	0x20010000
 8002a4c:	00000400 	.word	0x00000400
 8002a50:	2000040c 	.word	0x2000040c
 8002a54:	20002b00 	.word	0x20002b00

08002a58 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002a5c:	bf00      	nop
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bc80      	pop	{r7}
 8002a62:	4770      	bx	lr

08002a64 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(const RTC_TypeDef *RTCx)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bc80      	pop	{r7}
 8002a78:	4770      	bx	lr
	...

08002a7c <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002a82:	2300      	movs	r3, #0
 8002a84:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 8002a86:	4b14      	ldr	r3, [pc, #80]	@ (8002ad8 <TIMER_IF_Init+0x5c>)
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	f083 0301 	eor.w	r3, r3, #1
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d01b      	beq.n	8002acc <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002a94:	4b11      	ldr	r3, [pc, #68]	@ (8002adc <TIMER_IF_Init+0x60>)
 8002a96:	f04f 32ff 	mov.w	r2, #4294967295
 8002a9a:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002a9c:	f7ff fad0 	bl	8002040 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002aa0:	f000 f856 	bl	8002b50 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002aa4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002aa8:	480c      	ldr	r0, [pc, #48]	@ (8002adc <TIMER_IF_Init+0x60>)
 8002aaa:	f004 febd 	bl	8007828 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002aae:	4b0b      	ldr	r3, [pc, #44]	@ (8002adc <TIMER_IF_Init+0x60>)
 8002ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ab4:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002ab6:	4809      	ldr	r0, [pc, #36]	@ (8002adc <TIMER_IF_Init+0x60>)
 8002ab8:	f004 fff4 	bl	8007aa4 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002abc:	2000      	movs	r0, #0
 8002abe:	f000 f9d3 	bl	8002e68 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8002ac2:	f000 f85f 	bl	8002b84 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8002ac6:	4b04      	ldr	r3, [pc, #16]	@ (8002ad8 <TIMER_IF_Init+0x5c>)
 8002ac8:	2201      	movs	r2, #1
 8002aca:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002acc:	79fb      	ldrb	r3, [r7, #7]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	20000410 	.word	0x20000410
 8002adc:	200003c4 	.word	0x200003c4

08002ae0 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b08e      	sub	sp, #56	@ 0x38
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8002aee:	f107 0308 	add.w	r3, r7, #8
 8002af2:	222c      	movs	r2, #44	@ 0x2c
 8002af4:	2100      	movs	r1, #0
 8002af6:	4618      	mov	r0, r3
 8002af8:	f01b ffa5 	bl	801ea46 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8002afc:	f000 f828 	bl	8002b50 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002b00:	4b11      	ldr	r3, [pc, #68]	@ (8002b48 <TIMER_IF_StartTimer+0x68>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	4413      	add	r3, r2
 8002b08:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	43db      	mvns	r3, r3
 8002b12:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002b14:	2300      	movs	r3, #0
 8002b16:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002b18:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002b1c:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002b1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b22:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002b24:	f107 0308 	add.w	r3, r7, #8
 8002b28:	2201      	movs	r2, #1
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	4807      	ldr	r0, [pc, #28]	@ (8002b4c <TIMER_IF_StartTimer+0x6c>)
 8002b2e:	f004 fd6f 	bl	8007610 <HAL_RTC_SetAlarm_IT>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d001      	beq.n	8002b3c <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8002b38:	f7ff fa54 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8002b3c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3738      	adds	r7, #56	@ 0x38
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	20000414 	.word	0x20000414
 8002b4c:	200003c4 	.word	0x200003c4

08002b50 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002b56:	2300      	movs	r3, #0
 8002b58:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002b5a:	4b08      	ldr	r3, [pc, #32]	@ (8002b7c <TIMER_IF_StopTimer+0x2c>)
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002b60:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002b64:	4806      	ldr	r0, [pc, #24]	@ (8002b80 <TIMER_IF_StopTimer+0x30>)
 8002b66:	f004 fe5f 	bl	8007828 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002b6a:	4b05      	ldr	r3, [pc, #20]	@ (8002b80 <TIMER_IF_StopTimer+0x30>)
 8002b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b70:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002b72:	79fb      	ldrb	r3, [r7, #7]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40002800 	.word	0x40002800
 8002b80:	200003c4 	.word	0x200003c4

08002b84 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002b88:	f000 f98e 	bl	8002ea8 <GetTimerTicks>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	4a03      	ldr	r2, [pc, #12]	@ (8002b9c <TIMER_IF_SetTimerContext+0x18>)
 8002b90:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002b92:	4b02      	ldr	r3, [pc, #8]	@ (8002b9c <TIMER_IF_SetTimerContext+0x18>)
 8002b94:	681b      	ldr	r3, [r3, #0]
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000414 	.word	0x20000414

08002ba0 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002ba4:	4b02      	ldr	r3, [pc, #8]	@ (8002bb0 <TIMER_IF_GetTimerContext+0x10>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr
 8002bb0:	20000414 	.word	0x20000414

08002bb4 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002bbe:	f000 f973 	bl	8002ea8 <GetTimerTicks>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	4b04      	ldr	r3, [pc, #16]	@ (8002bd8 <TIMER_IF_GetTimerElapsedTime+0x24>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8002bcc:	687b      	ldr	r3, [r7, #4]
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20000414 	.word	0x20000414

08002bdc <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002be2:	2300      	movs	r3, #0
 8002be4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002be6:	4b06      	ldr	r3, [pc, #24]	@ (8002c00 <TIMER_IF_GetTimerValue+0x24>)
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d002      	beq.n	8002bf4 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8002bee:	f000 f95b 	bl	8002ea8 <GetTimerTicks>
 8002bf2:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8002bf4:	687b      	ldr	r3, [r7, #4]
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000410 	.word	0x20000410

08002c04 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8002c0e:	2303      	movs	r3, #3
 8002c10:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8002c12:	687b      	ldr	r3, [r7, #4]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bc80      	pop	{r7}
 8002c1c:	4770      	bx	lr

08002c1e <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8002c1e:	b5b0      	push	{r4, r5, r7, lr}
 8002c20:	b084      	sub	sp, #16
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002c26:	2100      	movs	r1, #0
 8002c28:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002c2a:	6879      	ldr	r1, [r7, #4]
 8002c2c:	2000      	movs	r0, #0
 8002c2e:	460a      	mov	r2, r1
 8002c30:	4603      	mov	r3, r0
 8002c32:	0d95      	lsrs	r5, r2, #22
 8002c34:	0294      	lsls	r4, r2, #10
 8002c36:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002c3a:	f04f 0300 	mov.w	r3, #0
 8002c3e:	4620      	mov	r0, r4
 8002c40:	4629      	mov	r1, r5
 8002c42:	f7fe f9ad 	bl	8000fa0 <__aeabi_uldivmod>
 8002c46:	4602      	mov	r2, r0
 8002c48:	460b      	mov	r3, r1
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bdb0      	pop	{r4, r5, r7, pc}

08002c58 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002c58:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002c5c:	b085      	sub	sp, #20
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002c62:	2100      	movs	r1, #0
 8002c64:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	2000      	movs	r0, #0
 8002c6a:	460c      	mov	r4, r1
 8002c6c:	4605      	mov	r5, r0
 8002c6e:	4620      	mov	r0, r4
 8002c70:	4629      	mov	r1, r5
 8002c72:	f04f 0a00 	mov.w	sl, #0
 8002c76:	f04f 0b00 	mov.w	fp, #0
 8002c7a:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8002c7e:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002c82:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002c86:	4650      	mov	r0, sl
 8002c88:	4659      	mov	r1, fp
 8002c8a:	1b02      	subs	r2, r0, r4
 8002c8c:	eb61 0305 	sbc.w	r3, r1, r5
 8002c90:	f04f 0000 	mov.w	r0, #0
 8002c94:	f04f 0100 	mov.w	r1, #0
 8002c98:	0099      	lsls	r1, r3, #2
 8002c9a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002c9e:	0090      	lsls	r0, r2, #2
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	eb12 0804 	adds.w	r8, r2, r4
 8002ca8:	eb43 0905 	adc.w	r9, r3, r5
 8002cac:	f04f 0200 	mov.w	r2, #0
 8002cb0:	f04f 0300 	mov.w	r3, #0
 8002cb4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cb8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cbc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cc0:	4690      	mov	r8, r2
 8002cc2:	4699      	mov	r9, r3
 8002cc4:	4640      	mov	r0, r8
 8002cc6:	4649      	mov	r1, r9
 8002cc8:	f04f 0200 	mov.w	r2, #0
 8002ccc:	f04f 0300 	mov.w	r3, #0
 8002cd0:	0a82      	lsrs	r2, r0, #10
 8002cd2:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002cd6:	0a8b      	lsrs	r3, r1, #10
 8002cd8:	4613      	mov	r3, r2
 8002cda:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3714      	adds	r7, #20
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002ce8:	4770      	bx	lr

08002cea <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b084      	sub	sp, #16
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7ff ff93 	bl	8002c1e <TIMER_IF_Convert_ms2Tick>
 8002cf8:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002cfa:	f000 f8d5 	bl	8002ea8 <GetTimerTicks>
 8002cfe:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002d00:	e000      	b.n	8002d04 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002d02:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002d04:	f000 f8d0 	bl	8002ea8 <GetTimerTicks>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d8f6      	bhi.n	8002d02 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002d14:	bf00      	nop
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b082      	sub	sp, #8
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8002d26:	f01a fadf 	bl	801d2e8 <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b084      	sub	sp, #16
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002d3a:	f000 f8a5 	bl	8002e88 <TIMER_IF_BkUp_Read_MSBticks>
 8002d3e:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	3301      	adds	r3, #1
 8002d44:	4618      	mov	r0, r3
 8002d46:	f000 f88f 	bl	8002e68 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002d4a:	bf00      	nop
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002d52:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d56:	b08c      	sub	sp, #48	@ 0x30
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002d60:	f000 f8a2 	bl	8002ea8 <GetTimerTicks>
 8002d64:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002d66:	f000 f88f 	bl	8002e88 <TIMER_IF_BkUp_Read_MSBticks>
 8002d6a:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d6e:	2200      	movs	r2, #0
 8002d70:	60bb      	str	r3, [r7, #8]
 8002d72:	60fa      	str	r2, [r7, #12]
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	f04f 0300 	mov.w	r3, #0
 8002d7c:	68b9      	ldr	r1, [r7, #8]
 8002d7e:	000b      	movs	r3, r1
 8002d80:	2200      	movs	r2, #0
 8002d82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d84:	2000      	movs	r0, #0
 8002d86:	460c      	mov	r4, r1
 8002d88:	4605      	mov	r5, r0
 8002d8a:	eb12 0804 	adds.w	r8, r2, r4
 8002d8e:	eb43 0905 	adc.w	r9, r3, r5
 8002d92:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002d96:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002d9a:	f04f 0200 	mov.w	r2, #0
 8002d9e:	f04f 0300 	mov.w	r3, #0
 8002da2:	0a82      	lsrs	r2, r0, #10
 8002da4:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002da8:	0a8b      	lsrs	r3, r1, #10
 8002daa:	4613      	mov	r3, r2
 8002dac:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	2200      	movs	r2, #0
 8002db2:	603b      	str	r3, [r7, #0]
 8002db4:	607a      	str	r2, [r7, #4]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002dbc:	f04f 0b00 	mov.w	fp, #0
 8002dc0:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff ff46 	bl	8002c58 <TIMER_IF_Convert_Tick2ms>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3730      	adds	r7, #48	@ 0x30
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002de0 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	2100      	movs	r1, #0
 8002dec:	4803      	ldr	r0, [pc, #12]	@ (8002dfc <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002dee:	f004 feeb 	bl	8007bc8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002df2:	bf00      	nop
 8002df4:	3708      	adds	r7, #8
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	200003c4 	.word	0x200003c4

08002e00 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	4803      	ldr	r0, [pc, #12]	@ (8002e1c <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002e0e:	f004 fedb 	bl	8007bc8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002e12:	bf00      	nop
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	200003c4 	.word	0x200003c4

08002e20 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b082      	sub	sp, #8
 8002e24:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002e26:	2300      	movs	r3, #0
 8002e28:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	4804      	ldr	r0, [pc, #16]	@ (8002e40 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002e2e:	f004 fee3 	bl	8007bf8 <HAL_RTCEx_BKUPRead>
 8002e32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002e34:	687b      	ldr	r3, [r7, #4]
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	200003c4 	.word	0x200003c4

08002e44 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002e4e:	2101      	movs	r1, #1
 8002e50:	4804      	ldr	r0, [pc, #16]	@ (8002e64 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002e52:	f004 fed1 	bl	8007bf8 <HAL_RTCEx_BKUPRead>
 8002e56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8002e58:	687b      	ldr	r3, [r7, #4]
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	200003c4 	.word	0x200003c4

08002e68 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	2102      	movs	r1, #2
 8002e74:	4803      	ldr	r0, [pc, #12]	@ (8002e84 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002e76:	f004 fea7 	bl	8007bc8 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8002e7a:	bf00      	nop
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	200003c4 	.word	0x200003c4

08002e88 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002e8e:	2102      	movs	r1, #2
 8002e90:	4804      	ldr	r0, [pc, #16]	@ (8002ea4 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002e92:	f004 feb1 	bl	8007bf8 <HAL_RTCEx_BKUPRead>
 8002e96:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002e98:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	200003c4 	.word	0x200003c4

08002ea8 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002eae:	480b      	ldr	r0, [pc, #44]	@ (8002edc <GetTimerTicks+0x34>)
 8002eb0:	f7ff fdd8 	bl	8002a64 <LL_RTC_TIME_GetSubSecond>
 8002eb4:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002eb6:	e003      	b.n	8002ec0 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002eb8:	4808      	ldr	r0, [pc, #32]	@ (8002edc <GetTimerTicks+0x34>)
 8002eba:	f7ff fdd3 	bl	8002a64 <LL_RTC_TIME_GetSubSecond>
 8002ebe:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002ec0:	4806      	ldr	r0, [pc, #24]	@ (8002edc <GetTimerTicks+0x34>)
 8002ec2:	f7ff fdcf 	bl	8002a64 <LL_RTC_TIME_GetSubSecond>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d1f4      	bne.n	8002eb8 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3708      	adds	r7, #8
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40002800 	.word	0x40002800

08002ee0 <LL_AHB2_GRP1_EnableClock>:
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002eee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002ef8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002efc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4013      	ands	r3, r2
 8002f02:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f04:	68fb      	ldr	r3, [r7, #12]
}
 8002f06:	bf00      	nop
 8002f08:	3714      	adds	r7, #20
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bc80      	pop	{r7}
 8002f0e:	4770      	bx	lr

08002f10 <LL_APB1_GRP2_EnableClock>:
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002f18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f1c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002f28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f2c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4013      	ands	r3, r2
 8002f32:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f34:	68fb      	ldr	r3, [r7, #12]
}
 8002f36:	bf00      	nop
 8002f38:	3714      	adds	r7, #20
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bc80      	pop	{r7}
 8002f3e:	4770      	bx	lr

08002f40 <LL_APB1_GRP2_DisableClock>:
{
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 8002f48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f4c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	43db      	mvns	r3, r3
 8002f52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f56:	4013      	ands	r3, r2
 8002f58:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bc80      	pop	{r7}
 8002f62:	4770      	bx	lr

08002f64 <LL_APB2_GRP1_EnableClock>:
{
 8002f64:	b480      	push	{r7}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002f6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f70:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f72:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002f7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f80:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4013      	ands	r3, r2
 8002f86:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002f88:	68fb      	ldr	r3, [r7, #12]
}
 8002f8a:	bf00      	nop
 8002f8c:	3714      	adds	r7, #20
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr

08002f94 <LL_APB2_GRP1_DisableClock>:
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8002f9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fa0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002faa:	4013      	ands	r3, r2
 8002fac:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8002fae:	bf00      	nop
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bc80      	pop	{r7}
 8002fb6:	4770      	bx	lr

08002fb8 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002fbc:	4b22      	ldr	r3, [pc, #136]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8002fbe:	4a23      	ldr	r2, [pc, #140]	@ (800304c <MX_LPUART1_UART_Init+0x94>)
 8002fc0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002fc2:	4b21      	ldr	r3, [pc, #132]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8002fc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002fc8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002fca:	4b1f      	ldr	r3, [pc, #124]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8002fde:	220c      	movs	r2, #12
 8002fe0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fe2:	4b19      	ldr	r3, [pc, #100]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fe8:	4b17      	ldr	r3, [pc, #92]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002fee:	4b16      	ldr	r3, [pc, #88]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ff4:	4b14      	ldr	r3, [pc, #80]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002ffa:	4b13      	ldr	r3, [pc, #76]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003000:	4811      	ldr	r0, [pc, #68]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8003002:	f005 fafc 	bl	80085fe <HAL_UART_Init>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800300c:	f7fe ffea 	bl	8001fe4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003010:	2100      	movs	r1, #0
 8003012:	480d      	ldr	r0, [pc, #52]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8003014:	f007 fdb0 	bl	800ab78 <HAL_UARTEx_SetTxFifoThreshold>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800301e:	f7fe ffe1 	bl	8001fe4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003022:	2100      	movs	r1, #0
 8003024:	4808      	ldr	r0, [pc, #32]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8003026:	f007 fde5 	bl	800abf4 <HAL_UARTEx_SetRxFifoThreshold>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d001      	beq.n	8003034 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003030:	f7fe ffd8 	bl	8001fe4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8003034:	4804      	ldr	r0, [pc, #16]	@ (8003048 <MX_LPUART1_UART_Init+0x90>)
 8003036:	f007 fd67 	bl	800ab08 <HAL_UARTEx_DisableFifoMode>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003040:	f7fe ffd0 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003044:	bf00      	nop
 8003046:	bd80      	pop	{r7, pc}
 8003048:	20000418 	.word	0x20000418
 800304c:	40008000 	.word	0x40008000

08003050 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003054:	4b23      	ldr	r3, [pc, #140]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 8003056:	4a24      	ldr	r2, [pc, #144]	@ (80030e8 <MX_USART1_UART_Init+0x98>)
 8003058:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 800305a:	4b22      	ldr	r3, [pc, #136]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 800305c:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8003060:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003062:	4b20      	ldr	r3, [pc, #128]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 8003064:	2200      	movs	r2, #0
 8003066:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003068:	4b1e      	ldr	r3, [pc, #120]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 800306a:	2200      	movs	r2, #0
 800306c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 800306e:	4b1d      	ldr	r3, [pc, #116]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 8003070:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003074:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003076:	4b1b      	ldr	r3, [pc, #108]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 8003078:	220c      	movs	r2, #12
 800307a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800307c:	4b19      	ldr	r3, [pc, #100]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 800307e:	2200      	movs	r2, #0
 8003080:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003082:	4b18      	ldr	r3, [pc, #96]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 8003084:	2200      	movs	r2, #0
 8003086:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003088:	4b16      	ldr	r3, [pc, #88]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 800308a:	2200      	movs	r2, #0
 800308c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800308e:	4b15      	ldr	r3, [pc, #84]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 8003090:	2200      	movs	r2, #0
 8003092:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003094:	4b13      	ldr	r3, [pc, #76]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 8003096:	2200      	movs	r2, #0
 8003098:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800309a:	4812      	ldr	r0, [pc, #72]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 800309c:	f005 faaf 	bl	80085fe <HAL_UART_Init>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80030a6:	f7fe ff9d 	bl	8001fe4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80030aa:	2100      	movs	r1, #0
 80030ac:	480d      	ldr	r0, [pc, #52]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 80030ae:	f007 fd63 	bl	800ab78 <HAL_UARTEx_SetTxFifoThreshold>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d001      	beq.n	80030bc <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80030b8:	f7fe ff94 	bl	8001fe4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80030bc:	2100      	movs	r1, #0
 80030be:	4809      	ldr	r0, [pc, #36]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 80030c0:	f007 fd98 	bl	800abf4 <HAL_UARTEx_SetRxFifoThreshold>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80030ca:	f7fe ff8b 	bl	8001fe4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80030ce:	4805      	ldr	r0, [pc, #20]	@ (80030e4 <MX_USART1_UART_Init+0x94>)
 80030d0:	f007 fd1a 	bl	800ab08 <HAL_UARTEx_DisableFifoMode>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80030da:	f7fe ff83 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	200004ac 	.word	0x200004ac
 80030e8:	40013800 	.word	0x40013800

080030ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b096      	sub	sp, #88	@ 0x58
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030f4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80030f8:	2200      	movs	r2, #0
 80030fa:	601a      	str	r2, [r3, #0]
 80030fc:	605a      	str	r2, [r3, #4]
 80030fe:	609a      	str	r2, [r3, #8]
 8003100:	60da      	str	r2, [r3, #12]
 8003102:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003104:	f107 030c 	add.w	r3, r7, #12
 8003108:	2238      	movs	r2, #56	@ 0x38
 800310a:	2100      	movs	r1, #0
 800310c:	4618      	mov	r0, r3
 800310e:	f01b fc9a 	bl	801ea46 <memset>
  if(uartHandle->Instance==LPUART1)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a7a      	ldr	r2, [pc, #488]	@ (8003300 <HAL_UART_MspInit+0x214>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d155      	bne.n	80031c8 <HAL_UART_MspInit+0xdc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800311c:	2320      	movs	r3, #32
 800311e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003120:	2300      	movs	r3, #0
 8003122:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003124:	f107 030c 	add.w	r3, r7, #12
 8003128:	4618      	mov	r0, r3
 800312a:	f004 f8cb 	bl	80072c4 <HAL_RCCEx_PeriphCLKConfig>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003134:	f7fe ff56 	bl	8001fe4 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003138:	2001      	movs	r0, #1
 800313a:	f7ff fee9 	bl	8002f10 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800313e:	2004      	movs	r0, #4
 8003140:	f7ff fece 	bl	8002ee0 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8003144:	2303      	movs	r3, #3
 8003146:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003148:	2302      	movs	r3, #2
 800314a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314c:	2300      	movs	r3, #0
 800314e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003150:	2300      	movs	r3, #0
 8003152:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003154:	2308      	movs	r3, #8
 8003156:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003158:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800315c:	4619      	mov	r1, r3
 800315e:	4869      	ldr	r0, [pc, #420]	@ (8003304 <HAL_UART_MspInit+0x218>)
 8003160:	f002 fbcc 	bl	80058fc <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel1;
 8003164:	4b68      	ldr	r3, [pc, #416]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 8003166:	4a69      	ldr	r2, [pc, #420]	@ (800330c <HAL_UART_MspInit+0x220>)
 8003168:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800316a:	4b67      	ldr	r3, [pc, #412]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 800316c:	2216      	movs	r2, #22
 800316e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003170:	4b65      	ldr	r3, [pc, #404]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 8003172:	2210      	movs	r2, #16
 8003174:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003176:	4b64      	ldr	r3, [pc, #400]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 8003178:	2200      	movs	r2, #0
 800317a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800317c:	4b62      	ldr	r3, [pc, #392]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 800317e:	2280      	movs	r2, #128	@ 0x80
 8003180:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003182:	4b61      	ldr	r3, [pc, #388]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 8003184:	2200      	movs	r2, #0
 8003186:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003188:	4b5f      	ldr	r3, [pc, #380]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 800318a:	2200      	movs	r2, #0
 800318c:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 800318e:	4b5e      	ldr	r3, [pc, #376]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 8003190:	2200      	movs	r2, #0
 8003192:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003194:	4b5c      	ldr	r3, [pc, #368]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 8003196:	2200      	movs	r2, #0
 8003198:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800319a:	485b      	ldr	r0, [pc, #364]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 800319c:	f001 fda8 	bl	8004cf0 <HAL_DMA_Init>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d001      	beq.n	80031aa <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 80031a6:	f7fe ff1d 	bl	8001fe4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a56      	ldr	r2, [pc, #344]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 80031ae:	67da      	str	r2, [r3, #124]	@ 0x7c
 80031b0:	4a55      	ldr	r2, [pc, #340]	@ (8003308 <HAL_UART_MspInit+0x21c>)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80031b6:	2200      	movs	r2, #0
 80031b8:	2100      	movs	r1, #0
 80031ba:	2026      	movs	r0, #38	@ 0x26
 80031bc:	f001 fd61 	bl	8004c82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80031c0:	2026      	movs	r0, #38	@ 0x26
 80031c2:	f001 fd78 	bl	8004cb6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80031c6:	e096      	b.n	80032f6 <HAL_UART_MspInit+0x20a>
  else if(uartHandle->Instance==USART1)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a50      	ldr	r2, [pc, #320]	@ (8003310 <HAL_UART_MspInit+0x224>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	f040 8091 	bne.w	80032f6 <HAL_UART_MspInit+0x20a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80031d4:	2301      	movs	r3, #1
 80031d6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80031d8:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 80031dc:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031de:	f107 030c 	add.w	r3, r7, #12
 80031e2:	4618      	mov	r0, r3
 80031e4:	f004 f86e 	bl	80072c4 <HAL_RCCEx_PeriphCLKConfig>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_UART_MspInit+0x106>
      Error_Handler();
 80031ee:	f7fe fef9 	bl	8001fe4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80031f2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80031f6:	f7ff feb5 	bl	8002f64 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031fa:	2002      	movs	r0, #2
 80031fc:	f7ff fe70 	bl	8002ee0 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USARTx_RX_Pin;
 8003200:	2380      	movs	r3, #128	@ 0x80
 8003202:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003204:	2302      	movs	r3, #2
 8003206:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003208:	2301      	movs	r3, #1
 800320a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800320c:	2300      	movs	r3, #0
 800320e:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003210:	2307      	movs	r3, #7
 8003212:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_RX_GPIO_Port, &GPIO_InitStruct);
 8003214:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003218:	4619      	mov	r1, r3
 800321a:	483e      	ldr	r0, [pc, #248]	@ (8003314 <HAL_UART_MspInit+0x228>)
 800321c:	f002 fb6e 	bl	80058fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USARTx_TX_Pin;
 8003220:	2340      	movs	r3, #64	@ 0x40
 8003222:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003224:	2302      	movs	r3, #2
 8003226:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003228:	2300      	movs	r3, #0
 800322a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800322c:	2303      	movs	r3, #3
 800322e:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003230:	2307      	movs	r3, #7
 8003232:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USARTx_TX_GPIO_Port, &GPIO_InitStruct);
 8003234:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8003238:	4619      	mov	r1, r3
 800323a:	4836      	ldr	r0, [pc, #216]	@ (8003314 <HAL_UART_MspInit+0x228>)
 800323c:	f002 fb5e 	bl	80058fc <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel2;
 8003240:	4b35      	ldr	r3, [pc, #212]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 8003242:	4a36      	ldr	r2, [pc, #216]	@ (800331c <HAL_UART_MspInit+0x230>)
 8003244:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003246:	4b34      	ldr	r3, [pc, #208]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 8003248:	2211      	movs	r2, #17
 800324a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800324c:	4b32      	ldr	r3, [pc, #200]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 800324e:	2200      	movs	r2, #0
 8003250:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003252:	4b31      	ldr	r3, [pc, #196]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 8003254:	2200      	movs	r2, #0
 8003256:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003258:	4b2f      	ldr	r3, [pc, #188]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 800325a:	2280      	movs	r2, #128	@ 0x80
 800325c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800325e:	4b2e      	ldr	r3, [pc, #184]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 8003260:	2200      	movs	r2, #0
 8003262:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003264:	4b2c      	ldr	r3, [pc, #176]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 8003266:	2200      	movs	r2, #0
 8003268:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800326a:	4b2b      	ldr	r3, [pc, #172]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 800326c:	2200      	movs	r2, #0
 800326e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003270:	4b29      	ldr	r3, [pc, #164]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 8003272:	2200      	movs	r2, #0
 8003274:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003276:	4828      	ldr	r0, [pc, #160]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 8003278:	f001 fd3a 	bl	8004cf0 <HAL_DMA_Init>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <HAL_UART_MspInit+0x19a>
      Error_Handler();
 8003282:	f7fe feaf 	bl	8001fe4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a23      	ldr	r2, [pc, #140]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 800328a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800328e:	4a22      	ldr	r2, [pc, #136]	@ (8003318 <HAL_UART_MspInit+0x22c>)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart1_tx.Instance = DMA1_Channel3;
 8003294:	4b22      	ldr	r3, [pc, #136]	@ (8003320 <HAL_UART_MspInit+0x234>)
 8003296:	4a23      	ldr	r2, [pc, #140]	@ (8003324 <HAL_UART_MspInit+0x238>)
 8003298:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800329a:	4b21      	ldr	r3, [pc, #132]	@ (8003320 <HAL_UART_MspInit+0x234>)
 800329c:	2212      	movs	r2, #18
 800329e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80032a0:	4b1f      	ldr	r3, [pc, #124]	@ (8003320 <HAL_UART_MspInit+0x234>)
 80032a2:	2210      	movs	r2, #16
 80032a4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003320 <HAL_UART_MspInit+0x234>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80032ac:	4b1c      	ldr	r3, [pc, #112]	@ (8003320 <HAL_UART_MspInit+0x234>)
 80032ae:	2280      	movs	r2, #128	@ 0x80
 80032b0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003320 <HAL_UART_MspInit+0x234>)
 80032b4:	2200      	movs	r2, #0
 80032b6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032b8:	4b19      	ldr	r3, [pc, #100]	@ (8003320 <HAL_UART_MspInit+0x234>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80032be:	4b18      	ldr	r3, [pc, #96]	@ (8003320 <HAL_UART_MspInit+0x234>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80032c4:	4b16      	ldr	r3, [pc, #88]	@ (8003320 <HAL_UART_MspInit+0x234>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80032ca:	4815      	ldr	r0, [pc, #84]	@ (8003320 <HAL_UART_MspInit+0x234>)
 80032cc:	f001 fd10 	bl	8004cf0 <HAL_DMA_Init>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <HAL_UART_MspInit+0x1ee>
      Error_Handler();
 80032d6:	f7fe fe85 	bl	8001fe4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a10      	ldr	r2, [pc, #64]	@ (8003320 <HAL_UART_MspInit+0x234>)
 80032de:	67da      	str	r2, [r3, #124]	@ 0x7c
 80032e0:	4a0f      	ldr	r2, [pc, #60]	@ (8003320 <HAL_UART_MspInit+0x234>)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80032e6:	2200      	movs	r2, #0
 80032e8:	2100      	movs	r1, #0
 80032ea:	2024      	movs	r0, #36	@ 0x24
 80032ec:	f001 fcc9 	bl	8004c82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80032f0:	2024      	movs	r0, #36	@ 0x24
 80032f2:	f001 fce0 	bl	8004cb6 <HAL_NVIC_EnableIRQ>
}
 80032f6:	bf00      	nop
 80032f8:	3758      	adds	r7, #88	@ 0x58
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	40008000 	.word	0x40008000
 8003304:	48000800 	.word	0x48000800
 8003308:	20000540 	.word	0x20000540
 800330c:	40020008 	.word	0x40020008
 8003310:	40013800 	.word	0x40013800
 8003314:	48000400 	.word	0x48000400
 8003318:	200005a0 	.word	0x200005a0
 800331c:	4002001c 	.word	0x4002001c
 8003320:	20000600 	.word	0x20000600
 8003324:	40020030 	.word	0x40020030

08003328 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a18      	ldr	r2, [pc, #96]	@ (8003398 <HAL_UART_MspDeInit+0x70>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d10f      	bne.n	800335a <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 800333a:	2001      	movs	r0, #1
 800333c:	f7ff fe00 	bl	8002f40 <LL_APB1_GRP2_DisableClock>

    /**LPUART1 GPIO Configuration
    PC1     ------> LPUART1_TX
    PC0     ------> LPUART1_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_0);
 8003340:	2103      	movs	r1, #3
 8003342:	4816      	ldr	r0, [pc, #88]	@ (800339c <HAL_UART_MspDeInit+0x74>)
 8003344:	f002 fc3a 	bl	8005bbc <HAL_GPIO_DeInit>

    /* LPUART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800334c:	4618      	mov	r0, r3
 800334e:	f001 fd77 	bl	8004e40 <HAL_DMA_DeInit>

    /* LPUART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8003352:	2026      	movs	r0, #38	@ 0x26
 8003354:	f001 fcbd 	bl	8004cd2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8003358:	e01a      	b.n	8003390 <HAL_UART_MspDeInit+0x68>
  else if(uartHandle->Instance==USART1)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a10      	ldr	r2, [pc, #64]	@ (80033a0 <HAL_UART_MspDeInit+0x78>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d115      	bne.n	8003390 <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART1_CLK_DISABLE();
 8003364:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003368:	f7ff fe14 	bl	8002f94 <LL_APB2_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 800336c:	21c0      	movs	r1, #192	@ 0xc0
 800336e:	480d      	ldr	r0, [pc, #52]	@ (80033a4 <HAL_UART_MspDeInit+0x7c>)
 8003370:	f002 fc24 	bl	8005bbc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800337a:	4618      	mov	r0, r3
 800337c:	f001 fd60 	bl	8004e40 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003384:	4618      	mov	r0, r3
 8003386:	f001 fd5b 	bl	8004e40 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 800338a:	2024      	movs	r0, #36	@ 0x24
 800338c:	f001 fca1 	bl	8004cd2 <HAL_NVIC_DisableIRQ>
}
 8003390:	bf00      	nop
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40008000 	.word	0x40008000
 800339c:	48000800 	.word	0x48000800
 80033a0:	40013800 	.word	0x40013800
 80033a4:	48000400 	.word	0x48000400

080033a8 <LL_APB1_GRP2_ForceReset>:
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 80033b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4313      	orrs	r3, r2
 80033be:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 80033c0:	bf00      	nop
 80033c2:	370c      	adds	r7, #12
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bc80      	pop	{r7}
 80033c8:	4770      	bx	lr

080033ca <LL_APB1_GRP2_ReleaseReset>:
{
 80033ca:	b480      	push	{r7}
 80033cc:	b083      	sub	sp, #12
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 80033d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	43db      	mvns	r3, r3
 80033dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80033e0:	4013      	ands	r3, r2
 80033e2:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 80033e4:	bf00      	nop
 80033e6:	370c      	adds	r7, #12
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bc80      	pop	{r7}
 80033ec:	4770      	bx	lr
	...

080033f0 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80033f8:	4b06      	ldr	r3, [pc, #24]	@ (8003414 <LL_EXTI_EnableIT_0_31+0x24>)
 80033fa:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80033fe:	4905      	ldr	r1, [pc, #20]	@ (8003414 <LL_EXTI_EnableIT_0_31+0x24>)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4313      	orrs	r3, r2
 8003404:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	bc80      	pop	{r7}
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	58000800 	.word	0x58000800

08003418 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8003420:	4a07      	ldr	r2, [pc, #28]	@ (8003440 <vcom_Init+0x28>)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8003426:	f7fe f939 	bl	800169c <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800342a:	f7ff fdc5 	bl	8002fb8 <MX_LPUART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_28);
 800342e:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8003432:	f7ff ffdd 	bl	80033f0 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8003436:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8003438:	4618      	mov	r0, r3
 800343a:	3708      	adds	r7, #8
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}
 8003440:	20000664 	.word	0x20000664

08003444 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_LPUART1_FORCE_RESET();
 8003448:	2001      	movs	r0, #1
 800344a:	f7ff ffad 	bl	80033a8 <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_LPUART1_RELEASE_RESET();
 800344e:	2001      	movs	r0, #1
 8003450:	f7ff ffbb 	bl	80033ca <LL_APB1_GRP2_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&hlpuart1);
 8003454:	4804      	ldr	r0, [pc, #16]	@ (8003468 <vcom_DeInit+0x24>)
 8003456:	f7ff ff67 	bl	8003328 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 800345a:	200f      	movs	r0, #15
 800345c:	f001 fc39 	bl	8004cd2 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8003460:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8003462:	4618      	mov	r0, r3
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	20000418 	.word	0x20000418

0800346c <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	460b      	mov	r3, r1
 8003476:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 8003478:	887b      	ldrh	r3, [r7, #2]
 800347a:	461a      	mov	r2, r3
 800347c:	6879      	ldr	r1, [r7, #4]
 800347e:	4804      	ldr	r0, [pc, #16]	@ (8003490 <vcom_Trace_DMA+0x24>)
 8003480:	f005 f9f2 	bl	8008868 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8003484:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8003486:	4618      	mov	r0, r3
 8003488:	3708      	adds	r7, #8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	20000418 	.word	0x20000418

08003494 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 800349c:	4a19      	ldr	r2, [pc, #100]	@ (8003504 <vcom_ReceiveInit+0x70>)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80034a2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80034a6:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&hlpuart1, WakeUpSelection);
 80034a8:	f107 0308 	add.w	r3, r7, #8
 80034ac:	e893 0006 	ldmia.w	r3, {r1, r2}
 80034b0:	4815      	ldr	r0, [pc, #84]	@ (8003508 <vcom_ReceiveInit+0x74>)
 80034b2:	f007 fa9c 	bl	800a9ee <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_BUSY) == SET);
 80034b6:	bf00      	nop
 80034b8:	4b13      	ldr	r3, [pc, #76]	@ (8003508 <vcom_ReceiveInit+0x74>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	69db      	ldr	r3, [r3, #28]
 80034be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034c6:	d0f7      	beq.n	80034b8 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&hlpuart1, USART_ISR_REACK) == RESET);
 80034c8:	bf00      	nop
 80034ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003508 <vcom_ReceiveInit+0x74>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	69db      	ldr	r3, [r3, #28]
 80034d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034d8:	d1f7      	bne.n	80034ca <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&hlpuart1, UART_IT_WUF);
 80034da:	4b0b      	ldr	r3, [pc, #44]	@ (8003508 <vcom_ReceiveInit+0x74>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689a      	ldr	r2, [r3, #8]
 80034e0:	4b09      	ldr	r3, [pc, #36]	@ (8003508 <vcom_ReceiveInit+0x74>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80034e8:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&hlpuart1);
 80034ea:	4807      	ldr	r0, [pc, #28]	@ (8003508 <vcom_ReceiveInit+0x74>)
 80034ec:	f007 fada 	bl	800aaa4 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&hlpuart1, &charRx, 1);
 80034f0:	2201      	movs	r2, #1
 80034f2:	4906      	ldr	r1, [pc, #24]	@ (800350c <vcom_ReceiveInit+0x78>)
 80034f4:	4804      	ldr	r0, [pc, #16]	@ (8003508 <vcom_ReceiveInit+0x74>)
 80034f6:	f005 f96b 	bl	80087d0 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 80034fa:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	20000668 	.word	0x20000668
 8003508:	20000418 	.word	0x20000418
 800350c:	20000660 	.word	0x20000660

08003510 <vcom_Resume>:

void vcom_Resume(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003514:	4804      	ldr	r0, [pc, #16]	@ (8003528 <vcom_Resume+0x18>)
 8003516:	f001 fbeb 	bl	8004cf0 <HAL_DMA_Init>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <vcom_Resume+0x14>
  {
    Error_Handler();
 8003520:	f7fe fd60 	bl	8001fe4 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8003524:	bf00      	nop
 8003526:	bd80      	pop	{r7, pc}
 8003528:	20000540 	.word	0x20000540

0800352c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == LPUART1)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a05      	ldr	r2, [pc, #20]	@ (8003550 <HAL_UART_TxCpltCallback+0x24>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d103      	bne.n	8003546 <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 800353e:	4b05      	ldr	r3, [pc, #20]	@ (8003554 <HAL_UART_TxCpltCallback+0x28>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2000      	movs	r0, #0
 8003544:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8003546:	bf00      	nop
 8003548:	3708      	adds	r7, #8
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40008000 	.word	0x40008000
 8003554:	20000664 	.word	0x20000664

08003558 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b094      	sub	sp, #80	@ 0x50
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */
    if (huart->Instance == USART1) {
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a46      	ldr	r2, [pc, #280]	@ (8003680 <HAL_UART_RxCpltCallback+0x128>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d16b      	bne.n	8003642 <HAL_UART_RxCpltCallback+0xea>
        if (uart_rx_index < UART_BUFFER_SIZE - 1 && !uart_rx_complete) {
 800356a:	4b46      	ldr	r3, [pc, #280]	@ (8003684 <HAL_UART_RxCpltCallback+0x12c>)
 800356c:	881b      	ldrh	r3, [r3, #0]
 800356e:	b29b      	uxth	r3, r3
 8003570:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8003574:	d84b      	bhi.n	800360e <HAL_UART_RxCpltCallback+0xb6>
 8003576:	4b44      	ldr	r3, [pc, #272]	@ (8003688 <HAL_UART_RxCpltCallback+0x130>)
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	b2db      	uxtb	r3, r3
 800357c:	2b00      	cmp	r3, #0
 800357e:	d146      	bne.n	800360e <HAL_UART_RxCpltCallback+0xb6>
            uart_rx_buffer[uart_rx_index++] = uart_rx_char;
 8003580:	4b40      	ldr	r3, [pc, #256]	@ (8003684 <HAL_UART_RxCpltCallback+0x12c>)
 8003582:	881b      	ldrh	r3, [r3, #0]
 8003584:	b29b      	uxth	r3, r3
 8003586:	1c5a      	adds	r2, r3, #1
 8003588:	b291      	uxth	r1, r2
 800358a:	4a3e      	ldr	r2, [pc, #248]	@ (8003684 <HAL_UART_RxCpltCallback+0x12c>)
 800358c:	8011      	strh	r1, [r2, #0]
 800358e:	461a      	mov	r2, r3
 8003590:	4b3e      	ldr	r3, [pc, #248]	@ (800368c <HAL_UART_RxCpltCallback+0x134>)
 8003592:	7819      	ldrb	r1, [r3, #0]
 8003594:	4b3e      	ldr	r3, [pc, #248]	@ (8003690 <HAL_UART_RxCpltCallback+0x138>)
 8003596:	5499      	strb	r1, [r3, r2]
            uart_rx_buffer[uart_rx_index] = '\0';
 8003598:	4b3a      	ldr	r3, [pc, #232]	@ (8003684 <HAL_UART_RxCpltCallback+0x12c>)
 800359a:	881b      	ldrh	r3, [r3, #0]
 800359c:	b29b      	uxth	r3, r3
 800359e:	461a      	mov	r2, r3
 80035a0:	4b3b      	ldr	r3, [pc, #236]	@ (8003690 <HAL_UART_RxCpltCallback+0x138>)
 80035a2:	2100      	movs	r1, #0
 80035a4:	5499      	strb	r1, [r3, r2]

            // Detectar fin: C.1.0(XXXXXXXX)
            if (uart_rx_char == ')' && uart_rx_index >= 15) {
 80035a6:	4b39      	ldr	r3, [pc, #228]	@ (800368c <HAL_UART_RxCpltCallback+0x134>)
 80035a8:	781b      	ldrb	r3, [r3, #0]
 80035aa:	2b29      	cmp	r3, #41	@ 0x29
 80035ac:	d12f      	bne.n	800360e <HAL_UART_RxCpltCallback+0xb6>
 80035ae:	4b35      	ldr	r3, [pc, #212]	@ (8003684 <HAL_UART_RxCpltCallback+0x12c>)
 80035b0:	881b      	ldrh	r3, [r3, #0]
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	2b0e      	cmp	r3, #14
 80035b6:	d92a      	bls.n	800360e <HAL_UART_RxCpltCallback+0xb6>
                char *marker = strstr(uart_rx_buffer, "C.1.0(");
 80035b8:	4936      	ldr	r1, [pc, #216]	@ (8003694 <HAL_UART_RxCpltCallback+0x13c>)
 80035ba:	4835      	ldr	r0, [pc, #212]	@ (8003690 <HAL_UART_RxCpltCallback+0x138>)
 80035bc:	f01b fa70 	bl	801eaa0 <strstr>
 80035c0:	64f8      	str	r0, [r7, #76]	@ 0x4c
                if (marker != NULL && (uart_rx_buffer + uart_rx_index - 1) > (marker + 6)) {
 80035c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d022      	beq.n	800360e <HAL_UART_RxCpltCallback+0xb6>
 80035c8:	4b2e      	ldr	r3, [pc, #184]	@ (8003684 <HAL_UART_RxCpltCallback+0x12c>)
 80035ca:	881b      	ldrh	r3, [r3, #0]
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	3b01      	subs	r3, #1
 80035d0:	4a2f      	ldr	r2, [pc, #188]	@ (8003690 <HAL_UART_RxCpltCallback+0x138>)
 80035d2:	441a      	add	r2, r3
 80035d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035d6:	3306      	adds	r3, #6
 80035d8:	429a      	cmp	r2, r3
 80035da:	d918      	bls.n	800360e <HAL_UART_RxCpltCallback+0xb6>
                    uart_rx_complete = 1;
 80035dc:	4b2a      	ldr	r3, [pc, #168]	@ (8003688 <HAL_UART_RxCpltCallback+0x130>)
 80035de:	2201      	movs	r2, #1
 80035e0:	701a      	strb	r2, [r3, #0]
                    // DEBUG: Log cuando se completa la trama
                    char dbg[64];
                    snprintf(dbg, sizeof(dbg), "DEBUG: Trama completa detectada, %d bytes\r\n", uart_rx_index);
 80035e2:	4b28      	ldr	r3, [pc, #160]	@ (8003684 <HAL_UART_RxCpltCallback+0x12c>)
 80035e4:	881b      	ldrh	r3, [r3, #0]
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	f107 000c 	add.w	r0, r7, #12
 80035ec:	4a2a      	ldr	r2, [pc, #168]	@ (8003698 <HAL_UART_RxCpltCallback+0x140>)
 80035ee:	2140      	movs	r1, #64	@ 0x40
 80035f0:	f01b f9b0 	bl	801e954 <sniprintf>
                    HAL_UART_Transmit(&huart1, (uint8_t*)dbg, strlen(dbg), 100);
 80035f4:	f107 030c 	add.w	r3, r7, #12
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7fc fdc1 	bl	8000180 <strlen>
 80035fe:	4603      	mov	r3, r0
 8003600:	b29a      	uxth	r2, r3
 8003602:	f107 010c 	add.w	r1, r7, #12
 8003606:	2364      	movs	r3, #100	@ 0x64
 8003608:	4824      	ldr	r0, [pc, #144]	@ (800369c <HAL_UART_RxCpltCallback+0x144>)
 800360a:	f005 f848 	bl	800869e <HAL_UART_Transmit>
                }
            }
        }

        // Proteccin overflow
        if (uart_rx_index >= UART_BUFFER_SIZE - 1) {
 800360e:	4b1d      	ldr	r3, [pc, #116]	@ (8003684 <HAL_UART_RxCpltCallback+0x12c>)
 8003610:	881b      	ldrh	r3, [r3, #0]
 8003612:	b29b      	uxth	r3, r3
 8003614:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8003618:	d908      	bls.n	800362c <HAL_UART_RxCpltCallback+0xd4>
            uart_rx_index = 0;
 800361a:	4b1a      	ldr	r3, [pc, #104]	@ (8003684 <HAL_UART_RxCpltCallback+0x12c>)
 800361c:	2200      	movs	r2, #0
 800361e:	801a      	strh	r2, [r3, #0]
            memset(uart_rx_buffer, 0, UART_BUFFER_SIZE);
 8003620:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003624:	2100      	movs	r1, #0
 8003626:	481a      	ldr	r0, [pc, #104]	@ (8003690 <HAL_UART_RxCpltCallback+0x138>)
 8003628:	f01b fa0d 	bl	801ea46 <memset>
        }

        // Solo continuar recibiendo si NO se complet la trama
        if (!uart_rx_complete) {
 800362c:	4b16      	ldr	r3, [pc, #88]	@ (8003688 <HAL_UART_RxCpltCallback+0x130>)
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d11f      	bne.n	8003676 <HAL_UART_RxCpltCallback+0x11e>
            HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_char, 1);
 8003636:	2201      	movs	r2, #1
 8003638:	4914      	ldr	r1, [pc, #80]	@ (800368c <HAL_UART_RxCpltCallback+0x134>)
 800363a:	4818      	ldr	r0, [pc, #96]	@ (800369c <HAL_UART_RxCpltCallback+0x144>)
 800363c:	f005 f8c8 	bl	80087d0 <HAL_UART_Receive_IT>
        }
        return;
 8003640:	e019      	b.n	8003676 <HAL_UART_RxCpltCallback+0x11e>
    }
  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == LPUART1)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a16      	ldr	r2, [pc, #88]	@ (80036a0 <HAL_UART_RxCpltCallback+0x148>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d115      	bne.n	8003678 <HAL_UART_RxCpltCallback+0x120>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 800364c:	4b15      	ldr	r3, [pc, #84]	@ (80036a4 <HAL_UART_RxCpltCallback+0x14c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d00a      	beq.n	800366a <HAL_UART_RxCpltCallback+0x112>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800365a:	2b00      	cmp	r3, #0
 800365c:	d105      	bne.n	800366a <HAL_UART_RxCpltCallback+0x112>
    {
      RxCpltCallback(&charRx, 1, 0);
 800365e:	4b11      	ldr	r3, [pc, #68]	@ (80036a4 <HAL_UART_RxCpltCallback+0x14c>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2200      	movs	r2, #0
 8003664:	2101      	movs	r1, #1
 8003666:	4810      	ldr	r0, [pc, #64]	@ (80036a8 <HAL_UART_RxCpltCallback+0x150>)
 8003668:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 800366a:	2201      	movs	r2, #1
 800366c:	490e      	ldr	r1, [pc, #56]	@ (80036a8 <HAL_UART_RxCpltCallback+0x150>)
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	f005 f8ae 	bl	80087d0 <HAL_UART_Receive_IT>
 8003674:	e000      	b.n	8003678 <HAL_UART_RxCpltCallback+0x120>
        return;
 8003676:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8003678:	3750      	adds	r7, #80	@ 0x50
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	40013800 	.word	0x40013800
 8003684:	20000870 	.word	0x20000870
 8003688:	20000872 	.word	0x20000872
 800368c:	2000066c 	.word	0x2000066c
 8003690:	20000670 	.word	0x20000670
 8003694:	08020de8 	.word	0x08020de8
 8003698:	08020df0 	.word	0x08020df0
 800369c:	200004ac 	.word	0x200004ac
 80036a0:	40008000 	.word	0x40008000
 80036a4:	20000668 	.word	0x20000668
 80036a8:	20000660 	.word	0x20000660

080036ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80036ac:	480d      	ldr	r0, [pc, #52]	@ (80036e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80036ae:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80036b0:	f7ff f9d2 	bl	8002a58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80036b4:	480c      	ldr	r0, [pc, #48]	@ (80036e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80036b6:	490d      	ldr	r1, [pc, #52]	@ (80036ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80036b8:	4a0d      	ldr	r2, [pc, #52]	@ (80036f0 <LoopForever+0xe>)
  movs r3, #0
 80036ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036bc:	e002      	b.n	80036c4 <LoopCopyDataInit>

080036be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036c2:	3304      	adds	r3, #4

080036c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036c8:	d3f9      	bcc.n	80036be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036ca:	4a0a      	ldr	r2, [pc, #40]	@ (80036f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80036cc:	4c0a      	ldr	r4, [pc, #40]	@ (80036f8 <LoopForever+0x16>)
  movs r3, #0
 80036ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036d0:	e001      	b.n	80036d6 <LoopFillZerobss>

080036d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036d4:	3204      	adds	r2, #4

080036d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036d8:	d3fb      	bcc.n	80036d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80036da:	f01b fa43 	bl	801eb64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80036de:	f7fe fb0b 	bl	8001cf8 <main>

080036e2 <LoopForever>:

LoopForever:
    b LoopForever
 80036e2:	e7fe      	b.n	80036e2 <LoopForever>
  ldr   r0, =_estack
 80036e4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80036e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036ec:	20000324 	.word	0x20000324
  ldr r2, =_sidata
 80036f0:	08022600 	.word	0x08022600
  ldr r2, =_sbss
 80036f4:	20000324 	.word	0x20000324
  ldr r4, =_ebss
 80036f8:	20002b00 	.word	0x20002b00

080036fc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80036fc:	e7fe      	b.n	80036fc <ADC_IRQHandler>

080036fe <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b086      	sub	sp, #24
 8003702:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8003704:	1d3b      	adds	r3, r7, #4
 8003706:	2200      	movs	r2, #0
 8003708:	601a      	str	r2, [r3, #0]
 800370a:	605a      	str	r2, [r3, #4]
 800370c:	609a      	str	r2, [r3, #8]
 800370e:	60da      	str	r2, [r3, #12]
 8003710:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8003712:	2310      	movs	r3, #16
 8003714:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8003716:	2301      	movs	r3, #1
 8003718:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800371a:	2300      	movs	r3, #0
 800371c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800371e:	2303      	movs	r3, #3
 8003720:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8003722:	1d3b      	adds	r3, r7, #4
 8003724:	4619      	mov	r1, r3
 8003726:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800372a:	f002 f8e7 	bl	80058fc <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800372e:	2320      	movs	r3, #32
 8003730:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8003732:	1d3b      	adds	r3, r7, #4
 8003734:	4619      	mov	r1, r3
 8003736:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800373a:	f002 f8df 	bl	80058fc <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800373e:	2200      	movs	r2, #0
 8003740:	2120      	movs	r1, #32
 8003742:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003746:	f002 fb1e 	bl	8005d86 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800374a:	2200      	movs	r2, #0
 800374c:	2110      	movs	r1, #16
 800374e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003752:	f002 fb18 	bl	8005d86 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	3718      	adds	r7, #24
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	4603      	mov	r3, r0
 8003768:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 800376a:	79fb      	ldrb	r3, [r7, #7]
 800376c:	2b03      	cmp	r3, #3
 800376e:	d83f      	bhi.n	80037f0 <BSP_RADIO_ConfigRFSwitch+0x90>
 8003770:	a201      	add	r2, pc, #4	@ (adr r2, 8003778 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8003772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003776:	bf00      	nop
 8003778:	08003789 	.word	0x08003789
 800377c:	080037a3 	.word	0x080037a3
 8003780:	080037bd 	.word	0x080037bd
 8003784:	080037d7 	.word	0x080037d7
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8003788:	2200      	movs	r2, #0
 800378a:	2110      	movs	r1, #16
 800378c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003790:	f002 faf9 	bl	8005d86 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8003794:	2200      	movs	r2, #0
 8003796:	2120      	movs	r1, #32
 8003798:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800379c:	f002 faf3 	bl	8005d86 <HAL_GPIO_WritePin>
      break;      
 80037a0:	e027      	b.n	80037f2 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80037a2:	2201      	movs	r2, #1
 80037a4:	2110      	movs	r1, #16
 80037a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037aa:	f002 faec 	bl	8005d86 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80037ae:	2200      	movs	r2, #0
 80037b0:	2120      	movs	r1, #32
 80037b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037b6:	f002 fae6 	bl	8005d86 <HAL_GPIO_WritePin>
      break;
 80037ba:	e01a      	b.n	80037f2 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80037bc:	2201      	movs	r2, #1
 80037be:	2110      	movs	r1, #16
 80037c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037c4:	f002 fadf 	bl	8005d86 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80037c8:	2201      	movs	r2, #1
 80037ca:	2120      	movs	r1, #32
 80037cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037d0:	f002 fad9 	bl	8005d86 <HAL_GPIO_WritePin>
      break;
 80037d4:	e00d      	b.n	80037f2 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80037d6:	2200      	movs	r2, #0
 80037d8:	2110      	movs	r1, #16
 80037da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037de:	f002 fad2 	bl	8005d86 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80037e2:	2201      	movs	r2, #1
 80037e4:	2120      	movs	r1, #32
 80037e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037ea:	f002 facc 	bl	8005d86 <HAL_GPIO_WritePin>
      break;
 80037ee:	e000      	b.n	80037f2 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 80037f0:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3708      	adds	r7, #8
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 80037fc:	b480      	push	{r7}
 80037fe:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8003800:	2302      	movs	r3, #2
}
 8003802:	4618      	mov	r0, r3
 8003804:	46bd      	mov	sp, r7
 8003806:	bc80      	pop	{r7}
 8003808:	4770      	bx	lr

0800380a <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 800380a:	b480      	push	{r7}
 800380c:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 800380e:	2301      	movs	r3, #1
}
 8003810:	4618      	mov	r0, r3
 8003812:	46bd      	mov	sp, r7
 8003814:	bc80      	pop	{r7}
 8003816:	4770      	bx	lr

08003818 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 800381c:	2301      	movs	r3, #1
}
 800381e:	4618      	mov	r0, r3
 8003820:	46bd      	mov	sp, r7
 8003822:	bc80      	pop	{r7}
 8003824:	4770      	bx	lr

08003826 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8003826:	b480      	push	{r7}
 8003828:	b085      	sub	sp, #20
 800382a:	af00      	add	r7, sp, #0
 800382c:	4603      	mov	r3, r0
 800382e:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8003830:	79fb      	ldrb	r3, [r7, #7]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d102      	bne.n	800383c <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8003836:	230f      	movs	r3, #15
 8003838:	60fb      	str	r3, [r7, #12]
 800383a:	e001      	b.n	8003840 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 800383c:	2316      	movs	r3, #22
 800383e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003840:	68fb      	ldr	r3, [r7, #12]
}
 8003842:	4618      	mov	r0, r3
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	bc80      	pop	{r7}
 800384a:	4770      	bx	lr

0800384c <LL_DBGMCU_DisableDBGSleepMode>:
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8003850:	4b04      	ldr	r3, [pc, #16]	@ (8003864 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	4a03      	ldr	r2, [pc, #12]	@ (8003864 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8003856:	f023 0301 	bic.w	r3, r3, #1
 800385a:	6053      	str	r3, [r2, #4]
}
 800385c:	bf00      	nop
 800385e:	46bd      	mov	sp, r7
 8003860:	bc80      	pop	{r7}
 8003862:	4770      	bx	lr
 8003864:	e0042000 	.word	0xe0042000

08003868 <LL_DBGMCU_DisableDBGStopMode>:
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800386c:	4b04      	ldr	r3, [pc, #16]	@ (8003880 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	4a03      	ldr	r2, [pc, #12]	@ (8003880 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8003872:	f023 0302 	bic.w	r3, r3, #2
 8003876:	6053      	str	r3, [r2, #4]
}
 8003878:	bf00      	nop
 800387a:	46bd      	mov	sp, r7
 800387c:	bc80      	pop	{r7}
 800387e:	4770      	bx	lr
 8003880:	e0042000 	.word	0xe0042000

08003884 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8003888:	4b04      	ldr	r3, [pc, #16]	@ (800389c <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	4a03      	ldr	r2, [pc, #12]	@ (800389c <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 800388e:	f023 0304 	bic.w	r3, r3, #4
 8003892:	6053      	str	r3, [r2, #4]
}
 8003894:	bf00      	nop
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr
 800389c:	e0042000 	.word	0xe0042000

080038a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80038a6:	2300      	movs	r3, #0
 80038a8:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038aa:	2003      	movs	r0, #3
 80038ac:	f001 f9de 	bl	8004c6c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80038b0:	f003 fb2a 	bl	8006f08 <HAL_RCC_GetHCLKFreq>
 80038b4:	4603      	mov	r3, r0
 80038b6:	4a09      	ldr	r2, [pc, #36]	@ (80038dc <HAL_Init+0x3c>)
 80038b8:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80038ba:	200f      	movs	r0, #15
 80038bc:	f7fe ffa2 	bl	8002804 <HAL_InitTick>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d002      	beq.n	80038cc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	71fb      	strb	r3, [r7, #7]
 80038ca:	e001      	b.n	80038d0 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80038cc:	f7fe fc81 	bl	80021d2 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80038d0:	79fb      	ldrb	r3, [r7, #7]
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	20000014 	.word	0x20000014

080038e0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80038e4:	4b04      	ldr	r3, [pc, #16]	@ (80038f8 <HAL_SuspendTick+0x18>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a03      	ldr	r2, [pc, #12]	@ (80038f8 <HAL_SuspendTick+0x18>)
 80038ea:	f023 0302 	bic.w	r3, r3, #2
 80038ee:	6013      	str	r3, [r2, #0]
}
 80038f0:	bf00      	nop
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bc80      	pop	{r7}
 80038f6:	4770      	bx	lr
 80038f8:	e000e010 	.word	0xe000e010

080038fc <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003900:	4b04      	ldr	r3, [pc, #16]	@ (8003914 <HAL_ResumeTick+0x18>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a03      	ldr	r2, [pc, #12]	@ (8003914 <HAL_ResumeTick+0x18>)
 8003906:	f043 0302 	orr.w	r3, r3, #2
 800390a:	6013      	str	r3, [r2, #0]
}
 800390c:	bf00      	nop
 800390e:	46bd      	mov	sp, r7
 8003910:	bc80      	pop	{r7}
 8003912:	4770      	bx	lr
 8003914:	e000e010 	.word	0xe000e010

08003918 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 800391c:	4b02      	ldr	r3, [pc, #8]	@ (8003928 <HAL_GetUIDw0+0x10>)
 800391e:	681b      	ldr	r3, [r3, #0]
}
 8003920:	4618      	mov	r0, r3
 8003922:	46bd      	mov	sp, r7
 8003924:	bc80      	pop	{r7}
 8003926:	4770      	bx	lr
 8003928:	1fff7590 	.word	0x1fff7590

0800392c <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8003930:	4b02      	ldr	r3, [pc, #8]	@ (800393c <HAL_GetUIDw1+0x10>)
 8003932:	681b      	ldr	r3, [r3, #0]
}
 8003934:	4618      	mov	r0, r3
 8003936:	46bd      	mov	sp, r7
 8003938:	bc80      	pop	{r7}
 800393a:	4770      	bx	lr
 800393c:	1fff7594 	.word	0x1fff7594

08003940 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8003944:	4b02      	ldr	r3, [pc, #8]	@ (8003950 <HAL_GetUIDw2+0x10>)
 8003946:	681b      	ldr	r3, [r3, #0]
}
 8003948:	4618      	mov	r0, r3
 800394a:	46bd      	mov	sp, r7
 800394c:	bc80      	pop	{r7}
 800394e:	4770      	bx	lr
 8003950:	1fff7598 	.word	0x1fff7598

08003954 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8003958:	f7ff ff78 	bl	800384c <LL_DBGMCU_DisableDBGSleepMode>
}
 800395c:	bf00      	nop
 800395e:	bd80      	pop	{r7, pc}

08003960 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8003964:	f7ff ff80 	bl	8003868 <LL_DBGMCU_DisableDBGStopMode>
}
 8003968:	bf00      	nop
 800396a:	bd80      	pop	{r7, pc}

0800396c <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8003970:	f7ff ff88 	bl	8003884 <LL_DBGMCU_DisableDBGStandbyMode>
}
 8003974:	bf00      	nop
 8003976:	bd80      	pop	{r7, pc}

08003978 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	431a      	orrs	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	601a      	str	r2, [r3, #0]
}
 8003992:	bf00      	nop
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	bc80      	pop	{r7}
 800399a:	4770      	bx	lr

0800399c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bc80      	pop	{r7}
 80039b4:	4770      	bx	lr

080039b6 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80039b6:	b480      	push	{r7}
 80039b8:	b085      	sub	sp, #20
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	60f8      	str	r0, [r7, #12]
 80039be:	60b9      	str	r1, [r7, #8]
 80039c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	695a      	ldr	r2, [r3, #20]
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	f003 0304 	and.w	r3, r3, #4
 80039cc:	2107      	movs	r1, #7
 80039ce:	fa01 f303 	lsl.w	r3, r1, r3
 80039d2:	43db      	mvns	r3, r3
 80039d4:	401a      	ands	r2, r3
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	f003 0304 	and.w	r3, r3, #4
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	fa01 f303 	lsl.w	r3, r1, r3
 80039e2:	431a      	orrs	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80039e8:	bf00      	nop
 80039ea:	3714      	adds	r7, #20
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bc80      	pop	{r7}
 80039f0:	4770      	bx	lr

080039f2 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80039f2:	b480      	push	{r7}
 80039f4:	b083      	sub	sp, #12
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
 80039fa:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	695a      	ldr	r2, [r3, #20]
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	f003 0304 	and.w	r3, r3, #4
 8003a06:	2107      	movs	r1, #7
 8003a08:	fa01 f303 	lsl.w	r3, r1, r3
 8003a0c:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003a14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bc80      	pop	{r7}
 8003a20:	4770      	bx	lr

08003a22 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003a22:	b480      	push	{r7}
 8003a24:	b083      	sub	sp, #12
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003a36:	2301      	movs	r3, #1
 8003a38:	e000      	b.n	8003a3c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	370c      	adds	r7, #12
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bc80      	pop	{r7}
 8003a44:	4770      	bx	lr

08003a46 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003a46:	b480      	push	{r7}
 8003a48:	b085      	sub	sp, #20
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	60f8      	str	r0, [r7, #12]
 8003a4e:	60b9      	str	r1, [r7, #8]
 8003a50:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	f003 031f 	and.w	r3, r3, #31
 8003a5c:	210f      	movs	r1, #15
 8003a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a62:	43db      	mvns	r3, r3
 8003a64:	401a      	ands	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	0e9b      	lsrs	r3, r3, #26
 8003a6a:	f003 010f 	and.w	r1, r3, #15
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	f003 031f 	and.w	r3, r3, #31
 8003a74:	fa01 f303 	lsl.w	r3, r1, r3
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003a7e:	bf00      	nop
 8003a80:	3714      	adds	r7, #20
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bc80      	pop	{r7}
 8003a86:	4770      	bx	lr

08003a88 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003aa2:	bf00      	nop
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bc80      	pop	{r7}
 8003aaa:	4770      	bx	lr

08003aac <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	401a      	ands	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003ac8:	bf00      	nop
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bc80      	pop	{r7}
 8003ad0:	4770      	bx	lr

08003ad2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b085      	sub	sp, #20
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	60f8      	str	r0, [r7, #12]
 8003ada:	60b9      	str	r1, [r7, #8]
 8003adc:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	695a      	ldr	r2, [r3, #20]
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	021b      	lsls	r3, r3, #8
 8003ae6:	43db      	mvns	r3, r3
 8003ae8:	401a      	ands	r2, r3
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	0219      	lsls	r1, r3, #8
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	400b      	ands	r3, r1
 8003af2:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 8003af6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003afa:	431a      	orrs	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003b00:	bf00      	nop
 8003b02:	3714      	adds	r7, #20
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bc80      	pop	{r7}
 8003b08:	4770      	bx	lr

08003b0a <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b083      	sub	sp, #12
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003b1a:	f023 0317 	bic.w	r3, r3, #23
 8003b1e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003b26:	bf00      	nop
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bc80      	pop	{r7}
 8003b2e:	4770      	bx	lr

08003b30 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003b40:	f023 0317 	bic.w	r3, r3, #23
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	6093      	str	r3, [r2, #8]
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bc80      	pop	{r7}
 8003b50:	4770      	bx	lr

08003b52 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b083      	sub	sp, #12
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b66:	d101      	bne.n	8003b6c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e000      	b.n	8003b6e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bc80      	pop	{r7}
 8003b76:	4770      	bx	lr

08003b78 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b88:	f023 0317 	bic.w	r3, r3, #23
 8003b8c:	f043 0201 	orr.w	r2, r3, #1
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bc80      	pop	{r7}
 8003b9c:	4770      	bx	lr

08003b9e <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003b9e:	b480      	push	{r7}
 8003ba0:	b083      	sub	sp, #12
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003bae:	f023 0317 	bic.w	r3, r3, #23
 8003bb2:	f043 0202 	orr.w	r2, r3, #2
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bc80      	pop	{r7}
 8003bc2:	4770      	bx	lr

08003bc4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d101      	bne.n	8003bdc <LL_ADC_IsEnabled+0x18>
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e000      	b.n	8003bde <LL_ADC_IsEnabled+0x1a>
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bc80      	pop	{r7}
 8003be6:	4770      	bx	lr

08003be8 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d101      	bne.n	8003c00 <LL_ADC_IsDisableOngoing+0x18>
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e000      	b.n	8003c02 <LL_ADC_IsDisableOngoing+0x1a>
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bc80      	pop	{r7}
 8003c0a:	4770      	bx	lr

08003c0c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c1c:	f023 0317 	bic.w	r3, r3, #23
 8003c20:	f043 0204 	orr.w	r2, r3, #4
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bc80      	pop	{r7}
 8003c30:	4770      	bx	lr

08003c32 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b083      	sub	sp, #12
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c42:	f023 0317 	bic.w	r3, r3, #23
 8003c46:	f043 0210 	orr.w	r2, r3, #16
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003c4e:	bf00      	nop
 8003c50:	370c      	adds	r7, #12
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bc80      	pop	{r7}
 8003c56:	4770      	bx	lr

08003c58 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f003 0304 	and.w	r3, r3, #4
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d101      	bne.n	8003c70 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e000      	b.n	8003c72 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	370c      	adds	r7, #12
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr

08003c7c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b088      	sub	sp, #32
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c84:	2300      	movs	r3, #0
 8003c86:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr1 = 0UL;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003c90:	2300      	movs	r3, #0
 8003c92:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d101      	bne.n	8003c9e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e17e      	b.n	8003f9c <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d109      	bne.n	8003cc0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f7fd fbd3 	bl	8001458 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7ff ff44 	bl	8003b52 <LL_ADC_IsInternalRegulatorEnabled>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d115      	bne.n	8003cfc <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7ff ff18 	bl	8003b0a <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cda:	4b9d      	ldr	r3, [pc, #628]	@ (8003f50 <HAL_ADC_Init+0x2d4>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	099b      	lsrs	r3, r3, #6
 8003ce0:	4a9c      	ldr	r2, [pc, #624]	@ (8003f54 <HAL_ADC_Init+0x2d8>)
 8003ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce6:	099b      	lsrs	r3, r3, #6
 8003ce8:	3301      	adds	r3, #1
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003cee:	e002      	b.n	8003cf6 <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d1f9      	bne.n	8003cf0 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff ff26 	bl	8003b52 <LL_ADC_IsInternalRegulatorEnabled>
 8003d06:	4603      	mov	r3, r0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d10d      	bne.n	8003d28 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d10:	f043 0210 	orr.w	r2, r3, #16
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d1c:	f043 0201 	orr.w	r2, r3, #1
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff ff93 	bl	8003c58 <LL_ADC_REG_IsConversionOngoing>
 8003d32:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d38:	f003 0310 	and.w	r3, r3, #16
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	f040 8124 	bne.w	8003f8a <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f040 8120 	bne.w	8003f8a <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d4e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003d52:	f043 0202 	orr.w	r2, r3, #2
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff ff30 	bl	8003bc4 <LL_ADC_IsEnabled>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f040 80a5 	bne.w	8003eb6 <HAL_ADC_Init+0x23a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	7e1b      	ldrb	r3, [r3, #24]
 8003d74:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003d76:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	7e5b      	ldrb	r3, [r3, #25]
 8003d7c:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003d7e:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	7e9b      	ldrb	r3, [r3, #26]
 8003d84:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003d86:	4313      	orrs	r3, r2
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d8c:	2a00      	cmp	r2, #0
 8003d8e:	d002      	beq.n	8003d96 <HAL_ADC_Init+0x11a>
 8003d90:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003d94:	e000      	b.n	8003d98 <HAL_ADC_Init+0x11c>
 8003d96:	2200      	movs	r2, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003d98:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003d9e:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	da04      	bge.n	8003db2 <HAL_ADC_Init+0x136>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003db0:	e001      	b.n	8003db6 <HAL_ADC_Init+0x13a>
 8003db2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                    hadc->Init.DataAlign                                           |
 8003db6:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003dbe:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8003dc0:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d114      	bne.n	8003dfc <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	7e9b      	ldrb	r3, [r3, #26]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d104      	bne.n	8003de4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de0:	61bb      	str	r3, [r7, #24]
 8003de2:	e00b      	b.n	8003dfc <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003de8:	f043 0220 	orr.w	r2, r3, #32
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df4:	f043 0201 	orr.w	r2, r3, #1
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d009      	beq.n	8003e18 <HAL_ADC_Init+0x19c>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e08:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                      hadc->Init.ExternalTrigConvEdge);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003e10:	4313      	orrs	r3, r2
 8003e12:	69ba      	ldr	r2, [r7, #24]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68da      	ldr	r2, [r3, #12]
 8003e1e:	4b4e      	ldr	r3, [pc, #312]	@ (8003f58 <HAL_ADC_Init+0x2dc>)
 8003e20:	4013      	ands	r3, r2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6812      	ldr	r2, [r2, #0]
 8003e26:	69b9      	ldr	r1, [r7, #24]
 8003e28:	430b      	orrs	r3, r1
 8003e2a:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                    hadc->Init.TriggerFrequencyMode
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d111      	bne.n	8003e6e <HAL_ADC_Init+0x1f2>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                      hadc->Init.Oversampling.Ratio         |
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003e56:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8003e5c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8003e62:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	f043 0301 	orr.w	r3, r3, #1
 8003e6c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	691a      	ldr	r2, [r3, #16]
 8003e74:	4b39      	ldr	r3, [pc, #228]	@ (8003f5c <HAL_ADC_Init+0x2e0>)
 8003e76:	4013      	ands	r3, r2
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	6812      	ldr	r2, [r2, #0]
 8003e7c:	6979      	ldr	r1, [r7, #20]
 8003e7e:	430b      	orrs	r3, r1
 8003e80:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003e8a:	d014      	beq.n	8003eb6 <HAL_ADC_Init+0x23a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003e90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e94:	d00f      	beq.n	8003eb6 <HAL_ADC_Init+0x23a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003e9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003e9e:	d00a      	beq.n	8003eb6 <HAL_ADC_Init+0x23a>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003ea0:	4b2f      	ldr	r3, [pc, #188]	@ (8003f60 <HAL_ADC_Init+0x2e4>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003eb0:	492b      	ldr	r1, [pc, #172]	@ (8003f60 <HAL_ADC_Init+0x2e4>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6818      	ldr	r0, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	2100      	movs	r1, #0
 8003ec2:	f7ff fd78 	bl	80039b6 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6818      	ldr	r0, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ece:	461a      	mov	r2, r3
 8003ed0:	4924      	ldr	r1, [pc, #144]	@ (8003f64 <HAL_ADC_Init+0x2e8>)
 8003ed2:	f7ff fd70 	bl	80039b6 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	691b      	ldr	r3, [r3, #16]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d108      	bne.n	8003ef0 <HAL_ADC_Init+0x274>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f062 020f 	orn	r2, r2, #15
 8003eec:	629a      	str	r2, [r3, #40]	@ 0x28
 8003eee:	e017      	b.n	8003f20 <HAL_ADC_Init+0x2a4>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ef8:	d112      	bne.n	8003f20 <HAL_ADC_Init+0x2a4>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	69db      	ldr	r3, [r3, #28]
 8003f04:	3b01      	subs	r3, #1
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	f003 031c 	and.w	r3, r3, #28
 8003f0c:	f06f 020f 	mvn.w	r2, #15
 8003f10:	fa02 f103 	lsl.w	r1, r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2100      	movs	r1, #0
 8003f26:	4618      	mov	r0, r3
 8003f28:	f7ff fd63 	bl	80039f2 <LL_ADC_GetSamplingTimeCommonChannels>
 8003f2c:	4602      	mov	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d118      	bne.n	8003f68 <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f40:	f023 0303 	bic.w	r3, r3, #3
 8003f44:	f043 0201 	orr.w	r2, r3, #1
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003f4c:	e025      	b.n	8003f9a <HAL_ADC_Init+0x31e>
 8003f4e:	bf00      	nop
 8003f50:	20000014 	.word	0x20000014
 8003f54:	053e2d63 	.word	0x053e2d63
 8003f58:	ffde0201 	.word	0xffde0201
 8003f5c:	1ffffc02 	.word	0x1ffffc02
 8003f60:	40012708 	.word	0x40012708
 8003f64:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f6c:	f023 0312 	bic.w	r3, r3, #18
 8003f70:	f043 0210 	orr.w	r2, r3, #16
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f7c:	f043 0201 	orr.w	r2, r3, #1
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	77fb      	strb	r3, [r7, #31]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003f88:	e007      	b.n	8003f9a <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f8e:	f043 0210 	orr.w	r2, r3, #16
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8003f9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3720      	adds	r7, #32
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e07a      	b.n	80040ac <HAL_ADC_DeInit+0x108>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fba:	f043 0202 	orr.w	r2, r3, #2
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f000 face 	bl	8004564 <ADC_ConversionStop>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10f      	bne.n	8003ff2 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 fb92 	bl	80046fc <ADC_Disable>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003fdc:	7bfb      	ldrb	r3, [r7, #15]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d102      	bne.n	8003fe8 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7ff fd9f 	bl	8003b30 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6812      	ldr	r2, [r2, #0]
 8003ffc:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 8004000:	f023 0303 	bic.w	r3, r3, #3
 8004004:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f240 329f 	movw	r2, #927	@ 0x39f
 800400e:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68d9      	ldr	r1, [r3, #12]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	4b26      	ldr	r3, [pc, #152]	@ (80040b4 <HAL_ADC_DeInit+0x110>)
 800401c:	400b      	ands	r3, r1
 800401e:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_WAIT | ADC_CFGR1_CONT | ADC_CFGR1_OVRMOD |
                             ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	695a      	ldr	r2, [r3, #20]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f022 0207 	bic.w	r2, r2, #7
 800402e:	615a      	str	r2, [r3, #20]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2200      	movs	r2, #0
 800403c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	6a1a      	ldr	r2, [r3, #32]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 800404c:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 800405c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 800406c:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset register CFGR2 */
  /* Note: CFGR2 reset done at the end of de-initialization due to          */
  /*       clock source reset                                               */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	691a      	ldr	r2, [r3, #16]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 800407c:	611a      	str	r2, [r3, #16]

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800407e:	4b0e      	ldr	r3, [pc, #56]	@ (80040b8 <HAL_ADC_DeInit+0x114>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a0d      	ldr	r2, [pc, #52]	@ (80040b8 <HAL_ADC_DeInit+0x114>)
 8004084:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8004088:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7fd fa10 	bl	80014b0 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80040aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	831e0200 	.word	0x831e0200
 80040b8:	40012708 	.word	0x40012708

080040bc <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4618      	mov	r0, r3
 80040ca:	f7ff fdc5 	bl	8003c58 <LL_ADC_REG_IsConversionOngoing>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d132      	bne.n	800413a <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d101      	bne.n	80040e2 <HAL_ADC_Start+0x26>
 80040de:	2302      	movs	r3, #2
 80040e0:	e02e      	b.n	8004140 <HAL_ADC_Start+0x84>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2201      	movs	r2, #1
 80040e6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 fa80 	bl	80045f0 <ADC_Enable>
 80040f0:	4603      	mov	r3, r0
 80040f2:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80040f4:	7bfb      	ldrb	r3, [r7, #15]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d11a      	bne.n	8004130 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040fe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004102:	f023 0301 	bic.w	r3, r3, #1
 8004106:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	221c      	movs	r2, #28
 800411a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4618      	mov	r0, r3
 800412a:	f7ff fd6f 	bl	8003c0c <LL_ADC_REG_StartConversion>
 800412e:	e006      	b.n	800413e <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8004138:	e001      	b.n	800413e <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800413a:	2302      	movs	r3, #2
 800413c:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 800413e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004156:	2b01      	cmp	r3, #1
 8004158:	d101      	bne.n	800415e <HAL_ADC_Stop+0x16>
 800415a:	2302      	movs	r3, #2
 800415c:	e022      	b.n	80041a4 <HAL_ADC_Stop+0x5c>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 f9fc 	bl	8004564 <ADC_ConversionStop>
 800416c:	4603      	mov	r3, r0
 800416e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004170:	7bfb      	ldrb	r3, [r7, #15]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d111      	bne.n	800419a <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 fac0 	bl	80046fc <ADC_Disable>
 800417c:	4603      	mov	r3, r0
 800417e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004180:	7bfb      	ldrb	r3, [r7, #15]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d109      	bne.n	800419a <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800418e:	f023 0301 	bic.w	r3, r3, #1
 8004192:	f043 0201 	orr.w	r2, r3, #1
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80041a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3710      	adds	r7, #16
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	2b08      	cmp	r3, #8
 80041bc:	d102      	bne.n	80041c4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80041be:	2308      	movs	r3, #8
 80041c0:	60fb      	str	r3, [r7, #12]
 80041c2:	e010      	b.n	80041e6 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d007      	beq.n	80041e2 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d6:	f043 0220 	orr.w	r2, r3, #32
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e077      	b.n	80042d2 <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80041e2:	2304      	movs	r3, #4
 80041e4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80041e6:	f7fe fb17 	bl	8002818 <HAL_GetTick>
 80041ea:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80041ec:	e021      	b.n	8004232 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f4:	d01d      	beq.n	8004232 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80041f6:	f7fe fb0f 	bl	8002818 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	683a      	ldr	r2, [r7, #0]
 8004202:	429a      	cmp	r2, r3
 8004204:	d302      	bcc.n	800420c <HAL_ADC_PollForConversion+0x60>
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d112      	bne.n	8004232 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	4013      	ands	r3, r2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d10b      	bne.n	8004232 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800421e:	f043 0204 	orr.w	r2, r3, #4
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e04f      	b.n	80042d2 <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	4013      	ands	r3, r2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d0d6      	beq.n	80041ee <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004244:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4618      	mov	r0, r3
 8004252:	f7ff fbe6 	bl	8003a22 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d031      	beq.n	80042c0 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	7e9b      	ldrb	r3, [r3, #26]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d12d      	bne.n	80042c0 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 0308 	and.w	r3, r3, #8
 800426e:	2b08      	cmp	r3, #8
 8004270:	d126      	bne.n	80042c0 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4618      	mov	r0, r3
 8004278:	f7ff fcee 	bl	8003c58 <LL_ADC_REG_IsConversionOngoing>
 800427c:	4603      	mov	r3, r0
 800427e:	2b00      	cmp	r3, #0
 8004280:	d112      	bne.n	80042a8 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	685a      	ldr	r2, [r3, #4]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f022 020c 	bic.w	r2, r2, #12
 8004290:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004296:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800429a:	f023 0301 	bic.w	r3, r3, #1
 800429e:	f043 0201 	orr.w	r2, r3, #1
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	659a      	str	r2, [r3, #88]	@ 0x58
 80042a6:	e00b      	b.n	80042c0 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ac:	f043 0220 	orr.w	r2, r3, #32
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b8:	f043 0201 	orr.w	r2, r3, #1
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	7e1b      	ldrb	r3, [r3, #24]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d103      	bne.n	80042d0 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	220c      	movs	r2, #12
 80042ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80042da:	b480      	push	{r7}
 80042dc:	b083      	sub	sp, #12
 80042de:	af00      	add	r7, sp, #0
 80042e0:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bc80      	pop	{r7}
 80042f0:	4770      	bx	lr
	...

080042f4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b088      	sub	sp, #32
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004302:	2300      	movs	r3, #0
 8004304:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004314:	2b01      	cmp	r3, #1
 8004316:	d101      	bne.n	800431c <HAL_ADC_ConfigChannel+0x28>
 8004318:	2302      	movs	r3, #2
 800431a:	e110      	b.n	800453e <HAL_ADC_ConfigChannel+0x24a>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4618      	mov	r0, r3
 800432a:	f7ff fc95 	bl	8003c58 <LL_ADC_REG_IsConversionOngoing>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	f040 80f7 	bne.w	8004524 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	2b02      	cmp	r3, #2
 800433c:	f000 80b1 	beq.w	80044a2 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004348:	d004      	beq.n	8004354 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800434e:	4a7e      	ldr	r2, [pc, #504]	@ (8004548 <HAL_ADC_ConfigChannel+0x254>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d108      	bne.n	8004366 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4619      	mov	r1, r3
 800435e:	4610      	mov	r0, r2
 8004360:	f7ff fb92 	bl	8003a88 <LL_ADC_REG_SetSequencerChAdd>
 8004364:	e041      	b.n	80043ea <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f003 031f 	and.w	r3, r3, #31
 8004372:	210f      	movs	r1, #15
 8004374:	fa01 f303 	lsl.w	r3, r1, r3
 8004378:	43db      	mvns	r3, r3
 800437a:	401a      	ands	r2, r3
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8004384:	2b00      	cmp	r3, #0
 8004386:	d105      	bne.n	8004394 <HAL_ADC_ConfigChannel+0xa0>
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	0e9b      	lsrs	r3, r3, #26
 800438e:	f003 031f 	and.w	r3, r3, #31
 8004392:	e011      	b.n	80043b8 <HAL_ADC_ConfigChannel+0xc4>
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	fa93 f3a3 	rbit	r3, r3
 80043a0:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d101      	bne.n	80043b0 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 80043ac:	2320      	movs	r3, #32
 80043ae:	e003      	b.n	80043b8 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	fab3 f383 	clz	r3, r3
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	6839      	ldr	r1, [r7, #0]
 80043ba:	6849      	ldr	r1, [r1, #4]
 80043bc:	f001 011f 	and.w	r1, r1, #31
 80043c0:	408b      	lsls	r3, r1
 80043c2:	431a      	orrs	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	089b      	lsrs	r3, r3, #2
 80043ce:	1c5a      	adds	r2, r3, #1
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	69db      	ldr	r3, [r3, #28]
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d808      	bhi.n	80043ea <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6818      	ldr	r0, [r3, #0]
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	6859      	ldr	r1, [r3, #4]
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	461a      	mov	r2, r3
 80043e6:	f7ff fb2e 	bl	8003a46 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6818      	ldr	r0, [r3, #0]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	6819      	ldr	r1, [r3, #0]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	461a      	mov	r2, r3
 80043f8:	f7ff fb6b 	bl	8003ad2 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	f280 8097 	bge.w	8004534 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004406:	4851      	ldr	r0, [pc, #324]	@ (800454c <HAL_ADC_ConfigChannel+0x258>)
 8004408:	f7ff fac8 	bl	800399c <LL_ADC_GetCommonPathInternalCh>
 800440c:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a4f      	ldr	r2, [pc, #316]	@ (8004550 <HAL_ADC_ConfigChannel+0x25c>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d120      	bne.n	800445a <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800441e:	2b00      	cmp	r3, #0
 8004420:	d11b      	bne.n	800445a <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004428:	4619      	mov	r1, r3
 800442a:	4848      	ldr	r0, [pc, #288]	@ (800454c <HAL_ADC_ConfigChannel+0x258>)
 800442c:	f7ff faa4 	bl	8003978 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004430:	4b48      	ldr	r3, [pc, #288]	@ (8004554 <HAL_ADC_ConfigChannel+0x260>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	099b      	lsrs	r3, r3, #6
 8004436:	4a48      	ldr	r2, [pc, #288]	@ (8004558 <HAL_ADC_ConfigChannel+0x264>)
 8004438:	fba2 2303 	umull	r2, r3, r2, r3
 800443c:	099b      	lsrs	r3, r3, #6
 800443e:	1c5a      	adds	r2, r3, #1
 8004440:	4613      	mov	r3, r2
 8004442:	005b      	lsls	r3, r3, #1
 8004444:	4413      	add	r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800444a:	e002      	b.n	8004452 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	3b01      	subs	r3, #1
 8004450:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1f9      	bne.n	800444c <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004458:	e06c      	b.n	8004534 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a3f      	ldr	r2, [pc, #252]	@ (800455c <HAL_ADC_ConfigChannel+0x268>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d10c      	bne.n	800447e <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d107      	bne.n	800447e <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004474:	4619      	mov	r1, r3
 8004476:	4835      	ldr	r0, [pc, #212]	@ (800454c <HAL_ADC_ConfigChannel+0x258>)
 8004478:	f7ff fa7e 	bl	8003978 <LL_ADC_SetCommonPathInternalCh>
 800447c:	e05a      	b.n	8004534 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a37      	ldr	r2, [pc, #220]	@ (8004560 <HAL_ADC_ConfigChannel+0x26c>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d155      	bne.n	8004534 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800448e:	2b00      	cmp	r3, #0
 8004490:	d150      	bne.n	8004534 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004498:	4619      	mov	r1, r3
 800449a:	482c      	ldr	r0, [pc, #176]	@ (800454c <HAL_ADC_ConfigChannel+0x258>)
 800449c:	f7ff fa6c 	bl	8003978 <LL_ADC_SetCommonPathInternalCh>
 80044a0:	e048      	b.n	8004534 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80044aa:	d004      	beq.n	80044b6 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80044b0:	4a25      	ldr	r2, [pc, #148]	@ (8004548 <HAL_ADC_ConfigChannel+0x254>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d107      	bne.n	80044c6 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4619      	mov	r1, r3
 80044c0:	4610      	mov	r0, r2
 80044c2:	f7ff faf3 	bl	8003aac <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	da32      	bge.n	8004534 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044ce:	481f      	ldr	r0, [pc, #124]	@ (800454c <HAL_ADC_ConfigChannel+0x258>)
 80044d0:	f7ff fa64 	bl	800399c <LL_ADC_GetCommonPathInternalCh>
 80044d4:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a1d      	ldr	r2, [pc, #116]	@ (8004550 <HAL_ADC_ConfigChannel+0x25c>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d107      	bne.n	80044f0 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80044e6:	4619      	mov	r1, r3
 80044e8:	4818      	ldr	r0, [pc, #96]	@ (800454c <HAL_ADC_ConfigChannel+0x258>)
 80044ea:	f7ff fa45 	bl	8003978 <LL_ADC_SetCommonPathInternalCh>
 80044ee:	e021      	b.n	8004534 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a19      	ldr	r2, [pc, #100]	@ (800455c <HAL_ADC_ConfigChannel+0x268>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d107      	bne.n	800450a <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004500:	4619      	mov	r1, r3
 8004502:	4812      	ldr	r0, [pc, #72]	@ (800454c <HAL_ADC_ConfigChannel+0x258>)
 8004504:	f7ff fa38 	bl	8003978 <LL_ADC_SetCommonPathInternalCh>
 8004508:	e014      	b.n	8004534 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a14      	ldr	r2, [pc, #80]	@ (8004560 <HAL_ADC_ConfigChannel+0x26c>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d10f      	bne.n	8004534 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800451a:	4619      	mov	r1, r3
 800451c:	480b      	ldr	r0, [pc, #44]	@ (800454c <HAL_ADC_ConfigChannel+0x258>)
 800451e:	f7ff fa2b 	bl	8003978 <LL_ADC_SetCommonPathInternalCh>
 8004522:	e007      	b.n	8004534 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004528:	f043 0220 	orr.w	r2, r3, #32
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800453c:	7ffb      	ldrb	r3, [r7, #31]
}
 800453e:	4618      	mov	r0, r3
 8004540:	3720      	adds	r7, #32
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	80000004 	.word	0x80000004
 800454c:	40012708 	.word	0x40012708
 8004550:	b0001000 	.word	0xb0001000
 8004554:	20000014 	.word	0x20000014
 8004558:	053e2d63 	.word	0x053e2d63
 800455c:	b8004000 	.word	0xb8004000
 8004560:	b4002000 	.word	0xb4002000

08004564 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4618      	mov	r0, r3
 8004572:	f7ff fb71 	bl	8003c58 <LL_ADC_REG_IsConversionOngoing>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d033      	beq.n	80045e4 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4618      	mov	r0, r3
 8004582:	f7ff fb31 	bl	8003be8 <LL_ADC_IsDisableOngoing>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d104      	bne.n	8004596 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4618      	mov	r0, r3
 8004592:	f7ff fb4e 	bl	8003c32 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004596:	f7fe f93f 	bl	8002818 <HAL_GetTick>
 800459a:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800459c:	e01b      	b.n	80045d6 <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800459e:	f7fe f93b 	bl	8002818 <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d914      	bls.n	80045d6 <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f003 0304 	and.w	r3, r3, #4
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00d      	beq.n	80045d6 <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045be:	f043 0210 	orr.w	r2, r3, #16
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ca:	f043 0201 	orr.w	r2, r3, #1
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e007      	b.n	80045e6 <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f003 0304 	and.w	r3, r3, #4
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d1dc      	bne.n	800459e <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
	...

080045f0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80045f8:	2300      	movs	r3, #0
 80045fa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4618      	mov	r0, r3
 8004602:	f7ff fadf 	bl	8003bc4 <LL_ADC_IsEnabled>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d169      	bne.n	80046e0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	4b36      	ldr	r3, [pc, #216]	@ (80046ec <ADC_Enable+0xfc>)
 8004614:	4013      	ands	r3, r2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00d      	beq.n	8004636 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800461e:	f043 0210 	orr.w	r2, r3, #16
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800462a:	f043 0201 	orr.w	r2, r3, #1
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e055      	b.n	80046e2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff fa9c 	bl	8003b78 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8004640:	482b      	ldr	r0, [pc, #172]	@ (80046f0 <ADC_Enable+0x100>)
 8004642:	f7ff f9ab 	bl	800399c <LL_ADC_GetCommonPathInternalCh>
 8004646:	4603      	mov	r3, r0
 8004648:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00f      	beq.n	8004670 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004650:	4b28      	ldr	r3, [pc, #160]	@ (80046f4 <ADC_Enable+0x104>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	099b      	lsrs	r3, r3, #6
 8004656:	4a28      	ldr	r2, [pc, #160]	@ (80046f8 <ADC_Enable+0x108>)
 8004658:	fba2 2303 	umull	r2, r3, r2, r3
 800465c:	099b      	lsrs	r3, r3, #6
 800465e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8004660:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004662:	e002      	b.n	800466a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	3b01      	subs	r3, #1
 8004668:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d1f9      	bne.n	8004664 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	7e5b      	ldrb	r3, [r3, #25]
 8004674:	2b01      	cmp	r3, #1
 8004676:	d033      	beq.n	80046e0 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004678:	f7fe f8ce 	bl	8002818 <HAL_GetTick>
 800467c:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800467e:	e028      	b.n	80046d2 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4618      	mov	r0, r3
 8004686:	f7ff fa9d 	bl	8003bc4 <LL_ADC_IsEnabled>
 800468a:	4603      	mov	r3, r0
 800468c:	2b00      	cmp	r3, #0
 800468e:	d104      	bne.n	800469a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4618      	mov	r0, r3
 8004696:	f7ff fa6f 	bl	8003b78 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800469a:	f7fe f8bd 	bl	8002818 <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d914      	bls.n	80046d2 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	d00d      	beq.n	80046d2 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ba:	f043 0210 	orr.w	r2, r3, #16
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046c6:	f043 0201 	orr.w	r2, r3, #1
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e007      	b.n	80046e2 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d1cf      	bne.n	8004680 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	80000017 	.word	0x80000017
 80046f0:	40012708 	.word	0x40012708
 80046f4:	20000014 	.word	0x20000014
 80046f8:	053e2d63 	.word	0x053e2d63

080046fc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b084      	sub	sp, #16
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4618      	mov	r0, r3
 800470a:	f7ff fa6d 	bl	8003be8 <LL_ADC_IsDisableOngoing>
 800470e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4618      	mov	r0, r3
 8004716:	f7ff fa55 	bl	8003bc4 <LL_ADC_IsEnabled>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d047      	beq.n	80047b0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d144      	bne.n	80047b0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f003 0305 	and.w	r3, r3, #5
 8004730:	2b01      	cmp	r3, #1
 8004732:	d10c      	bne.n	800474e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4618      	mov	r0, r3
 800473a:	f7ff fa30 	bl	8003b9e <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2203      	movs	r2, #3
 8004744:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004746:	f7fe f867 	bl	8002818 <HAL_GetTick>
 800474a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800474c:	e029      	b.n	80047a2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004752:	f043 0210 	orr.w	r2, r3, #16
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800475e:	f043 0201 	orr.w	r2, r3, #1
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e023      	b.n	80047b2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800476a:	f7fe f855 	bl	8002818 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	2b02      	cmp	r3, #2
 8004776:	d914      	bls.n	80047a2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f003 0301 	and.w	r3, r3, #1
 8004782:	2b00      	cmp	r3, #0
 8004784:	d00d      	beq.n	80047a2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800478a:	f043 0210 	orr.w	r2, r3, #16
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004796:	f043 0201 	orr.w	r2, r3, #1
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e007      	b.n	80047b2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	f003 0301 	and.w	r3, r3, #1
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d1dc      	bne.n	800476a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}

080047ba <LL_ADC_GetCommonClock>:
{
 80047ba:	b480      	push	{r7}
 80047bc:	b083      	sub	sp, #12
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	370c      	adds	r7, #12
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bc80      	pop	{r7}
 80047d2:	4770      	bx	lr

080047d4 <LL_ADC_GetClock>:
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	691b      	ldr	r3, [r3, #16]
 80047e0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bc80      	pop	{r7}
 80047ec:	4770      	bx	lr

080047ee <LL_ADC_SetCalibrationFactor>:
{
 80047ee:	b480      	push	{r7}
 80047f0:	b083      	sub	sp, #12
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
 80047f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80047fe:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	431a      	orrs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	bc80      	pop	{r7}
 8004814:	4770      	bx	lr

08004816 <LL_ADC_GetCalibrationFactor>:
{
 8004816:	b480      	push	{r7}
 8004818:	b083      	sub	sp, #12
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004824:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8004828:	4618      	mov	r0, r3
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	bc80      	pop	{r7}
 8004830:	4770      	bx	lr

08004832 <LL_ADC_Enable>:
{
 8004832:	b480      	push	{r7}
 8004834:	b083      	sub	sp, #12
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004842:	f023 0317 	bic.w	r3, r3, #23
 8004846:	f043 0201 	orr.w	r2, r3, #1
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	609a      	str	r2, [r3, #8]
}
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	bc80      	pop	{r7}
 8004856:	4770      	bx	lr

08004858 <LL_ADC_Disable>:
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004868:	f023 0317 	bic.w	r3, r3, #23
 800486c:	f043 0202 	orr.w	r2, r3, #2
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	609a      	str	r2, [r3, #8]
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	bc80      	pop	{r7}
 800487c:	4770      	bx	lr

0800487e <LL_ADC_IsEnabled>:
{
 800487e:	b480      	push	{r7}
 8004880:	b083      	sub	sp, #12
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b01      	cmp	r3, #1
 8004890:	d101      	bne.n	8004896 <LL_ADC_IsEnabled+0x18>
 8004892:	2301      	movs	r3, #1
 8004894:	e000      	b.n	8004898 <LL_ADC_IsEnabled+0x1a>
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	370c      	adds	r7, #12
 800489c:	46bd      	mov	sp, r7
 800489e:	bc80      	pop	{r7}
 80048a0:	4770      	bx	lr

080048a2 <LL_ADC_StartCalibration>:
{
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80048b2:	f023 0317 	bic.w	r3, r3, #23
 80048b6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	609a      	str	r2, [r3, #8]
}
 80048be:	bf00      	nop
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bc80      	pop	{r7}
 80048c6:	4770      	bx	lr

080048c8 <LL_ADC_IsCalibrationOnGoing>:
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80048d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80048dc:	d101      	bne.n	80048e2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80048de:	2301      	movs	r3, #1
 80048e0:	e000      	b.n	80048e4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	370c      	adds	r7, #12
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bc80      	pop	{r7}
 80048ec:	4770      	bx	lr
	...

080048f0 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b08a      	sub	sp, #40	@ 0x28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80048f8:	2300      	movs	r3, #0
 80048fa:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 80048fc:	2300      	movs	r3, #0
 80048fe:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004906:	2b01      	cmp	r3, #1
 8004908:	d101      	bne.n	800490e <HAL_ADCEx_Calibration_Start+0x1e>
 800490a:	2302      	movs	r3, #2
 800490c:	e0da      	b.n	8004ac4 <HAL_ADCEx_Calibration_Start+0x1d4>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f7ff fef0 	bl	80046fc <ADC_Disable>
 800491c:	4603      	mov	r3, r0
 800491e:	77fb      	strb	r3, [r7, #31]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4618      	mov	r0, r3
 8004926:	f7ff ffaa 	bl	800487e <LL_ADC_IsEnabled>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	f040 80be 	bne.w	8004aae <HAL_ADCEx_Calibration_Start+0x1be>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004936:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800493a:	f043 0202 	orr.w	r2, r3, #2
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68da      	ldr	r2, [r3, #12]
 8004948:	f248 0303 	movw	r3, #32771	@ 0x8003
 800494c:	4013      	ands	r3, r2
 800494e:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	6812      	ldr	r2, [r2, #0]
 800495a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800495e:	f023 0303 	bic.w	r3, r3, #3
 8004962:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004964:	2300      	movs	r3, #0
 8004966:	627b      	str	r3, [r7, #36]	@ 0x24
 8004968:	e02e      	b.n	80049c8 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4618      	mov	r0, r3
 8004970:	f7ff ff97 	bl	80048a2 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004974:	e014      	b.n	80049a0 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	3301      	adds	r3, #1
 800497a:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 8004982:	d30d      	bcc.n	80049a0 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004988:	f023 0312 	bic.w	r3, r3, #18
 800498c:	f043 0210 	orr.w	r2, r3, #16
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e091      	b.n	8004ac4 <HAL_ADCEx_Calibration_Start+0x1d4>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7ff ff8f 	bl	80048c8 <LL_ADC_IsCalibrationOnGoing>
 80049aa:	4603      	mov	r3, r0
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1e2      	bne.n	8004976 <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7ff ff2e 	bl	8004816 <LL_ADC_GetCalibrationFactor>
 80049ba:	4602      	mov	r2, r0
 80049bc:	6a3b      	ldr	r3, [r7, #32]
 80049be:	4413      	add	r3, r2
 80049c0:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80049c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c4:	3301      	adds	r3, #1
 80049c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ca:	2b07      	cmp	r3, #7
 80049cc:	d9cd      	bls.n	800496a <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 80049ce:	6a3a      	ldr	r2, [r7, #32]
 80049d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d6:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4618      	mov	r0, r3
 80049de:	f7ff ff28 	bl	8004832 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7ff fef4 	bl	80047d4 <LL_ADC_GetClock>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d118      	bne.n	8004a24 <HAL_ADCEx_Calibration_Start+0x134>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80049f2:	4836      	ldr	r0, [pc, #216]	@ (8004acc <HAL_ADCEx_Calibration_Start+0x1dc>)
 80049f4:	f7ff fee1 	bl	80047ba <LL_ADC_GetCommonClock>
 80049f8:	6178      	str	r0, [r7, #20]

      /* Delay applied only when ADC clock frequency is much lower than CPU clock frequency
         (in other cases, code execution time is sufficient to ensure necessary delay) */
      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004a00:	d310      	bcc.n	8004a24 <HAL_ADCEx_Calibration_Start+0x134>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format
           (for instance, computation from ADC prescaler 64 (register bitfield value 0x9) will give decimal value 64) */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	0c9b      	lsrs	r3, r3, #18
 8004a06:	3b03      	subs	r3, #3
 8004a08:	2201      	movs	r2, #1
 8004a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0e:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	085b      	lsrs	r3, r3, #1
 8004a14:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 8004a16:	e002      	b.n	8004a1e <HAL_ADCEx_Calibration_Start+0x12e>
        {
          delay_cpu_cycles--;
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d1f9      	bne.n	8004a18 <HAL_ADCEx_Calibration_Start+0x128>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	6a39      	ldr	r1, [r7, #32]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7ff fedf 	bl	80047ee <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4618      	mov	r0, r3
 8004a36:	f7ff ff0f 	bl	8004858 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004a3a:	f7fd feed 	bl	8002818 <HAL_GetTick>
 8004a3e:	6138      	str	r0, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004a40:	e01c      	b.n	8004a7c <HAL_ADCEx_Calibration_Start+0x18c>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004a42:	f7fd fee9 	bl	8002818 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d915      	bls.n	8004a7c <HAL_ADCEx_Calibration_Start+0x18c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4618      	mov	r0, r3
 8004a56:	f7ff ff12 	bl	800487e <LL_ADC_IsEnabled>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d00d      	beq.n	8004a7c <HAL_ADCEx_Calibration_Start+0x18c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a64:	f043 0210 	orr.w	r2, r3, #16
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a70:	f043 0201 	orr.w	r2, r3, #1
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e023      	b.n	8004ac4 <HAL_ADCEx_Calibration_Start+0x1d4>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7ff fefc 	bl	800487e <LL_ADC_IsEnabled>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1da      	bne.n	8004a42 <HAL_ADCEx_Calibration_Start+0x152>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68d9      	ldr	r1, [r3, #12]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	69ba      	ldr	r2, [r7, #24]
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa0:	f023 0303 	bic.w	r3, r3, #3
 8004aa4:	f043 0201 	orr.w	r2, r3, #1
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	659a      	str	r2, [r3, #88]	@ 0x58
 8004aac:	e005      	b.n	8004aba <HAL_ADCEx_Calibration_Start+0x1ca>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab2:	f043 0210 	orr.w	r2, r3, #16
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8004ac2:	7ffb      	ldrb	r3, [r7, #31]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3728      	adds	r7, #40	@ 0x28
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	40012708 	.word	0x40012708

08004ad0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f003 0307 	and.w	r3, r3, #7
 8004ade:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8004b14 <__NVIC_SetPriorityGrouping+0x44>)
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ae6:	68ba      	ldr	r2, [r7, #8]
 8004ae8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004aec:	4013      	ands	r3, r2
 8004aee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004af8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004afc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b02:	4a04      	ldr	r2, [pc, #16]	@ (8004b14 <__NVIC_SetPriorityGrouping+0x44>)
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	60d3      	str	r3, [r2, #12]
}
 8004b08:	bf00      	nop
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bc80      	pop	{r7}
 8004b10:	4770      	bx	lr
 8004b12:	bf00      	nop
 8004b14:	e000ed00 	.word	0xe000ed00

08004b18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b1c:	4b04      	ldr	r3, [pc, #16]	@ (8004b30 <__NVIC_GetPriorityGrouping+0x18>)
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	0a1b      	lsrs	r3, r3, #8
 8004b22:	f003 0307 	and.w	r3, r3, #7
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bc80      	pop	{r7}
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	e000ed00 	.word	0xe000ed00

08004b34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	db0b      	blt.n	8004b5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b46:	79fb      	ldrb	r3, [r7, #7]
 8004b48:	f003 021f 	and.w	r2, r3, #31
 8004b4c:	4906      	ldr	r1, [pc, #24]	@ (8004b68 <__NVIC_EnableIRQ+0x34>)
 8004b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b52:	095b      	lsrs	r3, r3, #5
 8004b54:	2001      	movs	r0, #1
 8004b56:	fa00 f202 	lsl.w	r2, r0, r2
 8004b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004b5e:	bf00      	nop
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bc80      	pop	{r7}
 8004b66:	4770      	bx	lr
 8004b68:	e000e100 	.word	0xe000e100

08004b6c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	4603      	mov	r3, r0
 8004b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	db12      	blt.n	8004ba4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b7e:	79fb      	ldrb	r3, [r7, #7]
 8004b80:	f003 021f 	and.w	r2, r3, #31
 8004b84:	490a      	ldr	r1, [pc, #40]	@ (8004bb0 <__NVIC_DisableIRQ+0x44>)
 8004b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b8a:	095b      	lsrs	r3, r3, #5
 8004b8c:	2001      	movs	r0, #1
 8004b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8004b92:	3320      	adds	r3, #32
 8004b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004b98:	f3bf 8f4f 	dsb	sy
}
 8004b9c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004b9e:	f3bf 8f6f 	isb	sy
}
 8004ba2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bc80      	pop	{r7}
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	e000e100 	.word	0xe000e100

08004bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	4603      	mov	r3, r0
 8004bbc:	6039      	str	r1, [r7, #0]
 8004bbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	db0a      	blt.n	8004bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	b2da      	uxtb	r2, r3
 8004bcc:	490c      	ldr	r1, [pc, #48]	@ (8004c00 <__NVIC_SetPriority+0x4c>)
 8004bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bd2:	0112      	lsls	r2, r2, #4
 8004bd4:	b2d2      	uxtb	r2, r2
 8004bd6:	440b      	add	r3, r1
 8004bd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004bdc:	e00a      	b.n	8004bf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	b2da      	uxtb	r2, r3
 8004be2:	4908      	ldr	r1, [pc, #32]	@ (8004c04 <__NVIC_SetPriority+0x50>)
 8004be4:	79fb      	ldrb	r3, [r7, #7]
 8004be6:	f003 030f 	and.w	r3, r3, #15
 8004bea:	3b04      	subs	r3, #4
 8004bec:	0112      	lsls	r2, r2, #4
 8004bee:	b2d2      	uxtb	r2, r2
 8004bf0:	440b      	add	r3, r1
 8004bf2:	761a      	strb	r2, [r3, #24]
}
 8004bf4:	bf00      	nop
 8004bf6:	370c      	adds	r7, #12
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bc80      	pop	{r7}
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	e000e100 	.word	0xe000e100
 8004c04:	e000ed00 	.word	0xe000ed00

08004c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b089      	sub	sp, #36	@ 0x24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f003 0307 	and.w	r3, r3, #7
 8004c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	f1c3 0307 	rsb	r3, r3, #7
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	bf28      	it	cs
 8004c26:	2304      	movcs	r3, #4
 8004c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	3304      	adds	r3, #4
 8004c2e:	2b06      	cmp	r3, #6
 8004c30:	d902      	bls.n	8004c38 <NVIC_EncodePriority+0x30>
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	3b03      	subs	r3, #3
 8004c36:	e000      	b.n	8004c3a <NVIC_EncodePriority+0x32>
 8004c38:	2300      	movs	r3, #0
 8004c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	fa02 f303 	lsl.w	r3, r2, r3
 8004c46:	43da      	mvns	r2, r3
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	401a      	ands	r2, r3
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c50:	f04f 31ff 	mov.w	r1, #4294967295
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	fa01 f303 	lsl.w	r3, r1, r3
 8004c5a:	43d9      	mvns	r1, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c60:	4313      	orrs	r3, r2
         );
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3724      	adds	r7, #36	@ 0x24
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bc80      	pop	{r7}
 8004c6a:	4770      	bx	lr

08004c6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f7ff ff2b 	bl	8004ad0 <__NVIC_SetPriorityGrouping>
}
 8004c7a:	bf00      	nop
 8004c7c:	3708      	adds	r7, #8
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}

08004c82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c82:	b580      	push	{r7, lr}
 8004c84:	b086      	sub	sp, #24
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	4603      	mov	r3, r0
 8004c8a:	60b9      	str	r1, [r7, #8]
 8004c8c:	607a      	str	r2, [r7, #4]
 8004c8e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004c90:	f7ff ff42 	bl	8004b18 <__NVIC_GetPriorityGrouping>
 8004c94:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	68b9      	ldr	r1, [r7, #8]
 8004c9a:	6978      	ldr	r0, [r7, #20]
 8004c9c:	f7ff ffb4 	bl	8004c08 <NVIC_EncodePriority>
 8004ca0:	4602      	mov	r2, r0
 8004ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ca6:	4611      	mov	r1, r2
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7ff ff83 	bl	8004bb4 <__NVIC_SetPriority>
}
 8004cae:	bf00      	nop
 8004cb0:	3718      	adds	r7, #24
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b082      	sub	sp, #8
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f7ff ff35 	bl	8004b34 <__NVIC_EnableIRQ>
}
 8004cca:	bf00      	nop
 8004ccc:	3708      	adds	r7, #8
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}

08004cd2 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004cd2:	b580      	push	{r7, lr}
 8004cd4:	b082      	sub	sp, #8
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	4603      	mov	r3, r0
 8004cda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f7ff ff43 	bl	8004b6c <__NVIC_DisableIRQ>
}
 8004ce6:	bf00      	nop
 8004ce8:	3708      	adds	r7, #8
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
	...

08004cf0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d101      	bne.n	8004d02 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e08e      	b.n	8004e20 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	461a      	mov	r2, r3
 8004d08:	4b47      	ldr	r3, [pc, #284]	@ (8004e28 <HAL_DMA_Init+0x138>)
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d80f      	bhi.n	8004d2e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	461a      	mov	r2, r3
 8004d14:	4b45      	ldr	r3, [pc, #276]	@ (8004e2c <HAL_DMA_Init+0x13c>)
 8004d16:	4413      	add	r3, r2
 8004d18:	4a45      	ldr	r2, [pc, #276]	@ (8004e30 <HAL_DMA_Init+0x140>)
 8004d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1e:	091b      	lsrs	r3, r3, #4
 8004d20:	009a      	lsls	r2, r3, #2
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a42      	ldr	r2, [pc, #264]	@ (8004e34 <HAL_DMA_Init+0x144>)
 8004d2a:	641a      	str	r2, [r3, #64]	@ 0x40
 8004d2c:	e00e      	b.n	8004d4c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	461a      	mov	r2, r3
 8004d34:	4b40      	ldr	r3, [pc, #256]	@ (8004e38 <HAL_DMA_Init+0x148>)
 8004d36:	4413      	add	r3, r2
 8004d38:	4a3d      	ldr	r2, [pc, #244]	@ (8004e30 <HAL_DMA_Init+0x140>)
 8004d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d3e:	091b      	lsrs	r3, r3, #4
 8004d40:	009a      	lsls	r2, r3, #2
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a3c      	ldr	r2, [pc, #240]	@ (8004e3c <HAL_DMA_Init+0x14c>)
 8004d4a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2202      	movs	r2, #2
 8004d50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	6812      	ldr	r2, [r2, #0]
 8004d5e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d66:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6819      	ldr	r1, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	689a      	ldr	r2, [r3, #8]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	431a      	orrs	r2, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	431a      	orrs	r2, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	431a      	orrs	r2, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	69db      	ldr	r3, [r3, #28]
 8004d8e:	431a      	orrs	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	431a      	orrs	r2, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f000 fb24 	bl	80053ec <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004dac:	d102      	bne.n	8004db4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dbc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004dc0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004dca:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d010      	beq.n	8004df6 <HAL_DMA_Init+0x106>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	2b04      	cmp	r3, #4
 8004dda:	d80c      	bhi.n	8004df6 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 fb4d 	bl	800547c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de6:	2200      	movs	r2, #0
 8004de8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004df2:	605a      	str	r2, [r3, #4]
 8004df4:	e008      	b.n	8004e08 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3708      	adds	r7, #8
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	40020407 	.word	0x40020407
 8004e2c:	bffdfff8 	.word	0xbffdfff8
 8004e30:	cccccccd 	.word	0xcccccccd
 8004e34:	40020000 	.word	0x40020000
 8004e38:	bffdfbf8 	.word	0xbffdfbf8
 8004e3c:	40020400 	.word	0x40020400

08004e40 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d101      	bne.n	8004e52 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e07b      	b.n	8004f4a <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f022 0201 	bic.w	r2, r2, #1
 8004e60:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	461a      	mov	r2, r3
 8004e68:	4b3a      	ldr	r3, [pc, #232]	@ (8004f54 <HAL_DMA_DeInit+0x114>)
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d80f      	bhi.n	8004e8e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	461a      	mov	r2, r3
 8004e74:	4b38      	ldr	r3, [pc, #224]	@ (8004f58 <HAL_DMA_DeInit+0x118>)
 8004e76:	4413      	add	r3, r2
 8004e78:	4a38      	ldr	r2, [pc, #224]	@ (8004f5c <HAL_DMA_DeInit+0x11c>)
 8004e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7e:	091b      	lsrs	r3, r3, #4
 8004e80:	009a      	lsls	r2, r3, #2
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a35      	ldr	r2, [pc, #212]	@ (8004f60 <HAL_DMA_DeInit+0x120>)
 8004e8a:	641a      	str	r2, [r3, #64]	@ 0x40
 8004e8c:	e00e      	b.n	8004eac <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	461a      	mov	r2, r3
 8004e94:	4b33      	ldr	r3, [pc, #204]	@ (8004f64 <HAL_DMA_DeInit+0x124>)
 8004e96:	4413      	add	r3, r2
 8004e98:	4a30      	ldr	r2, [pc, #192]	@ (8004f5c <HAL_DMA_DeInit+0x11c>)
 8004e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9e:	091b      	lsrs	r3, r3, #4
 8004ea0:	009a      	lsls	r2, r3, #2
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a2f      	ldr	r2, [pc, #188]	@ (8004f68 <HAL_DMA_DeInit+0x128>)
 8004eaa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eb8:	f003 021c 	and.w	r2, r3, #28
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ec0:	2101      	movs	r1, #1
 8004ec2:	fa01 f202 	lsl.w	r2, r1, r2
 8004ec6:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 fa8f 	bl	80053ec <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004ede:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00f      	beq.n	8004f08 <HAL_DMA_DeInit+0xc8>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	2b04      	cmp	r3, #4
 8004eee:	d80b      	bhi.n	8004f08 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 fac3 	bl	800547c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004efa:	2200      	movs	r2, #0
 8004efc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f06:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2200      	movs	r2, #0
 8004f36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3708      	adds	r7, #8
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	40020407 	.word	0x40020407
 8004f58:	bffdfff8 	.word	0xbffdfff8
 8004f5c:	cccccccd 	.word	0xcccccccd
 8004f60:	40020000 	.word	0x40020000
 8004f64:	bffdfbf8 	.word	0xbffdfbf8
 8004f68:	40020400 	.word	0x40020400

08004f6c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b086      	sub	sp, #24
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	607a      	str	r2, [r7, #4]
 8004f78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d101      	bne.n	8004f8c <HAL_DMA_Start_IT+0x20>
 8004f88:	2302      	movs	r3, #2
 8004f8a:	e069      	b.n	8005060 <HAL_DMA_Start_IT+0xf4>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d155      	bne.n	800504c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2202      	movs	r2, #2
 8004fa4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2200      	movs	r2, #0
 8004fac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0201 	bic.w	r2, r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	68b9      	ldr	r1, [r7, #8]
 8004fc4:	68f8      	ldr	r0, [r7, #12]
 8004fc6:	f000 f9d3 	bl	8005370 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d008      	beq.n	8004fe4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f042 020e 	orr.w	r2, r2, #14
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	e00f      	b.n	8005004 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f022 0204 	bic.w	r2, r2, #4
 8004ff2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f042 020a 	orr.w	r2, r2, #10
 8005002:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d007      	beq.n	8005022 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800501c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005020:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005026:	2b00      	cmp	r3, #0
 8005028:	d007      	beq.n	800503a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005034:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005038:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f042 0201 	orr.w	r2, r2, #1
 8005048:	601a      	str	r2, [r3, #0]
 800504a:	e008      	b.n	800505e <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2280      	movs	r2, #128	@ 0x80
 8005050:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800505e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005060:	4618      	mov	r0, r3
 8005062:	3718      	adds	r7, #24
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005068:	b480      	push	{r7}
 800506a:	b083      	sub	sp, #12
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e04f      	b.n	800511a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005080:	b2db      	uxtb	r3, r3
 8005082:	2b02      	cmp	r3, #2
 8005084:	d008      	beq.n	8005098 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2204      	movs	r2, #4
 800508a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e040      	b.n	800511a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f022 0201 	bic.w	r2, r2, #1
 80050a6:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f022 020e 	bic.w	r2, r2, #14
 80050b6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050cc:	f003 021c 	and.w	r2, r3, #28
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d4:	2101      	movs	r1, #1
 80050d6:	fa01 f202 	lsl.w	r2, r1, r2
 80050da:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80050e4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00c      	beq.n	8005108 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80050fc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005106:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	370c      	adds	r7, #12
 800511e:	46bd      	mov	sp, r7
 8005120:	bc80      	pop	{r7}
 8005122:	4770      	bx	lr

08005124 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800512c:	2300      	movs	r3, #0
 800512e:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005136:	b2db      	uxtb	r3, r3
 8005138:	2b02      	cmp	r3, #2
 800513a:	d005      	beq.n	8005148 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2204      	movs	r2, #4
 8005140:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	73fb      	strb	r3, [r7, #15]
 8005146:	e047      	b.n	80051d8 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f022 0201 	bic.w	r2, r2, #1
 8005156:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f022 020e 	bic.w	r2, r2, #14
 8005166:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005172:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005176:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800517c:	f003 021c 	and.w	r2, r3, #28
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005184:	2101      	movs	r1, #1
 8005186:	fa01 f202 	lsl.w	r2, r1, r2
 800518a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005194:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00c      	beq.n	80051b8 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80051ac:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80051b6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d003      	beq.n	80051d8 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	4798      	blx	r3
    }
  }
  return status;
 80051d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3710      	adds	r7, #16
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
	...

080051e4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005200:	f003 031c 	and.w	r3, r3, #28
 8005204:	2204      	movs	r2, #4
 8005206:	409a      	lsls	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	4013      	ands	r3, r2
 800520c:	2b00      	cmp	r3, #0
 800520e:	d027      	beq.n	8005260 <HAL_DMA_IRQHandler+0x7c>
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	f003 0304 	and.w	r3, r3, #4
 8005216:	2b00      	cmp	r3, #0
 8005218:	d022      	beq.n	8005260 <HAL_DMA_IRQHandler+0x7c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0320 	and.w	r3, r3, #32
 8005224:	2b00      	cmp	r3, #0
 8005226:	d107      	bne.n	8005238 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0204 	bic.w	r2, r2, #4
 8005236:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800523c:	f003 021c 	and.w	r2, r3, #28
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005244:	2104      	movs	r1, #4
 8005246:	fa01 f202 	lsl.w	r2, r1, r2
 800524a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 8081 	beq.w	8005358 <HAL_DMA_IRQHandler+0x174>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800525e:	e07b      	b.n	8005358 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005264:	f003 031c 	and.w	r3, r3, #28
 8005268:	2202      	movs	r2, #2
 800526a:	409a      	lsls	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	4013      	ands	r3, r2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d03d      	beq.n	80052f0 <HAL_DMA_IRQHandler+0x10c>
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f003 0302 	and.w	r3, r3, #2
 800527a:	2b00      	cmp	r3, #0
 800527c:	d038      	beq.n	80052f0 <HAL_DMA_IRQHandler+0x10c>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0320 	and.w	r3, r3, #32
 8005288:	2b00      	cmp	r3, #0
 800528a:	d10b      	bne.n	80052a4 <HAL_DMA_IRQHandler+0xc0>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f022 020a 	bic.w	r2, r2, #10
 800529a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	461a      	mov	r2, r3
 80052aa:	4b2e      	ldr	r3, [pc, #184]	@ (8005364 <HAL_DMA_IRQHandler+0x180>)
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d909      	bls.n	80052c4 <HAL_DMA_IRQHandler+0xe0>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052b4:	f003 031c 	and.w	r3, r3, #28
 80052b8:	4a2b      	ldr	r2, [pc, #172]	@ (8005368 <HAL_DMA_IRQHandler+0x184>)
 80052ba:	2102      	movs	r1, #2
 80052bc:	fa01 f303 	lsl.w	r3, r1, r3
 80052c0:	6053      	str	r3, [r2, #4]
 80052c2:	e008      	b.n	80052d6 <HAL_DMA_IRQHandler+0xf2>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052c8:	f003 031c 	and.w	r3, r3, #28
 80052cc:	4a27      	ldr	r2, [pc, #156]	@ (800536c <HAL_DMA_IRQHandler+0x188>)
 80052ce:	2102      	movs	r1, #2
 80052d0:	fa01 f303 	lsl.w	r3, r1, r3
 80052d4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d038      	beq.n	8005358 <HAL_DMA_IRQHandler+0x174>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80052ee:	e033      	b.n	8005358 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052f4:	f003 031c 	and.w	r3, r3, #28
 80052f8:	2208      	movs	r2, #8
 80052fa:	409a      	lsls	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	4013      	ands	r3, r2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d02a      	beq.n	800535a <HAL_DMA_IRQHandler+0x176>
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	f003 0308 	and.w	r3, r3, #8
 800530a:	2b00      	cmp	r3, #0
 800530c:	d025      	beq.n	800535a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f022 020e 	bic.w	r2, r2, #14
 800531c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005322:	f003 021c 	and.w	r2, r3, #28
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800532a:	2101      	movs	r1, #1
 800532c:	fa01 f202 	lsl.w	r2, r1, r2
 8005330:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2200      	movs	r2, #0
 8005344:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800534c:	2b00      	cmp	r3, #0
 800534e:	d004      	beq.n	800535a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005358:	bf00      	nop
 800535a:	bf00      	nop
}
 800535c:	3710      	adds	r7, #16
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	40020080 	.word	0x40020080
 8005368:	40020400 	.word	0x40020400
 800536c:	40020000 	.word	0x40020000

08005370 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	607a      	str	r2, [r7, #4]
 800537c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005386:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800538c:	2b00      	cmp	r3, #0
 800538e:	d004      	beq.n	800539a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005398:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800539e:	f003 021c 	and.w	r2, r3, #28
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a6:	2101      	movs	r1, #1
 80053a8:	fa01 f202 	lsl.w	r2, r1, r2
 80053ac:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	683a      	ldr	r2, [r7, #0]
 80053b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	2b10      	cmp	r3, #16
 80053bc:	d108      	bne.n	80053d0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	68ba      	ldr	r2, [r7, #8]
 80053cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80053ce:	e007      	b.n	80053e0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68ba      	ldr	r2, [r7, #8]
 80053d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	687a      	ldr	r2, [r7, #4]
 80053de:	60da      	str	r2, [r3, #12]
}
 80053e0:	bf00      	nop
 80053e2:	3714      	adds	r7, #20
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bc80      	pop	{r7}
 80053e8:	4770      	bx	lr
	...

080053ec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b085      	sub	sp, #20
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	461a      	mov	r2, r3
 80053fa:	4b1c      	ldr	r3, [pc, #112]	@ (800546c <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d813      	bhi.n	8005428 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005404:	089b      	lsrs	r3, r3, #2
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800540c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	b2db      	uxtb	r3, r3
 800541a:	3b08      	subs	r3, #8
 800541c:	4a14      	ldr	r2, [pc, #80]	@ (8005470 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800541e:	fba2 2303 	umull	r2, r3, r2, r3
 8005422:	091b      	lsrs	r3, r3, #4
 8005424:	60fb      	str	r3, [r7, #12]
 8005426:	e011      	b.n	800544c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800542c:	089b      	lsrs	r3, r3, #2
 800542e:	009a      	lsls	r2, r3, #2
 8005430:	4b10      	ldr	r3, [pc, #64]	@ (8005474 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8005432:	4413      	add	r3, r2
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	b2db      	uxtb	r3, r3
 800543e:	3b08      	subs	r3, #8
 8005440:	4a0b      	ldr	r2, [pc, #44]	@ (8005470 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8005442:	fba2 2303 	umull	r2, r3, r2, r3
 8005446:	091b      	lsrs	r3, r3, #4
 8005448:	3307      	adds	r3, #7
 800544a:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a0a      	ldr	r2, [pc, #40]	@ (8005478 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8005450:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f003 031f 	and.w	r3, r3, #31
 8005458:	2201      	movs	r2, #1
 800545a:	409a      	lsls	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005460:	bf00      	nop
 8005462:	3714      	adds	r7, #20
 8005464:	46bd      	mov	sp, r7
 8005466:	bc80      	pop	{r7}
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	40020407 	.word	0x40020407
 8005470:	cccccccd 	.word	0xcccccccd
 8005474:	4002081c 	.word	0x4002081c
 8005478:	40020880 	.word	0x40020880

0800547c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800548c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	4b0a      	ldr	r3, [pc, #40]	@ (80054bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005492:	4413      	add	r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	461a      	mov	r2, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a08      	ldr	r2, [pc, #32]	@ (80054c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80054a0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	3b01      	subs	r3, #1
 80054a6:	f003 0303 	and.w	r3, r3, #3
 80054aa:	2201      	movs	r2, #1
 80054ac:	409a      	lsls	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80054b2:	bf00      	nop
 80054b4:	3714      	adds	r7, #20
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bc80      	pop	{r7}
 80054ba:	4770      	bx	lr
 80054bc:	1000823f 	.word	0x1000823f
 80054c0:	40020940 	.word	0x40020940

080054c4 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80054d2:	4b1c      	ldr	r3, [pc, #112]	@ (8005544 <HAL_FLASH_Program+0x80>)
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d101      	bne.n	80054de <HAL_FLASH_Program+0x1a>
 80054da:	2302      	movs	r3, #2
 80054dc:	e02d      	b.n	800553a <HAL_FLASH_Program+0x76>
 80054de:	4b19      	ldr	r3, [pc, #100]	@ (8005544 <HAL_FLASH_Program+0x80>)
 80054e0:	2201      	movs	r2, #1
 80054e2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80054e4:	4b17      	ldr	r3, [pc, #92]	@ (8005544 <HAL_FLASH_Program+0x80>)
 80054e6:	2200      	movs	r2, #0
 80054e8:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80054ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80054ee:	f000 f869 	bl	80055c4 <FLASH_WaitForLastOperation>
 80054f2:	4603      	mov	r3, r0
 80054f4:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80054f6:	7dfb      	ldrb	r3, [r7, #23]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d11a      	bne.n	8005532 <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d105      	bne.n	800550e <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8005502:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005506:	68b8      	ldr	r0, [r7, #8]
 8005508:	f000 f8be 	bl	8005688 <FLASH_Program_DoubleWord>
 800550c:	e004      	b.n	8005518 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	4619      	mov	r1, r3
 8005512:	68b8      	ldr	r0, [r7, #8]
 8005514:	f000 f8de 	bl	80056d4 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005518:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800551c:	f000 f852 	bl	80055c4 <FLASH_WaitForLastOperation>
 8005520:	4603      	mov	r3, r0
 8005522:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8005524:	4b08      	ldr	r3, [pc, #32]	@ (8005548 <HAL_FLASH_Program+0x84>)
 8005526:	695a      	ldr	r2, [r3, #20]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	43db      	mvns	r3, r3
 800552c:	4906      	ldr	r1, [pc, #24]	@ (8005548 <HAL_FLASH_Program+0x84>)
 800552e:	4013      	ands	r3, r2
 8005530:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005532:	4b04      	ldr	r3, [pc, #16]	@ (8005544 <HAL_FLASH_Program+0x80>)
 8005534:	2200      	movs	r2, #0
 8005536:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8005538:	7dfb      	ldrb	r3, [r7, #23]
}
 800553a:	4618      	mov	r0, r3
 800553c:	3718      	adds	r7, #24
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	20000874 	.word	0x20000874
 8005548:	58004000 	.word	0x58004000

0800554c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005552:	2300      	movs	r3, #0
 8005554:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8005556:	4b0b      	ldr	r3, [pc, #44]	@ (8005584 <HAL_FLASH_Unlock+0x38>)
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	2b00      	cmp	r3, #0
 800555c:	da0b      	bge.n	8005576 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800555e:	4b09      	ldr	r3, [pc, #36]	@ (8005584 <HAL_FLASH_Unlock+0x38>)
 8005560:	4a09      	ldr	r2, [pc, #36]	@ (8005588 <HAL_FLASH_Unlock+0x3c>)
 8005562:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005564:	4b07      	ldr	r3, [pc, #28]	@ (8005584 <HAL_FLASH_Unlock+0x38>)
 8005566:	4a09      	ldr	r2, [pc, #36]	@ (800558c <HAL_FLASH_Unlock+0x40>)
 8005568:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800556a:	4b06      	ldr	r3, [pc, #24]	@ (8005584 <HAL_FLASH_Unlock+0x38>)
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	2b00      	cmp	r3, #0
 8005570:	da01      	bge.n	8005576 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005576:	79fb      	ldrb	r3, [r7, #7]
}
 8005578:	4618      	mov	r0, r3
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	bc80      	pop	{r7}
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	58004000 	.word	0x58004000
 8005588:	45670123 	.word	0x45670123
 800558c:	cdef89ab 	.word	0xcdef89ab

08005590 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005596:	2300      	movs	r3, #0
 8005598:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800559a:	4b09      	ldr	r3, [pc, #36]	@ (80055c0 <HAL_FLASH_Lock+0x30>)
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	4a08      	ldr	r2, [pc, #32]	@ (80055c0 <HAL_FLASH_Lock+0x30>)
 80055a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80055a4:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 80055a6:	4b06      	ldr	r3, [pc, #24]	@ (80055c0 <HAL_FLASH_Lock+0x30>)
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	db01      	blt.n	80055b2 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80055b2:	79fb      	ldrb	r3, [r7, #7]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bc80      	pop	{r7}
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	58004000 	.word	0x58004000

080055c4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 80055cc:	f7fd f924 	bl	8002818 <HAL_GetTick>
 80055d0:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80055d2:	e009      	b.n	80055e8 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80055d4:	f7fd f920 	bl	8002818 <HAL_GetTick>
 80055d8:	4602      	mov	r2, r0
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d801      	bhi.n	80055e8 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 80055e4:	2303      	movs	r3, #3
 80055e6:	e046      	b.n	8005676 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80055e8:	4b25      	ldr	r3, [pc, #148]	@ (8005680 <FLASH_WaitForLastOperation+0xbc>)
 80055ea:	691b      	ldr	r3, [r3, #16]
 80055ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055f4:	d0ee      	beq.n	80055d4 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 80055f6:	4b22      	ldr	r3, [pc, #136]	@ (8005680 <FLASH_WaitForLastOperation+0xbc>)
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b00      	cmp	r3, #0
 8005604:	d002      	beq.n	800560c <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005606:	4b1e      	ldr	r3, [pc, #120]	@ (8005680 <FLASH_WaitForLastOperation+0xbc>)
 8005608:	2201      	movs	r2, #1
 800560a:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8005612:	4013      	ands	r3, r2
 8005614:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800561c:	d307      	bcc.n	800562e <FLASH_WaitForLastOperation+0x6a>
 800561e:	4b18      	ldr	r3, [pc, #96]	@ (8005680 <FLASH_WaitForLastOperation+0xbc>)
 8005620:	699a      	ldr	r2, [r3, #24]
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005628:	4915      	ldr	r1, [pc, #84]	@ (8005680 <FLASH_WaitForLastOperation+0xbc>)
 800562a:	4313      	orrs	r3, r2
 800562c:	618b      	str	r3, [r1, #24]
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d004      	beq.n	8005642 <FLASH_WaitForLastOperation+0x7e>
 8005638:	4a11      	ldr	r2, [pc, #68]	@ (8005680 <FLASH_WaitForLastOperation+0xbc>)
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005640:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00e      	beq.n	8005666 <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8005648:	4a0e      	ldr	r2, [pc, #56]	@ (8005684 <FLASH_WaitForLastOperation+0xc0>)
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e011      	b.n	8005676 <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8005652:	f7fd f8e1 	bl	8002818 <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	687a      	ldr	r2, [r7, #4]
 800565e:	429a      	cmp	r2, r3
 8005660:	d801      	bhi.n	8005666 <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	e007      	b.n	8005676 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8005666:	4b06      	ldr	r3, [pc, #24]	@ (8005680 <FLASH_WaitForLastOperation+0xbc>)
 8005668:	691b      	ldr	r3, [r3, #16]
 800566a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800566e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005672:	d0ee      	beq.n	8005652 <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	58004000 	.word	0x58004000
 8005684:	20000874 	.word	0x20000874

08005688 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005694:	4b0e      	ldr	r3, [pc, #56]	@ (80056d0 <FLASH_Program_DoubleWord+0x48>)
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	4a0d      	ldr	r2, [pc, #52]	@ (80056d0 <FLASH_Program_DoubleWord+0x48>)
 800569a:	f043 0301 	orr.w	r3, r3, #1
 800569e:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	683a      	ldr	r2, [r7, #0]
 80056a4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80056a6:	f3bf 8f6f 	isb	sy
}
 80056aa:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80056ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80056b0:	f04f 0200 	mov.w	r2, #0
 80056b4:	f04f 0300 	mov.w	r3, #0
 80056b8:	000a      	movs	r2, r1
 80056ba:	2300      	movs	r3, #0
 80056bc:	68f9      	ldr	r1, [r7, #12]
 80056be:	3104      	adds	r1, #4
 80056c0:	4613      	mov	r3, r2
 80056c2:	600b      	str	r3, [r1, #0]
}
 80056c4:	bf00      	nop
 80056c6:	3714      	adds	r7, #20
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bc80      	pop	{r7}
 80056cc:	4770      	bx	lr
 80056ce:	bf00      	nop
 80056d0:	58004000 	.word	0x58004000

080056d4 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 80056d4:	b480      	push	{r7}
 80056d6:	b089      	sub	sp, #36	@ 0x24
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80056de:	2340      	movs	r3, #64	@ 0x40
 80056e0:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80056ea:	4b18      	ldr	r3, [pc, #96]	@ (800574c <FLASH_Program_Fast+0x78>)
 80056ec:	695b      	ldr	r3, [r3, #20]
 80056ee:	4a17      	ldr	r2, [pc, #92]	@ (800574c <FLASH_Program_Fast+0x78>)
 80056f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056f4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056f6:	f3ef 8310 	mrs	r3, PRIMASK
 80056fa:	60fb      	str	r3, [r7, #12]
  return(result);
 80056fc:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 80056fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005700:	b672      	cpsid	i
}
 8005702:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	69bb      	ldr	r3, [r7, #24]
 800570a:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	3304      	adds	r3, #4
 8005710:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	3304      	adds	r3, #4
 8005716:	617b      	str	r3, [r7, #20]
    row_index--;
 8005718:	7ffb      	ldrb	r3, [r7, #31]
 800571a:	3b01      	subs	r3, #1
 800571c:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 800571e:	7ffb      	ldrb	r3, [r7, #31]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d1ef      	bne.n	8005704 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8005724:	bf00      	nop
 8005726:	4b09      	ldr	r3, [pc, #36]	@ (800574c <FLASH_Program_Fast+0x78>)
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800572e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005732:	d0f8      	beq.n	8005726 <FLASH_Program_Fast+0x52>
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	f383 8810 	msr	PRIMASK, r3
}
 800573e:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8005740:	bf00      	nop
 8005742:	3724      	adds	r7, #36	@ 0x24
 8005744:	46bd      	mov	sp, r7
 8005746:	bc80      	pop	{r7}
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	58004000 	.word	0x58004000

08005750 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(const FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800575a:	4b28      	ldr	r3, [pc, #160]	@ (80057fc <HAL_FLASHEx_Erase+0xac>)
 800575c:	781b      	ldrb	r3, [r3, #0]
 800575e:	2b01      	cmp	r3, #1
 8005760:	d101      	bne.n	8005766 <HAL_FLASHEx_Erase+0x16>
 8005762:	2302      	movs	r3, #2
 8005764:	e046      	b.n	80057f4 <HAL_FLASHEx_Erase+0xa4>
 8005766:	4b25      	ldr	r3, [pc, #148]	@ (80057fc <HAL_FLASHEx_Erase+0xac>)
 8005768:	2201      	movs	r2, #1
 800576a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800576c:	4b23      	ldr	r3, [pc, #140]	@ (80057fc <HAL_FLASHEx_Erase+0xac>)
 800576e:	2200      	movs	r2, #0
 8005770:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005772:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005776:	f7ff ff25 	bl	80055c4 <FLASH_WaitForLastOperation>
 800577a:	4603      	mov	r3, r0
 800577c:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800577e:	7bfb      	ldrb	r3, [r7, #15]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d133      	bne.n	80057ec <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2b04      	cmp	r3, #4
 800578a:	d108      	bne.n	800579e <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 800578c:	f000 f838 	bl	8005800 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005790:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8005794:	f7ff ff16 	bl	80055c4 <FLASH_WaitForLastOperation>
 8005798:	4603      	mov	r3, r0
 800579a:	73fb      	strb	r3, [r7, #15]
 800579c:	e024      	b.n	80057e8 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	f04f 32ff 	mov.w	r2, #4294967295
 80057a4:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	60bb      	str	r3, [r7, #8]
 80057ac:	e012      	b.n	80057d4 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80057ae:	68b8      	ldr	r0, [r7, #8]
 80057b0:	f000 f836 	bl	8005820 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80057b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80057b8:	f7ff ff04 	bl	80055c4 <FLASH_WaitForLastOperation>
 80057bc:	4603      	mov	r3, r0
 80057be:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d003      	beq.n	80057ce <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	601a      	str	r2, [r3, #0]
          break;
 80057cc:	e00a      	b.n	80057e4 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	3301      	adds	r3, #1
 80057d2:	60bb      	str	r3, [r7, #8]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685a      	ldr	r2, [r3, #4]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	4413      	add	r3, r2
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d3e4      	bcc.n	80057ae <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 80057e4:	f000 f87a 	bl	80058dc <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80057e8:	f000 f832 	bl	8005850 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80057ec:	4b03      	ldr	r3, [pc, #12]	@ (80057fc <HAL_FLASHEx_Erase+0xac>)
 80057ee:	2200      	movs	r2, #0
 80057f0:	701a      	strb	r2, [r3, #0]

  return status;
 80057f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3710      	adds	r7, #16
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	20000874 	.word	0x20000874

08005800 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8005800:	b480      	push	{r7}
 8005802:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8005804:	4b05      	ldr	r3, [pc, #20]	@ (800581c <FLASH_MassErase+0x1c>)
 8005806:	695b      	ldr	r3, [r3, #20]
 8005808:	4a04      	ldr	r2, [pc, #16]	@ (800581c <FLASH_MassErase+0x1c>)
 800580a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800580e:	f043 0304 	orr.w	r3, r3, #4
 8005812:	6153      	str	r3, [r2, #20]
#endif
}
 8005814:	bf00      	nop
 8005816:	46bd      	mov	sp, r7
 8005818:	bc80      	pop	{r7}
 800581a:	4770      	bx	lr
 800581c:	58004000 	.word	0x58004000

08005820 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8005828:	4b08      	ldr	r3, [pc, #32]	@ (800584c <FLASH_PageErase+0x2c>)
 800582a:	695b      	ldr	r3, [r3, #20]
 800582c:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	00db      	lsls	r3, r3, #3
 8005834:	4313      	orrs	r3, r2
 8005836:	4a05      	ldr	r2, [pc, #20]	@ (800584c <FLASH_PageErase+0x2c>)
 8005838:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800583c:	f043 0302 	orr.w	r3, r3, #2
 8005840:	6153      	str	r3, [r2, #20]
#endif
}
 8005842:	bf00      	nop
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	bc80      	pop	{r7}
 800584a:	4770      	bx	lr
 800584c:	58004000 	.word	0x58004000

08005850 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005850:	b480      	push	{r7}
 8005852:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == FLASH_ACR_ICEN)
 8005854:	4b20      	ldr	r3, [pc, #128]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800585c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005860:	d117      	bne.n	8005892 <FLASH_FlushCaches+0x42>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8005862:	4b1d      	ldr	r3, [pc, #116]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a1c      	ldr	r2, [pc, #112]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 8005868:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800586c:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800586e:	4b1a      	ldr	r3, [pc, #104]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a19      	ldr	r2, [pc, #100]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 8005874:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005878:	6013      	str	r3, [r2, #0]
 800587a:	4b17      	ldr	r3, [pc, #92]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a16      	ldr	r2, [pc, #88]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 8005880:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005884:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005886:	4b14      	ldr	r3, [pc, #80]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a13      	ldr	r2, [pc, #76]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 800588c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005890:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == FLASH_ACR_DCEN)
 8005892:	4b11      	ldr	r3, [pc, #68]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800589a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800589e:	d117      	bne.n	80058d0 <FLASH_FlushCaches+0x80>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80058a0:	4b0d      	ldr	r3, [pc, #52]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a0c      	ldr	r2, [pc, #48]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 80058a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058aa:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80058ac:	4b0a      	ldr	r3, [pc, #40]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a09      	ldr	r2, [pc, #36]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 80058b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80058b6:	6013      	str	r3, [r2, #0]
 80058b8:	4b07      	ldr	r3, [pc, #28]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a06      	ldr	r2, [pc, #24]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 80058be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058c2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80058c4:	4b04      	ldr	r3, [pc, #16]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a03      	ldr	r2, [pc, #12]	@ (80058d8 <FLASH_FlushCaches+0x88>)
 80058ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80058ce:	6013      	str	r3, [r2, #0]
  }
#endif
}
 80058d0:	bf00      	nop
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bc80      	pop	{r7}
 80058d6:	4770      	bx	lr
 80058d8:	58004000 	.word	0x58004000

080058dc <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 80058dc:	b480      	push	{r7}
 80058de:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80058e0:	4b05      	ldr	r3, [pc, #20]	@ (80058f8 <FLASH_AcknowledgePageErase+0x1c>)
 80058e2:	695b      	ldr	r3, [r3, #20]
 80058e4:	4a04      	ldr	r2, [pc, #16]	@ (80058f8 <FLASH_AcknowledgePageErase+0x1c>)
 80058e6:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 80058ea:	f023 0302 	bic.w	r3, r3, #2
 80058ee:	6153      	str	r3, [r2, #20]
#endif
}
 80058f0:	bf00      	nop
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bc80      	pop	{r7}
 80058f6:	4770      	bx	lr
 80058f8:	58004000 	.word	0x58004000

080058fc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b087      	sub	sp, #28
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005906:	2300      	movs	r3, #0
 8005908:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800590a:	e140      	b.n	8005b8e <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	2101      	movs	r1, #1
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	fa01 f303 	lsl.w	r3, r1, r3
 8005918:	4013      	ands	r3, r2
 800591a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2b00      	cmp	r3, #0
 8005920:	f000 8132 	beq.w	8005b88 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f003 0303 	and.w	r3, r3, #3
 800592c:	2b01      	cmp	r3, #1
 800592e:	d005      	beq.n	800593c <HAL_GPIO_Init+0x40>
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	f003 0303 	and.w	r3, r3, #3
 8005938:	2b02      	cmp	r3, #2
 800593a:	d130      	bne.n	800599e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	005b      	lsls	r3, r3, #1
 8005946:	2203      	movs	r2, #3
 8005948:	fa02 f303 	lsl.w	r3, r2, r3
 800594c:	43db      	mvns	r3, r3
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4013      	ands	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	68da      	ldr	r2, [r3, #12]
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	005b      	lsls	r3, r3, #1
 800595c:	fa02 f303 	lsl.w	r3, r2, r3
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	4313      	orrs	r3, r2
 8005964:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	693a      	ldr	r2, [r7, #16]
 800596a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005972:	2201      	movs	r2, #1
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	fa02 f303 	lsl.w	r3, r2, r3
 800597a:	43db      	mvns	r3, r3
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	4013      	ands	r3, r2
 8005980:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	091b      	lsrs	r3, r3, #4
 8005988:	f003 0201 	and.w	r2, r3, #1
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	fa02 f303 	lsl.w	r3, r2, r3
 8005992:	693a      	ldr	r2, [r7, #16]
 8005994:	4313      	orrs	r3, r2
 8005996:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	f003 0303 	and.w	r3, r3, #3
 80059a6:	2b03      	cmp	r3, #3
 80059a8:	d017      	beq.n	80059da <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	005b      	lsls	r3, r3, #1
 80059b4:	2203      	movs	r2, #3
 80059b6:	fa02 f303 	lsl.w	r3, r2, r3
 80059ba:	43db      	mvns	r3, r3
 80059bc:	693a      	ldr	r2, [r7, #16]
 80059be:	4013      	ands	r3, r2
 80059c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	689a      	ldr	r2, [r3, #8]
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	005b      	lsls	r3, r3, #1
 80059ca:	fa02 f303 	lsl.w	r3, r2, r3
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	693a      	ldr	r2, [r7, #16]
 80059d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f003 0303 	and.w	r3, r3, #3
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d123      	bne.n	8005a2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	08da      	lsrs	r2, r3, #3
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	3208      	adds	r2, #8
 80059ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	f003 0307 	and.w	r3, r3, #7
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	220f      	movs	r2, #15
 80059fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005a02:	43db      	mvns	r3, r3
 8005a04:	693a      	ldr	r2, [r7, #16]
 8005a06:	4013      	ands	r3, r2
 8005a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	691a      	ldr	r2, [r3, #16]
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	f003 0307 	and.w	r3, r3, #7
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1a:	693a      	ldr	r2, [r7, #16]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	08da      	lsrs	r2, r3, #3
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	3208      	adds	r2, #8
 8005a28:	6939      	ldr	r1, [r7, #16]
 8005a2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	005b      	lsls	r3, r3, #1
 8005a38:	2203      	movs	r2, #3
 8005a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3e:	43db      	mvns	r3, r3
 8005a40:	693a      	ldr	r2, [r7, #16]
 8005a42:	4013      	ands	r3, r2
 8005a44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	f003 0203 	and.w	r2, r3, #3
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	005b      	lsls	r3, r3, #1
 8005a52:	fa02 f303 	lsl.w	r3, r2, r3
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	693a      	ldr	r2, [r7, #16]
 8005a60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	f000 808c 	beq.w	8005b88 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005a70:	4a4e      	ldr	r2, [pc, #312]	@ (8005bac <HAL_GPIO_Init+0x2b0>)
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	089b      	lsrs	r3, r3, #2
 8005a76:	3302      	adds	r3, #2
 8005a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	f003 0303 	and.w	r3, r3, #3
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	2207      	movs	r2, #7
 8005a88:	fa02 f303 	lsl.w	r3, r2, r3
 8005a8c:	43db      	mvns	r3, r3
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	4013      	ands	r3, r2
 8005a92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005a9a:	d00d      	beq.n	8005ab8 <HAL_GPIO_Init+0x1bc>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a44      	ldr	r2, [pc, #272]	@ (8005bb0 <HAL_GPIO_Init+0x2b4>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d007      	beq.n	8005ab4 <HAL_GPIO_Init+0x1b8>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a43      	ldr	r2, [pc, #268]	@ (8005bb4 <HAL_GPIO_Init+0x2b8>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d101      	bne.n	8005ab0 <HAL_GPIO_Init+0x1b4>
 8005aac:	2302      	movs	r3, #2
 8005aae:	e004      	b.n	8005aba <HAL_GPIO_Init+0x1be>
 8005ab0:	2307      	movs	r3, #7
 8005ab2:	e002      	b.n	8005aba <HAL_GPIO_Init+0x1be>
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e000      	b.n	8005aba <HAL_GPIO_Init+0x1be>
 8005ab8:	2300      	movs	r3, #0
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	f002 0203 	and.w	r2, r2, #3
 8005ac0:	0092      	lsls	r2, r2, #2
 8005ac2:	4093      	lsls	r3, r2
 8005ac4:	693a      	ldr	r2, [r7, #16]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005aca:	4938      	ldr	r1, [pc, #224]	@ (8005bac <HAL_GPIO_Init+0x2b0>)
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	089b      	lsrs	r3, r3, #2
 8005ad0:	3302      	adds	r3, #2
 8005ad2:	693a      	ldr	r2, [r7, #16]
 8005ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ad8:	4b37      	ldr	r3, [pc, #220]	@ (8005bb8 <HAL_GPIO_Init+0x2bc>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	43db      	mvns	r3, r3
 8005ae2:	693a      	ldr	r2, [r7, #16]
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d003      	beq.n	8005afc <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8005af4:	693a      	ldr	r2, [r7, #16]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005afc:	4a2e      	ldr	r2, [pc, #184]	@ (8005bb8 <HAL_GPIO_Init+0x2bc>)
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005b02:	4b2d      	ldr	r3, [pc, #180]	@ (8005bb8 <HAL_GPIO_Init+0x2bc>)
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	43db      	mvns	r3, r3
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	4013      	ands	r3, r2
 8005b10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d003      	beq.n	8005b26 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8005b1e:	693a      	ldr	r2, [r7, #16]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005b26:	4a24      	ldr	r2, [pc, #144]	@ (8005bb8 <HAL_GPIO_Init+0x2bc>)
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8005b2c:	4b22      	ldr	r3, [pc, #136]	@ (8005bb8 <HAL_GPIO_Init+0x2bc>)
 8005b2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b32:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	43db      	mvns	r3, r3
 8005b38:	693a      	ldr	r2, [r7, #16]
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d003      	beq.n	8005b52 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8005b52:	4a19      	ldr	r2, [pc, #100]	@ (8005bb8 <HAL_GPIO_Init+0x2bc>)
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8005b5a:	4b17      	ldr	r3, [pc, #92]	@ (8005bb8 <HAL_GPIO_Init+0x2bc>)
 8005b5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b60:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	43db      	mvns	r3, r3
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005b78:	693a      	ldr	r2, [r7, #16]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8005b80:	4a0d      	ldr	r2, [pc, #52]	@ (8005bb8 <HAL_GPIO_Init+0x2bc>)
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	fa22 f303 	lsr.w	r3, r2, r3
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	f47f aeb7 	bne.w	800590c <HAL_GPIO_Init+0x10>
  }
}
 8005b9e:	bf00      	nop
 8005ba0:	bf00      	nop
 8005ba2:	371c      	adds	r7, #28
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bc80      	pop	{r7}
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	40010000 	.word	0x40010000
 8005bb0:	48000400 	.word	0x48000400
 8005bb4:	48000800 	.word	0x48000800
 8005bb8:	58000800 	.word	0x58000800

08005bbc <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b087      	sub	sp, #28
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005bca:	e0af      	b.n	8005d2c <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005bcc:	2201      	movs	r2, #1
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd4:	683a      	ldr	r2, [r7, #0]
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f000 80a2 	beq.w	8005d26 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005be2:	4a59      	ldr	r2, [pc, #356]	@ (8005d48 <HAL_GPIO_DeInit+0x18c>)
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	089b      	lsrs	r3, r3, #2
 8005be8:	3302      	adds	r3, #2
 8005bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bee:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	f003 0303 	and.w	r3, r3, #3
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	2207      	movs	r2, #7
 8005bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	4013      	ands	r3, r2
 8005c02:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005c0a:	d00d      	beq.n	8005c28 <HAL_GPIO_DeInit+0x6c>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a4f      	ldr	r2, [pc, #316]	@ (8005d4c <HAL_GPIO_DeInit+0x190>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d007      	beq.n	8005c24 <HAL_GPIO_DeInit+0x68>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a4e      	ldr	r2, [pc, #312]	@ (8005d50 <HAL_GPIO_DeInit+0x194>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d101      	bne.n	8005c20 <HAL_GPIO_DeInit+0x64>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	e004      	b.n	8005c2a <HAL_GPIO_DeInit+0x6e>
 8005c20:	2307      	movs	r3, #7
 8005c22:	e002      	b.n	8005c2a <HAL_GPIO_DeInit+0x6e>
 8005c24:	2301      	movs	r3, #1
 8005c26:	e000      	b.n	8005c2a <HAL_GPIO_DeInit+0x6e>
 8005c28:	2300      	movs	r3, #0
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	f002 0203 	and.w	r2, r2, #3
 8005c30:	0092      	lsls	r2, r2, #2
 8005c32:	4093      	lsls	r3, r2
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d136      	bne.n	8005ca8 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8005c3a:	4b46      	ldr	r3, [pc, #280]	@ (8005d54 <HAL_GPIO_DeInit+0x198>)
 8005c3c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	43db      	mvns	r3, r3
 8005c44:	4943      	ldr	r1, [pc, #268]	@ (8005d54 <HAL_GPIO_DeInit+0x198>)
 8005c46:	4013      	ands	r3, r2
 8005c48:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005c4c:	4b41      	ldr	r3, [pc, #260]	@ (8005d54 <HAL_GPIO_DeInit+0x198>)
 8005c4e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	43db      	mvns	r3, r3
 8005c56:	493f      	ldr	r1, [pc, #252]	@ (8005d54 <HAL_GPIO_DeInit+0x198>)
 8005c58:	4013      	ands	r3, r2
 8005c5a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005c5e:	4b3d      	ldr	r3, [pc, #244]	@ (8005d54 <HAL_GPIO_DeInit+0x198>)
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	43db      	mvns	r3, r3
 8005c66:	493b      	ldr	r1, [pc, #236]	@ (8005d54 <HAL_GPIO_DeInit+0x198>)
 8005c68:	4013      	ands	r3, r2
 8005c6a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005c6c:	4b39      	ldr	r3, [pc, #228]	@ (8005d54 <HAL_GPIO_DeInit+0x198>)
 8005c6e:	685a      	ldr	r2, [r3, #4]
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	43db      	mvns	r3, r3
 8005c74:	4937      	ldr	r1, [pc, #220]	@ (8005d54 <HAL_GPIO_DeInit+0x198>)
 8005c76:	4013      	ands	r3, r2
 8005c78:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f003 0303 	and.w	r3, r3, #3
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	2207      	movs	r2, #7
 8005c84:	fa02 f303 	lsl.w	r3, r2, r3
 8005c88:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005c8a:	4a2f      	ldr	r2, [pc, #188]	@ (8005d48 <HAL_GPIO_DeInit+0x18c>)
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	089b      	lsrs	r3, r3, #2
 8005c90:	3302      	adds	r3, #2
 8005c92:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	43da      	mvns	r2, r3
 8005c9a:	482b      	ldr	r0, [pc, #172]	@ (8005d48 <HAL_GPIO_DeInit+0x18c>)
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	089b      	lsrs	r3, r3, #2
 8005ca0:	400a      	ands	r2, r1
 8005ca2:	3302      	adds	r3, #2
 8005ca4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	005b      	lsls	r3, r3, #1
 8005cb0:	2103      	movs	r1, #3
 8005cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	08da      	lsrs	r2, r3, #3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	3208      	adds	r2, #8
 8005cc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f003 0307 	and.w	r3, r3, #7
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	220f      	movs	r2, #15
 8005cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd6:	43db      	mvns	r3, r3
 8005cd8:	697a      	ldr	r2, [r7, #20]
 8005cda:	08d2      	lsrs	r2, r2, #3
 8005cdc:	4019      	ands	r1, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	3208      	adds	r2, #8
 8005ce2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	689a      	ldr	r2, [r3, #8]
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	005b      	lsls	r3, r3, #1
 8005cee:	2103      	movs	r1, #3
 8005cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf4:	43db      	mvns	r3, r3
 8005cf6:	401a      	ands	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	2101      	movs	r1, #1
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	fa01 f303 	lsl.w	r3, r1, r3
 8005d08:	43db      	mvns	r3, r3
 8005d0a:	401a      	ands	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	68da      	ldr	r2, [r3, #12]
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	005b      	lsls	r3, r3, #1
 8005d18:	2103      	movs	r1, #3
 8005d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d1e:	43db      	mvns	r3, r3
 8005d20:	401a      	ands	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005d2c:	683a      	ldr	r2, [r7, #0]
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	fa22 f303 	lsr.w	r3, r2, r3
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	f47f af49 	bne.w	8005bcc <HAL_GPIO_DeInit+0x10>
  }
}
 8005d3a:	bf00      	nop
 8005d3c:	bf00      	nop
 8005d3e:	371c      	adds	r7, #28
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bc80      	pop	{r7}
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	40010000 	.word	0x40010000
 8005d4c:	48000400 	.word	0x48000400
 8005d50:	48000800 	.word	0x48000800
 8005d54:	58000800 	.word	0x58000800

08005d58 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b085      	sub	sp, #20
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	460b      	mov	r3, r1
 8005d62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	691a      	ldr	r2, [r3, #16]
 8005d68:	887b      	ldrh	r3, [r7, #2]
 8005d6a:	4013      	ands	r3, r2
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d002      	beq.n	8005d76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005d70:	2301      	movs	r3, #1
 8005d72:	73fb      	strb	r3, [r7, #15]
 8005d74:	e001      	b.n	8005d7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005d76:	2300      	movs	r3, #0
 8005d78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005d7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3714      	adds	r7, #20
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bc80      	pop	{r7}
 8005d84:	4770      	bx	lr

08005d86 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b083      	sub	sp, #12
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	460b      	mov	r3, r1
 8005d90:	807b      	strh	r3, [r7, #2]
 8005d92:	4613      	mov	r3, r2
 8005d94:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005d96:	787b      	ldrb	r3, [r7, #1]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d003      	beq.n	8005da4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005d9c:	887a      	ldrh	r2, [r7, #2]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005da2:	e002      	b.n	8005daa <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005da4:	887a      	ldrh	r2, [r7, #2]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005daa:	bf00      	nop
 8005dac:	370c      	adds	r7, #12
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bc80      	pop	{r7}
 8005db2:	4770      	bx	lr

08005db4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b082      	sub	sp, #8
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	4603      	mov	r3, r0
 8005dbc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005dbe:	4b08      	ldr	r3, [pc, #32]	@ (8005de0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005dc0:	68da      	ldr	r2, [r3, #12]
 8005dc2:	88fb      	ldrh	r3, [r7, #6]
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d006      	beq.n	8005dd8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005dca:	4a05      	ldr	r2, [pc, #20]	@ (8005de0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005dcc:	88fb      	ldrh	r3, [r7, #6]
 8005dce:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005dd0:	88fb      	ldrh	r3, [r7, #6]
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f005 f93c 	bl	800b050 <HAL_GPIO_EXTI_Callback>
  }
}
 8005dd8:	bf00      	nop
 8005dda:	3708      	adds	r7, #8
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}
 8005de0:	58000800 	.word	0x58000800

08005de4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005de4:	b480      	push	{r7}
 8005de6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005de8:	4b04      	ldr	r3, [pc, #16]	@ (8005dfc <HAL_PWR_EnableBkUpAccess+0x18>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a03      	ldr	r2, [pc, #12]	@ (8005dfc <HAL_PWR_EnableBkUpAccess+0x18>)
 8005dee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005df2:	6013      	str	r3, [r2, #0]
}
 8005df4:	bf00      	nop
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bc80      	pop	{r7}
 8005dfa:	4770      	bx	lr
 8005dfc:	58000400 	.word	0x58000400

08005e00 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	460b      	mov	r3, r1
 8005e0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d10c      	bne.n	8005e2c <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005e12:	4b13      	ldr	r3, [pc, #76]	@ (8005e60 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005e14:	695b      	ldr	r3, [r3, #20]
 8005e16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e1e:	d10d      	bne.n	8005e3c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005e20:	f000 f83c 	bl	8005e9c <HAL_PWREx_DisableLowPowerRunMode>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d008      	beq.n	8005e3c <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8005e2a:	e015      	b.n	8005e58 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8005e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8005e60 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005e2e:	695b      	ldr	r3, [r3, #20]
 8005e30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d101      	bne.n	8005e3c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005e38:	f000 f822 	bl	8005e80 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005e3c:	4b09      	ldr	r3, [pc, #36]	@ (8005e64 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	4a08      	ldr	r2, [pc, #32]	@ (8005e64 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005e42:	f023 0304 	bic.w	r3, r3, #4
 8005e46:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005e48:	78fb      	ldrb	r3, [r7, #3]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d101      	bne.n	8005e52 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005e4e:	bf30      	wfi
 8005e50:	e002      	b.n	8005e58 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005e52:	bf40      	sev
    __WFE();
 8005e54:	bf20      	wfe
    __WFE();
 8005e56:	bf20      	wfe
  }
}
 8005e58:	3708      	adds	r7, #8
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	58000400 	.word	0x58000400
 8005e64:	e000ed00 	.word	0xe000ed00

08005e68 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005e6c:	4b03      	ldr	r3, [pc, #12]	@ (8005e7c <HAL_PWREx_GetVoltageRange+0x14>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bc80      	pop	{r7}
 8005e7a:	4770      	bx	lr
 8005e7c:	58000400 	.word	0x58000400

08005e80 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005e80:	b480      	push	{r7}
 8005e82:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005e84:	4b04      	ldr	r3, [pc, #16]	@ (8005e98 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a03      	ldr	r2, [pc, #12]	@ (8005e98 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005e8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005e8e:	6013      	str	r3, [r2, #0]
}
 8005e90:	bf00      	nop
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bc80      	pop	{r7}
 8005e96:	4770      	bx	lr
 8005e98:	58000400 	.word	0x58000400

08005e9c <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005ea2:	4b16      	ldr	r3, [pc, #88]	@ (8005efc <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a15      	ldr	r2, [pc, #84]	@ (8005efc <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005ea8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005eac:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005eae:	4b14      	ldr	r3, [pc, #80]	@ (8005f00 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2232      	movs	r2, #50	@ 0x32
 8005eb4:	fb02 f303 	mul.w	r3, r2, r3
 8005eb8:	4a12      	ldr	r2, [pc, #72]	@ (8005f04 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8005eba:	fba2 2303 	umull	r2, r3, r2, r3
 8005ebe:	0c9b      	lsrs	r3, r3, #18
 8005ec0:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005ec2:	e002      	b.n	8005eca <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	3b01      	subs	r3, #1
 8005ec8:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005eca:	4b0c      	ldr	r3, [pc, #48]	@ (8005efc <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ed2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ed6:	d102      	bne.n	8005ede <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1f2      	bne.n	8005ec4 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005ede:	4b07      	ldr	r3, [pc, #28]	@ (8005efc <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005ee0:	695b      	ldr	r3, [r3, #20]
 8005ee2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ee6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005eea:	d101      	bne.n	8005ef0 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e000      	b.n	8005ef2 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	370c      	adds	r7, #12
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bc80      	pop	{r7}
 8005efa:	4770      	bx	lr
 8005efc:	58000400 	.word	0x58000400
 8005f00:	20000014 	.word	0x20000014
 8005f04:	431bde83 	.word	0x431bde83

08005f08 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b083      	sub	sp, #12
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	4603      	mov	r3, r0
 8005f10:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005f12:	4b10      	ldr	r3, [pc, #64]	@ (8005f54 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f023 0307 	bic.w	r3, r3, #7
 8005f1a:	4a0e      	ldr	r2, [pc, #56]	@ (8005f54 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005f1c:	f043 0302 	orr.w	r3, r3, #2
 8005f20:	6013      	str	r3, [r2, #0]
#endif /* CORE_CM0PLUS */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005f22:	4b0d      	ldr	r3, [pc, #52]	@ (8005f58 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	4a0c      	ldr	r2, [pc, #48]	@ (8005f58 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005f28:	f043 0304 	orr.w	r3, r3, #4
 8005f2c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005f2e:	79fb      	ldrb	r3, [r7, #7]
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d101      	bne.n	8005f38 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005f34:	bf30      	wfi
 8005f36:	e002      	b.n	8005f3e <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005f38:	bf40      	sev
    __WFE();
 8005f3a:	bf20      	wfe
    __WFE();
 8005f3c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005f3e:	4b06      	ldr	r3, [pc, #24]	@ (8005f58 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	4a05      	ldr	r2, [pc, #20]	@ (8005f58 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005f44:	f023 0304 	bic.w	r3, r3, #4
 8005f48:	6113      	str	r3, [r2, #16]
}
 8005f4a:	bf00      	nop
 8005f4c:	370c      	adds	r7, #12
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bc80      	pop	{r7}
 8005f52:	4770      	bx	lr
 8005f54:	58000400 	.word	0x58000400
 8005f58:	e000ed00 	.word	0xe000ed00

08005f5c <LL_PWR_IsEnabledBkUpAccess>:
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005f60:	4b06      	ldr	r3, [pc, #24]	@ (8005f7c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f6c:	d101      	bne.n	8005f72 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e000      	b.n	8005f74 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005f72:	2300      	movs	r3, #0
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bc80      	pop	{r7}
 8005f7a:	4770      	bx	lr
 8005f7c:	58000400 	.word	0x58000400

08005f80 <LL_RCC_HSE_EnableTcxo>:
{
 8005f80:	b480      	push	{r7}
 8005f82:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005f84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f8e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005f92:	6013      	str	r3, [r2, #0]
}
 8005f94:	bf00      	nop
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bc80      	pop	{r7}
 8005f9a:	4770      	bx	lr

08005f9c <LL_RCC_HSE_DisableTcxo>:
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005fa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005faa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005fae:	6013      	str	r3, [r2, #0]
}
 8005fb0:	bf00      	nop
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bc80      	pop	{r7}
 8005fb6:	4770      	bx	lr

08005fb8 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005fb8:	b480      	push	{r7}
 8005fba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005fbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005fc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005fca:	d101      	bne.n	8005fd0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e000      	b.n	8005fd2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bc80      	pop	{r7}
 8005fd8:	4770      	bx	lr

08005fda <LL_RCC_HSE_Enable>:
{
 8005fda:	b480      	push	{r7}
 8005fdc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fec:	6013      	str	r3, [r2, #0]
}
 8005fee:	bf00      	nop
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bc80      	pop	{r7}
 8005ff4:	4770      	bx	lr

08005ff6 <LL_RCC_HSE_Disable>:
{
 8005ff6:	b480      	push	{r7}
 8005ff8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005ffa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006004:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006008:	6013      	str	r3, [r2, #0]
}
 800600a:	bf00      	nop
 800600c:	46bd      	mov	sp, r7
 800600e:	bc80      	pop	{r7}
 8006010:	4770      	bx	lr

08006012 <LL_RCC_HSE_IsReady>:
{
 8006012:	b480      	push	{r7}
 8006014:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006016:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006020:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006024:	d101      	bne.n	800602a <LL_RCC_HSE_IsReady+0x18>
 8006026:	2301      	movs	r3, #1
 8006028:	e000      	b.n	800602c <LL_RCC_HSE_IsReady+0x1a>
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	46bd      	mov	sp, r7
 8006030:	bc80      	pop	{r7}
 8006032:	4770      	bx	lr

08006034 <LL_RCC_HSI_Enable>:
{
 8006034:	b480      	push	{r7}
 8006036:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006038:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006042:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006046:	6013      	str	r3, [r2, #0]
}
 8006048:	bf00      	nop
 800604a:	46bd      	mov	sp, r7
 800604c:	bc80      	pop	{r7}
 800604e:	4770      	bx	lr

08006050 <LL_RCC_HSI_Disable>:
{
 8006050:	b480      	push	{r7}
 8006052:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8006054:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800605e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006062:	6013      	str	r3, [r2, #0]
}
 8006064:	bf00      	nop
 8006066:	46bd      	mov	sp, r7
 8006068:	bc80      	pop	{r7}
 800606a:	4770      	bx	lr

0800606c <LL_RCC_HSI_IsReady>:
{
 800606c:	b480      	push	{r7}
 800606e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006070:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800607a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800607e:	d101      	bne.n	8006084 <LL_RCC_HSI_IsReady+0x18>
 8006080:	2301      	movs	r3, #1
 8006082:	e000      	b.n	8006086 <LL_RCC_HSI_IsReady+0x1a>
 8006084:	2300      	movs	r3, #0
}
 8006086:	4618      	mov	r0, r3
 8006088:	46bd      	mov	sp, r7
 800608a:	bc80      	pop	{r7}
 800608c:	4770      	bx	lr

0800608e <LL_RCC_HSI_SetCalibTrimming>:
{
 800608e:	b480      	push	{r7}
 8006090:	b083      	sub	sp, #12
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8006096:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	061b      	lsls	r3, r3, #24
 80060a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060a8:	4313      	orrs	r3, r2
 80060aa:	604b      	str	r3, [r1, #4]
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bc80      	pop	{r7}
 80060b4:	4770      	bx	lr

080060b6 <LL_RCC_LSE_IsReady>:
{
 80060b6:	b480      	push	{r7}
 80060b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80060ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060c2:	f003 0302 	and.w	r3, r3, #2
 80060c6:	2b02      	cmp	r3, #2
 80060c8:	d101      	bne.n	80060ce <LL_RCC_LSE_IsReady+0x18>
 80060ca:	2301      	movs	r3, #1
 80060cc:	e000      	b.n	80060d0 <LL_RCC_LSE_IsReady+0x1a>
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bc80      	pop	{r7}
 80060d6:	4770      	bx	lr

080060d8 <LL_RCC_LSI_Enable>:
{
 80060d8:	b480      	push	{r7}
 80060da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80060dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80060e8:	f043 0301 	orr.w	r3, r3, #1
 80060ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80060f0:	bf00      	nop
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bc80      	pop	{r7}
 80060f6:	4770      	bx	lr

080060f8 <LL_RCC_LSI_Disable>:
{
 80060f8:	b480      	push	{r7}
 80060fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80060fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006100:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006104:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006108:	f023 0301 	bic.w	r3, r3, #1
 800610c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8006110:	bf00      	nop
 8006112:	46bd      	mov	sp, r7
 8006114:	bc80      	pop	{r7}
 8006116:	4770      	bx	lr

08006118 <LL_RCC_LSI_IsReady>:
{
 8006118:	b480      	push	{r7}
 800611a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800611c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006120:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006124:	f003 0302 	and.w	r3, r3, #2
 8006128:	2b02      	cmp	r3, #2
 800612a:	d101      	bne.n	8006130 <LL_RCC_LSI_IsReady+0x18>
 800612c:	2301      	movs	r3, #1
 800612e:	e000      	b.n	8006132 <LL_RCC_LSI_IsReady+0x1a>
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	46bd      	mov	sp, r7
 8006136:	bc80      	pop	{r7}
 8006138:	4770      	bx	lr

0800613a <LL_RCC_MSI_Enable>:
{
 800613a:	b480      	push	{r7}
 800613c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800613e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006148:	f043 0301 	orr.w	r3, r3, #1
 800614c:	6013      	str	r3, [r2, #0]
}
 800614e:	bf00      	nop
 8006150:	46bd      	mov	sp, r7
 8006152:	bc80      	pop	{r7}
 8006154:	4770      	bx	lr

08006156 <LL_RCC_MSI_Disable>:
{
 8006156:	b480      	push	{r7}
 8006158:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800615a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006164:	f023 0301 	bic.w	r3, r3, #1
 8006168:	6013      	str	r3, [r2, #0]
}
 800616a:	bf00      	nop
 800616c:	46bd      	mov	sp, r7
 800616e:	bc80      	pop	{r7}
 8006170:	4770      	bx	lr

08006172 <LL_RCC_MSI_IsReady>:
{
 8006172:	b480      	push	{r7}
 8006174:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006176:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0302 	and.w	r3, r3, #2
 8006180:	2b02      	cmp	r3, #2
 8006182:	d101      	bne.n	8006188 <LL_RCC_MSI_IsReady+0x16>
 8006184:	2301      	movs	r3, #1
 8006186:	e000      	b.n	800618a <LL_RCC_MSI_IsReady+0x18>
 8006188:	2300      	movs	r3, #0
}
 800618a:	4618      	mov	r0, r3
 800618c:	46bd      	mov	sp, r7
 800618e:	bc80      	pop	{r7}
 8006190:	4770      	bx	lr

08006192 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8006192:	b480      	push	{r7}
 8006194:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8006196:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f003 0308 	and.w	r3, r3, #8
 80061a0:	2b08      	cmp	r3, #8
 80061a2:	d101      	bne.n	80061a8 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80061a4:	2301      	movs	r3, #1
 80061a6:	e000      	b.n	80061aa <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 80061a8:	2300      	movs	r3, #0
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bc80      	pop	{r7}
 80061b0:	4770      	bx	lr

080061b2 <LL_RCC_MSI_GetRange>:
{
 80061b2:	b480      	push	{r7}
 80061b4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80061b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bc80      	pop	{r7}
 80061c6:	4770      	bx	lr

080061c8 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80061c8:	b480      	push	{r7}
 80061ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80061cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061d4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80061d8:	4618      	mov	r0, r3
 80061da:	46bd      	mov	sp, r7
 80061dc:	bc80      	pop	{r7}
 80061de:	4770      	bx	lr

080061e0 <LL_RCC_MSI_SetCalibTrimming>:
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80061e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	021b      	lsls	r3, r3, #8
 80061f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061fa:	4313      	orrs	r3, r2
 80061fc:	604b      	str	r3, [r1, #4]
}
 80061fe:	bf00      	nop
 8006200:	370c      	adds	r7, #12
 8006202:	46bd      	mov	sp, r7
 8006204:	bc80      	pop	{r7}
 8006206:	4770      	bx	lr

08006208 <LL_RCC_SetSysClkSource>:
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006210:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f023 0203 	bic.w	r2, r3, #3
 800621a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4313      	orrs	r3, r2
 8006222:	608b      	str	r3, [r1, #8]
}
 8006224:	bf00      	nop
 8006226:	370c      	adds	r7, #12
 8006228:	46bd      	mov	sp, r7
 800622a:	bc80      	pop	{r7}
 800622c:	4770      	bx	lr

0800622e <LL_RCC_GetSysClkSource>:
{
 800622e:	b480      	push	{r7}
 8006230:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006232:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f003 030c 	and.w	r3, r3, #12
}
 800623c:	4618      	mov	r0, r3
 800623e:	46bd      	mov	sp, r7
 8006240:	bc80      	pop	{r7}
 8006242:	4770      	bx	lr

08006244 <LL_RCC_SetAHBPrescaler>:
{
 8006244:	b480      	push	{r7}
 8006246:	b083      	sub	sp, #12
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800624c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006256:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4313      	orrs	r3, r2
 800625e:	608b      	str	r3, [r1, #8]
}
 8006260:	bf00      	nop
 8006262:	370c      	adds	r7, #12
 8006264:	46bd      	mov	sp, r7
 8006266:	bc80      	pop	{r7}
 8006268:	4770      	bx	lr

0800626a <LL_RCC_SetAHB3Prescaler>:
{
 800626a:	b480      	push	{r7}
 800626c:	b083      	sub	sp, #12
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8006272:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006276:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800627a:	f023 020f 	bic.w	r2, r3, #15
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	091b      	lsrs	r3, r3, #4
 8006282:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006286:	4313      	orrs	r3, r2
 8006288:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800628c:	bf00      	nop
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	bc80      	pop	{r7}
 8006294:	4770      	bx	lr

08006296 <LL_RCC_SetAPB1Prescaler>:
{
 8006296:	b480      	push	{r7}
 8006298:	b083      	sub	sp, #12
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800629e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80062a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	608b      	str	r3, [r1, #8]
}
 80062b2:	bf00      	nop
 80062b4:	370c      	adds	r7, #12
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bc80      	pop	{r7}
 80062ba:	4770      	bx	lr

080062bc <LL_RCC_SetAPB2Prescaler>:
{
 80062bc:	b480      	push	{r7}
 80062be:	b083      	sub	sp, #12
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80062c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80062ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	608b      	str	r3, [r1, #8]
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	bc80      	pop	{r7}
 80062e0:	4770      	bx	lr

080062e2 <LL_RCC_GetAHBPrescaler>:
{
 80062e2:	b480      	push	{r7}
 80062e4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80062e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bc80      	pop	{r7}
 80062f6:	4770      	bx	lr

080062f8 <LL_RCC_GetAHB3Prescaler>:
{
 80062f8:	b480      	push	{r7}
 80062fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80062fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006300:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006304:	011b      	lsls	r3, r3, #4
 8006306:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800630a:	4618      	mov	r0, r3
 800630c:	46bd      	mov	sp, r7
 800630e:	bc80      	pop	{r7}
 8006310:	4770      	bx	lr

08006312 <LL_RCC_GetAPB1Prescaler>:
{
 8006312:	b480      	push	{r7}
 8006314:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8006316:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8006320:	4618      	mov	r0, r3
 8006322:	46bd      	mov	sp, r7
 8006324:	bc80      	pop	{r7}
 8006326:	4770      	bx	lr

08006328 <LL_RCC_GetAPB2Prescaler>:
{
 8006328:	b480      	push	{r7}
 800632a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800632c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8006336:	4618      	mov	r0, r3
 8006338:	46bd      	mov	sp, r7
 800633a:	bc80      	pop	{r7}
 800633c:	4770      	bx	lr

0800633e <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800633e:	b480      	push	{r7}
 8006340:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006342:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800634c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006350:	6013      	str	r3, [r2, #0]
}
 8006352:	bf00      	nop
 8006354:	46bd      	mov	sp, r7
 8006356:	bc80      	pop	{r7}
 8006358:	4770      	bx	lr

0800635a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800635a:	b480      	push	{r7}
 800635c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800635e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006368:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800636c:	6013      	str	r3, [r2, #0]
}
 800636e:	bf00      	nop
 8006370:	46bd      	mov	sp, r7
 8006372:	bc80      	pop	{r7}
 8006374:	4770      	bx	lr

08006376 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8006376:	b480      	push	{r7}
 8006378:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800637a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006384:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006388:	d101      	bne.n	800638e <LL_RCC_PLL_IsReady+0x18>
 800638a:	2301      	movs	r3, #1
 800638c:	e000      	b.n	8006390 <LL_RCC_PLL_IsReady+0x1a>
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	46bd      	mov	sp, r7
 8006394:	bc80      	pop	{r7}
 8006396:	4770      	bx	lr

08006398 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8006398:	b480      	push	{r7}
 800639a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800639c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	0a1b      	lsrs	r3, r3, #8
 80063a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bc80      	pop	{r7}
 80063ae:	4770      	bx	lr

080063b0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80063b0:	b480      	push	{r7}
 80063b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80063b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80063be:	4618      	mov	r0, r3
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bc80      	pop	{r7}
 80063c4:	4770      	bx	lr

080063c6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80063c6:	b480      	push	{r7}
 80063c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80063ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bc80      	pop	{r7}
 80063da:	4770      	bx	lr

080063dc <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80063dc:	b480      	push	{r7}
 80063de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80063e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063e4:	68db      	ldr	r3, [r3, #12]
 80063e6:	f003 0303 	and.w	r3, r3, #3
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bc80      	pop	{r7}
 80063f0:	4770      	bx	lr

080063f2 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80063f2:	b480      	push	{r7}
 80063f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80063f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006400:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006404:	d101      	bne.n	800640a <LL_RCC_IsActiveFlag_HPRE+0x18>
 8006406:	2301      	movs	r3, #1
 8006408:	e000      	b.n	800640c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800640a:	2300      	movs	r3, #0
}
 800640c:	4618      	mov	r0, r3
 800640e:	46bd      	mov	sp, r7
 8006410:	bc80      	pop	{r7}
 8006412:	4770      	bx	lr

08006414 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8006414:	b480      	push	{r7}
 8006416:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8006418:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800641c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006428:	d101      	bne.n	800642e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800642a:	2301      	movs	r3, #1
 800642c:	e000      	b.n	8006430 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	46bd      	mov	sp, r7
 8006434:	bc80      	pop	{r7}
 8006436:	4770      	bx	lr

08006438 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8006438:	b480      	push	{r7}
 800643a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800643c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006446:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800644a:	d101      	bne.n	8006450 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800644c:	2301      	movs	r3, #1
 800644e:	e000      	b.n	8006452 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	46bd      	mov	sp, r7
 8006456:	bc80      	pop	{r7}
 8006458:	4770      	bx	lr

0800645a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800645a:	b480      	push	{r7}
 800645c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800645e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006468:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800646c:	d101      	bne.n	8006472 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800646e:	2301      	movs	r3, #1
 8006470:	e000      	b.n	8006474 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	46bd      	mov	sp, r7
 8006478:	bc80      	pop	{r7}
 800647a:	4770      	bx	lr

0800647c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b088      	sub	sp, #32
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d101      	bne.n	800648e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	e36f      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800648e:	f7ff fece 	bl	800622e <LL_RCC_GetSysClkSource>
 8006492:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006494:	f7ff ffa2 	bl	80063dc <LL_RCC_PLL_GetMainSource>
 8006498:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0320 	and.w	r3, r3, #32
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	f000 80c4 	beq.w	8006630 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d005      	beq.n	80064ba <HAL_RCC_OscConfig+0x3e>
 80064ae:	69fb      	ldr	r3, [r7, #28]
 80064b0:	2b0c      	cmp	r3, #12
 80064b2:	d176      	bne.n	80065a2 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d173      	bne.n	80065a2 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d101      	bne.n	80064c6 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e353      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80064ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 0308 	and.w	r3, r3, #8
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d005      	beq.n	80064e4 <HAL_RCC_OscConfig+0x68>
 80064d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064e2:	e006      	b.n	80064f2 <HAL_RCC_OscConfig+0x76>
 80064e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064ec:	091b      	lsrs	r3, r3, #4
 80064ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d222      	bcs.n	800653c <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064fa:	4618      	mov	r0, r3
 80064fc:	f000 fd3c 	bl	8006f78 <RCC_SetFlashLatencyFromMSIRange>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d001      	beq.n	800650a <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e331      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800650a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006514:	f043 0308 	orr.w	r3, r3, #8
 8006518:	6013      	str	r3, [r2, #0]
 800651a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006528:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800652c:	4313      	orrs	r3, r2
 800652e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006534:	4618      	mov	r0, r3
 8006536:	f7ff fe53 	bl	80061e0 <LL_RCC_MSI_SetCalibTrimming>
 800653a:	e021      	b.n	8006580 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800653c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006546:	f043 0308 	orr.w	r3, r3, #8
 800654a:	6013      	str	r3, [r2, #0]
 800654c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800655a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800655e:	4313      	orrs	r3, r2
 8006560:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006566:	4618      	mov	r0, r3
 8006568:	f7ff fe3a 	bl	80061e0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006570:	4618      	mov	r0, r3
 8006572:	f000 fd01 	bl	8006f78 <RCC_SetFlashLatencyFromMSIRange>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d001      	beq.n	8006580 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	e2f6      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006580:	f000 fcc2 	bl	8006f08 <HAL_RCC_GetHCLKFreq>
 8006584:	4603      	mov	r3, r0
 8006586:	4aa7      	ldr	r2, [pc, #668]	@ (8006824 <HAL_RCC_OscConfig+0x3a8>)
 8006588:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 800658a:	4ba7      	ldr	r3, [pc, #668]	@ (8006828 <HAL_RCC_OscConfig+0x3ac>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4618      	mov	r0, r3
 8006590:	f7fc f938 	bl	8002804 <HAL_InitTick>
 8006594:	4603      	mov	r3, r0
 8006596:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8006598:	7cfb      	ldrb	r3, [r7, #19]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d047      	beq.n	800662e <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 800659e:	7cfb      	ldrb	r3, [r7, #19]
 80065a0:	e2e5      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d02c      	beq.n	8006604 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80065aa:	f7ff fdc6 	bl	800613a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80065ae:	f7fc f933 	bl	8002818 <HAL_GetTick>
 80065b2:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80065b4:	e008      	b.n	80065c8 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80065b6:	f7fc f92f 	bl	8002818 <HAL_GetTick>
 80065ba:	4602      	mov	r2, r0
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	1ad3      	subs	r3, r2, r3
 80065c0:	2b02      	cmp	r3, #2
 80065c2:	d901      	bls.n	80065c8 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 80065c4:	2303      	movs	r3, #3
 80065c6:	e2d2      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 80065c8:	f7ff fdd3 	bl	8006172 <LL_RCC_MSI_IsReady>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d0f1      	beq.n	80065b6 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80065d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80065dc:	f043 0308 	orr.w	r3, r3, #8
 80065e0:	6013      	str	r3, [r2, #0]
 80065e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80065f4:	4313      	orrs	r3, r2
 80065f6:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065fc:	4618      	mov	r0, r3
 80065fe:	f7ff fdef 	bl	80061e0 <LL_RCC_MSI_SetCalibTrimming>
 8006602:	e015      	b.n	8006630 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006604:	f7ff fda7 	bl	8006156 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006608:	f7fc f906 	bl	8002818 <HAL_GetTick>
 800660c:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800660e:	e008      	b.n	8006622 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006610:	f7fc f902 	bl	8002818 <HAL_GetTick>
 8006614:	4602      	mov	r2, r0
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	2b02      	cmp	r3, #2
 800661c:	d901      	bls.n	8006622 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	e2a5      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8006622:	f7ff fda6 	bl	8006172 <LL_RCC_MSI_IsReady>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d1f1      	bne.n	8006610 <HAL_RCC_OscConfig+0x194>
 800662c:	e000      	b.n	8006630 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800662e:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0301 	and.w	r3, r3, #1
 8006638:	2b00      	cmp	r3, #0
 800663a:	d058      	beq.n	80066ee <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	2b08      	cmp	r3, #8
 8006640:	d005      	beq.n	800664e <HAL_RCC_OscConfig+0x1d2>
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	2b0c      	cmp	r3, #12
 8006646:	d108      	bne.n	800665a <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006648:	69bb      	ldr	r3, [r7, #24]
 800664a:	2b03      	cmp	r3, #3
 800664c:	d105      	bne.n	800665a <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d14b      	bne.n	80066ee <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8006656:	2301      	movs	r3, #1
 8006658:	e289      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800665a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800666c:	4313      	orrs	r3, r2
 800666e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006678:	d102      	bne.n	8006680 <HAL_RCC_OscConfig+0x204>
 800667a:	f7ff fcae 	bl	8005fda <LL_RCC_HSE_Enable>
 800667e:	e00d      	b.n	800669c <HAL_RCC_OscConfig+0x220>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8006688:	d104      	bne.n	8006694 <HAL_RCC_OscConfig+0x218>
 800668a:	f7ff fc79 	bl	8005f80 <LL_RCC_HSE_EnableTcxo>
 800668e:	f7ff fca4 	bl	8005fda <LL_RCC_HSE_Enable>
 8006692:	e003      	b.n	800669c <HAL_RCC_OscConfig+0x220>
 8006694:	f7ff fcaf 	bl	8005ff6 <LL_RCC_HSE_Disable>
 8006698:	f7ff fc80 	bl	8005f9c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d012      	beq.n	80066ca <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066a4:	f7fc f8b8 	bl	8002818 <HAL_GetTick>
 80066a8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80066aa:	e008      	b.n	80066be <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066ac:	f7fc f8b4 	bl	8002818 <HAL_GetTick>
 80066b0:	4602      	mov	r2, r0
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	2b64      	cmp	r3, #100	@ 0x64
 80066b8:	d901      	bls.n	80066be <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e257      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 80066be:	f7ff fca8 	bl	8006012 <LL_RCC_HSE_IsReady>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d0f1      	beq.n	80066ac <HAL_RCC_OscConfig+0x230>
 80066c8:	e011      	b.n	80066ee <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066ca:	f7fc f8a5 	bl	8002818 <HAL_GetTick>
 80066ce:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80066d0:	e008      	b.n	80066e4 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066d2:	f7fc f8a1 	bl	8002818 <HAL_GetTick>
 80066d6:	4602      	mov	r2, r0
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	1ad3      	subs	r3, r2, r3
 80066dc:	2b64      	cmp	r3, #100	@ 0x64
 80066de:	d901      	bls.n	80066e4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80066e0:	2303      	movs	r3, #3
 80066e2:	e244      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80066e4:	f7ff fc95 	bl	8006012 <LL_RCC_HSE_IsReady>
 80066e8:	4603      	mov	r3, r0
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1f1      	bne.n	80066d2 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 0302 	and.w	r3, r3, #2
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d046      	beq.n	8006788 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80066fa:	69fb      	ldr	r3, [r7, #28]
 80066fc:	2b04      	cmp	r3, #4
 80066fe:	d005      	beq.n	800670c <HAL_RCC_OscConfig+0x290>
 8006700:	69fb      	ldr	r3, [r7, #28]
 8006702:	2b0c      	cmp	r3, #12
 8006704:	d10e      	bne.n	8006724 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006706:	69bb      	ldr	r3, [r7, #24]
 8006708:	2b02      	cmp	r3, #2
 800670a:	d10b      	bne.n	8006724 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	691b      	ldr	r3, [r3, #16]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d101      	bne.n	8006718 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e22a      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	695b      	ldr	r3, [r3, #20]
 800671c:	4618      	mov	r0, r3
 800671e:	f7ff fcb6 	bl	800608e <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006722:	e031      	b.n	8006788 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d019      	beq.n	8006760 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800672c:	f7ff fc82 	bl	8006034 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006730:	f7fc f872 	bl	8002818 <HAL_GetTick>
 8006734:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006736:	e008      	b.n	800674a <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006738:	f7fc f86e 	bl	8002818 <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	2b02      	cmp	r3, #2
 8006744:	d901      	bls.n	800674a <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8006746:	2303      	movs	r3, #3
 8006748:	e211      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 800674a:	f7ff fc8f 	bl	800606c <LL_RCC_HSI_IsReady>
 800674e:	4603      	mov	r3, r0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d0f1      	beq.n	8006738 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	4618      	mov	r0, r3
 800675a:	f7ff fc98 	bl	800608e <LL_RCC_HSI_SetCalibTrimming>
 800675e:	e013      	b.n	8006788 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006760:	f7ff fc76 	bl	8006050 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006764:	f7fc f858 	bl	8002818 <HAL_GetTick>
 8006768:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800676a:	e008      	b.n	800677e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800676c:	f7fc f854 	bl	8002818 <HAL_GetTick>
 8006770:	4602      	mov	r2, r0
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	1ad3      	subs	r3, r2, r3
 8006776:	2b02      	cmp	r3, #2
 8006778:	d901      	bls.n	800677e <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e1f7      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 800677e:	f7ff fc75 	bl	800606c <LL_RCC_HSI_IsReady>
 8006782:	4603      	mov	r3, r0
 8006784:	2b00      	cmp	r3, #0
 8006786:	d1f1      	bne.n	800676c <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 0308 	and.w	r3, r3, #8
 8006790:	2b00      	cmp	r3, #0
 8006792:	d06e      	beq.n	8006872 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	699b      	ldr	r3, [r3, #24]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d056      	beq.n	800684a <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 800679c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067a4:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	69da      	ldr	r2, [r3, #28]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f003 0310 	and.w	r3, r3, #16
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d031      	beq.n	8006818 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d006      	beq.n	80067cc <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d101      	bne.n	80067cc <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e1d0      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f003 0301 	and.w	r3, r3, #1
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d013      	beq.n	80067fe <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 80067d6:	f7ff fc8f 	bl	80060f8 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80067da:	f7fc f81d 	bl	8002818 <HAL_GetTick>
 80067de:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80067e0:	e008      	b.n	80067f4 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067e2:	f7fc f819 	bl	8002818 <HAL_GetTick>
 80067e6:	4602      	mov	r2, r0
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	2b11      	cmp	r3, #17
 80067ee:	d901      	bls.n	80067f4 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e1bc      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 80067f4:	f7ff fc90 	bl	8006118 <LL_RCC_LSI_IsReady>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1f1      	bne.n	80067e2 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80067fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006802:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006806:	f023 0210 	bic.w	r2, r3, #16
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	69db      	ldr	r3, [r3, #28]
 800680e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006812:	4313      	orrs	r3, r2
 8006814:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006818:	f7ff fc5e 	bl	80060d8 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800681c:	f7fb fffc 	bl	8002818 <HAL_GetTick>
 8006820:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8006822:	e00c      	b.n	800683e <HAL_RCC_OscConfig+0x3c2>
 8006824:	20000014 	.word	0x20000014
 8006828:	20000018 	.word	0x20000018
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800682c:	f7fb fff4 	bl	8002818 <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	2b11      	cmp	r3, #17
 8006838:	d901      	bls.n	800683e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	e197      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 800683e:	f7ff fc6b 	bl	8006118 <LL_RCC_LSI_IsReady>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	d0f1      	beq.n	800682c <HAL_RCC_OscConfig+0x3b0>
 8006848:	e013      	b.n	8006872 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800684a:	f7ff fc55 	bl	80060f8 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800684e:	f7fb ffe3 	bl	8002818 <HAL_GetTick>
 8006852:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006854:	e008      	b.n	8006868 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006856:	f7fb ffdf 	bl	8002818 <HAL_GetTick>
 800685a:	4602      	mov	r2, r0
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	2b11      	cmp	r3, #17
 8006862:	d901      	bls.n	8006868 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8006864:	2303      	movs	r3, #3
 8006866:	e182      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8006868:	f7ff fc56 	bl	8006118 <LL_RCC_LSI_IsReady>
 800686c:	4603      	mov	r3, r0
 800686e:	2b00      	cmp	r3, #0
 8006870:	d1f1      	bne.n	8006856 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0304 	and.w	r3, r3, #4
 800687a:	2b00      	cmp	r3, #0
 800687c:	f000 80d8 	beq.w	8006a30 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006880:	f7ff fb6c 	bl	8005f5c <LL_PWR_IsEnabledBkUpAccess>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d113      	bne.n	80068b2 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800688a:	f7ff faab 	bl	8005de4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800688e:	f7fb ffc3 	bl	8002818 <HAL_GetTick>
 8006892:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006894:	e008      	b.n	80068a8 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006896:	f7fb ffbf 	bl	8002818 <HAL_GetTick>
 800689a:	4602      	mov	r2, r0
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	1ad3      	subs	r3, r2, r3
 80068a0:	2b02      	cmp	r3, #2
 80068a2:	d901      	bls.n	80068a8 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80068a4:	2303      	movs	r3, #3
 80068a6:	e162      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80068a8:	f7ff fb58 	bl	8005f5c <LL_PWR_IsEnabledBkUpAccess>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d0f1      	beq.n	8006896 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d07b      	beq.n	80069b2 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	2b85      	cmp	r3, #133	@ 0x85
 80068c0:	d003      	beq.n	80068ca <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	2b05      	cmp	r3, #5
 80068c8:	d109      	bne.n	80068de <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80068ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068d6:	f043 0304 	orr.w	r3, r3, #4
 80068da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068de:	f7fb ff9b 	bl	8002818 <HAL_GetTick>
 80068e2:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80068e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80068e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068ec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068f0:	f043 0301 	orr.w	r3, r3, #1
 80068f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80068f8:	e00a      	b.n	8006910 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068fa:	f7fb ff8d 	bl	8002818 <HAL_GetTick>
 80068fe:	4602      	mov	r2, r0
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	1ad3      	subs	r3, r2, r3
 8006904:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006908:	4293      	cmp	r3, r2
 800690a:	d901      	bls.n	8006910 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 800690c:	2303      	movs	r3, #3
 800690e:	e12e      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006910:	f7ff fbd1 	bl	80060b6 <LL_RCC_LSE_IsReady>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d0ef      	beq.n	80068fa <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	68db      	ldr	r3, [r3, #12]
 800691e:	2b81      	cmp	r3, #129	@ 0x81
 8006920:	d003      	beq.n	800692a <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	2b85      	cmp	r3, #133	@ 0x85
 8006928:	d121      	bne.n	800696e <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800692a:	f7fb ff75 	bl	8002818 <HAL_GetTick>
 800692e:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006930:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006938:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800693c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006940:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006944:	e00a      	b.n	800695c <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006946:	f7fb ff67 	bl	8002818 <HAL_GetTick>
 800694a:	4602      	mov	r2, r0
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006954:	4293      	cmp	r3, r2
 8006956:	d901      	bls.n	800695c <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8006958:	2303      	movs	r3, #3
 800695a:	e108      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800695c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006960:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006964:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006968:	2b00      	cmp	r3, #0
 800696a:	d0ec      	beq.n	8006946 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800696c:	e060      	b.n	8006a30 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800696e:	f7fb ff53 	bl	8002818 <HAL_GetTick>
 8006972:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006974:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800697c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006980:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006984:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006988:	e00a      	b.n	80069a0 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800698a:	f7fb ff45 	bl	8002818 <HAL_GetTick>
 800698e:	4602      	mov	r2, r0
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	1ad3      	subs	r3, r2, r3
 8006994:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006998:	4293      	cmp	r3, r2
 800699a:	d901      	bls.n	80069a0 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 800699c:	2303      	movs	r3, #3
 800699e:	e0e6      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80069a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d1ec      	bne.n	800698a <HAL_RCC_OscConfig+0x50e>
 80069b0:	e03e      	b.n	8006a30 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069b2:	f7fb ff31 	bl	8002818 <HAL_GetTick>
 80069b6:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80069b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80069c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80069cc:	e00a      	b.n	80069e4 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069ce:	f7fb ff23 	bl	8002818 <HAL_GetTick>
 80069d2:	4602      	mov	r2, r0
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069dc:	4293      	cmp	r3, r2
 80069de:	d901      	bls.n	80069e4 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80069e0:	2303      	movs	r3, #3
 80069e2:	e0c4      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80069e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1ec      	bne.n	80069ce <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069f4:	f7fb ff10 	bl	8002818 <HAL_GetTick>
 80069f8:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80069fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80069fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006a06:	f023 0301 	bic.w	r3, r3, #1
 8006a0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8006a0e:	e00a      	b.n	8006a26 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a10:	f7fb ff02 	bl	8002818 <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d901      	bls.n	8006a26 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e0a3      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8006a26:	f7ff fb46 	bl	80060b6 <LL_RCC_LSE_IsReady>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1ef      	bne.n	8006a10 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	f000 8099 	beq.w	8006b6c <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	2b0c      	cmp	r3, #12
 8006a3e:	d06c      	beq.n	8006b1a <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	d14b      	bne.n	8006ae0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a48:	f7ff fc87 	bl	800635a <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a4c:	f7fb fee4 	bl	8002818 <HAL_GetTick>
 8006a50:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006a52:	e008      	b.n	8006a66 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a54:	f7fb fee0 	bl	8002818 <HAL_GetTick>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	1ad3      	subs	r3, r2, r3
 8006a5e:	2b0a      	cmp	r3, #10
 8006a60:	d901      	bls.n	8006a66 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8006a62:	2303      	movs	r3, #3
 8006a64:	e083      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006a66:	f7ff fc86 	bl	8006376 <LL_RCC_PLL_IsReady>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1f1      	bne.n	8006a54 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a74:	68da      	ldr	r2, [r3, #12]
 8006a76:	4b40      	ldr	r3, [pc, #256]	@ (8006b78 <HAL_RCC_OscConfig+0x6fc>)
 8006a78:	4013      	ands	r3, r2
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006a82:	4311      	orrs	r1, r2
 8006a84:	687a      	ldr	r2, [r7, #4]
 8006a86:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006a88:	0212      	lsls	r2, r2, #8
 8006a8a:	4311      	orrs	r1, r2
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006a90:	4311      	orrs	r1, r2
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006a96:	4311      	orrs	r1, r2
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006a9c:	430a      	orrs	r2, r1
 8006a9e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006aa6:	f7ff fc4a 	bl	800633e <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006aaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ab4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ab8:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aba:	f7fb fead 	bl	8002818 <HAL_GetTick>
 8006abe:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8006ac0:	e008      	b.n	8006ad4 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ac2:	f7fb fea9 	bl	8002818 <HAL_GetTick>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	1ad3      	subs	r3, r2, r3
 8006acc:	2b0a      	cmp	r3, #10
 8006ace:	d901      	bls.n	8006ad4 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e04c      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8006ad4:	f7ff fc4f 	bl	8006376 <LL_RCC_PLL_IsReady>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d0f1      	beq.n	8006ac2 <HAL_RCC_OscConfig+0x646>
 8006ade:	e045      	b.n	8006b6c <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ae0:	f7ff fc3b 	bl	800635a <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ae4:	f7fb fe98 	bl	8002818 <HAL_GetTick>
 8006ae8:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006aea:	e008      	b.n	8006afe <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006aec:	f7fb fe94 	bl	8002818 <HAL_GetTick>
 8006af0:	4602      	mov	r2, r0
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	2b0a      	cmp	r3, #10
 8006af8:	d901      	bls.n	8006afe <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e037      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006afe:	f7ff fc3a 	bl	8006376 <LL_RCC_PLL_IsReady>
 8006b02:	4603      	mov	r3, r0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1f1      	bne.n	8006aec <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8006b08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b0c:	68da      	ldr	r2, [r3, #12]
 8006b0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b12:	4b1a      	ldr	r3, [pc, #104]	@ (8006b7c <HAL_RCC_OscConfig+0x700>)
 8006b14:	4013      	ands	r3, r2
 8006b16:	60cb      	str	r3, [r1, #12]
 8006b18:	e028      	b.n	8006b6c <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d101      	bne.n	8006b26 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8006b22:	2301      	movs	r3, #1
 8006b24:	e023      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006b26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	f003 0203 	and.w	r2, r3, #3
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d115      	bne.n	8006b68 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006b3c:	69bb      	ldr	r3, [r7, #24]
 8006b3e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d10e      	bne.n	8006b68 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b54:	021b      	lsls	r3, r3, #8
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d106      	bne.n	8006b68 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8006b5a:	69bb      	ldr	r3, [r7, #24]
 8006b5c:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d001      	beq.n	8006b6c <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e000      	b.n	8006b6e <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3720      	adds	r7, #32
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	11c1808c 	.word	0x11c1808c
 8006b7c:	eefefffc 	.word	0xeefefffc

08006b80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b084      	sub	sp, #16
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
 8006b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d101      	bne.n	8006b94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e10f      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b94:	4b89      	ldr	r3, [pc, #548]	@ (8006dbc <HAL_RCC_ClockConfig+0x23c>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0307 	and.w	r3, r3, #7
 8006b9c:	683a      	ldr	r2, [r7, #0]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d91b      	bls.n	8006bda <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ba2:	4b86      	ldr	r3, [pc, #536]	@ (8006dbc <HAL_RCC_ClockConfig+0x23c>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f023 0207 	bic.w	r2, r3, #7
 8006baa:	4984      	ldr	r1, [pc, #528]	@ (8006dbc <HAL_RCC_ClockConfig+0x23c>)
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006bb2:	f7fb fe31 	bl	8002818 <HAL_GetTick>
 8006bb6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bb8:	e008      	b.n	8006bcc <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006bba:	f7fb fe2d 	bl	8002818 <HAL_GetTick>
 8006bbe:	4602      	mov	r2, r0
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	1ad3      	subs	r3, r2, r3
 8006bc4:	2b02      	cmp	r3, #2
 8006bc6:	d901      	bls.n	8006bcc <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006bc8:	2303      	movs	r3, #3
 8006bca:	e0f3      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bcc:	4b7b      	ldr	r3, [pc, #492]	@ (8006dbc <HAL_RCC_ClockConfig+0x23c>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f003 0307 	and.w	r3, r3, #7
 8006bd4:	683a      	ldr	r2, [r7, #0]
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d1ef      	bne.n	8006bba <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 0302 	and.w	r3, r3, #2
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d016      	beq.n	8006c14 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7ff fb2a 	bl	8006244 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006bf0:	f7fb fe12 	bl	8002818 <HAL_GetTick>
 8006bf4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006bf6:	e008      	b.n	8006c0a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006bf8:	f7fb fe0e 	bl	8002818 <HAL_GetTick>
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	2b02      	cmp	r3, #2
 8006c04:	d901      	bls.n	8006c0a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e0d4      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006c0a:	f7ff fbf2 	bl	80063f2 <LL_RCC_IsActiveFlag_HPRE>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d0f1      	beq.n	8006bf8 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d016      	beq.n	8006c4e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	695b      	ldr	r3, [r3, #20]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f7ff fb20 	bl	800626a <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006c2a:	f7fb fdf5 	bl	8002818 <HAL_GetTick>
 8006c2e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006c30:	e008      	b.n	8006c44 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006c32:	f7fb fdf1 	bl	8002818 <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d901      	bls.n	8006c44 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e0b7      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006c44:	f7ff fbe6 	bl	8006414 <LL_RCC_IsActiveFlag_SHDHPRE>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d0f1      	beq.n	8006c32 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0304 	and.w	r3, r3, #4
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d016      	beq.n	8006c88 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f7ff fb19 	bl	8006296 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006c64:	f7fb fdd8 	bl	8002818 <HAL_GetTick>
 8006c68:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006c6a:	e008      	b.n	8006c7e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006c6c:	f7fb fdd4 	bl	8002818 <HAL_GetTick>
 8006c70:	4602      	mov	r2, r0
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	1ad3      	subs	r3, r2, r3
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d901      	bls.n	8006c7e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e09a      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006c7e:	f7ff fbdb 	bl	8006438 <LL_RCC_IsActiveFlag_PPRE1>
 8006c82:	4603      	mov	r3, r0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d0f1      	beq.n	8006c6c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0308 	and.w	r3, r3, #8
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d017      	beq.n	8006cc4 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	691b      	ldr	r3, [r3, #16]
 8006c98:	00db      	lsls	r3, r3, #3
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	f7ff fb0e 	bl	80062bc <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006ca0:	f7fb fdba 	bl	8002818 <HAL_GetTick>
 8006ca4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006ca6:	e008      	b.n	8006cba <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006ca8:	f7fb fdb6 	bl	8002818 <HAL_GetTick>
 8006cac:	4602      	mov	r2, r0
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	1ad3      	subs	r3, r2, r3
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	d901      	bls.n	8006cba <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e07c      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006cba:	f7ff fbce 	bl	800645a <LL_RCC_IsActiveFlag_PPRE2>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d0f1      	beq.n	8006ca8 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 0301 	and.w	r3, r3, #1
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d043      	beq.n	8006d58 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	2b02      	cmp	r3, #2
 8006cd6:	d106      	bne.n	8006ce6 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006cd8:	f7ff f99b 	bl	8006012 <LL_RCC_HSE_IsReady>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d11e      	bne.n	8006d20 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e066      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	2b03      	cmp	r3, #3
 8006cec:	d106      	bne.n	8006cfc <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8006cee:	f7ff fb42 	bl	8006376 <LL_RCC_PLL_IsReady>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d113      	bne.n	8006d20 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	e05b      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d106      	bne.n	8006d12 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006d04:	f7ff fa35 	bl	8006172 <LL_RCC_MSI_IsReady>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d108      	bne.n	8006d20 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e050      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006d12:	f7ff f9ab 	bl	800606c <LL_RCC_HSI_IsReady>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e049      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	4618      	mov	r0, r3
 8006d26:	f7ff fa6f 	bl	8006208 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d2a:	f7fb fd75 	bl	8002818 <HAL_GetTick>
 8006d2e:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d30:	e00a      	b.n	8006d48 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d32:	f7fb fd71 	bl	8002818 <HAL_GetTick>
 8006d36:	4602      	mov	r2, r0
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	1ad3      	subs	r3, r2, r3
 8006d3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d901      	bls.n	8006d48 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006d44:	2303      	movs	r3, #3
 8006d46:	e035      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d48:	f7ff fa71 	bl	800622e <LL_RCC_GetSysClkSource>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d1ec      	bne.n	8006d32 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d58:	4b18      	ldr	r3, [pc, #96]	@ (8006dbc <HAL_RCC_ClockConfig+0x23c>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0307 	and.w	r3, r3, #7
 8006d60:	683a      	ldr	r2, [r7, #0]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d21b      	bcs.n	8006d9e <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d66:	4b15      	ldr	r3, [pc, #84]	@ (8006dbc <HAL_RCC_ClockConfig+0x23c>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f023 0207 	bic.w	r2, r3, #7
 8006d6e:	4913      	ldr	r1, [pc, #76]	@ (8006dbc <HAL_RCC_ClockConfig+0x23c>)
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d76:	f7fb fd4f 	bl	8002818 <HAL_GetTick>
 8006d7a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d7c:	e008      	b.n	8006d90 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006d7e:	f7fb fd4b 	bl	8002818 <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d901      	bls.n	8006d90 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e011      	b.n	8006db4 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d90:	4b0a      	ldr	r3, [pc, #40]	@ (8006dbc <HAL_RCC_ClockConfig+0x23c>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 0307 	and.w	r3, r3, #7
 8006d98:	683a      	ldr	r2, [r7, #0]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d1ef      	bne.n	8006d7e <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006d9e:	f000 f8b3 	bl	8006f08 <HAL_RCC_GetHCLKFreq>
 8006da2:	4603      	mov	r3, r0
 8006da4:	4a06      	ldr	r2, [pc, #24]	@ (8006dc0 <HAL_RCC_ClockConfig+0x240>)
 8006da6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8006da8:	4b06      	ldr	r3, [pc, #24]	@ (8006dc4 <HAL_RCC_ClockConfig+0x244>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7fb fd29 	bl	8002804 <HAL_InitTick>
 8006db2:	4603      	mov	r3, r0
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3710      	adds	r7, #16
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}
 8006dbc:	58004000 	.word	0x58004000
 8006dc0:	20000014 	.word	0x20000014
 8006dc4:	20000018 	.word	0x20000018

08006dc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006dc8:	b590      	push	{r4, r7, lr}
 8006dca:	b087      	sub	sp, #28
 8006dcc:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006dd6:	f7ff fa2a 	bl	800622e <LL_RCC_GetSysClkSource>
 8006dda:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ddc:	f7ff fafe 	bl	80063dc <LL_RCC_PLL_GetMainSource>
 8006de0:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d005      	beq.n	8006df4 <HAL_RCC_GetSysClockFreq+0x2c>
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	2b0c      	cmp	r3, #12
 8006dec:	d139      	bne.n	8006e62 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d136      	bne.n	8006e62 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006df4:	f7ff f9cd 	bl	8006192 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d115      	bne.n	8006e2a <HAL_RCC_GetSysClockFreq+0x62>
 8006dfe:	f7ff f9c8 	bl	8006192 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006e02:	4603      	mov	r3, r0
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d106      	bne.n	8006e16 <HAL_RCC_GetSysClockFreq+0x4e>
 8006e08:	f7ff f9d3 	bl	80061b2 <LL_RCC_MSI_GetRange>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	0a1b      	lsrs	r3, r3, #8
 8006e10:	f003 030f 	and.w	r3, r3, #15
 8006e14:	e005      	b.n	8006e22 <HAL_RCC_GetSysClockFreq+0x5a>
 8006e16:	f7ff f9d7 	bl	80061c8 <LL_RCC_MSI_GetRangeAfterStandby>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	0a1b      	lsrs	r3, r3, #8
 8006e1e:	f003 030f 	and.w	r3, r3, #15
 8006e22:	4a36      	ldr	r2, [pc, #216]	@ (8006efc <HAL_RCC_GetSysClockFreq+0x134>)
 8006e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e28:	e014      	b.n	8006e54 <HAL_RCC_GetSysClockFreq+0x8c>
 8006e2a:	f7ff f9b2 	bl	8006192 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d106      	bne.n	8006e42 <HAL_RCC_GetSysClockFreq+0x7a>
 8006e34:	f7ff f9bd 	bl	80061b2 <LL_RCC_MSI_GetRange>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	091b      	lsrs	r3, r3, #4
 8006e3c:	f003 030f 	and.w	r3, r3, #15
 8006e40:	e005      	b.n	8006e4e <HAL_RCC_GetSysClockFreq+0x86>
 8006e42:	f7ff f9c1 	bl	80061c8 <LL_RCC_MSI_GetRangeAfterStandby>
 8006e46:	4603      	mov	r3, r0
 8006e48:	091b      	lsrs	r3, r3, #4
 8006e4a:	f003 030f 	and.w	r3, r3, #15
 8006e4e:	4a2b      	ldr	r2, [pc, #172]	@ (8006efc <HAL_RCC_GetSysClockFreq+0x134>)
 8006e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e54:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d115      	bne.n	8006e88 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006e60:	e012      	b.n	8006e88 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	2b04      	cmp	r3, #4
 8006e66:	d102      	bne.n	8006e6e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006e68:	4b25      	ldr	r3, [pc, #148]	@ (8006f00 <HAL_RCC_GetSysClockFreq+0x138>)
 8006e6a:	617b      	str	r3, [r7, #20]
 8006e6c:	e00c      	b.n	8006e88 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	2b08      	cmp	r3, #8
 8006e72:	d109      	bne.n	8006e88 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006e74:	f7ff f8a0 	bl	8005fb8 <LL_RCC_HSE_IsEnabledDiv2>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d102      	bne.n	8006e84 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006e7e:	4b20      	ldr	r3, [pc, #128]	@ (8006f00 <HAL_RCC_GetSysClockFreq+0x138>)
 8006e80:	617b      	str	r3, [r7, #20]
 8006e82:	e001      	b.n	8006e88 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006e84:	4b1f      	ldr	r3, [pc, #124]	@ (8006f04 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006e86:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006e88:	f7ff f9d1 	bl	800622e <LL_RCC_GetSysClkSource>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b0c      	cmp	r3, #12
 8006e90:	d12f      	bne.n	8006ef2 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006e92:	f7ff faa3 	bl	80063dc <LL_RCC_PLL_GetMainSource>
 8006e96:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2b02      	cmp	r3, #2
 8006e9c:	d003      	beq.n	8006ea6 <HAL_RCC_GetSysClockFreq+0xde>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2b03      	cmp	r3, #3
 8006ea2:	d003      	beq.n	8006eac <HAL_RCC_GetSysClockFreq+0xe4>
 8006ea4:	e00d      	b.n	8006ec2 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006ea6:	4b16      	ldr	r3, [pc, #88]	@ (8006f00 <HAL_RCC_GetSysClockFreq+0x138>)
 8006ea8:	60fb      	str	r3, [r7, #12]
        break;
 8006eaa:	e00d      	b.n	8006ec8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006eac:	f7ff f884 	bl	8005fb8 <LL_RCC_HSE_IsEnabledDiv2>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d102      	bne.n	8006ebc <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006eb6:	4b12      	ldr	r3, [pc, #72]	@ (8006f00 <HAL_RCC_GetSysClockFreq+0x138>)
 8006eb8:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006eba:	e005      	b.n	8006ec8 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006ebc:	4b11      	ldr	r3, [pc, #68]	@ (8006f04 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006ebe:	60fb      	str	r3, [r7, #12]
        break;
 8006ec0:	e002      	b.n	8006ec8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	60fb      	str	r3, [r7, #12]
        break;
 8006ec6:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006ec8:	f7ff fa66 	bl	8006398 <LL_RCC_PLL_GetN>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	fb03 f402 	mul.w	r4, r3, r2
 8006ed4:	f7ff fa77 	bl	80063c6 <LL_RCC_PLL_GetDivider>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	091b      	lsrs	r3, r3, #4
 8006edc:	3301      	adds	r3, #1
 8006ede:	fbb4 f4f3 	udiv	r4, r4, r3
 8006ee2:	f7ff fa65 	bl	80063b0 <LL_RCC_PLL_GetR>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	0f5b      	lsrs	r3, r3, #29
 8006eea:	3301      	adds	r3, #1
 8006eec:	fbb4 f3f3 	udiv	r3, r4, r3
 8006ef0:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006ef2:	697b      	ldr	r3, [r7, #20]
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	371c      	adds	r7, #28
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd90      	pop	{r4, r7, pc}
 8006efc:	08021b04 	.word	0x08021b04
 8006f00:	00f42400 	.word	0x00f42400
 8006f04:	01e84800 	.word	0x01e84800

08006f08 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f08:	b598      	push	{r3, r4, r7, lr}
 8006f0a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006f0c:	f7ff ff5c 	bl	8006dc8 <HAL_RCC_GetSysClockFreq>
 8006f10:	4604      	mov	r4, r0
 8006f12:	f7ff f9e6 	bl	80062e2 <LL_RCC_GetAHBPrescaler>
 8006f16:	4603      	mov	r3, r0
 8006f18:	091b      	lsrs	r3, r3, #4
 8006f1a:	f003 030f 	and.w	r3, r3, #15
 8006f1e:	4a03      	ldr	r2, [pc, #12]	@ (8006f2c <HAL_RCC_GetHCLKFreq+0x24>)
 8006f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f24:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	bd98      	pop	{r3, r4, r7, pc}
 8006f2c:	08021aa4 	.word	0x08021aa4

08006f30 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f30:	b598      	push	{r3, r4, r7, lr}
 8006f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006f34:	f7ff ffe8 	bl	8006f08 <HAL_RCC_GetHCLKFreq>
 8006f38:	4604      	mov	r4, r0
 8006f3a:	f7ff f9ea 	bl	8006312 <LL_RCC_GetAPB1Prescaler>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	0a1b      	lsrs	r3, r3, #8
 8006f42:	4a03      	ldr	r2, [pc, #12]	@ (8006f50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f48:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	bd98      	pop	{r3, r4, r7, pc}
 8006f50:	08021ae4 	.word	0x08021ae4

08006f54 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f54:	b598      	push	{r3, r4, r7, lr}
 8006f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006f58:	f7ff ffd6 	bl	8006f08 <HAL_RCC_GetHCLKFreq>
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	f7ff f9e3 	bl	8006328 <LL_RCC_GetAPB2Prescaler>
 8006f62:	4603      	mov	r3, r0
 8006f64:	0adb      	lsrs	r3, r3, #11
 8006f66:	4a03      	ldr	r2, [pc, #12]	@ (8006f74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f6c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	bd98      	pop	{r3, r4, r7, pc}
 8006f74:	08021ae4 	.word	0x08021ae4

08006f78 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006f78:	b590      	push	{r4, r7, lr}
 8006f7a:	b085      	sub	sp, #20
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	091b      	lsrs	r3, r3, #4
 8006f84:	f003 030f 	and.w	r3, r3, #15
 8006f88:	4a10      	ldr	r2, [pc, #64]	@ (8006fcc <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f8e:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006f90:	f7ff f9b2 	bl	80062f8 <LL_RCC_GetAHB3Prescaler>
 8006f94:	4603      	mov	r3, r0
 8006f96:	091b      	lsrs	r3, r3, #4
 8006f98:	f003 030f 	and.w	r3, r3, #15
 8006f9c:	4a0c      	ldr	r2, [pc, #48]	@ (8006fd0 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fa2:	68fa      	ldr	r2, [r7, #12]
 8006fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fa8:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	4a09      	ldr	r2, [pc, #36]	@ (8006fd4 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006fae:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb2:	0c9c      	lsrs	r4, r3, #18
 8006fb4:	f7fe ff58 	bl	8005e68 <HAL_PWREx_GetVoltageRange>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	4619      	mov	r1, r3
 8006fbc:	4620      	mov	r0, r4
 8006fbe:	f000 f80b 	bl	8006fd8 <RCC_SetFlashLatency>
 8006fc2:	4603      	mov	r3, r0
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3714      	adds	r7, #20
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd90      	pop	{r4, r7, pc}
 8006fcc:	08021b04 	.word	0x08021b04
 8006fd0:	08021aa4 	.word	0x08021aa4
 8006fd4:	431bde83 	.word	0x431bde83

08006fd8 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b08e      	sub	sp, #56	@ 0x38
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006fe2:	4a3a      	ldr	r2, [pc, #232]	@ (80070cc <RCC_SetFlashLatency+0xf4>)
 8006fe4:	f107 0320 	add.w	r3, r7, #32
 8006fe8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006fec:	6018      	str	r0, [r3, #0]
 8006fee:	3304      	adds	r3, #4
 8006ff0:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006ff2:	4a37      	ldr	r2, [pc, #220]	@ (80070d0 <RCC_SetFlashLatency+0xf8>)
 8006ff4:	f107 0318 	add.w	r3, r7, #24
 8006ff8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006ffc:	6018      	str	r0, [r3, #0]
 8006ffe:	3304      	adds	r3, #4
 8007000:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8007002:	4a34      	ldr	r2, [pc, #208]	@ (80070d4 <RCC_SetFlashLatency+0xfc>)
 8007004:	f107 030c 	add.w	r3, r7, #12
 8007008:	ca07      	ldmia	r2, {r0, r1, r2}
 800700a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800700e:	2300      	movs	r3, #0
 8007010:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007018:	d11b      	bne.n	8007052 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800701a:	2300      	movs	r3, #0
 800701c:	633b      	str	r3, [r7, #48]	@ 0x30
 800701e:	e014      	b.n	800704a <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8007020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007022:	005b      	lsls	r3, r3, #1
 8007024:	3338      	adds	r3, #56	@ 0x38
 8007026:	443b      	add	r3, r7
 8007028:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800702c:	461a      	mov	r2, r3
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4293      	cmp	r3, r2
 8007032:	d807      	bhi.n	8007044 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	3338      	adds	r3, #56	@ 0x38
 800703a:	443b      	add	r3, r7
 800703c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007040:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007042:	e021      	b.n	8007088 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007046:	3301      	adds	r3, #1
 8007048:	633b      	str	r3, [r7, #48]	@ 0x30
 800704a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704c:	2b02      	cmp	r3, #2
 800704e:	d9e7      	bls.n	8007020 <RCC_SetFlashLatency+0x48>
 8007050:	e01a      	b.n	8007088 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007052:	2300      	movs	r3, #0
 8007054:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007056:	e014      	b.n	8007082 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8007058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800705a:	005b      	lsls	r3, r3, #1
 800705c:	3338      	adds	r3, #56	@ 0x38
 800705e:	443b      	add	r3, r7
 8007060:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8007064:	461a      	mov	r2, r3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4293      	cmp	r3, r2
 800706a:	d807      	bhi.n	800707c <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800706c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	3338      	adds	r3, #56	@ 0x38
 8007072:	443b      	add	r3, r7
 8007074:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007078:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800707a:	e005      	b.n	8007088 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800707c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800707e:	3301      	adds	r3, #1
 8007080:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007084:	2b02      	cmp	r3, #2
 8007086:	d9e7      	bls.n	8007058 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007088:	4b13      	ldr	r3, [pc, #76]	@ (80070d8 <RCC_SetFlashLatency+0x100>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f023 0207 	bic.w	r2, r3, #7
 8007090:	4911      	ldr	r1, [pc, #68]	@ (80070d8 <RCC_SetFlashLatency+0x100>)
 8007092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007094:	4313      	orrs	r3, r2
 8007096:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007098:	f7fb fbbe 	bl	8002818 <HAL_GetTick>
 800709c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800709e:	e008      	b.n	80070b2 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80070a0:	f7fb fbba 	bl	8002818 <HAL_GetTick>
 80070a4:	4602      	mov	r2, r0
 80070a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	2b02      	cmp	r3, #2
 80070ac:	d901      	bls.n	80070b2 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80070ae:	2303      	movs	r3, #3
 80070b0:	e007      	b.n	80070c2 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80070b2:	4b09      	ldr	r3, [pc, #36]	@ (80070d8 <RCC_SetFlashLatency+0x100>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f003 0307 	and.w	r3, r3, #7
 80070ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80070bc:	429a      	cmp	r2, r3
 80070be:	d1ef      	bne.n	80070a0 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3738      	adds	r7, #56	@ 0x38
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
 80070ca:	bf00      	nop
 80070cc:	08020e1c 	.word	0x08020e1c
 80070d0:	08020e24 	.word	0x08020e24
 80070d4:	08020e2c 	.word	0x08020e2c
 80070d8:	58004000 	.word	0x58004000

080070dc <LL_RCC_LSE_IsReady>:
{
 80070dc:	b480      	push	{r7}
 80070de:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80070e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80070e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070e8:	f003 0302 	and.w	r3, r3, #2
 80070ec:	2b02      	cmp	r3, #2
 80070ee:	d101      	bne.n	80070f4 <LL_RCC_LSE_IsReady+0x18>
 80070f0:	2301      	movs	r3, #1
 80070f2:	e000      	b.n	80070f6 <LL_RCC_LSE_IsReady+0x1a>
 80070f4:	2300      	movs	r3, #0
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bc80      	pop	{r7}
 80070fc:	4770      	bx	lr

080070fe <LL_RCC_SetUSARTClockSource>:
{
 80070fe:	b480      	push	{r7}
 8007100:	b083      	sub	sp, #12
 8007102:	af00      	add	r7, sp, #0
 8007104:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8007106:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800710a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	0c1b      	lsrs	r3, r3, #16
 8007112:	43db      	mvns	r3, r3
 8007114:	401a      	ands	r2, r3
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	b29b      	uxth	r3, r3
 800711a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800711e:	4313      	orrs	r3, r2
 8007120:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007124:	bf00      	nop
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	bc80      	pop	{r7}
 800712c:	4770      	bx	lr

0800712e <LL_RCC_SetI2SClockSource>:
{
 800712e:	b480      	push	{r7}
 8007130:	b083      	sub	sp, #12
 8007132:	af00      	add	r7, sp, #0
 8007134:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8007136:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800713a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800713e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007142:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	4313      	orrs	r3, r2
 800714a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800714e:	bf00      	nop
 8007150:	370c      	adds	r7, #12
 8007152:	46bd      	mov	sp, r7
 8007154:	bc80      	pop	{r7}
 8007156:	4770      	bx	lr

08007158 <LL_RCC_SetLPUARTClockSource>:
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8007160:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007168:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800716c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	4313      	orrs	r3, r2
 8007174:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007178:	bf00      	nop
 800717a:	370c      	adds	r7, #12
 800717c:	46bd      	mov	sp, r7
 800717e:	bc80      	pop	{r7}
 8007180:	4770      	bx	lr

08007182 <LL_RCC_SetI2CClockSource>:
{
 8007182:	b480      	push	{r7}
 8007184:	b083      	sub	sp, #12
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800718a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800718e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	091b      	lsrs	r3, r3, #4
 8007196:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800719a:	43db      	mvns	r3, r3
 800719c:	401a      	ands	r2, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	011b      	lsls	r3, r3, #4
 80071a2:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 80071a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80071aa:	4313      	orrs	r3, r2
 80071ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bc80      	pop	{r7}
 80071b8:	4770      	bx	lr

080071ba <LL_RCC_SetLPTIMClockSource>:
{
 80071ba:	b480      	push	{r7}
 80071bc:	b083      	sub	sp, #12
 80071be:	af00      	add	r7, sp, #0
 80071c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80071c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	0c1b      	lsrs	r3, r3, #16
 80071ce:	041b      	lsls	r3, r3, #16
 80071d0:	43db      	mvns	r3, r3
 80071d2:	401a      	ands	r2, r3
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	041b      	lsls	r3, r3, #16
 80071d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80071dc:	4313      	orrs	r3, r2
 80071de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80071e2:	bf00      	nop
 80071e4:	370c      	adds	r7, #12
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bc80      	pop	{r7}
 80071ea:	4770      	bx	lr

080071ec <LL_RCC_SetRNGClockSource>:
{
 80071ec:	b480      	push	{r7}
 80071ee:	b083      	sub	sp, #12
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80071f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80071f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071fc:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007200:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	4313      	orrs	r3, r2
 8007208:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800720c:	bf00      	nop
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	bc80      	pop	{r7}
 8007214:	4770      	bx	lr

08007216 <LL_RCC_SetADCClockSource>:
{
 8007216:	b480      	push	{r7}
 8007218:	b083      	sub	sp, #12
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800721e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007226:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800722a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	4313      	orrs	r3, r2
 8007232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8007236:	bf00      	nop
 8007238:	370c      	adds	r7, #12
 800723a:	46bd      	mov	sp, r7
 800723c:	bc80      	pop	{r7}
 800723e:	4770      	bx	lr

08007240 <LL_RCC_SetRTCClockSource>:
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8007248:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800724c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007250:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007254:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	4313      	orrs	r3, r2
 800725c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007260:	bf00      	nop
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	bc80      	pop	{r7}
 8007268:	4770      	bx	lr

0800726a <LL_RCC_GetRTCClockSource>:
{
 800726a:	b480      	push	{r7}
 800726c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800726e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007276:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800727a:	4618      	mov	r0, r3
 800727c:	46bd      	mov	sp, r7
 800727e:	bc80      	pop	{r7}
 8007280:	4770      	bx	lr

08007282 <LL_RCC_ForceBackupDomainReset>:
{
 8007282:	b480      	push	{r7}
 8007284:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007286:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800728a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800728e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007296:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800729a:	bf00      	nop
 800729c:	46bd      	mov	sp, r7
 800729e:	bc80      	pop	{r7}
 80072a0:	4770      	bx	lr

080072a2 <LL_RCC_ReleaseBackupDomainReset>:
{
 80072a2:	b480      	push	{r7}
 80072a4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80072a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80072aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80072b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80072ba:	bf00      	nop
 80072bc:	46bd      	mov	sp, r7
 80072be:	bc80      	pop	{r7}
 80072c0:	4770      	bx	lr
	...

080072c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b086      	sub	sp, #24
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80072cc:	2300      	movs	r3, #0
 80072ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80072d0:	2300      	movs	r3, #0
 80072d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80072d4:	2300      	movs	r3, #0
 80072d6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d058      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80072e4:	f7fe fd7e 	bl	8005de4 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072e8:	f7fb fa96 	bl	8002818 <HAL_GetTick>
 80072ec:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80072ee:	e009      	b.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072f0:	f7fb fa92 	bl	8002818 <HAL_GetTick>
 80072f4:	4602      	mov	r2, r0
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	1ad3      	subs	r3, r2, r3
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d902      	bls.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80072fe:	2303      	movs	r3, #3
 8007300:	74fb      	strb	r3, [r7, #19]
        break;
 8007302:	e006      	b.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8007304:	4b7b      	ldr	r3, [pc, #492]	@ (80074f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800730c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007310:	d1ee      	bne.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8007312:	7cfb      	ldrb	r3, [r7, #19]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d13c      	bne.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8007318:	f7ff ffa7 	bl	800726a <LL_RCC_GetRTCClockSource>
 800731c:	4602      	mov	r2, r0
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007322:	429a      	cmp	r2, r3
 8007324:	d00f      	beq.n	8007346 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007326:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800732a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800732e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007332:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007334:	f7ff ffa5 	bl	8007282 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007338:	f7ff ffb3 	bl	80072a2 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800733c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	f003 0302 	and.w	r3, r3, #2
 800734c:	2b00      	cmp	r3, #0
 800734e:	d014      	beq.n	800737a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007350:	f7fb fa62 	bl	8002818 <HAL_GetTick>
 8007354:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8007356:	e00b      	b.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007358:	f7fb fa5e 	bl	8002818 <HAL_GetTick>
 800735c:	4602      	mov	r2, r0
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	1ad3      	subs	r3, r2, r3
 8007362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007366:	4293      	cmp	r3, r2
 8007368:	d902      	bls.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800736a:	2303      	movs	r3, #3
 800736c:	74fb      	strb	r3, [r7, #19]
            break;
 800736e:	e004      	b.n	800737a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8007370:	f7ff feb4 	bl	80070dc <LL_RCC_LSE_IsReady>
 8007374:	4603      	mov	r3, r0
 8007376:	2b01      	cmp	r3, #1
 8007378:	d1ee      	bne.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800737a:	7cfb      	ldrb	r3, [r7, #19]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d105      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007384:	4618      	mov	r0, r3
 8007386:	f7ff ff5b 	bl	8007240 <LL_RCC_SetRTCClockSource>
 800738a:	e004      	b.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800738c:	7cfb      	ldrb	r3, [r7, #19]
 800738e:	74bb      	strb	r3, [r7, #18]
 8007390:	e001      	b.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007392:	7cfb      	ldrb	r3, [r7, #19]
 8007394:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f003 0301 	and.w	r3, r3, #1
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d004      	beq.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7ff fea9 	bl	80070fe <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 0302 	and.w	r3, r3, #2
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d004      	beq.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	4618      	mov	r0, r3
 80073be:	f7ff fe9e 	bl	80070fe <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f003 0320 	and.w	r3, r3, #32
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d004      	beq.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	691b      	ldr	r3, [r3, #16]
 80073d2:	4618      	mov	r0, r3
 80073d4:	f7ff fec0 	bl	8007158 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d004      	beq.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6a1b      	ldr	r3, [r3, #32]
 80073e8:	4618      	mov	r0, r3
 80073ea:	f7ff fee6 	bl	80071ba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d004      	beq.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073fe:	4618      	mov	r0, r3
 8007400:	f7ff fedb 	bl	80071ba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800740c:	2b00      	cmp	r3, #0
 800740e:	d004      	beq.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007414:	4618      	mov	r0, r3
 8007416:	f7ff fed0 	bl	80071ba <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007422:	2b00      	cmp	r3, #0
 8007424:	d004      	beq.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	695b      	ldr	r3, [r3, #20]
 800742a:	4618      	mov	r0, r3
 800742c:	f7ff fea9 	bl	8007182 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007438:	2b00      	cmp	r3, #0
 800743a:	d004      	beq.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	699b      	ldr	r3, [r3, #24]
 8007440:	4618      	mov	r0, r3
 8007442:	f7ff fe9e 	bl	8007182 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800744e:	2b00      	cmp	r3, #0
 8007450:	d004      	beq.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	69db      	ldr	r3, [r3, #28]
 8007456:	4618      	mov	r0, r3
 8007458:	f7ff fe93 	bl	8007182 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f003 0310 	and.w	r3, r3, #16
 8007464:	2b00      	cmp	r3, #0
 8007466:	d011      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	4618      	mov	r0, r3
 800746e:	f7ff fe5e 	bl	800712e <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	68db      	ldr	r3, [r3, #12]
 8007476:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800747a:	d107      	bne.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800747c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007480:	68db      	ldr	r3, [r3, #12]
 8007482:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007486:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800748a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007494:	2b00      	cmp	r3, #0
 8007496:	d010      	beq.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800749c:	4618      	mov	r0, r3
 800749e:	f7ff fea5 	bl	80071ec <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d107      	bne.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80074aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074ae:	68db      	ldr	r3, [r3, #12]
 80074b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80074b4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80074b8:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d011      	beq.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ca:	4618      	mov	r0, r3
 80074cc:	f7ff fea3 	bl	8007216 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074d8:	d107      	bne.n	80074ea <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80074da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80074de:	68db      	ldr	r3, [r3, #12]
 80074e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80074e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074e8:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80074ea:	7cbb      	ldrb	r3, [r7, #18]
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	3718      	adds	r7, #24
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	58000400 	.word	0x58000400

080074f8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d07b      	beq.n	8007602 <HAL_RTC_Init+0x10a>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007510:	b2db      	uxtb	r3, r3
 8007512:	2b00      	cmp	r3, #0
 8007514:	d106      	bne.n	8007524 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f7fa fde0 	bl	80020e4 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2202      	movs	r2, #2
 8007528:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800752c:	4b37      	ldr	r3, [pc, #220]	@ (800760c <HAL_RTC_Init+0x114>)
 800752e:	68db      	ldr	r3, [r3, #12]
 8007530:	f003 0310 	and.w	r3, r3, #16
 8007534:	2b10      	cmp	r3, #16
 8007536:	d05b      	beq.n	80075f0 <HAL_RTC_Init+0xf8>
    {
      /* Check that the RTC mode is not 'binary only' */
      if (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY)
 8007538:	4b34      	ldr	r3, [pc, #208]	@ (800760c <HAL_RTC_Init+0x114>)
 800753a:	68db      	ldr	r3, [r3, #12]
 800753c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007540:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007544:	d051      	beq.n	80075ea <HAL_RTC_Init+0xf2>
      {
        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007546:	4b31      	ldr	r3, [pc, #196]	@ (800760c <HAL_RTC_Init+0x114>)
 8007548:	22ca      	movs	r2, #202	@ 0xca
 800754a:	625a      	str	r2, [r3, #36]	@ 0x24
 800754c:	4b2f      	ldr	r3, [pc, #188]	@ (800760c <HAL_RTC_Init+0x114>)
 800754e:	2253      	movs	r2, #83	@ 0x53
 8007550:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enter Initialization mode */
        status = RTC_EnterInitMode(hrtc);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 fa14 	bl	8007980 <RTC_EnterInitMode>
 8007558:	4603      	mov	r3, r0
 800755a:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 800755c:	7bfb      	ldrb	r3, [r7, #15]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d13f      	bne.n	80075e2 <HAL_RTC_Init+0xea>
        {
          /* Clear RTC_CR FMT, OSEL and POL Bits */
          CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8007562:	4b2a      	ldr	r3, [pc, #168]	@ (800760c <HAL_RTC_Init+0x114>)
 8007564:	699b      	ldr	r3, [r3, #24]
 8007566:	4a29      	ldr	r2, [pc, #164]	@ (800760c <HAL_RTC_Init+0x114>)
 8007568:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800756c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007570:	6193      	str	r3, [r2, #24]
          /* Set RTC_CR register */
          SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8007572:	4b26      	ldr	r3, [pc, #152]	@ (800760c <HAL_RTC_Init+0x114>)
 8007574:	699a      	ldr	r2, [r3, #24]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6859      	ldr	r1, [r3, #4]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	4319      	orrs	r1, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	699b      	ldr	r3, [r3, #24]
 8007584:	430b      	orrs	r3, r1
 8007586:	4921      	ldr	r1, [pc, #132]	@ (800760c <HAL_RTC_Init+0x114>)
 8007588:	4313      	orrs	r3, r2
 800758a:	618b      	str	r3, [r1, #24]

          /* Configure the RTC PRER */
          WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	68da      	ldr	r2, [r3, #12]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	041b      	lsls	r3, r3, #16
 8007596:	491d      	ldr	r1, [pc, #116]	@ (800760c <HAL_RTC_Init+0x114>)
 8007598:	4313      	orrs	r3, r2
 800759a:	610b      	str	r3, [r1, #16]

          /* Configure the Binary mode */
          MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800759c:	4b1b      	ldr	r3, [pc, #108]	@ (800760c <HAL_RTC_Init+0x114>)
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ac:	430b      	orrs	r3, r1
 80075ae:	4917      	ldr	r1, [pc, #92]	@ (800760c <HAL_RTC_Init+0x114>)
 80075b0:	4313      	orrs	r3, r2
 80075b2:	60cb      	str	r3, [r1, #12]

          /* Exit Initialization mode */
          status = RTC_ExitInitMode(hrtc);
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f000 fa17 	bl	80079e8 <RTC_ExitInitMode>
 80075ba:	4603      	mov	r3, r0
 80075bc:	73fb      	strb	r3, [r7, #15]

          if (status == HAL_OK)
 80075be:	7bfb      	ldrb	r3, [r7, #15]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d10e      	bne.n	80075e2 <HAL_RTC_Init+0xea>
          {
            MODIFY_REG(RTC->CR, \
 80075c4:	4b11      	ldr	r3, [pc, #68]	@ (800760c <HAL_RTC_Init+0x114>)
 80075c6:	699b      	ldr	r3, [r3, #24]
 80075c8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a19      	ldr	r1, [r3, #32]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	69db      	ldr	r3, [r3, #28]
 80075d4:	4319      	orrs	r1, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	695b      	ldr	r3, [r3, #20]
 80075da:	430b      	orrs	r3, r1
 80075dc:	490b      	ldr	r1, [pc, #44]	@ (800760c <HAL_RTC_Init+0x114>)
 80075de:	4313      	orrs	r3, r2
 80075e0:	618b      	str	r3, [r1, #24]
                       hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
          }
        }

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075e2:	4b0a      	ldr	r3, [pc, #40]	@ (800760c <HAL_RTC_Init+0x114>)
 80075e4:	22ff      	movs	r2, #255	@ 0xff
 80075e6:	625a      	str	r2, [r3, #36]	@ 0x24
 80075e8:	e004      	b.n	80075f4 <HAL_RTC_Init+0xfc>
      }
      else
      {
        /* The calendar does not need to be initialized as the 'binary only' mode is selected */
        status = HAL_OK;
 80075ea:	2300      	movs	r3, #0
 80075ec:	73fb      	strb	r3, [r7, #15]
 80075ee:	e001      	b.n	80075f4 <HAL_RTC_Init+0xfc>
      }
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80075f0:	2300      	movs	r3, #0
 80075f2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80075f4:	7bfb      	ldrb	r3, [r7, #15]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d103      	bne.n	8007602 <HAL_RTC_Init+0x10a>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2201      	movs	r2, #1
 80075fe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8007602:	7bfb      	ldrb	r3, [r7, #15]
}
 8007604:	4618      	mov	r0, r3
 8007606:	3710      	adds	r7, #16
 8007608:	46bd      	mov	sp, r7
 800760a:	bd80      	pop	{r7, pc}
 800760c:	40002800 	.word	0x40002800

08007610 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007610:	b590      	push	{r4, r7, lr}
 8007612:	b087      	sub	sp, #28
 8007614:	af00      	add	r7, sp, #0
 8007616:	60f8      	str	r0, [r7, #12]
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800761c:	2300      	movs	r3, #0
 800761e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007626:	2b01      	cmp	r3, #1
 8007628:	d101      	bne.n	800762e <HAL_RTC_SetAlarm_IT+0x1e>
 800762a:	2302      	movs	r3, #2
 800762c:	e0f3      	b.n	8007816 <HAL_RTC_SetAlarm_IT+0x206>
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2201      	movs	r2, #1
 8007632:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2202      	movs	r2, #2
 800763a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                                                                                   RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif /* USE_FULL_ASSERT */

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800763e:	4b78      	ldr	r3, [pc, #480]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 8007640:	68db      	ldr	r3, [r3, #12]
 8007642:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007646:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800764e:	d06a      	beq.n	8007726 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d13a      	bne.n	80076cc <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007656:	4b72      	ldr	r3, [pc, #456]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 8007658:	699b      	ldr	r3, [r3, #24]
 800765a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800765e:	2b00      	cmp	r3, #0
 8007660:	d102      	bne.n	8007668 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	2200      	movs	r2, #0
 8007666:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if (sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY)
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	695b      	ldr	r3, [r3, #20]
 800766c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	4618      	mov	r0, r3
 8007676:	f000 f9f5 	bl	8007a64 <RTC_ByteToBcd2>
 800767a:	4603      	mov	r3, r0
 800767c:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	785b      	ldrb	r3, [r3, #1]
 8007682:	4618      	mov	r0, r3
 8007684:	f000 f9ee 	bl	8007a64 <RTC_ByteToBcd2>
 8007688:	4603      	mov	r3, r0
 800768a:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800768c:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	789b      	ldrb	r3, [r3, #2]
 8007692:	4618      	mov	r0, r3
 8007694:	f000 f9e6 	bl	8007a64 <RTC_ByteToBcd2>
 8007698:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800769a:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	78db      	ldrb	r3, [r3, #3]
 80076a2:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80076a4:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80076ae:	4618      	mov	r0, r3
 80076b0:	f000 f9d8 	bl	8007a64 <RTC_ByteToBcd2>
 80076b4:	4603      	mov	r3, r0
 80076b6:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80076b8:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80076c0:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80076c6:	4313      	orrs	r3, r2
 80076c8:	617b      	str	r3, [r7, #20]
 80076ca:	e02c      	b.n	8007726 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if (sAlarm->AlarmMask != RTC_ALARMMASK_ALL)
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	695b      	ldr	r3, [r3, #20]
 80076d0:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 80076d4:	d00d      	beq.n	80076f2 <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if (sAlarm->AlarmMask != RTC_ALARMMASK_HOURS)
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	695b      	ldr	r3, [r3, #20]
 80076da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80076de:	d008      	beq.n	80076f2 <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80076e0:	4b4f      	ldr	r3, [pc, #316]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 80076e2:	699b      	ldr	r3, [r3, #24]
 80076e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d102      	bne.n	80076f2 <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	2200      	movs	r2, #0
 80076f0:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	785b      	ldrb	r3, [r3, #1]
 80076fc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80076fe:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007700:	68ba      	ldr	r2, [r7, #8]
 8007702:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007704:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	78db      	ldrb	r3, [r3, #3]
 800770a:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800770c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007714:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007716:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800771c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007722:	4313      	orrs	r3, r2
 8007724:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007726:	4b3e      	ldr	r3, [pc, #248]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 8007728:	22ca      	movs	r2, #202	@ 0xca
 800772a:	625a      	str	r2, [r3, #36]	@ 0x24
 800772c:	4b3c      	ldr	r3, [pc, #240]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 800772e:	2253      	movs	r2, #83	@ 0x53
 8007730:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800773a:	d12c      	bne.n	8007796 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800773c:	4b38      	ldr	r3, [pc, #224]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 800773e:	699b      	ldr	r3, [r3, #24]
 8007740:	4a37      	ldr	r2, [pc, #220]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 8007742:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007746:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007748:	4b35      	ldr	r3, [pc, #212]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 800774a:	2201      	movs	r2, #1
 800774c:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007754:	d107      	bne.n	8007766 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	699a      	ldr	r2, [r3, #24]
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	69db      	ldr	r3, [r3, #28]
 800775e:	4930      	ldr	r1, [pc, #192]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 8007760:	4313      	orrs	r3, r2
 8007762:	644b      	str	r3, [r1, #68]	@ 0x44
 8007764:	e006      	b.n	8007774 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8007766:	4a2e      	ldr	r2, [pc, #184]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800776c:	4a2c      	ldr	r2, [pc, #176]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	699b      	ldr	r3, [r3, #24]
 8007772:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8007774:	4a2a      	ldr	r2, [pc, #168]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007780:	f043 0201 	orr.w	r2, r3, #1
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007788:	4b25      	ldr	r3, [pc, #148]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 800778a:	699b      	ldr	r3, [r3, #24]
 800778c:	4a24      	ldr	r2, [pc, #144]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 800778e:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 8007792:	6193      	str	r3, [r2, #24]
 8007794:	e02b      	b.n	80077ee <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007796:	4b22      	ldr	r3, [pc, #136]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 8007798:	699b      	ldr	r3, [r3, #24]
 800779a:	4a21      	ldr	r2, [pc, #132]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 800779c:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80077a0:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80077a2:	4b1f      	ldr	r3, [pc, #124]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 80077a4:	2202      	movs	r2, #2
 80077a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077ae:	d107      	bne.n	80077c0 <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	699a      	ldr	r2, [r3, #24]
 80077b4:	68bb      	ldr	r3, [r7, #8]
 80077b6:	69db      	ldr	r3, [r3, #28]
 80077b8:	4919      	ldr	r1, [pc, #100]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 80077ba:	4313      	orrs	r3, r2
 80077bc:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80077be:	e006      	b.n	80077ce <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80077c0:	4a17      	ldr	r2, [pc, #92]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 80077c6:	4a16      	ldr	r2, [pc, #88]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	699b      	ldr	r3, [r3, #24]
 80077cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 80077ce:	4a14      	ldr	r2, [pc, #80]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077da:	f043 0202 	orr.w	r2, r3, #2
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80077e2:	4b0f      	ldr	r3, [pc, #60]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 80077e4:	699b      	ldr	r3, [r3, #24]
 80077e6:	4a0e      	ldr	r2, [pc, #56]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 80077e8:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 80077ec:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80077ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007824 <HAL_RTC_SetAlarm_IT+0x214>)
 80077f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077f4:	4a0b      	ldr	r2, [pc, #44]	@ (8007824 <HAL_RTC_SetAlarm_IT+0x214>)
 80077f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077fa:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077fe:	4b08      	ldr	r3, [pc, #32]	@ (8007820 <HAL_RTC_SetAlarm_IT+0x210>)
 8007800:	22ff      	movs	r2, #255	@ 0xff
 8007802:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007814:	2300      	movs	r3, #0
}
 8007816:	4618      	mov	r0, r3
 8007818:	371c      	adds	r7, #28
 800781a:	46bd      	mov	sp, r7
 800781c:	bd90      	pop	{r4, r7, pc}
 800781e:	bf00      	nop
 8007820:	40002800 	.word	0x40002800
 8007824:	58000800 	.word	0x58000800

08007828 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007838:	2b01      	cmp	r3, #1
 800783a:	d101      	bne.n	8007840 <HAL_RTC_DeactivateAlarm+0x18>
 800783c:	2302      	movs	r3, #2
 800783e:	e048      	b.n	80078d2 <HAL_RTC_DeactivateAlarm+0xaa>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2202      	movs	r2, #2
 800784c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007850:	4b22      	ldr	r3, [pc, #136]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007852:	22ca      	movs	r2, #202	@ 0xca
 8007854:	625a      	str	r2, [r3, #36]	@ 0x24
 8007856:	4b21      	ldr	r3, [pc, #132]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007858:	2253      	movs	r2, #83	@ 0x53
 800785a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007862:	d115      	bne.n	8007890 <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007864:	4b1d      	ldr	r3, [pc, #116]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007866:	699b      	ldr	r3, [r3, #24]
 8007868:	4a1c      	ldr	r2, [pc, #112]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 800786a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800786e:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8007870:	4b1a      	ldr	r3, [pc, #104]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007872:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007874:	4a19      	ldr	r2, [pc, #100]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007876:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800787a:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007880:	f023 0201 	bic.w	r2, r3, #1
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007888:	4b14      	ldr	r3, [pc, #80]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 800788a:	2201      	movs	r2, #1
 800788c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800788e:	e014      	b.n	80078ba <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8007890:	4b12      	ldr	r3, [pc, #72]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007892:	699b      	ldr	r3, [r3, #24]
 8007894:	4a11      	ldr	r2, [pc, #68]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 8007896:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 800789a:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 800789c:	4b0f      	ldr	r3, [pc, #60]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 800789e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078a0:	4a0e      	ldr	r2, [pc, #56]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 80078a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80078a6:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078ac:	f023 0202 	bic.w	r2, r3, #2
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80078b4:	4b09      	ldr	r3, [pc, #36]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 80078b6:	2202      	movs	r2, #2
 80078b8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078ba:	4b08      	ldr	r3, [pc, #32]	@ (80078dc <HAL_RTC_DeactivateAlarm+0xb4>)
 80078bc:	22ff      	movs	r2, #255	@ 0xff
 80078be:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80078d0:	2300      	movs	r3, #0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	370c      	adds	r7, #12
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bc80      	pop	{r7}
 80078da:	4770      	bx	lr
 80078dc:	40002800 	.word	0x40002800

080078e0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b084      	sub	sp, #16
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80078e8:	4b11      	ldr	r3, [pc, #68]	@ (8007930 <HAL_RTC_AlarmIRQHandler+0x50>)
 80078ea:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078f0:	4013      	ands	r3, r2
 80078f2:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f003 0301 	and.w	r3, r3, #1
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d005      	beq.n	800790a <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80078fe:	4b0c      	ldr	r3, [pc, #48]	@ (8007930 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007900:	2201      	movs	r2, #1
 8007902:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f7fb fa0a 	bl	8002d1e <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f003 0302 	and.w	r3, r3, #2
 8007910:	2b00      	cmp	r3, #0
 8007912:	d005      	beq.n	8007920 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007914:	4b06      	ldr	r3, [pc, #24]	@ (8007930 <HAL_RTC_AlarmIRQHandler+0x50>)
 8007916:	2202      	movs	r2, #2
 8007918:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 f94a 	bl	8007bb4 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007928:	bf00      	nop
 800792a:	3710      	adds	r7, #16
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}
 8007930:	40002800 	.word	0x40002800

08007934 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800793c:	4b0f      	ldr	r3, [pc, #60]	@ (800797c <HAL_RTC_WaitForSynchro+0x48>)
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	4a0e      	ldr	r2, [pc, #56]	@ (800797c <HAL_RTC_WaitForSynchro+0x48>)
 8007942:	f023 0320 	bic.w	r3, r3, #32
 8007946:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007948:	f7fa ff66 	bl	8002818 <HAL_GetTick>
 800794c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800794e:	e009      	b.n	8007964 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007950:	f7fa ff62 	bl	8002818 <HAL_GetTick>
 8007954:	4602      	mov	r2, r0
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800795e:	d901      	bls.n	8007964 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007960:	2303      	movs	r3, #3
 8007962:	e006      	b.n	8007972 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007964:	4b05      	ldr	r3, [pc, #20]	@ (800797c <HAL_RTC_WaitForSynchro+0x48>)
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	f003 0320 	and.w	r3, r3, #32
 800796c:	2b00      	cmp	r3, #0
 800796e:	d0ef      	beq.n	8007950 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007970:	2300      	movs	r3, #0
}
 8007972:	4618      	mov	r0, r3
 8007974:	3710      	adds	r7, #16
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	40002800 	.word	0x40002800

08007980 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007988:	2300      	movs	r3, #0
 800798a:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800798c:	4b15      	ldr	r3, [pc, #84]	@ (80079e4 <RTC_EnterInitMode+0x64>)
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007994:	2b00      	cmp	r3, #0
 8007996:	d120      	bne.n	80079da <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007998:	4b12      	ldr	r3, [pc, #72]	@ (80079e4 <RTC_EnterInitMode+0x64>)
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	4a11      	ldr	r2, [pc, #68]	@ (80079e4 <RTC_EnterInitMode+0x64>)
 800799e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079a2:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80079a4:	f7fa ff38 	bl	8002818 <HAL_GetTick>
 80079a8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80079aa:	e00d      	b.n	80079c8 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80079ac:	f7fa ff34 	bl	8002818 <HAL_GetTick>
 80079b0:	4602      	mov	r2, r0
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	1ad3      	subs	r3, r2, r3
 80079b6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80079ba:	d905      	bls.n	80079c8 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80079bc:	2303      	movs	r3, #3
 80079be:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2203      	movs	r2, #3
 80079c4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80079c8:	4b06      	ldr	r3, [pc, #24]	@ (80079e4 <RTC_EnterInitMode+0x64>)
 80079ca:	68db      	ldr	r3, [r3, #12]
 80079cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d102      	bne.n	80079da <RTC_EnterInitMode+0x5a>
 80079d4:	7bfb      	ldrb	r3, [r7, #15]
 80079d6:	2b03      	cmp	r3, #3
 80079d8:	d1e8      	bne.n	80079ac <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80079da:	7bfb      	ldrb	r3, [r7, #15]
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3710      	adds	r7, #16
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	40002800 	.word	0x40002800

080079e8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80079f0:	2300      	movs	r3, #0
 80079f2:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80079f4:	4b1a      	ldr	r3, [pc, #104]	@ (8007a60 <RTC_ExitInitMode+0x78>)
 80079f6:	68db      	ldr	r3, [r3, #12]
 80079f8:	4a19      	ldr	r2, [pc, #100]	@ (8007a60 <RTC_ExitInitMode+0x78>)
 80079fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079fe:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007a00:	4b17      	ldr	r3, [pc, #92]	@ (8007a60 <RTC_ExitInitMode+0x78>)
 8007a02:	699b      	ldr	r3, [r3, #24]
 8007a04:	f003 0320 	and.w	r3, r3, #32
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d10c      	bne.n	8007a26 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f7ff ff91 	bl	8007934 <HAL_RTC_WaitForSynchro>
 8007a12:	4603      	mov	r3, r0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d01e      	beq.n	8007a56 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2203      	movs	r2, #3
 8007a1c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007a20:	2303      	movs	r3, #3
 8007a22:	73fb      	strb	r3, [r7, #15]
 8007a24:	e017      	b.n	8007a56 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007a26:	4b0e      	ldr	r3, [pc, #56]	@ (8007a60 <RTC_ExitInitMode+0x78>)
 8007a28:	699b      	ldr	r3, [r3, #24]
 8007a2a:	4a0d      	ldr	r2, [pc, #52]	@ (8007a60 <RTC_ExitInitMode+0x78>)
 8007a2c:	f023 0320 	bic.w	r3, r3, #32
 8007a30:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f7ff ff7e 	bl	8007934 <HAL_RTC_WaitForSynchro>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d005      	beq.n	8007a4a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2203      	movs	r2, #3
 8007a42:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007a46:	2303      	movs	r3, #3
 8007a48:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007a4a:	4b05      	ldr	r3, [pc, #20]	@ (8007a60 <RTC_ExitInitMode+0x78>)
 8007a4c:	699b      	ldr	r3, [r3, #24]
 8007a4e:	4a04      	ldr	r2, [pc, #16]	@ (8007a60 <RTC_ExitInitMode+0x78>)
 8007a50:	f043 0320 	orr.w	r3, r3, #32
 8007a54:	6193      	str	r3, [r2, #24]
  }

  return status;
 8007a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3710      	adds	r7, #16
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	40002800 	.word	0x40002800

08007a64 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8007a72:	79fb      	ldrb	r3, [r7, #7]
 8007a74:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8007a76:	e005      	b.n	8007a84 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8007a7e:	7afb      	ldrb	r3, [r7, #11]
 8007a80:	3b0a      	subs	r3, #10
 8007a82:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007a84:	7afb      	ldrb	r3, [r7, #11]
 8007a86:	2b09      	cmp	r3, #9
 8007a88:	d8f6      	bhi.n	8007a78 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	011b      	lsls	r3, r3, #4
 8007a90:	b2da      	uxtb	r2, r3
 8007a92:	7afb      	ldrb	r3, [r7, #11]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	b2db      	uxtb	r3, r3
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3714      	adds	r7, #20
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bc80      	pop	{r7}
 8007aa0:	4770      	bx	lr
	...

08007aa4 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	d101      	bne.n	8007aba <HAL_RTCEx_EnableBypassShadow+0x16>
 8007ab6:	2302      	movs	r3, #2
 8007ab8:	e01f      	b.n	8007afa <HAL_RTCEx_EnableBypassShadow+0x56>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2201      	movs	r2, #1
 8007abe:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2202      	movs	r2, #2
 8007ac6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007aca:	4b0e      	ldr	r3, [pc, #56]	@ (8007b04 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007acc:	22ca      	movs	r2, #202	@ 0xca
 8007ace:	625a      	str	r2, [r3, #36]	@ 0x24
 8007ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8007b04 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007ad2:	2253      	movs	r2, #83	@ 0x53
 8007ad4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8007b04 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007ad8:	699b      	ldr	r3, [r3, #24]
 8007ada:	4a0a      	ldr	r2, [pc, #40]	@ (8007b04 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007adc:	f043 0320 	orr.w	r3, r3, #32
 8007ae0:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ae2:	4b08      	ldr	r3, [pc, #32]	@ (8007b04 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007ae4:	22ff      	movs	r2, #255	@ 0xff
 8007ae6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2200      	movs	r2, #0
 8007af4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007af8:	2300      	movs	r3, #0
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	370c      	adds	r7, #12
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bc80      	pop	{r7}
 8007b02:	4770      	bx	lr
 8007b04:	40002800 	.word	0x40002800

08007b08 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8007b08:	b480      	push	{r7}
 8007b0a:	b083      	sub	sp, #12
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d101      	bne.n	8007b1e <HAL_RTCEx_SetSSRU_IT+0x16>
 8007b1a:	2302      	movs	r3, #2
 8007b1c:	e027      	b.n	8007b6e <HAL_RTCEx_SetSSRU_IT+0x66>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2202      	movs	r2, #2
 8007b2a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007b2e:	4b12      	ldr	r3, [pc, #72]	@ (8007b78 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007b30:	22ca      	movs	r2, #202	@ 0xca
 8007b32:	625a      	str	r2, [r3, #36]	@ 0x24
 8007b34:	4b10      	ldr	r3, [pc, #64]	@ (8007b78 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007b36:	2253      	movs	r2, #83	@ 0x53
 8007b38:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8007b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8007b78 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007b3c:	699b      	ldr	r3, [r3, #24]
 8007b3e:	4a0e      	ldr	r2, [pc, #56]	@ (8007b78 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007b40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b44:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8007b46:	4b0d      	ldr	r3, [pc, #52]	@ (8007b7c <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007b48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b4c:	4a0b      	ldr	r2, [pc, #44]	@ (8007b7c <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007b4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007b52:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b56:	4b08      	ldr	r3, [pc, #32]	@ (8007b78 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007b58:	22ff      	movs	r2, #255	@ 0xff
 8007b5a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007b6c:	2300      	movs	r3, #0
}
 8007b6e:	4618      	mov	r0, r3
 8007b70:	370c      	adds	r7, #12
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bc80      	pop	{r7}
 8007b76:	4770      	bx	lr
 8007b78:	40002800 	.word	0x40002800
 8007b7c:	58000800 	.word	0x58000800

08007b80 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b082      	sub	sp, #8
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007b88:	4b09      	ldr	r3, [pc, #36]	@ (8007bb0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d005      	beq.n	8007ba0 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007b94:	4b06      	ldr	r3, [pc, #24]	@ (8007bb0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007b96:	2240      	movs	r2, #64	@ 0x40
 8007b98:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f7fb f8c9 	bl	8002d32 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007ba8:	bf00      	nop
 8007baa:	3708      	adds	r7, #8
 8007bac:	46bd      	mov	sp, r7
 8007bae:	bd80      	pop	{r7, pc}
 8007bb0:	40002800 	.word	0x40002800

08007bb4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007bbc:	bf00      	nop
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bc80      	pop	{r7}
 8007bc4:	4770      	bx	lr
	...

08007bc8 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b087      	sub	sp, #28
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8007bd4:	4b07      	ldr	r3, [pc, #28]	@ (8007bf4 <HAL_RTCEx_BKUPWrite+0x2c>)
 8007bd6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	697a      	ldr	r2, [r7, #20]
 8007bde:	4413      	add	r3, r2
 8007be0:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	601a      	str	r2, [r3, #0]
}
 8007be8:	bf00      	nop
 8007bea:	371c      	adds	r7, #28
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bc80      	pop	{r7}
 8007bf0:	4770      	bx	lr
 8007bf2:	bf00      	nop
 8007bf4:	4000b100 	.word	0x4000b100

08007bf8 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b085      	sub	sp, #20
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8007c02:	4b07      	ldr	r3, [pc, #28]	@ (8007c20 <HAL_RTCEx_BKUPRead+0x28>)
 8007c04:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	009b      	lsls	r3, r3, #2
 8007c0a:	68fa      	ldr	r2, [r7, #12]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3714      	adds	r7, #20
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bc80      	pop	{r7}
 8007c1c:	4770      	bx	lr
 8007c1e:	bf00      	nop
 8007c20:	4000b100 	.word	0x4000b100

08007c24 <LL_PWR_SetRadioBusyTrigger>:
{
 8007c24:	b480      	push	{r7}
 8007c26:	b083      	sub	sp, #12
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8007c2c:	4b06      	ldr	r3, [pc, #24]	@ (8007c48 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007c2e:	689b      	ldr	r3, [r3, #8]
 8007c30:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007c34:	4904      	ldr	r1, [pc, #16]	@ (8007c48 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	608b      	str	r3, [r1, #8]
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bc80      	pop	{r7}
 8007c44:	4770      	bx	lr
 8007c46:	bf00      	nop
 8007c48:	58000400 	.word	0x58000400

08007c4c <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007c50:	4b05      	ldr	r3, [pc, #20]	@ (8007c68 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c56:	4a04      	ldr	r2, [pc, #16]	@ (8007c68 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007c58:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007c60:	bf00      	nop
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bc80      	pop	{r7}
 8007c66:	4770      	bx	lr
 8007c68:	58000400 	.word	0x58000400

08007c6c <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8007c70:	4b05      	ldr	r3, [pc, #20]	@ (8007c88 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c76:	4a04      	ldr	r2, [pc, #16]	@ (8007c88 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007c78:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007c7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007c80:	bf00      	nop
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bc80      	pop	{r7}
 8007c86:	4770      	bx	lr
 8007c88:	58000400 	.word	0x58000400

08007c8c <LL_PWR_ClearFlag_RFBUSY>:
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8007c90:	4b03      	ldr	r3, [pc, #12]	@ (8007ca0 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8007c92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c96:	619a      	str	r2, [r3, #24]
}
 8007c98:	bf00      	nop
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bc80      	pop	{r7}
 8007c9e:	4770      	bx	lr
 8007ca0:	58000400 	.word	0x58000400

08007ca4 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007ca8:	4b06      	ldr	r3, [pc, #24]	@ (8007cc4 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8007caa:	695b      	ldr	r3, [r3, #20]
 8007cac:	f003 0302 	and.w	r3, r3, #2
 8007cb0:	2b02      	cmp	r3, #2
 8007cb2:	d101      	bne.n	8007cb8 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	e000      	b.n	8007cba <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bc80      	pop	{r7}
 8007cc0:	4770      	bx	lr
 8007cc2:	bf00      	nop
 8007cc4:	58000400 	.word	0x58000400

08007cc8 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8007cc8:	b480      	push	{r7}
 8007cca:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8007ccc:	4b06      	ldr	r3, [pc, #24]	@ (8007ce8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8007cce:	695b      	ldr	r3, [r3, #20]
 8007cd0:	f003 0304 	and.w	r3, r3, #4
 8007cd4:	2b04      	cmp	r3, #4
 8007cd6:	d101      	bne.n	8007cdc <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007cd8:	2301      	movs	r3, #1
 8007cda:	e000      	b.n	8007cde <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bc80      	pop	{r7}
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop
 8007ce8:	58000400 	.word	0x58000400

08007cec <LL_RCC_RF_DisableReset>:
{
 8007cec:	b480      	push	{r7}
 8007cee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8007cf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007cf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007cf8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007cfc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007d00:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007d04:	bf00      	nop
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bc80      	pop	{r7}
 8007d0a:	4770      	bx	lr

08007d0c <LL_RCC_IsRFUnderReset>:
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8007d10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007d14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d20:	d101      	bne.n	8007d26 <LL_RCC_IsRFUnderReset+0x1a>
 8007d22:	2301      	movs	r3, #1
 8007d24:	e000      	b.n	8007d28 <LL_RCC_IsRFUnderReset+0x1c>
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bc80      	pop	{r7}
 8007d2e:	4770      	bx	lr

08007d30 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007d38:	4b06      	ldr	r3, [pc, #24]	@ (8007d54 <LL_EXTI_EnableIT_32_63+0x24>)
 8007d3a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8007d3e:	4905      	ldr	r1, [pc, #20]	@ (8007d54 <LL_EXTI_EnableIT_32_63+0x24>)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007d48:	bf00      	nop
 8007d4a:	370c      	adds	r7, #12
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bc80      	pop	{r7}
 8007d50:	4770      	bx	lr
 8007d52:	bf00      	nop
 8007d54:	58000800 	.word	0x58000800

08007d58 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d103      	bne.n	8007d6e <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007d66:	2301      	movs	r3, #1
 8007d68:	73fb      	strb	r3, [r7, #15]
    return status;
 8007d6a:	7bfb      	ldrb	r3, [r7, #15]
 8007d6c:	e052      	b.n	8007e14 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	799b      	ldrb	r3, [r3, #6]
 8007d76:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8007d78:	7bbb      	ldrb	r3, [r7, #14]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d002      	beq.n	8007d84 <HAL_SUBGHZ_Init+0x2c>
 8007d7e:	7bbb      	ldrb	r3, [r7, #14]
 8007d80:	2b03      	cmp	r3, #3
 8007d82:	d109      	bne.n	8007d98 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f7fa fada 	bl	8002344 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8007d90:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8007d94:	f7ff ffcc 	bl	8007d30 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8007d98:	7bbb      	ldrb	r3, [r7, #14]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d126      	bne.n	8007dec <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2202      	movs	r2, #2
 8007da2:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8007da4:	f7ff ffa2 	bl	8007cec <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007da8:	4b1c      	ldr	r3, [pc, #112]	@ (8007e1c <HAL_SUBGHZ_Init+0xc4>)
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	4613      	mov	r3, r2
 8007dae:	00db      	lsls	r3, r3, #3
 8007db0:	1a9b      	subs	r3, r3, r2
 8007db2:	009b      	lsls	r3, r3, #2
 8007db4:	0cdb      	lsrs	r3, r3, #19
 8007db6:	2264      	movs	r2, #100	@ 0x64
 8007db8:	fb02 f303 	mul.w	r3, r2, r3
 8007dbc:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d105      	bne.n	8007dd0 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	609a      	str	r2, [r3, #8]
        break;
 8007dce:	e007      	b.n	8007de0 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	3b01      	subs	r3, #1
 8007dd4:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8007dd6:	f7ff ff99 	bl	8007d0c <LL_RCC_IsRFUnderReset>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d1ee      	bne.n	8007dbe <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007de0:	f7ff ff34 	bl	8007c4c <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007de4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007de8:	f7ff ff1c 	bl	8007c24 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8007dec:	f7ff ff4e 	bl	8007c8c <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8007df0:	7bfb      	ldrb	r3, [r7, #15]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d10a      	bne.n	8007e0c <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f000 fac2 	bl	8008384 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2201      	movs	r2, #1
 8007e04:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	719a      	strb	r2, [r3, #6]

  return status;
 8007e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3710      	adds	r7, #16
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}
 8007e1c:	20000014 	.word	0x20000014

08007e20 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b086      	sub	sp, #24
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	607a      	str	r2, [r7, #4]
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	817b      	strh	r3, [r7, #10]
 8007e30:	4613      	mov	r3, r2
 8007e32:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	799b      	ldrb	r3, [r3, #6]
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d14a      	bne.n	8007ed4 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	795b      	ldrb	r3, [r3, #5]
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d101      	bne.n	8007e4a <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007e46:	2302      	movs	r3, #2
 8007e48:	e045      	b.n	8007ed6 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2202      	movs	r2, #2
 8007e54:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007e56:	68f8      	ldr	r0, [r7, #12]
 8007e58:	f000 fb62 	bl	8008520 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007e5c:	f7ff ff06 	bl	8007c6c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8007e60:	210d      	movs	r1, #13
 8007e62:	68f8      	ldr	r0, [r7, #12]
 8007e64:	f000 faae 	bl	80083c4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007e68:	897b      	ldrh	r3, [r7, #10]
 8007e6a:	0a1b      	lsrs	r3, r3, #8
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	4619      	mov	r1, r3
 8007e72:	68f8      	ldr	r0, [r7, #12]
 8007e74:	f000 faa6 	bl	80083c4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007e78:	897b      	ldrh	r3, [r7, #10]
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	68f8      	ldr	r0, [r7, #12]
 8007e80:	f000 faa0 	bl	80083c4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007e84:	2300      	movs	r3, #0
 8007e86:	82bb      	strh	r3, [r7, #20]
 8007e88:	e00a      	b.n	8007ea0 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007e8a:	8abb      	ldrh	r3, [r7, #20]
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	4413      	add	r3, r2
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	4619      	mov	r1, r3
 8007e94:	68f8      	ldr	r0, [r7, #12]
 8007e96:	f000 fa95 	bl	80083c4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007e9a:	8abb      	ldrh	r3, [r7, #20]
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	82bb      	strh	r3, [r7, #20]
 8007ea0:	8aba      	ldrh	r2, [r7, #20]
 8007ea2:	893b      	ldrh	r3, [r7, #8]
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d3f0      	bcc.n	8007e8a <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007ea8:	f7ff fed0 	bl	8007c4c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007eac:	68f8      	ldr	r0, [r7, #12]
 8007eae:	f000 fb57 	bl	8008560 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d002      	beq.n	8007ec0 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	75fb      	strb	r3, [r7, #23]
 8007ebe:	e001      	b.n	8007ec4 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	715a      	strb	r2, [r3, #5]

    return status;
 8007ed0:	7dfb      	ldrb	r3, [r7, #23]
 8007ed2:	e000      	b.n	8007ed6 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007ed4:	2302      	movs	r3, #2
  }
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3718      	adds	r7, #24
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}

08007ede <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007ede:	b580      	push	{r7, lr}
 8007ee0:	b088      	sub	sp, #32
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	60f8      	str	r0, [r7, #12]
 8007ee6:	607a      	str	r2, [r7, #4]
 8007ee8:	461a      	mov	r2, r3
 8007eea:	460b      	mov	r3, r1
 8007eec:	817b      	strh	r3, [r7, #10]
 8007eee:	4613      	mov	r3, r2
 8007ef0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	799b      	ldrb	r3, [r3, #6]
 8007efa:	b2db      	uxtb	r3, r3
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d14a      	bne.n	8007f96 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	795b      	ldrb	r3, [r3, #5]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d101      	bne.n	8007f0c <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007f08:	2302      	movs	r3, #2
 8007f0a:	e045      	b.n	8007f98 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007f12:	68f8      	ldr	r0, [r7, #12]
 8007f14:	f000 fb04 	bl	8008520 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007f18:	f7ff fea8 	bl	8007c6c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007f1c:	211d      	movs	r1, #29
 8007f1e:	68f8      	ldr	r0, [r7, #12]
 8007f20:	f000 fa50 	bl	80083c4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007f24:	897b      	ldrh	r3, [r7, #10]
 8007f26:	0a1b      	lsrs	r3, r3, #8
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	68f8      	ldr	r0, [r7, #12]
 8007f30:	f000 fa48 	bl	80083c4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007f34:	897b      	ldrh	r3, [r7, #10]
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	4619      	mov	r1, r3
 8007f3a:	68f8      	ldr	r0, [r7, #12]
 8007f3c:	f000 fa42 	bl	80083c4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007f40:	2100      	movs	r1, #0
 8007f42:	68f8      	ldr	r0, [r7, #12]
 8007f44:	f000 fa3e 	bl	80083c4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007f48:	2300      	movs	r3, #0
 8007f4a:	82fb      	strh	r3, [r7, #22]
 8007f4c:	e009      	b.n	8007f62 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007f4e:	69b9      	ldr	r1, [r7, #24]
 8007f50:	68f8      	ldr	r0, [r7, #12]
 8007f52:	f000 fa8d 	bl	8008470 <SUBGHZSPI_Receive>
      pData++;
 8007f56:	69bb      	ldr	r3, [r7, #24]
 8007f58:	3301      	adds	r3, #1
 8007f5a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007f5c:	8afb      	ldrh	r3, [r7, #22]
 8007f5e:	3301      	adds	r3, #1
 8007f60:	82fb      	strh	r3, [r7, #22]
 8007f62:	8afa      	ldrh	r2, [r7, #22]
 8007f64:	893b      	ldrh	r3, [r7, #8]
 8007f66:	429a      	cmp	r2, r3
 8007f68:	d3f1      	bcc.n	8007f4e <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007f6a:	f7ff fe6f 	bl	8007c4c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007f6e:	68f8      	ldr	r0, [r7, #12]
 8007f70:	f000 faf6 	bl	8008560 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d002      	beq.n	8007f82 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	77fb      	strb	r3, [r7, #31]
 8007f80:	e001      	b.n	8007f86 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007f82:	2300      	movs	r3, #0
 8007f84:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	715a      	strb	r2, [r3, #5]

    return status;
 8007f92:	7ffb      	ldrb	r3, [r7, #31]
 8007f94:	e000      	b.n	8007f98 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007f96:	2302      	movs	r3, #2
  }
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3720      	adds	r7, #32
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}

08007fa0 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b086      	sub	sp, #24
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	607a      	str	r2, [r7, #4]
 8007faa:	461a      	mov	r2, r3
 8007fac:	460b      	mov	r3, r1
 8007fae:	72fb      	strb	r3, [r7, #11]
 8007fb0:	4613      	mov	r3, r2
 8007fb2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	799b      	ldrb	r3, [r3, #6]
 8007fb8:	b2db      	uxtb	r3, r3
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d14a      	bne.n	8008054 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	795b      	ldrb	r3, [r3, #5]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d101      	bne.n	8007fca <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007fc6:	2302      	movs	r3, #2
 8007fc8:	e045      	b.n	8008056 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007fd0:	68f8      	ldr	r0, [r7, #12]
 8007fd2:	f000 faa5 	bl	8008520 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007fd6:	7afb      	ldrb	r3, [r7, #11]
 8007fd8:	2b84      	cmp	r3, #132	@ 0x84
 8007fda:	d002      	beq.n	8007fe2 <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007fdc:	7afb      	ldrb	r3, [r7, #11]
 8007fde:	2b94      	cmp	r3, #148	@ 0x94
 8007fe0:	d103      	bne.n	8007fea <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	711a      	strb	r2, [r3, #4]
 8007fe8:	e002      	b.n	8007ff0 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2200      	movs	r2, #0
 8007fee:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007ff0:	f7ff fe3c 	bl	8007c6c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007ff4:	7afb      	ldrb	r3, [r7, #11]
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	68f8      	ldr	r0, [r7, #12]
 8007ffa:	f000 f9e3 	bl	80083c4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007ffe:	2300      	movs	r3, #0
 8008000:	82bb      	strh	r3, [r7, #20]
 8008002:	e00a      	b.n	800801a <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8008004:	8abb      	ldrh	r3, [r7, #20]
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	4413      	add	r3, r2
 800800a:	781b      	ldrb	r3, [r3, #0]
 800800c:	4619      	mov	r1, r3
 800800e:	68f8      	ldr	r0, [r7, #12]
 8008010:	f000 f9d8 	bl	80083c4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8008014:	8abb      	ldrh	r3, [r7, #20]
 8008016:	3301      	adds	r3, #1
 8008018:	82bb      	strh	r3, [r7, #20]
 800801a:	8aba      	ldrh	r2, [r7, #20]
 800801c:	893b      	ldrh	r3, [r7, #8]
 800801e:	429a      	cmp	r2, r3
 8008020:	d3f0      	bcc.n	8008004 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008022:	f7ff fe13 	bl	8007c4c <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8008026:	7afb      	ldrb	r3, [r7, #11]
 8008028:	2b84      	cmp	r3, #132	@ 0x84
 800802a:	d002      	beq.n	8008032 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800802c:	68f8      	ldr	r0, [r7, #12]
 800802e:	f000 fa97 	bl	8008560 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d002      	beq.n	8008040 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800803a:	2301      	movs	r3, #1
 800803c:	75fb      	strb	r3, [r7, #23]
 800803e:	e001      	b.n	8008044 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8008040:	2300      	movs	r3, #0
 8008042:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2201      	movs	r2, #1
 8008048:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2200      	movs	r2, #0
 800804e:	715a      	strb	r2, [r3, #5]

    return status;
 8008050:	7dfb      	ldrb	r3, [r7, #23]
 8008052:	e000      	b.n	8008056 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8008054:	2302      	movs	r3, #2
  }
}
 8008056:	4618      	mov	r0, r3
 8008058:	3718      	adds	r7, #24
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}

0800805e <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800805e:	b580      	push	{r7, lr}
 8008060:	b088      	sub	sp, #32
 8008062:	af00      	add	r7, sp, #0
 8008064:	60f8      	str	r0, [r7, #12]
 8008066:	607a      	str	r2, [r7, #4]
 8008068:	461a      	mov	r2, r3
 800806a:	460b      	mov	r3, r1
 800806c:	72fb      	strb	r3, [r7, #11]
 800806e:	4613      	mov	r3, r2
 8008070:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	799b      	ldrb	r3, [r3, #6]
 800807a:	b2db      	uxtb	r3, r3
 800807c:	2b01      	cmp	r3, #1
 800807e:	d13d      	bne.n	80080fc <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	795b      	ldrb	r3, [r3, #5]
 8008084:	2b01      	cmp	r3, #1
 8008086:	d101      	bne.n	800808c <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8008088:	2302      	movs	r3, #2
 800808a:	e038      	b.n	80080fe <HAL_SUBGHZ_ExecGetCmd+0xa0>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2201      	movs	r2, #1
 8008090:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8008092:	68f8      	ldr	r0, [r7, #12]
 8008094:	f000 fa44 	bl	8008520 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008098:	f7ff fde8 	bl	8007c6c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800809c:	7afb      	ldrb	r3, [r7, #11]
 800809e:	4619      	mov	r1, r3
 80080a0:	68f8      	ldr	r0, [r7, #12]
 80080a2:	f000 f98f 	bl	80083c4 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80080a6:	2100      	movs	r1, #0
 80080a8:	68f8      	ldr	r0, [r7, #12]
 80080aa:	f000 f98b 	bl	80083c4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80080ae:	2300      	movs	r3, #0
 80080b0:	82fb      	strh	r3, [r7, #22]
 80080b2:	e009      	b.n	80080c8 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80080b4:	69b9      	ldr	r1, [r7, #24]
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	f000 f9da 	bl	8008470 <SUBGHZSPI_Receive>
      pData++;
 80080bc:	69bb      	ldr	r3, [r7, #24]
 80080be:	3301      	adds	r3, #1
 80080c0:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80080c2:	8afb      	ldrh	r3, [r7, #22]
 80080c4:	3301      	adds	r3, #1
 80080c6:	82fb      	strh	r3, [r7, #22]
 80080c8:	8afa      	ldrh	r2, [r7, #22]
 80080ca:	893b      	ldrh	r3, [r7, #8]
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d3f1      	bcc.n	80080b4 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80080d0:	f7ff fdbc 	bl	8007c4c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80080d4:	68f8      	ldr	r0, [r7, #12]
 80080d6:	f000 fa43 	bl	8008560 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d002      	beq.n	80080e8 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	77fb      	strb	r3, [r7, #31]
 80080e6:	e001      	b.n	80080ec <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80080e8:	2300      	movs	r3, #0
 80080ea:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2201      	movs	r2, #1
 80080f0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2200      	movs	r2, #0
 80080f6:	715a      	strb	r2, [r3, #5]

    return status;
 80080f8:	7ffb      	ldrb	r3, [r7, #31]
 80080fa:	e000      	b.n	80080fe <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80080fc:	2302      	movs	r3, #2
  }
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3720      	adds	r7, #32
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}

08008106 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8008106:	b580      	push	{r7, lr}
 8008108:	b086      	sub	sp, #24
 800810a:	af00      	add	r7, sp, #0
 800810c:	60f8      	str	r0, [r7, #12]
 800810e:	607a      	str	r2, [r7, #4]
 8008110:	461a      	mov	r2, r3
 8008112:	460b      	mov	r3, r1
 8008114:	72fb      	strb	r3, [r7, #11]
 8008116:	4613      	mov	r3, r2
 8008118:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	799b      	ldrb	r3, [r3, #6]
 800811e:	b2db      	uxtb	r3, r3
 8008120:	2b01      	cmp	r3, #1
 8008122:	d13e      	bne.n	80081a2 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	795b      	ldrb	r3, [r3, #5]
 8008128:	2b01      	cmp	r3, #1
 800812a:	d101      	bne.n	8008130 <HAL_SUBGHZ_WriteBuffer+0x2a>
 800812c:	2302      	movs	r3, #2
 800812e:	e039      	b.n	80081a4 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2201      	movs	r2, #1
 8008134:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8008136:	68f8      	ldr	r0, [r7, #12]
 8008138:	f000 f9f2 	bl	8008520 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800813c:	f7ff fd96 	bl	8007c6c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8008140:	210e      	movs	r1, #14
 8008142:	68f8      	ldr	r0, [r7, #12]
 8008144:	f000 f93e 	bl	80083c4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8008148:	7afb      	ldrb	r3, [r7, #11]
 800814a:	4619      	mov	r1, r3
 800814c:	68f8      	ldr	r0, [r7, #12]
 800814e:	f000 f939 	bl	80083c4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8008152:	2300      	movs	r3, #0
 8008154:	82bb      	strh	r3, [r7, #20]
 8008156:	e00a      	b.n	800816e <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8008158:	8abb      	ldrh	r3, [r7, #20]
 800815a:	687a      	ldr	r2, [r7, #4]
 800815c:	4413      	add	r3, r2
 800815e:	781b      	ldrb	r3, [r3, #0]
 8008160:	4619      	mov	r1, r3
 8008162:	68f8      	ldr	r0, [r7, #12]
 8008164:	f000 f92e 	bl	80083c4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8008168:	8abb      	ldrh	r3, [r7, #20]
 800816a:	3301      	adds	r3, #1
 800816c:	82bb      	strh	r3, [r7, #20]
 800816e:	8aba      	ldrh	r2, [r7, #20]
 8008170:	893b      	ldrh	r3, [r7, #8]
 8008172:	429a      	cmp	r2, r3
 8008174:	d3f0      	bcc.n	8008158 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008176:	f7ff fd69 	bl	8007c4c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800817a:	68f8      	ldr	r0, [r7, #12]
 800817c:	f000 f9f0 	bl	8008560 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	689b      	ldr	r3, [r3, #8]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d002      	beq.n	800818e <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	75fb      	strb	r3, [r7, #23]
 800818c:	e001      	b.n	8008192 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800818e:	2300      	movs	r3, #0
 8008190:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2201      	movs	r2, #1
 8008196:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	715a      	strb	r2, [r3, #5]

    return status;
 800819e:	7dfb      	ldrb	r3, [r7, #23]
 80081a0:	e000      	b.n	80081a4 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80081a2:	2302      	movs	r3, #2
  }
}
 80081a4:	4618      	mov	r0, r3
 80081a6:	3718      	adds	r7, #24
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b088      	sub	sp, #32
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	60f8      	str	r0, [r7, #12]
 80081b4:	607a      	str	r2, [r7, #4]
 80081b6:	461a      	mov	r2, r3
 80081b8:	460b      	mov	r3, r1
 80081ba:	72fb      	strb	r3, [r7, #11]
 80081bc:	4613      	mov	r3, r2
 80081be:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	799b      	ldrb	r3, [r3, #6]
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d141      	bne.n	8008252 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	795b      	ldrb	r3, [r3, #5]
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d101      	bne.n	80081da <HAL_SUBGHZ_ReadBuffer+0x2e>
 80081d6:	2302      	movs	r3, #2
 80081d8:	e03c      	b.n	8008254 <HAL_SUBGHZ_ReadBuffer+0xa8>
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2201      	movs	r2, #1
 80081de:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80081e0:	68f8      	ldr	r0, [r7, #12]
 80081e2:	f000 f99d 	bl	8008520 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80081e6:	f7ff fd41 	bl	8007c6c <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80081ea:	211e      	movs	r1, #30
 80081ec:	68f8      	ldr	r0, [r7, #12]
 80081ee:	f000 f8e9 	bl	80083c4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80081f2:	7afb      	ldrb	r3, [r7, #11]
 80081f4:	4619      	mov	r1, r3
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	f000 f8e4 	bl	80083c4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80081fc:	2100      	movs	r1, #0
 80081fe:	68f8      	ldr	r0, [r7, #12]
 8008200:	f000 f8e0 	bl	80083c4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8008204:	2300      	movs	r3, #0
 8008206:	82fb      	strh	r3, [r7, #22]
 8008208:	e009      	b.n	800821e <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800820a:	69b9      	ldr	r1, [r7, #24]
 800820c:	68f8      	ldr	r0, [r7, #12]
 800820e:	f000 f92f 	bl	8008470 <SUBGHZSPI_Receive>
      pData++;
 8008212:	69bb      	ldr	r3, [r7, #24]
 8008214:	3301      	adds	r3, #1
 8008216:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8008218:	8afb      	ldrh	r3, [r7, #22]
 800821a:	3301      	adds	r3, #1
 800821c:	82fb      	strh	r3, [r7, #22]
 800821e:	8afa      	ldrh	r2, [r7, #22]
 8008220:	893b      	ldrh	r3, [r7, #8]
 8008222:	429a      	cmp	r2, r3
 8008224:	d3f1      	bcc.n	800820a <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008226:	f7ff fd11 	bl	8007c4c <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800822a:	68f8      	ldr	r0, [r7, #12]
 800822c:	f000 f998 	bl	8008560 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d002      	beq.n	800823e <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	77fb      	strb	r3, [r7, #31]
 800823c:	e001      	b.n	8008242 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800823e:	2300      	movs	r3, #0
 8008240:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2201      	movs	r2, #1
 8008246:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2200      	movs	r2, #0
 800824c:	715a      	strb	r2, [r3, #5]

    return status;
 800824e:	7ffb      	ldrb	r3, [r7, #31]
 8008250:	e000      	b.n	8008254 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8008252:	2302      	movs	r3, #2
  }
}
 8008254:	4618      	mov	r0, r3
 8008256:	3720      	adds	r7, #32
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b084      	sub	sp, #16
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8008264:	2300      	movs	r3, #0
 8008266:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8008268:	f107 020c 	add.w	r2, r7, #12
 800826c:	2302      	movs	r3, #2
 800826e:	2112      	movs	r1, #18
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f7ff fef4 	bl	800805e <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8008276:	7b3b      	ldrb	r3, [r7, #12]
 8008278:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 800827a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800827e:	021b      	lsls	r3, r3, #8
 8008280:	b21a      	sxth	r2, r3
 8008282:	7b7b      	ldrb	r3, [r7, #13]
 8008284:	b21b      	sxth	r3, r3
 8008286:	4313      	orrs	r3, r2
 8008288:	b21b      	sxth	r3, r3
 800828a:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 800828c:	f107 020c 	add.w	r2, r7, #12
 8008290:	2302      	movs	r3, #2
 8008292:	2102      	movs	r1, #2
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	f7ff fe83 	bl	8007fa0 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800829a:	89fb      	ldrh	r3, [r7, #14]
 800829c:	f003 0301 	and.w	r3, r3, #1
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d002      	beq.n	80082aa <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f013 ff29 	bl	801c0fc <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET))
 80082aa:	89fb      	ldrh	r3, [r7, #14]
 80082ac:	085b      	lsrs	r3, r3, #1
 80082ae:	f003 0301 	and.w	r3, r3, #1
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d00e      	beq.n	80082d4 <HAL_SUBGHZ_IRQHandler+0x78>
  {
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80082b6:	89fb      	ldrh	r3, [r7, #14]
 80082b8:	099b      	lsrs	r3, r3, #6
 80082ba:	f003 0301 	and.w	r3, r3, #1
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d005      	beq.n	80082ce <HAL_SUBGHZ_IRQHandler+0x72>
    {
      hsubghz->ErrorCode |= HAL_SUBGHZ_ERROR_CRC_MISMATCH;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	f043 0204 	orr.w	r2, r3, #4
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	609a      	str	r2, [r3, #8]
    }
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f013 ff22 	bl	801c118 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80082d4:	89fb      	ldrh	r3, [r7, #14]
 80082d6:	089b      	lsrs	r3, r3, #2
 80082d8:	f003 0301 	and.w	r3, r3, #1
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d002      	beq.n	80082e6 <HAL_SUBGHZ_IRQHandler+0x8a>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f013 ff71 	bl	801c1c8 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80082e6:	89fb      	ldrh	r3, [r7, #14]
 80082e8:	08db      	lsrs	r3, r3, #3
 80082ea:	f003 0301 	and.w	r3, r3, #1
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d002      	beq.n	80082f8 <HAL_SUBGHZ_IRQHandler+0x9c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f013 ff76 	bl	801c1e4 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80082f8:	89fb      	ldrh	r3, [r7, #14]
 80082fa:	091b      	lsrs	r3, r3, #4
 80082fc:	f003 0301 	and.w	r3, r3, #1
 8008300:	2b00      	cmp	r3, #0
 8008302:	d002      	beq.n	800830a <HAL_SUBGHZ_IRQHandler+0xae>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f013 ff7b 	bl	801c200 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800830a:	89fb      	ldrh	r3, [r7, #14]
 800830c:	095b      	lsrs	r3, r3, #5
 800830e:	f003 0301 	and.w	r3, r3, #1
 8008312:	2b00      	cmp	r3, #0
 8008314:	d002      	beq.n	800831c <HAL_SUBGHZ_IRQHandler+0xc0>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f013 ff48 	bl	801c1ac <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 800831c:	89fb      	ldrh	r3, [r7, #14]
 800831e:	099b      	lsrs	r3, r3, #6
 8008320:	f003 0301 	and.w	r3, r3, #1
 8008324:	2b00      	cmp	r3, #0
 8008326:	d002      	beq.n	800832e <HAL_SUBGHZ_IRQHandler+0xd2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f013 ff03 	bl	801c134 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800832e:	89fb      	ldrh	r3, [r7, #14]
 8008330:	09db      	lsrs	r3, r3, #7
 8008332:	f003 0301 	and.w	r3, r3, #1
 8008336:	2b00      	cmp	r3, #0
 8008338:	d00e      	beq.n	8008358 <HAL_SUBGHZ_IRQHandler+0xfc>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800833a:	89fb      	ldrh	r3, [r7, #14]
 800833c:	0a1b      	lsrs	r3, r3, #8
 800833e:	f003 0301 	and.w	r3, r3, #1
 8008342:	2b00      	cmp	r3, #0
 8008344:	d004      	beq.n	8008350 <HAL_SUBGHZ_IRQHandler+0xf4>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8008346:	2101      	movs	r1, #1
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f013 ff01 	bl	801c150 <HAL_SUBGHZ_CADStatusCallback>
 800834e:	e003      	b.n	8008358 <HAL_SUBGHZ_IRQHandler+0xfc>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8008350:	2100      	movs	r1, #0
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f013 fefc 	bl	801c150 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8008358:	89fb      	ldrh	r3, [r7, #14]
 800835a:	0a5b      	lsrs	r3, r3, #9
 800835c:	f003 0301 	and.w	r3, r3, #1
 8008360:	2b00      	cmp	r3, #0
 8008362:	d002      	beq.n	800836a <HAL_SUBGHZ_IRQHandler+0x10e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f013 ff11 	bl	801c18c <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 800836a:	89fb      	ldrh	r3, [r7, #14]
 800836c:	0b9b      	lsrs	r3, r3, #14
 800836e:	f003 0301 	and.w	r3, r3, #1
 8008372:	2b00      	cmp	r3, #0
 8008374:	d002      	beq.n	800837c <HAL_SUBGHZ_IRQHandler+0x120>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f013 ff50 	bl	801c21c <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 800837c:	bf00      	nop
 800837e:	3710      	adds	r7, #16
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}

08008384 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8008384:	b480      	push	{r7}
 8008386:	b083      	sub	sp, #12
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800838c:	4b0c      	ldr	r3, [pc, #48]	@ (80083c0 <SUBGHZSPI_Init+0x3c>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a0b      	ldr	r2, [pc, #44]	@ (80083c0 <SUBGHZSPI_Init+0x3c>)
 8008392:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008396:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8008398:	4a09      	ldr	r2, [pc, #36]	@ (80083c0 <SUBGHZSPI_Init+0x3c>)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 80083a0:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 80083a2:	4b07      	ldr	r3, [pc, #28]	@ (80083c0 <SUBGHZSPI_Init+0x3c>)
 80083a4:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 80083a8:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80083aa:	4b05      	ldr	r3, [pc, #20]	@ (80083c0 <SUBGHZSPI_Init+0x3c>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a04      	ldr	r2, [pc, #16]	@ (80083c0 <SUBGHZSPI_Init+0x3c>)
 80083b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083b4:	6013      	str	r3, [r2, #0]
}
 80083b6:	bf00      	nop
 80083b8:	370c      	adds	r7, #12
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bc80      	pop	{r7}
 80083be:	4770      	bx	lr
 80083c0:	58010000 	.word	0x58010000

080083c4 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b087      	sub	sp, #28
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	460b      	mov	r3, r1
 80083ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80083d0:	2300      	movs	r3, #0
 80083d2:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80083d4:	4b23      	ldr	r3, [pc, #140]	@ (8008464 <SUBGHZSPI_Transmit+0xa0>)
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	4613      	mov	r3, r2
 80083da:	00db      	lsls	r3, r3, #3
 80083dc:	1a9b      	subs	r3, r3, r2
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	0cdb      	lsrs	r3, r3, #19
 80083e2:	2264      	movs	r2, #100	@ 0x64
 80083e4:	fb02 f303 	mul.w	r3, r2, r3
 80083e8:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d105      	bne.n	80083fc <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 80083f0:	2301      	movs	r3, #1
 80083f2:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	609a      	str	r2, [r3, #8]
      break;
 80083fa:	e008      	b.n	800840e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	3b01      	subs	r3, #1
 8008400:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008402:	4b19      	ldr	r3, [pc, #100]	@ (8008468 <SUBGHZSPI_Transmit+0xa4>)
 8008404:	689b      	ldr	r3, [r3, #8]
 8008406:	f003 0302 	and.w	r3, r3, #2
 800840a:	2b02      	cmp	r3, #2
 800840c:	d1ed      	bne.n	80083ea <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800840e:	4b17      	ldr	r3, [pc, #92]	@ (800846c <SUBGHZSPI_Transmit+0xa8>)
 8008410:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	78fa      	ldrb	r2, [r7, #3]
 8008416:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008418:	4b12      	ldr	r3, [pc, #72]	@ (8008464 <SUBGHZSPI_Transmit+0xa0>)
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	4613      	mov	r3, r2
 800841e:	00db      	lsls	r3, r3, #3
 8008420:	1a9b      	subs	r3, r3, r2
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	0cdb      	lsrs	r3, r3, #19
 8008426:	2264      	movs	r2, #100	@ 0x64
 8008428:	fb02 f303 	mul.w	r3, r2, r3
 800842c:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d105      	bne.n	8008440 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8008434:	2301      	movs	r3, #1
 8008436:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2201      	movs	r2, #1
 800843c:	609a      	str	r2, [r3, #8]
      break;
 800843e:	e008      	b.n	8008452 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	3b01      	subs	r3, #1
 8008444:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008446:	4b08      	ldr	r3, [pc, #32]	@ (8008468 <SUBGHZSPI_Transmit+0xa4>)
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	f003 0301 	and.w	r3, r3, #1
 800844e:	2b01      	cmp	r3, #1
 8008450:	d1ed      	bne.n	800842e <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8008452:	4b05      	ldr	r3, [pc, #20]	@ (8008468 <SUBGHZSPI_Transmit+0xa4>)
 8008454:	68db      	ldr	r3, [r3, #12]

  return status;
 8008456:	7dfb      	ldrb	r3, [r7, #23]
}
 8008458:	4618      	mov	r0, r3
 800845a:	371c      	adds	r7, #28
 800845c:	46bd      	mov	sp, r7
 800845e:	bc80      	pop	{r7}
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop
 8008464:	20000014 	.word	0x20000014
 8008468:	58010000 	.word	0x58010000
 800846c:	5801000c 	.word	0x5801000c

08008470 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8008470:	b480      	push	{r7}
 8008472:	b087      	sub	sp, #28
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800847a:	2300      	movs	r3, #0
 800847c:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800847e:	4b25      	ldr	r3, [pc, #148]	@ (8008514 <SUBGHZSPI_Receive+0xa4>)
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	4613      	mov	r3, r2
 8008484:	00db      	lsls	r3, r3, #3
 8008486:	1a9b      	subs	r3, r3, r2
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	0cdb      	lsrs	r3, r3, #19
 800848c:	2264      	movs	r2, #100	@ 0x64
 800848e:	fb02 f303 	mul.w	r3, r2, r3
 8008492:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d105      	bne.n	80084a6 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800849a:	2301      	movs	r3, #1
 800849c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2201      	movs	r2, #1
 80084a2:	609a      	str	r2, [r3, #8]
      break;
 80084a4:	e008      	b.n	80084b8 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	3b01      	subs	r3, #1
 80084aa:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80084ac:	4b1a      	ldr	r3, [pc, #104]	@ (8008518 <SUBGHZSPI_Receive+0xa8>)
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f003 0302 	and.w	r3, r3, #2
 80084b4:	2b02      	cmp	r3, #2
 80084b6:	d1ed      	bne.n	8008494 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80084b8:	4b18      	ldr	r3, [pc, #96]	@ (800851c <SUBGHZSPI_Receive+0xac>)
 80084ba:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	22ff      	movs	r2, #255	@ 0xff
 80084c0:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80084c2:	4b14      	ldr	r3, [pc, #80]	@ (8008514 <SUBGHZSPI_Receive+0xa4>)
 80084c4:	681a      	ldr	r2, [r3, #0]
 80084c6:	4613      	mov	r3, r2
 80084c8:	00db      	lsls	r3, r3, #3
 80084ca:	1a9b      	subs	r3, r3, r2
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	0cdb      	lsrs	r3, r3, #19
 80084d0:	2264      	movs	r2, #100	@ 0x64
 80084d2:	fb02 f303 	mul.w	r3, r2, r3
 80084d6:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d105      	bne.n	80084ea <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 80084de:	2301      	movs	r3, #1
 80084e0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2201      	movs	r2, #1
 80084e6:	609a      	str	r2, [r3, #8]
      break;
 80084e8:	e008      	b.n	80084fc <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	3b01      	subs	r3, #1
 80084ee:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80084f0:	4b09      	ldr	r3, [pc, #36]	@ (8008518 <SUBGHZSPI_Receive+0xa8>)
 80084f2:	689b      	ldr	r3, [r3, #8]
 80084f4:	f003 0301 	and.w	r3, r3, #1
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d1ed      	bne.n	80084d8 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80084fc:	4b06      	ldr	r3, [pc, #24]	@ (8008518 <SUBGHZSPI_Receive+0xa8>)
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	b2da      	uxtb	r2, r3
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	701a      	strb	r2, [r3, #0]

  return status;
 8008506:	7dfb      	ldrb	r3, [r7, #23]
}
 8008508:	4618      	mov	r0, r3
 800850a:	371c      	adds	r7, #28
 800850c:	46bd      	mov	sp, r7
 800850e:	bc80      	pop	{r7}
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	20000014 	.word	0x20000014
 8008518:	58010000 	.word	0x58010000
 800851c:	5801000c 	.word	0x5801000c

08008520 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b084      	sub	sp, #16
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	791b      	ldrb	r3, [r3, #4]
 800852c:	2b01      	cmp	r3, #1
 800852e:	d10d      	bne.n	800854c <SUBGHZ_CheckDeviceReady+0x2c>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8008530:	4b0a      	ldr	r3, [pc, #40]	@ (800855c <SUBGHZ_CheckDeviceReady+0x3c>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	0c1b      	lsrs	r3, r3, #16
 8008536:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008538:	f7ff fb98 	bl	8007c6c <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	3b01      	subs	r3, #1
 8008540:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d1f9      	bne.n	800853c <SUBGHZ_CheckDeviceReady+0x1c>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8008548:	f7ff fb80 	bl	8007c4c <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f000 f807 	bl	8008560 <SUBGHZ_WaitOnBusy>
 8008552:	4603      	mov	r3, r0
}
 8008554:	4618      	mov	r0, r3
 8008556:	3710      	adds	r7, #16
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}
 800855c:	20000014 	.word	0x20000014

08008560 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b086      	sub	sp, #24
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8008568:	2300      	movs	r3, #0
 800856a:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800856c:	4b12      	ldr	r3, [pc, #72]	@ (80085b8 <SUBGHZ_WaitOnBusy+0x58>)
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	4613      	mov	r3, r2
 8008572:	005b      	lsls	r3, r3, #1
 8008574:	4413      	add	r3, r2
 8008576:	00db      	lsls	r3, r3, #3
 8008578:	0d1b      	lsrs	r3, r3, #20
 800857a:	2264      	movs	r2, #100	@ 0x64
 800857c:	fb02 f303 	mul.w	r3, r2, r3
 8008580:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8008582:	f7ff fba1 	bl	8007cc8 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8008586:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d105      	bne.n	800859a <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800858e:	2301      	movs	r3, #1
 8008590:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2202      	movs	r2, #2
 8008596:	609a      	str	r2, [r3, #8]
      break;
 8008598:	e009      	b.n	80085ae <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	3b01      	subs	r3, #1
 800859e:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 80085a0:	f7ff fb80 	bl	8007ca4 <LL_PWR_IsActiveFlag_RFBUSYS>
 80085a4:	4602      	mov	r2, r0
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	4013      	ands	r3, r2
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d0e9      	beq.n	8008582 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 80085ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3718      	adds	r7, #24
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}
 80085b8:	20000014 	.word	0x20000014

080085bc <LL_RCC_GetUSARTClockSource>:
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80085c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085c8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	401a      	ands	r2, r3
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	041b      	lsls	r3, r3, #16
 80085d4:	4313      	orrs	r3, r2
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	370c      	adds	r7, #12
 80085da:	46bd      	mov	sp, r7
 80085dc:	bc80      	pop	{r7}
 80085de:	4770      	bx	lr

080085e0 <LL_RCC_GetLPUARTClockSource>:
{
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80085e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085ec:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4013      	ands	r3, r2
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	370c      	adds	r7, #12
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bc80      	pop	{r7}
 80085fc:	4770      	bx	lr

080085fe <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80085fe:	b580      	push	{r7, lr}
 8008600:	b082      	sub	sp, #8
 8008602:	af00      	add	r7, sp, #0
 8008604:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d101      	bne.n	8008610 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	e042      	b.n	8008696 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008616:	2b00      	cmp	r3, #0
 8008618:	d106      	bne.n	8008628 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2200      	movs	r2, #0
 800861e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f7fa fd62 	bl	80030ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2224      	movs	r2, #36	@ 0x24
 800862c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	681a      	ldr	r2, [r3, #0]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f022 0201 	bic.w	r2, r2, #1
 800863e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008644:	2b00      	cmp	r3, #0
 8008646:	d002      	beq.n	800864e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f001 f82f 	bl	80096ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f000 fdb8 	bl	80091c4 <UART_SetConfig>
 8008654:	4603      	mov	r3, r0
 8008656:	2b01      	cmp	r3, #1
 8008658:	d101      	bne.n	800865e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	e01b      	b.n	8008696 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	685a      	ldr	r2, [r3, #4]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800866c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	689a      	ldr	r2, [r3, #8]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800867c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	681a      	ldr	r2, [r3, #0]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f042 0201 	orr.w	r2, r2, #1
 800868c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f001 f8ad 	bl	80097ee <UART_CheckIdleState>
 8008694:	4603      	mov	r3, r0
}
 8008696:	4618      	mov	r0, r3
 8008698:	3708      	adds	r7, #8
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}

0800869e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800869e:	b580      	push	{r7, lr}
 80086a0:	b08a      	sub	sp, #40	@ 0x28
 80086a2:	af02      	add	r7, sp, #8
 80086a4:	60f8      	str	r0, [r7, #12]
 80086a6:	60b9      	str	r1, [r7, #8]
 80086a8:	603b      	str	r3, [r7, #0]
 80086aa:	4613      	mov	r3, r2
 80086ac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086b4:	2b20      	cmp	r3, #32
 80086b6:	f040 8086 	bne.w	80087c6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d002      	beq.n	80086c6 <HAL_UART_Transmit+0x28>
 80086c0:	88fb      	ldrh	r3, [r7, #6]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d101      	bne.n	80086ca <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80086c6:	2301      	movs	r3, #1
 80086c8:	e07e      	b.n	80087c8 <HAL_UART_Transmit+0x12a>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2200      	movs	r2, #0
 80086ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2221      	movs	r2, #33	@ 0x21
 80086d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80086da:	f7fa f89d 	bl	8002818 <HAL_GetTick>
 80086de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	88fa      	ldrh	r2, [r7, #6]
 80086e4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	88fa      	ldrh	r2, [r7, #6]
 80086ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086f8:	d108      	bne.n	800870c <HAL_UART_Transmit+0x6e>
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	691b      	ldr	r3, [r3, #16]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d104      	bne.n	800870c <HAL_UART_Transmit+0x6e>
    {
      pdata8bits  = NULL;
 8008702:	2300      	movs	r3, #0
 8008704:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	61bb      	str	r3, [r7, #24]
 800870a:	e003      	b.n	8008714 <HAL_UART_Transmit+0x76>
    }
    else
    {
      pdata8bits  = pData;
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008710:	2300      	movs	r3, #0
 8008712:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008714:	e03a      	b.n	800878c <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	2200      	movs	r2, #0
 800871e:	2180      	movs	r1, #128	@ 0x80
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f001 f90e 	bl	8009942 <UART_WaitOnFlagUntilTimeout>
 8008726:	4603      	mov	r3, r0
 8008728:	2b00      	cmp	r3, #0
 800872a:	d005      	beq.n	8008738 <HAL_UART_Transmit+0x9a>
      {

        huart->gState = HAL_UART_STATE_READY;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	2220      	movs	r2, #32
 8008730:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008734:	2303      	movs	r3, #3
 8008736:	e047      	b.n	80087c8 <HAL_UART_Transmit+0x12a>
      }
      if (pdata8bits == NULL)
 8008738:	69fb      	ldr	r3, [r7, #28]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d10b      	bne.n	8008756 <HAL_UART_Transmit+0xb8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800873e:	69bb      	ldr	r3, [r7, #24]
 8008740:	881b      	ldrh	r3, [r3, #0]
 8008742:	461a      	mov	r2, r3
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800874c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	3302      	adds	r3, #2
 8008752:	61bb      	str	r3, [r7, #24]
 8008754:	e007      	b.n	8008766 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008756:	69fb      	ldr	r3, [r7, #28]
 8008758:	781a      	ldrb	r2, [r3, #0]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008760:	69fb      	ldr	r3, [r7, #28]
 8008762:	3301      	adds	r3, #1
 8008764:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800876c:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8008770:	2b21      	cmp	r3, #33	@ 0x21
 8008772:	d109      	bne.n	8008788 <HAL_UART_Transmit+0xea>
      {
        huart->TxXferCount--;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800877a:	b29b      	uxth	r3, r3
 800877c:	3b01      	subs	r3, #1
 800877e:	b29a      	uxth	r2, r3
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8008786:	e001      	b.n	800878c <HAL_UART_Transmit+0xee>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8008788:	2301      	movs	r3, #1
 800878a:	e01d      	b.n	80087c8 <HAL_UART_Transmit+0x12a>
    while (huart->TxXferCount > 0U)
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008792:	b29b      	uxth	r3, r3
 8008794:	2b00      	cmp	r3, #0
 8008796:	d1be      	bne.n	8008716 <HAL_UART_Transmit+0x78>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	9300      	str	r3, [sp, #0]
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	2200      	movs	r2, #0
 80087a0:	2140      	movs	r1, #64	@ 0x40
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f001 f8cd 	bl	8009942 <UART_WaitOnFlagUntilTimeout>
 80087a8:	4603      	mov	r3, r0
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d005      	beq.n	80087ba <HAL_UART_Transmit+0x11c>
    {
      huart->gState = HAL_UART_STATE_READY;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2220      	movs	r2, #32
 80087b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80087b6:	2303      	movs	r3, #3
 80087b8:	e006      	b.n	80087c8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2220      	movs	r2, #32
 80087be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80087c2:	2300      	movs	r3, #0
 80087c4:	e000      	b.n	80087c8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80087c6:	2302      	movs	r3, #2
  }
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3720      	adds	r7, #32
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b08a      	sub	sp, #40	@ 0x28
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	4613      	mov	r3, r2
 80087dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80087e4:	2b20      	cmp	r3, #32
 80087e6:	d137      	bne.n	8008858 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d002      	beq.n	80087f4 <HAL_UART_Receive_IT+0x24>
 80087ee:	88fb      	ldrh	r3, [r7, #6]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d101      	bne.n	80087f8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	e030      	b.n	800885a <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2200      	movs	r2, #0
 80087fc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4a18      	ldr	r2, [pc, #96]	@ (8008864 <HAL_UART_Receive_IT+0x94>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d01f      	beq.n	8008848 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008812:	2b00      	cmp	r3, #0
 8008814:	d018      	beq.n	8008848 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	e853 3f00 	ldrex	r3, [r3]
 8008822:	613b      	str	r3, [r7, #16]
   return(result);
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800882a:	627b      	str	r3, [r7, #36]	@ 0x24
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	461a      	mov	r2, r3
 8008832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008834:	623b      	str	r3, [r7, #32]
 8008836:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008838:	69f9      	ldr	r1, [r7, #28]
 800883a:	6a3a      	ldr	r2, [r7, #32]
 800883c:	e841 2300 	strex	r3, r2, [r1]
 8008840:	61bb      	str	r3, [r7, #24]
   return(result);
 8008842:	69bb      	ldr	r3, [r7, #24]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d1e6      	bne.n	8008816 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008848:	88fb      	ldrh	r3, [r7, #6]
 800884a:	461a      	mov	r2, r3
 800884c:	68b9      	ldr	r1, [r7, #8]
 800884e:	68f8      	ldr	r0, [r7, #12]
 8008850:	f001 f8e4 	bl	8009a1c <UART_Start_Receive_IT>
 8008854:	4603      	mov	r3, r0
 8008856:	e000      	b.n	800885a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008858:	2302      	movs	r3, #2
  }
}
 800885a:	4618      	mov	r0, r3
 800885c:	3728      	adds	r7, #40	@ 0x28
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}
 8008862:	bf00      	nop
 8008864:	40008000 	.word	0x40008000

08008868 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b08a      	sub	sp, #40	@ 0x28
 800886c:	af00      	add	r7, sp, #0
 800886e:	60f8      	str	r0, [r7, #12]
 8008870:	60b9      	str	r1, [r7, #8]
 8008872:	4613      	mov	r3, r2
 8008874:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800887c:	2b20      	cmp	r3, #32
 800887e:	d167      	bne.n	8008950 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d002      	beq.n	800888c <HAL_UART_Transmit_DMA+0x24>
 8008886:	88fb      	ldrh	r3, [r7, #6]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d101      	bne.n	8008890 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800888c:	2301      	movs	r3, #1
 800888e:	e060      	b.n	8008952 <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	68ba      	ldr	r2, [r7, #8]
 8008894:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	88fa      	ldrh	r2, [r7, #6]
 800889a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	88fa      	ldrh	r2, [r7, #6]
 80088a2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2200      	movs	r2, #0
 80088aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2221      	movs	r2, #33	@ 0x21
 80088b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d028      	beq.n	8008910 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088c2:	4a26      	ldr	r2, [pc, #152]	@ (800895c <HAL_UART_Transmit_DMA+0xf4>)
 80088c4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088ca:	4a25      	ldr	r2, [pc, #148]	@ (8008960 <HAL_UART_Transmit_DMA+0xf8>)
 80088cc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088d2:	4a24      	ldr	r2, [pc, #144]	@ (8008964 <HAL_UART_Transmit_DMA+0xfc>)
 80088d4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088da:	2200      	movs	r2, #0
 80088dc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088e6:	4619      	mov	r1, r3
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	3328      	adds	r3, #40	@ 0x28
 80088ee:	461a      	mov	r2, r3
 80088f0:	88fb      	ldrh	r3, [r7, #6]
 80088f2:	f7fc fb3b 	bl	8004f6c <HAL_DMA_Start_IT>
 80088f6:	4603      	mov	r3, r0
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d009      	beq.n	8008910 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2210      	movs	r2, #16
 8008900:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2220      	movs	r2, #32
 8008908:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800890c:	2301      	movs	r3, #1
 800890e:	e020      	b.n	8008952 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	2240      	movs	r2, #64	@ 0x40
 8008916:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	3308      	adds	r3, #8
 800891e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	e853 3f00 	ldrex	r3, [r3]
 8008926:	613b      	str	r3, [r7, #16]
   return(result);
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800892e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	3308      	adds	r3, #8
 8008936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008938:	623a      	str	r2, [r7, #32]
 800893a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893c:	69f9      	ldr	r1, [r7, #28]
 800893e:	6a3a      	ldr	r2, [r7, #32]
 8008940:	e841 2300 	strex	r3, r2, [r1]
 8008944:	61bb      	str	r3, [r7, #24]
   return(result);
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d1e5      	bne.n	8008918 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800894c:	2300      	movs	r3, #0
 800894e:	e000      	b.n	8008952 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008950:	2302      	movs	r3, #2
  }
}
 8008952:	4618      	mov	r0, r3
 8008954:	3728      	adds	r7, #40	@ 0x28
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}
 800895a:	bf00      	nop
 800895c:	08009da7 	.word	0x08009da7
 8008960:	08009e39 	.word	0x08009e39
 8008964:	08009e55 	.word	0x08009e55

08008968 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b09a      	sub	sp, #104	@ 0x68
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008976:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008978:	e853 3f00 	ldrex	r3, [r3]
 800897c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800897e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008980:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008984:	667b      	str	r3, [r7, #100]	@ 0x64
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	461a      	mov	r2, r3
 800898c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800898e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008990:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008992:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008994:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008996:	e841 2300 	strex	r3, r2, [r1]
 800899a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800899c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d1e6      	bne.n	8008970 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	3308      	adds	r3, #8
 80089a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089ac:	e853 3f00 	ldrex	r3, [r3]
 80089b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80089b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80089b8:	f023 0301 	bic.w	r3, r3, #1
 80089bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3308      	adds	r3, #8
 80089c4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80089c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80089c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80089cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80089ce:	e841 2300 	strex	r3, r2, [r1]
 80089d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80089d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d1e3      	bne.n	80089a2 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089de:	2b01      	cmp	r3, #1
 80089e0:	d118      	bne.n	8008a14 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e8:	6a3b      	ldr	r3, [r7, #32]
 80089ea:	e853 3f00 	ldrex	r3, [r3]
 80089ee:	61fb      	str	r3, [r7, #28]
   return(result);
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	f023 0310 	bic.w	r3, r3, #16
 80089f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	461a      	mov	r2, r3
 80089fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a02:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a08:	e841 2300 	strex	r3, r2, [r1]
 8008a0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d1e6      	bne.n	80089e2 <HAL_UART_AbortReceive_IT+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a1e:	2b40      	cmp	r3, #64	@ 0x40
 8008a20:	d150      	bne.n	8008ac4 <HAL_UART_AbortReceive_IT+0x15c>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	3308      	adds	r3, #8
 8008a28:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	e853 3f00 	ldrex	r3, [r3]
 8008a30:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	3308      	adds	r3, #8
 8008a40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a42:	61ba      	str	r2, [r7, #24]
 8008a44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a46:	6979      	ldr	r1, [r7, #20]
 8008a48:	69ba      	ldr	r2, [r7, #24]
 8008a4a:	e841 2300 	strex	r3, r2, [r1]
 8008a4e:	613b      	str	r3, [r7, #16]
   return(result);
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d1e5      	bne.n	8008a22 <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d017      	beq.n	8008a90 <HAL_UART_AbortReceive_IT+0x128>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a66:	4a22      	ldr	r2, [pc, #136]	@ (8008af0 <HAL_UART_AbortReceive_IT+0x188>)
 8008a68:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a70:	4618      	mov	r0, r3
 8008a72:	f7fc fb57 	bl	8005124 <HAL_DMA_Abort_IT>
 8008a76:	4603      	mov	r3, r0
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d034      	beq.n	8008ae6 <HAL_UART_AbortReceive_IT+0x17e>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008a8a:	4610      	mov	r0, r2
 8008a8c:	4798      	blx	r3
 8008a8e:	e02a      	b.n	8008ae6 <HAL_UART_AbortReceive_IT+0x17e>
      }
    }
    else
    {
      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2200      	movs	r2, #0
 8008a94:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	220f      	movs	r2, #15
 8008a9c:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	699a      	ldr	r2, [r3, #24]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f042 0208 	orr.w	r2, r2, #8
 8008aac:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2220      	movs	r2, #32
 8008ab2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 fb6d 	bl	800919c <HAL_UART_AbortReceiveCpltCallback>
 8008ac2:	e010      	b.n	8008ae6 <HAL_UART_AbortReceive_IT+0x17e>
    }
  }
  else
  {
    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	220f      	movs	r2, #15
 8008ad0:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2220      	movs	r2, #32
 8008ad6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	f000 fb5b 	bl	800919c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8008ae6:	2300      	movs	r3, #0
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3768      	adds	r7, #104	@ 0x68
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}
 8008af0:	08009ee1 	.word	0x08009ee1

08008af4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b0ba      	sub	sp, #232	@ 0xe8
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	69db      	ldr	r3, [r3, #28]
 8008b02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	689b      	ldr	r3, [r3, #8]
 8008b16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008b1a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008b1e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008b22:	4013      	ands	r3, r2
 8008b24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008b28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d11b      	bne.n	8008b68 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b34:	f003 0320 	and.w	r3, r3, #32
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d015      	beq.n	8008b68 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008b3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b40:	f003 0320 	and.w	r3, r3, #32
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d105      	bne.n	8008b54 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008b48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d009      	beq.n	8008b68 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	f000 8300 	beq.w	800915e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	4798      	blx	r3
      }
      return;
 8008b66:	e2fa      	b.n	800915e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008b68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	f000 8123 	beq.w	8008db8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008b72:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008b76:	4b8d      	ldr	r3, [pc, #564]	@ (8008dac <HAL_UART_IRQHandler+0x2b8>)
 8008b78:	4013      	ands	r3, r2
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d106      	bne.n	8008b8c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008b7e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008b82:	4b8b      	ldr	r3, [pc, #556]	@ (8008db0 <HAL_UART_IRQHandler+0x2bc>)
 8008b84:	4013      	ands	r3, r2
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	f000 8116 	beq.w	8008db8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008b8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b90:	f003 0301 	and.w	r3, r3, #1
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d011      	beq.n	8008bbc <HAL_UART_IRQHandler+0xc8>
 8008b98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d00b      	beq.n	8008bbc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bb2:	f043 0201 	orr.w	r2, r3, #1
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bc0:	f003 0302 	and.w	r3, r3, #2
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d011      	beq.n	8008bec <HAL_UART_IRQHandler+0xf8>
 8008bc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bcc:	f003 0301 	and.w	r3, r3, #1
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d00b      	beq.n	8008bec <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	2202      	movs	r2, #2
 8008bda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008be2:	f043 0204 	orr.w	r2, r3, #4
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008bec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bf0:	f003 0304 	and.w	r3, r3, #4
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d011      	beq.n	8008c1c <HAL_UART_IRQHandler+0x128>
 8008bf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bfc:	f003 0301 	and.w	r3, r3, #1
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d00b      	beq.n	8008c1c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	2204      	movs	r2, #4
 8008c0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c12:	f043 0202 	orr.w	r2, r3, #2
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008c1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c20:	f003 0308 	and.w	r3, r3, #8
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d017      	beq.n	8008c58 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008c28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c2c:	f003 0320 	and.w	r3, r3, #32
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d105      	bne.n	8008c40 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008c34:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008c38:	4b5c      	ldr	r3, [pc, #368]	@ (8008dac <HAL_UART_IRQHandler+0x2b8>)
 8008c3a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d00b      	beq.n	8008c58 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	2208      	movs	r2, #8
 8008c46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c4e:	f043 0208 	orr.w	r2, r3, #8
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d012      	beq.n	8008c8a <HAL_UART_IRQHandler+0x196>
 8008c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d00c      	beq.n	8008c8a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008c78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c80:	f043 0220 	orr.w	r2, r3, #32
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	f000 8266 	beq.w	8009162 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c9a:	f003 0320 	and.w	r3, r3, #32
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d013      	beq.n	8008cca <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008ca2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ca6:	f003 0320 	and.w	r3, r3, #32
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d105      	bne.n	8008cba <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008cae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d007      	beq.n	8008cca <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d003      	beq.n	8008cca <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cd0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cde:	2b40      	cmp	r3, #64	@ 0x40
 8008ce0:	d005      	beq.n	8008cee <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008ce2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008ce6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d054      	beq.n	8008d98 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 fff4 	bl	8009cdc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cfe:	2b40      	cmp	r3, #64	@ 0x40
 8008d00:	d146      	bne.n	8008d90 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	3308      	adds	r3, #8
 8008d08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008d10:	e853 3f00 	ldrex	r3, [r3]
 8008d14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008d18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	3308      	adds	r3, #8
 8008d2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008d2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008d32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008d3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008d3e:	e841 2300 	strex	r3, r2, [r1]
 8008d42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008d46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d1d9      	bne.n	8008d02 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d017      	beq.n	8008d88 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d5e:	4a15      	ldr	r2, [pc, #84]	@ (8008db4 <HAL_UART_IRQHandler+0x2c0>)
 8008d60:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d68:	4618      	mov	r0, r3
 8008d6a:	f7fc f9db 	bl	8005124 <HAL_DMA_Abort_IT>
 8008d6e:	4603      	mov	r3, r0
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d019      	beq.n	8008da8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d7c:	687a      	ldr	r2, [r7, #4]
 8008d7e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008d82:	4610      	mov	r0, r2
 8008d84:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d86:	e00f      	b.n	8008da8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f000 f9fe 	bl	800918a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d8e:	e00b      	b.n	8008da8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 f9fa 	bl	800918a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d96:	e007      	b.n	8008da8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 f9f6 	bl	800918a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2200      	movs	r2, #0
 8008da2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008da6:	e1dc      	b.n	8009162 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008da8:	bf00      	nop
    return;
 8008daa:	e1da      	b.n	8009162 <HAL_UART_IRQHandler+0x66e>
 8008dac:	10000001 	.word	0x10000001
 8008db0:	04000120 	.word	0x04000120
 8008db4:	08009ec5 	.word	0x08009ec5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	f040 8170 	bne.w	80090a2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dc6:	f003 0310 	and.w	r3, r3, #16
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	f000 8169 	beq.w	80090a2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008dd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dd4:	f003 0310 	and.w	r3, r3, #16
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	f000 8162 	beq.w	80090a2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	2210      	movs	r2, #16
 8008de4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	689b      	ldr	r3, [r3, #8]
 8008dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008df0:	2b40      	cmp	r3, #64	@ 0x40
 8008df2:	f040 80d8 	bne.w	8008fa6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008e04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	f000 80af 	beq.w	8008f6c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e14:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	f080 80a7 	bcs.w	8008f6c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f003 0320 	and.w	r3, r3, #32
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	f040 8087 	bne.w	8008f4a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008e48:	e853 3f00 	ldrex	r3, [r3]
 8008e4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008e50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008e54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	461a      	mov	r2, r3
 8008e62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008e66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008e6a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e6e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008e72:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008e76:	e841 2300 	strex	r3, r2, [r1]
 8008e7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008e7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d1da      	bne.n	8008e3c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	3308      	adds	r3, #8
 8008e8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e90:	e853 3f00 	ldrex	r3, [r3]
 8008e94:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008e96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e98:	f023 0301 	bic.w	r3, r3, #1
 8008e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	3308      	adds	r3, #8
 8008ea6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008eaa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008eae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008eb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008eb6:	e841 2300 	strex	r3, r2, [r1]
 8008eba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008ebc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d1e1      	bne.n	8008e86 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	3308      	adds	r3, #8
 8008ec8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008ecc:	e853 3f00 	ldrex	r3, [r3]
 8008ed0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008ed2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ed4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ed8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	3308      	adds	r3, #8
 8008ee2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008ee6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008ee8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008eec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008eee:	e841 2300 	strex	r3, r2, [r1]
 8008ef2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008ef4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1e3      	bne.n	8008ec2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2220      	movs	r2, #32
 8008efe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f10:	e853 3f00 	ldrex	r3, [r3]
 8008f14:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008f16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f18:	f023 0310 	bic.w	r3, r3, #16
 8008f1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	461a      	mov	r2, r3
 8008f26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008f2c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008f30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008f32:	e841 2300 	strex	r3, r2, [r1]
 8008f36:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008f38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d1e4      	bne.n	8008f08 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f44:	4618      	mov	r0, r3
 8008f46:	f7fc f88f 	bl	8005068 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2202      	movs	r2, #2
 8008f4e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	1ad3      	subs	r3, r2, r3
 8008f60:	b29b      	uxth	r3, r3
 8008f62:	4619      	mov	r1, r3
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f000 f922 	bl	80091ae <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008f6a:	e0fc      	b.n	8009166 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008f72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008f76:	429a      	cmp	r2, r3
 8008f78:	f040 80f5 	bne.w	8009166 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f003 0320 	and.w	r3, r3, #32
 8008f8a:	2b20      	cmp	r3, #32
 8008f8c:	f040 80eb 	bne.w	8009166 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2202      	movs	r2, #2
 8008f94:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008f9c:	4619      	mov	r1, r3
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	f000 f905 	bl	80091ae <HAL_UARTEx_RxEventCallback>
      return;
 8008fa4:	e0df      	b.n	8009166 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008fb2:	b29b      	uxth	r3, r3
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008fc0:	b29b      	uxth	r3, r3
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	f000 80d1 	beq.w	800916a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008fc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	f000 80cc 	beq.w	800916a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fda:	e853 3f00 	ldrex	r3, [r3]
 8008fde:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008fe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fe2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008fe6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	461a      	mov	r2, r3
 8008ff0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008ff4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ff6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ffa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ffc:	e841 2300 	strex	r3, r2, [r1]
 8009000:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009002:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009004:	2b00      	cmp	r3, #0
 8009006:	d1e4      	bne.n	8008fd2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	3308      	adds	r3, #8
 800900e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009012:	e853 3f00 	ldrex	r3, [r3]
 8009016:	623b      	str	r3, [r7, #32]
   return(result);
 8009018:	6a3b      	ldr	r3, [r7, #32]
 800901a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800901e:	f023 0301 	bic.w	r3, r3, #1
 8009022:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	3308      	adds	r3, #8
 800902c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009030:	633a      	str	r2, [r7, #48]	@ 0x30
 8009032:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009034:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009038:	e841 2300 	strex	r3, r2, [r1]
 800903c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800903e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009040:	2b00      	cmp	r3, #0
 8009042:	d1e1      	bne.n	8009008 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2220      	movs	r2, #32
 8009048:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2200      	movs	r2, #0
 8009050:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2200      	movs	r2, #0
 8009056:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800905e:	693b      	ldr	r3, [r7, #16]
 8009060:	e853 3f00 	ldrex	r3, [r3]
 8009064:	60fb      	str	r3, [r7, #12]
   return(result);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f023 0310 	bic.w	r3, r3, #16
 800906c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	461a      	mov	r2, r3
 8009076:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800907a:	61fb      	str	r3, [r7, #28]
 800907c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800907e:	69b9      	ldr	r1, [r7, #24]
 8009080:	69fa      	ldr	r2, [r7, #28]
 8009082:	e841 2300 	strex	r3, r2, [r1]
 8009086:	617b      	str	r3, [r7, #20]
   return(result);
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d1e4      	bne.n	8009058 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2202      	movs	r2, #2
 8009092:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009094:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009098:	4619      	mov	r1, r3
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f000 f887 	bl	80091ae <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80090a0:	e063      	b.n	800916a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80090a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d00e      	beq.n	80090cc <HAL_UART_IRQHandler+0x5d8>
 80090ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d008      	beq.n	80090cc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80090c2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f001 fc77 	bl	800a9b8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80090ca:	e051      	b.n	8009170 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80090cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d014      	beq.n	8009102 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80090d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d105      	bne.n	80090f0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80090e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d008      	beq.n	8009102 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d03a      	beq.n	800916e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	4798      	blx	r3
    }
    return;
 8009100:	e035      	b.n	800916e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800910a:	2b00      	cmp	r3, #0
 800910c:	d009      	beq.n	8009122 <HAL_UART_IRQHandler+0x62e>
 800910e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009116:	2b00      	cmp	r3, #0
 8009118:	d003      	beq.n	8009122 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f000 ff01 	bl	8009f22 <UART_EndTransmit_IT>
    return;
 8009120:	e026      	b.n	8009170 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009126:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800912a:	2b00      	cmp	r3, #0
 800912c:	d009      	beq.n	8009142 <HAL_UART_IRQHandler+0x64e>
 800912e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009132:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009136:	2b00      	cmp	r3, #0
 8009138:	d003      	beq.n	8009142 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f001 fc4e 	bl	800a9dc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009140:	e016      	b.n	8009170 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009146:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800914a:	2b00      	cmp	r3, #0
 800914c:	d010      	beq.n	8009170 <HAL_UART_IRQHandler+0x67c>
 800914e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009152:	2b00      	cmp	r3, #0
 8009154:	da0c      	bge.n	8009170 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f001 fc37 	bl	800a9ca <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800915c:	e008      	b.n	8009170 <HAL_UART_IRQHandler+0x67c>
      return;
 800915e:	bf00      	nop
 8009160:	e006      	b.n	8009170 <HAL_UART_IRQHandler+0x67c>
    return;
 8009162:	bf00      	nop
 8009164:	e004      	b.n	8009170 <HAL_UART_IRQHandler+0x67c>
      return;
 8009166:	bf00      	nop
 8009168:	e002      	b.n	8009170 <HAL_UART_IRQHandler+0x67c>
      return;
 800916a:	bf00      	nop
 800916c:	e000      	b.n	8009170 <HAL_UART_IRQHandler+0x67c>
    return;
 800916e:	bf00      	nop
  }
}
 8009170:	37e8      	adds	r7, #232	@ 0xe8
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop

08009178 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009180:	bf00      	nop
 8009182:	370c      	adds	r7, #12
 8009184:	46bd      	mov	sp, r7
 8009186:	bc80      	pop	{r7}
 8009188:	4770      	bx	lr

0800918a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800918a:	b480      	push	{r7}
 800918c:	b083      	sub	sp, #12
 800918e:	af00      	add	r7, sp, #0
 8009190:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009192:	bf00      	nop
 8009194:	370c      	adds	r7, #12
 8009196:	46bd      	mov	sp, r7
 8009198:	bc80      	pop	{r7}
 800919a:	4770      	bx	lr

0800919c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800919c:	b480      	push	{r7}
 800919e:	b083      	sub	sp, #12
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80091a4:	bf00      	nop
 80091a6:	370c      	adds	r7, #12
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bc80      	pop	{r7}
 80091ac:	4770      	bx	lr

080091ae <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80091ae:	b480      	push	{r7}
 80091b0:	b083      	sub	sp, #12
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	6078      	str	r0, [r7, #4]
 80091b6:	460b      	mov	r3, r1
 80091b8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80091ba:	bf00      	nop
 80091bc:	370c      	adds	r7, #12
 80091be:	46bd      	mov	sp, r7
 80091c0:	bc80      	pop	{r7}
 80091c2:	4770      	bx	lr

080091c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80091c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80091c8:	b08c      	sub	sp, #48	@ 0x30
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80091ce:	2300      	movs	r3, #0
 80091d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	689a      	ldr	r2, [r3, #8]
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	691b      	ldr	r3, [r3, #16]
 80091dc:	431a      	orrs	r2, r3
 80091de:	697b      	ldr	r3, [r7, #20]
 80091e0:	695b      	ldr	r3, [r3, #20]
 80091e2:	431a      	orrs	r2, r3
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	69db      	ldr	r3, [r3, #28]
 80091e8:	4313      	orrs	r3, r2
 80091ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80091ec:	697b      	ldr	r3, [r7, #20]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	4b94      	ldr	r3, [pc, #592]	@ (8009444 <UART_SetConfig+0x280>)
 80091f4:	4013      	ands	r3, r2
 80091f6:	697a      	ldr	r2, [r7, #20]
 80091f8:	6812      	ldr	r2, [r2, #0]
 80091fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80091fc:	430b      	orrs	r3, r1
 80091fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800920a:	697b      	ldr	r3, [r7, #20]
 800920c:	68da      	ldr	r2, [r3, #12]
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	430a      	orrs	r2, r1
 8009214:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	699b      	ldr	r3, [r3, #24]
 800921a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a89      	ldr	r2, [pc, #548]	@ (8009448 <UART_SetConfig+0x284>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d004      	beq.n	8009230 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	6a1b      	ldr	r3, [r3, #32]
 800922a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800922c:	4313      	orrs	r3, r2
 800922e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	689b      	ldr	r3, [r3, #8]
 8009236:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800923a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800923e:	697a      	ldr	r2, [r7, #20]
 8009240:	6812      	ldr	r2, [r2, #0]
 8009242:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009244:	430b      	orrs	r3, r1
 8009246:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009248:	697b      	ldr	r3, [r7, #20]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800924e:	f023 010f 	bic.w	r1, r3, #15
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	430a      	orrs	r2, r1
 800925c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a7a      	ldr	r2, [pc, #488]	@ (800944c <UART_SetConfig+0x288>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d127      	bne.n	80092b8 <UART_SetConfig+0xf4>
 8009268:	2003      	movs	r0, #3
 800926a:	f7ff f9a7 	bl	80085bc <LL_RCC_GetUSARTClockSource>
 800926e:	4603      	mov	r3, r0
 8009270:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8009274:	2b03      	cmp	r3, #3
 8009276:	d81b      	bhi.n	80092b0 <UART_SetConfig+0xec>
 8009278:	a201      	add	r2, pc, #4	@ (adr r2, 8009280 <UART_SetConfig+0xbc>)
 800927a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800927e:	bf00      	nop
 8009280:	08009291 	.word	0x08009291
 8009284:	080092a1 	.word	0x080092a1
 8009288:	08009299 	.word	0x08009299
 800928c:	080092a9 	.word	0x080092a9
 8009290:	2301      	movs	r3, #1
 8009292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009296:	e080      	b.n	800939a <UART_SetConfig+0x1d6>
 8009298:	2302      	movs	r3, #2
 800929a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800929e:	e07c      	b.n	800939a <UART_SetConfig+0x1d6>
 80092a0:	2304      	movs	r3, #4
 80092a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092a6:	e078      	b.n	800939a <UART_SetConfig+0x1d6>
 80092a8:	2308      	movs	r3, #8
 80092aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092ae:	e074      	b.n	800939a <UART_SetConfig+0x1d6>
 80092b0:	2310      	movs	r3, #16
 80092b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80092b6:	e070      	b.n	800939a <UART_SetConfig+0x1d6>
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a64      	ldr	r2, [pc, #400]	@ (8009450 <UART_SetConfig+0x28c>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d138      	bne.n	8009334 <UART_SetConfig+0x170>
 80092c2:	200c      	movs	r0, #12
 80092c4:	f7ff f97a 	bl	80085bc <LL_RCC_GetUSARTClockSource>
 80092c8:	4603      	mov	r3, r0
 80092ca:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 80092ce:	2b0c      	cmp	r3, #12
 80092d0:	d82c      	bhi.n	800932c <UART_SetConfig+0x168>
 80092d2:	a201      	add	r2, pc, #4	@ (adr r2, 80092d8 <UART_SetConfig+0x114>)
 80092d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d8:	0800930d 	.word	0x0800930d
 80092dc:	0800932d 	.word	0x0800932d
 80092e0:	0800932d 	.word	0x0800932d
 80092e4:	0800932d 	.word	0x0800932d
 80092e8:	0800931d 	.word	0x0800931d
 80092ec:	0800932d 	.word	0x0800932d
 80092f0:	0800932d 	.word	0x0800932d
 80092f4:	0800932d 	.word	0x0800932d
 80092f8:	08009315 	.word	0x08009315
 80092fc:	0800932d 	.word	0x0800932d
 8009300:	0800932d 	.word	0x0800932d
 8009304:	0800932d 	.word	0x0800932d
 8009308:	08009325 	.word	0x08009325
 800930c:	2300      	movs	r3, #0
 800930e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009312:	e042      	b.n	800939a <UART_SetConfig+0x1d6>
 8009314:	2302      	movs	r3, #2
 8009316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800931a:	e03e      	b.n	800939a <UART_SetConfig+0x1d6>
 800931c:	2304      	movs	r3, #4
 800931e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009322:	e03a      	b.n	800939a <UART_SetConfig+0x1d6>
 8009324:	2308      	movs	r3, #8
 8009326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800932a:	e036      	b.n	800939a <UART_SetConfig+0x1d6>
 800932c:	2310      	movs	r3, #16
 800932e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009332:	e032      	b.n	800939a <UART_SetConfig+0x1d6>
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	4a43      	ldr	r2, [pc, #268]	@ (8009448 <UART_SetConfig+0x284>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d12a      	bne.n	8009394 <UART_SetConfig+0x1d0>
 800933e:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8009342:	f7ff f94d 	bl	80085e0 <LL_RCC_GetLPUARTClockSource>
 8009346:	4603      	mov	r3, r0
 8009348:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800934c:	d01a      	beq.n	8009384 <UART_SetConfig+0x1c0>
 800934e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009352:	d81b      	bhi.n	800938c <UART_SetConfig+0x1c8>
 8009354:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009358:	d00c      	beq.n	8009374 <UART_SetConfig+0x1b0>
 800935a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800935e:	d815      	bhi.n	800938c <UART_SetConfig+0x1c8>
 8009360:	2b00      	cmp	r3, #0
 8009362:	d003      	beq.n	800936c <UART_SetConfig+0x1a8>
 8009364:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009368:	d008      	beq.n	800937c <UART_SetConfig+0x1b8>
 800936a:	e00f      	b.n	800938c <UART_SetConfig+0x1c8>
 800936c:	2300      	movs	r3, #0
 800936e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009372:	e012      	b.n	800939a <UART_SetConfig+0x1d6>
 8009374:	2302      	movs	r3, #2
 8009376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800937a:	e00e      	b.n	800939a <UART_SetConfig+0x1d6>
 800937c:	2304      	movs	r3, #4
 800937e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009382:	e00a      	b.n	800939a <UART_SetConfig+0x1d6>
 8009384:	2308      	movs	r3, #8
 8009386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800938a:	e006      	b.n	800939a <UART_SetConfig+0x1d6>
 800938c:	2310      	movs	r3, #16
 800938e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009392:	e002      	b.n	800939a <UART_SetConfig+0x1d6>
 8009394:	2310      	movs	r3, #16
 8009396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4a2a      	ldr	r2, [pc, #168]	@ (8009448 <UART_SetConfig+0x284>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	f040 80a4 	bne.w	80094ee <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80093a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80093aa:	2b08      	cmp	r3, #8
 80093ac:	d823      	bhi.n	80093f6 <UART_SetConfig+0x232>
 80093ae:	a201      	add	r2, pc, #4	@ (adr r2, 80093b4 <UART_SetConfig+0x1f0>)
 80093b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093b4:	080093d9 	.word	0x080093d9
 80093b8:	080093f7 	.word	0x080093f7
 80093bc:	080093e1 	.word	0x080093e1
 80093c0:	080093f7 	.word	0x080093f7
 80093c4:	080093e7 	.word	0x080093e7
 80093c8:	080093f7 	.word	0x080093f7
 80093cc:	080093f7 	.word	0x080093f7
 80093d0:	080093f7 	.word	0x080093f7
 80093d4:	080093ef 	.word	0x080093ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093d8:	f7fd fdaa 	bl	8006f30 <HAL_RCC_GetPCLK1Freq>
 80093dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093de:	e010      	b.n	8009402 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093e0:	4b1c      	ldr	r3, [pc, #112]	@ (8009454 <UART_SetConfig+0x290>)
 80093e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093e4:	e00d      	b.n	8009402 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093e6:	f7fd fcef 	bl	8006dc8 <HAL_RCC_GetSysClockFreq>
 80093ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093ec:	e009      	b.n	8009402 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80093f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093f4:	e005      	b.n	8009402 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 80093f6:	2300      	movs	r3, #0
 80093f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009400:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009404:	2b00      	cmp	r3, #0
 8009406:	f000 8137 	beq.w	8009678 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800940e:	4a12      	ldr	r2, [pc, #72]	@ (8009458 <UART_SetConfig+0x294>)
 8009410:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009414:	461a      	mov	r2, r3
 8009416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009418:	fbb3 f3f2 	udiv	r3, r3, r2
 800941c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	685a      	ldr	r2, [r3, #4]
 8009422:	4613      	mov	r3, r2
 8009424:	005b      	lsls	r3, r3, #1
 8009426:	4413      	add	r3, r2
 8009428:	69ba      	ldr	r2, [r7, #24]
 800942a:	429a      	cmp	r2, r3
 800942c:	d305      	bcc.n	800943a <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	685b      	ldr	r3, [r3, #4]
 8009432:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009434:	69ba      	ldr	r2, [r7, #24]
 8009436:	429a      	cmp	r2, r3
 8009438:	d910      	bls.n	800945c <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 800943a:	2301      	movs	r3, #1
 800943c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009440:	e11a      	b.n	8009678 <UART_SetConfig+0x4b4>
 8009442:	bf00      	nop
 8009444:	cfff69f3 	.word	0xcfff69f3
 8009448:	40008000 	.word	0x40008000
 800944c:	40013800 	.word	0x40013800
 8009450:	40004400 	.word	0x40004400
 8009454:	00f42400 	.word	0x00f42400
 8009458:	08021b94 	.word	0x08021b94
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800945c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800945e:	2200      	movs	r2, #0
 8009460:	60bb      	str	r3, [r7, #8]
 8009462:	60fa      	str	r2, [r7, #12]
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009468:	4a8e      	ldr	r2, [pc, #568]	@ (80096a4 <UART_SetConfig+0x4e0>)
 800946a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800946e:	b29b      	uxth	r3, r3
 8009470:	2200      	movs	r2, #0
 8009472:	603b      	str	r3, [r7, #0]
 8009474:	607a      	str	r2, [r7, #4]
 8009476:	e9d7 2300 	ldrd	r2, r3, [r7]
 800947a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800947e:	f7f7 fd8f 	bl	8000fa0 <__aeabi_uldivmod>
 8009482:	4602      	mov	r2, r0
 8009484:	460b      	mov	r3, r1
 8009486:	4610      	mov	r0, r2
 8009488:	4619      	mov	r1, r3
 800948a:	f04f 0200 	mov.w	r2, #0
 800948e:	f04f 0300 	mov.w	r3, #0
 8009492:	020b      	lsls	r3, r1, #8
 8009494:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009498:	0202      	lsls	r2, r0, #8
 800949a:	6979      	ldr	r1, [r7, #20]
 800949c:	6849      	ldr	r1, [r1, #4]
 800949e:	0849      	lsrs	r1, r1, #1
 80094a0:	2000      	movs	r0, #0
 80094a2:	460c      	mov	r4, r1
 80094a4:	4605      	mov	r5, r0
 80094a6:	eb12 0804 	adds.w	r8, r2, r4
 80094aa:	eb43 0905 	adc.w	r9, r3, r5
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	685b      	ldr	r3, [r3, #4]
 80094b2:	2200      	movs	r2, #0
 80094b4:	469a      	mov	sl, r3
 80094b6:	4693      	mov	fp, r2
 80094b8:	4652      	mov	r2, sl
 80094ba:	465b      	mov	r3, fp
 80094bc:	4640      	mov	r0, r8
 80094be:	4649      	mov	r1, r9
 80094c0:	f7f7 fd6e 	bl	8000fa0 <__aeabi_uldivmod>
 80094c4:	4602      	mov	r2, r0
 80094c6:	460b      	mov	r3, r1
 80094c8:	4613      	mov	r3, r2
 80094ca:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80094cc:	6a3b      	ldr	r3, [r7, #32]
 80094ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80094d2:	d308      	bcc.n	80094e6 <UART_SetConfig+0x322>
 80094d4:	6a3b      	ldr	r3, [r7, #32]
 80094d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80094da:	d204      	bcs.n	80094e6 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	6a3a      	ldr	r2, [r7, #32]
 80094e2:	60da      	str	r2, [r3, #12]
 80094e4:	e0c8      	b.n	8009678 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 80094e6:	2301      	movs	r3, #1
 80094e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80094ec:	e0c4      	b.n	8009678 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	69db      	ldr	r3, [r3, #28]
 80094f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094f6:	d167      	bne.n	80095c8 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 80094f8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80094fc:	2b08      	cmp	r3, #8
 80094fe:	d828      	bhi.n	8009552 <UART_SetConfig+0x38e>
 8009500:	a201      	add	r2, pc, #4	@ (adr r2, 8009508 <UART_SetConfig+0x344>)
 8009502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009506:	bf00      	nop
 8009508:	0800952d 	.word	0x0800952d
 800950c:	08009535 	.word	0x08009535
 8009510:	0800953d 	.word	0x0800953d
 8009514:	08009553 	.word	0x08009553
 8009518:	08009543 	.word	0x08009543
 800951c:	08009553 	.word	0x08009553
 8009520:	08009553 	.word	0x08009553
 8009524:	08009553 	.word	0x08009553
 8009528:	0800954b 	.word	0x0800954b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800952c:	f7fd fd00 	bl	8006f30 <HAL_RCC_GetPCLK1Freq>
 8009530:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009532:	e014      	b.n	800955e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009534:	f7fd fd0e 	bl	8006f54 <HAL_RCC_GetPCLK2Freq>
 8009538:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800953a:	e010      	b.n	800955e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800953c:	4b5a      	ldr	r3, [pc, #360]	@ (80096a8 <UART_SetConfig+0x4e4>)
 800953e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009540:	e00d      	b.n	800955e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009542:	f7fd fc41 	bl	8006dc8 <HAL_RCC_GetSysClockFreq>
 8009546:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009548:	e009      	b.n	800955e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800954a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800954e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009550:	e005      	b.n	800955e <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8009552:	2300      	movs	r3, #0
 8009554:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009556:	2301      	movs	r3, #1
 8009558:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800955c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800955e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009560:	2b00      	cmp	r3, #0
 8009562:	f000 8089 	beq.w	8009678 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800956a:	4a4e      	ldr	r2, [pc, #312]	@ (80096a4 <UART_SetConfig+0x4e0>)
 800956c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009570:	461a      	mov	r2, r3
 8009572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009574:	fbb3 f3f2 	udiv	r3, r3, r2
 8009578:	005a      	lsls	r2, r3, #1
 800957a:	697b      	ldr	r3, [r7, #20]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	085b      	lsrs	r3, r3, #1
 8009580:	441a      	add	r2, r3
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	685b      	ldr	r3, [r3, #4]
 8009586:	fbb2 f3f3 	udiv	r3, r2, r3
 800958a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800958c:	6a3b      	ldr	r3, [r7, #32]
 800958e:	2b0f      	cmp	r3, #15
 8009590:	d916      	bls.n	80095c0 <UART_SetConfig+0x3fc>
 8009592:	6a3b      	ldr	r3, [r7, #32]
 8009594:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009598:	d212      	bcs.n	80095c0 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800959a:	6a3b      	ldr	r3, [r7, #32]
 800959c:	b29b      	uxth	r3, r3
 800959e:	f023 030f 	bic.w	r3, r3, #15
 80095a2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095a4:	6a3b      	ldr	r3, [r7, #32]
 80095a6:	085b      	lsrs	r3, r3, #1
 80095a8:	b29b      	uxth	r3, r3
 80095aa:	f003 0307 	and.w	r3, r3, #7
 80095ae:	b29a      	uxth	r2, r3
 80095b0:	8bfb      	ldrh	r3, [r7, #30]
 80095b2:	4313      	orrs	r3, r2
 80095b4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80095b6:	697b      	ldr	r3, [r7, #20]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	8bfa      	ldrh	r2, [r7, #30]
 80095bc:	60da      	str	r2, [r3, #12]
 80095be:	e05b      	b.n	8009678 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80095c0:	2301      	movs	r3, #1
 80095c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80095c6:	e057      	b.n	8009678 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80095c8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80095cc:	2b08      	cmp	r3, #8
 80095ce:	d828      	bhi.n	8009622 <UART_SetConfig+0x45e>
 80095d0:	a201      	add	r2, pc, #4	@ (adr r2, 80095d8 <UART_SetConfig+0x414>)
 80095d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095d6:	bf00      	nop
 80095d8:	080095fd 	.word	0x080095fd
 80095dc:	08009605 	.word	0x08009605
 80095e0:	0800960d 	.word	0x0800960d
 80095e4:	08009623 	.word	0x08009623
 80095e8:	08009613 	.word	0x08009613
 80095ec:	08009623 	.word	0x08009623
 80095f0:	08009623 	.word	0x08009623
 80095f4:	08009623 	.word	0x08009623
 80095f8:	0800961b 	.word	0x0800961b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095fc:	f7fd fc98 	bl	8006f30 <HAL_RCC_GetPCLK1Freq>
 8009600:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009602:	e014      	b.n	800962e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009604:	f7fd fca6 	bl	8006f54 <HAL_RCC_GetPCLK2Freq>
 8009608:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800960a:	e010      	b.n	800962e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800960c:	4b26      	ldr	r3, [pc, #152]	@ (80096a8 <UART_SetConfig+0x4e4>)
 800960e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009610:	e00d      	b.n	800962e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009612:	f7fd fbd9 	bl	8006dc8 <HAL_RCC_GetSysClockFreq>
 8009616:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009618:	e009      	b.n	800962e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800961a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800961e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009620:	e005      	b.n	800962e <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8009622:	2300      	movs	r3, #0
 8009624:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009626:	2301      	movs	r3, #1
 8009628:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800962c:	bf00      	nop
    }

    if (pclk != 0U)
 800962e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009630:	2b00      	cmp	r3, #0
 8009632:	d021      	beq.n	8009678 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009634:	697b      	ldr	r3, [r7, #20]
 8009636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009638:	4a1a      	ldr	r2, [pc, #104]	@ (80096a4 <UART_SetConfig+0x4e0>)
 800963a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800963e:	461a      	mov	r2, r3
 8009640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009642:	fbb3 f2f2 	udiv	r2, r3, r2
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	085b      	lsrs	r3, r3, #1
 800964c:	441a      	add	r2, r3
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	fbb2 f3f3 	udiv	r3, r2, r3
 8009656:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009658:	6a3b      	ldr	r3, [r7, #32]
 800965a:	2b0f      	cmp	r3, #15
 800965c:	d909      	bls.n	8009672 <UART_SetConfig+0x4ae>
 800965e:	6a3b      	ldr	r3, [r7, #32]
 8009660:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009664:	d205      	bcs.n	8009672 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009666:	6a3b      	ldr	r3, [r7, #32]
 8009668:	b29a      	uxth	r2, r3
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	60da      	str	r2, [r3, #12]
 8009670:	e002      	b.n	8009678 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	2201      	movs	r2, #1
 800967c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	2201      	movs	r2, #1
 8009684:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	2200      	movs	r2, #0
 800968c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	2200      	movs	r2, #0
 8009692:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009694:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009698:	4618      	mov	r0, r3
 800969a:	3730      	adds	r7, #48	@ 0x30
 800969c:	46bd      	mov	sp, r7
 800969e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80096a2:	bf00      	nop
 80096a4:	08021b94 	.word	0x08021b94
 80096a8:	00f42400 	.word	0x00f42400

080096ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80096ac:	b480      	push	{r7}
 80096ae:	b083      	sub	sp, #12
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096b8:	f003 0308 	and.w	r3, r3, #8
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d00a      	beq.n	80096d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	685b      	ldr	r3, [r3, #4]
 80096c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	430a      	orrs	r2, r1
 80096d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096da:	f003 0301 	and.w	r3, r3, #1
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d00a      	beq.n	80096f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	685b      	ldr	r3, [r3, #4]
 80096e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	430a      	orrs	r2, r1
 80096f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096fc:	f003 0302 	and.w	r3, r3, #2
 8009700:	2b00      	cmp	r3, #0
 8009702:	d00a      	beq.n	800971a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	685b      	ldr	r3, [r3, #4]
 800970a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	430a      	orrs	r2, r1
 8009718:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800971e:	f003 0304 	and.w	r3, r3, #4
 8009722:	2b00      	cmp	r3, #0
 8009724:	d00a      	beq.n	800973c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	430a      	orrs	r2, r1
 800973a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009740:	f003 0310 	and.w	r3, r3, #16
 8009744:	2b00      	cmp	r3, #0
 8009746:	d00a      	beq.n	800975e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	689b      	ldr	r3, [r3, #8]
 800974e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	430a      	orrs	r2, r1
 800975c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009762:	f003 0320 	and.w	r3, r3, #32
 8009766:	2b00      	cmp	r3, #0
 8009768:	d00a      	beq.n	8009780 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	689b      	ldr	r3, [r3, #8]
 8009770:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	430a      	orrs	r2, r1
 800977e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009788:	2b00      	cmp	r3, #0
 800978a:	d01a      	beq.n	80097c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	430a      	orrs	r2, r1
 80097a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097aa:	d10a      	bne.n	80097c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	430a      	orrs	r2, r1
 80097c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d00a      	beq.n	80097e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	685b      	ldr	r3, [r3, #4]
 80097d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	430a      	orrs	r2, r1
 80097e2:	605a      	str	r2, [r3, #4]
  }
}
 80097e4:	bf00      	nop
 80097e6:	370c      	adds	r7, #12
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bc80      	pop	{r7}
 80097ec:	4770      	bx	lr

080097ee <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80097ee:	b580      	push	{r7, lr}
 80097f0:	b098      	sub	sp, #96	@ 0x60
 80097f2:	af02      	add	r7, sp, #8
 80097f4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2200      	movs	r2, #0
 80097fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80097fe:	f7f9 f80b 	bl	8002818 <HAL_GetTick>
 8009802:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f003 0308 	and.w	r3, r3, #8
 800980e:	2b08      	cmp	r3, #8
 8009810:	d12f      	bne.n	8009872 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009812:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009816:	9300      	str	r3, [sp, #0]
 8009818:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800981a:	2200      	movs	r2, #0
 800981c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f000 f88e 	bl	8009942 <UART_WaitOnFlagUntilTimeout>
 8009826:	4603      	mov	r3, r0
 8009828:	2b00      	cmp	r3, #0
 800982a:	d022      	beq.n	8009872 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009834:	e853 3f00 	ldrex	r3, [r3]
 8009838:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800983a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800983c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009840:	653b      	str	r3, [r7, #80]	@ 0x50
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	461a      	mov	r2, r3
 8009848:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800984a:	647b      	str	r3, [r7, #68]	@ 0x44
 800984c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800984e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009850:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009852:	e841 2300 	strex	r3, r2, [r1]
 8009856:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800985a:	2b00      	cmp	r3, #0
 800985c:	d1e6      	bne.n	800982c <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2220      	movs	r2, #32
 8009862:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2200      	movs	r2, #0
 800986a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800986e:	2303      	movs	r3, #3
 8009870:	e063      	b.n	800993a <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f003 0304 	and.w	r3, r3, #4
 800987c:	2b04      	cmp	r3, #4
 800987e:	d149      	bne.n	8009914 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009880:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009884:	9300      	str	r3, [sp, #0]
 8009886:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009888:	2200      	movs	r2, #0
 800988a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 f857 	bl	8009942 <UART_WaitOnFlagUntilTimeout>
 8009894:	4603      	mov	r3, r0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d03c      	beq.n	8009914 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098a2:	e853 3f00 	ldrex	r3, [r3]
 80098a6:	623b      	str	r3, [r7, #32]
   return(result);
 80098a8:	6a3b      	ldr	r3, [r7, #32]
 80098aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	461a      	mov	r2, r3
 80098b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80098ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098c0:	e841 2300 	strex	r3, r2, [r1]
 80098c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d1e6      	bne.n	800989a <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	3308      	adds	r3, #8
 80098d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	e853 3f00 	ldrex	r3, [r3]
 80098da:	60fb      	str	r3, [r7, #12]
   return(result);
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f023 0301 	bic.w	r3, r3, #1
 80098e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	3308      	adds	r3, #8
 80098ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098ec:	61fa      	str	r2, [r7, #28]
 80098ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098f0:	69b9      	ldr	r1, [r7, #24]
 80098f2:	69fa      	ldr	r2, [r7, #28]
 80098f4:	e841 2300 	strex	r3, r2, [r1]
 80098f8:	617b      	str	r3, [r7, #20]
   return(result);
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d1e5      	bne.n	80098cc <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2220      	movs	r2, #32
 8009904:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2200      	movs	r2, #0
 800990c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009910:	2303      	movs	r3, #3
 8009912:	e012      	b.n	800993a <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2220      	movs	r2, #32
 8009918:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2220      	movs	r2, #32
 8009920:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2200      	movs	r2, #0
 8009928:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2200      	movs	r2, #0
 800992e:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2200      	movs	r2, #0
 8009934:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009938:	2300      	movs	r3, #0
}
 800993a:	4618      	mov	r0, r3
 800993c:	3758      	adds	r7, #88	@ 0x58
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}

08009942 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009942:	b580      	push	{r7, lr}
 8009944:	b084      	sub	sp, #16
 8009946:	af00      	add	r7, sp, #0
 8009948:	60f8      	str	r0, [r7, #12]
 800994a:	60b9      	str	r1, [r7, #8]
 800994c:	603b      	str	r3, [r7, #0]
 800994e:	4613      	mov	r3, r2
 8009950:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009952:	e04f      	b.n	80099f4 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009954:	69bb      	ldr	r3, [r7, #24]
 8009956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800995a:	d04b      	beq.n	80099f4 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800995c:	f7f8 ff5c 	bl	8002818 <HAL_GetTick>
 8009960:	4602      	mov	r2, r0
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	1ad3      	subs	r3, r2, r3
 8009966:	69ba      	ldr	r2, [r7, #24]
 8009968:	429a      	cmp	r2, r3
 800996a:	d302      	bcc.n	8009972 <UART_WaitOnFlagUntilTimeout+0x30>
 800996c:	69bb      	ldr	r3, [r7, #24]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d101      	bne.n	8009976 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009972:	2303      	movs	r3, #3
 8009974:	e04e      	b.n	8009a14 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f003 0304 	and.w	r3, r3, #4
 8009980:	2b00      	cmp	r3, #0
 8009982:	d037      	beq.n	80099f4 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	2b80      	cmp	r3, #128	@ 0x80
 8009988:	d034      	beq.n	80099f4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	2b40      	cmp	r3, #64	@ 0x40
 800998e:	d031      	beq.n	80099f4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	69db      	ldr	r3, [r3, #28]
 8009996:	f003 0308 	and.w	r3, r3, #8
 800999a:	2b08      	cmp	r3, #8
 800999c:	d110      	bne.n	80099c0 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	2208      	movs	r2, #8
 80099a4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099a6:	68f8      	ldr	r0, [r7, #12]
 80099a8:	f000 f998 	bl	8009cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	2208      	movs	r2, #8
 80099b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2200      	movs	r2, #0
 80099b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80099bc:	2301      	movs	r3, #1
 80099be:	e029      	b.n	8009a14 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	69db      	ldr	r3, [r3, #28]
 80099c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80099ce:	d111      	bne.n	80099f4 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80099d8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099da:	68f8      	ldr	r0, [r7, #12]
 80099dc:	f000 f97e 	bl	8009cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	2220      	movs	r2, #32
 80099e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2200      	movs	r2, #0
 80099ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80099f0:	2303      	movs	r3, #3
 80099f2:	e00f      	b.n	8009a14 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	69da      	ldr	r2, [r3, #28]
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	4013      	ands	r3, r2
 80099fe:	68ba      	ldr	r2, [r7, #8]
 8009a00:	429a      	cmp	r2, r3
 8009a02:	bf0c      	ite	eq
 8009a04:	2301      	moveq	r3, #1
 8009a06:	2300      	movne	r3, #0
 8009a08:	b2db      	uxtb	r3, r3
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	79fb      	ldrb	r3, [r7, #7]
 8009a0e:	429a      	cmp	r2, r3
 8009a10:	d0a0      	beq.n	8009954 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a12:	2300      	movs	r3, #0
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	3710      	adds	r7, #16
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}

08009a1c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b0a3      	sub	sp, #140	@ 0x8c
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	60b9      	str	r1, [r7, #8]
 8009a26:	4613      	mov	r3, r2
 8009a28:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	68ba      	ldr	r2, [r7, #8]
 8009a2e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	88fa      	ldrh	r2, [r7, #6]
 8009a34:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	88fa      	ldrh	r2, [r7, #6]
 8009a3c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	2200      	movs	r2, #0
 8009a44:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	689b      	ldr	r3, [r3, #8]
 8009a4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a4e:	d10e      	bne.n	8009a6e <UART_Start_Receive_IT+0x52>
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	691b      	ldr	r3, [r3, #16]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d105      	bne.n	8009a64 <UART_Start_Receive_IT+0x48>
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009a5e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a62:	e02d      	b.n	8009ac0 <UART_Start_Receive_IT+0xa4>
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	22ff      	movs	r2, #255	@ 0xff
 8009a68:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a6c:	e028      	b.n	8009ac0 <UART_Start_Receive_IT+0xa4>
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	689b      	ldr	r3, [r3, #8]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d10d      	bne.n	8009a92 <UART_Start_Receive_IT+0x76>
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	691b      	ldr	r3, [r3, #16]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d104      	bne.n	8009a88 <UART_Start_Receive_IT+0x6c>
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	22ff      	movs	r2, #255	@ 0xff
 8009a82:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a86:	e01b      	b.n	8009ac0 <UART_Start_Receive_IT+0xa4>
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	227f      	movs	r2, #127	@ 0x7f
 8009a8c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009a90:	e016      	b.n	8009ac0 <UART_Start_Receive_IT+0xa4>
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	689b      	ldr	r3, [r3, #8]
 8009a96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a9a:	d10d      	bne.n	8009ab8 <UART_Start_Receive_IT+0x9c>
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	691b      	ldr	r3, [r3, #16]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d104      	bne.n	8009aae <UART_Start_Receive_IT+0x92>
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	227f      	movs	r2, #127	@ 0x7f
 8009aa8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009aac:	e008      	b.n	8009ac0 <UART_Start_Receive_IT+0xa4>
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	223f      	movs	r2, #63	@ 0x3f
 8009ab2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009ab6:	e003      	b.n	8009ac0 <UART_Start_Receive_IT+0xa4>
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2200      	movs	r2, #0
 8009abc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2222      	movs	r2, #34	@ 0x22
 8009acc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	3308      	adds	r3, #8
 8009ad6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ad8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009ada:	e853 3f00 	ldrex	r3, [r3]
 8009ade:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009ae0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009ae2:	f043 0301 	orr.w	r3, r3, #1
 8009ae6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	3308      	adds	r3, #8
 8009af0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009af4:	673a      	str	r2, [r7, #112]	@ 0x70
 8009af6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009af8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009afa:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009afc:	e841 2300 	strex	r3, r2, [r1]
 8009b00:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009b02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d1e3      	bne.n	8009ad0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b10:	d14f      	bne.n	8009bb2 <UART_Start_Receive_IT+0x196>
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009b18:	88fa      	ldrh	r2, [r7, #6]
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d349      	bcc.n	8009bb2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	689b      	ldr	r3, [r3, #8]
 8009b22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009b26:	d107      	bne.n	8009b38 <UART_Start_Receive_IT+0x11c>
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	691b      	ldr	r3, [r3, #16]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d103      	bne.n	8009b38 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	4a46      	ldr	r2, [pc, #280]	@ (8009c4c <UART_Start_Receive_IT+0x230>)
 8009b34:	675a      	str	r2, [r3, #116]	@ 0x74
 8009b36:	e002      	b.n	8009b3e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	4a45      	ldr	r2, [pc, #276]	@ (8009c50 <UART_Start_Receive_IT+0x234>)
 8009b3c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	691b      	ldr	r3, [r3, #16]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d01a      	beq.n	8009b7c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b4e:	e853 3f00 	ldrex	r3, [r3]
 8009b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b5a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	461a      	mov	r2, r3
 8009b64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009b68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b6a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b6c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009b6e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009b70:	e841 2300 	strex	r3, r2, [r1]
 8009b74:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8009b76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d1e4      	bne.n	8009b46 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	3308      	adds	r3, #8
 8009b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b86:	e853 3f00 	ldrex	r3, [r3]
 8009b8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b92:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	3308      	adds	r3, #8
 8009b9a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009b9c:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009b9e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009ba2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ba4:	e841 2300 	strex	r3, r2, [r1]
 8009ba8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009baa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d1e5      	bne.n	8009b7c <UART_Start_Receive_IT+0x160>
 8009bb0:	e046      	b.n	8009c40 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	689b      	ldr	r3, [r3, #8]
 8009bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bba:	d107      	bne.n	8009bcc <UART_Start_Receive_IT+0x1b0>
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	691b      	ldr	r3, [r3, #16]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d103      	bne.n	8009bcc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	4a23      	ldr	r2, [pc, #140]	@ (8009c54 <UART_Start_Receive_IT+0x238>)
 8009bc8:	675a      	str	r2, [r3, #116]	@ 0x74
 8009bca:	e002      	b.n	8009bd2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	4a22      	ldr	r2, [pc, #136]	@ (8009c58 <UART_Start_Receive_IT+0x23c>)
 8009bd0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	691b      	ldr	r3, [r3, #16]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d019      	beq.n	8009c0e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be2:	e853 3f00 	ldrex	r3, [r3]
 8009be6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bea:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009bee:	677b      	str	r3, [r7, #116]	@ 0x74
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009bf8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bfa:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bfc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009bfe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c00:	e841 2300 	strex	r3, r2, [r1]
 8009c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d1e6      	bne.n	8009bda <UART_Start_Receive_IT+0x1be>
 8009c0c:	e018      	b.n	8009c40 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	e853 3f00 	ldrex	r3, [r3]
 8009c1a:	613b      	str	r3, [r7, #16]
   return(result);
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	f043 0320 	orr.w	r3, r3, #32
 8009c22:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	461a      	mov	r2, r3
 8009c2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c2c:	623b      	str	r3, [r7, #32]
 8009c2e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c30:	69f9      	ldr	r1, [r7, #28]
 8009c32:	6a3a      	ldr	r2, [r7, #32]
 8009c34:	e841 2300 	strex	r3, r2, [r1]
 8009c38:	61bb      	str	r3, [r7, #24]
   return(result);
 8009c3a:	69bb      	ldr	r3, [r7, #24]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d1e6      	bne.n	8009c0e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8009c40:	2300      	movs	r3, #0
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	378c      	adds	r7, #140	@ 0x8c
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bc80      	pop	{r7}
 8009c4a:	4770      	bx	lr
 8009c4c:	0800a64d 	.word	0x0800a64d
 8009c50:	0800a2e9 	.word	0x0800a2e9
 8009c54:	0800a131 	.word	0x0800a131
 8009c58:	08009f79 	.word	0x08009f79

08009c5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b08f      	sub	sp, #60	@ 0x3c
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c6a:	6a3b      	ldr	r3, [r7, #32]
 8009c6c:	e853 3f00 	ldrex	r3, [r3]
 8009c70:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009c78:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	461a      	mov	r2, r3
 8009c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c84:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c8a:	e841 2300 	strex	r3, r2, [r1]
 8009c8e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d1e6      	bne.n	8009c64 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	3308      	adds	r3, #8
 8009c9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	e853 3f00 	ldrex	r3, [r3]
 8009ca4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009cac:	633b      	str	r3, [r7, #48]	@ 0x30
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	3308      	adds	r3, #8
 8009cb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cb6:	61ba      	str	r2, [r7, #24]
 8009cb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cba:	6979      	ldr	r1, [r7, #20]
 8009cbc:	69ba      	ldr	r2, [r7, #24]
 8009cbe:	e841 2300 	strex	r3, r2, [r1]
 8009cc2:	613b      	str	r3, [r7, #16]
   return(result);
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d1e5      	bne.n	8009c96 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2220      	movs	r2, #32
 8009cce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009cd2:	bf00      	nop
 8009cd4:	373c      	adds	r7, #60	@ 0x3c
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bc80      	pop	{r7}
 8009cda:	4770      	bx	lr

08009cdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009cdc:	b480      	push	{r7}
 8009cde:	b095      	sub	sp, #84	@ 0x54
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cec:	e853 3f00 	ldrex	r3, [r3]
 8009cf0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	461a      	mov	r2, r3
 8009d00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d02:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d04:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009d08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d0a:	e841 2300 	strex	r3, r2, [r1]
 8009d0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d1e6      	bne.n	8009ce4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	3308      	adds	r3, #8
 8009d1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d1e:	6a3b      	ldr	r3, [r7, #32]
 8009d20:	e853 3f00 	ldrex	r3, [r3]
 8009d24:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d26:	69fb      	ldr	r3, [r7, #28]
 8009d28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d2c:	f023 0301 	bic.w	r3, r3, #1
 8009d30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	3308      	adds	r3, #8
 8009d38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d42:	e841 2300 	strex	r3, r2, [r1]
 8009d46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d1e3      	bne.n	8009d16 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d118      	bne.n	8009d88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	e853 3f00 	ldrex	r3, [r3]
 8009d62:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	f023 0310 	bic.w	r3, r3, #16
 8009d6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	461a      	mov	r2, r3
 8009d72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d74:	61bb      	str	r3, [r7, #24]
 8009d76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d78:	6979      	ldr	r1, [r7, #20]
 8009d7a:	69ba      	ldr	r2, [r7, #24]
 8009d7c:	e841 2300 	strex	r3, r2, [r1]
 8009d80:	613b      	str	r3, [r7, #16]
   return(result);
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d1e6      	bne.n	8009d56 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2220      	movs	r2, #32
 8009d8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2200      	movs	r2, #0
 8009d94:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009d9c:	bf00      	nop
 8009d9e:	3754      	adds	r7, #84	@ 0x54
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bc80      	pop	{r7}
 8009da4:	4770      	bx	lr

08009da6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009da6:	b580      	push	{r7, lr}
 8009da8:	b090      	sub	sp, #64	@ 0x40
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009db2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f003 0320 	and.w	r3, r3, #32
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d133      	bne.n	8009e2a <UART_DMATransmitCplt+0x84>
  {
    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009dc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	3308      	adds	r3, #8
 8009dc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dcc:	e853 3f00 	ldrex	r3, [r3]
 8009dd0:	623b      	str	r3, [r7, #32]
   return(result);
 8009dd2:	6a3b      	ldr	r3, [r7, #32]
 8009dd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009dd8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009dda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	3308      	adds	r3, #8
 8009de0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009de2:	633a      	str	r2, [r7, #48]	@ 0x30
 8009de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009de8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dea:	e841 2300 	strex	r3, r2, [r1]
 8009dee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d1e5      	bne.n	8009dc2 <UART_DMATransmitCplt+0x1c>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfc:	693b      	ldr	r3, [r7, #16]
 8009dfe:	e853 3f00 	ldrex	r3, [r3]
 8009e02:	60fb      	str	r3, [r7, #12]
   return(result);
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009e0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	461a      	mov	r2, r3
 8009e12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e14:	61fb      	str	r3, [r7, #28]
 8009e16:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e18:	69b9      	ldr	r1, [r7, #24]
 8009e1a:	69fa      	ldr	r2, [r7, #28]
 8009e1c:	e841 2300 	strex	r3, r2, [r1]
 8009e20:	617b      	str	r3, [r7, #20]
   return(result);
 8009e22:	697b      	ldr	r3, [r7, #20]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d1e6      	bne.n	8009df6 <UART_DMATransmitCplt+0x50>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e28:	e002      	b.n	8009e30 <UART_DMATransmitCplt+0x8a>
    HAL_UART_TxCpltCallback(huart);
 8009e2a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009e2c:	f7f9 fb7e 	bl	800352c <HAL_UART_TxCpltCallback>
}
 8009e30:	bf00      	nop
 8009e32:	3740      	adds	r7, #64	@ 0x40
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}

08009e38 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	b084      	sub	sp, #16
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e44:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009e46:	68f8      	ldr	r0, [r7, #12]
 8009e48:	f7ff f996 	bl	8009178 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e4c:	bf00      	nop
 8009e4e:	3710      	adds	r7, #16
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}

08009e54 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b086      	sub	sp, #24
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e60:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e68:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e70:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	689b      	ldr	r3, [r3, #8]
 8009e78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e7c:	2b80      	cmp	r3, #128	@ 0x80
 8009e7e:	d105      	bne.n	8009e8c <UART_DMAError+0x38>
 8009e80:	693b      	ldr	r3, [r7, #16]
 8009e82:	2b21      	cmp	r3, #33	@ 0x21
 8009e84:	d102      	bne.n	8009e8c <UART_DMAError+0x38>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 8009e86:	6978      	ldr	r0, [r7, #20]
 8009e88:	f7ff fee8 	bl	8009c5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	689b      	ldr	r3, [r3, #8]
 8009e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e96:	2b40      	cmp	r3, #64	@ 0x40
 8009e98:	d105      	bne.n	8009ea6 <UART_DMAError+0x52>
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	2b22      	cmp	r3, #34	@ 0x22
 8009e9e:	d102      	bne.n	8009ea6 <UART_DMAError+0x52>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 8009ea0:	6978      	ldr	r0, [r7, #20]
 8009ea2:	f7ff ff1b 	bl	8009cdc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009eac:	f043 0210 	orr.w	r2, r3, #16
 8009eb0:	697b      	ldr	r3, [r7, #20]
 8009eb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009eb6:	6978      	ldr	r0, [r7, #20]
 8009eb8:	f7ff f967 	bl	800918a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ebc:	bf00      	nop
 8009ebe:	3718      	adds	r7, #24
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ed0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ed2:	68f8      	ldr	r0, [r7, #12]
 8009ed4:	f7ff f959 	bl	800918a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ed8:	bf00      	nop
 8009eda:	3710      	adds	r7, #16
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}

08009ee0 <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b084      	sub	sp, #16
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eec:	60fb      	str	r3, [r7, #12]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	220f      	movs	r2, #15
 8009ef4:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	699a      	ldr	r2, [r3, #24]
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	f042 0208 	orr.w	r2, r2, #8
 8009f04:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2220      	movs	r2, #32
 8009f0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2200      	movs	r2, #0
 8009f12:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8009f14:	68f8      	ldr	r0, [r7, #12]
 8009f16:	f7ff f941 	bl	800919c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f1a:	bf00      	nop
 8009f1c:	3710      	adds	r7, #16
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}

08009f22 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f22:	b580      	push	{r7, lr}
 8009f24:	b088      	sub	sp, #32
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	e853 3f00 	ldrex	r3, [r3]
 8009f36:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f3e:	61fb      	str	r3, [r7, #28]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	461a      	mov	r2, r3
 8009f46:	69fb      	ldr	r3, [r7, #28]
 8009f48:	61bb      	str	r3, [r7, #24]
 8009f4a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f4c:	6979      	ldr	r1, [r7, #20]
 8009f4e:	69ba      	ldr	r2, [r7, #24]
 8009f50:	e841 2300 	strex	r3, r2, [r1]
 8009f54:	613b      	str	r3, [r7, #16]
   return(result);
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d1e6      	bne.n	8009f2a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2220      	movs	r2, #32
 8009f60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2200      	movs	r2, #0
 8009f68:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f7f9 fade 	bl	800352c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f70:	bf00      	nop
 8009f72:	3720      	adds	r7, #32
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}

08009f78 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b09c      	sub	sp, #112	@ 0x70
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009f86:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f90:	2b22      	cmp	r3, #34	@ 0x22
 8009f92:	f040 80be 	bne.w	800a112 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f9c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009fa0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009fa4:	b2d9      	uxtb	r1, r3
 8009fa6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009faa:	b2da      	uxtb	r2, r3
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fb0:	400a      	ands	r2, r1
 8009fb2:	b2d2      	uxtb	r2, r2
 8009fb4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fba:	1c5a      	adds	r2, r3, #1
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	3b01      	subs	r3, #1
 8009fca:	b29a      	uxth	r2, r3
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009fd8:	b29b      	uxth	r3, r3
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	f040 80a1 	bne.w	800a122 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fe8:	e853 3f00 	ldrex	r3, [r3]
 8009fec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009fee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009ff0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ff4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	461a      	mov	r2, r3
 8009ffc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ffe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a000:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a002:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a004:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a006:	e841 2300 	strex	r3, r2, [r1]
 800a00a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a00c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d1e6      	bne.n	8009fe0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	3308      	adds	r3, #8
 800a018:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a01a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a01c:	e853 3f00 	ldrex	r3, [r3]
 800a020:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a024:	f023 0301 	bic.w	r3, r3, #1
 800a028:	667b      	str	r3, [r7, #100]	@ 0x64
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	3308      	adds	r3, #8
 800a030:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a032:	647a      	str	r2, [r7, #68]	@ 0x44
 800a034:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a036:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a038:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a03a:	e841 2300 	strex	r3, r2, [r1]
 800a03e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a040:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a042:	2b00      	cmp	r3, #0
 800a044:	d1e5      	bne.n	800a012 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2220      	movs	r2, #32
 800a04a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2200      	movs	r2, #0
 800a052:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2200      	movs	r2, #0
 800a058:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a33      	ldr	r2, [pc, #204]	@ (800a12c <UART_RxISR_8BIT+0x1b4>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d01f      	beq.n	800a0a4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d018      	beq.n	800a0a4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a07a:	e853 3f00 	ldrex	r3, [r3]
 800a07e:	623b      	str	r3, [r7, #32]
   return(result);
 800a080:	6a3b      	ldr	r3, [r7, #32]
 800a082:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a086:	663b      	str	r3, [r7, #96]	@ 0x60
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	461a      	mov	r2, r3
 800a08e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a090:	633b      	str	r3, [r7, #48]	@ 0x30
 800a092:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a094:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a096:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a098:	e841 2300 	strex	r3, r2, [r1]
 800a09c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a09e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d1e6      	bne.n	800a072 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	d12e      	bne.n	800a10a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	e853 3f00 	ldrex	r3, [r3]
 800a0be:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	f023 0310 	bic.w	r3, r3, #16
 800a0c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	461a      	mov	r2, r3
 800a0ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0d0:	61fb      	str	r3, [r7, #28]
 800a0d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0d4:	69b9      	ldr	r1, [r7, #24]
 800a0d6:	69fa      	ldr	r2, [r7, #28]
 800a0d8:	e841 2300 	strex	r3, r2, [r1]
 800a0dc:	617b      	str	r3, [r7, #20]
   return(result);
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d1e6      	bne.n	800a0b2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	69db      	ldr	r3, [r3, #28]
 800a0ea:	f003 0310 	and.w	r3, r3, #16
 800a0ee:	2b10      	cmp	r3, #16
 800a0f0:	d103      	bne.n	800a0fa <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	2210      	movs	r2, #16
 800a0f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a100:	4619      	mov	r1, r3
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f7ff f853 	bl	80091ae <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a108:	e00b      	b.n	800a122 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f7f9 fa24 	bl	8003558 <HAL_UART_RxCpltCallback>
}
 800a110:	e007      	b.n	800a122 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	699a      	ldr	r2, [r3, #24]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f042 0208 	orr.w	r2, r2, #8
 800a120:	619a      	str	r2, [r3, #24]
}
 800a122:	bf00      	nop
 800a124:	3770      	adds	r7, #112	@ 0x70
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}
 800a12a:	bf00      	nop
 800a12c:	40008000 	.word	0x40008000

0800a130 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b09c      	sub	sp, #112	@ 0x70
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a13e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a148:	2b22      	cmp	r3, #34	@ 0x22
 800a14a:	f040 80be 	bne.w	800a2ca <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a154:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a15c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a15e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a162:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a166:	4013      	ands	r3, r2
 800a168:	b29a      	uxth	r2, r3
 800a16a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a16c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a172:	1c9a      	adds	r2, r3, #2
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a17e:	b29b      	uxth	r3, r3
 800a180:	3b01      	subs	r3, #1
 800a182:	b29a      	uxth	r2, r3
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a190:	b29b      	uxth	r3, r3
 800a192:	2b00      	cmp	r3, #0
 800a194:	f040 80a1 	bne.w	800a2da <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a19e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a1a0:	e853 3f00 	ldrex	r3, [r3]
 800a1a4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a1a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a1ac:	667b      	str	r3, [r7, #100]	@ 0x64
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	461a      	mov	r2, r3
 800a1b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a1b6:	657b      	str	r3, [r7, #84]	@ 0x54
 800a1b8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a1bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a1be:	e841 2300 	strex	r3, r2, [r1]
 800a1c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a1c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d1e6      	bne.n	800a198 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	3308      	adds	r3, #8
 800a1d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1d4:	e853 3f00 	ldrex	r3, [r3]
 800a1d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a1da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1dc:	f023 0301 	bic.w	r3, r3, #1
 800a1e0:	663b      	str	r3, [r7, #96]	@ 0x60
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	3308      	adds	r3, #8
 800a1e8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a1ea:	643a      	str	r2, [r7, #64]	@ 0x40
 800a1ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a1f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1f2:	e841 2300 	strex	r3, r2, [r1]
 800a1f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a1f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d1e5      	bne.n	800a1ca <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	2220      	movs	r2, #32
 800a202:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2200      	movs	r2, #0
 800a20a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2200      	movs	r2, #0
 800a210:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	4a33      	ldr	r2, [pc, #204]	@ (800a2e4 <UART_RxISR_16BIT+0x1b4>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d01f      	beq.n	800a25c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a226:	2b00      	cmp	r3, #0
 800a228:	d018      	beq.n	800a25c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a230:	6a3b      	ldr	r3, [r7, #32]
 800a232:	e853 3f00 	ldrex	r3, [r3]
 800a236:	61fb      	str	r3, [r7, #28]
   return(result);
 800a238:	69fb      	ldr	r3, [r7, #28]
 800a23a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a23e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	461a      	mov	r2, r3
 800a246:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a248:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a24a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a24c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a24e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a250:	e841 2300 	strex	r3, r2, [r1]
 800a254:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d1e6      	bne.n	800a22a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a260:	2b01      	cmp	r3, #1
 800a262:	d12e      	bne.n	800a2c2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2200      	movs	r2, #0
 800a268:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	e853 3f00 	ldrex	r3, [r3]
 800a276:	60bb      	str	r3, [r7, #8]
   return(result);
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	f023 0310 	bic.w	r3, r3, #16
 800a27e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	461a      	mov	r2, r3
 800a286:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a288:	61bb      	str	r3, [r7, #24]
 800a28a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a28c:	6979      	ldr	r1, [r7, #20]
 800a28e:	69ba      	ldr	r2, [r7, #24]
 800a290:	e841 2300 	strex	r3, r2, [r1]
 800a294:	613b      	str	r3, [r7, #16]
   return(result);
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d1e6      	bne.n	800a26a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	69db      	ldr	r3, [r3, #28]
 800a2a2:	f003 0310 	and.w	r3, r3, #16
 800a2a6:	2b10      	cmp	r3, #16
 800a2a8:	d103      	bne.n	800a2b2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	2210      	movs	r2, #16
 800a2b0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a2b8:	4619      	mov	r1, r3
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f7fe ff77 	bl	80091ae <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a2c0:	e00b      	b.n	800a2da <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f7f9 f948 	bl	8003558 <HAL_UART_RxCpltCallback>
}
 800a2c8:	e007      	b.n	800a2da <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	699a      	ldr	r2, [r3, #24]
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f042 0208 	orr.w	r2, r2, #8
 800a2d8:	619a      	str	r2, [r3, #24]
}
 800a2da:	bf00      	nop
 800a2dc:	3770      	adds	r7, #112	@ 0x70
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}
 800a2e2:	bf00      	nop
 800a2e4:	40008000 	.word	0x40008000

0800a2e8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b0ac      	sub	sp, #176	@ 0xb0
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a2f6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	69db      	ldr	r3, [r3, #28]
 800a300:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	689b      	ldr	r3, [r3, #8]
 800a314:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a31e:	2b22      	cmp	r3, #34	@ 0x22
 800a320:	f040 8183 	bne.w	800a62a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a32a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a32e:	e126      	b.n	800a57e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a336:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a33a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800a33e:	b2d9      	uxtb	r1, r3
 800a340:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800a344:	b2da      	uxtb	r2, r3
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a34a:	400a      	ands	r2, r1
 800a34c:	b2d2      	uxtb	r2, r2
 800a34e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a354:	1c5a      	adds	r2, r3, #1
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a360:	b29b      	uxth	r3, r3
 800a362:	3b01      	subs	r3, #1
 800a364:	b29a      	uxth	r2, r3
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	69db      	ldr	r3, [r3, #28]
 800a372:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a376:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a37a:	f003 0307 	and.w	r3, r3, #7
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d053      	beq.n	800a42a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a382:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a386:	f003 0301 	and.w	r3, r3, #1
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d011      	beq.n	800a3b2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800a38e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a396:	2b00      	cmp	r3, #0
 800a398:	d00b      	beq.n	800a3b2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	2201      	movs	r2, #1
 800a3a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3a8:	f043 0201 	orr.w	r2, r3, #1
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3b6:	f003 0302 	and.w	r3, r3, #2
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d011      	beq.n	800a3e2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a3be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a3c2:	f003 0301 	and.w	r3, r3, #1
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d00b      	beq.n	800a3e2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	2202      	movs	r2, #2
 800a3d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3d8:	f043 0204 	orr.w	r2, r3, #4
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3e6:	f003 0304 	and.w	r3, r3, #4
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d011      	beq.n	800a412 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a3ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a3f2:	f003 0301 	and.w	r3, r3, #1
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d00b      	beq.n	800a412 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	2204      	movs	r2, #4
 800a400:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a408:	f043 0202 	orr.w	r2, r3, #2
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d006      	beq.n	800a42a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a41c:	6878      	ldr	r0, [r7, #4]
 800a41e:	f7fe feb4 	bl	800918a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2200      	movs	r2, #0
 800a426:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a430:	b29b      	uxth	r3, r3
 800a432:	2b00      	cmp	r3, #0
 800a434:	f040 80a3 	bne.w	800a57e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a43e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a440:	e853 3f00 	ldrex	r3, [r3]
 800a444:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a446:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a448:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a44c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	461a      	mov	r2, r3
 800a456:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a45a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a45c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a45e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a460:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a462:	e841 2300 	strex	r3, r2, [r1]
 800a466:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a468:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d1e4      	bne.n	800a438 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	3308      	adds	r3, #8
 800a474:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a476:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a478:	e853 3f00 	ldrex	r3, [r3]
 800a47c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a47e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a480:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a484:	f023 0301 	bic.w	r3, r3, #1
 800a488:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	3308      	adds	r3, #8
 800a492:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a496:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a498:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a49a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a49c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a49e:	e841 2300 	strex	r3, r2, [r1]
 800a4a2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a4a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d1e1      	bne.n	800a46e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2220      	movs	r2, #32
 800a4ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	4a60      	ldr	r2, [pc, #384]	@ (800a644 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d021      	beq.n	800a50c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d01a      	beq.n	800a50c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a4de:	e853 3f00 	ldrex	r3, [r3]
 800a4e2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a4e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a4ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a4f8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a4fa:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4fc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a4fe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a500:	e841 2300 	strex	r3, r2, [r1]
 800a504:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a506:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d1e4      	bne.n	800a4d6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a510:	2b01      	cmp	r3, #1
 800a512:	d130      	bne.n	800a576 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2200      	movs	r2, #0
 800a518:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a522:	e853 3f00 	ldrex	r3, [r3]
 800a526:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a52a:	f023 0310 	bic.w	r3, r3, #16
 800a52e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	461a      	mov	r2, r3
 800a538:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a53c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a53e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a540:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a542:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a544:	e841 2300 	strex	r3, r2, [r1]
 800a548:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a54a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d1e4      	bne.n	800a51a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	69db      	ldr	r3, [r3, #28]
 800a556:	f003 0310 	and.w	r3, r3, #16
 800a55a:	2b10      	cmp	r3, #16
 800a55c:	d103      	bne.n	800a566 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	2210      	movs	r2, #16
 800a564:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a56c:	4619      	mov	r1, r3
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f7fe fe1d 	bl	80091ae <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a574:	e00e      	b.n	800a594 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f7f8 ffee 	bl	8003558 <HAL_UART_RxCpltCallback>
        break;
 800a57c:	e00a      	b.n	800a594 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a57e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a582:	2b00      	cmp	r3, #0
 800a584:	d006      	beq.n	800a594 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800a586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a58a:	f003 0320 	and.w	r3, r3, #32
 800a58e:	2b00      	cmp	r3, #0
 800a590:	f47f aece 	bne.w	800a330 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a59a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a59e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d049      	beq.n	800a63a <UART_RxISR_8BIT_FIFOEN+0x352>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a5ac:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	d242      	bcs.n	800a63a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	3308      	adds	r3, #8
 800a5ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5bc:	6a3b      	ldr	r3, [r7, #32]
 800a5be:	e853 3f00 	ldrex	r3, [r3]
 800a5c2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a5c4:	69fb      	ldr	r3, [r7, #28]
 800a5c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a5ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	3308      	adds	r3, #8
 800a5d4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a5d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a5da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a5de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a5e0:	e841 2300 	strex	r3, r2, [r1]
 800a5e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a5e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d1e3      	bne.n	800a5b4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	4a16      	ldr	r2, [pc, #88]	@ (800a648 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800a5f0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	e853 3f00 	ldrex	r3, [r3]
 800a5fe:	60bb      	str	r3, [r7, #8]
   return(result);
 800a600:	68bb      	ldr	r3, [r7, #8]
 800a602:	f043 0320 	orr.w	r3, r3, #32
 800a606:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	461a      	mov	r2, r3
 800a610:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a614:	61bb      	str	r3, [r7, #24]
 800a616:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a618:	6979      	ldr	r1, [r7, #20]
 800a61a:	69ba      	ldr	r2, [r7, #24]
 800a61c:	e841 2300 	strex	r3, r2, [r1]
 800a620:	613b      	str	r3, [r7, #16]
   return(result);
 800a622:	693b      	ldr	r3, [r7, #16]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d1e4      	bne.n	800a5f2 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a628:	e007      	b.n	800a63a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	699a      	ldr	r2, [r3, #24]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f042 0208 	orr.w	r2, r2, #8
 800a638:	619a      	str	r2, [r3, #24]
}
 800a63a:	bf00      	nop
 800a63c:	37b0      	adds	r7, #176	@ 0xb0
 800a63e:	46bd      	mov	sp, r7
 800a640:	bd80      	pop	{r7, pc}
 800a642:	bf00      	nop
 800a644:	40008000 	.word	0x40008000
 800a648:	08009f79 	.word	0x08009f79

0800a64c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b0ae      	sub	sp, #184	@ 0xb8
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a65a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	69db      	ldr	r3, [r3, #28]
 800a664:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	689b      	ldr	r3, [r3, #8]
 800a678:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a682:	2b22      	cmp	r3, #34	@ 0x22
 800a684:	f040 8187 	bne.w	800a996 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a68e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a692:	e12a      	b.n	800a8ea <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a69a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a6a6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a6aa:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a6ae:	4013      	ands	r3, r2
 800a6b0:	b29a      	uxth	r2, r3
 800a6b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a6b6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6bc:	1c9a      	adds	r2, r3, #2
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a6c8:	b29b      	uxth	r3, r3
 800a6ca:	3b01      	subs	r3, #1
 800a6cc:	b29a      	uxth	r2, r3
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	69db      	ldr	r3, [r3, #28]
 800a6da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a6de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a6e2:	f003 0307 	and.w	r3, r3, #7
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d053      	beq.n	800a792 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a6ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a6ee:	f003 0301 	and.w	r3, r3, #1
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d011      	beq.n	800a71a <UART_RxISR_16BIT_FIFOEN+0xce>
 800a6f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d00b      	beq.n	800a71a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	2201      	movs	r2, #1
 800a708:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a710:	f043 0201 	orr.w	r2, r3, #1
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a71a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a71e:	f003 0302 	and.w	r3, r3, #2
 800a722:	2b00      	cmp	r3, #0
 800a724:	d011      	beq.n	800a74a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a726:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a72a:	f003 0301 	and.w	r3, r3, #1
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d00b      	beq.n	800a74a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	2202      	movs	r2, #2
 800a738:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a740:	f043 0204 	orr.w	r2, r3, #4
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a74a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a74e:	f003 0304 	and.w	r3, r3, #4
 800a752:	2b00      	cmp	r3, #0
 800a754:	d011      	beq.n	800a77a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a756:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a75a:	f003 0301 	and.w	r3, r3, #1
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d00b      	beq.n	800a77a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	2204      	movs	r2, #4
 800a768:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a770:	f043 0202 	orr.w	r2, r3, #2
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a780:	2b00      	cmp	r3, #0
 800a782:	d006      	beq.n	800a792 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f7fe fd00 	bl	800918a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2200      	movs	r2, #0
 800a78e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a798:	b29b      	uxth	r3, r3
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	f040 80a5 	bne.w	800a8ea <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a7a8:	e853 3f00 	ldrex	r3, [r3]
 800a7ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a7ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a7b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a7b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	461a      	mov	r2, r3
 800a7be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a7c2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a7c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a7ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a7ce:	e841 2300 	strex	r3, r2, [r1]
 800a7d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a7d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d1e2      	bne.n	800a7a0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	3308      	adds	r3, #8
 800a7e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a7e4:	e853 3f00 	ldrex	r3, [r3]
 800a7e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a7ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a7ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a7f0:	f023 0301 	bic.w	r3, r3, #1
 800a7f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	3308      	adds	r3, #8
 800a7fe:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a802:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a804:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a806:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a808:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a80a:	e841 2300 	strex	r3, r2, [r1]
 800a80e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a810:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a812:	2b00      	cmp	r3, #0
 800a814:	d1e1      	bne.n	800a7da <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2220      	movs	r2, #32
 800a81a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	2200      	movs	r2, #0
 800a822:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2200      	movs	r2, #0
 800a828:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	4a60      	ldr	r2, [pc, #384]	@ (800a9b0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a830:	4293      	cmp	r3, r2
 800a832:	d021      	beq.n	800a878 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d01a      	beq.n	800a878 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a848:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a84a:	e853 3f00 	ldrex	r3, [r3]
 800a84e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a850:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a852:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a856:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	461a      	mov	r2, r3
 800a860:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a864:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a866:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a868:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a86a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a86c:	e841 2300 	strex	r3, r2, [r1]
 800a870:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a872:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a874:	2b00      	cmp	r3, #0
 800a876:	d1e4      	bne.n	800a842 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a87c:	2b01      	cmp	r3, #1
 800a87e:	d130      	bne.n	800a8e2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2200      	movs	r2, #0
 800a884:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a88c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a88e:	e853 3f00 	ldrex	r3, [r3]
 800a892:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a896:	f023 0310 	bic.w	r3, r3, #16
 800a89a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	461a      	mov	r2, r3
 800a8a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a8a8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8aa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a8ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a8b0:	e841 2300 	strex	r3, r2, [r1]
 800a8b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a8b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d1e4      	bne.n	800a886 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	69db      	ldr	r3, [r3, #28]
 800a8c2:	f003 0310 	and.w	r3, r3, #16
 800a8c6:	2b10      	cmp	r3, #16
 800a8c8:	d103      	bne.n	800a8d2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	2210      	movs	r2, #16
 800a8d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a8d8:	4619      	mov	r1, r3
 800a8da:	6878      	ldr	r0, [r7, #4]
 800a8dc:	f7fe fc67 	bl	80091ae <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a8e0:	e00e      	b.n	800a900 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f7f8 fe38 	bl	8003558 <HAL_UART_RxCpltCallback>
        break;
 800a8e8:	e00a      	b.n	800a900 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a8ea:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d006      	beq.n	800a900 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800a8f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a8f6:	f003 0320 	and.w	r3, r3, #32
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	f47f aeca 	bne.w	800a694 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a906:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a90a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d049      	beq.n	800a9a6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a918:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d242      	bcs.n	800a9a6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	3308      	adds	r3, #8
 800a926:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92a:	e853 3f00 	ldrex	r3, [r3]
 800a92e:	623b      	str	r3, [r7, #32]
   return(result);
 800a930:	6a3b      	ldr	r3, [r7, #32]
 800a932:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a936:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	3308      	adds	r3, #8
 800a940:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a944:	633a      	str	r2, [r7, #48]	@ 0x30
 800a946:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a948:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a94a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a94c:	e841 2300 	strex	r3, r2, [r1]
 800a950:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a954:	2b00      	cmp	r3, #0
 800a956:	d1e3      	bne.n	800a920 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	4a16      	ldr	r2, [pc, #88]	@ (800a9b4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800a95c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	e853 3f00 	ldrex	r3, [r3]
 800a96a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	f043 0320 	orr.w	r3, r3, #32
 800a972:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	461a      	mov	r2, r3
 800a97c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a980:	61fb      	str	r3, [r7, #28]
 800a982:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a984:	69b9      	ldr	r1, [r7, #24]
 800a986:	69fa      	ldr	r2, [r7, #28]
 800a988:	e841 2300 	strex	r3, r2, [r1]
 800a98c:	617b      	str	r3, [r7, #20]
   return(result);
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	2b00      	cmp	r3, #0
 800a992:	d1e4      	bne.n	800a95e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a994:	e007      	b.n	800a9a6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	699a      	ldr	r2, [r3, #24]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f042 0208 	orr.w	r2, r2, #8
 800a9a4:	619a      	str	r2, [r3, #24]
}
 800a9a6:	bf00      	nop
 800a9a8:	37b8      	adds	r7, #184	@ 0xb8
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}
 800a9ae:	bf00      	nop
 800a9b0:	40008000 	.word	0x40008000
 800a9b4:	0800a131 	.word	0x0800a131

0800a9b8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b083      	sub	sp, #12
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a9c0:	bf00      	nop
 800a9c2:	370c      	adds	r7, #12
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bc80      	pop	{r7}
 800a9c8:	4770      	bx	lr

0800a9ca <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a9ca:	b480      	push	{r7}
 800a9cc:	b083      	sub	sp, #12
 800a9ce:	af00      	add	r7, sp, #0
 800a9d0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a9d2:	bf00      	nop
 800a9d4:	370c      	adds	r7, #12
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bc80      	pop	{r7}
 800a9da:	4770      	bx	lr

0800a9dc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a9dc:	b480      	push	{r7}
 800a9de:	b083      	sub	sp, #12
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a9e4:	bf00      	nop
 800a9e6:	370c      	adds	r7, #12
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	bc80      	pop	{r7}
 800a9ec:	4770      	bx	lr

0800a9ee <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a9ee:	b580      	push	{r7, lr}
 800a9f0:	b088      	sub	sp, #32
 800a9f2:	af02      	add	r7, sp, #8
 800a9f4:	60f8      	str	r0, [r7, #12]
 800a9f6:	1d3b      	adds	r3, r7, #4
 800a9f8:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aa06:	2b01      	cmp	r3, #1
 800aa08:	d101      	bne.n	800aa0e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800aa0a:	2302      	movs	r3, #2
 800aa0c:	e046      	b.n	800aa9c <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2201      	movs	r2, #1
 800aa12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	2224      	movs	r2, #36	@ 0x24
 800aa1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	681a      	ldr	r2, [r3, #0]
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f022 0201 	bic.w	r2, r2, #1
 800aa2c:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	689b      	ldr	r3, [r3, #8]
 800aa34:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800aa38:	687a      	ldr	r2, [r7, #4]
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	430a      	orrs	r2, r1
 800aa40:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d105      	bne.n	800aa54 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800aa48:	1d3b      	adds	r3, r7, #4
 800aa4a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800aa4e:	68f8      	ldr	r0, [r7, #12]
 800aa50:	f000 f90e 	bl	800ac70 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	681a      	ldr	r2, [r3, #0]
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f042 0201 	orr.w	r2, r2, #1
 800aa62:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aa64:	f7f7 fed8 	bl	8002818 <HAL_GetTick>
 800aa68:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aa6a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aa6e:	9300      	str	r3, [sp, #0]
 800aa70:	693b      	ldr	r3, [r7, #16]
 800aa72:	2200      	movs	r2, #0
 800aa74:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800aa78:	68f8      	ldr	r0, [r7, #12]
 800aa7a:	f7fe ff62 	bl	8009942 <UART_WaitOnFlagUntilTimeout>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d002      	beq.n	800aa8a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800aa84:	2303      	movs	r3, #3
 800aa86:	75fb      	strb	r3, [r7, #23]
 800aa88:	e003      	b.n	800aa92 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2220      	movs	r2, #32
 800aa8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2200      	movs	r2, #0
 800aa96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 800aa9a:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3718      	adds	r7, #24
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b089      	sub	sp, #36	@ 0x24
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	d101      	bne.n	800aaba <HAL_UARTEx_EnableStopMode+0x16>
 800aab6:	2302      	movs	r3, #2
 800aab8:	e021      	b.n	800aafe <HAL_UARTEx_EnableStopMode+0x5a>
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2201      	movs	r2, #1
 800aabe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	e853 3f00 	ldrex	r3, [r3]
 800aace:	60bb      	str	r3, [r7, #8]
   return(result);
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	f043 0302 	orr.w	r3, r3, #2
 800aad6:	61fb      	str	r3, [r7, #28]
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	461a      	mov	r2, r3
 800aade:	69fb      	ldr	r3, [r7, #28]
 800aae0:	61bb      	str	r3, [r7, #24]
 800aae2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae4:	6979      	ldr	r1, [r7, #20]
 800aae6:	69ba      	ldr	r2, [r7, #24]
 800aae8:	e841 2300 	strex	r3, r2, [r1]
 800aaec:	613b      	str	r3, [r7, #16]
   return(result);
 800aaee:	693b      	ldr	r3, [r7, #16]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d1e6      	bne.n	800aac2 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aafc:	2300      	movs	r3, #0
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	3724      	adds	r7, #36	@ 0x24
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bc80      	pop	{r7}
 800ab06:	4770      	bx	lr

0800ab08 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ab08:	b480      	push	{r7}
 800ab0a:	b085      	sub	sp, #20
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ab16:	2b01      	cmp	r3, #1
 800ab18:	d101      	bne.n	800ab1e <HAL_UARTEx_DisableFifoMode+0x16>
 800ab1a:	2302      	movs	r3, #2
 800ab1c:	e027      	b.n	800ab6e <HAL_UARTEx_DisableFifoMode+0x66>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2201      	movs	r2, #1
 800ab22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	2224      	movs	r2, #36	@ 0x24
 800ab2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	681a      	ldr	r2, [r3, #0]
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f022 0201 	bic.w	r2, r2, #1
 800ab44:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ab4c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2200      	movs	r2, #0
 800ab52:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	68fa      	ldr	r2, [r7, #12]
 800ab5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2220      	movs	r2, #32
 800ab60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2200      	movs	r2, #0
 800ab68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ab6c:	2300      	movs	r3, #0
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3714      	adds	r7, #20
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bc80      	pop	{r7}
 800ab76:	4770      	bx	lr

0800ab78 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b084      	sub	sp, #16
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ab88:	2b01      	cmp	r3, #1
 800ab8a:	d101      	bne.n	800ab90 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ab8c:	2302      	movs	r3, #2
 800ab8e:	e02d      	b.n	800abec <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2201      	movs	r2, #1
 800ab94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2224      	movs	r2, #36	@ 0x24
 800ab9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	681a      	ldr	r2, [r3, #0]
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f022 0201 	bic.w	r2, r2, #1
 800abb6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	689b      	ldr	r3, [r3, #8]
 800abbe:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	683a      	ldr	r2, [r7, #0]
 800abc8:	430a      	orrs	r2, r1
 800abca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800abcc:	6878      	ldr	r0, [r7, #4]
 800abce:	f000 f871 	bl	800acb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	68fa      	ldr	r2, [r7, #12]
 800abd8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2220      	movs	r2, #32
 800abde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2200      	movs	r2, #0
 800abe6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800abea:	2300      	movs	r3, #0
}
 800abec:	4618      	mov	r0, r3
 800abee:	3710      	adds	r7, #16
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd80      	pop	{r7, pc}

0800abf4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b084      	sub	sp, #16
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
 800abfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac04:	2b01      	cmp	r3, #1
 800ac06:	d101      	bne.n	800ac0c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ac08:	2302      	movs	r3, #2
 800ac0a:	e02d      	b.n	800ac68 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2201      	movs	r2, #1
 800ac10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2224      	movs	r2, #36	@ 0x24
 800ac18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	681a      	ldr	r2, [r3, #0]
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	f022 0201 	bic.w	r2, r2, #1
 800ac32:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	689b      	ldr	r3, [r3, #8]
 800ac3a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	683a      	ldr	r2, [r7, #0]
 800ac44:	430a      	orrs	r2, r1
 800ac46:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f000 f833 	bl	800acb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	68fa      	ldr	r2, [r7, #12]
 800ac54:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2220      	movs	r2, #32
 800ac5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2200      	movs	r2, #0
 800ac62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac66:	2300      	movs	r3, #0
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3710      	adds	r7, #16
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}

0800ac70 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800ac70:	b480      	push	{r7}
 800ac72:	b085      	sub	sp, #20
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	60f8      	str	r0, [r7, #12]
 800ac78:	1d3b      	adds	r3, r7, #4
 800ac7a:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	685b      	ldr	r3, [r3, #4]
 800ac84:	f023 0210 	bic.w	r2, r3, #16
 800ac88:	893b      	ldrh	r3, [r7, #8]
 800ac8a:	4619      	mov	r1, r3
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	430a      	orrs	r2, r1
 800ac92:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	685b      	ldr	r3, [r3, #4]
 800ac9a:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800ac9e:	7abb      	ldrb	r3, [r7, #10]
 800aca0:	061a      	lsls	r2, r3, #24
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	430a      	orrs	r2, r1
 800aca8:	605a      	str	r2, [r3, #4]
}
 800acaa:	bf00      	nop
 800acac:	3714      	adds	r7, #20
 800acae:	46bd      	mov	sp, r7
 800acb0:	bc80      	pop	{r7}
 800acb2:	4770      	bx	lr

0800acb4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800acb4:	b480      	push	{r7}
 800acb6:	b085      	sub	sp, #20
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d108      	bne.n	800acd6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2201      	movs	r2, #1
 800acc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	2201      	movs	r2, #1
 800acd0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800acd4:	e031      	b.n	800ad3a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800acd6:	2308      	movs	r3, #8
 800acd8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800acda:	2308      	movs	r3, #8
 800acdc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	689b      	ldr	r3, [r3, #8]
 800ace4:	0e5b      	lsrs	r3, r3, #25
 800ace6:	b2db      	uxtb	r3, r3
 800ace8:	f003 0307 	and.w	r3, r3, #7
 800acec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	689b      	ldr	r3, [r3, #8]
 800acf4:	0f5b      	lsrs	r3, r3, #29
 800acf6:	b2db      	uxtb	r3, r3
 800acf8:	f003 0307 	and.w	r3, r3, #7
 800acfc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800acfe:	7bbb      	ldrb	r3, [r7, #14]
 800ad00:	7b3a      	ldrb	r2, [r7, #12]
 800ad02:	4910      	ldr	r1, [pc, #64]	@ (800ad44 <UARTEx_SetNbDataToProcess+0x90>)
 800ad04:	5c8a      	ldrb	r2, [r1, r2]
 800ad06:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ad0a:	7b3a      	ldrb	r2, [r7, #12]
 800ad0c:	490e      	ldr	r1, [pc, #56]	@ (800ad48 <UARTEx_SetNbDataToProcess+0x94>)
 800ad0e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad10:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad14:	b29a      	uxth	r2, r3
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad1c:	7bfb      	ldrb	r3, [r7, #15]
 800ad1e:	7b7a      	ldrb	r2, [r7, #13]
 800ad20:	4908      	ldr	r1, [pc, #32]	@ (800ad44 <UARTEx_SetNbDataToProcess+0x90>)
 800ad22:	5c8a      	ldrb	r2, [r1, r2]
 800ad24:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ad28:	7b7a      	ldrb	r2, [r7, #13]
 800ad2a:	4907      	ldr	r1, [pc, #28]	@ (800ad48 <UARTEx_SetNbDataToProcess+0x94>)
 800ad2c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad2e:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad32:	b29a      	uxth	r2, r3
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ad3a:	bf00      	nop
 800ad3c:	3714      	adds	r7, #20
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bc80      	pop	{r7}
 800ad42:	4770      	bx	lr
 800ad44:	08021bac 	.word	0x08021bac
 800ad48:	08021bb4 	.word	0x08021bb4

0800ad4c <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800ad50:	f7f7 fb40 	bl	80023d4 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800ad54:	f000 f87e 	bl	800ae54 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800ad58:	bf00      	nop
 800ad5a:	bd80      	pop	{r7, pc}

0800ad5c <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800ad60:	f04f 30ff 	mov.w	r0, #4294967295
 800ad64:	f011 ffe4 	bl	801cd30 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800ad68:	bf00      	nop
 800ad6a:	bd80      	pop	{r7, pc}

0800ad6c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800ad6c:	b480      	push	{r7}
 800ad6e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800ad70:	f3bf 8f4f 	dsb	sy
}
 800ad74:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800ad76:	4b06      	ldr	r3, [pc, #24]	@ (800ad90 <__NVIC_SystemReset+0x24>)
 800ad78:	68db      	ldr	r3, [r3, #12]
 800ad7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800ad7e:	4904      	ldr	r1, [pc, #16]	@ (800ad90 <__NVIC_SystemReset+0x24>)
 800ad80:	4b04      	ldr	r3, [pc, #16]	@ (800ad94 <__NVIC_SystemReset+0x28>)
 800ad82:	4313      	orrs	r3, r2
 800ad84:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800ad86:	f3bf 8f4f 	dsb	sy
}
 800ad8a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800ad8c:	bf00      	nop
 800ad8e:	e7fd      	b.n	800ad8c <__NVIC_SystemReset+0x20>
 800ad90:	e000ed00 	.word	0xe000ed00
 800ad94:	05fa0004 	.word	0x05fa0004

0800ad98 <LoRaWAN_NotifyMeterDataReady>:
/* USER CODE END PV */

/* Exported functions ---------------------------------------------------------*/
/* USER CODE BEGIN EF */
void LoRaWAN_NotifyMeterDataReady(void)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b082      	sub	sp, #8
 800ad9c:	af02      	add	r7, sp, #8
  if (meter_retry_count > 0)
 800ad9e:	4b23      	ldr	r3, [pc, #140]	@ (800ae2c <LoRaWAN_NotifyMeterDataReady+0x94>)
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d038      	beq.n	800ae18 <LoRaWAN_NotifyMeterDataReady+0x80>
  {
    UTIL_TIMER_Stop(&MeterTimeoutTimer);
 800ada6:	4822      	ldr	r0, [pc, #136]	@ (800ae30 <LoRaWAN_NotifyMeterDataReady+0x98>)
 800ada8:	f012 fa04 	bl	801d1b4 <UTIL_TIMER_Stop>
    
    // Copiar datos del buffer UART al buffer local antes de que se borren
    if (uart_rx_index < sizeof(meter_data_buffer))
 800adac:	4b21      	ldr	r3, [pc, #132]	@ (800ae34 <LoRaWAN_NotifyMeterDataReady+0x9c>)
 800adae:	881b      	ldrh	r3, [r3, #0]
 800adb0:	b29b      	uxth	r3, r3
 800adb2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adb6:	d224      	bcs.n	800ae02 <LoRaWAN_NotifyMeterDataReady+0x6a>
    {
      memcpy(meter_data_buffer, uart_rx_buffer, uart_rx_index);
 800adb8:	4b1e      	ldr	r3, [pc, #120]	@ (800ae34 <LoRaWAN_NotifyMeterDataReady+0x9c>)
 800adba:	881b      	ldrh	r3, [r3, #0]
 800adbc:	b29b      	uxth	r3, r3
 800adbe:	461a      	mov	r2, r3
 800adc0:	491d      	ldr	r1, [pc, #116]	@ (800ae38 <LoRaWAN_NotifyMeterDataReady+0xa0>)
 800adc2:	481e      	ldr	r0, [pc, #120]	@ (800ae3c <LoRaWAN_NotifyMeterDataReady+0xa4>)
 800adc4:	f013 fef5 	bl	801ebb2 <memcpy>
      meter_data_buffer[uart_rx_index] = '\0';  // Asegurar terminacin
 800adc8:	4b1a      	ldr	r3, [pc, #104]	@ (800ae34 <LoRaWAN_NotifyMeterDataReady+0x9c>)
 800adca:	881b      	ldrh	r3, [r3, #0]
 800adcc:	b29b      	uxth	r3, r3
 800adce:	461a      	mov	r2, r3
 800add0:	4b1a      	ldr	r3, [pc, #104]	@ (800ae3c <LoRaWAN_NotifyMeterDataReady+0xa4>)
 800add2:	2100      	movs	r1, #0
 800add4:	5499      	strb	r1, [r3, r2]
      meter_data_length = uart_rx_index;
 800add6:	4b17      	ldr	r3, [pc, #92]	@ (800ae34 <LoRaWAN_NotifyMeterDataReady+0x9c>)
 800add8:	881b      	ldrh	r3, [r3, #0]
 800adda:	b29a      	uxth	r2, r3
 800addc:	4b18      	ldr	r3, [pc, #96]	@ (800ae40 <LoRaWAN_NotifyMeterDataReady+0xa8>)
 800adde:	801a      	strh	r2, [r3, #0]
      meter_data_ready = 1;
 800ade0:	4b18      	ldr	r3, [pc, #96]	@ (800ae44 <LoRaWAN_NotifyMeterDataReady+0xac>)
 800ade2:	2201      	movs	r2, #1
 800ade4:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "Datos de medidor recibidos (%d bytes). Iniciando envio LoRaWAN.\r\n", meter_data_length);
 800ade6:	4b16      	ldr	r3, [pc, #88]	@ (800ae40 <LoRaWAN_NotifyMeterDataReady+0xa8>)
 800ade8:	881b      	ldrh	r3, [r3, #0]
 800adea:	9300      	str	r3, [sp, #0]
 800adec:	4b16      	ldr	r3, [pc, #88]	@ (800ae48 <LoRaWAN_NotifyMeterDataReady+0xb0>)
 800adee:	2201      	movs	r2, #1
 800adf0:	2100      	movs	r1, #0
 800adf2:	2002      	movs	r0, #2
 800adf4:	f012 fbe8 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800adf8:	2100      	movs	r1, #0
 800adfa:	2002      	movs	r0, #2
 800adfc:	f012 f8b6 	bl	801cf6c <UTIL_SEQ_SetTask>
  }
  else
  {
    APP_LOG(TS_ON, VLEVEL_M, "Datos de medidor recibidos inesperadamente (ignorado).\r\n");
  }
}
 800ae00:	e010      	b.n	800ae24 <LoRaWAN_NotifyMeterDataReady+0x8c>
      APP_LOG(TS_ON, VLEVEL_M, "ERROR: Datos del medidor demasiado grandes (%d bytes)\r\n", uart_rx_index);
 800ae02:	4b0c      	ldr	r3, [pc, #48]	@ (800ae34 <LoRaWAN_NotifyMeterDataReady+0x9c>)
 800ae04:	881b      	ldrh	r3, [r3, #0]
 800ae06:	b29b      	uxth	r3, r3
 800ae08:	9300      	str	r3, [sp, #0]
 800ae0a:	4b10      	ldr	r3, [pc, #64]	@ (800ae4c <LoRaWAN_NotifyMeterDataReady+0xb4>)
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	2100      	movs	r1, #0
 800ae10:	2002      	movs	r0, #2
 800ae12:	f012 fbd9 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800ae16:	e005      	b.n	800ae24 <LoRaWAN_NotifyMeterDataReady+0x8c>
    APP_LOG(TS_ON, VLEVEL_M, "Datos de medidor recibidos inesperadamente (ignorado).\r\n");
 800ae18:	4b0d      	ldr	r3, [pc, #52]	@ (800ae50 <LoRaWAN_NotifyMeterDataReady+0xb8>)
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	2100      	movs	r1, #0
 800ae1e:	2002      	movs	r0, #2
 800ae20:	f012 fbd2 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800ae24:	bf00      	nop
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}
 800ae2a:	bf00      	nop
 800ae2c:	20000a14 	.word	0x20000a14
 800ae30:	200009fc 	.word	0x200009fc
 800ae34:	20000870 	.word	0x20000870
 800ae38:	20000670 	.word	0x20000670
 800ae3c:	20000a18 	.word	0x20000a18
 800ae40:	20000c18 	.word	0x20000c18
 800ae44:	200003a8 	.word	0x200003a8
 800ae48:	08020e58 	.word	0x08020e58
 800ae4c:	08020e9c 	.word	0x08020e9c
 800ae50:	08020ed4 	.word	0x08020ed4

0800ae54 <LoRaWAN_Init>:
/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b086      	sub	sp, #24
 800ae58:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800ae5e:	2300      	movs	r3, #0
 800ae60:	9302      	str	r3, [sp, #8]
 800ae62:	2304      	movs	r3, #4
 800ae64:	9301      	str	r3, [sp, #4]
 800ae66:	2301      	movs	r3, #1
 800ae68:	9300      	str	r3, [sp, #0]
 800ae6a:	4b5e      	ldr	r3, [pc, #376]	@ (800afe4 <LoRaWAN_Init+0x190>)
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	2100      	movs	r1, #0
 800ae70:	2002      	movs	r0, #2
 800ae72:	f012 fba9 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800ae76:	2302      	movs	r3, #2
 800ae78:	9302      	str	r3, [sp, #8]
 800ae7a:	2306      	movs	r3, #6
 800ae7c:	9301      	str	r3, [sp, #4]
 800ae7e:	2302      	movs	r3, #2
 800ae80:	9300      	str	r3, [sp, #0]
 800ae82:	4b59      	ldr	r3, [pc, #356]	@ (800afe8 <LoRaWAN_Init+0x194>)
 800ae84:	2200      	movs	r2, #0
 800ae86:	2100      	movs	r1, #0
 800ae88:	2002      	movs	r0, #2
 800ae8a:	f012 fb9d 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800ae8e:	2301      	movs	r3, #1
 800ae90:	9302      	str	r3, [sp, #8]
 800ae92:	2303      	movs	r3, #3
 800ae94:	9301      	str	r3, [sp, #4]
 800ae96:	2301      	movs	r3, #1
 800ae98:	9300      	str	r3, [sp, #0]
 800ae9a:	4b54      	ldr	r3, [pc, #336]	@ (800afec <LoRaWAN_Init+0x198>)
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	2100      	movs	r1, #0
 800aea0:	2002      	movs	r0, #2
 800aea2:	f012 fb91 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800aea6:	1d3b      	adds	r3, r7, #4
 800aea8:	4619      	mov	r1, r3
 800aeaa:	2000      	movs	r0, #0
 800aeac:	f003 feb0 	bl	800ec10 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	0e1b      	lsrs	r3, r3, #24
 800aeb4:	b2db      	uxtb	r3, r3
 800aeb6:	461a      	mov	r2, r3
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	0c1b      	lsrs	r3, r3, #16
 800aebc:	b2db      	uxtb	r3, r3
 800aebe:	4619      	mov	r1, r3
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	0a1b      	lsrs	r3, r3, #8
 800aec4:	b2db      	uxtb	r3, r3
 800aec6:	9302      	str	r3, [sp, #8]
 800aec8:	9101      	str	r1, [sp, #4]
 800aeca:	9200      	str	r2, [sp, #0]
 800aecc:	4b48      	ldr	r3, [pc, #288]	@ (800aff0 <LoRaWAN_Init+0x19c>)
 800aece:	2200      	movs	r2, #0
 800aed0:	2100      	movs	r1, #0
 800aed2:	2002      	movs	r0, #2
 800aed4:	f012 fb78 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800aed8:	1d3b      	adds	r3, r7, #4
 800aeda:	4619      	mov	r1, r3
 800aedc:	2001      	movs	r0, #1
 800aede:	f003 fe97 	bl	800ec10 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	0e1b      	lsrs	r3, r3, #24
 800aee6:	b2db      	uxtb	r3, r3
 800aee8:	461a      	mov	r2, r3
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	0c1b      	lsrs	r3, r3, #16
 800aeee:	b2db      	uxtb	r3, r3
 800aef0:	4619      	mov	r1, r3
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	0a1b      	lsrs	r3, r3, #8
 800aef6:	b2db      	uxtb	r3, r3
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	b2c0      	uxtb	r0, r0
 800aefc:	9003      	str	r0, [sp, #12]
 800aefe:	9302      	str	r3, [sp, #8]
 800af00:	9101      	str	r1, [sp, #4]
 800af02:	9200      	str	r2, [sp, #0]
 800af04:	4b3b      	ldr	r3, [pc, #236]	@ (800aff4 <LoRaWAN_Init+0x1a0>)
 800af06:	2200      	movs	r2, #0
 800af08:	2100      	movs	r1, #0
 800af0a:	2002      	movs	r0, #2
 800af0c:	f012 fb5c 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800af10:	2300      	movs	r3, #0
 800af12:	9300      	str	r3, [sp, #0]
 800af14:	4b38      	ldr	r3, [pc, #224]	@ (800aff8 <LoRaWAN_Init+0x1a4>)
 800af16:	2200      	movs	r2, #0
 800af18:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800af1c:	4837      	ldr	r0, [pc, #220]	@ (800affc <LoRaWAN_Init+0x1a8>)
 800af1e:	f012 f8a5 	bl	801d06c <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800af22:	2300      	movs	r3, #0
 800af24:	9300      	str	r3, [sp, #0]
 800af26:	4b36      	ldr	r3, [pc, #216]	@ (800b000 <LoRaWAN_Init+0x1ac>)
 800af28:	2200      	movs	r2, #0
 800af2a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800af2e:	4835      	ldr	r0, [pc, #212]	@ (800b004 <LoRaWAN_Init+0x1b0>)
 800af30:	f012 f89c 	bl	801d06c <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800af34:	2300      	movs	r3, #0
 800af36:	9300      	str	r3, [sp, #0]
 800af38:	4b33      	ldr	r3, [pc, #204]	@ (800b008 <LoRaWAN_Init+0x1b4>)
 800af3a:	2201      	movs	r2, #1
 800af3c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800af40:	4832      	ldr	r0, [pc, #200]	@ (800b00c <LoRaWAN_Init+0x1b8>)
 800af42:	f012 f893 	bl	801d06c <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&MeterTimeoutTimer, METER_READ_TIMEOUT, UTIL_TIMER_ONESHOT, OnMeterTimeoutTimerEvent, NULL);
 800af46:	2300      	movs	r3, #0
 800af48:	9300      	str	r3, [sp, #0]
 800af4a:	4b31      	ldr	r3, [pc, #196]	@ (800b010 <LoRaWAN_Init+0x1bc>)
 800af4c:	2200      	movs	r2, #0
 800af4e:	f241 7170 	movw	r1, #6000	@ 0x1770
 800af52:	4830      	ldr	r0, [pc, #192]	@ (800b014 <LoRaWAN_Init+0x1c0>)
 800af54:	f012 f88a 	bl	801d06c <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800af58:	2300      	movs	r3, #0
 800af5a:	9300      	str	r3, [sp, #0]
 800af5c:	4b2e      	ldr	r3, [pc, #184]	@ (800b018 <LoRaWAN_Init+0x1c4>)
 800af5e:	2200      	movs	r2, #0
 800af60:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800af64:	482d      	ldr	r0, [pc, #180]	@ (800b01c <LoRaWAN_Init+0x1c8>)
 800af66:	f012 f881 	bl	801d06c <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800af6a:	4a2d      	ldr	r2, [pc, #180]	@ (800b020 <LoRaWAN_Init+0x1cc>)
 800af6c:	2100      	movs	r1, #0
 800af6e:	2001      	movs	r0, #1
 800af70:	f011 ffda 	bl	801cf28 <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800af74:	4a2b      	ldr	r2, [pc, #172]	@ (800b024 <LoRaWAN_Init+0x1d0>)
 800af76:	2100      	movs	r1, #0
 800af78:	2002      	movs	r0, #2
 800af7a:	f011 ffd5 	bl	801cf28 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800af7e:	4a2a      	ldr	r2, [pc, #168]	@ (800b028 <LoRaWAN_Init+0x1d4>)
 800af80:	2100      	movs	r1, #0
 800af82:	2004      	movs	r0, #4
 800af84:	f011 ffd0 	bl	801cf28 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800af88:	4a28      	ldr	r2, [pc, #160]	@ (800b02c <LoRaWAN_Init+0x1d8>)
 800af8a:	2100      	movs	r1, #0
 800af8c:	2008      	movs	r0, #8
 800af8e:	f011 ffcb 	bl	801cf28 <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800af92:	f001 f8a7 	bl	800c0e4 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800af96:	f04f 7182 	mov.w	r1, #17039360	@ 0x1040000
 800af9a:	4825      	ldr	r0, [pc, #148]	@ (800b030 <LoRaWAN_Init+0x1dc>)
 800af9c:	f002 fe9e 	bl	800dcdc <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800afa0:	4824      	ldr	r0, [pc, #144]	@ (800b034 <LoRaWAN_Init+0x1e0>)
 800afa2:	f002 ff09 	bl	800ddb8 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800afa6:	4819      	ldr	r0, [pc, #100]	@ (800b00c <LoRaWAN_Init+0x1b8>)
 800afa8:	f012 f896 	bl	801d0d8 <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800afac:	4b22      	ldr	r3, [pc, #136]	@ (800b038 <LoRaWAN_Init+0x1e4>)
 800afae:	781b      	ldrb	r3, [r3, #0]
 800afb0:	4a22      	ldr	r2, [pc, #136]	@ (800b03c <LoRaWAN_Init+0x1e8>)
 800afb2:	7812      	ldrb	r2, [r2, #0]
 800afb4:	4611      	mov	r1, r2
 800afb6:	4618      	mov	r0, r3
 800afb8:	f003 f862 	bl	800e080 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800afbc:	4b20      	ldr	r3, [pc, #128]	@ (800b040 <LoRaWAN_Init+0x1ec>)
 800afbe:	781b      	ldrb	r3, [r3, #0]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d10b      	bne.n	800afdc <LoRaWAN_Init+0x188>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800afc4:	4b1f      	ldr	r3, [pc, #124]	@ (800b044 <LoRaWAN_Init+0x1f0>)
 800afc6:	6819      	ldr	r1, [r3, #0]
 800afc8:	2300      	movs	r3, #0
 800afca:	9300      	str	r3, [sp, #0]
 800afcc:	4b1e      	ldr	r3, [pc, #120]	@ (800b048 <LoRaWAN_Init+0x1f4>)
 800afce:	2200      	movs	r2, #0
 800afd0:	481e      	ldr	r0, [pc, #120]	@ (800b04c <LoRaWAN_Init+0x1f8>)
 800afd2:	f012 f84b 	bl	801d06c <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800afd6:	481d      	ldr	r0, [pc, #116]	@ (800b04c <LoRaWAN_Init+0x1f8>)
 800afd8:	f012 f87e 	bl	801d0d8 <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800afdc:	bf00      	nop
 800afde:	3708      	adds	r7, #8
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}
 800afe4:	08020f10 	.word	0x08020f10
 800afe8:	08020f34 	.word	0x08020f34
 800afec:	08020f58 	.word	0x08020f58
 800aff0:	08020f7c 	.word	0x08020f7c
 800aff4:	08020fa0 	.word	0x08020fa0
 800aff8:	0800bc15 	.word	0x0800bc15
 800affc:	200009b4 	.word	0x200009b4
 800b000:	0800bc27 	.word	0x0800bc27
 800b004:	200009cc 	.word	0x200009cc
 800b008:	0800bc39 	.word	0x0800bc39
 800b00c:	200009e4 	.word	0x200009e4
 800b010:	0800b10d 	.word	0x0800b10d
 800b014:	200009fc 	.word	0x200009fc
 800b018:	0800bff5 	.word	0x0800bff5
 800b01c:	200008a8 	.word	0x200008a8
 800b020:	0800e015 	.word	0x0800e015
 800b024:	0800b2dd 	.word	0x0800b2dd
 800b028:	0800c019 	.word	0x0800c019
 800b02c:	0800bf75 	.word	0x0800bf75
 800b030:	20000020 	.word	0x20000020
 800b034:	2000006c 	.word	0x2000006c
 800b038:	2000001c 	.word	0x2000001c
 800b03c:	2000001d 	.word	0x2000001d
 800b040:	2000088c 	.word	0x2000088c
 800b044:	20000084 	.word	0x20000084
 800b048:	0800bbf1 	.word	0x0800bbf1
 800b04c:	20000890 	.word	0x20000890

0800b050 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN PB_Callbacks */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800b050:	b590      	push	{r4, r7, lr}
 800b052:	b087      	sub	sp, #28
 800b054:	af00      	add	r7, sp, #0
 800b056:	4603      	mov	r3, r0
 800b058:	80fb      	strh	r3, [r7, #6]
char ledpulado[] = "Led pulsado\r\n";
 800b05a:	4b19      	ldr	r3, [pc, #100]	@ (800b0c0 <HAL_GPIO_EXTI_Callback+0x70>)
 800b05c:	f107 0408 	add.w	r4, r7, #8
 800b060:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b062:	c407      	stmia	r4!, {r0, r1, r2}
 800b064:	8023      	strh	r3, [r4, #0]
  switch (GPIO_Pin)
 800b066:	88fb      	ldrh	r3, [r7, #6]
 800b068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b06c:	d003      	beq.n	800b076 <HAL_GPIO_EXTI_Callback+0x26>
 800b06e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b072:	d01c      	beq.n	800b0ae <HAL_GPIO_EXTI_Callback+0x5e>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
      }
      break;

    default:
      break;
 800b074:	e020      	b.n	800b0b8 <HAL_GPIO_EXTI_Callback+0x68>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800b076:	2201      	movs	r2, #1
 800b078:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b07c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800b080:	f7fa fe81 	bl	8005d86 <HAL_GPIO_WritePin>
      HAL_UART_Transmit(&huart1, (uint8_t*)ledpulado, strlen(ledpulado), HAL_MAX_DELAY);
 800b084:	f107 0308 	add.w	r3, r7, #8
 800b088:	4618      	mov	r0, r3
 800b08a:	f7f5 f879 	bl	8000180 <strlen>
 800b08e:	4603      	mov	r3, r0
 800b090:	b29a      	uxth	r2, r3
 800b092:	f107 0108 	add.w	r1, r7, #8
 800b096:	f04f 33ff 	mov.w	r3, #4294967295
 800b09a:	480a      	ldr	r0, [pc, #40]	@ (800b0c4 <HAL_GPIO_EXTI_Callback+0x74>)
 800b09c:	f7fd faff 	bl	800869e <HAL_UART_Transmit>
      UTIL_TIMER_Start(&LedTimer);
 800b0a0:	4809      	ldr	r0, [pc, #36]	@ (800b0c8 <HAL_GPIO_EXTI_Callback+0x78>)
 800b0a2:	f012 f819 	bl	801d0d8 <UTIL_TIMER_Start>
      button_pressed = 1;
 800b0a6:	4b09      	ldr	r3, [pc, #36]	@ (800b0cc <HAL_GPIO_EXTI_Callback+0x7c>)
 800b0a8:	2201      	movs	r2, #1
 800b0aa:	701a      	strb	r2, [r3, #0]
      break;
 800b0ac:	e004      	b.n	800b0b8 <HAL_GPIO_EXTI_Callback+0x68>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800b0ae:	2100      	movs	r1, #0
 800b0b0:	2002      	movs	r0, #2
 800b0b2:	f011 ff5b 	bl	801cf6c <UTIL_SEQ_SetTask>
      break;
 800b0b6:	bf00      	nop
  }
}
 800b0b8:	bf00      	nop
 800b0ba:	371c      	adds	r7, #28
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd90      	pop	{r4, r7, pc}
 800b0c0:	08020fc4 	.word	0x08020fc4
 800b0c4:	200004ac 	.word	0x200004ac
 800b0c8:	200003ac 	.word	0x200003ac
 800b0cc:	200003a9 	.word	0x200003a9

0800b0d0 <StartMeterReading>:
/* USER CODE END PB_Callbacks */

/* Private functions ---------------------------------------------------------*/
/* USER CODE BEGIN PrFD */
static void StartMeterReading(void)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	af00      	add	r7, sp, #0
  meter_retry_count = 0;
 800b0d4:	4b0a      	ldr	r3, [pc, #40]	@ (800b100 <StartMeterReading+0x30>)
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	701a      	strb	r2, [r3, #0]
  meter_data_ready = 0; // Invalidar datos anteriores
 800b0da:	4b0a      	ldr	r3, [pc, #40]	@ (800b104 <StartMeterReading+0x34>)
 800b0dc:	2200      	movs	r2, #0
 800b0de:	701a      	strb	r2, [r3, #0]
  
  // Iniciar primer intento
  meter_retry_count++;
 800b0e0:	4b07      	ldr	r3, [pc, #28]	@ (800b100 <StartMeterReading+0x30>)
 800b0e2:	781b      	ldrb	r3, [r3, #0]
 800b0e4:	3301      	adds	r3, #1
 800b0e6:	b2da      	uxtb	r2, r3
 800b0e8:	4b05      	ldr	r3, [pc, #20]	@ (800b100 <StartMeterReading+0x30>)
 800b0ea:	701a      	strb	r2, [r3, #0]
  RequestMeterRead(meter_retry_count);
 800b0ec:	4b04      	ldr	r3, [pc, #16]	@ (800b100 <StartMeterReading+0x30>)
 800b0ee:	781b      	ldrb	r3, [r3, #0]
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7f6 fec9 	bl	8001e88 <RequestMeterRead>
  
  // Iniciar timer de timeout
  UTIL_TIMER_Start(&MeterTimeoutTimer);
 800b0f6:	4804      	ldr	r0, [pc, #16]	@ (800b108 <StartMeterReading+0x38>)
 800b0f8:	f011 ffee 	bl	801d0d8 <UTIL_TIMER_Start>
}
 800b0fc:	bf00      	nop
 800b0fe:	bd80      	pop	{r7, pc}
 800b100:	20000a14 	.word	0x20000a14
 800b104:	200003a8 	.word	0x200003a8
 800b108:	200009fc 	.word	0x200009fc

0800b10c <OnMeterTimeoutTimerEvent>:

static void OnMeterTimeoutTimerEvent(void *context)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b084      	sub	sp, #16
 800b110:	af02      	add	r7, sp, #8
 800b112:	6078      	str	r0, [r7, #4]
  if (meter_retry_count < METER_MAX_RETRIES)
 800b114:	4b19      	ldr	r3, [pc, #100]	@ (800b17c <OnMeterTimeoutTimerEvent+0x70>)
 800b116:	781b      	ldrb	r3, [r3, #0]
 800b118:	2b02      	cmp	r3, #2
 800b11a:	d81a      	bhi.n	800b152 <OnMeterTimeoutTimerEvent+0x46>
  {
    APP_LOG(TS_ON, VLEVEL_M, "Timeout lectura medidor. Reintentando (%d/%d)...\r\n", meter_retry_count, METER_MAX_RETRIES);
 800b11c:	4b17      	ldr	r3, [pc, #92]	@ (800b17c <OnMeterTimeoutTimerEvent+0x70>)
 800b11e:	781b      	ldrb	r3, [r3, #0]
 800b120:	461a      	mov	r2, r3
 800b122:	2303      	movs	r3, #3
 800b124:	9301      	str	r3, [sp, #4]
 800b126:	9200      	str	r2, [sp, #0]
 800b128:	4b15      	ldr	r3, [pc, #84]	@ (800b180 <OnMeterTimeoutTimerEvent+0x74>)
 800b12a:	2201      	movs	r2, #1
 800b12c:	2100      	movs	r1, #0
 800b12e:	2002      	movs	r0, #2
 800b130:	f012 fa4a 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    meter_retry_count++;
 800b134:	4b11      	ldr	r3, [pc, #68]	@ (800b17c <OnMeterTimeoutTimerEvent+0x70>)
 800b136:	781b      	ldrb	r3, [r3, #0]
 800b138:	3301      	adds	r3, #1
 800b13a:	b2da      	uxtb	r2, r3
 800b13c:	4b0f      	ldr	r3, [pc, #60]	@ (800b17c <OnMeterTimeoutTimerEvent+0x70>)
 800b13e:	701a      	strb	r2, [r3, #0]
    RequestMeterRead(meter_retry_count);
 800b140:	4b0e      	ldr	r3, [pc, #56]	@ (800b17c <OnMeterTimeoutTimerEvent+0x70>)
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	4618      	mov	r0, r3
 800b146:	f7f6 fe9f 	bl	8001e88 <RequestMeterRead>
    UTIL_TIMER_Start(&MeterTimeoutTimer);
 800b14a:	480e      	ldr	r0, [pc, #56]	@ (800b184 <OnMeterTimeoutTimerEvent+0x78>)
 800b14c:	f011 ffc4 	bl	801d0d8 <UTIL_TIMER_Start>
    HAL_UART_AbortReceive_IT(&huart1);
    
    meter_data_ready = 0; // NO hay datos
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
  }
}
 800b150:	e00f      	b.n	800b172 <OnMeterTimeoutTimerEvent+0x66>
    APP_LOG(TS_ON, VLEVEL_M, "Timeout lectura medidor. Maximos reintentos alcanzados. Enviando datos parciales.\r\n");
 800b152:	4b0d      	ldr	r3, [pc, #52]	@ (800b188 <OnMeterTimeoutTimerEvent+0x7c>)
 800b154:	2201      	movs	r2, #1
 800b156:	2100      	movs	r1, #0
 800b158:	2002      	movs	r0, #2
 800b15a:	f012 fa35 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    HAL_UART_AbortReceive_IT(&huart1);
 800b15e:	480b      	ldr	r0, [pc, #44]	@ (800b18c <OnMeterTimeoutTimerEvent+0x80>)
 800b160:	f7fd fc02 	bl	8008968 <HAL_UART_AbortReceive_IT>
    meter_data_ready = 0; // NO hay datos
 800b164:	4b0a      	ldr	r3, [pc, #40]	@ (800b190 <OnMeterTimeoutTimerEvent+0x84>)
 800b166:	2200      	movs	r2, #0
 800b168:	701a      	strb	r2, [r3, #0]
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800b16a:	2100      	movs	r1, #0
 800b16c:	2002      	movs	r0, #2
 800b16e:	f011 fefd 	bl	801cf6c <UTIL_SEQ_SetTask>
}
 800b172:	bf00      	nop
 800b174:	3708      	adds	r7, #8
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	20000a14 	.word	0x20000a14
 800b180:	08020fd4 	.word	0x08020fd4
 800b184:	200009fc 	.word	0x200009fc
 800b188:	08021008 	.word	0x08021008
 800b18c:	200004ac 	.word	0x200004ac
 800b190:	200003a8 	.word	0x200003a8

0800b194 <OnRxData>:
/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800b194:	b5b0      	push	{r4, r5, r7, lr}
 800b196:	b08a      	sub	sp, #40	@ 0x28
 800b198:	af06      	add	r7, sp, #24
 800b19a:	6078      	str	r0, [r7, #4]
 800b19c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800b19e:	2300      	movs	r3, #0
 800b1a0:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	f000 8086 	beq.w	800b2b6 <OnRxData+0x122>
  {
#if 0   // XXX:
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
#endif

    UTIL_TIMER_Start(&RxLedTimer);
 800b1aa:	4845      	ldr	r0, [pc, #276]	@ (800b2c0 <OnRxData+0x12c>)
 800b1ac:	f011 ff94 	bl	801d0d8 <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	781b      	ldrb	r3, [r3, #0]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d05a      	beq.n	800b26e <OnRxData+0xda>
    {
      if (appData != NULL)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d057      	beq.n	800b26e <OnRxData+0xda>
      {
        RxPort = appData->Port;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	685b      	ldr	r3, [r3, #4]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d050      	beq.n	800b26e <OnRxData+0xda>
        {
          switch (appData->Port)
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	781b      	ldrb	r3, [r3, #0]
 800b1d0:	2b02      	cmp	r3, #2
 800b1d2:	d01f      	beq.n	800b214 <OnRxData+0x80>
 800b1d4:	2b03      	cmp	r3, #3
 800b1d6:	d145      	bne.n	800b264 <OnRxData+0xd0>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	785b      	ldrb	r3, [r3, #1]
 800b1dc:	2b01      	cmp	r3, #1
 800b1de:	d143      	bne.n	800b268 <OnRxData+0xd4>
              {
                switch (appData->Buffer[0])
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	685b      	ldr	r3, [r3, #4]
 800b1e4:	781b      	ldrb	r3, [r3, #0]
 800b1e6:	2b02      	cmp	r3, #2
 800b1e8:	d00e      	beq.n	800b208 <OnRxData+0x74>
 800b1ea:	2b02      	cmp	r3, #2
 800b1ec:	dc10      	bgt.n	800b210 <OnRxData+0x7c>
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d002      	beq.n	800b1f8 <OnRxData+0x64>
 800b1f2:	2b01      	cmp	r3, #1
 800b1f4:	d004      	beq.n	800b200 <OnRxData+0x6c>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800b1f6:	e00b      	b.n	800b210 <OnRxData+0x7c>
                    LmHandlerRequestClass(CLASS_A);
 800b1f8:	2000      	movs	r0, #0
 800b1fa:	f003 f8f5 	bl	800e3e8 <LmHandlerRequestClass>
                    break;
 800b1fe:	e008      	b.n	800b212 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_B);
 800b200:	2001      	movs	r0, #1
 800b202:	f003 f8f1 	bl	800e3e8 <LmHandlerRequestClass>
                    break;
 800b206:	e004      	b.n	800b212 <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_C);
 800b208:	2002      	movs	r0, #2
 800b20a:	f003 f8ed 	bl	800e3e8 <LmHandlerRequestClass>
                    break;
 800b20e:	e000      	b.n	800b212 <OnRxData+0x7e>
                    break;
 800b210:	bf00      	nop
                }
              }
              break;
 800b212:	e029      	b.n	800b268 <OnRxData+0xd4>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	785b      	ldrb	r3, [r3, #1]
 800b218:	2b01      	cmp	r3, #1
 800b21a:	d127      	bne.n	800b26c <OnRxData+0xd8>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	685b      	ldr	r3, [r3, #4]
 800b220:	781b      	ldrb	r3, [r3, #0]
 800b222:	f003 0301 	and.w	r3, r3, #1
 800b226:	b2da      	uxtb	r2, r3
 800b228:	4b26      	ldr	r3, [pc, #152]	@ (800b2c4 <OnRxData+0x130>)
 800b22a:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800b22c:	4b25      	ldr	r3, [pc, #148]	@ (800b2c4 <OnRxData+0x130>)
 800b22e:	781b      	ldrb	r3, [r3, #0]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d10b      	bne.n	800b24c <OnRxData+0xb8>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800b234:	4b24      	ldr	r3, [pc, #144]	@ (800b2c8 <OnRxData+0x134>)
 800b236:	2200      	movs	r2, #0
 800b238:	2100      	movs	r1, #0
 800b23a:	2003      	movs	r0, #3
 800b23c:	f012 f9c4 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800b240:	2201      	movs	r2, #1
 800b242:	2120      	movs	r1, #32
 800b244:	4821      	ldr	r0, [pc, #132]	@ (800b2cc <OnRxData+0x138>)
 800b246:	f7fa fd9e 	bl	8005d86 <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800b24a:	e00f      	b.n	800b26c <OnRxData+0xd8>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800b24c:	4b20      	ldr	r3, [pc, #128]	@ (800b2d0 <OnRxData+0x13c>)
 800b24e:	2200      	movs	r2, #0
 800b250:	2100      	movs	r1, #0
 800b252:	2003      	movs	r0, #3
 800b254:	f012 f9b8 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800b258:	2200      	movs	r2, #0
 800b25a:	2120      	movs	r1, #32
 800b25c:	481b      	ldr	r0, [pc, #108]	@ (800b2cc <OnRxData+0x138>)
 800b25e:	f7fa fd92 	bl	8005d86 <HAL_GPIO_WritePin>
              break;
 800b262:	e003      	b.n	800b26c <OnRxData+0xd8>

            default:

              break;
 800b264:	bf00      	nop
 800b266:	e002      	b.n	800b26e <OnRxData+0xda>
              break;
 800b268:	bf00      	nop
 800b26a:	e000      	b.n	800b26e <OnRxData+0xda>
              break;
 800b26c:	bf00      	nop
          }
        }
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	7c1b      	ldrb	r3, [r3, #16]
 800b272:	2b05      	cmp	r3, #5
 800b274:	d81f      	bhi.n	800b2b6 <OnRxData+0x122>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	68db      	ldr	r3, [r3, #12]
 800b27a:	7bfa      	ldrb	r2, [r7, #15]
 800b27c:	6839      	ldr	r1, [r7, #0]
 800b27e:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800b282:	460c      	mov	r4, r1
 800b284:	6839      	ldr	r1, [r7, #0]
 800b286:	7c09      	ldrb	r1, [r1, #16]
 800b288:	4608      	mov	r0, r1
 800b28a:	4912      	ldr	r1, [pc, #72]	@ (800b2d4 <OnRxData+0x140>)
 800b28c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b290:	6838      	ldr	r0, [r7, #0]
 800b292:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800b296:	4605      	mov	r5, r0
 800b298:	6838      	ldr	r0, [r7, #0]
 800b29a:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800b29e:	9005      	str	r0, [sp, #20]
 800b2a0:	9504      	str	r5, [sp, #16]
 800b2a2:	9103      	str	r1, [sp, #12]
 800b2a4:	9402      	str	r4, [sp, #8]
 800b2a6:	9201      	str	r2, [sp, #4]
 800b2a8:	9300      	str	r3, [sp, #0]
 800b2aa:	4b0b      	ldr	r3, [pc, #44]	@ (800b2d8 <OnRxData+0x144>)
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	2100      	movs	r1, #0
 800b2b0:	2003      	movs	r0, #3
 800b2b2:	f012 f989 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800b2b6:	bf00      	nop
 800b2b8:	3710      	adds	r7, #16
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	bdb0      	pop	{r4, r5, r7, pc}
 800b2be:	bf00      	nop
 800b2c0:	200009cc 	.word	0x200009cc
 800b2c4:	200009b2 	.word	0x200009b2
 800b2c8:	0802105c 	.word	0x0802105c
 800b2cc:	48000400 	.word	0x48000400
 800b2d0:	08021068 	.word	0x08021068
 800b2d4:	20000090 	.word	0x20000090
 800b2d8:	08021074 	.word	0x08021074

0800b2dc <SendTxData>:

static void SendTxData(void)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b090      	sub	sp, #64	@ 0x40
 800b2e0:	af02      	add	r7, sp, #8
  //    Si meter_data_ready == 0, significa que fallo (timeout). Enviamos lo que hay.
  
  // Hay un caso borde: El timer de LoRaWAN dispara SendTxData.
  // Nosotros interceptamos aqui.
  
  if (meter_retry_count == 0) {
 800b2e2:	4b39      	ldr	r3, [pc, #228]	@ (800b3c8 <SendTxData+0xec>)
 800b2e4:	781b      	ldrb	r3, [r3, #0]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d109      	bne.n	800b2fe <SendTxData+0x22>
      APP_LOG(TS_ON, VLEVEL_M, "Ciclo LoRaWAN: Iniciando lectura de medidor...\r\n");
 800b2ea:	4b38      	ldr	r3, [pc, #224]	@ (800b3cc <SendTxData+0xf0>)
 800b2ec:	2201      	movs	r2, #1
 800b2ee:	2100      	movs	r1, #0
 800b2f0:	2002      	movs	r0, #2
 800b2f2:	f012 f969 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
      StartMeterReading();
 800b2f6:	f7ff feeb 	bl	800b0d0 <StartMeterReading>
      return; // Salimos para esperar a que termine la lectura
 800b2fa:	f000 bc54 	b.w	800bba6 <SendTxData+0x8ca>
  // 2. OnMeterTimeoutTimerEvent llamo a SendTxData (fallo)
  
  // En ambos casos, procedemos a enviar.
  // IMPORTANTE: Resetear meter_retry_count para la proxima vez?
  // Si lo reseteamos aqui, la proxima vez que entre (por timer LoRaWAN) sera 0 y leera de nuevo. Correcto.
  meter_retry_count = 0; 
 800b2fe:	4b32      	ldr	r3, [pc, #200]	@ (800b3c8 <SendTxData+0xec>)
 800b300:	2200      	movs	r2, #0
 800b302:	701a      	strb	r2, [r3, #0]
  

  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800b304:	23ff      	movs	r3, #255	@ 0xff
 800b306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  UTIL_TIMER_Time_t nextTxIn = 0;
 800b30a:	2300      	movs	r3, #0
 800b30c:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t payload_index = 0;
 800b30e:	2300      	movs	r3, #0
 800b310:	633b      	str	r3, [r7, #48]	@ 0x30

  AppData.Port = LORAWAN_USER_APP_PORT;
 800b312:	4b2f      	ldr	r3, [pc, #188]	@ (800b3d0 <SendTxData+0xf4>)
 800b314:	2202      	movs	r2, #2
 800b316:	701a      	strb	r2, [r3, #0]

  // Verificar si hay datos del medidor listos (y que no sea un envio forzado por error de lectura)
  if (meter_data_ready) {
 800b318:	4b2e      	ldr	r3, [pc, #184]	@ (800b3d4 <SendTxData+0xf8>)
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	b2db      	uxtb	r3, r3
 800b31e:	2b00      	cmp	r3, #0
 800b320:	f000 8385 	beq.w	800ba2e <SendTxData+0x752>
      APP_LOG(TS_ON, VLEVEL_M, "Construyendo payload TLV desde datos OBIS...\r\n");
 800b324:	4b2c      	ldr	r3, [pc, #176]	@ (800b3d8 <SendTxData+0xfc>)
 800b326:	2201      	movs	r2, #1
 800b328:	2100      	movs	r1, #0
 800b32a:	2002      	movs	r0, #2
 800b32c:	f012 f94c 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>

      // Variables temporales para parseo
      float valor_float = 0.0f;
 800b330:	f04f 0300 	mov.w	r3, #0
 800b334:	607b      	str	r3, [r7, #4]
      uint32_t valor_uint32 = 0;
 800b336:	2300      	movs	r3, #0
 800b338:	603b      	str	r3, [r7, #0]
      bool parse_ok = false;
 800b33a:	2300      	movs	r3, #0
 800b33c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // ===== 0x02: Batera (%) - 1 byte =====
    uint8_t bateria_level_lora = GetBatteryLevel();
 800b340:	f7f7 f87c 	bl	800243c <GetBatteryLevel>
 800b344:	4603      	mov	r3, r0
 800b346:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    uint8_t bateria_pct = 0xFF;
 800b34a:	23ff      	movs	r3, #255	@ 0xff
 800b34c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    /* Convert LoRa battery level (1..254) to percentage (0..100).
     Keep 0xFF as 'not measured' sentinel. */
    if (bateria_level_lora == 0xFF)
 800b350:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b354:	2bff      	cmp	r3, #255	@ 0xff
 800b356:	d103      	bne.n	800b360 <SendTxData+0x84>
    {
      bateria_pct = 0xFF;
 800b358:	23ff      	movs	r3, #255	@ 0xff
 800b35a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b35e:	e017      	b.n	800b390 <SendTxData+0xb4>
    }
    else if (bateria_level_lora == 0)
 800b360:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b364:	2b00      	cmp	r3, #0
 800b366:	d103      	bne.n	800b370 <SendTxData+0x94>
    {
      bateria_pct = 0;
 800b368:	2300      	movs	r3, #0
 800b36a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b36e:	e00f      	b.n	800b390 <SendTxData+0xb4>
    }
    else
    {
      const uint16_t LORAWAN_MAX_BAT = 254U;
 800b370:	23fe      	movs	r3, #254	@ 0xfe
 800b372:	84bb      	strh	r3, [r7, #36]	@ 0x24
      bateria_pct = (uint8_t)((((uint32_t)bateria_level_lora) * 100U + (LORAWAN_MAX_BAT/2U)) / LORAWAN_MAX_BAT);
 800b374:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b378:	2264      	movs	r2, #100	@ 0x64
 800b37a:	fb02 f303 	mul.w	r3, r2, r3
 800b37e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800b380:	0852      	lsrs	r2, r2, #1
 800b382:	b292      	uxth	r2, r2
 800b384:	441a      	add	r2, r3
 800b386:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b388:	fbb2 f3f3 	udiv	r3, r2, r3
 800b38c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }
    AppData.Buffer[payload_index++] = 0x02;  // ID
 800b390:	4b0f      	ldr	r3, [pc, #60]	@ (800b3d0 <SendTxData+0xf4>)
 800b392:	685a      	ldr	r2, [r3, #4]
 800b394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b396:	1c59      	adds	r1, r3, #1
 800b398:	6339      	str	r1, [r7, #48]	@ 0x30
 800b39a:	4413      	add	r3, r2
 800b39c:	2202      	movs	r2, #2
 800b39e:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[payload_index++] = bateria_pct;
 800b3a0:	4b0b      	ldr	r3, [pc, #44]	@ (800b3d0 <SendTxData+0xf4>)
 800b3a2:	685a      	ldr	r2, [r3, #4]
 800b3a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3a6:	1c59      	adds	r1, r3, #1
 800b3a8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b3aa:	4413      	add	r3, r2
 800b3ac:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800b3b0:	701a      	strb	r2, [r3, #0]
    if (bateria_pct == 0xFF)
 800b3b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b3b6:	2bff      	cmp	r3, #255	@ 0xff
 800b3b8:	d112      	bne.n	800b3e0 <SendTxData+0x104>
    {
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=NA\r\n");
 800b3ba:	4b08      	ldr	r3, [pc, #32]	@ (800b3dc <SendTxData+0x100>)
 800b3bc:	2201      	movs	r2, #1
 800b3be:	2100      	movs	r1, #0
 800b3c0:	2002      	movs	r0, #2
 800b3c2:	f012 f901 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
 800b3c6:	e014      	b.n	800b3f2 <SendTxData+0x116>
 800b3c8:	20000a14 	.word	0x20000a14
 800b3cc:	080210bc 	.word	0x080210bc
 800b3d0:	20000088 	.word	0x20000088
 800b3d4:	200003a8 	.word	0x200003a8
 800b3d8:	080210f0 	.word	0x080210f0
 800b3dc:	08021120 	.word	0x08021120
    }
    else
    {
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=%u%%\r\n", (unsigned int)bateria_pct);
 800b3e0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b3e4:	9300      	str	r3, [sp, #0]
 800b3e6:	4bac      	ldr	r3, [pc, #688]	@ (800b698 <SendTxData+0x3bc>)
 800b3e8:	2201      	movs	r2, #1
 800b3ea:	2100      	movs	r1, #0
 800b3ec:	2002      	movs	r0, #2
 800b3ee:	f012 f8eb 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }

    /* ===== 0x04: network_state (1 byte) - detect external 3.3V on PB5 ===== */
    {
      uint8_t net_state = 0;
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == GPIO_PIN_SET)
 800b3f8:	2120      	movs	r1, #32
 800b3fa:	48a8      	ldr	r0, [pc, #672]	@ (800b69c <SendTxData+0x3c0>)
 800b3fc:	f7fa fcac 	bl	8005d58 <HAL_GPIO_ReadPin>
 800b400:	4603      	mov	r3, r0
 800b402:	2b01      	cmp	r3, #1
 800b404:	d102      	bne.n	800b40c <SendTxData+0x130>
      {
        net_state = 1; /* external 3.3V present */
 800b406:	2301      	movs	r3, #1
 800b408:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
      }
      AppData.Buffer[payload_index++] = 0x04; /* ID */
 800b40c:	4ba4      	ldr	r3, [pc, #656]	@ (800b6a0 <SendTxData+0x3c4>)
 800b40e:	685a      	ldr	r2, [r3, #4]
 800b410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b412:	1c59      	adds	r1, r3, #1
 800b414:	6339      	str	r1, [r7, #48]	@ 0x30
 800b416:	4413      	add	r3, r2
 800b418:	2204      	movs	r2, #4
 800b41a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = net_state;
 800b41c:	4ba0      	ldr	r3, [pc, #640]	@ (800b6a0 <SendTxData+0x3c4>)
 800b41e:	685a      	ldr	r2, [r3, #4]
 800b420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b422:	1c59      	adds	r1, r3, #1
 800b424:	6339      	str	r1, [r7, #48]	@ 0x30
 800b426:	4413      	add	r3, r2
 800b428:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800b42c:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x04 network_state=%u\r\n", (unsigned int)net_state);
 800b42e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b432:	9300      	str	r3, [sp, #0]
 800b434:	4b9b      	ldr	r3, [pc, #620]	@ (800b6a4 <SendTxData+0x3c8>)
 800b436:	2201      	movs	r2, #1
 800b438:	2100      	movs	r1, #0
 800b43a:	2002      	movs	r0, #2
 800b43c:	f012 f8c4 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x0A: Energa activa total (15.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(meter_data_buffer, "15.8.0(", &valor_float);
 800b440:	1d3b      	adds	r3, r7, #4
 800b442:	461a      	mov	r2, r3
 800b444:	4998      	ldr	r1, [pc, #608]	@ (800b6a8 <SendTxData+0x3cc>)
 800b446:	4899      	ldr	r0, [pc, #612]	@ (800b6ac <SendTxData+0x3d0>)
 800b448:	f000 fe88 	bl	800c15c <ParseOBISFloat>
 800b44c:	4603      	mov	r3, r0
 800b44e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b452:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b456:	2b00      	cmp	r3, #0
 800b458:	d04d      	beq.n	800b4f6 <SendTxData+0x21a>
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	f04f 0100 	mov.w	r1, #0
 800b460:	4618      	mov	r0, r3
 800b462:	f7f5 fd43 	bl	8000eec <__aeabi_fcmpge>
 800b466:	4603      	mov	r3, r0
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d044      	beq.n	800b4f6 <SendTxData+0x21a>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	4990      	ldr	r1, [pc, #576]	@ (800b6b0 <SendTxData+0x3d4>)
 800b470:	4618      	mov	r0, r3
 800b472:	f7f5 fd27 	bl	8000ec4 <__aeabi_fcmplt>
 800b476:	4603      	mov	r3, r0
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d03c      	beq.n	800b4f6 <SendTxData+0x21a>
      uint32_t energia_kwh = (uint32_t)(valor_float);  // kWh a Wh
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	4618      	mov	r0, r3
 800b480:	f7f5 fd6e 	bl	8000f60 <__aeabi_f2uiz>
 800b484:	4603      	mov	r3, r0
 800b486:	623b      	str	r3, [r7, #32]
      AppData.Buffer[payload_index++] = 0x0A;  // ID
 800b488:	4b85      	ldr	r3, [pc, #532]	@ (800b6a0 <SendTxData+0x3c4>)
 800b48a:	685a      	ldr	r2, [r3, #4]
 800b48c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b48e:	1c59      	adds	r1, r3, #1
 800b490:	6339      	str	r1, [r7, #48]	@ 0x30
 800b492:	4413      	add	r3, r2
 800b494:	220a      	movs	r2, #10
 800b496:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 24) & 0xFF;
 800b498:	6a3b      	ldr	r3, [r7, #32]
 800b49a:	0e18      	lsrs	r0, r3, #24
 800b49c:	4b80      	ldr	r3, [pc, #512]	@ (800b6a0 <SendTxData+0x3c4>)
 800b49e:	685a      	ldr	r2, [r3, #4]
 800b4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a2:	1c59      	adds	r1, r3, #1
 800b4a4:	6339      	str	r1, [r7, #48]	@ 0x30
 800b4a6:	4413      	add	r3, r2
 800b4a8:	b2c2      	uxtb	r2, r0
 800b4aa:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 16) & 0xFF;
 800b4ac:	6a3b      	ldr	r3, [r7, #32]
 800b4ae:	0c18      	lsrs	r0, r3, #16
 800b4b0:	4b7b      	ldr	r3, [pc, #492]	@ (800b6a0 <SendTxData+0x3c4>)
 800b4b2:	685a      	ldr	r2, [r3, #4]
 800b4b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4b6:	1c59      	adds	r1, r3, #1
 800b4b8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b4ba:	4413      	add	r3, r2
 800b4bc:	b2c2      	uxtb	r2, r0
 800b4be:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (energia_kwh >> 8) & 0xFF;
 800b4c0:	6a3b      	ldr	r3, [r7, #32]
 800b4c2:	0a18      	lsrs	r0, r3, #8
 800b4c4:	4b76      	ldr	r3, [pc, #472]	@ (800b6a0 <SendTxData+0x3c4>)
 800b4c6:	685a      	ldr	r2, [r3, #4]
 800b4c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ca:	1c59      	adds	r1, r3, #1
 800b4cc:	6339      	str	r1, [r7, #48]	@ 0x30
 800b4ce:	4413      	add	r3, r2
 800b4d0:	b2c2      	uxtb	r2, r0
 800b4d2:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = energia_kwh & 0xFF;
 800b4d4:	4b72      	ldr	r3, [pc, #456]	@ (800b6a0 <SendTxData+0x3c4>)
 800b4d6:	685a      	ldr	r2, [r3, #4]
 800b4d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4da:	1c59      	adds	r1, r3, #1
 800b4dc:	6339      	str	r1, [r7, #48]	@ 0x30
 800b4de:	4413      	add	r3, r2
 800b4e0:	6a3a      	ldr	r2, [r7, #32]
 800b4e2:	b2d2      	uxtb	r2, r2
 800b4e4:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x0A Activa_Total=%u Wh\r\n", (unsigned int)energia_kwh);
 800b4e6:	6a3b      	ldr	r3, [r7, #32]
 800b4e8:	9300      	str	r3, [sp, #0]
 800b4ea:	4b72      	ldr	r3, [pc, #456]	@ (800b6b4 <SendTxData+0x3d8>)
 800b4ec:	2201      	movs	r2, #1
 800b4ee:	2100      	movs	r1, #0
 800b4f0:	2002      	movs	r0, #2
 800b4f2:	f012 f869 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x0B: Energa reactiva total (130.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(meter_data_buffer, "130.8.0(", &valor_float);
 800b4f6:	1d3b      	adds	r3, r7, #4
 800b4f8:	461a      	mov	r2, r3
 800b4fa:	496f      	ldr	r1, [pc, #444]	@ (800b6b8 <SendTxData+0x3dc>)
 800b4fc:	486b      	ldr	r0, [pc, #428]	@ (800b6ac <SendTxData+0x3d0>)
 800b4fe:	f000 fe2d 	bl	800c15c <ParseOBISFloat>
 800b502:	4603      	mov	r3, r0
 800b504:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b508:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d04d      	beq.n	800b5ac <SendTxData+0x2d0>
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f04f 0100 	mov.w	r1, #0
 800b516:	4618      	mov	r0, r3
 800b518:	f7f5 fce8 	bl	8000eec <__aeabi_fcmpge>
 800b51c:	4603      	mov	r3, r0
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d044      	beq.n	800b5ac <SendTxData+0x2d0>
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	4962      	ldr	r1, [pc, #392]	@ (800b6b0 <SendTxData+0x3d4>)
 800b526:	4618      	mov	r0, r3
 800b528:	f7f5 fccc 	bl	8000ec4 <__aeabi_fcmplt>
 800b52c:	4603      	mov	r3, r0
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d03c      	beq.n	800b5ac <SendTxData+0x2d0>
      uint32_t reactiva_kvarh = (uint32_t)(valor_float);  // kVArh a VArh
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	4618      	mov	r0, r3
 800b536:	f7f5 fd13 	bl	8000f60 <__aeabi_f2uiz>
 800b53a:	4603      	mov	r3, r0
 800b53c:	61fb      	str	r3, [r7, #28]
      AppData.Buffer[payload_index++] = 0x0B;  // ID
 800b53e:	4b58      	ldr	r3, [pc, #352]	@ (800b6a0 <SendTxData+0x3c4>)
 800b540:	685a      	ldr	r2, [r3, #4]
 800b542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b544:	1c59      	adds	r1, r3, #1
 800b546:	6339      	str	r1, [r7, #48]	@ 0x30
 800b548:	4413      	add	r3, r2
 800b54a:	220b      	movs	r2, #11
 800b54c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 24) & 0xFF;
 800b54e:	69fb      	ldr	r3, [r7, #28]
 800b550:	0e18      	lsrs	r0, r3, #24
 800b552:	4b53      	ldr	r3, [pc, #332]	@ (800b6a0 <SendTxData+0x3c4>)
 800b554:	685a      	ldr	r2, [r3, #4]
 800b556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b558:	1c59      	adds	r1, r3, #1
 800b55a:	6339      	str	r1, [r7, #48]	@ 0x30
 800b55c:	4413      	add	r3, r2
 800b55e:	b2c2      	uxtb	r2, r0
 800b560:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 16) & 0xFF;
 800b562:	69fb      	ldr	r3, [r7, #28]
 800b564:	0c18      	lsrs	r0, r3, #16
 800b566:	4b4e      	ldr	r3, [pc, #312]	@ (800b6a0 <SendTxData+0x3c4>)
 800b568:	685a      	ldr	r2, [r3, #4]
 800b56a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b56c:	1c59      	adds	r1, r3, #1
 800b56e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b570:	4413      	add	r3, r2
 800b572:	b2c2      	uxtb	r2, r0
 800b574:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_kvarh >> 8) & 0xFF;
 800b576:	69fb      	ldr	r3, [r7, #28]
 800b578:	0a18      	lsrs	r0, r3, #8
 800b57a:	4b49      	ldr	r3, [pc, #292]	@ (800b6a0 <SendTxData+0x3c4>)
 800b57c:	685a      	ldr	r2, [r3, #4]
 800b57e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b580:	1c59      	adds	r1, r3, #1
 800b582:	6339      	str	r1, [r7, #48]	@ 0x30
 800b584:	4413      	add	r3, r2
 800b586:	b2c2      	uxtb	r2, r0
 800b588:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_kvarh & 0xFF;
 800b58a:	4b45      	ldr	r3, [pc, #276]	@ (800b6a0 <SendTxData+0x3c4>)
 800b58c:	685a      	ldr	r2, [r3, #4]
 800b58e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b590:	1c59      	adds	r1, r3, #1
 800b592:	6339      	str	r1, [r7, #48]	@ 0x30
 800b594:	4413      	add	r3, r2
 800b596:	69fa      	ldr	r2, [r7, #28]
 800b598:	b2d2      	uxtb	r2, r2
 800b59a:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x0B Reactiva_Total=%u VArh\r\n", (unsigned int)reactiva_kvarh);
 800b59c:	69fb      	ldr	r3, [r7, #28]
 800b59e:	9300      	str	r3, [sp, #0]
 800b5a0:	4b46      	ldr	r3, [pc, #280]	@ (800b6bc <SendTxData+0x3e0>)
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	2100      	movs	r1, #0
 800b5a6:	2002      	movs	r0, #2
 800b5a8:	f012 f80e 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x28: Demanda mxima potencia (1.6.0) - 2 bytes en W =====
      parse_ok = ParseOBISFloat(meter_data_buffer, "1.6.0(", &valor_float);
 800b5ac:	1d3b      	adds	r3, r7, #4
 800b5ae:	461a      	mov	r2, r3
 800b5b0:	4943      	ldr	r1, [pc, #268]	@ (800b6c0 <SendTxData+0x3e4>)
 800b5b2:	483e      	ldr	r0, [pc, #248]	@ (800b6ac <SendTxData+0x3d0>)
 800b5b4:	f000 fdd2 	bl	800c15c <ParseOBISFloat>
 800b5b8:	4603      	mov	r3, r0
 800b5ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 65.535f) {
 800b5be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d03a      	beq.n	800b63c <SendTxData+0x360>
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f04f 0100 	mov.w	r1, #0
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	f7f5 fc8d 	bl	8000eec <__aeabi_fcmpge>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d031      	beq.n	800b63c <SendTxData+0x360>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	493a      	ldr	r1, [pc, #232]	@ (800b6c4 <SendTxData+0x3e8>)
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f7f5 fc71 	bl	8000ec4 <__aeabi_fcmplt>
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d029      	beq.n	800b63c <SendTxData+0x360>
      uint16_t peak_demand_kw = (uint16_t)(valor_float);  // kW a W
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	f7f5 fcb8 	bl	8000f60 <__aeabi_f2uiz>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	837b      	strh	r3, [r7, #26]
      AppData.Buffer[payload_index++] = 0x28;  // ID
 800b5f4:	4b2a      	ldr	r3, [pc, #168]	@ (800b6a0 <SendTxData+0x3c4>)
 800b5f6:	685a      	ldr	r2, [r3, #4]
 800b5f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5fa:	1c59      	adds	r1, r3, #1
 800b5fc:	6339      	str	r1, [r7, #48]	@ 0x30
 800b5fe:	4413      	add	r3, r2
 800b600:	2228      	movs	r2, #40	@ 0x28
 800b602:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (peak_demand_kw >> 8) & 0xFF;
 800b604:	8b7b      	ldrh	r3, [r7, #26]
 800b606:	0a1b      	lsrs	r3, r3, #8
 800b608:	b298      	uxth	r0, r3
 800b60a:	4b25      	ldr	r3, [pc, #148]	@ (800b6a0 <SendTxData+0x3c4>)
 800b60c:	685a      	ldr	r2, [r3, #4]
 800b60e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b610:	1c59      	adds	r1, r3, #1
 800b612:	6339      	str	r1, [r7, #48]	@ 0x30
 800b614:	4413      	add	r3, r2
 800b616:	b2c2      	uxtb	r2, r0
 800b618:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = peak_demand_kw & 0xFF;
 800b61a:	4b21      	ldr	r3, [pc, #132]	@ (800b6a0 <SendTxData+0x3c4>)
 800b61c:	685a      	ldr	r2, [r3, #4]
 800b61e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b620:	1c59      	adds	r1, r3, #1
 800b622:	6339      	str	r1, [r7, #48]	@ 0x30
 800b624:	4413      	add	r3, r2
 800b626:	8b7a      	ldrh	r2, [r7, #26]
 800b628:	b2d2      	uxtb	r2, r2
 800b62a:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x28 Demanda_Max=%u W\r\n", (unsigned int)peak_demand_kw);
 800b62c:	8b7b      	ldrh	r3, [r7, #26]
 800b62e:	9300      	str	r3, [sp, #0]
 800b630:	4b25      	ldr	r3, [pc, #148]	@ (800b6c8 <SendTxData+0x3ec>)
 800b632:	2201      	movs	r2, #1
 800b634:	2100      	movs	r1, #0
 800b636:	2002      	movs	r0, #2
 800b638:	f011 ffc6 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3C: Energa activa consumida (1.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(meter_data_buffer, "1.8.0(", &valor_float);
 800b63c:	1d3b      	adds	r3, r7, #4
 800b63e:	461a      	mov	r2, r3
 800b640:	4922      	ldr	r1, [pc, #136]	@ (800b6cc <SendTxData+0x3f0>)
 800b642:	481a      	ldr	r0, [pc, #104]	@ (800b6ac <SendTxData+0x3d0>)
 800b644:	f000 fd8a 	bl	800c15c <ParseOBISFloat>
 800b648:	4603      	mov	r3, r0
 800b64a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b64e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b652:	2b00      	cmp	r3, #0
 800b654:	d06b      	beq.n	800b72e <SendTxData+0x452>
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f04f 0100 	mov.w	r1, #0
 800b65c:	4618      	mov	r0, r3
 800b65e:	f7f5 fc45 	bl	8000eec <__aeabi_fcmpge>
 800b662:	4603      	mov	r3, r0
 800b664:	2b00      	cmp	r3, #0
 800b666:	d062      	beq.n	800b72e <SendTxData+0x452>
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	4911      	ldr	r1, [pc, #68]	@ (800b6b0 <SendTxData+0x3d4>)
 800b66c:	4618      	mov	r0, r3
 800b66e:	f7f5 fc29 	bl	8000ec4 <__aeabi_fcmplt>
 800b672:	4603      	mov	r3, r0
 800b674:	2b00      	cmp	r3, #0
 800b676:	d05a      	beq.n	800b72e <SendTxData+0x452>
      uint32_t consumida_kwh = (uint32_t)(valor_float);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	4618      	mov	r0, r3
 800b67c:	f7f5 fc70 	bl	8000f60 <__aeabi_f2uiz>
 800b680:	4603      	mov	r3, r0
 800b682:	617b      	str	r3, [r7, #20]
      AppData.Buffer[payload_index++] = 0x3C;  // ID
 800b684:	4b06      	ldr	r3, [pc, #24]	@ (800b6a0 <SendTxData+0x3c4>)
 800b686:	685a      	ldr	r2, [r3, #4]
 800b688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b68a:	1c59      	adds	r1, r3, #1
 800b68c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b68e:	4413      	add	r3, r2
 800b690:	223c      	movs	r2, #60	@ 0x3c
 800b692:	701a      	strb	r2, [r3, #0]
 800b694:	e01c      	b.n	800b6d0 <SendTxData+0x3f4>
 800b696:	bf00      	nop
 800b698:	08021138 	.word	0x08021138
 800b69c:	48000400 	.word	0x48000400
 800b6a0:	20000088 	.word	0x20000088
 800b6a4:	08021154 	.word	0x08021154
 800b6a8:	08021174 	.word	0x08021174
 800b6ac:	20000a18 	.word	0x20000a18
 800b6b0:	4b189680 	.word	0x4b189680
 800b6b4:	0802117c 	.word	0x0802117c
 800b6b8:	0802119c 	.word	0x0802119c
 800b6bc:	080211a8 	.word	0x080211a8
 800b6c0:	080211cc 	.word	0x080211cc
 800b6c4:	428311ec 	.word	0x428311ec
 800b6c8:	080211d4 	.word	0x080211d4
 800b6cc:	080211f4 	.word	0x080211f4
      AppData.Buffer[payload_index++] = (consumida_kwh >> 24) & 0xFF;
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	0e18      	lsrs	r0, r3, #24
 800b6d4:	4ba7      	ldr	r3, [pc, #668]	@ (800b974 <SendTxData+0x698>)
 800b6d6:	685a      	ldr	r2, [r3, #4]
 800b6d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6da:	1c59      	adds	r1, r3, #1
 800b6dc:	6339      	str	r1, [r7, #48]	@ 0x30
 800b6de:	4413      	add	r3, r2
 800b6e0:	b2c2      	uxtb	r2, r0
 800b6e2:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (consumida_kwh >> 16) & 0xFF;
 800b6e4:	697b      	ldr	r3, [r7, #20]
 800b6e6:	0c18      	lsrs	r0, r3, #16
 800b6e8:	4ba2      	ldr	r3, [pc, #648]	@ (800b974 <SendTxData+0x698>)
 800b6ea:	685a      	ldr	r2, [r3, #4]
 800b6ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ee:	1c59      	adds	r1, r3, #1
 800b6f0:	6339      	str	r1, [r7, #48]	@ 0x30
 800b6f2:	4413      	add	r3, r2
 800b6f4:	b2c2      	uxtb	r2, r0
 800b6f6:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (consumida_kwh >> 8) & 0xFF;
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	0a18      	lsrs	r0, r3, #8
 800b6fc:	4b9d      	ldr	r3, [pc, #628]	@ (800b974 <SendTxData+0x698>)
 800b6fe:	685a      	ldr	r2, [r3, #4]
 800b700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b702:	1c59      	adds	r1, r3, #1
 800b704:	6339      	str	r1, [r7, #48]	@ 0x30
 800b706:	4413      	add	r3, r2
 800b708:	b2c2      	uxtb	r2, r0
 800b70a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = consumida_kwh & 0xFF;
 800b70c:	4b99      	ldr	r3, [pc, #612]	@ (800b974 <SendTxData+0x698>)
 800b70e:	685a      	ldr	r2, [r3, #4]
 800b710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b712:	1c59      	adds	r1, r3, #1
 800b714:	6339      	str	r1, [r7, #48]	@ 0x30
 800b716:	4413      	add	r3, r2
 800b718:	697a      	ldr	r2, [r7, #20]
 800b71a:	b2d2      	uxtb	r2, r2
 800b71c:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3C Activa_Consumida=%u Wh\r\n", (unsigned int)consumida_kwh);
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	9300      	str	r3, [sp, #0]
 800b722:	4b95      	ldr	r3, [pc, #596]	@ (800b978 <SendTxData+0x69c>)
 800b724:	2201      	movs	r2, #1
 800b726:	2100      	movs	r1, #0
 800b728:	2002      	movs	r0, #2
 800b72a:	f011 ff4d 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3D: Energa activa generada (2.8.0) - 4 bytes en Wh =====
      parse_ok = ParseOBISFloat(meter_data_buffer, "2.8.0(", &valor_float);
 800b72e:	1d3b      	adds	r3, r7, #4
 800b730:	461a      	mov	r2, r3
 800b732:	4992      	ldr	r1, [pc, #584]	@ (800b97c <SendTxData+0x6a0>)
 800b734:	4892      	ldr	r0, [pc, #584]	@ (800b980 <SendTxData+0x6a4>)
 800b736:	f000 fd11 	bl	800c15c <ParseOBISFloat>
 800b73a:	4603      	mov	r3, r0
 800b73c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b740:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b744:	2b00      	cmp	r3, #0
 800b746:	d04d      	beq.n	800b7e4 <SendTxData+0x508>
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f04f 0100 	mov.w	r1, #0
 800b74e:	4618      	mov	r0, r3
 800b750:	f7f5 fbcc 	bl	8000eec <__aeabi_fcmpge>
 800b754:	4603      	mov	r3, r0
 800b756:	2b00      	cmp	r3, #0
 800b758:	d044      	beq.n	800b7e4 <SendTxData+0x508>
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	4989      	ldr	r1, [pc, #548]	@ (800b984 <SendTxData+0x6a8>)
 800b75e:	4618      	mov	r0, r3
 800b760:	f7f5 fbb0 	bl	8000ec4 <__aeabi_fcmplt>
 800b764:	4603      	mov	r3, r0
 800b766:	2b00      	cmp	r3, #0
 800b768:	d03c      	beq.n	800b7e4 <SendTxData+0x508>
      uint32_t generada_kwh = (uint32_t)(valor_float);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	4618      	mov	r0, r3
 800b76e:	f7f5 fbf7 	bl	8000f60 <__aeabi_f2uiz>
 800b772:	4603      	mov	r3, r0
 800b774:	613b      	str	r3, [r7, #16]
      AppData.Buffer[payload_index++] = 0x3D;  // ID
 800b776:	4b7f      	ldr	r3, [pc, #508]	@ (800b974 <SendTxData+0x698>)
 800b778:	685a      	ldr	r2, [r3, #4]
 800b77a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b77c:	1c59      	adds	r1, r3, #1
 800b77e:	6339      	str	r1, [r7, #48]	@ 0x30
 800b780:	4413      	add	r3, r2
 800b782:	223d      	movs	r2, #61	@ 0x3d
 800b784:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 24) & 0xFF;
 800b786:	693b      	ldr	r3, [r7, #16]
 800b788:	0e18      	lsrs	r0, r3, #24
 800b78a:	4b7a      	ldr	r3, [pc, #488]	@ (800b974 <SendTxData+0x698>)
 800b78c:	685a      	ldr	r2, [r3, #4]
 800b78e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b790:	1c59      	adds	r1, r3, #1
 800b792:	6339      	str	r1, [r7, #48]	@ 0x30
 800b794:	4413      	add	r3, r2
 800b796:	b2c2      	uxtb	r2, r0
 800b798:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 16) & 0xFF;
 800b79a:	693b      	ldr	r3, [r7, #16]
 800b79c:	0c18      	lsrs	r0, r3, #16
 800b79e:	4b75      	ldr	r3, [pc, #468]	@ (800b974 <SendTxData+0x698>)
 800b7a0:	685a      	ldr	r2, [r3, #4]
 800b7a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7a4:	1c59      	adds	r1, r3, #1
 800b7a6:	6339      	str	r1, [r7, #48]	@ 0x30
 800b7a8:	4413      	add	r3, r2
 800b7aa:	b2c2      	uxtb	r2, r0
 800b7ac:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (generada_kwh >> 8) & 0xFF;
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	0a18      	lsrs	r0, r3, #8
 800b7b2:	4b70      	ldr	r3, [pc, #448]	@ (800b974 <SendTxData+0x698>)
 800b7b4:	685a      	ldr	r2, [r3, #4]
 800b7b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7b8:	1c59      	adds	r1, r3, #1
 800b7ba:	6339      	str	r1, [r7, #48]	@ 0x30
 800b7bc:	4413      	add	r3, r2
 800b7be:	b2c2      	uxtb	r2, r0
 800b7c0:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = generada_kwh & 0xFF;
 800b7c2:	4b6c      	ldr	r3, [pc, #432]	@ (800b974 <SendTxData+0x698>)
 800b7c4:	685a      	ldr	r2, [r3, #4]
 800b7c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7c8:	1c59      	adds	r1, r3, #1
 800b7ca:	6339      	str	r1, [r7, #48]	@ 0x30
 800b7cc:	4413      	add	r3, r2
 800b7ce:	693a      	ldr	r2, [r7, #16]
 800b7d0:	b2d2      	uxtb	r2, r2
 800b7d2:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3D Activa_Generada=%u Wh\r\n", (unsigned int)generada_kwh);
 800b7d4:	693b      	ldr	r3, [r7, #16]
 800b7d6:	9300      	str	r3, [sp, #0]
 800b7d8:	4b6b      	ldr	r3, [pc, #428]	@ (800b988 <SendTxData+0x6ac>)
 800b7da:	2201      	movs	r2, #1
 800b7dc:	2100      	movs	r1, #0
 800b7de:	2002      	movs	r0, #2
 800b7e0:	f011 fef2 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3E: Energa reactiva consumida (3.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(meter_data_buffer, "3.8.0(", &valor_float);
 800b7e4:	1d3b      	adds	r3, r7, #4
 800b7e6:	461a      	mov	r2, r3
 800b7e8:	4968      	ldr	r1, [pc, #416]	@ (800b98c <SendTxData+0x6b0>)
 800b7ea:	4865      	ldr	r0, [pc, #404]	@ (800b980 <SendTxData+0x6a4>)
 800b7ec:	f000 fcb6 	bl	800c15c <ParseOBISFloat>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b7f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d04d      	beq.n	800b89a <SendTxData+0x5be>
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f04f 0100 	mov.w	r1, #0
 800b804:	4618      	mov	r0, r3
 800b806:	f7f5 fb71 	bl	8000eec <__aeabi_fcmpge>
 800b80a:	4603      	mov	r3, r0
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d044      	beq.n	800b89a <SendTxData+0x5be>
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	495c      	ldr	r1, [pc, #368]	@ (800b984 <SendTxData+0x6a8>)
 800b814:	4618      	mov	r0, r3
 800b816:	f7f5 fb55 	bl	8000ec4 <__aeabi_fcmplt>
 800b81a:	4603      	mov	r3, r0
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d03c      	beq.n	800b89a <SendTxData+0x5be>
      uint32_t reactiva_cons_kvarh = (uint32_t)(valor_float);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	4618      	mov	r0, r3
 800b824:	f7f5 fb9c 	bl	8000f60 <__aeabi_f2uiz>
 800b828:	4603      	mov	r3, r0
 800b82a:	60fb      	str	r3, [r7, #12]
      AppData.Buffer[payload_index++] = 0x3E;  // ID
 800b82c:	4b51      	ldr	r3, [pc, #324]	@ (800b974 <SendTxData+0x698>)
 800b82e:	685a      	ldr	r2, [r3, #4]
 800b830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b832:	1c59      	adds	r1, r3, #1
 800b834:	6339      	str	r1, [r7, #48]	@ 0x30
 800b836:	4413      	add	r3, r2
 800b838:	223e      	movs	r2, #62	@ 0x3e
 800b83a:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 24) & 0xFF;
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	0e18      	lsrs	r0, r3, #24
 800b840:	4b4c      	ldr	r3, [pc, #304]	@ (800b974 <SendTxData+0x698>)
 800b842:	685a      	ldr	r2, [r3, #4]
 800b844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b846:	1c59      	adds	r1, r3, #1
 800b848:	6339      	str	r1, [r7, #48]	@ 0x30
 800b84a:	4413      	add	r3, r2
 800b84c:	b2c2      	uxtb	r2, r0
 800b84e:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 16) & 0xFF;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	0c18      	lsrs	r0, r3, #16
 800b854:	4b47      	ldr	r3, [pc, #284]	@ (800b974 <SendTxData+0x698>)
 800b856:	685a      	ldr	r2, [r3, #4]
 800b858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b85a:	1c59      	adds	r1, r3, #1
 800b85c:	6339      	str	r1, [r7, #48]	@ 0x30
 800b85e:	4413      	add	r3, r2
 800b860:	b2c2      	uxtb	r2, r0
 800b862:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_cons_kvarh >> 8) & 0xFF;
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	0a18      	lsrs	r0, r3, #8
 800b868:	4b42      	ldr	r3, [pc, #264]	@ (800b974 <SendTxData+0x698>)
 800b86a:	685a      	ldr	r2, [r3, #4]
 800b86c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b86e:	1c59      	adds	r1, r3, #1
 800b870:	6339      	str	r1, [r7, #48]	@ 0x30
 800b872:	4413      	add	r3, r2
 800b874:	b2c2      	uxtb	r2, r0
 800b876:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_cons_kvarh & 0xFF;
 800b878:	4b3e      	ldr	r3, [pc, #248]	@ (800b974 <SendTxData+0x698>)
 800b87a:	685a      	ldr	r2, [r3, #4]
 800b87c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b87e:	1c59      	adds	r1, r3, #1
 800b880:	6339      	str	r1, [r7, #48]	@ 0x30
 800b882:	4413      	add	r3, r2
 800b884:	68fa      	ldr	r2, [r7, #12]
 800b886:	b2d2      	uxtb	r2, r2
 800b888:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3E Reactiva_Consumida=%u VArh\r\n", (unsigned int)reactiva_cons_kvarh);
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	9300      	str	r3, [sp, #0]
 800b88e:	4b40      	ldr	r3, [pc, #256]	@ (800b990 <SendTxData+0x6b4>)
 800b890:	2201      	movs	r2, #1
 800b892:	2100      	movs	r1, #0
 800b894:	2002      	movs	r0, #2
 800b896:	f011 fe97 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x3F: Energa reactiva generada (4.8.0) - 4 bytes en VArh =====
      parse_ok = ParseOBISFloat(meter_data_buffer, "4.8.0(", &valor_float);
 800b89a:	1d3b      	adds	r3, r7, #4
 800b89c:	461a      	mov	r2, r3
 800b89e:	493d      	ldr	r1, [pc, #244]	@ (800b994 <SendTxData+0x6b8>)
 800b8a0:	4837      	ldr	r0, [pc, #220]	@ (800b980 <SendTxData+0x6a4>)
 800b8a2:	f000 fc5b 	bl	800c15c <ParseOBISFloat>
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_float >= 0.0f && valor_float < 10000000.0f) {
 800b8ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d04d      	beq.n	800b950 <SendTxData+0x674>
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	f04f 0100 	mov.w	r1, #0
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	f7f5 fb16 	bl	8000eec <__aeabi_fcmpge>
 800b8c0:	4603      	mov	r3, r0
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d044      	beq.n	800b950 <SendTxData+0x674>
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	492e      	ldr	r1, [pc, #184]	@ (800b984 <SendTxData+0x6a8>)
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	f7f5 fafa 	bl	8000ec4 <__aeabi_fcmplt>
 800b8d0:	4603      	mov	r3, r0
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d03c      	beq.n	800b950 <SendTxData+0x674>
      uint32_t reactiva_gen_kvarh = (uint32_t)(valor_float);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	4618      	mov	r0, r3
 800b8da:	f7f5 fb41 	bl	8000f60 <__aeabi_f2uiz>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	60bb      	str	r3, [r7, #8]
      AppData.Buffer[payload_index++] = 0x3F;  // ID
 800b8e2:	4b24      	ldr	r3, [pc, #144]	@ (800b974 <SendTxData+0x698>)
 800b8e4:	685a      	ldr	r2, [r3, #4]
 800b8e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8e8:	1c59      	adds	r1, r3, #1
 800b8ea:	6339      	str	r1, [r7, #48]	@ 0x30
 800b8ec:	4413      	add	r3, r2
 800b8ee:	223f      	movs	r2, #63	@ 0x3f
 800b8f0:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 24) & 0xFF;
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	0e18      	lsrs	r0, r3, #24
 800b8f6:	4b1f      	ldr	r3, [pc, #124]	@ (800b974 <SendTxData+0x698>)
 800b8f8:	685a      	ldr	r2, [r3, #4]
 800b8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8fc:	1c59      	adds	r1, r3, #1
 800b8fe:	6339      	str	r1, [r7, #48]	@ 0x30
 800b900:	4413      	add	r3, r2
 800b902:	b2c2      	uxtb	r2, r0
 800b904:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 16) & 0xFF;
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	0c18      	lsrs	r0, r3, #16
 800b90a:	4b1a      	ldr	r3, [pc, #104]	@ (800b974 <SendTxData+0x698>)
 800b90c:	685a      	ldr	r2, [r3, #4]
 800b90e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b910:	1c59      	adds	r1, r3, #1
 800b912:	6339      	str	r1, [r7, #48]	@ 0x30
 800b914:	4413      	add	r3, r2
 800b916:	b2c2      	uxtb	r2, r0
 800b918:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (reactiva_gen_kvarh >> 8) & 0xFF;
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	0a18      	lsrs	r0, r3, #8
 800b91e:	4b15      	ldr	r3, [pc, #84]	@ (800b974 <SendTxData+0x698>)
 800b920:	685a      	ldr	r2, [r3, #4]
 800b922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b924:	1c59      	adds	r1, r3, #1
 800b926:	6339      	str	r1, [r7, #48]	@ 0x30
 800b928:	4413      	add	r3, r2
 800b92a:	b2c2      	uxtb	r2, r0
 800b92c:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = reactiva_gen_kvarh & 0xFF;
 800b92e:	4b11      	ldr	r3, [pc, #68]	@ (800b974 <SendTxData+0x698>)
 800b930:	685a      	ldr	r2, [r3, #4]
 800b932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b934:	1c59      	adds	r1, r3, #1
 800b936:	6339      	str	r1, [r7, #48]	@ 0x30
 800b938:	4413      	add	r3, r2
 800b93a:	68ba      	ldr	r2, [r7, #8]
 800b93c:	b2d2      	uxtb	r2, r2
 800b93e:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x3F Reactiva_Generada=%u VArh\r\n", (unsigned int)reactiva_gen_kvarh);
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	9300      	str	r3, [sp, #0]
 800b944:	4b14      	ldr	r3, [pc, #80]	@ (800b998 <SendTxData+0x6bc>)
 800b946:	2201      	movs	r2, #1
 800b948:	2100      	movs	r1, #0
 800b94a:	2002      	movs	r0, #2
 800b94c:	f011 fe3c 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }

      // ===== 0x5A: Nmero de serie (C.1.0) - 4 bytes =====
    parse_ok = ParseOBISUint32(meter_data_buffer, "C.1.0(", &valor_uint32);
 800b950:	463b      	mov	r3, r7
 800b952:	461a      	mov	r2, r3
 800b954:	4911      	ldr	r1, [pc, #68]	@ (800b99c <SendTxData+0x6c0>)
 800b956:	480a      	ldr	r0, [pc, #40]	@ (800b980 <SendTxData+0x6a4>)
 800b958:	f000 fc7a 	bl	800c250 <ParseOBISUint32>
 800b95c:	4603      	mov	r3, r0
 800b95e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (parse_ok && valor_uint32 != 0) {
 800b962:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b966:	2b00      	cmp	r3, #0
 800b968:	d051      	beq.n	800ba0e <SendTxData+0x732>
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d04e      	beq.n	800ba0e <SendTxData+0x732>
 800b970:	e016      	b.n	800b9a0 <SendTxData+0x6c4>
 800b972:	bf00      	nop
 800b974:	20000088 	.word	0x20000088
 800b978:	080211fc 	.word	0x080211fc
 800b97c:	08021220 	.word	0x08021220
 800b980:	20000a18 	.word	0x20000a18
 800b984:	4b189680 	.word	0x4b189680
 800b988:	08021228 	.word	0x08021228
 800b98c:	0802124c 	.word	0x0802124c
 800b990:	08021254 	.word	0x08021254
 800b994:	0802127c 	.word	0x0802127c
 800b998:	08021284 	.word	0x08021284
 800b99c:	080212ac 	.word	0x080212ac
      AppData.Buffer[payload_index++] = 0x5A;  // ID
 800b9a0:	4b82      	ldr	r3, [pc, #520]	@ (800bbac <SendTxData+0x8d0>)
 800b9a2:	685a      	ldr	r2, [r3, #4]
 800b9a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a6:	1c59      	adds	r1, r3, #1
 800b9a8:	6339      	str	r1, [r7, #48]	@ 0x30
 800b9aa:	4413      	add	r3, r2
 800b9ac:	225a      	movs	r2, #90	@ 0x5a
 800b9ae:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 24) & 0xFF;
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	0e18      	lsrs	r0, r3, #24
 800b9b4:	4b7d      	ldr	r3, [pc, #500]	@ (800bbac <SendTxData+0x8d0>)
 800b9b6:	685a      	ldr	r2, [r3, #4]
 800b9b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9ba:	1c59      	adds	r1, r3, #1
 800b9bc:	6339      	str	r1, [r7, #48]	@ 0x30
 800b9be:	4413      	add	r3, r2
 800b9c0:	b2c2      	uxtb	r2, r0
 800b9c2:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 16) & 0xFF;
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	0c18      	lsrs	r0, r3, #16
 800b9c8:	4b78      	ldr	r3, [pc, #480]	@ (800bbac <SendTxData+0x8d0>)
 800b9ca:	685a      	ldr	r2, [r3, #4]
 800b9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9ce:	1c59      	adds	r1, r3, #1
 800b9d0:	6339      	str	r1, [r7, #48]	@ 0x30
 800b9d2:	4413      	add	r3, r2
 800b9d4:	b2c2      	uxtb	r2, r0
 800b9d6:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = (valor_uint32 >> 8) & 0xFF;
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	0a18      	lsrs	r0, r3, #8
 800b9dc:	4b73      	ldr	r3, [pc, #460]	@ (800bbac <SendTxData+0x8d0>)
 800b9de:	685a      	ldr	r2, [r3, #4]
 800b9e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9e2:	1c59      	adds	r1, r3, #1
 800b9e4:	6339      	str	r1, [r7, #48]	@ 0x30
 800b9e6:	4413      	add	r3, r2
 800b9e8:	b2c2      	uxtb	r2, r0
 800b9ea:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[payload_index++] = valor_uint32 & 0xFF;
 800b9ec:	6838      	ldr	r0, [r7, #0]
 800b9ee:	4b6f      	ldr	r3, [pc, #444]	@ (800bbac <SendTxData+0x8d0>)
 800b9f0:	685a      	ldr	r2, [r3, #4]
 800b9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9f4:	1c59      	adds	r1, r3, #1
 800b9f6:	6339      	str	r1, [r7, #48]	@ 0x30
 800b9f8:	4413      	add	r3, r2
 800b9fa:	b2c2      	uxtb	r2, r0
 800b9fc:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x5A Numero_Serie=%u\r\n", (unsigned int)valor_uint32);
 800b9fe:	683b      	ldr	r3, [r7, #0]
 800ba00:	9300      	str	r3, [sp, #0]
 800ba02:	4b6b      	ldr	r3, [pc, #428]	@ (800bbb0 <SendTxData+0x8d4>)
 800ba04:	2201      	movs	r2, #1
 800ba06:	2100      	movs	r1, #0
 800ba08:	2002      	movs	r0, #2
 800ba0a:	f011 fddd 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }

      AppData.BufferSize = payload_index;
 800ba0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba10:	b2da      	uxtb	r2, r3
 800ba12:	4b66      	ldr	r3, [pc, #408]	@ (800bbac <SendTxData+0x8d0>)
 800ba14:	705a      	strb	r2, [r3, #1]
      meter_data_ready = 0;
 800ba16:	4b67      	ldr	r3, [pc, #412]	@ (800bbb4 <SendTxData+0x8d8>)
 800ba18:	2200      	movs	r2, #0
 800ba1a:	701a      	strb	r2, [r3, #0]

      APP_LOG(TS_ON, VLEVEL_M, "Payload TLV construido: %d bytes\r\n", payload_index);
 800ba1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba1e:	9300      	str	r3, [sp, #0]
 800ba20:	4b65      	ldr	r3, [pc, #404]	@ (800bbb8 <SendTxData+0x8dc>)
 800ba22:	2201      	movs	r2, #1
 800ba24:	2100      	movs	r1, #0
 800ba26:	2002      	movs	r0, #2
 800ba28:	f011 fdce 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
 800ba2c:	e06f      	b.n	800bb0e <SendTxData+0x832>

  } else {
      // Sin datos del medidor, enviar solo batera
      APP_LOG(TS_ON, VLEVEL_M, "Sin datos del medidor (o fallo lectura), enviando solo bateria y estado\r\n");
 800ba2e:	4b63      	ldr	r3, [pc, #396]	@ (800bbbc <SendTxData+0x8e0>)
 800ba30:	2201      	movs	r2, #1
 800ba32:	2100      	movs	r1, #0
 800ba34:	2002      	movs	r0, #2
 800ba36:	f011 fdc7 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    {
      /* Fallback: send battery + network_state */
      uint8_t bateria_level_lora = GetBatteryLevel();
 800ba3a:	f7f6 fcff 	bl	800243c <GetBatteryLevel>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      uint8_t bateria_pct = 0xFF;
 800ba44:	23ff      	movs	r3, #255	@ 0xff
 800ba46:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      const uint16_t LORAWAN_MAX_BAT = 254U;
 800ba4a:	23fe      	movs	r3, #254	@ 0xfe
 800ba4c:	853b      	strh	r3, [r7, #40]	@ 0x28
      if (bateria_level_lora == 0xFF)
 800ba4e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ba52:	2bff      	cmp	r3, #255	@ 0xff
 800ba54:	d103      	bne.n	800ba5e <SendTxData+0x782>
      {
        bateria_pct = 0xFF;
 800ba56:	23ff      	movs	r3, #255	@ 0xff
 800ba58:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800ba5c:	e015      	b.n	800ba8a <SendTxData+0x7ae>
      }
      else if (bateria_level_lora == 0)
 800ba5e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d103      	bne.n	800ba6e <SendTxData+0x792>
      {
        bateria_pct = 0;
 800ba66:	2300      	movs	r3, #0
 800ba68:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800ba6c:	e00d      	b.n	800ba8a <SendTxData+0x7ae>
      }
      else
      {
        bateria_pct = (uint8_t)((((uint32_t)bateria_level_lora) * 100U + (LORAWAN_MAX_BAT/2U)) / LORAWAN_MAX_BAT);
 800ba6e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ba72:	2264      	movs	r2, #100	@ 0x64
 800ba74:	fb02 f303 	mul.w	r3, r2, r3
 800ba78:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ba7a:	0852      	lsrs	r2, r2, #1
 800ba7c:	b292      	uxth	r2, r2
 800ba7e:	441a      	add	r2, r3
 800ba80:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ba82:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba86:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
      }
      AppData.Buffer[0] = 0x02;  // ID Batera
 800ba8a:	4b48      	ldr	r3, [pc, #288]	@ (800bbac <SendTxData+0x8d0>)
 800ba8c:	685b      	ldr	r3, [r3, #4]
 800ba8e:	2202      	movs	r2, #2
 800ba90:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[1] = bateria_pct;
 800ba92:	4b46      	ldr	r3, [pc, #280]	@ (800bbac <SendTxData+0x8d0>)
 800ba94:	685b      	ldr	r3, [r3, #4]
 800ba96:	3301      	adds	r3, #1
 800ba98:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800ba9c:	701a      	strb	r2, [r3, #0]

      /* Add network_state TLV (0x04) */
      uint8_t net_state = 0;
 800ba9e:	2300      	movs	r3, #0
 800baa0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
      if (HAL_GPIO_ReadPin(LED2_GPIO_Port, LED2_Pin) == GPIO_PIN_SET)
 800baa4:	2120      	movs	r1, #32
 800baa6:	4846      	ldr	r0, [pc, #280]	@ (800bbc0 <SendTxData+0x8e4>)
 800baa8:	f7fa f956 	bl	8005d58 <HAL_GPIO_ReadPin>
 800baac:	4603      	mov	r3, r0
 800baae:	2b01      	cmp	r3, #1
 800bab0:	d102      	bne.n	800bab8 <SendTxData+0x7dc>
      {
        net_state = 1;
 800bab2:	2301      	movs	r3, #1
 800bab4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
      }
      AppData.Buffer[2] = 0x04;
 800bab8:	4b3c      	ldr	r3, [pc, #240]	@ (800bbac <SendTxData+0x8d0>)
 800baba:	685b      	ldr	r3, [r3, #4]
 800babc:	3302      	adds	r3, #2
 800babe:	2204      	movs	r2, #4
 800bac0:	701a      	strb	r2, [r3, #0]
      AppData.Buffer[3] = net_state;
 800bac2:	4b3a      	ldr	r3, [pc, #232]	@ (800bbac <SendTxData+0x8d0>)
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	3303      	adds	r3, #3
 800bac8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800bacc:	701a      	strb	r2, [r3, #0]
      AppData.BufferSize = 4;
 800bace:	4b37      	ldr	r3, [pc, #220]	@ (800bbac <SendTxData+0x8d0>)
 800bad0:	2204      	movs	r2, #4
 800bad2:	705a      	strb	r2, [r3, #1]

      if (bateria_pct == 0xFF)
 800bad4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800bad8:	2bff      	cmp	r3, #255	@ 0xff
 800bada:	d106      	bne.n	800baea <SendTxData+0x80e>
      {
        APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=NA\r\n");
 800badc:	4b39      	ldr	r3, [pc, #228]	@ (800bbc4 <SendTxData+0x8e8>)
 800bade:	2201      	movs	r2, #1
 800bae0:	2100      	movs	r1, #0
 800bae2:	2002      	movs	r0, #2
 800bae4:	f011 fd70 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
 800bae8:	e008      	b.n	800bafc <SendTxData+0x820>
      }
      else
      {
        APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x02 Bateria=%u%%\r\n", (unsigned int)bateria_pct);
 800baea:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800baee:	9300      	str	r3, [sp, #0]
 800baf0:	4b35      	ldr	r3, [pc, #212]	@ (800bbc8 <SendTxData+0x8ec>)
 800baf2:	2201      	movs	r2, #1
 800baf4:	2100      	movs	r1, #0
 800baf6:	2002      	movs	r0, #2
 800baf8:	f011 fd66 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
      }
      APP_LOG(TS_ON, VLEVEL_M, "TLV: 0x04 network_state=%u\r\n", (unsigned int)net_state);
 800bafc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800bb00:	9300      	str	r3, [sp, #0]
 800bb02:	4b32      	ldr	r3, [pc, #200]	@ (800bbcc <SendTxData+0x8f0>)
 800bb04:	2201      	movs	r2, #1
 800bb06:	2100      	movs	r1, #0
 800bb08:	2002      	movs	r0, #2
 800bb0a:	f011 fd5d 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800bb0e:	4b30      	ldr	r3, [pc, #192]	@ (800bbd0 <SendTxData+0x8f4>)
 800bb10:	7a5b      	ldrb	r3, [r3, #9]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d007      	beq.n	800bb26 <SendTxData+0x84a>
 800bb16:	f002 fb55 	bl	800e1c4 <LmHandlerJoinStatus>
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	2b01      	cmp	r3, #1
 800bb1e:	d102      	bne.n	800bb26 <SendTxData+0x84a>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800bb20:	482b      	ldr	r0, [pc, #172]	@ (800bbd0 <SendTxData+0x8f4>)
 800bb22:	f011 fb47 	bl	801d1b4 <UTIL_TIMER_Stop>
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800bb26:	4b2b      	ldr	r3, [pc, #172]	@ (800bbd4 <SendTxData+0x8f8>)
 800bb28:	78db      	ldrb	r3, [r3, #3]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	4619      	mov	r1, r3
 800bb2e:	481f      	ldr	r0, [pc, #124]	@ (800bbac <SendTxData+0x8d0>)
 800bb30:	f002 fb64 	bl	800e1fc <LmHandlerSend>
 800bb34:	4603      	mov	r3, r0
 800bb36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (LORAMAC_HANDLER_SUCCESS == status)
 800bb3a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d106      	bne.n	800bb50 <SendTxData+0x874>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800bb42:	4b25      	ldr	r3, [pc, #148]	@ (800bbd8 <SendTxData+0x8fc>)
 800bb44:	2201      	movs	r2, #1
 800bb46:	2100      	movs	r1, #0
 800bb48:	2001      	movs	r0, #1
 800bb4a:	f011 fd3d 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
 800bb4e:	e016      	b.n	800bb7e <SendTxData+0x8a2>
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800bb50:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800bb54:	f113 0f06 	cmn.w	r3, #6
 800bb58:	d111      	bne.n	800bb7e <SendTxData+0x8a2>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800bb5a:	f002 fa87 	bl	800e06c <LmHandlerGetDutyCycleWaitTime>
 800bb5e:	6378      	str	r0, [r7, #52]	@ 0x34
    if (nextTxIn > 0)
 800bb60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d00b      	beq.n	800bb7e <SendTxData+0x8a2>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800bb66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb68:	4a1c      	ldr	r2, [pc, #112]	@ (800bbdc <SendTxData+0x900>)
 800bb6a:	fba2 2303 	umull	r2, r3, r2, r3
 800bb6e:	099b      	lsrs	r3, r3, #6
 800bb70:	9300      	str	r3, [sp, #0]
 800bb72:	4b1b      	ldr	r3, [pc, #108]	@ (800bbe0 <SendTxData+0x904>)
 800bb74:	2201      	movs	r2, #1
 800bb76:	2100      	movs	r1, #0
 800bb78:	2001      	movs	r0, #1
 800bb7a:	f011 fd25 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800bb7e:	4b19      	ldr	r3, [pc, #100]	@ (800bbe4 <SendTxData+0x908>)
 800bb80:	781b      	ldrb	r3, [r3, #0]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d10f      	bne.n	800bba6 <SendTxData+0x8ca>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800bb86:	4818      	ldr	r0, [pc, #96]	@ (800bbe8 <SendTxData+0x90c>)
 800bb88:	f011 fb14 	bl	801d1b4 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800bb8c:	4b17      	ldr	r3, [pc, #92]	@ (800bbec <SendTxData+0x910>)
 800bb8e:	681a      	ldr	r2, [r3, #0]
 800bb90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb92:	4293      	cmp	r3, r2
 800bb94:	bf38      	it	cc
 800bb96:	4613      	movcc	r3, r2
 800bb98:	4619      	mov	r1, r3
 800bb9a:	4813      	ldr	r0, [pc, #76]	@ (800bbe8 <SendTxData+0x90c>)
 800bb9c:	f011 fb7a 	bl	801d294 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800bba0:	4811      	ldr	r0, [pc, #68]	@ (800bbe8 <SendTxData+0x90c>)
 800bba2:	f011 fa99 	bl	801d0d8 <UTIL_TIMER_Start>
  }
  /* USER CODE END SendTxData_1 */
}
 800bba6:	3738      	adds	r7, #56	@ 0x38
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	bd80      	pop	{r7, pc}
 800bbac:	20000088 	.word	0x20000088
 800bbb0:	080212b4 	.word	0x080212b4
 800bbb4:	200003a8 	.word	0x200003a8
 800bbb8:	080212d0 	.word	0x080212d0
 800bbbc:	080212f4 	.word	0x080212f4
 800bbc0:	48000400 	.word	0x48000400
 800bbc4:	08021120 	.word	0x08021120
 800bbc8:	08021138 	.word	0x08021138
 800bbcc:	08021154 	.word	0x08021154
 800bbd0:	200009e4 	.word	0x200009e4
 800bbd4:	2000006c 	.word	0x2000006c
 800bbd8:	08021340 	.word	0x08021340
 800bbdc:	10624dd3 	.word	0x10624dd3
 800bbe0:	08021350 	.word	0x08021350
 800bbe4:	2000088c 	.word	0x2000088c
 800bbe8:	20000890 	.word	0x20000890
 800bbec:	20000084 	.word	0x20000084

0800bbf0 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b082      	sub	sp, #8
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800bbf8:	2100      	movs	r1, #0
 800bbfa:	2002      	movs	r0, #2
 800bbfc:	f011 f9b6 	bl	801cf6c <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800bc00:	4803      	ldr	r0, [pc, #12]	@ (800bc10 <OnTxTimerEvent+0x20>)
 800bc02:	f011 fa69 	bl	801d0d8 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800bc06:	bf00      	nop
 800bc08:	3708      	adds	r7, #8
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	bd80      	pop	{r7, pc}
 800bc0e:	bf00      	nop
 800bc10:	20000890 	.word	0x20000890

0800bc14 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800bc14:	b480      	push	{r7}
 800bc16:	b083      	sub	sp, #12
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
#if 0	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
}
 800bc1c:	bf00      	nop
 800bc1e:	370c      	adds	r7, #12
 800bc20:	46bd      	mov	sp, r7
 800bc22:	bc80      	pop	{r7}
 800bc24:	4770      	bx	lr

0800bc26 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800bc26:	b480      	push	{r7}
 800bc28:	b083      	sub	sp, #12
 800bc2a:	af00      	add	r7, sp, #0
 800bc2c:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800bc2e:	bf00      	nop
 800bc30:	370c      	adds	r7, #12
 800bc32:	46bd      	mov	sp, r7
 800bc34:	bc80      	pop	{r7}
 800bc36:	4770      	bx	lr

0800bc38 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800bc38:	b480      	push	{r7}
 800bc3a:	b083      	sub	sp, #12
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
#if 0   // XXX: No LED available
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
#endif
}
 800bc40:	bf00      	nop
 800bc42:	370c      	adds	r7, #12
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bc80      	pop	{r7}
 800bc48:	4770      	bx	lr
	...

0800bc4c <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b086      	sub	sp, #24
 800bc50:	af04      	add	r7, sp, #16
 800bc52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d041      	beq.n	800bcde <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	781b      	ldrb	r3, [r3, #0]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d03d      	beq.n	800bcde <OnTxData+0x92>
    {
#if 0	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800bc62:	4821      	ldr	r0, [pc, #132]	@ (800bce8 <OnTxData+0x9c>)
 800bc64:	f011 fa38 	bl	801d0d8 <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800bc68:	4b20      	ldr	r3, [pc, #128]	@ (800bcec <OnTxData+0xa0>)
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	2100      	movs	r1, #0
 800bc6e:	2002      	movs	r0, #2
 800bc70:	f011 fcaa 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	68db      	ldr	r3, [r3, #12]
 800bc78:	687a      	ldr	r2, [r7, #4]
 800bc7a:	7c12      	ldrb	r2, [r2, #16]
 800bc7c:	4611      	mov	r1, r2
 800bc7e:	687a      	ldr	r2, [r7, #4]
 800bc80:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800bc84:	4610      	mov	r0, r2
 800bc86:	687a      	ldr	r2, [r7, #4]
 800bc88:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800bc8c:	9203      	str	r2, [sp, #12]
 800bc8e:	9002      	str	r0, [sp, #8]
 800bc90:	9101      	str	r1, [sp, #4]
 800bc92:	9300      	str	r3, [sp, #0]
 800bc94:	4b16      	ldr	r3, [pc, #88]	@ (800bcf0 <OnTxData+0xa4>)
 800bc96:	2200      	movs	r2, #0
 800bc98:	2100      	movs	r1, #0
 800bc9a:	2003      	movs	r0, #3
 800bc9c:	f011 fc94 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800bca0:	4b14      	ldr	r3, [pc, #80]	@ (800bcf4 <OnTxData+0xa8>)
 800bca2:	2200      	movs	r2, #0
 800bca4:	2100      	movs	r1, #0
 800bca6:	2003      	movs	r0, #3
 800bca8:	f011 fc8e 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	7a1b      	ldrb	r3, [r3, #8]
 800bcb0:	2b01      	cmp	r3, #1
 800bcb2:	d10e      	bne.n	800bcd2 <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	7a5b      	ldrb	r3, [r3, #9]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d001      	beq.n	800bcc0 <OnTxData+0x74>
 800bcbc:	4b0e      	ldr	r3, [pc, #56]	@ (800bcf8 <OnTxData+0xac>)
 800bcbe:	e000      	b.n	800bcc2 <OnTxData+0x76>
 800bcc0:	4b0e      	ldr	r3, [pc, #56]	@ (800bcfc <OnTxData+0xb0>)
 800bcc2:	9300      	str	r3, [sp, #0]
 800bcc4:	4b0e      	ldr	r3, [pc, #56]	@ (800bd00 <OnTxData+0xb4>)
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	2100      	movs	r1, #0
 800bcca:	2003      	movs	r0, #3
 800bccc:	f011 fc7c 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800bcd0:	e005      	b.n	800bcde <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800bcd2:	4b0c      	ldr	r3, [pc, #48]	@ (800bd04 <OnTxData+0xb8>)
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	2100      	movs	r1, #0
 800bcd8:	2003      	movs	r0, #3
 800bcda:	f011 fc75 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800bcde:	bf00      	nop
 800bce0:	3708      	adds	r7, #8
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}
 800bce6:	bf00      	nop
 800bce8:	200009b4 	.word	0x200009b4
 800bcec:	08021370 	.word	0x08021370
 800bcf0:	080213a4 	.word	0x080213a4
 800bcf4:	080213d8 	.word	0x080213d8
 800bcf8:	080213e8 	.word	0x080213e8
 800bcfc:	080213ec 	.word	0x080213ec
 800bd00:	080213f4 	.word	0x080213f4
 800bd04:	08021408 	.word	0x08021408

0800bd08 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b082      	sub	sp, #8
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d039      	beq.n	800bd8a <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d11e      	bne.n	800bd5e <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800bd20:	2100      	movs	r1, #0
 800bd22:	2004      	movs	r0, #4
 800bd24:	f011 f922 	bl	801cf6c <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800bd28:	481a      	ldr	r0, [pc, #104]	@ (800bd94 <OnJoinRequest+0x8c>)
 800bd2a:	f011 fa43 	bl	801d1b4 <UTIL_TIMER_Stop>
#if 0   // XXX:
      HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800bd2e:	4b1a      	ldr	r3, [pc, #104]	@ (800bd98 <OnJoinRequest+0x90>)
 800bd30:	2200      	movs	r2, #0
 800bd32:	2100      	movs	r1, #0
 800bd34:	2002      	movs	r0, #2
 800bd36:	f011 fc47 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	79db      	ldrb	r3, [r3, #7]
 800bd3e:	2b01      	cmp	r3, #1
 800bd40:	d106      	bne.n	800bd50 <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800bd42:	4b16      	ldr	r3, [pc, #88]	@ (800bd9c <OnJoinRequest+0x94>)
 800bd44:	2200      	movs	r2, #0
 800bd46:	2100      	movs	r1, #0
 800bd48:	2002      	movs	r0, #2
 800bd4a:	f011 fc3d 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800bd4e:	e01c      	b.n	800bd8a <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800bd50:	4b13      	ldr	r3, [pc, #76]	@ (800bda0 <OnJoinRequest+0x98>)
 800bd52:	2200      	movs	r2, #0
 800bd54:	2100      	movs	r1, #0
 800bd56:	2002      	movs	r0, #2
 800bd58:	f011 fc36 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800bd5c:	e015      	b.n	800bd8a <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800bd5e:	4b11      	ldr	r3, [pc, #68]	@ (800bda4 <OnJoinRequest+0x9c>)
 800bd60:	2200      	movs	r2, #0
 800bd62:	2100      	movs	r1, #0
 800bd64:	2002      	movs	r0, #2
 800bd66:	f011 fc2f 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	79db      	ldrb	r3, [r3, #7]
 800bd6e:	2b02      	cmp	r3, #2
 800bd70:	d10b      	bne.n	800bd8a <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800bd72:	4b0d      	ldr	r3, [pc, #52]	@ (800bda8 <OnJoinRequest+0xa0>)
 800bd74:	2200      	movs	r2, #0
 800bd76:	2100      	movs	r1, #0
 800bd78:	2002      	movs	r0, #2
 800bd7a:	f011 fc25 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800bd7e:	4b0b      	ldr	r3, [pc, #44]	@ (800bdac <OnJoinRequest+0xa4>)
 800bd80:	781b      	ldrb	r3, [r3, #0]
 800bd82:	2101      	movs	r1, #1
 800bd84:	4618      	mov	r0, r3
 800bd86:	f002 f97b 	bl	800e080 <LmHandlerJoin>
}
 800bd8a:	bf00      	nop
 800bd8c:	3708      	adds	r7, #8
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}
 800bd92:	bf00      	nop
 800bd94:	200009e4 	.word	0x200009e4
 800bd98:	08021418 	.word	0x08021418
 800bd9c:	08021430 	.word	0x08021430
 800bda0:	08021450 	.word	0x08021450
 800bda4:	08021470 	.word	0x08021470
 800bda8:	0802148c 	.word	0x0802148c
 800bdac:	2000001c 	.word	0x2000001c

0800bdb0 <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800bdb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bdb2:	b093      	sub	sp, #76	@ 0x4c
 800bdb4:	af0c      	add	r7, sp, #48	@ 0x30
 800bdb6:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800bdb8:	697b      	ldr	r3, [r7, #20]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d056      	beq.n	800be6c <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800bdbe:	697b      	ldr	r3, [r7, #20]
 800bdc0:	785b      	ldrb	r3, [r3, #1]
 800bdc2:	2b02      	cmp	r3, #2
 800bdc4:	d008      	beq.n	800bdd8 <OnBeaconStatusChange+0x28>
 800bdc6:	2b03      	cmp	r3, #3
 800bdc8:	d049      	beq.n	800be5e <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800bdca:	4b2a      	ldr	r3, [pc, #168]	@ (800be74 <OnBeaconStatusChange+0xc4>)
 800bdcc:	2200      	movs	r2, #0
 800bdce:	2100      	movs	r1, #0
 800bdd0:	2002      	movs	r0, #2
 800bdd2:	f011 fbf9 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800bdd6:	e049      	b.n	800be6c <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800bdd8:	697b      	ldr	r3, [r7, #20]
 800bdda:	7c1b      	ldrb	r3, [r3, #16]
 800bddc:	4618      	mov	r0, r3
 800bdde:	697b      	ldr	r3, [r7, #20]
 800bde0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800bde4:	461c      	mov	r4, r3
 800bde6:	697b      	ldr	r3, [r7, #20]
 800bde8:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800bdec:	461d      	mov	r5, r3
 800bdee:	697b      	ldr	r3, [r7, #20]
 800bdf0:	68db      	ldr	r3, [r3, #12]
 800bdf2:	697a      	ldr	r2, [r7, #20]
 800bdf4:	6852      	ldr	r2, [r2, #4]
 800bdf6:	6979      	ldr	r1, [r7, #20]
 800bdf8:	7d89      	ldrb	r1, [r1, #22]
 800bdfa:	460e      	mov	r6, r1
 800bdfc:	6979      	ldr	r1, [r7, #20]
 800bdfe:	7dc9      	ldrb	r1, [r1, #23]
 800be00:	6139      	str	r1, [r7, #16]
 800be02:	6979      	ldr	r1, [r7, #20]
 800be04:	7e09      	ldrb	r1, [r1, #24]
 800be06:	60f9      	str	r1, [r7, #12]
 800be08:	6979      	ldr	r1, [r7, #20]
 800be0a:	7e49      	ldrb	r1, [r1, #25]
 800be0c:	60b9      	str	r1, [r7, #8]
 800be0e:	6979      	ldr	r1, [r7, #20]
 800be10:	7e89      	ldrb	r1, [r1, #26]
 800be12:	6079      	str	r1, [r7, #4]
 800be14:	6979      	ldr	r1, [r7, #20]
 800be16:	7ec9      	ldrb	r1, [r1, #27]
 800be18:	6039      	str	r1, [r7, #0]
 800be1a:	6979      	ldr	r1, [r7, #20]
 800be1c:	7f09      	ldrb	r1, [r1, #28]
 800be1e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800be20:	f8d7 c000 	ldr.w	ip, [r7]
 800be24:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800be28:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800be2c:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800be30:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800be34:	f8cd c020 	str.w	ip, [sp, #32]
 800be38:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800be3c:	f8cd c01c 	str.w	ip, [sp, #28]
 800be40:	6939      	ldr	r1, [r7, #16]
 800be42:	9106      	str	r1, [sp, #24]
 800be44:	9605      	str	r6, [sp, #20]
 800be46:	9204      	str	r2, [sp, #16]
 800be48:	9303      	str	r3, [sp, #12]
 800be4a:	9502      	str	r5, [sp, #8]
 800be4c:	9401      	str	r4, [sp, #4]
 800be4e:	9000      	str	r0, [sp, #0]
 800be50:	4b09      	ldr	r3, [pc, #36]	@ (800be78 <OnBeaconStatusChange+0xc8>)
 800be52:	2200      	movs	r2, #0
 800be54:	2100      	movs	r1, #0
 800be56:	2002      	movs	r0, #2
 800be58:	f011 fbb6 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800be5c:	e006      	b.n	800be6c <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800be5e:	4b07      	ldr	r3, [pc, #28]	@ (800be7c <OnBeaconStatusChange+0xcc>)
 800be60:	2200      	movs	r2, #0
 800be62:	2100      	movs	r1, #0
 800be64:	2002      	movs	r0, #2
 800be66:	f011 fbaf 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 800be6a:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800be6c:	bf00      	nop
 800be6e:	371c      	adds	r7, #28
 800be70:	46bd      	mov	sp, r7
 800be72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be74:	080214b0 	.word	0x080214b0
 800be78:	080214c8 	.word	0x080214c8
 800be7c:	0802153c 	.word	0x0802153c

0800be80 <OnSysTimeUpdate>:

static void OnSysTimeUpdate(void)
{
 800be80:	b480      	push	{r7}
 800be82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 800be84:	bf00      	nop
 800be86:	46bd      	mov	sp, r7
 800be88:	bc80      	pop	{r7}
 800be8a:	4770      	bx	lr

0800be8c <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af02      	add	r7, sp, #8
 800be92:	4603      	mov	r3, r0
 800be94:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800be96:	79fb      	ldrb	r3, [r7, #7]
 800be98:	4a06      	ldr	r2, [pc, #24]	@ (800beb4 <OnClassChange+0x28>)
 800be9a:	5cd3      	ldrb	r3, [r2, r3]
 800be9c:	9300      	str	r3, [sp, #0]
 800be9e:	4b06      	ldr	r3, [pc, #24]	@ (800beb8 <OnClassChange+0x2c>)
 800bea0:	2200      	movs	r2, #0
 800bea2:	2100      	movs	r1, #0
 800bea4:	2002      	movs	r0, #2
 800bea6:	f011 fb8f 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800beaa:	bf00      	nop
 800beac:	3708      	adds	r7, #8
 800beae:	46bd      	mov	sp, r7
 800beb0:	bd80      	pop	{r7, pc}
 800beb2:	bf00      	nop
 800beb4:	08021578 	.word	0x08021578
 800beb8:	0802155c 	.word	0x0802155c

0800bebc <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800bec0:	2100      	movs	r1, #0
 800bec2:	2001      	movs	r0, #1
 800bec4:	f011 f852 	bl	801cf6c <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800bec8:	bf00      	nop
 800beca:	bd80      	pop	{r7, pc}

0800becc <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b082      	sub	sp, #8
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800bed4:	4a0c      	ldr	r2, [pc, #48]	@ (800bf08 <OnTxPeriodicityChanged+0x3c>)
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800beda:	4b0b      	ldr	r3, [pc, #44]	@ (800bf08 <OnTxPeriodicityChanged+0x3c>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d102      	bne.n	800bee8 <OnTxPeriodicityChanged+0x1c>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800bee2:	4b09      	ldr	r3, [pc, #36]	@ (800bf08 <OnTxPeriodicityChanged+0x3c>)
 800bee4:	4a09      	ldr	r2, [pc, #36]	@ (800bf0c <OnTxPeriodicityChanged+0x40>)
 800bee6:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800bee8:	4809      	ldr	r0, [pc, #36]	@ (800bf10 <OnTxPeriodicityChanged+0x44>)
 800beea:	f011 f963 	bl	801d1b4 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800beee:	4b06      	ldr	r3, [pc, #24]	@ (800bf08 <OnTxPeriodicityChanged+0x3c>)
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	4619      	mov	r1, r3
 800bef4:	4806      	ldr	r0, [pc, #24]	@ (800bf10 <OnTxPeriodicityChanged+0x44>)
 800bef6:	f011 f9cd 	bl	801d294 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800befa:	4805      	ldr	r0, [pc, #20]	@ (800bf10 <OnTxPeriodicityChanged+0x44>)
 800befc:	f011 f8ec 	bl	801d0d8 <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800bf00:	bf00      	nop
 800bf02:	3708      	adds	r7, #8
 800bf04:	46bd      	mov	sp, r7
 800bf06:	bd80      	pop	{r7, pc}
 800bf08:	20000084 	.word	0x20000084
 800bf0c:	0001d4c0 	.word	0x0001d4c0
 800bf10:	20000890 	.word	0x20000890

0800bf14 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800bf14:	b480      	push	{r7}
 800bf16:	b083      	sub	sp, #12
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800bf1e:	4a04      	ldr	r2, [pc, #16]	@ (800bf30 <OnTxFrameCtrlChanged+0x1c>)
 800bf20:	79fb      	ldrb	r3, [r7, #7]
 800bf22:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800bf24:	bf00      	nop
 800bf26:	370c      	adds	r7, #12
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	bc80      	pop	{r7}
 800bf2c:	4770      	bx	lr
 800bf2e:	bf00      	nop
 800bf30:	2000006c 	.word	0x2000006c

0800bf34 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800bf34:	b480      	push	{r7}
 800bf36:	b083      	sub	sp, #12
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800bf3e:	4a04      	ldr	r2, [pc, #16]	@ (800bf50 <OnPingSlotPeriodicityChanged+0x1c>)
 800bf40:	79fb      	ldrb	r3, [r7, #7]
 800bf42:	7413      	strb	r3, [r2, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800bf44:	bf00      	nop
 800bf46:	370c      	adds	r7, #12
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bc80      	pop	{r7}
 800bf4c:	4770      	bx	lr
 800bf4e:	bf00      	nop
 800bf50:	2000006c 	.word	0x2000006c

0800bf54 <OnSystemReset>:

static void OnSystemReset(void)
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800bf58:	f002 fe8b 	bl	800ec72 <LmHandlerHalt>
 800bf5c:	4603      	mov	r3, r0
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d106      	bne.n	800bf70 <OnSystemReset+0x1c>
 800bf62:	f002 f92f 	bl	800e1c4 <LmHandlerJoinStatus>
 800bf66:	4603      	mov	r3, r0
 800bf68:	2b01      	cmp	r3, #1
 800bf6a:	d101      	bne.n	800bf70 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800bf6c:	f7fe fefe 	bl	800ad6c <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800bf70:	bf00      	nop
 800bf72:	bd80      	pop	{r7, pc}

0800bf74 <StopJoin>:

static void StopJoin(void)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800bf78:	4817      	ldr	r0, [pc, #92]	@ (800bfd8 <StopJoin+0x64>)
 800bf7a:	f011 f91b 	bl	801d1b4 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800bf7e:	f002 fe6b 	bl	800ec58 <LmHandlerStop>
 800bf82:	4603      	mov	r3, r0
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d006      	beq.n	800bf96 <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800bf88:	4b14      	ldr	r3, [pc, #80]	@ (800bfdc <StopJoin+0x68>)
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	2100      	movs	r1, #0
 800bf8e:	2002      	movs	r0, #2
 800bf90:	f011 fb1a 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
 800bf94:	e01a      	b.n	800bfcc <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800bf96:	4b12      	ldr	r3, [pc, #72]	@ (800bfe0 <StopJoin+0x6c>)
 800bf98:	2200      	movs	r2, #0
 800bf9a:	2100      	movs	r1, #0
 800bf9c:	2002      	movs	r0, #2
 800bf9e:	f011 fb13 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800bfa2:	4b10      	ldr	r3, [pc, #64]	@ (800bfe4 <StopJoin+0x70>)
 800bfa4:	2201      	movs	r2, #1
 800bfa6:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800bfa8:	4b0f      	ldr	r3, [pc, #60]	@ (800bfe8 <StopJoin+0x74>)
 800bfaa:	2200      	movs	r2, #0
 800bfac:	2100      	movs	r1, #0
 800bfae:	2002      	movs	r0, #2
 800bfb0:	f011 fb0a 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800bfb4:	480d      	ldr	r0, [pc, #52]	@ (800bfec <StopJoin+0x78>)
 800bfb6:	f001 feff 	bl	800ddb8 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800bfba:	4b0a      	ldr	r3, [pc, #40]	@ (800bfe4 <StopJoin+0x70>)
 800bfbc:	781b      	ldrb	r3, [r3, #0]
 800bfbe:	2101      	movs	r1, #1
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f002 f85d 	bl	800e080 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800bfc6:	4804      	ldr	r0, [pc, #16]	@ (800bfd8 <StopJoin+0x64>)
 800bfc8:	f011 f886 	bl	801d0d8 <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800bfcc:	4808      	ldr	r0, [pc, #32]	@ (800bff0 <StopJoin+0x7c>)
 800bfce:	f011 f883 	bl	801d0d8 <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800bfd2:	bf00      	nop
 800bfd4:	bd80      	pop	{r7, pc}
 800bfd6:	bf00      	nop
 800bfd8:	20000890 	.word	0x20000890
 800bfdc:	0802157c 	.word	0x0802157c
 800bfe0:	0802159c 	.word	0x0802159c
 800bfe4:	2000001c 	.word	0x2000001c
 800bfe8:	080215b0 	.word	0x080215b0
 800bfec:	2000006c 	.word	0x2000006c
 800bff0:	200008a8 	.word	0x200008a8

0800bff4 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b082      	sub	sp, #8
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800bffc:	4b05      	ldr	r3, [pc, #20]	@ (800c014 <OnStopJoinTimerEvent+0x20>)
 800bffe:	781b      	ldrb	r3, [r3, #0]
 800c000:	2b02      	cmp	r3, #2
 800c002:	d103      	bne.n	800c00c <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800c004:	2100      	movs	r1, #0
 800c006:	2008      	movs	r0, #8
 800c008:	f010 ffb0 	bl	801cf6c <UTIL_SEQ_SetTask>
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800c00c:	bf00      	nop
 800c00e:	3708      	adds	r7, #8
 800c010:	46bd      	mov	sp, r7
 800c012:	bd80      	pop	{r7, pc}
 800c014:	2000001c 	.word	0x2000001c

0800c018 <StoreContext>:

static void StoreContext(void)
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b082      	sub	sp, #8
 800c01c:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800c01e:	23ff      	movs	r3, #255	@ 0xff
 800c020:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800c022:	f002 fe5b 	bl	800ecdc <LmHandlerNvmDataStore>
 800c026:	4603      	mov	r3, r0
 800c028:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800c02a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c02e:	f113 0f08 	cmn.w	r3, #8
 800c032:	d106      	bne.n	800c042 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800c034:	4b0a      	ldr	r3, [pc, #40]	@ (800c060 <StoreContext+0x48>)
 800c036:	2200      	movs	r2, #0
 800c038:	2100      	movs	r1, #0
 800c03a:	2002      	movs	r0, #2
 800c03c:	f011 fac4 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800c040:	e00a      	b.n	800c058 <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800c042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c04a:	d105      	bne.n	800c058 <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800c04c:	4b05      	ldr	r3, [pc, #20]	@ (800c064 <StoreContext+0x4c>)
 800c04e:	2200      	movs	r2, #0
 800c050:	2100      	movs	r1, #0
 800c052:	2002      	movs	r0, #2
 800c054:	f011 fab8 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800c058:	bf00      	nop
 800c05a:	3708      	adds	r7, #8
 800c05c:	46bd      	mov	sp, r7
 800c05e:	bd80      	pop	{r7, pc}
 800c060:	080215d0 	.word	0x080215d0
 800c064:	080215e8 	.word	0x080215e8

0800c068 <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b082      	sub	sp, #8
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	4603      	mov	r3, r0
 800c070:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800c072:	79fb      	ldrb	r3, [r7, #7]
 800c074:	2b01      	cmp	r3, #1
 800c076:	d106      	bne.n	800c086 <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800c078:	4b08      	ldr	r3, [pc, #32]	@ (800c09c <OnNvmDataChange+0x34>)
 800c07a:	2200      	movs	r2, #0
 800c07c:	2100      	movs	r1, #0
 800c07e:	2002      	movs	r0, #2
 800c080:	f011 faa2 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800c084:	e005      	b.n	800c092 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800c086:	4b06      	ldr	r3, [pc, #24]	@ (800c0a0 <OnNvmDataChange+0x38>)
 800c088:	2200      	movs	r2, #0
 800c08a:	2100      	movs	r1, #0
 800c08c:	2002      	movs	r0, #2
 800c08e:	f011 fa9b 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800c092:	bf00      	nop
 800c094:	3708      	adds	r7, #8
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}
 800c09a:	bf00      	nop
 800c09c:	08021600 	.word	0x08021600
 800c0a0:	08021614 	.word	0x08021614

0800c0a4 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b082      	sub	sp, #8
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
 800c0ac:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 800c0ae:	683a      	ldr	r2, [r7, #0]
 800c0b0:	6879      	ldr	r1, [r7, #4]
 800c0b2:	4803      	ldr	r0, [pc, #12]	@ (800c0c0 <OnStoreContextRequest+0x1c>)
 800c0b4:	f7f5 fb14 	bl	80016e0 <FLASH_IF_Write>

  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800c0b8:	bf00      	nop
 800c0ba:	3708      	adds	r7, #8
 800c0bc:	46bd      	mov	sp, r7
 800c0be:	bd80      	pop	{r7, pc}
 800c0c0:	0803f000 	.word	0x0803f000

0800c0c4 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b082      	sub	sp, #8
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
 800c0cc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800c0ce:	683a      	ldr	r2, [r7, #0]
 800c0d0:	4903      	ldr	r1, [pc, #12]	@ (800c0e0 <OnRestoreContextRequest+0x1c>)
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f7f5 fb2c 	bl	8001730 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800c0d8:	bf00      	nop
 800c0da:	3708      	adds	r7, #8
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}
 800c0e0:	0803f000 	.word	0x0803f000

0800c0e4 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	af00      	add	r7, sp, #0
  loraInfo.ContextManagement = 0;
 800c0e8:	4b15      	ldr	r3, [pc, #84]	@ (800c140 <LoraInfo_Init+0x5c>)
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800c0ee:	4b14      	ldr	r3, [pc, #80]	@ (800c140 <LoraInfo_Init+0x5c>)
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800c0f4:	4b12      	ldr	r3, [pc, #72]	@ (800c140 <LoraInfo_Init+0x5c>)
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800c0fa:	4b11      	ldr	r3, [pc, #68]	@ (800c140 <LoraInfo_Init+0x5c>)
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	60da      	str	r2, [r3, #12]

#ifdef  REGION_AS923
  loraInfo.Region |= (1 << LORAMAC_REGION_AS923);
#endif /* REGION_AS923 */
#ifdef  REGION_AU915
  loraInfo.Region |= (1 << LORAMAC_REGION_AU915);
 800c100:	4b0f      	ldr	r3, [pc, #60]	@ (800c140 <LoraInfo_Init+0x5c>)
 800c102:	685b      	ldr	r3, [r3, #4]
 800c104:	f043 0302 	orr.w	r3, r3, #2
 800c108:	4a0d      	ldr	r2, [pc, #52]	@ (800c140 <LoraInfo_Init+0x5c>)
 800c10a:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800c10c:	4b0c      	ldr	r3, [pc, #48]	@ (800c140 <LoraInfo_Init+0x5c>)
 800c10e:	685b      	ldr	r3, [r3, #4]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d10d      	bne.n	800c130 <LoraInfo_Init+0x4c>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800c114:	4b0b      	ldr	r3, [pc, #44]	@ (800c144 <LoraInfo_Init+0x60>)
 800c116:	2200      	movs	r2, #0
 800c118:	2100      	movs	r1, #0
 800c11a:	2000      	movs	r0, #0
 800c11c:	f011 fa54 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800c120:	bf00      	nop
 800c122:	f011 fa3f 	bl	801d5a4 <UTIL_ADV_TRACE_IsBufferEmpty>
 800c126:	4603      	mov	r3, r0
 800c128:	2b01      	cmp	r3, #1
 800c12a:	d1fa      	bne.n	800c122 <LoraInfo_Init+0x3e>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800c12c:	bf00      	nop
 800c12e:	e7fd      	b.n	800c12c <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800c130:	4b03      	ldr	r3, [pc, #12]	@ (800c140 <LoraInfo_Init+0x5c>)
 800c132:	2200      	movs	r2, #0
 800c134:	60da      	str	r2, [r3, #12]
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
#else /* CONTEXT_MANAGEMENT_ENABLED == 1 */
  loraInfo.ContextManagement = 1;
 800c136:	4b02      	ldr	r3, [pc, #8]	@ (800c140 <LoraInfo_Init+0x5c>)
 800c138:	2201      	movs	r2, #1
 800c13a:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800c13c:	bf00      	nop
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	20000c1c 	.word	0x20000c1c
 800c144:	08021628 	.word	0x08021628

0800c148 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800c148:	b480      	push	{r7}
 800c14a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800c14c:	4b02      	ldr	r3, [pc, #8]	@ (800c158 <LoraInfo_GetPtr+0x10>)
}
 800c14e:	4618      	mov	r0, r3
 800c150:	46bd      	mov	sp, r7
 800c152:	bc80      	pop	{r7}
 800c154:	4770      	bx	lr
 800c156:	bf00      	nop
 800c158:	20000c1c 	.word	0x20000c1c

0800c15c <ParseOBISFloat>:
  * @param  marker OBIS marker string (e.g., "1.8.0(")
  * @param  result pointer to store the parsed float value
  * @retval true if parsing successful, false otherwise
  */
bool ParseOBISFloat(char *buffer, const char *marker, float *result)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b092      	sub	sp, #72	@ 0x48
 800c160:	af02      	add	r7, sp, #8
 800c162:	60f8      	str	r0, [r7, #12]
 800c164:	60b9      	str	r1, [r7, #8]
 800c166:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800c168:	68b9      	ldr	r1, [r7, #8]
 800c16a:	68f8      	ldr	r0, [r7, #12]
 800c16c:	f012 fc98 	bl	801eaa0 <strstr>
 800c170:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800c172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c174:	2b00      	cmp	r3, #0
 800c176:	d101      	bne.n	800c17c <ParseOBISFloat+0x20>
  {
    return false;
 800c178:	2300      	movs	r3, #0
 800c17a:	e062      	b.n	800c242 <ParseOBISFloat+0xe6>
  }

  pos += strlen(marker);
 800c17c:	68b8      	ldr	r0, [r7, #8]
 800c17e:	f7f3 ffff 	bl	8000180 <strlen>
 800c182:	4602      	mov	r2, r0
 800c184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c186:	4413      	add	r3, r2
 800c188:	637b      	str	r3, [r7, #52]	@ 0x34

  char *end_pos = pos;
 800c18a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c18c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800c18e:	e016      	b.n	800c1be <ParseOBISFloat+0x62>
  {
    if ((*end_pos >= '0' && *end_pos <= '9') || *end_pos == '.' || *end_pos == '-' || *end_pos == '+')
 800c190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c192:	781b      	ldrb	r3, [r3, #0]
 800c194:	2b2f      	cmp	r3, #47	@ 0x2f
 800c196:	d903      	bls.n	800c1a0 <ParseOBISFloat+0x44>
 800c198:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c19a:	781b      	ldrb	r3, [r3, #0]
 800c19c:	2b39      	cmp	r3, #57	@ 0x39
 800c19e:	d90b      	bls.n	800c1b8 <ParseOBISFloat+0x5c>
 800c1a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1a2:	781b      	ldrb	r3, [r3, #0]
 800c1a4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c1a6:	d007      	beq.n	800c1b8 <ParseOBISFloat+0x5c>
 800c1a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1aa:	781b      	ldrb	r3, [r3, #0]
 800c1ac:	2b2d      	cmp	r3, #45	@ 0x2d
 800c1ae:	d003      	beq.n	800c1b8 <ParseOBISFloat+0x5c>
 800c1b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1b2:	781b      	ldrb	r3, [r3, #0]
 800c1b4:	2b2b      	cmp	r3, #43	@ 0x2b
 800c1b6:	d10e      	bne.n	800c1d6 <ParseOBISFloat+0x7a>
    {
      end_pos++;
 800c1b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1ba:	3301      	adds	r3, #1
 800c1bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800c1be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1c0:	781b      	ldrb	r3, [r3, #0]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d007      	beq.n	800c1d6 <ParseOBISFloat+0x7a>
 800c1c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1c8:	781b      	ldrb	r3, [r3, #0]
 800c1ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800c1cc:	d003      	beq.n	800c1d6 <ParseOBISFloat+0x7a>
 800c1ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1d0:	781b      	ldrb	r3, [r3, #0]
 800c1d2:	2b29      	cmp	r3, #41	@ 0x29
 800c1d4:	d1dc      	bne.n	800c190 <ParseOBISFloat+0x34>
    {
      break;
    }
  }

  if (end_pos == pos)
 800c1d6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c1d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d101      	bne.n	800c1e2 <ParseOBISFloat+0x86>
  {
    return false;
 800c1de:	2300      	movs	r3, #0
 800c1e0:	e02f      	b.n	800c242 <ParseOBISFloat+0xe6>
  }

  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800c1e2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c1e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1e6:	1ad3      	subs	r3, r2, r3
 800c1e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800c1ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1ec:	2b1f      	cmp	r3, #31
 800c1ee:	d901      	bls.n	800c1f4 <ParseOBISFloat+0x98>
  {
    len = sizeof(temp_buffer) - 1;
 800c1f0:	231f      	movs	r3, #31
 800c1f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  strncpy(temp_buffer, pos, len);
 800c1f4:	f107 0314 	add.w	r3, r7, #20
 800c1f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c1fa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	f012 fc3c 	bl	801ea7a <strncpy>
  temp_buffer[len] = '\0';
 800c202:	f107 0214 	add.w	r2, r7, #20
 800c206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c208:	4413      	add	r3, r2
 800c20a:	2200      	movs	r2, #0
 800c20c:	701a      	strb	r2, [r3, #0]

  *result = (float)atof(temp_buffer);
 800c20e:	f107 0314 	add.w	r3, r7, #20
 800c212:	4618      	mov	r0, r3
 800c214:	f011 fc50 	bl	801dab8 <atof>
 800c218:	4602      	mov	r2, r0
 800c21a:	460b      	mov	r3, r1
 800c21c:	4610      	mov	r0, r2
 800c21e:	4619      	mov	r1, r3
 800c220:	f7f4 fca4 	bl	8000b6c <__aeabi_d2f>
 800c224:	4602      	mov	r2, r0
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	601a      	str	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISFloat('%s') -> '%s'\r\n", marker, temp_buffer);
 800c22a:	f107 0314 	add.w	r3, r7, #20
 800c22e:	9301      	str	r3, [sp, #4]
 800c230:	68bb      	ldr	r3, [r7, #8]
 800c232:	9300      	str	r3, [sp, #0]
 800c234:	4b05      	ldr	r3, [pc, #20]	@ (800c24c <ParseOBISFloat+0xf0>)
 800c236:	2201      	movs	r2, #1
 800c238:	2100      	movs	r1, #0
 800c23a:	2002      	movs	r0, #2
 800c23c:	f011 f9c4 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>

  return true;
 800c240:	2301      	movs	r3, #1
}
 800c242:	4618      	mov	r0, r3
 800c244:	3740      	adds	r7, #64	@ 0x40
 800c246:	46bd      	mov	sp, r7
 800c248:	bd80      	pop	{r7, pc}
 800c24a:	bf00      	nop
 800c24c:	08021678 	.word	0x08021678

0800c250 <ParseOBISUint32>:
  * @param  marker OBIS marker string (e.g., "C.1.0(")
  * @param  result pointer to store the parsed uint32 value
  * @retval true if parsing successful, false otherwise
  */
bool ParseOBISUint32(char *buffer, const char *marker, uint32_t *result)
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b094      	sub	sp, #80	@ 0x50
 800c254:	af04      	add	r7, sp, #16
 800c256:	60f8      	str	r0, [r7, #12]
 800c258:	60b9      	str	r1, [r7, #8]
 800c25a:	607a      	str	r2, [r7, #4]
  char *pos = strstr(buffer, marker);
 800c25c:	68b9      	ldr	r1, [r7, #8]
 800c25e:	68f8      	ldr	r0, [r7, #12]
 800c260:	f012 fc1e 	bl	801eaa0 <strstr>
 800c264:	6378      	str	r0, [r7, #52]	@ 0x34
  if (pos == NULL)
 800c266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d101      	bne.n	800c270 <ParseOBISUint32+0x20>
  {
    return false;
 800c26c:	2300      	movs	r3, #0
 800c26e:	e054      	b.n	800c31a <ParseOBISUint32+0xca>
  }

  pos += strlen(marker);
 800c270:	68b8      	ldr	r0, [r7, #8]
 800c272:	f7f3 ff85 	bl	8000180 <strlen>
 800c276:	4602      	mov	r2, r0
 800c278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c27a:	4413      	add	r3, r2
 800c27c:	637b      	str	r3, [r7, #52]	@ 0x34

  char *end_pos = pos;
 800c27e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c280:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800c282:	e00a      	b.n	800c29a <ParseOBISUint32+0x4a>
  {
    if (*end_pos >= '0' && *end_pos <= '9')
 800c284:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c286:	781b      	ldrb	r3, [r3, #0]
 800c288:	2b2f      	cmp	r3, #47	@ 0x2f
 800c28a:	d912      	bls.n	800c2b2 <ParseOBISUint32+0x62>
 800c28c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c28e:	781b      	ldrb	r3, [r3, #0]
 800c290:	2b39      	cmp	r3, #57	@ 0x39
 800c292:	d80e      	bhi.n	800c2b2 <ParseOBISUint32+0x62>
    {
      end_pos++;
 800c294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c296:	3301      	adds	r3, #1
 800c298:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (*end_pos != '\0' && *end_pos != '*' && *end_pos != ')')
 800c29a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c29c:	781b      	ldrb	r3, [r3, #0]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d007      	beq.n	800c2b2 <ParseOBISUint32+0x62>
 800c2a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2a4:	781b      	ldrb	r3, [r3, #0]
 800c2a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2a8:	d003      	beq.n	800c2b2 <ParseOBISUint32+0x62>
 800c2aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2ac:	781b      	ldrb	r3, [r3, #0]
 800c2ae:	2b29      	cmp	r3, #41	@ 0x29
 800c2b0:	d1e8      	bne.n	800c284 <ParseOBISUint32+0x34>
    {
      break;
    }
  }

  if (end_pos == pos)
 800c2b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c2b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2b6:	429a      	cmp	r2, r3
 800c2b8:	d101      	bne.n	800c2be <ParseOBISUint32+0x6e>
  {
    return false;
 800c2ba:	2300      	movs	r3, #0
 800c2bc:	e02d      	b.n	800c31a <ParseOBISUint32+0xca>
  }

  char temp_buffer[32];
  uint32_t len = (uint32_t)(end_pos - pos);
 800c2be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c2c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c2c2:	1ad3      	subs	r3, r2, r3
 800c2c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (len >= sizeof(temp_buffer))
 800c2c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2c8:	2b1f      	cmp	r3, #31
 800c2ca:	d901      	bls.n	800c2d0 <ParseOBISUint32+0x80>
  {
    len = sizeof(temp_buffer) - 1;
 800c2cc:	231f      	movs	r3, #31
 800c2ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  }
  strncpy(temp_buffer, pos, len);
 800c2d0:	f107 0314 	add.w	r3, r7, #20
 800c2d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c2d6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f012 fbce 	bl	801ea7a <strncpy>
  temp_buffer[len] = '\0';
 800c2de:	f107 0214 	add.w	r2, r7, #20
 800c2e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2e4:	4413      	add	r3, r2
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	701a      	strb	r2, [r3, #0]

  *result = (uint32_t)atol(temp_buffer);
 800c2ea:	f107 0314 	add.w	r3, r7, #20
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	f011 fbe5 	bl	801dabe <atol>
 800c2f4:	4603      	mov	r3, r0
 800c2f6:	461a      	mov	r2, r3
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	601a      	str	r2, [r3, #0]

  APP_LOG(TS_ON, VLEVEL_M, "DEBUG: ParseOBISUint32('%s') -> '%s' = %u\r\n", marker, temp_buffer, (unsigned int)*result);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	9302      	str	r3, [sp, #8]
 800c302:	f107 0314 	add.w	r3, r7, #20
 800c306:	9301      	str	r3, [sp, #4]
 800c308:	68bb      	ldr	r3, [r7, #8]
 800c30a:	9300      	str	r3, [sp, #0]
 800c30c:	4b05      	ldr	r3, [pc, #20]	@ (800c324 <ParseOBISUint32+0xd4>)
 800c30e:	2201      	movs	r2, #1
 800c310:	2100      	movs	r1, #0
 800c312:	2002      	movs	r0, #2
 800c314:	f011 f958 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>

  return true;
 800c318:	2301      	movs	r3, #1
}
 800c31a:	4618      	mov	r0, r3
 800c31c:	3740      	adds	r7, #64	@ 0x40
 800c31e:	46bd      	mov	sp, r7
 800c320:	bd80      	pop	{r7, pc}
 800c322:	bf00      	nop
 800c324:	080216a0 	.word	0x080216a0

0800c328 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800c328:	b580      	push	{r7, lr}
 800c32a:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800c32c:	f7f7 f9e7 	bl	80036fe <BSP_RADIO_Init>
 800c330:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800c332:	4618      	mov	r0, r3
 800c334:	bd80      	pop	{r7, pc}

0800c336 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800c336:	b580      	push	{r7, lr}
 800c338:	b082      	sub	sp, #8
 800c33a:	af00      	add	r7, sp, #0
 800c33c:	4603      	mov	r3, r0
 800c33e:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800c340:	79fb      	ldrb	r3, [r7, #7]
 800c342:	4618      	mov	r0, r3
 800c344:	f7f7 fa0c 	bl	8003760 <BSP_RADIO_ConfigRFSwitch>
 800c348:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800c34a:	4618      	mov	r0, r3
 800c34c:	3708      	adds	r7, #8
 800c34e:	46bd      	mov	sp, r7
 800c350:	bd80      	pop	{r7, pc}

0800c352 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800c352:	b580      	push	{r7, lr}
 800c354:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800c356:	f7f7 fa51 	bl	80037fc <BSP_RADIO_GetTxConfig>
 800c35a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	bd80      	pop	{r7, pc}

0800c360 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800c360:	b580      	push	{r7, lr}
 800c362:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800c364:	f7f7 fa51 	bl	800380a <BSP_RADIO_IsTCXO>
 800c368:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	bd80      	pop	{r7, pc}

0800c36e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800c36e:	b580      	push	{r7, lr}
 800c370:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800c372:	f7f7 fa51 	bl	8003818 <BSP_RADIO_IsDCDC>
 800c376:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800c378:	4618      	mov	r0, r3
 800c37a:	bd80      	pop	{r7, pc}

0800c37c <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	b082      	sub	sp, #8
 800c380:	af00      	add	r7, sp, #0
 800c382:	4603      	mov	r3, r0
 800c384:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800c386:	79fb      	ldrb	r3, [r7, #7]
 800c388:	4618      	mov	r0, r3
 800c38a:	f7f7 fa4c 	bl	8003826 <BSP_RADIO_GetRFOMaxPowerConfig>
 800c38e:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800c390:	4618      	mov	r0, r3
 800c392:	3708      	adds	r7, #8
 800c394:	46bd      	mov	sp, r7
 800c396:	bd80      	pop	{r7, pc}

0800c398 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b082      	sub	sp, #8
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	33f1      	adds	r3, #241	@ 0xf1
 800c3a4:	2210      	movs	r2, #16
 800c3a6:	2100      	movs	r1, #0
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	f00c fdeb 	bl	8018f84 <memset1>
    ctx->M_n = 0;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	22f0      	movs	r2, #240	@ 0xf0
 800c3ba:	2100      	movs	r1, #0
 800c3bc:	4618      	mov	r0, r3
 800c3be:	f00c fde1 	bl	8018f84 <memset1>
}
 800c3c2:	bf00      	nop
 800c3c4:	3708      	adds	r7, #8
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bd80      	pop	{r7, pc}

0800c3ca <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800c3ca:	b580      	push	{r7, lr}
 800c3cc:	b082      	sub	sp, #8
 800c3ce:	af00      	add	r7, sp, #0
 800c3d0:	6078      	str	r0, [r7, #4]
 800c3d2:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	461a      	mov	r2, r3
 800c3d8:	2110      	movs	r1, #16
 800c3da:	6838      	ldr	r0, [r7, #0]
 800c3dc:	f000 fe60 	bl	800d0a0 <lorawan_aes_set_key>
}
 800c3e0:	bf00      	nop
 800c3e2:	3708      	adds	r7, #8
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	bd80      	pop	{r7, pc}

0800c3e8 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b08c      	sub	sp, #48	@ 0x30
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	60f8      	str	r0, [r7, #12]
 800c3f0:	60b9      	str	r1, [r7, #8]
 800c3f2:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	f000 80a1 	beq.w	800c542 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c406:	f1c3 0310 	rsb	r3, r3, #16
 800c40a:	687a      	ldr	r2, [r7, #4]
 800c40c:	4293      	cmp	r3, r2
 800c40e:	bf28      	it	cs
 800c410:	4613      	movcs	r3, r2
 800c412:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c420:	4413      	add	r3, r2
 800c422:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c424:	b292      	uxth	r2, r2
 800c426:	68b9      	ldr	r1, [r7, #8]
 800c428:	4618      	mov	r0, r3
 800c42a:	f00c fd70 	bl	8018f0e <memcpy1>
        ctx->M_n += mlen;
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800c434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c436:	441a      	add	r2, r3
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c444:	2b0f      	cmp	r3, #15
 800c446:	f240 808d 	bls.w	800c564 <AES_CMAC_Update+0x17c>
 800c44a:	687a      	ldr	r2, [r7, #4]
 800c44c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c44e:	429a      	cmp	r2, r3
 800c450:	f000 8088 	beq.w	800c564 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800c454:	2300      	movs	r3, #0
 800c456:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c458:	e015      	b.n	800c486 <AES_CMAC_Update+0x9e>
 800c45a:	68fa      	ldr	r2, [r7, #12]
 800c45c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c45e:	4413      	add	r3, r2
 800c460:	33f1      	adds	r3, #241	@ 0xf1
 800c462:	781a      	ldrb	r2, [r3, #0]
 800c464:	68f9      	ldr	r1, [r7, #12]
 800c466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c468:	440b      	add	r3, r1
 800c46a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c46e:	781b      	ldrb	r3, [r3, #0]
 800c470:	4053      	eors	r3, r2
 800c472:	b2d9      	uxtb	r1, r3
 800c474:	68fa      	ldr	r2, [r7, #12]
 800c476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c478:	4413      	add	r3, r2
 800c47a:	33f1      	adds	r3, #241	@ 0xf1
 800c47c:	460a      	mov	r2, r1
 800c47e:	701a      	strb	r2, [r3, #0]
 800c480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c482:	3301      	adds	r3, #1
 800c484:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c488:	2b0f      	cmp	r3, #15
 800c48a:	dde6      	ble.n	800c45a <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800c492:	f107 0314 	add.w	r3, r7, #20
 800c496:	2210      	movs	r2, #16
 800c498:	4618      	mov	r0, r3
 800c49a:	f00c fd38 	bl	8018f0e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800c49e:	68fa      	ldr	r2, [r7, #12]
 800c4a0:	f107 0114 	add.w	r1, r7, #20
 800c4a4:	f107 0314 	add.w	r3, r7, #20
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	f000 fed7 	bl	800d25c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	33f1      	adds	r3, #241	@ 0xf1
 800c4b2:	f107 0114 	add.w	r1, r7, #20
 800c4b6:	2210      	movs	r2, #16
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	f00c fd28 	bl	8018f0e <memcpy1>

        data += mlen;
 800c4be:	68ba      	ldr	r2, [r7, #8]
 800c4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4c2:	4413      	add	r3, r2
 800c4c4:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800c4c6:	687a      	ldr	r2, [r7, #4]
 800c4c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ca:	1ad3      	subs	r3, r2, r3
 800c4cc:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800c4ce:	e038      	b.n	800c542 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c4d4:	e013      	b.n	800c4fe <AES_CMAC_Update+0x116>
 800c4d6:	68fa      	ldr	r2, [r7, #12]
 800c4d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4da:	4413      	add	r3, r2
 800c4dc:	33f1      	adds	r3, #241	@ 0xf1
 800c4de:	781a      	ldrb	r2, [r3, #0]
 800c4e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4e2:	68b9      	ldr	r1, [r7, #8]
 800c4e4:	440b      	add	r3, r1
 800c4e6:	781b      	ldrb	r3, [r3, #0]
 800c4e8:	4053      	eors	r3, r2
 800c4ea:	b2d9      	uxtb	r1, r3
 800c4ec:	68fa      	ldr	r2, [r7, #12]
 800c4ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4f0:	4413      	add	r3, r2
 800c4f2:	33f1      	adds	r3, #241	@ 0xf1
 800c4f4:	460a      	mov	r2, r1
 800c4f6:	701a      	strb	r2, [r3, #0]
 800c4f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4fa:	3301      	adds	r3, #1
 800c4fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c4fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c500:	2b0f      	cmp	r3, #15
 800c502:	dde8      	ble.n	800c4d6 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800c50a:	f107 0314 	add.w	r3, r7, #20
 800c50e:	2210      	movs	r2, #16
 800c510:	4618      	mov	r0, r3
 800c512:	f00c fcfc 	bl	8018f0e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800c516:	68fa      	ldr	r2, [r7, #12]
 800c518:	f107 0114 	add.w	r1, r7, #20
 800c51c:	f107 0314 	add.w	r3, r7, #20
 800c520:	4618      	mov	r0, r3
 800c522:	f000 fe9b 	bl	800d25c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	33f1      	adds	r3, #241	@ 0xf1
 800c52a:	f107 0114 	add.w	r1, r7, #20
 800c52e:	2210      	movs	r2, #16
 800c530:	4618      	mov	r0, r3
 800c532:	f00c fcec 	bl	8018f0e <memcpy1>

        data += 16;
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	3310      	adds	r3, #16
 800c53a:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	3b10      	subs	r3, #16
 800c540:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2b10      	cmp	r3, #16
 800c546:	d8c3      	bhi.n	800c4d0 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c54e:	687a      	ldr	r2, [r7, #4]
 800c550:	b292      	uxth	r2, r2
 800c552:	68b9      	ldr	r1, [r7, #8]
 800c554:	4618      	mov	r0, r3
 800c556:	f00c fcda 	bl	8018f0e <memcpy1>
    ctx->M_n = len;
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	687a      	ldr	r2, [r7, #4]
 800c55e:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800c562:	e000      	b.n	800c566 <AES_CMAC_Update+0x17e>
            return;
 800c564:	bf00      	nop
}
 800c566:	3730      	adds	r7, #48	@ 0x30
 800c568:	46bd      	mov	sp, r7
 800c56a:	bd80      	pop	{r7, pc}

0800c56c <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b092      	sub	sp, #72	@ 0x48
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
 800c574:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800c576:	f107 031c 	add.w	r3, r7, #28
 800c57a:	2210      	movs	r2, #16
 800c57c:	2100      	movs	r1, #0
 800c57e:	4618      	mov	r0, r3
 800c580:	f00c fd00 	bl	8018f84 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800c584:	683a      	ldr	r2, [r7, #0]
 800c586:	f107 011c 	add.w	r1, r7, #28
 800c58a:	f107 031c 	add.w	r3, r7, #28
 800c58e:	4618      	mov	r0, r3
 800c590:	f000 fe64 	bl	800d25c <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800c594:	7f3b      	ldrb	r3, [r7, #28]
 800c596:	b25b      	sxtb	r3, r3
 800c598:	2b00      	cmp	r3, #0
 800c59a:	da31      	bge.n	800c600 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 800c59c:	2300      	movs	r3, #0
 800c59e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5a0:	e01c      	b.n	800c5dc <AES_CMAC_Final+0x70>
 800c5a2:	f107 021c 	add.w	r2, r7, #28
 800c5a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5a8:	4413      	add	r3, r2
 800c5aa:	781b      	ldrb	r3, [r3, #0]
 800c5ac:	b25b      	sxtb	r3, r3
 800c5ae:	005b      	lsls	r3, r3, #1
 800c5b0:	b25a      	sxtb	r2, r3
 800c5b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5b4:	3301      	adds	r3, #1
 800c5b6:	3348      	adds	r3, #72	@ 0x48
 800c5b8:	443b      	add	r3, r7
 800c5ba:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c5be:	09db      	lsrs	r3, r3, #7
 800c5c0:	b2db      	uxtb	r3, r3
 800c5c2:	b25b      	sxtb	r3, r3
 800c5c4:	4313      	orrs	r3, r2
 800c5c6:	b25b      	sxtb	r3, r3
 800c5c8:	b2d9      	uxtb	r1, r3
 800c5ca:	f107 021c 	add.w	r2, r7, #28
 800c5ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5d0:	4413      	add	r3, r2
 800c5d2:	460a      	mov	r2, r1
 800c5d4:	701a      	strb	r2, [r3, #0]
 800c5d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5d8:	3301      	adds	r3, #1
 800c5da:	647b      	str	r3, [r7, #68]	@ 0x44
 800c5dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5de:	2b0e      	cmp	r3, #14
 800c5e0:	dddf      	ble.n	800c5a2 <AES_CMAC_Final+0x36>
 800c5e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c5e6:	005b      	lsls	r3, r3, #1
 800c5e8:	b2db      	uxtb	r3, r3
 800c5ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800c5ee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c5f2:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c5f6:	43db      	mvns	r3, r3
 800c5f8:	b2db      	uxtb	r3, r3
 800c5fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c5fe:	e028      	b.n	800c652 <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800c600:	2300      	movs	r3, #0
 800c602:	643b      	str	r3, [r7, #64]	@ 0x40
 800c604:	e01c      	b.n	800c640 <AES_CMAC_Final+0xd4>
 800c606:	f107 021c 	add.w	r2, r7, #28
 800c60a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c60c:	4413      	add	r3, r2
 800c60e:	781b      	ldrb	r3, [r3, #0]
 800c610:	b25b      	sxtb	r3, r3
 800c612:	005b      	lsls	r3, r3, #1
 800c614:	b25a      	sxtb	r2, r3
 800c616:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c618:	3301      	adds	r3, #1
 800c61a:	3348      	adds	r3, #72	@ 0x48
 800c61c:	443b      	add	r3, r7
 800c61e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c622:	09db      	lsrs	r3, r3, #7
 800c624:	b2db      	uxtb	r3, r3
 800c626:	b25b      	sxtb	r3, r3
 800c628:	4313      	orrs	r3, r2
 800c62a:	b25b      	sxtb	r3, r3
 800c62c:	b2d9      	uxtb	r1, r3
 800c62e:	f107 021c 	add.w	r2, r7, #28
 800c632:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c634:	4413      	add	r3, r2
 800c636:	460a      	mov	r2, r1
 800c638:	701a      	strb	r2, [r3, #0]
 800c63a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c63c:	3301      	adds	r3, #1
 800c63e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c640:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c642:	2b0e      	cmp	r3, #14
 800c644:	dddf      	ble.n	800c606 <AES_CMAC_Final+0x9a>
 800c646:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c64a:	005b      	lsls	r3, r3, #1
 800c64c:	b2db      	uxtb	r3, r3
 800c64e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800c652:	683b      	ldr	r3, [r7, #0]
 800c654:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c658:	2b10      	cmp	r3, #16
 800c65a:	d11d      	bne.n	800c698 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800c65c:	2300      	movs	r3, #0
 800c65e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c660:	e016      	b.n	800c690 <AES_CMAC_Final+0x124>
 800c662:	683a      	ldr	r2, [r7, #0]
 800c664:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c666:	4413      	add	r3, r2
 800c668:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c66c:	781a      	ldrb	r2, [r3, #0]
 800c66e:	f107 011c 	add.w	r1, r7, #28
 800c672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c674:	440b      	add	r3, r1
 800c676:	781b      	ldrb	r3, [r3, #0]
 800c678:	4053      	eors	r3, r2
 800c67a:	b2d9      	uxtb	r1, r3
 800c67c:	683a      	ldr	r2, [r7, #0]
 800c67e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c680:	4413      	add	r3, r2
 800c682:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c686:	460a      	mov	r2, r1
 800c688:	701a      	strb	r2, [r3, #0]
 800c68a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c68c:	3301      	adds	r3, #1
 800c68e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c692:	2b0f      	cmp	r3, #15
 800c694:	dde5      	ble.n	800c662 <AES_CMAC_Final+0xf6>
 800c696:	e098      	b.n	800c7ca <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800c698:	7f3b      	ldrb	r3, [r7, #28]
 800c69a:	b25b      	sxtb	r3, r3
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	da31      	bge.n	800c704 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c6a4:	e01c      	b.n	800c6e0 <AES_CMAC_Final+0x174>
 800c6a6:	f107 021c 	add.w	r2, r7, #28
 800c6aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ac:	4413      	add	r3, r2
 800c6ae:	781b      	ldrb	r3, [r3, #0]
 800c6b0:	b25b      	sxtb	r3, r3
 800c6b2:	005b      	lsls	r3, r3, #1
 800c6b4:	b25a      	sxtb	r2, r3
 800c6b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b8:	3301      	adds	r3, #1
 800c6ba:	3348      	adds	r3, #72	@ 0x48
 800c6bc:	443b      	add	r3, r7
 800c6be:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c6c2:	09db      	lsrs	r3, r3, #7
 800c6c4:	b2db      	uxtb	r3, r3
 800c6c6:	b25b      	sxtb	r3, r3
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	b25b      	sxtb	r3, r3
 800c6cc:	b2d9      	uxtb	r1, r3
 800c6ce:	f107 021c 	add.w	r2, r7, #28
 800c6d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6d4:	4413      	add	r3, r2
 800c6d6:	460a      	mov	r2, r1
 800c6d8:	701a      	strb	r2, [r3, #0]
 800c6da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6dc:	3301      	adds	r3, #1
 800c6de:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c6e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e2:	2b0e      	cmp	r3, #14
 800c6e4:	dddf      	ble.n	800c6a6 <AES_CMAC_Final+0x13a>
 800c6e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c6ea:	005b      	lsls	r3, r3, #1
 800c6ec:	b2db      	uxtb	r3, r3
 800c6ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800c6f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c6f6:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800c6fa:	43db      	mvns	r3, r3
 800c6fc:	b2db      	uxtb	r3, r3
 800c6fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c702:	e028      	b.n	800c756 <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800c704:	2300      	movs	r3, #0
 800c706:	637b      	str	r3, [r7, #52]	@ 0x34
 800c708:	e01c      	b.n	800c744 <AES_CMAC_Final+0x1d8>
 800c70a:	f107 021c 	add.w	r2, r7, #28
 800c70e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c710:	4413      	add	r3, r2
 800c712:	781b      	ldrb	r3, [r3, #0]
 800c714:	b25b      	sxtb	r3, r3
 800c716:	005b      	lsls	r3, r3, #1
 800c718:	b25a      	sxtb	r2, r3
 800c71a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c71c:	3301      	adds	r3, #1
 800c71e:	3348      	adds	r3, #72	@ 0x48
 800c720:	443b      	add	r3, r7
 800c722:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800c726:	09db      	lsrs	r3, r3, #7
 800c728:	b2db      	uxtb	r3, r3
 800c72a:	b25b      	sxtb	r3, r3
 800c72c:	4313      	orrs	r3, r2
 800c72e:	b25b      	sxtb	r3, r3
 800c730:	b2d9      	uxtb	r1, r3
 800c732:	f107 021c 	add.w	r2, r7, #28
 800c736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c738:	4413      	add	r3, r2
 800c73a:	460a      	mov	r2, r1
 800c73c:	701a      	strb	r2, [r3, #0]
 800c73e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c740:	3301      	adds	r3, #1
 800c742:	637b      	str	r3, [r7, #52]	@ 0x34
 800c744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c746:	2b0e      	cmp	r3, #14
 800c748:	dddf      	ble.n	800c70a <AES_CMAC_Final+0x19e>
 800c74a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c74e:	005b      	lsls	r3, r3, #1
 800c750:	b2db      	uxtb	r3, r3
 800c752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800c756:	683b      	ldr	r3, [r7, #0]
 800c758:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c75c:	683a      	ldr	r2, [r7, #0]
 800c75e:	4413      	add	r3, r2
 800c760:	2280      	movs	r2, #128	@ 0x80
 800c762:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c766:	e007      	b.n	800c778 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c76e:	683a      	ldr	r2, [r7, #0]
 800c770:	4413      	add	r3, r2
 800c772:	2200      	movs	r2, #0
 800c774:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c77e:	1c5a      	adds	r2, r3, #1
 800c780:	683b      	ldr	r3, [r7, #0]
 800c782:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800c78c:	2b0f      	cmp	r3, #15
 800c78e:	d9eb      	bls.n	800c768 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800c790:	2300      	movs	r3, #0
 800c792:	633b      	str	r3, [r7, #48]	@ 0x30
 800c794:	e016      	b.n	800c7c4 <AES_CMAC_Final+0x258>
 800c796:	683a      	ldr	r2, [r7, #0]
 800c798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c79a:	4413      	add	r3, r2
 800c79c:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c7a0:	781a      	ldrb	r2, [r3, #0]
 800c7a2:	f107 011c 	add.w	r1, r7, #28
 800c7a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7a8:	440b      	add	r3, r1
 800c7aa:	781b      	ldrb	r3, [r3, #0]
 800c7ac:	4053      	eors	r3, r2
 800c7ae:	b2d9      	uxtb	r1, r3
 800c7b0:	683a      	ldr	r2, [r7, #0]
 800c7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7b4:	4413      	add	r3, r2
 800c7b6:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c7ba:	460a      	mov	r2, r1
 800c7bc:	701a      	strb	r2, [r3, #0]
 800c7be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	633b      	str	r3, [r7, #48]	@ 0x30
 800c7c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7c6:	2b0f      	cmp	r3, #15
 800c7c8:	dde5      	ble.n	800c796 <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c7ce:	e015      	b.n	800c7fc <AES_CMAC_Final+0x290>
 800c7d0:	683a      	ldr	r2, [r7, #0]
 800c7d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7d4:	4413      	add	r3, r2
 800c7d6:	33f1      	adds	r3, #241	@ 0xf1
 800c7d8:	781a      	ldrb	r2, [r3, #0]
 800c7da:	6839      	ldr	r1, [r7, #0]
 800c7dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7de:	440b      	add	r3, r1
 800c7e0:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800c7e4:	781b      	ldrb	r3, [r3, #0]
 800c7e6:	4053      	eors	r3, r2
 800c7e8:	b2d9      	uxtb	r1, r3
 800c7ea:	683a      	ldr	r2, [r7, #0]
 800c7ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7ee:	4413      	add	r3, r2
 800c7f0:	33f1      	adds	r3, #241	@ 0xf1
 800c7f2:	460a      	mov	r2, r1
 800c7f4:	701a      	strb	r2, [r3, #0]
 800c7f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7f8:	3301      	adds	r3, #1
 800c7fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c7fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7fe:	2b0f      	cmp	r3, #15
 800c800:	dde6      	ble.n	800c7d0 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800c808:	f107 030c 	add.w	r3, r7, #12
 800c80c:	2210      	movs	r2, #16
 800c80e:	4618      	mov	r0, r3
 800c810:	f00c fb7d 	bl	8018f0e <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800c814:	683a      	ldr	r2, [r7, #0]
 800c816:	f107 030c 	add.w	r3, r7, #12
 800c81a:	6879      	ldr	r1, [r7, #4]
 800c81c:	4618      	mov	r0, r3
 800c81e:	f000 fd1d 	bl	800d25c <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800c822:	f107 031c 	add.w	r3, r7, #28
 800c826:	2210      	movs	r2, #16
 800c828:	2100      	movs	r1, #0
 800c82a:	4618      	mov	r0, r3
 800c82c:	f00c fbaa 	bl	8018f84 <memset1>
}
 800c830:	bf00      	nop
 800c832:	3748      	adds	r7, #72	@ 0x48
 800c834:	46bd      	mov	sp, r7
 800c836:	bd80      	pop	{r7, pc}

0800c838 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800c838:	b480      	push	{r7}
 800c83a:	b083      	sub	sp, #12
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	6078      	str	r0, [r7, #4]
 800c840:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	781a      	ldrb	r2, [r3, #0]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	3301      	adds	r3, #1
 800c84e:	683a      	ldr	r2, [r7, #0]
 800c850:	7852      	ldrb	r2, [r2, #1]
 800c852:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	3302      	adds	r3, #2
 800c858:	683a      	ldr	r2, [r7, #0]
 800c85a:	7892      	ldrb	r2, [r2, #2]
 800c85c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	3303      	adds	r3, #3
 800c862:	683a      	ldr	r2, [r7, #0]
 800c864:	78d2      	ldrb	r2, [r2, #3]
 800c866:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	3304      	adds	r3, #4
 800c86c:	683a      	ldr	r2, [r7, #0]
 800c86e:	7912      	ldrb	r2, [r2, #4]
 800c870:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	3305      	adds	r3, #5
 800c876:	683a      	ldr	r2, [r7, #0]
 800c878:	7952      	ldrb	r2, [r2, #5]
 800c87a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	3306      	adds	r3, #6
 800c880:	683a      	ldr	r2, [r7, #0]
 800c882:	7992      	ldrb	r2, [r2, #6]
 800c884:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	3307      	adds	r3, #7
 800c88a:	683a      	ldr	r2, [r7, #0]
 800c88c:	79d2      	ldrb	r2, [r2, #7]
 800c88e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	3308      	adds	r3, #8
 800c894:	683a      	ldr	r2, [r7, #0]
 800c896:	7a12      	ldrb	r2, [r2, #8]
 800c898:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	3309      	adds	r3, #9
 800c89e:	683a      	ldr	r2, [r7, #0]
 800c8a0:	7a52      	ldrb	r2, [r2, #9]
 800c8a2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	330a      	adds	r3, #10
 800c8a8:	683a      	ldr	r2, [r7, #0]
 800c8aa:	7a92      	ldrb	r2, [r2, #10]
 800c8ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	330b      	adds	r3, #11
 800c8b2:	683a      	ldr	r2, [r7, #0]
 800c8b4:	7ad2      	ldrb	r2, [r2, #11]
 800c8b6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	330c      	adds	r3, #12
 800c8bc:	683a      	ldr	r2, [r7, #0]
 800c8be:	7b12      	ldrb	r2, [r2, #12]
 800c8c0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	330d      	adds	r3, #13
 800c8c6:	683a      	ldr	r2, [r7, #0]
 800c8c8:	7b52      	ldrb	r2, [r2, #13]
 800c8ca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	330e      	adds	r3, #14
 800c8d0:	683a      	ldr	r2, [r7, #0]
 800c8d2:	7b92      	ldrb	r2, [r2, #14]
 800c8d4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	330f      	adds	r3, #15
 800c8da:	683a      	ldr	r2, [r7, #0]
 800c8dc:	7bd2      	ldrb	r2, [r2, #15]
 800c8de:	701a      	strb	r2, [r3, #0]
#endif
}
 800c8e0:	bf00      	nop
 800c8e2:	370c      	adds	r7, #12
 800c8e4:	46bd      	mov	sp, r7
 800c8e6:	bc80      	pop	{r7}
 800c8e8:	4770      	bx	lr

0800c8ea <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800c8ea:	b480      	push	{r7}
 800c8ec:	b085      	sub	sp, #20
 800c8ee:	af00      	add	r7, sp, #0
 800c8f0:	60f8      	str	r0, [r7, #12]
 800c8f2:	60b9      	str	r1, [r7, #8]
 800c8f4:	4613      	mov	r3, r2
 800c8f6:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800c8f8:	e007      	b.n	800c90a <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800c8fa:	68ba      	ldr	r2, [r7, #8]
 800c8fc:	1c53      	adds	r3, r2, #1
 800c8fe:	60bb      	str	r3, [r7, #8]
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	1c59      	adds	r1, r3, #1
 800c904:	60f9      	str	r1, [r7, #12]
 800c906:	7812      	ldrb	r2, [r2, #0]
 800c908:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800c90a:	79fb      	ldrb	r3, [r7, #7]
 800c90c:	1e5a      	subs	r2, r3, #1
 800c90e:	71fa      	strb	r2, [r7, #7]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d1f2      	bne.n	800c8fa <copy_block_nn+0x10>
}
 800c914:	bf00      	nop
 800c916:	bf00      	nop
 800c918:	3714      	adds	r7, #20
 800c91a:	46bd      	mov	sp, r7
 800c91c:	bc80      	pop	{r7}
 800c91e:	4770      	bx	lr

0800c920 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800c920:	b480      	push	{r7}
 800c922:	b083      	sub	sp, #12
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
 800c928:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	781a      	ldrb	r2, [r3, #0]
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	4053      	eors	r3, r2
 800c934:	b2da      	uxtb	r2, r3
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	3301      	adds	r3, #1
 800c93e:	7819      	ldrb	r1, [r3, #0]
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	3301      	adds	r3, #1
 800c944:	781a      	ldrb	r2, [r3, #0]
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	3301      	adds	r3, #1
 800c94a:	404a      	eors	r2, r1
 800c94c:	b2d2      	uxtb	r2, r2
 800c94e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	3302      	adds	r3, #2
 800c954:	7819      	ldrb	r1, [r3, #0]
 800c956:	683b      	ldr	r3, [r7, #0]
 800c958:	3302      	adds	r3, #2
 800c95a:	781a      	ldrb	r2, [r3, #0]
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	3302      	adds	r3, #2
 800c960:	404a      	eors	r2, r1
 800c962:	b2d2      	uxtb	r2, r2
 800c964:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	3303      	adds	r3, #3
 800c96a:	7819      	ldrb	r1, [r3, #0]
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	3303      	adds	r3, #3
 800c970:	781a      	ldrb	r2, [r3, #0]
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	3303      	adds	r3, #3
 800c976:	404a      	eors	r2, r1
 800c978:	b2d2      	uxtb	r2, r2
 800c97a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	3304      	adds	r3, #4
 800c980:	7819      	ldrb	r1, [r3, #0]
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	3304      	adds	r3, #4
 800c986:	781a      	ldrb	r2, [r3, #0]
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	3304      	adds	r3, #4
 800c98c:	404a      	eors	r2, r1
 800c98e:	b2d2      	uxtb	r2, r2
 800c990:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	3305      	adds	r3, #5
 800c996:	7819      	ldrb	r1, [r3, #0]
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	3305      	adds	r3, #5
 800c99c:	781a      	ldrb	r2, [r3, #0]
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	3305      	adds	r3, #5
 800c9a2:	404a      	eors	r2, r1
 800c9a4:	b2d2      	uxtb	r2, r2
 800c9a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	3306      	adds	r3, #6
 800c9ac:	7819      	ldrb	r1, [r3, #0]
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	3306      	adds	r3, #6
 800c9b2:	781a      	ldrb	r2, [r3, #0]
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	3306      	adds	r3, #6
 800c9b8:	404a      	eors	r2, r1
 800c9ba:	b2d2      	uxtb	r2, r2
 800c9bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	3307      	adds	r3, #7
 800c9c2:	7819      	ldrb	r1, [r3, #0]
 800c9c4:	683b      	ldr	r3, [r7, #0]
 800c9c6:	3307      	adds	r3, #7
 800c9c8:	781a      	ldrb	r2, [r3, #0]
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	3307      	adds	r3, #7
 800c9ce:	404a      	eors	r2, r1
 800c9d0:	b2d2      	uxtb	r2, r2
 800c9d2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	3308      	adds	r3, #8
 800c9d8:	7819      	ldrb	r1, [r3, #0]
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	3308      	adds	r3, #8
 800c9de:	781a      	ldrb	r2, [r3, #0]
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	3308      	adds	r3, #8
 800c9e4:	404a      	eors	r2, r1
 800c9e6:	b2d2      	uxtb	r2, r2
 800c9e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	3309      	adds	r3, #9
 800c9ee:	7819      	ldrb	r1, [r3, #0]
 800c9f0:	683b      	ldr	r3, [r7, #0]
 800c9f2:	3309      	adds	r3, #9
 800c9f4:	781a      	ldrb	r2, [r3, #0]
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	3309      	adds	r3, #9
 800c9fa:	404a      	eors	r2, r1
 800c9fc:	b2d2      	uxtb	r2, r2
 800c9fe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	330a      	adds	r3, #10
 800ca04:	7819      	ldrb	r1, [r3, #0]
 800ca06:	683b      	ldr	r3, [r7, #0]
 800ca08:	330a      	adds	r3, #10
 800ca0a:	781a      	ldrb	r2, [r3, #0]
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	330a      	adds	r3, #10
 800ca10:	404a      	eors	r2, r1
 800ca12:	b2d2      	uxtb	r2, r2
 800ca14:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	330b      	adds	r3, #11
 800ca1a:	7819      	ldrb	r1, [r3, #0]
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	330b      	adds	r3, #11
 800ca20:	781a      	ldrb	r2, [r3, #0]
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	330b      	adds	r3, #11
 800ca26:	404a      	eors	r2, r1
 800ca28:	b2d2      	uxtb	r2, r2
 800ca2a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	330c      	adds	r3, #12
 800ca30:	7819      	ldrb	r1, [r3, #0]
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	330c      	adds	r3, #12
 800ca36:	781a      	ldrb	r2, [r3, #0]
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	330c      	adds	r3, #12
 800ca3c:	404a      	eors	r2, r1
 800ca3e:	b2d2      	uxtb	r2, r2
 800ca40:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	330d      	adds	r3, #13
 800ca46:	7819      	ldrb	r1, [r3, #0]
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	330d      	adds	r3, #13
 800ca4c:	781a      	ldrb	r2, [r3, #0]
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	330d      	adds	r3, #13
 800ca52:	404a      	eors	r2, r1
 800ca54:	b2d2      	uxtb	r2, r2
 800ca56:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	330e      	adds	r3, #14
 800ca5c:	7819      	ldrb	r1, [r3, #0]
 800ca5e:	683b      	ldr	r3, [r7, #0]
 800ca60:	330e      	adds	r3, #14
 800ca62:	781a      	ldrb	r2, [r3, #0]
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	330e      	adds	r3, #14
 800ca68:	404a      	eors	r2, r1
 800ca6a:	b2d2      	uxtb	r2, r2
 800ca6c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	330f      	adds	r3, #15
 800ca72:	7819      	ldrb	r1, [r3, #0]
 800ca74:	683b      	ldr	r3, [r7, #0]
 800ca76:	330f      	adds	r3, #15
 800ca78:	781a      	ldrb	r2, [r3, #0]
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	330f      	adds	r3, #15
 800ca7e:	404a      	eors	r2, r1
 800ca80:	b2d2      	uxtb	r2, r2
 800ca82:	701a      	strb	r2, [r3, #0]
#endif
}
 800ca84:	bf00      	nop
 800ca86:	370c      	adds	r7, #12
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	bc80      	pop	{r7}
 800ca8c:	4770      	bx	lr

0800ca8e <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800ca8e:	b480      	push	{r7}
 800ca90:	b085      	sub	sp, #20
 800ca92:	af00      	add	r7, sp, #0
 800ca94:	60f8      	str	r0, [r7, #12]
 800ca96:	60b9      	str	r1, [r7, #8]
 800ca98:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	781a      	ldrb	r2, [r3, #0]
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	781b      	ldrb	r3, [r3, #0]
 800caa2:	4053      	eors	r3, r2
 800caa4:	b2da      	uxtb	r2, r3
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800caaa:	68bb      	ldr	r3, [r7, #8]
 800caac:	3301      	adds	r3, #1
 800caae:	7819      	ldrb	r1, [r3, #0]
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	3301      	adds	r3, #1
 800cab4:	781a      	ldrb	r2, [r3, #0]
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	3301      	adds	r3, #1
 800caba:	404a      	eors	r2, r1
 800cabc:	b2d2      	uxtb	r2, r2
 800cabe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800cac0:	68bb      	ldr	r3, [r7, #8]
 800cac2:	3302      	adds	r3, #2
 800cac4:	7819      	ldrb	r1, [r3, #0]
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	3302      	adds	r3, #2
 800caca:	781a      	ldrb	r2, [r3, #0]
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	3302      	adds	r3, #2
 800cad0:	404a      	eors	r2, r1
 800cad2:	b2d2      	uxtb	r2, r2
 800cad4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800cad6:	68bb      	ldr	r3, [r7, #8]
 800cad8:	3303      	adds	r3, #3
 800cada:	7819      	ldrb	r1, [r3, #0]
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	3303      	adds	r3, #3
 800cae0:	781a      	ldrb	r2, [r3, #0]
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	3303      	adds	r3, #3
 800cae6:	404a      	eors	r2, r1
 800cae8:	b2d2      	uxtb	r2, r2
 800caea:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	3304      	adds	r3, #4
 800caf0:	7819      	ldrb	r1, [r3, #0]
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	3304      	adds	r3, #4
 800caf6:	781a      	ldrb	r2, [r3, #0]
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	3304      	adds	r3, #4
 800cafc:	404a      	eors	r2, r1
 800cafe:	b2d2      	uxtb	r2, r2
 800cb00:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800cb02:	68bb      	ldr	r3, [r7, #8]
 800cb04:	3305      	adds	r3, #5
 800cb06:	7819      	ldrb	r1, [r3, #0]
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	3305      	adds	r3, #5
 800cb0c:	781a      	ldrb	r2, [r3, #0]
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	3305      	adds	r3, #5
 800cb12:	404a      	eors	r2, r1
 800cb14:	b2d2      	uxtb	r2, r2
 800cb16:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	3306      	adds	r3, #6
 800cb1c:	7819      	ldrb	r1, [r3, #0]
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	3306      	adds	r3, #6
 800cb22:	781a      	ldrb	r2, [r3, #0]
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	3306      	adds	r3, #6
 800cb28:	404a      	eors	r2, r1
 800cb2a:	b2d2      	uxtb	r2, r2
 800cb2c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800cb2e:	68bb      	ldr	r3, [r7, #8]
 800cb30:	3307      	adds	r3, #7
 800cb32:	7819      	ldrb	r1, [r3, #0]
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	3307      	adds	r3, #7
 800cb38:	781a      	ldrb	r2, [r3, #0]
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	3307      	adds	r3, #7
 800cb3e:	404a      	eors	r2, r1
 800cb40:	b2d2      	uxtb	r2, r2
 800cb42:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800cb44:	68bb      	ldr	r3, [r7, #8]
 800cb46:	3308      	adds	r3, #8
 800cb48:	7819      	ldrb	r1, [r3, #0]
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	3308      	adds	r3, #8
 800cb4e:	781a      	ldrb	r2, [r3, #0]
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	3308      	adds	r3, #8
 800cb54:	404a      	eors	r2, r1
 800cb56:	b2d2      	uxtb	r2, r2
 800cb58:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800cb5a:	68bb      	ldr	r3, [r7, #8]
 800cb5c:	3309      	adds	r3, #9
 800cb5e:	7819      	ldrb	r1, [r3, #0]
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	3309      	adds	r3, #9
 800cb64:	781a      	ldrb	r2, [r3, #0]
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	3309      	adds	r3, #9
 800cb6a:	404a      	eors	r2, r1
 800cb6c:	b2d2      	uxtb	r2, r2
 800cb6e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800cb70:	68bb      	ldr	r3, [r7, #8]
 800cb72:	330a      	adds	r3, #10
 800cb74:	7819      	ldrb	r1, [r3, #0]
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	330a      	adds	r3, #10
 800cb7a:	781a      	ldrb	r2, [r3, #0]
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	330a      	adds	r3, #10
 800cb80:	404a      	eors	r2, r1
 800cb82:	b2d2      	uxtb	r2, r2
 800cb84:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	330b      	adds	r3, #11
 800cb8a:	7819      	ldrb	r1, [r3, #0]
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	330b      	adds	r3, #11
 800cb90:	781a      	ldrb	r2, [r3, #0]
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	330b      	adds	r3, #11
 800cb96:	404a      	eors	r2, r1
 800cb98:	b2d2      	uxtb	r2, r2
 800cb9a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800cb9c:	68bb      	ldr	r3, [r7, #8]
 800cb9e:	330c      	adds	r3, #12
 800cba0:	7819      	ldrb	r1, [r3, #0]
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	330c      	adds	r3, #12
 800cba6:	781a      	ldrb	r2, [r3, #0]
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	330c      	adds	r3, #12
 800cbac:	404a      	eors	r2, r1
 800cbae:	b2d2      	uxtb	r2, r2
 800cbb0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800cbb2:	68bb      	ldr	r3, [r7, #8]
 800cbb4:	330d      	adds	r3, #13
 800cbb6:	7819      	ldrb	r1, [r3, #0]
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	330d      	adds	r3, #13
 800cbbc:	781a      	ldrb	r2, [r3, #0]
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	330d      	adds	r3, #13
 800cbc2:	404a      	eors	r2, r1
 800cbc4:	b2d2      	uxtb	r2, r2
 800cbc6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	330e      	adds	r3, #14
 800cbcc:	7819      	ldrb	r1, [r3, #0]
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	330e      	adds	r3, #14
 800cbd2:	781a      	ldrb	r2, [r3, #0]
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	330e      	adds	r3, #14
 800cbd8:	404a      	eors	r2, r1
 800cbda:	b2d2      	uxtb	r2, r2
 800cbdc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800cbde:	68bb      	ldr	r3, [r7, #8]
 800cbe0:	330f      	adds	r3, #15
 800cbe2:	7819      	ldrb	r1, [r3, #0]
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	330f      	adds	r3, #15
 800cbe8:	781a      	ldrb	r2, [r3, #0]
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	330f      	adds	r3, #15
 800cbee:	404a      	eors	r2, r1
 800cbf0:	b2d2      	uxtb	r2, r2
 800cbf2:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800cbf4:	bf00      	nop
 800cbf6:	3714      	adds	r7, #20
 800cbf8:	46bd      	mov	sp, r7
 800cbfa:	bc80      	pop	{r7}
 800cbfc:	4770      	bx	lr

0800cbfe <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800cbfe:	b580      	push	{r7, lr}
 800cc00:	b082      	sub	sp, #8
 800cc02:	af00      	add	r7, sp, #0
 800cc04:	6078      	str	r0, [r7, #4]
 800cc06:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800cc08:	6839      	ldr	r1, [r7, #0]
 800cc0a:	6878      	ldr	r0, [r7, #4]
 800cc0c:	f7ff fe88 	bl	800c920 <xor_block>
}
 800cc10:	bf00      	nop
 800cc12:	3708      	adds	r7, #8
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd80      	pop	{r7, pc}

0800cc18 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800cc18:	b480      	push	{r7}
 800cc1a:	b085      	sub	sp, #20
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	781b      	ldrb	r3, [r3, #0]
 800cc24:	461a      	mov	r2, r3
 800cc26:	4b48      	ldr	r3, [pc, #288]	@ (800cd48 <shift_sub_rows+0x130>)
 800cc28:	5c9a      	ldrb	r2, [r3, r2]
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	701a      	strb	r2, [r3, #0]
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	3304      	adds	r3, #4
 800cc32:	781b      	ldrb	r3, [r3, #0]
 800cc34:	4619      	mov	r1, r3
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	3304      	adds	r3, #4
 800cc3a:	4a43      	ldr	r2, [pc, #268]	@ (800cd48 <shift_sub_rows+0x130>)
 800cc3c:	5c52      	ldrb	r2, [r2, r1]
 800cc3e:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	3308      	adds	r3, #8
 800cc44:	781b      	ldrb	r3, [r3, #0]
 800cc46:	4619      	mov	r1, r3
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	3308      	adds	r3, #8
 800cc4c:	4a3e      	ldr	r2, [pc, #248]	@ (800cd48 <shift_sub_rows+0x130>)
 800cc4e:	5c52      	ldrb	r2, [r2, r1]
 800cc50:	701a      	strb	r2, [r3, #0]
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	330c      	adds	r3, #12
 800cc56:	781b      	ldrb	r3, [r3, #0]
 800cc58:	4619      	mov	r1, r3
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	330c      	adds	r3, #12
 800cc5e:	4a3a      	ldr	r2, [pc, #232]	@ (800cd48 <shift_sub_rows+0x130>)
 800cc60:	5c52      	ldrb	r2, [r2, r1]
 800cc62:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	785b      	ldrb	r3, [r3, #1]
 800cc68:	73fb      	strb	r3, [r7, #15]
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	3305      	adds	r3, #5
 800cc6e:	781b      	ldrb	r3, [r3, #0]
 800cc70:	4619      	mov	r1, r3
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	3301      	adds	r3, #1
 800cc76:	4a34      	ldr	r2, [pc, #208]	@ (800cd48 <shift_sub_rows+0x130>)
 800cc78:	5c52      	ldrb	r2, [r2, r1]
 800cc7a:	701a      	strb	r2, [r3, #0]
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	3309      	adds	r3, #9
 800cc80:	781b      	ldrb	r3, [r3, #0]
 800cc82:	4619      	mov	r1, r3
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	3305      	adds	r3, #5
 800cc88:	4a2f      	ldr	r2, [pc, #188]	@ (800cd48 <shift_sub_rows+0x130>)
 800cc8a:	5c52      	ldrb	r2, [r2, r1]
 800cc8c:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	330d      	adds	r3, #13
 800cc92:	781b      	ldrb	r3, [r3, #0]
 800cc94:	4619      	mov	r1, r3
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	3309      	adds	r3, #9
 800cc9a:	4a2b      	ldr	r2, [pc, #172]	@ (800cd48 <shift_sub_rows+0x130>)
 800cc9c:	5c52      	ldrb	r2, [r2, r1]
 800cc9e:	701a      	strb	r2, [r3, #0]
 800cca0:	7bfa      	ldrb	r2, [r7, #15]
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	330d      	adds	r3, #13
 800cca6:	4928      	ldr	r1, [pc, #160]	@ (800cd48 <shift_sub_rows+0x130>)
 800cca8:	5c8a      	ldrb	r2, [r1, r2]
 800ccaa:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	789b      	ldrb	r3, [r3, #2]
 800ccb0:	73fb      	strb	r3, [r7, #15]
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	330a      	adds	r3, #10
 800ccb6:	781b      	ldrb	r3, [r3, #0]
 800ccb8:	4619      	mov	r1, r3
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	3302      	adds	r3, #2
 800ccbe:	4a22      	ldr	r2, [pc, #136]	@ (800cd48 <shift_sub_rows+0x130>)
 800ccc0:	5c52      	ldrb	r2, [r2, r1]
 800ccc2:	701a      	strb	r2, [r3, #0]
 800ccc4:	7bfa      	ldrb	r2, [r7, #15]
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	330a      	adds	r3, #10
 800ccca:	491f      	ldr	r1, [pc, #124]	@ (800cd48 <shift_sub_rows+0x130>)
 800cccc:	5c8a      	ldrb	r2, [r1, r2]
 800ccce:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	799b      	ldrb	r3, [r3, #6]
 800ccd4:	73fb      	strb	r3, [r7, #15]
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	330e      	adds	r3, #14
 800ccda:	781b      	ldrb	r3, [r3, #0]
 800ccdc:	4619      	mov	r1, r3
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	3306      	adds	r3, #6
 800cce2:	4a19      	ldr	r2, [pc, #100]	@ (800cd48 <shift_sub_rows+0x130>)
 800cce4:	5c52      	ldrb	r2, [r2, r1]
 800cce6:	701a      	strb	r2, [r3, #0]
 800cce8:	7bfa      	ldrb	r2, [r7, #15]
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	330e      	adds	r3, #14
 800ccee:	4916      	ldr	r1, [pc, #88]	@ (800cd48 <shift_sub_rows+0x130>)
 800ccf0:	5c8a      	ldrb	r2, [r1, r2]
 800ccf2:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	7bdb      	ldrb	r3, [r3, #15]
 800ccf8:	73fb      	strb	r3, [r7, #15]
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	330b      	adds	r3, #11
 800ccfe:	781b      	ldrb	r3, [r3, #0]
 800cd00:	4619      	mov	r1, r3
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	330f      	adds	r3, #15
 800cd06:	4a10      	ldr	r2, [pc, #64]	@ (800cd48 <shift_sub_rows+0x130>)
 800cd08:	5c52      	ldrb	r2, [r2, r1]
 800cd0a:	701a      	strb	r2, [r3, #0]
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	3307      	adds	r3, #7
 800cd10:	781b      	ldrb	r3, [r3, #0]
 800cd12:	4619      	mov	r1, r3
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	330b      	adds	r3, #11
 800cd18:	4a0b      	ldr	r2, [pc, #44]	@ (800cd48 <shift_sub_rows+0x130>)
 800cd1a:	5c52      	ldrb	r2, [r2, r1]
 800cd1c:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	3303      	adds	r3, #3
 800cd22:	781b      	ldrb	r3, [r3, #0]
 800cd24:	4619      	mov	r1, r3
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	3307      	adds	r3, #7
 800cd2a:	4a07      	ldr	r2, [pc, #28]	@ (800cd48 <shift_sub_rows+0x130>)
 800cd2c:	5c52      	ldrb	r2, [r2, r1]
 800cd2e:	701a      	strb	r2, [r3, #0]
 800cd30:	7bfa      	ldrb	r2, [r7, #15]
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	3303      	adds	r3, #3
 800cd36:	4904      	ldr	r1, [pc, #16]	@ (800cd48 <shift_sub_rows+0x130>)
 800cd38:	5c8a      	ldrb	r2, [r1, r2]
 800cd3a:	701a      	strb	r2, [r3, #0]
}
 800cd3c:	bf00      	nop
 800cd3e:	3714      	adds	r7, #20
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bc80      	pop	{r7}
 800cd44:	4770      	bx	lr
 800cd46:	bf00      	nop
 800cd48:	08021bbc 	.word	0x08021bbc

0800cd4c <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b086      	sub	sp, #24
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800cd54:	f107 0308 	add.w	r3, r7, #8
 800cd58:	6879      	ldr	r1, [r7, #4]
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	f7ff fd6c 	bl	800c838 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800cd60:	7a3b      	ldrb	r3, [r7, #8]
 800cd62:	461a      	mov	r2, r3
 800cd64:	4b9a      	ldr	r3, [pc, #616]	@ (800cfd0 <mix_sub_columns+0x284>)
 800cd66:	5c9a      	ldrb	r2, [r3, r2]
 800cd68:	7b7b      	ldrb	r3, [r7, #13]
 800cd6a:	4619      	mov	r1, r3
 800cd6c:	4b99      	ldr	r3, [pc, #612]	@ (800cfd4 <mix_sub_columns+0x288>)
 800cd6e:	5c5b      	ldrb	r3, [r3, r1]
 800cd70:	4053      	eors	r3, r2
 800cd72:	b2da      	uxtb	r2, r3
 800cd74:	7cbb      	ldrb	r3, [r7, #18]
 800cd76:	4619      	mov	r1, r3
 800cd78:	4b97      	ldr	r3, [pc, #604]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cd7a:	5c5b      	ldrb	r3, [r3, r1]
 800cd7c:	4053      	eors	r3, r2
 800cd7e:	b2da      	uxtb	r2, r3
 800cd80:	7dfb      	ldrb	r3, [r7, #23]
 800cd82:	4619      	mov	r1, r3
 800cd84:	4b94      	ldr	r3, [pc, #592]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cd86:	5c5b      	ldrb	r3, [r3, r1]
 800cd88:	4053      	eors	r3, r2
 800cd8a:	b2da      	uxtb	r2, r3
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800cd90:	7a3b      	ldrb	r3, [r7, #8]
 800cd92:	461a      	mov	r2, r3
 800cd94:	4b90      	ldr	r3, [pc, #576]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cd96:	5c9a      	ldrb	r2, [r3, r2]
 800cd98:	7b7b      	ldrb	r3, [r7, #13]
 800cd9a:	4619      	mov	r1, r3
 800cd9c:	4b8c      	ldr	r3, [pc, #560]	@ (800cfd0 <mix_sub_columns+0x284>)
 800cd9e:	5c5b      	ldrb	r3, [r3, r1]
 800cda0:	4053      	eors	r3, r2
 800cda2:	b2da      	uxtb	r2, r3
 800cda4:	7cbb      	ldrb	r3, [r7, #18]
 800cda6:	4619      	mov	r1, r3
 800cda8:	4b8a      	ldr	r3, [pc, #552]	@ (800cfd4 <mix_sub_columns+0x288>)
 800cdaa:	5c5b      	ldrb	r3, [r3, r1]
 800cdac:	4053      	eors	r3, r2
 800cdae:	b2d9      	uxtb	r1, r3
 800cdb0:	7dfb      	ldrb	r3, [r7, #23]
 800cdb2:	461a      	mov	r2, r3
 800cdb4:	4b88      	ldr	r3, [pc, #544]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cdb6:	5c9a      	ldrb	r2, [r3, r2]
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	3301      	adds	r3, #1
 800cdbc:	404a      	eors	r2, r1
 800cdbe:	b2d2      	uxtb	r2, r2
 800cdc0:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800cdc2:	7a3b      	ldrb	r3, [r7, #8]
 800cdc4:	461a      	mov	r2, r3
 800cdc6:	4b84      	ldr	r3, [pc, #528]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cdc8:	5c9a      	ldrb	r2, [r3, r2]
 800cdca:	7b7b      	ldrb	r3, [r7, #13]
 800cdcc:	4619      	mov	r1, r3
 800cdce:	4b82      	ldr	r3, [pc, #520]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cdd0:	5c5b      	ldrb	r3, [r3, r1]
 800cdd2:	4053      	eors	r3, r2
 800cdd4:	b2da      	uxtb	r2, r3
 800cdd6:	7cbb      	ldrb	r3, [r7, #18]
 800cdd8:	4619      	mov	r1, r3
 800cdda:	4b7d      	ldr	r3, [pc, #500]	@ (800cfd0 <mix_sub_columns+0x284>)
 800cddc:	5c5b      	ldrb	r3, [r3, r1]
 800cdde:	4053      	eors	r3, r2
 800cde0:	b2d9      	uxtb	r1, r3
 800cde2:	7dfb      	ldrb	r3, [r7, #23]
 800cde4:	461a      	mov	r2, r3
 800cde6:	4b7b      	ldr	r3, [pc, #492]	@ (800cfd4 <mix_sub_columns+0x288>)
 800cde8:	5c9a      	ldrb	r2, [r3, r2]
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	3302      	adds	r3, #2
 800cdee:	404a      	eors	r2, r1
 800cdf0:	b2d2      	uxtb	r2, r2
 800cdf2:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800cdf4:	7a3b      	ldrb	r3, [r7, #8]
 800cdf6:	461a      	mov	r2, r3
 800cdf8:	4b76      	ldr	r3, [pc, #472]	@ (800cfd4 <mix_sub_columns+0x288>)
 800cdfa:	5c9a      	ldrb	r2, [r3, r2]
 800cdfc:	7b7b      	ldrb	r3, [r7, #13]
 800cdfe:	4619      	mov	r1, r3
 800ce00:	4b75      	ldr	r3, [pc, #468]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800ce02:	5c5b      	ldrb	r3, [r3, r1]
 800ce04:	4053      	eors	r3, r2
 800ce06:	b2da      	uxtb	r2, r3
 800ce08:	7cbb      	ldrb	r3, [r7, #18]
 800ce0a:	4619      	mov	r1, r3
 800ce0c:	4b72      	ldr	r3, [pc, #456]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800ce0e:	5c5b      	ldrb	r3, [r3, r1]
 800ce10:	4053      	eors	r3, r2
 800ce12:	b2d9      	uxtb	r1, r3
 800ce14:	7dfb      	ldrb	r3, [r7, #23]
 800ce16:	461a      	mov	r2, r3
 800ce18:	4b6d      	ldr	r3, [pc, #436]	@ (800cfd0 <mix_sub_columns+0x284>)
 800ce1a:	5c9a      	ldrb	r2, [r3, r2]
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	3303      	adds	r3, #3
 800ce20:	404a      	eors	r2, r1
 800ce22:	b2d2      	uxtb	r2, r2
 800ce24:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800ce26:	7b3b      	ldrb	r3, [r7, #12]
 800ce28:	461a      	mov	r2, r3
 800ce2a:	4b69      	ldr	r3, [pc, #420]	@ (800cfd0 <mix_sub_columns+0x284>)
 800ce2c:	5c9a      	ldrb	r2, [r3, r2]
 800ce2e:	7c7b      	ldrb	r3, [r7, #17]
 800ce30:	4619      	mov	r1, r3
 800ce32:	4b68      	ldr	r3, [pc, #416]	@ (800cfd4 <mix_sub_columns+0x288>)
 800ce34:	5c5b      	ldrb	r3, [r3, r1]
 800ce36:	4053      	eors	r3, r2
 800ce38:	b2da      	uxtb	r2, r3
 800ce3a:	7dbb      	ldrb	r3, [r7, #22]
 800ce3c:	4619      	mov	r1, r3
 800ce3e:	4b66      	ldr	r3, [pc, #408]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800ce40:	5c5b      	ldrb	r3, [r3, r1]
 800ce42:	4053      	eors	r3, r2
 800ce44:	b2d9      	uxtb	r1, r3
 800ce46:	7afb      	ldrb	r3, [r7, #11]
 800ce48:	461a      	mov	r2, r3
 800ce4a:	4b63      	ldr	r3, [pc, #396]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800ce4c:	5c9a      	ldrb	r2, [r3, r2]
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	3304      	adds	r3, #4
 800ce52:	404a      	eors	r2, r1
 800ce54:	b2d2      	uxtb	r2, r2
 800ce56:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800ce58:	7b3b      	ldrb	r3, [r7, #12]
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	4b5e      	ldr	r3, [pc, #376]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800ce5e:	5c9a      	ldrb	r2, [r3, r2]
 800ce60:	7c7b      	ldrb	r3, [r7, #17]
 800ce62:	4619      	mov	r1, r3
 800ce64:	4b5a      	ldr	r3, [pc, #360]	@ (800cfd0 <mix_sub_columns+0x284>)
 800ce66:	5c5b      	ldrb	r3, [r3, r1]
 800ce68:	4053      	eors	r3, r2
 800ce6a:	b2da      	uxtb	r2, r3
 800ce6c:	7dbb      	ldrb	r3, [r7, #22]
 800ce6e:	4619      	mov	r1, r3
 800ce70:	4b58      	ldr	r3, [pc, #352]	@ (800cfd4 <mix_sub_columns+0x288>)
 800ce72:	5c5b      	ldrb	r3, [r3, r1]
 800ce74:	4053      	eors	r3, r2
 800ce76:	b2d9      	uxtb	r1, r3
 800ce78:	7afb      	ldrb	r3, [r7, #11]
 800ce7a:	461a      	mov	r2, r3
 800ce7c:	4b56      	ldr	r3, [pc, #344]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800ce7e:	5c9a      	ldrb	r2, [r3, r2]
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	3305      	adds	r3, #5
 800ce84:	404a      	eors	r2, r1
 800ce86:	b2d2      	uxtb	r2, r2
 800ce88:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800ce8a:	7b3b      	ldrb	r3, [r7, #12]
 800ce8c:	461a      	mov	r2, r3
 800ce8e:	4b52      	ldr	r3, [pc, #328]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800ce90:	5c9a      	ldrb	r2, [r3, r2]
 800ce92:	7c7b      	ldrb	r3, [r7, #17]
 800ce94:	4619      	mov	r1, r3
 800ce96:	4b50      	ldr	r3, [pc, #320]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800ce98:	5c5b      	ldrb	r3, [r3, r1]
 800ce9a:	4053      	eors	r3, r2
 800ce9c:	b2da      	uxtb	r2, r3
 800ce9e:	7dbb      	ldrb	r3, [r7, #22]
 800cea0:	4619      	mov	r1, r3
 800cea2:	4b4b      	ldr	r3, [pc, #300]	@ (800cfd0 <mix_sub_columns+0x284>)
 800cea4:	5c5b      	ldrb	r3, [r3, r1]
 800cea6:	4053      	eors	r3, r2
 800cea8:	b2d9      	uxtb	r1, r3
 800ceaa:	7afb      	ldrb	r3, [r7, #11]
 800ceac:	461a      	mov	r2, r3
 800ceae:	4b49      	ldr	r3, [pc, #292]	@ (800cfd4 <mix_sub_columns+0x288>)
 800ceb0:	5c9a      	ldrb	r2, [r3, r2]
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	3306      	adds	r3, #6
 800ceb6:	404a      	eors	r2, r1
 800ceb8:	b2d2      	uxtb	r2, r2
 800ceba:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800cebc:	7b3b      	ldrb	r3, [r7, #12]
 800cebe:	461a      	mov	r2, r3
 800cec0:	4b44      	ldr	r3, [pc, #272]	@ (800cfd4 <mix_sub_columns+0x288>)
 800cec2:	5c9a      	ldrb	r2, [r3, r2]
 800cec4:	7c7b      	ldrb	r3, [r7, #17]
 800cec6:	4619      	mov	r1, r3
 800cec8:	4b43      	ldr	r3, [pc, #268]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800ceca:	5c5b      	ldrb	r3, [r3, r1]
 800cecc:	4053      	eors	r3, r2
 800cece:	b2da      	uxtb	r2, r3
 800ced0:	7dbb      	ldrb	r3, [r7, #22]
 800ced2:	4619      	mov	r1, r3
 800ced4:	4b40      	ldr	r3, [pc, #256]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800ced6:	5c5b      	ldrb	r3, [r3, r1]
 800ced8:	4053      	eors	r3, r2
 800ceda:	b2d9      	uxtb	r1, r3
 800cedc:	7afb      	ldrb	r3, [r7, #11]
 800cede:	461a      	mov	r2, r3
 800cee0:	4b3b      	ldr	r3, [pc, #236]	@ (800cfd0 <mix_sub_columns+0x284>)
 800cee2:	5c9a      	ldrb	r2, [r3, r2]
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	3307      	adds	r3, #7
 800cee8:	404a      	eors	r2, r1
 800ceea:	b2d2      	uxtb	r2, r2
 800ceec:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800ceee:	7c3b      	ldrb	r3, [r7, #16]
 800cef0:	461a      	mov	r2, r3
 800cef2:	4b37      	ldr	r3, [pc, #220]	@ (800cfd0 <mix_sub_columns+0x284>)
 800cef4:	5c9a      	ldrb	r2, [r3, r2]
 800cef6:	7d7b      	ldrb	r3, [r7, #21]
 800cef8:	4619      	mov	r1, r3
 800cefa:	4b36      	ldr	r3, [pc, #216]	@ (800cfd4 <mix_sub_columns+0x288>)
 800cefc:	5c5b      	ldrb	r3, [r3, r1]
 800cefe:	4053      	eors	r3, r2
 800cf00:	b2da      	uxtb	r2, r3
 800cf02:	7abb      	ldrb	r3, [r7, #10]
 800cf04:	4619      	mov	r1, r3
 800cf06:	4b34      	ldr	r3, [pc, #208]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cf08:	5c5b      	ldrb	r3, [r3, r1]
 800cf0a:	4053      	eors	r3, r2
 800cf0c:	b2d9      	uxtb	r1, r3
 800cf0e:	7bfb      	ldrb	r3, [r7, #15]
 800cf10:	461a      	mov	r2, r3
 800cf12:	4b31      	ldr	r3, [pc, #196]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cf14:	5c9a      	ldrb	r2, [r3, r2]
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	3308      	adds	r3, #8
 800cf1a:	404a      	eors	r2, r1
 800cf1c:	b2d2      	uxtb	r2, r2
 800cf1e:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800cf20:	7c3b      	ldrb	r3, [r7, #16]
 800cf22:	461a      	mov	r2, r3
 800cf24:	4b2c      	ldr	r3, [pc, #176]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cf26:	5c9a      	ldrb	r2, [r3, r2]
 800cf28:	7d7b      	ldrb	r3, [r7, #21]
 800cf2a:	4619      	mov	r1, r3
 800cf2c:	4b28      	ldr	r3, [pc, #160]	@ (800cfd0 <mix_sub_columns+0x284>)
 800cf2e:	5c5b      	ldrb	r3, [r3, r1]
 800cf30:	4053      	eors	r3, r2
 800cf32:	b2da      	uxtb	r2, r3
 800cf34:	7abb      	ldrb	r3, [r7, #10]
 800cf36:	4619      	mov	r1, r3
 800cf38:	4b26      	ldr	r3, [pc, #152]	@ (800cfd4 <mix_sub_columns+0x288>)
 800cf3a:	5c5b      	ldrb	r3, [r3, r1]
 800cf3c:	4053      	eors	r3, r2
 800cf3e:	b2d9      	uxtb	r1, r3
 800cf40:	7bfb      	ldrb	r3, [r7, #15]
 800cf42:	461a      	mov	r2, r3
 800cf44:	4b24      	ldr	r3, [pc, #144]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cf46:	5c9a      	ldrb	r2, [r3, r2]
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	3309      	adds	r3, #9
 800cf4c:	404a      	eors	r2, r1
 800cf4e:	b2d2      	uxtb	r2, r2
 800cf50:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800cf52:	7c3b      	ldrb	r3, [r7, #16]
 800cf54:	461a      	mov	r2, r3
 800cf56:	4b20      	ldr	r3, [pc, #128]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cf58:	5c9a      	ldrb	r2, [r3, r2]
 800cf5a:	7d7b      	ldrb	r3, [r7, #21]
 800cf5c:	4619      	mov	r1, r3
 800cf5e:	4b1e      	ldr	r3, [pc, #120]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cf60:	5c5b      	ldrb	r3, [r3, r1]
 800cf62:	4053      	eors	r3, r2
 800cf64:	b2da      	uxtb	r2, r3
 800cf66:	7abb      	ldrb	r3, [r7, #10]
 800cf68:	4619      	mov	r1, r3
 800cf6a:	4b19      	ldr	r3, [pc, #100]	@ (800cfd0 <mix_sub_columns+0x284>)
 800cf6c:	5c5b      	ldrb	r3, [r3, r1]
 800cf6e:	4053      	eors	r3, r2
 800cf70:	b2d9      	uxtb	r1, r3
 800cf72:	7bfb      	ldrb	r3, [r7, #15]
 800cf74:	461a      	mov	r2, r3
 800cf76:	4b17      	ldr	r3, [pc, #92]	@ (800cfd4 <mix_sub_columns+0x288>)
 800cf78:	5c9a      	ldrb	r2, [r3, r2]
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	330a      	adds	r3, #10
 800cf7e:	404a      	eors	r2, r1
 800cf80:	b2d2      	uxtb	r2, r2
 800cf82:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800cf84:	7c3b      	ldrb	r3, [r7, #16]
 800cf86:	461a      	mov	r2, r3
 800cf88:	4b12      	ldr	r3, [pc, #72]	@ (800cfd4 <mix_sub_columns+0x288>)
 800cf8a:	5c9a      	ldrb	r2, [r3, r2]
 800cf8c:	7d7b      	ldrb	r3, [r7, #21]
 800cf8e:	4619      	mov	r1, r3
 800cf90:	4b11      	ldr	r3, [pc, #68]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cf92:	5c5b      	ldrb	r3, [r3, r1]
 800cf94:	4053      	eors	r3, r2
 800cf96:	b2da      	uxtb	r2, r3
 800cf98:	7abb      	ldrb	r3, [r7, #10]
 800cf9a:	4619      	mov	r1, r3
 800cf9c:	4b0e      	ldr	r3, [pc, #56]	@ (800cfd8 <mix_sub_columns+0x28c>)
 800cf9e:	5c5b      	ldrb	r3, [r3, r1]
 800cfa0:	4053      	eors	r3, r2
 800cfa2:	b2d9      	uxtb	r1, r3
 800cfa4:	7bfb      	ldrb	r3, [r7, #15]
 800cfa6:	461a      	mov	r2, r3
 800cfa8:	4b09      	ldr	r3, [pc, #36]	@ (800cfd0 <mix_sub_columns+0x284>)
 800cfaa:	5c9a      	ldrb	r2, [r3, r2]
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	330b      	adds	r3, #11
 800cfb0:	404a      	eors	r2, r1
 800cfb2:	b2d2      	uxtb	r2, r2
 800cfb4:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800cfb6:	7d3b      	ldrb	r3, [r7, #20]
 800cfb8:	461a      	mov	r2, r3
 800cfba:	4b05      	ldr	r3, [pc, #20]	@ (800cfd0 <mix_sub_columns+0x284>)
 800cfbc:	5c9a      	ldrb	r2, [r3, r2]
 800cfbe:	7a7b      	ldrb	r3, [r7, #9]
 800cfc0:	4619      	mov	r1, r3
 800cfc2:	4b04      	ldr	r3, [pc, #16]	@ (800cfd4 <mix_sub_columns+0x288>)
 800cfc4:	5c5b      	ldrb	r3, [r3, r1]
 800cfc6:	4053      	eors	r3, r2
 800cfc8:	b2da      	uxtb	r2, r3
 800cfca:	7bbb      	ldrb	r3, [r7, #14]
 800cfcc:	4619      	mov	r1, r3
 800cfce:	e005      	b.n	800cfdc <mix_sub_columns+0x290>
 800cfd0:	08021cbc 	.word	0x08021cbc
 800cfd4:	08021dbc 	.word	0x08021dbc
 800cfd8:	08021bbc 	.word	0x08021bbc
 800cfdc:	4b2d      	ldr	r3, [pc, #180]	@ (800d094 <mix_sub_columns+0x348>)
 800cfde:	5c5b      	ldrb	r3, [r3, r1]
 800cfe0:	4053      	eors	r3, r2
 800cfe2:	b2d9      	uxtb	r1, r3
 800cfe4:	7cfb      	ldrb	r3, [r7, #19]
 800cfe6:	461a      	mov	r2, r3
 800cfe8:	4b2a      	ldr	r3, [pc, #168]	@ (800d094 <mix_sub_columns+0x348>)
 800cfea:	5c9a      	ldrb	r2, [r3, r2]
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	330c      	adds	r3, #12
 800cff0:	404a      	eors	r2, r1
 800cff2:	b2d2      	uxtb	r2, r2
 800cff4:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800cff6:	7d3b      	ldrb	r3, [r7, #20]
 800cff8:	461a      	mov	r2, r3
 800cffa:	4b26      	ldr	r3, [pc, #152]	@ (800d094 <mix_sub_columns+0x348>)
 800cffc:	5c9a      	ldrb	r2, [r3, r2]
 800cffe:	7a7b      	ldrb	r3, [r7, #9]
 800d000:	4619      	mov	r1, r3
 800d002:	4b25      	ldr	r3, [pc, #148]	@ (800d098 <mix_sub_columns+0x34c>)
 800d004:	5c5b      	ldrb	r3, [r3, r1]
 800d006:	4053      	eors	r3, r2
 800d008:	b2da      	uxtb	r2, r3
 800d00a:	7bbb      	ldrb	r3, [r7, #14]
 800d00c:	4619      	mov	r1, r3
 800d00e:	4b23      	ldr	r3, [pc, #140]	@ (800d09c <mix_sub_columns+0x350>)
 800d010:	5c5b      	ldrb	r3, [r3, r1]
 800d012:	4053      	eors	r3, r2
 800d014:	b2d9      	uxtb	r1, r3
 800d016:	7cfb      	ldrb	r3, [r7, #19]
 800d018:	461a      	mov	r2, r3
 800d01a:	4b1e      	ldr	r3, [pc, #120]	@ (800d094 <mix_sub_columns+0x348>)
 800d01c:	5c9a      	ldrb	r2, [r3, r2]
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	330d      	adds	r3, #13
 800d022:	404a      	eors	r2, r1
 800d024:	b2d2      	uxtb	r2, r2
 800d026:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800d028:	7d3b      	ldrb	r3, [r7, #20]
 800d02a:	461a      	mov	r2, r3
 800d02c:	4b19      	ldr	r3, [pc, #100]	@ (800d094 <mix_sub_columns+0x348>)
 800d02e:	5c9a      	ldrb	r2, [r3, r2]
 800d030:	7a7b      	ldrb	r3, [r7, #9]
 800d032:	4619      	mov	r1, r3
 800d034:	4b17      	ldr	r3, [pc, #92]	@ (800d094 <mix_sub_columns+0x348>)
 800d036:	5c5b      	ldrb	r3, [r3, r1]
 800d038:	4053      	eors	r3, r2
 800d03a:	b2da      	uxtb	r2, r3
 800d03c:	7bbb      	ldrb	r3, [r7, #14]
 800d03e:	4619      	mov	r1, r3
 800d040:	4b15      	ldr	r3, [pc, #84]	@ (800d098 <mix_sub_columns+0x34c>)
 800d042:	5c5b      	ldrb	r3, [r3, r1]
 800d044:	4053      	eors	r3, r2
 800d046:	b2d9      	uxtb	r1, r3
 800d048:	7cfb      	ldrb	r3, [r7, #19]
 800d04a:	461a      	mov	r2, r3
 800d04c:	4b13      	ldr	r3, [pc, #76]	@ (800d09c <mix_sub_columns+0x350>)
 800d04e:	5c9a      	ldrb	r2, [r3, r2]
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	330e      	adds	r3, #14
 800d054:	404a      	eors	r2, r1
 800d056:	b2d2      	uxtb	r2, r2
 800d058:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800d05a:	7d3b      	ldrb	r3, [r7, #20]
 800d05c:	461a      	mov	r2, r3
 800d05e:	4b0f      	ldr	r3, [pc, #60]	@ (800d09c <mix_sub_columns+0x350>)
 800d060:	5c9a      	ldrb	r2, [r3, r2]
 800d062:	7a7b      	ldrb	r3, [r7, #9]
 800d064:	4619      	mov	r1, r3
 800d066:	4b0b      	ldr	r3, [pc, #44]	@ (800d094 <mix_sub_columns+0x348>)
 800d068:	5c5b      	ldrb	r3, [r3, r1]
 800d06a:	4053      	eors	r3, r2
 800d06c:	b2da      	uxtb	r2, r3
 800d06e:	7bbb      	ldrb	r3, [r7, #14]
 800d070:	4619      	mov	r1, r3
 800d072:	4b08      	ldr	r3, [pc, #32]	@ (800d094 <mix_sub_columns+0x348>)
 800d074:	5c5b      	ldrb	r3, [r3, r1]
 800d076:	4053      	eors	r3, r2
 800d078:	b2d9      	uxtb	r1, r3
 800d07a:	7cfb      	ldrb	r3, [r7, #19]
 800d07c:	461a      	mov	r2, r3
 800d07e:	4b06      	ldr	r3, [pc, #24]	@ (800d098 <mix_sub_columns+0x34c>)
 800d080:	5c9a      	ldrb	r2, [r3, r2]
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	330f      	adds	r3, #15
 800d086:	404a      	eors	r2, r1
 800d088:	b2d2      	uxtb	r2, r2
 800d08a:	701a      	strb	r2, [r3, #0]
  }
 800d08c:	bf00      	nop
 800d08e:	3718      	adds	r7, #24
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}
 800d094:	08021bbc 	.word	0x08021bbc
 800d098:	08021cbc 	.word	0x08021cbc
 800d09c:	08021dbc 	.word	0x08021dbc

0800d0a0 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b086      	sub	sp, #24
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	60f8      	str	r0, [r7, #12]
 800d0a8:	460b      	mov	r3, r1
 800d0aa:	607a      	str	r2, [r7, #4]
 800d0ac:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800d0ae:	7afb      	ldrb	r3, [r7, #11]
 800d0b0:	3b10      	subs	r3, #16
 800d0b2:	2b10      	cmp	r3, #16
 800d0b4:	bf8c      	ite	hi
 800d0b6:	2201      	movhi	r2, #1
 800d0b8:	2200      	movls	r2, #0
 800d0ba:	b2d2      	uxtb	r2, r2
 800d0bc:	2a00      	cmp	r2, #0
 800d0be:	d10b      	bne.n	800d0d8 <lorawan_aes_set_key+0x38>
 800d0c0:	4a64      	ldr	r2, [pc, #400]	@ (800d254 <lorawan_aes_set_key+0x1b4>)
 800d0c2:	fa22 f303 	lsr.w	r3, r2, r3
 800d0c6:	f003 0301 	and.w	r3, r3, #1
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	bf14      	ite	ne
 800d0ce:	2301      	movne	r3, #1
 800d0d0:	2300      	moveq	r3, #0
 800d0d2:	b2db      	uxtb	r3, r3
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d105      	bne.n	800d0e4 <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2200      	movs	r2, #0
 800d0dc:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800d0e0:	23ff      	movs	r3, #255	@ 0xff
 800d0e2:	e0b3      	b.n	800d24c <lorawan_aes_set_key+0x1ac>
        break;
 800d0e4:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	7afa      	ldrb	r2, [r7, #11]
 800d0ea:	68f9      	ldr	r1, [r7, #12]
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	f7ff fbfc 	bl	800c8ea <copy_block_nn>
    hi = (keylen + 28) << 2;
 800d0f2:	7afb      	ldrb	r3, [r7, #11]
 800d0f4:	331c      	adds	r3, #28
 800d0f6:	b2db      	uxtb	r3, r3
 800d0f8:	009b      	lsls	r3, r3, #2
 800d0fa:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800d0fc:	7c7b      	ldrb	r3, [r7, #17]
 800d0fe:	091b      	lsrs	r3, r3, #4
 800d100:	b2db      	uxtb	r3, r3
 800d102:	3b01      	subs	r3, #1
 800d104:	b2da      	uxtb	r2, r3
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800d10c:	7afb      	ldrb	r3, [r7, #11]
 800d10e:	75fb      	strb	r3, [r7, #23]
 800d110:	2301      	movs	r3, #1
 800d112:	75bb      	strb	r3, [r7, #22]
 800d114:	e094      	b.n	800d240 <lorawan_aes_set_key+0x1a0>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800d116:	7dfb      	ldrb	r3, [r7, #23]
 800d118:	3b04      	subs	r3, #4
 800d11a:	687a      	ldr	r2, [r7, #4]
 800d11c:	5cd3      	ldrb	r3, [r2, r3]
 800d11e:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800d120:	7dfb      	ldrb	r3, [r7, #23]
 800d122:	3b03      	subs	r3, #3
 800d124:	687a      	ldr	r2, [r7, #4]
 800d126:	5cd3      	ldrb	r3, [r2, r3]
 800d128:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800d12a:	7dfb      	ldrb	r3, [r7, #23]
 800d12c:	3b02      	subs	r3, #2
 800d12e:	687a      	ldr	r2, [r7, #4]
 800d130:	5cd3      	ldrb	r3, [r2, r3]
 800d132:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800d134:	7dfb      	ldrb	r3, [r7, #23]
 800d136:	3b01      	subs	r3, #1
 800d138:	687a      	ldr	r2, [r7, #4]
 800d13a:	5cd3      	ldrb	r3, [r2, r3]
 800d13c:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800d13e:	7dfb      	ldrb	r3, [r7, #23]
 800d140:	7afa      	ldrb	r2, [r7, #11]
 800d142:	fbb3 f1f2 	udiv	r1, r3, r2
 800d146:	fb01 f202 	mul.w	r2, r1, r2
 800d14a:	1a9b      	subs	r3, r3, r2
 800d14c:	b2db      	uxtb	r3, r3
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d128      	bne.n	800d1a4 <lorawan_aes_set_key+0x104>
        {
            tt = t0;
 800d152:	7d7b      	ldrb	r3, [r7, #21]
 800d154:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800d156:	7d3b      	ldrb	r3, [r7, #20]
 800d158:	4a3f      	ldr	r2, [pc, #252]	@ (800d258 <lorawan_aes_set_key+0x1b8>)
 800d15a:	5cd2      	ldrb	r2, [r2, r3]
 800d15c:	7dbb      	ldrb	r3, [r7, #22]
 800d15e:	4053      	eors	r3, r2
 800d160:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800d162:	7cfb      	ldrb	r3, [r7, #19]
 800d164:	4a3c      	ldr	r2, [pc, #240]	@ (800d258 <lorawan_aes_set_key+0x1b8>)
 800d166:	5cd3      	ldrb	r3, [r2, r3]
 800d168:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800d16a:	7cbb      	ldrb	r3, [r7, #18]
 800d16c:	4a3a      	ldr	r2, [pc, #232]	@ (800d258 <lorawan_aes_set_key+0x1b8>)
 800d16e:	5cd3      	ldrb	r3, [r2, r3]
 800d170:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800d172:	7c3b      	ldrb	r3, [r7, #16]
 800d174:	4a38      	ldr	r2, [pc, #224]	@ (800d258 <lorawan_aes_set_key+0x1b8>)
 800d176:	5cd3      	ldrb	r3, [r2, r3]
 800d178:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800d17a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800d17e:	005b      	lsls	r3, r3, #1
 800d180:	b25a      	sxtb	r2, r3
 800d182:	7dbb      	ldrb	r3, [r7, #22]
 800d184:	09db      	lsrs	r3, r3, #7
 800d186:	b2db      	uxtb	r3, r3
 800d188:	b25b      	sxtb	r3, r3
 800d18a:	4619      	mov	r1, r3
 800d18c:	0049      	lsls	r1, r1, #1
 800d18e:	440b      	add	r3, r1
 800d190:	4619      	mov	r1, r3
 800d192:	00c8      	lsls	r0, r1, #3
 800d194:	4619      	mov	r1, r3
 800d196:	4603      	mov	r3, r0
 800d198:	440b      	add	r3, r1
 800d19a:	b25b      	sxtb	r3, r3
 800d19c:	4053      	eors	r3, r2
 800d19e:	b25b      	sxtb	r3, r3
 800d1a0:	75bb      	strb	r3, [r7, #22]
 800d1a2:	e01c      	b.n	800d1de <lorawan_aes_set_key+0x13e>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800d1a4:	7afb      	ldrb	r3, [r7, #11]
 800d1a6:	2b18      	cmp	r3, #24
 800d1a8:	d919      	bls.n	800d1de <lorawan_aes_set_key+0x13e>
 800d1aa:	7dfb      	ldrb	r3, [r7, #23]
 800d1ac:	7afa      	ldrb	r2, [r7, #11]
 800d1ae:	fbb3 f1f2 	udiv	r1, r3, r2
 800d1b2:	fb01 f202 	mul.w	r2, r1, r2
 800d1b6:	1a9b      	subs	r3, r3, r2
 800d1b8:	b2db      	uxtb	r3, r3
 800d1ba:	2b10      	cmp	r3, #16
 800d1bc:	d10f      	bne.n	800d1de <lorawan_aes_set_key+0x13e>
        {
            t0 = s_box(t0);
 800d1be:	7d7b      	ldrb	r3, [r7, #21]
 800d1c0:	4a25      	ldr	r2, [pc, #148]	@ (800d258 <lorawan_aes_set_key+0x1b8>)
 800d1c2:	5cd3      	ldrb	r3, [r2, r3]
 800d1c4:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800d1c6:	7d3b      	ldrb	r3, [r7, #20]
 800d1c8:	4a23      	ldr	r2, [pc, #140]	@ (800d258 <lorawan_aes_set_key+0x1b8>)
 800d1ca:	5cd3      	ldrb	r3, [r2, r3]
 800d1cc:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800d1ce:	7cfb      	ldrb	r3, [r7, #19]
 800d1d0:	4a21      	ldr	r2, [pc, #132]	@ (800d258 <lorawan_aes_set_key+0x1b8>)
 800d1d2:	5cd3      	ldrb	r3, [r2, r3]
 800d1d4:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800d1d6:	7cbb      	ldrb	r3, [r7, #18]
 800d1d8:	4a1f      	ldr	r2, [pc, #124]	@ (800d258 <lorawan_aes_set_key+0x1b8>)
 800d1da:	5cd3      	ldrb	r3, [r2, r3]
 800d1dc:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800d1de:	7dfa      	ldrb	r2, [r7, #23]
 800d1e0:	7afb      	ldrb	r3, [r7, #11]
 800d1e2:	1ad3      	subs	r3, r2, r3
 800d1e4:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800d1e6:	7c3b      	ldrb	r3, [r7, #16]
 800d1e8:	687a      	ldr	r2, [r7, #4]
 800d1ea:	5cd1      	ldrb	r1, [r2, r3]
 800d1ec:	7dfb      	ldrb	r3, [r7, #23]
 800d1ee:	7d7a      	ldrb	r2, [r7, #21]
 800d1f0:	404a      	eors	r2, r1
 800d1f2:	b2d1      	uxtb	r1, r2
 800d1f4:	687a      	ldr	r2, [r7, #4]
 800d1f6:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800d1f8:	7c3b      	ldrb	r3, [r7, #16]
 800d1fa:	3301      	adds	r3, #1
 800d1fc:	687a      	ldr	r2, [r7, #4]
 800d1fe:	5cd1      	ldrb	r1, [r2, r3]
 800d200:	7dfb      	ldrb	r3, [r7, #23]
 800d202:	3301      	adds	r3, #1
 800d204:	7d3a      	ldrb	r2, [r7, #20]
 800d206:	404a      	eors	r2, r1
 800d208:	b2d1      	uxtb	r1, r2
 800d20a:	687a      	ldr	r2, [r7, #4]
 800d20c:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800d20e:	7c3b      	ldrb	r3, [r7, #16]
 800d210:	3302      	adds	r3, #2
 800d212:	687a      	ldr	r2, [r7, #4]
 800d214:	5cd1      	ldrb	r1, [r2, r3]
 800d216:	7dfb      	ldrb	r3, [r7, #23]
 800d218:	3302      	adds	r3, #2
 800d21a:	7cfa      	ldrb	r2, [r7, #19]
 800d21c:	404a      	eors	r2, r1
 800d21e:	b2d1      	uxtb	r1, r2
 800d220:	687a      	ldr	r2, [r7, #4]
 800d222:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800d224:	7c3b      	ldrb	r3, [r7, #16]
 800d226:	3303      	adds	r3, #3
 800d228:	687a      	ldr	r2, [r7, #4]
 800d22a:	5cd1      	ldrb	r1, [r2, r3]
 800d22c:	7dfb      	ldrb	r3, [r7, #23]
 800d22e:	3303      	adds	r3, #3
 800d230:	7cba      	ldrb	r2, [r7, #18]
 800d232:	404a      	eors	r2, r1
 800d234:	b2d1      	uxtb	r1, r2
 800d236:	687a      	ldr	r2, [r7, #4]
 800d238:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800d23a:	7dfb      	ldrb	r3, [r7, #23]
 800d23c:	3304      	adds	r3, #4
 800d23e:	75fb      	strb	r3, [r7, #23]
 800d240:	7dfa      	ldrb	r2, [r7, #23]
 800d242:	7c7b      	ldrb	r3, [r7, #17]
 800d244:	429a      	cmp	r2, r3
 800d246:	f4ff af66 	bcc.w	800d116 <lorawan_aes_set_key+0x76>
    }
    return 0;
 800d24a:	2300      	movs	r3, #0
}
 800d24c:	4618      	mov	r0, r3
 800d24e:	3718      	adds	r7, #24
 800d250:	46bd      	mov	sp, r7
 800d252:	bd80      	pop	{r7, pc}
 800d254:	00010101 	.word	0x00010101
 800d258:	08021bbc 	.word	0x08021bbc

0800d25c <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800d25c:	b580      	push	{r7, lr}
 800d25e:	b08a      	sub	sp, #40	@ 0x28
 800d260:	af00      	add	r7, sp, #0
 800d262:	60f8      	str	r0, [r7, #12]
 800d264:	60b9      	str	r1, [r7, #8]
 800d266:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d038      	beq.n	800d2e4 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800d272:	687a      	ldr	r2, [r7, #4]
 800d274:	f107 0314 	add.w	r3, r7, #20
 800d278:	68f9      	ldr	r1, [r7, #12]
 800d27a:	4618      	mov	r0, r3
 800d27c:	f7ff fc07 	bl	800ca8e <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800d280:	2301      	movs	r3, #1
 800d282:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d286:	e014      	b.n	800d2b2 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800d288:	f107 0314 	add.w	r3, r7, #20
 800d28c:	4618      	mov	r0, r3
 800d28e:	f7ff fd5d 	bl	800cd4c <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800d298:	0112      	lsls	r2, r2, #4
 800d29a:	441a      	add	r2, r3
 800d29c:	f107 0314 	add.w	r3, r7, #20
 800d2a0:	4611      	mov	r1, r2
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	f7ff fcab 	bl	800cbfe <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800d2a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d2ac:	3301      	adds	r3, #1
 800d2ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800d2b8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	d3e3      	bcc.n	800d288 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800d2c0:	f107 0314 	add.w	r3, r7, #20
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	f7ff fca7 	bl	800cc18 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800d2d0:	0112      	lsls	r2, r2, #4
 800d2d2:	441a      	add	r2, r3
 800d2d4:	f107 0314 	add.w	r3, r7, #20
 800d2d8:	4619      	mov	r1, r3
 800d2da:	68b8      	ldr	r0, [r7, #8]
 800d2dc:	f7ff fbd7 	bl	800ca8e <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	e000      	b.n	800d2e6 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800d2e4:	23ff      	movs	r3, #255	@ 0xff
}
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	3728      	adds	r7, #40	@ 0x28
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	bd80      	pop	{r7, pc}
	...

0800d2f0 <PrintKey>:
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac );

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t keyID )
{
 800d2f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2f2:	b0a1      	sub	sp, #132	@ 0x84
 800d2f4:	af12      	add	r7, sp, #72	@ 0x48
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (KEY_EXTRACTABLE == 1)
#if (LORAWAN_KMS == 0)
    Key_t *keyItem;
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 800d2fc:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800d300:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d304:	4611      	mov	r1, r2
 800d306:	4618      	mov	r0, r3
 800d308:	f000 fa12 	bl	800d730 <SecureElementGetKeyByID>
 800d30c:	4603      	mov	r3, r0
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d174      	bne.n	800d3fc <PrintKey+0x10c>
#else
    uint8_t extractable_key[SE_KEY_SIZE] = {0};
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, ( uint8_t * )extractable_key ) )
#endif /* LORAWAN_KMS */
    {
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d312:	2300      	movs	r3, #0
 800d314:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d318:	e06c      	b.n	800d3f4 <PrintKey+0x104>
        {
            if( KeyLabel[i].keyID == keyID )
 800d31a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800d31e:	4939      	ldr	r1, [pc, #228]	@ (800d404 <PrintKey+0x114>)
 800d320:	4613      	mov	r3, r2
 800d322:	005b      	lsls	r3, r3, #1
 800d324:	4413      	add	r3, r2
 800d326:	009b      	lsls	r3, r3, #2
 800d328:	440b      	add	r3, r1
 800d32a:	781b      	ldrb	r3, [r3, #0]
 800d32c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d330:	429a      	cmp	r2, r3
 800d332:	d15a      	bne.n	800d3ea <PrintKey+0xfa>
            {
#if (LORAWAN_KMS == 0)
                MW_LOG( TS_OFF, VLEVEL_M,
 800d334:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800d338:	4932      	ldr	r1, [pc, #200]	@ (800d404 <PrintKey+0x114>)
 800d33a:	4613      	mov	r3, r2
 800d33c:	005b      	lsls	r3, r3, #1
 800d33e:	4413      	add	r3, r2
 800d340:	009b      	lsls	r3, r3, #2
 800d342:	440b      	add	r3, r1
 800d344:	3308      	adds	r3, #8
 800d346:	6819      	ldr	r1, [r3, #0]
 800d348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d34a:	785b      	ldrb	r3, [r3, #1]
 800d34c:	461d      	mov	r5, r3
 800d34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d350:	789b      	ldrb	r3, [r3, #2]
 800d352:	461e      	mov	r6, r3
 800d354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d356:	78db      	ldrb	r3, [r3, #3]
 800d358:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d35a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d35c:	791b      	ldrb	r3, [r3, #4]
 800d35e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d362:	795b      	ldrb	r3, [r3, #5]
 800d364:	623b      	str	r3, [r7, #32]
 800d366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d368:	799b      	ldrb	r3, [r3, #6]
 800d36a:	61fb      	str	r3, [r7, #28]
 800d36c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d36e:	79db      	ldrb	r3, [r3, #7]
 800d370:	61bb      	str	r3, [r7, #24]
 800d372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d374:	7a1b      	ldrb	r3, [r3, #8]
 800d376:	617b      	str	r3, [r7, #20]
 800d378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d37a:	7a5b      	ldrb	r3, [r3, #9]
 800d37c:	613b      	str	r3, [r7, #16]
 800d37e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d380:	7a9b      	ldrb	r3, [r3, #10]
 800d382:	60fb      	str	r3, [r7, #12]
 800d384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d386:	7adb      	ldrb	r3, [r3, #11]
 800d388:	60bb      	str	r3, [r7, #8]
 800d38a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d38c:	7b1b      	ldrb	r3, [r3, #12]
 800d38e:	607b      	str	r3, [r7, #4]
 800d390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d392:	7b5b      	ldrb	r3, [r3, #13]
 800d394:	461c      	mov	r4, r3
 800d396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d398:	7b9b      	ldrb	r3, [r3, #14]
 800d39a:	4618      	mov	r0, r3
 800d39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d39e:	7bdb      	ldrb	r3, [r3, #15]
 800d3a0:	461a      	mov	r2, r3
 800d3a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3a4:	7c1b      	ldrb	r3, [r3, #16]
 800d3a6:	9310      	str	r3, [sp, #64]	@ 0x40
 800d3a8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d3aa:	900e      	str	r0, [sp, #56]	@ 0x38
 800d3ac:	940d      	str	r4, [sp, #52]	@ 0x34
 800d3ae:	687a      	ldr	r2, [r7, #4]
 800d3b0:	920c      	str	r2, [sp, #48]	@ 0x30
 800d3b2:	68ba      	ldr	r2, [r7, #8]
 800d3b4:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d3b6:	68fa      	ldr	r2, [r7, #12]
 800d3b8:	920a      	str	r2, [sp, #40]	@ 0x28
 800d3ba:	693a      	ldr	r2, [r7, #16]
 800d3bc:	9209      	str	r2, [sp, #36]	@ 0x24
 800d3be:	697a      	ldr	r2, [r7, #20]
 800d3c0:	9208      	str	r2, [sp, #32]
 800d3c2:	69ba      	ldr	r2, [r7, #24]
 800d3c4:	9207      	str	r2, [sp, #28]
 800d3c6:	69fa      	ldr	r2, [r7, #28]
 800d3c8:	9206      	str	r2, [sp, #24]
 800d3ca:	6a3a      	ldr	r2, [r7, #32]
 800d3cc:	9205      	str	r2, [sp, #20]
 800d3ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d3d0:	9204      	str	r2, [sp, #16]
 800d3d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3d4:	9303      	str	r3, [sp, #12]
 800d3d6:	9602      	str	r6, [sp, #8]
 800d3d8:	9501      	str	r5, [sp, #4]
 800d3da:	9100      	str	r1, [sp, #0]
 800d3dc:	4b0a      	ldr	r3, [pc, #40]	@ (800d408 <PrintKey+0x118>)
 800d3de:	2200      	movs	r2, #0
 800d3e0:	2100      	movs	r1, #0
 800d3e2:	2002      	movs	r0, #2
 800d3e4:	f010 f8f0 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
 800d3e8:	e008      	b.n	800d3fc <PrintKey+0x10c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d3ea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d3f4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d3f8:	2b0a      	cmp	r3, #10
 800d3fa:	d98e      	bls.n	800d31a <PrintKey+0x2a>
                return;
            }
        }
    }
#endif /* KEY_EXTRACTABLE */
}
 800d3fc:	373c      	adds	r7, #60	@ 0x3c
 800d3fe:	46bd      	mov	sp, r7
 800d400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d402:	bf00      	nop
 800d404:	08021ebc 	.word	0x08021ebc
 800d408:	08021760 	.word	0x08021760

0800d40c <PrintIds>:

static void PrintIds( ActivationType_t mode )
{
 800d40c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d40e:	b091      	sub	sp, #68	@ 0x44
 800d410:	af08      	add	r7, sp, #32
 800d412:	4603      	mov	r3, r0
 800d414:	71fb      	strb	r3, [r7, #7]
    uint8_t joinEui[SE_EUI_SIZE];
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddr = 0;
 800d416:	2300      	movs	r3, #0
 800d418:	60fb      	str	r3, [r7, #12]

    SecureElementGetDevEui( devEui );
 800d41a:	f107 0310 	add.w	r3, r7, #16
 800d41e:	4618      	mov	r0, r3
 800d420:	f000 fbd8 	bl	800dbd4 <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 800d424:	7c3b      	ldrb	r3, [r7, #16]
 800d426:	7c7a      	ldrb	r2, [r7, #17]
 800d428:	7cb9      	ldrb	r1, [r7, #18]
 800d42a:	7cf8      	ldrb	r0, [r7, #19]
 800d42c:	7d3c      	ldrb	r4, [r7, #20]
 800d42e:	7d7d      	ldrb	r5, [r7, #21]
 800d430:	7dbe      	ldrb	r6, [r7, #22]
 800d432:	f897 c017 	ldrb.w	ip, [r7, #23]
 800d436:	f8cd c01c 	str.w	ip, [sp, #28]
 800d43a:	9606      	str	r6, [sp, #24]
 800d43c:	9505      	str	r5, [sp, #20]
 800d43e:	9404      	str	r4, [sp, #16]
 800d440:	9003      	str	r0, [sp, #12]
 800d442:	9102      	str	r1, [sp, #8]
 800d444:	9201      	str	r2, [sp, #4]
 800d446:	9300      	str	r3, [sp, #0]
 800d448:	4b24      	ldr	r3, [pc, #144]	@ (800d4dc <PrintIds+0xd0>)
 800d44a:	2200      	movs	r2, #0
 800d44c:	2100      	movs	r1, #0
 800d44e:	2002      	movs	r0, #2
 800d450:	f010 f8ba 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetJoinEui( joinEui );
 800d454:	f107 0318 	add.w	r3, r7, #24
 800d458:	4618      	mov	r0, r3
 800d45a:	f000 fbeb 	bl	800dc34 <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 800d45e:	7e3b      	ldrb	r3, [r7, #24]
 800d460:	7e7a      	ldrb	r2, [r7, #25]
 800d462:	7eb9      	ldrb	r1, [r7, #26]
 800d464:	7ef8      	ldrb	r0, [r7, #27]
 800d466:	7f3c      	ldrb	r4, [r7, #28]
 800d468:	7f7d      	ldrb	r5, [r7, #29]
 800d46a:	7fbe      	ldrb	r6, [r7, #30]
 800d46c:	f897 c01f 	ldrb.w	ip, [r7, #31]
 800d470:	f8cd c01c 	str.w	ip, [sp, #28]
 800d474:	9606      	str	r6, [sp, #24]
 800d476:	9505      	str	r5, [sp, #20]
 800d478:	9404      	str	r4, [sp, #16]
 800d47a:	9003      	str	r0, [sp, #12]
 800d47c:	9102      	str	r1, [sp, #8]
 800d47e:	9201      	str	r2, [sp, #4]
 800d480:	9300      	str	r3, [sp, #0]
 800d482:	4b17      	ldr	r3, [pc, #92]	@ (800d4e0 <PrintIds+0xd4>)
 800d484:	2200      	movs	r2, #0
 800d486:	2100      	movs	r1, #0
 800d488:	2002      	movs	r0, #2
 800d48a:	f010 f89d 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetDevAddr( mode, &devAddr );
 800d48e:	f107 020c 	add.w	r2, r7, #12
 800d492:	79fb      	ldrb	r3, [r7, #7]
 800d494:	4611      	mov	r1, r2
 800d496:	4618      	mov	r0, r3
 800d498:	f000 fbfe 	bl	800dc98 <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800d49c:	f107 030c 	add.w	r3, r7, #12
 800d4a0:	3303      	adds	r3, #3
 800d4a2:	781b      	ldrb	r3, [r3, #0]
 800d4a4:	461a      	mov	r2, r3
 800d4a6:	f107 030c 	add.w	r3, r7, #12
 800d4aa:	3302      	adds	r3, #2
 800d4ac:	781b      	ldrb	r3, [r3, #0]
 800d4ae:	4619      	mov	r1, r3
 800d4b0:	f107 030c 	add.w	r3, r7, #12
 800d4b4:	3301      	adds	r3, #1
 800d4b6:	781b      	ldrb	r3, [r3, #0]
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	f107 030c 	add.w	r3, r7, #12
 800d4be:	781b      	ldrb	r3, [r3, #0]
 800d4c0:	9303      	str	r3, [sp, #12]
 800d4c2:	9002      	str	r0, [sp, #8]
 800d4c4:	9101      	str	r1, [sp, #4]
 800d4c6:	9200      	str	r2, [sp, #0]
 800d4c8:	4b06      	ldr	r3, [pc, #24]	@ (800d4e4 <PrintIds+0xd8>)
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	2100      	movs	r1, #0
 800d4ce:	2002      	movs	r0, #2
 800d4d0:	f010 f87a 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
            ( unsigned )( ( unsigned char * )( &devAddr ) )[3],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[2],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[1],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[0] );
}
 800d4d4:	bf00      	nop
 800d4d6:	3724      	adds	r7, #36	@ 0x24
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4dc:	080217bc 	.word	0x080217bc
 800d4e0:	080217fc 	.word	0x080217fc
 800d4e4:	0802183c 	.word	0x0802183c

0800d4e8 <GetKeyByID>:

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800d4e8:	b480      	push	{r7}
 800d4ea:	b085      	sub	sp, #20
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	6039      	str	r1, [r7, #0]
 800d4f2:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	73fb      	strb	r3, [r7, #15]
 800d4f8:	e01a      	b.n	800d530 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d4fa:	4b12      	ldr	r3, [pc, #72]	@ (800d544 <GetKeyByID+0x5c>)
 800d4fc:	6819      	ldr	r1, [r3, #0]
 800d4fe:	7bfa      	ldrb	r2, [r7, #15]
 800d500:	4613      	mov	r3, r2
 800d502:	011b      	lsls	r3, r3, #4
 800d504:	4413      	add	r3, r2
 800d506:	440b      	add	r3, r1
 800d508:	3318      	adds	r3, #24
 800d50a:	781b      	ldrb	r3, [r3, #0]
 800d50c:	79fa      	ldrb	r2, [r7, #7]
 800d50e:	429a      	cmp	r2, r3
 800d510:	d10b      	bne.n	800d52a <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800d512:	4b0c      	ldr	r3, [pc, #48]	@ (800d544 <GetKeyByID+0x5c>)
 800d514:	6819      	ldr	r1, [r3, #0]
 800d516:	7bfa      	ldrb	r2, [r7, #15]
 800d518:	4613      	mov	r3, r2
 800d51a:	011b      	lsls	r3, r3, #4
 800d51c:	4413      	add	r3, r2
 800d51e:	3318      	adds	r3, #24
 800d520:	18ca      	adds	r2, r1, r3
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800d526:	2300      	movs	r3, #0
 800d528:	e006      	b.n	800d538 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d52a:	7bfb      	ldrb	r3, [r7, #15]
 800d52c:	3301      	adds	r3, #1
 800d52e:	73fb      	strb	r3, [r7, #15]
 800d530:	7bfb      	ldrb	r3, [r7, #15]
 800d532:	2b0a      	cmp	r3, #10
 800d534:	d9e1      	bls.n	800d4fa <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d536:	2303      	movs	r3, #3
}
 800d538:	4618      	mov	r0, r3
 800d53a:	3714      	adds	r7, #20
 800d53c:	46bd      	mov	sp, r7
 800d53e:	bc80      	pop	{r7}
 800d540:	4770      	bx	lr
 800d542:	bf00      	nop
 800d544:	20000c2c 	.word	0x20000c2c

0800d548 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 800d548:	b590      	push	{r4, r7, lr}
 800d54a:	b0d1      	sub	sp, #324	@ 0x144
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800d552:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800d556:	6020      	str	r0, [r4, #0]
 800d558:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800d55c:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800d560:	6001      	str	r1, [r0, #0]
 800d562:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800d566:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800d56a:	600a      	str	r2, [r1, #0]
 800d56c:	461a      	mov	r2, r3
 800d56e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d572:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800d576:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800d578:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d57c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d003      	beq.n	800d58e <ComputeCmac+0x46>
 800d586:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d101      	bne.n	800d592 <ComputeCmac+0x4a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d58e:	2302      	movs	r3, #2
 800d590:	e05d      	b.n	800d64e <ComputeCmac+0x106>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800d592:	f107 0314 	add.w	r3, r7, #20
 800d596:	4618      	mov	r0, r3
 800d598:	f7fe fefe 	bl	800c398 <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800d59c:	f107 0210 	add.w	r2, r7, #16
 800d5a0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d5a4:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800d5a8:	781b      	ldrb	r3, [r3, #0]
 800d5aa:	4611      	mov	r1, r2
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	f7ff ff9b 	bl	800d4e8 <GetKeyByID>
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d5b8:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d144      	bne.n	800d64a <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800d5c0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d5c4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	1c5a      	adds	r2, r3, #1
 800d5cc:	f107 0314 	add.w	r3, r7, #20
 800d5d0:	4611      	mov	r1, r2
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	f7fe fef9 	bl	800c3ca <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800d5d8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d5dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d009      	beq.n	800d5fa <ComputeCmac+0xb2>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 800d5e6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d5ea:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d5ee:	f107 0014 	add.w	r0, r7, #20
 800d5f2:	2210      	movs	r2, #16
 800d5f4:	6819      	ldr	r1, [r3, #0]
 800d5f6:	f7fe fef7 	bl	800c3e8 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800d5fa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d5fe:	f5a3 729e 	sub.w	r2, r3, #316	@ 0x13c
 800d602:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800d606:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800d60a:	f107 0014 	add.w	r0, r7, #20
 800d60e:	6812      	ldr	r2, [r2, #0]
 800d610:	6819      	ldr	r1, [r3, #0]
 800d612:	f7fe fee9 	bl	800c3e8 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800d616:	f107 0214 	add.w	r2, r7, #20
 800d61a:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800d61e:	4611      	mov	r1, r2
 800d620:	4618      	mov	r0, r3
 800d622:	f7fe ffa3 	bl	800c56c <AES_CMAC_Final>

        /* Bring into the required format */
        *cmac = GET_UINT32_LE( Cmac, 0 );
 800d626:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800d62a:	461a      	mov	r2, r3
 800d62c:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800d630:	021b      	lsls	r3, r3, #8
 800d632:	431a      	orrs	r2, r3
 800d634:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800d638:	041b      	lsls	r3, r3, #16
 800d63a:	431a      	orrs	r2, r3
 800d63c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800d640:	061b      	lsls	r3, r3, #24
 800d642:	431a      	orrs	r2, r3
 800d644:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800d648:	601a      	str	r2, [r3, #0]
    if( rv != CKR_OK )
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800d64a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800d64e:	4618      	mov	r0, r3
 800d650:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800d654:	46bd      	mov	sp, r7
 800d656:	bd90      	pop	{r4, r7, pc}

0800d658 <SecureElementInit>:
/* Exported functions ---------------------------------------------------------*/
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b082      	sub	sp, #8
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	2b00      	cmp	r3, #0
 800d664:	d101      	bne.n	800d66a <SecureElementInit+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d666:	2302      	movs	r3, #2
 800d668:	e00a      	b.n	800d680 <SecureElementInit+0x28>
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 800d66a:	4a07      	ldr	r2, [pc, #28]	@ (800d688 <SecureElementInit+0x30>)
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	6013      	str	r3, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 800d670:	4b05      	ldr	r3, [pc, #20]	@ (800d688 <SecureElementInit+0x30>)
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	22d8      	movs	r2, #216	@ 0xd8
 800d676:	4905      	ldr	r1, [pc, #20]	@ (800d68c <SecureElementInit+0x34>)
 800d678:	4618      	mov	r0, r3
 800d67a:	f00b fc48 	bl	8018f0e <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 800d67e:	2300      	movs	r3, #0
}
 800d680:	4618      	mov	r0, r3
 800d682:	3708      	adds	r7, #8
 800d684:	46bd      	mov	sp, r7
 800d686:	bd80      	pop	{r7, pc}
 800d688:	20000c2c 	.word	0x20000c2c
 800d68c:	08022518 	.word	0x08022518

0800d690 <SecureElementInitMcuID>:

SecureElementStatus_t SecureElementInitMcuID( SecureElementGetUniqueId_t seGetUniqueId,
                                              SecureElementGetDevAddr_t seGetDevAddr )
{
 800d690:	b580      	push	{r7, lr}
 800d692:	b086      	sub	sp, #24
 800d694:	af00      	add	r7, sp, #0
 800d696:	6078      	str	r0, [r7, #4]
 800d698:	6039      	str	r1, [r7, #0]
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddrABP = 0;
 800d69a:	2300      	movs	r3, #0
 800d69c:	60bb      	str	r3, [r7, #8]

    SecureElementGetDevEui( devEui );
 800d69e:	f107 030c 	add.w	r3, r7, #12
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	f000 fa96 	bl	800dbd4 <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 800d6a8:	f107 0308 	add.w	r3, r7, #8
 800d6ac:	4619      	mov	r1, r3
 800d6ae:	2001      	movs	r0, #1
 800d6b0:	f000 faf2 	bl	800dc98 <SecureElementGetDevAddr>

    if( seGetUniqueId != NULL )
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d024      	beq.n	800d704 <SecureElementInitMcuID+0x74>
    {
        bool id_init = false;
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	75fb      	strb	r3, [r7, #23]
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d6be:	2300      	movs	r3, #0
 800d6c0:	75bb      	strb	r3, [r7, #22]
 800d6c2:	e00c      	b.n	800d6de <SecureElementInitMcuID+0x4e>
        {
            if( devEui[index] != 0 )
 800d6c4:	7dbb      	ldrb	r3, [r7, #22]
 800d6c6:	3318      	adds	r3, #24
 800d6c8:	443b      	add	r3, r7
 800d6ca:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d002      	beq.n	800d6d8 <SecureElementInitMcuID+0x48>
            {
                id_init = true;
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	75fb      	strb	r3, [r7, #23]
                break;
 800d6d6:	e005      	b.n	800d6e4 <SecureElementInitMcuID+0x54>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800d6d8:	7dbb      	ldrb	r3, [r7, #22]
 800d6da:	3301      	adds	r3, #1
 800d6dc:	75bb      	strb	r3, [r7, #22]
 800d6de:	7dbb      	ldrb	r3, [r7, #22]
 800d6e0:	2b07      	cmp	r3, #7
 800d6e2:	d9ef      	bls.n	800d6c4 <SecureElementInitMcuID+0x34>
            }
        }
        if( id_init == false )
 800d6e4:	7dfb      	ldrb	r3, [r7, #23]
 800d6e6:	f083 0301 	eor.w	r3, r3, #1
 800d6ea:	b2db      	uxtb	r3, r3
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d009      	beq.n	800d704 <SecureElementInitMcuID+0x74>
        {
            /* Get a DevEUI from MCU unique ID */
            seGetUniqueId( devEui );
 800d6f0:	f107 020c 	add.w	r2, r7, #12
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	4610      	mov	r0, r2
 800d6f8:	4798      	blx	r3
            SecureElementSetDevEui( devEui );
 800d6fa:	f107 030c 	add.w	r3, r7, #12
 800d6fe:	4618      	mov	r0, r3
 800d700:	f000 fa50 	bl	800dba4 <SecureElementSetDevEui>
        }
    }

    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d00c      	beq.n	800d724 <SecureElementInitMcuID+0x94>
 800d70a:	68bb      	ldr	r3, [r7, #8]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d109      	bne.n	800d724 <SecureElementInitMcuID+0x94>
    {
        /* callback to dynamic DevAddr generation */
        seGetDevAddr( &devAddrABP );
 800d710:	f107 0208 	add.w	r2, r7, #8
 800d714:	683b      	ldr	r3, [r7, #0]
 800d716:	4610      	mov	r0, r2
 800d718:	4798      	blx	r3
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 800d71a:	68bb      	ldr	r3, [r7, #8]
 800d71c:	4619      	mov	r1, r3
 800d71e:	2001      	movs	r0, #1
 800d720:	f000 faa0 	bl	800dc64 <SecureElementSetDevAddr>
    }

    return SECURE_ELEMENT_SUCCESS;
 800d724:	2300      	movs	r3, #0
}
 800d726:	4618      	mov	r0, r3
 800d728:	3718      	adds	r7, #24
 800d72a:	46bd      	mov	sp, r7
 800d72c:	bd80      	pop	{r7, pc}
	...

0800d730 <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800d730:	b480      	push	{r7}
 800d732:	b085      	sub	sp, #20
 800d734:	af00      	add	r7, sp, #0
 800d736:	4603      	mov	r3, r0
 800d738:	6039      	str	r1, [r7, #0]
 800d73a:	71fb      	strb	r3, [r7, #7]
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d73c:	2300      	movs	r3, #0
 800d73e:	73fb      	strb	r3, [r7, #15]
 800d740:	e01a      	b.n	800d778 <SecureElementGetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d742:	4b12      	ldr	r3, [pc, #72]	@ (800d78c <SecureElementGetKeyByID+0x5c>)
 800d744:	6819      	ldr	r1, [r3, #0]
 800d746:	7bfa      	ldrb	r2, [r7, #15]
 800d748:	4613      	mov	r3, r2
 800d74a:	011b      	lsls	r3, r3, #4
 800d74c:	4413      	add	r3, r2
 800d74e:	440b      	add	r3, r1
 800d750:	3318      	adds	r3, #24
 800d752:	781b      	ldrb	r3, [r3, #0]
 800d754:	79fa      	ldrb	r2, [r7, #7]
 800d756:	429a      	cmp	r2, r3
 800d758:	d10b      	bne.n	800d772 <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800d75a:	4b0c      	ldr	r3, [pc, #48]	@ (800d78c <SecureElementGetKeyByID+0x5c>)
 800d75c:	6819      	ldr	r1, [r3, #0]
 800d75e:	7bfa      	ldrb	r2, [r7, #15]
 800d760:	4613      	mov	r3, r2
 800d762:	011b      	lsls	r3, r3, #4
 800d764:	4413      	add	r3, r2
 800d766:	3318      	adds	r3, #24
 800d768:	18ca      	adds	r2, r1, r3
 800d76a:	683b      	ldr	r3, [r7, #0]
 800d76c:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800d76e:	2300      	movs	r3, #0
 800d770:	e006      	b.n	800d780 <SecureElementGetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d772:	7bfb      	ldrb	r3, [r7, #15]
 800d774:	3301      	adds	r3, #1
 800d776:	73fb      	strb	r3, [r7, #15]
 800d778:	7bfb      	ldrb	r3, [r7, #15]
 800d77a:	2b0a      	cmp	r3, #10
 800d77c:	d9e1      	bls.n	800d742 <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d77e:	2303      	movs	r3, #3
}
 800d780:	4618      	mov	r0, r3
 800d782:	3714      	adds	r7, #20
 800d784:	46bd      	mov	sp, r7
 800d786:	bc80      	pop	{r7}
 800d788:	4770      	bx	lr
 800d78a:	bf00      	nop
 800d78c:	20000c2c 	.word	0x20000c2c

0800d790 <SecureElementPrintKeys>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAWAN_KMS */

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800d790:	b580      	push	{r7, lr}
 800d792:	af00      	add	r7, sp, #0
    PrintKey( APP_KEY );
 800d794:	2000      	movs	r0, #0
 800d796:	f7ff fdab 	bl	800d2f0 <PrintKey>
    PrintKey( NWK_KEY );
 800d79a:	2001      	movs	r0, #1
 800d79c:	f7ff fda8 	bl	800d2f0 <PrintKey>
    PrintKey( APP_S_KEY );
 800d7a0:	2009      	movs	r0, #9
 800d7a2:	f7ff fda5 	bl	800d2f0 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d7a6:	2008      	movs	r0, #8
 800d7a8:	f7ff fda2 	bl	800d2f0 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintIds( ACTIVATION_TYPE_NONE );
 800d7ac:	2000      	movs	r0, #0
 800d7ae:	f7ff fe2d 	bl	800d40c <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d7b2:	2300      	movs	r3, #0
}
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	bd80      	pop	{r7, pc}

0800d7b8 <SecureElementPrintSessionKeys>:

SecureElementStatus_t SecureElementPrintSessionKeys( ActivationType_t mode )
{
 800d7b8:	b580      	push	{r7, lr}
 800d7ba:	b082      	sub	sp, #8
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	4603      	mov	r3, r0
 800d7c0:	71fb      	strb	r3, [r7, #7]
    PrintKey( MC_ROOT_KEY );
 800d7c2:	200b      	movs	r0, #11
 800d7c4:	f7ff fd94 	bl	800d2f0 <PrintKey>
    PrintKey( MC_KE_KEY );
 800d7c8:	200c      	movs	r0, #12
 800d7ca:	f7ff fd91 	bl	800d2f0 <PrintKey>
    PrintKey( APP_S_KEY );
 800d7ce:	2009      	movs	r0, #9
 800d7d0:	f7ff fd8e 	bl	800d2f0 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800d7d4:	2008      	movs	r0, #8
 800d7d6:	f7ff fd8b 	bl	800d2f0 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintKey( DATABLOCK_INT_KEY );
 800d7da:	200a      	movs	r0, #10
 800d7dc:	f7ff fd88 	bl	800d2f0 <PrintKey>
    PrintIds( mode );
 800d7e0:	79fb      	ldrb	r3, [r7, #7]
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	f7ff fe12 	bl	800d40c <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800d7e8:	2300      	movs	r3, #0
}
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	3708      	adds	r7, #8
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	bd80      	pop	{r7, pc}
	...

0800d7f4 <SecureElementSetKey>:
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t *key )
{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	b088      	sub	sp, #32
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	6039      	str	r1, [r7, #0]
 800d7fe:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	2b00      	cmp	r3, #0
 800d804:	d101      	bne.n	800d80a <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d806:	2302      	movs	r3, #2
 800d808:	e04b      	b.n	800d8a2 <SecureElementSetKey+0xae>
    }

#if (LORAWAN_KMS == 0)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d80a:	2300      	movs	r3, #0
 800d80c:	77fb      	strb	r3, [r7, #31]
 800d80e:	e044      	b.n	800d89a <SecureElementSetKey+0xa6>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800d810:	4b26      	ldr	r3, [pc, #152]	@ (800d8ac <SecureElementSetKey+0xb8>)
 800d812:	6819      	ldr	r1, [r3, #0]
 800d814:	7ffa      	ldrb	r2, [r7, #31]
 800d816:	4613      	mov	r3, r2
 800d818:	011b      	lsls	r3, r3, #4
 800d81a:	4413      	add	r3, r2
 800d81c:	440b      	add	r3, r1
 800d81e:	3318      	adds	r3, #24
 800d820:	781b      	ldrb	r3, [r3, #0]
 800d822:	79fa      	ldrb	r2, [r7, #7]
 800d824:	429a      	cmp	r2, r3
 800d826:	d135      	bne.n	800d894 <SecureElementSetKey+0xa0>
        {
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if( keyID == MC_KEY_0 )
 800d828:	79fb      	ldrb	r3, [r7, #7]
 800d82a:	2b0d      	cmp	r3, #13
 800d82c:	d122      	bne.n	800d874 <SecureElementSetKey+0x80>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            {
                /* Decrypt the key if its a Mckey */
                SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800d82e:	2306      	movs	r3, #6
 800d830:	77bb      	strb	r3, [r7, #30]
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 800d832:	f107 030c 	add.w	r3, r7, #12
 800d836:	2200      	movs	r2, #0
 800d838:	601a      	str	r2, [r3, #0]
 800d83a:	605a      	str	r2, [r3, #4]
 800d83c:	609a      	str	r2, [r3, #8]
 800d83e:	60da      	str	r2, [r3, #12]

                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 800d840:	f107 030c 	add.w	r3, r7, #12
 800d844:	220c      	movs	r2, #12
 800d846:	2110      	movs	r1, #16
 800d848:	6838      	ldr	r0, [r7, #0]
 800d84a:	f000 f877 	bl	800d93c <SecureElementAesEncrypt>
 800d84e:	4603      	mov	r3, r0
 800d850:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800d852:	4b16      	ldr	r3, [pc, #88]	@ (800d8ac <SecureElementSetKey+0xb8>)
 800d854:	6819      	ldr	r1, [r3, #0]
 800d856:	7ffa      	ldrb	r2, [r7, #31]
 800d858:	4613      	mov	r3, r2
 800d85a:	011b      	lsls	r3, r3, #4
 800d85c:	4413      	add	r3, r2
 800d85e:	3318      	adds	r3, #24
 800d860:	440b      	add	r3, r1
 800d862:	3301      	adds	r3, #1
 800d864:	f107 010c 	add.w	r1, r7, #12
 800d868:	2210      	movs	r2, #16
 800d86a:	4618      	mov	r0, r3
 800d86c:	f00b fb4f 	bl	8018f0e <memcpy1>
                return retval;
 800d870:	7fbb      	ldrb	r3, [r7, #30]
 800d872:	e016      	b.n	800d8a2 <SecureElementSetKey+0xae>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800d874:	4b0d      	ldr	r3, [pc, #52]	@ (800d8ac <SecureElementSetKey+0xb8>)
 800d876:	6819      	ldr	r1, [r3, #0]
 800d878:	7ffa      	ldrb	r2, [r7, #31]
 800d87a:	4613      	mov	r3, r2
 800d87c:	011b      	lsls	r3, r3, #4
 800d87e:	4413      	add	r3, r2
 800d880:	3318      	adds	r3, #24
 800d882:	440b      	add	r3, r1
 800d884:	3301      	adds	r3, #1
 800d886:	2210      	movs	r2, #16
 800d888:	6839      	ldr	r1, [r7, #0]
 800d88a:	4618      	mov	r0, r3
 800d88c:	f00b fb3f 	bl	8018f0e <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800d890:	2300      	movs	r3, #0
 800d892:	e006      	b.n	800d8a2 <SecureElementSetKey+0xae>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800d894:	7ffb      	ldrb	r3, [r7, #31]
 800d896:	3301      	adds	r3, #1
 800d898:	77fb      	strb	r3, [r7, #31]
 800d89a:	7ffb      	ldrb	r3, [r7, #31]
 800d89c:	2b0a      	cmp	r3, #10
 800d89e:	d9b7      	bls.n	800d810 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d8a0:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	3720      	adds	r7, #32
 800d8a6:	46bd      	mov	sp, r7
 800d8a8:	bd80      	pop	{r7, pc}
 800d8aa:	bf00      	nop
 800d8ac:	20000c2c 	.word	0x20000c2c

0800d8b0 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b086      	sub	sp, #24
 800d8b4:	af02      	add	r7, sp, #8
 800d8b6:	60f8      	str	r0, [r7, #12]
 800d8b8:	60b9      	str	r1, [r7, #8]
 800d8ba:	607a      	str	r2, [r7, #4]
 800d8bc:	70fb      	strb	r3, [r7, #3]
    if( keyID >= MC_KE_KEY )
 800d8be:	78fb      	ldrb	r3, [r7, #3]
 800d8c0:	2b0b      	cmp	r3, #11
 800d8c2:	d901      	bls.n	800d8c8 <SecureElementComputeAesCmac+0x18>
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800d8c4:	2303      	movs	r3, #3
 800d8c6:	e009      	b.n	800d8dc <SecureElementComputeAesCmac+0x2c>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800d8c8:	78fa      	ldrb	r2, [r7, #3]
 800d8ca:	69bb      	ldr	r3, [r7, #24]
 800d8cc:	9300      	str	r3, [sp, #0]
 800d8ce:	4613      	mov	r3, r2
 800d8d0:	687a      	ldr	r2, [r7, #4]
 800d8d2:	68b9      	ldr	r1, [r7, #8]
 800d8d4:	68f8      	ldr	r0, [r7, #12]
 800d8d6:	f7ff fe37 	bl	800d548 <ComputeCmac>
 800d8da:	4603      	mov	r3, r0
}
 800d8dc:	4618      	mov	r0, r3
 800d8de:	3710      	adds	r7, #16
 800d8e0:	46bd      	mov	sp, r7
 800d8e2:	bd80      	pop	{r7, pc}

0800d8e4 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800d8e4:	b580      	push	{r7, lr}
 800d8e6:	b088      	sub	sp, #32
 800d8e8:	af02      	add	r7, sp, #8
 800d8ea:	60f8      	str	r0, [r7, #12]
 800d8ec:	60b9      	str	r1, [r7, #8]
 800d8ee:	607a      	str	r2, [r7, #4]
 800d8f0:	70fb      	strb	r3, [r7, #3]
    if( buffer == NULL )
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d101      	bne.n	800d8fc <SecureElementVerifyAesCmac+0x18>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d8f8:	2302      	movs	r3, #2
 800d8fa:	e01b      	b.n	800d934 <SecureElementVerifyAesCmac+0x50>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800d8fc:	2306      	movs	r3, #6
 800d8fe:	75fb      	strb	r3, [r7, #23]
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 800d900:	2300      	movs	r3, #0
 800d902:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800d904:	78fa      	ldrb	r2, [r7, #3]
 800d906:	f107 0310 	add.w	r3, r7, #16
 800d90a:	9300      	str	r3, [sp, #0]
 800d90c:	4613      	mov	r3, r2
 800d90e:	68ba      	ldr	r2, [r7, #8]
 800d910:	68f9      	ldr	r1, [r7, #12]
 800d912:	2000      	movs	r0, #0
 800d914:	f7ff fe18 	bl	800d548 <ComputeCmac>
 800d918:	4603      	mov	r3, r0
 800d91a:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800d91c:	7dfb      	ldrb	r3, [r7, #23]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d001      	beq.n	800d926 <SecureElementVerifyAesCmac+0x42>
    {
        return retval;
 800d922:	7dfb      	ldrb	r3, [r7, #23]
 800d924:	e006      	b.n	800d934 <SecureElementVerifyAesCmac+0x50>
    }

    if( expectedCmac != compCmac )
 800d926:	693b      	ldr	r3, [r7, #16]
 800d928:	687a      	ldr	r2, [r7, #4]
 800d92a:	429a      	cmp	r2, r3
 800d92c:	d001      	beq.n	800d932 <SecureElementVerifyAesCmac+0x4e>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800d92e:	2301      	movs	r3, #1
 800d930:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800d932:	7dfb      	ldrb	r3, [r7, #23]
}
 800d934:	4618      	mov	r0, r3
 800d936:	3718      	adds	r7, #24
 800d938:	46bd      	mov	sp, r7
 800d93a:	bd80      	pop	{r7, pc}

0800d93c <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 800d93c:	b580      	push	{r7, lr}
 800d93e:	b0c2      	sub	sp, #264	@ 0x108
 800d940:	af00      	add	r7, sp, #0
 800d942:	60f8      	str	r0, [r7, #12]
 800d944:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d948:	f5a0 7080 	sub.w	r0, r0, #256	@ 0x100
 800d94c:	6001      	str	r1, [r0, #0]
 800d94e:	4611      	mov	r1, r2
 800d950:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d954:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d958:	6013      	str	r3, [r2, #0]
 800d95a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d95e:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d962:	460a      	mov	r2, r1
 800d964:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d006      	beq.n	800d97a <SecureElementAesEncrypt+0x3e>
 800d96c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d970:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d101      	bne.n	800d97e <SecureElementAesEncrypt+0x42>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800d97a:	2302      	movs	r3, #2
 800d97c:	e059      	b.n	800da32 <SecureElementAesEncrypt+0xf6>
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 800d97e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d982:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	f003 030f 	and.w	r3, r3, #15
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d001      	beq.n	800d994 <SecureElementAesEncrypt+0x58>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800d990:	2305      	movs	r3, #5
 800d992:	e04e      	b.n	800da32 <SecureElementAesEncrypt+0xf6>
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800d994:	f107 0314 	add.w	r3, r7, #20
 800d998:	22f0      	movs	r2, #240	@ 0xf0
 800d99a:	2100      	movs	r1, #0
 800d99c:	4618      	mov	r0, r3
 800d99e:	f00b faf1 	bl	8018f84 <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800d9a2:	f107 0210 	add.w	r2, r7, #16
 800d9a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9aa:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800d9ae:	781b      	ldrb	r3, [r3, #0]
 800d9b0:	4611      	mov	r1, r2
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	f7ff fd98 	bl	800d4e8 <GetKeyByID>
 800d9b8:	4603      	mov	r3, r0
 800d9ba:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800d9be:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d133      	bne.n	800da2e <SecureElementAesEncrypt+0xf2>
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 800d9c6:	693b      	ldr	r3, [r7, #16]
 800d9c8:	3301      	adds	r3, #1
 800d9ca:	f107 0214 	add.w	r2, r7, #20
 800d9ce:	2110      	movs	r1, #16
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	f7ff fb65 	bl	800d0a0 <lorawan_aes_set_key>

        uint8_t block = 0;
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800d9dc:	e020      	b.n	800da20 <SecureElementAesEncrypt+0xe4>
        {
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 800d9de:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d9e2:	68fa      	ldr	r2, [r7, #12]
 800d9e4:	18d0      	adds	r0, r2, r3
 800d9e6:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800d9ea:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800d9ee:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800d9f2:	6812      	ldr	r2, [r2, #0]
 800d9f4:	4413      	add	r3, r2
 800d9f6:	f107 0214 	add.w	r2, r7, #20
 800d9fa:	4619      	mov	r1, r3
 800d9fc:	f7ff fc2e 	bl	800d25c <lorawan_aes_encrypt>
            block = block + 16;
 800da00:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800da04:	3310      	adds	r3, #16
 800da06:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800da0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da0e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800da12:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800da16:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800da1a:	6812      	ldr	r2, [r2, #0]
 800da1c:	3a10      	subs	r2, #16
 800da1e:	601a      	str	r2, [r3, #0]
        while( size != 0 )
 800da20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da24:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d1d7      	bne.n	800d9de <SecureElementAesEncrypt+0xa2>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800da2e:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800da32:	4618      	mov	r0, r3
 800da34:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800da38:	46bd      	mov	sp, r7
 800da3a:	bd80      	pop	{r7, pc}

0800da3c <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b088      	sub	sp, #32
 800da40:	af00      	add	r7, sp, #0
 800da42:	6078      	str	r0, [r7, #4]
 800da44:	460b      	mov	r3, r1
 800da46:	70fb      	strb	r3, [r7, #3]
 800da48:	4613      	mov	r3, r2
 800da4a:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d101      	bne.n	800da56 <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800da52:	2302      	movs	r3, #2
 800da54:	e02d      	b.n	800dab2 <SecureElementDeriveAndStoreKey+0x76>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800da56:	2306      	movs	r3, #6
 800da58:	77fb      	strb	r3, [r7, #31]

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 800da5a:	78bb      	ldrb	r3, [r7, #2]
 800da5c:	2b0c      	cmp	r3, #12
 800da5e:	d104      	bne.n	800da6a <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800da60:	78fb      	ldrb	r3, [r7, #3]
 800da62:	2b0b      	cmp	r3, #11
 800da64:	d001      	beq.n	800da6a <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800da66:	2303      	movs	r3, #3
 800da68:	e023      	b.n	800dab2 <SecureElementDeriveAndStoreKey+0x76>
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 800da6a:	f107 030c 	add.w	r3, r7, #12
 800da6e:	2200      	movs	r2, #0
 800da70:	601a      	str	r2, [r3, #0]
 800da72:	605a      	str	r2, [r3, #4]
 800da74:	609a      	str	r2, [r3, #8]
 800da76:	60da      	str	r2, [r3, #12]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 800da78:	f107 030c 	add.w	r3, r7, #12
 800da7c:	78fa      	ldrb	r2, [r7, #3]
 800da7e:	2110      	movs	r1, #16
 800da80:	6878      	ldr	r0, [r7, #4]
 800da82:	f7ff ff5b 	bl	800d93c <SecureElementAesEncrypt>
 800da86:	4603      	mov	r3, r0
 800da88:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800da8a:	7ffb      	ldrb	r3, [r7, #31]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d001      	beq.n	800da94 <SecureElementDeriveAndStoreKey+0x58>
    {
        return retval;
 800da90:	7ffb      	ldrb	r3, [r7, #31]
 800da92:	e00e      	b.n	800dab2 <SecureElementDeriveAndStoreKey+0x76>
    }

    /* Store key */
    retval = SecureElementSetKey( targetKeyID, key );
 800da94:	f107 020c 	add.w	r2, r7, #12
 800da98:	78bb      	ldrb	r3, [r7, #2]
 800da9a:	4611      	mov	r1, r2
 800da9c:	4618      	mov	r0, r3
 800da9e:	f7ff fea9 	bl	800d7f4 <SecureElementSetKey>
 800daa2:	4603      	mov	r3, r0
 800daa4:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800daa6:	7ffb      	ldrb	r3, [r7, #31]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d001      	beq.n	800dab0 <SecureElementDeriveAndStoreKey+0x74>
    {
        return retval;
 800daac:	7ffb      	ldrb	r3, [r7, #31]
 800daae:	e000      	b.n	800dab2 <SecureElementDeriveAndStoreKey+0x76>
    }

    return SECURE_ELEMENT_SUCCESS;
 800dab0:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800dab2:	4618      	mov	r0, r3
 800dab4:	3720      	adds	r7, #32
 800dab6:	46bd      	mov	sp, r7
 800dab8:	bd80      	pop	{r7, pc}

0800daba <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 800daba:	b580      	push	{r7, lr}
 800dabc:	b086      	sub	sp, #24
 800dabe:	af00      	add	r7, sp, #0
 800dac0:	60b9      	str	r1, [r7, #8]
 800dac2:	607b      	str	r3, [r7, #4]
 800dac4:	4603      	mov	r3, r0
 800dac6:	73fb      	strb	r3, [r7, #15]
 800dac8:	4613      	mov	r3, r2
 800daca:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d005      	beq.n	800dade <SecureElementProcessJoinAccept+0x24>
 800dad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d002      	beq.n	800dade <SecureElementProcessJoinAccept+0x24>
 800dad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d101      	bne.n	800dae2 <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800dade:	2302      	movs	r3, #2
 800dae0:	e05c      	b.n	800db9c <SecureElementProcessJoinAccept+0xe2>
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800dae2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dae6:	2b21      	cmp	r3, #33	@ 0x21
 800dae8:	d901      	bls.n	800daee <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800daea:	2305      	movs	r3, #5
 800daec:	e056      	b.n	800db9c <SecureElementProcessJoinAccept+0xe2>
    }

    /* Determine decryption key */
    KeyIdentifier_t encKeyID = NWK_KEY;
 800daee:	2301      	movs	r3, #1
 800daf0:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800daf2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800daf6:	b29b      	uxth	r3, r3
 800daf8:	461a      	mov	r2, r3
 800dafa:	6879      	ldr	r1, [r7, #4]
 800dafc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800dafe:	f00b fa06 	bl	8018f0e <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	1c58      	adds	r0, r3, #1
 800db06:	f897 3020 	ldrb.w	r3, [r7, #32]
 800db0a:	3b01      	subs	r3, #1
 800db0c:	4619      	mov	r1, r3
 800db0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db10:	3301      	adds	r3, #1
 800db12:	7dfa      	ldrb	r2, [r7, #23]
 800db14:	f7ff ff12 	bl	800d93c <SecureElementAesEncrypt>
 800db18:	4603      	mov	r3, r0
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d001      	beq.n	800db22 <SecureElementProcessJoinAccept+0x68>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800db1e:	2307      	movs	r3, #7
 800db20:	e03c      	b.n	800db9c <SecureElementProcessJoinAccept+0xe2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800db22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db24:	330b      	adds	r3, #11
 800db26:	781b      	ldrb	r3, [r3, #0]
 800db28:	09db      	lsrs	r3, r3, #7
 800db2a:	b2da      	uxtb	r2, r3
 800db2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db2e:	701a      	strb	r2, [r3, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 800db30:	f897 3020 	ldrb.w	r3, [r7, #32]
 800db34:	3b04      	subs	r3, #4
 800db36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800db38:	4413      	add	r3, r2
 800db3a:	781b      	ldrb	r3, [r3, #0]
 800db3c:	4619      	mov	r1, r3
 800db3e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800db42:	3b03      	subs	r3, #3
 800db44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800db46:	4413      	add	r3, r2
 800db48:	781b      	ldrb	r3, [r3, #0]
 800db4a:	021b      	lsls	r3, r3, #8
 800db4c:	ea41 0203 	orr.w	r2, r1, r3
 800db50:	f897 3020 	ldrb.w	r3, [r7, #32]
 800db54:	3b02      	subs	r3, #2
 800db56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800db58:	440b      	add	r3, r1
 800db5a:	781b      	ldrb	r3, [r3, #0]
 800db5c:	041b      	lsls	r3, r3, #16
 800db5e:	431a      	orrs	r2, r3
 800db60:	f897 3020 	ldrb.w	r3, [r7, #32]
 800db64:	3b01      	subs	r3, #1
 800db66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800db68:	440b      	add	r3, r1
 800db6a:	781b      	ldrb	r3, [r3, #0]
 800db6c:	061b      	lsls	r3, r3, #24
 800db6e:	4313      	orrs	r3, r2
 800db70:	613b      	str	r3, [r7, #16]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 800db72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db74:	781b      	ldrb	r3, [r3, #0]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d10d      	bne.n	800db96 <SecureElementProcessJoinAccept+0xdc>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800db7a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800db7e:	3b04      	subs	r3, #4
 800db80:	4619      	mov	r1, r3
 800db82:	2301      	movs	r3, #1
 800db84:	693a      	ldr	r2, [r7, #16]
 800db86:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800db88:	f7ff feac 	bl	800d8e4 <SecureElementVerifyAesCmac>
 800db8c:	4603      	mov	r3, r0
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d003      	beq.n	800db9a <SecureElementProcessJoinAccept+0xe0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800db92:	2301      	movs	r3, #1
 800db94:	e002      	b.n	800db9c <SecureElementProcessJoinAccept+0xe2>
        }
    }
#endif /* LORAMAC_VERSION */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800db96:	2304      	movs	r3, #4
 800db98:	e000      	b.n	800db9c <SecureElementProcessJoinAccept+0xe2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800db9a:	2300      	movs	r3, #0
}
 800db9c:	4618      	mov	r0, r3
 800db9e:	3718      	adds	r7, #24
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bd80      	pop	{r7, pc}

0800dba4 <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b082      	sub	sp, #8
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d101      	bne.n	800dbb6 <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800dbb2:	2302      	movs	r3, #2
 800dbb4:	e007      	b.n	800dbc6 <SecureElementSetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 800dbb6:	4b06      	ldr	r3, [pc, #24]	@ (800dbd0 <SecureElementSetDevEui+0x2c>)
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	2208      	movs	r2, #8
 800dbbc:	6879      	ldr	r1, [r7, #4]
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	f00b f9a5 	bl	8018f0e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800dbc4:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	3708      	adds	r7, #8
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	bd80      	pop	{r7, pc}
 800dbce:	bf00      	nop
 800dbd0:	20000c2c 	.word	0x20000c2c

0800dbd4 <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b082      	sub	sp, #8
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d101      	bne.n	800dbe6 <SecureElementGetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800dbe2:	2302      	movs	r3, #2
 800dbe4:	e007      	b.n	800dbf6 <SecureElementGetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 800dbe6:	4b06      	ldr	r3, [pc, #24]	@ (800dc00 <SecureElementGetDevEui+0x2c>)
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	2208      	movs	r2, #8
 800dbec:	4619      	mov	r1, r3
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	f00b f98d 	bl	8018f0e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800dbf4:	2300      	movs	r3, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	3708      	adds	r7, #8
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	bd80      	pop	{r7, pc}
 800dbfe:	bf00      	nop
 800dc00:	20000c2c 	.word	0x20000c2c

0800dc04 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b082      	sub	sp, #8
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d101      	bne.n	800dc16 <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800dc12:	2302      	movs	r3, #2
 800dc14:	e008      	b.n	800dc28 <SecureElementSetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 800dc16:	4b06      	ldr	r3, [pc, #24]	@ (800dc30 <SecureElementSetJoinEui+0x2c>)
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	3308      	adds	r3, #8
 800dc1c:	2208      	movs	r2, #8
 800dc1e:	6879      	ldr	r1, [r7, #4]
 800dc20:	4618      	mov	r0, r3
 800dc22:	f00b f974 	bl	8018f0e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800dc26:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800dc28:	4618      	mov	r0, r3
 800dc2a:	3708      	adds	r7, #8
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bd80      	pop	{r7, pc}
 800dc30:	20000c2c 	.word	0x20000c2c

0800dc34 <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b082      	sub	sp, #8
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d101      	bne.n	800dc46 <SecureElementGetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800dc42:	2302      	movs	r3, #2
 800dc44:	e008      	b.n	800dc58 <SecureElementGetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 800dc46:	4b06      	ldr	r3, [pc, #24]	@ (800dc60 <SecureElementGetJoinEui+0x2c>)
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	3308      	adds	r3, #8
 800dc4c:	2208      	movs	r2, #8
 800dc4e:	4619      	mov	r1, r3
 800dc50:	6878      	ldr	r0, [r7, #4]
 800dc52:	f00b f95c 	bl	8018f0e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800dc56:	2300      	movs	r3, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800dc58:	4618      	mov	r0, r3
 800dc5a:	3708      	adds	r7, #8
 800dc5c:	46bd      	mov	sp, r7
 800dc5e:	bd80      	pop	{r7, pc}
 800dc60:	20000c2c 	.word	0x20000c2c

0800dc64 <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
 800dc64:	b480      	push	{r7}
 800dc66:	b083      	sub	sp, #12
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	6039      	str	r1, [r7, #0]
 800dc6e:	71fb      	strb	r3, [r7, #7]
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 800dc70:	79fb      	ldrb	r3, [r7, #7]
 800dc72:	2b02      	cmp	r3, #2
 800dc74:	d104      	bne.n	800dc80 <SecureElementSetDevAddr+0x1c>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 800dc76:	4b07      	ldr	r3, [pc, #28]	@ (800dc94 <SecureElementSetDevAddr+0x30>)
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	683a      	ldr	r2, [r7, #0]
 800dc7c:	611a      	str	r2, [r3, #16]
 800dc7e:	e003      	b.n	800dc88 <SecureElementSetDevAddr+0x24>
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 800dc80:	4b04      	ldr	r3, [pc, #16]	@ (800dc94 <SecureElementSetDevAddr+0x30>)
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	683a      	ldr	r2, [r7, #0]
 800dc86:	615a      	str	r2, [r3, #20]
    }

    return SECURE_ELEMENT_SUCCESS;
 800dc88:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	370c      	adds	r7, #12
 800dc8e:	46bd      	mov	sp, r7
 800dc90:	bc80      	pop	{r7}
 800dc92:	4770      	bx	lr
 800dc94:	20000c2c 	.word	0x20000c2c

0800dc98 <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
 800dc98:	b480      	push	{r7}
 800dc9a:	b083      	sub	sp, #12
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	4603      	mov	r3, r0
 800dca0:	6039      	str	r1, [r7, #0]
 800dca2:	71fb      	strb	r3, [r7, #7]
    if( devAddr == NULL )
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d101      	bne.n	800dcae <SecureElementGetDevAddr+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800dcaa:	2302      	movs	r3, #2
 800dcac:	e00e      	b.n	800dccc <SecureElementGetDevAddr+0x34>
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 800dcae:	79fb      	ldrb	r3, [r7, #7]
 800dcb0:	2b02      	cmp	r3, #2
 800dcb2:	d105      	bne.n	800dcc0 <SecureElementGetDevAddr+0x28>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 800dcb4:	4b08      	ldr	r3, [pc, #32]	@ (800dcd8 <SecureElementGetDevAddr+0x40>)
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	691a      	ldr	r2, [r3, #16]
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	601a      	str	r2, [r3, #0]
 800dcbe:	e004      	b.n	800dcca <SecureElementGetDevAddr+0x32>
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 800dcc0:	4b05      	ldr	r3, [pc, #20]	@ (800dcd8 <SecureElementGetDevAddr+0x40>)
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	695a      	ldr	r2, [r3, #20]
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	601a      	str	r2, [r3, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 800dcca:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800dccc:	4618      	mov	r0, r3
 800dcce:	370c      	adds	r7, #12
 800dcd0:	46bd      	mov	sp, r7
 800dcd2:	bc80      	pop	{r7}
 800dcd4:	4770      	bx	lr
 800dcd6:	bf00      	nop
 800dcd8:	20000c2c 	.word	0x20000c2c

0800dcdc <LmHandlerInit>:
static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity );
#endif /* LORAMAC_VERSION */

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b082      	sub	sp, #8
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
 800dce4:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800dce6:	4a29      	ldr	r2, [pc, #164]	@ (800dd8c <LmHandlerInit+0xb0>)
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800dcec:	4b28      	ldr	r3, [pc, #160]	@ (800dd90 <LmHandlerInit+0xb4>)
 800dcee:	4a29      	ldr	r2, [pc, #164]	@ (800dd94 <LmHandlerInit+0xb8>)
 800dcf0:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800dcf2:	4b27      	ldr	r3, [pc, #156]	@ (800dd90 <LmHandlerInit+0xb4>)
 800dcf4:	4a28      	ldr	r2, [pc, #160]	@ (800dd98 <LmHandlerInit+0xbc>)
 800dcf6:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800dcf8:	4b25      	ldr	r3, [pc, #148]	@ (800dd90 <LmHandlerInit+0xb4>)
 800dcfa:	4a28      	ldr	r2, [pc, #160]	@ (800dd9c <LmHandlerInit+0xc0>)
 800dcfc:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800dcfe:	4b24      	ldr	r3, [pc, #144]	@ (800dd90 <LmHandlerInit+0xb4>)
 800dd00:	4a27      	ldr	r2, [pc, #156]	@ (800dda0 <LmHandlerInit+0xc4>)
 800dd02:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800dd04:	4b21      	ldr	r3, [pc, #132]	@ (800dd8c <LmHandlerInit+0xb0>)
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	4a26      	ldr	r2, [pc, #152]	@ (800dda4 <LmHandlerInit+0xc8>)
 800dd0c:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800dd0e:	4b1f      	ldr	r3, [pc, #124]	@ (800dd8c <LmHandlerInit+0xb0>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	685b      	ldr	r3, [r3, #4]
 800dd14:	4a23      	ldr	r2, [pc, #140]	@ (800dda4 <LmHandlerInit+0xc8>)
 800dd16:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800dd18:	4b1c      	ldr	r3, [pc, #112]	@ (800dd8c <LmHandlerInit+0xb0>)
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	689b      	ldr	r3, [r3, #8]
 800dd1e:	4a21      	ldr	r2, [pc, #132]	@ (800dda4 <LmHandlerInit+0xc8>)
 800dd20:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800dd22:	4b1a      	ldr	r3, [pc, #104]	@ (800dd8c <LmHandlerInit+0xb0>)
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	68db      	ldr	r3, [r3, #12]
 800dd28:	4a1e      	ldr	r2, [pc, #120]	@ (800dda4 <LmHandlerInit+0xc8>)
 800dd2a:	60d3      	str	r3, [r2, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800dd2c:	4b1d      	ldr	r3, [pc, #116]	@ (800dda4 <LmHandlerInit+0xc8>)
 800dd2e:	4a1e      	ldr	r2, [pc, #120]	@ (800dda8 <LmHandlerInit+0xcc>)
 800dd30:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800dd32:	4b16      	ldr	r3, [pc, #88]	@ (800dd8c <LmHandlerInit+0xb0>)
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	699b      	ldr	r3, [r3, #24]
 800dd38:	4a1a      	ldr	r2, [pc, #104]	@ (800dda4 <LmHandlerInit+0xc8>)
 800dd3a:	6153      	str	r3, [r2, #20]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	4a1b      	ldr	r2, [pc, #108]	@ (800ddac <LmHandlerInit+0xd0>)
 800dd40:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800dd42:	4b12      	ldr	r3, [pc, #72]	@ (800dd8c <LmHandlerInit+0xb0>)
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd48:	4a18      	ldr	r2, [pc, #96]	@ (800ddac <LmHandlerInit+0xd0>)
 800dd4a:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerOnTxFrameCtrlChanged;
 800dd4c:	4b17      	ldr	r3, [pc, #92]	@ (800ddac <LmHandlerInit+0xd0>)
 800dd4e:	4a18      	ldr	r2, [pc, #96]	@ (800ddb0 <LmHandlerInit+0xd4>)
 800dd50:	609a      	str	r2, [r3, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerOnPingSlotPeriodicityChanged;
 800dd52:	4b16      	ldr	r3, [pc, #88]	@ (800ddac <LmHandlerInit+0xd0>)
 800dd54:	4a17      	ldr	r2, [pc, #92]	@ (800ddb4 <LmHandlerInit+0xd8>)
 800dd56:	60da      	str	r2, [r3, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800dd58:	4914      	ldr	r1, [pc, #80]	@ (800ddac <LmHandlerInit+0xd0>)
 800dd5a:	2000      	movs	r0, #0
 800dd5c:	f000 fdc0 	bl	800e8e0 <LmHandlerPackageRegister>
 800dd60:	4603      	mov	r3, r0
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d002      	beq.n	800dd6c <LmHandlerInit+0x90>
    {
        return LORAMAC_HANDLER_ERROR;
 800dd66:	f04f 33ff 	mov.w	r3, #4294967295
 800dd6a:	e00a      	b.n	800dd82 <LmHandlerInit+0xa6>
    }

    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800dd6c:	463b      	mov	r3, r7
 800dd6e:	4618      	mov	r0, r3
 800dd70:	f001 fd36 	bl	800f7e0 <LmhpPackagesRegistrationInit>
 800dd74:	4603      	mov	r3, r0
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d002      	beq.n	800dd80 <LmHandlerInit+0xa4>
    {
        return LORAMAC_HANDLER_ERROR;
 800dd7a:	f04f 33ff 	mov.w	r3, #4294967295
 800dd7e:	e000      	b.n	800dd82 <LmHandlerInit+0xa6>
    }

    return LORAMAC_HANDLER_SUCCESS;
 800dd80:	2300      	movs	r3, #0
}
 800dd82:	4618      	mov	r0, r3
 800dd84:	3708      	adds	r7, #8
 800dd86:	46bd      	mov	sp, r7
 800dd88:	bd80      	pop	{r7, pc}
 800dd8a:	bf00      	nop
 800dd8c:	20000c84 	.word	0x20000c84
 800dd90:	20000c88 	.word	0x20000c88
 800dd94:	0800e5b9 	.word	0x0800e5b9
 800dd98:	0800e62d 	.word	0x0800e62d
 800dd9c:	0800e6fd 	.word	0x0800e6fd
 800dda0:	0800e84d 	.word	0x0800e84d
 800dda4:	20000c98 	.word	0x20000c98
 800dda8:	0800ed8d 	.word	0x0800ed8d
 800ddac:	20000c48 	.word	0x20000c48
 800ddb0:	0800eba1 	.word	0x0800eba1
 800ddb4:	0800ebd9 	.word	0x0800ebd9

0800ddb8 <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800ddb8:	b580      	push	{r7, lr}
 800ddba:	b092      	sub	sp, #72	@ 0x48
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800ddc0:	2218      	movs	r2, #24
 800ddc2:	6879      	ldr	r1, [r7, #4]
 800ddc4:	488a      	ldr	r0, [pc, #552]	@ (800dff0 <LmHandlerConfigure+0x238>)
 800ddc6:	f00b f8a2 	bl	8018f0e <memcpy1>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    IsUplinkTxPending = false;
 800ddca:	4b8a      	ldr	r3, [pc, #552]	@ (800dff4 <LmHandlerConfigure+0x23c>)
 800ddcc:	2200      	movs	r2, #0
 800ddce:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800ddd0:	f7fe f9ba 	bl	800c148 <LoraInfo_GetPtr>
 800ddd4:	6478      	str	r0, [r7, #68]	@ 0x44

    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800ddd6:	4b86      	ldr	r3, [pc, #536]	@ (800dff0 <LmHandlerConfigure+0x238>)
 800ddd8:	781b      	ldrb	r3, [r3, #0]
 800ddda:	461a      	mov	r2, r3
 800dddc:	2301      	movs	r3, #1
 800ddde:	4093      	lsls	r3, r2
 800dde0:	461a      	mov	r2, r3
 800dde2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dde4:	685b      	ldr	r3, [r3, #4]
 800dde6:	4013      	ands	r3, r2
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d107      	bne.n	800ddfc <LmHandlerConfigure+0x44>
    {
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800ddec:	4b82      	ldr	r3, [pc, #520]	@ (800dff8 <LmHandlerConfigure+0x240>)
 800ddee:	2201      	movs	r2, #1
 800ddf0:	2100      	movs	r1, #0
 800ddf2:	2000      	movs	r0, #0
 800ddf4:	f00f fbe8 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800ddf8:	bf00      	nop
 800ddfa:	e7fd      	b.n	800ddf8 <LmHandlerConfigure+0x40>
    }

    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800ddfc:	4b7c      	ldr	r3, [pc, #496]	@ (800dff0 <LmHandlerConfigure+0x238>)
 800ddfe:	781b      	ldrb	r3, [r3, #0]
 800de00:	461a      	mov	r2, r3
 800de02:	497e      	ldr	r1, [pc, #504]	@ (800dffc <LmHandlerConfigure+0x244>)
 800de04:	487e      	ldr	r0, [pc, #504]	@ (800e000 <LmHandlerConfigure+0x248>)
 800de06:	f005 f827 	bl	8012e58 <LoRaMacInitialization>
 800de0a:	4603      	mov	r3, r0
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d002      	beq.n	800de16 <LmHandlerConfigure+0x5e>
    {
        return LORAMAC_HANDLER_ERROR;
 800de10:	f04f 33ff 	mov.w	r3, #4294967295
 800de14:	e0e8      	b.n	800dfe8 <LmHandlerConfigure+0x230>
    }

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    /* Try the restore context from the Backup RAM structure if data retention is available */
    mibReq.Type = MIB_NVM_CTXS;
 800de16:	2327      	movs	r3, #39	@ 0x27
 800de18:	763b      	strb	r3, [r7, #24]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800de1a:	f107 0318 	add.w	r3, r7, #24
 800de1e:	4618      	mov	r0, r3
 800de20:	f005 fd9e 	bl	8013960 <LoRaMacMibSetRequestConfirm>
 800de24:	4603      	mov	r3, r0
 800de26:	2b00      	cmp	r3, #0
 800de28:	d103      	bne.n	800de32 <LmHandlerConfigure+0x7a>
    {
        CtxRestoreDone = true;
 800de2a:	4b76      	ldr	r3, [pc, #472]	@ (800e004 <LmHandlerConfigure+0x24c>)
 800de2c:	2201      	movs	r2, #1
 800de2e:	701a      	strb	r2, [r3, #0]
 800de30:	e02a      	b.n	800de88 <LmHandlerConfigure+0xd0>
    }
    else
    {
        /* Restore context data backup from user callback (stored in FLASH) */
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800de32:	2328      	movs	r3, #40	@ 0x28
 800de34:	763b      	strb	r3, [r7, #24]
        if( LmHandlerCallbacks->OnRestoreContextRequest != NULL )
 800de36:	4b74      	ldr	r3, [pc, #464]	@ (800e008 <LmHandlerConfigure+0x250>)
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	691b      	ldr	r3, [r3, #16]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d00c      	beq.n	800de5a <LmHandlerConfigure+0xa2>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800de40:	f107 0318 	add.w	r3, r7, #24
 800de44:	4618      	mov	r0, r3
 800de46:	f005 fbb3 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest( mibReq.Param.BackupContexts, sizeof( LoRaMacNvmData_t ) );
 800de4a:	4b6f      	ldr	r3, [pc, #444]	@ (800e008 <LmHandlerConfigure+0x250>)
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	691b      	ldr	r3, [r3, #16]
 800de50:	69fa      	ldr	r2, [r7, #28]
 800de52:	f240 51cc 	movw	r1, #1484	@ 0x5cc
 800de56:	4610      	mov	r0, r2
 800de58:	4798      	blx	r3
        }
        /* Restore context data from backup to main nvm structure */
        mibReq.Type = MIB_NVM_CTXS;
 800de5a:	2327      	movs	r3, #39	@ 0x27
 800de5c:	763b      	strb	r3, [r7, #24]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800de5e:	f107 0318 	add.w	r3, r7, #24
 800de62:	4618      	mov	r0, r3
 800de64:	f005 fd7c 	bl	8013960 <LoRaMacMibSetRequestConfirm>
 800de68:	4603      	mov	r3, r0
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d10c      	bne.n	800de88 <LmHandlerConfigure+0xd0>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800de6e:	2301      	movs	r3, #1
 800de70:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800de72:	f107 0318 	add.w	r3, r7, #24
 800de76:	4618      	mov	r0, r3
 800de78:	f005 fb9a 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
            if( mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE )
 800de7c:	7f3b      	ldrb	r3, [r7, #28]
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d002      	beq.n	800de88 <LmHandlerConfigure+0xd0>
            {
                CtxRestoreDone = true;
 800de82:	4b60      	ldr	r3, [pc, #384]	@ (800e004 <LmHandlerConfigure+0x24c>)
 800de84:	2201      	movs	r2, #1
 800de86:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if( CtxRestoreDone == true )
 800de88:	4b5e      	ldr	r3, [pc, #376]	@ (800e004 <LmHandlerConfigure+0x24c>)
 800de8a:	781b      	ldrb	r3, [r3, #0]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d02e      	beq.n	800deee <LmHandlerConfigure+0x136>
    {
        if( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800de90:	4b5d      	ldr	r3, [pc, #372]	@ (800e008 <LmHandlerConfigure+0x250>)
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	69db      	ldr	r3, [r3, #28]
 800de96:	2b00      	cmp	r3, #0
 800de98:	d004      	beq.n	800dea4 <LmHandlerConfigure+0xec>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800de9a:	4b5b      	ldr	r3, [pc, #364]	@ (800e008 <LmHandlerConfigure+0x250>)
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	69db      	ldr	r3, [r3, #28]
 800dea0:	2000      	movs	r0, #0
 800dea2:	4798      	blx	r3
        }

        //BZ #156695
        if(( LmHandlerJoinStatus() == LORAMAC_HANDLER_SET) && LoRaMacIsStopped())
 800dea4:	f000 f98e 	bl	800e1c4 <LmHandlerJoinStatus>
 800dea8:	4603      	mov	r3, r0
 800deaa:	2b01      	cmp	r3, #1
 800deac:	d106      	bne.n	800debc <LmHandlerConfigure+0x104>
 800deae:	f002 fc9d 	bl	80107ec <LoRaMacIsStopped>
 800deb2:	4603      	mov	r3, r0
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d001      	beq.n	800debc <LmHandlerConfigure+0x104>
        { 
            LoRaMacStart();
 800deb8:	f005 fa7c 	bl	80133b4 <LoRaMacStart>
        }

        mibReq.Type = MIB_NVM_CTXS;
 800debc:	2327      	movs	r3, #39	@ 0x27
 800debe:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800dec0:	f107 0318 	add.w	r3, r7, #24
 800dec4:	4618      	mov	r0, r3
 800dec6:	f005 fb73 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
        LoRaMacNvmData_t *current_nvm = mibReq.Param.Contexts;
 800deca:	69fb      	ldr	r3, [r7, #28]
 800decc:	643b      	str	r3, [r7, #64]	@ 0x40

        LmHandlerParams.ActiveRegion = current_nvm->MacGroup2.Region;
 800dece:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ded0:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800ded4:	4b46      	ldr	r3, [pc, #280]	@ (800dff0 <LmHandlerConfigure+0x238>)
 800ded6:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = current_nvm->MacGroup2.DeviceClass;
 800ded8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800deda:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 800dede:	4b44      	ldr	r3, [pc, #272]	@ (800dff0 <LmHandlerConfigure+0x238>)
 800dee0:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
 800dee2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dee4:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 800dee8:	4b41      	ldr	r3, [pc, #260]	@ (800dff0 <LmHandlerConfigure+0x238>)
 800deea:	709a      	strb	r2, [r3, #2]
 800deec:	e008      	b.n	800df00 <LmHandlerConfigure+0x148>
    }
    else
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
    {
        mibReq.Type = MIB_NET_ID;
 800deee:	2305      	movs	r3, #5
 800def0:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800def2:	2300      	movs	r3, #0
 800def4:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800def6:	f107 0318 	add.w	r3, r7, #24
 800defa:	4618      	mov	r0, r3
 800defc:	f005 fd30 	bl	8013960 <LoRaMacMibSetRequestConfirm>
    }

    /* Restore ID struct from NVM or Init from callbacks */
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800df00:	4b3e      	ldr	r3, [pc, #248]	@ (800dffc <LmHandlerConfigure+0x244>)
 800df02:	689b      	ldr	r3, [r3, #8]
 800df04:	4a3d      	ldr	r2, [pc, #244]	@ (800dffc <LmHandlerConfigure+0x244>)
 800df06:	68d2      	ldr	r2, [r2, #12]
 800df08:	4611      	mov	r1, r2
 800df0a:	4618      	mov	r0, r3
 800df0c:	f7ff fbc0 	bl	800d690 <SecureElementInitMcuID>
 800df10:	4603      	mov	r3, r0
 800df12:	2b00      	cmp	r3, #0
 800df14:	d002      	beq.n	800df1c <LmHandlerConfigure+0x164>
    {
        return LORAMAC_HANDLER_ERROR;
 800df16:	f04f 33ff 	mov.w	r3, #4294967295
 800df1a:	e065      	b.n	800dfe8 <LmHandlerConfigure+0x230>
    }

    /* Read secure-element DEV_EUI, JOIN_EUI and DEV_ADDR values. */
    mibReq.Type = MIB_DEV_ADDR;
 800df1c:	2306      	movs	r3, #6
 800df1e:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800df20:	f107 0318 	add.w	r3, r7, #24
 800df24:	4618      	mov	r0, r3
 800df26:	f005 fb43 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800df2a:	69fb      	ldr	r3, [r7, #28]
 800df2c:	4a37      	ldr	r2, [pc, #220]	@ (800e00c <LmHandlerConfigure+0x254>)
 800df2e:	6153      	str	r3, [r2, #20]

    /* Override DevAddress value after init from callbacks */
    LoRaMacMibSetRequestConfirm( &mibReq );
 800df30:	f107 0318 	add.w	r3, r7, #24
 800df34:	4618      	mov	r0, r3
 800df36:	f005 fd13 	bl	8013960 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_DEV_EUI;
 800df3a:	2302      	movs	r3, #2
 800df3c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800df3e:	4b33      	ldr	r3, [pc, #204]	@ (800e00c <LmHandlerConfigure+0x254>)
 800df40:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800df42:	f107 0318 	add.w	r3, r7, #24
 800df46:	4618      	mov	r0, r3
 800df48:	f005 fb32 	bl	80135b0 <LoRaMacMibGetRequestConfirm>

    mibReq.Type = MIB_JOIN_EUI;
 800df4c:	2303      	movs	r3, #3
 800df4e:	763b      	strb	r3, [r7, #24]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800df50:	4b2f      	ldr	r3, [pc, #188]	@ (800e010 <LmHandlerConfigure+0x258>)
 800df52:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800df54:	f107 0318 	add.w	r3, r7, #24
 800df58:	4618      	mov	r0, r3
 800df5a:	f005 fb29 	bl	80135b0 <LoRaMacMibGetRequestConfirm>

    SecureElementPrintKeys();
 800df5e:	f7ff fc17 	bl	800d790 <SecureElementPrintKeys>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG( TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n" );
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800df62:	230f      	movs	r3, #15
 800df64:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800df66:	2301      	movs	r3, #1
 800df68:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800df6a:	f107 0318 	add.w	r3, r7, #24
 800df6e:	4618      	mov	r0, r3
 800df70:	f005 fcf6 	bl	8013960 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800df74:	2310      	movs	r3, #16
 800df76:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800df78:	2300      	movs	r3, #0
 800df7a:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800df7c:	f107 0318 	add.w	r3, r7, #24
 800df80:	4618      	mov	r0, r3
 800df82:	f005 fced 	bl	8013960 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800df86:	2304      	movs	r3, #4
 800df88:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800df8a:	4b19      	ldr	r3, [pc, #100]	@ (800dff0 <LmHandlerConfigure+0x238>)
 800df8c:	789b      	ldrb	r3, [r3, #2]
 800df8e:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800df90:	f107 0318 	add.w	r3, r7, #24
 800df94:	4618      	mov	r0, r3
 800df96:	f005 fce3 	bl	8013960 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800df9a:	233a      	movs	r3, #58	@ 0x3a
 800df9c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800df9e:	4b14      	ldr	r3, [pc, #80]	@ (800dff0 <LmHandlerConfigure+0x238>)
 800dfa0:	695b      	ldr	r3, [r3, #20]
 800dfa2:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800dfa4:	f107 0318 	add.w	r3, r7, #24
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	f005 fcd9 	bl	8013960 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800dfae:	230f      	movs	r3, #15
 800dfb0:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800dfb2:	4b0f      	ldr	r3, [pc, #60]	@ (800dff0 <LmHandlerConfigure+0x238>)
 800dfb4:	781b      	ldrb	r3, [r3, #0]
 800dfb6:	f107 0210 	add.w	r2, r7, #16
 800dfba:	4611      	mov	r1, r2
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	f008 fc7b 	bl	80168b8 <RegionGetPhyParam>
 800dfc2:	4603      	mov	r3, r0
 800dfc4:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	bf14      	ite	ne
 800dfcc:	2301      	movne	r3, #1
 800dfce:	2300      	moveq	r3, #0
 800dfd0:	b2da      	uxtb	r2, r3
 800dfd2:	4b07      	ldr	r3, [pc, #28]	@ (800dff0 <LmHandlerConfigure+0x238>)
 800dfd4:	71da      	strb	r2, [r3, #7]

    /* Set system maximum tolerated rx error in milliseconds */
    LmHandlerSetSystemMaxRxError( 20 );
 800dfd6:	2014      	movs	r0, #20
 800dfd8:	f000 fad6 	bl	800e588 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800dfdc:	4b04      	ldr	r3, [pc, #16]	@ (800dff0 <LmHandlerConfigure+0x238>)
 800dfde:	79db      	ldrb	r3, [r3, #7]
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	f006 fb9b 	bl	801471c <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800dfe6:	2300      	movs	r3, #0
}
 800dfe8:	4618      	mov	r0, r3
 800dfea:	3748      	adds	r7, #72	@ 0x48
 800dfec:	46bd      	mov	sp, r7
 800dfee:	bd80      	pop	{r7, pc}
 800dff0:	20000c6c 	.word	0x20000c6c
 800dff4:	20000cb4 	.word	0x20000cb4
 800dff8:	08021868 	.word	0x08021868
 800dffc:	20000c98 	.word	0x20000c98
 800e000:	20000c88 	.word	0x20000c88
 800e004:	20000daa 	.word	0x20000daa
 800e008:	20000c84 	.word	0x20000c84
 800e00c:	20000c30 	.word	0x20000c30
 800e010:	20000c38 	.word	0x20000c38

0800e014 <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b082      	sub	sp, #8
 800e018:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    /* Processes the LoRaMac events */
    LoRaMacProcess( );
 800e01a:	f002 fe65 	bl	8010ce8 <LoRaMacProcess>

    /* Call all packages process functions */
    LmHandlerPackagesProcess( );
 800e01e:	f000 fd8b 	bl	800eb38 <LmHandlerPackagesProcess>

    /* Check if a package transmission is pending. */
    /* If it is the case exit function earlier */
    if( LmHandlerPackageIsTxPending( ) == true )
 800e022:	f000 fd5f 	bl	800eae4 <LmHandlerPackageIsTxPending>
 800e026:	4603      	mov	r3, r0
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d117      	bne.n	800e05c <LmHandlerProcess+0x48>
        return;
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    /* If a MAC layer scheduled uplink is still pending try to send it. */
    if( IsUplinkTxPending == true )
 800e02c:	4b0d      	ldr	r3, [pc, #52]	@ (800e064 <LmHandlerProcess+0x50>)
 800e02e:	781b      	ldrb	r3, [r3, #0]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d014      	beq.n	800e05e <LmHandlerProcess+0x4a>
    {
        /* Send an empty message */
        LmHandlerAppData_t appData =
 800e034:	2300      	movs	r3, #0
 800e036:	703b      	strb	r3, [r7, #0]
 800e038:	2300      	movs	r3, #0
 800e03a:	707b      	strb	r3, [r7, #1]
 800e03c:	2300      	movs	r3, #0
 800e03e:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800e040:	4b09      	ldr	r3, [pc, #36]	@ (800e068 <LmHandlerProcess+0x54>)
 800e042:	78d9      	ldrb	r1, [r3, #3]
 800e044:	463b      	mov	r3, r7
 800e046:	2200      	movs	r2, #0
 800e048:	4618      	mov	r0, r3
 800e04a:	f000 f8d7 	bl	800e1fc <LmHandlerSend>
 800e04e:	4603      	mov	r3, r0
 800e050:	2b00      	cmp	r3, #0
 800e052:	d104      	bne.n	800e05e <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800e054:	4b03      	ldr	r3, [pc, #12]	@ (800e064 <LmHandlerProcess+0x50>)
 800e056:	2200      	movs	r2, #0
 800e058:	701a      	strb	r2, [r3, #0]
 800e05a:	e000      	b.n	800e05e <LmHandlerProcess+0x4a>
        return;
 800e05c:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800e05e:	3708      	adds	r7, #8
 800e060:	46bd      	mov	sp, r7
 800e062:	bd80      	pop	{r7, pc}
 800e064:	20000cb4 	.word	0x20000cb4
 800e068:	20000c6c 	.word	0x20000c6c

0800e06c <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800e06c:	b480      	push	{r7}
 800e06e:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800e070:	4b02      	ldr	r3, [pc, #8]	@ (800e07c <LmHandlerGetDutyCycleWaitTime+0x10>)
 800e072:	681b      	ldr	r3, [r3, #0]
}
 800e074:	4618      	mov	r0, r3
 800e076:	46bd      	mov	sp, r7
 800e078:	bc80      	pop	{r7}
 800e07a:	4770      	bx	lr
 800e07c:	20000cb0 	.word	0x20000cb0

0800e080 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b092      	sub	sp, #72	@ 0x48
 800e084:	af00      	add	r7, sp, #0
 800e086:	4603      	mov	r3, r0
 800e088:	460a      	mov	r2, r1
 800e08a:	71fb      	strb	r3, [r7, #7]
 800e08c:	4613      	mov	r3, r2
 800e08e:	71bb      	strb	r3, [r7, #6]
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800e090:	2301      	movs	r3, #1
 800e092:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800e096:	4b46      	ldr	r3, [pc, #280]	@ (800e1b0 <LmHandlerJoin+0x130>)
 800e098:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e09c:	b2db      	uxtb	r3, r3
 800e09e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800e0a2:	4b43      	ldr	r3, [pc, #268]	@ (800e1b0 <LmHandlerJoin+0x130>)
 800e0a4:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800e0a8:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

    if( mode == ACTIVATION_TYPE_OTAA )
 800e0ac:	79fb      	ldrb	r3, [r7, #7]
 800e0ae:	2b02      	cmp	r3, #2
 800e0b0:	d10b      	bne.n	800e0ca <LmHandlerJoin+0x4a>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800e0b2:	2302      	movs	r3, #2
 800e0b4:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800e0b8:	4b3e      	ldr	r3, [pc, #248]	@ (800e1b4 <LmHandlerJoin+0x134>)
 800e0ba:	2202      	movs	r2, #2
 800e0bc:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800e0be:	4a3d      	ldr	r2, [pc, #244]	@ (800e1b4 <LmHandlerJoin+0x134>)
 800e0c0:	79bb      	ldrb	r3, [r7, #6]
 800e0c2:	7213      	strb	r3, [r2, #8]
        LoRaMacStart();
 800e0c4:	f005 f976 	bl	80133b4 <LoRaMacStart>
 800e0c8:	e05c      	b.n	800e184 <LmHandlerJoin+0x104>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800e0ca:	2301      	movs	r3, #1
 800e0cc:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800e0d0:	4b38      	ldr	r3, [pc, #224]	@ (800e1b4 <LmHandlerJoin+0x134>)
 800e0d2:	2201      	movs	r2, #1
 800e0d4:	71da      	strb	r2, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800e0d6:	4b36      	ldr	r3, [pc, #216]	@ (800e1b0 <LmHandlerJoin+0x130>)
 800e0d8:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800e0dc:	4b35      	ldr	r3, [pc, #212]	@ (800e1b4 <LmHandlerJoin+0x134>)
 800e0de:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800e0e0:	4b33      	ldr	r3, [pc, #204]	@ (800e1b0 <LmHandlerJoin+0x130>)
 800e0e2:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800e0e6:	4b33      	ldr	r3, [pc, #204]	@ (800e1b4 <LmHandlerJoin+0x134>)
 800e0e8:	715a      	strb	r2, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800e0ea:	4b32      	ldr	r3, [pc, #200]	@ (800e1b4 <LmHandlerJoin+0x134>)
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800e0f0:	4a30      	ldr	r2, [pc, #192]	@ (800e1b4 <LmHandlerJoin+0x134>)
 800e0f2:	79bb      	ldrb	r3, [r7, #6]
 800e0f4:	7213      	strb	r3, [r2, #8]

        if( CtxRestoreDone == false )
 800e0f6:	4b30      	ldr	r3, [pc, #192]	@ (800e1b8 <LmHandlerJoin+0x138>)
 800e0f8:	781b      	ldrb	r3, [r3, #0]
 800e0fa:	f083 0301 	eor.w	r3, r3, #1
 800e0fe:	b2db      	uxtb	r3, r3
 800e100:	2b00      	cmp	r3, #0
 800e102:	d034      	beq.n	800e16e <LmHandlerJoin+0xee>
        {
            /* Configure the default datarate */
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800e104:	231f      	movs	r3, #31
 800e106:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800e108:	4b29      	ldr	r3, [pc, #164]	@ (800e1b0 <LmHandlerJoin+0x130>)
 800e10a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e10e:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800e110:	f107 030c 	add.w	r3, r7, #12
 800e114:	4618      	mov	r0, r3
 800e116:	f005 fc23 	bl	8013960 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800e11a:	2320      	movs	r3, #32
 800e11c:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800e11e:	4b24      	ldr	r3, [pc, #144]	@ (800e1b0 <LmHandlerJoin+0x130>)
 800e120:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e124:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800e126:	f107 030c 	add.w	r3, r7, #12
 800e12a:	4618      	mov	r0, r3
 800e12c:	f005 fc18 	bl	8013960 <LoRaMacMibSetRequestConfirm>

            /* Configure the default Tx Power */
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800e130:	2322      	movs	r3, #34	@ 0x22
 800e132:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800e134:	4b1e      	ldr	r3, [pc, #120]	@ (800e1b0 <LmHandlerJoin+0x130>)
 800e136:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800e13a:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800e13c:	f107 030c 	add.w	r3, r7, #12
 800e140:	4618      	mov	r0, r3
 800e142:	f005 fc0d 	bl	8013960 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800e146:	2321      	movs	r3, #33	@ 0x21
 800e148:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800e14a:	4b19      	ldr	r3, [pc, #100]	@ (800e1b0 <LmHandlerJoin+0x130>)
 800e14c:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800e150:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800e152:	f107 030c 	add.w	r3, r7, #12
 800e156:	4618      	mov	r0, r3
 800e158:	f005 fc02 	bl	8013960 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800e15c:	2329      	movs	r3, #41	@ 0x29
 800e15e:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800e160:	4b16      	ldr	r3, [pc, #88]	@ (800e1bc <LmHandlerJoin+0x13c>)
 800e162:	613b      	str	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800e164:	f107 030c 	add.w	r3, r7, #12
 800e168:	4618      	mov	r0, r3
 800e16a:	f005 fbf9 	bl	8013960 <LoRaMacMibSetRequestConfirm>
        }

        LoRaMacStart();
 800e16e:	f005 f921 	bl	80133b4 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800e172:	2301      	movs	r3, #1
 800e174:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800e176:	2301      	movs	r3, #1
 800e178:	743b      	strb	r3, [r7, #16]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800e17a:	f107 030c 	add.w	r3, r7, #12
 800e17e:	4618      	mov	r0, r3
 800e180:	f005 fbee 	bl	8013960 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
#endif /* LORAMAC_VERSION */
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( CtxRestoreDone == false ) || ( forceRejoin == true ) )
 800e184:	4b0c      	ldr	r3, [pc, #48]	@ (800e1b8 <LmHandlerJoin+0x138>)
 800e186:	781b      	ldrb	r3, [r3, #0]
 800e188:	f083 0301 	eor.w	r3, r3, #1
 800e18c:	b2db      	uxtb	r3, r3
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d102      	bne.n	800e198 <LmHandlerJoin+0x118>
 800e192:	79bb      	ldrb	r3, [r7, #6]
 800e194:	2b00      	cmp	r3, #0
 800e196:	d004      	beq.n	800e1a2 <LmHandlerJoin+0x122>
    {
        /* Starts the join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
 800e198:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800e19c:	4618      	mov	r0, r3
 800e19e:	f005 ffe1 	bl	8014164 <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800e1a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1a4:	4a06      	ldr	r2, [pc, #24]	@ (800e1c0 <LmHandlerJoin+0x140>)
 800e1a6:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800e1a8:	bf00      	nop
 800e1aa:	3748      	adds	r7, #72	@ 0x48
 800e1ac:	46bd      	mov	sp, r7
 800e1ae:	bd80      	pop	{r7, pc}
 800e1b0:	20000c6c 	.word	0x20000c6c
 800e1b4:	200000a8 	.word	0x200000a8
 800e1b8:	20000daa 	.word	0x20000daa
 800e1bc:	01000400 	.word	0x01000400
 800e1c0:	20000cb0 	.word	0x20000cb0

0800e1c4 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b08c      	sub	sp, #48	@ 0x30
 800e1c8:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800e1ca:	2301      	movs	r3, #1
 800e1cc:	713b      	strb	r3, [r7, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800e1ce:	1d3b      	adds	r3, r7, #4
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f005 f9ed 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if( status == LORAMAC_STATUS_OK )
 800e1dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d106      	bne.n	800e1f2 <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800e1e4:	7a3b      	ldrb	r3, [r7, #8]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d101      	bne.n	800e1ee <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	e002      	b.n	800e1f4 <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800e1ee:	2301      	movs	r3, #1
 800e1f0:	e000      	b.n	800e1f4 <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800e1f2:	2300      	movs	r3, #0
    }
}
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	3730      	adds	r7, #48	@ 0x30
 800e1f8:	46bd      	mov	sp, r7
 800e1fa:	bd80      	pop	{r7, pc}

0800e1fc <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      bool allowDelayedTx )
{
 800e1fc:	b580      	push	{r7, lr}
 800e1fe:	b08a      	sub	sp, #40	@ 0x28
 800e200:	af00      	add	r7, sp, #0
 800e202:	6078      	str	r0, [r7, #4]
 800e204:	460b      	mov	r3, r1
 800e206:	70fb      	strb	r3, [r7, #3]
 800e208:	4613      	mov	r3, r2
 800e20a:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800e20c:	23ff      	movs	r3, #255	@ 0xff
 800e20e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if( LoRaMacIsBusy() == true )
 800e212:	f002 fac3 	bl	801079c <LoRaMacIsBusy>
 800e216:	4603      	mov	r3, r0
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d002      	beq.n	800e222 <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e21c:	f06f 0301 	mvn.w	r3, #1
 800e220:	e0ab      	b.n	800e37a <LmHandlerSend+0x17e>
    }

    if( LoRaMacIsStopped() == true )
 800e222:	f002 fae3 	bl	80107ec <LoRaMacIsStopped>
 800e226:	4603      	mov	r3, r0
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d002      	beq.n	800e232 <LmHandlerSend+0x36>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800e22c:	f06f 0302 	mvn.w	r3, #2
 800e230:	e0a3      	b.n	800e37a <LmHandlerSend+0x17e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800e232:	f7ff ffc7 	bl	800e1c4 <LmHandlerJoinStatus>
 800e236:	4603      	mov	r3, r0
 800e238:	2b01      	cmp	r3, #1
 800e23a:	d00a      	beq.n	800e252 <LmHandlerSend+0x56>
    {
        /* The network isn't joined, try again. */
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800e23c:	4b51      	ldr	r3, [pc, #324]	@ (800e384 <LmHandlerSend+0x188>)
 800e23e:	79db      	ldrb	r3, [r3, #7]
 800e240:	4a50      	ldr	r2, [pc, #320]	@ (800e384 <LmHandlerSend+0x188>)
 800e242:	7a12      	ldrb	r2, [r2, #8]
 800e244:	4611      	mov	r1, r2
 800e246:	4618      	mov	r0, r3
 800e248:	f7ff ff1a 	bl	800e080 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800e24c:	f06f 0302 	mvn.w	r3, #2
 800e250:	e093      	b.n	800e37a <LmHandlerSend+0x17e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800e252:	4a4d      	ldr	r2, [pc, #308]	@ (800e388 <LmHandlerSend+0x18c>)
 800e254:	78fb      	ldrb	r3, [r7, #3]
 800e256:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800e258:	78fb      	ldrb	r3, [r7, #3]
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	bf14      	ite	ne
 800e25e:	2301      	movne	r3, #1
 800e260:	2300      	moveq	r3, #0
 800e262:	b2db      	uxtb	r3, r3
 800e264:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800e266:	4b49      	ldr	r3, [pc, #292]	@ (800e38c <LmHandlerSend+0x190>)
 800e268:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e26c:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	785b      	ldrb	r3, [r3, #1]
 800e272:	f107 020c 	add.w	r2, r7, #12
 800e276:	4611      	mov	r1, r2
 800e278:	4618      	mov	r0, r3
 800e27a:	f005 f909 	bl	8013490 <LoRaMacQueryTxPossible>
 800e27e:	4603      	mov	r3, r0
 800e280:	2b00      	cmp	r3, #0
 800e282:	d009      	beq.n	800e298 <LmHandlerSend+0x9c>
    {
        /* Send empty frame in order to flush MAC commands */
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800e284:	2300      	movs	r3, #0
 800e286:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800e288:	2300      	movs	r3, #0
 800e28a:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800e28c:	2300      	movs	r3, #0
 800e28e:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800e290:	23f9      	movs	r3, #249	@ 0xf9
 800e292:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e296:	e008      	b.n	800e2aa <LmHandlerSend+0xae>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	781b      	ldrb	r3, [r3, #0]
 800e29c:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	785b      	ldrb	r3, [r3, #1]
 800e2a2:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	685b      	ldr	r3, [r3, #4]
 800e2a8:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800e2aa:	4b37      	ldr	r3, [pc, #220]	@ (800e388 <LmHandlerSend+0x18c>)
 800e2ac:	687a      	ldr	r2, [r7, #4]
 800e2ae:	3310      	adds	r3, #16
 800e2b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e2b4:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800e2b8:	4b34      	ldr	r3, [pc, #208]	@ (800e38c <LmHandlerSend+0x190>)
 800e2ba:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800e2be:	4b32      	ldr	r3, [pc, #200]	@ (800e388 <LmHandlerSend+0x18c>)
 800e2c0:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800e2c2:	78ba      	ldrb	r2, [r7, #2]
 800e2c4:	f107 0310 	add.w	r3, r7, #16
 800e2c8:	4611      	mov	r1, r2
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f006 f8ee 	bl	80144ac <LoRaMacMcpsRequest>
 800e2d0:	4603      	mov	r3, r0
 800e2d2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800e2d6:	6a3b      	ldr	r3, [r7, #32]
 800e2d8:	4a2d      	ldr	r2, [pc, #180]	@ (800e390 <LmHandlerSend+0x194>)
 800e2da:	6013      	str	r3, [r2, #0]

    switch( status )
 800e2dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e2e0:	2b11      	cmp	r3, #17
 800e2e2:	d843      	bhi.n	800e36c <LmHandlerSend+0x170>
 800e2e4:	a201      	add	r2, pc, #4	@ (adr r2, 800e2ec <LmHandlerSend+0xf0>)
 800e2e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2ea:	bf00      	nop
 800e2ec:	0800e335 	.word	0x0800e335
 800e2f0:	0800e34d 	.word	0x0800e34d
 800e2f4:	0800e36d 	.word	0x0800e36d
 800e2f8:	0800e36d 	.word	0x0800e36d
 800e2fc:	0800e36d 	.word	0x0800e36d
 800e300:	0800e36d 	.word	0x0800e36d
 800e304:	0800e36d 	.word	0x0800e36d
 800e308:	0800e355 	.word	0x0800e355
 800e30c:	0800e36d 	.word	0x0800e36d
 800e310:	0800e36d 	.word	0x0800e36d
 800e314:	0800e36d 	.word	0x0800e36d
 800e318:	0800e365 	.word	0x0800e365
 800e31c:	0800e36d 	.word	0x0800e36d
 800e320:	0800e36d 	.word	0x0800e36d
 800e324:	0800e34d 	.word	0x0800e34d
 800e328:	0800e34d 	.word	0x0800e34d
 800e32c:	0800e34d 	.word	0x0800e34d
 800e330:	0800e35d 	.word	0x0800e35d
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            IsUplinkTxPending = false;
 800e334:	4b17      	ldr	r3, [pc, #92]	@ (800e394 <LmHandlerSend+0x198>)
 800e336:	2200      	movs	r2, #0
 800e338:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 800e33a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e33e:	f113 0f07 	cmn.w	r3, #7
 800e342:	d017      	beq.n	800e374 <LmHandlerSend+0x178>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800e344:	2300      	movs	r3, #0
 800e346:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800e34a:	e013      	b.n	800e374 <LmHandlerSend+0x178>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800e34c:	23fe      	movs	r3, #254	@ 0xfe
 800e34e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800e352:	e010      	b.n	800e376 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800e354:	23fd      	movs	r3, #253	@ 0xfd
 800e356:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800e35a:	e00c      	b.n	800e376 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800e35c:	23fb      	movs	r3, #251	@ 0xfb
 800e35e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800e362:	e008      	b.n	800e376 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800e364:	23fa      	movs	r3, #250	@ 0xfa
 800e366:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800e36a:	e004      	b.n	800e376 <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800e36c:	23ff      	movs	r3, #255	@ 0xff
 800e36e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800e372:	e000      	b.n	800e376 <LmHandlerSend+0x17a>
            break;
 800e374:	bf00      	nop
    }

    return lmhStatus;
 800e376:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800e37a:	4618      	mov	r0, r3
 800e37c:	3728      	adds	r7, #40	@ 0x28
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd80      	pop	{r7, pc}
 800e382:	bf00      	nop
 800e384:	200000a8 	.word	0x200000a8
 800e388:	200000b4 	.word	0x200000b4
 800e38c:	20000c6c 	.word	0x20000c6c
 800e390:	20000cb0 	.word	0x20000cb0
 800e394:	20000cb4 	.word	0x20000cb4

0800e398 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800e398:	b580      	push	{r7, lr}
 800e39a:	b086      	sub	sp, #24
 800e39c:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800e39e:	2309      	movs	r3, #9
 800e3a0:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800e3a2:	463b      	mov	r3, r7
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	f005 fedd 	bl	8014164 <LoRaMacMlmeRequest>
 800e3aa:	4603      	mov	r3, r0
 800e3ac:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800e3ae:	693b      	ldr	r3, [r7, #16]
 800e3b0:	4a06      	ldr	r2, [pc, #24]	@ (800e3cc <LmHandlerDeviceTimeReq+0x34>)
 800e3b2:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800e3b4:	7dfb      	ldrb	r3, [r7, #23]
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d101      	bne.n	800e3be <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	e001      	b.n	800e3c2 <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800e3be:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	3718      	adds	r7, #24
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	bd80      	pop	{r7, pc}
 800e3ca:	bf00      	nop
 800e3cc:	20000cb0 	.word	0x20000cb0

0800e3d0 <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800e3d0:	b480      	push	{r7}
 800e3d2:	b083      	sub	sp, #12
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	4603      	mov	r3, r0
 800e3d8:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800e3da:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800e3de:	4618      	mov	r0, r3
 800e3e0:	370c      	adds	r7, #12
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	bc80      	pop	{r7}
 800e3e6:	4770      	bx	lr

0800e3e8 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b08e      	sub	sp, #56	@ 0x38
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	4603      	mov	r3, r0
 800e3f0:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( LoRaMacIsBusy() == true )
 800e3f8:	f002 f9d0 	bl	801079c <LoRaMacIsBusy>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d002      	beq.n	800e408 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800e402:	f06f 0301 	mvn.w	r3, #1
 800e406:	e071      	b.n	800e4ec <LmHandlerRequestClass+0x104>
    }

    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800e408:	f7ff fedc 	bl	800e1c4 <LmHandlerJoinStatus>
 800e40c:	4603      	mov	r3, r0
 800e40e:	2b01      	cmp	r3, #1
 800e410:	d002      	beq.n	800e418 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800e412:	f06f 0302 	mvn.w	r3, #2
 800e416:	e069      	b.n	800e4ec <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800e418:	2300      	movs	r3, #0
 800e41a:	733b      	strb	r3, [r7, #12]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e41c:	f107 030c 	add.w	r3, r7, #12
 800e420:	4618      	mov	r0, r3
 800e422:	f005 f8c5 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
 800e426:	4603      	mov	r3, r0
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d002      	beq.n	800e432 <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800e42c:	f04f 33ff 	mov.w	r3, #4294967295
 800e430:	e05c      	b.n	800e4ec <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 800e432:	7c3b      	ldrb	r3, [r7, #16]
 800e434:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Attempt to switch only if class update */
    if( currentClass != newClass )
 800e438:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800e43c:	79fb      	ldrb	r3, [r7, #7]
 800e43e:	429a      	cmp	r2, r3
 800e440:	d052      	beq.n	800e4e8 <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 800e442:	79fb      	ldrb	r3, [r7, #7]
 800e444:	2b02      	cmp	r3, #2
 800e446:	d028      	beq.n	800e49a <LmHandlerRequestClass+0xb2>
 800e448:	2b02      	cmp	r3, #2
 800e44a:	dc48      	bgt.n	800e4de <LmHandlerRequestClass+0xf6>
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d002      	beq.n	800e456 <LmHandlerRequestClass+0x6e>
 800e450:	2b01      	cmp	r3, #1
 800e452:	d01e      	beq.n	800e492 <LmHandlerRequestClass+0xaa>
                        }
                    }
                }
                break;
            default:
                break;
 800e454:	e043      	b.n	800e4de <LmHandlerRequestClass+0xf6>
                    if( currentClass != CLASS_A )
 800e456:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d041      	beq.n	800e4e2 <LmHandlerRequestClass+0xfa>
                        mibReq.Param.Class = newClass;
 800e45e:	79fb      	ldrb	r3, [r7, #7]
 800e460:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800e462:	f107 030c 	add.w	r3, r7, #12
 800e466:	4618      	mov	r0, r3
 800e468:	f005 fa7a 	bl	8013960 <LoRaMacMibSetRequestConfirm>
 800e46c:	4603      	mov	r3, r0
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d10b      	bne.n	800e48a <LmHandlerRequestClass+0xa2>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800e472:	4b20      	ldr	r3, [pc, #128]	@ (800e4f4 <LmHandlerRequestClass+0x10c>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d032      	beq.n	800e4e2 <LmHandlerRequestClass+0xfa>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800e47c:	4b1d      	ldr	r3, [pc, #116]	@ (800e4f4 <LmHandlerRequestClass+0x10c>)
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e482:	79fa      	ldrb	r2, [r7, #7]
 800e484:	4610      	mov	r0, r2
 800e486:	4798      	blx	r3
                break;
 800e488:	e02b      	b.n	800e4e2 <LmHandlerRequestClass+0xfa>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800e48a:	23ff      	movs	r3, #255	@ 0xff
 800e48c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800e490:	e027      	b.n	800e4e2 <LmHandlerRequestClass+0xfa>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800e492:	23ff      	movs	r3, #255	@ 0xff
 800e494:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800e498:	e026      	b.n	800e4e8 <LmHandlerRequestClass+0x100>
                    if( currentClass != CLASS_A )
 800e49a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d003      	beq.n	800e4aa <LmHandlerRequestClass+0xc2>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800e4a2:	23ff      	movs	r3, #255	@ 0xff
 800e4a4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800e4a8:	e01d      	b.n	800e4e6 <LmHandlerRequestClass+0xfe>
                        mibReq.Param.Class = newClass;
 800e4aa:	79fb      	ldrb	r3, [r7, #7]
 800e4ac:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800e4ae:	f107 030c 	add.w	r3, r7, #12
 800e4b2:	4618      	mov	r0, r3
 800e4b4:	f005 fa54 	bl	8013960 <LoRaMacMibSetRequestConfirm>
 800e4b8:	4603      	mov	r3, r0
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d10b      	bne.n	800e4d6 <LmHandlerRequestClass+0xee>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800e4be:	4b0d      	ldr	r3, [pc, #52]	@ (800e4f4 <LmHandlerRequestClass+0x10c>)
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d00e      	beq.n	800e4e6 <LmHandlerRequestClass+0xfe>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800e4c8:	4b0a      	ldr	r3, [pc, #40]	@ (800e4f4 <LmHandlerRequestClass+0x10c>)
 800e4ca:	681b      	ldr	r3, [r3, #0]
 800e4cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4ce:	79fa      	ldrb	r2, [r7, #7]
 800e4d0:	4610      	mov	r0, r2
 800e4d2:	4798      	blx	r3
                break;
 800e4d4:	e007      	b.n	800e4e6 <LmHandlerRequestClass+0xfe>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800e4d6:	23ff      	movs	r3, #255	@ 0xff
 800e4d8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800e4dc:	e003      	b.n	800e4e6 <LmHandlerRequestClass+0xfe>
                break;
 800e4de:	bf00      	nop
 800e4e0:	e002      	b.n	800e4e8 <LmHandlerRequestClass+0x100>
                break;
 800e4e2:	bf00      	nop
 800e4e4:	e000      	b.n	800e4e8 <LmHandlerRequestClass+0x100>
                break;
 800e4e6:	bf00      	nop
        }
    }
    return errorStatus;
 800e4e8:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800e4ec:	4618      	mov	r0, r3
 800e4ee:	3738      	adds	r7, #56	@ 0x38
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	bd80      	pop	{r7, pc}
 800e4f4:	20000c84 	.word	0x20000c84

0800e4f8 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b08c      	sub	sp, #48	@ 0x30
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( deviceClass == NULL )
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	2b00      	cmp	r3, #0
 800e504:	d102      	bne.n	800e50c <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800e506:	f04f 33ff 	mov.w	r3, #4294967295
 800e50a:	e010      	b.n	800e52e <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800e50c:	2300      	movs	r3, #0
 800e50e:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e510:	f107 0308 	add.w	r3, r7, #8
 800e514:	4618      	mov	r0, r3
 800e516:	f005 f84b 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
 800e51a:	4603      	mov	r3, r0
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d002      	beq.n	800e526 <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e520:	f04f 33ff 	mov.w	r3, #4294967295
 800e524:	e003      	b.n	800e52e <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800e526:	7b3a      	ldrb	r2, [r7, #12]
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800e52c:	2300      	movs	r3, #0
}
 800e52e:	4618      	mov	r0, r3
 800e530:	3730      	adds	r7, #48	@ 0x30
 800e532:	46bd      	mov	sp, r7
 800e534:	bd80      	pop	{r7, pc}
	...

0800e538 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	b08c      	sub	sp, #48	@ 0x30
 800e53c:	af00      	add	r7, sp, #0
 800e53e:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if( txDatarate == NULL )
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	2b00      	cmp	r3, #0
 800e544:	d102      	bne.n	800e54c <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800e546:	f04f 33ff 	mov.w	r3, #4294967295
 800e54a:	e016      	b.n	800e57a <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800e54c:	2320      	movs	r3, #32
 800e54e:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800e550:	f107 0308 	add.w	r3, r7, #8
 800e554:	4618      	mov	r0, r3
 800e556:	f005 f82b 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
 800e55a:	4603      	mov	r3, r0
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d002      	beq.n	800e566 <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800e560:	f04f 33ff 	mov.w	r3, #4294967295
 800e564:	e009      	b.n	800e57a <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800e566:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	f993 2000 	ldrsb.w	r2, [r3]
 800e574:	4b03      	ldr	r3, [pc, #12]	@ (800e584 <LmHandlerGetTxDatarate+0x4c>)
 800e576:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800e578:	2300      	movs	r3, #0
}
 800e57a:	4618      	mov	r0, r3
 800e57c:	3730      	adds	r7, #48	@ 0x30
 800e57e:	46bd      	mov	sp, r7
 800e580:	bd80      	pop	{r7, pc}
 800e582:	bf00      	nop
 800e584:	20000c6c 	.word	0x20000c6c

0800e588 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b08c      	sub	sp, #48	@ 0x30
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800e590:	2323      	movs	r3, #35	@ 0x23
 800e592:	723b      	strb	r3, [r7, #8]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	60fb      	str	r3, [r7, #12]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800e598:	f107 0308 	add.w	r3, r7, #8
 800e59c:	4618      	mov	r0, r3
 800e59e:	f005 f9df 	bl	8013960 <LoRaMacMibSetRequestConfirm>
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d002      	beq.n	800e5ae <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800e5a8:	f04f 33ff 	mov.w	r3, #4294967295
 800e5ac:	e000      	b.n	800e5b0 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800e5ae:	2300      	movs	r3, #0
}
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	3730      	adds	r7, #48	@ 0x30
 800e5b4:	46bd      	mov	sp, r7
 800e5b6:	bd80      	pop	{r7, pc}

0800e5b8 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800e5b8:	b580      	push	{r7, lr}
 800e5ba:	b082      	sub	sp, #8
 800e5bc:	af00      	add	r7, sp, #0
 800e5be:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800e5c0:	4b18      	ldr	r3, [pc, #96]	@ (800e624 <McpsConfirm+0x6c>)
 800e5c2:	2201      	movs	r2, #1
 800e5c4:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	785a      	ldrb	r2, [r3, #1]
 800e5ca:	4b16      	ldr	r3, [pc, #88]	@ (800e624 <McpsConfirm+0x6c>)
 800e5cc:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	789b      	ldrb	r3, [r3, #2]
 800e5d2:	b25a      	sxtb	r2, r3
 800e5d4:	4b13      	ldr	r3, [pc, #76]	@ (800e624 <McpsConfirm+0x6c>)
 800e5d6:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	68db      	ldr	r3, [r3, #12]
 800e5dc:	4a11      	ldr	r2, [pc, #68]	@ (800e624 <McpsConfirm+0x6c>)
 800e5de:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800e5e6:	4b0f      	ldr	r3, [pc, #60]	@ (800e624 <McpsConfirm+0x6c>)
 800e5e8:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	691b      	ldr	r3, [r3, #16]
 800e5ee:	b2da      	uxtb	r2, r3
 800e5f0:	4b0c      	ldr	r3, [pc, #48]	@ (800e624 <McpsConfirm+0x6c>)
 800e5f2:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	791b      	ldrb	r3, [r3, #4]
 800e5f8:	461a      	mov	r2, r3
 800e5fa:	4b0a      	ldr	r3, [pc, #40]	@ (800e624 <McpsConfirm+0x6c>)
 800e5fc:	725a      	strb	r2, [r3, #9]

    if( LmHandlerCallbacks->OnTxData != NULL )
 800e5fe:	4b0a      	ldr	r3, [pc, #40]	@ (800e628 <McpsConfirm+0x70>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e604:	2b00      	cmp	r3, #0
 800e606:	d004      	beq.n	800e612 <McpsConfirm+0x5a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800e608:	4b07      	ldr	r3, [pc, #28]	@ (800e628 <McpsConfirm+0x70>)
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e60e:	4805      	ldr	r0, [pc, #20]	@ (800e624 <McpsConfirm+0x6c>)
 800e610:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800e612:	6879      	ldr	r1, [r7, #4]
 800e614:	2000      	movs	r0, #0
 800e616:	f000 f9e9 	bl	800e9ec <LmHandlerPackagesNotify>
}
 800e61a:	bf00      	nop
 800e61c:	3708      	adds	r7, #8
 800e61e:	46bd      	mov	sp, r7
 800e620:	bd80      	pop	{r7, pc}
 800e622:	bf00      	nop
 800e624:	200000b4 	.word	0x200000b4
 800e628:	20000c84 	.word	0x20000c84

0800e62c <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	b086      	sub	sp, #24
 800e630:	af00      	add	r7, sp, #0
 800e632:	6078      	str	r0, [r7, #4]
 800e634:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800e636:	2300      	movs	r3, #0
 800e638:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800e63a:	4b2d      	ldr	r3, [pc, #180]	@ (800e6f0 <McpsIndication+0xc4>)
 800e63c:	2201      	movs	r2, #1
 800e63e:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	785a      	ldrb	r2, [r3, #1]
 800e644:	4b2a      	ldr	r3, [pc, #168]	@ (800e6f0 <McpsIndication+0xc4>)
 800e646:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800e648:	4b29      	ldr	r3, [pc, #164]	@ (800e6f0 <McpsIndication+0xc4>)
 800e64a:	785b      	ldrb	r3, [r3, #1]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d14b      	bne.n	800e6e8 <McpsIndication+0xbc>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	791b      	ldrb	r3, [r3, #4]
 800e654:	b25a      	sxtb	r2, r3
 800e656:	4b26      	ldr	r3, [pc, #152]	@ (800e6f0 <McpsIndication+0xc4>)
 800e658:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e65a:	683b      	ldr	r3, [r7, #0]
 800e65c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e660:	b25a      	sxtb	r2, r3
 800e662:	4b23      	ldr	r3, [pc, #140]	@ (800e6f0 <McpsIndication+0xc4>)
 800e664:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e66c:	4b20      	ldr	r3, [pc, #128]	@ (800e6f0 <McpsIndication+0xc4>)
 800e66e:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e670:	683b      	ldr	r3, [r7, #0]
 800e672:	78da      	ldrb	r2, [r3, #3]
 800e674:	4b1e      	ldr	r3, [pc, #120]	@ (800e6f0 <McpsIndication+0xc4>)
 800e676:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	691b      	ldr	r3, [r3, #16]
 800e67c:	4a1c      	ldr	r2, [pc, #112]	@ (800e6f0 <McpsIndication+0xc4>)
 800e67e:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	78db      	ldrb	r3, [r3, #3]
 800e684:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	7b1b      	ldrb	r3, [r3, #12]
 800e68a:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	689b      	ldr	r3, [r3, #8]
 800e690:	617b      	str	r3, [r7, #20]

    if( LmHandlerCallbacks->OnRxData != NULL )
 800e692:	4b18      	ldr	r3, [pc, #96]	@ (800e6f4 <McpsIndication+0xc8>)
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d007      	beq.n	800e6ac <McpsIndication+0x80>
    {
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800e69c:	4b15      	ldr	r3, [pc, #84]	@ (800e6f4 <McpsIndication+0xc8>)
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6a2:	f107 0210 	add.w	r2, r7, #16
 800e6a6:	4912      	ldr	r1, [pc, #72]	@ (800e6f0 <McpsIndication+0xc4>)
 800e6a8:	4610      	mov	r0, r2
 800e6aa:	4798      	blx	r3
    }

    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800e6ac:	4b11      	ldr	r3, [pc, #68]	@ (800e6f4 <McpsIndication+0xc8>)
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d007      	beq.n	800e6c6 <McpsIndication+0x9a>
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	7e1b      	ldrb	r3, [r3, #24]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d003      	beq.n	800e6c6 <McpsIndication+0x9a>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800e6be:	4b0d      	ldr	r3, [pc, #52]	@ (800e6f4 <McpsIndication+0xc8>)
 800e6c0:	681b      	ldr	r3, [r3, #0]
 800e6c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6c4:	4798      	blx	r3
    }
    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800e6c6:	6879      	ldr	r1, [r7, #4]
 800e6c8:	2001      	movs	r0, #1
 800e6ca:	f000 f98f 	bl	800e9ec <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800e6ce:	f107 030f 	add.w	r3, r7, #15
 800e6d2:	4618      	mov	r0, r3
 800e6d4:	f7ff ff10 	bl	800e4f8 <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	795b      	ldrb	r3, [r3, #5]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d004      	beq.n	800e6ea <McpsIndication+0xbe>
    {
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */
        IsUplinkTxPending = true;
 800e6e0:	4b05      	ldr	r3, [pc, #20]	@ (800e6f8 <McpsIndication+0xcc>)
 800e6e2:	2201      	movs	r2, #1
 800e6e4:	701a      	strb	r2, [r3, #0]
 800e6e6:	e000      	b.n	800e6ea <McpsIndication+0xbe>
        return;
 800e6e8:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800e6ea:	3718      	adds	r7, #24
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bd80      	pop	{r7, pc}
 800e6f0:	200000d0 	.word	0x200000d0
 800e6f4:	20000c84 	.word	0x20000c84
 800e6f8:	20000cb4 	.word	0x20000cb4

0800e6fc <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b08c      	sub	sp, #48	@ 0x30
 800e700:	af00      	add	r7, sp, #0
 800e702:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800e704:	4b49      	ldr	r3, [pc, #292]	@ (800e82c <MlmeConfirm+0x130>)
 800e706:	2200      	movs	r2, #0
 800e708:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	785a      	ldrb	r2, [r3, #1]
 800e70e:	4b47      	ldr	r3, [pc, #284]	@ (800e82c <MlmeConfirm+0x130>)
 800e710:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800e712:	4b47      	ldr	r3, [pc, #284]	@ (800e830 <MlmeConfirm+0x134>)
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d004      	beq.n	800e726 <MlmeConfirm+0x2a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800e71c:	4b44      	ldr	r3, [pc, #272]	@ (800e830 <MlmeConfirm+0x134>)
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e722:	4842      	ldr	r0, [pc, #264]	@ (800e82c <MlmeConfirm+0x130>)
 800e724:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800e726:	6879      	ldr	r1, [r7, #4]
 800e728:	2002      	movs	r0, #2
 800e72a:	f000 f95f 	bl	800e9ec <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	781b      	ldrb	r3, [r3, #0]
 800e732:	3b01      	subs	r3, #1
 800e734:	2b0b      	cmp	r3, #11
 800e736:	d872      	bhi.n	800e81e <MlmeConfirm+0x122>
 800e738:	a201      	add	r2, pc, #4	@ (adr r2, 800e740 <MlmeConfirm+0x44>)
 800e73a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e73e:	bf00      	nop
 800e740:	0800e771 	.word	0x0800e771
 800e744:	0800e81f 	.word	0x0800e81f
 800e748:	0800e81f 	.word	0x0800e81f
 800e74c:	0800e81f 	.word	0x0800e81f
 800e750:	0800e7ed 	.word	0x0800e7ed
 800e754:	0800e81f 	.word	0x0800e81f
 800e758:	0800e81f 	.word	0x0800e81f
 800e75c:	0800e81f 	.word	0x0800e81f
 800e760:	0800e81f 	.word	0x0800e81f
 800e764:	0800e81f 	.word	0x0800e81f
 800e768:	0800e805 	.word	0x0800e805
 800e76c:	0800e81f 	.word	0x0800e81f
    {
        case MLME_JOIN:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type = MIB_DEV_ADDR;
 800e770:	2306      	movs	r3, #6
 800e772:	723b      	strb	r3, [r7, #8]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800e774:	f107 0308 	add.w	r3, r7, #8
 800e778:	4618      	mov	r0, r3
 800e77a:	f004 ff19 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800e77e:	4b2d      	ldr	r3, [pc, #180]	@ (800e834 <MlmeConfirm+0x138>)
 800e780:	79db      	ldrb	r3, [r3, #7]
 800e782:	68fa      	ldr	r2, [r7, #12]
 800e784:	4611      	mov	r1, r2
 800e786:	4618      	mov	r0, r3
 800e788:	f7ff fa6c 	bl	800dc64 <SecureElementSetDevAddr>
 800e78c:	4603      	mov	r3, r0
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d102      	bne.n	800e798 <MlmeConfirm+0x9c>
                {
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	4a28      	ldr	r2, [pc, #160]	@ (800e838 <MlmeConfirm+0x13c>)
 800e796:	6153      	str	r3, [r2, #20]
                }
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800e798:	4828      	ldr	r0, [pc, #160]	@ (800e83c <MlmeConfirm+0x140>)
 800e79a:	f7ff fecd 	bl	800e538 <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800e79e:	4828      	ldr	r0, [pc, #160]	@ (800e840 <MlmeConfirm+0x144>)
 800e7a0:	f000 fa74 	bl	800ec8c <LmHandlerGetTxPower>

                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e7a4:	4b21      	ldr	r3, [pc, #132]	@ (800e82c <MlmeConfirm+0x130>)
 800e7a6:	785b      	ldrb	r3, [r3, #1]
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d108      	bne.n	800e7be <MlmeConfirm+0xc2>
                {
                    /* Status is OK, node has joined the network */
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800e7ac:	4b21      	ldr	r3, [pc, #132]	@ (800e834 <MlmeConfirm+0x138>)
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	719a      	strb	r2, [r3, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800e7b2:	4b24      	ldr	r3, [pc, #144]	@ (800e844 <MlmeConfirm+0x148>)
 800e7b4:	785b      	ldrb	r3, [r3, #1]
 800e7b6:	4618      	mov	r0, r3
 800e7b8:	f7ff fe16 	bl	800e3e8 <LmHandlerRequestClass>
 800e7bc:	e002      	b.n	800e7c4 <MlmeConfirm+0xc8>
                }
                else
                {
                    /* Join was not successful. Try to join again */
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800e7be:	4b1d      	ldr	r3, [pc, #116]	@ (800e834 <MlmeConfirm+0x138>)
 800e7c0:	22ff      	movs	r2, #255	@ 0xff
 800e7c2:	719a      	strb	r2, [r3, #6]
                }
                /* Notify upper layer */
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800e7c4:	4b1a      	ldr	r3, [pc, #104]	@ (800e830 <MlmeConfirm+0x134>)
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d004      	beq.n	800e7d8 <MlmeConfirm+0xdc>
                {
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800e7ce:	4b18      	ldr	r3, [pc, #96]	@ (800e830 <MlmeConfirm+0x134>)
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e7d4:	4817      	ldr	r0, [pc, #92]	@ (800e834 <MlmeConfirm+0x138>)
 800e7d6:	4798      	blx	r3
                }
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e7d8:	4b14      	ldr	r3, [pc, #80]	@ (800e82c <MlmeConfirm+0x130>)
 800e7da:	785b      	ldrb	r3, [r3, #1]
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d120      	bne.n	800e822 <MlmeConfirm+0x126>
                {
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800e7e0:	4b14      	ldr	r3, [pc, #80]	@ (800e834 <MlmeConfirm+0x138>)
 800e7e2:	79db      	ldrb	r3, [r3, #7]
 800e7e4:	4618      	mov	r0, r3
 800e7e6:	f7fe ffe7 	bl	800d7b8 <SecureElementPrintSessionKeys>
                }
            }
            break;
 800e7ea:	e01a      	b.n	800e822 <MlmeConfirm+0x126>
        case MLME_LINK_CHECK:
            {
                RxParams.LinkCheck = true;
 800e7ec:	4b16      	ldr	r3, [pc, #88]	@ (800e848 <MlmeConfirm+0x14c>)
 800e7ee:	2201      	movs	r2, #1
 800e7f0:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	7a1a      	ldrb	r2, [r3, #8]
 800e7f6:	4b14      	ldr	r3, [pc, #80]	@ (800e848 <MlmeConfirm+0x14c>)
 800e7f8:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	7a5a      	ldrb	r2, [r3, #9]
 800e7fe:	4b12      	ldr	r3, [pc, #72]	@ (800e848 <MlmeConfirm+0x14c>)
 800e800:	74da      	strb	r2, [r3, #19]
            }
            break;
 800e802:	e00f      	b.n	800e824 <MlmeConfirm+0x128>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        case MLME_BEACON_ACQUISITION:
            {
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	785b      	ldrb	r3, [r3, #1]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d105      	bne.n	800e818 <MlmeConfirm+0x11c>
                {
                    /* Beacon has been acquired */
                    /* Request server for ping slot */
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800e80c:	4b0d      	ldr	r3, [pc, #52]	@ (800e844 <MlmeConfirm+0x148>)
 800e80e:	7c1b      	ldrb	r3, [r3, #16]
 800e810:	4618      	mov	r0, r3
 800e812:	f7ff fddd 	bl	800e3d0 <LmHandlerPingSlotReq>
                    /* Beacon not acquired */
                    /* Request Device Time again. */
                    LmHandlerDeviceTimeReq( );
                }
            }
            break;
 800e816:	e005      	b.n	800e824 <MlmeConfirm+0x128>
                    LmHandlerDeviceTimeReq( );
 800e818:	f7ff fdbe 	bl	800e398 <LmHandlerDeviceTimeReq>
            break;
 800e81c:	e002      	b.n	800e824 <MlmeConfirm+0x128>
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800e81e:	bf00      	nop
 800e820:	e000      	b.n	800e824 <MlmeConfirm+0x128>
            break;
 800e822:	bf00      	nop
    }
}
 800e824:	bf00      	nop
 800e826:	3730      	adds	r7, #48	@ 0x30
 800e828:	46bd      	mov	sp, r7
 800e82a:	bd80      	pop	{r7, pc}
 800e82c:	200000b4 	.word	0x200000b4
 800e830:	20000c84 	.word	0x20000c84
 800e834:	200000a8 	.word	0x200000a8
 800e838:	20000c30 	.word	0x20000c30
 800e83c:	200000ac 	.word	0x200000ac
 800e840:	200000ad 	.word	0x200000ad
 800e844:	20000c6c 	.word	0x20000c6c
 800e848:	200000d0 	.word	0x200000d0

0800e84c <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800e84c:	b580      	push	{r7, lr}
 800e84e:	b082      	sub	sp, #8
 800e850:	af00      	add	r7, sp, #0
 800e852:	6078      	str	r0, [r7, #4]
 800e854:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800e856:	4b20      	ldr	r3, [pc, #128]	@ (800e8d8 <MlmeIndication+0x8c>)
 800e858:	2200      	movs	r2, #0
 800e85a:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	785a      	ldrb	r2, [r3, #1]
 800e860:	4b1d      	ldr	r3, [pc, #116]	@ (800e8d8 <MlmeIndication+0x8c>)
 800e862:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	789b      	ldrb	r3, [r3, #2]
 800e868:	b25a      	sxtb	r2, r3
 800e86a:	4b1b      	ldr	r3, [pc, #108]	@ (800e8d8 <MlmeIndication+0x8c>)
 800e86c:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800e86e:	683b      	ldr	r3, [r7, #0]
 800e870:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e874:	b25a      	sxtb	r2, r3
 800e876:	4b18      	ldr	r3, [pc, #96]	@ (800e8d8 <MlmeIndication+0x8c>)
 800e878:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800e87a:	683b      	ldr	r3, [r7, #0]
 800e87c:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800e880:	4b15      	ldr	r3, [pc, #84]	@ (800e8d8 <MlmeIndication+0x8c>)
 800e882:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800e884:	683b      	ldr	r3, [r7, #0]
 800e886:	78da      	ldrb	r2, [r3, #3]
 800e888:	4b13      	ldr	r3, [pc, #76]	@ (800e8d8 <MlmeIndication+0x8c>)
 800e88a:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	685b      	ldr	r3, [r3, #4]
 800e890:	4a11      	ldr	r2, [pc, #68]	@ (800e8d8 <MlmeIndication+0x8c>)
 800e892:	60d3      	str	r3, [r2, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800e894:	4b11      	ldr	r3, [pc, #68]	@ (800e8dc <MlmeIndication+0x90>)
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d00d      	beq.n	800e8ba <MlmeIndication+0x6e>
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	781b      	ldrb	r3, [r3, #0]
 800e8a2:	2b0a      	cmp	r3, #10
 800e8a4:	d009      	beq.n	800e8ba <MlmeIndication+0x6e>
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	781b      	ldrb	r3, [r3, #0]
 800e8aa:	2b0e      	cmp	r3, #14
 800e8ac:	d005      	beq.n	800e8ba <MlmeIndication+0x6e>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800e8ae:	4b0b      	ldr	r3, [pc, #44]	@ (800e8dc <MlmeIndication+0x90>)
 800e8b0:	681b      	ldr	r3, [r3, #0]
 800e8b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8b4:	4908      	ldr	r1, [pc, #32]	@ (800e8d8 <MlmeIndication+0x8c>)
 800e8b6:	2000      	movs	r0, #0
 800e8b8:	4798      	blx	r3
    }

    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800e8ba:	6879      	ldr	r1, [r7, #4]
 800e8bc:	2003      	movs	r0, #3
 800e8be:	f000 f895 	bl	800e9ec <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	781b      	ldrb	r3, [r3, #0]
 800e8c6:	2b0a      	cmp	r3, #10
 800e8c8:	d001      	beq.n	800e8ce <MlmeIndication+0x82>
 800e8ca:	2b0e      	cmp	r3, #14
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800e8cc:	e000      	b.n	800e8d0 <MlmeIndication+0x84>
            break;
 800e8ce:	bf00      	nop
    }
}
 800e8d0:	bf00      	nop
 800e8d2:	3708      	adds	r7, #8
 800e8d4:	46bd      	mov	sp, r7
 800e8d6:	bd80      	pop	{r7, pc}
 800e8d8:	200000d0 	.word	0x200000d0
 800e8dc:	20000c84 	.word	0x20000c84

0800e8e0 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b084      	sub	sp, #16
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	4603      	mov	r3, r0
 800e8e8:	6039      	str	r1, [r7, #0]
 800e8ea:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	60fb      	str	r3, [r7, #12]
    switch( id )
 800e8f0:	79fb      	ldrb	r3, [r7, #7]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d104      	bne.n	800e900 <LmHandlerPackageRegister+0x20>
    {
        case PACKAGE_ID_COMPLIANCE:
            {
                package = LmhpCompliancePackageFactory( );
 800e8f6:	f000 fa8b 	bl	800ee10 <LmhpCompliancePackageFactory>
 800e8fa:	4603      	mov	r3, r0
 800e8fc:	60fb      	str	r3, [r7, #12]
                break;
 800e8fe:	e00d      	b.n	800e91c <LmHandlerPackageRegister+0x3c>
            }
        default:
            {
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800e900:	f107 020c 	add.w	r2, r7, #12
 800e904:	79fb      	ldrb	r3, [r7, #7]
 800e906:	4611      	mov	r1, r2
 800e908:	4618      	mov	r0, r3
 800e90a:	f000 ff73 	bl	800f7f4 <LmhpPackagesRegister>
 800e90e:	4603      	mov	r3, r0
 800e910:	2b00      	cmp	r3, #0
 800e912:	d002      	beq.n	800e91a <LmHandlerPackageRegister+0x3a>
                {
                    return LORAMAC_HANDLER_ERROR;
 800e914:	f04f 33ff 	mov.w	r3, #4294967295
 800e918:	e03b      	b.n	800e992 <LmHandlerPackageRegister+0xb2>
                }
                break;
 800e91a:	bf00      	nop
            }
    }
    if( package != NULL )
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d035      	beq.n	800e98e <LmHandlerPackageRegister+0xae>
    {
        LmHandlerPackages[id] = package;
 800e922:	79fb      	ldrb	r3, [r7, #7]
 800e924:	68fa      	ldr	r2, [r7, #12]
 800e926:	491d      	ldr	r1, [pc, #116]	@ (800e99c <LmHandlerPackageRegister+0xbc>)
 800e928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800e92c:	79fb      	ldrb	r3, [r7, #7]
 800e92e:	4a1b      	ldr	r2, [pc, #108]	@ (800e99c <LmHandlerPackageRegister+0xbc>)
 800e930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e934:	4a1a      	ldr	r2, [pc, #104]	@ (800e9a0 <LmHandlerPackageRegister+0xc0>)
 800e936:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800e938:	4b1a      	ldr	r3, [pc, #104]	@ (800e9a4 <LmHandlerPackageRegister+0xc4>)
 800e93a:	681a      	ldr	r2, [r3, #0]
 800e93c:	79fb      	ldrb	r3, [r7, #7]
 800e93e:	4917      	ldr	r1, [pc, #92]	@ (800e99c <LmHandlerPackageRegister+0xbc>)
 800e940:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e944:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800e946:	631a      	str	r2, [r3, #48]	@ 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800e948:	4b16      	ldr	r3, [pc, #88]	@ (800e9a4 <LmHandlerPackageRegister+0xc4>)
 800e94a:	681a      	ldr	r2, [r3, #0]
 800e94c:	79fb      	ldrb	r3, [r7, #7]
 800e94e:	4913      	ldr	r1, [pc, #76]	@ (800e99c <LmHandlerPackageRegister+0xbc>)
 800e950:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e954:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800e956:	635a      	str	r2, [r3, #52]	@ 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800e958:	79fb      	ldrb	r3, [r7, #7]
 800e95a:	4a10      	ldr	r2, [pc, #64]	@ (800e99c <LmHandlerPackageRegister+0xbc>)
 800e95c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e960:	4a11      	ldr	r2, [pc, #68]	@ (800e9a8 <LmHandlerPackageRegister+0xc8>)
 800e962:	62da      	str	r2, [r3, #44]	@ 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800e964:	4b0f      	ldr	r3, [pc, #60]	@ (800e9a4 <LmHandlerPackageRegister+0xc4>)
 800e966:	681a      	ldr	r2, [r3, #0]
 800e968:	79fb      	ldrb	r3, [r7, #7]
 800e96a:	490c      	ldr	r1, [pc, #48]	@ (800e99c <LmHandlerPackageRegister+0xbc>)
 800e96c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e970:	6992      	ldr	r2, [r2, #24]
 800e972:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800e974:	79fb      	ldrb	r3, [r7, #7]
 800e976:	4a09      	ldr	r2, [pc, #36]	@ (800e99c <LmHandlerPackageRegister+0xbc>)
 800e978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e97c:	685b      	ldr	r3, [r3, #4]
 800e97e:	4a0b      	ldr	r2, [pc, #44]	@ (800e9ac <LmHandlerPackageRegister+0xcc>)
 800e980:	6851      	ldr	r1, [r2, #4]
 800e982:	4a0a      	ldr	r2, [pc, #40]	@ (800e9ac <LmHandlerPackageRegister+0xcc>)
 800e984:	7852      	ldrb	r2, [r2, #1]
 800e986:	6838      	ldr	r0, [r7, #0]
 800e988:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800e98a:	2300      	movs	r3, #0
 800e98c:	e001      	b.n	800e992 <LmHandlerPackageRegister+0xb2>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800e98e:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800e992:	4618      	mov	r0, r3
 800e994:	3710      	adds	r7, #16
 800e996:	46bd      	mov	sp, r7
 800e998:	bd80      	pop	{r7, pc}
 800e99a:	bf00      	nop
 800e99c:	20000c58 	.word	0x20000c58
 800e9a0:	0800e081 	.word	0x0800e081
 800e9a4:	20000c84 	.word	0x20000c84
 800e9a8:	0800e399 	.word	0x0800e399
 800e9ac:	200000e4 	.word	0x200000e4

0800e9b0 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800e9b0:	b580      	push	{r7, lr}
 800e9b2:	b082      	sub	sp, #8
 800e9b4:	af00      	add	r7, sp, #0
 800e9b6:	4603      	mov	r3, r0
 800e9b8:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800e9ba:	79fb      	ldrb	r3, [r7, #7]
 800e9bc:	2b04      	cmp	r3, #4
 800e9be:	d80e      	bhi.n	800e9de <LmHandlerPackageIsInitialized+0x2e>
 800e9c0:	79fb      	ldrb	r3, [r7, #7]
 800e9c2:	4a09      	ldr	r2, [pc, #36]	@ (800e9e8 <LmHandlerPackageIsInitialized+0x38>)
 800e9c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e9c8:	689b      	ldr	r3, [r3, #8]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d007      	beq.n	800e9de <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800e9ce:	79fb      	ldrb	r3, [r7, #7]
 800e9d0:	4a05      	ldr	r2, [pc, #20]	@ (800e9e8 <LmHandlerPackageIsInitialized+0x38>)
 800e9d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e9d6:	689b      	ldr	r3, [r3, #8]
 800e9d8:	4798      	blx	r3
 800e9da:	4603      	mov	r3, r0
 800e9dc:	e000      	b.n	800e9e0 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800e9de:	2300      	movs	r3, #0
    }
}
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	3708      	adds	r7, #8
 800e9e4:	46bd      	mov	sp, r7
 800e9e6:	bd80      	pop	{r7, pc}
 800e9e8:	20000c58 	.word	0x20000c58

0800e9ec <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800e9ec:	b580      	push	{r7, lr}
 800e9ee:	b084      	sub	sp, #16
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	4603      	mov	r3, r0
 800e9f4:	6039      	str	r1, [r7, #0]
 800e9f6:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	73fb      	strb	r3, [r7, #15]
 800e9fc:	e067      	b.n	800eace <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800e9fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea02:	4a37      	ldr	r2, [pc, #220]	@ (800eae0 <LmHandlerPackagesNotify+0xf4>)
 800ea04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d05a      	beq.n	800eac2 <LmHandlerPackagesNotify+0xd6>
        {
            switch( notifyType )
 800ea0c:	79fb      	ldrb	r3, [r7, #7]
 800ea0e:	2b03      	cmp	r3, #3
 800ea10:	d84e      	bhi.n	800eab0 <LmHandlerPackagesNotify+0xc4>
 800ea12:	a201      	add	r2, pc, #4	@ (adr r2, 800ea18 <LmHandlerPackagesNotify+0x2c>)
 800ea14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea18:	0800ea29 	.word	0x0800ea29
 800ea1c:	0800ea4b 	.word	0x0800ea4b
 800ea20:	0800ea6d 	.word	0x0800ea6d
 800ea24:	0800ea8f 	.word	0x0800ea8f
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800ea28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea2c:	4a2c      	ldr	r2, [pc, #176]	@ (800eae0 <LmHandlerPackagesNotify+0xf4>)
 800ea2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea32:	699b      	ldr	r3, [r3, #24]
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d03d      	beq.n	800eab4 <LmHandlerPackagesNotify+0xc8>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800ea38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea3c:	4a28      	ldr	r2, [pc, #160]	@ (800eae0 <LmHandlerPackagesNotify+0xf4>)
 800ea3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea42:	699b      	ldr	r3, [r3, #24]
 800ea44:	6838      	ldr	r0, [r7, #0]
 800ea46:	4798      	blx	r3
                        }
                        break;
 800ea48:	e034      	b.n	800eab4 <LmHandlerPackagesNotify+0xc8>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800ea4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea4e:	4a24      	ldr	r2, [pc, #144]	@ (800eae0 <LmHandlerPackagesNotify+0xf4>)
 800ea50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea54:	69db      	ldr	r3, [r3, #28]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d02e      	beq.n	800eab8 <LmHandlerPackagesNotify+0xcc>
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800ea5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea5e:	4a20      	ldr	r2, [pc, #128]	@ (800eae0 <LmHandlerPackagesNotify+0xf4>)
 800ea60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea64:	69db      	ldr	r3, [r3, #28]
 800ea66:	6838      	ldr	r0, [r7, #0]
 800ea68:	4798      	blx	r3
                        }
                        break;
 800ea6a:	e025      	b.n	800eab8 <LmHandlerPackagesNotify+0xcc>
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800ea6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea70:	4a1b      	ldr	r2, [pc, #108]	@ (800eae0 <LmHandlerPackagesNotify+0xf4>)
 800ea72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea76:	6a1b      	ldr	r3, [r3, #32]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d01f      	beq.n	800eabc <LmHandlerPackagesNotify+0xd0>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800ea7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea80:	4a17      	ldr	r2, [pc, #92]	@ (800eae0 <LmHandlerPackagesNotify+0xf4>)
 800ea82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea86:	6a1b      	ldr	r3, [r3, #32]
 800ea88:	6838      	ldr	r0, [r7, #0]
 800ea8a:	4798      	blx	r3
                        }
                        break;
 800ea8c:	e016      	b.n	800eabc <LmHandlerPackagesNotify+0xd0>
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800ea8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ea92:	4a13      	ldr	r2, [pc, #76]	@ (800eae0 <LmHandlerPackagesNotify+0xf4>)
 800ea94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d010      	beq.n	800eac0 <LmHandlerPackagesNotify+0xd4>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800ea9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eaa2:	4a0f      	ldr	r2, [pc, #60]	@ (800eae0 <LmHandlerPackagesNotify+0xf4>)
 800eaa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eaa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eaaa:	6838      	ldr	r0, [r7, #0]
 800eaac:	4798      	blx	r3
                        }
                        break;
 800eaae:	e007      	b.n	800eac0 <LmHandlerPackagesNotify+0xd4>
                    }
                default:
                    {
                        break;
 800eab0:	bf00      	nop
 800eab2:	e006      	b.n	800eac2 <LmHandlerPackagesNotify+0xd6>
                        break;
 800eab4:	bf00      	nop
 800eab6:	e004      	b.n	800eac2 <LmHandlerPackagesNotify+0xd6>
                        break;
 800eab8:	bf00      	nop
 800eaba:	e002      	b.n	800eac2 <LmHandlerPackagesNotify+0xd6>
                        break;
 800eabc:	bf00      	nop
 800eabe:	e000      	b.n	800eac2 <LmHandlerPackagesNotify+0xd6>
                        break;
 800eac0:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800eac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eac6:	b2db      	uxtb	r3, r3
 800eac8:	3301      	adds	r3, #1
 800eaca:	b2db      	uxtb	r3, r3
 800eacc:	73fb      	strb	r3, [r7, #15]
 800eace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ead2:	2b04      	cmp	r3, #4
 800ead4:	dd93      	ble.n	800e9fe <LmHandlerPackagesNotify+0x12>
                    }
            }
        }
    }
}
 800ead6:	bf00      	nop
 800ead8:	bf00      	nop
 800eada:	3710      	adds	r7, #16
 800eadc:	46bd      	mov	sp, r7
 800eade:	bd80      	pop	{r7, pc}
 800eae0:	20000c58 	.word	0x20000c58

0800eae4 <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 800eae4:	b580      	push	{r7, lr}
 800eae6:	b082      	sub	sp, #8
 800eae8:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800eaea:	2300      	movs	r3, #0
 800eaec:	71fb      	strb	r3, [r7, #7]
 800eaee:	e018      	b.n	800eb22 <LmHandlerPackageIsTxPending+0x3e>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
#else
        if( LmHandlerPackages[i] != NULL )
 800eaf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eaf4:	4a0f      	ldr	r2, [pc, #60]	@ (800eb34 <LmHandlerPackageIsTxPending+0x50>)
 800eaf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d00b      	beq.n	800eb16 <LmHandlerPackageIsTxPending+0x32>
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800eafe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb02:	4a0c      	ldr	r2, [pc, #48]	@ (800eb34 <LmHandlerPackageIsTxPending+0x50>)
 800eb04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb08:	68db      	ldr	r3, [r3, #12]
 800eb0a:	4798      	blx	r3
 800eb0c:	4603      	mov	r3, r0
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d001      	beq.n	800eb16 <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800eb12:	2301      	movs	r3, #1
 800eb14:	e00a      	b.n	800eb2c <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800eb16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb1a:	b2db      	uxtb	r3, r3
 800eb1c:	3301      	adds	r3, #1
 800eb1e:	b2db      	uxtb	r3, r3
 800eb20:	71fb      	strb	r3, [r7, #7]
 800eb22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb26:	2b04      	cmp	r3, #4
 800eb28:	dde2      	ble.n	800eaf0 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800eb2a:	2300      	movs	r3, #0
}
 800eb2c:	4618      	mov	r0, r3
 800eb2e:	3708      	adds	r7, #8
 800eb30:	46bd      	mov	sp, r7
 800eb32:	bd80      	pop	{r7, pc}
 800eb34:	20000c58 	.word	0x20000c58

0800eb38 <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b082      	sub	sp, #8
 800eb3c:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800eb3e:	2300      	movs	r3, #0
 800eb40:	71fb      	strb	r3, [r7, #7]
 800eb42:	e022      	b.n	800eb8a <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800eb44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb48:	4a14      	ldr	r2, [pc, #80]	@ (800eb9c <LmHandlerPackagesProcess+0x64>)
 800eb4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d015      	beq.n	800eb7e <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800eb52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb56:	4a11      	ldr	r2, [pc, #68]	@ (800eb9c <LmHandlerPackagesProcess+0x64>)
 800eb58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb5c:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d00d      	beq.n	800eb7e <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800eb62:	79fb      	ldrb	r3, [r7, #7]
 800eb64:	4618      	mov	r0, r3
 800eb66:	f7ff ff23 	bl	800e9b0 <LmHandlerPackageIsInitialized>
 800eb6a:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d006      	beq.n	800eb7e <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800eb70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb74:	4a09      	ldr	r2, [pc, #36]	@ (800eb9c <LmHandlerPackagesProcess+0x64>)
 800eb76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800eb7a:	691b      	ldr	r3, [r3, #16]
 800eb7c:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800eb7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb82:	b2db      	uxtb	r3, r3
 800eb84:	3301      	adds	r3, #1
 800eb86:	b2db      	uxtb	r3, r3
 800eb88:	71fb      	strb	r3, [r7, #7]
 800eb8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb8e:	2b04      	cmp	r3, #4
 800eb90:	ddd8      	ble.n	800eb44 <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800eb92:	bf00      	nop
 800eb94:	bf00      	nop
 800eb96:	3708      	adds	r7, #8
 800eb98:	46bd      	mov	sp, r7
 800eb9a:	bd80      	pop	{r7, pc}
 800eb9c:	20000c58 	.word	0x20000c58

0800eba0 <LmHandlerOnTxFrameCtrlChanged>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void LmHandlerOnTxFrameCtrlChanged( LmHandlerMsgTypes_t isTxConfirmed )
{
 800eba0:	b580      	push	{r7, lr}
 800eba2:	b082      	sub	sp, #8
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	4603      	mov	r3, r0
 800eba8:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800ebaa:	4a09      	ldr	r2, [pc, #36]	@ (800ebd0 <LmHandlerOnTxFrameCtrlChanged+0x30>)
 800ebac:	79fb      	ldrb	r3, [r7, #7]
 800ebae:	70d3      	strb	r3, [r2, #3]

    if (LmHandlerCallbacks->OnTxFrameCtrlChanged != NULL)
 800ebb0:	4b08      	ldr	r3, [pc, #32]	@ (800ebd4 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800ebb2:	681b      	ldr	r3, [r3, #0]
 800ebb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d005      	beq.n	800ebc6 <LmHandlerOnTxFrameCtrlChanged+0x26>
    {
        LmHandlerCallbacks->OnTxFrameCtrlChanged( isTxConfirmed );
 800ebba:	4b06      	ldr	r3, [pc, #24]	@ (800ebd4 <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebc0:	79fa      	ldrb	r2, [r7, #7]
 800ebc2:	4610      	mov	r0, r2
 800ebc4:	4798      	blx	r3
    }
}
 800ebc6:	bf00      	nop
 800ebc8:	3708      	adds	r7, #8
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	bd80      	pop	{r7, pc}
 800ebce:	bf00      	nop
 800ebd0:	20000c6c 	.word	0x20000c6c
 800ebd4:	20000c84 	.word	0x20000c84

0800ebd8 <LmHandlerOnPingSlotPeriodicityChanged>:

static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity )
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b082      	sub	sp, #8
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	4603      	mov	r3, r0
 800ebe0:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800ebe2:	4a09      	ldr	r2, [pc, #36]	@ (800ec08 <LmHandlerOnPingSlotPeriodicityChanged+0x30>)
 800ebe4:	79fb      	ldrb	r3, [r7, #7]
 800ebe6:	7413      	strb	r3, [r2, #16]

    if (LmHandlerCallbacks->OnPingSlotPeriodicityChanged != NULL)
 800ebe8:	4b08      	ldr	r3, [pc, #32]	@ (800ec0c <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d005      	beq.n	800ebfe <LmHandlerOnPingSlotPeriodicityChanged+0x26>
    {
        LmHandlerCallbacks->OnPingSlotPeriodicityChanged( pingSlotPeriodicity );
 800ebf2:	4b06      	ldr	r3, [pc, #24]	@ (800ec0c <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ebf8:	79fa      	ldrb	r2, [r7, #7]
 800ebfa:	4610      	mov	r0, r2
 800ebfc:	4798      	blx	r3
    }
}
 800ebfe:	bf00      	nop
 800ec00:	3708      	adds	r7, #8
 800ec02:	46bd      	mov	sp, r7
 800ec04:	bd80      	pop	{r7, pc}
 800ec06:	bf00      	nop
 800ec08:	20000c6c 	.word	0x20000c6c
 800ec0c:	20000c84 	.word	0x20000c84

0800ec10 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
 800ec10:	b480      	push	{r7}
 800ec12:	b083      	sub	sp, #12
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	4603      	mov	r3, r0
 800ec18:	6039      	str	r1, [r7, #0]
 800ec1a:	71fb      	strb	r3, [r7, #7]
    if( featureVersion == NULL )
 800ec1c:	683b      	ldr	r3, [r7, #0]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d102      	bne.n	800ec28 <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800ec22:	f04f 33ff 	mov.w	r3, #4294967295
 800ec26:	e00e      	b.n	800ec46 <LmHandlerGetVersion+0x36>
    }

    switch( lmhType )
 800ec28:	79fb      	ldrb	r3, [r7, #7]
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	d002      	beq.n	800ec34 <LmHandlerGetVersion+0x24>
 800ec2e:	2b01      	cmp	r3, #1
 800ec30:	d004      	beq.n	800ec3c <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
            break;
 800ec32:	e007      	b.n	800ec44 <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	4a06      	ldr	r2, [pc, #24]	@ (800ec50 <LmHandlerGetVersion+0x40>)
 800ec38:	601a      	str	r2, [r3, #0]
            break;
 800ec3a:	e003      	b.n	800ec44 <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800ec3c:	683b      	ldr	r3, [r7, #0]
 800ec3e:	4a05      	ldr	r2, [pc, #20]	@ (800ec54 <LmHandlerGetVersion+0x44>)
 800ec40:	601a      	str	r2, [r3, #0]
            break;
 800ec42:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800ec44:	2300      	movs	r3, #0
}
 800ec46:	4618      	mov	r0, r3
 800ec48:	370c      	adds	r7, #12
 800ec4a:	46bd      	mov	sp, r7
 800ec4c:	bc80      	pop	{r7}
 800ec4e:	4770      	bx	lr
 800ec50:	01000400 	.word	0x01000400
 800ec54:	02010003 	.word	0x02010003

0800ec58 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	af00      	add	r7, sp, #0
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800ec5c:	f005 fd84 	bl	8014768 <LoRaMacDeInitialization>
 800ec60:	4603      	mov	r3, r0
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d101      	bne.n	800ec6a <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800ec66:	2300      	movs	r3, #0
 800ec68:	e001      	b.n	800ec6e <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800ec6a:	f06f 0301 	mvn.w	r3, #1
    }
}
 800ec6e:	4618      	mov	r0, r3
 800ec70:	bd80      	pop	{r7, pc}

0800ec72 <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800ec72:	b580      	push	{r7, lr}
 800ec74:	af00      	add	r7, sp, #0
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800ec76:	f004 fbd3 	bl	8013420 <LoRaMacHalt>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d101      	bne.n	800ec84 <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800ec80:	2300      	movs	r3, #0
 800ec82:	e001      	b.n	800ec88 <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800ec84:	f06f 0301 	mvn.w	r3, #1
    }
}
 800ec88:	4618      	mov	r0, r3
 800ec8a:	bd80      	pop	{r7, pc}

0800ec8c <LmHandlerGetTxPower>:
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
 800ec8c:	b580      	push	{r7, lr}
 800ec8e:	b08c      	sub	sp, #48	@ 0x30
 800ec90:	af00      	add	r7, sp, #0
 800ec92:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d102      	bne.n	800eca0 <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800ec9a:	f04f 33ff 	mov.w	r3, #4294967295
 800ec9e:	e016      	b.n	800ecce <LmHandlerGetTxPower+0x42>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800eca0:	2321      	movs	r3, #33	@ 0x21
 800eca2:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800eca4:	f107 0308 	add.w	r3, r7, #8
 800eca8:	4618      	mov	r0, r3
 800ecaa:	f004 fc81 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
 800ecae:	4603      	mov	r3, r0
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d002      	beq.n	800ecba <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800ecb4:	f04f 33ff 	mov.w	r3, #4294967295
 800ecb8:	e009      	b.n	800ecce <LmHandlerGetTxPower+0x42>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800ecba:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxPower = *txPower;
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	f993 2000 	ldrsb.w	r2, [r3]
 800ecc8:	4b03      	ldr	r3, [pc, #12]	@ (800ecd8 <LmHandlerGetTxPower+0x4c>)
 800ecca:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
 800eccc:	2300      	movs	r3, #0
}
 800ecce:	4618      	mov	r0, r3
 800ecd0:	3730      	adds	r7, #48	@ 0x30
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bd80      	pop	{r7, pc}
 800ecd6:	bf00      	nop
 800ecd8:	20000c6c 	.word	0x20000c6c

0800ecdc <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800ecdc:	b580      	push	{r7, lr}
 800ecde:	b08e      	sub	sp, #56	@ 0x38
 800ece0:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800ece2:	2300      	movs	r3, #0
 800ece4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    int32_t status = NVM_DATA_OK;
 800ece8:	2300      	movs	r3, #0
 800ecea:	633b      	str	r3, [r7, #48]	@ 0x30

    lmhStatus = LmHandlerHalt();
 800ecec:	f7ff ffc1 	bl	800ec72 <LmHandlerHalt>
 800ecf0:	4603      	mov	r3, r0
 800ecf2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( lmhStatus == LORAMAC_HANDLER_SUCCESS )
 800ecf6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d12f      	bne.n	800ed5e <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800ecfe:	f000 f859 	bl	800edb4 <NvmDataMgmtStoreBegin>
 800ed02:	6338      	str	r0, [r7, #48]	@ 0x30

        if( status == NVM_DATA_NO_UPDATED_DATA )
 800ed04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed06:	f113 0f02 	cmn.w	r3, #2
 800ed0a:	d103      	bne.n	800ed14 <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800ed0c:	23f8      	movs	r3, #248	@ 0xf8
 800ed0e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ed12:	e01c      	b.n	800ed4e <LmHandlerNvmDataStore+0x72>
        }
        else if( ( status != NVM_DATA_OK ) || ( LmHandlerCallbacks->OnStoreContextRequest == NULL ) )
 800ed14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d104      	bne.n	800ed24 <LmHandlerNvmDataStore+0x48>
 800ed1a:	4b1b      	ldr	r3, [pc, #108]	@ (800ed88 <LmHandlerNvmDataStore+0xac>)
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	695b      	ldr	r3, [r3, #20]
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d103      	bne.n	800ed2c <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800ed24:	23ff      	movs	r3, #255	@ 0xff
 800ed26:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ed2a:	e010      	b.n	800ed4e <LmHandlerNvmDataStore+0x72>
        }
        else
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_NVM_CTXS;
 800ed2c:	2327      	movs	r3, #39	@ 0x27
 800ed2e:	703b      	strb	r3, [r7, #0]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800ed30:	463b      	mov	r3, r7
 800ed32:	4618      	mov	r0, r3
 800ed34:	f004 fc3c 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
            nvm = ( LoRaMacNvmData_t * )mibReq.Param.Contexts;
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            nvm_size = ( ( sizeof( LoRaMacNvmData_t ) + 7 ) & ~0x07 );
 800ed3c:	f44f 63ba 	mov.w	r3, #1488	@ 0x5d0
 800ed40:	62bb      	str	r3, [r7, #40]	@ 0x28
            LmHandlerCallbacks->OnStoreContextRequest( nvm, nvm_size );
 800ed42:	4b11      	ldr	r3, [pc, #68]	@ (800ed88 <LmHandlerNvmDataStore+0xac>)
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	695b      	ldr	r3, [r3, #20]
 800ed48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ed4a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ed4c:	4798      	blx	r3
        }

        if( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800ed4e:	f000 f847 	bl	800ede0 <NvmDataMgmtStoreEnd>
 800ed52:	4603      	mov	r3, r0
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d002      	beq.n	800ed5e <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800ed58:	23ff      	movs	r3, #255	@ 0xff
 800ed5a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) && ( LmHandlerCallbacks->OnNvmDataChange != NULL ) )
 800ed5e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d109      	bne.n	800ed7a <LmHandlerNvmDataStore+0x9e>
 800ed66:	4b08      	ldr	r3, [pc, #32]	@ (800ed88 <LmHandlerNvmDataStore+0xac>)
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	69db      	ldr	r3, [r3, #28]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d004      	beq.n	800ed7a <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800ed70:	4b05      	ldr	r3, [pc, #20]	@ (800ed88 <LmHandlerNvmDataStore+0xac>)
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	69db      	ldr	r3, [r3, #28]
 800ed76:	2001      	movs	r0, #1
 800ed78:	4798      	blx	r3
    }

    return lmhStatus;
 800ed7a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800ed7e:	4618      	mov	r0, r3
 800ed80:	3738      	adds	r7, #56	@ 0x38
 800ed82:	46bd      	mov	sp, r7
 800ed84:	bd80      	pop	{r7, pc}
 800ed86:	bf00      	nop
 800ed88:	20000c84 	.word	0x20000c84

0800ed8c <NvmDataMgmtEvent>:
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800ed8c:	b480      	push	{r7}
 800ed8e:	b083      	sub	sp, #12
 800ed90:	af00      	add	r7, sp, #0
 800ed92:	4603      	mov	r3, r0
 800ed94:	80fb      	strh	r3, [r7, #6]
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800ed96:	4b06      	ldr	r3, [pc, #24]	@ (800edb0 <NvmDataMgmtEvent+0x24>)
 800ed98:	881a      	ldrh	r2, [r3, #0]
 800ed9a:	88fb      	ldrh	r3, [r7, #6]
 800ed9c:	4313      	orrs	r3, r2
 800ed9e:	b29a      	uxth	r2, r3
 800eda0:	4b03      	ldr	r3, [pc, #12]	@ (800edb0 <NvmDataMgmtEvent+0x24>)
 800eda2:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800eda4:	bf00      	nop
 800eda6:	370c      	adds	r7, #12
 800eda8:	46bd      	mov	sp, r7
 800edaa:	bc80      	pop	{r7}
 800edac:	4770      	bx	lr
 800edae:	bf00      	nop
 800edb0:	20000dac 	.word	0x20000dac

0800edb4 <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800edb4:	b580      	push	{r7, lr}
 800edb6:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Input checks */
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800edb8:	4b08      	ldr	r3, [pc, #32]	@ (800eddc <NvmDataMgmtStoreBegin+0x28>)
 800edba:	881b      	ldrh	r3, [r3, #0]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d102      	bne.n	800edc6 <NvmDataMgmtStoreBegin+0x12>
    {
        /* There was no update. */
        return NVM_DATA_NO_UPDATED_DATA;
 800edc0:	f06f 0301 	mvn.w	r3, #1
 800edc4:	e008      	b.n	800edd8 <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800edc6:	f004 fb03 	bl	80133d0 <LoRaMacStop>
 800edca:	4603      	mov	r3, r0
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d002      	beq.n	800edd6 <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800edd0:	f06f 0302 	mvn.w	r3, #2
 800edd4:	e000      	b.n	800edd8 <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800edd6:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800edd8:	4618      	mov	r0, r3
 800edda:	bd80      	pop	{r7, pc}
 800eddc:	20000dac 	.word	0x20000dac

0800ede0 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800ede0:	b580      	push	{r7, lr}
 800ede2:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Reset notification flags */
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800ede4:	4b03      	ldr	r3, [pc, #12]	@ (800edf4 <NvmDataMgmtStoreEnd+0x14>)
 800ede6:	2200      	movs	r2, #0
 800ede8:	801a      	strh	r2, [r3, #0]

    /* Resume LoRaMac */
    LoRaMacStart( );
 800edea:	f004 fae3 	bl	80133b4 <LoRaMacStart>
    return NVM_DATA_OK;
 800edee:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800edf0:	4618      	mov	r0, r3
 800edf2:	bd80      	pop	{r7, pc}
 800edf4:	20000dac 	.word	0x20000dac

0800edf8 <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800edf8:	b580      	push	{r7, lr}
 800edfa:	af00      	add	r7, sp, #0
    memset1( ( uint8_t * ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800edfc:	2220      	movs	r2, #32
 800edfe:	2100      	movs	r1, #0
 800ee00:	4802      	ldr	r0, [pc, #8]	@ (800ee0c <ClassBStatusReset+0x14>)
 800ee02:	f00a f8bf 	bl	8018f84 <memset1>
}
 800ee06:	bf00      	nop
 800ee08:	bd80      	pop	{r7, pc}
 800ee0a:	bf00      	nop
 800ee0c:	20000dc4 	.word	0x20000dc4

0800ee10 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  /* To be initialized by LmHandler */
    .OnSystemReset           = NULL,  /* To be initialized by LmHandler */
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800ee10:	b480      	push	{r7}
 800ee12:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800ee14:	4b02      	ldr	r3, [pc, #8]	@ (800ee20 <LmhpCompliancePackageFactory+0x10>)
}
 800ee16:	4618      	mov	r0, r3
 800ee18:	46bd      	mov	sp, r7
 800ee1a:	bc80      	pop	{r7}
 800ee1c:	4770      	bx	lr
 800ee1e:	bf00      	nop
 800ee20:	200000ec 	.word	0x200000ec

0800ee24 <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800ee24:	b580      	push	{r7, lr}
 800ee26:	b086      	sub	sp, #24
 800ee28:	af02      	add	r7, sp, #8
 800ee2a:	60f8      	str	r0, [r7, #12]
 800ee2c:	60b9      	str	r1, [r7, #8]
 800ee2e:	4613      	mov	r3, r2
 800ee30:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d018      	beq.n	800ee6a <LmhpComplianceInit+0x46>
 800ee38:	68bb      	ldr	r3, [r7, #8]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d015      	beq.n	800ee6a <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t * ) params;
 800ee3e:	4a19      	ldr	r2, [pc, #100]	@ (800eea4 <LmhpComplianceInit+0x80>)
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800ee44:	4a18      	ldr	r2, [pc, #96]	@ (800eea8 <LmhpComplianceInit+0x84>)
 800ee46:	68bb      	ldr	r3, [r7, #8]
 800ee48:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800ee4a:	4a17      	ldr	r2, [pc, #92]	@ (800eea8 <LmhpComplianceInit+0x84>)
 800ee4c:	79fb      	ldrb	r3, [r7, #7]
 800ee4e:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800ee50:	4b15      	ldr	r3, [pc, #84]	@ (800eea8 <LmhpComplianceInit+0x84>)
 800ee52:	2201      	movs	r2, #1
 800ee54:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800ee56:	2300      	movs	r3, #0
 800ee58:	9300      	str	r3, [sp, #0]
 800ee5a:	4b14      	ldr	r3, [pc, #80]	@ (800eeac <LmhpComplianceInit+0x88>)
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	f04f 31ff 	mov.w	r1, #4294967295
 800ee62:	4813      	ldr	r0, [pc, #76]	@ (800eeb0 <LmhpComplianceInit+0x8c>)
 800ee64:	f00e f902 	bl	801d06c <UTIL_TIMER_Create>
 800ee68:	e005      	b.n	800ee76 <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800ee6a:	4b0e      	ldr	r3, [pc, #56]	@ (800eea4 <LmhpComplianceInit+0x80>)
 800ee6c:	2200      	movs	r2, #0
 800ee6e:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800ee70:	4b0d      	ldr	r3, [pc, #52]	@ (800eea8 <LmhpComplianceInit+0x84>)
 800ee72:	2200      	movs	r2, #0
 800ee74:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800ee76:	4b0c      	ldr	r3, [pc, #48]	@ (800eea8 <LmhpComplianceInit+0x84>)
 800ee78:	2200      	movs	r2, #0
 800ee7a:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800ee7c:	f7ff ffbc 	bl	800edf8 <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800ee80:	4b09      	ldr	r3, [pc, #36]	@ (800eea8 <LmhpComplianceInit+0x84>)
 800ee82:	2200      	movs	r2, #0
 800ee84:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800ee86:	4b08      	ldr	r3, [pc, #32]	@ (800eea8 <LmhpComplianceInit+0x84>)
 800ee88:	2200      	movs	r2, #0
 800ee8a:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800ee8c:	4b06      	ldr	r3, [pc, #24]	@ (800eea8 <LmhpComplianceInit+0x84>)
 800ee8e:	2200      	movs	r2, #0
 800ee90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800ee94:	4b04      	ldr	r3, [pc, #16]	@ (800eea8 <LmhpComplianceInit+0x84>)
 800ee96:	2200      	movs	r2, #0
 800ee98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
}
 800ee9c:	bf00      	nop
 800ee9e:	3710      	adds	r7, #16
 800eea0:	46bd      	mov	sp, r7
 800eea2:	bd80      	pop	{r7, pc}
 800eea4:	20000de8 	.word	0x20000de8
 800eea8:	20000db0 	.word	0x20000db0
 800eeac:	0800f7ad 	.word	0x0800f7ad
 800eeb0:	20000dec 	.word	0x20000dec

0800eeb4 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800eeb4:	b480      	push	{r7}
 800eeb6:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800eeb8:	4b02      	ldr	r3, [pc, #8]	@ (800eec4 <LmhpComplianceIsInitialized+0x10>)
 800eeba:	781b      	ldrb	r3, [r3, #0]
}
 800eebc:	4618      	mov	r0, r3
 800eebe:	46bd      	mov	sp, r7
 800eec0:	bc80      	pop	{r7}
 800eec2:	4770      	bx	lr
 800eec4:	20000db0 	.word	0x20000db0

0800eec8 <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800eec8:	b480      	push	{r7}
 800eeca:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800eecc:	4b02      	ldr	r3, [pc, #8]	@ (800eed8 <LmhpComplianceIsTxPending+0x10>)
 800eece:	785b      	ldrb	r3, [r3, #1]
}
 800eed0:	4618      	mov	r0, r3
 800eed2:	46bd      	mov	sp, r7
 800eed4:	bc80      	pop	{r7}
 800eed6:	4770      	bx	lr
 800eed8:	20000db0 	.word	0x20000db0

0800eedc <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800eedc:	b590      	push	{r4, r7, lr}
 800eede:	b085      	sub	sp, #20
 800eee0:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800eee2:	4b33      	ldr	r3, [pc, #204]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800eee4:	785b      	ldrb	r3, [r3, #1]
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d03e      	beq.n	800ef68 <LmhpComplianceProcess+0x8c>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800eeea:	f00e fa7d 	bl	801d3e8 <UTIL_TIMER_GetCurrentTime>
 800eeee:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800eef0:	4b2f      	ldr	r3, [pc, #188]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800eef2:	685c      	ldr	r4, [r3, #4]
 800eef4:	f7ff f8ba 	bl	800e06c <LmHandlerGetDutyCycleWaitTime>
 800eef8:	4603      	mov	r3, r0
 800eefa:	4423      	add	r3, r4
 800eefc:	68fa      	ldr	r2, [r7, #12]
 800eefe:	429a      	cmp	r2, r3
 800ef00:	d941      	bls.n	800ef86 <LmhpComplianceProcess+0xaa>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800ef02:	4b2b      	ldr	r3, [pc, #172]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef04:	7a9b      	ldrb	r3, [r3, #10]
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d03d      	beq.n	800ef86 <LmhpComplianceProcess+0xaa>
            {
                /* Answer commands */
                LmHandlerAppData_t appData =
 800ef0a:	23e0      	movs	r3, #224	@ 0xe0
 800ef0c:	703b      	strb	r3, [r7, #0]
                {
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800ef0e:	4b28      	ldr	r3, [pc, #160]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef10:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData =
 800ef12:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800ef14:	4b26      	ldr	r3, [pc, #152]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef16:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData =
 800ef18:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };

                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800ef1a:	23ff      	movs	r3, #255	@ 0xff
 800ef1c:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800ef1e:	4b24      	ldr	r3, [pc, #144]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef20:	7a19      	ldrb	r1, [r3, #8]
 800ef22:	463b      	mov	r3, r7
 800ef24:	2201      	movs	r2, #1
 800ef26:	4618      	mov	r0, r3
 800ef28:	f7ff f968 	bl	800e1fc <LmHandlerSend>
 800ef2c:	4603      	mov	r3, r0
 800ef2e:	72fb      	strb	r3, [r7, #11]
                if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) || ( lmhStatus == LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED ) )
 800ef30:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d004      	beq.n	800ef42 <LmhpComplianceProcess+0x66>
 800ef38:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ef3c:	f113 0f07 	cmn.w	r3, #7
 800ef40:	d106      	bne.n	800ef50 <LmhpComplianceProcess+0x74>
                {
                    ComplianceTestState.IsTxPending = false;
 800ef42:	4b1b      	ldr	r3, [pc, #108]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef44:	2200      	movs	r2, #0
 800ef46:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800ef48:	4b19      	ldr	r3, [pc, #100]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef4a:	2200      	movs	r2, #0
 800ef4c:	729a      	strb	r2, [r3, #10]
 800ef4e:	e007      	b.n	800ef60 <LmhpComplianceProcess+0x84>
                }
                else
                {
                    /* try to send the message again */
                    TimerSetValue( &ProcessTimer, 1500 );
 800ef50:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800ef54:	4817      	ldr	r0, [pc, #92]	@ (800efb4 <LmhpComplianceProcess+0xd8>)
 800ef56:	f00e f99d 	bl	801d294 <UTIL_TIMER_SetPeriod>
                    TimerStart( &ProcessTimer );
 800ef5a:	4816      	ldr	r0, [pc, #88]	@ (800efb4 <LmhpComplianceProcess+0xd8>)
 800ef5c:	f00e f8bc 	bl	801d0d8 <UTIL_TIMER_Start>
                }

                ComplianceTestState.TxPendingTimestamp = now;
 800ef60:	4a13      	ldr	r2, [pc, #76]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	6053      	str	r3, [r2, #4]
 800ef66:	e00e      	b.n	800ef86 <LmhpComplianceProcess+0xaa>
        }
    }
    else
    {
        /* If no Tx is pending process other commands */
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800ef68:	4b11      	ldr	r3, [pc, #68]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef6a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d009      	beq.n	800ef86 <LmhpComplianceProcess+0xaa>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800ef72:	4b0f      	ldr	r3, [pc, #60]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef74:	2200      	movs	r2, #0
 800ef76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800ef7a:	4b0d      	ldr	r3, [pc, #52]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef7c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800ef80:	4618      	mov	r0, r3
 800ef82:	f7ff fa31 	bl	800e3e8 <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800ef86:	4b0a      	ldr	r3, [pc, #40]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef88:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d00a      	beq.n	800efa6 <LmhpComplianceProcess+0xca>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800ef90:	4b07      	ldr	r3, [pc, #28]	@ (800efb0 <LmhpComplianceProcess+0xd4>)
 800ef92:	2200      	movs	r2, #0
 800ef94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Call platform MCU reset API */
        if( CompliancePackage.OnSystemReset != NULL )
 800ef98:	4b07      	ldr	r3, [pc, #28]	@ (800efb8 <LmhpComplianceProcess+0xdc>)
 800ef9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d002      	beq.n	800efa6 <LmhpComplianceProcess+0xca>
        {
            CompliancePackage.OnSystemReset( );
 800efa0:	4b05      	ldr	r3, [pc, #20]	@ (800efb8 <LmhpComplianceProcess+0xdc>)
 800efa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800efa4:	4798      	blx	r3
        }
    }
}
 800efa6:	bf00      	nop
 800efa8:	3714      	adds	r7, #20
 800efaa:	46bd      	mov	sp, r7
 800efac:	bd90      	pop	{r4, r7, pc}
 800efae:	bf00      	nop
 800efb0:	20000db0 	.word	0x20000db0
 800efb4:	20000dec 	.word	0x20000dec
 800efb8:	200000ec 	.word	0x200000ec

0800efbc <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t *mcpsIndication )
{
 800efbc:	b5b0      	push	{r4, r5, r7, lr}
 800efbe:	b0a4      	sub	sp, #144	@ 0x90
 800efc0:	af00      	add	r7, sp, #0
 800efc2:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800efc4:	2300      	movs	r3, #0
 800efc6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800efca:	4bd0      	ldr	r3, [pc, #832]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800efcc:	781b      	ldrb	r3, [r3, #0]
 800efce:	f083 0301 	eor.w	r3, r3, #1
 800efd2:	b2db      	uxtb	r3, r3
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	f040 83bf 	bne.w	800f758 <LmhpComplianceOnMcpsIndication+0x79c>
        return;
    }

    /* Increment the compliance certification protocol downlink counter */
    /* Not counting downlinks on FPort 0 */
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	78db      	ldrb	r3, [r3, #3]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d103      	bne.n	800efea <LmhpComplianceOnMcpsIndication+0x2e>
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	7b9b      	ldrb	r3, [r3, #14]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d005      	beq.n	800eff6 <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800efea:	4bc8      	ldr	r3, [pc, #800]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800efec:	8a1b      	ldrh	r3, [r3, #16]
 800efee:	3301      	adds	r3, #1
 800eff0:	b29a      	uxth	r2, r3
 800eff2:	4bc6      	ldr	r3, [pc, #792]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800eff4:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	7b5b      	ldrb	r3, [r3, #13]
 800effa:	f083 0301 	eor.w	r3, r3, #1
 800effe:	b2db      	uxtb	r3, r3
 800f000:	2b00      	cmp	r3, #0
 800f002:	f040 83ab 	bne.w	800f75c <LmhpComplianceOnMcpsIndication+0x7a0>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	78db      	ldrb	r3, [r3, #3]
 800f00a:	2be0      	cmp	r3, #224	@ 0xe0
 800f00c:	f040 83a8 	bne.w	800f760 <LmhpComplianceOnMcpsIndication+0x7a4>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800f010:	4bbe      	ldr	r3, [pc, #760]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f012:	2200      	movs	r2, #0
 800f014:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	689a      	ldr	r2, [r3, #8]
 800f01a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f01e:	1c59      	adds	r1, r3, #1
 800f020:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f024:	4413      	add	r3, r2
 800f026:	781b      	ldrb	r3, [r3, #0]
 800f028:	2b7f      	cmp	r3, #127	@ 0x7f
 800f02a:	f200 8372 	bhi.w	800f712 <LmhpComplianceOnMcpsIndication+0x756>
 800f02e:	a201      	add	r2, pc, #4	@ (adr r2, 800f034 <LmhpComplianceOnMcpsIndication+0x78>)
 800f030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f034:	0800f235 	.word	0x0800f235
 800f038:	0800f279 	.word	0x0800f279
 800f03c:	0800f283 	.word	0x0800f283
 800f040:	0800f299 	.word	0x0800f299
 800f044:	0800f2bb 	.word	0x0800f2bb
 800f048:	0800f2e9 	.word	0x0800f2e9
 800f04c:	0800f315 	.word	0x0800f315
 800f050:	0800f373 	.word	0x0800f373
 800f054:	0800f3cb 	.word	0x0800f3cb
 800f058:	0800f437 	.word	0x0800f437
 800f05c:	0800f487 	.word	0x0800f487
 800f060:	0800f713 	.word	0x0800f713
 800f064:	0800f713 	.word	0x0800f713
 800f068:	0800f713 	.word	0x0800f713
 800f06c:	0800f713 	.word	0x0800f713
 800f070:	0800f713 	.word	0x0800f713
 800f074:	0800f713 	.word	0x0800f713
 800f078:	0800f713 	.word	0x0800f713
 800f07c:	0800f713 	.word	0x0800f713
 800f080:	0800f713 	.word	0x0800f713
 800f084:	0800f713 	.word	0x0800f713
 800f088:	0800f713 	.word	0x0800f713
 800f08c:	0800f713 	.word	0x0800f713
 800f090:	0800f713 	.word	0x0800f713
 800f094:	0800f713 	.word	0x0800f713
 800f098:	0800f713 	.word	0x0800f713
 800f09c:	0800f713 	.word	0x0800f713
 800f0a0:	0800f713 	.word	0x0800f713
 800f0a4:	0800f713 	.word	0x0800f713
 800f0a8:	0800f713 	.word	0x0800f713
 800f0ac:	0800f713 	.word	0x0800f713
 800f0b0:	0800f713 	.word	0x0800f713
 800f0b4:	0800f48f 	.word	0x0800f48f
 800f0b8:	0800f4a1 	.word	0x0800f4a1
 800f0bc:	0800f4a9 	.word	0x0800f4a9
 800f0c0:	0800f713 	.word	0x0800f713
 800f0c4:	0800f713 	.word	0x0800f713
 800f0c8:	0800f713 	.word	0x0800f713
 800f0cc:	0800f713 	.word	0x0800f713
 800f0d0:	0800f713 	.word	0x0800f713
 800f0d4:	0800f713 	.word	0x0800f713
 800f0d8:	0800f713 	.word	0x0800f713
 800f0dc:	0800f713 	.word	0x0800f713
 800f0e0:	0800f713 	.word	0x0800f713
 800f0e4:	0800f713 	.word	0x0800f713
 800f0e8:	0800f713 	.word	0x0800f713
 800f0ec:	0800f713 	.word	0x0800f713
 800f0f0:	0800f713 	.word	0x0800f713
 800f0f4:	0800f713 	.word	0x0800f713
 800f0f8:	0800f713 	.word	0x0800f713
 800f0fc:	0800f713 	.word	0x0800f713
 800f100:	0800f713 	.word	0x0800f713
 800f104:	0800f713 	.word	0x0800f713
 800f108:	0800f713 	.word	0x0800f713
 800f10c:	0800f713 	.word	0x0800f713
 800f110:	0800f713 	.word	0x0800f713
 800f114:	0800f713 	.word	0x0800f713
 800f118:	0800f713 	.word	0x0800f713
 800f11c:	0800f713 	.word	0x0800f713
 800f120:	0800f713 	.word	0x0800f713
 800f124:	0800f713 	.word	0x0800f713
 800f128:	0800f713 	.word	0x0800f713
 800f12c:	0800f713 	.word	0x0800f713
 800f130:	0800f713 	.word	0x0800f713
 800f134:	0800f713 	.word	0x0800f713
 800f138:	0800f713 	.word	0x0800f713
 800f13c:	0800f713 	.word	0x0800f713
 800f140:	0800f713 	.word	0x0800f713
 800f144:	0800f713 	.word	0x0800f713
 800f148:	0800f713 	.word	0x0800f713
 800f14c:	0800f713 	.word	0x0800f713
 800f150:	0800f713 	.word	0x0800f713
 800f154:	0800f713 	.word	0x0800f713
 800f158:	0800f713 	.word	0x0800f713
 800f15c:	0800f713 	.word	0x0800f713
 800f160:	0800f713 	.word	0x0800f713
 800f164:	0800f713 	.word	0x0800f713
 800f168:	0800f713 	.word	0x0800f713
 800f16c:	0800f713 	.word	0x0800f713
 800f170:	0800f713 	.word	0x0800f713
 800f174:	0800f713 	.word	0x0800f713
 800f178:	0800f713 	.word	0x0800f713
 800f17c:	0800f713 	.word	0x0800f713
 800f180:	0800f713 	.word	0x0800f713
 800f184:	0800f713 	.word	0x0800f713
 800f188:	0800f713 	.word	0x0800f713
 800f18c:	0800f713 	.word	0x0800f713
 800f190:	0800f713 	.word	0x0800f713
 800f194:	0800f713 	.word	0x0800f713
 800f198:	0800f713 	.word	0x0800f713
 800f19c:	0800f713 	.word	0x0800f713
 800f1a0:	0800f713 	.word	0x0800f713
 800f1a4:	0800f713 	.word	0x0800f713
 800f1a8:	0800f713 	.word	0x0800f713
 800f1ac:	0800f713 	.word	0x0800f713
 800f1b0:	0800f713 	.word	0x0800f713
 800f1b4:	0800f713 	.word	0x0800f713
 800f1b8:	0800f713 	.word	0x0800f713
 800f1bc:	0800f713 	.word	0x0800f713
 800f1c0:	0800f713 	.word	0x0800f713
 800f1c4:	0800f713 	.word	0x0800f713
 800f1c8:	0800f713 	.word	0x0800f713
 800f1cc:	0800f713 	.word	0x0800f713
 800f1d0:	0800f713 	.word	0x0800f713
 800f1d4:	0800f713 	.word	0x0800f713
 800f1d8:	0800f713 	.word	0x0800f713
 800f1dc:	0800f713 	.word	0x0800f713
 800f1e0:	0800f713 	.word	0x0800f713
 800f1e4:	0800f713 	.word	0x0800f713
 800f1e8:	0800f713 	.word	0x0800f713
 800f1ec:	0800f713 	.word	0x0800f713
 800f1f0:	0800f713 	.word	0x0800f713
 800f1f4:	0800f713 	.word	0x0800f713
 800f1f8:	0800f713 	.word	0x0800f713
 800f1fc:	0800f713 	.word	0x0800f713
 800f200:	0800f713 	.word	0x0800f713
 800f204:	0800f713 	.word	0x0800f713
 800f208:	0800f713 	.word	0x0800f713
 800f20c:	0800f713 	.word	0x0800f713
 800f210:	0800f713 	.word	0x0800f713
 800f214:	0800f713 	.word	0x0800f713
 800f218:	0800f713 	.word	0x0800f713
 800f21c:	0800f713 	.word	0x0800f713
 800f220:	0800f713 	.word	0x0800f713
 800f224:	0800f713 	.word	0x0800f713
 800f228:	0800f4db 	.word	0x0800f4db
 800f22c:	0800f58d 	.word	0x0800f58d
 800f230:	0800f5bd 	.word	0x0800f5bd
    {
        case COMPLIANCE_PKG_VERSION_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800f234:	4b35      	ldr	r3, [pc, #212]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f236:	68da      	ldr	r2, [r3, #12]
 800f238:	4b34      	ldr	r3, [pc, #208]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f23a:	7a9b      	ldrb	r3, [r3, #10]
 800f23c:	1c59      	adds	r1, r3, #1
 800f23e:	b2c8      	uxtb	r0, r1
 800f240:	4932      	ldr	r1, [pc, #200]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f242:	7288      	strb	r0, [r1, #10]
 800f244:	4413      	add	r3, r2
 800f246:	2200      	movs	r2, #0
 800f248:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800f24a:	4b30      	ldr	r3, [pc, #192]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f24c:	68da      	ldr	r2, [r3, #12]
 800f24e:	4b2f      	ldr	r3, [pc, #188]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f250:	7a9b      	ldrb	r3, [r3, #10]
 800f252:	1c59      	adds	r1, r3, #1
 800f254:	b2c8      	uxtb	r0, r1
 800f256:	492d      	ldr	r1, [pc, #180]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f258:	7288      	strb	r0, [r1, #10]
 800f25a:	4413      	add	r3, r2
 800f25c:	2206      	movs	r2, #6
 800f25e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800f260:	4b2a      	ldr	r3, [pc, #168]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f262:	68da      	ldr	r2, [r3, #12]
 800f264:	4b29      	ldr	r3, [pc, #164]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f266:	7a9b      	ldrb	r3, [r3, #10]
 800f268:	1c59      	adds	r1, r3, #1
 800f26a:	b2c8      	uxtb	r0, r1
 800f26c:	4927      	ldr	r1, [pc, #156]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f26e:	7288      	strb	r0, [r1, #10]
 800f270:	4413      	add	r3, r2
 800f272:	2201      	movs	r2, #1
 800f274:	701a      	strb	r2, [r3, #0]
                break;
 800f276:	e257      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_RESET_REQ:
            {
                ComplianceTestState.IsResetCmdPending = true;
 800f278:	4b24      	ldr	r3, [pc, #144]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f27a:	2201      	movs	r2, #1
 800f27c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800f280:	e252      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_JOIN_REQ:
            {
                if( CompliancePackage.OnJoinRequest != NULL )
 800f282:	4b23      	ldr	r3, [pc, #140]	@ (800f310 <LmhpComplianceOnMcpsIndication+0x354>)
 800f284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f286:	2b00      	cmp	r3, #0
 800f288:	f000 8245 	beq.w	800f716 <LmhpComplianceOnMcpsIndication+0x75a>
                {
                    CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800f28c:	4b20      	ldr	r3, [pc, #128]	@ (800f310 <LmhpComplianceOnMcpsIndication+0x354>)
 800f28e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f290:	2101      	movs	r1, #1
 800f292:	2002      	movs	r0, #2
 800f294:	4798      	blx	r3
                }
                break;
 800f296:	e23e      	b.n	800f716 <LmhpComplianceOnMcpsIndication+0x75a>
            }
        case COMPLIANCE_SWITCH_CLASS_REQ:
            {
                /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
                ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	689a      	ldr	r2, [r3, #8]
 800f29c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f2a0:	1c59      	adds	r1, r3, #1
 800f2a2:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f2a6:	4413      	add	r3, r2
 800f2a8:	781a      	ldrb	r2, [r3, #0]
 800f2aa:	4b18      	ldr	r3, [pc, #96]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f2ac:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
                ComplianceTestState.IsClassReqCmdPending = true;
 800f2b0:	4b16      	ldr	r3, [pc, #88]	@ (800f30c <LmhpComplianceOnMcpsIndication+0x350>)
 800f2b2:	2201      	movs	r2, #1
 800f2b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                break;
 800f2b8:	e236      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_ADR_BIT_CHANGE_REQ:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type            = MIB_ADR;
 800f2ba:	2304      	movs	r3, #4
 800f2bc:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	689a      	ldr	r2, [r3, #8]
 800f2c2:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f2c6:	1c59      	adds	r1, r3, #1
 800f2c8:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f2cc:	4413      	add	r3, r2
 800f2ce:	781b      	ldrb	r3, [r3, #0]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	bf14      	ite	ne
 800f2d4:	2301      	movne	r3, #1
 800f2d6:	2300      	moveq	r3, #0
 800f2d8:	b2db      	uxtb	r3, r3
 800f2da:	733b      	strb	r3, [r7, #12]

                LoRaMacMibSetRequestConfirm( &mibReq );
 800f2dc:	f107 0308 	add.w	r3, r7, #8
 800f2e0:	4618      	mov	r0, r3
 800f2e2:	f004 fb3d 	bl	8013960 <LoRaMacMibSetRequestConfirm>
                break;
 800f2e6:	e21f      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
            {
                LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	689a      	ldr	r2, [r3, #8]
 800f2ec:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f2f0:	1c59      	adds	r1, r3, #1
 800f2f2:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f2f6:	4413      	add	r3, r2
 800f2f8:	781b      	ldrb	r3, [r3, #0]
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	bf14      	ite	ne
 800f2fe:	2301      	movne	r3, #1
 800f300:	2300      	moveq	r3, #0
 800f302:	b2db      	uxtb	r3, r3
 800f304:	4618      	mov	r0, r3
 800f306:	f005 fa09 	bl	801471c <LoRaMacTestSetDutyCycleOn>
                break;
 800f30a:	e20d      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
 800f30c:	20000db0 	.word	0x20000db0
 800f310:	200000ec 	.word	0x200000ec
            }
        case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
            {
                /* Periodicity in milli-seconds */
                uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800f314:	4ba5      	ldr	r3, [pc, #660]	@ (800f5ac <LmhpComplianceOnMcpsIndication+0x5f0>)
 800f316:	f107 0408 	add.w	r4, r7, #8
 800f31a:	461d      	mov	r5, r3
 800f31c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f31e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f320:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f322:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f324:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800f328:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	689a      	ldr	r2, [r3, #8]
 800f330:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f334:	1c59      	adds	r1, r3, #1
 800f336:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f33a:	4413      	add	r3, r2
 800f33c:	781b      	ldrb	r3, [r3, #0]
 800f33e:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c

                if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800f342:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800f346:	2b0a      	cmp	r3, #10
 800f348:	f200 81e7 	bhi.w	800f71a <LmhpComplianceOnMcpsIndication+0x75e>
                {
                    if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800f34c:	4b98      	ldr	r3, [pc, #608]	@ (800f5b0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	685b      	ldr	r3, [r3, #4]
 800f352:	2b00      	cmp	r3, #0
 800f354:	f000 81e1 	beq.w	800f71a <LmhpComplianceOnMcpsIndication+0x75e>
                    {
                        ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800f358:	4b95      	ldr	r3, [pc, #596]	@ (800f5b0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	685a      	ldr	r2, [r3, #4]
 800f35e:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800f362:	009b      	lsls	r3, r3, #2
 800f364:	3390      	adds	r3, #144	@ 0x90
 800f366:	443b      	add	r3, r7
 800f368:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800f36c:	4618      	mov	r0, r3
 800f36e:	4790      	blx	r2
                    }
                }
                break;
 800f370:	e1d3      	b.n	800f71a <LmhpComplianceOnMcpsIndication+0x75e>
            }
        case COMPLIANCE_TX_FRAMES_CTRL_REQ:
            {
                uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	689a      	ldr	r2, [r3, #8]
 800f376:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f37a:	1c59      	adds	r1, r3, #1
 800f37c:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f380:	4413      	add	r3, r2
 800f382:	781b      	ldrb	r3, [r3, #0]
 800f384:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d

                if( ( frameType == 1 ) || ( frameType == 2 ) )
 800f388:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800f38c:	2b01      	cmp	r3, #1
 800f38e:	d004      	beq.n	800f39a <LmhpComplianceOnMcpsIndication+0x3de>
 800f390:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800f394:	2b02      	cmp	r3, #2
 800f396:	f040 81c2 	bne.w	800f71e <LmhpComplianceOnMcpsIndication+0x762>
                {
                    ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800f39a:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800f39e:	2b01      	cmp	r3, #1
 800f3a0:	bf14      	ite	ne
 800f3a2:	2301      	movne	r3, #1
 800f3a4:	2300      	moveq	r3, #0
 800f3a6:	b2db      	uxtb	r3, r3
 800f3a8:	461a      	mov	r2, r3
 800f3aa:	4b82      	ldr	r3, [pc, #520]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f3ac:	721a      	strb	r2, [r3, #8]

                    if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800f3ae:	4b80      	ldr	r3, [pc, #512]	@ (800f5b0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	689b      	ldr	r3, [r3, #8]
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	f000 81b2 	beq.w	800f71e <LmhpComplianceOnMcpsIndication+0x762>
                    {
                        ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800f3ba:	4b7d      	ldr	r3, [pc, #500]	@ (800f5b0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	689b      	ldr	r3, [r3, #8]
 800f3c0:	4a7c      	ldr	r2, [pc, #496]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f3c2:	7a12      	ldrb	r2, [r2, #8]
 800f3c4:	4610      	mov	r0, r2
 800f3c6:	4798      	blx	r3
                    }
                }
                break;
 800f3c8:	e1a9      	b.n	800f71e <LmhpComplianceOnMcpsIndication+0x762>
            }
        case COMPLIANCE_ECHO_PAYLOAD_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800f3ca:	4b7a      	ldr	r3, [pc, #488]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f3cc:	68da      	ldr	r2, [r3, #12]
 800f3ce:	4b79      	ldr	r3, [pc, #484]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f3d0:	7a9b      	ldrb	r3, [r3, #10]
 800f3d2:	1c59      	adds	r1, r3, #1
 800f3d4:	b2c8      	uxtb	r0, r1
 800f3d6:	4977      	ldr	r1, [pc, #476]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f3d8:	7288      	strb	r0, [r1, #10]
 800f3da:	4413      	add	r3, r2
 800f3dc:	2208      	movs	r2, #8
 800f3de:	701a      	strb	r2, [r3, #0]

                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800f3e0:	2301      	movs	r3, #1
 800f3e2:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800f3e6:	e019      	b.n	800f41c <LmhpComplianceOnMcpsIndication+0x460>
                     i++ )
                {
                    ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	689a      	ldr	r2, [r3, #8]
 800f3ec:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f3f0:	1c59      	adds	r1, r3, #1
 800f3f2:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f3f6:	4413      	add	r3, r2
 800f3f8:	781a      	ldrb	r2, [r3, #0]
 800f3fa:	4b6e      	ldr	r3, [pc, #440]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f3fc:	68d9      	ldr	r1, [r3, #12]
 800f3fe:	4b6d      	ldr	r3, [pc, #436]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f400:	7a9b      	ldrb	r3, [r3, #10]
 800f402:	1c58      	adds	r0, r3, #1
 800f404:	b2c4      	uxtb	r4, r0
 800f406:	486b      	ldr	r0, [pc, #428]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f408:	7284      	strb	r4, [r0, #10]
 800f40a:	440b      	add	r3, r1
 800f40c:	3201      	adds	r2, #1
 800f40e:	b2d2      	uxtb	r2, r2
 800f410:	701a      	strb	r2, [r3, #0]
                     i++ )
 800f412:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800f416:	3301      	adds	r3, #1
 800f418:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800f41c:	4b65      	ldr	r3, [pc, #404]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f41e:	7a5a      	ldrb	r2, [r3, #9]
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	7b1b      	ldrb	r3, [r3, #12]
 800f424:	4293      	cmp	r3, r2
 800f426:	bf28      	it	cs
 800f428:	4613      	movcs	r3, r2
 800f42a:	b2db      	uxtb	r3, r3
 800f42c:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800f430:	429a      	cmp	r2, r3
 800f432:	d3d9      	bcc.n	800f3e8 <LmhpComplianceOnMcpsIndication+0x42c>
                }
                break;
 800f434:	e178      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800f436:	4b5f      	ldr	r3, [pc, #380]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f438:	68da      	ldr	r2, [r3, #12]
 800f43a:	4b5e      	ldr	r3, [pc, #376]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f43c:	7a9b      	ldrb	r3, [r3, #10]
 800f43e:	1c59      	adds	r1, r3, #1
 800f440:	b2c8      	uxtb	r0, r1
 800f442:	495c      	ldr	r1, [pc, #368]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f444:	7288      	strb	r0, [r1, #10]
 800f446:	4413      	add	r3, r2
 800f448:	2209      	movs	r2, #9
 800f44a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800f44c:	4b59      	ldr	r3, [pc, #356]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f44e:	8a18      	ldrh	r0, [r3, #16]
 800f450:	4b58      	ldr	r3, [pc, #352]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f452:	68da      	ldr	r2, [r3, #12]
 800f454:	4b57      	ldr	r3, [pc, #348]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f456:	7a9b      	ldrb	r3, [r3, #10]
 800f458:	1c59      	adds	r1, r3, #1
 800f45a:	b2cc      	uxtb	r4, r1
 800f45c:	4955      	ldr	r1, [pc, #340]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f45e:	728c      	strb	r4, [r1, #10]
 800f460:	4413      	add	r3, r2
 800f462:	b2c2      	uxtb	r2, r0
 800f464:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800f466:	4b53      	ldr	r3, [pc, #332]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f468:	8a1b      	ldrh	r3, [r3, #16]
 800f46a:	0a1b      	lsrs	r3, r3, #8
 800f46c:	b298      	uxth	r0, r3
 800f46e:	4b51      	ldr	r3, [pc, #324]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f470:	68da      	ldr	r2, [r3, #12]
 800f472:	4b50      	ldr	r3, [pc, #320]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f474:	7a9b      	ldrb	r3, [r3, #10]
 800f476:	1c59      	adds	r1, r3, #1
 800f478:	b2cc      	uxtb	r4, r1
 800f47a:	494e      	ldr	r1, [pc, #312]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f47c:	728c      	strb	r4, [r1, #10]
 800f47e:	4413      	add	r3, r2
 800f480:	b2c2      	uxtb	r2, r0
 800f482:	701a      	strb	r2, [r3, #0]
                break;
 800f484:	e150      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_RESET_REQ:
            {
                ComplianceTestState.RxAppCnt = 0;
 800f486:	4b4b      	ldr	r3, [pc, #300]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f488:	2200      	movs	r2, #0
 800f48a:	821a      	strh	r2, [r3, #16]
                break;
 800f48c:	e14c      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_LINK_CHECK_REQ:
            {
                MlmeReq_t mlmeReq;
                mlmeReq.Type = MLME_LINK_CHECK;
 800f48e:	2305      	movs	r3, #5
 800f490:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

                LoRaMacMlmeRequest( &mlmeReq );
 800f494:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800f498:	4618      	mov	r0, r3
 800f49a:	f004 fe63 	bl	8014164 <LoRaMacMlmeRequest>
                break;
 800f49e:	e143      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DEVICE_TIME_REQ:
            {
                CompliancePackage.OnDeviceTimeRequest( );
 800f4a0:	4b45      	ldr	r3, [pc, #276]	@ (800f5b8 <LmhpComplianceOnMcpsIndication+0x5fc>)
 800f4a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f4a4:	4798      	blx	r3
                break;
 800f4a6:	e13f      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_PING_SLOT_INFO_REQ:
            {
                ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	689a      	ldr	r2, [r3, #8]
 800f4ac:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f4b0:	1c59      	adds	r1, r3, #1
 800f4b2:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f4b6:	4413      	add	r3, r2
 800f4b8:	781a      	ldrb	r2, [r3, #0]
 800f4ba:	4b3e      	ldr	r3, [pc, #248]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f4bc:	755a      	strb	r2, [r3, #21]
                if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800f4be:	4b3c      	ldr	r3, [pc, #240]	@ (800f5b0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	68db      	ldr	r3, [r3, #12]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	f000 812c 	beq.w	800f722 <LmhpComplianceOnMcpsIndication+0x766>
                {
                    ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800f4ca:	4b39      	ldr	r3, [pc, #228]	@ (800f5b0 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	68db      	ldr	r3, [r3, #12]
 800f4d0:	4a38      	ldr	r2, [pc, #224]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f4d2:	7d52      	ldrb	r2, [r2, #21]
 800f4d4:	4610      	mov	r0, r2
 800f4d6:	4798      	blx	r3
                }
                break;
 800f4d8:	e123      	b.n	800f722 <LmhpComplianceOnMcpsIndication+0x766>
            }
#endif /* CLASS_B not available */
        case COMPLIANCE_TX_CW_REQ:
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 7 )
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	7b1b      	ldrb	r3, [r3, #12]
 800f4de:	2b07      	cmp	r3, #7
 800f4e0:	f040 8121 	bne.w	800f726 <LmhpComplianceOnMcpsIndication+0x76a>
                {
                    mlmeReq.Type = MLME_TXCW;
 800f4e4:	2306      	movs	r3, #6
 800f4e6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
                    mlmeReq.Req.TxCw.Timeout =
                        ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	689a      	ldr	r2, [r3, #8]
 800f4ee:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f4f2:	4413      	add	r3, r2
 800f4f4:	781b      	ldrb	r3, [r3, #0]
 800f4f6:	b21a      	sxth	r2, r3
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	6899      	ldr	r1, [r3, #8]
 800f4fc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f500:	3301      	adds	r3, #1
 800f502:	440b      	add	r3, r1
 800f504:	781b      	ldrb	r3, [r3, #0]
 800f506:	b21b      	sxth	r3, r3
 800f508:	021b      	lsls	r3, r3, #8
 800f50a:	b21b      	sxth	r3, r3
 800f50c:	4313      	orrs	r3, r2
 800f50e:	b21b      	sxth	r3, r3
 800f510:	b29b      	uxth	r3, r3
                    mlmeReq.Req.TxCw.Timeout =
 800f512:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                    cmdIndex += 2;
 800f516:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f51a:	3302      	adds	r3, #2
 800f51c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Frequency =
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	689a      	ldr	r2, [r3, #8]
 800f524:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f528:	4413      	add	r3, r2
 800f52a:	781b      	ldrb	r3, [r3, #0]
 800f52c:	4619      	mov	r1, r3
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	689a      	ldr	r2, [r3, #8]
 800f532:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f536:	3301      	adds	r3, #1
 800f538:	4413      	add	r3, r2
 800f53a:	781b      	ldrb	r3, [r3, #0]
 800f53c:	021b      	lsls	r3, r3, #8
 800f53e:	ea41 0203 	orr.w	r2, r1, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	6899      	ldr	r1, [r3, #8]
 800f546:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f54a:	3302      	adds	r3, #2
 800f54c:	440b      	add	r3, r1
 800f54e:	781b      	ldrb	r3, [r3, #0]
 800f550:	041b      	lsls	r3, r3, #16
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800f552:	4313      	orrs	r3, r2
 800f554:	461a      	mov	r2, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800f556:	2364      	movs	r3, #100	@ 0x64
 800f558:	fb02 f303 	mul.w	r3, r2, r3
                    mlmeReq.Req.TxCw.Frequency =
 800f55c:	647b      	str	r3, [r7, #68]	@ 0x44
                        100;
                    cmdIndex += 3;
 800f55e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f562:	3303      	adds	r3, #3
 800f564:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	689a      	ldr	r2, [r3, #8]
 800f56c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800f570:	1c59      	adds	r1, r3, #1
 800f572:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800f576:	4413      	add	r3, r2
 800f578:	781b      	ldrb	r3, [r3, #0]
 800f57a:	b25b      	sxtb	r3, r3
 800f57c:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

                    LoRaMacMlmeRequest( &mlmeReq );
 800f580:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800f584:	4618      	mov	r0, r3
 800f586:	f004 fded 	bl	8014164 <LoRaMacMlmeRequest>
                }
                break;
 800f58a:	e0cc      	b.n	800f726 <LmhpComplianceOnMcpsIndication+0x76a>
            }
        case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
            {
                mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800f58c:	233b      	movs	r3, #59	@ 0x3b
 800f58e:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                mibReq.Param.IsCertPortOn = false;
 800f592:	2300      	movs	r3, #0
 800f594:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacMibSetRequestConfirm( &mibReq );
 800f598:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800f59c:	4618      	mov	r0, r3
 800f59e:	f004 f9df 	bl	8013960 <LoRaMacMibSetRequestConfirm>

                ComplianceTestState.IsResetCmdPending = true;
 800f5a2:	4b04      	ldr	r3, [pc, #16]	@ (800f5b4 <LmhpComplianceOnMcpsIndication+0x5f8>)
 800f5a4:	2201      	movs	r2, #1
 800f5a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800f5aa:	e0bd      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
 800f5ac:	080218b4 	.word	0x080218b4
 800f5b0:	20000de8 	.word	0x20000de8
 800f5b4:	20000db0 	.word	0x20000db0
 800f5b8:	200000ec 	.word	0x200000ec
            {
                Version_t           lrwanVersion;
                Version_t           lrwanRpVersion;
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_LORAWAN_VERSION;
 800f5bc:	232a      	movs	r3, #42	@ 0x2a
 800f5be:	723b      	strb	r3, [r7, #8]

                LoRaMacMibGetRequestConfirm( &mibReq );
 800f5c0:	f107 0308 	add.w	r3, r7, #8
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	f003 fff3 	bl	80135b0 <LoRaMacMibGetRequestConfirm>
                lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	63bb      	str	r3, [r7, #56]	@ 0x38
                lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800f5ce:	693b      	ldr	r3, [r7, #16]
 800f5d0:	637b      	str	r3, [r7, #52]	@ 0x34

                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800f5d2:	4b65      	ldr	r3, [pc, #404]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f5d4:	68da      	ldr	r2, [r3, #12]
 800f5d6:	4b64      	ldr	r3, [pc, #400]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f5d8:	7a9b      	ldrb	r3, [r3, #10]
 800f5da:	1c59      	adds	r1, r3, #1
 800f5dc:	b2c8      	uxtb	r0, r1
 800f5de:	4962      	ldr	r1, [pc, #392]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f5e0:	7288      	strb	r0, [r1, #10]
 800f5e2:	4413      	add	r3, r2
 800f5e4:	227f      	movs	r2, #127	@ 0x7f
 800f5e6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800f5e8:	4b60      	ldr	r3, [pc, #384]	@ (800f76c <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f5ea:	681a      	ldr	r2, [r3, #0]
 800f5ec:	4b5e      	ldr	r3, [pc, #376]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f5ee:	68d9      	ldr	r1, [r3, #12]
 800f5f0:	4b5d      	ldr	r3, [pc, #372]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f5f2:	7a9b      	ldrb	r3, [r3, #10]
 800f5f4:	1c58      	adds	r0, r3, #1
 800f5f6:	b2c4      	uxtb	r4, r0
 800f5f8:	485b      	ldr	r0, [pc, #364]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f5fa:	7284      	strb	r4, [r0, #10]
 800f5fc:	440b      	add	r3, r1
 800f5fe:	78d2      	ldrb	r2, [r2, #3]
 800f600:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800f602:	4b5a      	ldr	r3, [pc, #360]	@ (800f76c <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f604:	681a      	ldr	r2, [r3, #0]
 800f606:	4b58      	ldr	r3, [pc, #352]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f608:	68d9      	ldr	r1, [r3, #12]
 800f60a:	4b57      	ldr	r3, [pc, #348]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f60c:	7a9b      	ldrb	r3, [r3, #10]
 800f60e:	1c58      	adds	r0, r3, #1
 800f610:	b2c4      	uxtb	r4, r0
 800f612:	4855      	ldr	r0, [pc, #340]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f614:	7284      	strb	r4, [r0, #10]
 800f616:	440b      	add	r3, r1
 800f618:	7892      	ldrb	r2, [r2, #2]
 800f61a:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800f61c:	4b53      	ldr	r3, [pc, #332]	@ (800f76c <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f61e:	681a      	ldr	r2, [r3, #0]
 800f620:	4b51      	ldr	r3, [pc, #324]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f622:	68d9      	ldr	r1, [r3, #12]
 800f624:	4b50      	ldr	r3, [pc, #320]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f626:	7a9b      	ldrb	r3, [r3, #10]
 800f628:	1c58      	adds	r0, r3, #1
 800f62a:	b2c4      	uxtb	r4, r0
 800f62c:	484e      	ldr	r0, [pc, #312]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f62e:	7284      	strb	r4, [r0, #10]
 800f630:	440b      	add	r3, r1
 800f632:	7852      	ldrb	r2, [r2, #1]
 800f634:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800f636:	4b4d      	ldr	r3, [pc, #308]	@ (800f76c <LmhpComplianceOnMcpsIndication+0x7b0>)
 800f638:	681a      	ldr	r2, [r3, #0]
 800f63a:	4b4b      	ldr	r3, [pc, #300]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f63c:	68d9      	ldr	r1, [r3, #12]
 800f63e:	4b4a      	ldr	r3, [pc, #296]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f640:	7a9b      	ldrb	r3, [r3, #10]
 800f642:	1c58      	adds	r0, r3, #1
 800f644:	b2c4      	uxtb	r4, r0
 800f646:	4848      	ldr	r0, [pc, #288]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f648:	7284      	strb	r4, [r0, #10]
 800f64a:	440b      	add	r3, r1
 800f64c:	7812      	ldrb	r2, [r2, #0]
 800f64e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800f650:	4b45      	ldr	r3, [pc, #276]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f652:	68da      	ldr	r2, [r3, #12]
 800f654:	4b44      	ldr	r3, [pc, #272]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f656:	7a9b      	ldrb	r3, [r3, #10]
 800f658:	1c59      	adds	r1, r3, #1
 800f65a:	b2c8      	uxtb	r0, r1
 800f65c:	4942      	ldr	r1, [pc, #264]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f65e:	7288      	strb	r0, [r1, #10]
 800f660:	4413      	add	r3, r2
 800f662:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800f666:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800f668:	4b3f      	ldr	r3, [pc, #252]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f66a:	68da      	ldr	r2, [r3, #12]
 800f66c:	4b3e      	ldr	r3, [pc, #248]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f66e:	7a9b      	ldrb	r3, [r3, #10]
 800f670:	1c59      	adds	r1, r3, #1
 800f672:	b2c8      	uxtb	r0, r1
 800f674:	493c      	ldr	r1, [pc, #240]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f676:	7288      	strb	r0, [r1, #10]
 800f678:	4413      	add	r3, r2
 800f67a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800f67e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800f680:	4b39      	ldr	r3, [pc, #228]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f682:	68da      	ldr	r2, [r3, #12]
 800f684:	4b38      	ldr	r3, [pc, #224]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f686:	7a9b      	ldrb	r3, [r3, #10]
 800f688:	1c59      	adds	r1, r3, #1
 800f68a:	b2c8      	uxtb	r0, r1
 800f68c:	4936      	ldr	r1, [pc, #216]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f68e:	7288      	strb	r0, [r1, #10]
 800f690:	4413      	add	r3, r2
 800f692:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800f696:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800f698:	4b33      	ldr	r3, [pc, #204]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f69a:	68da      	ldr	r2, [r3, #12]
 800f69c:	4b32      	ldr	r3, [pc, #200]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f69e:	7a9b      	ldrb	r3, [r3, #10]
 800f6a0:	1c59      	adds	r1, r3, #1
 800f6a2:	b2c8      	uxtb	r0, r1
 800f6a4:	4930      	ldr	r1, [pc, #192]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6a6:	7288      	strb	r0, [r1, #10]
 800f6a8:	4413      	add	r3, r2
 800f6aa:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f6ae:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800f6b0:	4b2d      	ldr	r3, [pc, #180]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6b2:	68da      	ldr	r2, [r3, #12]
 800f6b4:	4b2c      	ldr	r3, [pc, #176]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6b6:	7a9b      	ldrb	r3, [r3, #10]
 800f6b8:	1c59      	adds	r1, r3, #1
 800f6ba:	b2c8      	uxtb	r0, r1
 800f6bc:	492a      	ldr	r1, [pc, #168]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6be:	7288      	strb	r0, [r1, #10]
 800f6c0:	4413      	add	r3, r2
 800f6c2:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800f6c6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800f6c8:	4b27      	ldr	r3, [pc, #156]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6ca:	68da      	ldr	r2, [r3, #12]
 800f6cc:	4b26      	ldr	r3, [pc, #152]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6ce:	7a9b      	ldrb	r3, [r3, #10]
 800f6d0:	1c59      	adds	r1, r3, #1
 800f6d2:	b2c8      	uxtb	r0, r1
 800f6d4:	4924      	ldr	r1, [pc, #144]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6d6:	7288      	strb	r0, [r1, #10]
 800f6d8:	4413      	add	r3, r2
 800f6da:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800f6de:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800f6e0:	4b21      	ldr	r3, [pc, #132]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6e2:	68da      	ldr	r2, [r3, #12]
 800f6e4:	4b20      	ldr	r3, [pc, #128]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6e6:	7a9b      	ldrb	r3, [r3, #10]
 800f6e8:	1c59      	adds	r1, r3, #1
 800f6ea:	b2c8      	uxtb	r0, r1
 800f6ec:	491e      	ldr	r1, [pc, #120]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6ee:	7288      	strb	r0, [r1, #10]
 800f6f0:	4413      	add	r3, r2
 800f6f2:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800f6f6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800f6f8:	4b1b      	ldr	r3, [pc, #108]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6fa:	68da      	ldr	r2, [r3, #12]
 800f6fc:	4b1a      	ldr	r3, [pc, #104]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f6fe:	7a9b      	ldrb	r3, [r3, #10]
 800f700:	1c59      	adds	r1, r3, #1
 800f702:	b2c8      	uxtb	r0, r1
 800f704:	4918      	ldr	r1, [pc, #96]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f706:	7288      	strb	r0, [r1, #10]
 800f708:	4413      	add	r3, r2
 800f70a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800f70e:	701a      	strb	r2, [r3, #0]
                break;
 800f710:	e00a      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        default:
            {
                break;
 800f712:	bf00      	nop
 800f714:	e008      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f716:	bf00      	nop
 800f718:	e006      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f71a:	bf00      	nop
 800f71c:	e004      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f71e:	bf00      	nop
 800f720:	e002      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f722:	bf00      	nop
 800f724:	e000      	b.n	800f728 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800f726:	bf00      	nop
            }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800f728:	4b0f      	ldr	r3, [pc, #60]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f72a:	7a9b      	ldrb	r3, [r3, #10]
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d00c      	beq.n	800f74a <LmhpComplianceOnMcpsIndication+0x78e>
    {
        if( ProcessTimer.IsRunning == 0U)
 800f730:	4b0f      	ldr	r3, [pc, #60]	@ (800f770 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f732:	7a5b      	ldrb	r3, [r3, #9]
 800f734:	2b00      	cmp	r3, #0
 800f736:	d114      	bne.n	800f762 <LmhpComplianceOnMcpsIndication+0x7a6>
        {
            TimerSetValue( &ProcessTimer, 1000 );
 800f738:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f73c:	480c      	ldr	r0, [pc, #48]	@ (800f770 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f73e:	f00d fda9 	bl	801d294 <UTIL_TIMER_SetPeriod>
            TimerStart( &ProcessTimer );
 800f742:	480b      	ldr	r0, [pc, #44]	@ (800f770 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f744:	f00d fcc8 	bl	801d0d8 <UTIL_TIMER_Start>
 800f748:	e00b      	b.n	800f762 <LmhpComplianceOnMcpsIndication+0x7a6>
        }
    }
    else
    {
        /* Abort any pending Tx as a new command has been processed */
        TimerStop( &ProcessTimer );
 800f74a:	4809      	ldr	r0, [pc, #36]	@ (800f770 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800f74c:	f00d fd32 	bl	801d1b4 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800f750:	4b05      	ldr	r3, [pc, #20]	@ (800f768 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800f752:	2200      	movs	r2, #0
 800f754:	705a      	strb	r2, [r3, #1]
 800f756:	e004      	b.n	800f762 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f758:	bf00      	nop
 800f75a:	e002      	b.n	800f762 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f75c:	bf00      	nop
 800f75e:	e000      	b.n	800f762 <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800f760:	bf00      	nop
    }
}
 800f762:	3790      	adds	r7, #144	@ 0x90
 800f764:	46bd      	mov	sp, r7
 800f766:	bdb0      	pop	{r4, r5, r7, pc}
 800f768:	20000db0 	.word	0x20000db0
 800f76c:	20000de8 	.word	0x20000de8
 800f770:	20000dec 	.word	0x20000dec

0800f774 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800f774:	b480      	push	{r7}
 800f776:	b083      	sub	sp, #12
 800f778:	af00      	add	r7, sp, #0
 800f77a:	6078      	str	r0, [r7, #4]
                }
                break;
            }
#endif /* CLASS_B not available */
        default:
            break;
 800f77c:	bf00      	nop
    }
}
 800f77e:	bf00      	nop
 800f780:	370c      	adds	r7, #12
 800f782:	46bd      	mov	sp, r7
 800f784:	bc80      	pop	{r7}
 800f786:	4770      	bx	lr

0800f788 <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t *mlmeIndication )
{
 800f788:	b480      	push	{r7}
 800f78a:	b083      	sub	sp, #12
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800f790:	4b05      	ldr	r3, [pc, #20]	@ (800f7a8 <LmhpComplianceOnMlmeIndication+0x20>)
 800f792:	781b      	ldrb	r3, [r3, #0]
 800f794:	f083 0301 	eor.w	r3, r3, #1
 800f798:	b2db      	uxtb	r3, r3
 800f79a:	2b00      	cmp	r3, #0
    {
        return;
 800f79c:	bf00      	nop
            }
#endif /* CLASS_B not available */
        default:
            break;
    }
}
 800f79e:	370c      	adds	r7, #12
 800f7a0:	46bd      	mov	sp, r7
 800f7a2:	bc80      	pop	{r7}
 800f7a4:	4770      	bx	lr
 800f7a6:	bf00      	nop
 800f7a8:	20000db0 	.word	0x20000db0

0800f7ac <OnProcessTimer>:
    }
}
#endif /* CLASS_B not available */

static void OnProcessTimer( void *context )
{
 800f7ac:	b580      	push	{r7, lr}
 800f7ae:	b082      	sub	sp, #8
 800f7b0:	af00      	add	r7, sp, #0
 800f7b2:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.DataBufferSize != 0 )
 800f7b4:	4b08      	ldr	r3, [pc, #32]	@ (800f7d8 <OnProcessTimer+0x2c>)
 800f7b6:	7a9b      	ldrb	r3, [r3, #10]
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d002      	beq.n	800f7c2 <OnProcessTimer+0x16>
    {
        ComplianceTestState.IsTxPending = true;
 800f7bc:	4b06      	ldr	r3, [pc, #24]	@ (800f7d8 <OnProcessTimer+0x2c>)
 800f7be:	2201      	movs	r2, #1
 800f7c0:	705a      	strb	r2, [r3, #1]
    }
    if( CompliancePackage.OnPackageProcessEvent != NULL )
 800f7c2:	4b06      	ldr	r3, [pc, #24]	@ (800f7dc <OnProcessTimer+0x30>)
 800f7c4:	695b      	ldr	r3, [r3, #20]
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d002      	beq.n	800f7d0 <OnProcessTimer+0x24>
    {
        CompliancePackage.OnPackageProcessEvent();
 800f7ca:	4b04      	ldr	r3, [pc, #16]	@ (800f7dc <OnProcessTimer+0x30>)
 800f7cc:	695b      	ldr	r3, [r3, #20]
 800f7ce:	4798      	blx	r3
    }
}
 800f7d0:	bf00      	nop
 800f7d2:	3708      	adds	r7, #8
 800f7d4:	46bd      	mov	sp, r7
 800f7d6:	bd80      	pop	{r7, pc}
 800f7d8:	20000db0 	.word	0x20000db0
 800f7dc:	200000ec 	.word	0x200000ec

0800f7e0 <LmhpPackagesRegistrationInit>:

/* Private variables ---------------------------------------------------------*/

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmhpPackagesRegistrationInit( Version_t *fwVersion )
{
 800f7e0:	b480      	push	{r7}
 800f7e2:	b083      	sub	sp, #12
 800f7e4:	af00      	add	r7, sp, #0
 800f7e6:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
 800f7e8:	2300      	movs	r3, #0
}
 800f7ea:	4618      	mov	r0, r3
 800f7ec:	370c      	adds	r7, #12
 800f7ee:	46bd      	mov	sp, r7
 800f7f0:	bc80      	pop	{r7}
 800f7f2:	4770      	bx	lr

0800f7f4 <LmhpPackagesRegister>:

LmHandlerErrorStatus_t LmhpPackagesRegister( uint8_t id, LmhPackage_t **package )
{
 800f7f4:	b480      	push	{r7}
 800f7f6:	b083      	sub	sp, #12
 800f7f8:	af00      	add	r7, sp, #0
 800f7fa:	4603      	mov	r3, r0
 800f7fc:	6039      	str	r1, [r7, #0]
 800f7fe:	71fb      	strb	r3, [r7, #7]
                break;
            }
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
 800f800:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800f804:	4618      	mov	r0, r3
 800f806:	370c      	adds	r7, #12
 800f808:	46bd      	mov	sp, r7
 800f80a:	bc80      	pop	{r7}
 800f80c:	4770      	bx	lr
	...

0800f810 <OnRadioTxDone>:
}RxDoneParams_t;

static RxDoneParams_t RxDoneParams;

static void OnRadioTxDone( void )
{
 800f810:	b590      	push	{r4, r7, lr}
 800f812:	b083      	sub	sp, #12
 800f814:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800f816:	f00d fde7 	bl	801d3e8 <UTIL_TIMER_GetCurrentTime>
 800f81a:	4603      	mov	r3, r0
 800f81c:	4a0f      	ldr	r2, [pc, #60]	@ (800f85c <OnRadioTxDone+0x4c>)
 800f81e:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800f820:	4c0f      	ldr	r4, [pc, #60]	@ (800f860 <OnRadioTxDone+0x50>)
 800f822:	463b      	mov	r3, r7
 800f824:	4618      	mov	r0, r3
 800f826:	f00c ffc5 	bl	801c7b4 <SysTimeGet>
 800f82a:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800f82e:	463a      	mov	r2, r7
 800f830:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f834:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800f838:	4a0a      	ldr	r2, [pc, #40]	@ (800f864 <OnRadioTxDone+0x54>)
 800f83a:	7813      	ldrb	r3, [r2, #0]
 800f83c:	f043 0320 	orr.w	r3, r3, #32
 800f840:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f842:	f003 fab9 	bl	8012db8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800f846:	4b08      	ldr	r3, [pc, #32]	@ (800f868 <OnRadioTxDone+0x58>)
 800f848:	2201      	movs	r2, #1
 800f84a:	2100      	movs	r1, #0
 800f84c:	2002      	movs	r0, #2
 800f84e:	f00d febb 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800f852:	bf00      	nop
 800f854:	370c      	adds	r7, #12
 800f856:	46bd      	mov	sp, r7
 800f858:	bd90      	pop	{r4, r7, pc}
 800f85a:	bf00      	nop
 800f85c:	20001f70 	.word	0x20001f70
 800f860:	20000e04 	.word	0x20000e04
 800f864:	20001f6c 	.word	0x20001f6c
 800f868:	080218e0 	.word	0x080218e0

0800f86c <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800f86c:	b580      	push	{r7, lr}
 800f86e:	b084      	sub	sp, #16
 800f870:	af00      	add	r7, sp, #0
 800f872:	60f8      	str	r0, [r7, #12]
 800f874:	4608      	mov	r0, r1
 800f876:	4611      	mov	r1, r2
 800f878:	461a      	mov	r2, r3
 800f87a:	4603      	mov	r3, r0
 800f87c:	817b      	strh	r3, [r7, #10]
 800f87e:	460b      	mov	r3, r1
 800f880:	813b      	strh	r3, [r7, #8]
 800f882:	4613      	mov	r3, r2
 800f884:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800f886:	f00d fdaf 	bl	801d3e8 <UTIL_TIMER_GetCurrentTime>
 800f88a:	4603      	mov	r3, r0
 800f88c:	4a11      	ldr	r2, [pc, #68]	@ (800f8d4 <OnRadioRxDone+0x68>)
 800f88e:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800f890:	4a10      	ldr	r2, [pc, #64]	@ (800f8d4 <OnRadioRxDone+0x68>)
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800f896:	4a0f      	ldr	r2, [pc, #60]	@ (800f8d4 <OnRadioRxDone+0x68>)
 800f898:	897b      	ldrh	r3, [r7, #10]
 800f89a:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800f89c:	4a0d      	ldr	r2, [pc, #52]	@ (800f8d4 <OnRadioRxDone+0x68>)
 800f89e:	893b      	ldrh	r3, [r7, #8]
 800f8a0:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800f8a2:	4a0c      	ldr	r2, [pc, #48]	@ (800f8d4 <OnRadioRxDone+0x68>)
 800f8a4:	79fb      	ldrb	r3, [r7, #7]
 800f8a6:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800f8a8:	4a0b      	ldr	r2, [pc, #44]	@ (800f8d8 <OnRadioRxDone+0x6c>)
 800f8aa:	7813      	ldrb	r3, [r2, #0]
 800f8ac:	f043 0310 	orr.w	r3, r3, #16
 800f8b0:	7013      	strb	r3, [r2, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800f8b2:	4a09      	ldr	r2, [pc, #36]	@ (800f8d8 <OnRadioRxDone+0x6c>)
 800f8b4:	7813      	ldrb	r3, [r2, #0]
 800f8b6:	f043 0301 	orr.w	r3, r3, #1
 800f8ba:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    OnMacProcessNotify( );
 800f8bc:	f003 fa7c 	bl	8012db8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800f8c0:	4b06      	ldr	r3, [pc, #24]	@ (800f8dc <OnRadioRxDone+0x70>)
 800f8c2:	2201      	movs	r2, #1
 800f8c4:	2100      	movs	r1, #0
 800f8c6:	2002      	movs	r0, #2
 800f8c8:	f00d fe7e 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800f8cc:	bf00      	nop
 800f8ce:	3710      	adds	r7, #16
 800f8d0:	46bd      	mov	sp, r7
 800f8d2:	bd80      	pop	{r7, pc}
 800f8d4:	20001f74 	.word	0x20001f74
 800f8d8:	20001f6c 	.word	0x20001f6c
 800f8dc:	080218f0 	.word	0x080218f0

0800f8e0 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800f8e0:	b580      	push	{r7, lr}
 800f8e2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800f8e4:	4a07      	ldr	r2, [pc, #28]	@ (800f904 <OnRadioTxTimeout+0x24>)
 800f8e6:	7813      	ldrb	r3, [r2, #0]
 800f8e8:	f043 0308 	orr.w	r3, r3, #8
 800f8ec:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f8ee:	f003 fa63 	bl	8012db8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800f8f2:	4b05      	ldr	r3, [pc, #20]	@ (800f908 <OnRadioTxTimeout+0x28>)
 800f8f4:	2201      	movs	r2, #1
 800f8f6:	2100      	movs	r1, #0
 800f8f8:	2002      	movs	r0, #2
 800f8fa:	f00d fe65 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800f8fe:	bf00      	nop
 800f900:	bd80      	pop	{r7, pc}
 800f902:	bf00      	nop
 800f904:	20001f6c 	.word	0x20001f6c
 800f908:	08021900 	.word	0x08021900

0800f90c <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800f90c:	b580      	push	{r7, lr}
 800f90e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800f910:	4a04      	ldr	r2, [pc, #16]	@ (800f924 <OnRadioRxError+0x18>)
 800f912:	7813      	ldrb	r3, [r2, #0]
 800f914:	f043 0304 	orr.w	r3, r3, #4
 800f918:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f91a:	f003 fa4d 	bl	8012db8 <OnMacProcessNotify>
}
 800f91e:	bf00      	nop
 800f920:	bd80      	pop	{r7, pc}
 800f922:	bf00      	nop
 800f924:	20001f6c 	.word	0x20001f6c

0800f928 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800f928:	b580      	push	{r7, lr}
 800f92a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800f92c:	4a07      	ldr	r2, [pc, #28]	@ (800f94c <OnRadioRxTimeout+0x24>)
 800f92e:	7813      	ldrb	r3, [r2, #0]
 800f930:	f043 0302 	orr.w	r3, r3, #2
 800f934:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800f936:	f003 fa3f 	bl	8012db8 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800f93a:	4b05      	ldr	r3, [pc, #20]	@ (800f950 <OnRadioRxTimeout+0x28>)
 800f93c:	2201      	movs	r2, #1
 800f93e:	2100      	movs	r1, #0
 800f940:	2002      	movs	r0, #2
 800f942:	f00d fe41 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 800f946:	bf00      	nop
 800f948:	bd80      	pop	{r7, pc}
 800f94a:	bf00      	nop
 800f94c:	20001f6c 	.word	0x20001f6c
 800f950:	08021910 	.word	0x08021910

0800f954 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800f954:	b480      	push	{r7}
 800f956:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f958:	4b08      	ldr	r3, [pc, #32]	@ (800f97c <UpdateRxSlotIdleState+0x28>)
 800f95a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f95e:	2b02      	cmp	r3, #2
 800f960:	d004      	beq.n	800f96c <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800f962:	4b07      	ldr	r3, [pc, #28]	@ (800f980 <UpdateRxSlotIdleState+0x2c>)
 800f964:	2206      	movs	r2, #6
 800f966:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800f96a:	e003      	b.n	800f974 <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800f96c:	4b04      	ldr	r3, [pc, #16]	@ (800f980 <UpdateRxSlotIdleState+0x2c>)
 800f96e:	2202      	movs	r2, #2
 800f970:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
}
 800f974:	bf00      	nop
 800f976:	46bd      	mov	sp, r7
 800f978:	bc80      	pop	{r7}
 800f97a:	4770      	bx	lr
 800f97c:	20001344 	.word	0x20001344
 800f980:	20000e04 	.word	0x20000e04

0800f984 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800f984:	b580      	push	{r7, lr}
 800f986:	b092      	sub	sp, #72	@ 0x48
 800f988:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f98a:	4b4a      	ldr	r3, [pc, #296]	@ (800fab4 <ProcessRadioTxDone+0x130>)
 800f98c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f990:	2b02      	cmp	r3, #2
 800f992:	d002      	beq.n	800f99a <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800f994:	4b48      	ldr	r3, [pc, #288]	@ (800fab8 <ProcessRadioTxDone+0x134>)
 800f996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f998:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f99a:	f3ef 8310 	mrs	r3, PRIMASK
 800f99e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800f9a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    CRITICAL_SECTION_BEGIN( );
 800f9a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 800f9a4:	b672      	cpsid	i
}
 800f9a6:	bf00      	nop
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800f9a8:	f00d fd1e 	bl	801d3e8 <UTIL_TIMER_GetCurrentTime>
 800f9ac:	4602      	mov	r2, r0
 800f9ae:	4b43      	ldr	r3, [pc, #268]	@ (800fabc <ProcessRadioTxDone+0x138>)
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	1ad3      	subs	r3, r2, r3
 800f9b4:	63bb      	str	r3, [r7, #56]	@ 0x38
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800f9b6:	4b42      	ldr	r3, [pc, #264]	@ (800fac0 <ProcessRadioTxDone+0x13c>)
 800f9b8:	f8d3 23b0 	ldr.w	r2, [r3, #944]	@ 0x3b0
 800f9bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9be:	1ad3      	subs	r3, r2, r3
 800f9c0:	4619      	mov	r1, r3
 800f9c2:	4840      	ldr	r0, [pc, #256]	@ (800fac4 <ProcessRadioTxDone+0x140>)
 800f9c4:	f00d fc66 	bl	801d294 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800f9c8:	483e      	ldr	r0, [pc, #248]	@ (800fac4 <ProcessRadioTxDone+0x140>)
 800f9ca:	f00d fb85 	bl	801d0d8 <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800f9ce:	4b3c      	ldr	r3, [pc, #240]	@ (800fac0 <ProcessRadioTxDone+0x13c>)
 800f9d0:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800f9d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9d6:	1ad3      	subs	r3, r2, r3
 800f9d8:	4619      	mov	r1, r3
 800f9da:	483b      	ldr	r0, [pc, #236]	@ (800fac8 <ProcessRadioTxDone+0x144>)
 800f9dc:	f00d fc5a 	bl	801d294 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800f9e0:	4839      	ldr	r0, [pc, #228]	@ (800fac8 <ProcessRadioTxDone+0x144>)
 800f9e2:	f00d fb79 	bl	801d0d8 <UTIL_TIMER_Start>
 800f9e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f9e8:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f9ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9ec:	f383 8810 	msr	PRIMASK, r3
}
 800f9f0:	bf00      	nop
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.NodeAckRequested == true )
 800f9f2:	4b33      	ldr	r3, [pc, #204]	@ (800fac0 <ProcessRadioTxDone+0x13c>)
 800f9f4:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d01a      	beq.n	800fa32 <ProcessRadioTxDone+0xae>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800f9fc:	2315      	movs	r3, #21
 800f9fe:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800fa02:	4b2c      	ldr	r3, [pc, #176]	@ (800fab4 <ProcessRadioTxDone+0x130>)
 800fa04:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800fa08:	f107 0220 	add.w	r2, r7, #32
 800fa0c:	4611      	mov	r1, r2
 800fa0e:	4618      	mov	r0, r3
 800fa10:	f006 ff52 	bl	80168b8 <RegionGetPhyParam>
 800fa14:	4603      	mov	r3, r0
 800fa16:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800fa18:	4b29      	ldr	r3, [pc, #164]	@ (800fac0 <ProcessRadioTxDone+0x13c>)
 800fa1a:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800fa1e:	69fb      	ldr	r3, [r7, #28]
 800fa20:	4413      	add	r3, r2
 800fa22:	4619      	mov	r1, r3
 800fa24:	4829      	ldr	r0, [pc, #164]	@ (800facc <ProcessRadioTxDone+0x148>)
 800fa26:	f00d fc35 	bl	801d294 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800fa2a:	4828      	ldr	r0, [pc, #160]	@ (800facc <ProcessRadioTxDone+0x148>)
 800fa2c:	f00d fb54 	bl	801d0d8 <UTIL_TIMER_Start>
 800fa30:	e003      	b.n	800fa3a <ProcessRadioTxDone+0xb6>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800fa32:	4b23      	ldr	r3, [pc, #140]	@ (800fac0 <ProcessRadioTxDone+0x13c>)
 800fa34:	2200      	movs	r2, #0
 800fa36:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800fa3a:	4b20      	ldr	r3, [pc, #128]	@ (800fabc <ProcessRadioTxDone+0x138>)
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	4a1d      	ldr	r2, [pc, #116]	@ (800fab4 <ProcessRadioTxDone+0x130>)
 800fa40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800fa42:	4b1f      	ldr	r3, [pc, #124]	@ (800fac0 <ProcessRadioTxDone+0x13c>)
 800fa44:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800fa48:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800fa4a:	4b1c      	ldr	r3, [pc, #112]	@ (800fabc <ProcessRadioTxDone+0x138>)
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceTxBackoffRefTime = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.TxBackoffRefTime );
 800fa50:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800fa54:	4618      	mov	r0, r3
 800fa56:	f00c fee5 	bl	801c824 <SysTimeGetMcuTime>
 800fa5a:	4638      	mov	r0, r7
 800fa5c:	4b18      	ldr	r3, [pc, #96]	@ (800fac0 <ProcessRadioTxDone+0x13c>)
 800fa5e:	f8d3 2538 	ldr.w	r2, [r3, #1336]	@ 0x538
 800fa62:	9200      	str	r2, [sp, #0]
 800fa64:	f8d3 3534 	ldr.w	r3, [r3, #1332]	@ 0x534
 800fa68:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800fa6c:	ca06      	ldmia	r2, {r1, r2}
 800fa6e:	f00c fe3a 	bl	801c6e6 <SysTimeSub>
 800fa72:	f107 0314 	add.w	r3, r7, #20
 800fa76:	463a      	mov	r2, r7
 800fa78:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fa7c:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800fa80:	4b0f      	ldr	r3, [pc, #60]	@ (800fac0 <ProcessRadioTxDone+0x13c>)
 800fa82:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 800fa86:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800fa88:	2301      	movs	r3, #1
 800fa8a:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800fa8c:	4b09      	ldr	r3, [pc, #36]	@ (800fab4 <ProcessRadioTxDone+0x130>)
 800fa8e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d101      	bne.n	800fa9a <ProcessRadioTxDone+0x116>
    {
        txDone.Joined  = false;
 800fa96:	2300      	movs	r3, #0
 800fa98:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800fa9a:	4b06      	ldr	r3, [pc, #24]	@ (800fab4 <ProcessRadioTxDone+0x130>)
 800fa9c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800faa0:	f107 0208 	add.w	r2, r7, #8
 800faa4:	4611      	mov	r1, r2
 800faa6:	4618      	mov	r0, r3
 800faa8:	f006 ff1e 	bl	80168e8 <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800faac:	bf00      	nop
 800faae:	3740      	adds	r7, #64	@ 0x40
 800fab0:	46bd      	mov	sp, r7
 800fab2:	bd80      	pop	{r7, pc}
 800fab4:	20001344 	.word	0x20001344
 800fab8:	0802200c 	.word	0x0802200c
 800fabc:	20001f70 	.word	0x20001f70
 800fac0:	20000e04 	.word	0x20000e04
 800fac4:	20001184 	.word	0x20001184
 800fac8:	2000119c 	.word	0x2000119c
 800facc:	20001204 	.word	0x20001204

0800fad0 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800fad0:	b580      	push	{r7, lr}
 800fad2:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800fad4:	4b10      	ldr	r3, [pc, #64]	@ (800fb18 <PrepareRxDoneAbort+0x48>)
 800fad6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fada:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fade:	4a0e      	ldr	r2, [pc, #56]	@ (800fb18 <PrepareRxDoneAbort+0x48>)
 800fae0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800fae4:	4b0c      	ldr	r3, [pc, #48]	@ (800fb18 <PrepareRxDoneAbort+0x48>)
 800fae6:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800faea:	2b00      	cmp	r3, #0
 800faec:	d002      	beq.n	800faf4 <PrepareRxDoneAbort+0x24>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        OnRetransmitTimeoutTimerEvent( NULL );
 800faee:	2000      	movs	r0, #0
 800faf0:	f001 fa16 	bl	8010f20 <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800faf4:	4a08      	ldr	r2, [pc, #32]	@ (800fb18 <PrepareRxDoneAbort+0x48>)
 800faf6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fafa:	f043 0302 	orr.w	r3, r3, #2
 800fafe:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    MacCtx.MacFlags.Bits.MacDone = 1;
 800fb02:	4a05      	ldr	r2, [pc, #20]	@ (800fb18 <PrepareRxDoneAbort+0x48>)
 800fb04:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fb08:	f043 0310 	orr.w	r3, r3, #16
 800fb0c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

    UpdateRxSlotIdleState( );
 800fb10:	f7ff ff20 	bl	800f954 <UpdateRxSlotIdleState>
}
 800fb14:	bf00      	nop
 800fb16:	bd80      	pop	{r7, pc}
 800fb18:	20000e04 	.word	0x20000e04

0800fb1c <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800fb1c:	b590      	push	{r4, r7, lr}
 800fb1e:	b0a9      	sub	sp, #164	@ 0xa4
 800fb20:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800fb22:	2312      	movs	r3, #18
 800fb24:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800fb28:	4ba1      	ldr	r3, [pc, #644]	@ (800fdb0 <ProcessRadioRxDone+0x294>)
 800fb2a:	685b      	ldr	r3, [r3, #4]
 800fb2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint16_t size = RxDoneParams.Size;
 800fb30:	4b9f      	ldr	r3, [pc, #636]	@ (800fdb0 <ProcessRadioRxDone+0x294>)
 800fb32:	891b      	ldrh	r3, [r3, #8]
 800fb34:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    int16_t rssi = RxDoneParams.Rssi;
 800fb38:	4b9d      	ldr	r3, [pc, #628]	@ (800fdb0 <ProcessRadioRxDone+0x294>)
 800fb3a:	895b      	ldrh	r3, [r3, #10]
 800fb3c:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int8_t snr = RxDoneParams.Snr;
 800fb40:	4b9b      	ldr	r3, [pc, #620]	@ (800fdb0 <ProcessRadioRxDone+0x294>)
 800fb42:	7b1b      	ldrb	r3, [r3, #12]
 800fb44:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    uint8_t pktHeaderLen = 0;
 800fb48:	2300      	movs	r3, #0
 800fb4a:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    uint32_t downLinkCounter = 0;
 800fb4e:	2300      	movs	r3, #0
 800fb50:	613b      	str	r3, [r7, #16]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800fb52:	4b98      	ldr	r3, [pc, #608]	@ (800fdb4 <ProcessRadioRxDone+0x298>)
 800fb54:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800fb58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint8_t multicast = 0;
 800fb5c:	2300      	movs	r3, #0
 800fb5e:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800fb62:	2301      	movs	r3, #1
 800fb64:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    FCntIdentifier_t fCntID;
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    uint8_t macCmdPayload[2] = { 0 };
#endif /* LORAMAC_VERSION */
    Mlme_t joinType = MLME_JOIN;
 800fb68:	2301      	movs	r3, #1
 800fb6a:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800fb6e:	4a92      	ldr	r2, [pc, #584]	@ (800fdb8 <ProcessRadioRxDone+0x29c>)
 800fb70:	7813      	ldrb	r3, [r2, #0]
 800fb72:	f023 0301 	bic.w	r3, r3, #1
 800fb76:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800fb78:	4b90      	ldr	r3, [pc, #576]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
    MacCtx.RxStatus.Rssi = rssi;
 800fb80:	4a8e      	ldr	r2, [pc, #568]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fb82:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800fb86:	f8a2 348c 	strh.w	r3, [r2, #1164]	@ 0x48c
    MacCtx.RxStatus.Snr = snr;
 800fb8a:	4a8c      	ldr	r2, [pc, #560]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fb8c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800fb90:	f882 348e 	strb.w	r3, [r2, #1166]	@ 0x48e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800fb94:	4b89      	ldr	r3, [pc, #548]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fb96:	f893 2490 	ldrb.w	r2, [r3, #1168]	@ 0x490
 800fb9a:	4b88      	ldr	r3, [pc, #544]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fb9c:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
    MacCtx.McpsIndication.Port = 0;
 800fba0:	4b86      	ldr	r3, [pc, #536]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fba2:	2200      	movs	r2, #0
 800fba4:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
    MacCtx.McpsIndication.Multicast = 0;
 800fba8:	4b84      	ldr	r3, [pc, #528]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fbaa:	2200      	movs	r2, #0
 800fbac:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800fbb0:	4b82      	ldr	r3, [pc, #520]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 800fbb8:	4b80      	ldr	r3, [pc, #512]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fbba:	2200      	movs	r2, #0
 800fbbc:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 800fbc0:	4b7e      	ldr	r3, [pc, #504]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fbc2:	2200      	movs	r2, #0
 800fbc4:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.RxData = false;
 800fbc8:	4b7c      	ldr	r3, [pc, #496]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fbca:	2200      	movs	r2, #0
 800fbcc:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 800fbd0:	4b7a      	ldr	r3, [pc, #488]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fbd2:	2200      	movs	r2, #0
 800fbd4:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800fbd8:	4b78      	ldr	r3, [pc, #480]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fbda:	2200      	movs	r2, #0
 800fbdc:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800fbe0:	4b76      	ldr	r3, [pc, #472]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fbe2:	2200      	movs	r2, #0
 800fbe4:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 800fbe8:	4b74      	ldr	r3, [pc, #464]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fbea:	2200      	movs	r2, #0
 800fbec:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800fbf0:	4b72      	ldr	r3, [pc, #456]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fbf2:	2200      	movs	r2, #0
 800fbf4:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800fbf8:	4b70      	ldr	r3, [pc, #448]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	f8c3 243c 	str.w	r2, [r3, #1084]	@ 0x43c
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800fc00:	4b6f      	ldr	r3, [pc, #444]	@ (800fdc0 <ProcessRadioRxDone+0x2a4>)
 800fc02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc04:	4798      	blx	r3

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800fc06:	4b6d      	ldr	r3, [pc, #436]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fc08:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d102      	bne.n	800fc16 <ProcessRadioRxDone+0xfa>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800fc10:	486c      	ldr	r0, [pc, #432]	@ (800fdc4 <ProcessRadioRxDone+0x2a8>)
 800fc12:	f00d facf 	bl	801d1b4 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800fc16:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fc1a:	4619      	mov	r1, r3
 800fc1c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800fc20:	f004 fecc 	bl	80149bc <LoRaMacClassBRxBeacon>
 800fc24:	4603      	mov	r3, r0
 800fc26:	2b00      	cmp	r3, #0
 800fc28:	d00b      	beq.n	800fc42 <ProcessRadioRxDone+0x126>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800fc2a:	4a64      	ldr	r2, [pc, #400]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fc2c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800fc30:	f8a2 347e 	strh.w	r3, [r2, #1150]	@ 0x47e
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800fc34:	4a61      	ldr	r2, [pc, #388]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fc36:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800fc3a:	f882 3480 	strb.w	r3, [r2, #1152]	@ 0x480
        return;
 800fc3e:	f000 bc91 	b.w	8010564 <ProcessRadioRxDone+0xa48>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800fc42:	4b5c      	ldr	r3, [pc, #368]	@ (800fdb4 <ProcessRadioRxDone+0x298>)
 800fc44:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fc48:	2b01      	cmp	r3, #1
 800fc4a:	d11e      	bne.n	800fc8a <ProcessRadioRxDone+0x16e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800fc4c:	f004 fec9 	bl	80149e2 <LoRaMacClassBIsPingExpected>
 800fc50:	4603      	mov	r3, r0
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d00a      	beq.n	800fc6c <ProcessRadioRxDone+0x150>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fc56:	2000      	movs	r0, #0
 800fc58:	f004 fe7a 	bl	8014950 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800fc5c:	2000      	movs	r0, #0
 800fc5e:	f004 fe9b 	bl	8014998 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800fc62:	4b56      	ldr	r3, [pc, #344]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fc64:	2204      	movs	r2, #4
 800fc66:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
 800fc6a:	e00e      	b.n	800fc8a <ProcessRadioRxDone+0x16e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800fc6c:	f004 fec0 	bl	80149f0 <LoRaMacClassBIsMulticastExpected>
 800fc70:	4603      	mov	r3, r0
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d009      	beq.n	800fc8a <ProcessRadioRxDone+0x16e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800fc76:	2000      	movs	r0, #0
 800fc78:	f004 fe74 	bl	8014964 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800fc7c:	2000      	movs	r0, #0
 800fc7e:	f004 fe94 	bl	80149aa <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800fc82:	4b4e      	ldr	r3, [pc, #312]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fc84:	2205      	movs	r2, #5
 800fc86:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
        }
    }

    // Abort on empty radio frames
    if( size == 0 )
 800fc8a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d107      	bne.n	800fca2 <ProcessRadioRxDone+0x186>
    {
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fc92:	4b4a      	ldr	r3, [pc, #296]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fc94:	2201      	movs	r2, #1
 800fc96:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        PrepareRxDoneAbort( );
 800fc9a:	f7ff ff19 	bl	800fad0 <PrepareRxDoneAbort>
        return;
 800fc9e:	f000 bc61 	b.w	8010564 <ProcessRadioRxDone+0xa48>
    }

    macHdr.Value = payload[pktHeaderLen++];
 800fca2:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800fca6:	1c5a      	adds	r2, r3, #1
 800fca8:	f887 2086 	strb.w	r2, [r7, #134]	@ 0x86
 800fcac:	461a      	mov	r2, r3
 800fcae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fcb2:	4413      	add	r3, r2
 800fcb4:	781b      	ldrb	r3, [r3, #0]
 800fcb6:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
        PrepareRxDoneAbort( );
        return;
    }
#endif /* LORAMAC_VERSION */

    switch( macHdr.Bits.MType )
 800fcba:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800fcbe:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800fcc2:	b2db      	uxtb	r3, r3
 800fcc4:	3b01      	subs	r3, #1
 800fcc6:	2b06      	cmp	r3, #6
 800fcc8:	f200 841d 	bhi.w	8010506 <ProcessRadioRxDone+0x9ea>
 800fccc:	a201      	add	r2, pc, #4	@ (adr r2, 800fcd4 <ProcessRadioRxDone+0x1b8>)
 800fcce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcd2:	bf00      	nop
 800fcd4:	0800fcf1 	.word	0x0800fcf1
 800fcd8:	08010507 	.word	0x08010507
 800fcdc:	0800ff15 	.word	0x0800ff15
 800fce0:	08010507 	.word	0x08010507
 800fce4:	0800ff0d 	.word	0x0800ff0d
 800fce8:	08010507 	.word	0x08010507
 800fcec:	080104ab 	.word	0x080104ab
    {
        case FRAME_TYPE_JOIN_ACCEPT:
        {
            uint8_t joinEui[SE_EUI_SIZE];
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800fcf0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fcf4:	2b10      	cmp	r3, #16
 800fcf6:	d807      	bhi.n	800fd08 <ProcessRadioRxDone+0x1ec>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fcf8:	4b30      	ldr	r3, [pc, #192]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fcfa:	2201      	movs	r2, #1
 800fcfc:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800fd00:	f7ff fee6 	bl	800fad0 <PrepareRxDoneAbort>
                return;
 800fd04:	f000 bc2e 	b.w	8010564 <ProcessRadioRxDone+0xa48>
            }
            macMsgJoinAccept.Buffer = payload;
 800fd08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fd0c:	617b      	str	r3, [r7, #20]
            macMsgJoinAccept.BufSize = size;
 800fd0e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fd12:	b2db      	uxtb	r3, r3
 800fd14:	763b      	strb	r3, [r7, #24]

            // Abort in case if the device is already joined and no rejoin request is ongoing.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
            if( ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) && ( Nvm.MacGroup2.IsRejoinAcceptPending == false ) )
#else
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800fd16:	4b27      	ldr	r3, [pc, #156]	@ (800fdb4 <ProcessRadioRxDone+0x298>)
 800fd18:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d007      	beq.n	800fd30 <ProcessRadioRxDone+0x214>
#endif /* LORAMAC_VERSION */
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800fd20:	4b26      	ldr	r3, [pc, #152]	@ (800fdbc <ProcessRadioRxDone+0x2a0>)
 800fd22:	2201      	movs	r2, #1
 800fd24:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800fd28:	f7ff fed2 	bl	800fad0 <PrepareRxDoneAbort>
                return;
 800fd2c:	f000 bc1a 	b.w	8010564 <ProcessRadioRxDone+0xa48>
            }

            SecureElementGetJoinEui( joinEui );
 800fd30:	1d3b      	adds	r3, r7, #4
 800fd32:	4618      	mov	r0, r3
 800fd34:	f7fd ff7e 	bl	800dc34 <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800fd38:	f107 0214 	add.w	r2, r7, #20
 800fd3c:	1d3b      	adds	r3, r7, #4
 800fd3e:	4619      	mov	r1, r3
 800fd40:	20ff      	movs	r0, #255	@ 0xff
 800fd42:	f006 f843 	bl	8015dcc <LoRaMacCryptoHandleJoinAccept>
 800fd46:	4603      	mov	r3, r0
 800fd48:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
                macCryptoStatus = LoRaMacCryptoHandleJoinAccept( REJOIN_REQ_2, joinEui, &macMsgJoinAccept );
                joinType = MLME_REJOIN_2;
            }
#endif /* LORAMAC_VERSION */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800fd4c:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	f040 80cf 	bne.w	800fef4 <ProcessRadioRxDone+0x3d8>
            {
                VerifyParams_t verifyRxDr;

                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800fd56:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fd5a:	f003 030f 	and.w	r3, r3, #15
 800fd5e:	b2db      	uxtb	r3, r3
 800fd60:	2b0f      	cmp	r3, #15
 800fd62:	d031      	beq.n	800fdc8 <ProcessRadioRxDone+0x2ac>
                {
                    verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800fd64:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fd68:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800fd6c:	b2db      	uxtb	r3, r3
 800fd6e:	b25b      	sxtb	r3, r3
 800fd70:	703b      	strb	r3, [r7, #0]
                    verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fd72:	4b10      	ldr	r3, [pc, #64]	@ (800fdb4 <ProcessRadioRxDone+0x298>)
 800fd74:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800fd78:	707b      	strb	r3, [r7, #1]
                    if( RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR ) == false )
 800fd7a:	4b0e      	ldr	r3, [pc, #56]	@ (800fdb4 <ProcessRadioRxDone+0x298>)
 800fd7c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800fd80:	4639      	mov	r1, r7
 800fd82:	2207      	movs	r2, #7
 800fd84:	4618      	mov	r0, r3
 800fd86:	f006 fdd2 	bl	801692e <RegionVerify>
 800fd8a:	4603      	mov	r3, r0
 800fd8c:	f083 0301 	eor.w	r3, r3, #1
 800fd90:	b2db      	uxtb	r3, r3
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d018      	beq.n	800fdc8 <ProcessRadioRxDone+0x2ac>
                    {
                        // MLME handling
                        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800fd96:	2001      	movs	r0, #1
 800fd98:	f005 fb26 	bl	80153e8 <LoRaMacConfirmQueueIsCmdActive>
 800fd9c:	4603      	mov	r3, r0
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	f000 83b8 	beq.w	8010514 <ProcessRadioRxDone+0x9f8>
                        {
                            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800fda4:	2101      	movs	r1, #1
 800fda6:	2007      	movs	r0, #7
 800fda8:	f005 fa92 	bl	80152d0 <LoRaMacConfirmQueueSetStatus>
 800fdac:	e3b5      	b.n	801051a <ProcessRadioRxDone+0x9fe>
 800fdae:	bf00      	nop
 800fdb0:	20001f74 	.word	0x20001f74
 800fdb4:	20001344 	.word	0x20001344
 800fdb8:	20001f6c 	.word	0x20001f6c
 800fdbc:	20000e04 	.word	0x20000e04
 800fdc0:	0802200c 	.word	0x0802200c
 800fdc4:	2000119c 	.word	0x2000119c
            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
            {
#endif

                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800fdc8:	7f7b      	ldrb	r3, [r7, #29]
 800fdca:	461a      	mov	r2, r3
 800fdcc:	4ba7      	ldr	r3, [pc, #668]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fdce:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800fdd2:	4ba6      	ldr	r3, [pc, #664]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fdd4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800fdd8:	7fbb      	ldrb	r3, [r7, #30]
 800fdda:	021b      	lsls	r3, r3, #8
 800fddc:	4313      	orrs	r3, r2
 800fdde:	4aa3      	ldr	r2, [pc, #652]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fde0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800fde4:	4ba1      	ldr	r3, [pc, #644]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fde6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800fdea:	7ffb      	ldrb	r3, [r7, #31]
 800fdec:	041b      	lsls	r3, r3, #16
 800fdee:	4313      	orrs	r3, r2
 800fdf0:	4a9e      	ldr	r2, [pc, #632]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fdf2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800fdf6:	6a3b      	ldr	r3, [r7, #32]
 800fdf8:	4a9c      	ldr	r2, [pc, #624]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fdfa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                // Update NVM DevAddrOTAA with network value
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800fdfe:	4b9b      	ldr	r3, [pc, #620]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800fe04:	4619      	mov	r1, r3
 800fe06:	2002      	movs	r0, #2
 800fe08:	f7fd ff2c 	bl	800dc64 <SecureElementSetDevAddr>

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800fe0c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fe10:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800fe14:	b2db      	uxtb	r3, r3
 800fe16:	461a      	mov	r2, r3
 800fe18:	4b94      	ldr	r3, [pc, #592]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe1a:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Verify if we shall assign the new datarate
                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800fe1e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fe22:	f003 030f 	and.w	r3, r3, #15
 800fe26:	b2db      	uxtb	r3, r3
 800fe28:	2b0f      	cmp	r3, #15
 800fe2a:	d011      	beq.n	800fe50 <ProcessRadioRxDone+0x334>
                {
#endif

                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800fe2c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fe30:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800fe34:	b2db      	uxtb	r3, r3
 800fe36:	461a      	mov	r2, r3
 800fe38:	4b8c      	ldr	r3, [pc, #560]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe3a:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800fe3e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fe42:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800fe46:	b2db      	uxtb	r3, r3
 800fe48:	461a      	mov	r2, r3
 800fe4a:	4b88      	ldr	r3, [pc, #544]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe4c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
				}
#endif

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800fe50:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800fe54:	461a      	mov	r2, r3
 800fe56:	4b85      	ldr	r3, [pc, #532]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe58:	659a      	str	r2, [r3, #88]	@ 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800fe5a:	4b84      	ldr	r3, [pc, #528]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d102      	bne.n	800fe68 <ProcessRadioRxDone+0x34c>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800fe62:	4b82      	ldr	r3, [pc, #520]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe64:	2201      	movs	r2, #1
 800fe66:	659a      	str	r2, [r3, #88]	@ 0x58
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800fe68:	4b80      	ldr	r3, [pc, #512]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fe6c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800fe70:	fb02 f303 	mul.w	r3, r2, r3
 800fe74:	4a7d      	ldr	r2, [pc, #500]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe76:	6593      	str	r3, [r2, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800fe78:	4b7c      	ldr	r3, [pc, #496]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fe7c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800fe80:	4a7a      	ldr	r2, [pc, #488]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe82:	65d3      	str	r3, [r2, #92]	@ 0x5c

                // Reset NbTrans to default value
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800fe84:	4b79      	ldr	r3, [pc, #484]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe86:	2201      	movs	r2, #1
 800fe88:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                else
                {
                    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
                }
#else
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800fe8c:	4b77      	ldr	r3, [pc, #476]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fe8e:	2200      	movs	r2, #0
 800fe90:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
#endif /* LORAMAC_VERSION */

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800fe94:	f107 0314 	add.w	r3, r7, #20
 800fe98:	3312      	adds	r3, #18
 800fe9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800fe9c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800fea0:	b2db      	uxtb	r3, r3
 800fea2:	3b11      	subs	r3, #17
 800fea4:	b2db      	uxtb	r3, r3
 800fea6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800feaa:	4b71      	ldr	r3, [pc, #452]	@ (8010070 <ProcessRadioRxDone+0x554>)
 800feac:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800feb0:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800feb4:	4b6d      	ldr	r3, [pc, #436]	@ (801006c <ProcessRadioRxDone+0x550>)
 800feb6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800feba:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800febe:	4611      	mov	r1, r2
 800fec0:	4618      	mov	r0, r3
 800fec2:	f006 fd4b 	bl	801695c <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800fec6:	4b69      	ldr	r3, [pc, #420]	@ (801006c <ProcessRadioRxDone+0x550>)
 800fec8:	2202      	movs	r2, #2
 800feca:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    LoRaMacCommandsAddCmd( MOTE_MAC_REKEY_IND, macCmdPayload, 1 );
                }
#endif /* LORAMAC_VERSION */

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800fece:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800fed2:	4618      	mov	r0, r3
 800fed4:	f005 fa88 	bl	80153e8 <LoRaMacConfirmQueueIsCmdActive>
 800fed8:	4603      	mov	r3, r0
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d005      	beq.n	800feea <ProcessRadioRxDone+0x3ce>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800fede:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800fee2:	4619      	mov	r1, r3
 800fee4:	2000      	movs	r0, #0
 800fee6:	f005 f9f3 	bl	80152d0 <LoRaMacConfirmQueueSetStatus>
                    ResetMacParameters( true );
                }
#endif /* LORAMAC_VERSION */
                // Restarts the retransmission backoff algorithm by indicating that the next JoinReq or ReJoinReq
                // is the first one.
                MacCtx.IsFirstJoinReqTx = true;
 800feea:	4b61      	ldr	r3, [pc, #388]	@ (8010070 <ProcessRadioRxDone+0x554>)
 800feec:	2201      	movs	r2, #1
 800feee:	f883 253c 	strb.w	r2, [r3, #1340]	@ 0x53c
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }

            break;
 800fef2:	e311      	b.n	8010518 <ProcessRadioRxDone+0x9fc>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800fef4:	2001      	movs	r0, #1
 800fef6:	f005 fa77 	bl	80153e8 <LoRaMacConfirmQueueIsCmdActive>
 800fefa:	4603      	mov	r3, r0
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	f000 830b 	beq.w	8010518 <ProcessRadioRxDone+0x9fc>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800ff02:	2101      	movs	r1, #1
 800ff04:	2007      	movs	r0, #7
 800ff06:	f005 f9e3 	bl	80152d0 <LoRaMacConfirmQueueSetStatus>
            break;
 800ff0a:	e305      	b.n	8010518 <ProcessRadioRxDone+0x9fc>
        }
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800ff0c:	4b58      	ldr	r3, [pc, #352]	@ (8010070 <ProcessRadioRxDone+0x554>)
 800ff0e:	2201      	movs	r2, #1
 800ff10:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ff14:	4b55      	ldr	r3, [pc, #340]	@ (801006c <ProcessRadioRxDone+0x550>)
 800ff16:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ff1a:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800ff1e:	4b54      	ldr	r3, [pc, #336]	@ (8010070 <ProcessRadioRxDone+0x554>)
 800ff20:	f893 3424 	ldrb.w	r3, [r3, #1060]	@ 0x424
 800ff24:	b25b      	sxtb	r3, r3
 800ff26:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800ff2a:	230d      	movs	r3, #13
 800ff2c:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800ff30:	4b4e      	ldr	r3, [pc, #312]	@ (801006c <ProcessRadioRxDone+0x550>)
 800ff32:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d002      	beq.n	800ff40 <ProcessRadioRxDone+0x424>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800ff3a:	230e      	movs	r3, #14
 800ff3c:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            }

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ff40:	4b4a      	ldr	r3, [pc, #296]	@ (801006c <ProcessRadioRxDone+0x550>)
 800ff42:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800ff46:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800ff4a:	4611      	mov	r1, r2
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	f006 fcb3 	bl	80168b8 <RegionGetPhyParam>
 800ff52:	4603      	mov	r3, r0
 800ff54:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800ff56:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ff5a:	3b0d      	subs	r3, #13
 800ff5c:	b29b      	uxth	r3, r3
 800ff5e:	b21b      	sxth	r3, r3
 800ff60:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ff64:	b21a      	sxth	r2, r3
 800ff66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ff68:	b21b      	sxth	r3, r3
 800ff6a:	429a      	cmp	r2, r3
 800ff6c:	dc03      	bgt.n	800ff76 <ProcessRadioRxDone+0x45a>
 800ff6e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ff72:	2b0b      	cmp	r3, #11
 800ff74:	d806      	bhi.n	800ff84 <ProcessRadioRxDone+0x468>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ff76:	4b3e      	ldr	r3, [pc, #248]	@ (8010070 <ProcessRadioRxDone+0x554>)
 800ff78:	2201      	movs	r2, #1
 800ff7a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800ff7e:	f7ff fda7 	bl	800fad0 <PrepareRxDoneAbort>
                return;
 800ff82:	e2ef      	b.n	8010564 <ProcessRadioRxDone+0xa48>
            }
            macMsgData.Buffer = payload;
 800ff84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ff88:	63fb      	str	r3, [r7, #60]	@ 0x3c
            macMsgData.BufSize = size;
 800ff8a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ff8e:	b2db      	uxtb	r3, r3
 800ff90:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800ff94:	4b37      	ldr	r3, [pc, #220]	@ (8010074 <ProcessRadioRxDone+0x558>)
 800ff96:	663b      	str	r3, [r7, #96]	@ 0x60
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800ff98:	23ff      	movs	r3, #255	@ 0xff
 800ff9a:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800ff9e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800ffa2:	4618      	mov	r0, r3
 800ffa4:	f006 fa0f 	bl	80163c6 <LoRaMacParserData>
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d006      	beq.n	800ffbc <ProcessRadioRxDone+0x4a0>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ffae:	4b30      	ldr	r3, [pc, #192]	@ (8010070 <ProcessRadioRxDone+0x554>)
 800ffb0:	2201      	movs	r2, #1
 800ffb2:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800ffb6:	f7ff fd8b 	bl	800fad0 <PrepareRxDoneAbort>
                return;
 800ffba:	e2d3      	b.n	8010564 <ProcessRadioRxDone+0xa48>
            }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800ffbc:	4b2b      	ldr	r3, [pc, #172]	@ (801006c <ProcessRadioRxDone+0x550>)
 800ffbe:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800ffc2:	2b01      	cmp	r3, #1
 800ffc4:	d132      	bne.n	801002c <ProcessRadioRxDone+0x510>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800ffc6:	f004 fd0c 	bl	80149e2 <LoRaMacClassBIsPingExpected>
 800ffca:	4603      	mov	r3, r0
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d014      	beq.n	800fffa <ProcessRadioRxDone+0x4de>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ffd0:	2000      	movs	r0, #0
 800ffd2:	f004 fcbd 	bl	8014950 <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800ffd6:	2000      	movs	r0, #0
 800ffd8:	f004 fcde 	bl	8014998 <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800ffdc:	4b24      	ldr	r3, [pc, #144]	@ (8010070 <ProcessRadioRxDone+0x554>)
 800ffde:	2204      	movs	r2, #4
 800ffe0:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800ffe4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ffe6:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ffea:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800ffee:	b2db      	uxtb	r3, r3
 800fff0:	4619      	mov	r1, r3
 800fff2:	4610      	mov	r0, r2
 800fff4:	f004 fd7e 	bl	8014af4 <LoRaMacClassBSetFPendingBit>
 800fff8:	e018      	b.n	801002c <ProcessRadioRxDone+0x510>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800fffa:	f004 fcf9 	bl	80149f0 <LoRaMacClassBIsMulticastExpected>
 800fffe:	4603      	mov	r3, r0
 8010000:	2b00      	cmp	r3, #0
 8010002:	d013      	beq.n	801002c <ProcessRadioRxDone+0x510>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8010004:	2000      	movs	r0, #0
 8010006:	f004 fcad 	bl	8014964 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 801000a:	2000      	movs	r0, #0
 801000c:	f004 fccd 	bl	80149aa <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 8010010:	4b17      	ldr	r3, [pc, #92]	@ (8010070 <ProcessRadioRxDone+0x554>)
 8010012:	2205      	movs	r2, #5
 8010014:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 8010018:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801001a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 801001e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8010022:	b2db      	uxtb	r3, r3
 8010024:	4619      	mov	r1, r3
 8010026:	4610      	mov	r0, r2
 8010028:	f004 fd64 	bl	8014af4 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 801002c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801002e:	4a10      	ldr	r2, [pc, #64]	@ (8010070 <ProcessRadioRxDone+0x554>)
 8010030:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 8010034:	f107 020e 	add.w	r2, r7, #14
 8010038:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 801003c:	4611      	mov	r1, r2
 801003e:	4618      	mov	r0, r3
 8010040:	f002 fdb6 	bl	8012bb0 <DetermineFrameType>
 8010044:	4603      	mov	r3, r0
 8010046:	2b00      	cmp	r3, #0
 8010048:	d006      	beq.n	8010058 <ProcessRadioRxDone+0x53c>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801004a:	4b09      	ldr	r3, [pc, #36]	@ (8010070 <ProcessRadioRxDone+0x554>)
 801004c:	2201      	movs	r2, #1
 801004e:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 8010052:	f7ff fd3d 	bl	800fad0 <PrepareRxDoneAbort>
                return;
 8010056:	e285      	b.n	8010564 <ProcessRadioRxDone+0xa48>
            }

            //Check if it is a multicast message
            multicast = 0;
 8010058:	2300      	movs	r3, #0
 801005a:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
            downLinkCounter = 0;
 801005e:	2300      	movs	r3, #0
 8010060:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8010062:	2300      	movs	r3, #0
 8010064:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 8010068:	e056      	b.n	8010118 <ProcessRadioRxDone+0x5fc>
 801006a:	bf00      	nop
 801006c:	20001344 	.word	0x20001344
 8010070:	20000e04 	.word	0x20000e04
 8010074:	2000103c 	.word	0x2000103c
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8010078:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 801007c:	499f      	ldr	r1, [pc, #636]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 801007e:	4613      	mov	r3, r2
 8010080:	005b      	lsls	r3, r3, #1
 8010082:	4413      	add	r3, r2
 8010084:	011b      	lsls	r3, r3, #4
 8010086:	440b      	add	r3, r1
 8010088:	33ec      	adds	r3, #236	@ 0xec
 801008a:	681a      	ldr	r2, [r3, #0]
 801008c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801008e:	429a      	cmp	r2, r3
 8010090:	d13d      	bne.n	801010e <ProcessRadioRxDone+0x5f2>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 8010092:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 8010096:	4999      	ldr	r1, [pc, #612]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 8010098:	4613      	mov	r3, r2
 801009a:	005b      	lsls	r3, r3, #1
 801009c:	4413      	add	r3, r2
 801009e:	011b      	lsls	r3, r3, #4
 80100a0:	440b      	add	r3, r1
 80100a2:	33e9      	adds	r3, #233	@ 0xe9
 80100a4:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d031      	beq.n	801010e <ProcessRadioRxDone+0x5f2>
                {
                    multicast = 1;
 80100aa:	2301      	movs	r3, #1
 80100ac:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 80100b0:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 80100b4:	4991      	ldr	r1, [pc, #580]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 80100b6:	4613      	mov	r3, r2
 80100b8:	005b      	lsls	r3, r3, #1
 80100ba:	4413      	add	r3, r2
 80100bc:	011b      	lsls	r3, r3, #4
 80100be:	440b      	add	r3, r1
 80100c0:	33ea      	adds	r3, #234	@ 0xea
 80100c2:	781b      	ldrb	r3, [r3, #0]
 80100c4:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 80100c8:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 80100cc:	498b      	ldr	r1, [pc, #556]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 80100ce:	4613      	mov	r3, r2
 80100d0:	005b      	lsls	r3, r3, #1
 80100d2:	4413      	add	r3, r2
 80100d4:	011b      	lsls	r3, r3, #4
 80100d6:	440b      	add	r3, r1
 80100d8:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	613b      	str	r3, [r7, #16]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 80100e2:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 80100e6:	4985      	ldr	r1, [pc, #532]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 80100e8:	4613      	mov	r3, r2
 80100ea:	005b      	lsls	r3, r3, #1
 80100ec:	4413      	add	r3, r2
 80100ee:	011b      	lsls	r3, r3, #4
 80100f0:	440b      	add	r3, r1
 80100f2:	33ec      	adds	r3, #236	@ 0xec
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 80100fa:	4b80      	ldr	r3, [pc, #512]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 80100fc:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010100:	2b02      	cmp	r3, #2
 8010102:	d10e      	bne.n	8010122 <ProcessRadioRxDone+0x606>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8010104:	4b7e      	ldr	r3, [pc, #504]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 8010106:	2203      	movs	r2, #3
 8010108:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    }
                    break;
 801010c:	e009      	b.n	8010122 <ProcessRadioRxDone+0x606>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801010e:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8010112:	3301      	adds	r3, #1
 8010114:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 8010118:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 801011c:	2b00      	cmp	r3, #0
 801011e:	d0ab      	beq.n	8010078 <ProcessRadioRxDone+0x55c>
 8010120:	e000      	b.n	8010124 <ProcessRadioRxDone+0x608>
                    break;
 8010122:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8010124:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8010128:	2b01      	cmp	r3, #1
 801012a:	d117      	bne.n	801015c <ProcessRadioRxDone+0x640>
 801012c:	7bbb      	ldrb	r3, [r7, #14]
 801012e:	2b03      	cmp	r3, #3
 8010130:	d10d      	bne.n	801014e <ProcessRadioRxDone+0x632>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 8010132:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8010136:	f003 0320 	and.w	r3, r3, #32
 801013a:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 801013c:	2b00      	cmp	r3, #0
 801013e:	d106      	bne.n	801014e <ProcessRadioRxDone+0x632>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 8010140:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8010144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010148:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 801014a:	2b00      	cmp	r3, #0
 801014c:	d006      	beq.n	801015c <ProcessRadioRxDone+0x640>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801014e:	4b6c      	ldr	r3, [pc, #432]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 8010150:	2201      	movs	r2, #1
 8010152:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 8010156:	f7ff fcbb 	bl	800fad0 <PrepareRxDoneAbort>
                return;
 801015a:	e203      	b.n	8010564 <ProcessRadioRxDone+0xa48>
                PrepareRxDoneAbort( );
                return;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 801015c:	7bb9      	ldrb	r1, [r7, #14]
 801015e:	4c67      	ldr	r4, [pc, #412]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 8010160:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8010164:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 8010168:	f107 0310 	add.w	r3, r7, #16
 801016c:	9301      	str	r3, [sp, #4]
 801016e:	f107 030f 	add.w	r3, r7, #15
 8010172:	9300      	str	r3, [sp, #0]
 8010174:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
 8010178:	f000 feec 	bl	8010f54 <GetFCntDown>
 801017c:	4603      	mov	r3, r0
 801017e:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8010182:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8010186:	2b00      	cmp	r3, #0
 8010188:	d017      	beq.n	80101ba <ProcessRadioRxDone+0x69e>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 801018a:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 801018e:	2b07      	cmp	r3, #7
 8010190:	d104      	bne.n	801019c <ProcessRadioRxDone+0x680>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 8010192:	4b5b      	ldr	r3, [pc, #364]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 8010194:	2208      	movs	r2, #8
 8010196:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 801019a:	e003      	b.n	80101a4 <ProcessRadioRxDone+0x688>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801019c:	4b58      	ldr	r3, [pc, #352]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 801019e:	2201      	movs	r2, #1
 80101a0:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 80101a4:	693b      	ldr	r3, [r7, #16]
 80101a6:	4a56      	ldr	r2, [pc, #344]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 80101a8:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 80101ac:	693b      	ldr	r3, [r7, #16]
 80101ae:	4a54      	ldr	r2, [pc, #336]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 80101b0:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
                PrepareRxDoneAbort( );
 80101b4:	f7ff fc8c 	bl	800fad0 <PrepareRxDoneAbort>
                return;
 80101b8:	e1d4      	b.n	8010564 <ProcessRadioRxDone+0xa48>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 80101ba:	7bfa      	ldrb	r2, [r7, #15]
 80101bc:	6939      	ldr	r1, [r7, #16]
 80101be:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 80101c2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80101c6:	9300      	str	r3, [sp, #0]
 80101c8:	460b      	mov	r3, r1
 80101ca:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80101ce:	f005 ff5d 	bl	801608c <LoRaMacCryptoUnsecureMessage>
 80101d2:	4603      	mov	r3, r0
 80101d4:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80101d8:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d00f      	beq.n	8010200 <ProcessRadioRxDone+0x6e4>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 80101e0:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 80101e4:	2b02      	cmp	r3, #2
 80101e6:	d104      	bne.n	80101f2 <ProcessRadioRxDone+0x6d6>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 80101e8:	4b45      	ldr	r3, [pc, #276]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 80101ea:	220a      	movs	r2, #10
 80101ec:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 80101f0:	e003      	b.n	80101fa <ProcessRadioRxDone+0x6de>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 80101f2:	4b43      	ldr	r3, [pc, #268]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 80101f4:	220b      	movs	r2, #11
 80101f6:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                PrepareRxDoneAbort( );
 80101fa:	f7ff fc69 	bl	800fad0 <PrepareRxDoneAbort>
                return;
 80101fe:	e1b1      	b.n	8010564 <ProcessRadioRxDone+0xa48>
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8010200:	4b3f      	ldr	r3, [pc, #252]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 8010202:	2200      	movs	r2, #0
 8010204:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Multicast = multicast;
 8010208:	4a3d      	ldr	r2, [pc, #244]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 801020a:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 801020e:	f882 3422 	strb.w	r3, [r2, #1058]	@ 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 8010212:	4b3b      	ldr	r3, [pc, #236]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 8010214:	2200      	movs	r2, #0
 8010216:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 801021a:	4b39      	ldr	r3, [pc, #228]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 801021c:	2200      	movs	r2, #0
 801021e:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8010222:	693b      	ldr	r3, [r7, #16]
 8010224:	4a36      	ldr	r2, [pc, #216]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 8010226:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 801022a:	693b      	ldr	r3, [r7, #16]
 801022c:	4a34      	ldr	r2, [pc, #208]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 801022e:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 8010232:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8010236:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801023a:	b2db      	uxtb	r3, r3
 801023c:	2b00      	cmp	r3, #0
 801023e:	bf14      	ite	ne
 8010240:	2301      	movne	r3, #1
 8010242:	2300      	moveq	r3, #0
 8010244:	b2da      	uxtb	r2, r3
 8010246:	4b2e      	ldr	r3, [pc, #184]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 8010248:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 801024c:	4b2c      	ldr	r3, [pc, #176]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 801024e:	2200      	movs	r2, #0
 8010250:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 8010254:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8010258:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801025c:	b2db      	uxtb	r3, r3
 801025e:	2b00      	cmp	r3, #0
 8010260:	bf14      	ite	ne
 8010262:	2301      	movne	r3, #1
 8010264:	2300      	moveq	r3, #0
 8010266:	b2da      	uxtb	r2, r3
 8010268:	4b25      	ldr	r3, [pc, #148]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 801026a:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801026e:	4b24      	ldr	r3, [pc, #144]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 8010270:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 8010274:	2b00      	cmp	r3, #0
 8010276:	d004      	beq.n	8010282 <ProcessRadioRxDone+0x766>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8010278:	4b21      	ldr	r3, [pc, #132]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 801027a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801027e:	2b01      	cmp	r3, #1
 8010280:	d106      	bne.n	8010290 <ProcessRadioRxDone+0x774>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 8010282:	4b1e      	ldr	r3, [pc, #120]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 8010284:	2200      	movs	r2, #0
 8010286:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                Nvm.MacGroup2.DownlinkReceived = true;
 8010288:	4b1c      	ldr	r3, [pc, #112]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 801028a:	2201      	movs	r2, #1
 801028c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 8010290:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8010294:	2b01      	cmp	r3, #1
 8010296:	d104      	bne.n	80102a2 <ProcessRadioRxDone+0x786>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 8010298:	4b19      	ldr	r3, [pc, #100]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 801029a:	2202      	movs	r2, #2
 801029c:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
 80102a0:	e03a      	b.n	8010318 <ProcessRadioRxDone+0x7fc>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 80102a2:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 80102a6:	f023 031f 	bic.w	r3, r3, #31
 80102aa:	b2db      	uxtb	r3, r3
 80102ac:	2ba0      	cmp	r3, #160	@ 0xa0
 80102ae:	d12b      	bne.n	8010308 <ProcessRadioRxDone+0x7ec>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 80102b0:	4b12      	ldr	r3, [pc, #72]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 80102b2:	2201      	movs	r2, #1
 80102b4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 80102b8:	4b10      	ldr	r3, [pc, #64]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 80102ba:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d102      	bne.n	80102c8 <ProcessRadioRxDone+0x7ac>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 80102c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80102c4:	4a0d      	ldr	r2, [pc, #52]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 80102c6:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 80102c8:	4b0d      	ldr	r3, [pc, #52]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 80102ca:	2201      	movs	r2, #1
 80102cc:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80102d0:	4b0b      	ldr	r3, [pc, #44]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 80102d2:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d01e      	beq.n	8010318 <ProcessRadioRxDone+0x7fc>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 80102da:	4b09      	ldr	r3, [pc, #36]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 80102dc:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80102e0:	2b01      	cmp	r3, #1
 80102e2:	d019      	beq.n	8010318 <ProcessRadioRxDone+0x7fc>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 80102e4:	4b05      	ldr	r3, [pc, #20]	@ (80102fc <ProcessRadioRxDone+0x7e0>)
 80102e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80102ea:	4a05      	ldr	r2, [pc, #20]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 80102ec:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 80102f0:	4b04      	ldr	r3, [pc, #16]	@ (8010304 <ProcessRadioRxDone+0x7e8>)
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	4a02      	ldr	r2, [pc, #8]	@ (8010300 <ProcessRadioRxDone+0x7e4>)
 80102f6:	f8c2 3498 	str.w	r3, [r2, #1176]	@ 0x498
 80102fa:	e00d      	b.n	8010318 <ProcessRadioRxDone+0x7fc>
 80102fc:	20001344 	.word	0x20001344
 8010300:	20000e04 	.word	0x20000e04
 8010304:	20001f74 	.word	0x20001f74
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 8010308:	4b98      	ldr	r3, [pc, #608]	@ (801056c <ProcessRadioRxDone+0xa50>)
 801030a:	2200      	movs	r2, #0
 801030c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 8010310:	4b97      	ldr	r3, [pc, #604]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010312:	2200      	movs	r2, #0
 8010314:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
                }
            }

            // Set the pending status
			// Fix for Class C Certification test. Re-enabled part of if condition previously removed.
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 8010318:	4b94      	ldr	r3, [pc, #592]	@ (801056c <ProcessRadioRxDone+0xa50>)
 801031a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 801031e:	2b00      	cmp	r3, #0
 8010320:	d106      	bne.n	8010330 <ProcessRadioRxDone+0x814>
 8010322:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8010326:	f003 0310 	and.w	r3, r3, #16
 801032a:	b2db      	uxtb	r3, r3
 801032c:	2b00      	cmp	r3, #0
 801032e:	d004      	beq.n	801033a <ProcessRadioRxDone+0x81e>
 8010330:	4b8e      	ldr	r3, [pc, #568]	@ (801056c <ProcessRadioRxDone+0xa50>)
 8010332:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010336:	2b00      	cmp	r3, #0
 8010338:	d004      	beq.n	8010344 <ProcessRadioRxDone+0x828>
                ( MacCtx.McpsIndication.ResponseTimeout > 0 ) ) 
 801033a:	4b8d      	ldr	r3, [pc, #564]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801033c:	f8d3 343c 	ldr.w	r3, [r3, #1084]	@ 0x43c
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 8010340:	2b00      	cmp	r3, #0
 8010342:	d003      	beq.n	801034c <ProcessRadioRxDone+0x830>
            //if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
            {
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 8010344:	4b8a      	ldr	r3, [pc, #552]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010346:	2201      	movs	r2, #1
 8010348:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 801034c:	4b88      	ldr	r3, [pc, #544]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801034e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 8010352:	4a87      	ldr	r2, [pc, #540]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010354:	f892 2440 	ldrb.w	r2, [r2, #1088]	@ 0x440
 8010358:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 801035c:	4618      	mov	r0, r3
 801035e:	f001 ffbb 	bl	80122d8 <RemoveMacCommands>

            switch( fType )
 8010362:	7bbb      	ldrb	r3, [r7, #14]
 8010364:	2b03      	cmp	r3, #3
 8010366:	d874      	bhi.n	8010452 <ProcessRadioRxDone+0x936>
 8010368:	a201      	add	r2, pc, #4	@ (adr r2, 8010370 <ProcessRadioRxDone+0x854>)
 801036a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801036e:	bf00      	nop
 8010370:	08010381 	.word	0x08010381
 8010374:	080103d1 	.word	0x080103d1
 8010378:	08010407 	.word	0x08010407
 801037c:	0801042d 	.word	0x0801042d
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 8010380:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8010384:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8010388:	b2db      	uxtb	r3, r3
 801038a:	461c      	mov	r4, r3
 801038c:	4b78      	ldr	r3, [pc, #480]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801038e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 8010392:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 8010396:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 801039a:	f102 0010 	add.w	r0, r2, #16
 801039e:	9300      	str	r3, [sp, #0]
 80103a0:	460b      	mov	r3, r1
 80103a2:	4622      	mov	r2, r4
 80103a4:	2100      	movs	r1, #0
 80103a6:	f000 ff51 	bl	801124c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 80103aa:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 80103ae:	4b70      	ldr	r3, [pc, #448]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 80103b0:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 80103b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80103b6:	4a6e      	ldr	r2, [pc, #440]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 80103b8:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 80103bc:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 80103c0:	4b6b      	ldr	r3, [pc, #428]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 80103c2:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 80103c6:	4b6a      	ldr	r3, [pc, #424]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 80103c8:	2201      	movs	r2, #1
 80103ca:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 80103ce:	e047      	b.n	8010460 <ProcessRadioRxDone+0x944>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 80103d0:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 80103d4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80103d8:	b2db      	uxtb	r3, r3
 80103da:	461c      	mov	r4, r3
 80103dc:	4b64      	ldr	r3, [pc, #400]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 80103de:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 80103e2:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 80103e6:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80103ea:	f102 0010 	add.w	r0, r2, #16
 80103ee:	9300      	str	r3, [sp, #0]
 80103f0:	460b      	mov	r3, r1
 80103f2:	4622      	mov	r2, r4
 80103f4:	2100      	movs	r1, #0
 80103f6:	f000 ff29 	bl	801124c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 80103fa:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 80103fe:	4b5c      	ldr	r3, [pc, #368]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010400:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 8010404:	e02c      	b.n	8010460 <ProcessRadioRxDone+0x944>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 8010406:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8010408:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 801040c:	4b58      	ldr	r3, [pc, #352]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801040e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 8010412:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 8010416:	9300      	str	r3, [sp, #0]
 8010418:	460b      	mov	r3, r1
 801041a:	2100      	movs	r1, #0
 801041c:	f000 ff16 	bl	801124c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8010420:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8010424:	4b52      	ldr	r3, [pc, #328]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010426:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 801042a:	e019      	b.n	8010460 <ProcessRadioRxDone+0x944>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 801042c:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 8010430:	4b4f      	ldr	r3, [pc, #316]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010432:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 8010436:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010438:	4a4d      	ldr	r2, [pc, #308]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801043a:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 801043e:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8010442:	4b4b      	ldr	r3, [pc, #300]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010444:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 8010448:	4b49      	ldr	r3, [pc, #292]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801044a:	2201      	movs	r2, #1
 801044c:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 8010450:	e006      	b.n	8010460 <ProcessRadioRxDone+0x944>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010452:	4b47      	ldr	r3, [pc, #284]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010454:	2201      	movs	r2, #1
 8010456:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                    PrepareRxDoneAbort( );
 801045a:	f7ff fb39 	bl	800fad0 <PrepareRxDoneAbort>
                    break;
 801045e:	bf00      	nop
                }
            }
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 8010460:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8010464:	2be0      	cmp	r3, #224	@ 0xe0
 8010466:	d118      	bne.n	801049a <ProcessRadioRxDone+0x97e>
 8010468:	4b40      	ldr	r3, [pc, #256]	@ (801056c <ProcessRadioRxDone+0xa50>)
 801046a:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 801046e:	f083 0301 	eor.w	r3, r3, #1
 8010472:	b2db      	uxtb	r3, r3
 8010474:	2b00      	cmp	r3, #0
 8010476:	d010      	beq.n	801049a <ProcessRadioRxDone+0x97e>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 8010478:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 801047c:	4b3c      	ldr	r3, [pc, #240]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801047e:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                MacCtx.McpsIndication.Buffer = NULL;
 8010482:	4b3b      	ldr	r3, [pc, #236]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010484:	2200      	movs	r2, #0
 8010486:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
                MacCtx.McpsIndication.BufferSize = 0;
 801048a:	4b39      	ldr	r3, [pc, #228]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801048c:	2200      	movs	r2, #0
 801048e:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                MacCtx.McpsIndication.RxData = false;
 8010492:	4b37      	ldr	r3, [pc, #220]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010494:	2200      	movs	r2, #0
 8010496:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 801049a:	4a35      	ldr	r2, [pc, #212]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801049c:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80104a0:	f043 0302 	orr.w	r3, r3, #2
 80104a4:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

            break;
 80104a8:	e037      	b.n	801051a <ProcessRadioRxDone+0x9fe>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 80104aa:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80104ae:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80104b2:	18d1      	adds	r1, r2, r3
 80104b4:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80104b8:	b29b      	uxth	r3, r3
 80104ba:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80104be:	1ad3      	subs	r3, r2, r3
 80104c0:	b29b      	uxth	r3, r3
 80104c2:	461a      	mov	r2, r3
 80104c4:	482b      	ldr	r0, [pc, #172]	@ (8010574 <ProcessRadioRxDone+0xa58>)
 80104c6:	f008 fd22 	bl	8018f0e <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 80104ca:	4b29      	ldr	r3, [pc, #164]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 80104cc:	2203      	movs	r2, #3
 80104ce:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80104d2:	4b27      	ldr	r3, [pc, #156]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 80104d4:	2200      	movs	r2, #0
 80104d6:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 80104da:	4b25      	ldr	r3, [pc, #148]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 80104dc:	4a25      	ldr	r2, [pc, #148]	@ (8010574 <ProcessRadioRxDone+0xa58>)
 80104de:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 80104e2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80104e6:	b2da      	uxtb	r2, r3
 80104e8:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80104ec:	1ad3      	subs	r3, r2, r3
 80104ee:	b2da      	uxtb	r2, r3
 80104f0:	4b1f      	ldr	r3, [pc, #124]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 80104f2:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c

            MacCtx.MacFlags.Bits.McpsInd = 1;
 80104f6:	4a1e      	ldr	r2, [pc, #120]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 80104f8:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80104fc:	f043 0302 	orr.w	r3, r3, #2
 8010500:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            break;
 8010504:	e009      	b.n	801051a <ProcessRadioRxDone+0x9fe>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010506:	4b1a      	ldr	r3, [pc, #104]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010508:	2201      	movs	r2, #1
 801050a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            PrepareRxDoneAbort( );
 801050e:	f7ff fadf 	bl	800fad0 <PrepareRxDoneAbort>
            break;
 8010512:	e002      	b.n	801051a <ProcessRadioRxDone+0x9fe>
                        break;
 8010514:	bf00      	nop
 8010516:	e000      	b.n	801051a <ProcessRadioRxDone+0x9fe>
            break;
 8010518:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only applies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801051a:	4b15      	ldr	r3, [pc, #84]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801051c:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 8010520:	2b00      	cmp	r3, #0
 8010522:	d004      	beq.n	801052e <ProcessRadioRxDone+0xa12>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8010524:	4b12      	ldr	r3, [pc, #72]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010526:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801052a:	2b01      	cmp	r3, #1
 801052c:	d10c      	bne.n	8010548 <ProcessRadioRxDone+0xa2c>
    {
        if( MacCtx.NodeAckRequested == true )
 801052e:	4b10      	ldr	r3, [pc, #64]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010530:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010534:	2b00      	cmp	r3, #0
 8010536:	d007      	beq.n	8010548 <ProcessRadioRxDone+0xa2c>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 8010538:	4b0d      	ldr	r3, [pc, #52]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801053a:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 801053e:	2b00      	cmp	r3, #0
 8010540:	d002      	beq.n	8010548 <ProcessRadioRxDone+0xa2c>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 8010542:	2000      	movs	r0, #0
 8010544:	f000 fcec 	bl	8010f20 <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 8010548:	4b09      	ldr	r3, [pc, #36]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 801054a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 801054e:	2b02      	cmp	r3, #2
 8010550:	d006      	beq.n	8010560 <ProcessRadioRxDone+0xa44>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 8010552:	4a07      	ldr	r2, [pc, #28]	@ (8010570 <ProcessRadioRxDone+0xa54>)
 8010554:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010558:	f043 0310 	orr.w	r3, r3, #16
 801055c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 8010560:	f7ff f9f8 	bl	800f954 <UpdateRxSlotIdleState>
}
 8010564:	379c      	adds	r7, #156	@ 0x9c
 8010566:	46bd      	mov	sp, r7
 8010568:	bd90      	pop	{r4, r7, pc}
 801056a:	bf00      	nop
 801056c:	20001344 	.word	0x20001344
 8010570:	20000e04 	.word	0x20000e04
 8010574:	2000103c 	.word	0x2000103c

08010578 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 8010578:	b580      	push	{r7, lr}
 801057a:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 801057c:	4b11      	ldr	r3, [pc, #68]	@ (80105c4 <ProcessRadioTxTimeout+0x4c>)
 801057e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010582:	2b02      	cmp	r3, #2
 8010584:	d002      	beq.n	801058c <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 8010586:	4b10      	ldr	r3, [pc, #64]	@ (80105c8 <ProcessRadioTxTimeout+0x50>)
 8010588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801058a:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 801058c:	f7ff f9e2 	bl	800f954 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 8010590:	4b0e      	ldr	r3, [pc, #56]	@ (80105cc <ProcessRadioTxTimeout+0x54>)
 8010592:	2202      	movs	r2, #2
 8010594:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 8010598:	2002      	movs	r0, #2
 801059a:	f004 fef1 	bl	8015380 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 801059e:	4b0b      	ldr	r3, [pc, #44]	@ (80105cc <ProcessRadioTxTimeout+0x54>)
 80105a0:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d003      	beq.n	80105b0 <ProcessRadioTxTimeout+0x38>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        MacCtx.RetransmitTimeoutRetry = true;
 80105a8:	4b08      	ldr	r3, [pc, #32]	@ (80105cc <ProcessRadioTxTimeout+0x54>)
 80105aa:	2201      	movs	r2, #1
 80105ac:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 80105b0:	4a06      	ldr	r2, [pc, #24]	@ (80105cc <ProcessRadioTxTimeout+0x54>)
 80105b2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80105b6:	f043 0310 	orr.w	r3, r3, #16
 80105ba:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
}
 80105be:	bf00      	nop
 80105c0:	bd80      	pop	{r7, pc}
 80105c2:	bf00      	nop
 80105c4:	20001344 	.word	0x20001344
 80105c8:	0802200c 	.word	0x0802200c
 80105cc:	20000e04 	.word	0x20000e04

080105d0 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 80105d0:	b580      	push	{r7, lr}
 80105d2:	b084      	sub	sp, #16
 80105d4:	af00      	add	r7, sp, #0
 80105d6:	4603      	mov	r3, r0
 80105d8:	460a      	mov	r2, r1
 80105da:	71fb      	strb	r3, [r7, #7]
 80105dc:	4613      	mov	r3, r2
 80105de:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 80105e0:	2300      	movs	r3, #0
 80105e2:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 80105e4:	4b3d      	ldr	r3, [pc, #244]	@ (80106dc <HandleRadioRxErrorTimeout+0x10c>)
 80105e6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80105ea:	2b02      	cmp	r3, #2
 80105ec:	d002      	beq.n	80105f4 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 80105ee:	4b3c      	ldr	r3, [pc, #240]	@ (80106e0 <HandleRadioRxErrorTimeout+0x110>)
 80105f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105f2:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80105f4:	f004 f9ee 	bl	80149d4 <LoRaMacClassBIsBeaconExpected>
 80105f8:	4603      	mov	r3, r0
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	d007      	beq.n	801060e <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 80105fe:	2002      	movs	r0, #2
 8010600:	f004 f99c 	bl	801493c <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 8010604:	2000      	movs	r0, #0
 8010606:	f004 f9be 	bl	8014986 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 801060a:	2301      	movs	r3, #1
 801060c:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801060e:	4b33      	ldr	r3, [pc, #204]	@ (80106dc <HandleRadioRxErrorTimeout+0x10c>)
 8010610:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010614:	2b01      	cmp	r3, #1
 8010616:	d119      	bne.n	801064c <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8010618:	f004 f9e3 	bl	80149e2 <LoRaMacClassBIsPingExpected>
 801061c:	4603      	mov	r3, r0
 801061e:	2b00      	cmp	r3, #0
 8010620:	d007      	beq.n	8010632 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8010622:	2000      	movs	r0, #0
 8010624:	f004 f994 	bl	8014950 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8010628:	2000      	movs	r0, #0
 801062a:	f004 f9b5 	bl	8014998 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 801062e:	2301      	movs	r3, #1
 8010630:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010632:	f004 f9dd 	bl	80149f0 <LoRaMacClassBIsMulticastExpected>
 8010636:	4603      	mov	r3, r0
 8010638:	2b00      	cmp	r3, #0
 801063a:	d007      	beq.n	801064c <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 801063c:	2000      	movs	r0, #0
 801063e:	f004 f991 	bl	8014964 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8010642:	2000      	movs	r0, #0
 8010644:	f004 f9b1 	bl	80149aa <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 8010648:	2301      	movs	r3, #1
 801064a:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 801064c:	7bfb      	ldrb	r3, [r7, #15]
 801064e:	f083 0301 	eor.w	r3, r3, #1
 8010652:	b2db      	uxtb	r3, r3
 8010654:	2b00      	cmp	r3, #0
 8010656:	d03b      	beq.n	80106d0 <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8010658:	4b22      	ldr	r3, [pc, #136]	@ (80106e4 <HandleRadioRxErrorTimeout+0x114>)
 801065a:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 801065e:	2b00      	cmp	r3, #0
 8010660:	d122      	bne.n	80106a8 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 8010662:	4b20      	ldr	r3, [pc, #128]	@ (80106e4 <HandleRadioRxErrorTimeout+0x114>)
 8010664:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010668:	2b00      	cmp	r3, #0
 801066a:	d003      	beq.n	8010674 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 801066c:	4a1d      	ldr	r2, [pc, #116]	@ (80106e4 <HandleRadioRxErrorTimeout+0x114>)
 801066e:	79fb      	ldrb	r3, [r7, #7]
 8010670:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8010674:	79fb      	ldrb	r3, [r7, #7]
 8010676:	4618      	mov	r0, r3
 8010678:	f004 fe82 	bl	8015380 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 801067c:	4b17      	ldr	r3, [pc, #92]	@ (80106dc <HandleRadioRxErrorTimeout+0x10c>)
 801067e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010680:	4618      	mov	r0, r3
 8010682:	f00c fec3 	bl	801d40c <UTIL_TIMER_GetElapsedTime>
 8010686:	4602      	mov	r2, r0
 8010688:	4b16      	ldr	r3, [pc, #88]	@ (80106e4 <HandleRadioRxErrorTimeout+0x114>)
 801068a:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 801068e:	429a      	cmp	r2, r3
 8010690:	d31e      	bcc.n	80106d0 <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 8010692:	4815      	ldr	r0, [pc, #84]	@ (80106e8 <HandleRadioRxErrorTimeout+0x118>)
 8010694:	f00c fd8e 	bl	801d1b4 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8010698:	4a12      	ldr	r2, [pc, #72]	@ (80106e4 <HandleRadioRxErrorTimeout+0x114>)
 801069a:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801069e:	f043 0310 	orr.w	r3, r3, #16
 80106a2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 80106a6:	e013      	b.n	80106d0 <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 80106a8:	4b0e      	ldr	r3, [pc, #56]	@ (80106e4 <HandleRadioRxErrorTimeout+0x114>)
 80106aa:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d003      	beq.n	80106ba <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 80106b2:	4a0c      	ldr	r2, [pc, #48]	@ (80106e4 <HandleRadioRxErrorTimeout+0x114>)
 80106b4:	79bb      	ldrb	r3, [r7, #6]
 80106b6:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 80106ba:	79bb      	ldrb	r3, [r7, #6]
 80106bc:	4618      	mov	r0, r3
 80106be:	f004 fe5f 	bl	8015380 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.MacFlags.Bits.MacDone = 1;
 80106c2:	4a08      	ldr	r2, [pc, #32]	@ (80106e4 <HandleRadioRxErrorTimeout+0x114>)
 80106c4:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80106c8:	f043 0310 	orr.w	r3, r3, #16
 80106cc:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 80106d0:	f7ff f940 	bl	800f954 <UpdateRxSlotIdleState>
}
 80106d4:	bf00      	nop
 80106d6:	3710      	adds	r7, #16
 80106d8:	46bd      	mov	sp, r7
 80106da:	bd80      	pop	{r7, pc}
 80106dc:	20001344 	.word	0x20001344
 80106e0:	0802200c 	.word	0x0802200c
 80106e4:	20000e04 	.word	0x20000e04
 80106e8:	2000119c 	.word	0x2000119c

080106ec <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 80106ec:	b580      	push	{r7, lr}
 80106ee:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 80106f0:	2106      	movs	r1, #6
 80106f2:	2005      	movs	r0, #5
 80106f4:	f7ff ff6c 	bl	80105d0 <HandleRadioRxErrorTimeout>
}
 80106f8:	bf00      	nop
 80106fa:	bd80      	pop	{r7, pc}

080106fc <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 80106fc:	b580      	push	{r7, lr}
 80106fe:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 8010700:	2104      	movs	r1, #4
 8010702:	2003      	movs	r0, #3
 8010704:	f7ff ff64 	bl	80105d0 <HandleRadioRxErrorTimeout>
}
 8010708:	bf00      	nop
 801070a:	bd80      	pop	{r7, pc}

0801070c <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 801070c:	b580      	push	{r7, lr}
 801070e:	b084      	sub	sp, #16
 8010710:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010712:	f3ef 8310 	mrs	r3, PRIMASK
 8010716:	607b      	str	r3, [r7, #4]
  return(result);
 8010718:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 801071a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801071c:	b672      	cpsid	i
}
 801071e:	bf00      	nop
    events = LoRaMacRadioEvents;
 8010720:	4b1d      	ldr	r3, [pc, #116]	@ (8010798 <LoRaMacHandleIrqEvents+0x8c>)
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 8010726:	4b1c      	ldr	r3, [pc, #112]	@ (8010798 <LoRaMacHandleIrqEvents+0x8c>)
 8010728:	2200      	movs	r2, #0
 801072a:	601a      	str	r2, [r3, #0]
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010730:	68bb      	ldr	r3, [r7, #8]
 8010732:	f383 8810 	msr	PRIMASK, r3
}
 8010736:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 8010738:	683b      	ldr	r3, [r7, #0]
 801073a:	2b00      	cmp	r3, #0
 801073c:	d027      	beq.n	801078e <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 801073e:	783b      	ldrb	r3, [r7, #0]
 8010740:	f003 0320 	and.w	r3, r3, #32
 8010744:	b2db      	uxtb	r3, r3
 8010746:	2b00      	cmp	r3, #0
 8010748:	d001      	beq.n	801074e <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 801074a:	f7ff f91b 	bl	800f984 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 801074e:	783b      	ldrb	r3, [r7, #0]
 8010750:	f003 0310 	and.w	r3, r3, #16
 8010754:	b2db      	uxtb	r3, r3
 8010756:	2b00      	cmp	r3, #0
 8010758:	d001      	beq.n	801075e <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 801075a:	f7ff f9df 	bl	800fb1c <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 801075e:	783b      	ldrb	r3, [r7, #0]
 8010760:	f003 0308 	and.w	r3, r3, #8
 8010764:	b2db      	uxtb	r3, r3
 8010766:	2b00      	cmp	r3, #0
 8010768:	d001      	beq.n	801076e <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 801076a:	f7ff ff05 	bl	8010578 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 801076e:	783b      	ldrb	r3, [r7, #0]
 8010770:	f003 0304 	and.w	r3, r3, #4
 8010774:	b2db      	uxtb	r3, r3
 8010776:	2b00      	cmp	r3, #0
 8010778:	d001      	beq.n	801077e <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 801077a:	f7ff ffb7 	bl	80106ec <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 801077e:	783b      	ldrb	r3, [r7, #0]
 8010780:	f003 0302 	and.w	r3, r3, #2
 8010784:	b2db      	uxtb	r3, r3
 8010786:	2b00      	cmp	r3, #0
 8010788:	d001      	beq.n	801078e <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 801078a:	f7ff ffb7 	bl	80106fc <ProcessRadioRxTimeout>
        }
    }
}
 801078e:	bf00      	nop
 8010790:	3710      	adds	r7, #16
 8010792:	46bd      	mov	sp, r7
 8010794:	bd80      	pop	{r7, pc}
 8010796:	bf00      	nop
 8010798:	20001f6c 	.word	0x20001f6c

0801079c <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 801079c:	b480      	push	{r7}
 801079e:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 80107a0:	4b10      	ldr	r3, [pc, #64]	@ (80107e4 <LoRaMacIsBusy+0x48>)
 80107a2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80107a6:	2b01      	cmp	r3, #1
 80107a8:	d101      	bne.n	80107ae <LoRaMacIsBusy+0x12>
    {
        return false;
 80107aa:	2300      	movs	r3, #0
 80107ac:	e015      	b.n	80107da <LoRaMacIsBusy+0x3e>
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 80107ae:	4b0e      	ldr	r3, [pc, #56]	@ (80107e8 <LoRaMacIsBusy+0x4c>)
 80107b0:	781b      	ldrb	r3, [r3, #0]
 80107b2:	f003 0301 	and.w	r3, r3, #1
 80107b6:	b2db      	uxtb	r3, r3
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d001      	beq.n	80107c0 <LoRaMacIsBusy+0x24>
    {
        return true;
 80107bc:	2301      	movs	r3, #1
 80107be:	e00c      	b.n	80107da <LoRaMacIsBusy+0x3e>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 80107c0:	4b08      	ldr	r3, [pc, #32]	@ (80107e4 <LoRaMacIsBusy+0x48>)
 80107c2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d106      	bne.n	80107d8 <LoRaMacIsBusy+0x3c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 80107ca:	4b06      	ldr	r3, [pc, #24]	@ (80107e4 <LoRaMacIsBusy+0x48>)
 80107cc:	f893 3492 	ldrb.w	r3, [r3, #1170]	@ 0x492
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 80107d0:	2b01      	cmp	r3, #1
 80107d2:	d101      	bne.n	80107d8 <LoRaMacIsBusy+0x3c>
    {
        return false;
 80107d4:	2300      	movs	r3, #0
 80107d6:	e000      	b.n	80107da <LoRaMacIsBusy+0x3e>
    }
    return true;
 80107d8:	2301      	movs	r3, #1
}
 80107da:	4618      	mov	r0, r3
 80107dc:	46bd      	mov	sp, r7
 80107de:	bc80      	pop	{r7}
 80107e0:	4770      	bx	lr
 80107e2:	bf00      	nop
 80107e4:	20000e04 	.word	0x20000e04
 80107e8:	20001f6c 	.word	0x20001f6c

080107ec <LoRaMacIsStopped>:

bool LoRaMacIsStopped( void )
{
 80107ec:	b480      	push	{r7}
 80107ee:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 80107f0:	4b05      	ldr	r3, [pc, #20]	@ (8010808 <LoRaMacIsStopped+0x1c>)
 80107f2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80107f6:	2b01      	cmp	r3, #1
 80107f8:	d101      	bne.n	80107fe <LoRaMacIsStopped+0x12>
    {
        return true;
 80107fa:	2301      	movs	r3, #1
 80107fc:	e000      	b.n	8010800 <LoRaMacIsStopped+0x14>
    }
    return false;
 80107fe:	2300      	movs	r3, #0
}
 8010800:	4618      	mov	r0, r3
 8010802:	46bd      	mov	sp, r7
 8010804:	bc80      	pop	{r7}
 8010806:	4770      	bx	lr
 8010808:	20000e04 	.word	0x20000e04

0801080c <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 801080c:	b480      	push	{r7}
 801080e:	b083      	sub	sp, #12
 8010810:	af00      	add	r7, sp, #0
 8010812:	4603      	mov	r3, r0
 8010814:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 8010816:	4a04      	ldr	r2, [pc, #16]	@ (8010828 <LoRaMacEnableRequests+0x1c>)
 8010818:	79fb      	ldrb	r3, [r7, #7]
 801081a:	f882 3492 	strb.w	r3, [r2, #1170]	@ 0x492
}
 801081e:	bf00      	nop
 8010820:	370c      	adds	r7, #12
 8010822:	46bd      	mov	sp, r7
 8010824:	bc80      	pop	{r7}
 8010826:	4770      	bx	lr
 8010828:	20000e04 	.word	0x20000e04

0801082c <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 801082c:	b580      	push	{r7, lr}
 801082e:	b082      	sub	sp, #8
 8010830:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 8010832:	4b2c      	ldr	r3, [pc, #176]	@ (80108e4 <LoRaMacHandleRequestEvents+0xb8>)
 8010834:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010838:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 801083a:	4b2a      	ldr	r3, [pc, #168]	@ (80108e4 <LoRaMacHandleRequestEvents+0xb8>)
 801083c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010840:	2b00      	cmp	r3, #0
 8010842:	d14a      	bne.n	80108da <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8010844:	4b27      	ldr	r3, [pc, #156]	@ (80108e4 <LoRaMacHandleRequestEvents+0xb8>)
 8010846:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801084a:	f003 0301 	and.w	r3, r3, #1
 801084e:	b2db      	uxtb	r3, r3
 8010850:	2b00      	cmp	r3, #0
 8010852:	d006      	beq.n	8010862 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8010854:	4a23      	ldr	r2, [pc, #140]	@ (80108e4 <LoRaMacHandleRequestEvents+0xb8>)
 8010856:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801085a:	f023 0301 	bic.w	r3, r3, #1
 801085e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8010862:	4b20      	ldr	r3, [pc, #128]	@ (80108e4 <LoRaMacHandleRequestEvents+0xb8>)
 8010864:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010868:	f003 0304 	and.w	r3, r3, #4
 801086c:	b2db      	uxtb	r3, r3
 801086e:	2b00      	cmp	r3, #0
 8010870:	d006      	beq.n	8010880 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8010872:	4a1c      	ldr	r2, [pc, #112]	@ (80108e4 <LoRaMacHandleRequestEvents+0xb8>)
 8010874:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010878:	f023 0304 	bic.w	r3, r3, #4
 801087c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8010880:	2001      	movs	r0, #1
 8010882:	f7ff ffc3 	bl	801080c <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 8010886:	793b      	ldrb	r3, [r7, #4]
 8010888:	f003 0301 	and.w	r3, r3, #1
 801088c:	b2db      	uxtb	r3, r3
 801088e:	2b00      	cmp	r3, #0
 8010890:	d005      	beq.n	801089e <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 8010892:	4b14      	ldr	r3, [pc, #80]	@ (80108e4 <LoRaMacHandleRequestEvents+0xb8>)
 8010894:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	4813      	ldr	r0, [pc, #76]	@ (80108e8 <LoRaMacHandleRequestEvents+0xbc>)
 801089c:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 801089e:	793b      	ldrb	r3, [r7, #4]
 80108a0:	f003 0304 	and.w	r3, r3, #4
 80108a4:	b2db      	uxtb	r3, r3
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d00e      	beq.n	80108c8 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 80108aa:	4810      	ldr	r0, [pc, #64]	@ (80108ec <LoRaMacHandleRequestEvents+0xc0>)
 80108ac:	f004 fdb6 	bl	801541c <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 80108b0:	f004 fe06 	bl	80154c0 <LoRaMacConfirmQueueGetCnt>
 80108b4:	4603      	mov	r3, r0
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d006      	beq.n	80108c8 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 80108ba:	4a0a      	ldr	r2, [pc, #40]	@ (80108e4 <LoRaMacHandleRequestEvents+0xb8>)
 80108bc:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80108c0:	f043 0304 	orr.w	r3, r3, #4
 80108c4:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 80108c8:	f004 f8b0 	bl	8014a2c <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 80108cc:	4a05      	ldr	r2, [pc, #20]	@ (80108e4 <LoRaMacHandleRequestEvents+0xb8>)
 80108ce:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80108d2:	f023 0310 	bic.w	r3, r3, #16
 80108d6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 80108da:	bf00      	nop
 80108dc:	3708      	adds	r7, #8
 80108de:	46bd      	mov	sp, r7
 80108e0:	bd80      	pop	{r7, pc}
 80108e2:	bf00      	nop
 80108e4:	20000e04 	.word	0x20000e04
 80108e8:	20001244 	.word	0x20001244
 80108ec:	20001258 	.word	0x20001258

080108f0 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 80108f0:	b580      	push	{r7, lr}
 80108f2:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 80108f4:	4b16      	ldr	r3, [pc, #88]	@ (8010950 <LoRaMacHandleIndicationEvents+0x60>)
 80108f6:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80108fa:	f003 0308 	and.w	r3, r3, #8
 80108fe:	b2db      	uxtb	r3, r3
 8010900:	2b00      	cmp	r3, #0
 8010902:	d00d      	beq.n	8010920 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 8010904:	4a12      	ldr	r2, [pc, #72]	@ (8010950 <LoRaMacHandleIndicationEvents+0x60>)
 8010906:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 801090a:	f023 0308 	bic.w	r3, r3, #8
 801090e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 8010912:	4b0f      	ldr	r3, [pc, #60]	@ (8010950 <LoRaMacHandleIndicationEvents+0x60>)
 8010914:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010918:	68db      	ldr	r3, [r3, #12]
 801091a:	490e      	ldr	r1, [pc, #56]	@ (8010954 <LoRaMacHandleIndicationEvents+0x64>)
 801091c:	480e      	ldr	r0, [pc, #56]	@ (8010958 <LoRaMacHandleIndicationEvents+0x68>)
 801091e:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8010920:	4b0b      	ldr	r3, [pc, #44]	@ (8010950 <LoRaMacHandleIndicationEvents+0x60>)
 8010922:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010926:	f003 0302 	and.w	r3, r3, #2
 801092a:	b2db      	uxtb	r3, r3
 801092c:	2b00      	cmp	r3, #0
 801092e:	d00d      	beq.n	801094c <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8010930:	4a07      	ldr	r2, [pc, #28]	@ (8010950 <LoRaMacHandleIndicationEvents+0x60>)
 8010932:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010936:	f023 0302 	bic.w	r3, r3, #2
 801093a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 801093e:	4b04      	ldr	r3, [pc, #16]	@ (8010950 <LoRaMacHandleIndicationEvents+0x60>)
 8010940:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 8010944:	685b      	ldr	r3, [r3, #4]
 8010946:	4903      	ldr	r1, [pc, #12]	@ (8010954 <LoRaMacHandleIndicationEvents+0x64>)
 8010948:	4804      	ldr	r0, [pc, #16]	@ (801095c <LoRaMacHandleIndicationEvents+0x6c>)
 801094a:	4798      	blx	r3
    }
}
 801094c:	bf00      	nop
 801094e:	bd80      	pop	{r7, pc}
 8010950:	20000e04 	.word	0x20000e04
 8010954:	20001290 	.word	0x20001290
 8010958:	2000126c 	.word	0x2000126c
 801095c:	20001224 	.word	0x20001224

08010960 <LoRaMacHandleMcpsRequest>:
    }
}
#endif /* LORAMAC_VERSION */

static void LoRaMacHandleMcpsRequest( void )
{
 8010960:	b580      	push	{r7, lr}
 8010962:	b082      	sub	sp, #8
 8010964:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8010966:	4b2a      	ldr	r3, [pc, #168]	@ (8010a10 <LoRaMacHandleMcpsRequest+0xb0>)
 8010968:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 801096c:	f003 0301 	and.w	r3, r3, #1
 8010970:	b2db      	uxtb	r3, r3
 8010972:	2b00      	cmp	r3, #0
 8010974:	d048      	beq.n	8010a08 <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 8010976:	2300      	movs	r3, #0
 8010978:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 801097a:	2300      	movs	r3, #0
 801097c:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 801097e:	4b24      	ldr	r3, [pc, #144]	@ (8010a10 <LoRaMacHandleMcpsRequest+0xb0>)
 8010980:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 8010984:	2b00      	cmp	r3, #0
 8010986:	d004      	beq.n	8010992 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 8010988:	4b21      	ldr	r3, [pc, #132]	@ (8010a10 <LoRaMacHandleMcpsRequest+0xb0>)
 801098a:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 801098e:	2b03      	cmp	r3, #3
 8010990:	d104      	bne.n	801099c <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 8010992:	f002 f96f 	bl	8012c74 <CheckRetransUnconfirmedUplink>
 8010996:	4603      	mov	r3, r0
 8010998:	71fb      	strb	r3, [r7, #7]
 801099a:	e010      	b.n	80109be <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 801099c:	4b1c      	ldr	r3, [pc, #112]	@ (8010a10 <LoRaMacHandleMcpsRequest+0xb0>)
 801099e:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 80109a2:	2b01      	cmp	r3, #1
 80109a4:	d10b      	bne.n	80109be <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.RetransmitTimeoutRetry == true )
 80109a6:	4b1a      	ldr	r3, [pc, #104]	@ (8010a10 <LoRaMacHandleMcpsRequest+0xb0>)
 80109a8:	f893 3419 	ldrb.w	r3, [r3, #1049]	@ 0x419
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d004      	beq.n	80109ba <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 80109b0:	f002 f98c 	bl	8012ccc <CheckRetransConfirmedUplink>
 80109b4:	4603      	mov	r3, r0
 80109b6:	71fb      	strb	r3, [r7, #7]
 80109b8:	e001      	b.n	80109be <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 80109ba:	2301      	movs	r3, #1
 80109bc:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 80109be:	79fb      	ldrb	r3, [r7, #7]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d00d      	beq.n	80109e0 <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 80109c4:	4813      	ldr	r0, [pc, #76]	@ (8010a14 <LoRaMacHandleMcpsRequest+0xb4>)
 80109c6:	f00c fbf5 	bl	801d1b4 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 80109ca:	4b11      	ldr	r3, [pc, #68]	@ (8010a10 <LoRaMacHandleMcpsRequest+0xb0>)
 80109cc:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80109d0:	f023 0320 	bic.w	r3, r3, #32
 80109d4:	4a0e      	ldr	r2, [pc, #56]	@ (8010a10 <LoRaMacHandleMcpsRequest+0xb0>)
 80109d6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 80109da:	f002 f9b1 	bl	8012d40 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 80109de:	e013      	b.n	8010a08 <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 80109e0:	79bb      	ldrb	r3, [r7, #6]
 80109e2:	f083 0301 	eor.w	r3, r3, #1
 80109e6:	b2db      	uxtb	r3, r3
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d00d      	beq.n	8010a08 <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 80109ec:	4a08      	ldr	r2, [pc, #32]	@ (8010a10 <LoRaMacHandleMcpsRequest+0xb0>)
 80109ee:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80109f2:	f023 0310 	bic.w	r3, r3, #16
 80109f6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            MacCtx.RetransmitTimeoutRetry = false;
 80109fa:	4b05      	ldr	r3, [pc, #20]	@ (8010a10 <LoRaMacHandleMcpsRequest+0xb0>)
 80109fc:	2200      	movs	r2, #0
 80109fe:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            OnTxDelayedTimerEvent( NULL );
 8010a02:	2000      	movs	r0, #0
 8010a04:	f000 f9c8 	bl	8010d98 <OnTxDelayedTimerEvent>
}
 8010a08:	bf00      	nop
 8010a0a:	3708      	adds	r7, #8
 8010a0c:	46bd      	mov	sp, r7
 8010a0e:	bd80      	pop	{r7, pc}
 8010a10:	20000e04 	.word	0x20000e04
 8010a14:	2000116c 	.word	0x2000116c

08010a18 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 8010a18:	b580      	push	{r7, lr}
 8010a1a:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8010a1c:	4b18      	ldr	r3, [pc, #96]	@ (8010a80 <LoRaMacHandleMlmeRequest+0x68>)
 8010a1e:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010a22:	f003 0304 	and.w	r3, r3, #4
 8010a26:	b2db      	uxtb	r3, r3
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d026      	beq.n	8010a7a <LoRaMacHandleMlmeRequest+0x62>
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_1 ) == true ) ||
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_2 ) == true ) )
        {
            MacCtx.ChannelsNbTransCounter = 0;
#else
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 8010a2c:	2001      	movs	r0, #1
 8010a2e:	f004 fcdb 	bl	80153e8 <LoRaMacConfirmQueueIsCmdActive>
 8010a32:	4603      	mov	r3, r0
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d012      	beq.n	8010a5e <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 8010a38:	2001      	movs	r0, #1
 8010a3a:	f004 fc77 	bl	801532c <LoRaMacConfirmQueueGetStatus>
 8010a3e:	4603      	mov	r3, r0
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d103      	bne.n	8010a4c <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 8010a44:	4b0e      	ldr	r3, [pc, #56]	@ (8010a80 <LoRaMacHandleMlmeRequest+0x68>)
 8010a46:	2200      	movs	r2, #0
 8010a48:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            }
#endif /* LORAMAC_VERSION */
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8010a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8010a80 <LoRaMacHandleMlmeRequest+0x68>)
 8010a4e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010a52:	f023 0302 	bic.w	r3, r3, #2
 8010a56:	4a0a      	ldr	r2, [pc, #40]	@ (8010a80 <LoRaMacHandleMlmeRequest+0x68>)
 8010a58:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 8010a5c:	e00d      	b.n	8010a7a <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 8010a5e:	2006      	movs	r0, #6
 8010a60:	f004 fcc2 	bl	80153e8 <LoRaMacConfirmQueueIsCmdActive>
 8010a64:	4603      	mov	r3, r0
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d007      	beq.n	8010a7a <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8010a6a:	4b05      	ldr	r3, [pc, #20]	@ (8010a80 <LoRaMacHandleMlmeRequest+0x68>)
 8010a6c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010a70:	f023 0302 	bic.w	r3, r3, #2
 8010a74:	4a02      	ldr	r2, [pc, #8]	@ (8010a80 <LoRaMacHandleMlmeRequest+0x68>)
 8010a76:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 8010a7a:	bf00      	nop
 8010a7c:	bd80      	pop	{r7, pc}
 8010a7e:	bf00      	nop
 8010a80:	20000e04 	.word	0x20000e04

08010a84 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8010a88:	200b      	movs	r0, #11
 8010a8a:	f004 fcad 	bl	80153e8 <LoRaMacConfirmQueueIsCmdActive>
 8010a8e:	4603      	mov	r3, r0
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d019      	beq.n	8010ac8 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8010a94:	4b0e      	ldr	r3, [pc, #56]	@ (8010ad0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010a96:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010a9a:	f003 0301 	and.w	r3, r3, #1
 8010a9e:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d111      	bne.n	8010ac8 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8010aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8010ad0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010aa6:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010aaa:	f003 0304 	and.w	r3, r3, #4
 8010aae:	b2db      	uxtb	r3, r3
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d009      	beq.n	8010ac8 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8010ab4:	4b06      	ldr	r3, [pc, #24]	@ (8010ad0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010ab6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010aba:	f023 0302 	bic.w	r3, r3, #2
 8010abe:	4a04      	ldr	r2, [pc, #16]	@ (8010ad0 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8010ac0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 8010ac4:	2301      	movs	r3, #1
 8010ac6:	e000      	b.n	8010aca <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 8010ac8:	2300      	movs	r3, #0
}
 8010aca:	4618      	mov	r0, r3
 8010acc:	bd80      	pop	{r7, pc}
 8010ace:	bf00      	nop
 8010ad0:	20000e04 	.word	0x20000e04

08010ad4 <CheckForMinimumAbpDatarate>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 8010ad4:	b480      	push	{r7}
 8010ad6:	b083      	sub	sp, #12
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	4603      	mov	r3, r0
 8010adc:	71fb      	strb	r3, [r7, #7]
 8010ade:	460b      	mov	r3, r1
 8010ae0:	71bb      	strb	r3, [r7, #6]
 8010ae2:	4613      	mov	r3, r2
 8010ae4:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 8010ae6:	79fb      	ldrb	r3, [r7, #7]
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d00a      	beq.n	8010b02 <CheckForMinimumAbpDatarate+0x2e>
 8010aec:	79bb      	ldrb	r3, [r7, #6]
 8010aee:	2b01      	cmp	r3, #1
 8010af0:	d107      	bne.n	8010b02 <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 8010af2:	797b      	ldrb	r3, [r7, #5]
 8010af4:	f083 0301 	eor.w	r3, r3, #1
 8010af8:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d001      	beq.n	8010b02 <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 8010afe:	2301      	movs	r3, #1
 8010b00:	e000      	b.n	8010b04 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 8010b02:	2300      	movs	r3, #0
}
 8010b04:	4618      	mov	r0, r3
 8010b06:	370c      	adds	r7, #12
 8010b08:	46bd      	mov	sp, r7
 8010b0a:	bc80      	pop	{r7}
 8010b0c:	4770      	bx	lr
	...

08010b10 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 8010b10:	b480      	push	{r7}
 8010b12:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 8010b14:	4b0d      	ldr	r3, [pc, #52]	@ (8010b4c <LoRaMacCheckForRxAbort+0x3c>)
 8010b16:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010b1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d00f      	beq.n	8010b42 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 8010b22:	4b0a      	ldr	r3, [pc, #40]	@ (8010b4c <LoRaMacCheckForRxAbort+0x3c>)
 8010b24:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010b28:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010b2c:	4a07      	ldr	r2, [pc, #28]	@ (8010b4c <LoRaMacCheckForRxAbort+0x3c>)
 8010b2e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8010b32:	4b06      	ldr	r3, [pc, #24]	@ (8010b4c <LoRaMacCheckForRxAbort+0x3c>)
 8010b34:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010b38:	f023 0302 	bic.w	r3, r3, #2
 8010b3c:	4a03      	ldr	r2, [pc, #12]	@ (8010b4c <LoRaMacCheckForRxAbort+0x3c>)
 8010b3e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 8010b42:	bf00      	nop
 8010b44:	46bd      	mov	sp, r7
 8010b46:	bc80      	pop	{r7}
 8010b48:	4770      	bx	lr
 8010b4a:	bf00      	nop
 8010b4c:	20000e04 	.word	0x20000e04

08010b50 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b084      	sub	sp, #16
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 8010b58:	2300      	movs	r3, #0
 8010b5a:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 8010b5c:	2300      	movs	r3, #0
 8010b5e:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 8010b60:	4b51      	ldr	r3, [pc, #324]	@ (8010ca8 <LoRaMacHandleNvm+0x158>)
 8010b62:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010b66:	2b00      	cmp	r3, #0
 8010b68:	f040 8099 	bne.w	8010c9e <LoRaMacHandleNvm+0x14e>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	2124      	movs	r1, #36	@ 0x24
 8010b70:	4618      	mov	r0, r3
 8010b72:	f008 fa21 	bl	8018fb8 <Crc32>
 8010b76:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b7c:	68ba      	ldr	r2, [r7, #8]
 8010b7e:	429a      	cmp	r2, r3
 8010b80:	d006      	beq.n	8010b90 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	68ba      	ldr	r2, [r7, #8]
 8010b86:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 8010b88:	89fb      	ldrh	r3, [r7, #14]
 8010b8a:	f043 0301 	orr.w	r3, r3, #1
 8010b8e:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	3328      	adds	r3, #40	@ 0x28
 8010b94:	211c      	movs	r1, #28
 8010b96:	4618      	mov	r0, r3
 8010b98:	f008 fa0e 	bl	8018fb8 <Crc32>
 8010b9c:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ba2:	68ba      	ldr	r2, [r7, #8]
 8010ba4:	429a      	cmp	r2, r3
 8010ba6:	d006      	beq.n	8010bb6 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	68ba      	ldr	r2, [r7, #8]
 8010bac:	645a      	str	r2, [r3, #68]	@ 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 8010bae:	89fb      	ldrh	r3, [r7, #14]
 8010bb0:	f043 0302 	orr.w	r3, r3, #2
 8010bb4:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	3348      	adds	r3, #72	@ 0x48
 8010bba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	f008 f9fa 	bl	8018fb8 <Crc32>
 8010bc4:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8010bcc:	68ba      	ldr	r2, [r7, #8]
 8010bce:	429a      	cmp	r2, r3
 8010bd0:	d007      	beq.n	8010be2 <LoRaMacHandleNvm+0x92>
    {
        nvmData->MacGroup2.Crc32 = crc;
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	68ba      	ldr	r2, [r7, #8]
 8010bd6:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 8010bda:	89fb      	ldrh	r3, [r7, #14]
 8010bdc:	f043 0304 	orr.w	r3, r3, #4
 8010be0:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	f503 73a6 	add.w	r3, r3, #332	@ 0x14c
 8010be8:	21d4      	movs	r1, #212	@ 0xd4
 8010bea:	4618      	mov	r0, r3
 8010bec:	f008 f9e4 	bl	8018fb8 <Crc32>
 8010bf0:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8010bf8:	68ba      	ldr	r2, [r7, #8]
 8010bfa:	429a      	cmp	r2, r3
 8010bfc:	d007      	beq.n	8010c0e <LoRaMacHandleNvm+0xbe>
    {
        nvmData->SecureElement.Crc32 = crc;
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	68ba      	ldr	r2, [r7, #8]
 8010c02:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 8010c06:	89fb      	ldrh	r3, [r7, #14]
 8010c08:	f043 0308 	orr.w	r3, r3, #8
 8010c0c:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 8010c14:	2110      	movs	r1, #16
 8010c16:	4618      	mov	r0, r3
 8010c18:	f008 f9ce 	bl	8018fb8 <Crc32>
 8010c1c:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 8010c24:	68ba      	ldr	r2, [r7, #8]
 8010c26:	429a      	cmp	r2, r3
 8010c28:	d007      	beq.n	8010c3a <LoRaMacHandleNvm+0xea>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	68ba      	ldr	r2, [r7, #8]
 8010c2e:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 8010c32:	89fb      	ldrh	r3, [r7, #14]
 8010c34:	f043 0310 	orr.w	r3, r3, #16
 8010c38:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	f503 730e 	add.w	r3, r3, #568	@ 0x238
 8010c40:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8010c44:	4618      	mov	r0, r3
 8010c46:	f008 f9b7 	bl	8018fb8 <Crc32>
 8010c4a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 8010c52:	68ba      	ldr	r2, [r7, #8]
 8010c54:	429a      	cmp	r2, r3
 8010c56:	d007      	beq.n	8010c68 <LoRaMacHandleNvm+0x118>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	68ba      	ldr	r2, [r7, #8]
 8010c5c:	f8c3 25b0 	str.w	r2, [r3, #1456]	@ 0x5b0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 8010c60:	89fb      	ldrh	r3, [r7, #14]
 8010c62:	f043 0320 	orr.w	r3, r3, #32
 8010c66:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	f203 53b4 	addw	r3, r3, #1460	@ 0x5b4
 8010c6e:	2114      	movs	r1, #20
 8010c70:	4618      	mov	r0, r3
 8010c72:	f008 f9a1 	bl	8018fb8 <Crc32>
 8010c76:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 8010c7e:	68ba      	ldr	r2, [r7, #8]
 8010c80:	429a      	cmp	r2, r3
 8010c82:	d007      	beq.n	8010c94 <LoRaMacHandleNvm+0x144>
    {
        nvmData->ClassB.Crc32 = crc;
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	68ba      	ldr	r2, [r7, #8]
 8010c88:	f8c3 25c8 	str.w	r2, [r3, #1480]	@ 0x5c8
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 8010c8c:	89fb      	ldrh	r3, [r7, #14]
 8010c8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c92:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 8010c94:	89fb      	ldrh	r3, [r7, #14]
 8010c96:	4618      	mov	r0, r3
 8010c98:	f002 f8a4 	bl	8012de4 <CallNvmDataChangeCallback>
 8010c9c:	e000      	b.n	8010ca0 <LoRaMacHandleNvm+0x150>
        return;
 8010c9e:	bf00      	nop
}
 8010ca0:	3710      	adds	r7, #16
 8010ca2:	46bd      	mov	sp, r7
 8010ca4:	bd80      	pop	{r7, pc}
 8010ca6:	bf00      	nop
 8010ca8:	20000e04 	.word	0x20000e04

08010cac <LoRaMacHandleResponseTimeout>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 8010cac:	b580      	push	{r7, lr}
 8010cae:	b084      	sub	sp, #16
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
 8010cb4:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 8010cb6:	683b      	ldr	r3, [r7, #0]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d00d      	beq.n	8010cd8 <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 8010cbc:	6838      	ldr	r0, [r7, #0]
 8010cbe:	f00c fba5 	bl	801d40c <UTIL_TIMER_GetElapsedTime>
 8010cc2:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 8010cc4:	68fa      	ldr	r2, [r7, #12]
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	429a      	cmp	r2, r3
 8010cca:	d905      	bls.n	8010cd8 <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 8010ccc:	4b05      	ldr	r3, [pc, #20]	@ (8010ce4 <LoRaMacHandleResponseTimeout+0x38>)
 8010cce:	2200      	movs	r2, #0
 8010cd0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            return true;
 8010cd4:	2301      	movs	r3, #1
 8010cd6:	e000      	b.n	8010cda <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 8010cd8:	2300      	movs	r3, #0
}
 8010cda:	4618      	mov	r0, r3
 8010cdc:	3710      	adds	r7, #16
 8010cde:	46bd      	mov	sp, r7
 8010ce0:	bd80      	pop	{r7, pc}
 8010ce2:	bf00      	nop
 8010ce4:	20001344 	.word	0x20001344

08010ce8 <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b082      	sub	sp, #8
 8010cec:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 8010cee:	2300      	movs	r3, #0
 8010cf0:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 8010cf2:	f7ff fd0b 	bl	801070c <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 8010cf6:	f003 ff08 	bl	8014b0a <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 8010cfa:	4b25      	ldr	r3, [pc, #148]	@ (8010d90 <LoRaMacProcess+0xa8>)
 8010cfc:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010d00:	f003 0310 	and.w	r3, r3, #16
 8010d04:	b2db      	uxtb	r3, r3
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d023      	beq.n	8010d52 <LoRaMacProcess+0x6a>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 8010d0a:	2000      	movs	r0, #0
 8010d0c:	f7ff fd7e 	bl	801080c <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 8010d10:	f7ff fefe 	bl	8010b10 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 8010d14:	f002 f884 	bl	8012e20 <IsRequestPending>
 8010d18:	4603      	mov	r3, r0
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d006      	beq.n	8010d2c <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 8010d1e:	f7ff feb1 	bl	8010a84 <LoRaMacCheckForBeaconAcquisition>
 8010d22:	4603      	mov	r3, r0
 8010d24:	461a      	mov	r2, r3
 8010d26:	79fb      	ldrb	r3, [r7, #7]
 8010d28:	4313      	orrs	r3, r2
 8010d2a:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 8010d2c:	79fb      	ldrb	r3, [r7, #7]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d103      	bne.n	8010d3a <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 8010d32:	f7ff fe71 	bl	8010a18 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 8010d36:	f7ff fe13 	bl	8010960 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 8010d3a:	f7ff fd77 	bl	801082c <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8010d3e:	2001      	movs	r0, #1
 8010d40:	f7ff fd64 	bl	801080c <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8010d44:	4a12      	ldr	r2, [pc, #72]	@ (8010d90 <LoRaMacProcess+0xa8>)
 8010d46:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010d4a:	f043 0320 	orr.w	r3, r3, #32
 8010d4e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
    LoRaMacHandleIndicationEvents( );
 8010d52:	f7ff fdcd 	bl	80108f0 <LoRaMacHandleIndicationEvents>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    LoRaMacHandleRejoinEvents( );
#endif /* LORAMAC_VERSION */

    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 8010d56:	4b0e      	ldr	r3, [pc, #56]	@ (8010d90 <LoRaMacProcess+0xa8>)
 8010d58:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8010d5c:	2b02      	cmp	r3, #2
 8010d5e:	d101      	bne.n	8010d64 <LoRaMacProcess+0x7c>
    {
        OpenContinuousRxCWindow( );
 8010d60:	f001 fc48 	bl	80125f4 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 8010d64:	4b0a      	ldr	r3, [pc, #40]	@ (8010d90 <LoRaMacProcess+0xa8>)
 8010d66:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8010d6a:	f003 0320 	and.w	r3, r3, #32
 8010d6e:	b2db      	uxtb	r3, r3
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d009      	beq.n	8010d88 <LoRaMacProcess+0xa0>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 8010d74:	4a06      	ldr	r2, [pc, #24]	@ (8010d90 <LoRaMacProcess+0xa8>)
 8010d76:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8010d7a:	f023 0320 	bic.w	r3, r3, #32
 8010d7e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        LoRaMacHandleNvm( &Nvm );
 8010d82:	4804      	ldr	r0, [pc, #16]	@ (8010d94 <LoRaMacProcess+0xac>)
 8010d84:	f7ff fee4 	bl	8010b50 <LoRaMacHandleNvm>
    }
}
 8010d88:	bf00      	nop
 8010d8a:	3708      	adds	r7, #8
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	bd80      	pop	{r7, pc}
 8010d90:	20000e04 	.word	0x20000e04
 8010d94:	20001344 	.word	0x20001344

08010d98 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 8010d98:	b580      	push	{r7, lr}
 8010d9a:	b082      	sub	sp, #8
 8010d9c:	af00      	add	r7, sp, #0
 8010d9e:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 8010da0:	481e      	ldr	r0, [pc, #120]	@ (8010e1c <OnTxDelayedTimerEvent+0x84>)
 8010da2:	f00c fa07 	bl	801d1b4 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8010da6:	4b1e      	ldr	r3, [pc, #120]	@ (8010e20 <OnTxDelayedTimerEvent+0x88>)
 8010da8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010dac:	f023 0320 	bic.w	r3, r3, #32
 8010db0:	4a1b      	ldr	r2, [pc, #108]	@ (8010e20 <OnTxDelayedTimerEvent+0x88>)
 8010db2:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 8010db6:	4b1b      	ldr	r3, [pc, #108]	@ (8010e24 <OnTxDelayedTimerEvent+0x8c>)
 8010db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010dbc:	4a18      	ldr	r2, [pc, #96]	@ (8010e20 <OnTxDelayedTimerEvent+0x88>)
 8010dbe:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 8010dc2:	4611      	mov	r1, r2
 8010dc4:	4618      	mov	r0, r3
 8010dc6:	f7ff ff71 	bl	8010cac <LoRaMacHandleResponseTimeout>
 8010dca:	4603      	mov	r3, r0
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d11e      	bne.n	8010e0e <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 8010dd0:	2001      	movs	r0, #1
 8010dd2:	f001 f959 	bl	8012088 <ScheduleTx>
 8010dd6:	4603      	mov	r3, r0
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d01a      	beq.n	8010e12 <OnTxDelayedTimerEvent+0x7a>
 8010ddc:	2b0b      	cmp	r3, #11
 8010dde:	d018      	beq.n	8010e12 <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010de0:	4b10      	ldr	r3, [pc, #64]	@ (8010e24 <OnTxDelayedTimerEvent+0x8c>)
 8010de2:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010de6:	b2da      	uxtb	r2, r3
 8010de8:	4b0d      	ldr	r3, [pc, #52]	@ (8010e20 <OnTxDelayedTimerEvent+0x88>)
 8010dea:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 8010dee:	4b0c      	ldr	r3, [pc, #48]	@ (8010e20 <OnTxDelayedTimerEvent+0x88>)
 8010df0:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 8010df4:	4b0a      	ldr	r3, [pc, #40]	@ (8010e20 <OnTxDelayedTimerEvent+0x88>)
 8010df6:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 8010dfa:	4b09      	ldr	r3, [pc, #36]	@ (8010e20 <OnTxDelayedTimerEvent+0x88>)
 8010dfc:	2209      	movs	r2, #9
 8010dfe:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 8010e02:	2009      	movs	r0, #9
 8010e04:	f004 fabc 	bl	8015380 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 8010e08:	f001 ff9a 	bl	8012d40 <StopRetransmission>
            break;
 8010e0c:	e002      	b.n	8010e14 <OnTxDelayedTimerEvent+0x7c>
        return;
 8010e0e:	bf00      	nop
 8010e10:	e000      	b.n	8010e14 <OnTxDelayedTimerEvent+0x7c>
            break;
 8010e12:	bf00      	nop
        }
    }
}
 8010e14:	3708      	adds	r7, #8
 8010e16:	46bd      	mov	sp, r7
 8010e18:	bd80      	pop	{r7, pc}
 8010e1a:	bf00      	nop
 8010e1c:	2000116c 	.word	0x2000116c
 8010e20:	20000e04 	.word	0x20000e04
 8010e24:	20001344 	.word	0x20001344

08010e28 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 8010e28:	b580      	push	{r7, lr}
 8010e2a:	b082      	sub	sp, #8
 8010e2c:	af00      	add	r7, sp, #0
 8010e2e:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 8010e30:	4b17      	ldr	r3, [pc, #92]	@ (8010e90 <OnRxWindow1TimerEvent+0x68>)
 8010e32:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010e36:	4b16      	ldr	r3, [pc, #88]	@ (8010e90 <OnRxWindow1TimerEvent+0x68>)
 8010e38:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 8010e3c:	4b15      	ldr	r3, [pc, #84]	@ (8010e94 <OnRxWindow1TimerEvent+0x6c>)
 8010e3e:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8010e42:	b25a      	sxtb	r2, r3
 8010e44:	4b12      	ldr	r3, [pc, #72]	@ (8010e90 <OnRxWindow1TimerEvent+0x68>)
 8010e46:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010e4a:	4b12      	ldr	r3, [pc, #72]	@ (8010e94 <OnRxWindow1TimerEvent+0x6c>)
 8010e4c:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010e50:	4b0f      	ldr	r3, [pc, #60]	@ (8010e90 <OnRxWindow1TimerEvent+0x68>)
 8010e52:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010e56:	4b0f      	ldr	r3, [pc, #60]	@ (8010e94 <OnRxWindow1TimerEvent+0x6c>)
 8010e58:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8010e90 <OnRxWindow1TimerEvent+0x68>)
 8010e5e:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 8010e62:	4b0b      	ldr	r3, [pc, #44]	@ (8010e90 <OnRxWindow1TimerEvent+0x68>)
 8010e64:	2200      	movs	r2, #0
 8010e66:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 8010e6a:	4b09      	ldr	r3, [pc, #36]	@ (8010e90 <OnRxWindow1TimerEvent+0x68>)
 8010e6c:	2200      	movs	r2, #0
 8010e6e:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010e72:	4b08      	ldr	r3, [pc, #32]	@ (8010e94 <OnRxWindow1TimerEvent+0x6c>)
 8010e74:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8010e78:	4b05      	ldr	r3, [pc, #20]	@ (8010e90 <OnRxWindow1TimerEvent+0x68>)
 8010e7a:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 8010e7e:	4906      	ldr	r1, [pc, #24]	@ (8010e98 <OnRxWindow1TimerEvent+0x70>)
 8010e80:	4806      	ldr	r0, [pc, #24]	@ (8010e9c <OnRxWindow1TimerEvent+0x74>)
 8010e82:	f001 fb83 	bl	801258c <RxWindowSetup>
}
 8010e86:	bf00      	nop
 8010e88:	3708      	adds	r7, #8
 8010e8a:	46bd      	mov	sp, r7
 8010e8c:	bd80      	pop	{r7, pc}
 8010e8e:	bf00      	nop
 8010e90:	20000e04 	.word	0x20000e04
 8010e94:	20001344 	.word	0x20001344
 8010e98:	200011bc 	.word	0x200011bc
 8010e9c:	20001184 	.word	0x20001184

08010ea0 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b082      	sub	sp, #8
 8010ea4:	af00      	add	r7, sp, #0
 8010ea6:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8010ea8:	4b19      	ldr	r3, [pc, #100]	@ (8010f10 <OnRxWindow2TimerEvent+0x70>)
 8010eaa:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d029      	beq.n	8010f06 <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8010eb2:	4b17      	ldr	r3, [pc, #92]	@ (8010f10 <OnRxWindow2TimerEvent+0x70>)
 8010eb4:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8010eb8:	4b15      	ldr	r3, [pc, #84]	@ (8010f10 <OnRxWindow2TimerEvent+0x70>)
 8010eba:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 8010ebe:	4b15      	ldr	r3, [pc, #84]	@ (8010f14 <OnRxWindow2TimerEvent+0x74>)
 8010ec0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010ec2:	4a13      	ldr	r2, [pc, #76]	@ (8010f10 <OnRxWindow2TimerEvent+0x70>)
 8010ec4:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8010ec8:	4b12      	ldr	r3, [pc, #72]	@ (8010f14 <OnRxWindow2TimerEvent+0x74>)
 8010eca:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8010ece:	4b10      	ldr	r3, [pc, #64]	@ (8010f10 <OnRxWindow2TimerEvent+0x70>)
 8010ed0:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8010ed4:	4b0f      	ldr	r3, [pc, #60]	@ (8010f14 <OnRxWindow2TimerEvent+0x74>)
 8010ed6:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8010eda:	4b0d      	ldr	r3, [pc, #52]	@ (8010f10 <OnRxWindow2TimerEvent+0x70>)
 8010edc:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8010ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8010f10 <OnRxWindow2TimerEvent+0x70>)
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8010ee8:	4b09      	ldr	r3, [pc, #36]	@ (8010f10 <OnRxWindow2TimerEvent+0x70>)
 8010eea:	2201      	movs	r2, #1
 8010eec:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8010ef0:	4b08      	ldr	r3, [pc, #32]	@ (8010f14 <OnRxWindow2TimerEvent+0x74>)
 8010ef2:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8010ef6:	4b06      	ldr	r3, [pc, #24]	@ (8010f10 <OnRxWindow2TimerEvent+0x70>)
 8010ef8:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 8010efc:	4906      	ldr	r1, [pc, #24]	@ (8010f18 <OnRxWindow2TimerEvent+0x78>)
 8010efe:	4807      	ldr	r0, [pc, #28]	@ (8010f1c <OnRxWindow2TimerEvent+0x7c>)
 8010f00:	f001 fb44 	bl	801258c <RxWindowSetup>
 8010f04:	e000      	b.n	8010f08 <OnRxWindow2TimerEvent+0x68>
        return;
 8010f06:	bf00      	nop
}
 8010f08:	3708      	adds	r7, #8
 8010f0a:	46bd      	mov	sp, r7
 8010f0c:	bd80      	pop	{r7, pc}
 8010f0e:	bf00      	nop
 8010f10:	20000e04 	.word	0x20000e04
 8010f14:	20001344 	.word	0x20001344
 8010f18:	200011d4 	.word	0x200011d4
 8010f1c:	2000119c 	.word	0x2000119c

08010f20 <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 8010f20:	b580      	push	{r7, lr}
 8010f22:	b082      	sub	sp, #8
 8010f24:	af00      	add	r7, sp, #0
 8010f26:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8010f28:	4808      	ldr	r0, [pc, #32]	@ (8010f4c <OnRetransmitTimeoutTimerEvent+0x2c>)
 8010f2a:	f00c f943 	bl	801d1b4 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 8010f2e:	4b08      	ldr	r3, [pc, #32]	@ (8010f50 <OnRetransmitTimeoutTimerEvent+0x30>)
 8010f30:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d003      	beq.n	8010f40 <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 8010f38:	4b05      	ldr	r3, [pc, #20]	@ (8010f50 <OnRetransmitTimeoutTimerEvent+0x30>)
 8010f3a:	2201      	movs	r2, #1
 8010f3c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    }
    OnMacProcessNotify( );
 8010f40:	f001 ff3a 	bl	8012db8 <OnMacProcessNotify>
}
 8010f44:	bf00      	nop
 8010f46:	3708      	adds	r7, #8
 8010f48:	46bd      	mov	sp, r7
 8010f4a:	bd80      	pop	{r7, pc}
 8010f4c:	20001204 	.word	0x20001204
 8010f50:	20000e04 	.word	0x20000e04

08010f54 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 8010f54:	b580      	push	{r7, lr}
 8010f56:	b084      	sub	sp, #16
 8010f58:	af00      	add	r7, sp, #0
 8010f5a:	60ba      	str	r2, [r7, #8]
 8010f5c:	607b      	str	r3, [r7, #4]
 8010f5e:	4603      	mov	r3, r0
 8010f60:	73fb      	strb	r3, [r7, #15]
 8010f62:	460b      	mov	r3, r1
 8010f64:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 8010f66:	68bb      	ldr	r3, [r7, #8]
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d005      	beq.n	8010f78 <GetFCntDown+0x24>
 8010f6c:	69bb      	ldr	r3, [r7, #24]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d002      	beq.n	8010f78 <GetFCntDown+0x24>
 8010f72:	69fb      	ldr	r3, [r7, #28]
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d101      	bne.n	8010f7c <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8010f78:	2309      	movs	r3, #9
 8010f7a:	e028      	b.n	8010fce <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 8010f7c:	7bfb      	ldrb	r3, [r7, #15]
 8010f7e:	2b00      	cmp	r3, #0
 8010f80:	d016      	beq.n	8010fb0 <GetFCntDown+0x5c>
 8010f82:	2b01      	cmp	r3, #1
 8010f84:	d118      	bne.n	8010fb8 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 8010f86:	79bb      	ldrb	r3, [r7, #6]
 8010f88:	2b01      	cmp	r3, #1
 8010f8a:	d10d      	bne.n	8010fa8 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 8010f8c:	7bbb      	ldrb	r3, [r7, #14]
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d002      	beq.n	8010f98 <GetFCntDown+0x44>
 8010f92:	7bbb      	ldrb	r3, [r7, #14]
 8010f94:	2b03      	cmp	r3, #3
 8010f96:	d103      	bne.n	8010fa0 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 8010f98:	69bb      	ldr	r3, [r7, #24]
 8010f9a:	2202      	movs	r2, #2
 8010f9c:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 8010f9e:	e00d      	b.n	8010fbc <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 8010fa0:	69bb      	ldr	r3, [r7, #24]
 8010fa2:	2201      	movs	r2, #1
 8010fa4:	701a      	strb	r2, [r3, #0]
            break;
 8010fa6:	e009      	b.n	8010fbc <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 8010fa8:	69bb      	ldr	r3, [r7, #24]
 8010faa:	2203      	movs	r2, #3
 8010fac:	701a      	strb	r2, [r3, #0]
            break;
 8010fae:	e005      	b.n	8010fbc <GetFCntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 8010fb0:	69bb      	ldr	r3, [r7, #24]
 8010fb2:	2204      	movs	r2, #4
 8010fb4:	701a      	strb	r2, [r3, #0]
            break;
 8010fb6:	e001      	b.n	8010fbc <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8010fb8:	2305      	movs	r3, #5
 8010fba:	e008      	b.n	8010fce <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 8010fbc:	69bb      	ldr	r3, [r7, #24]
 8010fbe:	7818      	ldrb	r0, [r3, #0]
 8010fc0:	68bb      	ldr	r3, [r7, #8]
 8010fc2:	89db      	ldrh	r3, [r3, #14]
 8010fc4:	69fa      	ldr	r2, [r7, #28]
 8010fc6:	4619      	mov	r1, r3
 8010fc8:	f004 fe14 	bl	8015bf4 <LoRaMacCryptoGetFCntDown>
 8010fcc:	4603      	mov	r3, r0
}
 8010fce:	4618      	mov	r0, r3
 8010fd0:	3710      	adds	r7, #16
 8010fd2:	46bd      	mov	sp, r7
 8010fd4:	bd80      	pop	{r7, pc}
	...

08010fd8 <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8010fd8:	b5b0      	push	{r4, r5, r7, lr}
 8010fda:	b084      	sub	sp, #16
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	4603      	mov	r3, r0
 8010fe0:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010fe2:	2303      	movs	r3, #3
 8010fe4:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 8010fe6:	4b6e      	ldr	r3, [pc, #440]	@ (80111a0 <SwitchClass+0x1c8>)
 8010fe8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010fec:	2b02      	cmp	r3, #2
 8010fee:	f000 80bb 	beq.w	8011168 <SwitchClass+0x190>
 8010ff2:	2b02      	cmp	r3, #2
 8010ff4:	f300 80ce 	bgt.w	8011194 <SwitchClass+0x1bc>
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d003      	beq.n	8011004 <SwitchClass+0x2c>
 8010ffc:	2b01      	cmp	r3, #1
 8010ffe:	f000 80a5 	beq.w	801114c <SwitchClass+0x174>
 8011002:	e0c7      	b.n	8011194 <SwitchClass+0x1bc>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 8011004:	79fb      	ldrb	r3, [r7, #7]
 8011006:	2b00      	cmp	r3, #0
 8011008:	d109      	bne.n	801101e <SwitchClass+0x46>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 801100a:	4b65      	ldr	r3, [pc, #404]	@ (80111a0 <SwitchClass+0x1c8>)
 801100c:	4a64      	ldr	r2, [pc, #400]	@ (80111a0 <SwitchClass+0x1c8>)
 801100e:	3374      	adds	r3, #116	@ 0x74
 8011010:	326c      	adds	r2, #108	@ 0x6c
 8011012:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011016:	e883 0003 	stmia.w	r3, {r0, r1}

                status = LORAMAC_STATUS_OK;
 801101a:	2300      	movs	r3, #0
 801101c:	73fb      	strb	r3, [r7, #15]
            }
            if( deviceClass == CLASS_B )
 801101e:	79fb      	ldrb	r3, [r7, #7]
 8011020:	2b01      	cmp	r3, #1
 8011022:	d10c      	bne.n	801103e <SwitchClass+0x66>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 8011024:	79fb      	ldrb	r3, [r7, #7]
 8011026:	4618      	mov	r0, r3
 8011028:	f003 fd06 	bl	8014a38 <LoRaMacClassBSwitchClass>
 801102c:	4603      	mov	r3, r0
 801102e:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 8011030:	7bfb      	ldrb	r3, [r7, #15]
 8011032:	2b00      	cmp	r3, #0
 8011034:	d103      	bne.n	801103e <SwitchClass+0x66>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 8011036:	4a5a      	ldr	r2, [pc, #360]	@ (80111a0 <SwitchClass+0x1c8>)
 8011038:	79fb      	ldrb	r3, [r7, #7]
 801103a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
                }
            }

            if( deviceClass == CLASS_C )
 801103e:	79fb      	ldrb	r3, [r7, #7]
 8011040:	2b02      	cmp	r3, #2
 8011042:	f040 80a2 	bne.w	801118a <SwitchClass+0x1b2>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 8011046:	4a56      	ldr	r2, [pc, #344]	@ (80111a0 <SwitchClass+0x1c8>)
 8011048:	79fb      	ldrb	r3, [r7, #7]
 801104a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 801104e:	4a55      	ldr	r2, [pc, #340]	@ (80111a4 <SwitchClass+0x1cc>)
 8011050:	4b54      	ldr	r3, [pc, #336]	@ (80111a4 <SwitchClass+0x1cc>)
 8011052:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 8011056:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 801105a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801105c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801105e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8011062:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8011066:	4b4f      	ldr	r3, [pc, #316]	@ (80111a4 <SwitchClass+0x1cc>)
 8011068:	2202      	movs	r2, #2
 801106a:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801106e:	2300      	movs	r3, #0
 8011070:	73bb      	strb	r3, [r7, #14]
 8011072:	e05b      	b.n	801112c <SwitchClass+0x154>
                {
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 8011074:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8011078:	4949      	ldr	r1, [pc, #292]	@ (80111a0 <SwitchClass+0x1c8>)
 801107a:	4613      	mov	r3, r2
 801107c:	005b      	lsls	r3, r3, #1
 801107e:	4413      	add	r3, r2
 8011080:	011b      	lsls	r3, r3, #4
 8011082:	440b      	add	r3, r1
 8011084:	33e9      	adds	r3, #233	@ 0xe9
 8011086:	781b      	ldrb	r3, [r3, #0]
 8011088:	2b00      	cmp	r3, #0
 801108a:	d049      	beq.n	8011120 <SwitchClass+0x148>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 801108c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8011090:	4943      	ldr	r1, [pc, #268]	@ (80111a0 <SwitchClass+0x1c8>)
 8011092:	4613      	mov	r3, r2
 8011094:	005b      	lsls	r3, r3, #1
 8011096:	4413      	add	r3, r2
 8011098:	011b      	lsls	r3, r3, #4
 801109a:	440b      	add	r3, r1
 801109c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80110a0:	781b      	ldrb	r3, [r3, #0]
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 80110a2:	2b02      	cmp	r3, #2
 80110a4:	d13c      	bne.n	8011120 <SwitchClass+0x148>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 80110a6:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80110aa:	493d      	ldr	r1, [pc, #244]	@ (80111a0 <SwitchClass+0x1c8>)
 80110ac:	4613      	mov	r3, r2
 80110ae:	005b      	lsls	r3, r3, #1
 80110b0:	4413      	add	r3, r2
 80110b2:	011b      	lsls	r3, r3, #4
 80110b4:	440b      	add	r3, r1
 80110b6:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80110ba:	681b      	ldr	r3, [r3, #0]
 80110bc:	4a38      	ldr	r2, [pc, #224]	@ (80111a0 <SwitchClass+0x1c8>)
 80110be:	6753      	str	r3, [r2, #116]	@ 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 80110c0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80110c4:	4936      	ldr	r1, [pc, #216]	@ (80111a0 <SwitchClass+0x1c8>)
 80110c6:	4613      	mov	r3, r2
 80110c8:	005b      	lsls	r3, r3, #1
 80110ca:	4413      	add	r3, r2
 80110cc:	011b      	lsls	r3, r3, #4
 80110ce:	440b      	add	r3, r1
 80110d0:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80110d4:	f993 3000 	ldrsb.w	r3, [r3]
 80110d8:	b2da      	uxtb	r2, r3
 80110da:	4b31      	ldr	r3, [pc, #196]	@ (80111a0 <SwitchClass+0x1c8>)
 80110dc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 80110e0:	4b30      	ldr	r3, [pc, #192]	@ (80111a4 <SwitchClass+0x1cc>)
 80110e2:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 80110e6:	4b2f      	ldr	r3, [pc, #188]	@ (80111a4 <SwitchClass+0x1cc>)
 80110e8:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 80110ec:	4b2c      	ldr	r3, [pc, #176]	@ (80111a0 <SwitchClass+0x1c8>)
 80110ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80110f0:	4a2c      	ldr	r2, [pc, #176]	@ (80111a4 <SwitchClass+0x1cc>)
 80110f2:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80110f6:	4b2a      	ldr	r3, [pc, #168]	@ (80111a0 <SwitchClass+0x1c8>)
 80110f8:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 80110fc:	4b29      	ldr	r3, [pc, #164]	@ (80111a4 <SwitchClass+0x1cc>)
 80110fe:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8011102:	4b27      	ldr	r3, [pc, #156]	@ (80111a0 <SwitchClass+0x1c8>)
 8011104:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8011108:	4b26      	ldr	r3, [pc, #152]	@ (80111a4 <SwitchClass+0x1cc>)
 801110a:	f883 23f9 	strb.w	r2, [r3, #1017]	@ 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 801110e:	4b25      	ldr	r3, [pc, #148]	@ (80111a4 <SwitchClass+0x1cc>)
 8011110:	2203      	movs	r2, #3
 8011112:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8011116:	4b23      	ldr	r3, [pc, #140]	@ (80111a4 <SwitchClass+0x1cc>)
 8011118:	2201      	movs	r2, #1
 801111a:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
                        break;
 801111e:	e009      	b.n	8011134 <SwitchClass+0x15c>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8011120:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011124:	b2db      	uxtb	r3, r3
 8011126:	3301      	adds	r3, #1
 8011128:	b2db      	uxtb	r3, r3
 801112a:	73bb      	strb	r3, [r7, #14]
 801112c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011130:	2b00      	cmp	r3, #0
 8011132:	dd9f      	ble.n	8011074 <SwitchClass+0x9c>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 8011134:	4b1b      	ldr	r3, [pc, #108]	@ (80111a4 <SwitchClass+0x1cc>)
 8011136:	2200      	movs	r2, #0
 8011138:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 801113c:	4b1a      	ldr	r3, [pc, #104]	@ (80111a8 <SwitchClass+0x1d0>)
 801113e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011140:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 8011142:	f001 fa57 	bl	80125f4 <OpenContinuousRxCWindow>
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */

                status = LORAMAC_STATUS_OK;
 8011146:	2300      	movs	r3, #0
 8011148:	73fb      	strb	r3, [r7, #15]
            }
            break;
 801114a:	e01e      	b.n	801118a <SwitchClass+0x1b2>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 801114c:	79fb      	ldrb	r3, [r7, #7]
 801114e:	4618      	mov	r0, r3
 8011150:	f003 fc72 	bl	8014a38 <LoRaMacClassBSwitchClass>
 8011154:	4603      	mov	r3, r0
 8011156:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 8011158:	7bfb      	ldrb	r3, [r7, #15]
 801115a:	2b00      	cmp	r3, #0
 801115c:	d117      	bne.n	801118e <SwitchClass+0x1b6>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 801115e:	4a10      	ldr	r2, [pc, #64]	@ (80111a0 <SwitchClass+0x1c8>)
 8011160:	79fb      	ldrb	r3, [r7, #7]
 8011162:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
            }
            break;
 8011166:	e012      	b.n	801118e <SwitchClass+0x1b6>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 8011168:	79fb      	ldrb	r3, [r7, #7]
 801116a:	2b00      	cmp	r3, #0
 801116c:	d111      	bne.n	8011192 <SwitchClass+0x1ba>
            {
                // Reset RxSlot to NONE
                MacCtx.RxSlot = RX_SLOT_NONE;
 801116e:	4b0d      	ldr	r3, [pc, #52]	@ (80111a4 <SwitchClass+0x1cc>)
 8011170:	2206      	movs	r2, #6
 8011172:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490

                Nvm.MacGroup2.DeviceClass = deviceClass;
 8011176:	4a0a      	ldr	r2, [pc, #40]	@ (80111a0 <SwitchClass+0x1c8>)
 8011178:	79fb      	ldrb	r3, [r7, #7]
 801117a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 801117e:	4b0a      	ldr	r3, [pc, #40]	@ (80111a8 <SwitchClass+0x1d0>)
 8011180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011182:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 8011184:	2300      	movs	r3, #0
 8011186:	73fb      	strb	r3, [r7, #15]
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */
            }
            break;
 8011188:	e003      	b.n	8011192 <SwitchClass+0x1ba>
            break;
 801118a:	bf00      	nop
 801118c:	e002      	b.n	8011194 <SwitchClass+0x1bc>
            break;
 801118e:	bf00      	nop
 8011190:	e000      	b.n	8011194 <SwitchClass+0x1bc>
            break;
 8011192:	bf00      	nop
        }
    }

    return status;
 8011194:	7bfb      	ldrb	r3, [r7, #15]
}
 8011196:	4618      	mov	r0, r3
 8011198:	3710      	adds	r7, #16
 801119a:	46bd      	mov	sp, r7
 801119c:	bdb0      	pop	{r4, r5, r7, pc}
 801119e:	bf00      	nop
 80111a0:	20001344 	.word	0x20001344
 80111a4:	20000e04 	.word	0x20000e04
 80111a8:	0802200c 	.word	0x0802200c

080111ac <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 80111ac:	b580      	push	{r7, lr}
 80111ae:	b086      	sub	sp, #24
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	4603      	mov	r3, r0
 80111b4:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80111b6:	4b10      	ldr	r3, [pc, #64]	@ (80111f8 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 80111b8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80111bc:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 80111be:	79fb      	ldrb	r3, [r7, #7]
 80111c0:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 80111c2:	230d      	movs	r3, #13
 80111c4:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 80111c6:	4b0c      	ldr	r3, [pc, #48]	@ (80111f8 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 80111c8:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d001      	beq.n	80111d4 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 80111d0:	230e      	movs	r3, #14
 80111d2:	743b      	strb	r3, [r7, #16]
    }
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80111d4:	4b08      	ldr	r3, [pc, #32]	@ (80111f8 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 80111d6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80111da:	f107 0210 	add.w	r2, r7, #16
 80111de:	4611      	mov	r1, r2
 80111e0:	4618      	mov	r0, r3
 80111e2:	f005 fb69 	bl	80168b8 <RegionGetPhyParam>
 80111e6:	4603      	mov	r3, r0
 80111e8:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	b2db      	uxtb	r3, r3
}
 80111ee:	4618      	mov	r0, r3
 80111f0:	3718      	adds	r7, #24
 80111f2:	46bd      	mov	sp, r7
 80111f4:	bd80      	pop	{r7, pc}
 80111f6:	bf00      	nop
 80111f8:	20001344 	.word	0x20001344

080111fc <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 80111fc:	b580      	push	{r7, lr}
 80111fe:	b084      	sub	sp, #16
 8011200:	af00      	add	r7, sp, #0
 8011202:	4603      	mov	r3, r0
 8011204:	71fb      	strb	r3, [r7, #7]
 8011206:	460b      	mov	r3, r1
 8011208:	71bb      	strb	r3, [r7, #6]
 801120a:	4613      	mov	r3, r2
 801120c:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 801120e:	2300      	movs	r3, #0
 8011210:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 8011212:	2300      	movs	r3, #0
 8011214:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8011216:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801121a:	4618      	mov	r0, r3
 801121c:	f7ff ffc6 	bl	80111ac <GetMaxAppPayloadWithoutFOptsLength>
 8011220:	4603      	mov	r3, r0
 8011222:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 8011224:	79fb      	ldrb	r3, [r7, #7]
 8011226:	b29a      	uxth	r2, r3
 8011228:	797b      	ldrb	r3, [r7, #5]
 801122a:	b29b      	uxth	r3, r3
 801122c:	4413      	add	r3, r2
 801122e:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8011230:	89ba      	ldrh	r2, [r7, #12]
 8011232:	89fb      	ldrh	r3, [r7, #14]
 8011234:	429a      	cmp	r2, r3
 8011236:	d804      	bhi.n	8011242 <ValidatePayloadLength+0x46>
 8011238:	89bb      	ldrh	r3, [r7, #12]
 801123a:	2bff      	cmp	r3, #255	@ 0xff
 801123c:	d801      	bhi.n	8011242 <ValidatePayloadLength+0x46>
    {
        return true;
 801123e:	2301      	movs	r3, #1
 8011240:	e000      	b.n	8011244 <ValidatePayloadLength+0x48>
    }
    return false;
 8011242:	2300      	movs	r3, #0
}
 8011244:	4618      	mov	r0, r3
 8011246:	3710      	adds	r7, #16
 8011248:	46bd      	mov	sp, r7
 801124a:	bd80      	pop	{r7, pc}

0801124c <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 801124c:	b590      	push	{r4, r7, lr}
 801124e:	b0a5      	sub	sp, #148	@ 0x94
 8011250:	af02      	add	r7, sp, #8
 8011252:	6078      	str	r0, [r7, #4]
 8011254:	4608      	mov	r0, r1
 8011256:	4611      	mov	r1, r2
 8011258:	461a      	mov	r2, r3
 801125a:	4603      	mov	r3, r0
 801125c:	70fb      	strb	r3, [r7, #3]
 801125e:	460b      	mov	r3, r1
 8011260:	70bb      	strb	r3, [r7, #2]
 8011262:	4613      	mov	r3, r2
 8011264:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 8011266:	2300      	movs	r3, #0
 8011268:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 801126c:	2300      	movs	r3, #0
 801126e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8011272:	2300      	movs	r3, #0
 8011274:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    MacCommand_t* macCmd;
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 8011278:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 801127c:	2b00      	cmp	r3, #0
 801127e:	f000 84c3 	beq.w	8011c08 <ProcessMacCommands+0x9bc>
 8011282:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8011286:	2b01      	cmp	r3, #1
 8011288:	f040 84c4 	bne.w	8011c14 <ProcessMacCommands+0x9c8>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 801128c:	f000 bcbc 	b.w	8011c08 <ProcessMacCommands+0x9bc>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 8011290:	78fb      	ldrb	r3, [r7, #3]
 8011292:	687a      	ldr	r2, [r7, #4]
 8011294:	4413      	add	r3, r2
 8011296:	781b      	ldrb	r3, [r3, #0]
 8011298:	4618      	mov	r0, r3
 801129a:	f003 fecd 	bl	8015038 <LoRaMacCommandsGetCmdSize>
 801129e:	4603      	mov	r3, r0
 80112a0:	461a      	mov	r2, r3
 80112a2:	78fb      	ldrb	r3, [r7, #3]
 80112a4:	441a      	add	r2, r3
 80112a6:	78bb      	ldrb	r3, [r7, #2]
 80112a8:	429a      	cmp	r2, r3
 80112aa:	f300 84b5 	bgt.w	8011c18 <ProcessMacCommands+0x9cc>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 80112ae:	78fb      	ldrb	r3, [r7, #3]
 80112b0:	1c5a      	adds	r2, r3, #1
 80112b2:	70fa      	strb	r2, [r7, #3]
 80112b4:	461a      	mov	r2, r3
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	4413      	add	r3, r2
 80112ba:	781b      	ldrb	r3, [r3, #0]
 80112bc:	3b02      	subs	r3, #2
 80112be:	2b11      	cmp	r3, #17
 80112c0:	f200 84ac 	bhi.w	8011c1c <ProcessMacCommands+0x9d0>
 80112c4:	a201      	add	r2, pc, #4	@ (adr r2, 80112cc <ProcessMacCommands+0x80>)
 80112c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112ca:	bf00      	nop
 80112cc:	08011315 	.word	0x08011315
 80112d0:	08011357 	.word	0x08011357
 80112d4:	080114d3 	.word	0x080114d3
 80112d8:	08011511 	.word	0x08011511
 80112dc:	0801161d 	.word	0x0801161d
 80112e0:	0801166d 	.word	0x0801166d
 80112e4:	08011729 	.word	0x08011729
 80112e8:	0801177f 	.word	0x0801177f
 80112ec:	08011865 	.word	0x08011865
 80112f0:	08011c1d 	.word	0x08011c1d
 80112f4:	08011c1d 	.word	0x08011c1d
 80112f8:	0801190d 	.word	0x0801190d
 80112fc:	08011c1d 	.word	0x08011c1d
 8011300:	08011c1d 	.word	0x08011c1d
 8011304:	08011a2d 	.word	0x08011a2d
 8011308:	08011a61 	.word	0x08011a61
 801130c:	08011af1 	.word	0x08011af1
 8011310:	08011b69 	.word	0x08011b69
                break;
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8011314:	2005      	movs	r0, #5
 8011316:	f004 f867 	bl	80153e8 <LoRaMacConfirmQueueIsCmdActive>
 801131a:	4603      	mov	r3, r0
 801131c:	2b00      	cmp	r3, #0
 801131e:	f000 8466 	beq.w	8011bee <ProcessMacCommands+0x9a2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8011322:	2105      	movs	r1, #5
 8011324:	2000      	movs	r0, #0
 8011326:	f003 ffd3 	bl	80152d0 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 801132a:	78fb      	ldrb	r3, [r7, #3]
 801132c:	1c5a      	adds	r2, r3, #1
 801132e:	70fa      	strb	r2, [r7, #3]
 8011330:	461a      	mov	r2, r3
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	4413      	add	r3, r2
 8011336:	781a      	ldrb	r2, [r3, #0]
 8011338:	4bb5      	ldr	r3, [pc, #724]	@ (8011610 <ProcessMacCommands+0x3c4>)
 801133a:	f883 245c 	strb.w	r2, [r3, #1116]	@ 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 801133e:	78fb      	ldrb	r3, [r7, #3]
 8011340:	1c5a      	adds	r2, r3, #1
 8011342:	70fa      	strb	r2, [r7, #3]
 8011344:	461a      	mov	r2, r3
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	4413      	add	r3, r2
 801134a:	781a      	ldrb	r2, [r3, #0]
 801134c:	4bb0      	ldr	r3, [pc, #704]	@ (8011610 <ProcessMacCommands+0x3c4>)
 801134e:	f883 245d 	strb.w	r2, [r3, #1117]	@ 0x45d
                }
                break;
 8011352:	f000 bc4c 	b.w	8011bee <ProcessMacCommands+0x9a2>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 8011356:	2300      	movs	r3, #0
 8011358:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 801135c:	2300      	movs	r3, #0
 801135e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 8011362:	2300      	movs	r3, #0
 8011364:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8011368:	2300      	movs	r3, #0
 801136a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( adrBlockFound == false )
 801136e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8011372:	f083 0301 	eor.w	r3, r3, #1
 8011376:	b2db      	uxtb	r3, r3
 8011378:	2b00      	cmp	r3, #0
 801137a:	f000 80a6 	beq.w	80114ca <ProcessMacCommands+0x27e>
                {
                    adrBlockFound = true;
 801137e:	2301      	movs	r3, #1
 8011380:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 8011384:	78fb      	ldrb	r3, [r7, #3]
 8011386:	3b01      	subs	r3, #1
 8011388:	687a      	ldr	r2, [r7, #4]
 801138a:	4413      	add	r3, r2
 801138c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 801138e:	4ba1      	ldr	r3, [pc, #644]	@ (8011614 <ProcessMacCommands+0x3c8>)
 8011390:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8011394:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8011398:	4b9e      	ldr	r3, [pc, #632]	@ (8011614 <ProcessMacCommands+0x3c8>)
 801139a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801139e:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 80113a2:	4b9c      	ldr	r3, [pc, #624]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80113a4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80113a8:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 80113ac:	4b99      	ldr	r3, [pc, #612]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80113ae:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80113b2:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80113b6:	4b97      	ldr	r3, [pc, #604]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80113b8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80113bc:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 80113c0:	4b94      	ldr	r3, [pc, #592]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80113c2:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80113c6:	65bb      	str	r3, [r7, #88]	@ 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80113c8:	4b92      	ldr	r3, [pc, #584]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80113ca:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d008      	beq.n	80113e4 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 80113d2:	78ba      	ldrb	r2, [r7, #2]
 80113d4:	78fb      	ldrb	r3, [r7, #3]
 80113d6:	1ad3      	subs	r3, r2, r3
 80113d8:	b2db      	uxtb	r3, r3
 80113da:	3301      	adds	r3, #1
 80113dc:	b2db      	uxtb	r3, r3
 80113de:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
 80113e2:	e002      	b.n	80113ea <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 80113e4:	2305      	movs	r3, #5
 80113e6:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 80113ea:	4b8a      	ldr	r3, [pc, #552]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80113ec:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80113f0:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 80113f4:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 80113f8:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 80113fc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8011400:	9301      	str	r3, [sp, #4]
 8011402:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 8011406:	9300      	str	r3, [sp, #0]
 8011408:	4623      	mov	r3, r4
 801140a:	f005 fb12 	bl	8016a32 <RegionLinkAdrReq>
 801140e:	4603      	mov	r3, r0
 8011410:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 8011414:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011418:	f003 0307 	and.w	r3, r3, #7
 801141c:	2b07      	cmp	r3, #7
 801141e:	d119      	bne.n	8011454 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 8011420:	4b7c      	ldr	r3, [pc, #496]	@ (8011614 <ProcessMacCommands+0x3c8>)
 8011422:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8011426:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801142a:	429a      	cmp	r2, r3
 801142c:	da03      	bge.n	8011436 <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 801142e:	4b79      	ldr	r3, [pc, #484]	@ (8011614 <ProcessMacCommands+0x3c8>)
 8011430:	2201      	movs	r2, #1
 8011432:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 8011436:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 801143a:	4b76      	ldr	r3, [pc, #472]	@ (8011614 <ProcessMacCommands+0x3c8>)
 801143c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 8011440:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 8011444:	4b73      	ldr	r3, [pc, #460]	@ (8011614 <ProcessMacCommands+0x3c8>)
 8011446:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 801144a:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 801144e:	4b71      	ldr	r3, [pc, #452]	@ (8011614 <ProcessMacCommands+0x3c8>)
 8011450:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8011454:	2300      	movs	r3, #0
 8011456:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 801145a:	e00b      	b.n	8011474 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 801145c:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8011460:	2201      	movs	r2, #1
 8011462:	4619      	mov	r1, r3
 8011464:	2003      	movs	r0, #3
 8011466:	f003 fc87 	bl	8014d78 <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 801146a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 801146e:	3301      	adds	r3, #1
 8011470:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8011474:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8011478:	4a67      	ldr	r2, [pc, #412]	@ (8011618 <ProcessMacCommands+0x3cc>)
 801147a:	fba2 2303 	umull	r2, r3, r2, r3
 801147e:	089b      	lsrs	r3, r3, #2
 8011480:	b2db      	uxtb	r3, r3
 8011482:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 8011486:	429a      	cmp	r2, r3
 8011488:	d3e8      	bcc.n	801145c <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 801148a:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 801148e:	78fb      	ldrb	r3, [r7, #3]
 8011490:	4413      	add	r3, r2
 8011492:	b2db      	uxtb	r3, r3
 8011494:	3b01      	subs	r3, #1
 8011496:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 8011498:	78fa      	ldrb	r2, [r7, #3]
 801149a:	78bb      	ldrb	r3, [r7, #2]
 801149c:	429a      	cmp	r2, r3
 801149e:	d20a      	bcs.n	80114b6 <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 80114a0:	78fb      	ldrb	r3, [r7, #3]
 80114a2:	1c5a      	adds	r2, r3, #1
 80114a4:	70fa      	strb	r2, [r7, #3]
 80114a6:	461a      	mov	r2, r3
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	4413      	add	r3, r2
 80114ac:	781b      	ldrb	r3, [r3, #0]
 80114ae:	2b03      	cmp	r3, #3
 80114b0:	f43f af68 	beq.w	8011384 <ProcessMacCommands+0x138>
 80114b4:	e000      	b.n	80114b8 <ProcessMacCommands+0x26c>
                            break;
 80114b6:	bf00      	nop

                    if( macIndex < commandsSize )
 80114b8:	78fa      	ldrb	r2, [r7, #3]
 80114ba:	78bb      	ldrb	r3, [r7, #2]
 80114bc:	429a      	cmp	r2, r3
 80114be:	f080 8398 	bcs.w	8011bf2 <ProcessMacCommands+0x9a6>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 80114c2:	78fb      	ldrb	r3, [r7, #3]
 80114c4:	3b01      	subs	r3, #1
 80114c6:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 80114c8:	e393      	b.n	8011bf2 <ProcessMacCommands+0x9a6>
                    macIndex += 4;
 80114ca:	78fb      	ldrb	r3, [r7, #3]
 80114cc:	3304      	adds	r3, #4
 80114ce:	70fb      	strb	r3, [r7, #3]
                break;
 80114d0:	e38f      	b.n	8011bf2 <ProcessMacCommands+0x9a6>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 80114d2:	78fb      	ldrb	r3, [r7, #3]
 80114d4:	1c5a      	adds	r2, r3, #1
 80114d6:	70fa      	strb	r2, [r7, #3]
 80114d8:	461a      	mov	r2, r3
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	4413      	add	r3, r2
 80114de:	781b      	ldrb	r3, [r3, #0]
 80114e0:	f003 030f 	and.w	r3, r3, #15
 80114e4:	b2da      	uxtb	r2, r3
 80114e6:	4b4b      	ldr	r3, [pc, #300]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80114e8:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 80114ec:	4b49      	ldr	r3, [pc, #292]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80114ee:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 80114f2:	461a      	mov	r2, r3
 80114f4:	2301      	movs	r3, #1
 80114f6:	4093      	lsls	r3, r2
 80114f8:	b29a      	uxth	r2, r3
 80114fa:	4b46      	ldr	r3, [pc, #280]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80114fc:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8011500:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011504:	2200      	movs	r2, #0
 8011506:	4619      	mov	r1, r3
 8011508:	2004      	movs	r0, #4
 801150a:	f003 fc35 	bl	8014d78 <LoRaMacCommandsAddCmd>
                break;
 801150e:	e37b      	b.n	8011c08 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8011510:	2307      	movs	r3, #7
 8011512:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8011516:	78fb      	ldrb	r3, [r7, #3]
 8011518:	687a      	ldr	r2, [r7, #4]
 801151a:	4413      	add	r3, r2
 801151c:	781b      	ldrb	r3, [r3, #0]
 801151e:	091b      	lsrs	r3, r3, #4
 8011520:	b2db      	uxtb	r3, r3
 8011522:	b25b      	sxtb	r3, r3
 8011524:	f003 0307 	and.w	r3, r3, #7
 8011528:	b25b      	sxtb	r3, r3
 801152a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 801152e:	78fb      	ldrb	r3, [r7, #3]
 8011530:	687a      	ldr	r2, [r7, #4]
 8011532:	4413      	add	r3, r2
 8011534:	781b      	ldrb	r3, [r3, #0]
 8011536:	b25b      	sxtb	r3, r3
 8011538:	f003 030f 	and.w	r3, r3, #15
 801153c:	b25b      	sxtb	r3, r3
 801153e:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 8011542:	78fb      	ldrb	r3, [r7, #3]
 8011544:	3301      	adds	r3, #1
 8011546:	70fb      	strb	r3, [r7, #3]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( rxParamSetupReq.Datarate == 0x0F )
 8011548:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 801154c:	2b0f      	cmp	r3, #15
 801154e:	d105      	bne.n	801155c <ProcessMacCommands+0x310>
                {
                    // Keep the current datarate
                    rxParamSetupReq.Datarate = Nvm.MacGroup2.MacParams.Rx2Channel.Datarate;
 8011550:	4b30      	ldr	r3, [pc, #192]	@ (8011614 <ProcessMacCommands+0x3c8>)
 8011552:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8011556:	b25b      	sxtb	r3, r3
 8011558:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                }
#endif

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 801155c:	78fb      	ldrb	r3, [r7, #3]
 801155e:	1c5a      	adds	r2, r3, #1
 8011560:	70fa      	strb	r2, [r7, #3]
 8011562:	461a      	mov	r2, r3
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	4413      	add	r3, r2
 8011568:	781b      	ldrb	r3, [r3, #0]
 801156a:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 801156c:	78fb      	ldrb	r3, [r7, #3]
 801156e:	1c5a      	adds	r2, r3, #1
 8011570:	70fa      	strb	r2, [r7, #3]
 8011572:	461a      	mov	r2, r3
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	4413      	add	r3, r2
 8011578:	781b      	ldrb	r3, [r3, #0]
 801157a:	021a      	lsls	r2, r3, #8
 801157c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801157e:	4313      	orrs	r3, r2
 8011580:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8011582:	78fb      	ldrb	r3, [r7, #3]
 8011584:	1c5a      	adds	r2, r3, #1
 8011586:	70fa      	strb	r2, [r7, #3]
 8011588:	461a      	mov	r2, r3
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	4413      	add	r3, r2
 801158e:	781b      	ldrb	r3, [r3, #0]
 8011590:	041a      	lsls	r2, r3, #16
 8011592:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011594:	4313      	orrs	r3, r2
 8011596:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 8011598:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801159a:	2264      	movs	r2, #100	@ 0x64
 801159c:	fb02 f303 	mul.w	r3, r2, r3
 80115a0:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 80115a2:	4b1c      	ldr	r3, [pc, #112]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80115a4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80115a8:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 80115ac:	4611      	mov	r1, r2
 80115ae:	4618      	mov	r0, r3
 80115b0:	f005 fa59 	bl	8016a66 <RegionRxParamSetupReq>
 80115b4:	4603      	mov	r3, r0
 80115b6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 80115ba:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80115be:	f003 0307 	and.w	r3, r3, #7
 80115c2:	2b07      	cmp	r3, #7
 80115c4:	d117      	bne.n	80115f6 <ProcessMacCommands+0x3aa>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 80115c6:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 80115ca:	b2da      	uxtb	r2, r3
 80115cc:	4b11      	ldr	r3, [pc, #68]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80115ce:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 80115d2:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 80115d6:	b2da      	uxtb	r2, r3
 80115d8:	4b0e      	ldr	r3, [pc, #56]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80115da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 80115de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80115e0:	4a0c      	ldr	r2, [pc, #48]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80115e2:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 80115e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80115e6:	4a0b      	ldr	r2, [pc, #44]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80115e8:	6753      	str	r3, [r2, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 80115ea:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 80115ee:	b2da      	uxtb	r2, r3
 80115f0:	4b08      	ldr	r3, [pc, #32]	@ (8011614 <ProcessMacCommands+0x3c8>)
 80115f2:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                }
                macCmdPayload[0] = status;
 80115f6:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80115fa:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 80115fe:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011602:	2201      	movs	r2, #1
 8011604:	4619      	mov	r1, r3
 8011606:	2005      	movs	r0, #5
 8011608:	f003 fbb6 	bl	8014d78 <LoRaMacCommandsAddCmd>
                break;
 801160c:	e2fc      	b.n	8011c08 <ProcessMacCommands+0x9bc>
 801160e:	bf00      	nop
 8011610:	20000e04 	.word	0x20000e04
 8011614:	20001344 	.word	0x20001344
 8011618:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 801161c:	23ff      	movs	r3, #255	@ 0xff
 801161e:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8011622:	4bb7      	ldr	r3, [pc, #732]	@ (8011900 <ProcessMacCommands+0x6b4>)
 8011624:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011628:	2b00      	cmp	r3, #0
 801162a:	d00d      	beq.n	8011648 <ProcessMacCommands+0x3fc>
 801162c:	4bb4      	ldr	r3, [pc, #720]	@ (8011900 <ProcessMacCommands+0x6b4>)
 801162e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011632:	681b      	ldr	r3, [r3, #0]
 8011634:	2b00      	cmp	r3, #0
 8011636:	d007      	beq.n	8011648 <ProcessMacCommands+0x3fc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8011638:	4bb1      	ldr	r3, [pc, #708]	@ (8011900 <ProcessMacCommands+0x6b4>)
 801163a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801163e:	681b      	ldr	r3, [r3, #0]
 8011640:	4798      	blx	r3
 8011642:	4603      	mov	r3, r0
 8011644:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8011648:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 801164c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8011650:	787b      	ldrb	r3, [r7, #1]
 8011652:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011656:	b2db      	uxtb	r3, r3
 8011658:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 801165c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011660:	2202      	movs	r2, #2
 8011662:	4619      	mov	r1, r3
 8011664:	2006      	movs	r0, #6
 8011666:	f003 fb87 	bl	8014d78 <LoRaMacCommandsAddCmd>
                break;
 801166a:	e2cd      	b.n	8011c08 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 801166c:	2303      	movs	r3, #3
 801166e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8011672:	78fb      	ldrb	r3, [r7, #3]
 8011674:	1c5a      	adds	r2, r3, #1
 8011676:	70fa      	strb	r2, [r7, #3]
 8011678:	461a      	mov	r2, r3
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	4413      	add	r3, r2
 801167e:	781b      	ldrb	r3, [r3, #0]
 8011680:	b25b      	sxtb	r3, r3
 8011682:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 8011686:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801168a:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 801168c:	78fb      	ldrb	r3, [r7, #3]
 801168e:	1c5a      	adds	r2, r3, #1
 8011690:	70fa      	strb	r2, [r7, #3]
 8011692:	461a      	mov	r2, r3
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	4413      	add	r3, r2
 8011698:	781b      	ldrb	r3, [r3, #0]
 801169a:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 801169c:	78fb      	ldrb	r3, [r7, #3]
 801169e:	1c5a      	adds	r2, r3, #1
 80116a0:	70fa      	strb	r2, [r7, #3]
 80116a2:	461a      	mov	r2, r3
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	4413      	add	r3, r2
 80116a8:	781b      	ldrb	r3, [r3, #0]
 80116aa:	021a      	lsls	r2, r3, #8
 80116ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116ae:	4313      	orrs	r3, r2
 80116b0:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80116b2:	78fb      	ldrb	r3, [r7, #3]
 80116b4:	1c5a      	adds	r2, r3, #1
 80116b6:	70fa      	strb	r2, [r7, #3]
 80116b8:	461a      	mov	r2, r3
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	4413      	add	r3, r2
 80116be:	781b      	ldrb	r3, [r3, #0]
 80116c0:	041a      	lsls	r2, r3, #16
 80116c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116c4:	4313      	orrs	r3, r2
 80116c6:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 80116c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116ca:	2264      	movs	r2, #100	@ 0x64
 80116cc:	fb02 f303 	mul.w	r3, r2, r3
 80116d0:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 80116d2:	2300      	movs	r3, #0
 80116d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 80116d6:	78fb      	ldrb	r3, [r7, #3]
 80116d8:	1c5a      	adds	r2, r3, #1
 80116da:	70fa      	strb	r2, [r7, #3]
 80116dc:	461a      	mov	r2, r3
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	4413      	add	r3, r2
 80116e2:	781b      	ldrb	r3, [r3, #0]
 80116e4:	b25b      	sxtb	r3, r3
 80116e6:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 80116ea:	4b86      	ldr	r3, [pc, #536]	@ (8011904 <ProcessMacCommands+0x6b8>)
 80116ec:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80116f0:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80116f4:	4611      	mov	r1, r2
 80116f6:	4618      	mov	r0, r3
 80116f8:	f005 f9c8 	bl	8016a8c <RegionNewChannelReq>
 80116fc:	4603      	mov	r3, r0
 80116fe:	b2db      	uxtb	r3, r3
 8011700:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8011704:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011708:	b25b      	sxtb	r3, r3
 801170a:	2b00      	cmp	r3, #0
 801170c:	f2c0 8273 	blt.w	8011bf6 <ProcessMacCommands+0x9aa>
                {
                    macCmdPayload[0] = status;
 8011710:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8011714:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8011718:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801171c:	2201      	movs	r2, #1
 801171e:	4619      	mov	r1, r3
 8011720:	2007      	movs	r0, #7
 8011722:	f003 fb29 	bl	8014d78 <LoRaMacCommandsAddCmd>
                }
                break;
 8011726:	e266      	b.n	8011bf6 <ProcessMacCommands+0x9aa>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8011728:	78fb      	ldrb	r3, [r7, #3]
 801172a:	1c5a      	adds	r2, r3, #1
 801172c:	70fa      	strb	r2, [r7, #3]
 801172e:	461a      	mov	r2, r3
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	4413      	add	r3, r2
 8011734:	781b      	ldrb	r3, [r3, #0]
 8011736:	f003 030f 	and.w	r3, r3, #15
 801173a:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 801173e:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8011742:	2b00      	cmp	r3, #0
 8011744:	d104      	bne.n	8011750 <ProcessMacCommands+0x504>
                {
                    delay++;
 8011746:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 801174a:	3301      	adds	r3, #1
 801174c:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 8011750:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8011754:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8011758:	fb02 f303 	mul.w	r3, r2, r3
 801175c:	461a      	mov	r2, r3
 801175e:	4b69      	ldr	r3, [pc, #420]	@ (8011904 <ProcessMacCommands+0x6b8>)
 8011760:	659a      	str	r2, [r3, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 8011762:	4b68      	ldr	r3, [pc, #416]	@ (8011904 <ProcessMacCommands+0x6b8>)
 8011764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011766:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801176a:	4a66      	ldr	r2, [pc, #408]	@ (8011904 <ProcessMacCommands+0x6b8>)
 801176c:	65d3      	str	r3, [r2, #92]	@ 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 801176e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011772:	2200      	movs	r2, #0
 8011774:	4619      	mov	r1, r3
 8011776:	2008      	movs	r0, #8
 8011778:	f003 fafe 	bl	8014d78 <LoRaMacCommandsAddCmd>
                break;
 801177c:	e244      	b.n	8011c08 <ProcessMacCommands+0x9bc>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 801177e:	78fb      	ldrb	r3, [r7, #3]
 8011780:	1c5a      	adds	r2, r3, #1
 8011782:	70fa      	strb	r2, [r7, #3]
 8011784:	461a      	mov	r2, r3
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	4413      	add	r3, r2
 801178a:	781b      	ldrb	r3, [r3, #0]
 801178c:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 8011790:	2300      	movs	r3, #0
 8011792:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 8011796:	2300      	movs	r3, #0
 8011798:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 801179c:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80117a0:	f003 0320 	and.w	r3, r3, #32
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d002      	beq.n	80117ae <ProcessMacCommands+0x562>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 80117a8:	2301      	movs	r3, #1
 80117aa:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 80117ae:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80117b2:	f003 0310 	and.w	r3, r3, #16
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d002      	beq.n	80117c0 <ProcessMacCommands+0x574>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 80117ba:	2301      	movs	r3, #1
 80117bc:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80117c0:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80117c4:	f003 030f 	and.w	r3, r3, #15
 80117c8:	b2db      	uxtb	r3, r3
 80117ca:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 80117ce:	4b4d      	ldr	r3, [pc, #308]	@ (8011904 <ProcessMacCommands+0x6b8>)
 80117d0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80117d4:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80117d8:	4611      	mov	r1, r2
 80117da:	4618      	mov	r0, r3
 80117dc:	f005 f969 	bl	8016ab2 <RegionTxParamSetupReq>
 80117e0:	4603      	mov	r3, r0
 80117e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117e6:	f000 8208 	beq.w	8011bfa <ProcessMacCommands+0x9ae>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 80117ea:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80117ee:	4b45      	ldr	r3, [pc, #276]	@ (8011904 <ProcessMacCommands+0x6b8>)
 80117f0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 80117f4:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 80117f8:	4b42      	ldr	r3, [pc, #264]	@ (8011904 <ProcessMacCommands+0x6b8>)
 80117fa:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 80117fe:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8011802:	461a      	mov	r2, r3
 8011804:	4b40      	ldr	r3, [pc, #256]	@ (8011908 <ProcessMacCommands+0x6bc>)
 8011806:	5c9b      	ldrb	r3, [r3, r2]
 8011808:	4618      	mov	r0, r3
 801180a:	f7ef fab5 	bl	8000d78 <__aeabi_ui2f>
 801180e:	4603      	mov	r3, r0
 8011810:	4a3c      	ldr	r2, [pc, #240]	@ (8011904 <ProcessMacCommands+0x6b8>)
 8011812:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8011816:	2302      	movs	r3, #2
 8011818:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801181c:	4b39      	ldr	r3, [pc, #228]	@ (8011904 <ProcessMacCommands+0x6b8>)
 801181e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8011822:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011826:	4b37      	ldr	r3, [pc, #220]	@ (8011904 <ProcessMacCommands+0x6b8>)
 8011828:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801182c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8011830:	4611      	mov	r1, r2
 8011832:	4618      	mov	r0, r3
 8011834:	f005 f840 	bl	80168b8 <RegionGetPhyParam>
 8011838:	4603      	mov	r3, r0
 801183a:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 801183c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801183e:	b25a      	sxtb	r2, r3
 8011840:	4b30      	ldr	r3, [pc, #192]	@ (8011904 <ProcessMacCommands+0x6b8>)
 8011842:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011846:	4293      	cmp	r3, r2
 8011848:	bfb8      	it	lt
 801184a:	4613      	movlt	r3, r2
 801184c:	b25a      	sxtb	r2, r3
 801184e:	4b2d      	ldr	r3, [pc, #180]	@ (8011904 <ProcessMacCommands+0x6b8>)
 8011850:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8011854:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011858:	2200      	movs	r2, #0
 801185a:	4619      	mov	r1, r3
 801185c:	2009      	movs	r0, #9
 801185e:	f003 fa8b 	bl	8014d78 <LoRaMacCommandsAddCmd>
                }
                break;
 8011862:	e1ca      	b.n	8011bfa <ProcessMacCommands+0x9ae>
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8011864:	2303      	movs	r3, #3
 8011866:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 801186a:	78fb      	ldrb	r3, [r7, #3]
 801186c:	1c5a      	adds	r2, r3, #1
 801186e:	70fa      	strb	r2, [r7, #3]
 8011870:	461a      	mov	r2, r3
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	4413      	add	r3, r2
 8011876:	781b      	ldrb	r3, [r3, #0]
 8011878:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 801187c:	78fb      	ldrb	r3, [r7, #3]
 801187e:	1c5a      	adds	r2, r3, #1
 8011880:	70fa      	strb	r2, [r7, #3]
 8011882:	461a      	mov	r2, r3
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	4413      	add	r3, r2
 8011888:	781b      	ldrb	r3, [r3, #0]
 801188a:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 801188c:	78fb      	ldrb	r3, [r7, #3]
 801188e:	1c5a      	adds	r2, r3, #1
 8011890:	70fa      	strb	r2, [r7, #3]
 8011892:	461a      	mov	r2, r3
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	4413      	add	r3, r2
 8011898:	781b      	ldrb	r3, [r3, #0]
 801189a:	021a      	lsls	r2, r3, #8
 801189c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801189e:	4313      	orrs	r3, r2
 80118a0:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80118a2:	78fb      	ldrb	r3, [r7, #3]
 80118a4:	1c5a      	adds	r2, r3, #1
 80118a6:	70fa      	strb	r2, [r7, #3]
 80118a8:	461a      	mov	r2, r3
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	4413      	add	r3, r2
 80118ae:	781b      	ldrb	r3, [r3, #0]
 80118b0:	041a      	lsls	r2, r3, #16
 80118b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118b4:	4313      	orrs	r3, r2
 80118b6:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 80118b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118ba:	2264      	movs	r2, #100	@ 0x64
 80118bc:	fb02 f303 	mul.w	r3, r2, r3
 80118c0:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 80118c2:	4b10      	ldr	r3, [pc, #64]	@ (8011904 <ProcessMacCommands+0x6b8>)
 80118c4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80118c8:	f107 0220 	add.w	r2, r7, #32
 80118cc:	4611      	mov	r1, r2
 80118ce:	4618      	mov	r0, r3
 80118d0:	f005 f902 	bl	8016ad8 <RegionDlChannelReq>
 80118d4:	4603      	mov	r3, r0
 80118d6:	b2db      	uxtb	r3, r3
 80118d8:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 80118dc:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80118e0:	b25b      	sxtb	r3, r3
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	f2c0 818b 	blt.w	8011bfe <ProcessMacCommands+0x9b2>
                {
                    macCmdPayload[0] = status;
 80118e8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80118ec:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 80118f0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80118f4:	2201      	movs	r2, #1
 80118f6:	4619      	mov	r1, r3
 80118f8:	200a      	movs	r0, #10
 80118fa:	f003 fa3d 	bl	8014d78 <LoRaMacCommandsAddCmd>
                }
                break;
 80118fe:	e17e      	b.n	8011bfe <ProcessMacCommands+0x9b2>
 8011900:	20000e04 	.word	0x20000e04
 8011904:	20001344 	.word	0x20001344
 8011908:	08021f40 	.word	0x08021f40
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 801190c:	2009      	movs	r0, #9
 801190e:	f003 fd6b 	bl	80153e8 <LoRaMacConfirmQueueIsCmdActive>
 8011912:	4603      	mov	r3, r0
 8011914:	2b00      	cmp	r3, #0
 8011916:	f000 8084 	beq.w	8011a22 <ProcessMacCommands+0x7d6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 801191a:	2109      	movs	r1, #9
 801191c:	2000      	movs	r0, #0
 801191e:	f003 fcd7 	bl	80152d0 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 8011922:	f107 0318 	add.w	r3, r7, #24
 8011926:	2200      	movs	r2, #0
 8011928:	601a      	str	r2, [r3, #0]
 801192a:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 801192c:	f107 0310 	add.w	r3, r7, #16
 8011930:	2200      	movs	r2, #0
 8011932:	601a      	str	r2, [r3, #0]
 8011934:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8011936:	f107 0308 	add.w	r3, r7, #8
 801193a:	2200      	movs	r2, #0
 801193c:	601a      	str	r2, [r3, #0]
 801193e:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8011940:	78fb      	ldrb	r3, [r7, #3]
 8011942:	1c5a      	adds	r2, r3, #1
 8011944:	70fa      	strb	r2, [r7, #3]
 8011946:	461a      	mov	r2, r3
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	4413      	add	r3, r2
 801194c:	781b      	ldrb	r3, [r3, #0]
 801194e:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8011950:	78fb      	ldrb	r3, [r7, #3]
 8011952:	1c5a      	adds	r2, r3, #1
 8011954:	70fa      	strb	r2, [r7, #3]
 8011956:	461a      	mov	r2, r3
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	4413      	add	r3, r2
 801195c:	781b      	ldrb	r3, [r3, #0]
 801195e:	021a      	lsls	r2, r3, #8
 8011960:	69bb      	ldr	r3, [r7, #24]
 8011962:	4313      	orrs	r3, r2
 8011964:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8011966:	78fb      	ldrb	r3, [r7, #3]
 8011968:	1c5a      	adds	r2, r3, #1
 801196a:	70fa      	strb	r2, [r7, #3]
 801196c:	461a      	mov	r2, r3
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	4413      	add	r3, r2
 8011972:	781b      	ldrb	r3, [r3, #0]
 8011974:	041a      	lsls	r2, r3, #16
 8011976:	69bb      	ldr	r3, [r7, #24]
 8011978:	4313      	orrs	r3, r2
 801197a:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 801197c:	78fb      	ldrb	r3, [r7, #3]
 801197e:	1c5a      	adds	r2, r3, #1
 8011980:	70fa      	strb	r2, [r7, #3]
 8011982:	461a      	mov	r2, r3
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	4413      	add	r3, r2
 8011988:	781b      	ldrb	r3, [r3, #0]
 801198a:	061a      	lsls	r2, r3, #24
 801198c:	69bb      	ldr	r3, [r7, #24]
 801198e:	4313      	orrs	r3, r2
 8011990:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8011992:	78fb      	ldrb	r3, [r7, #3]
 8011994:	1c5a      	adds	r2, r3, #1
 8011996:	70fa      	strb	r2, [r7, #3]
 8011998:	461a      	mov	r2, r3
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	4413      	add	r3, r2
 801199e:	781b      	ldrb	r3, [r3, #0]
 80119a0:	b21b      	sxth	r3, r3
 80119a2:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 80119a4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80119a8:	461a      	mov	r2, r3
 80119aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80119ae:	fb02 f303 	mul.w	r3, r2, r3
 80119b2:	121b      	asrs	r3, r3, #8
 80119b4:	b21b      	sxth	r3, r3
 80119b6:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 80119b8:	f107 0310 	add.w	r3, r7, #16
 80119bc:	f107 0218 	add.w	r2, r7, #24
 80119c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80119c4:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 80119c8:	693a      	ldr	r2, [r7, #16]
 80119ca:	4b96      	ldr	r3, [pc, #600]	@ (8011c24 <ProcessMacCommands+0x9d8>)
 80119cc:	4413      	add	r3, r2
 80119ce:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 80119d0:	f107 0308 	add.w	r3, r7, #8
 80119d4:	4618      	mov	r0, r3
 80119d6:	f00a feed 	bl	801c7b4 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 80119da:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 80119de:	4b92      	ldr	r3, [pc, #584]	@ (8011c28 <ProcessMacCommands+0x9dc>)
 80119e0:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 80119e4:	9200      	str	r2, [sp, #0]
 80119e6:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 80119ea:	f107 0210 	add.w	r2, r7, #16
 80119ee:	ca06      	ldmia	r2, {r1, r2}
 80119f0:	f00a fe79 	bl	801c6e6 <SysTimeSub>
 80119f4:	f107 0010 	add.w	r0, r7, #16
 80119f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80119fa:	9300      	str	r3, [sp, #0]
 80119fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80119fe:	f107 0208 	add.w	r2, r7, #8
 8011a02:	ca06      	ldmia	r2, {r1, r2}
 8011a04:	f00a fe36 	bl	801c674 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8011a08:	f107 0310 	add.w	r3, r7, #16
 8011a0c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011a10:	f00a fea2 	bl	801c758 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8011a14:	f003 f84e 	bl	8014ab4 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8011a18:	4b83      	ldr	r3, [pc, #524]	@ (8011c28 <ProcessMacCommands+0x9dc>)
 8011a1a:	2201      	movs	r2, #1
 8011a1c:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 8011a20:	e0f2      	b.n	8011c08 <ProcessMacCommands+0x9bc>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 8011a22:	4b81      	ldr	r3, [pc, #516]	@ (8011c28 <ProcessMacCommands+0x9dc>)
 8011a24:	2200      	movs	r2, #0
 8011a26:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
                break;
 8011a2a:	e0ed      	b.n	8011c08 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8011a2c:	200c      	movs	r0, #12
 8011a2e:	f003 fcdb 	bl	80153e8 <LoRaMacConfirmQueueIsCmdActive>
 8011a32:	4603      	mov	r3, r0
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	f000 80e4 	beq.w	8011c02 <ProcessMacCommands+0x9b6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 8011a3a:	210c      	movs	r1, #12
 8011a3c:	2000      	movs	r0, #0
 8011a3e:	f003 fc47 	bl	80152d0 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8011a42:	4b79      	ldr	r3, [pc, #484]	@ (8011c28 <ProcessMacCommands+0x9dc>)
 8011a44:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8011a48:	2b04      	cmp	r3, #4
 8011a4a:	f000 80da 	beq.w	8011c02 <ProcessMacCommands+0x9b6>
 8011a4e:	4b76      	ldr	r3, [pc, #472]	@ (8011c28 <ProcessMacCommands+0x9dc>)
 8011a50:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8011a54:	2b05      	cmp	r3, #5
 8011a56:	f000 80d4 	beq.w	8011c02 <ProcessMacCommands+0x9b6>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 8011a5a:	f003 f80c 	bl	8014a76 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8011a5e:	e0d0      	b.n	8011c02 <ProcessMacCommands+0x9b6>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8011a60:	2303      	movs	r3, #3
 8011a62:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 8011a66:	2300      	movs	r3, #0
 8011a68:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8011a6a:	78fb      	ldrb	r3, [r7, #3]
 8011a6c:	1c5a      	adds	r2, r3, #1
 8011a6e:	70fa      	strb	r2, [r7, #3]
 8011a70:	461a      	mov	r2, r3
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	4413      	add	r3, r2
 8011a76:	781b      	ldrb	r3, [r3, #0]
 8011a78:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8011a7a:	78fb      	ldrb	r3, [r7, #3]
 8011a7c:	1c5a      	adds	r2, r3, #1
 8011a7e:	70fa      	strb	r2, [r7, #3]
 8011a80:	461a      	mov	r2, r3
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	4413      	add	r3, r2
 8011a86:	781b      	ldrb	r3, [r3, #0]
 8011a88:	021b      	lsls	r3, r3, #8
 8011a8a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8011a8c:	4313      	orrs	r3, r2
 8011a8e:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8011a90:	78fb      	ldrb	r3, [r7, #3]
 8011a92:	1c5a      	adds	r2, r3, #1
 8011a94:	70fa      	strb	r2, [r7, #3]
 8011a96:	461a      	mov	r2, r3
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	4413      	add	r3, r2
 8011a9c:	781b      	ldrb	r3, [r3, #0]
 8011a9e:	041b      	lsls	r3, r3, #16
 8011aa0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8011aa2:	4313      	orrs	r3, r2
 8011aa4:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 8011aa6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011aa8:	2264      	movs	r2, #100	@ 0x64
 8011aaa:	fb02 f303 	mul.w	r3, r2, r3
 8011aae:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 8011ab0:	78fb      	ldrb	r3, [r7, #3]
 8011ab2:	1c5a      	adds	r2, r3, #1
 8011ab4:	70fa      	strb	r2, [r7, #3]
 8011ab6:	461a      	mov	r2, r3
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	4413      	add	r3, r2
 8011abc:	781b      	ldrb	r3, [r3, #0]
 8011abe:	f003 030f 	and.w	r3, r3, #15
 8011ac2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8011ac6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8011aca:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8011acc:	4618      	mov	r0, r3
 8011ace:	f002 ffd8 	bl	8014a82 <LoRaMacClassBPingSlotChannelReq>
 8011ad2:	4603      	mov	r3, r0
 8011ad4:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 8011ad8:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 8011adc:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 8011ae0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011ae4:	2201      	movs	r2, #1
 8011ae6:	4619      	mov	r1, r3
 8011ae8:	2011      	movs	r0, #17
 8011aea:	f003 f945 	bl	8014d78 <LoRaMacCommandsAddCmd>
#endif /* LORAMAC_VERSION */
                break;
 8011aee:	e08b      	b.n	8011c08 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8011af0:	200d      	movs	r0, #13
 8011af2:	f003 fc79 	bl	80153e8 <LoRaMacConfirmQueueIsCmdActive>
 8011af6:	4603      	mov	r3, r0
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	f000 8084 	beq.w	8011c06 <ProcessMacCommands+0x9ba>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8011afe:	210d      	movs	r1, #13
 8011b00:	2000      	movs	r0, #0
 8011b02:	f003 fbe5 	bl	80152d0 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8011b06:	2300      	movs	r3, #0
 8011b08:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 8011b0c:	2300      	movs	r3, #0
 8011b0e:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8011b12:	78fb      	ldrb	r3, [r7, #3]
 8011b14:	1c5a      	adds	r2, r3, #1
 8011b16:	70fa      	strb	r2, [r7, #3]
 8011b18:	461a      	mov	r2, r3
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	4413      	add	r3, r2
 8011b1e:	781b      	ldrb	r3, [r3, #0]
 8011b20:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8011b24:	78fb      	ldrb	r3, [r7, #3]
 8011b26:	1c5a      	adds	r2, r3, #1
 8011b28:	70fa      	strb	r2, [r7, #3]
 8011b2a:	461a      	mov	r2, r3
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	4413      	add	r3, r2
 8011b30:	781b      	ldrb	r3, [r3, #0]
 8011b32:	021b      	lsls	r3, r3, #8
 8011b34:	b21a      	sxth	r2, r3
 8011b36:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8011b3a:	4313      	orrs	r3, r2
 8011b3c:	b21b      	sxth	r3, r3
 8011b3e:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8011b42:	78fb      	ldrb	r3, [r7, #3]
 8011b44:	1c5a      	adds	r2, r3, #1
 8011b46:	70fa      	strb	r2, [r7, #3]
 8011b48:	461a      	mov	r2, r3
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	4413      	add	r3, r2
 8011b4e:	781b      	ldrb	r3, [r3, #0]
 8011b50:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8011b54:	4b35      	ldr	r3, [pc, #212]	@ (8011c2c <ProcessMacCommands+0x9e0>)
 8011b56:	681a      	ldr	r2, [r3, #0]
 8011b58:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 8011b5c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8011b60:	4618      	mov	r0, r3
 8011b62:	f002 ff9a 	bl	8014a9a <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8011b66:	e04e      	b.n	8011c06 <ProcessMacCommands+0x9ba>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8011b68:	2300      	movs	r3, #0
 8011b6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8011b6e:	78fb      	ldrb	r3, [r7, #3]
 8011b70:	1c5a      	adds	r2, r3, #1
 8011b72:	70fa      	strb	r2, [r7, #3]
 8011b74:	461a      	mov	r2, r3
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	4413      	add	r3, r2
 8011b7a:	781b      	ldrb	r3, [r3, #0]
 8011b7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8011b80:	78fb      	ldrb	r3, [r7, #3]
 8011b82:	1c5a      	adds	r2, r3, #1
 8011b84:	70fa      	strb	r2, [r7, #3]
 8011b86:	461a      	mov	r2, r3
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	4413      	add	r3, r2
 8011b8c:	781b      	ldrb	r3, [r3, #0]
 8011b8e:	021b      	lsls	r3, r3, #8
 8011b90:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011b94:	4313      	orrs	r3, r2
 8011b96:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8011b9a:	78fb      	ldrb	r3, [r7, #3]
 8011b9c:	1c5a      	adds	r2, r3, #1
 8011b9e:	70fa      	strb	r2, [r7, #3]
 8011ba0:	461a      	mov	r2, r3
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	4413      	add	r3, r2
 8011ba6:	781b      	ldrb	r3, [r3, #0]
 8011ba8:	041b      	lsls	r3, r3, #16
 8011baa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011bae:	4313      	orrs	r3, r2
 8011bb0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 8011bb4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011bb8:	2264      	movs	r2, #100	@ 0x64
 8011bba:	fb02 f303 	mul.w	r3, r2, r3
 8011bbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8011bc2:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8011bc6:	f002 ff7b 	bl	8014ac0 <LoRaMacClassBBeaconFreqReq>
 8011bca:	4603      	mov	r3, r0
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d003      	beq.n	8011bd8 <ProcessMacCommands+0x98c>
                    {
                        macCmdPayload[0] = 1;
 8011bd0:	2301      	movs	r3, #1
 8011bd2:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 8011bd6:	e002      	b.n	8011bde <ProcessMacCommands+0x992>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8011bd8:	2300      	movs	r3, #0
 8011bda:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8011bde:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8011be2:	2201      	movs	r2, #1
 8011be4:	4619      	mov	r1, r3
 8011be6:	2013      	movs	r0, #19
 8011be8:	f003 f8c6 	bl	8014d78 <LoRaMacCommandsAddCmd>
                }
                break;
 8011bec:	e00c      	b.n	8011c08 <ProcessMacCommands+0x9bc>
                break;
 8011bee:	bf00      	nop
 8011bf0:	e00a      	b.n	8011c08 <ProcessMacCommands+0x9bc>
                break;
 8011bf2:	bf00      	nop
 8011bf4:	e008      	b.n	8011c08 <ProcessMacCommands+0x9bc>
                break;
 8011bf6:	bf00      	nop
 8011bf8:	e006      	b.n	8011c08 <ProcessMacCommands+0x9bc>
                break;
 8011bfa:	bf00      	nop
 8011bfc:	e004      	b.n	8011c08 <ProcessMacCommands+0x9bc>
                break;
 8011bfe:	bf00      	nop
 8011c00:	e002      	b.n	8011c08 <ProcessMacCommands+0x9bc>
                break;
 8011c02:	bf00      	nop
 8011c04:	e000      	b.n	8011c08 <ProcessMacCommands+0x9bc>
                break;
 8011c06:	bf00      	nop
    while( macIndex < commandsSize )
 8011c08:	78fa      	ldrb	r2, [r7, #3]
 8011c0a:	78bb      	ldrb	r3, [r7, #2]
 8011c0c:	429a      	cmp	r2, r3
 8011c0e:	f4ff ab3f 	bcc.w	8011290 <ProcessMacCommands+0x44>
 8011c12:	e004      	b.n	8011c1e <ProcessMacCommands+0x9d2>
        return;
 8011c14:	bf00      	nop
 8011c16:	e002      	b.n	8011c1e <ProcessMacCommands+0x9d2>
            return;
 8011c18:	bf00      	nop
 8011c1a:	e000      	b.n	8011c1e <ProcessMacCommands+0x9d2>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 8011c1c:	bf00      	nop
        }
    }
}
 8011c1e:	378c      	adds	r7, #140	@ 0x8c
 8011c20:	46bd      	mov	sp, r7
 8011c22:	bd90      	pop	{r4, r7, pc}
 8011c24:	12d53d80 	.word	0x12d53d80
 8011c28:	20000e04 	.word	0x20000e04
 8011c2c:	20001f74 	.word	0x20001f74

08011c30 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8011c30:	b580      	push	{r7, lr}
 8011c32:	b08e      	sub	sp, #56	@ 0x38
 8011c34:	af02      	add	r7, sp, #8
 8011c36:	60f8      	str	r0, [r7, #12]
 8011c38:	607a      	str	r2, [r7, #4]
 8011c3a:	461a      	mov	r2, r3
 8011c3c:	460b      	mov	r3, r1
 8011c3e:	72fb      	strb	r3, [r7, #11]
 8011c40:	4613      	mov	r3, r2
 8011c42:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8011c44:	2303      	movs	r3, #3
 8011c46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011c4a:	4b66      	ldr	r3, [pc, #408]	@ (8011de4 <Send+0x1b4>)
 8011c4c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8011c50:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 8011c54:	4b63      	ldr	r3, [pc, #396]	@ (8011de4 <Send+0x1b4>)
 8011c56:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8011c5a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011c5e:	4b61      	ldr	r3, [pc, #388]	@ (8011de4 <Send+0x1b4>)
 8011c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011c62:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8011c64:	4b5f      	ldr	r3, [pc, #380]	@ (8011de4 <Send+0x1b4>)
 8011c66:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d101      	bne.n	8011c72 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8011c6e:	2307      	movs	r3, #7
 8011c70:	e0b4      	b.n	8011ddc <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 8011c72:	4b5c      	ldr	r3, [pc, #368]	@ (8011de4 <Send+0x1b4>)
 8011c74:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d102      	bne.n	8011c82 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 8011c7c:	4b59      	ldr	r3, [pc, #356]	@ (8011de4 <Send+0x1b4>)
 8011c7e:	2200      	movs	r2, #0
 8011c80:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 8011c82:	2300      	movs	r3, #0
 8011c84:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8011c88:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011c8c:	f023 030f 	bic.w	r3, r3, #15
 8011c90:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 8011c94:	4b53      	ldr	r3, [pc, #332]	@ (8011de4 <Send+0x1b4>)
 8011c96:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 8011c9a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011c9e:	f362 13c7 	bfi	r3, r2, #7, #1
 8011ca2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011ca6:	4b4f      	ldr	r3, [pc, #316]	@ (8011de4 <Send+0x1b4>)
 8011ca8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011cac:	2b01      	cmp	r3, #1
 8011cae:	d106      	bne.n	8011cbe <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 8011cb0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011cb4:	f043 0310 	orr.w	r3, r3, #16
 8011cb8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8011cbc:	e005      	b.n	8011cca <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 8011cbe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011cc2:	f023 0310 	bic.w	r3, r3, #16
 8011cc6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 8011cca:	4b46      	ldr	r3, [pc, #280]	@ (8011de4 <Send+0x1b4>)
 8011ccc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d005      	beq.n	8011ce0 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 8011cd4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011cd8:	f043 0320 	orr.w	r3, r3, #32
 8011cdc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // ADR next request
    adrNext.UpdateChanMask = true;
 8011ce0:	2301      	movs	r3, #1
 8011ce2:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8011ce4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011ce8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8011cec:	b2db      	uxtb	r3, r3
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	bf14      	ite	ne
 8011cf2:	2301      	movne	r3, #1
 8011cf4:	2300      	moveq	r3, #0
 8011cf6:	b2db      	uxtb	r3, r3
 8011cf8:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8011cfa:	4b3a      	ldr	r3, [pc, #232]	@ (8011de4 <Send+0x1b4>)
 8011cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011cfe:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8011d00:	4b38      	ldr	r3, [pc, #224]	@ (8011de4 <Send+0x1b4>)
 8011d02:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8011d06:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8011d08:	4b36      	ldr	r3, [pc, #216]	@ (8011de4 <Send+0x1b4>)
 8011d0a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8011d0e:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011d10:	4b34      	ldr	r3, [pc, #208]	@ (8011de4 <Send+0x1b4>)
 8011d12:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011d16:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8011d1a:	4b32      	ldr	r3, [pc, #200]	@ (8011de4 <Send+0x1b4>)
 8011d1c:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8011d20:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8011d24:	4b2f      	ldr	r3, [pc, #188]	@ (8011de4 <Send+0x1b4>)
 8011d26:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8011d2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8011d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8011de4 <Send+0x1b4>)
 8011d30:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011d34:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8011d38:	4b2a      	ldr	r3, [pc, #168]	@ (8011de4 <Send+0x1b4>)
 8011d3a:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8011d3e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 8011d42:	f107 0014 	add.w	r0, r7, #20
 8011d46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8011d4a:	9300      	str	r3, [sp, #0]
 8011d4c:	4b26      	ldr	r3, [pc, #152]	@ (8011de8 <Send+0x1b8>)
 8011d4e:	4a27      	ldr	r2, [pc, #156]	@ (8011dec <Send+0x1bc>)
 8011d50:	4927      	ldr	r1, [pc, #156]	@ (8011df0 <Send+0x1c0>)
 8011d52:	f002 fd2f 	bl	80147b4 <LoRaMacAdrCalcNext>
 8011d56:	4603      	mov	r3, r0
 8011d58:	461a      	mov	r2, r3
 8011d5a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011d5e:	f362 1386 	bfi	r3, r2, #6, #1
 8011d62:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8011d66:	7afa      	ldrb	r2, [r7, #11]
 8011d68:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8011d6c:	893b      	ldrh	r3, [r7, #8]
 8011d6e:	9300      	str	r3, [sp, #0]
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	68f8      	ldr	r0, [r7, #12]
 8011d74:	f000 fc88 	bl	8012688 <PrepareFrame>
 8011d78:	4603      	mov	r3, r0
 8011d7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8011d7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d003      	beq.n	8011d8e <Send+0x15e>
 8011d86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011d8a:	2b0a      	cmp	r3, #10
 8011d8c:	d107      	bne.n	8011d9e <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 8011d8e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8011d92:	4618      	mov	r0, r3
 8011d94:	f000 f978 	bl	8012088 <ScheduleTx>
 8011d98:	4603      	mov	r3, r0
 8011d9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8011d9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	d00a      	beq.n	8011dbc <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 8011da6:	4a0f      	ldr	r2, [pc, #60]	@ (8011de4 <Send+0x1b4>)
 8011da8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8011dac:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 8011db0:	4a0c      	ldr	r2, [pc, #48]	@ (8011de4 <Send+0x1b4>)
 8011db2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8011db6:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 8011dba:	e00d      	b.n	8011dd8 <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 8011dbc:	4b09      	ldr	r3, [pc, #36]	@ (8011de4 <Send+0x1b4>)
 8011dbe:	2200      	movs	r2, #0
 8011dc0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 8011dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011dc6:	4a07      	ldr	r2, [pc, #28]	@ (8011de4 <Send+0x1b4>)
 8011dc8:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 8011dca:	f003 f87b 	bl	8014ec4 <LoRaMacCommandsRemoveNoneStickyCmds>
 8011dce:	4603      	mov	r3, r0
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d001      	beq.n	8011dd8 <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011dd4:	2313      	movs	r3, #19
 8011dd6:	e001      	b.n	8011ddc <Send+0x1ac>
        }
    }
    return status;
 8011dd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8011ddc:	4618      	mov	r0, r3
 8011dde:	3730      	adds	r7, #48	@ 0x30
 8011de0:	46bd      	mov	sp, r7
 8011de2:	bd80      	pop	{r7, pc}
 8011de4:	20001344 	.word	0x20001344
 8011de8:	200013ac 	.word	0x200013ac
 8011dec:	2000137c 	.word	0x2000137c
 8011df0:	2000137d 	.word	0x2000137d

08011df4 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8011df4:	b590      	push	{r4, r7, lr}
 8011df6:	b087      	sub	sp, #28
 8011df8:	af00      	add	r7, sp, #0
 8011dfa:	4603      	mov	r3, r0
 8011dfc:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8011dfe:	2300      	movs	r3, #0
 8011e00:	75bb      	strb	r3, [r7, #22]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 8011e02:	2300      	movs	r3, #0
 8011e04:	753b      	strb	r3, [r7, #20]
    bool allowDelayedTx = true;
 8011e06:	2301      	movs	r3, #1
 8011e08:	75fb      	strb	r3, [r7, #23]

    // Setup join/rejoin message
    switch( joinReqType )
 8011e0a:	7bfb      	ldrb	r3, [r7, #15]
 8011e0c:	2bff      	cmp	r3, #255	@ 0xff
 8011e0e:	d11f      	bne.n	8011e50 <SendReJoinReq+0x5c>
            break;
        }
#endif /* LORAMAC_VERSION */
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8011e10:	2000      	movs	r0, #0
 8011e12:	f7ff f8e1 	bl	8010fd8 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8011e16:	4b20      	ldr	r3, [pc, #128]	@ (8011e98 <SendReJoinReq+0xa4>)
 8011e18:	2200      	movs	r2, #0
 8011e1a:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 8011e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8011e98 <SendReJoinReq+0xa4>)
 8011e20:	4a1e      	ldr	r2, [pc, #120]	@ (8011e9c <SendReJoinReq+0xa8>)
 8011e22:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8011e26:	4b1c      	ldr	r3, [pc, #112]	@ (8011e98 <SendReJoinReq+0xa4>)
 8011e28:	22ff      	movs	r2, #255	@ 0xff
 8011e2a:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 8011e2e:	7d3b      	ldrb	r3, [r7, #20]
 8011e30:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8011e34:	753b      	strb	r3, [r7, #20]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8011e36:	7d3a      	ldrb	r2, [r7, #20]
 8011e38:	4b17      	ldr	r3, [pc, #92]	@ (8011e98 <SendReJoinReq+0xa4>)
 8011e3a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 8011e3e:	4818      	ldr	r0, [pc, #96]	@ (8011ea0 <SendReJoinReq+0xac>)
 8011e40:	f7fb fef8 	bl	800dc34 <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 8011e44:	4817      	ldr	r0, [pc, #92]	@ (8011ea4 <SendReJoinReq+0xb0>)
 8011e46:	f7fb fec5 	bl	800dbd4 <SecureElementGetDevEui>

            allowDelayedTx = false;
 8011e4a:	2300      	movs	r3, #0
 8011e4c:	75fb      	strb	r3, [r7, #23]

            break;
 8011e4e:	e002      	b.n	8011e56 <SendReJoinReq+0x62>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011e50:	2302      	movs	r3, #2
 8011e52:	75bb      	strb	r3, [r7, #22]
            break;
 8011e54:	bf00      	nop
    }

    if( MacCtx.IsFirstJoinReqTx == true )
 8011e56:	4b10      	ldr	r3, [pc, #64]	@ (8011e98 <SendReJoinReq+0xa4>)
 8011e58:	f893 353c 	ldrb.w	r3, [r3, #1340]	@ 0x53c
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d00f      	beq.n	8011e80 <SendReJoinReq+0x8c>
    {
        MacCtx.IsFirstJoinReqTx = false;
 8011e60:	4b0d      	ldr	r3, [pc, #52]	@ (8011e98 <SendReJoinReq+0xa4>)
 8011e62:	2200      	movs	r2, #0
 8011e64:	f883 253c 	strb.w	r2, [r3, #1340]	@ 0x53c
        // Store the current time as reference time for the retransmission backoff algorithm
        MacCtx.TxBackoffRefTime = SysTimeGetMcuTime( );
 8011e68:	4c0b      	ldr	r4, [pc, #44]	@ (8011e98 <SendReJoinReq+0xa4>)
 8011e6a:	463b      	mov	r3, r7
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	f00a fcd9 	bl	801c824 <SysTimeGetMcuTime>
 8011e72:	f204 5334 	addw	r3, r4, #1332	@ 0x534
 8011e76:	463a      	mov	r2, r7
 8011e78:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011e7c:	e883 0003 	stmia.w	r3, {r0, r1}
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8011e80:	7dfb      	ldrb	r3, [r7, #23]
 8011e82:	4618      	mov	r0, r3
 8011e84:	f000 f900 	bl	8012088 <ScheduleTx>
 8011e88:	4603      	mov	r3, r0
 8011e8a:	75bb      	strb	r3, [r7, #22]
    return status;
 8011e8c:	7dbb      	ldrb	r3, [r7, #22]
}
 8011e8e:	4618      	mov	r0, r3
 8011e90:	371c      	adds	r7, #28
 8011e92:	46bd      	mov	sp, r7
 8011e94:	bd90      	pop	{r4, r7, pc}
 8011e96:	bf00      	nop
 8011e98:	20000e04 	.word	0x20000e04
 8011e9c:	20000e06 	.word	0x20000e06
 8011ea0:	20000f12 	.word	0x20000f12
 8011ea4:	20000f1a 	.word	0x20000f1a

08011ea8 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8011ea8:	b580      	push	{r7, lr}
 8011eaa:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8011eac:	f002 fd92 	bl	80149d4 <LoRaMacClassBIsBeaconExpected>
 8011eb0:	4603      	mov	r3, r0
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d001      	beq.n	8011eba <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8011eb6:	230e      	movs	r3, #14
 8011eb8:	e013      	b.n	8011ee2 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8011eba:	4b0b      	ldr	r3, [pc, #44]	@ (8011ee8 <CheckForClassBCollision+0x40>)
 8011ebc:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011ec0:	2b01      	cmp	r3, #1
 8011ec2:	d10d      	bne.n	8011ee0 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8011ec4:	f002 fd8d 	bl	80149e2 <LoRaMacClassBIsPingExpected>
 8011ec8:	4603      	mov	r3, r0
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	d001      	beq.n	8011ed2 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8011ece:	230f      	movs	r3, #15
 8011ed0:	e007      	b.n	8011ee2 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8011ed2:	f002 fd8d 	bl	80149f0 <LoRaMacClassBIsMulticastExpected>
 8011ed6:	4603      	mov	r3, r0
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d001      	beq.n	8011ee0 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8011edc:	230f      	movs	r3, #15
 8011ede:	e000      	b.n	8011ee2 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8011ee0:	2300      	movs	r3, #0
}
 8011ee2:	4618      	mov	r0, r3
 8011ee4:	bd80      	pop	{r7, pc}
 8011ee6:	bf00      	nop
 8011ee8:	20001344 	.word	0x20001344

08011eec <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8011eec:	b590      	push	{r4, r7, lr}
 8011eee:	b083      	sub	sp, #12
 8011ef0:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011ef2:	4b2d      	ldr	r3, [pc, #180]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011ef4:	f893 4048 	ldrb.w	r4, [r3, #72]	@ 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8011ef8:	4b2b      	ldr	r3, [pc, #172]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011efa:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8011efe:	4b2a      	ldr	r3, [pc, #168]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f00:	f893 107d 	ldrb.w	r1, [r3, #125]	@ 0x7d
 8011f04:	4b28      	ldr	r3, [pc, #160]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f06:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 8011f0a:	4b27      	ldr	r3, [pc, #156]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f0c:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8011f10:	b25b      	sxtb	r3, r3
 8011f12:	f004 fe26 	bl	8016b62 <RegionApplyDrOffset>
 8011f16:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011f18:	b259      	sxtb	r1, r3
 8011f1a:	4b23      	ldr	r3, [pc, #140]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f1c:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011f20:	4b21      	ldr	r3, [pc, #132]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011f24:	4821      	ldr	r0, [pc, #132]	@ (8011fac <ComputeRxWindowParameters+0xc0>)
 8011f26:	9000      	str	r0, [sp, #0]
 8011f28:	4620      	mov	r0, r4
 8011f2a:	f004 fd3c 	bl	80169a6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f30:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8011f34:	4b1c      	ldr	r3, [pc, #112]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f36:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8011f3a:	b259      	sxtb	r1, r3
 8011f3c:	4b1a      	ldr	r3, [pc, #104]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f3e:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011f42:	4b19      	ldr	r3, [pc, #100]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011f46:	4c1a      	ldr	r4, [pc, #104]	@ (8011fb0 <ComputeRxWindowParameters+0xc4>)
 8011f48:	9400      	str	r4, [sp, #0]
 8011f4a:	f004 fd2c 	bl	80169a6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8011f4e:	4b16      	ldr	r3, [pc, #88]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011f52:	4a18      	ldr	r2, [pc, #96]	@ (8011fb4 <ComputeRxWindowParameters+0xc8>)
 8011f54:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8011f58:	4413      	add	r3, r2
 8011f5a:	4a16      	ldr	r2, [pc, #88]	@ (8011fb4 <ComputeRxWindowParameters+0xc8>)
 8011f5c:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8011f60:	4b11      	ldr	r3, [pc, #68]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011f64:	4a13      	ldr	r2, [pc, #76]	@ (8011fb4 <ComputeRxWindowParameters+0xc8>)
 8011f66:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 8011f6a:	4413      	add	r3, r2
 8011f6c:	4a11      	ldr	r2, [pc, #68]	@ (8011fb4 <ComputeRxWindowParameters+0xc8>)
 8011f6e:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 8011f72:	4b10      	ldr	r3, [pc, #64]	@ (8011fb4 <ComputeRxWindowParameters+0xc8>)
 8011f74:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8011f78:	2b04      	cmp	r3, #4
 8011f7a:	d011      	beq.n	8011fa0 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8011f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011f80:	4a0c      	ldr	r2, [pc, #48]	@ (8011fb4 <ComputeRxWindowParameters+0xc8>)
 8011f82:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8011f86:	4413      	add	r3, r2
 8011f88:	4a0a      	ldr	r2, [pc, #40]	@ (8011fb4 <ComputeRxWindowParameters+0xc8>)
 8011f8a:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8011f8e:	4b06      	ldr	r3, [pc, #24]	@ (8011fa8 <ComputeRxWindowParameters+0xbc>)
 8011f90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011f92:	4a08      	ldr	r2, [pc, #32]	@ (8011fb4 <ComputeRxWindowParameters+0xc8>)
 8011f94:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 8011f98:	4413      	add	r3, r2
 8011f9a:	4a06      	ldr	r2, [pc, #24]	@ (8011fb4 <ComputeRxWindowParameters+0xc8>)
 8011f9c:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 8011fa0:	bf00      	nop
 8011fa2:	3704      	adds	r7, #4
 8011fa4:	46bd      	mov	sp, r7
 8011fa6:	bd90      	pop	{r4, r7, pc}
 8011fa8:	20001344 	.word	0x20001344
 8011fac:	200011bc 	.word	0x200011bc
 8011fb0:	200011d4 	.word	0x200011d4
 8011fb4:	20000e04 	.word	0x20000e04

08011fb8 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 8011fb8:	b580      	push	{r7, lr}
 8011fba:	b082      	sub	sp, #8
 8011fbc:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8011fbe:	2300      	movs	r3, #0
 8011fc0:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8011fc2:	4b13      	ldr	r3, [pc, #76]	@ (8012010 <VerifyTxFrame+0x58>)
 8011fc4:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d01b      	beq.n	8012004 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8011fcc:	1d3b      	adds	r3, r7, #4
 8011fce:	4618      	mov	r0, r3
 8011fd0:	f002 ffc8 	bl	8014f64 <LoRaMacCommandsGetSizeSerializedCmds>
 8011fd4:	4603      	mov	r3, r0
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d001      	beq.n	8011fde <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011fda:	2313      	movs	r3, #19
 8011fdc:	e013      	b.n	8012006 <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 8011fde:	4b0d      	ldr	r3, [pc, #52]	@ (8012014 <VerifyTxFrame+0x5c>)
 8011fe0:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011fe4:	4a0a      	ldr	r2, [pc, #40]	@ (8012010 <VerifyTxFrame+0x58>)
 8011fe6:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 8011fea:	687a      	ldr	r2, [r7, #4]
 8011fec:	b2d2      	uxtb	r2, r2
 8011fee:	4618      	mov	r0, r3
 8011ff0:	f7ff f904 	bl	80111fc <ValidatePayloadLength>
 8011ff4:	4603      	mov	r3, r0
 8011ff6:	f083 0301 	eor.w	r3, r3, #1
 8011ffa:	b2db      	uxtb	r3, r3
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d001      	beq.n	8012004 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8012000:	2308      	movs	r3, #8
 8012002:	e000      	b.n	8012006 <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8012004:	2300      	movs	r3, #0
}
 8012006:	4618      	mov	r0, r3
 8012008:	3708      	adds	r7, #8
 801200a:	46bd      	mov	sp, r7
 801200c:	bd80      	pop	{r7, pc}
 801200e:	bf00      	nop
 8012010:	20001344 	.word	0x20001344
 8012014:	20000e04 	.word	0x20000e04

08012018 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8012018:	b580      	push	{r7, lr}
 801201a:	b082      	sub	sp, #8
 801201c:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 801201e:	4b18      	ldr	r3, [pc, #96]	@ (8012080 <SerializeTxFrame+0x68>)
 8012020:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8012024:	2b00      	cmp	r3, #0
 8012026:	d002      	beq.n	801202e <SerializeTxFrame+0x16>
 8012028:	2b04      	cmp	r3, #4
 801202a:	d011      	beq.n	8012050 <SerializeTxFrame+0x38>
 801202c:	e021      	b.n	8012072 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 801202e:	4815      	ldr	r0, [pc, #84]	@ (8012084 <SerializeTxFrame+0x6c>)
 8012030:	f004 fabb 	bl	80165aa <LoRaMacSerializerJoinRequest>
 8012034:	4603      	mov	r3, r0
 8012036:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8012038:	79fb      	ldrb	r3, [r7, #7]
 801203a:	2b00      	cmp	r3, #0
 801203c:	d001      	beq.n	8012042 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801203e:	2311      	movs	r3, #17
 8012040:	e01a      	b.n	8012078 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8012042:	4b0f      	ldr	r3, [pc, #60]	@ (8012080 <SerializeTxFrame+0x68>)
 8012044:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8012048:	461a      	mov	r2, r3
 801204a:	4b0d      	ldr	r3, [pc, #52]	@ (8012080 <SerializeTxFrame+0x68>)
 801204c:	801a      	strh	r2, [r3, #0]
            break;
 801204e:	e012      	b.n	8012076 <SerializeTxFrame+0x5e>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8012050:	480c      	ldr	r0, [pc, #48]	@ (8012084 <SerializeTxFrame+0x6c>)
 8012052:	f004 fb2c 	bl	80166ae <LoRaMacSerializerData>
 8012056:	4603      	mov	r3, r0
 8012058:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 801205a:	79fb      	ldrb	r3, [r7, #7]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d001      	beq.n	8012064 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8012060:	2311      	movs	r3, #17
 8012062:	e009      	b.n	8012078 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8012064:	4b06      	ldr	r3, [pc, #24]	@ (8012080 <SerializeTxFrame+0x68>)
 8012066:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 801206a:	461a      	mov	r2, r3
 801206c:	4b04      	ldr	r3, [pc, #16]	@ (8012080 <SerializeTxFrame+0x68>)
 801206e:	801a      	strh	r2, [r3, #0]
            break;
 8012070:	e001      	b.n	8012076 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8012072:	2303      	movs	r3, #3
 8012074:	e000      	b.n	8012078 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8012076:	2300      	movs	r3, #0
}
 8012078:	4618      	mov	r0, r3
 801207a:	3708      	adds	r7, #8
 801207c:	46bd      	mov	sp, r7
 801207e:	bd80      	pop	{r7, pc}
 8012080:	20000e04 	.word	0x20000e04
 8012084:	20000f0c 	.word	0x20000f0c

08012088 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8012088:	b580      	push	{r7, lr}
 801208a:	b090      	sub	sp, #64	@ 0x40
 801208c:	af02      	add	r7, sp, #8
 801208e:	4603      	mov	r3, r0
 8012090:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012092:	2303      	movs	r3, #3
 8012094:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8012098:	f7ff ff06 	bl	8011ea8 <CheckForClassBCollision>
 801209c:	4603      	mov	r3, r0
 801209e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 80120a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	d002      	beq.n	80120b0 <ScheduleTx+0x28>
    {
        return status;
 80120aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80120ae:	e092      	b.n	80121d6 <ScheduleTx+0x14e>
    }

    // Update back-off
    CalculateBackOff( );
 80120b0:	f000 f8f8 	bl	80122a4 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 80120b4:	f7ff ffb0 	bl	8012018 <SerializeTxFrame>
 80120b8:	4603      	mov	r3, r0
 80120ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 80120be:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d002      	beq.n	80120cc <ScheduleTx+0x44>
    {
        return status;
 80120c6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80120ca:	e084      	b.n	80121d6 <ScheduleTx+0x14e>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 80120cc:	4b44      	ldr	r3, [pc, #272]	@ (80121e0 <ScheduleTx+0x158>)
 80120ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80120d0:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80120d2:	4b43      	ldr	r3, [pc, #268]	@ (80121e0 <ScheduleTx+0x158>)
 80120d4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80120d8:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 80120da:	4b41      	ldr	r3, [pc, #260]	@ (80121e0 <ScheduleTx+0x158>)
 80120dc:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 80120e0:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceTxBackoffRefTime = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.TxBackoffRefTime );
 80120e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80120e6:	4618      	mov	r0, r3
 80120e8:	f00a fb9c 	bl	801c824 <SysTimeGetMcuTime>
 80120ec:	4638      	mov	r0, r7
 80120ee:	4b3d      	ldr	r3, [pc, #244]	@ (80121e4 <ScheduleTx+0x15c>)
 80120f0:	f8d3 2538 	ldr.w	r2, [r3, #1336]	@ 0x538
 80120f4:	9200      	str	r2, [sp, #0]
 80120f6:	f8d3 3534 	ldr.w	r3, [r3, #1332]	@ 0x534
 80120fa:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80120fe:	ca06      	ldmia	r2, {r1, r2}
 8012100:	f00a faf1 	bl	801c6e6 <SysTimeSub>
 8012104:	f107 0320 	add.w	r3, r7, #32
 8012108:	463a      	mov	r2, r7
 801210a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801210e:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8012112:	4b33      	ldr	r3, [pc, #204]	@ (80121e0 <ScheduleTx+0x158>)
 8012114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012116:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8012118:	2300      	movs	r3, #0
 801211a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 801211e:	2301      	movs	r3, #1
 8012120:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8012122:	4b30      	ldr	r3, [pc, #192]	@ (80121e4 <ScheduleTx+0x15c>)
 8012124:	881b      	ldrh	r3, [r3, #0]
 8012126:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8012128:	4b2d      	ldr	r3, [pc, #180]	@ (80121e0 <ScheduleTx+0x158>)
 801212a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801212e:	2b00      	cmp	r3, #0
 8012130:	d104      	bne.n	801213c <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8012132:	2301      	movs	r3, #1
 8012134:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 8012138:	2300      	movs	r3, #0
 801213a:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 801213c:	4b28      	ldr	r3, [pc, #160]	@ (80121e0 <ScheduleTx+0x158>)
 801213e:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8012142:	f107 0114 	add.w	r1, r7, #20
 8012146:	4b28      	ldr	r3, [pc, #160]	@ (80121e8 <ScheduleTx+0x160>)
 8012148:	9300      	str	r3, [sp, #0]
 801214a:	4b28      	ldr	r3, [pc, #160]	@ (80121ec <ScheduleTx+0x164>)
 801214c:	4a28      	ldr	r2, [pc, #160]	@ (80121f0 <ScheduleTx+0x168>)
 801214e:	f004 fcf0 	bl	8016b32 <RegionNextChannel>
 8012152:	4603      	mov	r3, r0
 8012154:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 8012158:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801215c:	2b00      	cmp	r3, #0
 801215e:	d025      	beq.n	80121ac <ScheduleTx+0x124>
    {
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 8012160:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012164:	2b0b      	cmp	r3, #11
 8012166:	d11e      	bne.n	80121a6 <ScheduleTx+0x11e>
        {
            if( MacCtx.DutyCycleWaitTime != 0 )
 8012168:	4b1e      	ldr	r3, [pc, #120]	@ (80121e4 <ScheduleTx+0x15c>)
 801216a:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 801216e:	2b00      	cmp	r3, #0
 8012170:	d01c      	beq.n	80121ac <ScheduleTx+0x124>
            {
                if( allowDelayedTx == true )
 8012172:	7bfb      	ldrb	r3, [r7, #15]
 8012174:	2b00      	cmp	r3, #0
 8012176:	d013      	beq.n	80121a0 <ScheduleTx+0x118>
                {
                    // Allow delayed transmissions. We have to allow it in case
                    // the MAC must retransmit a frame with the frame repetitions
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8012178:	4b1a      	ldr	r3, [pc, #104]	@ (80121e4 <ScheduleTx+0x15c>)
 801217a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801217e:	f043 0320 	orr.w	r3, r3, #32
 8012182:	4a18      	ldr	r2, [pc, #96]	@ (80121e4 <ScheduleTx+0x15c>)
 8012184:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8012188:	4b16      	ldr	r3, [pc, #88]	@ (80121e4 <ScheduleTx+0x15c>)
 801218a:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 801218e:	4619      	mov	r1, r3
 8012190:	4818      	ldr	r0, [pc, #96]	@ (80121f4 <ScheduleTx+0x16c>)
 8012192:	f00b f87f 	bl	801d294 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 8012196:	4817      	ldr	r0, [pc, #92]	@ (80121f4 <ScheduleTx+0x16c>)
 8012198:	f00a ff9e 	bl	801d0d8 <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 801219c:	2300      	movs	r3, #0
 801219e:	e01a      	b.n	80121d6 <ScheduleTx+0x14e>
                }
                // Need to delay, but allowDelayedTx does not allow it
                return status;
 80121a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80121a4:	e017      	b.n	80121d6 <ScheduleTx+0x14e>
            }
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 80121a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80121aa:	e014      	b.n	80121d6 <ScheduleTx+0x14e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 80121ac:	f7ff fe9e 	bl	8011eec <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 80121b0:	f7ff ff02 	bl	8011fb8 <VerifyTxFrame>
 80121b4:	4603      	mov	r3, r0
 80121b6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 80121ba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d002      	beq.n	80121c8 <ScheduleTx+0x140>
    {
        return status;
 80121c2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80121c6:	e006      	b.n	80121d6 <ScheduleTx+0x14e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 80121c8:	4b06      	ldr	r3, [pc, #24]	@ (80121e4 <ScheduleTx+0x15c>)
 80121ca:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 80121ce:	4618      	mov	r0, r3
 80121d0:	f000 fb74 	bl	80128bc <SendFrameOnChannel>
 80121d4:	4603      	mov	r3, r0
}
 80121d6:	4618      	mov	r0, r3
 80121d8:	3738      	adds	r7, #56	@ 0x38
 80121da:	46bd      	mov	sp, r7
 80121dc:	bd80      	pop	{r7, pc}
 80121de:	bf00      	nop
 80121e0:	20001344 	.word	0x20001344
 80121e4:	20000e04 	.word	0x20000e04
 80121e8:	20001374 	.word	0x20001374
 80121ec:	20001298 	.word	0x20001298
 80121f0:	2000121f 	.word	0x2000121f
 80121f4:	2000116c 	.word	0x2000116c

080121f8 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 80121f8:	b580      	push	{r7, lr}
 80121fa:	b084      	sub	sp, #16
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	4603      	mov	r3, r0
 8012200:	460a      	mov	r2, r1
 8012202:	71fb      	strb	r3, [r7, #7]
 8012204:	4613      	mov	r3, r2
 8012206:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8012208:	2312      	movs	r3, #18
 801220a:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 801220c:	2300      	movs	r3, #0
 801220e:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8012210:	4b22      	ldr	r3, [pc, #136]	@ (801229c <SecureFrame+0xa4>)
 8012212:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8012216:	2b00      	cmp	r3, #0
 8012218:	d002      	beq.n	8012220 <SecureFrame+0x28>
 801221a:	2b04      	cmp	r3, #4
 801221c:	d011      	beq.n	8012242 <SecureFrame+0x4a>
 801221e:	e036      	b.n	801228e <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8012220:	481f      	ldr	r0, [pc, #124]	@ (80122a0 <SecureFrame+0xa8>)
 8012222:	f003 fd95 	bl	8015d50 <LoRaMacCryptoPrepareJoinRequest>
 8012226:	4603      	mov	r3, r0
 8012228:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 801222a:	7bfb      	ldrb	r3, [r7, #15]
 801222c:	2b00      	cmp	r3, #0
 801222e:	d001      	beq.n	8012234 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8012230:	2311      	movs	r3, #17
 8012232:	e02f      	b.n	8012294 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8012234:	4b19      	ldr	r3, [pc, #100]	@ (801229c <SecureFrame+0xa4>)
 8012236:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 801223a:	461a      	mov	r2, r3
 801223c:	4b17      	ldr	r3, [pc, #92]	@ (801229c <SecureFrame+0xa4>)
 801223e:	801a      	strh	r2, [r3, #0]
            break;
 8012240:	e027      	b.n	8012292 <SecureFrame+0x9a>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8012242:	f107 0308 	add.w	r3, r7, #8
 8012246:	4618      	mov	r0, r3
 8012248:	f003 fcbc 	bl	8015bc4 <LoRaMacCryptoGetFCntUp>
 801224c:	4603      	mov	r3, r0
 801224e:	2b00      	cmp	r3, #0
 8012250:	d001      	beq.n	8012256 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8012252:	2312      	movs	r3, #18
 8012254:	e01e      	b.n	8012294 <SecureFrame+0x9c>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 8012256:	4b11      	ldr	r3, [pc, #68]	@ (801229c <SecureFrame+0xa4>)
 8012258:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 801225c:	2b00      	cmp	r3, #0
 801225e:	d002      	beq.n	8012266 <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 8012260:	68bb      	ldr	r3, [r7, #8]
 8012262:	3b01      	subs	r3, #1
 8012264:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8012266:	68b8      	ldr	r0, [r7, #8]
 8012268:	79ba      	ldrb	r2, [r7, #6]
 801226a:	79f9      	ldrb	r1, [r7, #7]
 801226c:	4b0c      	ldr	r3, [pc, #48]	@ (80122a0 <SecureFrame+0xa8>)
 801226e:	f003 fe95 	bl	8015f9c <LoRaMacCryptoSecureMessage>
 8012272:	4603      	mov	r3, r0
 8012274:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8012276:	7bfb      	ldrb	r3, [r7, #15]
 8012278:	2b00      	cmp	r3, #0
 801227a:	d001      	beq.n	8012280 <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 801227c:	2311      	movs	r3, #17
 801227e:	e009      	b.n	8012294 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8012280:	4b06      	ldr	r3, [pc, #24]	@ (801229c <SecureFrame+0xa4>)
 8012282:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8012286:	461a      	mov	r2, r3
 8012288:	4b04      	ldr	r3, [pc, #16]	@ (801229c <SecureFrame+0xa4>)
 801228a:	801a      	strh	r2, [r3, #0]
            break;
 801228c:	e001      	b.n	8012292 <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 801228e:	2303      	movs	r3, #3
 8012290:	e000      	b.n	8012294 <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 8012292:	2300      	movs	r3, #0
}
 8012294:	4618      	mov	r0, r3
 8012296:	3710      	adds	r7, #16
 8012298:	46bd      	mov	sp, r7
 801229a:	bd80      	pop	{r7, pc}
 801229c:	20000e04 	.word	0x20000e04
 80122a0:	20000f0c 	.word	0x20000f0c

080122a4 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 80122a4:	b480      	push	{r7}
 80122a6:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 80122a8:	4b09      	ldr	r3, [pc, #36]	@ (80122d0 <CalculateBackOff+0x2c>)
 80122aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d10a      	bne.n	80122c6 <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 80122b0:	4b07      	ldr	r3, [pc, #28]	@ (80122d0 <CalculateBackOff+0x2c>)
 80122b2:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 80122b6:	3b01      	subs	r3, #1
 80122b8:	4a06      	ldr	r2, [pc, #24]	@ (80122d4 <CalculateBackOff+0x30>)
 80122ba:	f8d2 241c 	ldr.w	r2, [r2, #1052]	@ 0x41c
 80122be:	fb02 f303 	mul.w	r3, r2, r3
 80122c2:	4a03      	ldr	r2, [pc, #12]	@ (80122d0 <CalculateBackOff+0x2c>)
 80122c4:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 80122c6:	bf00      	nop
 80122c8:	46bd      	mov	sp, r7
 80122ca:	bc80      	pop	{r7}
 80122cc:	4770      	bx	lr
 80122ce:	bf00      	nop
 80122d0:	20001344 	.word	0x20001344
 80122d4:	20000e04 	.word	0x20000e04

080122d8 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 80122d8:	b580      	push	{r7, lr}
 80122da:	b082      	sub	sp, #8
 80122dc:	af00      	add	r7, sp, #0
 80122de:	4603      	mov	r3, r0
 80122e0:	7139      	strb	r1, [r7, #4]
 80122e2:	71fb      	strb	r3, [r7, #7]
 80122e4:	4613      	mov	r3, r2
 80122e6:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 80122e8:	79fb      	ldrb	r3, [r7, #7]
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d002      	beq.n	80122f4 <RemoveMacCommands+0x1c>
 80122ee:	79fb      	ldrb	r3, [r7, #7]
 80122f0:	2b01      	cmp	r3, #1
 80122f2:	d10d      	bne.n	8012310 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 80122f4:	79bb      	ldrb	r3, [r7, #6]
 80122f6:	2b01      	cmp	r3, #1
 80122f8:	d108      	bne.n	801230c <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 80122fa:	793b      	ldrb	r3, [r7, #4]
 80122fc:	f003 0320 	and.w	r3, r3, #32
 8012300:	b2db      	uxtb	r3, r3
 8012302:	2b00      	cmp	r3, #0
 8012304:	d004      	beq.n	8012310 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8012306:	f002 fe01 	bl	8014f0c <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 801230a:	e001      	b.n	8012310 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 801230c:	f002 fdfe 	bl	8014f0c <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8012310:	bf00      	nop
 8012312:	3708      	adds	r7, #8
 8012314:	46bd      	mov	sp, r7
 8012316:	bd80      	pop	{r7, pc}

08012318 <ResetMacParameters>:

static void ResetMacParameters( bool isRejoin )
{
 8012318:	b5b0      	push	{r4, r5, r7, lr}
 801231a:	b092      	sub	sp, #72	@ 0x48
 801231c:	af00      	add	r7, sp, #0
 801231e:	4603      	mov	r3, r0
 8012320:	71fb      	strb	r3, [r7, #7]
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( isRejoin == false )
 8012322:	79fb      	ldrb	r3, [r7, #7]
 8012324:	f083 0301 	eor.w	r3, r3, #1
 8012328:	b2db      	uxtb	r3, r3
 801232a:	2b00      	cmp	r3, #0
 801232c:	d003      	beq.n	8012336 <ResetMacParameters+0x1e>
    {
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 801232e:	4b88      	ldr	r3, [pc, #544]	@ (8012550 <ResetMacParameters+0x238>)
 8012330:	2200      	movs	r2, #0
 8012332:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 8012336:	4b86      	ldr	r3, [pc, #536]	@ (8012550 <ResetMacParameters+0x238>)
 8012338:	2200      	movs	r2, #0
 801233a:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 801233c:	4b85      	ldr	r3, [pc, #532]	@ (8012554 <ResetMacParameters+0x23c>)
 801233e:	2200      	movs	r2, #0
 8012340:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8012344:	4b83      	ldr	r3, [pc, #524]	@ (8012554 <ResetMacParameters+0x23c>)
 8012346:	2200      	movs	r2, #0
 8012348:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    MacCtx.ResponseTimeoutStartTime = 0;
 801234c:	4b81      	ldr	r3, [pc, #516]	@ (8012554 <ResetMacParameters+0x23c>)
 801234e:	2200      	movs	r2, #0
 8012350:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 8012354:	4b7e      	ldr	r3, [pc, #504]	@ (8012550 <ResetMacParameters+0x238>)
 8012356:	2200      	movs	r2, #0
 8012358:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 801235c:	4b7c      	ldr	r3, [pc, #496]	@ (8012550 <ResetMacParameters+0x238>)
 801235e:	2201      	movs	r2, #1
 8012360:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012364:	4b7a      	ldr	r3, [pc, #488]	@ (8012550 <ResetMacParameters+0x238>)
 8012366:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 801236a:	4b79      	ldr	r3, [pc, #484]	@ (8012550 <ResetMacParameters+0x238>)
 801236c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012370:	4b77      	ldr	r3, [pc, #476]	@ (8012550 <ResetMacParameters+0x238>)
 8012372:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8012376:	4b76      	ldr	r3, [pc, #472]	@ (8012550 <ResetMacParameters+0x238>)
 8012378:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 801237c:	4b74      	ldr	r3, [pc, #464]	@ (8012550 <ResetMacParameters+0x238>)
 801237e:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 8012382:	4b73      	ldr	r3, [pc, #460]	@ (8012550 <ResetMacParameters+0x238>)
 8012384:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8012388:	4b71      	ldr	r3, [pc, #452]	@ (8012550 <ResetMacParameters+0x238>)
 801238a:	4a71      	ldr	r2, [pc, #452]	@ (8012550 <ResetMacParameters+0x238>)
 801238c:	336c      	adds	r3, #108	@ 0x6c
 801238e:	32b4      	adds	r2, #180	@ 0xb4
 8012390:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012394:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8012398:	4b6d      	ldr	r3, [pc, #436]	@ (8012550 <ResetMacParameters+0x238>)
 801239a:	4a6d      	ldr	r2, [pc, #436]	@ (8012550 <ResetMacParameters+0x238>)
 801239c:	3374      	adds	r3, #116	@ 0x74
 801239e:	32bc      	adds	r2, #188	@ 0xbc
 80123a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80123a4:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 80123a8:	4b69      	ldr	r3, [pc, #420]	@ (8012550 <ResetMacParameters+0x238>)
 80123aa:	f893 20c4 	ldrb.w	r2, [r3, #196]	@ 0xc4
 80123ae:	4b68      	ldr	r3, [pc, #416]	@ (8012550 <ResetMacParameters+0x238>)
 80123b0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 80123b4:	4b66      	ldr	r3, [pc, #408]	@ (8012550 <ResetMacParameters+0x238>)
 80123b6:	f893 20c5 	ldrb.w	r2, [r3, #197]	@ 0xc5
 80123ba:	4b65      	ldr	r3, [pc, #404]	@ (8012550 <ResetMacParameters+0x238>)
 80123bc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 80123c0:	4b63      	ldr	r3, [pc, #396]	@ (8012550 <ResetMacParameters+0x238>)
 80123c2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80123c6:	4a62      	ldr	r2, [pc, #392]	@ (8012550 <ResetMacParameters+0x238>)
 80123c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80123cc:	4b60      	ldr	r3, [pc, #384]	@ (8012550 <ResetMacParameters+0x238>)
 80123ce:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80123d2:	4a5f      	ldr	r2, [pc, #380]	@ (8012550 <ResetMacParameters+0x238>)
 80123d4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 80123d8:	4b5d      	ldr	r3, [pc, #372]	@ (8012550 <ResetMacParameters+0x238>)
 80123da:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 80123de:	4b5c      	ldr	r3, [pc, #368]	@ (8012550 <ResetMacParameters+0x238>)
 80123e0:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 80123e4:	4b5a      	ldr	r3, [pc, #360]	@ (8012550 <ResetMacParameters+0x238>)
 80123e6:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 80123ea:	4b59      	ldr	r3, [pc, #356]	@ (8012550 <ResetMacParameters+0x238>)
 80123ec:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a

    MacCtx.NodeAckRequested = false;
 80123f0:	4b58      	ldr	r3, [pc, #352]	@ (8012554 <ResetMacParameters+0x23c>)
 80123f2:	2200      	movs	r2, #0
 80123f4:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    Nvm.MacGroup1.SrvAckRequested = false;
 80123f8:	4b55      	ldr	r3, [pc, #340]	@ (8012550 <ResetMacParameters+0x238>)
 80123fa:	2200      	movs	r2, #0
 80123fc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8012400:	4b53      	ldr	r3, [pc, #332]	@ (8012550 <ResetMacParameters+0x238>)
 8012402:	2200      	movs	r2, #0
 8012404:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Nvm.MacGroup2.DownlinkReceived = false;
 8012408:	4b51      	ldr	r3, [pc, #324]	@ (8012550 <ResetMacParameters+0x238>)
 801240a:	2200      	movs	r2, #0
 801240c:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 8012410:	4b4f      	ldr	r3, [pc, #316]	@ (8012550 <ResetMacParameters+0x238>)
 8012412:	2200      	movs	r2, #0
 8012414:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 8012418:	4b4d      	ldr	r3, [pc, #308]	@ (8012550 <ResetMacParameters+0x238>)
 801241a:	2200      	movs	r2, #0
 801241c:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Nvm.MacGroup2.ForceRejoinType = 0;
 8012420:	4b4b      	ldr	r3, [pc, #300]	@ (8012550 <ResetMacParameters+0x238>)
 8012422:	2200      	movs	r2, #0
 8012424:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 8012428:	4b49      	ldr	r3, [pc, #292]	@ (8012550 <ResetMacParameters+0x238>)
 801242a:	2200      	movs	r2, #0
 801242c:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 8012430:	4b47      	ldr	r3, [pc, #284]	@ (8012550 <ResetMacParameters+0x238>)
 8012432:	2200      	movs	r2, #0
 8012434:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 8012438:	4b45      	ldr	r3, [pc, #276]	@ (8012550 <ResetMacParameters+0x238>)
 801243a:	2200      	movs	r2, #0
 801243c:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 8012440:	4b43      	ldr	r3, [pc, #268]	@ (8012550 <ResetMacParameters+0x238>)
 8012442:	2200      	movs	r2, #0
 8012444:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 8012448:	4b41      	ldr	r3, [pc, #260]	@ (8012550 <ResetMacParameters+0x238>)
 801244a:	2200      	movs	r2, #0
 801244c:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8012450:	2301      	movs	r3, #1
 8012452:	763b      	strb	r3, [r7, #24]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8012454:	4b40      	ldr	r3, [pc, #256]	@ (8012558 <ResetMacParameters+0x240>)
 8012456:	60fb      	str	r3, [r7, #12]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8012458:	4b40      	ldr	r3, [pc, #256]	@ (801255c <ResetMacParameters+0x244>)
 801245a:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    params.Bands = &RegionBands;
 801245c:	4b40      	ldr	r3, [pc, #256]	@ (8012560 <ResetMacParameters+0x248>)
 801245e:	617b      	str	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012460:	4b3b      	ldr	r3, [pc, #236]	@ (8012550 <ResetMacParameters+0x238>)
 8012462:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012466:	f107 020c 	add.w	r2, r7, #12
 801246a:	4611      	mov	r1, r2
 801246c:	4618      	mov	r0, r3
 801246e:	f004 fa4c 	bl	801690a <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8012472:	4b38      	ldr	r3, [pc, #224]	@ (8012554 <ResetMacParameters+0x23c>)
 8012474:	2200      	movs	r2, #0
 8012476:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 801247a:	4b36      	ldr	r3, [pc, #216]	@ (8012554 <ResetMacParameters+0x23c>)
 801247c:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8012480:	4b34      	ldr	r3, [pc, #208]	@ (8012554 <ResetMacParameters+0x23c>)
 8012482:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 8012486:	4b32      	ldr	r3, [pc, #200]	@ (8012550 <ResetMacParameters+0x238>)
 8012488:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801248a:	4a32      	ldr	r2, [pc, #200]	@ (8012554 <ResetMacParameters+0x23c>)
 801248c:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012490:	4b2f      	ldr	r3, [pc, #188]	@ (8012550 <ResetMacParameters+0x238>)
 8012492:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8012496:	4b2f      	ldr	r3, [pc, #188]	@ (8012554 <ResetMacParameters+0x23c>)
 8012498:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 801249c:	4b2c      	ldr	r3, [pc, #176]	@ (8012550 <ResetMacParameters+0x238>)
 801249e:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 80124a2:	4b2c      	ldr	r3, [pc, #176]	@ (8012554 <ResetMacParameters+0x23c>)
 80124a4:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 80124a8:	4b2a      	ldr	r3, [pc, #168]	@ (8012554 <ResetMacParameters+0x23c>)
 80124aa:	2200      	movs	r2, #0
 80124ac:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80124b0:	4b28      	ldr	r3, [pc, #160]	@ (8012554 <ResetMacParameters+0x23c>)
 80124b2:	2201      	movs	r2, #1
 80124b4:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80124b8:	4b25      	ldr	r3, [pc, #148]	@ (8012550 <ResetMacParameters+0x238>)
 80124ba:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80124be:	4b25      	ldr	r3, [pc, #148]	@ (8012554 <ResetMacParameters+0x23c>)
 80124c0:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80124c4:	4a23      	ldr	r2, [pc, #140]	@ (8012554 <ResetMacParameters+0x23c>)
 80124c6:	4b23      	ldr	r3, [pc, #140]	@ (8012554 <ResetMacParameters+0x23c>)
 80124c8:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 80124cc:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 80124d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80124d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80124d4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80124d8:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80124dc:	4b1d      	ldr	r3, [pc, #116]	@ (8012554 <ResetMacParameters+0x23c>)
 80124de:	2201      	movs	r2, #1
 80124e0:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80124e4:	4b1b      	ldr	r3, [pc, #108]	@ (8012554 <ResetMacParameters+0x23c>)
 80124e6:	2202      	movs	r2, #2
 80124e8:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 80124ec:	2300      	movs	r3, #0
 80124ee:	643b      	str	r3, [r7, #64]	@ 0x40
    classBCallbacks.MacProcessNotify = NULL;
 80124f0:	2300      	movs	r3, #0
 80124f2:	647b      	str	r3, [r7, #68]	@ 0x44

    if( MacCtx.MacCallbacks != NULL )
 80124f4:	4b17      	ldr	r3, [pc, #92]	@ (8012554 <ResetMacParameters+0x23c>)
 80124f6:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	d009      	beq.n	8012512 <ResetMacParameters+0x1fa>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 80124fe:	4b15      	ldr	r3, [pc, #84]	@ (8012554 <ResetMacParameters+0x23c>)
 8012500:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012504:	685b      	ldr	r3, [r3, #4]
 8012506:	643b      	str	r3, [r7, #64]	@ 0x40
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8012508:	4b12      	ldr	r3, [pc, #72]	@ (8012554 <ResetMacParameters+0x23c>)
 801250a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801250e:	695b      	ldr	r3, [r3, #20]
 8012510:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8012512:	4b14      	ldr	r3, [pc, #80]	@ (8012564 <ResetMacParameters+0x24c>)
 8012514:	61fb      	str	r3, [r7, #28]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8012516:	4b14      	ldr	r3, [pc, #80]	@ (8012568 <ResetMacParameters+0x250>)
 8012518:	623b      	str	r3, [r7, #32]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 801251a:	4b14      	ldr	r3, [pc, #80]	@ (801256c <ResetMacParameters+0x254>)
 801251c:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 801251e:	4b14      	ldr	r3, [pc, #80]	@ (8012570 <ResetMacParameters+0x258>)
 8012520:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8012522:	4b14      	ldr	r3, [pc, #80]	@ (8012574 <ResetMacParameters+0x25c>)
 8012524:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8012526:	4b14      	ldr	r3, [pc, #80]	@ (8012578 <ResetMacParameters+0x260>)
 8012528:	633b      	str	r3, [r7, #48]	@ 0x30
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 801252a:	4b14      	ldr	r3, [pc, #80]	@ (801257c <ResetMacParameters+0x264>)
 801252c:	637b      	str	r3, [r7, #52]	@ 0x34
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 801252e:	4b14      	ldr	r3, [pc, #80]	@ (8012580 <ResetMacParameters+0x268>)
 8012530:	63bb      	str	r3, [r7, #56]	@ 0x38
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 8012532:	4b14      	ldr	r3, [pc, #80]	@ (8012584 <ResetMacParameters+0x26c>)
 8012534:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8012536:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801253a:	f107 031c 	add.w	r3, r7, #28
 801253e:	4a12      	ldr	r2, [pc, #72]	@ (8012588 <ResetMacParameters+0x270>)
 8012540:	4618      	mov	r0, r3
 8012542:	f002 f9f0 	bl	8014926 <LoRaMacClassBInit>
}
 8012546:	bf00      	nop
 8012548:	3748      	adds	r7, #72	@ 0x48
 801254a:	46bd      	mov	sp, r7
 801254c:	bdb0      	pop	{r4, r5, r7, pc}
 801254e:	bf00      	nop
 8012550:	20001344 	.word	0x20001344
 8012554:	20000e04 	.word	0x20000e04
 8012558:	20001568 	.word	0x20001568
 801255c:	2000157c 	.word	0x2000157c
 8012560:	20001edc 	.word	0x20001edc
 8012564:	2000126c 	.word	0x2000126c
 8012568:	20001224 	.word	0x20001224
 801256c:	20001258 	.word	0x20001258
 8012570:	20001295 	.word	0x20001295
 8012574:	20001428 	.word	0x20001428
 8012578:	2000138c 	.word	0x2000138c
 801257c:	20001390 	.word	0x20001390
 8012580:	2000142c 	.word	0x2000142c
 8012584:	20001474 	.word	0x20001474
 8012588:	200018f8 	.word	0x200018f8

0801258c <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 801258c:	b580      	push	{r7, lr}
 801258e:	b082      	sub	sp, #8
 8012590:	af00      	add	r7, sp, #0
 8012592:	6078      	str	r0, [r7, #4]
 8012594:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8012596:	6878      	ldr	r0, [r7, #4]
 8012598:	f00a fe0c 	bl	801d1b4 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 801259c:	4b11      	ldr	r3, [pc, #68]	@ (80125e4 <RxWindowSetup+0x58>)
 801259e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80125a0:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80125a2:	4b11      	ldr	r3, [pc, #68]	@ (80125e8 <RxWindowSetup+0x5c>)
 80125a4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80125a8:	4a10      	ldr	r2, [pc, #64]	@ (80125ec <RxWindowSetup+0x60>)
 80125aa:	6839      	ldr	r1, [r7, #0]
 80125ac:	4618      	mov	r0, r3
 80125ae:	f004 fa14 	bl	80169da <RegionRxConfig>
 80125b2:	4603      	mov	r3, r0
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d010      	beq.n	80125da <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 80125b8:	4b0d      	ldr	r3, [pc, #52]	@ (80125f0 <RxWindowSetup+0x64>)
 80125ba:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 80125be:	4b0c      	ldr	r3, [pc, #48]	@ (80125f0 <RxWindowSetup+0x64>)
 80125c0:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 80125c4:	4b07      	ldr	r3, [pc, #28]	@ (80125e4 <RxWindowSetup+0x58>)
 80125c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80125c8:	4a07      	ldr	r2, [pc, #28]	@ (80125e8 <RxWindowSetup+0x5c>)
 80125ca:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80125cc:	4610      	mov	r0, r2
 80125ce:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 80125d0:	683b      	ldr	r3, [r7, #0]
 80125d2:	7cda      	ldrb	r2, [r3, #19]
 80125d4:	4b06      	ldr	r3, [pc, #24]	@ (80125f0 <RxWindowSetup+0x64>)
 80125d6:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 80125da:	bf00      	nop
 80125dc:	3708      	adds	r7, #8
 80125de:	46bd      	mov	sp, r7
 80125e0:	bd80      	pop	{r7, pc}
 80125e2:	bf00      	nop
 80125e4:	0802200c 	.word	0x0802200c
 80125e8:	20001344 	.word	0x20001344
 80125ec:	20001228 	.word	0x20001228
 80125f0:	20000e04 	.word	0x20000e04

080125f4 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 80125f4:	b590      	push	{r4, r7, lr}
 80125f6:	b083      	sub	sp, #12
 80125f8:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80125fa:	4b1e      	ldr	r3, [pc, #120]	@ (8012674 <OpenContinuousRxCWindow+0x80>)
 80125fc:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8012600:	4b1c      	ldr	r3, [pc, #112]	@ (8012674 <OpenContinuousRxCWindow+0x80>)
 8012602:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8012606:	b259      	sxtb	r1, r3
 8012608:	4b1a      	ldr	r3, [pc, #104]	@ (8012674 <OpenContinuousRxCWindow+0x80>)
 801260a:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 801260e:	4b19      	ldr	r3, [pc, #100]	@ (8012674 <OpenContinuousRxCWindow+0x80>)
 8012610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012612:	4c19      	ldr	r4, [pc, #100]	@ (8012678 <OpenContinuousRxCWindow+0x84>)
 8012614:	9400      	str	r4, [sp, #0]
 8012616:	f004 f9c6 	bl	80169a6 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801261a:	4b18      	ldr	r3, [pc, #96]	@ (801267c <OpenContinuousRxCWindow+0x88>)
 801261c:	2202      	movs	r2, #2
 801261e:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8012622:	4b14      	ldr	r3, [pc, #80]	@ (8012674 <OpenContinuousRxCWindow+0x80>)
 8012624:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8012628:	4b14      	ldr	r3, [pc, #80]	@ (801267c <OpenContinuousRxCWindow+0x88>)
 801262a:	f883 23fc 	strb.w	r2, [r3, #1020]	@ 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801262e:	4b13      	ldr	r3, [pc, #76]	@ (801267c <OpenContinuousRxCWindow+0x88>)
 8012630:	2201      	movs	r2, #1
 8012632:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8012636:	4b0f      	ldr	r3, [pc, #60]	@ (8012674 <OpenContinuousRxCWindow+0x80>)
 8012638:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801263c:	4a10      	ldr	r2, [pc, #64]	@ (8012680 <OpenContinuousRxCWindow+0x8c>)
 801263e:	490e      	ldr	r1, [pc, #56]	@ (8012678 <OpenContinuousRxCWindow+0x84>)
 8012640:	4618      	mov	r0, r3
 8012642:	f004 f9ca 	bl	80169da <RegionRxConfig>
 8012646:	4603      	mov	r3, r0
 8012648:	2b00      	cmp	r3, #0
 801264a:	d00f      	beq.n	801266c <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 801264c:	4b0b      	ldr	r3, [pc, #44]	@ (801267c <OpenContinuousRxCWindow+0x88>)
 801264e:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 8012652:	4b0a      	ldr	r3, [pc, #40]	@ (801267c <OpenContinuousRxCWindow+0x88>)
 8012654:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( 0 ); // Continuous mode
 8012658:	4b0a      	ldr	r3, [pc, #40]	@ (8012684 <OpenContinuousRxCWindow+0x90>)
 801265a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801265c:	2000      	movs	r0, #0
 801265e:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8012660:	4b06      	ldr	r3, [pc, #24]	@ (801267c <OpenContinuousRxCWindow+0x88>)
 8012662:	f893 23fb 	ldrb.w	r2, [r3, #1019]	@ 0x3fb
 8012666:	4b05      	ldr	r3, [pc, #20]	@ (801267c <OpenContinuousRxCWindow+0x88>)
 8012668:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 801266c:	bf00      	nop
 801266e:	3704      	adds	r7, #4
 8012670:	46bd      	mov	sp, r7
 8012672:	bd90      	pop	{r4, r7, pc}
 8012674:	20001344 	.word	0x20001344
 8012678:	200011ec 	.word	0x200011ec
 801267c:	20000e04 	.word	0x20000e04
 8012680:	20001228 	.word	0x20001228
 8012684:	0802200c 	.word	0x0802200c

08012688 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8012688:	b580      	push	{r7, lr}
 801268a:	b088      	sub	sp, #32
 801268c:	af00      	add	r7, sp, #0
 801268e:	60f8      	str	r0, [r7, #12]
 8012690:	60b9      	str	r1, [r7, #8]
 8012692:	603b      	str	r3, [r7, #0]
 8012694:	4613      	mov	r3, r2
 8012696:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8012698:	4b81      	ldr	r3, [pc, #516]	@ (80128a0 <PrepareFrame+0x218>)
 801269a:	2200      	movs	r2, #0
 801269c:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 801269e:	4b80      	ldr	r3, [pc, #512]	@ (80128a0 <PrepareFrame+0x218>)
 80126a0:	2200      	movs	r2, #0
 80126a2:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    uint32_t fCntUp = 0;
 80126a6:	2300      	movs	r3, #0
 80126a8:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 80126aa:	2300      	movs	r3, #0
 80126ac:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 80126ae:	2300      	movs	r3, #0
 80126b0:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 80126b2:	683b      	ldr	r3, [r7, #0]
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d101      	bne.n	80126bc <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 80126b8:	2300      	movs	r3, #0
 80126ba:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 80126bc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80126be:	461a      	mov	r2, r3
 80126c0:	6839      	ldr	r1, [r7, #0]
 80126c2:	4878      	ldr	r0, [pc, #480]	@ (80128a4 <PrepareFrame+0x21c>)
 80126c4:	f006 fc23 	bl	8018f0e <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 80126c8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80126ca:	b2da      	uxtb	r2, r3
 80126cc:	4b74      	ldr	r3, [pc, #464]	@ (80128a0 <PrepareFrame+0x218>)
 80126ce:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 80126d2:	68fb      	ldr	r3, [r7, #12]
 80126d4:	781a      	ldrb	r2, [r3, #0]
 80126d6:	4b72      	ldr	r3, [pc, #456]	@ (80128a0 <PrepareFrame+0x218>)
 80126d8:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 80126da:	68fb      	ldr	r3, [r7, #12]
 80126dc:	781b      	ldrb	r3, [r3, #0]
 80126de:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80126e2:	b2db      	uxtb	r3, r3
 80126e4:	2b07      	cmp	r3, #7
 80126e6:	f000 80b9 	beq.w	801285c <PrepareFrame+0x1d4>
 80126ea:	2b07      	cmp	r3, #7
 80126ec:	f300 80ce 	bgt.w	801288c <PrepareFrame+0x204>
 80126f0:	2b02      	cmp	r3, #2
 80126f2:	d006      	beq.n	8012702 <PrepareFrame+0x7a>
 80126f4:	2b04      	cmp	r3, #4
 80126f6:	f040 80c9 	bne.w	801288c <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 80126fa:	4b69      	ldr	r3, [pc, #420]	@ (80128a0 <PrepareFrame+0x218>)
 80126fc:	2201      	movs	r2, #1
 80126fe:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8012702:	4b67      	ldr	r3, [pc, #412]	@ (80128a0 <PrepareFrame+0x218>)
 8012704:	2204      	movs	r2, #4
 8012706:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 801270a:	4b65      	ldr	r3, [pc, #404]	@ (80128a0 <PrepareFrame+0x218>)
 801270c:	4a66      	ldr	r2, [pc, #408]	@ (80128a8 <PrepareFrame+0x220>)
 801270e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8012712:	4b63      	ldr	r3, [pc, #396]	@ (80128a0 <PrepareFrame+0x218>)
 8012714:	22ff      	movs	r2, #255	@ 0xff
 8012716:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 801271a:	68fb      	ldr	r3, [r7, #12]
 801271c:	781a      	ldrb	r2, [r3, #0]
 801271e:	4b60      	ldr	r3, [pc, #384]	@ (80128a0 <PrepareFrame+0x218>)
 8012720:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8012724:	4a5e      	ldr	r2, [pc, #376]	@ (80128a0 <PrepareFrame+0x218>)
 8012726:	79fb      	ldrb	r3, [r7, #7]
 8012728:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 801272c:	4b5f      	ldr	r3, [pc, #380]	@ (80128ac <PrepareFrame+0x224>)
 801272e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8012732:	4a5b      	ldr	r2, [pc, #364]	@ (80128a0 <PrepareFrame+0x218>)
 8012734:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8012738:	68bb      	ldr	r3, [r7, #8]
 801273a:	781a      	ldrb	r2, [r3, #0]
 801273c:	4b58      	ldr	r3, [pc, #352]	@ (80128a0 <PrepareFrame+0x218>)
 801273e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8012742:	4b57      	ldr	r3, [pc, #348]	@ (80128a0 <PrepareFrame+0x218>)
 8012744:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 8012748:	4b55      	ldr	r3, [pc, #340]	@ (80128a0 <PrepareFrame+0x218>)
 801274a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 801274e:	4b54      	ldr	r3, [pc, #336]	@ (80128a0 <PrepareFrame+0x218>)
 8012750:	4a54      	ldr	r2, [pc, #336]	@ (80128a4 <PrepareFrame+0x21c>)
 8012752:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8012756:	f107 0318 	add.w	r3, r7, #24
 801275a:	4618      	mov	r0, r3
 801275c:	f003 fa32 	bl	8015bc4 <LoRaMacCryptoGetFCntUp>
 8012760:	4603      	mov	r3, r0
 8012762:	2b00      	cmp	r3, #0
 8012764:	d001      	beq.n	801276a <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8012766:	2312      	movs	r3, #18
 8012768:	e096      	b.n	8012898 <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 801276a:	69bb      	ldr	r3, [r7, #24]
 801276c:	b29a      	uxth	r2, r3
 801276e:	4b4c      	ldr	r3, [pc, #304]	@ (80128a0 <PrepareFrame+0x218>)
 8012770:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = 0;
 8012774:	4b4a      	ldr	r3, [pc, #296]	@ (80128a0 <PrepareFrame+0x218>)
 8012776:	2200      	movs	r2, #0
 8012778:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 801277c:	4b48      	ldr	r3, [pc, #288]	@ (80128a0 <PrepareFrame+0x218>)
 801277e:	2200      	movs	r2, #0
 8012780:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8012784:	69bb      	ldr	r3, [r7, #24]
 8012786:	4a46      	ldr	r2, [pc, #280]	@ (80128a0 <PrepareFrame+0x218>)
 8012788:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801278c:	f107 0314 	add.w	r3, r7, #20
 8012790:	4618      	mov	r0, r3
 8012792:	f002 fbe7 	bl	8014f64 <LoRaMacCommandsGetSizeSerializedCmds>
 8012796:	4603      	mov	r3, r0
 8012798:	2b00      	cmp	r3, #0
 801279a:	d001      	beq.n	80127a0 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801279c:	2313      	movs	r3, #19
 801279e:	e07b      	b.n	8012898 <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 80127a0:	697b      	ldr	r3, [r7, #20]
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d074      	beq.n	8012890 <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 80127a6:	4b41      	ldr	r3, [pc, #260]	@ (80128ac <PrepareFrame+0x224>)
 80127a8:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80127ac:	4618      	mov	r0, r3
 80127ae:	f7fe fcfd 	bl	80111ac <GetMaxAppPayloadWithoutFOptsLength>
 80127b2:	4603      	mov	r3, r0
 80127b4:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80127b6:	4b3a      	ldr	r3, [pc, #232]	@ (80128a0 <PrepareFrame+0x218>)
 80127b8:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d01d      	beq.n	80127fc <PrepareFrame+0x174>
 80127c0:	697b      	ldr	r3, [r7, #20]
 80127c2:	2b0f      	cmp	r3, #15
 80127c4:	d81a      	bhi.n	80127fc <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 80127c6:	f107 0314 	add.w	r3, r7, #20
 80127ca:	4a39      	ldr	r2, [pc, #228]	@ (80128b0 <PrepareFrame+0x228>)
 80127cc:	4619      	mov	r1, r3
 80127ce:	200f      	movs	r0, #15
 80127d0:	f002 fbde 	bl	8014f90 <LoRaMacCommandsSerializeCmds>
 80127d4:	4603      	mov	r3, r0
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d001      	beq.n	80127de <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80127da:	2313      	movs	r3, #19
 80127dc:	e05c      	b.n	8012898 <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 80127de:	697b      	ldr	r3, [r7, #20]
 80127e0:	f003 030f 	and.w	r3, r3, #15
 80127e4:	b2d9      	uxtb	r1, r3
 80127e6:	68ba      	ldr	r2, [r7, #8]
 80127e8:	7813      	ldrb	r3, [r2, #0]
 80127ea:	f361 0303 	bfi	r3, r1, #0, #4
 80127ee:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80127f0:	68bb      	ldr	r3, [r7, #8]
 80127f2:	781a      	ldrb	r2, [r3, #0]
 80127f4:	4b2a      	ldr	r3, [pc, #168]	@ (80128a0 <PrepareFrame+0x218>)
 80127f6:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 80127fa:	e049      	b.n	8012890 <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80127fc:	4b28      	ldr	r3, [pc, #160]	@ (80128a0 <PrepareFrame+0x218>)
 80127fe:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012802:	2b00      	cmp	r3, #0
 8012804:	d010      	beq.n	8012828 <PrepareFrame+0x1a0>
 8012806:	697b      	ldr	r3, [r7, #20]
 8012808:	2b0f      	cmp	r3, #15
 801280a:	d90d      	bls.n	8012828 <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 801280c:	7ffb      	ldrb	r3, [r7, #31]
 801280e:	f107 0114 	add.w	r1, r7, #20
 8012812:	4a28      	ldr	r2, [pc, #160]	@ (80128b4 <PrepareFrame+0x22c>)
 8012814:	4618      	mov	r0, r3
 8012816:	f002 fbbb 	bl	8014f90 <LoRaMacCommandsSerializeCmds>
 801281a:	4603      	mov	r3, r0
 801281c:	2b00      	cmp	r3, #0
 801281e:	d001      	beq.n	8012824 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012820:	2313      	movs	r3, #19
 8012822:	e039      	b.n	8012898 <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8012824:	230a      	movs	r3, #10
 8012826:	e037      	b.n	8012898 <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8012828:	7ffb      	ldrb	r3, [r7, #31]
 801282a:	f107 0114 	add.w	r1, r7, #20
 801282e:	4a21      	ldr	r2, [pc, #132]	@ (80128b4 <PrepareFrame+0x22c>)
 8012830:	4618      	mov	r0, r3
 8012832:	f002 fbad 	bl	8014f90 <LoRaMacCommandsSerializeCmds>
 8012836:	4603      	mov	r3, r0
 8012838:	2b00      	cmp	r3, #0
 801283a:	d001      	beq.n	8012840 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801283c:	2313      	movs	r3, #19
 801283e:	e02b      	b.n	8012898 <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8012840:	4b17      	ldr	r3, [pc, #92]	@ (80128a0 <PrepareFrame+0x218>)
 8012842:	2200      	movs	r2, #0
 8012844:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 8012848:	4b15      	ldr	r3, [pc, #84]	@ (80128a0 <PrepareFrame+0x218>)
 801284a:	4a1a      	ldr	r2, [pc, #104]	@ (80128b4 <PrepareFrame+0x22c>)
 801284c:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8012850:	697b      	ldr	r3, [r7, #20]
 8012852:	b2da      	uxtb	r2, r3
 8012854:	4b12      	ldr	r3, [pc, #72]	@ (80128a0 <PrepareFrame+0x218>)
 8012856:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 801285a:	e019      	b.n	8012890 <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 801285c:	683b      	ldr	r3, [r7, #0]
 801285e:	2b00      	cmp	r3, #0
 8012860:	d018      	beq.n	8012894 <PrepareFrame+0x20c>
 8012862:	4b0f      	ldr	r3, [pc, #60]	@ (80128a0 <PrepareFrame+0x218>)
 8012864:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012868:	2b00      	cmp	r3, #0
 801286a:	d013      	beq.n	8012894 <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 801286c:	4812      	ldr	r0, [pc, #72]	@ (80128b8 <PrepareFrame+0x230>)
 801286e:	4b0c      	ldr	r3, [pc, #48]	@ (80128a0 <PrepareFrame+0x218>)
 8012870:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012874:	461a      	mov	r2, r3
 8012876:	6839      	ldr	r1, [r7, #0]
 8012878:	f006 fb49 	bl	8018f0e <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 801287c:	4b08      	ldr	r3, [pc, #32]	@ (80128a0 <PrepareFrame+0x218>)
 801287e:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8012882:	3301      	adds	r3, #1
 8012884:	b29a      	uxth	r2, r3
 8012886:	4b06      	ldr	r3, [pc, #24]	@ (80128a0 <PrepareFrame+0x218>)
 8012888:	801a      	strh	r2, [r3, #0]
            }
            break;
 801288a:	e003      	b.n	8012894 <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801288c:	2302      	movs	r3, #2
 801288e:	e003      	b.n	8012898 <PrepareFrame+0x210>
            break;
 8012890:	bf00      	nop
 8012892:	e000      	b.n	8012896 <PrepareFrame+0x20e>
            break;
 8012894:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8012896:	2300      	movs	r3, #0
}
 8012898:	4618      	mov	r0, r3
 801289a:	3720      	adds	r7, #32
 801289c:	46bd      	mov	sp, r7
 801289e:	bd80      	pop	{r7, pc}
 80128a0:	20000e04 	.word	0x20000e04
 80128a4:	20000f3c 	.word	0x20000f3c
 80128a8:	20000e06 	.word	0x20000e06
 80128ac:	20001344 	.word	0x20001344
 80128b0:	20000f1c 	.word	0x20000f1c
 80128b4:	200012b8 	.word	0x200012b8
 80128b8:	20000e07 	.word	0x20000e07

080128bc <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 80128bc:	b580      	push	{r7, lr}
 80128be:	b08a      	sub	sp, #40	@ 0x28
 80128c0:	af00      	add	r7, sp, #0
 80128c2:	4603      	mov	r3, r0
 80128c4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80128c6:	2303      	movs	r3, #3
 80128c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 80128cc:	2300      	movs	r3, #0
 80128ce:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 80128d0:	79fb      	ldrb	r3, [r7, #7]
 80128d2:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80128d4:	4b4b      	ldr	r3, [pc, #300]	@ (8012a04 <SendFrameOnChannel+0x148>)
 80128d6:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80128da:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80128dc:	4b49      	ldr	r3, [pc, #292]	@ (8012a04 <SendFrameOnChannel+0x148>)
 80128de:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80128e2:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 80128e4:	4b47      	ldr	r3, [pc, #284]	@ (8012a04 <SendFrameOnChannel+0x148>)
 80128e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80128ea:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80128ec:	4b45      	ldr	r3, [pc, #276]	@ (8012a04 <SendFrameOnChannel+0x148>)
 80128ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80128f2:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 80128f4:	4b44      	ldr	r3, [pc, #272]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 80128f6:	881b      	ldrh	r3, [r3, #0]
 80128f8:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80128fa:	4b42      	ldr	r3, [pc, #264]	@ (8012a04 <SendFrameOnChannel+0x148>)
 80128fc:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8012900:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8012902:	4b40      	ldr	r3, [pc, #256]	@ (8012a04 <SendFrameOnChannel+0x148>)
 8012904:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8012908:	f107 020f 	add.w	r2, r7, #15
 801290c:	f107 0110 	add.w	r1, r7, #16
 8012910:	4b3e      	ldr	r3, [pc, #248]	@ (8012a0c <SendFrameOnChannel+0x150>)
 8012912:	f004 f877 	bl	8016a04 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012916:	4b3c      	ldr	r3, [pc, #240]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 8012918:	2201      	movs	r2, #1
 801291a:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801291e:	4b39      	ldr	r3, [pc, #228]	@ (8012a04 <SendFrameOnChannel+0x148>)
 8012920:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012924:	b2da      	uxtb	r2, r3
 8012926:	4b38      	ldr	r3, [pc, #224]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 8012928:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 801292c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8012930:	4b35      	ldr	r3, [pc, #212]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 8012932:	f883 2443 	strb.w	r2, [r3, #1091]	@ 0x443
    MacCtx.McpsConfirm.Channel = channel;
 8012936:	79fb      	ldrb	r3, [r7, #7]
 8012938:	4a33      	ldr	r2, [pc, #204]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 801293a:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 801293e:	4b32      	ldr	r3, [pc, #200]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 8012940:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8012944:	4a30      	ldr	r2, [pc, #192]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 8012946:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 801294a:	4b2f      	ldr	r3, [pc, #188]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 801294c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8012950:	4a2d      	ldr	r2, [pc, #180]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 8012952:	f8c2 3458 	str.w	r3, [r2, #1112]	@ 0x458

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8012956:	f002 f852 	bl	80149fe <LoRaMacClassBIsBeaconModeActive>
 801295a:	4603      	mov	r3, r0
 801295c:	2b00      	cmp	r3, #0
 801295e:	d00b      	beq.n	8012978 <SendFrameOnChannel+0xbc>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8012960:	4b29      	ldr	r3, [pc, #164]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 8012962:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8012966:	4618      	mov	r0, r3
 8012968:	f002 f8b4 	bl	8014ad4 <LoRaMacClassBIsUplinkCollision>
 801296c:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 801296e:	6a3b      	ldr	r3, [r7, #32]
 8012970:	2b00      	cmp	r3, #0
 8012972:	d001      	beq.n	8012978 <SendFrameOnChannel+0xbc>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8012974:	2310      	movs	r3, #16
 8012976:	e040      	b.n	80129fa <SendFrameOnChannel+0x13e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8012978:	4b22      	ldr	r3, [pc, #136]	@ (8012a04 <SendFrameOnChannel+0x148>)
 801297a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801297e:	2b01      	cmp	r3, #1
 8012980:	d101      	bne.n	8012986 <SendFrameOnChannel+0xca>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8012982:	f002 f8b1 	bl	8014ae8 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8012986:	f002 f84b 	bl	8014a20 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 801298a:	4b1e      	ldr	r3, [pc, #120]	@ (8012a04 <SendFrameOnChannel+0x148>)
 801298c:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012990:	b2db      	uxtb	r3, r3
 8012992:	4a1d      	ldr	r2, [pc, #116]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 8012994:	f892 241b 	ldrb.w	r2, [r2, #1051]	@ 0x41b
 8012998:	4611      	mov	r1, r2
 801299a:	4618      	mov	r0, r3
 801299c:	f7ff fc2c 	bl	80121f8 <SecureFrame>
 80129a0:	4603      	mov	r3, r0
 80129a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 80129a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d002      	beq.n	80129b4 <SendFrameOnChannel+0xf8>
    {
        return status;
 80129ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80129b2:	e022      	b.n	80129fa <SendFrameOnChannel+0x13e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80129b4:	4b14      	ldr	r3, [pc, #80]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 80129b6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80129ba:	f043 0302 	orr.w	r3, r3, #2
 80129be:	4a12      	ldr	r2, [pc, #72]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 80129c0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.ChannelsNbTransCounter++;
 80129c4:	4b10      	ldr	r3, [pc, #64]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 80129c6:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80129ca:	3301      	adds	r3, #1
 80129cc:	b2da      	uxtb	r2, r3
 80129ce:	4b0e      	ldr	r3, [pc, #56]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 80129d0:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 80129d4:	4b0c      	ldr	r3, [pc, #48]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 80129d6:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80129da:	4b0b      	ldr	r3, [pc, #44]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 80129dc:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    MacCtx.ResponseTimeoutStartTime = 0;
 80129e0:	4b09      	ldr	r3, [pc, #36]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 80129e2:	2200      	movs	r2, #0
 80129e4:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 80129e8:	4b09      	ldr	r3, [pc, #36]	@ (8012a10 <SendFrameOnChannel+0x154>)
 80129ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129ec:	4a06      	ldr	r2, [pc, #24]	@ (8012a08 <SendFrameOnChannel+0x14c>)
 80129ee:	8812      	ldrh	r2, [r2, #0]
 80129f0:	b2d2      	uxtb	r2, r2
 80129f2:	4611      	mov	r1, r2
 80129f4:	4807      	ldr	r0, [pc, #28]	@ (8012a14 <SendFrameOnChannel+0x158>)
 80129f6:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 80129f8:	2300      	movs	r3, #0
}
 80129fa:	4618      	mov	r0, r3
 80129fc:	3728      	adds	r7, #40	@ 0x28
 80129fe:	46bd      	mov	sp, r7
 8012a00:	bd80      	pop	{r7, pc}
 8012a02:	bf00      	nop
 8012a04:	20001344 	.word	0x20001344
 8012a08:	20000e04 	.word	0x20000e04
 8012a0c:	20001220 	.word	0x20001220
 8012a10:	0802200c 	.word	0x0802200c
 8012a14:	20000e06 	.word	0x20000e06

08012a18 <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8012a18:	b580      	push	{r7, lr}
 8012a1a:	b082      	sub	sp, #8
 8012a1c:	af00      	add	r7, sp, #0
 8012a1e:	4603      	mov	r3, r0
 8012a20:	6039      	str	r1, [r7, #0]
 8012a22:	80fb      	strh	r3, [r7, #6]
 8012a24:	4613      	mov	r3, r2
 8012a26:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8012a28:	4b09      	ldr	r3, [pc, #36]	@ (8012a50 <SetTxContinuousWave+0x38>)
 8012a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012a2c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012a30:	88fa      	ldrh	r2, [r7, #6]
 8012a32:	6838      	ldr	r0, [r7, #0]
 8012a34:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8012a36:	4b07      	ldr	r3, [pc, #28]	@ (8012a54 <SetTxContinuousWave+0x3c>)
 8012a38:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012a3c:	f043 0302 	orr.w	r3, r3, #2
 8012a40:	4a04      	ldr	r2, [pc, #16]	@ (8012a54 <SetTxContinuousWave+0x3c>)
 8012a42:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8012a46:	2300      	movs	r3, #0
}
 8012a48:	4618      	mov	r0, r3
 8012a4a:	3708      	adds	r7, #8
 8012a4c:	46bd      	mov	sp, r7
 8012a4e:	bd80      	pop	{r7, pc}
 8012a50:	0802200c 	.word	0x0802200c
 8012a54:	20000e04 	.word	0x20000e04

08012a58 <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 8012a58:	b580      	push	{r7, lr}
 8012a5a:	b082      	sub	sp, #8
 8012a5c:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    uint32_t crc = 0;
 8012a5e:	2300      	movs	r3, #0
 8012a60:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8012a62:	4b49      	ldr	r3, [pc, #292]	@ (8012b88 <RestoreNvmData+0x130>)
 8012a64:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012a68:	2b01      	cmp	r3, #1
 8012a6a:	d001      	beq.n	8012a70 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 8012a6c:	2301      	movs	r3, #1
 8012a6e:	e087      	b.n	8012b80 <RestoreNvmData+0x128>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 8012a70:	2124      	movs	r1, #36	@ 0x24
 8012a72:	4846      	ldr	r0, [pc, #280]	@ (8012b8c <RestoreNvmData+0x134>)
 8012a74:	f006 faa0 	bl	8018fb8 <Crc32>
 8012a78:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 8012a7a:	4b44      	ldr	r3, [pc, #272]	@ (8012b8c <RestoreNvmData+0x134>)
 8012a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a7e:	687a      	ldr	r2, [r7, #4]
 8012a80:	429a      	cmp	r2, r3
 8012a82:	d001      	beq.n	8012a88 <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012a84:	2317      	movs	r3, #23
 8012a86:	e07b      	b.n	8012b80 <RestoreNvmData+0x128>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 8012a88:	211c      	movs	r1, #28
 8012a8a:	4841      	ldr	r0, [pc, #260]	@ (8012b90 <RestoreNvmData+0x138>)
 8012a8c:	f006 fa94 	bl	8018fb8 <Crc32>
 8012a90:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 8012a92:	4b3e      	ldr	r3, [pc, #248]	@ (8012b8c <RestoreNvmData+0x134>)
 8012a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012a96:	687a      	ldr	r2, [r7, #4]
 8012a98:	429a      	cmp	r2, r3
 8012a9a:	d001      	beq.n	8012aa0 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012a9c:	2317      	movs	r3, #23
 8012a9e:	e06f      	b.n	8012b80 <RestoreNvmData+0x128>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 8012aa0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8012aa4:	483b      	ldr	r0, [pc, #236]	@ (8012b94 <RestoreNvmData+0x13c>)
 8012aa6:	f006 fa87 	bl	8018fb8 <Crc32>
 8012aaa:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 8012aac:	4b37      	ldr	r3, [pc, #220]	@ (8012b8c <RestoreNvmData+0x134>)
 8012aae:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8012ab2:	687a      	ldr	r2, [r7, #4]
 8012ab4:	429a      	cmp	r2, r3
 8012ab6:	d001      	beq.n	8012abc <RestoreNvmData+0x64>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012ab8:	2317      	movs	r3, #23
 8012aba:	e061      	b.n	8012b80 <RestoreNvmData+0x128>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 8012abc:	21d4      	movs	r1, #212	@ 0xd4
 8012abe:	4836      	ldr	r0, [pc, #216]	@ (8012b98 <RestoreNvmData+0x140>)
 8012ac0:	f006 fa7a 	bl	8018fb8 <Crc32>
 8012ac4:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 8012ac6:	4b31      	ldr	r3, [pc, #196]	@ (8012b8c <RestoreNvmData+0x134>)
 8012ac8:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8012acc:	687a      	ldr	r2, [r7, #4]
 8012ace:	429a      	cmp	r2, r3
 8012ad0:	d001      	beq.n	8012ad6 <RestoreNvmData+0x7e>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012ad2:	2317      	movs	r3, #23
 8012ad4:	e054      	b.n	8012b80 <RestoreNvmData+0x128>
    }

    // RegionGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 8012ad6:	2110      	movs	r1, #16
 8012ad8:	4830      	ldr	r0, [pc, #192]	@ (8012b9c <RestoreNvmData+0x144>)
 8012ada:	f006 fa6d 	bl	8018fb8 <Crc32>
 8012ade:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 8012ae0:	4b2a      	ldr	r3, [pc, #168]	@ (8012b8c <RestoreNvmData+0x134>)
 8012ae2:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 8012ae6:	687a      	ldr	r2, [r7, #4]
 8012ae8:	429a      	cmp	r2, r3
 8012aea:	d001      	beq.n	8012af0 <RestoreNvmData+0x98>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012aec:	2317      	movs	r3, #23
 8012aee:	e047      	b.n	8012b80 <RestoreNvmData+0x128>
    }

    // RegionGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup2), sizeof( NvmBackup.RegionGroup2 ) -
 8012af0:	f44f 715e 	mov.w	r1, #888	@ 0x378
 8012af4:	482a      	ldr	r0, [pc, #168]	@ (8012ba0 <RestoreNvmData+0x148>)
 8012af6:	f006 fa5f 	bl	8018fb8 <Crc32>
 8012afa:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup2.Crc32 ) );
    if( crc != NvmBackup.RegionGroup2.Crc32 )
 8012afc:	4b23      	ldr	r3, [pc, #140]	@ (8012b8c <RestoreNvmData+0x134>)
 8012afe:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	@ 0x5b0
 8012b02:	687a      	ldr	r2, [r7, #4]
 8012b04:	429a      	cmp	r2, r3
 8012b06:	d001      	beq.n	8012b0c <RestoreNvmData+0xb4>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012b08:	2317      	movs	r3, #23
 8012b0a:	e039      	b.n	8012b80 <RestoreNvmData+0x128>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 8012b0c:	2114      	movs	r1, #20
 8012b0e:	4825      	ldr	r0, [pc, #148]	@ (8012ba4 <RestoreNvmData+0x14c>)
 8012b10:	f006 fa52 	bl	8018fb8 <Crc32>
 8012b14:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 8012b16:	4b1d      	ldr	r3, [pc, #116]	@ (8012b8c <RestoreNvmData+0x134>)
 8012b18:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	@ 0x5c8
 8012b1c:	687a      	ldr	r2, [r7, #4]
 8012b1e:	429a      	cmp	r2, r3
 8012b20:	d001      	beq.n	8012b26 <RestoreNvmData+0xce>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8012b22:	2317      	movs	r3, #23
 8012b24:	e02c      	b.n	8012b80 <RestoreNvmData+0x128>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 8012b26:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8012b2a:	4918      	ldr	r1, [pc, #96]	@ (8012b8c <RestoreNvmData+0x134>)
 8012b2c:	481e      	ldr	r0, [pc, #120]	@ (8012ba8 <RestoreNvmData+0x150>)
 8012b2e:	f006 f9ee 	bl	8018f0e <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 8012b32:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8012b36:	2100      	movs	r1, #0
 8012b38:	4814      	ldr	r0, [pc, #80]	@ (8012b8c <RestoreNvmData+0x134>)
 8012b3a:	f006 fa23 	bl	8018f84 <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8012b3e:	4b12      	ldr	r3, [pc, #72]	@ (8012b88 <RestoreNvmData+0x130>)
 8012b40:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8012b44:	4b10      	ldr	r3, [pc, #64]	@ (8012b88 <RestoreNvmData+0x130>)
 8012b46:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8012b4a:	4b17      	ldr	r3, [pc, #92]	@ (8012ba8 <RestoreNvmData+0x150>)
 8012b4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012b4e:	4a0e      	ldr	r2, [pc, #56]	@ (8012b88 <RestoreNvmData+0x130>)
 8012b50:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012b54:	4b14      	ldr	r3, [pc, #80]	@ (8012ba8 <RestoreNvmData+0x150>)
 8012b56:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 8012b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8012b88 <RestoreNvmData+0x130>)
 8012b5c:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8012b60:	4b09      	ldr	r3, [pc, #36]	@ (8012b88 <RestoreNvmData+0x130>)
 8012b62:	2201      	movs	r2, #1
 8012b64:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8012b68:	4b07      	ldr	r3, [pc, #28]	@ (8012b88 <RestoreNvmData+0x130>)
 8012b6a:	2202      	movs	r2, #2
 8012b6c:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // The public/private network flag may change upon reloading MacGroup2
    // from NVM and we thus need to synchronize the radio. The same function
    // is invoked in LoRaMacInitialization.
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012b70:	4b0e      	ldr	r3, [pc, #56]	@ (8012bac <RestoreNvmData+0x154>)
 8012b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012b74:	4a0c      	ldr	r2, [pc, #48]	@ (8012ba8 <RestoreNvmData+0x150>)
 8012b76:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8012b7a:	4610      	mov	r0, r2
 8012b7c:	4798      	blx	r3
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

    return LORAMAC_STATUS_OK;
 8012b7e:	2300      	movs	r3, #0
}
 8012b80:	4618      	mov	r0, r3
 8012b82:	3708      	adds	r7, #8
 8012b84:	46bd      	mov	sp, r7
 8012b86:	bd80      	pop	{r7, pc}
 8012b88:	20000e04 	.word	0x20000e04
 8012b8c:	20001910 	.word	0x20001910
 8012b90:	20001938 	.word	0x20001938
 8012b94:	20001958 	.word	0x20001958
 8012b98:	20001a5c 	.word	0x20001a5c
 8012b9c:	20001b34 	.word	0x20001b34
 8012ba0:	20001b48 	.word	0x20001b48
 8012ba4:	20001ec4 	.word	0x20001ec4
 8012ba8:	20001344 	.word	0x20001344
 8012bac:	0802200c 	.word	0x0802200c

08012bb0 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8012bb0:	b480      	push	{r7}
 8012bb2:	b083      	sub	sp, #12
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	6078      	str	r0, [r7, #4]
 8012bb8:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d002      	beq.n	8012bc6 <DetermineFrameType+0x16>
 8012bc0:	683b      	ldr	r3, [r7, #0]
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d101      	bne.n	8012bca <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012bc6:	2303      	movs	r3, #3
 8012bc8:	e03b      	b.n	8012c42 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	7b1b      	ldrb	r3, [r3, #12]
 8012bce:	f003 030f 	and.w	r3, r3, #15
 8012bd2:	b2db      	uxtb	r3, r3
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d008      	beq.n	8012bea <DetermineFrameType+0x3a>
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	d003      	beq.n	8012bea <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 8012be2:	683b      	ldr	r3, [r7, #0]
 8012be4:	2200      	movs	r2, #0
 8012be6:	701a      	strb	r2, [r3, #0]
 8012be8:	e02a      	b.n	8012c40 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d103      	bne.n	8012bfc <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 8012bf4:	683b      	ldr	r3, [r7, #0]
 8012bf6:	2201      	movs	r2, #1
 8012bf8:	701a      	strb	r2, [r3, #0]
 8012bfa:	e021      	b.n	8012c40 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	7b1b      	ldrb	r3, [r3, #12]
 8012c00:	f003 030f 	and.w	r3, r3, #15
 8012c04:	b2db      	uxtb	r3, r3
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	d108      	bne.n	8012c1c <DetermineFrameType+0x6c>
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d103      	bne.n	8012c1c <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8012c14:	683b      	ldr	r3, [r7, #0]
 8012c16:	2202      	movs	r2, #2
 8012c18:	701a      	strb	r2, [r3, #0]
 8012c1a:	e011      	b.n	8012c40 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	7b1b      	ldrb	r3, [r3, #12]
 8012c20:	f003 030f 	and.w	r3, r3, #15
 8012c24:	b2db      	uxtb	r3, r3
 8012c26:	2b00      	cmp	r3, #0
 8012c28:	d108      	bne.n	8012c3c <DetermineFrameType+0x8c>
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d003      	beq.n	8012c3c <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8012c34:	683b      	ldr	r3, [r7, #0]
 8012c36:	2203      	movs	r2, #3
 8012c38:	701a      	strb	r2, [r3, #0]
 8012c3a:	e001      	b.n	8012c40 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8012c3c:	2318      	movs	r3, #24
 8012c3e:	e000      	b.n	8012c42 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8012c40:	2300      	movs	r3, #0
}
 8012c42:	4618      	mov	r0, r3
 8012c44:	370c      	adds	r7, #12
 8012c46:	46bd      	mov	sp, r7
 8012c48:	bc80      	pop	{r7}
 8012c4a:	4770      	bx	lr

08012c4c <CheckRetrans>:
    }
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 8012c4c:	b480      	push	{r7}
 8012c4e:	b083      	sub	sp, #12
 8012c50:	af00      	add	r7, sp, #0
 8012c52:	4603      	mov	r3, r0
 8012c54:	460a      	mov	r2, r1
 8012c56:	71fb      	strb	r3, [r7, #7]
 8012c58:	4613      	mov	r3, r2
 8012c5a:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 8012c5c:	79fa      	ldrb	r2, [r7, #7]
 8012c5e:	79bb      	ldrb	r3, [r7, #6]
 8012c60:	429a      	cmp	r2, r3
 8012c62:	d301      	bcc.n	8012c68 <CheckRetrans+0x1c>
    {
        return true;
 8012c64:	2301      	movs	r3, #1
 8012c66:	e000      	b.n	8012c6a <CheckRetrans+0x1e>
    }
    return false;
 8012c68:	2300      	movs	r3, #0
}
 8012c6a:	4618      	mov	r0, r3
 8012c6c:	370c      	adds	r7, #12
 8012c6e:	46bd      	mov	sp, r7
 8012c70:	bc80      	pop	{r7}
 8012c72:	4770      	bx	lr

08012c74 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8012c74:	b580      	push	{r7, lr}
 8012c76:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8012c78:	4b12      	ldr	r3, [pc, #72]	@ (8012cc4 <CheckRetransUnconfirmedUplink+0x50>)
 8012c7a:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012c7e:	4a12      	ldr	r2, [pc, #72]	@ (8012cc8 <CheckRetransUnconfirmedUplink+0x54>)
 8012c80:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 8012c84:	4611      	mov	r1, r2
 8012c86:	4618      	mov	r0, r3
 8012c88:	f7ff ffe0 	bl	8012c4c <CheckRetrans>
 8012c8c:	4603      	mov	r3, r0
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	d001      	beq.n	8012c96 <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8012c92:	2301      	movs	r3, #1
 8012c94:	e014      	b.n	8012cc0 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8012c96:	4b0b      	ldr	r3, [pc, #44]	@ (8012cc4 <CheckRetransUnconfirmedUplink+0x50>)
 8012c98:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8012c9c:	f003 0302 	and.w	r3, r3, #2
 8012ca0:	b2db      	uxtb	r3, r3
 8012ca2:	2b00      	cmp	r3, #0
 8012ca4:	d00b      	beq.n	8012cbe <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8012ca6:	4b07      	ldr	r3, [pc, #28]	@ (8012cc4 <CheckRetransUnconfirmedUplink+0x50>)
 8012ca8:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d004      	beq.n	8012cba <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8012cb0:	4b04      	ldr	r3, [pc, #16]	@ (8012cc4 <CheckRetransUnconfirmedUplink+0x50>)
 8012cb2:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8012cb6:	2b01      	cmp	r3, #1
 8012cb8:	d101      	bne.n	8012cbe <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 8012cba:	2301      	movs	r3, #1
 8012cbc:	e000      	b.n	8012cc0 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 8012cbe:	2300      	movs	r3, #0
}
 8012cc0:	4618      	mov	r0, r3
 8012cc2:	bd80      	pop	{r7, pc}
 8012cc4:	20000e04 	.word	0x20000e04
 8012cc8:	20001344 	.word	0x20001344

08012ccc <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8012ccc:	b580      	push	{r7, lr}
 8012cce:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8012cd0:	4b10      	ldr	r3, [pc, #64]	@ (8012d14 <CheckRetransConfirmedUplink+0x48>)
 8012cd2:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012cd6:	4a10      	ldr	r2, [pc, #64]	@ (8012d18 <CheckRetransConfirmedUplink+0x4c>)
 8012cd8:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 8012cdc:	4611      	mov	r1, r2
 8012cde:	4618      	mov	r0, r3
 8012ce0:	f7ff ffb4 	bl	8012c4c <CheckRetrans>
 8012ce4:	4603      	mov	r3, r0
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	d001      	beq.n	8012cee <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8012cea:	2301      	movs	r3, #1
 8012cec:	e00f      	b.n	8012d0e <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8012cee:	4b09      	ldr	r3, [pc, #36]	@ (8012d14 <CheckRetransConfirmedUplink+0x48>)
 8012cf0:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8012cf4:	f003 0302 	and.w	r3, r3, #2
 8012cf8:	b2db      	uxtb	r3, r3
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d006      	beq.n	8012d0c <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8012cfe:	4b05      	ldr	r3, [pc, #20]	@ (8012d14 <CheckRetransConfirmedUplink+0x48>)
 8012d00:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d001      	beq.n	8012d0c <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 8012d08:	2301      	movs	r3, #1
 8012d0a:	e000      	b.n	8012d0e <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 8012d0c:	2300      	movs	r3, #0
}
 8012d0e:	4618      	mov	r0, r3
 8012d10:	bd80      	pop	{r7, pc}
 8012d12:	bf00      	nop
 8012d14:	20000e04 	.word	0x20000e04
 8012d18:	20001344 	.word	0x20001344

08012d1c <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 8012d1c:	b480      	push	{r7}
 8012d1e:	b083      	sub	sp, #12
 8012d20:	af00      	add	r7, sp, #0
 8012d22:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d2a:	d002      	beq.n	8012d32 <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	3301      	adds	r3, #1
 8012d30:	607b      	str	r3, [r7, #4]
    }
    return counter;
 8012d32:	687b      	ldr	r3, [r7, #4]
}
 8012d34:	4618      	mov	r0, r3
 8012d36:	370c      	adds	r7, #12
 8012d38:	46bd      	mov	sp, r7
 8012d3a:	bc80      	pop	{r7}
 8012d3c:	4770      	bx	lr
	...

08012d40 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8012d40:	b580      	push	{r7, lr}
 8012d42:	af00      	add	r7, sp, #0
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8012d44:	4b1a      	ldr	r3, [pc, #104]	@ (8012db0 <StopRetransmission+0x70>)
 8012d46:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8012d4a:	f003 0302 	and.w	r3, r3, #2
 8012d4e:	b2db      	uxtb	r3, r3
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d009      	beq.n	8012d68 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8012d54:	4b16      	ldr	r3, [pc, #88]	@ (8012db0 <StopRetransmission+0x70>)
 8012d56:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	d011      	beq.n	8012d82 <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 8012d5e:	4b14      	ldr	r3, [pc, #80]	@ (8012db0 <StopRetransmission+0x70>)
 8012d60:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8012d64:	2b01      	cmp	r3, #1
 8012d66:	d00c      	beq.n	8012d82 <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 8012d68:	4b12      	ldr	r3, [pc, #72]	@ (8012db4 <StopRetransmission+0x74>)
 8012d6a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d007      	beq.n	8012d82 <StopRetransmission+0x42>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 8012d72:	4b10      	ldr	r3, [pc, #64]	@ (8012db4 <StopRetransmission+0x74>)
 8012d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d76:	4618      	mov	r0, r3
 8012d78:	f7ff ffd0 	bl	8012d1c <IncreaseAdrAckCounter>
 8012d7c:	4603      	mov	r3, r0
 8012d7e:	4a0d      	ldr	r2, [pc, #52]	@ (8012db4 <StopRetransmission+0x74>)
 8012d80:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8012d82:	4b0b      	ldr	r3, [pc, #44]	@ (8012db0 <StopRetransmission+0x70>)
 8012d84:	2200      	movs	r2, #0
 8012d86:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.NodeAckRequested = false;
 8012d8a:	4b09      	ldr	r3, [pc, #36]	@ (8012db0 <StopRetransmission+0x70>)
 8012d8c:	2200      	movs	r2, #0
 8012d8e:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8012d92:	4b07      	ldr	r3, [pc, #28]	@ (8012db0 <StopRetransmission+0x70>)
 8012d94:	2200      	movs	r2, #0
 8012d96:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8012d9a:	4b05      	ldr	r3, [pc, #20]	@ (8012db0 <StopRetransmission+0x70>)
 8012d9c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012da0:	f023 0302 	bic.w	r3, r3, #2
 8012da4:	4a02      	ldr	r2, [pc, #8]	@ (8012db0 <StopRetransmission+0x70>)
 8012da6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 8012daa:	2301      	movs	r3, #1
}
 8012dac:	4618      	mov	r0, r3
 8012dae:	bd80      	pop	{r7, pc}
 8012db0:	20000e04 	.word	0x20000e04
 8012db4:	20001344 	.word	0x20001344

08012db8 <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 8012db8:	b580      	push	{r7, lr}
 8012dba:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8012dbc:	4b08      	ldr	r3, [pc, #32]	@ (8012de0 <OnMacProcessNotify+0x28>)
 8012dbe:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d00a      	beq.n	8012ddc <OnMacProcessNotify+0x24>
 8012dc6:	4b06      	ldr	r3, [pc, #24]	@ (8012de0 <OnMacProcessNotify+0x28>)
 8012dc8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012dcc:	695b      	ldr	r3, [r3, #20]
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	d004      	beq.n	8012ddc <OnMacProcessNotify+0x24>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8012dd2:	4b03      	ldr	r3, [pc, #12]	@ (8012de0 <OnMacProcessNotify+0x28>)
 8012dd4:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012dd8:	695b      	ldr	r3, [r3, #20]
 8012dda:	4798      	blx	r3
    }
}
 8012ddc:	bf00      	nop
 8012dde:	bd80      	pop	{r7, pc}
 8012de0:	20000e04 	.word	0x20000e04

08012de4 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b082      	sub	sp, #8
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	4603      	mov	r3, r0
 8012dec:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 8012dee:	4b0b      	ldr	r3, [pc, #44]	@ (8012e1c <CallNvmDataChangeCallback+0x38>)
 8012df0:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d00c      	beq.n	8012e12 <CallNvmDataChangeCallback+0x2e>
 8012df8:	4b08      	ldr	r3, [pc, #32]	@ (8012e1c <CallNvmDataChangeCallback+0x38>)
 8012dfa:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012dfe:	691b      	ldr	r3, [r3, #16]
 8012e00:	2b00      	cmp	r3, #0
 8012e02:	d006      	beq.n	8012e12 <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 8012e04:	4b05      	ldr	r3, [pc, #20]	@ (8012e1c <CallNvmDataChangeCallback+0x38>)
 8012e06:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8012e0a:	691b      	ldr	r3, [r3, #16]
 8012e0c:	88fa      	ldrh	r2, [r7, #6]
 8012e0e:	4610      	mov	r0, r2
 8012e10:	4798      	blx	r3
    }
}
 8012e12:	bf00      	nop
 8012e14:	3708      	adds	r7, #8
 8012e16:	46bd      	mov	sp, r7
 8012e18:	bd80      	pop	{r7, pc}
 8012e1a:	bf00      	nop
 8012e1c:	20000e04 	.word	0x20000e04

08012e20 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 8012e20:	b480      	push	{r7}
 8012e22:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8012e24:	4b0b      	ldr	r3, [pc, #44]	@ (8012e54 <IsRequestPending+0x34>)
 8012e26:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8012e2a:	f003 0304 	and.w	r3, r3, #4
 8012e2e:	b2db      	uxtb	r3, r3
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d107      	bne.n	8012e44 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8012e34:	4b07      	ldr	r3, [pc, #28]	@ (8012e54 <IsRequestPending+0x34>)
 8012e36:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8012e3a:	f003 0301 	and.w	r3, r3, #1
 8012e3e:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d001      	beq.n	8012e48 <IsRequestPending+0x28>
    {
        return 1;
 8012e44:	2301      	movs	r3, #1
 8012e46:	e000      	b.n	8012e4a <IsRequestPending+0x2a>
    }
    return 0;
 8012e48:	2300      	movs	r3, #0
}
 8012e4a:	4618      	mov	r0, r3
 8012e4c:	46bd      	mov	sp, r7
 8012e4e:	bc80      	pop	{r7}
 8012e50:	4770      	bx	lr
 8012e52:	bf00      	nop
 8012e54:	20000e04 	.word	0x20000e04

08012e58 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8012e58:	b580      	push	{r7, lr}
 8012e5a:	b08e      	sub	sp, #56	@ 0x38
 8012e5c:	af02      	add	r7, sp, #8
 8012e5e:	60f8      	str	r0, [r7, #12]
 8012e60:	60b9      	str	r1, [r7, #8]
 8012e62:	4613      	mov	r3, r2
 8012e64:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 8012e66:	68fb      	ldr	r3, [r7, #12]
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d002      	beq.n	8012e72 <LoRaMacInitialization+0x1a>
 8012e6c:	68bb      	ldr	r3, [r7, #8]
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d101      	bne.n	8012e76 <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012e72:	2303      	movs	r3, #3
 8012e74:	e272      	b.n	801335c <LoRaMacInitialization+0x504>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8012e76:	68fb      	ldr	r3, [r7, #12]
 8012e78:	681b      	ldr	r3, [r3, #0]
 8012e7a:	2b00      	cmp	r3, #0
 8012e7c:	d00b      	beq.n	8012e96 <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8012e7e:	68fb      	ldr	r3, [r7, #12]
 8012e80:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	d007      	beq.n	8012e96 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 8012e86:	68fb      	ldr	r3, [r7, #12]
 8012e88:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d003      	beq.n	8012e96 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8012e8e:	68fb      	ldr	r3, [r7, #12]
 8012e90:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d101      	bne.n	8012e9a <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012e96:	2303      	movs	r3, #3
 8012e98:	e260      	b.n	801335c <LoRaMacInitialization+0x504>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8012e9a:	79fb      	ldrb	r3, [r7, #7]
 8012e9c:	4618      	mov	r0, r3
 8012e9e:	f003 fcfb 	bl	8016898 <RegionIsActive>
 8012ea2:	4603      	mov	r3, r0
 8012ea4:	f083 0301 	eor.w	r3, r3, #1
 8012ea8:	b2db      	uxtb	r3, r3
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d001      	beq.n	8012eb2 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8012eae:	2309      	movs	r3, #9
 8012eb0:	e254      	b.n	801335c <LoRaMacInitialization+0x504>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 8012eb2:	68f8      	ldr	r0, [r7, #12]
 8012eb4:	f002 f98e 	bl	80151d4 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 8012eb8:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8012ebc:	2100      	movs	r1, #0
 8012ebe:	48c7      	ldr	r0, [pc, #796]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012ec0:	f006 f860 	bl	8018f84 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 8012ec4:	f44f 62a8 	mov.w	r2, #1344	@ 0x540
 8012ec8:	2100      	movs	r1, #0
 8012eca:	48c5      	ldr	r0, [pc, #788]	@ (80131e0 <LoRaMacInitialization+0x388>)
 8012ecc:	f006 f85a 	bl	8018f84 <memset1>
    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 8012ed0:	4ac2      	ldr	r2, [pc, #776]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012ed2:	79fb      	ldrb	r3, [r7, #7]
 8012ed4:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 8012ed8:	4bc0      	ldr	r3, [pc, #768]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012eda:	2200      	movs	r2, #0
 8012edc:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 8012ee0:	4bbe      	ldr	r3, [pc, #760]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012ee2:	2200      	movs	r2, #0
 8012ee4:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 8012ee8:	4bbc      	ldr	r3, [pc, #752]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012eea:	4abe      	ldr	r2, [pc, #760]	@ (80131e4 <LoRaMacInitialization+0x38c>)
 8012eec:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8012ef0:	2300      	movs	r3, #0
 8012ef2:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8012ef6:	4bbc      	ldr	r3, [pc, #752]	@ (80131e8 <LoRaMacInitialization+0x390>)
 8012ef8:	617b      	str	r3, [r7, #20]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8012efa:	4bbc      	ldr	r3, [pc, #752]	@ (80131ec <LoRaMacInitialization+0x394>)
 8012efc:	61bb      	str	r3, [r7, #24]
    params.Bands = &RegionBands;
 8012efe:	4bbc      	ldr	r3, [pc, #752]	@ (80131f0 <LoRaMacInitialization+0x398>)
 8012f00:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012f02:	4bb6      	ldr	r3, [pc, #728]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012f04:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012f08:	f107 0214 	add.w	r2, r7, #20
 8012f0c:	4611      	mov	r1, r2
 8012f0e:	4618      	mov	r0, r3
 8012f10:	f003 fcfb 	bl	801690a <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8012f14:	230f      	movs	r3, #15
 8012f16:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012f1a:	4bb0      	ldr	r3, [pc, #704]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012f1c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012f20:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012f24:	4611      	mov	r1, r2
 8012f26:	4618      	mov	r0, r3
 8012f28:	f003 fcc6 	bl	80168b8 <RegionGetPhyParam>
 8012f2c:	4603      	mov	r3, r0
 8012f2e:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8012f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	bf14      	ite	ne
 8012f36:	2301      	movne	r3, #1
 8012f38:	2300      	moveq	r3, #0
 8012f3a:	b2da      	uxtb	r2, r3
 8012f3c:	4ba7      	ldr	r3, [pc, #668]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012f3e:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8012f42:	230a      	movs	r3, #10
 8012f44:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012f48:	4ba4      	ldr	r3, [pc, #656]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012f4a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012f4e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012f52:	4611      	mov	r1, r2
 8012f54:	4618      	mov	r0, r3
 8012f56:	f003 fcaf 	bl	80168b8 <RegionGetPhyParam>
 8012f5a:	4603      	mov	r3, r0
 8012f5c:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8012f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f60:	b25a      	sxtb	r2, r3
 8012f62:	4b9e      	ldr	r3, [pc, #632]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012f64:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 8012f68:	2306      	movs	r3, #6
 8012f6a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012f6e:	4b9b      	ldr	r3, [pc, #620]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012f70:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012f74:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012f78:	4611      	mov	r1, r2
 8012f7a:	4618      	mov	r0, r3
 8012f7c:	f003 fc9c 	bl	80168b8 <RegionGetPhyParam>
 8012f80:	4603      	mov	r3, r0
 8012f82:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 8012f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f86:	b25a      	sxtb	r2, r3
 8012f88:	4b94      	ldr	r3, [pc, #592]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012f8a:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8012f8e:	2310      	movs	r3, #16
 8012f90:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012f94:	4b91      	ldr	r3, [pc, #580]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012f96:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012f9a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012f9e:	4611      	mov	r1, r2
 8012fa0:	4618      	mov	r0, r3
 8012fa2:	f003 fc89 	bl	80168b8 <RegionGetPhyParam>
 8012fa6:	4603      	mov	r3, r0
 8012fa8:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8012faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fac:	4a8b      	ldr	r2, [pc, #556]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012fae:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 8012fb2:	2311      	movs	r3, #17
 8012fb4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012fb8:	4b88      	ldr	r3, [pc, #544]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012fba:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012fbe:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012fc2:	4611      	mov	r1, r2
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	f003 fc77 	bl	80168b8 <RegionGetPhyParam>
 8012fca:	4603      	mov	r3, r0
 8012fcc:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8012fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fd0:	4a82      	ldr	r2, [pc, #520]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012fd2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 8012fd6:	2312      	movs	r3, #18
 8012fd8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012fdc:	4b7f      	ldr	r3, [pc, #508]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012fde:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012fe2:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8012fe6:	4611      	mov	r1, r2
 8012fe8:	4618      	mov	r0, r3
 8012fea:	f003 fc65 	bl	80168b8 <RegionGetPhyParam>
 8012fee:	4603      	mov	r3, r0
 8012ff0:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8012ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ff4:	4a79      	ldr	r2, [pc, #484]	@ (80131dc <LoRaMacInitialization+0x384>)
 8012ff6:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8012ffa:	2313      	movs	r3, #19
 8012ffc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013000:	4b76      	ldr	r3, [pc, #472]	@ (80131dc <LoRaMacInitialization+0x384>)
 8013002:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013006:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801300a:	4611      	mov	r1, r2
 801300c:	4618      	mov	r0, r3
 801300e:	f003 fc53 	bl	80168b8 <RegionGetPhyParam>
 8013012:	4603      	mov	r3, r0
 8013014:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8013016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013018:	4a70      	ldr	r2, [pc, #448]	@ (80131dc <LoRaMacInitialization+0x384>)
 801301a:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 801301e:	2314      	movs	r3, #20
 8013020:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013024:	4b6d      	ldr	r3, [pc, #436]	@ (80131dc <LoRaMacInitialization+0x384>)
 8013026:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801302a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801302e:	4611      	mov	r1, r2
 8013030:	4618      	mov	r0, r3
 8013032:	f003 fc41 	bl	80168b8 <RegionGetPhyParam>
 8013036:	4603      	mov	r3, r0
 8013038:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 801303a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801303c:	4a67      	ldr	r2, [pc, #412]	@ (80131dc <LoRaMacInitialization+0x384>)
 801303e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8013042:	2316      	movs	r3, #22
 8013044:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013048:	4b64      	ldr	r3, [pc, #400]	@ (80131dc <LoRaMacInitialization+0x384>)
 801304a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801304e:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8013052:	4611      	mov	r1, r2
 8013054:	4618      	mov	r0, r3
 8013056:	f003 fc2f 	bl	80168b8 <RegionGetPhyParam>
 801305a:	4603      	mov	r3, r0
 801305c:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 801305e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013060:	b2da      	uxtb	r2, r3
 8013062:	4b5e      	ldr	r3, [pc, #376]	@ (80131dc <LoRaMacInitialization+0x384>)
 8013064:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8013068:	2317      	movs	r3, #23
 801306a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801306e:	4b5b      	ldr	r3, [pc, #364]	@ (80131dc <LoRaMacInitialization+0x384>)
 8013070:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013074:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8013078:	4611      	mov	r1, r2
 801307a:	4618      	mov	r0, r3
 801307c:	f003 fc1c 	bl	80168b8 <RegionGetPhyParam>
 8013080:	4603      	mov	r3, r0
 8013082:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8013084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013086:	4a55      	ldr	r2, [pc, #340]	@ (80131dc <LoRaMacInitialization+0x384>)
 8013088:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 801308c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801308e:	4a53      	ldr	r2, [pc, #332]	@ (80131dc <LoRaMacInitialization+0x384>)
 8013090:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8013094:	2318      	movs	r3, #24
 8013096:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801309a:	4b50      	ldr	r3, [pc, #320]	@ (80131dc <LoRaMacInitialization+0x384>)
 801309c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80130a0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80130a4:	4611      	mov	r1, r2
 80130a6:	4618      	mov	r0, r3
 80130a8:	f003 fc06 	bl	80168b8 <RegionGetPhyParam>
 80130ac:	4603      	mov	r3, r0
 80130ae:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 80130b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130b2:	b2da      	uxtb	r2, r3
 80130b4:	4b49      	ldr	r3, [pc, #292]	@ (80131dc <LoRaMacInitialization+0x384>)
 80130b6:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 80130ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130bc:	b2da      	uxtb	r2, r3
 80130be:	4b47      	ldr	r3, [pc, #284]	@ (80131dc <LoRaMacInitialization+0x384>)
 80130c0:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 80130c4:	231d      	movs	r3, #29
 80130c6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80130ca:	4b44      	ldr	r3, [pc, #272]	@ (80131dc <LoRaMacInitialization+0x384>)
 80130cc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80130d0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80130d4:	4611      	mov	r1, r2
 80130d6:	4618      	mov	r0, r3
 80130d8:	f003 fbee 	bl	80168b8 <RegionGetPhyParam>
 80130dc:	4603      	mov	r3, r0
 80130de:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 80130e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130e2:	b2da      	uxtb	r2, r3
 80130e4:	4b3d      	ldr	r3, [pc, #244]	@ (80131dc <LoRaMacInitialization+0x384>)
 80130e6:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 80130ea:	231e      	movs	r3, #30
 80130ec:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80130f0:	4b3a      	ldr	r3, [pc, #232]	@ (80131dc <LoRaMacInitialization+0x384>)
 80130f2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80130f6:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80130fa:	4611      	mov	r1, r2
 80130fc:	4618      	mov	r0, r3
 80130fe:	f003 fbdb 	bl	80168b8 <RegionGetPhyParam>
 8013102:	4603      	mov	r3, r0
 8013104:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8013106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013108:	b2da      	uxtb	r2, r3
 801310a:	4b34      	ldr	r3, [pc, #208]	@ (80131dc <LoRaMacInitialization+0x384>)
 801310c:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8013110:	231f      	movs	r3, #31
 8013112:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013116:	4b31      	ldr	r3, [pc, #196]	@ (80131dc <LoRaMacInitialization+0x384>)
 8013118:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801311c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8013120:	4611      	mov	r1, r2
 8013122:	4618      	mov	r0, r3
 8013124:	f003 fbc8 	bl	80168b8 <RegionGetPhyParam>
 8013128:	4603      	mov	r3, r0
 801312a:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 801312c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801312e:	4a2b      	ldr	r2, [pc, #172]	@ (80131dc <LoRaMacInitialization+0x384>)
 8013130:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8013134:	2320      	movs	r3, #32
 8013136:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801313a:	4b28      	ldr	r3, [pc, #160]	@ (80131dc <LoRaMacInitialization+0x384>)
 801313c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013140:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8013144:	4611      	mov	r1, r2
 8013146:	4618      	mov	r0, r3
 8013148:	f003 fbb6 	bl	80168b8 <RegionGetPhyParam>
 801314c:	4603      	mov	r3, r0
 801314e:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8013150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013152:	4a22      	ldr	r2, [pc, #136]	@ (80131dc <LoRaMacInitialization+0x384>)
 8013154:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8013158:	230b      	movs	r3, #11
 801315a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801315e:	4b1f      	ldr	r3, [pc, #124]	@ (80131dc <LoRaMacInitialization+0x384>)
 8013160:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013164:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8013168:	4611      	mov	r1, r2
 801316a:	4618      	mov	r0, r3
 801316c:	f003 fba4 	bl	80168b8 <RegionGetPhyParam>
 8013170:	4603      	mov	r3, r0
 8013172:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 8013174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013176:	b29a      	uxth	r2, r3
 8013178:	4b18      	ldr	r3, [pc, #96]	@ (80131dc <LoRaMacInitialization+0x384>)
 801317a:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 801317e:	230c      	movs	r3, #12
 8013180:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013184:	4b15      	ldr	r3, [pc, #84]	@ (80131dc <LoRaMacInitialization+0x384>)
 8013186:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801318a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801318e:	4611      	mov	r1, r2
 8013190:	4618      	mov	r0, r3
 8013192:	f003 fb91 	bl	80168b8 <RegionGetPhyParam>
 8013196:	4603      	mov	r3, r0
 8013198:	627b      	str	r3, [r7, #36]	@ 0x24
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 801319a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801319c:	b29a      	uxth	r2, r3
 801319e:	4b0f      	ldr	r3, [pc, #60]	@ (80131dc <LoRaMacInitialization+0x384>)
 80131a0:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 80131a4:	4b0d      	ldr	r3, [pc, #52]	@ (80131dc <LoRaMacInitialization+0x384>)
 80131a6:	2201      	movs	r2, #1
 80131a8:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 80131ac:	4b0b      	ldr	r3, [pc, #44]	@ (80131dc <LoRaMacInitialization+0x384>)
 80131ae:	220a      	movs	r2, #10
 80131b0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 80131b4:	4b09      	ldr	r3, [pc, #36]	@ (80131dc <LoRaMacInitialization+0x384>)
 80131b6:	2206      	movs	r2, #6
 80131b8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 80131bc:	4b07      	ldr	r3, [pc, #28]	@ (80131dc <LoRaMacInitialization+0x384>)
 80131be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80131c2:	4a06      	ldr	r2, [pc, #24]	@ (80131dc <LoRaMacInitialization+0x384>)
 80131c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 80131c6:	4b05      	ldr	r3, [pc, #20]	@ (80131dc <LoRaMacInitialization+0x384>)
 80131c8:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 80131cc:	4b03      	ldr	r3, [pc, #12]	@ (80131dc <LoRaMacInitialization+0x384>)
 80131ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 80131d2:	4b02      	ldr	r3, [pc, #8]	@ (80131dc <LoRaMacInitialization+0x384>)
 80131d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80131d8:	e00c      	b.n	80131f4 <LoRaMacInitialization+0x39c>
 80131da:	bf00      	nop
 80131dc:	20001344 	.word	0x20001344
 80131e0:	20000e04 	.word	0x20000e04
 80131e4:	01000400 	.word	0x01000400
 80131e8:	20001568 	.word	0x20001568
 80131ec:	2000157c 	.word	0x2000157c
 80131f0:	20001edc 	.word	0x20001edc
 80131f4:	4a5b      	ldr	r2, [pc, #364]	@ (8013364 <LoRaMacInitialization+0x50c>)
 80131f6:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 80131f8:	4b5a      	ldr	r3, [pc, #360]	@ (8013364 <LoRaMacInitialization+0x50c>)
 80131fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80131fe:	4a59      	ldr	r2, [pc, #356]	@ (8013364 <LoRaMacInitialization+0x50c>)
 8013200:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8013202:	4b58      	ldr	r3, [pc, #352]	@ (8013364 <LoRaMacInitialization+0x50c>)
 8013204:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8013208:	4a56      	ldr	r2, [pc, #344]	@ (8013364 <LoRaMacInitialization+0x50c>)
 801320a:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 801320c:	4b55      	ldr	r3, [pc, #340]	@ (8013364 <LoRaMacInitialization+0x50c>)
 801320e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8013212:	4a54      	ldr	r2, [pc, #336]	@ (8013364 <LoRaMacInitialization+0x50c>)
 8013214:	6613      	str	r3, [r2, #96]	@ 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8013216:	4b53      	ldr	r3, [pc, #332]	@ (8013364 <LoRaMacInitialization+0x50c>)
 8013218:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801321c:	4a51      	ldr	r2, [pc, #324]	@ (8013364 <LoRaMacInitialization+0x50c>)
 801321e:	6653      	str	r3, [r2, #100]	@ 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8013220:	4b50      	ldr	r3, [pc, #320]	@ (8013364 <LoRaMacInitialization+0x50c>)
 8013222:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 8013226:	4b4f      	ldr	r3, [pc, #316]	@ (8013364 <LoRaMacInitialization+0x50c>)
 8013228:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 801322c:	4b4d      	ldr	r3, [pc, #308]	@ (8013364 <LoRaMacInitialization+0x50c>)
 801322e:	2201      	movs	r2, #1
 8013230:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8013234:	4a4c      	ldr	r2, [pc, #304]	@ (8013368 <LoRaMacInitialization+0x510>)
 8013236:	68bb      	ldr	r3, [r7, #8]
 8013238:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( false );
 801323c:	2000      	movs	r0, #0
 801323e:	f7ff f86b 	bl	8012318 <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8013242:	4b48      	ldr	r3, [pc, #288]	@ (8013364 <LoRaMacInitialization+0x50c>)
 8013244:	2201      	movs	r2, #1
 8013246:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119

    MacCtx.MacPrimitives = primitives;
 801324a:	4a47      	ldr	r2, [pc, #284]	@ (8013368 <LoRaMacInitialization+0x510>)
 801324c:	68fb      	ldr	r3, [r7, #12]
 801324e:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 8013252:	4b45      	ldr	r3, [pc, #276]	@ (8013368 <LoRaMacInitialization+0x510>)
 8013254:	2200      	movs	r2, #0
 8013256:	f883 2491 	strb.w	r2, [r3, #1169]	@ 0x491
    MacCtx.MacState = LORAMAC_STOPPED;
 801325a:	4b43      	ldr	r3, [pc, #268]	@ (8013368 <LoRaMacInitialization+0x510>)
 801325c:	2201      	movs	r2, #1
 801325e:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8013262:	4b40      	ldr	r3, [pc, #256]	@ (8013364 <LoRaMacInitialization+0x50c>)
 8013264:	2200      	movs	r2, #0
 8013266:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8013268:	4b3e      	ldr	r3, [pc, #248]	@ (8013364 <LoRaMacInitialization+0x50c>)
 801326a:	2200      	movs	r2, #0
 801326c:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 801326e:	2300      	movs	r3, #0
 8013270:	9300      	str	r3, [sp, #0]
 8013272:	4b3e      	ldr	r3, [pc, #248]	@ (801336c <LoRaMacInitialization+0x514>)
 8013274:	2200      	movs	r2, #0
 8013276:	f04f 31ff 	mov.w	r1, #4294967295
 801327a:	483d      	ldr	r0, [pc, #244]	@ (8013370 <LoRaMacInitialization+0x518>)
 801327c:	f009 fef6 	bl	801d06c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8013280:	2300      	movs	r3, #0
 8013282:	9300      	str	r3, [sp, #0]
 8013284:	4b3b      	ldr	r3, [pc, #236]	@ (8013374 <LoRaMacInitialization+0x51c>)
 8013286:	2200      	movs	r2, #0
 8013288:	f04f 31ff 	mov.w	r1, #4294967295
 801328c:	483a      	ldr	r0, [pc, #232]	@ (8013378 <LoRaMacInitialization+0x520>)
 801328e:	f009 feed 	bl	801d06c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8013292:	2300      	movs	r3, #0
 8013294:	9300      	str	r3, [sp, #0]
 8013296:	4b39      	ldr	r3, [pc, #228]	@ (801337c <LoRaMacInitialization+0x524>)
 8013298:	2200      	movs	r2, #0
 801329a:	f04f 31ff 	mov.w	r1, #4294967295
 801329e:	4838      	ldr	r0, [pc, #224]	@ (8013380 <LoRaMacInitialization+0x528>)
 80132a0:	f009 fee4 	bl	801d06c <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 80132a4:	2300      	movs	r3, #0
 80132a6:	9300      	str	r3, [sp, #0]
 80132a8:	4b36      	ldr	r3, [pc, #216]	@ (8013384 <LoRaMacInitialization+0x52c>)
 80132aa:	2200      	movs	r2, #0
 80132ac:	f04f 31ff 	mov.w	r1, #4294967295
 80132b0:	4835      	ldr	r0, [pc, #212]	@ (8013388 <LoRaMacInitialization+0x530>)
 80132b2:	f009 fedb 	bl	801d06c <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // At stack initialization no JoinReq has been transmitted yet
    MacCtx.IsFirstJoinReqTx = true;
 80132b6:	4b2c      	ldr	r3, [pc, #176]	@ (8013368 <LoRaMacInitialization+0x510>)
 80132b8:	2201      	movs	r2, #1
 80132ba:	f883 253c 	strb.w	r2, [r3, #1340]	@ 0x53c

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 80132be:	4b33      	ldr	r3, [pc, #204]	@ (801338c <LoRaMacInitialization+0x534>)
 80132c0:	2200      	movs	r2, #0
 80132c2:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 80132c4:	4b28      	ldr	r3, [pc, #160]	@ (8013368 <LoRaMacInitialization+0x510>)
 80132c6:	4a32      	ldr	r2, [pc, #200]	@ (8013390 <LoRaMacInitialization+0x538>)
 80132c8:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 80132cc:	4b26      	ldr	r3, [pc, #152]	@ (8013368 <LoRaMacInitialization+0x510>)
 80132ce:	4a31      	ldr	r2, [pc, #196]	@ (8013394 <LoRaMacInitialization+0x53c>)
 80132d0:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 80132d4:	4b24      	ldr	r3, [pc, #144]	@ (8013368 <LoRaMacInitialization+0x510>)
 80132d6:	4a30      	ldr	r2, [pc, #192]	@ (8013398 <LoRaMacInitialization+0x540>)
 80132d8:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 80132dc:	4b22      	ldr	r3, [pc, #136]	@ (8013368 <LoRaMacInitialization+0x510>)
 80132de:	4a2f      	ldr	r2, [pc, #188]	@ (801339c <LoRaMacInitialization+0x544>)
 80132e0:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 80132e4:	4b20      	ldr	r3, [pc, #128]	@ (8013368 <LoRaMacInitialization+0x510>)
 80132e6:	4a2e      	ldr	r2, [pc, #184]	@ (80133a0 <LoRaMacInitialization+0x548>)
 80132e8:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 80132ec:	4b2d      	ldr	r3, [pc, #180]	@ (80133a4 <LoRaMacInitialization+0x54c>)
 80132ee:	681b      	ldr	r3, [r3, #0]
 80132f0:	482d      	ldr	r0, [pc, #180]	@ (80133a8 <LoRaMacInitialization+0x550>)
 80132f2:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 80132f4:	482d      	ldr	r0, [pc, #180]	@ (80133ac <LoRaMacInitialization+0x554>)
 80132f6:	f7fa f9af 	bl	800d658 <SecureElementInit>
 80132fa:	4603      	mov	r3, r0
 80132fc:	2b00      	cmp	r3, #0
 80132fe:	d001      	beq.n	8013304 <LoRaMacInitialization+0x4ac>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8013300:	2311      	movs	r3, #17
 8013302:	e02b      	b.n	801335c <LoRaMacInitialization+0x504>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8013304:	4817      	ldr	r0, [pc, #92]	@ (8013364 <LoRaMacInitialization+0x50c>)
 8013306:	f002 fc21 	bl	8015b4c <LoRaMacCryptoInit>
 801330a:	4603      	mov	r3, r0
 801330c:	2b00      	cmp	r3, #0
 801330e:	d001      	beq.n	8013314 <LoRaMacInitialization+0x4bc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8013310:	2311      	movs	r3, #17
 8013312:	e023      	b.n	801335c <LoRaMacInitialization+0x504>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8013314:	f001 fd20 	bl	8014d58 <LoRaMacCommandsInit>
 8013318:	4603      	mov	r3, r0
 801331a:	2b00      	cmp	r3, #0
 801331c:	d001      	beq.n	8013322 <LoRaMacInitialization+0x4ca>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801331e:	2313      	movs	r3, #19
 8013320:	e01c      	b.n	801335c <LoRaMacInitialization+0x504>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8013322:	4823      	ldr	r0, [pc, #140]	@ (80133b0 <LoRaMacInitialization+0x558>)
 8013324:	f002 fcb2 	bl	8015c8c <LoRaMacCryptoSetMulticastReference>
 8013328:	4603      	mov	r3, r0
 801332a:	2b00      	cmp	r3, #0
 801332c:	d001      	beq.n	8013332 <LoRaMacInitialization+0x4da>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801332e:	2311      	movs	r3, #17
 8013330:	e014      	b.n	801335c <LoRaMacInitialization+0x504>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8013332:	4b1c      	ldr	r3, [pc, #112]	@ (80133a4 <LoRaMacInitialization+0x54c>)
 8013334:	695b      	ldr	r3, [r3, #20]
 8013336:	4798      	blx	r3
 8013338:	4603      	mov	r3, r0
 801333a:	4618      	mov	r0, r3
 801333c:	f005 fdc2 	bl	8018ec4 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8013340:	4b18      	ldr	r3, [pc, #96]	@ (80133a4 <LoRaMacInitialization+0x54c>)
 8013342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013344:	4a07      	ldr	r2, [pc, #28]	@ (8013364 <LoRaMacInitialization+0x50c>)
 8013346:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 801334a:	4610      	mov	r0, r2
 801334c:	4798      	blx	r3
    Radio.Sleep( );
 801334e:	4b15      	ldr	r3, [pc, #84]	@ (80133a4 <LoRaMacInitialization+0x54c>)
 8013350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013352:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8013354:	2001      	movs	r0, #1
 8013356:	f7fd fa59 	bl	801080c <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 801335a:	2300      	movs	r3, #0
}
 801335c:	4618      	mov	r0, r3
 801335e:	3730      	adds	r7, #48	@ 0x30
 8013360:	46bd      	mov	sp, r7
 8013362:	bd80      	pop	{r7, pc}
 8013364:	20001344 	.word	0x20001344
 8013368:	20000e04 	.word	0x20000e04
 801336c:	08010d99 	.word	0x08010d99
 8013370:	2000116c 	.word	0x2000116c
 8013374:	08010e29 	.word	0x08010e29
 8013378:	20001184 	.word	0x20001184
 801337c:	08010ea1 	.word	0x08010ea1
 8013380:	2000119c 	.word	0x2000119c
 8013384:	08010f21 	.word	0x08010f21
 8013388:	20001204 	.word	0x20001204
 801338c:	20001f6c 	.word	0x20001f6c
 8013390:	0800f811 	.word	0x0800f811
 8013394:	0800f86d 	.word	0x0800f86d
 8013398:	0800f90d 	.word	0x0800f90d
 801339c:	0800f8e1 	.word	0x0800f8e1
 80133a0:	0800f929 	.word	0x0800f929
 80133a4:	0802200c 	.word	0x0802200c
 80133a8:	20001150 	.word	0x20001150
 80133ac:	20001490 	.word	0x20001490
 80133b0:	2000142c 	.word	0x2000142c

080133b4 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 80133b4:	b580      	push	{r7, lr}
 80133b6:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 80133b8:	4b04      	ldr	r3, [pc, #16]	@ (80133cc <LoRaMacStart+0x18>)
 80133ba:	2200      	movs	r2, #0
 80133bc:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    UpdateRxSlotIdleState();
 80133c0:	f7fc fac8 	bl	800f954 <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
 80133c4:	2300      	movs	r3, #0
}
 80133c6:	4618      	mov	r0, r3
 80133c8:	bd80      	pop	{r7, pc}
 80133ca:	bf00      	nop
 80133cc:	20000e04 	.word	0x20000e04

080133d0 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 80133d0:	b580      	push	{r7, lr}
 80133d2:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 80133d4:	f7fd f9e2 	bl	801079c <LoRaMacIsBusy>
 80133d8:	4603      	mov	r3, r0
 80133da:	f083 0301 	eor.w	r3, r3, #1
 80133de:	b2db      	uxtb	r3, r3
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d00d      	beq.n	8013400 <LoRaMacStop+0x30>
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 80133e4:	4b0b      	ldr	r3, [pc, #44]	@ (8013414 <LoRaMacStop+0x44>)
 80133e6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80133ea:	2b02      	cmp	r3, #2
 80133ec:	d102      	bne.n	80133f4 <LoRaMacStop+0x24>
        {
            Radio.Sleep( );
 80133ee:	4b0a      	ldr	r3, [pc, #40]	@ (8013418 <LoRaMacStop+0x48>)
 80133f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133f2:	4798      	blx	r3
        }
        MacCtx.MacState = LORAMAC_STOPPED;
 80133f4:	4b09      	ldr	r3, [pc, #36]	@ (801341c <LoRaMacStop+0x4c>)
 80133f6:	2201      	movs	r2, #1
 80133f8:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 80133fc:	2300      	movs	r3, #0
 80133fe:	e007      	b.n	8013410 <LoRaMacStop+0x40>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8013400:	4b06      	ldr	r3, [pc, #24]	@ (801341c <LoRaMacStop+0x4c>)
 8013402:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8013406:	2b01      	cmp	r3, #1
 8013408:	d101      	bne.n	801340e <LoRaMacStop+0x3e>
    {
        return LORAMAC_STATUS_OK;
 801340a:	2300      	movs	r3, #0
 801340c:	e000      	b.n	8013410 <LoRaMacStop+0x40>
    }
    return LORAMAC_STATUS_BUSY;
 801340e:	2301      	movs	r3, #1
}
 8013410:	4618      	mov	r0, r3
 8013412:	bd80      	pop	{r7, pc}
 8013414:	20001344 	.word	0x20001344
 8013418:	0802200c 	.word	0x0802200c
 801341c:	20000e04 	.word	0x20000e04

08013420 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8013420:	b580      	push	{r7, lr}
 8013422:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8013424:	4812      	ldr	r0, [pc, #72]	@ (8013470 <LoRaMacHalt+0x50>)
 8013426:	f009 fec5 	bl	801d1b4 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 801342a:	4812      	ldr	r0, [pc, #72]	@ (8013474 <LoRaMacHalt+0x54>)
 801342c:	f009 fec2 	bl	801d1b4 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8013430:	4811      	ldr	r0, [pc, #68]	@ (8013478 <LoRaMacHalt+0x58>)
 8013432:	f009 febf 	bl	801d1b4 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8013436:	4811      	ldr	r0, [pc, #68]	@ (801347c <LoRaMacHalt+0x5c>)
 8013438:	f009 febc 	bl	801d1b4 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 801343c:	f001 faf0 	bl	8014a20 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8013440:	4b0f      	ldr	r3, [pc, #60]	@ (8013480 <LoRaMacHalt+0x60>)
 8013442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013444:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 8013446:	4b0f      	ldr	r3, [pc, #60]	@ (8013484 <LoRaMacHalt+0x64>)
 8013448:	2200      	movs	r2, #0
 801344a:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacHandleNvm( &Nvm );
 801344e:	480e      	ldr	r0, [pc, #56]	@ (8013488 <LoRaMacHalt+0x68>)
 8013450:	f7fd fb7e 	bl	8010b50 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8013454:	f240 52cc 	movw	r2, #1484	@ 0x5cc
 8013458:	490b      	ldr	r1, [pc, #44]	@ (8013488 <LoRaMacHalt+0x68>)
 801345a:	480c      	ldr	r0, [pc, #48]	@ (801348c <LoRaMacHalt+0x6c>)
 801345c:	f005 fd57 	bl	8018f0e <memcpy1>
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 8013460:	4b08      	ldr	r3, [pc, #32]	@ (8013484 <LoRaMacHalt+0x64>)
 8013462:	2201      	movs	r2, #1
 8013464:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 8013468:	2300      	movs	r3, #0
}
 801346a:	4618      	mov	r0, r3
 801346c:	bd80      	pop	{r7, pc}
 801346e:	bf00      	nop
 8013470:	2000116c 	.word	0x2000116c
 8013474:	20001184 	.word	0x20001184
 8013478:	2000119c 	.word	0x2000119c
 801347c:	20001204 	.word	0x20001204
 8013480:	0802200c 	.word	0x0802200c
 8013484:	20000e04 	.word	0x20000e04
 8013488:	20001344 	.word	0x20001344
 801348c:	20001910 	.word	0x20001910

08013490 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8013490:	b590      	push	{r4, r7, lr}
 8013492:	b08d      	sub	sp, #52	@ 0x34
 8013494:	af02      	add	r7, sp, #8
 8013496:	4603      	mov	r3, r0
 8013498:	6039      	str	r1, [r7, #0]
 801349a:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801349c:	4b42      	ldr	r3, [pc, #264]	@ (80135a8 <LoRaMacQueryTxPossible+0x118>)
 801349e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134a0:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 80134a2:	4b41      	ldr	r3, [pc, #260]	@ (80135a8 <LoRaMacQueryTxPossible+0x118>)
 80134a4:	f993 30dd 	ldrsb.w	r3, [r3, #221]	@ 0xdd
 80134a8:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 80134aa:	4b3f      	ldr	r3, [pc, #252]	@ (80135a8 <LoRaMacQueryTxPossible+0x118>)
 80134ac:	f993 30dc 	ldrsb.w	r3, [r3, #220]	@ 0xdc
 80134b0:	73bb      	strb	r3, [r7, #14]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 80134b2:	4b3e      	ldr	r3, [pc, #248]	@ (80135ac <LoRaMacQueryTxPossible+0x11c>)
 80134b4:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80134b8:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 80134ba:	2300      	movs	r3, #0
 80134bc:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 80134be:	683b      	ldr	r3, [r7, #0]
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d101      	bne.n	80134c8 <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80134c4:	2303      	movs	r3, #3
 80134c6:	e06b      	b.n	80135a0 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 80134c8:	2300      	movs	r3, #0
 80134ca:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 80134cc:	4b36      	ldr	r3, [pc, #216]	@ (80135a8 <LoRaMacQueryTxPossible+0x118>)
 80134ce:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80134d2:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80134d4:	4b34      	ldr	r3, [pc, #208]	@ (80135a8 <LoRaMacQueryTxPossible+0x118>)
 80134d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134d8:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 80134da:	4b33      	ldr	r3, [pc, #204]	@ (80135a8 <LoRaMacQueryTxPossible+0x118>)
 80134dc:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80134e0:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 80134e2:	4b31      	ldr	r3, [pc, #196]	@ (80135a8 <LoRaMacQueryTxPossible+0x118>)
 80134e4:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 80134e8:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80134ea:	4b2f      	ldr	r3, [pc, #188]	@ (80135a8 <LoRaMacQueryTxPossible+0x118>)
 80134ec:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80134f0:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80134f4:	4b2c      	ldr	r3, [pc, #176]	@ (80135a8 <LoRaMacQueryTxPossible+0x118>)
 80134f6:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80134fa:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 80134fe:	4b2b      	ldr	r3, [pc, #172]	@ (80135ac <LoRaMacQueryTxPossible+0x11c>)
 8013500:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8013504:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013508:	4b27      	ldr	r3, [pc, #156]	@ (80135a8 <LoRaMacQueryTxPossible+0x118>)
 801350a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801350e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8013512:	4b25      	ldr	r3, [pc, #148]	@ (80135a8 <LoRaMacQueryTxPossible+0x118>)
 8013514:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013518:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 801351c:	f107 040d 	add.w	r4, r7, #13
 8013520:	f107 020e 	add.w	r2, r7, #14
 8013524:	f107 010f 	add.w	r1, r7, #15
 8013528:	f107 0014 	add.w	r0, r7, #20
 801352c:	f107 0310 	add.w	r3, r7, #16
 8013530:	9300      	str	r3, [sp, #0]
 8013532:	4623      	mov	r3, r4
 8013534:	f001 f93e 	bl	80147b4 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8013538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801353c:	4618      	mov	r0, r3
 801353e:	f7fd fe35 	bl	80111ac <GetMaxAppPayloadWithoutFOptsLength>
 8013542:	4603      	mov	r3, r0
 8013544:	461a      	mov	r2, r3
 8013546:	683b      	ldr	r3, [r7, #0]
 8013548:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801354a:	f107 0308 	add.w	r3, r7, #8
 801354e:	4618      	mov	r0, r3
 8013550:	f001 fd08 	bl	8014f64 <LoRaMacCommandsGetSizeSerializedCmds>
 8013554:	4603      	mov	r3, r0
 8013556:	2b00      	cmp	r3, #0
 8013558:	d001      	beq.n	801355e <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801355a:	2313      	movs	r3, #19
 801355c:	e020      	b.n	80135a0 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 801355e:	68bb      	ldr	r3, [r7, #8]
 8013560:	2b0f      	cmp	r3, #15
 8013562:	d819      	bhi.n	8013598 <LoRaMacQueryTxPossible+0x108>
 8013564:	683b      	ldr	r3, [r7, #0]
 8013566:	785b      	ldrb	r3, [r3, #1]
 8013568:	461a      	mov	r2, r3
 801356a:	68bb      	ldr	r3, [r7, #8]
 801356c:	429a      	cmp	r2, r3
 801356e:	d313      	bcc.n	8013598 <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8013570:	683b      	ldr	r3, [r7, #0]
 8013572:	785a      	ldrb	r2, [r3, #1]
 8013574:	68bb      	ldr	r3, [r7, #8]
 8013576:	b2db      	uxtb	r3, r3
 8013578:	1ad3      	subs	r3, r2, r3
 801357a:	b2da      	uxtb	r2, r3
 801357c:	683b      	ldr	r3, [r7, #0]
 801357e:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8013580:	683b      	ldr	r3, [r7, #0]
 8013582:	785b      	ldrb	r3, [r3, #1]
 8013584:	4619      	mov	r1, r3
 8013586:	79fa      	ldrb	r2, [r7, #7]
 8013588:	68bb      	ldr	r3, [r7, #8]
 801358a:	4413      	add	r3, r2
 801358c:	4299      	cmp	r1, r3
 801358e:	d301      	bcc.n	8013594 <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8013590:	2300      	movs	r3, #0
 8013592:	e005      	b.n	80135a0 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8013594:	2308      	movs	r3, #8
 8013596:	e003      	b.n	80135a0 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8013598:	683b      	ldr	r3, [r7, #0]
 801359a:	2200      	movs	r2, #0
 801359c:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 801359e:	2308      	movs	r3, #8
    }
}
 80135a0:	4618      	mov	r0, r3
 80135a2:	372c      	adds	r7, #44	@ 0x2c
 80135a4:	46bd      	mov	sp, r7
 80135a6:	bd90      	pop	{r4, r7, pc}
 80135a8:	20001344 	.word	0x20001344
 80135ac:	20000e04 	.word	0x20000e04

080135b0 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 80135b0:	b590      	push	{r4, r7, lr}
 80135b2:	b087      	sub	sp, #28
 80135b4:	af00      	add	r7, sp, #0
 80135b6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80135b8:	2300      	movs	r3, #0
 80135ba:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d101      	bne.n	80135c6 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80135c2:	2303      	movs	r3, #3
 80135c4:	e1c4      	b.n	8013950 <LoRaMacMibGetRequestConfirm+0x3a0>
    }

    switch( mibGet->Type )
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	781b      	ldrb	r3, [r3, #0]
 80135ca:	2b41      	cmp	r3, #65	@ 0x41
 80135cc:	f200 81b9 	bhi.w	8013942 <LoRaMacMibGetRequestConfirm+0x392>
 80135d0:	a201      	add	r2, pc, #4	@ (adr r2, 80135d8 <LoRaMacMibGetRequestConfirm+0x28>)
 80135d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80135d6:	bf00      	nop
 80135d8:	080136e1 	.word	0x080136e1
 80135dc:	080136ed 	.word	0x080136ed
 80135e0:	080136f9 	.word	0x080136f9
 80135e4:	08013705 	.word	0x08013705
 80135e8:	08013711 	.word	0x08013711
 80135ec:	0801371d 	.word	0x0801371d
 80135f0:	08013729 	.word	0x08013729
 80135f4:	08013943 	.word	0x08013943
 80135f8:	08013943 	.word	0x08013943
 80135fc:	08013943 	.word	0x08013943
 8013600:	08013943 	.word	0x08013943
 8013604:	08013943 	.word	0x08013943
 8013608:	08013943 	.word	0x08013943
 801360c:	08013943 	.word	0x08013943
 8013610:	08013943 	.word	0x08013943
 8013614:	0801373d 	.word	0x0801373d
 8013618:	08013749 	.word	0x08013749
 801361c:	08013755 	.word	0x08013755
 8013620:	08013777 	.word	0x08013777
 8013624:	08013789 	.word	0x08013789
 8013628:	0801379b 	.word	0x0801379b
 801362c:	080137ad 	.word	0x080137ad
 8013630:	080137e1 	.word	0x080137e1
 8013634:	080137bf 	.word	0x080137bf
 8013638:	08013803 	.word	0x08013803
 801363c:	0801380f 	.word	0x0801380f
 8013640:	08013819 	.word	0x08013819
 8013644:	08013823 	.word	0x08013823
 8013648:	0801382d 	.word	0x0801382d
 801364c:	08013837 	.word	0x08013837
 8013650:	08013841 	.word	0x08013841
 8013654:	0801386d 	.word	0x0801386d
 8013658:	08013879 	.word	0x08013879
 801365c:	08013891 	.word	0x08013891
 8013660:	08013885 	.word	0x08013885
 8013664:	0801389d 	.word	0x0801389d
 8013668:	080138a7 	.word	0x080138a7
 801366c:	080138b3 	.word	0x080138b3
 8013670:	080138cf 	.word	0x080138cf
 8013674:	080138bf 	.word	0x080138bf
 8013678:	080138c7 	.word	0x080138c7
 801367c:	08013943 	.word	0x08013943
 8013680:	080138db 	.word	0x080138db
 8013684:	08013943 	.word	0x08013943
 8013688:	08013943 	.word	0x08013943
 801368c:	08013943 	.word	0x08013943
 8013690:	08013943 	.word	0x08013943
 8013694:	08013943 	.word	0x08013943
 8013698:	08013943 	.word	0x08013943
 801369c:	08013943 	.word	0x08013943
 80136a0:	08013943 	.word	0x08013943
 80136a4:	08013943 	.word	0x08013943
 80136a8:	08013943 	.word	0x08013943
 80136ac:	08013943 	.word	0x08013943
 80136b0:	08013943 	.word	0x08013943
 80136b4:	08013943 	.word	0x08013943
 80136b8:	08013943 	.word	0x08013943
 80136bc:	08013943 	.word	0x08013943
 80136c0:	080138ef 	.word	0x080138ef
 80136c4:	080138fb 	.word	0x080138fb
 80136c8:	08013907 	.word	0x08013907
 80136cc:	08013913 	.word	0x08013913
 80136d0:	0801391f 	.word	0x0801391f
 80136d4:	0801392b 	.word	0x0801392b
 80136d8:	08013937 	.word	0x08013937
 80136dc:	0801393d 	.word	0x0801393d
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 80136e0:	4b9d      	ldr	r3, [pc, #628]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80136e2:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	711a      	strb	r2, [r3, #4]
            break;
 80136ea:	e130      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80136ec:	4b9a      	ldr	r3, [pc, #616]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80136ee:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	711a      	strb	r2, [r3, #4]
            break;
 80136f6:	e12a      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	685b      	ldr	r3, [r3, #4]
 80136fc:	4618      	mov	r0, r3
 80136fe:	f7fa fa69 	bl	800dbd4 <SecureElementGetDevEui>
            break;
 8013702:	e124      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	685b      	ldr	r3, [r3, #4]
 8013708:	4618      	mov	r0, r3
 801370a:	f7fa fa93 	bl	800dc34 <SecureElementGetJoinEui>
            break;
 801370e:	e11e      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8013710:	4b91      	ldr	r3, [pc, #580]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013712:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	711a      	strb	r2, [r3, #4]
            break;
 801371a:	e118      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 801371c:	4b8e      	ldr	r3, [pc, #568]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801371e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	605a      	str	r2, [r3, #4]
            break;
 8013726:	e112      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 8013728:	4b8b      	ldr	r3, [pc, #556]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801372a:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	3304      	adds	r3, #4
 8013732:	4619      	mov	r1, r3
 8013734:	4610      	mov	r0, r2
 8013736:	f7fa faaf 	bl	800dc98 <SecureElementGetDevAddr>
            break;
 801373a:	e108      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 801373c:	4b86      	ldr	r3, [pc, #536]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801373e:	f893 2119 	ldrb.w	r2, [r3, #281]	@ 0x119
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	711a      	strb	r2, [r3, #4]
            break;
 8013746:	e102      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8013748:	4b83      	ldr	r3, [pc, #524]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801374a:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 801374e:	687b      	ldr	r3, [r7, #4]
 8013750:	711a      	strb	r2, [r3, #4]
            break;
 8013752:	e0fc      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8013754:	231c      	movs	r3, #28
 8013756:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013758:	4b7f      	ldr	r3, [pc, #508]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801375a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801375e:	f107 0210 	add.w	r2, r7, #16
 8013762:	4611      	mov	r1, r2
 8013764:	4618      	mov	r0, r3
 8013766:	f003 f8a7 	bl	80168b8 <RegionGetPhyParam>
 801376a:	4603      	mov	r3, r0
 801376c:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 801376e:	68fa      	ldr	r2, [r7, #12]
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	605a      	str	r2, [r3, #4]
            break;
 8013774:	e0eb      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	4a77      	ldr	r2, [pc, #476]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801377a:	3304      	adds	r3, #4
 801377c:	326c      	adds	r2, #108	@ 0x6c
 801377e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013782:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013786:	e0e2      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8013788:	687b      	ldr	r3, [r7, #4]
 801378a:	4a73      	ldr	r2, [pc, #460]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801378c:	3304      	adds	r3, #4
 801378e:	32b4      	adds	r2, #180	@ 0xb4
 8013790:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013794:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013798:	e0d9      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	4a6e      	ldr	r2, [pc, #440]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801379e:	3304      	adds	r3, #4
 80137a0:	3274      	adds	r2, #116	@ 0x74
 80137a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80137a6:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80137aa:	e0d0      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	4a6a      	ldr	r2, [pc, #424]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80137b0:	3304      	adds	r3, #4
 80137b2:	32bc      	adds	r2, #188	@ 0xbc
 80137b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80137b8:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80137bc:	e0c7      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 80137be:	231a      	movs	r3, #26
 80137c0:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80137c2:	4b65      	ldr	r3, [pc, #404]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80137c4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80137c8:	f107 0210 	add.w	r2, r7, #16
 80137cc:	4611      	mov	r1, r2
 80137ce:	4618      	mov	r0, r3
 80137d0:	f003 f872 	bl	80168b8 <RegionGetPhyParam>
 80137d4:	4603      	mov	r3, r0
 80137d6:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 80137d8:	68fa      	ldr	r2, [r7, #12]
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	605a      	str	r2, [r3, #4]
            break;
 80137de:	e0b6      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 80137e0:	2319      	movs	r3, #25
 80137e2:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80137e4:	4b5c      	ldr	r3, [pc, #368]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80137e6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80137ea:	f107 0210 	add.w	r2, r7, #16
 80137ee:	4611      	mov	r1, r2
 80137f0:	4618      	mov	r0, r3
 80137f2:	f003 f861 	bl	80168b8 <RegionGetPhyParam>
 80137f6:	4603      	mov	r3, r0
 80137f8:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 80137fa:	68fa      	ldr	r2, [r7, #12]
 80137fc:	687b      	ldr	r3, [r7, #4]
 80137fe:	605a      	str	r2, [r3, #4]
            break;
 8013800:	e0a5      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8013802:	4b55      	ldr	r3, [pc, #340]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013804:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	711a      	strb	r2, [r3, #4]
            break;
 801380c:	e09f      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 801380e:	4b52      	ldr	r3, [pc, #328]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013810:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	605a      	str	r2, [r3, #4]
            break;
 8013816:	e09a      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8013818:	4b4f      	ldr	r3, [pc, #316]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801381a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	605a      	str	r2, [r3, #4]
            break;
 8013820:	e095      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8013822:	4b4d      	ldr	r3, [pc, #308]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013824:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	605a      	str	r2, [r3, #4]
            break;
 801382a:	e090      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 801382c:	4b4a      	ldr	r3, [pc, #296]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801382e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	605a      	str	r2, [r3, #4]
            break;
 8013834:	e08b      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 8013836:	4b48      	ldr	r3, [pc, #288]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013838:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	605a      	str	r2, [r3, #4]
            break;
 801383e:	e086      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 8013840:	2302      	movs	r3, #2
 8013842:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013844:	4b44      	ldr	r3, [pc, #272]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013846:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801384a:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801384c:	4b42      	ldr	r3, [pc, #264]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801384e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013852:	f107 0210 	add.w	r2, r7, #16
 8013856:	4611      	mov	r1, r2
 8013858:	4618      	mov	r0, r3
 801385a:	f003 f82d 	bl	80168b8 <RegionGetPhyParam>
 801385e:	4603      	mov	r3, r0
 8013860:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 8013862:	68fb      	ldr	r3, [r7, #12]
 8013864:	b25a      	sxtb	r2, r3
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	711a      	strb	r2, [r3, #4]
            break;
 801386a:	e070      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 801386c:	4b3a      	ldr	r3, [pc, #232]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801386e:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	711a      	strb	r2, [r3, #4]
            break;
 8013876:	e06a      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8013878:	4b37      	ldr	r3, [pc, #220]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801387a:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 801387e:	687b      	ldr	r3, [r7, #4]
 8013880:	711a      	strb	r2, [r3, #4]
            break;
 8013882:	e064      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8013884:	4b34      	ldr	r3, [pc, #208]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013886:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	711a      	strb	r2, [r3, #4]
            break;
 801388e:	e05e      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8013890:	4b31      	ldr	r3, [pc, #196]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013892:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	711a      	strb	r2, [r3, #4]
            break;
 801389a:	e058      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 801389c:	4b2e      	ldr	r3, [pc, #184]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801389e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	605a      	str	r2, [r3, #4]
            break;
 80138a4:	e053      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 80138a6:	4b2c      	ldr	r3, [pc, #176]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80138a8:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	711a      	strb	r2, [r3, #4]
            break;
 80138b0:	e04d      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80138b2:	4b29      	ldr	r3, [pc, #164]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80138b4:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	605a      	str	r2, [r3, #4]
            break;
 80138bc:	e047      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	4a25      	ldr	r2, [pc, #148]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80138c2:	605a      	str	r2, [r3, #4]
            break;
 80138c4:	e043      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	4a24      	ldr	r2, [pc, #144]	@ (801395c <LoRaMacMibGetRequestConfirm+0x3ac>)
 80138ca:	605a      	str	r2, [r3, #4]
#else
            mibGet->Param.BackupContexts = NULL;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 80138cc:	e03f      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80138ce:	4b22      	ldr	r3, [pc, #136]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80138d0:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	605a      	str	r2, [r3, #4]
            break;
 80138d8:	e039      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	4a1e      	ldr	r2, [pc, #120]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80138de:	f8d2 212c 	ldr.w	r2, [r2, #300]	@ 0x12c
 80138e2:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 80138e4:	687c      	ldr	r4, [r7, #4]
 80138e6:	f003 f95d 	bl	8016ba4 <RegionGetVersion>
 80138ea:	60a0      	str	r0, [r4, #8]
            break;
 80138ec:	e02f      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 80138ee:	4b1a      	ldr	r3, [pc, #104]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80138f0:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	605a      	str	r2, [r3, #4]
            break;
 80138f8:	e029      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 80138fa:	4b17      	ldr	r3, [pc, #92]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80138fc:	f893 211f 	ldrb.w	r2, [r3, #287]	@ 0x11f
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	711a      	strb	r2, [r3, #4]
            break;
 8013904:	e023      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8013906:	4b14      	ldr	r3, [pc, #80]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013908:	f8b3 2088 	ldrh.w	r2, [r3, #136]	@ 0x88
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	809a      	strh	r2, [r3, #4]
            break;
 8013910:	e01d      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8013912:	4b11      	ldr	r3, [pc, #68]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013914:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	809a      	strh	r2, [r3, #4]
            break;
 801391c:	e017      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 801391e:	4b0e      	ldr	r3, [pc, #56]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8013920:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	809a      	strh	r2, [r3, #4]
            break;
 8013928:	e011      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 801392a:	4b0b      	ldr	r3, [pc, #44]	@ (8013958 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801392c:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	809a      	strh	r2, [r3, #4]
            break;
 8013934:	e00b      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.RssiFreeThreshold = Nvm.RegionGroup2.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8013936:	2318      	movs	r3, #24
 8013938:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 801393a:	e008      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.CarrierSenseTime = Nvm.RegionGroup2.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 801393c:	2318      	movs	r3, #24
 801393e:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8013940:	e005      	b.n	801394e <LoRaMacMibGetRequestConfirm+0x39e>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8013942:	6878      	ldr	r0, [r7, #4]
 8013944:	f001 f883 	bl	8014a4e <LoRaMacClassBMibGetRequestConfirm>
 8013948:	4603      	mov	r3, r0
 801394a:	75fb      	strb	r3, [r7, #23]
            break;
 801394c:	bf00      	nop
        }
    }
    return status;
 801394e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013950:	4618      	mov	r0, r3
 8013952:	371c      	adds	r7, #28
 8013954:	46bd      	mov	sp, r7
 8013956:	bd90      	pop	{r4, r7, pc}
 8013958:	20001344 	.word	0x20001344
 801395c:	20001910 	.word	0x20001910

08013960 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8013960:	b580      	push	{r7, lr}
 8013962:	b086      	sub	sp, #24
 8013964:	af00      	add	r7, sp, #0
 8013966:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8013968:	2300      	movs	r3, #0
 801396a:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	2b00      	cmp	r3, #0
 8013970:	d101      	bne.n	8013976 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8013972:	2303      	movs	r3, #3
 8013974:	e39e      	b.n	80140b4 <LoRaMacMibSetRequestConfirm+0x754>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 8013976:	4bbd      	ldr	r3, [pc, #756]	@ (8013c6c <LoRaMacMibSetRequestConfirm+0x30c>)
 8013978:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801397c:	f003 0302 	and.w	r3, r3, #2
 8013980:	2b00      	cmp	r3, #0
 8013982:	d001      	beq.n	8013988 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8013984:	2301      	movs	r3, #1
 8013986:	e395      	b.n	80140b4 <LoRaMacMibSetRequestConfirm+0x754>
    }

    switch( mibSet->Type )
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	781b      	ldrb	r3, [r3, #0]
 801398c:	2b41      	cmp	r3, #65	@ 0x41
 801398e:	f200 8365 	bhi.w	801405c <LoRaMacMibSetRequestConfirm+0x6fc>
 8013992:	a201      	add	r2, pc, #4	@ (adr r2, 8013998 <LoRaMacMibSetRequestConfirm+0x38>)
 8013994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013998:	08013aa1 	.word	0x08013aa1
 801399c:	08013ab1 	.word	0x08013ab1
 80139a0:	08013acb 	.word	0x08013acb
 80139a4:	08013ae3 	.word	0x08013ae3
 80139a8:	08013afb 	.word	0x08013afb
 80139ac:	08013b07 	.word	0x08013b07
 80139b0:	08013b13 	.word	0x08013b13
 80139b4:	08013b3d 	.word	0x08013b3d
 80139b8:	08013b63 	.word	0x08013b63
 80139bc:	08013b89 	.word	0x08013b89
 80139c0:	08013baf 	.word	0x08013baf
 80139c4:	08013bd5 	.word	0x08013bd5
 80139c8:	08013bfb 	.word	0x08013bfb
 80139cc:	08013c21 	.word	0x08013c21
 80139d0:	08013c47 	.word	0x08013c47
 80139d4:	08013c75 	.word	0x08013c75
 80139d8:	08013c95 	.word	0x08013c95
 80139dc:	0801405d 	.word	0x0801405d
 80139e0:	08013ca1 	.word	0x08013ca1
 80139e4:	08013d11 	.word	0x08013d11
 80139e8:	08013d51 	.word	0x08013d51
 80139ec:	08013db3 	.word	0x08013db3
 80139f0:	08013e23 	.word	0x08013e23
 80139f4:	08013df3 	.word	0x08013df3
 80139f8:	08013e53 	.word	0x08013e53
 80139fc:	08013e75 	.word	0x08013e75
 8013a00:	08013e7f 	.word	0x08013e7f
 8013a04:	08013e89 	.word	0x08013e89
 8013a08:	08013e93 	.word	0x08013e93
 8013a0c:	08013e9d 	.word	0x08013e9d
 8013a10:	0801405d 	.word	0x0801405d
 8013a14:	08013ea7 	.word	0x08013ea7
 8013a18:	08013ed9 	.word	0x08013ed9
 8013a1c:	08013f4d 	.word	0x08013f4d
 8013a20:	08013f13 	.word	0x08013f13
 8013a24:	08013f7f 	.word	0x08013f7f
 8013a28:	08013fa5 	.word	0x08013fa5
 8013a2c:	08013fbd 	.word	0x08013fbd
 8013a30:	08013fc9 	.word	0x08013fc9
 8013a34:	08013fd5 	.word	0x08013fd5
 8013a38:	0801405d 	.word	0x0801405d
 8013a3c:	08013fdf 	.word	0x08013fdf
 8013a40:	0801405d 	.word	0x0801405d
 8013a44:	0801405d 	.word	0x0801405d
 8013a48:	0801405d 	.word	0x0801405d
 8013a4c:	0801405d 	.word	0x0801405d
 8013a50:	0801405d 	.word	0x0801405d
 8013a54:	0801405d 	.word	0x0801405d
 8013a58:	0801405d 	.word	0x0801405d
 8013a5c:	0801405d 	.word	0x0801405d
 8013a60:	0801405d 	.word	0x0801405d
 8013a64:	0801405d 	.word	0x0801405d
 8013a68:	0801405d 	.word	0x0801405d
 8013a6c:	0801405d 	.word	0x0801405d
 8013a70:	0801405d 	.word	0x0801405d
 8013a74:	0801405d 	.word	0x0801405d
 8013a78:	0801405d 	.word	0x0801405d
 8013a7c:	0801405d 	.word	0x0801405d
 8013a80:	08014009 	.word	0x08014009
 8013a84:	08014015 	.word	0x08014015
 8013a88:	08014021 	.word	0x08014021
 8013a8c:	0801402d 	.word	0x0801402d
 8013a90:	08014039 	.word	0x08014039
 8013a94:	08014045 	.word	0x08014045
 8013a98:	08014051 	.word	0x08014051
 8013a9c:	08014057 	.word	0x08014057
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	791b      	ldrb	r3, [r3, #4]
 8013aa4:	4618      	mov	r0, r3
 8013aa6:	f7fd fa97 	bl	8010fd8 <SwitchClass>
 8013aaa:	4603      	mov	r3, r0
 8013aac:	75fb      	strb	r3, [r7, #23]
            break;
 8013aae:	e2f6      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	791b      	ldrb	r3, [r3, #4]
 8013ab4:	2b02      	cmp	r3, #2
 8013ab6:	d005      	beq.n	8013ac4 <LoRaMacMibSetRequestConfirm+0x164>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	791a      	ldrb	r2, [r3, #4]
 8013abc:	4b6c      	ldr	r3, [pc, #432]	@ (8013c70 <LoRaMacMibSetRequestConfirm+0x310>)
 8013abe:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013ac2:	e2ec      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013ac4:	2303      	movs	r3, #3
 8013ac6:	75fb      	strb	r3, [r7, #23]
            break;
 8013ac8:	e2e9      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	685b      	ldr	r3, [r3, #4]
 8013ace:	4618      	mov	r0, r3
 8013ad0:	f7fa f868 	bl	800dba4 <SecureElementSetDevEui>
 8013ad4:	4603      	mov	r3, r0
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	f000 82c6 	beq.w	8014068 <LoRaMacMibSetRequestConfirm+0x708>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013adc:	2303      	movs	r3, #3
 8013ade:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013ae0:	e2c2      	b.n	8014068 <LoRaMacMibSetRequestConfirm+0x708>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	685b      	ldr	r3, [r3, #4]
 8013ae6:	4618      	mov	r0, r3
 8013ae8:	f7fa f88c 	bl	800dc04 <SecureElementSetJoinEui>
 8013aec:	4603      	mov	r3, r0
 8013aee:	2b00      	cmp	r3, #0
 8013af0:	f000 82bc 	beq.w	801406c <LoRaMacMibSetRequestConfirm+0x70c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013af4:	2303      	movs	r3, #3
 8013af6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013af8:	e2b8      	b.n	801406c <LoRaMacMibSetRequestConfirm+0x70c>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	791a      	ldrb	r2, [r3, #4]
 8013afe:	4b5c      	ldr	r3, [pc, #368]	@ (8013c70 <LoRaMacMibSetRequestConfirm+0x310>)
 8013b00:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            break;
 8013b04:	e2cb      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	685b      	ldr	r3, [r3, #4]
 8013b0a:	4a59      	ldr	r2, [pc, #356]	@ (8013c70 <LoRaMacMibSetRequestConfirm+0x310>)
 8013b0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
            break;
 8013b10:	e2c5      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 8013b12:	4b57      	ldr	r3, [pc, #348]	@ (8013c70 <LoRaMacMibSetRequestConfirm+0x310>)
 8013b14:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	685b      	ldr	r3, [r3, #4]
 8013b1c:	4619      	mov	r1, r3
 8013b1e:	4610      	mov	r0, r2
 8013b20:	f7fa f8a0 	bl	800dc64 <SecureElementSetDevAddr>
 8013b24:	4603      	mov	r3, r0
 8013b26:	2b00      	cmp	r3, #0
 8013b28:	d002      	beq.n	8013b30 <LoRaMacMibSetRequestConfirm+0x1d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013b2a:	2303      	movs	r3, #3
 8013b2c:	75fb      	strb	r3, [r7, #23]
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
            }
            break;
 8013b2e:	e2b6      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	685b      	ldr	r3, [r3, #4]
 8013b34:	4a4e      	ldr	r2, [pc, #312]	@ (8013c70 <LoRaMacMibSetRequestConfirm+0x310>)
 8013b36:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 8013b3a:	e2b0      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	685b      	ldr	r3, [r3, #4]
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	d00b      	beq.n	8013b5c <LoRaMacMibSetRequestConfirm+0x1fc>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	685b      	ldr	r3, [r3, #4]
 8013b48:	4619      	mov	r1, r3
 8013b4a:	2000      	movs	r0, #0
 8013b4c:	f002 f8c8 	bl	8015ce0 <LoRaMacCryptoSetKey>
 8013b50:	4603      	mov	r3, r0
 8013b52:	2b00      	cmp	r3, #0
 8013b54:	f000 828c 	beq.w	8014070 <LoRaMacMibSetRequestConfirm+0x710>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013b58:	2311      	movs	r3, #17
 8013b5a:	e2ab      	b.n	80140b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013b5c:	2303      	movs	r3, #3
 8013b5e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013b60:	e286      	b.n	8014070 <LoRaMacMibSetRequestConfirm+0x710>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	685b      	ldr	r3, [r3, #4]
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	d00b      	beq.n	8013b82 <LoRaMacMibSetRequestConfirm+0x222>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 8013b6a:	687b      	ldr	r3, [r7, #4]
 8013b6c:	685b      	ldr	r3, [r3, #4]
 8013b6e:	4619      	mov	r1, r3
 8013b70:	2001      	movs	r0, #1
 8013b72:	f002 f8b5 	bl	8015ce0 <LoRaMacCryptoSetKey>
 8013b76:	4603      	mov	r3, r0
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	f000 827b 	beq.w	8014074 <LoRaMacMibSetRequestConfirm+0x714>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013b7e:	2311      	movs	r3, #17
 8013b80:	e298      	b.n	80140b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013b82:	2303      	movs	r3, #3
 8013b84:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013b86:	e275      	b.n	8014074 <LoRaMacMibSetRequestConfirm+0x714>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	685b      	ldr	r3, [r3, #4]
 8013b8c:	2b00      	cmp	r3, #0
 8013b8e:	d00b      	beq.n	8013ba8 <LoRaMacMibSetRequestConfirm+0x248>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	685b      	ldr	r3, [r3, #4]
 8013b94:	4619      	mov	r1, r3
 8013b96:	2008      	movs	r0, #8
 8013b98:	f002 f8a2 	bl	8015ce0 <LoRaMacCryptoSetKey>
 8013b9c:	4603      	mov	r3, r0
 8013b9e:	2b00      	cmp	r3, #0
 8013ba0:	f000 826a 	beq.w	8014078 <LoRaMacMibSetRequestConfirm+0x718>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013ba4:	2311      	movs	r3, #17
 8013ba6:	e285      	b.n	80140b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013ba8:	2303      	movs	r3, #3
 8013baa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013bac:	e264      	b.n	8014078 <LoRaMacMibSetRequestConfirm+0x718>
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	685b      	ldr	r3, [r3, #4]
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d00b      	beq.n	8013bce <LoRaMacMibSetRequestConfirm+0x26e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 8013bb6:	687b      	ldr	r3, [r7, #4]
 8013bb8:	685b      	ldr	r3, [r3, #4]
 8013bba:	4619      	mov	r1, r3
 8013bbc:	2009      	movs	r0, #9
 8013bbe:	f002 f88f 	bl	8015ce0 <LoRaMacCryptoSetKey>
 8013bc2:	4603      	mov	r3, r0
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	f000 8259 	beq.w	801407c <LoRaMacMibSetRequestConfirm+0x71c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013bca:	2311      	movs	r3, #17
 8013bcc:	e272      	b.n	80140b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013bce:	2303      	movs	r3, #3
 8013bd0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013bd2:	e253      	b.n	801407c <LoRaMacMibSetRequestConfirm+0x71c>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	685b      	ldr	r3, [r3, #4]
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d00b      	beq.n	8013bf4 <LoRaMacMibSetRequestConfirm+0x294>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	685b      	ldr	r3, [r3, #4]
 8013be0:	4619      	mov	r1, r3
 8013be2:	200c      	movs	r0, #12
 8013be4:	f002 f87c 	bl	8015ce0 <LoRaMacCryptoSetKey>
 8013be8:	4603      	mov	r3, r0
 8013bea:	2b00      	cmp	r3, #0
 8013bec:	f000 8248 	beq.w	8014080 <LoRaMacMibSetRequestConfirm+0x720>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013bf0:	2311      	movs	r3, #17
 8013bf2:	e25f      	b.n	80140b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013bf4:	2303      	movs	r3, #3
 8013bf6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013bf8:	e242      	b.n	8014080 <LoRaMacMibSetRequestConfirm+0x720>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	685b      	ldr	r3, [r3, #4]
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	d00b      	beq.n	8013c1a <LoRaMacMibSetRequestConfirm+0x2ba>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	685b      	ldr	r3, [r3, #4]
 8013c06:	4619      	mov	r1, r3
 8013c08:	200d      	movs	r0, #13
 8013c0a:	f002 f869 	bl	8015ce0 <LoRaMacCryptoSetKey>
 8013c0e:	4603      	mov	r3, r0
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	f000 8237 	beq.w	8014084 <LoRaMacMibSetRequestConfirm+0x724>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013c16:	2311      	movs	r3, #17
 8013c18:	e24c      	b.n	80140b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013c1a:	2303      	movs	r3, #3
 8013c1c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013c1e:	e231      	b.n	8014084 <LoRaMacMibSetRequestConfirm+0x724>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	685b      	ldr	r3, [r3, #4]
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d00b      	beq.n	8013c40 <LoRaMacMibSetRequestConfirm+0x2e0>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	685b      	ldr	r3, [r3, #4]
 8013c2c:	4619      	mov	r1, r3
 8013c2e:	200e      	movs	r0, #14
 8013c30:	f002 f856 	bl	8015ce0 <LoRaMacCryptoSetKey>
 8013c34:	4603      	mov	r3, r0
 8013c36:	2b00      	cmp	r3, #0
 8013c38:	f000 8226 	beq.w	8014088 <LoRaMacMibSetRequestConfirm+0x728>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013c3c:	2311      	movs	r3, #17
 8013c3e:	e239      	b.n	80140b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013c40:	2303      	movs	r3, #3
 8013c42:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013c44:	e220      	b.n	8014088 <LoRaMacMibSetRequestConfirm+0x728>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	685b      	ldr	r3, [r3, #4]
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d00b      	beq.n	8013c66 <LoRaMacMibSetRequestConfirm+0x306>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8013c4e:	687b      	ldr	r3, [r7, #4]
 8013c50:	685b      	ldr	r3, [r3, #4]
 8013c52:	4619      	mov	r1, r3
 8013c54:	200f      	movs	r0, #15
 8013c56:	f002 f843 	bl	8015ce0 <LoRaMacCryptoSetKey>
 8013c5a:	4603      	mov	r3, r0
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	f000 8215 	beq.w	801408c <LoRaMacMibSetRequestConfirm+0x72c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013c62:	2311      	movs	r3, #17
 8013c64:	e226      	b.n	80140b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013c66:	2303      	movs	r3, #3
 8013c68:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013c6a:	e20f      	b.n	801408c <LoRaMacMibSetRequestConfirm+0x72c>
 8013c6c:	20000e04 	.word	0x20000e04
 8013c70:	20001344 	.word	0x20001344
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	791a      	ldrb	r2, [r3, #4]
 8013c78:	4bb2      	ldr	r3, [pc, #712]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013c7a:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8013c7e:	4bb2      	ldr	r3, [pc, #712]	@ (8013f48 <LoRaMacMibSetRequestConfirm+0x5e8>)
 8013c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013c82:	4ab0      	ldr	r2, [pc, #704]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013c84:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 8013c88:	4610      	mov	r0, r2
 8013c8a:	4798      	blx	r3
            Radio.Sleep( );
 8013c8c:	4bae      	ldr	r3, [pc, #696]	@ (8013f48 <LoRaMacMibSetRequestConfirm+0x5e8>)
 8013c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013c90:	4798      	blx	r3
            break;
 8013c92:	e204      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	791a      	ldrb	r2, [r3, #4]
 8013c98:	4baa      	ldr	r3, [pc, #680]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013c9a:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
            break;
 8013c9e:	e1fe      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	7a1b      	ldrb	r3, [r3, #8]
 8013ca4:	b25b      	sxtb	r3, r3
 8013ca6:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013ca8:	4ba6      	ldr	r3, [pc, #664]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013caa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013cae:	727b      	strb	r3, [r7, #9]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 8013cb0:	4ba4      	ldr	r3, [pc, #656]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013cb2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013cb6:	f107 0108 	add.w	r1, r7, #8
 8013cba:	2207      	movs	r2, #7
 8013cbc:	4618      	mov	r0, r3
 8013cbe:	f002 fe36 	bl	801692e <RegionVerify>
 8013cc2:	4603      	mov	r3, r0
 8013cc4:	f083 0301 	eor.w	r3, r3, #1
 8013cc8:	b2db      	uxtb	r3, r3
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d002      	beq.n	8013cd4 <LoRaMacMibSetRequestConfirm+0x374>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013cce:	2303      	movs	r3, #3
 8013cd0:	75fb      	strb	r3, [r7, #23]
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            break;
 8013cd2:	e1e4      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	685b      	ldr	r3, [r3, #4]
 8013cd8:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 8013cda:	4b9a      	ldr	r3, [pc, #616]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013cdc:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013ce0:	f107 0108 	add.w	r1, r7, #8
 8013ce4:	2200      	movs	r2, #0
 8013ce6:	4618      	mov	r0, r3
 8013ce8:	f002 fe21 	bl	801692e <RegionVerify>
 8013cec:	4603      	mov	r3, r0
 8013cee:	f083 0301 	eor.w	r3, r3, #1
 8013cf2:	b2db      	uxtb	r3, r3
 8013cf4:	2b00      	cmp	r3, #0
 8013cf6:	d002      	beq.n	8013cfe <LoRaMacMibSetRequestConfirm+0x39e>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013cf8:	2303      	movs	r3, #3
 8013cfa:	75fb      	strb	r3, [r7, #23]
            break;
 8013cfc:	e1cf      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8013cfe:	4b91      	ldr	r3, [pc, #580]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013d00:	687a      	ldr	r2, [r7, #4]
 8013d02:	336c      	adds	r3, #108	@ 0x6c
 8013d04:	3204      	adds	r2, #4
 8013d06:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013d0a:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8013d0e:	e1c6      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8013d10:	687b      	ldr	r3, [r7, #4]
 8013d12:	7a1b      	ldrb	r3, [r3, #8]
 8013d14:	b25b      	sxtb	r3, r3
 8013d16:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013d18:	4b8a      	ldr	r3, [pc, #552]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013d1a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013d1e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013d20:	4b88      	ldr	r3, [pc, #544]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013d22:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013d26:	f107 0108 	add.w	r1, r7, #8
 8013d2a:	2207      	movs	r2, #7
 8013d2c:	4618      	mov	r0, r3
 8013d2e:	f002 fdfe 	bl	801692e <RegionVerify>
 8013d32:	4603      	mov	r3, r0
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d008      	beq.n	8013d4a <LoRaMacMibSetRequestConfirm+0x3ea>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8013d38:	4b82      	ldr	r3, [pc, #520]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013d3a:	687a      	ldr	r2, [r7, #4]
 8013d3c:	33b4      	adds	r3, #180	@ 0xb4
 8013d3e:	3204      	adds	r2, #4
 8013d40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013d44:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013d48:	e1a9      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013d4a:	2303      	movs	r3, #3
 8013d4c:	75fb      	strb	r3, [r7, #23]
            break;
 8013d4e:	e1a6      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	7a1b      	ldrb	r3, [r3, #8]
 8013d54:	b25b      	sxtb	r3, r3
 8013d56:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013d58:	4b7a      	ldr	r3, [pc, #488]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013d5a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013d5e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013d60:	4b78      	ldr	r3, [pc, #480]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013d62:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013d66:	f107 0108 	add.w	r1, r7, #8
 8013d6a:	2207      	movs	r2, #7
 8013d6c:	4618      	mov	r0, r3
 8013d6e:	f002 fdde 	bl	801692e <RegionVerify>
 8013d72:	4603      	mov	r3, r0
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d019      	beq.n	8013dac <LoRaMacMibSetRequestConfirm+0x44c>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8013d78:	4b72      	ldr	r3, [pc, #456]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013d7a:	687a      	ldr	r2, [r7, #4]
 8013d7c:	3374      	adds	r3, #116	@ 0x74
 8013d7e:	3204      	adds	r2, #4
 8013d80:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013d84:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8013d88:	4b6e      	ldr	r3, [pc, #440]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013d8a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8013d8e:	2b02      	cmp	r3, #2
 8013d90:	f040 817e 	bne.w	8014090 <LoRaMacMibSetRequestConfirm+0x730>
 8013d94:	4b6b      	ldr	r3, [pc, #428]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013d96:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	f000 8178 	beq.w	8014090 <LoRaMacMibSetRequestConfirm+0x730>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8013da0:	4b69      	ldr	r3, [pc, #420]	@ (8013f48 <LoRaMacMibSetRequestConfirm+0x5e8>)
 8013da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013da4:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8013da6:	f7fe fc25 	bl	80125f4 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013daa:	e171      	b.n	8014090 <LoRaMacMibSetRequestConfirm+0x730>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013dac:	2303      	movs	r3, #3
 8013dae:	75fb      	strb	r3, [r7, #23]
            break;
 8013db0:	e16e      	b.n	8014090 <LoRaMacMibSetRequestConfirm+0x730>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8013db2:	687b      	ldr	r3, [r7, #4]
 8013db4:	7a1b      	ldrb	r3, [r3, #8]
 8013db6:	b25b      	sxtb	r3, r3
 8013db8:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013dba:	4b62      	ldr	r3, [pc, #392]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013dbc:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8013dc0:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8013dc2:	4b60      	ldr	r3, [pc, #384]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013dc4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013dc8:	f107 0108 	add.w	r1, r7, #8
 8013dcc:	2207      	movs	r2, #7
 8013dce:	4618      	mov	r0, r3
 8013dd0:	f002 fdad 	bl	801692e <RegionVerify>
 8013dd4:	4603      	mov	r3, r0
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d008      	beq.n	8013dec <LoRaMacMibSetRequestConfirm+0x48c>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8013dda:	4b5a      	ldr	r3, [pc, #360]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013ddc:	687a      	ldr	r2, [r7, #4]
 8013dde:	33bc      	adds	r3, #188	@ 0xbc
 8013de0:	3204      	adds	r2, #4
 8013de2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013de6:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013dea:	e158      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013dec:	2303      	movs	r3, #3
 8013dee:	75fb      	strb	r3, [r7, #23]
            break;
 8013df0:	e155      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	685b      	ldr	r3, [r3, #4]
 8013df6:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8013df8:	2301      	movs	r3, #1
 8013dfa:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8013dfc:	4b51      	ldr	r3, [pc, #324]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013dfe:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013e02:	f107 020c 	add.w	r2, r7, #12
 8013e06:	4611      	mov	r1, r2
 8013e08:	4618      	mov	r0, r3
 8013e0a:	f002 fdb9 	bl	8016980 <RegionChanMaskSet>
 8013e0e:	4603      	mov	r3, r0
 8013e10:	f083 0301 	eor.w	r3, r3, #1
 8013e14:	b2db      	uxtb	r3, r3
 8013e16:	2b00      	cmp	r3, #0
 8013e18:	f000 813c 	beq.w	8014094 <LoRaMacMibSetRequestConfirm+0x734>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013e1c:	2303      	movs	r3, #3
 8013e1e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013e20:	e138      	b.n	8014094 <LoRaMacMibSetRequestConfirm+0x734>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	685b      	ldr	r3, [r3, #4]
 8013e26:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8013e28:	2300      	movs	r3, #0
 8013e2a:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8013e2c:	4b45      	ldr	r3, [pc, #276]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013e2e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013e32:	f107 020c 	add.w	r2, r7, #12
 8013e36:	4611      	mov	r1, r2
 8013e38:	4618      	mov	r0, r3
 8013e3a:	f002 fda1 	bl	8016980 <RegionChanMaskSet>
 8013e3e:	4603      	mov	r3, r0
 8013e40:	f083 0301 	eor.w	r3, r3, #1
 8013e44:	b2db      	uxtb	r3, r3
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	f000 8126 	beq.w	8014098 <LoRaMacMibSetRequestConfirm+0x738>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013e4c:	2303      	movs	r3, #3
 8013e4e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8013e50:	e122      	b.n	8014098 <LoRaMacMibSetRequestConfirm+0x738>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	791b      	ldrb	r3, [r3, #4]
 8013e56:	2b00      	cmp	r3, #0
 8013e58:	d009      	beq.n	8013e6e <LoRaMacMibSetRequestConfirm+0x50e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8013e5e:	2b0f      	cmp	r3, #15
 8013e60:	d805      	bhi.n	8013e6e <LoRaMacMibSetRequestConfirm+0x50e>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	791a      	ldrb	r2, [r3, #4]
 8013e66:	4b37      	ldr	r3, [pc, #220]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013e68:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013e6c:	e117      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013e6e:	2303      	movs	r3, #3
 8013e70:	75fb      	strb	r3, [r7, #23]
            break;
 8013e72:	e114      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	685b      	ldr	r3, [r3, #4]
 8013e78:	4a32      	ldr	r2, [pc, #200]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013e7a:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 8013e7c:	e10f      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	685b      	ldr	r3, [r3, #4]
 8013e82:	4a30      	ldr	r2, [pc, #192]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013e84:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8013e86:	e10a      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	685b      	ldr	r3, [r3, #4]
 8013e8c:	4a2d      	ldr	r2, [pc, #180]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013e8e:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8013e90:	e105      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	685b      	ldr	r3, [r3, #4]
 8013e96:	4a2b      	ldr	r2, [pc, #172]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013e98:	6613      	str	r3, [r2, #96]	@ 0x60
            break;
 8013e9a:	e100      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	685b      	ldr	r3, [r3, #4]
 8013ea0:	4a28      	ldr	r2, [pc, #160]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013ea2:	6653      	str	r3, [r2, #100]	@ 0x64
            break;
 8013ea4:	e0fb      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013eac:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 8013eae:	4b25      	ldr	r3, [pc, #148]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013eb0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013eb4:	f107 0108 	add.w	r1, r7, #8
 8013eb8:	2206      	movs	r2, #6
 8013eba:	4618      	mov	r0, r3
 8013ebc:	f002 fd37 	bl	801692e <RegionVerify>
 8013ec0:	4603      	mov	r3, r0
 8013ec2:	2b00      	cmp	r3, #0
 8013ec4:	d005      	beq.n	8013ed2 <LoRaMacMibSetRequestConfirm+0x572>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 8013ec6:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013eca:	4b1e      	ldr	r3, [pc, #120]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013ecc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013ed0:	e0e5      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013ed2:	2303      	movs	r3, #3
 8013ed4:	75fb      	strb	r3, [r7, #23]
            break;
 8013ed6:	e0e2      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013ede:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013ee0:	4b18      	ldr	r3, [pc, #96]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013ee2:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8013ee6:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8013ee8:	4b16      	ldr	r3, [pc, #88]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013eea:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013eee:	f107 0108 	add.w	r1, r7, #8
 8013ef2:	2205      	movs	r2, #5
 8013ef4:	4618      	mov	r0, r3
 8013ef6:	f002 fd1a 	bl	801692e <RegionVerify>
 8013efa:	4603      	mov	r3, r0
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d005      	beq.n	8013f0c <LoRaMacMibSetRequestConfirm+0x5ac>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8013f00:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013f04:	4b0f      	ldr	r3, [pc, #60]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013f06:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013f0a:	e0c8      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013f0c:	2303      	movs	r3, #3
 8013f0e:	75fb      	strb	r3, [r7, #23]
            break;
 8013f10:	e0c5      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013f18:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 8013f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013f1c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013f20:	f107 0108 	add.w	r1, r7, #8
 8013f24:	220a      	movs	r2, #10
 8013f26:	4618      	mov	r0, r3
 8013f28:	f002 fd01 	bl	801692e <RegionVerify>
 8013f2c:	4603      	mov	r3, r0
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d005      	beq.n	8013f3e <LoRaMacMibSetRequestConfirm+0x5de>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 8013f32:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013f36:	4b03      	ldr	r3, [pc, #12]	@ (8013f44 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8013f38:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013f3c:	e0af      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013f3e:	2303      	movs	r3, #3
 8013f40:	75fb      	strb	r3, [r7, #23]
            break;
 8013f42:	e0ac      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
 8013f44:	20001344 	.word	0x20001344
 8013f48:	0802200c 	.word	0x0802200c
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8013f52:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8013f54:	4b59      	ldr	r3, [pc, #356]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013f56:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013f5a:	f107 0108 	add.w	r1, r7, #8
 8013f5e:	2209      	movs	r2, #9
 8013f60:	4618      	mov	r0, r3
 8013f62:	f002 fce4 	bl	801692e <RegionVerify>
 8013f66:	4603      	mov	r3, r0
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	d005      	beq.n	8013f78 <LoRaMacMibSetRequestConfirm+0x618>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 8013f6c:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8013f70:	4b52      	ldr	r3, [pc, #328]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013f72:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8013f76:	e092      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013f78:	2303      	movs	r3, #3
 8013f7a:	75fb      	strb	r3, [r7, #23]
            break;
 8013f7c:	e08f      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mibSet->Param.SystemMaxRxError <= 500 )
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	685b      	ldr	r3, [r3, #4]
 8013f82:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8013f86:	d80a      	bhi.n	8013f9e <LoRaMacMibSetRequestConfirm+0x63e>
            { // Only apply the new value if in range 0..500 ms else keep current value.
                Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	685b      	ldr	r3, [r3, #4]
 8013f8c:	4a4b      	ldr	r2, [pc, #300]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013f8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8013f92:	4b4a      	ldr	r3, [pc, #296]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013f94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013f98:	4a48      	ldr	r2, [pc, #288]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013f9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
#else
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
#endif
            break;
 8013f9c:	e07f      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013f9e:	2303      	movs	r3, #3
 8013fa0:	75fb      	strb	r3, [r7, #23]
            break;
 8013fa2:	e07c      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	791a      	ldrb	r2, [r3, #4]
 8013fa8:	4b44      	ldr	r3, [pc, #272]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013faa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
 8013fae:	4b43      	ldr	r3, [pc, #268]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013fb0:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8013fb4:	4b41      	ldr	r3, [pc, #260]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013fb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            break;
 8013fba:	e070      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	685b      	ldr	r3, [r3, #4]
 8013fc0:	4a3e      	ldr	r2, [pc, #248]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013fc2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 8013fc6:	e06a      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	685b      	ldr	r3, [r3, #4]
 8013fcc:	4a3b      	ldr	r2, [pc, #236]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013fce:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
            break;
 8013fd2:	e064      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 8013fd4:	f7fe fd40 	bl	8012a58 <RestoreNvmData>
 8013fd8:	4603      	mov	r3, r0
 8013fda:	75fb      	strb	r3, [r7, #23]
            break;
 8013fdc:	e05f      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	799b      	ldrb	r3, [r3, #6]
 8013fe2:	2b01      	cmp	r3, #1
 8013fe4:	d80d      	bhi.n	8014002 <LoRaMacMibSetRequestConfirm+0x6a2>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 8013fe6:	4a35      	ldr	r2, [pc, #212]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	685b      	ldr	r3, [r3, #4]
 8013fec:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	6858      	ldr	r0, [r3, #4]
 8013ff4:	f001 fdd6 	bl	8015ba4 <LoRaMacCryptoSetLrWanVersion>
 8013ff8:	4603      	mov	r3, r0
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d04e      	beq.n	801409c <LoRaMacMibSetRequestConfirm+0x73c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8013ffe:	2311      	movs	r3, #17
 8014000:	e058      	b.n	80140b4 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8014002:	2303      	movs	r3, #3
 8014004:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8014006:	e049      	b.n	801409c <LoRaMacMibSetRequestConfirm+0x73c>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	685b      	ldr	r3, [r3, #4]
 801400c:	4a2b      	ldr	r2, [pc, #172]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 801400e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
            break;
 8014012:	e044      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	791a      	ldrb	r2, [r3, #4]
 8014018:	4b28      	ldr	r3, [pc, #160]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 801401a:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            break;
 801401e:	e03e      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	889a      	ldrh	r2, [r3, #4]
 8014024:	4b25      	ldr	r3, [pc, #148]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8014026:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
            break;
 801402a:	e038      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	889a      	ldrh	r2, [r3, #4]
 8014030:	4b22      	ldr	r3, [pc, #136]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 8014032:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            break;
 8014036:	e032      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	889a      	ldrh	r2, [r3, #4]
 801403c:	4b1f      	ldr	r3, [pc, #124]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 801403e:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
            break;
 8014042:	e02c      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	889a      	ldrh	r2, [r3, #4]
 8014048:	4b1c      	ldr	r3, [pc, #112]	@ (80140bc <LoRaMacMibSetRequestConfirm+0x75c>)
 801404a:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
            break;
 801404e:	e026      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.RssiFreeThreshold = mibSet->Param.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8014050:	2318      	movs	r3, #24
 8014052:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8014054:	e023      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.CarrierSenseTime = mibSet->Param.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8014056:	2318      	movs	r3, #24
 8014058:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 801405a:	e020      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 801405c:	6878      	ldr	r0, [r7, #4]
 801405e:	f000 fd00 	bl	8014a62 <LoRaMacMibClassBSetRequestConfirm>
 8014062:	4603      	mov	r3, r0
 8014064:	75fb      	strb	r3, [r7, #23]
            break;
 8014066:	e01a      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8014068:	bf00      	nop
 801406a:	e018      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 801406c:	bf00      	nop
 801406e:	e016      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8014070:	bf00      	nop
 8014072:	e014      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8014074:	bf00      	nop
 8014076:	e012      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8014078:	bf00      	nop
 801407a:	e010      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 801407c:	bf00      	nop
 801407e:	e00e      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8014080:	bf00      	nop
 8014082:	e00c      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8014084:	bf00      	nop
 8014086:	e00a      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8014088:	bf00      	nop
 801408a:	e008      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 801408c:	bf00      	nop
 801408e:	e006      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8014090:	bf00      	nop
 8014092:	e004      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8014094:	bf00      	nop
 8014096:	e002      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8014098:	bf00      	nop
 801409a:	e000      	b.n	801409e <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 801409c:	bf00      	nop
        }
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( status == LORAMAC_STATUS_OK )
 801409e:	7dfb      	ldrb	r3, [r7, #23]
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d106      	bne.n	80140b2 <LoRaMacMibSetRequestConfirm+0x752>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 80140a4:	4a06      	ldr	r2, [pc, #24]	@ (80140c0 <LoRaMacMibSetRequestConfirm+0x760>)
 80140a6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80140aa:	f043 0320 	orr.w	r3, r3, #32
 80140ae:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */
    return status;
 80140b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80140b4:	4618      	mov	r0, r3
 80140b6:	3718      	adds	r7, #24
 80140b8:	46bd      	mov	sp, r7
 80140ba:	bd80      	pop	{r7, pc}
 80140bc:	20001344 	.word	0x20001344
 80140c0:	20000e04 	.word	0x20000e04

080140c4 <OnAbpJoinPendingTimerEvent>:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
/*!
 * \brief Function executed on AbpJoinPendingTimer timer event
 */
static void OnAbpJoinPendingTimerEvent( void *context )
{
 80140c4:	b580      	push	{r7, lr}
 80140c6:	b082      	sub	sp, #8
 80140c8:	af00      	add	r7, sp, #0
 80140ca:	6078      	str	r0, [r7, #4]
    MacCtx.MacState &= ~LORAMAC_ABP_JOIN_PENDING;
 80140cc:	4b0a      	ldr	r3, [pc, #40]	@ (80140f8 <OnAbpJoinPendingTimerEvent+0x34>)
 80140ce:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80140d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80140d6:	4a08      	ldr	r2, [pc, #32]	@ (80140f8 <OnAbpJoinPendingTimerEvent+0x34>)
 80140d8:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    MacCtx.MacFlags.Bits.MacDone = 1;
 80140dc:	4a06      	ldr	r2, [pc, #24]	@ (80140f8 <OnAbpJoinPendingTimerEvent+0x34>)
 80140de:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80140e2:	f043 0310 	orr.w	r3, r3, #16
 80140e6:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    OnMacProcessNotify( );
 80140ea:	f7fe fe65 	bl	8012db8 <OnMacProcessNotify>
}
 80140ee:	bf00      	nop
 80140f0:	3708      	adds	r7, #8
 80140f2:	46bd      	mov	sp, r7
 80140f4:	bd80      	pop	{r7, pc}
 80140f6:	bf00      	nop
 80140f8:	20000e04 	.word	0x20000e04

080140fc <AbpJoinPendingStart>:

/*!
 * \brief Start ABP join simulation
 */
static void AbpJoinPendingStart( void )
{
 80140fc:	b580      	push	{r7, lr}
 80140fe:	b082      	sub	sp, #8
 8014100:	af02      	add	r7, sp, #8
    static bool initialized = false;

    if( initialized == false )
 8014102:	4b14      	ldr	r3, [pc, #80]	@ (8014154 <AbpJoinPendingStart+0x58>)
 8014104:	781b      	ldrb	r3, [r3, #0]
 8014106:	f083 0301 	eor.w	r3, r3, #1
 801410a:	b2db      	uxtb	r3, r3
 801410c:	2b00      	cmp	r3, #0
 801410e:	d00b      	beq.n	8014128 <AbpJoinPendingStart+0x2c>
    {
        initialized = true;
 8014110:	4b10      	ldr	r3, [pc, #64]	@ (8014154 <AbpJoinPendingStart+0x58>)
 8014112:	2201      	movs	r2, #1
 8014114:	701a      	strb	r2, [r3, #0]
        TimerInit( &MacCtx.AbpJoinPendingTimer, OnAbpJoinPendingTimerEvent );
 8014116:	2300      	movs	r3, #0
 8014118:	9300      	str	r3, [sp, #0]
 801411a:	4b0f      	ldr	r3, [pc, #60]	@ (8014158 <AbpJoinPendingStart+0x5c>)
 801411c:	2200      	movs	r2, #0
 801411e:	f04f 31ff 	mov.w	r1, #4294967295
 8014122:	480e      	ldr	r0, [pc, #56]	@ (801415c <AbpJoinPendingStart+0x60>)
 8014124:	f008 ffa2 	bl	801d06c <UTIL_TIMER_Create>
    }

    MacCtx.MacState |= LORAMAC_ABP_JOIN_PENDING;
 8014128:	4b0d      	ldr	r3, [pc, #52]	@ (8014160 <AbpJoinPendingStart+0x64>)
 801412a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801412e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014132:	4a0b      	ldr	r2, [pc, #44]	@ (8014160 <AbpJoinPendingStart+0x64>)
 8014134:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    TimerStop( &MacCtx.AbpJoinPendingTimer );
 8014138:	4808      	ldr	r0, [pc, #32]	@ (801415c <AbpJoinPendingStart+0x60>)
 801413a:	f009 f83b 	bl	801d1b4 <UTIL_TIMER_Stop>
    TimerSetValue( &MacCtx.AbpJoinPendingTimer, ABP_JOIN_PENDING_DELAY_MS );
 801413e:	210a      	movs	r1, #10
 8014140:	4806      	ldr	r0, [pc, #24]	@ (801415c <AbpJoinPendingStart+0x60>)
 8014142:	f009 f8a7 	bl	801d294 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.AbpJoinPendingTimer );
 8014146:	4805      	ldr	r0, [pc, #20]	@ (801415c <AbpJoinPendingStart+0x60>)
 8014148:	f008 ffc6 	bl	801d0d8 <UTIL_TIMER_Start>
}
 801414c:	bf00      	nop
 801414e:	46bd      	mov	sp, r7
 8014150:	bd80      	pop	{r7, pc}
 8014152:	bf00      	nop
 8014154:	20001f84 	.word	0x20001f84
 8014158:	080140c5 	.word	0x080140c5
 801415c:	200012a0 	.word	0x200012a0
 8014160:	20000e04 	.word	0x20000e04

08014164 <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8014164:	b580      	push	{r7, lr}
 8014166:	b08a      	sub	sp, #40	@ 0x28
 8014168:	af00      	add	r7, sp, #0
 801416a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801416c:	2302      	movs	r3, #2
 801416e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MlmeConfirmQueue_t queueElement;
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    bool isAbpJoinPending = false;
 8014172:	2300      	movs	r3, #0
 8014174:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#endif /* LORAMAC_VERSION */
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8014178:	2300      	movs	r3, #0
 801417a:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	2b00      	cmp	r3, #0
 8014180:	d101      	bne.n	8014186 <LoRaMacMlmeRequest+0x22>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014182:	2303      	movs	r3, #3
 8014184:	e188      	b.n	8014498 <LoRaMacMlmeRequest+0x334>
    }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	2200      	movs	r2, #0
 801418a:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 801418c:	f7fc fb06 	bl	801079c <LoRaMacIsBusy>
 8014190:	4603      	mov	r3, r0
 8014192:	2b00      	cmp	r3, #0
 8014194:	d001      	beq.n	801419a <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8014196:	2301      	movs	r3, #1
 8014198:	e17e      	b.n	8014498 <LoRaMacMlmeRequest+0x334>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 801419a:	f001 f99d 	bl	80154d8 <LoRaMacConfirmQueueIsFull>
 801419e:	4603      	mov	r3, r0
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d001      	beq.n	80141a8 <LoRaMacMlmeRequest+0x44>
    {
        return LORAMAC_STATUS_BUSY;
 80141a4:	2301      	movs	r3, #1
 80141a6:	e177      	b.n	8014498 <LoRaMacMlmeRequest+0x334>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 80141a8:	f001 f98a 	bl	80154c0 <LoRaMacConfirmQueueGetCnt>
 80141ac:	4603      	mov	r3, r0
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d104      	bne.n	80141bc <LoRaMacMlmeRequest+0x58>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 80141b2:	2214      	movs	r2, #20
 80141b4:	2100      	movs	r1, #0
 80141b6:	48ba      	ldr	r0, [pc, #744]	@ (80144a0 <LoRaMacMlmeRequest+0x33c>)
 80141b8:	f004 fee4 	bl	8018f84 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80141bc:	4bb9      	ldr	r3, [pc, #740]	@ (80144a4 <LoRaMacMlmeRequest+0x340>)
 80141be:	2201      	movs	r2, #1
 80141c0:	f883 2455 	strb.w	r2, [r3, #1109]	@ 0x455

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 80141c4:	4ab7      	ldr	r2, [pc, #732]	@ (80144a4 <LoRaMacMlmeRequest+0x340>)
 80141c6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80141ca:	f043 0304 	orr.w	r3, r3, #4
 80141ce:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    queueElement.Request = mlmeRequest->Type;
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	781b      	ldrb	r3, [r3, #0]
 80141d6:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80141da:	2301      	movs	r3, #1
 80141dc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 80141e0:	2300      	movs	r3, #0
 80141e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    queueElement.ReadyToHandle = false;
 80141e6:	2300      	movs	r3, #0
 80141e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	781b      	ldrb	r3, [r3, #0]
 80141f0:	3b01      	subs	r3, #1
 80141f2:	2b0c      	cmp	r3, #12
 80141f4:	f200 811e 	bhi.w	8014434 <LoRaMacMlmeRequest+0x2d0>
 80141f8:	a201      	add	r2, pc, #4	@ (adr r2, 8014200 <LoRaMacMlmeRequest+0x9c>)
 80141fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80141fe:	bf00      	nop
 8014200:	08014235 	.word	0x08014235
 8014204:	08014435 	.word	0x08014435
 8014208:	08014435 	.word	0x08014435
 801420c:	08014435 	.word	0x08014435
 8014210:	08014319 	.word	0x08014319
 8014214:	0801433d 	.word	0x0801433d
 8014218:	08014435 	.word	0x08014435
 801421c:	08014435 	.word	0x08014435
 8014220:	0801435b 	.word	0x0801435b
 8014224:	08014435 	.word	0x08014435
 8014228:	08014403 	.word	0x08014403
 801422c:	08014397 	.word	0x08014397
 8014230:	080143e1 	.word	0x080143e1
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8014234:	4b9b      	ldr	r3, [pc, #620]	@ (80144a4 <LoRaMacMlmeRequest+0x340>)
 8014236:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801423a:	f003 0320 	and.w	r3, r3, #32
 801423e:	2b00      	cmp	r3, #0
 8014240:	d001      	beq.n	8014246 <LoRaMacMlmeRequest+0xe2>
            {
                return LORAMAC_STATUS_BUSY;
 8014242:	2301      	movs	r3, #1
 8014244:	e128      	b.n	8014498 <LoRaMacMlmeRequest+0x334>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	791b      	ldrb	r3, [r3, #4]
 801424a:	2b02      	cmp	r3, #2
 801424c:	d135      	bne.n	80142ba <LoRaMacMlmeRequest+0x156>
            {
                ResetMacParameters( false );
 801424e:	2000      	movs	r0, #0
 8014250:	f7fe f862 	bl	8012318 <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8014254:	4b94      	ldr	r3, [pc, #592]	@ (80144a8 <LoRaMacMlmeRequest+0x344>)
 8014256:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	795b      	ldrb	r3, [r3, #5]
 801425e:	b25b      	sxtb	r3, r3
 8014260:	2200      	movs	r2, #0
 8014262:	4619      	mov	r1, r3
 8014264:	f002 fc4b 	bl	8016afe <RegionAlternateDr>
 8014268:	4603      	mov	r3, r0
 801426a:	461a      	mov	r2, r3
 801426c:	4b8e      	ldr	r3, [pc, #568]	@ (80144a8 <LoRaMacMlmeRequest+0x344>)
 801426e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8014278:	4b8b      	ldr	r3, [pc, #556]	@ (80144a8 <LoRaMacMlmeRequest+0x344>)
 801427a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 801427e:	2307      	movs	r3, #7
 8014280:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                status = SendReJoinReq( JOIN_REQ );
 8014284:	20ff      	movs	r0, #255	@ 0xff
 8014286:	f7fd fdb5 	bl	8011df4 <SendReJoinReq>
 801428a:	4603      	mov	r3, r0
 801428c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                if( status != LORAMAC_STATUS_OK )
 8014290:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014294:	2b00      	cmp	r3, #0
 8014296:	f000 80cf 	beq.w	8014438 <LoRaMacMlmeRequest+0x2d4>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 801429a:	4b83      	ldr	r3, [pc, #524]	@ (80144a8 <LoRaMacMlmeRequest+0x344>)
 801429c:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 80142a0:	687b      	ldr	r3, [r7, #4]
 80142a2:	795b      	ldrb	r3, [r3, #5]
 80142a4:	b25b      	sxtb	r3, r3
 80142a6:	2201      	movs	r2, #1
 80142a8:	4619      	mov	r1, r3
 80142aa:	f002 fc28 	bl	8016afe <RegionAlternateDr>
 80142ae:	4603      	mov	r3, r0
 80142b0:	461a      	mov	r2, r3
 80142b2:	4b7d      	ldr	r3, [pc, #500]	@ (80144a8 <LoRaMacMlmeRequest+0x344>)
 80142b4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                isAbpJoinPending = true;
#endif
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 80142b8:	e0be      	b.n	8014438 <LoRaMacMlmeRequest+0x2d4>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 80142ba:	687b      	ldr	r3, [r7, #4]
 80142bc:	791b      	ldrb	r3, [r3, #4]
 80142be:	2b01      	cmp	r3, #1
 80142c0:	f040 80ba 	bne.w	8014438 <LoRaMacMlmeRequest+0x2d4>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 80142c4:	4b78      	ldr	r3, [pc, #480]	@ (80144a8 <LoRaMacMlmeRequest+0x344>)
 80142c6:	2200      	movs	r2, #0
 80142c8:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80142cc:	2302      	movs	r3, #2
 80142ce:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 80142d0:	4b75      	ldr	r3, [pc, #468]	@ (80144a8 <LoRaMacMlmeRequest+0x344>)
 80142d2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80142d6:	f107 020c 	add.w	r2, r7, #12
 80142da:	4611      	mov	r1, r2
 80142dc:	4618      	mov	r0, r3
 80142de:	f002 fb14 	bl	801690a <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	791a      	ldrb	r2, [r3, #4]
 80142e6:	4b70      	ldr	r3, [pc, #448]	@ (80144a8 <LoRaMacMlmeRequest+0x344>)
 80142e8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80142ec:	2300      	movs	r3, #0
 80142ee:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                queueElement.ReadyToHandle = true;
 80142f2:	2301      	movs	r3, #1
 80142f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                OnMacProcessNotify( );
 80142f8:	f7fe fd5e 	bl	8012db8 <OnMacProcessNotify>
                MacCtx.MacFlags.Bits.MacDone = 1;
 80142fc:	4a69      	ldr	r2, [pc, #420]	@ (80144a4 <LoRaMacMlmeRequest+0x340>)
 80142fe:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8014302:	f043 0310 	orr.w	r3, r3, #16
 8014306:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
                isAbpJoinPending = true;
 801430a:	2301      	movs	r3, #1
 801430c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                status = LORAMAC_STATUS_OK;
 8014310:	2300      	movs	r3, #0
 8014312:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8014316:	e08f      	b.n	8014438 <LoRaMacMlmeRequest+0x2d4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8014318:	2300      	movs	r3, #0
 801431a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801431e:	f107 031c 	add.w	r3, r7, #28
 8014322:	2200      	movs	r2, #0
 8014324:	4619      	mov	r1, r3
 8014326:	2002      	movs	r0, #2
 8014328:	f000 fd26 	bl	8014d78 <LoRaMacCommandsAddCmd>
 801432c:	4603      	mov	r3, r0
 801432e:	2b00      	cmp	r3, #0
 8014330:	f000 8084 	beq.w	801443c <LoRaMacMlmeRequest+0x2d8>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014334:	2313      	movs	r3, #19
 8014336:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 801433a:	e07f      	b.n	801443c <LoRaMacMlmeRequest+0x2d8>
            break;
        }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	8898      	ldrh	r0, [r3, #4]
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	6899      	ldr	r1, [r3, #8]
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801434a:	b2db      	uxtb	r3, r3
 801434c:	461a      	mov	r2, r3
 801434e:	f7fe fb63 	bl	8012a18 <SetTxContinuousWave>
 8014352:	4603      	mov	r3, r0
 8014354:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8014358:	e077      	b.n	801444a <LoRaMacMlmeRequest+0x2e6>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801435a:	2300      	movs	r3, #0
 801435c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            MacCommand_t* newCmd;
            /* ST_CODE Begin: Add MAC command condition to prevent some duplicated request */
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 8014360:	f107 0308 	add.w	r3, r7, #8
 8014364:	4619      	mov	r1, r3
 8014366:	200d      	movs	r0, #13
 8014368:	f000 fd86 	bl	8014e78 <LoRaMacCommandsGetCmd>
 801436c:	4603      	mov	r3, r0
 801436e:	2b00      	cmp	r3, #0
 8014370:	d103      	bne.n	801437a <LoRaMacMlmeRequest+0x216>
            {
                status = LORAMAC_STATUS_OK;
 8014372:	2300      	movs	r3, #0
 8014374:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            /* ST_CODE End */
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
            }
            break;
 8014378:	e062      	b.n	8014440 <LoRaMacMlmeRequest+0x2dc>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801437a:	f107 031c 	add.w	r3, r7, #28
 801437e:	2200      	movs	r2, #0
 8014380:	4619      	mov	r1, r3
 8014382:	200d      	movs	r0, #13
 8014384:	f000 fcf8 	bl	8014d78 <LoRaMacCommandsAddCmd>
 8014388:	4603      	mov	r3, r0
 801438a:	2b00      	cmp	r3, #0
 801438c:	d058      	beq.n	8014440 <LoRaMacMlmeRequest+0x2dc>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801438e:	2313      	movs	r3, #19
 8014390:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8014394:	e054      	b.n	8014440 <LoRaMacMlmeRequest+0x2dc>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8014396:	4b44      	ldr	r3, [pc, #272]	@ (80144a8 <LoRaMacMlmeRequest+0x344>)
 8014398:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 801439c:	2b00      	cmp	r3, #0
 801439e:	d151      	bne.n	8014444 <LoRaMacMlmeRequest+0x2e0>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	791b      	ldrb	r3, [r3, #4]
 80143a4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	791b      	ldrb	r3, [r3, #4]
 80143ac:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80143b0:	b2db      	uxtb	r3, r3
 80143b2:	4618      	mov	r0, r3
 80143b4:	f000 fb2a 	bl	8014a0c <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 80143b8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80143bc:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 80143be:	2300      	movs	r3, #0
 80143c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 80143c4:	f107 031c 	add.w	r3, r7, #28
 80143c8:	2201      	movs	r2, #1
 80143ca:	4619      	mov	r1, r3
 80143cc:	2010      	movs	r0, #16
 80143ce:	f000 fcd3 	bl	8014d78 <LoRaMacCommandsAddCmd>
 80143d2:	4603      	mov	r3, r0
 80143d4:	2b00      	cmp	r3, #0
 80143d6:	d035      	beq.n	8014444 <LoRaMacMlmeRequest+0x2e0>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80143d8:	2313      	movs	r3, #19
 80143da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
            }
            break;
 80143de:	e031      	b.n	8014444 <LoRaMacMlmeRequest+0x2e0>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80143e0:	2300      	movs	r3, #0
 80143e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80143e6:	f107 031c 	add.w	r3, r7, #28
 80143ea:	2200      	movs	r2, #0
 80143ec:	4619      	mov	r1, r3
 80143ee:	2012      	movs	r0, #18
 80143f0:	f000 fcc2 	bl	8014d78 <LoRaMacCommandsAddCmd>
 80143f4:	4603      	mov	r3, r0
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d026      	beq.n	8014448 <LoRaMacMlmeRequest+0x2e4>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80143fa:	2313      	movs	r3, #19
 80143fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8014400:	e022      	b.n	8014448 <LoRaMacMlmeRequest+0x2e4>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8014402:	2301      	movs	r3, #1
 8014404:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8014408:	f000 fab6 	bl	8014978 <LoRaMacClassBIsAcquisitionInProgress>
 801440c:	4603      	mov	r3, r0
 801440e:	f083 0301 	eor.w	r3, r3, #1
 8014412:	b2db      	uxtb	r3, r3
 8014414:	2b00      	cmp	r3, #0
 8014416:	d009      	beq.n	801442c <LoRaMacMlmeRequest+0x2c8>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8014418:	2000      	movs	r0, #0
 801441a:	f000 fa8f 	bl	801493c <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 801441e:	2000      	movs	r0, #0
 8014420:	f000 fab1 	bl	8014986 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8014424:	2300      	movs	r3, #0
 8014426:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 801442a:	e00e      	b.n	801444a <LoRaMacMlmeRequest+0x2e6>
                status = LORAMAC_STATUS_BUSY;
 801442c:	2301      	movs	r3, #1
 801442e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8014432:	e00a      	b.n	801444a <LoRaMacMlmeRequest+0x2e6>
        }
        default:
            break;
 8014434:	bf00      	nop
 8014436:	e008      	b.n	801444a <LoRaMacMlmeRequest+0x2e6>
            break;
 8014438:	bf00      	nop
 801443a:	e006      	b.n	801444a <LoRaMacMlmeRequest+0x2e6>
            break;
 801443c:	bf00      	nop
 801443e:	e004      	b.n	801444a <LoRaMacMlmeRequest+0x2e6>
            break;
 8014440:	bf00      	nop
 8014442:	e002      	b.n	801444a <LoRaMacMlmeRequest+0x2e6>
            break;
 8014444:	bf00      	nop
 8014446:	e000      	b.n	801444a <LoRaMacMlmeRequest+0x2e6>
            break;
 8014448:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801444a:	4b16      	ldr	r3, [pc, #88]	@ (80144a4 <LoRaMacMlmeRequest+0x340>)
 801444c:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8014450:	687b      	ldr	r3, [r7, #4]
 8014452:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8014454:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014458:	2b00      	cmp	r3, #0
 801445a:	d010      	beq.n	801447e <LoRaMacMlmeRequest+0x31a>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801445c:	f001 f830 	bl	80154c0 <LoRaMacConfirmQueueGetCnt>
 8014460:	4603      	mov	r3, r0
 8014462:	2b00      	cmp	r3, #0
 8014464:	d116      	bne.n	8014494 <LoRaMacMlmeRequest+0x330>
        {
            MacCtx.NodeAckRequested = false;
 8014466:	4b0f      	ldr	r3, [pc, #60]	@ (80144a4 <LoRaMacMlmeRequest+0x340>)
 8014468:	2200      	movs	r2, #0
 801446a:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 801446e:	4a0d      	ldr	r2, [pc, #52]	@ (80144a4 <LoRaMacMlmeRequest+0x340>)
 8014470:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8014474:	f023 0304 	bic.w	r3, r3, #4
 8014478:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 801447c:	e00a      	b.n	8014494 <LoRaMacMlmeRequest+0x330>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 801447e:	f107 0320 	add.w	r3, r7, #32
 8014482:	4618      	mov	r0, r3
 8014484:	f000 fec8 	bl	8015218 <LoRaMacConfirmQueueAdd>
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        if( isAbpJoinPending == true )
 8014488:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801448c:	2b00      	cmp	r3, #0
 801448e:	d001      	beq.n	8014494 <LoRaMacMlmeRequest+0x330>
        {
            AbpJoinPendingStart( );
 8014490:	f7ff fe34 	bl	80140fc <AbpJoinPendingStart>
        }
#endif /* LORAMAC_VERSION */
    }
    return status;
 8014494:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8014498:	4618      	mov	r0, r3
 801449a:	3728      	adds	r7, #40	@ 0x28
 801449c:	46bd      	mov	sp, r7
 801449e:	bd80      	pop	{r7, pc}
 80144a0:	20001258 	.word	0x20001258
 80144a4:	20000e04 	.word	0x20000e04
 80144a8:	20001344 	.word	0x20001344

080144ac <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 80144ac:	b5b0      	push	{r4, r5, r7, lr}
 80144ae:	b092      	sub	sp, #72	@ 0x48
 80144b0:	af02      	add	r7, sp, #8
 80144b2:	6078      	str	r0, [r7, #4]
 80144b4:	460b      	mov	r3, r1
 80144b6:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80144b8:	2302      	movs	r3, #2
 80144ba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 80144be:	2300      	movs	r3, #0
 80144c0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    void* fBuffer = NULL;
 80144c4:	2300      	movs	r3, #0
 80144c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 80144c8:	2300      	movs	r3, #0
 80144ca:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bool readyToSend = false;
 80144ce:	2300      	movs	r3, #0
 80144d0:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    if( mcpsRequest == NULL )
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d101      	bne.n	80144de <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80144da:	2303      	movs	r3, #3
 80144dc:	e113      	b.n	8014706 <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 80144de:	687b      	ldr	r3, [r7, #4]
 80144e0:	2200      	movs	r2, #0
 80144e2:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 80144e4:	f7fc f95a 	bl	801079c <LoRaMacIsBusy>
 80144e8:	4603      	mov	r3, r0
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	d001      	beq.n	80144f2 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 80144ee:	2301      	movs	r3, #1
 80144f0:	e109      	b.n	8014706 <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	f107 040c 	add.w	r4, r7, #12
 80144f8:	461d      	mov	r5, r3
 80144fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80144fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80144fe:	682b      	ldr	r3, [r5, #0]
 8014500:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 8014502:	2300      	movs	r3, #0
 8014504:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8014508:	2214      	movs	r2, #20
 801450a:	2100      	movs	r1, #0
 801450c:	4880      	ldr	r0, [pc, #512]	@ (8014710 <LoRaMacMcpsRequest+0x264>)
 801450e:	f004 fd39 	bl	8018f84 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014512:	4b80      	ldr	r3, [pc, #512]	@ (8014714 <LoRaMacMcpsRequest+0x268>)
 8014514:	2201      	movs	r2, #1
 8014516:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801451a:	4b7f      	ldr	r3, [pc, #508]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 801451c:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8014520:	2b02      	cmp	r3, #2
 8014522:	d111      	bne.n	8014548 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8014524:	4b7c      	ldr	r3, [pc, #496]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 8014526:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801452a:	2b02      	cmp	r3, #2
 801452c:	d10c      	bne.n	8014548 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 801452e:	4b7a      	ldr	r3, [pc, #488]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 8014530:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8014534:	f083 0301 	eor.w	r3, r3, #1
 8014538:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 801453a:	2b00      	cmp	r3, #0
 801453c:	d004      	beq.n	8014548 <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 801453e:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8014540:	2b00      	cmp	r3, #0
 8014542:	d101      	bne.n	8014548 <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 8014544:	2301      	movs	r3, #1
 8014546:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 8014548:	7b3b      	ldrb	r3, [r7, #12]
 801454a:	2b03      	cmp	r3, #3
 801454c:	d030      	beq.n	80145b0 <LoRaMacMcpsRequest+0x104>
 801454e:	2b03      	cmp	r3, #3
 8014550:	dc3f      	bgt.n	80145d2 <LoRaMacMcpsRequest+0x126>
 8014552:	2b00      	cmp	r3, #0
 8014554:	d002      	beq.n	801455c <LoRaMacMcpsRequest+0xb0>
 8014556:	2b01      	cmp	r3, #1
 8014558:	d015      	beq.n	8014586 <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 801455a:	e03a      	b.n	80145d2 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 801455c:	2301      	movs	r3, #1
 801455e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8014562:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014566:	2202      	movs	r2, #2
 8014568:	f362 1347 	bfi	r3, r2, #5, #3
 801456c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8014570:	7c3b      	ldrb	r3, [r7, #16]
 8014572:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 8014576:	697b      	ldr	r3, [r7, #20]
 8014578:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 801457a:	8b3b      	ldrh	r3, [r7, #24]
 801457c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 801457e:	7ebb      	ldrb	r3, [r7, #26]
 8014580:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8014584:	e026      	b.n	80145d4 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8014586:	2301      	movs	r3, #1
 8014588:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 801458c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014590:	2204      	movs	r2, #4
 8014592:	f362 1347 	bfi	r3, r2, #5, #3
 8014596:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Confirmed.fPort;
 801459a:	7c3b      	ldrb	r3, [r7, #16]
 801459c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 80145a0:	697b      	ldr	r3, [r7, #20]
 80145a2:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 80145a4:	8b3b      	ldrh	r3, [r7, #24]
 80145a6:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Confirmed.Datarate;
 80145a8:	7ebb      	ldrb	r3, [r7, #26]
 80145aa:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80145ae:	e011      	b.n	80145d4 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 80145b0:	2301      	movs	r3, #1
 80145b2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80145b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80145ba:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80145be:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 80145c2:	693b      	ldr	r3, [r7, #16]
 80145c4:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 80145c6:	8abb      	ldrh	r3, [r7, #20]
 80145c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Proprietary.Datarate;
 80145ca:	7dbb      	ldrb	r3, [r7, #22]
 80145cc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80145d0:	e000      	b.n	80145d4 <LoRaMacMcpsRequest+0x128>
            break;
 80145d2:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 80145d4:	2302      	movs	r3, #2
 80145d6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80145da:	4b4f      	ldr	r3, [pc, #316]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 80145dc:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80145e0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80145e4:	4b4c      	ldr	r3, [pc, #304]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 80145e6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80145ea:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80145ee:	4611      	mov	r1, r2
 80145f0:	4618      	mov	r0, r3
 80145f2:	f002 f961 	bl	80168b8 <RegionGetPhyParam>
 80145f6:	4603      	mov	r3, r0
 80145f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 80145fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145fc:	b25b      	sxtb	r3, r3
 80145fe:	f997 2035 	ldrsb.w	r2, [r7, #53]	@ 0x35
 8014602:	4293      	cmp	r3, r2
 8014604:	bfb8      	it	lt
 8014606:	4613      	movlt	r3, r2
 8014608:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 801460c:	4b42      	ldr	r3, [pc, #264]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 801460e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8014612:	4a41      	ldr	r2, [pc, #260]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 8014614:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 8014618:	4a3f      	ldr	r2, [pc, #252]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 801461a:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 801461e:	4618      	mov	r0, r3
 8014620:	f7fc fa58 	bl	8010ad4 <CheckForMinimumAbpDatarate>
 8014624:	4603      	mov	r3, r0
 8014626:	2b00      	cmp	r3, #0
 8014628:	d002      	beq.n	8014630 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 801462a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801462c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if( readyToSend == true )
 8014630:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8014634:	2b00      	cmp	r3, #0
 8014636:	d05f      	beq.n	80146f8 <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8014638:	4b37      	ldr	r3, [pc, #220]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 801463a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 801463e:	f083 0301 	eor.w	r3, r3, #1
 8014642:	b2db      	uxtb	r3, r3
 8014644:	2b00      	cmp	r3, #0
 8014646:	d10e      	bne.n	8014666 <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8014648:	4b33      	ldr	r3, [pc, #204]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 801464a:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 801464e:	4a32      	ldr	r2, [pc, #200]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 8014650:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 8014654:	4a30      	ldr	r2, [pc, #192]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 8014656:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 801465a:	4618      	mov	r0, r3
 801465c:	f7fc fa3a 	bl	8010ad4 <CheckForMinimumAbpDatarate>
 8014660:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8014662:	2b00      	cmp	r3, #0
 8014664:	d01c      	beq.n	80146a0 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 8014666:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801466a:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801466e:	4b2a      	ldr	r3, [pc, #168]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 8014670:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8014674:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8014678:	4b27      	ldr	r3, [pc, #156]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 801467a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801467e:	f107 0120 	add.w	r1, r7, #32
 8014682:	2205      	movs	r2, #5
 8014684:	4618      	mov	r0, r3
 8014686:	f002 f952 	bl	801692e <RegionVerify>
 801468a:	4603      	mov	r3, r0
 801468c:	2b00      	cmp	r3, #0
 801468e:	d005      	beq.n	801469c <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8014690:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8014694:	4b20      	ldr	r3, [pc, #128]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 8014696:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 801469a:	e001      	b.n	80146a0 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 801469c:	2303      	movs	r3, #3
 801469e:	e032      	b.n	8014706 <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 80146a0:	4b1d      	ldr	r3, [pc, #116]	@ (8014718 <LoRaMacMcpsRequest+0x26c>)
 80146a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80146a6:	4a1b      	ldr	r2, [pc, #108]	@ (8014714 <LoRaMacMcpsRequest+0x268>)
 80146a8:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 80146ac:	4611      	mov	r1, r2
 80146ae:	4618      	mov	r0, r3
 80146b0:	f7fc fafc 	bl	8010cac <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 80146b4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80146b6:	f897 103e 	ldrb.w	r1, [r7, #62]	@ 0x3e
 80146ba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80146be:	78fb      	ldrb	r3, [r7, #3]
 80146c0:	9300      	str	r3, [sp, #0]
 80146c2:	4613      	mov	r3, r2
 80146c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80146c6:	f7fd fab3 	bl	8011c30 <Send>
 80146ca:	4603      	mov	r3, r0
 80146cc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if( status == LORAMAC_STATUS_OK )
 80146d0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80146d4:	2b00      	cmp	r3, #0
 80146d6:	d10b      	bne.n	80146f0 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 80146d8:	7b3a      	ldrb	r2, [r7, #12]
 80146da:	4b0e      	ldr	r3, [pc, #56]	@ (8014714 <LoRaMacMcpsRequest+0x268>)
 80146dc:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 80146e0:	4a0c      	ldr	r2, [pc, #48]	@ (8014714 <LoRaMacMcpsRequest+0x268>)
 80146e2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80146e6:	f043 0301 	orr.w	r3, r3, #1
 80146ea:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 80146ee:	e003      	b.n	80146f8 <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 80146f0:	4b08      	ldr	r3, [pc, #32]	@ (8014714 <LoRaMacMcpsRequest+0x268>)
 80146f2:	2200      	movs	r2, #0
 80146f4:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 80146f8:	4b06      	ldr	r3, [pc, #24]	@ (8014714 <LoRaMacMcpsRequest+0x268>)
 80146fa:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 80146fe:	687b      	ldr	r3, [r7, #4]
 8014700:	611a      	str	r2, [r3, #16]

    return status;
 8014702:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8014706:	4618      	mov	r0, r3
 8014708:	3740      	adds	r7, #64	@ 0x40
 801470a:	46bd      	mov	sp, r7
 801470c:	bdb0      	pop	{r4, r5, r7, pc}
 801470e:	bf00      	nop
 8014710:	20001244 	.word	0x20001244
 8014714:	20000e04 	.word	0x20000e04
 8014718:	20001344 	.word	0x20001344

0801471c <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 801471c:	b580      	push	{r7, lr}
 801471e:	b084      	sub	sp, #16
 8014720:	af00      	add	r7, sp, #0
 8014722:	4603      	mov	r3, r0
 8014724:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8014726:	79fb      	ldrb	r3, [r7, #7]
 8014728:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 801472a:	4b0d      	ldr	r3, [pc, #52]	@ (8014760 <LoRaMacTestSetDutyCycleOn+0x44>)
 801472c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8014730:	f107 010c 	add.w	r1, r7, #12
 8014734:	220f      	movs	r2, #15
 8014736:	4618      	mov	r0, r3
 8014738:	f002 f8f9 	bl	801692e <RegionVerify>
 801473c:	4603      	mov	r3, r0
 801473e:	2b00      	cmp	r3, #0
 8014740:	d00a      	beq.n	8014758 <LoRaMacTestSetDutyCycleOn+0x3c>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8014742:	4a07      	ldr	r2, [pc, #28]	@ (8014760 <LoRaMacTestSetDutyCycleOn+0x44>)
 8014744:	79fb      	ldrb	r3, [r7, #7]
 8014746:	f882 311c 	strb.w	r3, [r2, #284]	@ 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 801474a:	4a06      	ldr	r2, [pc, #24]	@ (8014764 <LoRaMacTestSetDutyCycleOn+0x48>)
 801474c:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8014750:	f043 0320 	orr.w	r3, r3, #32
 8014754:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 8014758:	bf00      	nop
 801475a:	3710      	adds	r7, #16
 801475c:	46bd      	mov	sp, r7
 801475e:	bd80      	pop	{r7, pc}
 8014760:	20001344 	.word	0x20001344
 8014764:	20000e04 	.word	0x20000e04

08014768 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 8014768:	b580      	push	{r7, lr}
 801476a:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 801476c:	f7fe fe30 	bl	80133d0 <LoRaMacStop>
 8014770:	4603      	mov	r3, r0
 8014772:	2b00      	cmp	r3, #0
 8014774:	d112      	bne.n	801479c <LoRaMacDeInitialization+0x34>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 8014776:	480b      	ldr	r0, [pc, #44]	@ (80147a4 <LoRaMacDeInitialization+0x3c>)
 8014778:	f008 fd1c 	bl	801d1b4 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 801477c:	480a      	ldr	r0, [pc, #40]	@ (80147a8 <LoRaMacDeInitialization+0x40>)
 801477e:	f008 fd19 	bl	801d1b4 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 8014782:	480a      	ldr	r0, [pc, #40]	@ (80147ac <LoRaMacDeInitialization+0x44>)
 8014784:	f008 fd16 	bl	801d1b4 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 8014788:	f000 f94a 	bl	8014a20 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( false );
 801478c:	2000      	movs	r0, #0
 801478e:	f7fd fdc3 	bl	8012318 <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 8014792:	4b07      	ldr	r3, [pc, #28]	@ (80147b0 <LoRaMacDeInitialization+0x48>)
 8014794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014796:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 8014798:	2300      	movs	r3, #0
 801479a:	e000      	b.n	801479e <LoRaMacDeInitialization+0x36>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 801479c:	2301      	movs	r3, #1
    }
}
 801479e:	4618      	mov	r0, r3
 80147a0:	bd80      	pop	{r7, pc}
 80147a2:	bf00      	nop
 80147a4:	2000116c 	.word	0x2000116c
 80147a8:	20001184 	.word	0x20001184
 80147ac:	2000119c 	.word	0x2000119c
 80147b0:	0802200c 	.word	0x0802200c

080147b4 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 80147b4:	b580      	push	{r7, lr}
 80147b6:	b08c      	sub	sp, #48	@ 0x30
 80147b8:	af00      	add	r7, sp, #0
 80147ba:	60f8      	str	r0, [r7, #12]
 80147bc:	60b9      	str	r1, [r7, #8]
 80147be:	607a      	str	r2, [r7, #4]
 80147c0:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80147c2:	2300      	movs	r3, #0
 80147c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	7b1b      	ldrb	r3, [r3, #12]
 80147cc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 80147d0:	68fb      	ldr	r3, [r7, #12]
 80147d2:	7b5b      	ldrb	r3, [r3, #13]
 80147d4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 80147d8:	68fb      	ldr	r3, [r7, #12]
 80147da:	7b9b      	ldrb	r3, [r3, #14]
 80147dc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 80147e0:	68fb      	ldr	r3, [r7, #12]
 80147e2:	685a      	ldr	r2, [r3, #4]
 80147e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80147e6:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	785b      	ldrb	r3, [r3, #1]
 80147ec:	2b00      	cmp	r3, #0
 80147ee:	f000 8088 	beq.w	8014902 <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 80147f2:	2302      	movs	r3, #2
 80147f4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80147f8:	68fb      	ldr	r3, [r7, #12]
 80147fa:	7bdb      	ldrb	r3, [r3, #15]
 80147fc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8014800:	68fb      	ldr	r3, [r7, #12]
 8014802:	7c1b      	ldrb	r3, [r3, #16]
 8014804:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8014808:	4611      	mov	r1, r2
 801480a:	4618      	mov	r0, r3
 801480c:	f002 f854 	bl	80168b8 <RegionGetPhyParam>
 8014810:	4603      	mov	r3, r0
 8014812:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8014814:	6a3b      	ldr	r3, [r7, #32]
 8014816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        datarate = MAX( datarate, minTxDatarate );
 801481a:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 801481e:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8014822:	4293      	cmp	r3, r2
 8014824:	bfb8      	it	lt
 8014826:	4613      	movlt	r3, r2
 8014828:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 801482c:	68fb      	ldr	r3, [r7, #12]
 801482e:	685b      	ldr	r3, [r3, #4]
 8014830:	68fa      	ldr	r2, [r7, #12]
 8014832:	8912      	ldrh	r2, [r2, #8]
 8014834:	4293      	cmp	r3, r2
 8014836:	d302      	bcc.n	801483e <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 8014838:	2301      	movs	r3, #1
 801483a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 801483e:	68fb      	ldr	r3, [r7, #12]
 8014840:	685b      	ldr	r3, [r3, #4]
 8014842:	68fa      	ldr	r2, [r7, #12]
 8014844:	8912      	ldrh	r2, [r2, #8]
 8014846:	4611      	mov	r1, r2
 8014848:	68fa      	ldr	r2, [r7, #12]
 801484a:	8952      	ldrh	r2, [r2, #10]
 801484c:	440a      	add	r2, r1
 801484e:	4293      	cmp	r3, r2
 8014850:	d30f      	bcc.n	8014872 <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 8014852:	230a      	movs	r3, #10
 8014854:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8014858:	68fb      	ldr	r3, [r7, #12]
 801485a:	7c1b      	ldrb	r3, [r3, #16]
 801485c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8014860:	4611      	mov	r1, r2
 8014862:	4618      	mov	r0, r3
 8014864:	f002 f828 	bl	80168b8 <RegionGetPhyParam>
 8014868:	4603      	mov	r3, r0
 801486a:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 801486c:	6a3b      	ldr	r3, [r7, #32]
 801486e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 8014872:	68fb      	ldr	r3, [r7, #12]
 8014874:	685b      	ldr	r3, [r3, #4]
 8014876:	68fa      	ldr	r2, [r7, #12]
 8014878:	8912      	ldrh	r2, [r2, #8]
 801487a:	4611      	mov	r1, r2
 801487c:	68fa      	ldr	r2, [r7, #12]
 801487e:	8952      	ldrh	r2, [r2, #10]
 8014880:	0052      	lsls	r2, r2, #1
 8014882:	440a      	add	r2, r1
 8014884:	4293      	cmp	r3, r2
 8014886:	d33c      	bcc.n	8014902 <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 8014888:	68fb      	ldr	r3, [r7, #12]
 801488a:	685b      	ldr	r3, [r3, #4]
 801488c:	68fa      	ldr	r2, [r7, #12]
 801488e:	8912      	ldrh	r2, [r2, #8]
 8014890:	1a9b      	subs	r3, r3, r2
 8014892:	68fa      	ldr	r2, [r7, #12]
 8014894:	8952      	ldrh	r2, [r2, #10]
 8014896:	fbb3 f1f2 	udiv	r1, r3, r2
 801489a:	fb01 f202 	mul.w	r2, r1, r2
 801489e:	1a9b      	subs	r3, r3, r2
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	d12e      	bne.n	8014902 <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 80148a4:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 80148a8:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80148ac:	429a      	cmp	r2, r3
 80148ae:	d110      	bne.n	80148d2 <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 80148b0:	68fb      	ldr	r3, [r7, #12]
 80148b2:	781b      	ldrb	r3, [r3, #0]
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d009      	beq.n	80148cc <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80148b8:	2302      	movs	r3, #2
 80148ba:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 80148bc:	68fb      	ldr	r3, [r7, #12]
 80148be:	7c1b      	ldrb	r3, [r3, #16]
 80148c0:	f107 0210 	add.w	r2, r7, #16
 80148c4:	4611      	mov	r1, r2
 80148c6:	4618      	mov	r0, r3
 80148c8:	f002 f81f 	bl	801690a <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 80148cc:	2301      	movs	r3, #1
 80148ce:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80148d2:	2321      	movs	r3, #33	@ 0x21
 80148d4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                getPhy.Datarate = datarate;
 80148d8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80148dc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80148e0:	68fb      	ldr	r3, [r7, #12]
 80148e2:	7bdb      	ldrb	r3, [r3, #15]
 80148e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80148e8:	68fb      	ldr	r3, [r7, #12]
 80148ea:	7c1b      	ldrb	r3, [r3, #16]
 80148ec:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80148f0:	4611      	mov	r1, r2
 80148f2:	4618      	mov	r0, r3
 80148f4:	f001 ffe0 	bl	80168b8 <RegionGetPhyParam>
 80148f8:	4603      	mov	r3, r0
 80148fa:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 80148fc:	6a3b      	ldr	r3, [r7, #32]
 80148fe:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            }
        }
    }

    *drOut = datarate;
 8014902:	68bb      	ldr	r3, [r7, #8]
 8014904:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8014908:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8014910:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 8014912:	683b      	ldr	r3, [r7, #0]
 8014914:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8014918:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 801491a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 801491e:	4618      	mov	r0, r3
 8014920:	3730      	adds	r7, #48	@ 0x30
 8014922:	46bd      	mov	sp, r7
 8014924:	bd80      	pop	{r7, pc}

08014926 <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 8014926:	b480      	push	{r7}
 8014928:	b085      	sub	sp, #20
 801492a:	af00      	add	r7, sp, #0
 801492c:	60f8      	str	r0, [r7, #12]
 801492e:	60b9      	str	r1, [r7, #8]
 8014930:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014932:	bf00      	nop
 8014934:	3714      	adds	r7, #20
 8014936:	46bd      	mov	sp, r7
 8014938:	bc80      	pop	{r7}
 801493a:	4770      	bx	lr

0801493c <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 801493c:	b480      	push	{r7}
 801493e:	b083      	sub	sp, #12
 8014940:	af00      	add	r7, sp, #0
 8014942:	4603      	mov	r3, r0
 8014944:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014946:	bf00      	nop
 8014948:	370c      	adds	r7, #12
 801494a:	46bd      	mov	sp, r7
 801494c:	bc80      	pop	{r7}
 801494e:	4770      	bx	lr

08014950 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8014950:	b480      	push	{r7}
 8014952:	b083      	sub	sp, #12
 8014954:	af00      	add	r7, sp, #0
 8014956:	4603      	mov	r3, r0
 8014958:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801495a:	bf00      	nop
 801495c:	370c      	adds	r7, #12
 801495e:	46bd      	mov	sp, r7
 8014960:	bc80      	pop	{r7}
 8014962:	4770      	bx	lr

08014964 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8014964:	b480      	push	{r7}
 8014966:	b083      	sub	sp, #12
 8014968:	af00      	add	r7, sp, #0
 801496a:	4603      	mov	r3, r0
 801496c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801496e:	bf00      	nop
 8014970:	370c      	adds	r7, #12
 8014972:	46bd      	mov	sp, r7
 8014974:	bc80      	pop	{r7}
 8014976:	4770      	bx	lr

08014978 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8014978:	b480      	push	{r7}
 801497a:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 801497c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801497e:	4618      	mov	r0, r3
 8014980:	46bd      	mov	sp, r7
 8014982:	bc80      	pop	{r7}
 8014984:	4770      	bx	lr

08014986 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8014986:	b480      	push	{r7}
 8014988:	b083      	sub	sp, #12
 801498a:	af00      	add	r7, sp, #0
 801498c:	6078      	str	r0, [r7, #4]
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801498e:	bf00      	nop
 8014990:	370c      	adds	r7, #12
 8014992:	46bd      	mov	sp, r7
 8014994:	bc80      	pop	{r7}
 8014996:	4770      	bx	lr

08014998 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8014998:	b480      	push	{r7}
 801499a:	b083      	sub	sp, #12
 801499c:	af00      	add	r7, sp, #0
 801499e:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80149a0:	bf00      	nop
 80149a2:	370c      	adds	r7, #12
 80149a4:	46bd      	mov	sp, r7
 80149a6:	bc80      	pop	{r7}
 80149a8:	4770      	bx	lr

080149aa <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 80149aa:	b480      	push	{r7}
 80149ac:	b083      	sub	sp, #12
 80149ae:	af00      	add	r7, sp, #0
 80149b0:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80149b2:	bf00      	nop
 80149b4:	370c      	adds	r7, #12
 80149b6:	46bd      	mov	sp, r7
 80149b8:	bc80      	pop	{r7}
 80149ba:	4770      	bx	lr

080149bc <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 80149bc:	b480      	push	{r7}
 80149be:	b083      	sub	sp, #12
 80149c0:	af00      	add	r7, sp, #0
 80149c2:	6078      	str	r0, [r7, #4]
 80149c4:	460b      	mov	r3, r1
 80149c6:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 80149c8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80149ca:	4618      	mov	r0, r3
 80149cc:	370c      	adds	r7, #12
 80149ce:	46bd      	mov	sp, r7
 80149d0:	bc80      	pop	{r7}
 80149d2:	4770      	bx	lr

080149d4 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 80149d4:	b480      	push	{r7}
 80149d6:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80149d8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80149da:	4618      	mov	r0, r3
 80149dc:	46bd      	mov	sp, r7
 80149de:	bc80      	pop	{r7}
 80149e0:	4770      	bx	lr

080149e2 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 80149e2:	b480      	push	{r7}
 80149e4:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80149e6:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80149e8:	4618      	mov	r0, r3
 80149ea:	46bd      	mov	sp, r7
 80149ec:	bc80      	pop	{r7}
 80149ee:	4770      	bx	lr

080149f0 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 80149f0:	b480      	push	{r7}
 80149f2:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80149f4:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80149f6:	4618      	mov	r0, r3
 80149f8:	46bd      	mov	sp, r7
 80149fa:	bc80      	pop	{r7}
 80149fc:	4770      	bx	lr

080149fe <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 80149fe:	b480      	push	{r7}
 8014a00:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8014a02:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014a04:	4618      	mov	r0, r3
 8014a06:	46bd      	mov	sp, r7
 8014a08:	bc80      	pop	{r7}
 8014a0a:	4770      	bx	lr

08014a0c <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8014a0c:	b480      	push	{r7}
 8014a0e:	b083      	sub	sp, #12
 8014a10:	af00      	add	r7, sp, #0
 8014a12:	4603      	mov	r3, r0
 8014a14:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014a16:	bf00      	nop
 8014a18:	370c      	adds	r7, #12
 8014a1a:	46bd      	mov	sp, r7
 8014a1c:	bc80      	pop	{r7}
 8014a1e:	4770      	bx	lr

08014a20 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8014a20:	b480      	push	{r7}
 8014a22:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014a24:	bf00      	nop
 8014a26:	46bd      	mov	sp, r7
 8014a28:	bc80      	pop	{r7}
 8014a2a:	4770      	bx	lr

08014a2c <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8014a2c:	b480      	push	{r7}
 8014a2e:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014a30:	bf00      	nop
 8014a32:	46bd      	mov	sp, r7
 8014a34:	bc80      	pop	{r7}
 8014a36:	4770      	bx	lr

08014a38 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8014a38:	b480      	push	{r7}
 8014a3a:	b083      	sub	sp, #12
 8014a3c:	af00      	add	r7, sp, #0
 8014a3e:	4603      	mov	r3, r0
 8014a40:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014a42:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014a44:	4618      	mov	r0, r3
 8014a46:	370c      	adds	r7, #12
 8014a48:	46bd      	mov	sp, r7
 8014a4a:	bc80      	pop	{r7}
 8014a4c:	4770      	bx	lr

08014a4e <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8014a4e:	b480      	push	{r7}
 8014a50:	b083      	sub	sp, #12
 8014a52:	af00      	add	r7, sp, #0
 8014a54:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014a56:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014a58:	4618      	mov	r0, r3
 8014a5a:	370c      	adds	r7, #12
 8014a5c:	46bd      	mov	sp, r7
 8014a5e:	bc80      	pop	{r7}
 8014a60:	4770      	bx	lr

08014a62 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8014a62:	b480      	push	{r7}
 8014a64:	b083      	sub	sp, #12
 8014a66:	af00      	add	r7, sp, #0
 8014a68:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8014a6a:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014a6c:	4618      	mov	r0, r3
 8014a6e:	370c      	adds	r7, #12
 8014a70:	46bd      	mov	sp, r7
 8014a72:	bc80      	pop	{r7}
 8014a74:	4770      	bx	lr

08014a76 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8014a76:	b480      	push	{r7}
 8014a78:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014a7a:	bf00      	nop
 8014a7c:	46bd      	mov	sp, r7
 8014a7e:	bc80      	pop	{r7}
 8014a80:	4770      	bx	lr

08014a82 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8014a82:	b480      	push	{r7}
 8014a84:	b083      	sub	sp, #12
 8014a86:	af00      	add	r7, sp, #0
 8014a88:	4603      	mov	r3, r0
 8014a8a:	6039      	str	r1, [r7, #0]
 8014a8c:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 8014a8e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014a90:	4618      	mov	r0, r3
 8014a92:	370c      	adds	r7, #12
 8014a94:	46bd      	mov	sp, r7
 8014a96:	bc80      	pop	{r7}
 8014a98:	4770      	bx	lr

08014a9a <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8014a9a:	b480      	push	{r7}
 8014a9c:	b083      	sub	sp, #12
 8014a9e:	af00      	add	r7, sp, #0
 8014aa0:	4603      	mov	r3, r0
 8014aa2:	603a      	str	r2, [r7, #0]
 8014aa4:	80fb      	strh	r3, [r7, #6]
 8014aa6:	460b      	mov	r3, r1
 8014aa8:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014aaa:	bf00      	nop
 8014aac:	370c      	adds	r7, #12
 8014aae:	46bd      	mov	sp, r7
 8014ab0:	bc80      	pop	{r7}
 8014ab2:	4770      	bx	lr

08014ab4 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8014ab4:	b480      	push	{r7}
 8014ab6:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014ab8:	bf00      	nop
 8014aba:	46bd      	mov	sp, r7
 8014abc:	bc80      	pop	{r7}
 8014abe:	4770      	bx	lr

08014ac0 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8014ac0:	b480      	push	{r7}
 8014ac2:	b083      	sub	sp, #12
 8014ac4:	af00      	add	r7, sp, #0
 8014ac6:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 8014ac8:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014aca:	4618      	mov	r0, r3
 8014acc:	370c      	adds	r7, #12
 8014ace:	46bd      	mov	sp, r7
 8014ad0:	bc80      	pop	{r7}
 8014ad2:	4770      	bx	lr

08014ad4 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8014ad4:	b480      	push	{r7}
 8014ad6:	b083      	sub	sp, #12
 8014ad8:	af00      	add	r7, sp, #0
 8014ada:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8014adc:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014ade:	4618      	mov	r0, r3
 8014ae0:	370c      	adds	r7, #12
 8014ae2:	46bd      	mov	sp, r7
 8014ae4:	bc80      	pop	{r7}
 8014ae6:	4770      	bx	lr

08014ae8 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8014ae8:	b480      	push	{r7}
 8014aea:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014aec:	bf00      	nop
 8014aee:	46bd      	mov	sp, r7
 8014af0:	bc80      	pop	{r7}
 8014af2:	4770      	bx	lr

08014af4 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 8014af4:	b480      	push	{r7}
 8014af6:	b083      	sub	sp, #12
 8014af8:	af00      	add	r7, sp, #0
 8014afa:	6078      	str	r0, [r7, #4]
 8014afc:	460b      	mov	r3, r1
 8014afe:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014b00:	bf00      	nop
 8014b02:	370c      	adds	r7, #12
 8014b04:	46bd      	mov	sp, r7
 8014b06:	bc80      	pop	{r7}
 8014b08:	4770      	bx	lr

08014b0a <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 8014b0a:	b480      	push	{r7}
 8014b0c:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8014b0e:	bf00      	nop
 8014b10:	46bd      	mov	sp, r7
 8014b12:	bc80      	pop	{r7}
 8014b14:	4770      	bx	lr

08014b16 <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8014b16:	b480      	push	{r7}
 8014b18:	b085      	sub	sp, #20
 8014b1a:	af00      	add	r7, sp, #0
 8014b1c:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8014b22:	2300      	movs	r3, #0
 8014b24:	81fb      	strh	r3, [r7, #14]
 8014b26:	e00a      	b.n	8014b3e <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8014b28:	89fb      	ldrh	r3, [r7, #14]
 8014b2a:	68ba      	ldr	r2, [r7, #8]
 8014b2c:	4413      	add	r3, r2
 8014b2e:	781b      	ldrb	r3, [r3, #0]
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	d001      	beq.n	8014b38 <IsSlotFree+0x22>
        {
            return false;
 8014b34:	2300      	movs	r3, #0
 8014b36:	e006      	b.n	8014b46 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8014b38:	89fb      	ldrh	r3, [r7, #14]
 8014b3a:	3301      	adds	r3, #1
 8014b3c:	81fb      	strh	r3, [r7, #14]
 8014b3e:	89fb      	ldrh	r3, [r7, #14]
 8014b40:	2b0f      	cmp	r3, #15
 8014b42:	d9f1      	bls.n	8014b28 <IsSlotFree+0x12>
        }
    }
    return true;
 8014b44:	2301      	movs	r3, #1
}
 8014b46:	4618      	mov	r0, r3
 8014b48:	3714      	adds	r7, #20
 8014b4a:	46bd      	mov	sp, r7
 8014b4c:	bc80      	pop	{r7}
 8014b4e:	4770      	bx	lr

08014b50 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8014b50:	b580      	push	{r7, lr}
 8014b52:	b082      	sub	sp, #8
 8014b54:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8014b56:	2300      	movs	r3, #0
 8014b58:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8014b5a:	e007      	b.n	8014b6c <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8014b5c:	79fb      	ldrb	r3, [r7, #7]
 8014b5e:	3301      	adds	r3, #1
 8014b60:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8014b62:	79fb      	ldrb	r3, [r7, #7]
 8014b64:	2b20      	cmp	r3, #32
 8014b66:	d101      	bne.n	8014b6c <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8014b68:	2300      	movs	r3, #0
 8014b6a:	e012      	b.n	8014b92 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8014b6c:	79fb      	ldrb	r3, [r7, #7]
 8014b6e:	011b      	lsls	r3, r3, #4
 8014b70:	3308      	adds	r3, #8
 8014b72:	4a0a      	ldr	r2, [pc, #40]	@ (8014b9c <MallocNewMacCommandSlot+0x4c>)
 8014b74:	4413      	add	r3, r2
 8014b76:	4618      	mov	r0, r3
 8014b78:	f7ff ffcd 	bl	8014b16 <IsSlotFree>
 8014b7c:	4603      	mov	r3, r0
 8014b7e:	f083 0301 	eor.w	r3, r3, #1
 8014b82:	b2db      	uxtb	r3, r3
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d1e9      	bne.n	8014b5c <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 8014b88:	79fb      	ldrb	r3, [r7, #7]
 8014b8a:	011b      	lsls	r3, r3, #4
 8014b8c:	3308      	adds	r3, #8
 8014b8e:	4a03      	ldr	r2, [pc, #12]	@ (8014b9c <MallocNewMacCommandSlot+0x4c>)
 8014b90:	4413      	add	r3, r2
}
 8014b92:	4618      	mov	r0, r3
 8014b94:	3708      	adds	r7, #8
 8014b96:	46bd      	mov	sp, r7
 8014b98:	bd80      	pop	{r7, pc}
 8014b9a:	bf00      	nop
 8014b9c:	20001f88 	.word	0x20001f88

08014ba0 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8014ba0:	b580      	push	{r7, lr}
 8014ba2:	b082      	sub	sp, #8
 8014ba4:	af00      	add	r7, sp, #0
 8014ba6:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8014ba8:	687b      	ldr	r3, [r7, #4]
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d101      	bne.n	8014bb2 <FreeMacCommandSlot+0x12>
    {
        return false;
 8014bae:	2300      	movs	r3, #0
 8014bb0:	e005      	b.n	8014bbe <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8014bb2:	2210      	movs	r2, #16
 8014bb4:	2100      	movs	r1, #0
 8014bb6:	6878      	ldr	r0, [r7, #4]
 8014bb8:	f004 f9e4 	bl	8018f84 <memset1>

    return true;
 8014bbc:	2301      	movs	r3, #1
}
 8014bbe:	4618      	mov	r0, r3
 8014bc0:	3708      	adds	r7, #8
 8014bc2:	46bd      	mov	sp, r7
 8014bc4:	bd80      	pop	{r7, pc}

08014bc6 <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8014bc6:	b480      	push	{r7}
 8014bc8:	b083      	sub	sp, #12
 8014bca:	af00      	add	r7, sp, #0
 8014bcc:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	2b00      	cmp	r3, #0
 8014bd2:	d101      	bne.n	8014bd8 <LinkedListInit+0x12>
    {
        return false;
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	e006      	b.n	8014be6 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	2200      	movs	r2, #0
 8014bdc:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8014bde:	687b      	ldr	r3, [r7, #4]
 8014be0:	2200      	movs	r2, #0
 8014be2:	605a      	str	r2, [r3, #4]

    return true;
 8014be4:	2301      	movs	r3, #1
}
 8014be6:	4618      	mov	r0, r3
 8014be8:	370c      	adds	r7, #12
 8014bea:	46bd      	mov	sp, r7
 8014bec:	bc80      	pop	{r7}
 8014bee:	4770      	bx	lr

08014bf0 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8014bf0:	b480      	push	{r7}
 8014bf2:	b083      	sub	sp, #12
 8014bf4:	af00      	add	r7, sp, #0
 8014bf6:	6078      	str	r0, [r7, #4]
 8014bf8:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	d002      	beq.n	8014c06 <LinkedListAdd+0x16>
 8014c00:	683b      	ldr	r3, [r7, #0]
 8014c02:	2b00      	cmp	r3, #0
 8014c04:	d101      	bne.n	8014c0a <LinkedListAdd+0x1a>
    {
        return false;
 8014c06:	2300      	movs	r3, #0
 8014c08:	e015      	b.n	8014c36 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	681b      	ldr	r3, [r3, #0]
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	d102      	bne.n	8014c18 <LinkedListAdd+0x28>
    {
        list->First = element;
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	683a      	ldr	r2, [r7, #0]
 8014c16:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8014c18:	687b      	ldr	r3, [r7, #4]
 8014c1a:	685b      	ldr	r3, [r3, #4]
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	d003      	beq.n	8014c28 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8014c20:	687b      	ldr	r3, [r7, #4]
 8014c22:	685b      	ldr	r3, [r3, #4]
 8014c24:	683a      	ldr	r2, [r7, #0]
 8014c26:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8014c28:	683b      	ldr	r3, [r7, #0]
 8014c2a:	2200      	movs	r2, #0
 8014c2c:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	683a      	ldr	r2, [r7, #0]
 8014c32:	605a      	str	r2, [r3, #4]

    return true;
 8014c34:	2301      	movs	r3, #1
}
 8014c36:	4618      	mov	r0, r3
 8014c38:	370c      	adds	r7, #12
 8014c3a:	46bd      	mov	sp, r7
 8014c3c:	bc80      	pop	{r7}
 8014c3e:	4770      	bx	lr

08014c40 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8014c40:	b480      	push	{r7}
 8014c42:	b085      	sub	sp, #20
 8014c44:	af00      	add	r7, sp, #0
 8014c46:	6078      	str	r0, [r7, #4]
 8014c48:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	2b00      	cmp	r3, #0
 8014c4e:	d002      	beq.n	8014c56 <LinkedListGetPrevious+0x16>
 8014c50:	683b      	ldr	r3, [r7, #0]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d101      	bne.n	8014c5a <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8014c56:	2300      	movs	r3, #0
 8014c58:	e016      	b.n	8014c88 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	681b      	ldr	r3, [r3, #0]
 8014c5e:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8014c60:	683a      	ldr	r2, [r7, #0]
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	429a      	cmp	r2, r3
 8014c66:	d00c      	beq.n	8014c82 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8014c68:	e002      	b.n	8014c70 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8014c6a:	68fb      	ldr	r3, [r7, #12]
 8014c6c:	681b      	ldr	r3, [r3, #0]
 8014c6e:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	d007      	beq.n	8014c86 <LinkedListGetPrevious+0x46>
 8014c76:	68fb      	ldr	r3, [r7, #12]
 8014c78:	681b      	ldr	r3, [r3, #0]
 8014c7a:	683a      	ldr	r2, [r7, #0]
 8014c7c:	429a      	cmp	r2, r3
 8014c7e:	d1f4      	bne.n	8014c6a <LinkedListGetPrevious+0x2a>
 8014c80:	e001      	b.n	8014c86 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8014c82:	2300      	movs	r3, #0
 8014c84:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8014c86:	68fb      	ldr	r3, [r7, #12]
}
 8014c88:	4618      	mov	r0, r3
 8014c8a:	3714      	adds	r7, #20
 8014c8c:	46bd      	mov	sp, r7
 8014c8e:	bc80      	pop	{r7}
 8014c90:	4770      	bx	lr

08014c92 <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8014c92:	b580      	push	{r7, lr}
 8014c94:	b084      	sub	sp, #16
 8014c96:	af00      	add	r7, sp, #0
 8014c98:	6078      	str	r0, [r7, #4]
 8014c9a:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	2b00      	cmp	r3, #0
 8014ca0:	d002      	beq.n	8014ca8 <LinkedListRemove+0x16>
 8014ca2:	683b      	ldr	r3, [r7, #0]
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d101      	bne.n	8014cac <LinkedListRemove+0x1a>
    {
        return false;
 8014ca8:	2300      	movs	r3, #0
 8014caa:	e020      	b.n	8014cee <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8014cac:	6839      	ldr	r1, [r7, #0]
 8014cae:	6878      	ldr	r0, [r7, #4]
 8014cb0:	f7ff ffc6 	bl	8014c40 <LinkedListGetPrevious>
 8014cb4:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	683a      	ldr	r2, [r7, #0]
 8014cbc:	429a      	cmp	r2, r3
 8014cbe:	d103      	bne.n	8014cc8 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8014cc0:	683b      	ldr	r3, [r7, #0]
 8014cc2:	681a      	ldr	r2, [r3, #0]
 8014cc4:	687b      	ldr	r3, [r7, #4]
 8014cc6:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	685b      	ldr	r3, [r3, #4]
 8014ccc:	683a      	ldr	r2, [r7, #0]
 8014cce:	429a      	cmp	r2, r3
 8014cd0:	d102      	bne.n	8014cd8 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	68fa      	ldr	r2, [r7, #12]
 8014cd6:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8014cd8:	68fb      	ldr	r3, [r7, #12]
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	d003      	beq.n	8014ce6 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8014cde:	683b      	ldr	r3, [r7, #0]
 8014ce0:	681a      	ldr	r2, [r3, #0]
 8014ce2:	68fb      	ldr	r3, [r7, #12]
 8014ce4:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8014ce6:	683b      	ldr	r3, [r7, #0]
 8014ce8:	2200      	movs	r2, #0
 8014cea:	601a      	str	r2, [r3, #0]

    return true;
 8014cec:	2301      	movs	r3, #1
}
 8014cee:	4618      	mov	r0, r3
 8014cf0:	3710      	adds	r7, #16
 8014cf2:	46bd      	mov	sp, r7
 8014cf4:	bd80      	pop	{r7, pc}
	...

08014cf8 <IsSticky>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8014cf8:	b480      	push	{r7}
 8014cfa:	b083      	sub	sp, #12
 8014cfc:	af00      	add	r7, sp, #0
 8014cfe:	4603      	mov	r3, r0
 8014d00:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8014d02:	79fb      	ldrb	r3, [r7, #7]
 8014d04:	2b11      	cmp	r3, #17
 8014d06:	bf8c      	ite	hi
 8014d08:	2201      	movhi	r2, #1
 8014d0a:	2200      	movls	r2, #0
 8014d0c:	b2d2      	uxtb	r2, r2
 8014d0e:	2a00      	cmp	r2, #0
 8014d10:	d10d      	bne.n	8014d2e <IsSticky+0x36>
 8014d12:	4a0a      	ldr	r2, [pc, #40]	@ (8014d3c <IsSticky+0x44>)
 8014d14:	fa22 f303 	lsr.w	r3, r2, r3
 8014d18:	f003 0301 	and.w	r3, r3, #1
 8014d1c:	2b00      	cmp	r3, #0
 8014d1e:	bf14      	ite	ne
 8014d20:	2301      	movne	r3, #1
 8014d22:	2300      	moveq	r3, #0
 8014d24:	b2db      	uxtb	r3, r3
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	d001      	beq.n	8014d2e <IsSticky+0x36>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 8014d2a:	2301      	movs	r3, #1
 8014d2c:	e000      	b.n	8014d30 <IsSticky+0x38>
        default:
            return false;
 8014d2e:	2300      	movs	r3, #0
    }
}
 8014d30:	4618      	mov	r0, r3
 8014d32:	370c      	adds	r7, #12
 8014d34:	46bd      	mov	sp, r7
 8014d36:	bc80      	pop	{r7}
 8014d38:	4770      	bx	lr
 8014d3a:	bf00      	nop
 8014d3c:	00020720 	.word	0x00020720

08014d40 <IsConfirmationRequired>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsConfirmationRequired( uint8_t cid )
{
 8014d40:	b480      	push	{r7}
 8014d42:	b083      	sub	sp, #12
 8014d44:	af00      	add	r7, sp, #0
 8014d46:	4603      	mov	r3, r0
 8014d48:	71fb      	strb	r3, [r7, #7]
        case MOTE_MAC_REKEY_IND:
        case MOTE_MAC_DEVICE_MODE_IND:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
 8014d4a:	2300      	movs	r3, #0
    }
}
 8014d4c:	4618      	mov	r0, r3
 8014d4e:	370c      	adds	r7, #12
 8014d50:	46bd      	mov	sp, r7
 8014d52:	bc80      	pop	{r7}
 8014d54:	4770      	bx	lr
	...

08014d58 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8014d58:	b580      	push	{r7, lr}
 8014d5a:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8014d5c:	f44f 7203 	mov.w	r2, #524	@ 0x20c
 8014d60:	2100      	movs	r1, #0
 8014d62:	4804      	ldr	r0, [pc, #16]	@ (8014d74 <LoRaMacCommandsInit+0x1c>)
 8014d64:	f004 f90e 	bl	8018f84 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 8014d68:	4802      	ldr	r0, [pc, #8]	@ (8014d74 <LoRaMacCommandsInit+0x1c>)
 8014d6a:	f7ff ff2c 	bl	8014bc6 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8014d6e:	2300      	movs	r3, #0
}
 8014d70:	4618      	mov	r0, r3
 8014d72:	bd80      	pop	{r7, pc}
 8014d74:	20001f88 	.word	0x20001f88

08014d78 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8014d78:	b580      	push	{r7, lr}
 8014d7a:	b086      	sub	sp, #24
 8014d7c:	af00      	add	r7, sp, #0
 8014d7e:	4603      	mov	r3, r0
 8014d80:	60b9      	str	r1, [r7, #8]
 8014d82:	607a      	str	r2, [r7, #4]
 8014d84:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8014d86:	68bb      	ldr	r3, [r7, #8]
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	d101      	bne.n	8014d90 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014d8c:	2301      	movs	r3, #1
 8014d8e:	e03b      	b.n	8014e08 <LoRaMacCommandsAddCmd+0x90>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8014d90:	f7ff fede 	bl	8014b50 <MallocNewMacCommandSlot>
 8014d94:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8014d96:	697b      	ldr	r3, [r7, #20]
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	d101      	bne.n	8014da0 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8014d9c:	2302      	movs	r3, #2
 8014d9e:	e033      	b.n	8014e08 <LoRaMacCommandsAddCmd+0x90>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8014da0:	6979      	ldr	r1, [r7, #20]
 8014da2:	481b      	ldr	r0, [pc, #108]	@ (8014e10 <LoRaMacCommandsAddCmd+0x98>)
 8014da4:	f7ff ff24 	bl	8014bf0 <LinkedListAdd>
 8014da8:	4603      	mov	r3, r0
 8014daa:	f083 0301 	eor.w	r3, r3, #1
 8014dae:	b2db      	uxtb	r3, r3
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	d001      	beq.n	8014db8 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8014db4:	2305      	movs	r3, #5
 8014db6:	e027      	b.n	8014e08 <LoRaMacCommandsAddCmd+0x90>
    }

    // Set Values
    newCmd->CID = cid;
 8014db8:	697b      	ldr	r3, [r7, #20]
 8014dba:	7bfa      	ldrb	r2, [r7, #15]
 8014dbc:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8014dbe:	697b      	ldr	r3, [r7, #20]
 8014dc0:	687a      	ldr	r2, [r7, #4]
 8014dc2:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8014dc4:	697b      	ldr	r3, [r7, #20]
 8014dc6:	3305      	adds	r3, #5
 8014dc8:	687a      	ldr	r2, [r7, #4]
 8014dca:	b292      	uxth	r2, r2
 8014dcc:	68b9      	ldr	r1, [r7, #8]
 8014dce:	4618      	mov	r0, r3
 8014dd0:	f004 f89d 	bl	8018f0e <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8014dd4:	7bfb      	ldrb	r3, [r7, #15]
 8014dd6:	4618      	mov	r0, r3
 8014dd8:	f7ff ff8e 	bl	8014cf8 <IsSticky>
 8014ddc:	4603      	mov	r3, r0
 8014dde:	461a      	mov	r2, r3
 8014de0:	697b      	ldr	r3, [r7, #20]
 8014de2:	731a      	strb	r2, [r3, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 8014de4:	7bfb      	ldrb	r3, [r7, #15]
 8014de6:	4618      	mov	r0, r3
 8014de8:	f7ff ffaa 	bl	8014d40 <IsConfirmationRequired>
 8014dec:	4603      	mov	r3, r0
 8014dee:	461a      	mov	r2, r3
 8014df0:	697b      	ldr	r3, [r7, #20]
 8014df2:	735a      	strb	r2, [r3, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8014df4:	4b06      	ldr	r3, [pc, #24]	@ (8014e10 <LoRaMacCommandsAddCmd+0x98>)
 8014df6:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8014dfa:	687b      	ldr	r3, [r7, #4]
 8014dfc:	4413      	add	r3, r2
 8014dfe:	3301      	adds	r3, #1
 8014e00:	4a03      	ldr	r2, [pc, #12]	@ (8014e10 <LoRaMacCommandsAddCmd+0x98>)
 8014e02:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 8014e06:	2300      	movs	r3, #0
}
 8014e08:	4618      	mov	r0, r3
 8014e0a:	3718      	adds	r7, #24
 8014e0c:	46bd      	mov	sp, r7
 8014e0e:	bd80      	pop	{r7, pc}
 8014e10:	20001f88 	.word	0x20001f88

08014e14 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8014e14:	b580      	push	{r7, lr}
 8014e16:	b082      	sub	sp, #8
 8014e18:	af00      	add	r7, sp, #0
 8014e1a:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d101      	bne.n	8014e26 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014e22:	2301      	movs	r3, #1
 8014e24:	e021      	b.n	8014e6a <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 8014e26:	6879      	ldr	r1, [r7, #4]
 8014e28:	4812      	ldr	r0, [pc, #72]	@ (8014e74 <LoRaMacCommandsRemoveCmd+0x60>)
 8014e2a:	f7ff ff32 	bl	8014c92 <LinkedListRemove>
 8014e2e:	4603      	mov	r3, r0
 8014e30:	f083 0301 	eor.w	r3, r3, #1
 8014e34:	b2db      	uxtb	r3, r3
 8014e36:	2b00      	cmp	r3, #0
 8014e38:	d001      	beq.n	8014e3e <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8014e3a:	2303      	movs	r3, #3
 8014e3c:	e015      	b.n	8014e6a <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8014e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8014e74 <LoRaMacCommandsRemoveCmd+0x60>)
 8014e40:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8014e44:	687b      	ldr	r3, [r7, #4]
 8014e46:	689b      	ldr	r3, [r3, #8]
 8014e48:	1ad3      	subs	r3, r2, r3
 8014e4a:	3b01      	subs	r3, #1
 8014e4c:	4a09      	ldr	r2, [pc, #36]	@ (8014e74 <LoRaMacCommandsRemoveCmd+0x60>)
 8014e4e:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8014e52:	6878      	ldr	r0, [r7, #4]
 8014e54:	f7ff fea4 	bl	8014ba0 <FreeMacCommandSlot>
 8014e58:	4603      	mov	r3, r0
 8014e5a:	f083 0301 	eor.w	r3, r3, #1
 8014e5e:	b2db      	uxtb	r3, r3
 8014e60:	2b00      	cmp	r3, #0
 8014e62:	d001      	beq.n	8014e68 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8014e64:	2305      	movs	r3, #5
 8014e66:	e000      	b.n	8014e6a <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8014e68:	2300      	movs	r3, #0
}
 8014e6a:	4618      	mov	r0, r3
 8014e6c:	3708      	adds	r7, #8
 8014e6e:	46bd      	mov	sp, r7
 8014e70:	bd80      	pop	{r7, pc}
 8014e72:	bf00      	nop
 8014e74:	20001f88 	.word	0x20001f88

08014e78 <LoRaMacCommandsGetCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
 8014e78:	b480      	push	{r7}
 8014e7a:	b085      	sub	sp, #20
 8014e7c:	af00      	add	r7, sp, #0
 8014e7e:	4603      	mov	r3, r0
 8014e80:	6039      	str	r1, [r7, #0]
 8014e82:	71fb      	strb	r3, [r7, #7]
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014e84:	4b0e      	ldr	r3, [pc, #56]	@ (8014ec0 <LoRaMacCommandsGetCmd+0x48>)
 8014e86:	681b      	ldr	r3, [r3, #0]
 8014e88:	60fb      	str	r3, [r7, #12]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8014e8a:	e002      	b.n	8014e92 <LoRaMacCommandsGetCmd+0x1a>
    {
        curElement = curElement->Next;
 8014e8c:	68fb      	ldr	r3, [r7, #12]
 8014e8e:	681b      	ldr	r3, [r3, #0]
 8014e90:	60fb      	str	r3, [r7, #12]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d004      	beq.n	8014ea2 <LoRaMacCommandsGetCmd+0x2a>
 8014e98:	68fb      	ldr	r3, [r7, #12]
 8014e9a:	791b      	ldrb	r3, [r3, #4]
 8014e9c:	79fa      	ldrb	r2, [r7, #7]
 8014e9e:	429a      	cmp	r2, r3
 8014ea0:	d1f4      	bne.n	8014e8c <LoRaMacCommandsGetCmd+0x14>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 8014ea2:	683b      	ldr	r3, [r7, #0]
 8014ea4:	68fa      	ldr	r2, [r7, #12]
 8014ea6:	601a      	str	r2, [r3, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 8014ea8:	68fb      	ldr	r3, [r7, #12]
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	d101      	bne.n	8014eb2 <LoRaMacCommandsGetCmd+0x3a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8014eae:	2303      	movs	r3, #3
 8014eb0:	e000      	b.n	8014eb4 <LoRaMacCommandsGetCmd+0x3c>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 8014eb2:	2300      	movs	r3, #0
}
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	3714      	adds	r7, #20
 8014eb8:	46bd      	mov	sp, r7
 8014eba:	bc80      	pop	{r7}
 8014ebc:	4770      	bx	lr
 8014ebe:	bf00      	nop
 8014ec0:	20001f88 	.word	0x20001f88

08014ec4 <LoRaMacCommandsRemoveNoneStickyCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8014ec4:	b580      	push	{r7, lr}
 8014ec6:	b082      	sub	sp, #8
 8014ec8:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014eca:	4b0f      	ldr	r3, [pc, #60]	@ (8014f08 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8014ecc:	681b      	ldr	r3, [r3, #0]
 8014ece:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8014ed0:	e012      	b.n	8014ef8 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	7b1b      	ldrb	r3, [r3, #12]
 8014ed6:	f083 0301 	eor.w	r3, r3, #1
 8014eda:	b2db      	uxtb	r3, r3
 8014edc:	2b00      	cmp	r3, #0
 8014ede:	d008      	beq.n	8014ef2 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8014ee0:	687b      	ldr	r3, [r7, #4]
 8014ee2:	681b      	ldr	r3, [r3, #0]
 8014ee4:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8014ee6:	6878      	ldr	r0, [r7, #4]
 8014ee8:	f7ff ff94 	bl	8014e14 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8014eec:	683b      	ldr	r3, [r7, #0]
 8014eee:	607b      	str	r3, [r7, #4]
 8014ef0:	e002      	b.n	8014ef8 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	681b      	ldr	r3, [r3, #0]
 8014ef6:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	d1e9      	bne.n	8014ed2 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8014efe:	2300      	movs	r3, #0
}
 8014f00:	4618      	mov	r0, r3
 8014f02:	3708      	adds	r7, #8
 8014f04:	46bd      	mov	sp, r7
 8014f06:	bd80      	pop	{r7, pc}
 8014f08:	20001f88 	.word	0x20001f88

08014f0c <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8014f0c:	b580      	push	{r7, lr}
 8014f0e:	b082      	sub	sp, #8
 8014f10:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8014f12:	4b13      	ldr	r3, [pc, #76]	@ (8014f60 <LoRaMacCommandsRemoveStickyAnsCmds+0x54>)
 8014f14:	681b      	ldr	r3, [r3, #0]
 8014f16:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8014f18:	e01a      	b.n	8014f50 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>
    {
        nexElement = curElement->Next;
 8014f1a:	687b      	ldr	r3, [r7, #4]
 8014f1c:	681b      	ldr	r3, [r3, #0]
 8014f1e:	603b      	str	r3, [r7, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	791b      	ldrb	r3, [r3, #4]
 8014f24:	4618      	mov	r0, r3
 8014f26:	f7ff fee7 	bl	8014cf8 <IsSticky>
 8014f2a:	4603      	mov	r3, r0
 8014f2c:	2b00      	cmp	r3, #0
 8014f2e:	d00d      	beq.n	8014f4c <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 8014f30:	687b      	ldr	r3, [r7, #4]
 8014f32:	791b      	ldrb	r3, [r3, #4]
 8014f34:	4618      	mov	r0, r3
 8014f36:	f7ff ff03 	bl	8014d40 <IsConfirmationRequired>
 8014f3a:	4603      	mov	r3, r0
 8014f3c:	f083 0301 	eor.w	r3, r3, #1
 8014f40:	b2db      	uxtb	r3, r3
        if( ( IsSticky( curElement->CID ) == true ) &&
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	d002      	beq.n	8014f4c <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8014f46:	6878      	ldr	r0, [r7, #4]
 8014f48:	f7ff ff64 	bl	8014e14 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8014f4c:	683b      	ldr	r3, [r7, #0]
 8014f4e:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	d1e1      	bne.n	8014f1a <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8014f56:	2300      	movs	r3, #0
}
 8014f58:	4618      	mov	r0, r3
 8014f5a:	3708      	adds	r7, #8
 8014f5c:	46bd      	mov	sp, r7
 8014f5e:	bd80      	pop	{r7, pc}
 8014f60:	20001f88 	.word	0x20001f88

08014f64 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8014f64:	b480      	push	{r7}
 8014f66:	b083      	sub	sp, #12
 8014f68:	af00      	add	r7, sp, #0
 8014f6a:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8014f6c:	687b      	ldr	r3, [r7, #4]
 8014f6e:	2b00      	cmp	r3, #0
 8014f70:	d101      	bne.n	8014f76 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014f72:	2301      	movs	r3, #1
 8014f74:	e005      	b.n	8014f82 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8014f76:	4b05      	ldr	r3, [pc, #20]	@ (8014f8c <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8014f78:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8014f7c:	687b      	ldr	r3, [r7, #4]
 8014f7e:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8014f80:	2300      	movs	r3, #0
}
 8014f82:	4618      	mov	r0, r3
 8014f84:	370c      	adds	r7, #12
 8014f86:	46bd      	mov	sp, r7
 8014f88:	bc80      	pop	{r7}
 8014f8a:	4770      	bx	lr
 8014f8c:	20001f88 	.word	0x20001f88

08014f90 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8014f90:	b580      	push	{r7, lr}
 8014f92:	b088      	sub	sp, #32
 8014f94:	af00      	add	r7, sp, #0
 8014f96:	60f8      	str	r0, [r7, #12]
 8014f98:	60b9      	str	r1, [r7, #8]
 8014f9a:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 8014f9c:	4b25      	ldr	r3, [pc, #148]	@ (8015034 <LoRaMacCommandsSerializeCmds+0xa4>)
 8014f9e:	681b      	ldr	r3, [r3, #0]
 8014fa0:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8014fa2:	2300      	movs	r3, #0
 8014fa4:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	2b00      	cmp	r3, #0
 8014faa:	d002      	beq.n	8014fb2 <LoRaMacCommandsSerializeCmds+0x22>
 8014fac:	68bb      	ldr	r3, [r7, #8]
 8014fae:	2b00      	cmp	r3, #0
 8014fb0:	d126      	bne.n	8015000 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8014fb2:	2301      	movs	r3, #1
 8014fb4:	e039      	b.n	801502a <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8014fb6:	7efb      	ldrb	r3, [r7, #27]
 8014fb8:	68fa      	ldr	r2, [r7, #12]
 8014fba:	1ad2      	subs	r2, r2, r3
 8014fbc:	69fb      	ldr	r3, [r7, #28]
 8014fbe:	689b      	ldr	r3, [r3, #8]
 8014fc0:	3301      	adds	r3, #1
 8014fc2:	429a      	cmp	r2, r3
 8014fc4:	d320      	bcc.n	8015008 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8014fc6:	7efb      	ldrb	r3, [r7, #27]
 8014fc8:	1c5a      	adds	r2, r3, #1
 8014fca:	76fa      	strb	r2, [r7, #27]
 8014fcc:	461a      	mov	r2, r3
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	4413      	add	r3, r2
 8014fd2:	69fa      	ldr	r2, [r7, #28]
 8014fd4:	7912      	ldrb	r2, [r2, #4]
 8014fd6:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8014fd8:	7efb      	ldrb	r3, [r7, #27]
 8014fda:	687a      	ldr	r2, [r7, #4]
 8014fdc:	18d0      	adds	r0, r2, r3
 8014fde:	69fb      	ldr	r3, [r7, #28]
 8014fe0:	1d59      	adds	r1, r3, #5
 8014fe2:	69fb      	ldr	r3, [r7, #28]
 8014fe4:	689b      	ldr	r3, [r3, #8]
 8014fe6:	b29b      	uxth	r3, r3
 8014fe8:	461a      	mov	r2, r3
 8014fea:	f003 ff90 	bl	8018f0e <memcpy1>
            itr += curElement->PayloadSize;
 8014fee:	69fb      	ldr	r3, [r7, #28]
 8014ff0:	689b      	ldr	r3, [r3, #8]
 8014ff2:	b2da      	uxtb	r2, r3
 8014ff4:	7efb      	ldrb	r3, [r7, #27]
 8014ff6:	4413      	add	r3, r2
 8014ff8:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8014ffa:	69fb      	ldr	r3, [r7, #28]
 8014ffc:	681b      	ldr	r3, [r3, #0]
 8014ffe:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8015000:	69fb      	ldr	r3, [r7, #28]
 8015002:	2b00      	cmp	r3, #0
 8015004:	d1d7      	bne.n	8014fb6 <LoRaMacCommandsSerializeCmds+0x26>
 8015006:	e009      	b.n	801501c <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8015008:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 801500a:	e007      	b.n	801501c <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 801500c:	69fb      	ldr	r3, [r7, #28]
 801500e:	681b      	ldr	r3, [r3, #0]
 8015010:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8015012:	69f8      	ldr	r0, [r7, #28]
 8015014:	f7ff fefe 	bl	8014e14 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8015018:	697b      	ldr	r3, [r7, #20]
 801501a:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 801501c:	69fb      	ldr	r3, [r7, #28]
 801501e:	2b00      	cmp	r3, #0
 8015020:	d1f4      	bne.n	801500c <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8015022:	68b8      	ldr	r0, [r7, #8]
 8015024:	f7ff ff9e 	bl	8014f64 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8015028:	2300      	movs	r3, #0
}
 801502a:	4618      	mov	r0, r3
 801502c:	3720      	adds	r7, #32
 801502e:	46bd      	mov	sp, r7
 8015030:	bd80      	pop	{r7, pc}
 8015032:	bf00      	nop
 8015034:	20001f88 	.word	0x20001f88

08015038 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8015038:	b480      	push	{r7}
 801503a:	b085      	sub	sp, #20
 801503c:	af00      	add	r7, sp, #0
 801503e:	4603      	mov	r3, r0
 8015040:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8015042:	2300      	movs	r3, #0
 8015044:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8015046:	79fb      	ldrb	r3, [r7, #7]
 8015048:	3b02      	subs	r3, #2
 801504a:	2b11      	cmp	r3, #17
 801504c:	d850      	bhi.n	80150f0 <LoRaMacCommandsGetCmdSize+0xb8>
 801504e:	a201      	add	r2, pc, #4	@ (adr r2, 8015054 <LoRaMacCommandsGetCmdSize+0x1c>)
 8015050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015054:	0801509d 	.word	0x0801509d
 8015058:	080150a3 	.word	0x080150a3
 801505c:	080150a9 	.word	0x080150a9
 8015060:	080150af 	.word	0x080150af
 8015064:	080150b5 	.word	0x080150b5
 8015068:	080150bb 	.word	0x080150bb
 801506c:	080150c1 	.word	0x080150c1
 8015070:	080150c7 	.word	0x080150c7
 8015074:	080150cd 	.word	0x080150cd
 8015078:	080150f1 	.word	0x080150f1
 801507c:	080150f1 	.word	0x080150f1
 8015080:	080150d3 	.word	0x080150d3
 8015084:	080150f1 	.word	0x080150f1
 8015088:	080150f1 	.word	0x080150f1
 801508c:	080150d9 	.word	0x080150d9
 8015090:	080150df 	.word	0x080150df
 8015094:	080150e5 	.word	0x080150e5
 8015098:	080150eb 	.word	0x080150eb
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 801509c:	2303      	movs	r3, #3
 801509e:	73fb      	strb	r3, [r7, #15]
            break;
 80150a0:	e027      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 80150a2:	2305      	movs	r3, #5
 80150a4:	73fb      	strb	r3, [r7, #15]
            break;
 80150a6:	e024      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 80150a8:	2302      	movs	r3, #2
 80150aa:	73fb      	strb	r3, [r7, #15]
            break;
 80150ac:	e021      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 80150ae:	2305      	movs	r3, #5
 80150b0:	73fb      	strb	r3, [r7, #15]
            break;
 80150b2:	e01e      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 80150b4:	2301      	movs	r3, #1
 80150b6:	73fb      	strb	r3, [r7, #15]
            break;
 80150b8:	e01b      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 80150ba:	2306      	movs	r3, #6
 80150bc:	73fb      	strb	r3, [r7, #15]
            break;
 80150be:	e018      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 80150c0:	2302      	movs	r3, #2
 80150c2:	73fb      	strb	r3, [r7, #15]
            break;
 80150c4:	e015      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 80150c6:	2302      	movs	r3, #2
 80150c8:	73fb      	strb	r3, [r7, #15]
            break;
 80150ca:	e012      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 80150cc:	2305      	movs	r3, #5
 80150ce:	73fb      	strb	r3, [r7, #15]
            break;
 80150d0:	e00f      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 80150d2:	2306      	movs	r3, #6
 80150d4:	73fb      	strb	r3, [r7, #15]
            break;
 80150d6:	e00c      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 80150d8:	2301      	movs	r3, #1
 80150da:	73fb      	strb	r3, [r7, #15]
            break;
 80150dc:	e009      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 80150de:	2305      	movs	r3, #5
 80150e0:	73fb      	strb	r3, [r7, #15]
            break;
 80150e2:	e006      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 80150e4:	2304      	movs	r3, #4
 80150e6:	73fb      	strb	r3, [r7, #15]
            break;
 80150e8:	e003      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 80150ea:	2304      	movs	r3, #4
 80150ec:	73fb      	strb	r3, [r7, #15]
            break;
 80150ee:	e000      	b.n	80150f2 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 80150f0:	bf00      	nop
        }
    }
    return cidSize;
 80150f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80150f4:	4618      	mov	r0, r3
 80150f6:	3714      	adds	r7, #20
 80150f8:	46bd      	mov	sp, r7
 80150fa:	bc80      	pop	{r7}
 80150fc:	4770      	bx	lr
 80150fe:	bf00      	nop

08015100 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8015100:	b480      	push	{r7}
 8015102:	b083      	sub	sp, #12
 8015104:	af00      	add	r7, sp, #0
 8015106:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8015108:	687b      	ldr	r3, [r7, #4]
 801510a:	4a07      	ldr	r2, [pc, #28]	@ (8015128 <IncreaseBufferPointer+0x28>)
 801510c:	4293      	cmp	r3, r2
 801510e:	d102      	bne.n	8015116 <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8015110:	4b06      	ldr	r3, [pc, #24]	@ (801512c <IncreaseBufferPointer+0x2c>)
 8015112:	607b      	str	r3, [r7, #4]
 8015114:	e002      	b.n	801511c <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8015116:	687b      	ldr	r3, [r7, #4]
 8015118:	3304      	adds	r3, #4
 801511a:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801511c:	687b      	ldr	r3, [r7, #4]
}
 801511e:	4618      	mov	r0, r3
 8015120:	370c      	adds	r7, #12
 8015122:	46bd      	mov	sp, r7
 8015124:	bc80      	pop	{r7}
 8015126:	4770      	bx	lr
 8015128:	200021b0 	.word	0x200021b0
 801512c:	200021a0 	.word	0x200021a0

08015130 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8015130:	b480      	push	{r7}
 8015132:	b083      	sub	sp, #12
 8015134:	af00      	add	r7, sp, #0
 8015136:	4603      	mov	r3, r0
 8015138:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 801513a:	79fb      	ldrb	r3, [r7, #7]
 801513c:	2b00      	cmp	r3, #0
 801513e:	d101      	bne.n	8015144 <IsListEmpty+0x14>
    {
        return true;
 8015140:	2301      	movs	r3, #1
 8015142:	e000      	b.n	8015146 <IsListEmpty+0x16>
    }
    return false;
 8015144:	2300      	movs	r3, #0
}
 8015146:	4618      	mov	r0, r3
 8015148:	370c      	adds	r7, #12
 801514a:	46bd      	mov	sp, r7
 801514c:	bc80      	pop	{r7}
 801514e:	4770      	bx	lr

08015150 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8015150:	b480      	push	{r7}
 8015152:	b083      	sub	sp, #12
 8015154:	af00      	add	r7, sp, #0
 8015156:	4603      	mov	r3, r0
 8015158:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 801515a:	79fb      	ldrb	r3, [r7, #7]
 801515c:	2b04      	cmp	r3, #4
 801515e:	d901      	bls.n	8015164 <IsListFull+0x14>
    {
        return true;
 8015160:	2301      	movs	r3, #1
 8015162:	e000      	b.n	8015166 <IsListFull+0x16>
    }
    return false;
 8015164:	2300      	movs	r3, #0
}
 8015166:	4618      	mov	r0, r3
 8015168:	370c      	adds	r7, #12
 801516a:	46bd      	mov	sp, r7
 801516c:	bc80      	pop	{r7}
 801516e:	4770      	bx	lr

08015170 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8015170:	b580      	push	{r7, lr}
 8015172:	b086      	sub	sp, #24
 8015174:	af00      	add	r7, sp, #0
 8015176:	4603      	mov	r3, r0
 8015178:	60b9      	str	r1, [r7, #8]
 801517a:	607a      	str	r2, [r7, #4]
 801517c:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 801517e:	68bb      	ldr	r3, [r7, #8]
 8015180:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8015182:	4b13      	ldr	r3, [pc, #76]	@ (80151d0 <GetElement+0x60>)
 8015184:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015188:	4618      	mov	r0, r3
 801518a:	f7ff ffd1 	bl	8015130 <IsListEmpty>
 801518e:	4603      	mov	r3, r0
 8015190:	2b00      	cmp	r3, #0
 8015192:	d001      	beq.n	8015198 <GetElement+0x28>
    {
        return NULL;
 8015194:	2300      	movs	r3, #0
 8015196:	e017      	b.n	80151c8 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8015198:	2300      	movs	r3, #0
 801519a:	74fb      	strb	r3, [r7, #19]
 801519c:	e00d      	b.n	80151ba <GetElement+0x4a>
    {
        if( element->Request == request )
 801519e:	697b      	ldr	r3, [r7, #20]
 80151a0:	781b      	ldrb	r3, [r3, #0]
 80151a2:	7bfa      	ldrb	r2, [r7, #15]
 80151a4:	429a      	cmp	r2, r3
 80151a6:	d101      	bne.n	80151ac <GetElement+0x3c>
        {
            // We have found the element
            return element;
 80151a8:	697b      	ldr	r3, [r7, #20]
 80151aa:	e00d      	b.n	80151c8 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 80151ac:	6978      	ldr	r0, [r7, #20]
 80151ae:	f7ff ffa7 	bl	8015100 <IncreaseBufferPointer>
 80151b2:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 80151b4:	7cfb      	ldrb	r3, [r7, #19]
 80151b6:	3301      	adds	r3, #1
 80151b8:	74fb      	strb	r3, [r7, #19]
 80151ba:	4b05      	ldr	r3, [pc, #20]	@ (80151d0 <GetElement+0x60>)
 80151bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80151c0:	7cfa      	ldrb	r2, [r7, #19]
 80151c2:	429a      	cmp	r2, r3
 80151c4:	d3eb      	bcc.n	801519e <GetElement+0x2e>
    }

    return NULL;
 80151c6:	2300      	movs	r3, #0
}
 80151c8:	4618      	mov	r0, r3
 80151ca:	3718      	adds	r7, #24
 80151cc:	46bd      	mov	sp, r7
 80151ce:	bd80      	pop	{r7, pc}
 80151d0:	20002194 	.word	0x20002194

080151d4 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 80151d4:	b580      	push	{r7, lr}
 80151d6:	b082      	sub	sp, #8
 80151d8:	af00      	add	r7, sp, #0
 80151da:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 80151dc:	4a0c      	ldr	r2, [pc, #48]	@ (8015210 <LoRaMacConfirmQueueInit+0x3c>)
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 80151e2:	4b0b      	ldr	r3, [pc, #44]	@ (8015210 <LoRaMacConfirmQueueInit+0x3c>)
 80151e4:	2200      	movs	r2, #0
 80151e6:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80151ea:	4b09      	ldr	r3, [pc, #36]	@ (8015210 <LoRaMacConfirmQueueInit+0x3c>)
 80151ec:	4a09      	ldr	r2, [pc, #36]	@ (8015214 <LoRaMacConfirmQueueInit+0x40>)
 80151ee:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80151f0:	4b07      	ldr	r3, [pc, #28]	@ (8015210 <LoRaMacConfirmQueueInit+0x3c>)
 80151f2:	4a08      	ldr	r2, [pc, #32]	@ (8015214 <LoRaMacConfirmQueueInit+0x40>)
 80151f4:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 80151f6:	2214      	movs	r2, #20
 80151f8:	21ff      	movs	r1, #255	@ 0xff
 80151fa:	4806      	ldr	r0, [pc, #24]	@ (8015214 <LoRaMacConfirmQueueInit+0x40>)
 80151fc:	f003 fec2 	bl	8018f84 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8015200:	4b03      	ldr	r3, [pc, #12]	@ (8015210 <LoRaMacConfirmQueueInit+0x3c>)
 8015202:	2201      	movs	r2, #1
 8015204:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8015208:	bf00      	nop
 801520a:	3708      	adds	r7, #8
 801520c:	46bd      	mov	sp, r7
 801520e:	bd80      	pop	{r7, pc}
 8015210:	20002194 	.word	0x20002194
 8015214:	200021a0 	.word	0x200021a0

08015218 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8015218:	b580      	push	{r7, lr}
 801521a:	b082      	sub	sp, #8
 801521c:	af00      	add	r7, sp, #0
 801521e:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8015220:	4b19      	ldr	r3, [pc, #100]	@ (8015288 <LoRaMacConfirmQueueAdd+0x70>)
 8015222:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015226:	4618      	mov	r0, r3
 8015228:	f7ff ff92 	bl	8015150 <IsListFull>
 801522c:	4603      	mov	r3, r0
 801522e:	2b00      	cmp	r3, #0
 8015230:	d001      	beq.n	8015236 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8015232:	2300      	movs	r3, #0
 8015234:	e024      	b.n	8015280 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8015236:	4b14      	ldr	r3, [pc, #80]	@ (8015288 <LoRaMacConfirmQueueAdd+0x70>)
 8015238:	689b      	ldr	r3, [r3, #8]
 801523a:	687a      	ldr	r2, [r7, #4]
 801523c:	7812      	ldrb	r2, [r2, #0]
 801523e:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8015240:	4b11      	ldr	r3, [pc, #68]	@ (8015288 <LoRaMacConfirmQueueAdd+0x70>)
 8015242:	689b      	ldr	r3, [r3, #8]
 8015244:	687a      	ldr	r2, [r7, #4]
 8015246:	7852      	ldrb	r2, [r2, #1]
 8015248:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 801524a:	4b0f      	ldr	r3, [pc, #60]	@ (8015288 <LoRaMacConfirmQueueAdd+0x70>)
 801524c:	689b      	ldr	r3, [r3, #8]
 801524e:	687a      	ldr	r2, [r7, #4]
 8015250:	78d2      	ldrb	r2, [r2, #3]
 8015252:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 8015254:	4b0c      	ldr	r3, [pc, #48]	@ (8015288 <LoRaMacConfirmQueueAdd+0x70>)
 8015256:	689b      	ldr	r3, [r3, #8]
 8015258:	687a      	ldr	r2, [r7, #4]
 801525a:	7892      	ldrb	r2, [r2, #2]
 801525c:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 801525e:	4b0a      	ldr	r3, [pc, #40]	@ (8015288 <LoRaMacConfirmQueueAdd+0x70>)
 8015260:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015264:	3301      	adds	r3, #1
 8015266:	b2da      	uxtb	r2, r3
 8015268:	4b07      	ldr	r3, [pc, #28]	@ (8015288 <LoRaMacConfirmQueueAdd+0x70>)
 801526a:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 801526e:	4b06      	ldr	r3, [pc, #24]	@ (8015288 <LoRaMacConfirmQueueAdd+0x70>)
 8015270:	689b      	ldr	r3, [r3, #8]
 8015272:	4618      	mov	r0, r3
 8015274:	f7ff ff44 	bl	8015100 <IncreaseBufferPointer>
 8015278:	4603      	mov	r3, r0
 801527a:	4a03      	ldr	r2, [pc, #12]	@ (8015288 <LoRaMacConfirmQueueAdd+0x70>)
 801527c:	6093      	str	r3, [r2, #8]

    return true;
 801527e:	2301      	movs	r3, #1
}
 8015280:	4618      	mov	r0, r3
 8015282:	3708      	adds	r7, #8
 8015284:	46bd      	mov	sp, r7
 8015286:	bd80      	pop	{r7, pc}
 8015288:	20002194 	.word	0x20002194

0801528c <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 801528c:	b580      	push	{r7, lr}
 801528e:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8015290:	4b0e      	ldr	r3, [pc, #56]	@ (80152cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8015292:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015296:	4618      	mov	r0, r3
 8015298:	f7ff ff4a 	bl	8015130 <IsListEmpty>
 801529c:	4603      	mov	r3, r0
 801529e:	2b00      	cmp	r3, #0
 80152a0:	d001      	beq.n	80152a6 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 80152a2:	2300      	movs	r3, #0
 80152a4:	e010      	b.n	80152c8 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 80152a6:	4b09      	ldr	r3, [pc, #36]	@ (80152cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80152a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80152ac:	3b01      	subs	r3, #1
 80152ae:	b2da      	uxtb	r2, r3
 80152b0:	4b06      	ldr	r3, [pc, #24]	@ (80152cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80152b2:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 80152b6:	4b05      	ldr	r3, [pc, #20]	@ (80152cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80152b8:	685b      	ldr	r3, [r3, #4]
 80152ba:	4618      	mov	r0, r3
 80152bc:	f7ff ff20 	bl	8015100 <IncreaseBufferPointer>
 80152c0:	4603      	mov	r3, r0
 80152c2:	4a02      	ldr	r2, [pc, #8]	@ (80152cc <LoRaMacConfirmQueueRemoveFirst+0x40>)
 80152c4:	6053      	str	r3, [r2, #4]

    return true;
 80152c6:	2301      	movs	r3, #1
}
 80152c8:	4618      	mov	r0, r3
 80152ca:	bd80      	pop	{r7, pc}
 80152cc:	20002194 	.word	0x20002194

080152d0 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 80152d0:	b580      	push	{r7, lr}
 80152d2:	b084      	sub	sp, #16
 80152d4:	af00      	add	r7, sp, #0
 80152d6:	4603      	mov	r3, r0
 80152d8:	460a      	mov	r2, r1
 80152da:	71fb      	strb	r3, [r7, #7]
 80152dc:	4613      	mov	r3, r2
 80152de:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 80152e0:	2300      	movs	r3, #0
 80152e2:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 80152e4:	4b10      	ldr	r3, [pc, #64]	@ (8015328 <LoRaMacConfirmQueueSetStatus+0x58>)
 80152e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80152ea:	4618      	mov	r0, r3
 80152ec:	f7ff ff20 	bl	8015130 <IsListEmpty>
 80152f0:	4603      	mov	r3, r0
 80152f2:	f083 0301 	eor.w	r3, r3, #1
 80152f6:	b2db      	uxtb	r3, r3
 80152f8:	2b00      	cmp	r3, #0
 80152fa:	d011      	beq.n	8015320 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80152fc:	4b0a      	ldr	r3, [pc, #40]	@ (8015328 <LoRaMacConfirmQueueSetStatus+0x58>)
 80152fe:	6859      	ldr	r1, [r3, #4]
 8015300:	4b09      	ldr	r3, [pc, #36]	@ (8015328 <LoRaMacConfirmQueueSetStatus+0x58>)
 8015302:	689a      	ldr	r2, [r3, #8]
 8015304:	79bb      	ldrb	r3, [r7, #6]
 8015306:	4618      	mov	r0, r3
 8015308:	f7ff ff32 	bl	8015170 <GetElement>
 801530c:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 801530e:	68fb      	ldr	r3, [r7, #12]
 8015310:	2b00      	cmp	r3, #0
 8015312:	d005      	beq.n	8015320 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8015314:	68fb      	ldr	r3, [r7, #12]
 8015316:	79fa      	ldrb	r2, [r7, #7]
 8015318:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 801531a:	68fb      	ldr	r3, [r7, #12]
 801531c:	2201      	movs	r2, #1
 801531e:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8015320:	bf00      	nop
 8015322:	3710      	adds	r7, #16
 8015324:	46bd      	mov	sp, r7
 8015326:	bd80      	pop	{r7, pc}
 8015328:	20002194 	.word	0x20002194

0801532c <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 801532c:	b580      	push	{r7, lr}
 801532e:	b084      	sub	sp, #16
 8015330:	af00      	add	r7, sp, #0
 8015332:	4603      	mov	r3, r0
 8015334:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8015336:	2300      	movs	r3, #0
 8015338:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 801533a:	4b10      	ldr	r3, [pc, #64]	@ (801537c <LoRaMacConfirmQueueGetStatus+0x50>)
 801533c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015340:	4618      	mov	r0, r3
 8015342:	f7ff fef5 	bl	8015130 <IsListEmpty>
 8015346:	4603      	mov	r3, r0
 8015348:	f083 0301 	eor.w	r3, r3, #1
 801534c:	b2db      	uxtb	r3, r3
 801534e:	2b00      	cmp	r3, #0
 8015350:	d00e      	beq.n	8015370 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8015352:	4b0a      	ldr	r3, [pc, #40]	@ (801537c <LoRaMacConfirmQueueGetStatus+0x50>)
 8015354:	6859      	ldr	r1, [r3, #4]
 8015356:	4b09      	ldr	r3, [pc, #36]	@ (801537c <LoRaMacConfirmQueueGetStatus+0x50>)
 8015358:	689a      	ldr	r2, [r3, #8]
 801535a:	79fb      	ldrb	r3, [r7, #7]
 801535c:	4618      	mov	r0, r3
 801535e:	f7ff ff07 	bl	8015170 <GetElement>
 8015362:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8015364:	68fb      	ldr	r3, [r7, #12]
 8015366:	2b00      	cmp	r3, #0
 8015368:	d002      	beq.n	8015370 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 801536a:	68fb      	ldr	r3, [r7, #12]
 801536c:	785b      	ldrb	r3, [r3, #1]
 801536e:	e000      	b.n	8015372 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8015370:	2301      	movs	r3, #1
}
 8015372:	4618      	mov	r0, r3
 8015374:	3710      	adds	r7, #16
 8015376:	46bd      	mov	sp, r7
 8015378:	bd80      	pop	{r7, pc}
 801537a:	bf00      	nop
 801537c:	20002194 	.word	0x20002194

08015380 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8015380:	b580      	push	{r7, lr}
 8015382:	b084      	sub	sp, #16
 8015384:	af00      	add	r7, sp, #0
 8015386:	4603      	mov	r3, r0
 8015388:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 801538a:	4b16      	ldr	r3, [pc, #88]	@ (80153e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801538c:	685b      	ldr	r3, [r3, #4]
 801538e:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8015390:	4a14      	ldr	r2, [pc, #80]	@ (80153e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8015392:	79fb      	ldrb	r3, [r7, #7]
 8015394:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8015398:	4b12      	ldr	r3, [pc, #72]	@ (80153e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801539a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801539e:	4618      	mov	r0, r3
 80153a0:	f7ff fec6 	bl	8015130 <IsListEmpty>
 80153a4:	4603      	mov	r3, r0
 80153a6:	f083 0301 	eor.w	r3, r3, #1
 80153aa:	b2db      	uxtb	r3, r3
 80153ac:	2b00      	cmp	r3, #0
 80153ae:	d015      	beq.n	80153dc <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 80153b0:	68fb      	ldr	r3, [r7, #12]
 80153b2:	79fa      	ldrb	r2, [r7, #7]
 80153b4:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 80153b6:	68fb      	ldr	r3, [r7, #12]
 80153b8:	78db      	ldrb	r3, [r3, #3]
 80153ba:	f083 0301 	eor.w	r3, r3, #1
 80153be:	b2db      	uxtb	r3, r3
 80153c0:	2b00      	cmp	r3, #0
 80153c2:	d002      	beq.n	80153ca <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 80153c4:	68fb      	ldr	r3, [r7, #12]
 80153c6:	2201      	movs	r2, #1
 80153c8:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 80153ca:	68f8      	ldr	r0, [r7, #12]
 80153cc:	f7ff fe98 	bl	8015100 <IncreaseBufferPointer>
 80153d0:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 80153d2:	4b04      	ldr	r3, [pc, #16]	@ (80153e4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80153d4:	689b      	ldr	r3, [r3, #8]
 80153d6:	68fa      	ldr	r2, [r7, #12]
 80153d8:	429a      	cmp	r2, r3
 80153da:	d1e9      	bne.n	80153b0 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 80153dc:	bf00      	nop
 80153de:	3710      	adds	r7, #16
 80153e0:	46bd      	mov	sp, r7
 80153e2:	bd80      	pop	{r7, pc}
 80153e4:	20002194 	.word	0x20002194

080153e8 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 80153e8:	b580      	push	{r7, lr}
 80153ea:	b082      	sub	sp, #8
 80153ec:	af00      	add	r7, sp, #0
 80153ee:	4603      	mov	r3, r0
 80153f0:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 80153f2:	4b09      	ldr	r3, [pc, #36]	@ (8015418 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80153f4:	6859      	ldr	r1, [r3, #4]
 80153f6:	4b08      	ldr	r3, [pc, #32]	@ (8015418 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80153f8:	689a      	ldr	r2, [r3, #8]
 80153fa:	79fb      	ldrb	r3, [r7, #7]
 80153fc:	4618      	mov	r0, r3
 80153fe:	f7ff feb7 	bl	8015170 <GetElement>
 8015402:	4603      	mov	r3, r0
 8015404:	2b00      	cmp	r3, #0
 8015406:	d001      	beq.n	801540c <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8015408:	2301      	movs	r3, #1
 801540a:	e000      	b.n	801540e <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 801540c:	2300      	movs	r3, #0
}
 801540e:	4618      	mov	r0, r3
 8015410:	3708      	adds	r7, #8
 8015412:	46bd      	mov	sp, r7
 8015414:	bd80      	pop	{r7, pc}
 8015416:	bf00      	nop
 8015418:	20002194 	.word	0x20002194

0801541c <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 801541c:	b580      	push	{r7, lr}
 801541e:	b084      	sub	sp, #16
 8015420:	af00      	add	r7, sp, #0
 8015422:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8015424:	4b25      	ldr	r3, [pc, #148]	@ (80154bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8015426:	f893 3020 	ldrb.w	r3, [r3, #32]
 801542a:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 801542c:	2300      	movs	r3, #0
 801542e:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 8015430:	f107 0308 	add.w	r3, r7, #8
 8015434:	2204      	movs	r2, #4
 8015436:	2100      	movs	r1, #0
 8015438:	4618      	mov	r0, r3
 801543a:	f003 fda3 	bl	8018f84 <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 801543e:	2300      	movs	r3, #0
 8015440:	73fb      	strb	r3, [r7, #15]
 8015442:	e032      	b.n	80154aa <LoRaMacConfirmQueueHandleCb+0x8e>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8015444:	4b1d      	ldr	r3, [pc, #116]	@ (80154bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8015446:	685b      	ldr	r3, [r3, #4]
 8015448:	781a      	ldrb	r2, [r3, #0]
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 801544e:	4b1b      	ldr	r3, [pc, #108]	@ (80154bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8015450:	685b      	ldr	r3, [r3, #4]
 8015452:	785a      	ldrb	r2, [r3, #1]
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8015458:	4b18      	ldr	r3, [pc, #96]	@ (80154bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 801545a:	685b      	ldr	r3, [r3, #4]
 801545c:	789b      	ldrb	r3, [r3, #2]
 801545e:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8015460:	7b7b      	ldrb	r3, [r7, #13]
 8015462:	2b00      	cmp	r3, #0
 8015464:	d005      	beq.n	8015472 <LoRaMacConfirmQueueHandleCb+0x56>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8015466:	4b15      	ldr	r3, [pc, #84]	@ (80154bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8015468:	681b      	ldr	r3, [r3, #0]
 801546a:	689b      	ldr	r3, [r3, #8]
 801546c:	6878      	ldr	r0, [r7, #4]
 801546e:	4798      	blx	r3
 8015470:	e00b      	b.n	801548a <LoRaMacConfirmQueueHandleCb+0x6e>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8015472:	4b12      	ldr	r3, [pc, #72]	@ (80154bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8015474:	685b      	ldr	r3, [r3, #4]
 8015476:	781b      	ldrb	r3, [r3, #0]
 8015478:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 801547a:	4b10      	ldr	r3, [pc, #64]	@ (80154bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 801547c:	685b      	ldr	r3, [r3, #4]
 801547e:	785b      	ldrb	r3, [r3, #1]
 8015480:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8015482:	4b0e      	ldr	r3, [pc, #56]	@ (80154bc <LoRaMacConfirmQueueHandleCb+0xa0>)
 8015484:	685b      	ldr	r3, [r3, #4]
 8015486:	78db      	ldrb	r3, [r3, #3]
 8015488:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 801548a:	f7ff feff 	bl	801528c <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 801548e:	7b7b      	ldrb	r3, [r7, #13]
 8015490:	f083 0301 	eor.w	r3, r3, #1
 8015494:	b2db      	uxtb	r3, r3
 8015496:	2b00      	cmp	r3, #0
 8015498:	d004      	beq.n	80154a4 <LoRaMacConfirmQueueHandleCb+0x88>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 801549a:	f107 0308 	add.w	r3, r7, #8
 801549e:	4618      	mov	r0, r3
 80154a0:	f7ff feba 	bl	8015218 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 80154a4:	7bfb      	ldrb	r3, [r7, #15]
 80154a6:	3301      	adds	r3, #1
 80154a8:	73fb      	strb	r3, [r7, #15]
 80154aa:	7bfa      	ldrb	r2, [r7, #15]
 80154ac:	7bbb      	ldrb	r3, [r7, #14]
 80154ae:	429a      	cmp	r2, r3
 80154b0:	d3c8      	bcc.n	8015444 <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 80154b2:	bf00      	nop
 80154b4:	bf00      	nop
 80154b6:	3710      	adds	r7, #16
 80154b8:	46bd      	mov	sp, r7
 80154ba:	bd80      	pop	{r7, pc}
 80154bc:	20002194 	.word	0x20002194

080154c0 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 80154c0:	b480      	push	{r7}
 80154c2:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 80154c4:	4b03      	ldr	r3, [pc, #12]	@ (80154d4 <LoRaMacConfirmQueueGetCnt+0x14>)
 80154c6:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 80154ca:	4618      	mov	r0, r3
 80154cc:	46bd      	mov	sp, r7
 80154ce:	bc80      	pop	{r7}
 80154d0:	4770      	bx	lr
 80154d2:	bf00      	nop
 80154d4:	20002194 	.word	0x20002194

080154d8 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 80154d8:	b580      	push	{r7, lr}
 80154da:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80154dc:	4b06      	ldr	r3, [pc, #24]	@ (80154f8 <LoRaMacConfirmQueueIsFull+0x20>)
 80154de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80154e2:	4618      	mov	r0, r3
 80154e4:	f7ff fe34 	bl	8015150 <IsListFull>
 80154e8:	4603      	mov	r3, r0
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d001      	beq.n	80154f2 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 80154ee:	2301      	movs	r3, #1
 80154f0:	e000      	b.n	80154f4 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 80154f2:	2300      	movs	r3, #0
    }
}
 80154f4:	4618      	mov	r0, r3
 80154f6:	bd80      	pop	{r7, pc}
 80154f8:	20002194 	.word	0x20002194

080154fc <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 80154fc:	b580      	push	{r7, lr}
 80154fe:	b08e      	sub	sp, #56	@ 0x38
 8015500:	af00      	add	r7, sp, #0
 8015502:	60f8      	str	r0, [r7, #12]
 8015504:	607b      	str	r3, [r7, #4]
 8015506:	460b      	mov	r3, r1
 8015508:	817b      	strh	r3, [r7, #10]
 801550a:	4613      	mov	r3, r2
 801550c:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 801550e:	68fb      	ldr	r3, [r7, #12]
 8015510:	2b00      	cmp	r3, #0
 8015512:	d101      	bne.n	8015518 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015514:	2309      	movs	r3, #9
 8015516:	e084      	b.n	8015622 <PayloadEncrypt+0x126>
    }

    uint8_t bufferIndex = 0;
 8015518:	2300      	movs	r3, #0
 801551a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 801551e:	2301      	movs	r3, #1
 8015520:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 8015522:	f107 0320 	add.w	r3, r7, #32
 8015526:	2200      	movs	r2, #0
 8015528:	601a      	str	r2, [r3, #0]
 801552a:	605a      	str	r2, [r3, #4]
 801552c:	609a      	str	r2, [r3, #8]
 801552e:	60da      	str	r2, [r3, #12]
    uint8_t aBlock[16] = { 0 };
 8015530:	f107 0310 	add.w	r3, r7, #16
 8015534:	2200      	movs	r2, #0
 8015536:	601a      	str	r2, [r3, #0]
 8015538:	605a      	str	r2, [r3, #4]
 801553a:	609a      	str	r2, [r3, #8]
 801553c:	60da      	str	r2, [r3, #12]

    aBlock[0] = 0x01;
 801553e:	2301      	movs	r3, #1
 8015540:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8015542:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8015546:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	b2db      	uxtb	r3, r3
 801554c:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	0a1b      	lsrs	r3, r3, #8
 8015552:	b2db      	uxtb	r3, r3
 8015554:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8015556:	687b      	ldr	r3, [r7, #4]
 8015558:	0c1b      	lsrs	r3, r3, #16
 801555a:	b2db      	uxtb	r3, r3
 801555c:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 801555e:	687b      	ldr	r3, [r7, #4]
 8015560:	0e1b      	lsrs	r3, r3, #24
 8015562:	b2db      	uxtb	r3, r3
 8015564:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8015566:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015568:	b2db      	uxtb	r3, r3
 801556a:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 801556c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801556e:	0a1b      	lsrs	r3, r3, #8
 8015570:	b2db      	uxtb	r3, r3
 8015572:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8015574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015576:	0c1b      	lsrs	r3, r3, #16
 8015578:	b2db      	uxtb	r3, r3
 801557a:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 801557c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801557e:	0e1b      	lsrs	r3, r3, #24
 8015580:	b2db      	uxtb	r3, r3
 8015582:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8015584:	e048      	b.n	8015618 <PayloadEncrypt+0x11c>
    {
        aBlock[15] = ctr & 0xFF;
 8015586:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8015588:	b2db      	uxtb	r3, r3
 801558a:	77fb      	strb	r3, [r7, #31]
        ctr++;
 801558c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801558e:	3301      	adds	r3, #1
 8015590:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8015592:	f107 0320 	add.w	r3, r7, #32
 8015596:	7a7a      	ldrb	r2, [r7, #9]
 8015598:	f107 0010 	add.w	r0, r7, #16
 801559c:	2110      	movs	r1, #16
 801559e:	f7f8 f9cd 	bl	800d93c <SecureElementAesEncrypt>
 80155a2:	4603      	mov	r3, r0
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	d001      	beq.n	80155ac <PayloadEncrypt+0xb0>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80155a8:	230e      	movs	r3, #14
 80155aa:	e03a      	b.n	8015622 <PayloadEncrypt+0x126>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80155ac:	2300      	movs	r3, #0
 80155ae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80155b2:	e01e      	b.n	80155f2 <PayloadEncrypt+0xf6>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 80155b4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80155b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80155bc:	4413      	add	r3, r2
 80155be:	461a      	mov	r2, r3
 80155c0:	68fb      	ldr	r3, [r7, #12]
 80155c2:	4413      	add	r3, r2
 80155c4:	7819      	ldrb	r1, [r3, #0]
 80155c6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80155ca:	3338      	adds	r3, #56	@ 0x38
 80155cc:	443b      	add	r3, r7
 80155ce:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80155d2:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80155d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80155da:	4403      	add	r3, r0
 80155dc:	4618      	mov	r0, r3
 80155de:	68fb      	ldr	r3, [r7, #12]
 80155e0:	4403      	add	r3, r0
 80155e2:	404a      	eors	r2, r1
 80155e4:	b2d2      	uxtb	r2, r2
 80155e6:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80155e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80155ec:	3301      	adds	r3, #1
 80155ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80155f2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80155f6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80155fa:	2a10      	cmp	r2, #16
 80155fc:	bfa8      	it	ge
 80155fe:	2210      	movge	r2, #16
 8015600:	b212      	sxth	r2, r2
 8015602:	4293      	cmp	r3, r2
 8015604:	dbd6      	blt.n	80155b4 <PayloadEncrypt+0xb8>
        }
        size -= 16;
 8015606:	897b      	ldrh	r3, [r7, #10]
 8015608:	3b10      	subs	r3, #16
 801560a:	b29b      	uxth	r3, r3
 801560c:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 801560e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015612:	3310      	adds	r3, #16
 8015614:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 8015618:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801561c:	2b00      	cmp	r3, #0
 801561e:	dcb2      	bgt.n	8015586 <PayloadEncrypt+0x8a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015620:	2300      	movs	r3, #0
}
 8015622:	4618      	mov	r0, r3
 8015624:	3738      	adds	r7, #56	@ 0x38
 8015626:	46bd      	mov	sp, r7
 8015628:	bd80      	pop	{r7, pc}

0801562a <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 801562a:	b490      	push	{r4, r7}
 801562c:	b082      	sub	sp, #8
 801562e:	af00      	add	r7, sp, #0
 8015630:	4604      	mov	r4, r0
 8015632:	4608      	mov	r0, r1
 8015634:	4611      	mov	r1, r2
 8015636:	461a      	mov	r2, r3
 8015638:	4623      	mov	r3, r4
 801563a:	80fb      	strh	r3, [r7, #6]
 801563c:	4603      	mov	r3, r0
 801563e:	717b      	strb	r3, [r7, #5]
 8015640:	460b      	mov	r3, r1
 8015642:	713b      	strb	r3, [r7, #4]
 8015644:	4613      	mov	r3, r2
 8015646:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8015648:	69bb      	ldr	r3, [r7, #24]
 801564a:	2b00      	cmp	r3, #0
 801564c:	d101      	bne.n	8015652 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801564e:	2309      	movs	r3, #9
 8015650:	e04e      	b.n	80156f0 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8015652:	69bb      	ldr	r3, [r7, #24]
 8015654:	2249      	movs	r2, #73	@ 0x49
 8015656:	701a      	strb	r2, [r3, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 8015658:	69bb      	ldr	r3, [r7, #24]
 801565a:	3301      	adds	r3, #1
 801565c:	2200      	movs	r2, #0
 801565e:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8015660:	69bb      	ldr	r3, [r7, #24]
 8015662:	3302      	adds	r3, #2
 8015664:	2200      	movs	r2, #0
 8015666:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8015668:	69bb      	ldr	r3, [r7, #24]
 801566a:	3303      	adds	r3, #3
 801566c:	2200      	movs	r2, #0
 801566e:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8015670:	69bb      	ldr	r3, [r7, #24]
 8015672:	3304      	adds	r3, #4
 8015674:	2200      	movs	r2, #0
 8015676:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8015678:	69bb      	ldr	r3, [r7, #24]
 801567a:	3305      	adds	r3, #5
 801567c:	78fa      	ldrb	r2, [r7, #3]
 801567e:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8015680:	69bb      	ldr	r3, [r7, #24]
 8015682:	3306      	adds	r3, #6
 8015684:	693a      	ldr	r2, [r7, #16]
 8015686:	b2d2      	uxtb	r2, r2
 8015688:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 801568a:	693b      	ldr	r3, [r7, #16]
 801568c:	0a1a      	lsrs	r2, r3, #8
 801568e:	69bb      	ldr	r3, [r7, #24]
 8015690:	3307      	adds	r3, #7
 8015692:	b2d2      	uxtb	r2, r2
 8015694:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8015696:	693b      	ldr	r3, [r7, #16]
 8015698:	0c1a      	lsrs	r2, r3, #16
 801569a:	69bb      	ldr	r3, [r7, #24]
 801569c:	3308      	adds	r3, #8
 801569e:	b2d2      	uxtb	r2, r2
 80156a0:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80156a2:	693b      	ldr	r3, [r7, #16]
 80156a4:	0e1a      	lsrs	r2, r3, #24
 80156a6:	69bb      	ldr	r3, [r7, #24]
 80156a8:	3309      	adds	r3, #9
 80156aa:	b2d2      	uxtb	r2, r2
 80156ac:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 80156ae:	69bb      	ldr	r3, [r7, #24]
 80156b0:	330a      	adds	r3, #10
 80156b2:	697a      	ldr	r2, [r7, #20]
 80156b4:	b2d2      	uxtb	r2, r2
 80156b6:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80156b8:	697b      	ldr	r3, [r7, #20]
 80156ba:	0a1a      	lsrs	r2, r3, #8
 80156bc:	69bb      	ldr	r3, [r7, #24]
 80156be:	330b      	adds	r3, #11
 80156c0:	b2d2      	uxtb	r2, r2
 80156c2:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80156c4:	697b      	ldr	r3, [r7, #20]
 80156c6:	0c1a      	lsrs	r2, r3, #16
 80156c8:	69bb      	ldr	r3, [r7, #24]
 80156ca:	330c      	adds	r3, #12
 80156cc:	b2d2      	uxtb	r2, r2
 80156ce:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80156d0:	697b      	ldr	r3, [r7, #20]
 80156d2:	0e1a      	lsrs	r2, r3, #24
 80156d4:	69bb      	ldr	r3, [r7, #24]
 80156d6:	330d      	adds	r3, #13
 80156d8:	b2d2      	uxtb	r2, r2
 80156da:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80156dc:	69bb      	ldr	r3, [r7, #24]
 80156de:	330e      	adds	r3, #14
 80156e0:	2200      	movs	r2, #0
 80156e2:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80156e4:	69bb      	ldr	r3, [r7, #24]
 80156e6:	330f      	adds	r3, #15
 80156e8:	88fa      	ldrh	r2, [r7, #6]
 80156ea:	b2d2      	uxtb	r2, r2
 80156ec:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80156ee:	2300      	movs	r3, #0
}
 80156f0:	4618      	mov	r0, r3
 80156f2:	3708      	adds	r7, #8
 80156f4:	46bd      	mov	sp, r7
 80156f6:	bc90      	pop	{r4, r7}
 80156f8:	4770      	bx	lr

080156fa <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80156fa:	b590      	push	{r4, r7, lr}
 80156fc:	b08b      	sub	sp, #44	@ 0x2c
 80156fe:	af04      	add	r7, sp, #16
 8015700:	6078      	str	r0, [r7, #4]
 8015702:	4608      	mov	r0, r1
 8015704:	4611      	mov	r1, r2
 8015706:	461a      	mov	r2, r3
 8015708:	4603      	mov	r3, r0
 801570a:	807b      	strh	r3, [r7, #2]
 801570c:	460b      	mov	r3, r1
 801570e:	707b      	strb	r3, [r7, #1]
 8015710:	4613      	mov	r3, r2
 8015712:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	2b00      	cmp	r3, #0
 8015718:	d002      	beq.n	8015720 <ComputeCmacB0+0x26>
 801571a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801571c:	2b00      	cmp	r3, #0
 801571e:	d101      	bne.n	8015724 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015720:	2309      	movs	r3, #9
 8015722:	e024      	b.n	801576e <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8015724:	887b      	ldrh	r3, [r7, #2]
 8015726:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801572a:	d901      	bls.n	8015730 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 801572c:	230d      	movs	r3, #13
 801572e:	e01e      	b.n	801576e <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE] ALIGN(4);

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8015730:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 8015734:	783a      	ldrb	r2, [r7, #0]
 8015736:	7879      	ldrb	r1, [r7, #1]
 8015738:	8878      	ldrh	r0, [r7, #2]
 801573a:	f107 0308 	add.w	r3, r7, #8
 801573e:	9302      	str	r3, [sp, #8]
 8015740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015742:	9301      	str	r3, [sp, #4]
 8015744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015746:	9300      	str	r3, [sp, #0]
 8015748:	4623      	mov	r3, r4
 801574a:	f7ff ff6e 	bl	801562a <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 801574e:	887a      	ldrh	r2, [r7, #2]
 8015750:	7879      	ldrb	r1, [r7, #1]
 8015752:	f107 0008 	add.w	r0, r7, #8
 8015756:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015758:	9300      	str	r3, [sp, #0]
 801575a:	460b      	mov	r3, r1
 801575c:	6879      	ldr	r1, [r7, #4]
 801575e:	f7f8 f8a7 	bl	800d8b0 <SecureElementComputeAesCmac>
 8015762:	4603      	mov	r3, r0
 8015764:	2b00      	cmp	r3, #0
 8015766:	d001      	beq.n	801576c <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015768:	230e      	movs	r3, #14
 801576a:	e000      	b.n	801576e <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801576c:	2300      	movs	r3, #0
}
 801576e:	4618      	mov	r0, r3
 8015770:	371c      	adds	r7, #28
 8015772:	46bd      	mov	sp, r7
 8015774:	bd90      	pop	{r4, r7, pc}

08015776 <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8015776:	b590      	push	{r4, r7, lr}
 8015778:	b0cd      	sub	sp, #308	@ 0x134
 801577a:	af04      	add	r7, sp, #16
 801577c:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8015780:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8015784:	6020      	str	r0, [r4, #0]
 8015786:	460c      	mov	r4, r1
 8015788:	4610      	mov	r0, r2
 801578a:	4619      	mov	r1, r3
 801578c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015790:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8015794:	4622      	mov	r2, r4
 8015796:	801a      	strh	r2, [r3, #0]
 8015798:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801579c:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 80157a0:	4602      	mov	r2, r0
 80157a2:	701a      	strb	r2, [r3, #0]
 80157a4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80157a8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80157ac:	460a      	mov	r2, r1
 80157ae:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 80157b0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80157b4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80157b8:	681b      	ldr	r3, [r3, #0]
 80157ba:	2b00      	cmp	r3, #0
 80157bc:	d101      	bne.n	80157c2 <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80157be:	2309      	movs	r3, #9
 80157c0:	e063      	b.n	801588a <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80157c2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80157c6:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80157ca:	881b      	ldrh	r3, [r3, #0]
 80157cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80157d0:	d901      	bls.n	80157d6 <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80157d2:	230d      	movs	r3, #13
 80157d4:	e059      	b.n	801588a <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80157d6:	f107 030c 	add.w	r3, r7, #12
 80157da:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80157de:	2100      	movs	r1, #0
 80157e0:	4618      	mov	r0, r3
 80157e2:	f003 fbcf 	bl	8018f84 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80157e6:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 80157ea:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80157ee:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80157f2:	781a      	ldrb	r2, [r3, #0]
 80157f4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80157f8:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 80157fc:	7819      	ldrb	r1, [r3, #0]
 80157fe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015802:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8015806:	8818      	ldrh	r0, [r3, #0]
 8015808:	f107 030c 	add.w	r3, r7, #12
 801580c:	9302      	str	r3, [sp, #8]
 801580e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8015812:	9301      	str	r3, [sp, #4]
 8015814:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8015818:	9300      	str	r3, [sp, #0]
 801581a:	4623      	mov	r3, r4
 801581c:	f7ff ff05 	bl	801562a <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8015820:	f107 030c 	add.w	r3, r7, #12
 8015824:	3310      	adds	r3, #16
 8015826:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 801582a:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 801582e:	8812      	ldrh	r2, [r2, #0]
 8015830:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8015834:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8015838:	6809      	ldr	r1, [r1, #0]
 801583a:	4618      	mov	r0, r3
 801583c:	f003 fb67 	bl	8018f0e <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8015840:	2306      	movs	r3, #6
 8015842:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8015846:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801584a:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 801584e:	881b      	ldrh	r3, [r3, #0]
 8015850:	3310      	adds	r3, #16
 8015852:	4619      	mov	r1, r3
 8015854:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8015858:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 801585c:	781b      	ldrb	r3, [r3, #0]
 801585e:	f107 000c 	add.w	r0, r7, #12
 8015862:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8015866:	f7f8 f83d 	bl	800d8e4 <SecureElementVerifyAesCmac>
 801586a:	4603      	mov	r3, r0
 801586c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8015870:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8015874:	2b00      	cmp	r3, #0
 8015876:	d101      	bne.n	801587c <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 8015878:	2300      	movs	r3, #0
 801587a:	e006      	b.n	801588a <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 801587c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8015880:	2b01      	cmp	r3, #1
 8015882:	d101      	bne.n	8015888 <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8015884:	2301      	movs	r3, #1
 8015886:	e000      	b.n	801588a <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015888:	230e      	movs	r3, #14
}
 801588a:	4618      	mov	r0, r3
 801588c:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8015890:	46bd      	mov	sp, r7
 8015892:	bd90      	pop	{r4, r7, pc}

08015894 <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8015894:	b480      	push	{r7}
 8015896:	b085      	sub	sp, #20
 8015898:	af00      	add	r7, sp, #0
 801589a:	4603      	mov	r3, r0
 801589c:	6039      	str	r1, [r7, #0]
 801589e:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80158a0:	2300      	movs	r3, #0
 80158a2:	73fb      	strb	r3, [r7, #15]
 80158a4:	e011      	b.n	80158ca <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 80158a6:	7bfb      	ldrb	r3, [r7, #15]
 80158a8:	4a0c      	ldr	r2, [pc, #48]	@ (80158dc <GetKeyAddrItem+0x48>)
 80158aa:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80158ae:	79fa      	ldrb	r2, [r7, #7]
 80158b0:	429a      	cmp	r2, r3
 80158b2:	d107      	bne.n	80158c4 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 80158b4:	7bfb      	ldrb	r3, [r7, #15]
 80158b6:	009b      	lsls	r3, r3, #2
 80158b8:	4a08      	ldr	r2, [pc, #32]	@ (80158dc <GetKeyAddrItem+0x48>)
 80158ba:	441a      	add	r2, r3
 80158bc:	683b      	ldr	r3, [r7, #0]
 80158be:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 80158c0:	2300      	movs	r3, #0
 80158c2:	e006      	b.n	80158d2 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80158c4:	7bfb      	ldrb	r3, [r7, #15]
 80158c6:	3301      	adds	r3, #1
 80158c8:	73fb      	strb	r3, [r7, #15]
 80158ca:	7bfb      	ldrb	r3, [r7, #15]
 80158cc:	2b01      	cmp	r3, #1
 80158ce:	d9ea      	bls.n	80158a6 <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 80158d0:	230b      	movs	r3, #11
}
 80158d2:	4618      	mov	r0, r3
 80158d4:	3714      	adds	r7, #20
 80158d6:	46bd      	mov	sp, r7
 80158d8:	bc80      	pop	{r7}
 80158da:	4770      	bx	lr
 80158dc:	20000124 	.word	0x20000124

080158e0 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 80158e0:	b580      	push	{r7, lr}
 80158e2:	b088      	sub	sp, #32
 80158e4:	af00      	add	r7, sp, #0
 80158e6:	60b9      	str	r1, [r7, #8]
 80158e8:	607a      	str	r2, [r7, #4]
 80158ea:	461a      	mov	r2, r3
 80158ec:	4603      	mov	r3, r0
 80158ee:	73fb      	strb	r3, [r7, #15]
 80158f0:	4613      	mov	r3, r2
 80158f2:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 80158f4:	f107 0310 	add.w	r3, r7, #16
 80158f8:	2200      	movs	r2, #0
 80158fa:	601a      	str	r2, [r3, #0]
 80158fc:	605a      	str	r2, [r3, #4]
 80158fe:	609a      	str	r2, [r3, #8]
 8015900:	60da      	str	r2, [r3, #12]

    switch( keyID )
 8015902:	7bfb      	ldrb	r3, [r7, #15]
 8015904:	2b08      	cmp	r3, #8
 8015906:	d002      	beq.n	801590e <DeriveSessionKey10x+0x2e>
 8015908:	2b09      	cmp	r3, #9
 801590a:	d003      	beq.n	8015914 <DeriveSessionKey10x+0x34>
 801590c:	e005      	b.n	801591a <DeriveSessionKey10x+0x3a>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else
        case NWK_S_KEY:
#endif /* LORAMAC_VERSION */
            compBase[0] = 0x01;
 801590e:	2301      	movs	r3, #1
 8015910:	743b      	strb	r3, [r7, #16]
            break;
 8015912:	e004      	b.n	801591e <DeriveSessionKey10x+0x3e>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8015914:	2302      	movs	r3, #2
 8015916:	743b      	strb	r3, [r7, #16]
            break;
 8015918:	e001      	b.n	801591e <DeriveSessionKey10x+0x3e>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801591a:	230a      	movs	r3, #10
 801591c:	e02a      	b.n	8015974 <DeriveSessionKey10x+0x94>
    }

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 801591e:	68bb      	ldr	r3, [r7, #8]
 8015920:	b2db      	uxtb	r3, r3
 8015922:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8015924:	68bb      	ldr	r3, [r7, #8]
 8015926:	0a1b      	lsrs	r3, r3, #8
 8015928:	b2db      	uxtb	r3, r3
 801592a:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 801592c:	68bb      	ldr	r3, [r7, #8]
 801592e:	0c1b      	lsrs	r3, r3, #16
 8015930:	b2db      	uxtb	r3, r3
 8015932:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	b2db      	uxtb	r3, r3
 8015938:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	0a1b      	lsrs	r3, r3, #8
 801593e:	b2db      	uxtb	r3, r3
 8015940:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8015942:	687b      	ldr	r3, [r7, #4]
 8015944:	0c1b      	lsrs	r3, r3, #16
 8015946:	b2db      	uxtb	r3, r3
 8015948:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 801594a:	89bb      	ldrh	r3, [r7, #12]
 801594c:	b2db      	uxtb	r3, r3
 801594e:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8015950:	89bb      	ldrh	r3, [r7, #12]
 8015952:	0a1b      	lsrs	r3, r3, #8
 8015954:	b29b      	uxth	r3, r3
 8015956:	b2db      	uxtb	r3, r3
 8015958:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 801595a:	7bfa      	ldrb	r2, [r7, #15]
 801595c:	f107 0310 	add.w	r3, r7, #16
 8015960:	2101      	movs	r1, #1
 8015962:	4618      	mov	r0, r3
 8015964:	f7f8 f86a 	bl	800da3c <SecureElementDeriveAndStoreKey>
 8015968:	4603      	mov	r3, r0
 801596a:	2b00      	cmp	r3, #0
 801596c:	d001      	beq.n	8015972 <DeriveSessionKey10x+0x92>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801596e:	230e      	movs	r3, #14
 8015970:	e000      	b.n	8015974 <DeriveSessionKey10x+0x94>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015972:	2300      	movs	r3, #0
}
 8015974:	4618      	mov	r0, r3
 8015976:	3720      	adds	r7, #32
 8015978:	46bd      	mov	sp, r7
 801597a:	bd80      	pop	{r7, pc}

0801597c <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 801597c:	b480      	push	{r7}
 801597e:	b083      	sub	sp, #12
 8015980:	af00      	add	r7, sp, #0
 8015982:	4603      	mov	r3, r0
 8015984:	6039      	str	r1, [r7, #0]
 8015986:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8015988:	683b      	ldr	r3, [r7, #0]
 801598a:	2b00      	cmp	r3, #0
 801598c:	d101      	bne.n	8015992 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801598e:	2309      	movs	r3, #9
 8015990:	e029      	b.n	80159e6 <GetLastFcntDown+0x6a>
    }
    switch( fCntID )
 8015992:	79fb      	ldrb	r3, [r7, #7]
 8015994:	3b01      	subs	r3, #1
 8015996:	2b03      	cmp	r3, #3
 8015998:	d822      	bhi.n	80159e0 <GetLastFcntDown+0x64>
 801599a:	a201      	add	r2, pc, #4	@ (adr r2, 80159a0 <GetLastFcntDown+0x24>)
 801599c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80159a0:	080159b1 	.word	0x080159b1
 80159a4:	080159bd 	.word	0x080159bd
 80159a8:	080159c9 	.word	0x080159c9
 80159ac:	080159d5 	.word	0x080159d5
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 80159b0:	4b0f      	ldr	r3, [pc, #60]	@ (80159f0 <GetLastFcntDown+0x74>)
 80159b2:	681b      	ldr	r3, [r3, #0]
 80159b4:	691a      	ldr	r2, [r3, #16]
 80159b6:	683b      	ldr	r3, [r7, #0]
 80159b8:	601a      	str	r2, [r3, #0]
            break;
 80159ba:	e013      	b.n	80159e4 <GetLastFcntDown+0x68>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 80159bc:	4b0c      	ldr	r3, [pc, #48]	@ (80159f0 <GetLastFcntDown+0x74>)
 80159be:	681b      	ldr	r3, [r3, #0]
 80159c0:	695a      	ldr	r2, [r3, #20]
 80159c2:	683b      	ldr	r3, [r7, #0]
 80159c4:	601a      	str	r2, [r3, #0]
            break;
 80159c6:	e00d      	b.n	80159e4 <GetLastFcntDown+0x68>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 80159c8:	4b09      	ldr	r3, [pc, #36]	@ (80159f0 <GetLastFcntDown+0x74>)
 80159ca:	681b      	ldr	r3, [r3, #0]
 80159cc:	699a      	ldr	r2, [r3, #24]
 80159ce:	683b      	ldr	r3, [r7, #0]
 80159d0:	601a      	str	r2, [r3, #0]
            break;
 80159d2:	e007      	b.n	80159e4 <GetLastFcntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 80159d4:	4b06      	ldr	r3, [pc, #24]	@ (80159f0 <GetLastFcntDown+0x74>)
 80159d6:	681b      	ldr	r3, [r3, #0]
 80159d8:	69da      	ldr	r2, [r3, #28]
 80159da:	683b      	ldr	r3, [r7, #0]
 80159dc:	601a      	str	r2, [r3, #0]
            break;
 80159de:	e001      	b.n	80159e4 <GetLastFcntDown+0x68>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80159e0:	2305      	movs	r3, #5
 80159e2:	e000      	b.n	80159e6 <GetLastFcntDown+0x6a>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80159e4:	2300      	movs	r3, #0
}
 80159e6:	4618      	mov	r0, r3
 80159e8:	370c      	adds	r7, #12
 80159ea:	46bd      	mov	sp, r7
 80159ec:	bc80      	pop	{r7}
 80159ee:	4770      	bx	lr
 80159f0:	200021b8 	.word	0x200021b8

080159f4 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80159f4:	b580      	push	{r7, lr}
 80159f6:	b084      	sub	sp, #16
 80159f8:	af00      	add	r7, sp, #0
 80159fa:	4603      	mov	r3, r0
 80159fc:	6039      	str	r1, [r7, #0]
 80159fe:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8015a00:	2300      	movs	r3, #0
 8015a02:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8015a04:	f107 020c 	add.w	r2, r7, #12
 8015a08:	79fb      	ldrb	r3, [r7, #7]
 8015a0a:	4611      	mov	r1, r2
 8015a0c:	4618      	mov	r0, r3
 8015a0e:	f7ff ffb5 	bl	801597c <GetLastFcntDown>
 8015a12:	4603      	mov	r3, r0
 8015a14:	2b00      	cmp	r3, #0
 8015a16:	d001      	beq.n	8015a1c <CheckFCntDown+0x28>
    {
        return false;
 8015a18:	2300      	movs	r3, #0
 8015a1a:	e00a      	b.n	8015a32 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8015a1c:	68fb      	ldr	r3, [r7, #12]
 8015a1e:	683a      	ldr	r2, [r7, #0]
 8015a20:	429a      	cmp	r2, r3
 8015a22:	d803      	bhi.n	8015a2c <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITIAL_VALUE ) )
 8015a24:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 8015a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a2a:	d101      	bne.n	8015a30 <CheckFCntDown+0x3c>
    {
        return true;
 8015a2c:	2301      	movs	r3, #1
 8015a2e:	e000      	b.n	8015a32 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8015a30:	2300      	movs	r3, #0
    }
}
 8015a32:	4618      	mov	r0, r3
 8015a34:	3710      	adds	r7, #16
 8015a36:	46bd      	mov	sp, r7
 8015a38:	bd80      	pop	{r7, pc}
	...

08015a3c <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8015a3c:	b480      	push	{r7}
 8015a3e:	b083      	sub	sp, #12
 8015a40:	af00      	add	r7, sp, #0
 8015a42:	4603      	mov	r3, r0
 8015a44:	6039      	str	r1, [r7, #0]
 8015a46:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8015a48:	79fb      	ldrb	r3, [r7, #7]
 8015a4a:	3b01      	subs	r3, #1
 8015a4c:	2b03      	cmp	r3, #3
 8015a4e:	d82b      	bhi.n	8015aa8 <UpdateFCntDown+0x6c>
 8015a50:	a201      	add	r2, pc, #4	@ (adr r2, 8015a58 <UpdateFCntDown+0x1c>)
 8015a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015a56:	bf00      	nop
 8015a58:	08015a69 	.word	0x08015a69
 8015a5c:	08015a7b 	.word	0x08015a7b
 8015a60:	08015a8d 	.word	0x08015a8d
 8015a64:	08015a9f 	.word	0x08015a9f
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 8015a68:	4b12      	ldr	r3, [pc, #72]	@ (8015ab4 <UpdateFCntDown+0x78>)
 8015a6a:	681b      	ldr	r3, [r3, #0]
 8015a6c:	683a      	ldr	r2, [r7, #0]
 8015a6e:	611a      	str	r2, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 8015a70:	4b10      	ldr	r3, [pc, #64]	@ (8015ab4 <UpdateFCntDown+0x78>)
 8015a72:	681b      	ldr	r3, [r3, #0]
 8015a74:	683a      	ldr	r2, [r7, #0]
 8015a76:	621a      	str	r2, [r3, #32]
            break;
 8015a78:	e017      	b.n	8015aaa <UpdateFCntDown+0x6e>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 8015a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8015ab4 <UpdateFCntDown+0x78>)
 8015a7c:	681b      	ldr	r3, [r3, #0]
 8015a7e:	683a      	ldr	r2, [r7, #0]
 8015a80:	615a      	str	r2, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 8015a82:	4b0c      	ldr	r3, [pc, #48]	@ (8015ab4 <UpdateFCntDown+0x78>)
 8015a84:	681b      	ldr	r3, [r3, #0]
 8015a86:	683a      	ldr	r2, [r7, #0]
 8015a88:	621a      	str	r2, [r3, #32]
            break;
 8015a8a:	e00e      	b.n	8015aaa <UpdateFCntDown+0x6e>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8015a8c:	4b09      	ldr	r3, [pc, #36]	@ (8015ab4 <UpdateFCntDown+0x78>)
 8015a8e:	681b      	ldr	r3, [r3, #0]
 8015a90:	683a      	ldr	r2, [r7, #0]
 8015a92:	619a      	str	r2, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 8015a94:	4b07      	ldr	r3, [pc, #28]	@ (8015ab4 <UpdateFCntDown+0x78>)
 8015a96:	681b      	ldr	r3, [r3, #0]
 8015a98:	683a      	ldr	r2, [r7, #0]
 8015a9a:	621a      	str	r2, [r3, #32]
            break;
 8015a9c:	e005      	b.n	8015aaa <UpdateFCntDown+0x6e>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 8015a9e:	4b05      	ldr	r3, [pc, #20]	@ (8015ab4 <UpdateFCntDown+0x78>)
 8015aa0:	681b      	ldr	r3, [r3, #0]
 8015aa2:	683a      	ldr	r2, [r7, #0]
 8015aa4:	61da      	str	r2, [r3, #28]
            break;
 8015aa6:	e000      	b.n	8015aaa <UpdateFCntDown+0x6e>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 8015aa8:	bf00      	nop
    }
}
 8015aaa:	bf00      	nop
 8015aac:	370c      	adds	r7, #12
 8015aae:	46bd      	mov	sp, r7
 8015ab0:	bc80      	pop	{r7}
 8015ab2:	4770      	bx	lr
 8015ab4:	200021b8 	.word	0x200021b8

08015ab8 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8015ab8:	b480      	push	{r7}
 8015aba:	b083      	sub	sp, #12
 8015abc:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 8015abe:	4b18      	ldr	r3, [pc, #96]	@ (8015b20 <ResetFCnts+0x68>)
 8015ac0:	681b      	ldr	r3, [r3, #0]
 8015ac2:	2200      	movs	r2, #0
 8015ac4:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015ac6:	4b16      	ldr	r3, [pc, #88]	@ (8015b20 <ResetFCnts+0x68>)
 8015ac8:	681b      	ldr	r3, [r3, #0]
 8015aca:	f04f 32ff 	mov.w	r2, #4294967295
 8015ace:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015ad0:	4b13      	ldr	r3, [pc, #76]	@ (8015b20 <ResetFCnts+0x68>)
 8015ad2:	681b      	ldr	r3, [r3, #0]
 8015ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8015ad8:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015ada:	4b11      	ldr	r3, [pc, #68]	@ (8015b20 <ResetFCnts+0x68>)
 8015adc:	681b      	ldr	r3, [r3, #0]
 8015ade:	f04f 32ff 	mov.w	r2, #4294967295
 8015ae2:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 8015ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8015b20 <ResetFCnts+0x68>)
 8015ae6:	681a      	ldr	r2, [r3, #0]
 8015ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8015b20 <ResetFCnts+0x68>)
 8015aea:	681b      	ldr	r3, [r3, #0]
 8015aec:	6992      	ldr	r2, [r2, #24]
 8015aee:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8015af0:	2300      	movs	r3, #0
 8015af2:	607b      	str	r3, [r7, #4]
 8015af4:	e00b      	b.n	8015b0e <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 8015af6:	4b0a      	ldr	r3, [pc, #40]	@ (8015b20 <ResetFCnts+0x68>)
 8015af8:	681a      	ldr	r2, [r3, #0]
 8015afa:	687b      	ldr	r3, [r7, #4]
 8015afc:	3306      	adds	r3, #6
 8015afe:	009b      	lsls	r3, r3, #2
 8015b00:	4413      	add	r3, r2
 8015b02:	f04f 32ff 	mov.w	r2, #4294967295
 8015b06:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8015b08:	687b      	ldr	r3, [r7, #4]
 8015b0a:	3301      	adds	r3, #1
 8015b0c:	607b      	str	r3, [r7, #4]
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	ddf0      	ble.n	8015af6 <ResetFCnts+0x3e>
    }
}
 8015b14:	bf00      	nop
 8015b16:	bf00      	nop
 8015b18:	370c      	adds	r7, #12
 8015b1a:	46bd      	mov	sp, r7
 8015b1c:	bc80      	pop	{r7}
 8015b1e:	4770      	bx	lr
 8015b20:	200021b8 	.word	0x200021b8

08015b24 <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
 8015b24:	b480      	push	{r7}
 8015b26:	b083      	sub	sp, #12
 8015b28:	af00      	add	r7, sp, #0
 8015b2a:	6078      	str	r0, [r7, #4]
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 8015b2c:	4b06      	ldr	r3, [pc, #24]	@ (8015b48 <IsJoinNonce10xOk+0x24>)
 8015b2e:	681b      	ldr	r3, [r3, #0]
 8015b30:	689b      	ldr	r3, [r3, #8]
 8015b32:	687a      	ldr	r2, [r7, #4]
 8015b34:	429a      	cmp	r2, r3
 8015b36:	bf8c      	ite	hi
 8015b38:	2301      	movhi	r3, #1
 8015b3a:	2300      	movls	r3, #0
 8015b3c:	b2db      	uxtb	r3, r3
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 8015b3e:	4618      	mov	r0, r3
 8015b40:	370c      	adds	r7, #12
 8015b42:	46bd      	mov	sp, r7
 8015b44:	bc80      	pop	{r7}
 8015b46:	4770      	bx	lr
 8015b48:	200021b8 	.word	0x200021b8

08015b4c <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 8015b4c:	b580      	push	{r7, lr}
 8015b4e:	b082      	sub	sp, #8
 8015b50:	af00      	add	r7, sp, #0
 8015b52:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d101      	bne.n	8015b5e <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 8015b5a:	2308      	movs	r3, #8
 8015b5c:	e01c      	b.n	8015b98 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8015b5e:	4a10      	ldr	r2, [pc, #64]	@ (8015ba0 <LoRaMacCryptoInit+0x54>)
 8015b60:	687b      	ldr	r3, [r7, #4]
 8015b62:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8015b64:	4b0e      	ldr	r3, [pc, #56]	@ (8015ba0 <LoRaMacCryptoInit+0x54>)
 8015b66:	681b      	ldr	r3, [r3, #0]
 8015b68:	2228      	movs	r2, #40	@ 0x28
 8015b6a:	2100      	movs	r1, #0
 8015b6c:	4618      	mov	r0, r3
 8015b6e:	f003 fa09 	bl	8018f84 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8015b72:	4b0b      	ldr	r3, [pc, #44]	@ (8015ba0 <LoRaMacCryptoInit+0x54>)
 8015b74:	681b      	ldr	r3, [r3, #0]
 8015b76:	2201      	movs	r2, #1
 8015b78:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 8015b7a:	4b09      	ldr	r3, [pc, #36]	@ (8015ba0 <LoRaMacCryptoInit+0x54>)
 8015b7c:	681b      	ldr	r3, [r3, #0]
 8015b7e:	2201      	movs	r2, #1
 8015b80:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 8015b82:	4b07      	ldr	r3, [pc, #28]	@ (8015ba0 <LoRaMacCryptoInit+0x54>)
 8015b84:	681b      	ldr	r3, [r3, #0]
 8015b86:	2201      	movs	r2, #1
 8015b88:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 8015b8a:	4b05      	ldr	r3, [pc, #20]	@ (8015ba0 <LoRaMacCryptoInit+0x54>)
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	2200      	movs	r2, #0
 8015b90:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8015b92:	f7ff ff91 	bl	8015ab8 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8015b96:	2300      	movs	r3, #0
}
 8015b98:	4618      	mov	r0, r3
 8015b9a:	3708      	adds	r7, #8
 8015b9c:	46bd      	mov	sp, r7
 8015b9e:	bd80      	pop	{r7, pc}
 8015ba0:	200021b8 	.word	0x200021b8

08015ba4 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8015ba4:	b480      	push	{r7}
 8015ba6:	b083      	sub	sp, #12
 8015ba8:	af00      	add	r7, sp, #0
 8015baa:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8015bac:	4b04      	ldr	r3, [pc, #16]	@ (8015bc0 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8015bae:	681b      	ldr	r3, [r3, #0]
 8015bb0:	687a      	ldr	r2, [r7, #4]
 8015bb2:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8015bb4:	2300      	movs	r3, #0
}
 8015bb6:	4618      	mov	r0, r3
 8015bb8:	370c      	adds	r7, #12
 8015bba:	46bd      	mov	sp, r7
 8015bbc:	bc80      	pop	{r7}
 8015bbe:	4770      	bx	lr
 8015bc0:	200021b8 	.word	0x200021b8

08015bc4 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8015bc4:	b480      	push	{r7}
 8015bc6:	b083      	sub	sp, #12
 8015bc8:	af00      	add	r7, sp, #0
 8015bca:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d101      	bne.n	8015bd6 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015bd2:	2309      	movs	r3, #9
 8015bd4:	e006      	b.n	8015be4 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 8015bd6:	4b06      	ldr	r3, [pc, #24]	@ (8015bf0 <LoRaMacCryptoGetFCntUp+0x2c>)
 8015bd8:	681b      	ldr	r3, [r3, #0]
 8015bda:	68db      	ldr	r3, [r3, #12]
 8015bdc:	1c5a      	adds	r2, r3, #1
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8015be2:	2300      	movs	r3, #0
}
 8015be4:	4618      	mov	r0, r3
 8015be6:	370c      	adds	r7, #12
 8015be8:	46bd      	mov	sp, r7
 8015bea:	bc80      	pop	{r7}
 8015bec:	4770      	bx	lr
 8015bee:	bf00      	nop
 8015bf0:	200021b8 	.word	0x200021b8

08015bf4 <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 8015bf4:	b580      	push	{r7, lr}
 8015bf6:	b088      	sub	sp, #32
 8015bf8:	af00      	add	r7, sp, #0
 8015bfa:	4603      	mov	r3, r0
 8015bfc:	60b9      	str	r1, [r7, #8]
 8015bfe:	607a      	str	r2, [r7, #4]
 8015c00:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 8015c02:	2300      	movs	r3, #0
 8015c04:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8015c06:	2300      	movs	r3, #0
 8015c08:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8015c0a:	2312      	movs	r3, #18
 8015c0c:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8015c0e:	687b      	ldr	r3, [r7, #4]
 8015c10:	2b00      	cmp	r3, #0
 8015c12:	d101      	bne.n	8015c18 <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015c14:	2309      	movs	r3, #9
 8015c16:	e035      	b.n	8015c84 <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8015c18:	f107 0214 	add.w	r2, r7, #20
 8015c1c:	7bfb      	ldrb	r3, [r7, #15]
 8015c1e:	4611      	mov	r1, r2
 8015c20:	4618      	mov	r0, r3
 8015c22:	f7ff feab 	bl	801597c <GetLastFcntDown>
 8015c26:	4603      	mov	r3, r0
 8015c28:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8015c2a:	7efb      	ldrb	r3, [r7, #27]
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	d001      	beq.n	8015c34 <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 8015c30:	7efb      	ldrb	r3, [r7, #27]
 8015c32:	e027      	b.n	8015c84 <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 8015c34:	697b      	ldr	r3, [r7, #20]
 8015c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015c3a:	d103      	bne.n	8015c44 <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	68ba      	ldr	r2, [r7, #8]
 8015c40:	601a      	str	r2, [r3, #0]
 8015c42:	e01e      	b.n	8015c82 <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8015c44:	697b      	ldr	r3, [r7, #20]
 8015c46:	b29b      	uxth	r3, r3
 8015c48:	68ba      	ldr	r2, [r7, #8]
 8015c4a:	1ad3      	subs	r3, r2, r3
 8015c4c:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8015c4e:	69fb      	ldr	r3, [r7, #28]
 8015c50:	2b00      	cmp	r3, #0
 8015c52:	dd05      	ble.n	8015c60 <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8015c54:	697a      	ldr	r2, [r7, #20]
 8015c56:	69fb      	ldr	r3, [r7, #28]
 8015c58:	441a      	add	r2, r3
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	601a      	str	r2, [r3, #0]
 8015c5e:	e010      	b.n	8015c82 <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 8015c60:	69fb      	ldr	r3, [r7, #28]
 8015c62:	2b00      	cmp	r3, #0
 8015c64:	d104      	bne.n	8015c70 <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8015c66:	697a      	ldr	r2, [r7, #20]
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8015c6c:	2307      	movs	r3, #7
 8015c6e:	e009      	b.n	8015c84 <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8015c70:	697b      	ldr	r3, [r7, #20]
 8015c72:	0c1b      	lsrs	r3, r3, #16
 8015c74:	041b      	lsls	r3, r3, #16
 8015c76:	68ba      	ldr	r2, [r7, #8]
 8015c78:	4413      	add	r3, r2
 8015c7a:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 8015c7e:	687b      	ldr	r3, [r7, #4]
 8015c80:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015c82:	2300      	movs	r3, #0
}
 8015c84:	4618      	mov	r0, r3
 8015c86:	3720      	adds	r7, #32
 8015c88:	46bd      	mov	sp, r7
 8015c8a:	bd80      	pop	{r7, pc}

08015c8c <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8015c8c:	b480      	push	{r7}
 8015c8e:	b085      	sub	sp, #20
 8015c90:	af00      	add	r7, sp, #0
 8015c92:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	2b00      	cmp	r3, #0
 8015c98:	d101      	bne.n	8015c9e <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015c9a:	2309      	movs	r3, #9
 8015c9c:	e019      	b.n	8015cd2 <LoRaMacCryptoSetMulticastReference+0x46>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8015c9e:	2300      	movs	r3, #0
 8015ca0:	60fb      	str	r3, [r7, #12]
 8015ca2:	e012      	b.n	8015cca <LoRaMacCryptoSetMulticastReference+0x3e>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 8015ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8015cdc <LoRaMacCryptoSetMulticastReference+0x50>)
 8015ca6:	6819      	ldr	r1, [r3, #0]
 8015ca8:	68fa      	ldr	r2, [r7, #12]
 8015caa:	4613      	mov	r3, r2
 8015cac:	005b      	lsls	r3, r3, #1
 8015cae:	4413      	add	r3, r2
 8015cb0:	011b      	lsls	r3, r3, #4
 8015cb2:	461a      	mov	r2, r3
 8015cb4:	687b      	ldr	r3, [r7, #4]
 8015cb6:	4413      	add	r3, r2
 8015cb8:	68fa      	ldr	r2, [r7, #12]
 8015cba:	3206      	adds	r2, #6
 8015cbc:	0092      	lsls	r2, r2, #2
 8015cbe:	440a      	add	r2, r1
 8015cc0:	3204      	adds	r2, #4
 8015cc2:	625a      	str	r2, [r3, #36]	@ 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8015cc4:	68fb      	ldr	r3, [r7, #12]
 8015cc6:	3301      	adds	r3, #1
 8015cc8:	60fb      	str	r3, [r7, #12]
 8015cca:	68fb      	ldr	r3, [r7, #12]
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	dde9      	ble.n	8015ca4 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015cd0:	2300      	movs	r3, #0
}
 8015cd2:	4618      	mov	r0, r3
 8015cd4:	3714      	adds	r7, #20
 8015cd6:	46bd      	mov	sp, r7
 8015cd8:	bc80      	pop	{r7}
 8015cda:	4770      	bx	lr
 8015cdc:	200021b8 	.word	0x200021b8

08015ce0 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8015ce0:	b580      	push	{r7, lr}
 8015ce2:	b082      	sub	sp, #8
 8015ce4:	af00      	add	r7, sp, #0
 8015ce6:	4603      	mov	r3, r0
 8015ce8:	6039      	str	r1, [r7, #0]
 8015cea:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8015cec:	79fb      	ldrb	r3, [r7, #7]
 8015cee:	6839      	ldr	r1, [r7, #0]
 8015cf0:	4618      	mov	r0, r3
 8015cf2:	f7f7 fd7f 	bl	800d7f4 <SecureElementSetKey>
 8015cf6:	4603      	mov	r3, r0
 8015cf8:	2b00      	cmp	r3, #0
 8015cfa:	d001      	beq.n	8015d00 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015cfc:	230e      	movs	r3, #14
 8015cfe:	e021      	b.n	8015d44 <LoRaMacCryptoSetKey+0x64>
    }
    if( keyID == APP_KEY )
 8015d00:	79fb      	ldrb	r3, [r7, #7]
 8015d02:	2b00      	cmp	r3, #0
 8015d04:	d11d      	bne.n	8015d42 <LoRaMacCryptoSetKey+0x62>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8015d06:	4b11      	ldr	r3, [pc, #68]	@ (8015d4c <LoRaMacCryptoSetKey+0x6c>)
 8015d08:	681b      	ldr	r3, [r3, #0]
 8015d0a:	789b      	ldrb	r3, [r3, #2]
 8015d0c:	210b      	movs	r1, #11
 8015d0e:	4618      	mov	r0, r3
 8015d10:	f000 fa54 	bl	80161bc <LoRaMacCryptoDeriveLifeTimeKey>
 8015d14:	4603      	mov	r3, r0
 8015d16:	2b00      	cmp	r3, #0
 8015d18:	d001      	beq.n	8015d1e <LoRaMacCryptoSetKey+0x3e>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015d1a:	230e      	movs	r3, #14
 8015d1c:	e012      	b.n	8015d44 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8015d1e:	210c      	movs	r1, #12
 8015d20:	2000      	movs	r0, #0
 8015d22:	f000 fa4b 	bl	80161bc <LoRaMacCryptoDeriveLifeTimeKey>
 8015d26:	4603      	mov	r3, r0
 8015d28:	2b00      	cmp	r3, #0
 8015d2a:	d001      	beq.n	8015d30 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015d2c:	230e      	movs	r3, #14
 8015d2e:	e009      	b.n	8015d44 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8015d30:	210a      	movs	r1, #10
 8015d32:	2000      	movs	r0, #0
 8015d34:	f000 fa42 	bl	80161bc <LoRaMacCryptoDeriveLifeTimeKey>
 8015d38:	4603      	mov	r3, r0
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d001      	beq.n	8015d42 <LoRaMacCryptoSetKey+0x62>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015d3e:	230e      	movs	r3, #14
 8015d40:	e000      	b.n	8015d44 <LoRaMacCryptoSetKey+0x64>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8015d42:	2300      	movs	r3, #0
}
 8015d44:	4618      	mov	r0, r3
 8015d46:	3708      	adds	r7, #8
 8015d48:	46bd      	mov	sp, r7
 8015d4a:	bd80      	pop	{r7, pc}
 8015d4c:	200021b8 	.word	0x200021b8

08015d50 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8015d50:	b580      	push	{r7, lr}
 8015d52:	b086      	sub	sp, #24
 8015d54:	af02      	add	r7, sp, #8
 8015d56:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8015d58:	687b      	ldr	r3, [r7, #4]
 8015d5a:	2b00      	cmp	r3, #0
 8015d5c:	d101      	bne.n	8015d62 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015d5e:	2309      	movs	r3, #9
 8015d60:	e02d      	b.n	8015dbe <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8015d62:	2301      	movs	r3, #1
 8015d64:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 8015d66:	4b18      	ldr	r3, [pc, #96]	@ (8015dc8 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8015d68:	681b      	ldr	r3, [r3, #0]
 8015d6a:	889a      	ldrh	r2, [r3, #4]
 8015d6c:	3201      	adds	r2, #1
 8015d6e:	b292      	uxth	r2, r2
 8015d70:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8015d72:	4b15      	ldr	r3, [pc, #84]	@ (8015dc8 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8015d74:	681b      	ldr	r3, [r3, #0]
 8015d76:	889a      	ldrh	r2, [r3, #4]
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015d7c:	6878      	ldr	r0, [r7, #4]
 8015d7e:	f000 fc14 	bl	80165aa <LoRaMacSerializerJoinRequest>
 8015d82:	4603      	mov	r3, r0
 8015d84:	2b00      	cmp	r3, #0
 8015d86:	d001      	beq.n	8015d8c <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015d88:	2310      	movs	r3, #16
 8015d8a:	e018      	b.n	8015dbe <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	6819      	ldr	r1, [r3, #0]
 8015d90:	687b      	ldr	r3, [r7, #4]
 8015d92:	3318      	adds	r3, #24
 8015d94:	7bfa      	ldrb	r2, [r7, #15]
 8015d96:	9300      	str	r3, [sp, #0]
 8015d98:	4613      	mov	r3, r2
 8015d9a:	2213      	movs	r2, #19
 8015d9c:	2000      	movs	r0, #0
 8015d9e:	f7f7 fd87 	bl	800d8b0 <SecureElementComputeAesCmac>
 8015da2:	4603      	mov	r3, r0
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	d001      	beq.n	8015dac <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015da8:	230e      	movs	r3, #14
 8015daa:	e008      	b.n	8015dbe <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8015dac:	6878      	ldr	r0, [r7, #4]
 8015dae:	f000 fbfc 	bl	80165aa <LoRaMacSerializerJoinRequest>
 8015db2:	4603      	mov	r3, r0
 8015db4:	2b00      	cmp	r3, #0
 8015db6:	d001      	beq.n	8015dbc <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8015db8:	2310      	movs	r3, #16
 8015dba:	e000      	b.n	8015dbe <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8015dbc:	2300      	movs	r3, #0
}
 8015dbe:	4618      	mov	r0, r3
 8015dc0:	3710      	adds	r7, #16
 8015dc2:	46bd      	mov	sp, r7
 8015dc4:	bd80      	pop	{r7, pc}
 8015dc6:	bf00      	nop
 8015dc8:	200021b8 	.word	0x200021b8

08015dcc <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8015dcc:	b590      	push	{r4, r7, lr}
 8015dce:	b097      	sub	sp, #92	@ 0x5c
 8015dd0:	af04      	add	r7, sp, #16
 8015dd2:	4603      	mov	r3, r0
 8015dd4:	60b9      	str	r1, [r7, #8]
 8015dd6:	607a      	str	r2, [r7, #4]
 8015dd8:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8015dda:	687b      	ldr	r3, [r7, #4]
 8015ddc:	2b00      	cmp	r3, #0
 8015dde:	d002      	beq.n	8015de6 <LoRaMacCryptoHandleJoinAccept+0x1a>
 8015de0:	68bb      	ldr	r3, [r7, #8]
 8015de2:	2b00      	cmp	r3, #0
 8015de4:	d101      	bne.n	8015dea <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015de6:	2309      	movs	r3, #9
 8015de8:	e0d1      	b.n	8015f8e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8015dea:	2312      	movs	r3, #18
 8015dec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8015df0:	f107 0314 	add.w	r3, r7, #20
 8015df4:	2221      	movs	r2, #33	@ 0x21
 8015df6:	2100      	movs	r1, #0
 8015df8:	4618      	mov	r0, r3
 8015dfa:	f008 fe24 	bl	801ea46 <memset>
    uint8_t versionMinor         = 0;
 8015dfe:	2300      	movs	r3, #0
 8015e00:	74fb      	strb	r3, [r7, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8015e02:	4b65      	ldr	r3, [pc, #404]	@ (8015f98 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015e04:	681b      	ldr	r3, [r3, #0]
 8015e06:	889b      	ldrh	r3, [r3, #4]
 8015e08:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* LORAMAC_VERSION */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	681c      	ldr	r4, [r3, #0]
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	791b      	ldrb	r3, [r3, #4]
 8015e14:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8015e18:	7bf8      	ldrb	r0, [r7, #15]
 8015e1a:	f107 0213 	add.w	r2, r7, #19
 8015e1e:	9202      	str	r2, [sp, #8]
 8015e20:	f107 0214 	add.w	r2, r7, #20
 8015e24:	9201      	str	r2, [sp, #4]
 8015e26:	9300      	str	r3, [sp, #0]
 8015e28:	4623      	mov	r3, r4
 8015e2a:	460a      	mov	r2, r1
 8015e2c:	68b9      	ldr	r1, [r7, #8]
 8015e2e:	f7f7 fe44 	bl	800daba <SecureElementProcessJoinAccept>
 8015e32:	4603      	mov	r3, r0
 8015e34:	2b00      	cmp	r3, #0
 8015e36:	d001      	beq.n	8015e3c <LoRaMacCryptoHandleJoinAccept+0x70>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8015e38:	230e      	movs	r3, #14
 8015e3a:	e0a8      	b.n	8015f8e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8015e3c:	687b      	ldr	r3, [r7, #4]
 8015e3e:	6818      	ldr	r0, [r3, #0]
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	791b      	ldrb	r3, [r3, #4]
 8015e44:	461a      	mov	r2, r3
 8015e46:	f107 0314 	add.w	r3, r7, #20
 8015e4a:	4619      	mov	r1, r3
 8015e4c:	f003 f85f 	bl	8018f0e <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8015e50:	6878      	ldr	r0, [r7, #4]
 8015e52:	f000 f9ed 	bl	8016230 <LoRaMacParserJoinAccept>
 8015e56:	4603      	mov	r3, r0
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d001      	beq.n	8015e60 <LoRaMacCryptoHandleJoinAccept+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8015e5c:	230f      	movs	r3, #15
 8015e5e:	e096      	b.n	8015f8e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    uint32_t currentJoinNonce;
    bool isJoinNonceOk = false;
 8015e60:	2300      	movs	r3, #0
 8015e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 8015e66:	687b      	ldr	r3, [r7, #4]
 8015e68:	799b      	ldrb	r3, [r3, #6]
 8015e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	79db      	ldrb	r3, [r3, #7]
 8015e70:	021b      	lsls	r3, r3, #8
 8015e72:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015e74:	4313      	orrs	r3, r2
 8015e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	7a1b      	ldrb	r3, [r3, #8]
 8015e7c:	041b      	lsls	r3, r3, #16
 8015e7e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015e80:	4313      	orrs	r3, r2
 8015e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        isJoinNonceOk = IsJoinNonce11xOk( currentJoinNonce );
    }
    else
#endif /* LORAMAC_VERSION */
    {
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 8015e84:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8015e86:	f7ff fe4d 	bl	8015b24 <IsJoinNonce10xOk>
 8015e8a:	4603      	mov	r3, r0
 8015e8c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    }

    if( isJoinNonceOk == true )
 8015e90:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d010      	beq.n	8015eba <LoRaMacCryptoHandleJoinAccept+0xee>
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8015e98:	4b3f      	ldr	r3, [pc, #252]	@ (8015f98 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015e9a:	681b      	ldr	r3, [r3, #0]
 8015e9c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015e9e:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 8015ea0:	7cfb      	ldrb	r3, [r7, #19]
 8015ea2:	210b      	movs	r1, #11
 8015ea4:	4618      	mov	r0, r3
 8015ea6:	f000 f989 	bl	80161bc <LoRaMacCryptoDeriveLifeTimeKey>
 8015eaa:	4603      	mov	r3, r0
 8015eac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015eb0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	d005      	beq.n	8015ec4 <LoRaMacCryptoHandleJoinAccept+0xf8>
 8015eb8:	e001      	b.n	8015ebe <LoRaMacCryptoHandleJoinAccept+0xf2>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8015eba:	2303      	movs	r3, #3
 8015ebc:	e067      	b.n	8015f8e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        return retval;
 8015ebe:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015ec2:	e064      	b.n	8015f8e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 8015ec4:	210c      	movs	r1, #12
 8015ec6:	2000      	movs	r0, #0
 8015ec8:	f000 f978 	bl	80161bc <LoRaMacCryptoDeriveLifeTimeKey>
 8015ecc:	4603      	mov	r3, r0
 8015ece:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015ed2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d002      	beq.n	8015ee0 <LoRaMacCryptoHandleJoinAccept+0x114>
    {
        return retval;
 8015eda:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015ede:	e056      	b.n	8015f8e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 8015ee0:	210a      	movs	r1, #10
 8015ee2:	2000      	movs	r0, #0
 8015ee4:	f000 f96a 	bl	80161bc <LoRaMacCryptoDeriveLifeTimeKey>
 8015ee8:	4603      	mov	r3, r0
 8015eea:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015eee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	d002      	beq.n	8015efc <LoRaMacCryptoHandleJoinAccept+0x130>
    {
        return retval;
 8015ef6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015efa:	e048      	b.n	8015f8e <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8015efc:	687b      	ldr	r3, [r7, #4]
 8015efe:	7a5b      	ldrb	r3, [r3, #9]
 8015f00:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	7a9b      	ldrb	r3, [r3, #10]
 8015f06:	021b      	lsls	r3, r3, #8
 8015f08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015f0a:	4313      	orrs	r3, r2
 8015f0c:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 8015f0e:	687b      	ldr	r3, [r7, #4]
 8015f10:	7adb      	ldrb	r3, [r3, #11]
 8015f12:	041b      	lsls	r3, r3, #16
 8015f14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015f16:	4313      	orrs	r3, r2
 8015f18:	63bb      	str	r3, [r7, #56]	@ 0x38

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8015f1a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015f1e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015f20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015f22:	2009      	movs	r0, #9
 8015f24:	f7ff fcdc 	bl	80158e0 <DeriveSessionKey10x>
 8015f28:	4603      	mov	r3, r0
 8015f2a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015f2e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015f32:	2b00      	cmp	r3, #0
 8015f34:	d002      	beq.n	8015f3c <LoRaMacCryptoHandleJoinAccept+0x170>
        {
            return retval;
 8015f36:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015f3a:	e028      	b.n	8015f8e <LoRaMacCryptoHandleJoinAccept+0x1c2>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8015f3c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015f40:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015f42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015f44:	2008      	movs	r0, #8
 8015f46:	f7ff fccb 	bl	80158e0 <DeriveSessionKey10x>
 8015f4a:	4603      	mov	r3, r0
 8015f4c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* LORAMAC_VERSION */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8015f50:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015f54:	2b00      	cmp	r3, #0
 8015f56:	d002      	beq.n	8015f5e <LoRaMacCryptoHandleJoinAccept+0x192>
        {
            return retval;
 8015f58:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015f5c:	e017      	b.n	8015f8e <LoRaMacCryptoHandleJoinAccept+0x1c2>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 8015f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8015f98 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015f60:	681b      	ldr	r3, [r3, #0]
 8015f62:	7cfa      	ldrb	r2, [r7, #19]
 8015f64:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    RJcount0 = 0;
#endif /* LORAMAC_VERSION */
    CryptoNvm->FCntList.FCntUp = 0;
 8015f66:	4b0c      	ldr	r3, [pc, #48]	@ (8015f98 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015f68:	681b      	ldr	r3, [r3, #0]
 8015f6a:	2200      	movs	r2, #0
 8015f6c:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8015f98 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015f70:	681b      	ldr	r3, [r3, #0]
 8015f72:	f04f 32ff 	mov.w	r2, #4294967295
 8015f76:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015f78:	4b07      	ldr	r3, [pc, #28]	@ (8015f98 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015f7a:	681b      	ldr	r3, [r3, #0]
 8015f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8015f80:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8015f82:	4b05      	ldr	r3, [pc, #20]	@ (8015f98 <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8015f84:	681b      	ldr	r3, [r3, #0]
 8015f86:	f04f 32ff 	mov.w	r2, #4294967295
 8015f8a:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8015f8c:	2300      	movs	r3, #0
}
 8015f8e:	4618      	mov	r0, r3
 8015f90:	374c      	adds	r7, #76	@ 0x4c
 8015f92:	46bd      	mov	sp, r7
 8015f94:	bd90      	pop	{r4, r7, pc}
 8015f96:	bf00      	nop
 8015f98:	200021b8 	.word	0x200021b8

08015f9c <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8015f9c:	b590      	push	{r4, r7, lr}
 8015f9e:	b08b      	sub	sp, #44	@ 0x2c
 8015fa0:	af04      	add	r7, sp, #16
 8015fa2:	60f8      	str	r0, [r7, #12]
 8015fa4:	607b      	str	r3, [r7, #4]
 8015fa6:	460b      	mov	r3, r1
 8015fa8:	72fb      	strb	r3, [r7, #11]
 8015faa:	4613      	mov	r3, r2
 8015fac:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8015fae:	2312      	movs	r3, #18
 8015fb0:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8015fb2:	2309      	movs	r3, #9
 8015fb4:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d101      	bne.n	8015fc0 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8015fbc:	2309      	movs	r3, #9
 8015fbe:	e05e      	b.n	801607e <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 8015fc0:	4b31      	ldr	r3, [pc, #196]	@ (8016088 <LoRaMacCryptoSecureMessage+0xec>)
 8015fc2:	681b      	ldr	r3, [r3, #0]
 8015fc4:	68db      	ldr	r3, [r3, #12]
 8015fc6:	68fa      	ldr	r2, [r7, #12]
 8015fc8:	429a      	cmp	r2, r3
 8015fca:	d201      	bcs.n	8015fd0 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8015fcc:	2306      	movs	r3, #6
 8015fce:	e056      	b.n	801607e <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8015fd0:	687b      	ldr	r3, [r7, #4]
 8015fd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	d101      	bne.n	8015fde <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8015fda:	2308      	movs	r3, #8
 8015fdc:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 8015fde:	4b2a      	ldr	r3, [pc, #168]	@ (8016088 <LoRaMacCryptoSecureMessage+0xec>)
 8015fe0:	681b      	ldr	r3, [r3, #0]
 8015fe2:	68db      	ldr	r3, [r3, #12]
 8015fe4:	68fa      	ldr	r2, [r7, #12]
 8015fe6:	429a      	cmp	r2, r3
 8015fe8:	d916      	bls.n	8016018 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015fee:	687b      	ldr	r3, [r7, #4]
 8015ff0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015ff4:	b219      	sxth	r1, r3
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	689c      	ldr	r4, [r3, #8]
 8015ffa:	7dfa      	ldrb	r2, [r7, #23]
 8015ffc:	68fb      	ldr	r3, [r7, #12]
 8015ffe:	9301      	str	r3, [sp, #4]
 8016000:	2300      	movs	r3, #0
 8016002:	9300      	str	r3, [sp, #0]
 8016004:	4623      	mov	r3, r4
 8016006:	f7ff fa79 	bl	80154fc <PayloadEncrypt>
 801600a:	4603      	mov	r3, r0
 801600c:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801600e:	7dbb      	ldrb	r3, [r7, #22]
 8016010:	2b00      	cmp	r3, #0
 8016012:	d001      	beq.n	8016018 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8016014:	7dbb      	ldrb	r3, [r7, #22]
 8016016:	e032      	b.n	801607e <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016018:	6878      	ldr	r0, [r7, #4]
 801601a:	f000 fb48 	bl	80166ae <LoRaMacSerializerData>
 801601e:	4603      	mov	r3, r0
 8016020:	2b00      	cmp	r3, #0
 8016022:	d001      	beq.n	8016028 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8016024:	2310      	movs	r3, #16
 8016026:	e02a      	b.n	801607e <LoRaMacCryptoSecureMessage+0xe2>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8016028:	2308      	movs	r3, #8
 801602a:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	6818      	ldr	r0, [r3, #0]
 8016030:	687b      	ldr	r3, [r7, #4]
 8016032:	791b      	ldrb	r3, [r3, #4]
 8016034:	3b04      	subs	r3, #4
 8016036:	b299      	uxth	r1, r3
 8016038:	687b      	ldr	r3, [r7, #4]
 801603a:	689b      	ldr	r3, [r3, #8]
 801603c:	687a      	ldr	r2, [r7, #4]
 801603e:	322c      	adds	r2, #44	@ 0x2c
 8016040:	7dfc      	ldrb	r4, [r7, #23]
 8016042:	9203      	str	r2, [sp, #12]
 8016044:	68fa      	ldr	r2, [r7, #12]
 8016046:	9202      	str	r2, [sp, #8]
 8016048:	9301      	str	r3, [sp, #4]
 801604a:	2300      	movs	r3, #0
 801604c:	9300      	str	r3, [sp, #0]
 801604e:	2300      	movs	r3, #0
 8016050:	4622      	mov	r2, r4
 8016052:	f7ff fb52 	bl	80156fa <ComputeCmacB0>
 8016056:	4603      	mov	r3, r0
 8016058:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801605a:	7dbb      	ldrb	r3, [r7, #22]
 801605c:	2b00      	cmp	r3, #0
 801605e:	d001      	beq.n	8016064 <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 8016060:	7dbb      	ldrb	r3, [r7, #22]
 8016062:	e00c      	b.n	801607e <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8016064:	6878      	ldr	r0, [r7, #4]
 8016066:	f000 fb22 	bl	80166ae <LoRaMacSerializerData>
 801606a:	4603      	mov	r3, r0
 801606c:	2b00      	cmp	r3, #0
 801606e:	d001      	beq.n	8016074 <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8016070:	2310      	movs	r3, #16
 8016072:	e004      	b.n	801607e <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 8016074:	4b04      	ldr	r3, [pc, #16]	@ (8016088 <LoRaMacCryptoSecureMessage+0xec>)
 8016076:	681b      	ldr	r3, [r3, #0]
 8016078:	68fa      	ldr	r2, [r7, #12]
 801607a:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 801607c:	2300      	movs	r3, #0
}
 801607e:	4618      	mov	r0, r3
 8016080:	371c      	adds	r7, #28
 8016082:	46bd      	mov	sp, r7
 8016084:	bd90      	pop	{r4, r7, pc}
 8016086:	bf00      	nop
 8016088:	200021b8 	.word	0x200021b8

0801608c <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 801608c:	b590      	push	{r4, r7, lr}
 801608e:	b08b      	sub	sp, #44	@ 0x2c
 8016090:	af04      	add	r7, sp, #16
 8016092:	60b9      	str	r1, [r7, #8]
 8016094:	607b      	str	r3, [r7, #4]
 8016096:	4603      	mov	r3, r0
 8016098:	73fb      	strb	r3, [r7, #15]
 801609a:	4613      	mov	r3, r2
 801609c:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 801609e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d101      	bne.n	80160a8 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80160a4:	2309      	movs	r3, #9
 80160a6:	e083      	b.n	80161b0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 80160a8:	7bbb      	ldrb	r3, [r7, #14]
 80160aa:	6879      	ldr	r1, [r7, #4]
 80160ac:	4618      	mov	r0, r3
 80160ae:	f7ff fca1 	bl	80159f4 <CheckFCntDown>
 80160b2:	4603      	mov	r3, r0
 80160b4:	f083 0301 	eor.w	r3, r3, #1
 80160b8:	b2db      	uxtb	r3, r3
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	d001      	beq.n	80160c2 <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 80160be:	2306      	movs	r3, #6
 80160c0:	e076      	b.n	80161b0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80160c2:	2312      	movs	r3, #18
 80160c4:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 80160c6:	2309      	movs	r3, #9
 80160c8:	75fb      	strb	r3, [r7, #23]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 80160ca:	2308      	movs	r3, #8
 80160cc:	753b      	strb	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80160ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80160d0:	f000 f979 	bl	80163c6 <LoRaMacParserData>
 80160d4:	4603      	mov	r3, r0
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d001      	beq.n	80160de <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 80160da:	230f      	movs	r3, #15
 80160dc:	e068      	b.n	80161b0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 80160de:	f107 0210 	add.w	r2, r7, #16
 80160e2:	7bfb      	ldrb	r3, [r7, #15]
 80160e4:	4611      	mov	r1, r2
 80160e6:	4618      	mov	r0, r3
 80160e8:	f7ff fbd4 	bl	8015894 <GetKeyAddrItem>
 80160ec:	4603      	mov	r3, r0
 80160ee:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80160f0:	7d7b      	ldrb	r3, [r7, #21]
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	d001      	beq.n	80160fa <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 80160f6:	7d7b      	ldrb	r3, [r7, #21]
 80160f8:	e05a      	b.n	80161b0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 80160fa:	693b      	ldr	r3, [r7, #16]
 80160fc:	785b      	ldrb	r3, [r3, #1]
 80160fe:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8016100:	693b      	ldr	r3, [r7, #16]
 8016102:	789b      	ldrb	r3, [r3, #2]
 8016104:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8016106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016108:	689b      	ldr	r3, [r3, #8]
 801610a:	68ba      	ldr	r2, [r7, #8]
 801610c:	429a      	cmp	r2, r3
 801610e:	d001      	beq.n	8016114 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8016110:	2302      	movs	r3, #2
 8016112:	e04d      	b.n	80161b0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8016114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016116:	7b1b      	ldrb	r3, [r3, #12]
 8016118:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801611c:	b2db      	uxtb	r3, r3
 801611e:	2b00      	cmp	r3, #0
 8016120:	bf14      	ite	ne
 8016122:	2301      	movne	r3, #1
 8016124:	2300      	moveq	r3, #0
 8016126:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8016128:	4b23      	ldr	r3, [pc, #140]	@ (80161b8 <LoRaMacCryptoUnsecureMessage+0x12c>)
 801612a:	681b      	ldr	r3, [r3, #0]
 801612c:	789b      	ldrb	r3, [r3, #2]
 801612e:	2b00      	cmp	r3, #0
 8016130:	d101      	bne.n	8016136 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8016132:	2300      	movs	r3, #0
 8016134:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8016136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016138:	6818      	ldr	r0, [r3, #0]
 801613a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801613c:	791b      	ldrb	r3, [r3, #4]
 801613e:	3b04      	subs	r3, #4
 8016140:	b299      	uxth	r1, r3
 8016142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016146:	7dbc      	ldrb	r4, [r7, #22]
 8016148:	7d3a      	ldrb	r2, [r7, #20]
 801614a:	9303      	str	r3, [sp, #12]
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	9302      	str	r3, [sp, #8]
 8016150:	68bb      	ldr	r3, [r7, #8]
 8016152:	9301      	str	r3, [sp, #4]
 8016154:	2301      	movs	r3, #1
 8016156:	9300      	str	r3, [sp, #0]
 8016158:	4623      	mov	r3, r4
 801615a:	f7ff fb0c 	bl	8015776 <VerifyCmacB0>
 801615e:	4603      	mov	r3, r0
 8016160:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8016162:	7d7b      	ldrb	r3, [r7, #21]
 8016164:	2b00      	cmp	r3, #0
 8016166:	d001      	beq.n	801616c <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 8016168:	7d7b      	ldrb	r3, [r7, #21]
 801616a:	e021      	b.n	80161b0 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 801616c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801616e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016172:	2b00      	cmp	r3, #0
 8016174:	d101      	bne.n	801617a <LoRaMacCryptoUnsecureMessage+0xee>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8016176:	2308      	movs	r3, #8
 8016178:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 801617a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801617c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801617e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016180:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016184:	b219      	sxth	r1, r3
 8016186:	7dfa      	ldrb	r2, [r7, #23]
 8016188:	687b      	ldr	r3, [r7, #4]
 801618a:	9301      	str	r3, [sp, #4]
 801618c:	2301      	movs	r3, #1
 801618e:	9300      	str	r3, [sp, #0]
 8016190:	68bb      	ldr	r3, [r7, #8]
 8016192:	f7ff f9b3 	bl	80154fc <PayloadEncrypt>
 8016196:	4603      	mov	r3, r0
 8016198:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801619a:	7d7b      	ldrb	r3, [r7, #21]
 801619c:	2b00      	cmp	r3, #0
 801619e:	d001      	beq.n	80161a4 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 80161a0:	7d7b      	ldrb	r3, [r7, #21]
 80161a2:	e005      	b.n	80161b0 <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 80161a4:	7bbb      	ldrb	r3, [r7, #14]
 80161a6:	6879      	ldr	r1, [r7, #4]
 80161a8:	4618      	mov	r0, r3
 80161aa:	f7ff fc47 	bl	8015a3c <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 80161ae:	2300      	movs	r3, #0
}
 80161b0:	4618      	mov	r0, r3
 80161b2:	371c      	adds	r7, #28
 80161b4:	46bd      	mov	sp, r7
 80161b6:	bd90      	pop	{r4, r7, pc}
 80161b8:	200021b8 	.word	0x200021b8

080161bc <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 80161bc:	b580      	push	{r7, lr}
 80161be:	b088      	sub	sp, #32
 80161c0:	af00      	add	r7, sp, #0
 80161c2:	4603      	mov	r3, r0
 80161c4:	460a      	mov	r2, r1
 80161c6:	71fb      	strb	r3, [r7, #7]
 80161c8:	4613      	mov	r3, r2
 80161ca:	71bb      	strb	r3, [r7, #6]
    uint8_t compBase[16] = { 0 };
 80161cc:	f107 030c 	add.w	r3, r7, #12
 80161d0:	2200      	movs	r2, #0
 80161d2:	601a      	str	r2, [r3, #0]
 80161d4:	605a      	str	r2, [r3, #4]
 80161d6:	609a      	str	r2, [r3, #8]
 80161d8:	60da      	str	r2, [r3, #12]
    KeyIdentifier_t rootKeyId = APP_KEY;
 80161da:	2300      	movs	r3, #0
 80161dc:	77fb      	strb	r3, [r7, #31]
    switch( keyID )
 80161de:	79bb      	ldrb	r3, [r7, #6]
 80161e0:	2b0c      	cmp	r3, #12
 80161e2:	d00b      	beq.n	80161fc <LoRaMacCryptoDeriveLifeTimeKey+0x40>
 80161e4:	2b0c      	cmp	r3, #12
 80161e6:	dc0f      	bgt.n	8016208 <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
 80161e8:	2b0a      	cmp	r3, #10
 80161ea:	d00a      	beq.n	8016202 <LoRaMacCryptoDeriveLifeTimeKey+0x46>
 80161ec:	2b0b      	cmp	r3, #11
 80161ee:	d10b      	bne.n	8016208 <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 80161f0:	79fb      	ldrb	r3, [r7, #7]
 80161f2:	2b01      	cmp	r3, #1
 80161f4:	d10a      	bne.n	801620c <LoRaMacCryptoDeriveLifeTimeKey+0x50>
            {
                compBase[0] = 0x20;
 80161f6:	2320      	movs	r3, #32
 80161f8:	733b      	strb	r3, [r7, #12]
            }
            break;
 80161fa:	e007      	b.n	801620c <LoRaMacCryptoDeriveLifeTimeKey+0x50>
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
 80161fc:	230b      	movs	r3, #11
 80161fe:	77fb      	strb	r3, [r7, #31]
            break;
 8016200:	e005      	b.n	801620e <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 8016202:	2330      	movs	r3, #48	@ 0x30
 8016204:	733b      	strb	r3, [r7, #12]
            break;
 8016206:	e002      	b.n	801620e <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8016208:	230a      	movs	r3, #10
 801620a:	e00d      	b.n	8016228 <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
            break;
 801620c:	bf00      	nop
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 801620e:	79ba      	ldrb	r2, [r7, #6]
 8016210:	7ff9      	ldrb	r1, [r7, #31]
 8016212:	f107 030c 	add.w	r3, r7, #12
 8016216:	4618      	mov	r0, r3
 8016218:	f7f7 fc10 	bl	800da3c <SecureElementDeriveAndStoreKey>
 801621c:	4603      	mov	r3, r0
 801621e:	2b00      	cmp	r3, #0
 8016220:	d001      	beq.n	8016226 <LoRaMacCryptoDeriveLifeTimeKey+0x6a>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8016222:	230e      	movs	r3, #14
 8016224:	e000      	b.n	8016228 <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8016226:	2300      	movs	r3, #0
}
 8016228:	4618      	mov	r0, r3
 801622a:	3720      	adds	r7, #32
 801622c:	46bd      	mov	sp, r7
 801622e:	bd80      	pop	{r7, pc}

08016230 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8016230:	b580      	push	{r7, lr}
 8016232:	b084      	sub	sp, #16
 8016234:	af00      	add	r7, sp, #0
 8016236:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8016238:	687b      	ldr	r3, [r7, #4]
 801623a:	2b00      	cmp	r3, #0
 801623c:	d003      	beq.n	8016246 <LoRaMacParserJoinAccept+0x16>
 801623e:	687b      	ldr	r3, [r7, #4]
 8016240:	681b      	ldr	r3, [r3, #0]
 8016242:	2b00      	cmp	r3, #0
 8016244:	d101      	bne.n	801624a <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8016246:	2302      	movs	r3, #2
 8016248:	e0b9      	b.n	80163be <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 801624a:	2300      	movs	r3, #0
 801624c:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	681a      	ldr	r2, [r3, #0]
 8016252:	89fb      	ldrh	r3, [r7, #14]
 8016254:	1c59      	adds	r1, r3, #1
 8016256:	81f9      	strh	r1, [r7, #14]
 8016258:	4413      	add	r3, r2
 801625a:	781a      	ldrb	r2, [r3, #0]
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	1d98      	adds	r0, r3, #6
 8016264:	687b      	ldr	r3, [r7, #4]
 8016266:	681a      	ldr	r2, [r3, #0]
 8016268:	89fb      	ldrh	r3, [r7, #14]
 801626a:	4413      	add	r3, r2
 801626c:	2203      	movs	r2, #3
 801626e:	4619      	mov	r1, r3
 8016270:	f002 fe4d 	bl	8018f0e <memcpy1>
    bufItr = bufItr + 3;
 8016274:	89fb      	ldrh	r3, [r7, #14]
 8016276:	3303      	adds	r3, #3
 8016278:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 801627a:	687b      	ldr	r3, [r7, #4]
 801627c:	f103 0009 	add.w	r0, r3, #9
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	681a      	ldr	r2, [r3, #0]
 8016284:	89fb      	ldrh	r3, [r7, #14]
 8016286:	4413      	add	r3, r2
 8016288:	2203      	movs	r2, #3
 801628a:	4619      	mov	r1, r3
 801628c:	f002 fe3f 	bl	8018f0e <memcpy1>
    bufItr = bufItr + 3;
 8016290:	89fb      	ldrh	r3, [r7, #14]
 8016292:	3303      	adds	r3, #3
 8016294:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8016296:	687b      	ldr	r3, [r7, #4]
 8016298:	681a      	ldr	r2, [r3, #0]
 801629a:	89fb      	ldrh	r3, [r7, #14]
 801629c:	1c59      	adds	r1, r3, #1
 801629e:	81f9      	strh	r1, [r7, #14]
 80162a0:	4413      	add	r3, r2
 80162a2:	781b      	ldrb	r3, [r3, #0]
 80162a4:	461a      	mov	r2, r3
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80162aa:	687b      	ldr	r3, [r7, #4]
 80162ac:	681a      	ldr	r2, [r3, #0]
 80162ae:	89fb      	ldrh	r3, [r7, #14]
 80162b0:	1c59      	adds	r1, r3, #1
 80162b2:	81f9      	strh	r1, [r7, #14]
 80162b4:	4413      	add	r3, r2
 80162b6:	781b      	ldrb	r3, [r3, #0]
 80162b8:	021a      	lsls	r2, r3, #8
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	68db      	ldr	r3, [r3, #12]
 80162be:	431a      	orrs	r2, r3
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	681a      	ldr	r2, [r3, #0]
 80162c8:	89fb      	ldrh	r3, [r7, #14]
 80162ca:	1c59      	adds	r1, r3, #1
 80162cc:	81f9      	strh	r1, [r7, #14]
 80162ce:	4413      	add	r3, r2
 80162d0:	781b      	ldrb	r3, [r3, #0]
 80162d2:	041a      	lsls	r2, r3, #16
 80162d4:	687b      	ldr	r3, [r7, #4]
 80162d6:	68db      	ldr	r3, [r3, #12]
 80162d8:	431a      	orrs	r2, r3
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	681a      	ldr	r2, [r3, #0]
 80162e2:	89fb      	ldrh	r3, [r7, #14]
 80162e4:	1c59      	adds	r1, r3, #1
 80162e6:	81f9      	strh	r1, [r7, #14]
 80162e8:	4413      	add	r3, r2
 80162ea:	781b      	ldrb	r3, [r3, #0]
 80162ec:	061a      	lsls	r2, r3, #24
 80162ee:	687b      	ldr	r3, [r7, #4]
 80162f0:	68db      	ldr	r3, [r3, #12]
 80162f2:	431a      	orrs	r2, r3
 80162f4:	687b      	ldr	r3, [r7, #4]
 80162f6:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	681a      	ldr	r2, [r3, #0]
 80162fc:	89fb      	ldrh	r3, [r7, #14]
 80162fe:	1c59      	adds	r1, r3, #1
 8016300:	81f9      	strh	r1, [r7, #14]
 8016302:	4413      	add	r3, r2
 8016304:	781a      	ldrb	r2, [r3, #0]
 8016306:	687b      	ldr	r3, [r7, #4]
 8016308:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801630a:	687b      	ldr	r3, [r7, #4]
 801630c:	681a      	ldr	r2, [r3, #0]
 801630e:	89fb      	ldrh	r3, [r7, #14]
 8016310:	1c59      	adds	r1, r3, #1
 8016312:	81f9      	strh	r1, [r7, #14]
 8016314:	4413      	add	r3, r2
 8016316:	781a      	ldrb	r2, [r3, #0]
 8016318:	687b      	ldr	r3, [r7, #4]
 801631a:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	791b      	ldrb	r3, [r3, #4]
 8016320:	1f1a      	subs	r2, r3, #4
 8016322:	89fb      	ldrh	r3, [r7, #14]
 8016324:	1ad3      	subs	r3, r2, r3
 8016326:	2b10      	cmp	r3, #16
 8016328:	d10e      	bne.n	8016348 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	f103 0012 	add.w	r0, r3, #18
 8016330:	687b      	ldr	r3, [r7, #4]
 8016332:	681a      	ldr	r2, [r3, #0]
 8016334:	89fb      	ldrh	r3, [r7, #14]
 8016336:	4413      	add	r3, r2
 8016338:	2210      	movs	r2, #16
 801633a:	4619      	mov	r1, r3
 801633c:	f002 fde7 	bl	8018f0e <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8016340:	89fb      	ldrh	r3, [r7, #14]
 8016342:	3310      	adds	r3, #16
 8016344:	81fb      	strh	r3, [r7, #14]
 8016346:	e008      	b.n	801635a <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8016348:	687b      	ldr	r3, [r7, #4]
 801634a:	791b      	ldrb	r3, [r3, #4]
 801634c:	1f1a      	subs	r2, r3, #4
 801634e:	89fb      	ldrh	r3, [r7, #14]
 8016350:	1ad3      	subs	r3, r2, r3
 8016352:	2b00      	cmp	r3, #0
 8016354:	dd01      	ble.n	801635a <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8016356:	2301      	movs	r3, #1
 8016358:	e031      	b.n	80163be <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	681a      	ldr	r2, [r3, #0]
 801635e:	89fb      	ldrh	r3, [r7, #14]
 8016360:	1c59      	adds	r1, r3, #1
 8016362:	81f9      	strh	r1, [r7, #14]
 8016364:	4413      	add	r3, r2
 8016366:	781b      	ldrb	r3, [r3, #0]
 8016368:	461a      	mov	r2, r3
 801636a:	687b      	ldr	r3, [r7, #4]
 801636c:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	681a      	ldr	r2, [r3, #0]
 8016372:	89fb      	ldrh	r3, [r7, #14]
 8016374:	1c59      	adds	r1, r3, #1
 8016376:	81f9      	strh	r1, [r7, #14]
 8016378:	4413      	add	r3, r2
 801637a:	781b      	ldrb	r3, [r3, #0]
 801637c:	021a      	lsls	r2, r3, #8
 801637e:	687b      	ldr	r3, [r7, #4]
 8016380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016382:	431a      	orrs	r2, r3
 8016384:	687b      	ldr	r3, [r7, #4]
 8016386:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	681a      	ldr	r2, [r3, #0]
 801638c:	89fb      	ldrh	r3, [r7, #14]
 801638e:	1c59      	adds	r1, r3, #1
 8016390:	81f9      	strh	r1, [r7, #14]
 8016392:	4413      	add	r3, r2
 8016394:	781b      	ldrb	r3, [r3, #0]
 8016396:	041a      	lsls	r2, r3, #16
 8016398:	687b      	ldr	r3, [r7, #4]
 801639a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801639c:	431a      	orrs	r2, r3
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80163a2:	687b      	ldr	r3, [r7, #4]
 80163a4:	681a      	ldr	r2, [r3, #0]
 80163a6:	89fb      	ldrh	r3, [r7, #14]
 80163a8:	1c59      	adds	r1, r3, #1
 80163aa:	81f9      	strh	r1, [r7, #14]
 80163ac:	4413      	add	r3, r2
 80163ae:	781b      	ldrb	r3, [r3, #0]
 80163b0:	061a      	lsls	r2, r3, #24
 80163b2:	687b      	ldr	r3, [r7, #4]
 80163b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80163b6:	431a      	orrs	r2, r3
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 80163bc:	2300      	movs	r3, #0
}
 80163be:	4618      	mov	r0, r3
 80163c0:	3710      	adds	r7, #16
 80163c2:	46bd      	mov	sp, r7
 80163c4:	bd80      	pop	{r7, pc}

080163c6 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 80163c6:	b580      	push	{r7, lr}
 80163c8:	b084      	sub	sp, #16
 80163ca:	af00      	add	r7, sp, #0
 80163cc:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80163ce:	687b      	ldr	r3, [r7, #4]
 80163d0:	2b00      	cmp	r3, #0
 80163d2:	d003      	beq.n	80163dc <LoRaMacParserData+0x16>
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	681b      	ldr	r3, [r3, #0]
 80163d8:	2b00      	cmp	r3, #0
 80163da:	d101      	bne.n	80163e0 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80163dc:	2302      	movs	r3, #2
 80163de:	e0e0      	b.n	80165a2 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 80163e0:	2300      	movs	r3, #0
 80163e2:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	681a      	ldr	r2, [r3, #0]
 80163e8:	89fb      	ldrh	r3, [r7, #14]
 80163ea:	1c59      	adds	r1, r3, #1
 80163ec:	81f9      	strh	r1, [r7, #14]
 80163ee:	4413      	add	r3, r2
 80163f0:	781a      	ldrb	r2, [r3, #0]
 80163f2:	687b      	ldr	r3, [r7, #4]
 80163f4:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 80163f6:	687b      	ldr	r3, [r7, #4]
 80163f8:	681a      	ldr	r2, [r3, #0]
 80163fa:	89fb      	ldrh	r3, [r7, #14]
 80163fc:	1c59      	adds	r1, r3, #1
 80163fe:	81f9      	strh	r1, [r7, #14]
 8016400:	4413      	add	r3, r2
 8016402:	781b      	ldrb	r3, [r3, #0]
 8016404:	461a      	mov	r2, r3
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	681a      	ldr	r2, [r3, #0]
 801640e:	89fb      	ldrh	r3, [r7, #14]
 8016410:	1c59      	adds	r1, r3, #1
 8016412:	81f9      	strh	r1, [r7, #14]
 8016414:	4413      	add	r3, r2
 8016416:	781b      	ldrb	r3, [r3, #0]
 8016418:	021a      	lsls	r2, r3, #8
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	689b      	ldr	r3, [r3, #8]
 801641e:	431a      	orrs	r2, r3
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	681a      	ldr	r2, [r3, #0]
 8016428:	89fb      	ldrh	r3, [r7, #14]
 801642a:	1c59      	adds	r1, r3, #1
 801642c:	81f9      	strh	r1, [r7, #14]
 801642e:	4413      	add	r3, r2
 8016430:	781b      	ldrb	r3, [r3, #0]
 8016432:	041a      	lsls	r2, r3, #16
 8016434:	687b      	ldr	r3, [r7, #4]
 8016436:	689b      	ldr	r3, [r3, #8]
 8016438:	431a      	orrs	r2, r3
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	681a      	ldr	r2, [r3, #0]
 8016442:	89fb      	ldrh	r3, [r7, #14]
 8016444:	1c59      	adds	r1, r3, #1
 8016446:	81f9      	strh	r1, [r7, #14]
 8016448:	4413      	add	r3, r2
 801644a:	781b      	ldrb	r3, [r3, #0]
 801644c:	061a      	lsls	r2, r3, #24
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	689b      	ldr	r3, [r3, #8]
 8016452:	431a      	orrs	r2, r3
 8016454:	687b      	ldr	r3, [r7, #4]
 8016456:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8016458:	687b      	ldr	r3, [r7, #4]
 801645a:	681a      	ldr	r2, [r3, #0]
 801645c:	89fb      	ldrh	r3, [r7, #14]
 801645e:	1c59      	adds	r1, r3, #1
 8016460:	81f9      	strh	r1, [r7, #14]
 8016462:	4413      	add	r3, r2
 8016464:	781a      	ldrb	r2, [r3, #0]
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	681a      	ldr	r2, [r3, #0]
 801646e:	89fb      	ldrh	r3, [r7, #14]
 8016470:	1c59      	adds	r1, r3, #1
 8016472:	81f9      	strh	r1, [r7, #14]
 8016474:	4413      	add	r3, r2
 8016476:	781b      	ldrb	r3, [r3, #0]
 8016478:	461a      	mov	r2, r3
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	681a      	ldr	r2, [r3, #0]
 8016482:	89fb      	ldrh	r3, [r7, #14]
 8016484:	1c59      	adds	r1, r3, #1
 8016486:	81f9      	strh	r1, [r7, #14]
 8016488:	4413      	add	r3, r2
 801648a:	781b      	ldrb	r3, [r3, #0]
 801648c:	0219      	lsls	r1, r3, #8
 801648e:	687b      	ldr	r3, [r7, #4]
 8016490:	89db      	ldrh	r3, [r3, #14]
 8016492:	b21a      	sxth	r2, r3
 8016494:	b20b      	sxth	r3, r1
 8016496:	4313      	orrs	r3, r2
 8016498:	b21b      	sxth	r3, r3
 801649a:	b29a      	uxth	r2, r3
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	81da      	strh	r2, [r3, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80164a0:	687b      	ldr	r3, [r7, #4]
 80164a2:	f103 0010 	add.w	r0, r3, #16
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	681a      	ldr	r2, [r3, #0]
 80164aa:	89fb      	ldrh	r3, [r7, #14]
 80164ac:	18d1      	adds	r1, r2, r3
 80164ae:	687b      	ldr	r3, [r7, #4]
 80164b0:	7b1b      	ldrb	r3, [r3, #12]
 80164b2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80164b6:	b2db      	uxtb	r3, r3
 80164b8:	461a      	mov	r2, r3
 80164ba:	f002 fd28 	bl	8018f0e <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80164be:	687b      	ldr	r3, [r7, #4]
 80164c0:	7b1b      	ldrb	r3, [r3, #12]
 80164c2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80164c6:	b2db      	uxtb	r3, r3
 80164c8:	461a      	mov	r2, r3
 80164ca:	89fb      	ldrh	r3, [r7, #14]
 80164cc:	4413      	add	r3, r2
 80164ce:	81fb      	strh	r3, [r7, #14]

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	2200      	movs	r2, #0
 80164d4:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	2200      	movs	r2, #0
 80164dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 80164e0:	687b      	ldr	r3, [r7, #4]
 80164e2:	791b      	ldrb	r3, [r3, #4]
 80164e4:	461a      	mov	r2, r3
 80164e6:	89fb      	ldrh	r3, [r7, #14]
 80164e8:	1ad3      	subs	r3, r2, r3
 80164ea:	2b04      	cmp	r3, #4
 80164ec:	dd27      	ble.n	801653e <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	681a      	ldr	r2, [r3, #0]
 80164f2:	89fb      	ldrh	r3, [r7, #14]
 80164f4:	1c59      	adds	r1, r3, #1
 80164f6:	81f9      	strh	r1, [r7, #14]
 80164f8:	4413      	add	r3, r2
 80164fa:	781a      	ldrb	r2, [r3, #0]
 80164fc:	687b      	ldr	r3, [r7, #4]
 80164fe:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8016502:	687b      	ldr	r3, [r7, #4]
 8016504:	791a      	ldrb	r2, [r3, #4]
 8016506:	89fb      	ldrh	r3, [r7, #14]
 8016508:	b2db      	uxtb	r3, r3
 801650a:	1ad3      	subs	r3, r2, r3
 801650c:	b2db      	uxtb	r3, r3
 801650e:	3b04      	subs	r3, #4
 8016510:	b2da      	uxtb	r2, r3
 8016512:	687b      	ldr	r3, [r7, #4]
 8016514:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801651c:	687b      	ldr	r3, [r7, #4]
 801651e:	681a      	ldr	r2, [r3, #0]
 8016520:	89fb      	ldrh	r3, [r7, #14]
 8016522:	18d1      	adds	r1, r2, r3
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801652a:	461a      	mov	r2, r3
 801652c:	f002 fcef 	bl	8018f0e <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8016530:	687b      	ldr	r3, [r7, #4]
 8016532:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016536:	461a      	mov	r2, r3
 8016538:	89fb      	ldrh	r3, [r7, #14]
 801653a:	4413      	add	r3, r2
 801653c:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 801653e:	687b      	ldr	r3, [r7, #4]
 8016540:	681a      	ldr	r2, [r3, #0]
 8016542:	687b      	ldr	r3, [r7, #4]
 8016544:	791b      	ldrb	r3, [r3, #4]
 8016546:	3b04      	subs	r3, #4
 8016548:	4413      	add	r3, r2
 801654a:	781b      	ldrb	r3, [r3, #0]
 801654c:	461a      	mov	r2, r3
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	6819      	ldr	r1, [r3, #0]
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	791b      	ldrb	r3, [r3, #4]
 801655e:	3b03      	subs	r3, #3
 8016560:	440b      	add	r3, r1
 8016562:	781b      	ldrb	r3, [r3, #0]
 8016564:	021b      	lsls	r3, r3, #8
 8016566:	431a      	orrs	r2, r3
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 801656c:	687b      	ldr	r3, [r7, #4]
 801656e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	6819      	ldr	r1, [r3, #0]
 8016574:	687b      	ldr	r3, [r7, #4]
 8016576:	791b      	ldrb	r3, [r3, #4]
 8016578:	3b02      	subs	r3, #2
 801657a:	440b      	add	r3, r1
 801657c:	781b      	ldrb	r3, [r3, #0]
 801657e:	041b      	lsls	r3, r3, #16
 8016580:	431a      	orrs	r2, r3
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8016586:	687b      	ldr	r3, [r7, #4]
 8016588:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801658a:	687b      	ldr	r3, [r7, #4]
 801658c:	6819      	ldr	r1, [r3, #0]
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	791b      	ldrb	r3, [r3, #4]
 8016592:	3b01      	subs	r3, #1
 8016594:	440b      	add	r3, r1
 8016596:	781b      	ldrb	r3, [r3, #0]
 8016598:	061b      	lsls	r3, r3, #24
 801659a:	431a      	orrs	r2, r3
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 80165a0:	2300      	movs	r3, #0
}
 80165a2:	4618      	mov	r0, r3
 80165a4:	3710      	adds	r7, #16
 80165a6:	46bd      	mov	sp, r7
 80165a8:	bd80      	pop	{r7, pc}

080165aa <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80165aa:	b580      	push	{r7, lr}
 80165ac:	b084      	sub	sp, #16
 80165ae:	af00      	add	r7, sp, #0
 80165b0:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	d003      	beq.n	80165c0 <LoRaMacSerializerJoinRequest+0x16>
 80165b8:	687b      	ldr	r3, [r7, #4]
 80165ba:	681b      	ldr	r3, [r3, #0]
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d101      	bne.n	80165c4 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80165c0:	2301      	movs	r3, #1
 80165c2:	e070      	b.n	80166a6 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 80165c4:	2300      	movs	r3, #0
 80165c6:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 80165c8:	687b      	ldr	r3, [r7, #4]
 80165ca:	791b      	ldrb	r3, [r3, #4]
 80165cc:	2b16      	cmp	r3, #22
 80165ce:	d801      	bhi.n	80165d4 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80165d0:	2302      	movs	r3, #2
 80165d2:	e068      	b.n	80166a6 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	681a      	ldr	r2, [r3, #0]
 80165d8:	89fb      	ldrh	r3, [r7, #14]
 80165da:	1c59      	adds	r1, r3, #1
 80165dc:	81f9      	strh	r1, [r7, #14]
 80165de:	4413      	add	r3, r2
 80165e0:	687a      	ldr	r2, [r7, #4]
 80165e2:	7952      	ldrb	r2, [r2, #5]
 80165e4:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 80165e6:	687b      	ldr	r3, [r7, #4]
 80165e8:	681a      	ldr	r2, [r3, #0]
 80165ea:	89fb      	ldrh	r3, [r7, #14]
 80165ec:	18d0      	adds	r0, r2, r3
 80165ee:	687b      	ldr	r3, [r7, #4]
 80165f0:	3306      	adds	r3, #6
 80165f2:	2208      	movs	r2, #8
 80165f4:	4619      	mov	r1, r3
 80165f6:	f002 fca5 	bl	8018f44 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 80165fa:	89fb      	ldrh	r3, [r7, #14]
 80165fc:	3308      	adds	r3, #8
 80165fe:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	681a      	ldr	r2, [r3, #0]
 8016604:	89fb      	ldrh	r3, [r7, #14]
 8016606:	18d0      	adds	r0, r2, r3
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	330e      	adds	r3, #14
 801660c:	2208      	movs	r2, #8
 801660e:	4619      	mov	r1, r3
 8016610:	f002 fc98 	bl	8018f44 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8016614:	89fb      	ldrh	r3, [r7, #14]
 8016616:	3308      	adds	r3, #8
 8016618:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 801661a:	687b      	ldr	r3, [r7, #4]
 801661c:	8ad9      	ldrh	r1, [r3, #22]
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	681a      	ldr	r2, [r3, #0]
 8016622:	89fb      	ldrh	r3, [r7, #14]
 8016624:	1c58      	adds	r0, r3, #1
 8016626:	81f8      	strh	r0, [r7, #14]
 8016628:	4413      	add	r3, r2
 801662a:	b2ca      	uxtb	r2, r1
 801662c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	8adb      	ldrh	r3, [r3, #22]
 8016632:	0a1b      	lsrs	r3, r3, #8
 8016634:	b299      	uxth	r1, r3
 8016636:	687b      	ldr	r3, [r7, #4]
 8016638:	681a      	ldr	r2, [r3, #0]
 801663a:	89fb      	ldrh	r3, [r7, #14]
 801663c:	1c58      	adds	r0, r3, #1
 801663e:	81f8      	strh	r0, [r7, #14]
 8016640:	4413      	add	r3, r2
 8016642:	b2ca      	uxtb	r2, r1
 8016644:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	6999      	ldr	r1, [r3, #24]
 801664a:	687b      	ldr	r3, [r7, #4]
 801664c:	681a      	ldr	r2, [r3, #0]
 801664e:	89fb      	ldrh	r3, [r7, #14]
 8016650:	1c58      	adds	r0, r3, #1
 8016652:	81f8      	strh	r0, [r7, #14]
 8016654:	4413      	add	r3, r2
 8016656:	b2ca      	uxtb	r2, r1
 8016658:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801665a:	687b      	ldr	r3, [r7, #4]
 801665c:	699b      	ldr	r3, [r3, #24]
 801665e:	0a19      	lsrs	r1, r3, #8
 8016660:	687b      	ldr	r3, [r7, #4]
 8016662:	681a      	ldr	r2, [r3, #0]
 8016664:	89fb      	ldrh	r3, [r7, #14]
 8016666:	1c58      	adds	r0, r3, #1
 8016668:	81f8      	strh	r0, [r7, #14]
 801666a:	4413      	add	r3, r2
 801666c:	b2ca      	uxtb	r2, r1
 801666e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8016670:	687b      	ldr	r3, [r7, #4]
 8016672:	699b      	ldr	r3, [r3, #24]
 8016674:	0c19      	lsrs	r1, r3, #16
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	681a      	ldr	r2, [r3, #0]
 801667a:	89fb      	ldrh	r3, [r7, #14]
 801667c:	1c58      	adds	r0, r3, #1
 801667e:	81f8      	strh	r0, [r7, #14]
 8016680:	4413      	add	r3, r2
 8016682:	b2ca      	uxtb	r2, r1
 8016684:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	699b      	ldr	r3, [r3, #24]
 801668a:	0e19      	lsrs	r1, r3, #24
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	681a      	ldr	r2, [r3, #0]
 8016690:	89fb      	ldrh	r3, [r7, #14]
 8016692:	1c58      	adds	r0, r3, #1
 8016694:	81f8      	strh	r0, [r7, #14]
 8016696:	4413      	add	r3, r2
 8016698:	b2ca      	uxtb	r2, r1
 801669a:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801669c:	89fb      	ldrh	r3, [r7, #14]
 801669e:	b2da      	uxtb	r2, r3
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80166a4:	2300      	movs	r3, #0
}
 80166a6:	4618      	mov	r0, r3
 80166a8:	3710      	adds	r7, #16
 80166aa:	46bd      	mov	sp, r7
 80166ac:	bd80      	pop	{r7, pc}

080166ae <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 80166ae:	b580      	push	{r7, lr}
 80166b0:	b084      	sub	sp, #16
 80166b2:	af00      	add	r7, sp, #0
 80166b4:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	2b00      	cmp	r3, #0
 80166ba:	d003      	beq.n	80166c4 <LoRaMacSerializerData+0x16>
 80166bc:	687b      	ldr	r3, [r7, #4]
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	2b00      	cmp	r3, #0
 80166c2:	d101      	bne.n	80166c8 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80166c4:	2301      	movs	r3, #1
 80166c6:	e0e3      	b.n	8016890 <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 80166c8:	2300      	movs	r3, #0
 80166ca:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 80166cc:	2308      	movs	r3, #8
 80166ce:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	7b1b      	ldrb	r3, [r3, #12]
 80166d4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80166d8:	b2db      	uxtb	r3, r3
 80166da:	461a      	mov	r2, r3
 80166dc:	89bb      	ldrh	r3, [r7, #12]
 80166de:	4413      	add	r3, r2
 80166e0:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 80166e2:	687b      	ldr	r3, [r7, #4]
 80166e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80166e8:	2b00      	cmp	r3, #0
 80166ea:	d002      	beq.n	80166f2 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 80166ec:	89bb      	ldrh	r3, [r7, #12]
 80166ee:	3301      	adds	r3, #1
 80166f0:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 80166f2:	687b      	ldr	r3, [r7, #4]
 80166f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80166f8:	461a      	mov	r2, r3
 80166fa:	89bb      	ldrh	r3, [r7, #12]
 80166fc:	4413      	add	r3, r2
 80166fe:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8016700:	89bb      	ldrh	r3, [r7, #12]
 8016702:	3304      	adds	r3, #4
 8016704:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8016706:	687b      	ldr	r3, [r7, #4]
 8016708:	791b      	ldrb	r3, [r3, #4]
 801670a:	461a      	mov	r2, r3
 801670c:	89bb      	ldrh	r3, [r7, #12]
 801670e:	4293      	cmp	r3, r2
 8016710:	d901      	bls.n	8016716 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8016712:	2302      	movs	r3, #2
 8016714:	e0bc      	b.n	8016890 <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8016716:	687b      	ldr	r3, [r7, #4]
 8016718:	681a      	ldr	r2, [r3, #0]
 801671a:	89fb      	ldrh	r3, [r7, #14]
 801671c:	1c59      	adds	r1, r3, #1
 801671e:	81f9      	strh	r1, [r7, #14]
 8016720:	4413      	add	r3, r2
 8016722:	687a      	ldr	r2, [r7, #4]
 8016724:	7952      	ldrb	r2, [r2, #5]
 8016726:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8016728:	687b      	ldr	r3, [r7, #4]
 801672a:	6899      	ldr	r1, [r3, #8]
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	681a      	ldr	r2, [r3, #0]
 8016730:	89fb      	ldrh	r3, [r7, #14]
 8016732:	1c58      	adds	r0, r3, #1
 8016734:	81f8      	strh	r0, [r7, #14]
 8016736:	4413      	add	r3, r2
 8016738:	b2ca      	uxtb	r2, r1
 801673a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	689b      	ldr	r3, [r3, #8]
 8016740:	0a19      	lsrs	r1, r3, #8
 8016742:	687b      	ldr	r3, [r7, #4]
 8016744:	681a      	ldr	r2, [r3, #0]
 8016746:	89fb      	ldrh	r3, [r7, #14]
 8016748:	1c58      	adds	r0, r3, #1
 801674a:	81f8      	strh	r0, [r7, #14]
 801674c:	4413      	add	r3, r2
 801674e:	b2ca      	uxtb	r2, r1
 8016750:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	689b      	ldr	r3, [r3, #8]
 8016756:	0c19      	lsrs	r1, r3, #16
 8016758:	687b      	ldr	r3, [r7, #4]
 801675a:	681a      	ldr	r2, [r3, #0]
 801675c:	89fb      	ldrh	r3, [r7, #14]
 801675e:	1c58      	adds	r0, r3, #1
 8016760:	81f8      	strh	r0, [r7, #14]
 8016762:	4413      	add	r3, r2
 8016764:	b2ca      	uxtb	r2, r1
 8016766:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8016768:	687b      	ldr	r3, [r7, #4]
 801676a:	689b      	ldr	r3, [r3, #8]
 801676c:	0e19      	lsrs	r1, r3, #24
 801676e:	687b      	ldr	r3, [r7, #4]
 8016770:	681a      	ldr	r2, [r3, #0]
 8016772:	89fb      	ldrh	r3, [r7, #14]
 8016774:	1c58      	adds	r0, r3, #1
 8016776:	81f8      	strh	r0, [r7, #14]
 8016778:	4413      	add	r3, r2
 801677a:	b2ca      	uxtb	r2, r1
 801677c:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 801677e:	687b      	ldr	r3, [r7, #4]
 8016780:	681a      	ldr	r2, [r3, #0]
 8016782:	89fb      	ldrh	r3, [r7, #14]
 8016784:	1c59      	adds	r1, r3, #1
 8016786:	81f9      	strh	r1, [r7, #14]
 8016788:	4413      	add	r3, r2
 801678a:	687a      	ldr	r2, [r7, #4]
 801678c:	7b12      	ldrb	r2, [r2, #12]
 801678e:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8016790:	687b      	ldr	r3, [r7, #4]
 8016792:	89d9      	ldrh	r1, [r3, #14]
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	681a      	ldr	r2, [r3, #0]
 8016798:	89fb      	ldrh	r3, [r7, #14]
 801679a:	1c58      	adds	r0, r3, #1
 801679c:	81f8      	strh	r0, [r7, #14]
 801679e:	4413      	add	r3, r2
 80167a0:	b2ca      	uxtb	r2, r1
 80167a2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	89db      	ldrh	r3, [r3, #14]
 80167a8:	0a1b      	lsrs	r3, r3, #8
 80167aa:	b299      	uxth	r1, r3
 80167ac:	687b      	ldr	r3, [r7, #4]
 80167ae:	681a      	ldr	r2, [r3, #0]
 80167b0:	89fb      	ldrh	r3, [r7, #14]
 80167b2:	1c58      	adds	r0, r3, #1
 80167b4:	81f8      	strh	r0, [r7, #14]
 80167b6:	4413      	add	r3, r2
 80167b8:	b2ca      	uxtb	r2, r1
 80167ba:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	681a      	ldr	r2, [r3, #0]
 80167c0:	89fb      	ldrh	r3, [r7, #14]
 80167c2:	18d0      	adds	r0, r2, r3
 80167c4:	687b      	ldr	r3, [r7, #4]
 80167c6:	f103 0110 	add.w	r1, r3, #16
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	7b1b      	ldrb	r3, [r3, #12]
 80167ce:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80167d2:	b2db      	uxtb	r3, r3
 80167d4:	461a      	mov	r2, r3
 80167d6:	f002 fb9a 	bl	8018f0e <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80167da:	687b      	ldr	r3, [r7, #4]
 80167dc:	7b1b      	ldrb	r3, [r3, #12]
 80167de:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80167e2:	b2db      	uxtb	r3, r3
 80167e4:	461a      	mov	r2, r3
 80167e6:	89fb      	ldrh	r3, [r7, #14]
 80167e8:	4413      	add	r3, r2
 80167ea:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 80167ec:	687b      	ldr	r3, [r7, #4]
 80167ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d009      	beq.n	801680a <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 80167f6:	687b      	ldr	r3, [r7, #4]
 80167f8:	681a      	ldr	r2, [r3, #0]
 80167fa:	89fb      	ldrh	r3, [r7, #14]
 80167fc:	1c59      	adds	r1, r3, #1
 80167fe:	81f9      	strh	r1, [r7, #14]
 8016800:	4413      	add	r3, r2
 8016802:	687a      	ldr	r2, [r7, #4]
 8016804:	f892 2020 	ldrb.w	r2, [r2, #32]
 8016808:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 801680a:	687b      	ldr	r3, [r7, #4]
 801680c:	681a      	ldr	r2, [r3, #0]
 801680e:	89fb      	ldrh	r3, [r7, #14]
 8016810:	18d0      	adds	r0, r2, r3
 8016812:	687b      	ldr	r3, [r7, #4]
 8016814:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8016816:	687b      	ldr	r3, [r7, #4]
 8016818:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801681c:	461a      	mov	r2, r3
 801681e:	f002 fb76 	bl	8018f0e <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8016822:	687b      	ldr	r3, [r7, #4]
 8016824:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016828:	461a      	mov	r2, r3
 801682a:	89fb      	ldrh	r3, [r7, #14]
 801682c:	4413      	add	r3, r2
 801682e:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8016830:	687b      	ldr	r3, [r7, #4]
 8016832:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8016834:	687b      	ldr	r3, [r7, #4]
 8016836:	681a      	ldr	r2, [r3, #0]
 8016838:	89fb      	ldrh	r3, [r7, #14]
 801683a:	1c58      	adds	r0, r3, #1
 801683c:	81f8      	strh	r0, [r7, #14]
 801683e:	4413      	add	r3, r2
 8016840:	b2ca      	uxtb	r2, r1
 8016842:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8016844:	687b      	ldr	r3, [r7, #4]
 8016846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016848:	0a19      	lsrs	r1, r3, #8
 801684a:	687b      	ldr	r3, [r7, #4]
 801684c:	681a      	ldr	r2, [r3, #0]
 801684e:	89fb      	ldrh	r3, [r7, #14]
 8016850:	1c58      	adds	r0, r3, #1
 8016852:	81f8      	strh	r0, [r7, #14]
 8016854:	4413      	add	r3, r2
 8016856:	b2ca      	uxtb	r2, r1
 8016858:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801685e:	0c19      	lsrs	r1, r3, #16
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	681a      	ldr	r2, [r3, #0]
 8016864:	89fb      	ldrh	r3, [r7, #14]
 8016866:	1c58      	adds	r0, r3, #1
 8016868:	81f8      	strh	r0, [r7, #14]
 801686a:	4413      	add	r3, r2
 801686c:	b2ca      	uxtb	r2, r1
 801686e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8016870:	687b      	ldr	r3, [r7, #4]
 8016872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016874:	0e19      	lsrs	r1, r3, #24
 8016876:	687b      	ldr	r3, [r7, #4]
 8016878:	681a      	ldr	r2, [r3, #0]
 801687a:	89fb      	ldrh	r3, [r7, #14]
 801687c:	1c58      	adds	r0, r3, #1
 801687e:	81f8      	strh	r0, [r7, #14]
 8016880:	4413      	add	r3, r2
 8016882:	b2ca      	uxtb	r2, r1
 8016884:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8016886:	89fb      	ldrh	r3, [r7, #14]
 8016888:	b2da      	uxtb	r2, r3
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801688e:	2300      	movs	r3, #0
}
 8016890:	4618      	mov	r0, r3
 8016892:	3710      	adds	r7, #16
 8016894:	46bd      	mov	sp, r7
 8016896:	bd80      	pop	{r7, pc}

08016898 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8016898:	b480      	push	{r7}
 801689a:	b083      	sub	sp, #12
 801689c:	af00      	add	r7, sp, #0
 801689e:	4603      	mov	r3, r0
 80168a0:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80168a2:	79fb      	ldrb	r3, [r7, #7]
 80168a4:	2b01      	cmp	r3, #1
 80168a6:	d101      	bne.n	80168ac <RegionIsActive+0x14>
    {
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
 80168a8:	2301      	movs	r3, #1
 80168aa:	e000      	b.n	80168ae <RegionIsActive+0x16>
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 80168ac:	2300      	movs	r3, #0
        }
    }
}
 80168ae:	4618      	mov	r0, r3
 80168b0:	370c      	adds	r7, #12
 80168b2:	46bd      	mov	sp, r7
 80168b4:	bc80      	pop	{r7}
 80168b6:	4770      	bx	lr

080168b8 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 80168b8:	b580      	push	{r7, lr}
 80168ba:	b084      	sub	sp, #16
 80168bc:	af00      	add	r7, sp, #0
 80168be:	4603      	mov	r3, r0
 80168c0:	6039      	str	r1, [r7, #0]
 80168c2:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 80168c4:	2300      	movs	r3, #0
 80168c6:	60bb      	str	r3, [r7, #8]
    switch( region )
 80168c8:	79fb      	ldrb	r3, [r7, #7]
 80168ca:	2b01      	cmp	r3, #1
 80168cc:	d105      	bne.n	80168da <RegionGetPhyParam+0x22>
    {
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
 80168ce:	6838      	ldr	r0, [r7, #0]
 80168d0:	f000 f9ec 	bl	8016cac <RegionAU915GetPhyParam>
 80168d4:	4603      	mov	r3, r0
 80168d6:	60fb      	str	r3, [r7, #12]
 80168d8:	e001      	b.n	80168de <RegionGetPhyParam+0x26>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 80168da:	68bb      	ldr	r3, [r7, #8]
 80168dc:	60fb      	str	r3, [r7, #12]
        }
    }
}
 80168de:	68fb      	ldr	r3, [r7, #12]
 80168e0:	4618      	mov	r0, r3
 80168e2:	3710      	adds	r7, #16
 80168e4:	46bd      	mov	sp, r7
 80168e6:	bd80      	pop	{r7, pc}

080168e8 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 80168e8:	b580      	push	{r7, lr}
 80168ea:	b082      	sub	sp, #8
 80168ec:	af00      	add	r7, sp, #0
 80168ee:	4603      	mov	r3, r0
 80168f0:	6039      	str	r1, [r7, #0]
 80168f2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80168f4:	79fb      	ldrb	r3, [r7, #7]
 80168f6:	2b01      	cmp	r3, #1
 80168f8:	d103      	bne.n	8016902 <RegionSetBandTxDone+0x1a>
    {
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
 80168fa:	6838      	ldr	r0, [r7, #0]
 80168fc:	f000 fb64 	bl	8016fc8 <RegionAU915SetBandTxDone>
 8016900:	e000      	b.n	8016904 <RegionSetBandTxDone+0x1c>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8016902:	bf00      	nop
        }
    }
}
 8016904:	3708      	adds	r7, #8
 8016906:	46bd      	mov	sp, r7
 8016908:	bd80      	pop	{r7, pc}

0801690a <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 801690a:	b580      	push	{r7, lr}
 801690c:	b082      	sub	sp, #8
 801690e:	af00      	add	r7, sp, #0
 8016910:	4603      	mov	r3, r0
 8016912:	6039      	str	r1, [r7, #0]
 8016914:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016916:	79fb      	ldrb	r3, [r7, #7]
 8016918:	2b01      	cmp	r3, #1
 801691a:	d103      	bne.n	8016924 <RegionInitDefaults+0x1a>
    {
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
 801691c:	6838      	ldr	r0, [r7, #0]
 801691e:	f000 fb7f 	bl	8017020 <RegionAU915InitDefaults>
 8016922:	e000      	b.n	8016926 <RegionInitDefaults+0x1c>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8016924:	bf00      	nop
        }
    }
}
 8016926:	bf00      	nop
 8016928:	3708      	adds	r7, #8
 801692a:	46bd      	mov	sp, r7
 801692c:	bd80      	pop	{r7, pc}

0801692e <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801692e:	b580      	push	{r7, lr}
 8016930:	b082      	sub	sp, #8
 8016932:	af00      	add	r7, sp, #0
 8016934:	4603      	mov	r3, r0
 8016936:	6039      	str	r1, [r7, #0]
 8016938:	71fb      	strb	r3, [r7, #7]
 801693a:	4613      	mov	r3, r2
 801693c:	71bb      	strb	r3, [r7, #6]
    switch( region )
 801693e:	79fb      	ldrb	r3, [r7, #7]
 8016940:	2b01      	cmp	r3, #1
 8016942:	d106      	bne.n	8016952 <RegionVerify+0x24>
    {
        AS923_VERIFY( );
        AU915_VERIFY( );
 8016944:	79bb      	ldrb	r3, [r7, #6]
 8016946:	4619      	mov	r1, r3
 8016948:	6838      	ldr	r0, [r7, #0]
 801694a:	f000 fc9b 	bl	8017284 <RegionAU915Verify>
 801694e:	4603      	mov	r3, r0
 8016950:	e000      	b.n	8016954 <RegionVerify+0x26>
        IN865_VERIFY( );
        US915_VERIFY( );
        RU864_VERIFY( );
        default:
        {
            return false;
 8016952:	2300      	movs	r3, #0
        }
    }
}
 8016954:	4618      	mov	r0, r3
 8016956:	3708      	adds	r7, #8
 8016958:	46bd      	mov	sp, r7
 801695a:	bd80      	pop	{r7, pc}

0801695c <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 801695c:	b580      	push	{r7, lr}
 801695e:	b082      	sub	sp, #8
 8016960:	af00      	add	r7, sp, #0
 8016962:	4603      	mov	r3, r0
 8016964:	6039      	str	r1, [r7, #0]
 8016966:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016968:	79fb      	ldrb	r3, [r7, #7]
 801696a:	2b01      	cmp	r3, #1
 801696c:	d103      	bne.n	8016976 <RegionApplyCFList+0x1a>
    {
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
 801696e:	6838      	ldr	r0, [r7, #0]
 8016970:	f000 fd16 	bl	80173a0 <RegionAU915ApplyCFList>
 8016974:	e000      	b.n	8016978 <RegionApplyCFList+0x1c>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8016976:	bf00      	nop
        }
    }
}
 8016978:	bf00      	nop
 801697a:	3708      	adds	r7, #8
 801697c:	46bd      	mov	sp, r7
 801697e:	bd80      	pop	{r7, pc}

08016980 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8016980:	b580      	push	{r7, lr}
 8016982:	b082      	sub	sp, #8
 8016984:	af00      	add	r7, sp, #0
 8016986:	4603      	mov	r3, r0
 8016988:	6039      	str	r1, [r7, #0]
 801698a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801698c:	79fb      	ldrb	r3, [r7, #7]
 801698e:	2b01      	cmp	r3, #1
 8016990:	d104      	bne.n	801699c <RegionChanMaskSet+0x1c>
    {
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
 8016992:	6838      	ldr	r0, [r7, #0]
 8016994:	f000 fd76 	bl	8017484 <RegionAU915ChanMaskSet>
 8016998:	4603      	mov	r3, r0
 801699a:	e000      	b.n	801699e <RegionChanMaskSet+0x1e>
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 801699c:	2300      	movs	r3, #0
        }
    }
}
 801699e:	4618      	mov	r0, r3
 80169a0:	3708      	adds	r7, #8
 80169a2:	46bd      	mov	sp, r7
 80169a4:	bd80      	pop	{r7, pc}

080169a6 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80169a6:	b580      	push	{r7, lr}
 80169a8:	b082      	sub	sp, #8
 80169aa:	af00      	add	r7, sp, #0
 80169ac:	603b      	str	r3, [r7, #0]
 80169ae:	4603      	mov	r3, r0
 80169b0:	71fb      	strb	r3, [r7, #7]
 80169b2:	460b      	mov	r3, r1
 80169b4:	71bb      	strb	r3, [r7, #6]
 80169b6:	4613      	mov	r3, r2
 80169b8:	717b      	strb	r3, [r7, #5]
    switch( region )
 80169ba:	79fb      	ldrb	r3, [r7, #7]
 80169bc:	2b01      	cmp	r3, #1
 80169be:	d107      	bne.n	80169d0 <RegionComputeRxWindowParameters+0x2a>
    {
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
 80169c0:	7979      	ldrb	r1, [r7, #5]
 80169c2:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80169c6:	693b      	ldr	r3, [r7, #16]
 80169c8:	683a      	ldr	r2, [r7, #0]
 80169ca:	f000 fdb3 	bl	8017534 <RegionAU915ComputeRxWindowParameters>
 80169ce:	e000      	b.n	80169d2 <RegionComputeRxWindowParameters+0x2c>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 80169d0:	bf00      	nop
        }
    }
}
 80169d2:	bf00      	nop
 80169d4:	3708      	adds	r7, #8
 80169d6:	46bd      	mov	sp, r7
 80169d8:	bd80      	pop	{r7, pc}

080169da <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80169da:	b580      	push	{r7, lr}
 80169dc:	b084      	sub	sp, #16
 80169de:	af00      	add	r7, sp, #0
 80169e0:	4603      	mov	r3, r0
 80169e2:	60b9      	str	r1, [r7, #8]
 80169e4:	607a      	str	r2, [r7, #4]
 80169e6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80169e8:	7bfb      	ldrb	r3, [r7, #15]
 80169ea:	2b01      	cmp	r3, #1
 80169ec:	d105      	bne.n	80169fa <RegionRxConfig+0x20>
    {
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
 80169ee:	6879      	ldr	r1, [r7, #4]
 80169f0:	68b8      	ldr	r0, [r7, #8]
 80169f2:	f000 fde9 	bl	80175c8 <RegionAU915RxConfig>
 80169f6:	4603      	mov	r3, r0
 80169f8:	e000      	b.n	80169fc <RegionRxConfig+0x22>
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 80169fa:	2300      	movs	r3, #0
        }
    }
}
 80169fc:	4618      	mov	r0, r3
 80169fe:	3710      	adds	r7, #16
 8016a00:	46bd      	mov	sp, r7
 8016a02:	bd80      	pop	{r7, pc}

08016a04 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8016a04:	b580      	push	{r7, lr}
 8016a06:	b084      	sub	sp, #16
 8016a08:	af00      	add	r7, sp, #0
 8016a0a:	60b9      	str	r1, [r7, #8]
 8016a0c:	607a      	str	r2, [r7, #4]
 8016a0e:	603b      	str	r3, [r7, #0]
 8016a10:	4603      	mov	r3, r0
 8016a12:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016a14:	7bfb      	ldrb	r3, [r7, #15]
 8016a16:	2b01      	cmp	r3, #1
 8016a18:	d106      	bne.n	8016a28 <RegionTxConfig+0x24>
    {
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
 8016a1a:	683a      	ldr	r2, [r7, #0]
 8016a1c:	6879      	ldr	r1, [r7, #4]
 8016a1e:	68b8      	ldr	r0, [r7, #8]
 8016a20:	f000 fe56 	bl	80176d0 <RegionAU915TxConfig>
 8016a24:	4603      	mov	r3, r0
 8016a26:	e000      	b.n	8016a2a <RegionTxConfig+0x26>
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8016a28:	2300      	movs	r3, #0
        }
    }
}
 8016a2a:	4618      	mov	r0, r3
 8016a2c:	3710      	adds	r7, #16
 8016a2e:	46bd      	mov	sp, r7
 8016a30:	bd80      	pop	{r7, pc}

08016a32 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8016a32:	b580      	push	{r7, lr}
 8016a34:	b086      	sub	sp, #24
 8016a36:	af02      	add	r7, sp, #8
 8016a38:	60b9      	str	r1, [r7, #8]
 8016a3a:	607a      	str	r2, [r7, #4]
 8016a3c:	603b      	str	r3, [r7, #0]
 8016a3e:	4603      	mov	r3, r0
 8016a40:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016a42:	7bfb      	ldrb	r3, [r7, #15]
 8016a44:	2b01      	cmp	r3, #1
 8016a46:	d109      	bne.n	8016a5c <RegionLinkAdrReq+0x2a>
    {
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
 8016a48:	69fb      	ldr	r3, [r7, #28]
 8016a4a:	9300      	str	r3, [sp, #0]
 8016a4c:	69bb      	ldr	r3, [r7, #24]
 8016a4e:	683a      	ldr	r2, [r7, #0]
 8016a50:	6879      	ldr	r1, [r7, #4]
 8016a52:	68b8      	ldr	r0, [r7, #8]
 8016a54:	f000 fee0 	bl	8017818 <RegionAU915LinkAdrReq>
 8016a58:	4603      	mov	r3, r0
 8016a5a:	e000      	b.n	8016a5e <RegionLinkAdrReq+0x2c>
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8016a5c:	2300      	movs	r3, #0
        }
    }
}
 8016a5e:	4618      	mov	r0, r3
 8016a60:	3710      	adds	r7, #16
 8016a62:	46bd      	mov	sp, r7
 8016a64:	bd80      	pop	{r7, pc}

08016a66 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8016a66:	b580      	push	{r7, lr}
 8016a68:	b082      	sub	sp, #8
 8016a6a:	af00      	add	r7, sp, #0
 8016a6c:	4603      	mov	r3, r0
 8016a6e:	6039      	str	r1, [r7, #0]
 8016a70:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016a72:	79fb      	ldrb	r3, [r7, #7]
 8016a74:	2b01      	cmp	r3, #1
 8016a76:	d104      	bne.n	8016a82 <RegionRxParamSetupReq+0x1c>
    {
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
 8016a78:	6838      	ldr	r0, [r7, #0]
 8016a7a:	f001 f8e7 	bl	8017c4c <RegionAU915RxParamSetupReq>
 8016a7e:	4603      	mov	r3, r0
 8016a80:	e000      	b.n	8016a84 <RegionRxParamSetupReq+0x1e>
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8016a82:	2300      	movs	r3, #0
        }
    }
}
 8016a84:	4618      	mov	r0, r3
 8016a86:	3708      	adds	r7, #8
 8016a88:	46bd      	mov	sp, r7
 8016a8a:	bd80      	pop	{r7, pc}

08016a8c <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8016a8c:	b580      	push	{r7, lr}
 8016a8e:	b082      	sub	sp, #8
 8016a90:	af00      	add	r7, sp, #0
 8016a92:	4603      	mov	r3, r0
 8016a94:	6039      	str	r1, [r7, #0]
 8016a96:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016a98:	79fb      	ldrb	r3, [r7, #7]
 8016a9a:	2b01      	cmp	r3, #1
 8016a9c:	d104      	bne.n	8016aa8 <RegionNewChannelReq+0x1c>
    {
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
 8016a9e:	6838      	ldr	r0, [r7, #0]
 8016aa0:	f001 f91a 	bl	8017cd8 <RegionAU915NewChannelReq>
 8016aa4:	4603      	mov	r3, r0
 8016aa6:	e000      	b.n	8016aaa <RegionNewChannelReq+0x1e>
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8016aa8:	2300      	movs	r3, #0
        }
    }
}
 8016aaa:	4618      	mov	r0, r3
 8016aac:	3708      	adds	r7, #8
 8016aae:	46bd      	mov	sp, r7
 8016ab0:	bd80      	pop	{r7, pc}

08016ab2 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8016ab2:	b580      	push	{r7, lr}
 8016ab4:	b082      	sub	sp, #8
 8016ab6:	af00      	add	r7, sp, #0
 8016ab8:	4603      	mov	r3, r0
 8016aba:	6039      	str	r1, [r7, #0]
 8016abc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016abe:	79fb      	ldrb	r3, [r7, #7]
 8016ac0:	2b01      	cmp	r3, #1
 8016ac2:	d104      	bne.n	8016ace <RegionTxParamSetupReq+0x1c>
    {
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
 8016ac4:	6838      	ldr	r0, [r7, #0]
 8016ac6:	f001 f912 	bl	8017cee <RegionAU915TxParamSetupReq>
 8016aca:	4603      	mov	r3, r0
 8016acc:	e000      	b.n	8016ad0 <RegionTxParamSetupReq+0x1e>
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8016ace:	2300      	movs	r3, #0
        }
    }
}
 8016ad0:	4618      	mov	r0, r3
 8016ad2:	3708      	adds	r7, #8
 8016ad4:	46bd      	mov	sp, r7
 8016ad6:	bd80      	pop	{r7, pc}

08016ad8 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8016ad8:	b580      	push	{r7, lr}
 8016ada:	b082      	sub	sp, #8
 8016adc:	af00      	add	r7, sp, #0
 8016ade:	4603      	mov	r3, r0
 8016ae0:	6039      	str	r1, [r7, #0]
 8016ae2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8016ae4:	79fb      	ldrb	r3, [r7, #7]
 8016ae6:	2b01      	cmp	r3, #1
 8016ae8:	d104      	bne.n	8016af4 <RegionDlChannelReq+0x1c>
    {
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
 8016aea:	6838      	ldr	r0, [r7, #0]
 8016aec:	f001 f909 	bl	8017d02 <RegionAU915DlChannelReq>
 8016af0:	4603      	mov	r3, r0
 8016af2:	e000      	b.n	8016af6 <RegionDlChannelReq+0x1e>
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8016af4:	2300      	movs	r3, #0
        }
    }
}
 8016af6:	4618      	mov	r0, r3
 8016af8:	3708      	adds	r7, #8
 8016afa:	46bd      	mov	sp, r7
 8016afc:	bd80      	pop	{r7, pc}

08016afe <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8016afe:	b580      	push	{r7, lr}
 8016b00:	b082      	sub	sp, #8
 8016b02:	af00      	add	r7, sp, #0
 8016b04:	4603      	mov	r3, r0
 8016b06:	71fb      	strb	r3, [r7, #7]
 8016b08:	460b      	mov	r3, r1
 8016b0a:	71bb      	strb	r3, [r7, #6]
 8016b0c:	4613      	mov	r3, r2
 8016b0e:	717b      	strb	r3, [r7, #5]
    switch( region )
 8016b10:	79fb      	ldrb	r3, [r7, #7]
 8016b12:	2b01      	cmp	r3, #1
 8016b14:	d108      	bne.n	8016b28 <RegionAlternateDr+0x2a>
    {
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
 8016b16:	797a      	ldrb	r2, [r7, #5]
 8016b18:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8016b1c:	4611      	mov	r1, r2
 8016b1e:	4618      	mov	r0, r3
 8016b20:	f001 f8fa 	bl	8017d18 <RegionAU915AlternateDr>
 8016b24:	4603      	mov	r3, r0
 8016b26:	e000      	b.n	8016b2a <RegionAlternateDr+0x2c>
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8016b28:	2300      	movs	r3, #0
        }
    }
}
 8016b2a:	4618      	mov	r0, r3
 8016b2c:	3708      	adds	r7, #8
 8016b2e:	46bd      	mov	sp, r7
 8016b30:	bd80      	pop	{r7, pc}

08016b32 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8016b32:	b580      	push	{r7, lr}
 8016b34:	b084      	sub	sp, #16
 8016b36:	af00      	add	r7, sp, #0
 8016b38:	60b9      	str	r1, [r7, #8]
 8016b3a:	607a      	str	r2, [r7, #4]
 8016b3c:	603b      	str	r3, [r7, #0]
 8016b3e:	4603      	mov	r3, r0
 8016b40:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8016b42:	7bfb      	ldrb	r3, [r7, #15]
 8016b44:	2b01      	cmp	r3, #1
 8016b46:	d107      	bne.n	8016b58 <RegionNextChannel+0x26>
    {
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
 8016b48:	69bb      	ldr	r3, [r7, #24]
 8016b4a:	683a      	ldr	r2, [r7, #0]
 8016b4c:	6879      	ldr	r1, [r7, #4]
 8016b4e:	68b8      	ldr	r0, [r7, #8]
 8016b50:	f001 f918 	bl	8017d84 <RegionAU915NextChannel>
 8016b54:	4603      	mov	r3, r0
 8016b56:	e000      	b.n	8016b5a <RegionNextChannel+0x28>
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8016b58:	2309      	movs	r3, #9
        }
    }
}
 8016b5a:	4618      	mov	r0, r3
 8016b5c:	3710      	adds	r7, #16
 8016b5e:	46bd      	mov	sp, r7
 8016b60:	bd80      	pop	{r7, pc}

08016b62 <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8016b62:	b590      	push	{r4, r7, lr}
 8016b64:	b083      	sub	sp, #12
 8016b66:	af00      	add	r7, sp, #0
 8016b68:	4604      	mov	r4, r0
 8016b6a:	4608      	mov	r0, r1
 8016b6c:	4611      	mov	r1, r2
 8016b6e:	461a      	mov	r2, r3
 8016b70:	4623      	mov	r3, r4
 8016b72:	71fb      	strb	r3, [r7, #7]
 8016b74:	4603      	mov	r3, r0
 8016b76:	71bb      	strb	r3, [r7, #6]
 8016b78:	460b      	mov	r3, r1
 8016b7a:	717b      	strb	r3, [r7, #5]
 8016b7c:	4613      	mov	r3, r2
 8016b7e:	713b      	strb	r3, [r7, #4]
    switch( region )
 8016b80:	79fb      	ldrb	r3, [r7, #7]
 8016b82:	2b01      	cmp	r3, #1
 8016b84:	d109      	bne.n	8016b9a <RegionApplyDrOffset+0x38>
    {
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
 8016b86:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8016b8a:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8016b8e:	79bb      	ldrb	r3, [r7, #6]
 8016b90:	4618      	mov	r0, r3
 8016b92:	f001 f9e3 	bl	8017f5c <RegionAU915ApplyDrOffset>
 8016b96:	4603      	mov	r3, r0
 8016b98:	e000      	b.n	8016b9c <RegionApplyDrOffset+0x3a>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8016b9a:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8016b9c:	4618      	mov	r0, r3
 8016b9e:	370c      	adds	r7, #12
 8016ba0:	46bd      	mov	sp, r7
 8016ba2:	bd90      	pop	{r4, r7, pc}

08016ba4 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8016ba4:	b480      	push	{r7}
 8016ba6:	b083      	sub	sp, #12
 8016ba8:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8016baa:	4b04      	ldr	r3, [pc, #16]	@ (8016bbc <RegionGetVersion+0x18>)
 8016bac:	607b      	str	r3, [r7, #4]

    return version;
 8016bae:	687b      	ldr	r3, [r7, #4]
}
 8016bb0:	4618      	mov	r0, r3
 8016bb2:	370c      	adds	r7, #12
 8016bb4:	46bd      	mov	sp, r7
 8016bb6:	bc80      	pop	{r7}
 8016bb8:	4770      	bx	lr
 8016bba:	bf00      	nop
 8016bbc:	02010003 	.word	0x02010003

08016bc0 <VerifyRfFreq>:
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static bool VerifyRfFreq( uint32_t freq )
{
 8016bc0:	b580      	push	{r7, lr}
 8016bc2:	b082      	sub	sp, #8
 8016bc4:	af00      	add	r7, sp, #0
 8016bc6:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8016bc8:	4b18      	ldr	r3, [pc, #96]	@ (8016c2c <VerifyRfFreq+0x6c>)
 8016bca:	6a1b      	ldr	r3, [r3, #32]
 8016bcc:	6878      	ldr	r0, [r7, #4]
 8016bce:	4798      	blx	r3
 8016bd0:	4603      	mov	r3, r0
 8016bd2:	f083 0301 	eor.w	r3, r3, #1
 8016bd6:	b2db      	uxtb	r3, r3
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	d001      	beq.n	8016be0 <VerifyRfFreq+0x20>
    {
        return false;
 8016bdc:	2300      	movs	r3, #0
 8016bde:	e021      	b.n	8016c24 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < AU915_FIRST_RX1_CHANNEL ) ||
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	4a13      	ldr	r2, [pc, #76]	@ (8016c30 <VerifyRfFreq+0x70>)
 8016be4:	4293      	cmp	r3, r2
 8016be6:	d910      	bls.n	8016c0a <VerifyRfFreq+0x4a>
 8016be8:	687b      	ldr	r3, [r7, #4]
 8016bea:	4a12      	ldr	r2, [pc, #72]	@ (8016c34 <VerifyRfFreq+0x74>)
 8016bec:	4293      	cmp	r3, r2
 8016bee:	d80c      	bhi.n	8016c0a <VerifyRfFreq+0x4a>
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) AU915_FIRST_RX1_CHANNEL ) % ( uint32_t ) AU915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8016bf0:	687a      	ldr	r2, [r7, #4]
 8016bf2:	4b11      	ldr	r3, [pc, #68]	@ (8016c38 <VerifyRfFreq+0x78>)
 8016bf4:	4413      	add	r3, r2
 8016bf6:	4a11      	ldr	r2, [pc, #68]	@ (8016c3c <VerifyRfFreq+0x7c>)
 8016bf8:	fba2 1203 	umull	r1, r2, r2, r3
 8016bfc:	0c92      	lsrs	r2, r2, #18
 8016bfe:	4910      	ldr	r1, [pc, #64]	@ (8016c40 <VerifyRfFreq+0x80>)
 8016c00:	fb01 f202 	mul.w	r2, r1, r2
 8016c04:	1a9a      	subs	r2, r3, r2
        ( freq > AU915_LAST_RX1_CHANNEL ) ||
 8016c06:	2a00      	cmp	r2, #0
 8016c08:	d001      	beq.n	8016c0e <VerifyRfFreq+0x4e>
    {
        return false;
 8016c0a:	2300      	movs	r3, #0
 8016c0c:	e00a      	b.n	8016c24 <VerifyRfFreq+0x64>
    }

    // Tx frequencies for 125kHz
    // Also includes the range for 500kHz channels
    if( ( freq < 915200000 ) ||  ( freq > 927800000 ) )
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	4a0c      	ldr	r2, [pc, #48]	@ (8016c44 <VerifyRfFreq+0x84>)
 8016c12:	4293      	cmp	r3, r2
 8016c14:	d903      	bls.n	8016c1e <VerifyRfFreq+0x5e>
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	4a0b      	ldr	r2, [pc, #44]	@ (8016c48 <VerifyRfFreq+0x88>)
 8016c1a:	4293      	cmp	r3, r2
 8016c1c:	d901      	bls.n	8016c22 <VerifyRfFreq+0x62>
    {
        return false;
 8016c1e:	2300      	movs	r3, #0
 8016c20:	e000      	b.n	8016c24 <VerifyRfFreq+0x64>
    }
    return true;
 8016c22:	2301      	movs	r3, #1
}
 8016c24:	4618      	mov	r0, r3
 8016c26:	3708      	adds	r7, #8
 8016c28:	46bd      	mov	sp, r7
 8016c2a:	bd80      	pop	{r7, pc}
 8016c2c:	0802200c 	.word	0x0802200c
 8016c30:	3708709f 	.word	0x3708709f
 8016c34:	374886e0 	.word	0x374886e0
 8016c38:	c8f78f60 	.word	0xc8f78f60
 8016c3c:	6fd91d85 	.word	0x6fd91d85
 8016c40:	000927c0 	.word	0x000927c0
 8016c44:	368cd7ff 	.word	0x368cd7ff
 8016c48:	374d1ac0 	.word	0x374d1ac0

08016c4c <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8016c4c:	b590      	push	{r4, r7, lr}
 8016c4e:	b089      	sub	sp, #36	@ 0x24
 8016c50:	af04      	add	r7, sp, #16
 8016c52:	4603      	mov	r3, r0
 8016c54:	460a      	mov	r2, r1
 8016c56:	71fb      	strb	r3, [r7, #7]
 8016c58:	4613      	mov	r3, r2
 8016c5a:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesAU915[datarate];
 8016c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016c60:	4a0f      	ldr	r2, [pc, #60]	@ (8016ca0 <GetTimeOnAir+0x54>)
 8016c62:	5cd3      	ldrb	r3, [r2, r3]
 8016c64:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsAU915 );
 8016c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016c6a:	490e      	ldr	r1, [pc, #56]	@ (8016ca4 <GetTimeOnAir+0x58>)
 8016c6c:	4618      	mov	r0, r3
 8016c6e:	f002 f89f 	bl	8018db0 <RegionCommonGetBandwidth>
 8016c72:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8016c74:	4b0c      	ldr	r3, [pc, #48]	@ (8016ca8 <GetTimeOnAir+0x5c>)
 8016c76:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8016c78:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016c7c:	88bb      	ldrh	r3, [r7, #4]
 8016c7e:	b2db      	uxtb	r3, r3
 8016c80:	2101      	movs	r1, #1
 8016c82:	9103      	str	r1, [sp, #12]
 8016c84:	9302      	str	r3, [sp, #8]
 8016c86:	2300      	movs	r3, #0
 8016c88:	9301      	str	r3, [sp, #4]
 8016c8a:	2308      	movs	r3, #8
 8016c8c:	9300      	str	r3, [sp, #0]
 8016c8e:	2301      	movs	r3, #1
 8016c90:	68b9      	ldr	r1, [r7, #8]
 8016c92:	2001      	movs	r0, #1
 8016c94:	47a0      	blx	r4
 8016c96:	4603      	mov	r3, r0
}
 8016c98:	4618      	mov	r0, r3
 8016c9a:	3714      	adds	r7, #20
 8016c9c:	46bd      	mov	sp, r7
 8016c9e:	bd90      	pop	{r4, r7, pc}
 8016ca0:	08021f50 	.word	0x08021f50
 8016ca4:	08021f60 	.word	0x08021f60
 8016ca8:	0802200c 	.word	0x0802200c

08016cac <RegionAU915GetPhyParam>:
#endif /* REGION_AU915 */

PhyParam_t RegionAU915GetPhyParam( GetPhyParams_t* getPhy )
{
 8016cac:	b580      	push	{r7, lr}
 8016cae:	b088      	sub	sp, #32
 8016cb0:	af00      	add	r7, sp, #0
 8016cb2:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8016cb4:	2300      	movs	r3, #0
 8016cb6:	61bb      	str	r3, [r7, #24]

#if defined( REGION_AU915 )
    switch( getPhy->Attribute )
 8016cb8:	687b      	ldr	r3, [r7, #4]
 8016cba:	781b      	ldrb	r3, [r3, #0]
 8016cbc:	3b01      	subs	r3, #1
 8016cbe:	2b37      	cmp	r3, #55	@ 0x37
 8016cc0:	f200 8161 	bhi.w	8016f86 <RegionAU915GetPhyParam+0x2da>
 8016cc4:	a201      	add	r2, pc, #4	@ (adr r2, 8016ccc <RegionAU915GetPhyParam+0x20>)
 8016cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016cca:	bf00      	nop
 8016ccc:	08016dad 	.word	0x08016dad
 8016cd0:	08016dc1 	.word	0x08016dc1
 8016cd4:	08016f87 	.word	0x08016f87
 8016cd8:	08016f87 	.word	0x08016f87
 8016cdc:	08016f87 	.word	0x08016f87
 8016ce0:	08016dd5 	.word	0x08016dd5
 8016ce4:	08016f87 	.word	0x08016f87
 8016ce8:	08016e1b 	.word	0x08016e1b
 8016cec:	08016f87 	.word	0x08016f87
 8016cf0:	08016e21 	.word	0x08016e21
 8016cf4:	08016e27 	.word	0x08016e27
 8016cf8:	08016e2d 	.word	0x08016e2d
 8016cfc:	08016e33 	.word	0x08016e33
 8016d00:	08016e5b 	.word	0x08016e5b
 8016d04:	08016e83 	.word	0x08016e83
 8016d08:	08016e89 	.word	0x08016e89
 8016d0c:	08016e91 	.word	0x08016e91
 8016d10:	08016e99 	.word	0x08016e99
 8016d14:	08016ea1 	.word	0x08016ea1
 8016d18:	08016ea9 	.word	0x08016ea9
 8016d1c:	08016eb1 	.word	0x08016eb1
 8016d20:	08016ec5 	.word	0x08016ec5
 8016d24:	08016ecb 	.word	0x08016ecb
 8016d28:	08016ed1 	.word	0x08016ed1
 8016d2c:	08016ed7 	.word	0x08016ed7
 8016d30:	08016ee3 	.word	0x08016ee3
 8016d34:	08016eef 	.word	0x08016eef
 8016d38:	08016ef5 	.word	0x08016ef5
 8016d3c:	08016efd 	.word	0x08016efd
 8016d40:	08016f03 	.word	0x08016f03
 8016d44:	08016f09 	.word	0x08016f09
 8016d48:	08016f0f 	.word	0x08016f0f
 8016d4c:	08016ddb 	.word	0x08016ddb
 8016d50:	08016f87 	.word	0x08016f87
 8016d54:	08016f87 	.word	0x08016f87
 8016d58:	08016f87 	.word	0x08016f87
 8016d5c:	08016f87 	.word	0x08016f87
 8016d60:	08016f87 	.word	0x08016f87
 8016d64:	08016f87 	.word	0x08016f87
 8016d68:	08016f87 	.word	0x08016f87
 8016d6c:	08016f87 	.word	0x08016f87
 8016d70:	08016f87 	.word	0x08016f87
 8016d74:	08016f87 	.word	0x08016f87
 8016d78:	08016f87 	.word	0x08016f87
 8016d7c:	08016f87 	.word	0x08016f87
 8016d80:	08016f87 	.word	0x08016f87
 8016d84:	08016f15 	.word	0x08016f15
 8016d88:	08016f29 	.word	0x08016f29
 8016d8c:	08016f37 	.word	0x08016f37
 8016d90:	08016f3d 	.word	0x08016f3d
 8016d94:	08016f87 	.word	0x08016f87
 8016d98:	08016f43 	.word	0x08016f43
 8016d9c:	08016f57 	.word	0x08016f57
 8016da0:	08016f5d 	.word	0x08016f5d
 8016da4:	08016f63 	.word	0x08016f63
 8016da8:	08016f73 	.word	0x08016f73
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0)
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	78db      	ldrb	r3, [r3, #3]
 8016db0:	2b00      	cmp	r3, #0
 8016db2:	d102      	bne.n	8016dba <RegionAU915GetPhyParam+0x10e>
            {
                phyParam.Value = AU915_RX_MIN_DATARATE;
 8016db4:	2308      	movs	r3, #8
 8016db6:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 8016db8:	e0e6      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 8016dba:	2302      	movs	r3, #2
 8016dbc:	61bb      	str	r3, [r7, #24]
            break;
 8016dbe:	e0e3      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MIN_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0)
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	789b      	ldrb	r3, [r3, #2]
 8016dc4:	2b00      	cmp	r3, #0
 8016dc6:	d102      	bne.n	8016dce <RegionAU915GetPhyParam+0x122>
            {
                phyParam.Value = AU915_TX_MIN_DATARATE;
 8016dc8:	2300      	movs	r3, #0
 8016dca:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
            }
            break;
 8016dcc:	e0dc      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = AU915_DWELL_LIMIT_DATARATE;
 8016dce:	2302      	movs	r3, #2
 8016dd0:	61bb      	str	r3, [r7, #24]
            break;
 8016dd2:	e0d9      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = AU915_DEFAULT_DATARATE;
 8016dd4:	2302      	movs	r3, #2
 8016dd6:	61bb      	str	r3, [r7, #24]
            break;
 8016dd8:	e0d6      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016de0:	733b      	strb	r3, [r7, #12]
 8016de2:	230d      	movs	r3, #13
 8016de4:	737b      	strb	r3, [r7, #13]
                .MaxDr = ( int8_t )AU915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )( ( getPhy->UplinkDwellTime == 0 ) ? AU915_TX_MIN_DATARATE : AU915_DWELL_LIMIT_DATARATE ),
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	789b      	ldrb	r3, [r3, #2]
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	d101      	bne.n	8016df2 <RegionAU915GetPhyParam+0x146>
 8016dee:	2300      	movs	r3, #0
 8016df0:	e000      	b.n	8016df4 <RegionAU915GetPhyParam+0x148>
 8016df2:	2302      	movs	r3, #2
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016df4:	73bb      	strb	r3, [r7, #14]
 8016df6:	2348      	movs	r3, #72	@ 0x48
 8016df8:	73fb      	strb	r3, [r7, #15]
                .NbChannels = AU915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8016dfa:	4b67      	ldr	r3, [pc, #412]	@ (8016f98 <RegionAU915GetPhyParam+0x2ec>)
 8016dfc:	681b      	ldr	r3, [r3, #0]
 8016dfe:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016e02:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 8016e04:	4b64      	ldr	r3, [pc, #400]	@ (8016f98 <RegionAU915GetPhyParam+0x2ec>)
 8016e06:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016e08:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8016e0a:	f107 030c 	add.w	r3, r7, #12
 8016e0e:	4618      	mov	r0, r3
 8016e10:	f001 ff7b 	bl	8018d0a <RegionCommonGetNextLowerTxDr>
 8016e14:	4603      	mov	r3, r0
 8016e16:	61bb      	str	r3, [r7, #24]
            break;
 8016e18:	e0b6      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = AU915_MAX_TX_POWER;
 8016e1a:	2300      	movs	r3, #0
 8016e1c:	61bb      	str	r3, [r7, #24]
            break;
 8016e1e:	e0b3      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = AU915_DEFAULT_TX_POWER;
 8016e20:	2300      	movs	r3, #0
 8016e22:	61bb      	str	r3, [r7, #24]
            break;
 8016e24:	e0b0      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 8016e26:	2340      	movs	r3, #64	@ 0x40
 8016e28:	61bb      	str	r3, [r7, #24]
            break;
 8016e2a:	e0ad      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8016e2c:	2320      	movs	r3, #32
 8016e2e:	61bb      	str	r3, [r7, #24]
            break;
 8016e30:	e0aa      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	789b      	ldrb	r3, [r3, #2]
 8016e36:	2b00      	cmp	r3, #0
 8016e38:	d107      	bne.n	8016e4a <RegionAU915GetPhyParam+0x19e>
            {
                phyParam.Value = MaxPayloadOfDatarateDwell0AU915[getPhy->Datarate];
 8016e3a:	687b      	ldr	r3, [r7, #4]
 8016e3c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e40:	461a      	mov	r2, r3
 8016e42:	4b56      	ldr	r3, [pc, #344]	@ (8016f9c <RegionAU915GetPhyParam+0x2f0>)
 8016e44:	5c9b      	ldrb	r3, [r3, r2]
 8016e46:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
            }
            break;
 8016e48:	e09e      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateDwell1AU915[getPhy->Datarate];
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e50:	461a      	mov	r2, r3
 8016e52:	4b53      	ldr	r3, [pc, #332]	@ (8016fa0 <RegionAU915GetPhyParam+0x2f4>)
 8016e54:	5c9b      	ldrb	r3, [r3, r2]
 8016e56:	61bb      	str	r3, [r7, #24]
            break;
 8016e58:	e096      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            if( getPhy->UplinkDwellTime == 0)
 8016e5a:	687b      	ldr	r3, [r7, #4]
 8016e5c:	789b      	ldrb	r3, [r3, #2]
 8016e5e:	2b00      	cmp	r3, #0
 8016e60:	d107      	bne.n	8016e72 <RegionAU915GetPhyParam+0x1c6>
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AU915[getPhy->Datarate];
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e68:	461a      	mov	r2, r3
 8016e6a:	4b4e      	ldr	r3, [pc, #312]	@ (8016fa4 <RegionAU915GetPhyParam+0x2f8>)
 8016e6c:	5c9b      	ldrb	r3, [r3, r2]
 8016e6e:	61bb      	str	r3, [r7, #24]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
            }
            break;
 8016e70:	e08a      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell1AU915[getPhy->Datarate];
 8016e72:	687b      	ldr	r3, [r7, #4]
 8016e74:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e78:	461a      	mov	r2, r3
 8016e7a:	4b4b      	ldr	r3, [pc, #300]	@ (8016fa8 <RegionAU915GetPhyParam+0x2fc>)
 8016e7c:	5c9b      	ldrb	r3, [r3, r2]
 8016e7e:	61bb      	str	r3, [r7, #24]
            break;
 8016e80:	e082      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = AU915_DUTY_CYCLE_ENABLED;
 8016e82:	2300      	movs	r3, #0
 8016e84:	61bb      	str	r3, [r7, #24]
            break;
 8016e86:	e07f      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = AU915_MAX_RX_WINDOW;
 8016e88:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8016e8c:	61bb      	str	r3, [r7, #24]
            break;
 8016e8e:	e07b      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8016e90:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8016e94:	61bb      	str	r3, [r7, #24]
            break;
 8016e96:	e077      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8016e98:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8016e9c:	61bb      	str	r3, [r7, #24]
            break;
 8016e9e:	e073      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8016ea0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8016ea4:	61bb      	str	r3, [r7, #24]
            break;
 8016ea6:	e06f      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8016ea8:	f241 7370 	movw	r3, #6000	@ 0x1770
 8016eac:	61bb      	str	r3, [r7, #24]
            break;
 8016eae:	e06b      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
            break;
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8016eb0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016eb4:	483d      	ldr	r0, [pc, #244]	@ (8016fac <RegionAU915GetPhyParam+0x300>)
 8016eb6:	f002 f813 	bl	8018ee0 <randr>
 8016eba:	4603      	mov	r3, r0
 8016ebc:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8016ec0:	61bb      	str	r3, [r7, #24]
            break;
 8016ec2:	e061      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 8016ec4:	2300      	movs	r3, #0
 8016ec6:	61bb      	str	r3, [r7, #24]
            break;
 8016ec8:	e05e      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = AU915_RX_WND_2_FREQ;
 8016eca:	4b39      	ldr	r3, [pc, #228]	@ (8016fb0 <RegionAU915GetPhyParam+0x304>)
 8016ecc:	61bb      	str	r3, [r7, #24]
            break;
 8016ece:	e05b      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AU915_RX_WND_2_DR;
 8016ed0:	2308      	movs	r3, #8
 8016ed2:	61bb      	str	r3, [r7, #24]
            break;
 8016ed4:	e058      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 8016ed6:	4b30      	ldr	r3, [pc, #192]	@ (8016f98 <RegionAU915GetPhyParam+0x2ec>)
 8016ed8:	681b      	ldr	r3, [r3, #0]
 8016eda:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8016ede:	61bb      	str	r3, [r7, #24]
            break;
 8016ee0:	e052      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 8016ee2:	4b2d      	ldr	r3, [pc, #180]	@ (8016f98 <RegionAU915GetPhyParam+0x2ec>)
 8016ee4:	681b      	ldr	r3, [r3, #0]
 8016ee6:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016eea:	61bb      	str	r3, [r7, #24]
            break;
 8016eec:	e04c      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = AU915_MAX_NB_CHANNELS;
 8016eee:	2348      	movs	r3, #72	@ 0x48
 8016ef0:	61bb      	str	r3, [r7, #24]
            break;
 8016ef2:	e049      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 8016ef4:	4b28      	ldr	r3, [pc, #160]	@ (8016f98 <RegionAU915GetPhyParam+0x2ec>)
 8016ef6:	681b      	ldr	r3, [r3, #0]
 8016ef8:	61bb      	str	r3, [r7, #24]
            break;
 8016efa:	e045      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = AU915_DEFAULT_UPLINK_DWELL_TIME;
 8016efc:	2301      	movs	r3, #1
 8016efe:	61bb      	str	r3, [r7, #24]
            break;
 8016f00:	e042      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 8016f02:	2300      	movs	r3, #0
 8016f04:	61bb      	str	r3, [r7, #24]
            break;
 8016f06:	e03f      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = AU915_DEFAULT_MAX_EIRP;
 8016f08:	4b2a      	ldr	r3, [pc, #168]	@ (8016fb4 <RegionAU915GetPhyParam+0x308>)
 8016f0a:	61bb      	str	r3, [r7, #24]
            break;
 8016f0c:	e03c      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = AU915_DEFAULT_ANTENNA_GAIN;
 8016f0e:	4b2a      	ldr	r3, [pc, #168]	@ (8016fb8 <RegionAU915GetPhyParam+0x30c>)
 8016f10:	61bb      	str	r3, [r7, #24]
            break;
 8016f12:	e039      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	791b      	ldrb	r3, [r3, #4]
 8016f18:	4a28      	ldr	r2, [pc, #160]	@ (8016fbc <RegionAU915GetPhyParam+0x310>)
 8016f1a:	4925      	ldr	r1, [pc, #148]	@ (8016fb0 <RegionAU915GetPhyParam+0x304>)
 8016f1c:	4618      	mov	r0, r3
 8016f1e:	f001 f8ef 	bl	8018100 <RegionBaseUSCalcDownlinkFrequency>
 8016f22:	4603      	mov	r3, r0
 8016f24:	61bb      	str	r3, [r7, #24]
                                                                AU915_BEACON_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8016f26:	e02f      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = AU915_BEACON_SIZE;
 8016f28:	2317      	movs	r3, #23
 8016f2a:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = AU915_RFU1_SIZE;
 8016f2c:	2304      	movs	r3, #4
 8016f2e:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = AU915_RFU2_SIZE;
 8016f30:	2303      	movs	r3, #3
 8016f32:	76bb      	strb	r3, [r7, #26]
            break;
 8016f34:	e028      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = AU915_BEACON_CHANNEL_DR;
 8016f36:	2308      	movs	r3, #8
 8016f38:	61bb      	str	r3, [r7, #24]
            break;
 8016f3a:	e025      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016f3c:	2308      	movs	r3, #8
 8016f3e:	61bb      	str	r3, [r7, #24]
            break;
 8016f40:	e022      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 8016f42:	687b      	ldr	r3, [r7, #4]
 8016f44:	791b      	ldrb	r3, [r3, #4]
 8016f46:	4a1d      	ldr	r2, [pc, #116]	@ (8016fbc <RegionAU915GetPhyParam+0x310>)
 8016f48:	4919      	ldr	r1, [pc, #100]	@ (8016fb0 <RegionAU915GetPhyParam+0x304>)
 8016f4a:	4618      	mov	r0, r3
 8016f4c:	f001 f8d8 	bl	8018100 <RegionBaseUSCalcDownlinkFrequency>
 8016f50:	4603      	mov	r3, r0
 8016f52:	61bb      	str	r3, [r7, #24]
                                                                AU915_PING_SLOT_CHANNEL_FREQ,
                                                                AU915_BEACON_CHANNEL_STEPWIDTH );
            break;
 8016f54:	e018      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = AU915_PING_SLOT_CHANNEL_DR;
 8016f56:	2308      	movs	r3, #8
 8016f58:	61bb      	str	r3, [r7, #24]
            break;
 8016f5a:	e015      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = AU915_BEACON_NB_CHANNELS;
 8016f5c:	2308      	movs	r3, #8
 8016f5e:	61bb      	str	r3, [r7, #24]
            break;
 8016f60:	e012      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesAU915[getPhy->Datarate];
 8016f62:	687b      	ldr	r3, [r7, #4]
 8016f64:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016f68:	461a      	mov	r2, r3
 8016f6a:	4b15      	ldr	r3, [pc, #84]	@ (8016fc0 <RegionAU915GetPhyParam+0x314>)
 8016f6c:	5c9b      	ldrb	r3, [r3, r2]
 8016f6e:	61bb      	str	r3, [r7, #24]
            break;
 8016f70:	e00a      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsAU915 );
 8016f72:	687b      	ldr	r3, [r7, #4]
 8016f74:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016f78:	4912      	ldr	r1, [pc, #72]	@ (8016fc4 <RegionAU915GetPhyParam+0x318>)
 8016f7a:	4618      	mov	r0, r3
 8016f7c:	f001 ff18 	bl	8018db0 <RegionCommonGetBandwidth>
 8016f80:	4603      	mov	r3, r0
 8016f82:	61bb      	str	r3, [r7, #24]
            break;
 8016f84:	e000      	b.n	8016f88 <RegionAU915GetPhyParam+0x2dc>
        }
        default:
        {
            break;
 8016f86:	bf00      	nop
        }
    }

#endif /* REGION_AU915 */
    return phyParam;
 8016f88:	69bb      	ldr	r3, [r7, #24]
 8016f8a:	61fb      	str	r3, [r7, #28]
 8016f8c:	69fb      	ldr	r3, [r7, #28]
}
 8016f8e:	4618      	mov	r0, r3
 8016f90:	3720      	adds	r7, #32
 8016f92:	46bd      	mov	sp, r7
 8016f94:	bd80      	pop	{r7, pc}
 8016f96:	bf00      	nop
 8016f98:	200021c0 	.word	0x200021c0
 8016f9c:	08021fcc 	.word	0x08021fcc
 8016fa0:	08021fec 	.word	0x08021fec
 8016fa4:	08021fdc 	.word	0x08021fdc
 8016fa8:	08021ffc 	.word	0x08021ffc
 8016fac:	fffffc18 	.word	0xfffffc18
 8016fb0:	370870a0 	.word	0x370870a0
 8016fb4:	41f00000 	.word	0x41f00000
 8016fb8:	4009999a 	.word	0x4009999a
 8016fbc:	000927c0 	.word	0x000927c0
 8016fc0:	08021f50 	.word	0x08021f50
 8016fc4:	08021f60 	.word	0x08021f60

08016fc8 <RegionAU915SetBandTxDone>:

void RegionAU915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8016fc8:	b590      	push	{r4, r7, lr}
 8016fca:	b085      	sub	sp, #20
 8016fcc:	af02      	add	r7, sp, #8
 8016fce:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceTxBackoffRefTime );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8016fd0:	4b11      	ldr	r3, [pc, #68]	@ (8017018 <RegionAU915SetBandTxDone+0x50>)
 8016fd2:	681a      	ldr	r2, [r3, #0]
 8016fd4:	4b11      	ldr	r3, [pc, #68]	@ (801701c <RegionAU915SetBandTxDone+0x54>)
 8016fd6:	6819      	ldr	r1, [r3, #0]
 8016fd8:	687b      	ldr	r3, [r7, #4]
 8016fda:	781b      	ldrb	r3, [r3, #0]
 8016fdc:	4618      	mov	r0, r3
 8016fde:	4603      	mov	r3, r0
 8016fe0:	005b      	lsls	r3, r3, #1
 8016fe2:	4403      	add	r3, r0
 8016fe4:	009b      	lsls	r3, r3, #2
 8016fe6:	440b      	add	r3, r1
 8016fe8:	3309      	adds	r3, #9
 8016fea:	781b      	ldrb	r3, [r3, #0]
 8016fec:	4619      	mov	r1, r3
 8016fee:	460b      	mov	r3, r1
 8016ff0:	005b      	lsls	r3, r3, #1
 8016ff2:	440b      	add	r3, r1
 8016ff4:	00db      	lsls	r3, r3, #3
 8016ff6:	18d0      	adds	r0, r2, r3
 8016ff8:	687b      	ldr	r3, [r7, #4]
 8016ffa:	6899      	ldr	r1, [r3, #8]
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	785c      	ldrb	r4, [r3, #1]
 8017000:	687b      	ldr	r3, [r7, #4]
 8017002:	691a      	ldr	r2, [r3, #16]
 8017004:	9200      	str	r2, [sp, #0]
 8017006:	68db      	ldr	r3, [r3, #12]
 8017008:	4622      	mov	r2, r4
 801700a:	f001 fa8b 	bl	8018524 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceTxBackoffRefTime );
#endif /* REGION_VERSION */
#endif /* REGION_AU915 */
}
 801700e:	bf00      	nop
 8017010:	370c      	adds	r7, #12
 8017012:	46bd      	mov	sp, r7
 8017014:	bd90      	pop	{r4, r7, pc}
 8017016:	bf00      	nop
 8017018:	200021c4 	.word	0x200021c4
 801701c:	200021c0 	.word	0x200021c0

08017020 <RegionAU915InitDefaults>:

void RegionAU915InitDefaults( InitDefaultsParams_t* params )
{
 8017020:	b580      	push	{r7, lr}
 8017022:	b08a      	sub	sp, #40	@ 0x28
 8017024:	af00      	add	r7, sp, #0
 8017026:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    Band_t bands[AU915_MAX_NB_BANDS] =
 8017028:	2301      	movs	r3, #1
 801702a:	81bb      	strh	r3, [r7, #12]
 801702c:	2300      	movs	r3, #0
 801702e:	73bb      	strb	r3, [r7, #14]
 8017030:	2300      	movs	r3, #0
 8017032:	613b      	str	r3, [r7, #16]
 8017034:	2300      	movs	r3, #0
 8017036:	617b      	str	r3, [r7, #20]
 8017038:	2300      	movs	r3, #0
 801703a:	61bb      	str	r3, [r7, #24]
 801703c:	2300      	movs	r3, #0
 801703e:	61fb      	str	r3, [r7, #28]
 8017040:	2300      	movs	r3, #0
 8017042:	f887 3020 	strb.w	r3, [r7, #32]
    {
        AU915_BAND0
    };

    switch( params->Type )
 8017046:	687b      	ldr	r3, [r7, #4]
 8017048:	7b1b      	ldrb	r3, [r3, #12]
 801704a:	2b00      	cmp	r3, #0
 801704c:	d007      	beq.n	801705e <RegionAU915InitDefaults+0x3e>
 801704e:	2b00      	cmp	r3, #0
 8017050:	f2c0 8104 	blt.w	801725c <RegionAU915InitDefaults+0x23c>
 8017054:	3b01      	subs	r3, #1
 8017056:	2b01      	cmp	r3, #1
 8017058:	f200 8100 	bhi.w	801725c <RegionAU915InitDefaults+0x23c>
 801705c:	e0ce      	b.n	80171fc <RegionAU915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801705e:	687b      	ldr	r3, [r7, #4]
 8017060:	681b      	ldr	r3, [r3, #0]
 8017062:	2b00      	cmp	r3, #0
 8017064:	f000 80fc 	beq.w	8017260 <RegionAU915InitDefaults+0x240>
 8017068:	687b      	ldr	r3, [r7, #4]
 801706a:	685b      	ldr	r3, [r3, #4]
 801706c:	2b00      	cmp	r3, #0
 801706e:	f000 80f7 	beq.w	8017260 <RegionAU915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	681b      	ldr	r3, [r3, #0]
 8017076:	4a7c      	ldr	r2, [pc, #496]	@ (8017268 <RegionAU915InitDefaults+0x248>)
 8017078:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801707a:	687b      	ldr	r3, [r7, #4]
 801707c:	685b      	ldr	r3, [r3, #4]
 801707e:	4a7b      	ldr	r2, [pc, #492]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 8017080:	6013      	str	r3, [r2, #0]
#if (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            RegionBands = (Band_t*) params->Bands;
 8017082:	687b      	ldr	r3, [r7, #4]
 8017084:	689b      	ldr	r3, [r3, #8]
 8017086:	4a7a      	ldr	r2, [pc, #488]	@ (8017270 <RegionAU915InitDefaults+0x250>)
 8017088:	6013      	str	r3, [r2, #0]
#endif /* REGION_VERSION */

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801708a:	4b77      	ldr	r3, [pc, #476]	@ (8017268 <RegionAU915InitDefaults+0x248>)
 801708c:	681b      	ldr	r3, [r3, #0]
 801708e:	2200      	movs	r2, #0
 8017090:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 8017092:	4b75      	ldr	r3, [pc, #468]	@ (8017268 <RegionAU915InitDefaults+0x248>)
 8017094:	681b      	ldr	r3, [r3, #0]
 8017096:	2200      	movs	r2, #0
 8017098:	735a      	strb	r2, [r3, #13]

            // Default bands
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * AU915_MAX_NB_BANDS );
 801709a:	4b75      	ldr	r3, [pc, #468]	@ (8017270 <RegionAU915InitDefaults+0x250>)
 801709c:	681b      	ldr	r3, [r3, #0]
 801709e:	f107 010c 	add.w	r1, r7, #12
 80170a2:	2218      	movs	r2, #24
 80170a4:	4618      	mov	r0, r3
 80170a6:	f001 ff32 	bl	8018f0e <memcpy1>
#endif /* REGION_VERSION */

            // Channels
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 80170aa:	2300      	movs	r3, #0
 80170ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80170b0:	e02e      	b.n	8017110 <RegionAU915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915200000 + i * 200000;
 80170b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80170b6:	4a6f      	ldr	r2, [pc, #444]	@ (8017274 <RegionAU915InitDefaults+0x254>)
 80170b8:	fb03 f202 	mul.w	r2, r3, r2
 80170bc:	4b6e      	ldr	r3, [pc, #440]	@ (8017278 <RegionAU915InitDefaults+0x258>)
 80170be:	4413      	add	r3, r2
 80170c0:	4a6a      	ldr	r2, [pc, #424]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 80170c2:	6811      	ldr	r1, [r2, #0]
 80170c4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80170c8:	4618      	mov	r0, r3
 80170ca:	4613      	mov	r3, r2
 80170cc:	005b      	lsls	r3, r3, #1
 80170ce:	4413      	add	r3, r2
 80170d0:	009b      	lsls	r3, r3, #2
 80170d2:	440b      	add	r3, r1
 80170d4:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_5 << 4 ) | DR_0;
 80170d6:	4b65      	ldr	r3, [pc, #404]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 80170d8:	6819      	ldr	r1, [r3, #0]
 80170da:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80170de:	4613      	mov	r3, r2
 80170e0:	005b      	lsls	r3, r3, #1
 80170e2:	4413      	add	r3, r2
 80170e4:	009b      	lsls	r3, r3, #2
 80170e6:	440b      	add	r3, r1
 80170e8:	3308      	adds	r3, #8
 80170ea:	2250      	movs	r2, #80	@ 0x50
 80170ec:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 80170ee:	4b5f      	ldr	r3, [pc, #380]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 80170f0:	6819      	ldr	r1, [r3, #0]
 80170f2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80170f6:	4613      	mov	r3, r2
 80170f8:	005b      	lsls	r3, r3, #1
 80170fa:	4413      	add	r3, r2
 80170fc:	009b      	lsls	r3, r3, #2
 80170fe:	440b      	add	r3, r1
 8017100:	3309      	adds	r3, #9
 8017102:	2200      	movs	r2, #0
 8017104:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < AU915_MAX_NB_CHANNELS - 8; i++ )
 8017106:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801710a:	3301      	adds	r3, #1
 801710c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8017110:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017114:	2b3f      	cmp	r3, #63	@ 0x3f
 8017116:	d9cc      	bls.n	80170b2 <RegionAU915InitDefaults+0x92>
            }
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8017118:	2340      	movs	r3, #64	@ 0x40
 801711a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801711e:	e02f      	b.n	8017180 <RegionAU915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 915900000 + ( i - ( AU915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8017120:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8017124:	3b40      	subs	r3, #64	@ 0x40
 8017126:	4a55      	ldr	r2, [pc, #340]	@ (801727c <RegionAU915InitDefaults+0x25c>)
 8017128:	fb03 f202 	mul.w	r2, r3, r2
 801712c:	4b54      	ldr	r3, [pc, #336]	@ (8017280 <RegionAU915InitDefaults+0x260>)
 801712e:	4413      	add	r3, r2
 8017130:	4a4e      	ldr	r2, [pc, #312]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 8017132:	6811      	ldr	r1, [r2, #0]
 8017134:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8017138:	4618      	mov	r0, r3
 801713a:	4613      	mov	r3, r2
 801713c:	005b      	lsls	r3, r3, #1
 801713e:	4413      	add	r3, r2
 8017140:	009b      	lsls	r3, r3, #2
 8017142:	440b      	add	r3, r1
 8017144:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_6 << 4 ) | DR_6;
 8017146:	4b49      	ldr	r3, [pc, #292]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 8017148:	6819      	ldr	r1, [r3, #0]
 801714a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801714e:	4613      	mov	r3, r2
 8017150:	005b      	lsls	r3, r3, #1
 8017152:	4413      	add	r3, r2
 8017154:	009b      	lsls	r3, r3, #2
 8017156:	440b      	add	r3, r1
 8017158:	3308      	adds	r3, #8
 801715a:	2266      	movs	r2, #102	@ 0x66
 801715c:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801715e:	4b43      	ldr	r3, [pc, #268]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 8017160:	6819      	ldr	r1, [r3, #0]
 8017162:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8017166:	4613      	mov	r3, r2
 8017168:	005b      	lsls	r3, r3, #1
 801716a:	4413      	add	r3, r2
 801716c:	009b      	lsls	r3, r3, #2
 801716e:	440b      	add	r3, r1
 8017170:	3309      	adds	r3, #9
 8017172:	2200      	movs	r2, #0
 8017174:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = AU915_MAX_NB_CHANNELS - 8; i < AU915_MAX_NB_CHANNELS; i++ )
 8017176:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801717a:	3301      	adds	r3, #1
 801717c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8017180:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8017184:	2b47      	cmp	r3, #71	@ 0x47
 8017186:	d9cb      	bls.n	8017120 <RegionAU915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 8017188:	4b38      	ldr	r3, [pc, #224]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 801718a:	681b      	ldr	r3, [r3, #0]
 801718c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017190:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 8017194:	4b35      	ldr	r3, [pc, #212]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 8017196:	681b      	ldr	r3, [r3, #0]
 8017198:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801719c:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 80171a0:	4b32      	ldr	r3, [pc, #200]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 80171a2:	681b      	ldr	r3, [r3, #0]
 80171a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80171a8:	f8a3 2370 	strh.w	r2, [r3, #880]	@ 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 80171ac:	4b2f      	ldr	r3, [pc, #188]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 80171ae:	681b      	ldr	r3, [r3, #0]
 80171b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80171b4:	f8a3 2372 	strh.w	r2, [r3, #882]	@ 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 80171b8:	4b2c      	ldr	r3, [pc, #176]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 80171ba:	681b      	ldr	r3, [r3, #0]
 80171bc:	22ff      	movs	r2, #255	@ 0xff
 80171be:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 80171c2:	4b2a      	ldr	r3, [pc, #168]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 80171c4:	681b      	ldr	r3, [r3, #0]
 80171c6:	2200      	movs	r2, #0
 80171c8:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80171cc:	4b27      	ldr	r3, [pc, #156]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 80171ce:	681b      	ldr	r3, [r3, #0]
 80171d0:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 80171d4:	4b25      	ldr	r3, [pc, #148]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 80171d6:	681b      	ldr	r3, [r3, #0]
 80171d8:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80171dc:	2206      	movs	r2, #6
 80171de:	4619      	mov	r1, r3
 80171e0:	f001 f97a 	bl	80184d8 <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 80171e4:	4b20      	ldr	r3, [pc, #128]	@ (8017268 <RegionAU915InitDefaults+0x248>)
 80171e6:	681b      	ldr	r3, [r3, #0]
 80171e8:	4618      	mov	r0, r3
 80171ea:	4b20      	ldr	r3, [pc, #128]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 80171ec:	681b      	ldr	r3, [r3, #0]
 80171ee:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80171f2:	2206      	movs	r2, #6
 80171f4:	4619      	mov	r1, r3
 80171f6:	f001 f96f 	bl	80184d8 <RegionCommonChanMaskCopy>
            break;
 80171fa:	e032      	b.n	8017262 <RegionAU915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 80171fc:	4b1b      	ldr	r3, [pc, #108]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 80171fe:	681b      	ldr	r3, [r3, #0]
 8017200:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8017204:	4b19      	ldr	r3, [pc, #100]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 8017206:	681b      	ldr	r3, [r3, #0]
 8017208:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 801720c:	2206      	movs	r2, #6
 801720e:	4619      	mov	r1, r3
 8017210:	f001 f962 	bl	80184d8 <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8017214:	2300      	movs	r3, #0
 8017216:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 801721a:	e01a      	b.n	8017252 <RegionAU915InitDefaults+0x232>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801721c:	4b12      	ldr	r3, [pc, #72]	@ (8017268 <RegionAU915InitDefaults+0x248>)
 801721e:	681b      	ldr	r3, [r3, #0]
 8017220:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8017224:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8017228:	4b10      	ldr	r3, [pc, #64]	@ (801726c <RegionAU915InitDefaults+0x24c>)
 801722a:	681b      	ldr	r3, [r3, #0]
 801722c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8017230:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8017234:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8017238:	4b0b      	ldr	r3, [pc, #44]	@ (8017268 <RegionAU915InitDefaults+0x248>)
 801723a:	681b      	ldr	r3, [r3, #0]
 801723c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8017240:	4001      	ands	r1, r0
 8017242:	b289      	uxth	r1, r1
 8017244:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8017248:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801724c:	3301      	adds	r3, #1
 801724e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8017252:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8017256:	2b05      	cmp	r3, #5
 8017258:	d9e0      	bls.n	801721c <RegionAU915InitDefaults+0x1fc>
            }
            break;
 801725a:	e002      	b.n	8017262 <RegionAU915InitDefaults+0x242>
        }
        default:
        {
            break;
 801725c:	bf00      	nop
 801725e:	e000      	b.n	8017262 <RegionAU915InitDefaults+0x242>
                return;
 8017260:	bf00      	nop
        }
    }
#endif /* REGION_AU915 */
}
 8017262:	3728      	adds	r7, #40	@ 0x28
 8017264:	46bd      	mov	sp, r7
 8017266:	bd80      	pop	{r7, pc}
 8017268:	200021bc 	.word	0x200021bc
 801726c:	200021c0 	.word	0x200021c0
 8017270:	200021c4 	.word	0x200021c4
 8017274:	00030d40 	.word	0x00030d40
 8017278:	368cd800 	.word	0x368cd800
 801727c:	00186a00 	.word	0x00186a00
 8017280:	36978660 	.word	0x36978660

08017284 <RegionAU915Verify>:

bool RegionAU915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8017284:	b580      	push	{r7, lr}
 8017286:	b082      	sub	sp, #8
 8017288:	af00      	add	r7, sp, #0
 801728a:	6078      	str	r0, [r7, #4]
 801728c:	460b      	mov	r3, r1
 801728e:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_AU915 )
    switch( phyAttribute )
 8017290:	78fb      	ldrb	r3, [r7, #3]
 8017292:	2b0f      	cmp	r3, #15
 8017294:	d87e      	bhi.n	8017394 <RegionAU915Verify+0x110>
 8017296:	a201      	add	r2, pc, #4	@ (adr r2, 801729c <RegionAU915Verify+0x18>)
 8017298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801729c:	080172dd 	.word	0x080172dd
 80172a0:	08017395 	.word	0x08017395
 80172a4:	08017395 	.word	0x08017395
 80172a8:	08017395 	.word	0x08017395
 80172ac:	08017395 	.word	0x08017395
 80172b0:	080172eb 	.word	0x080172eb
 80172b4:	080172eb 	.word	0x080172eb
 80172b8:	0801732f 	.word	0x0801732f
 80172bc:	08017395 	.word	0x08017395
 80172c0:	08017373 	.word	0x08017373
 80172c4:	08017373 	.word	0x08017373
 80172c8:	08017395 	.word	0x08017395
 80172cc:	08017395 	.word	0x08017395
 80172d0:	08017395 	.word	0x08017395
 80172d4:	08017395 	.word	0x08017395
 80172d8:	08017391 	.word	0x08017391
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	681b      	ldr	r3, [r3, #0]
 80172e0:	4618      	mov	r0, r3
 80172e2:	f7ff fc6d 	bl	8016bc0 <VerifyRfFreq>
 80172e6:	4603      	mov	r3, r0
 80172e8:	e055      	b.n	8017396 <RegionAU915Verify+0x112>
        }
        case PHY_TX_DR:
        case PHY_DEF_TX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 80172ea:	687b      	ldr	r3, [r7, #4]
 80172ec:	789b      	ldrb	r3, [r3, #2]
 80172ee:	2b00      	cmp	r3, #0
 80172f0:	d10e      	bne.n	8017310 <RegionAU915Verify+0x8c>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_TX_MIN_DATARATE, AU915_TX_MAX_DATARATE );
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	f993 3000 	ldrsb.w	r3, [r3]
 80172f8:	220d      	movs	r2, #13
 80172fa:	2100      	movs	r1, #0
 80172fc:	4618      	mov	r0, r3
 80172fe:	f001 f86e 	bl	80183de <RegionCommonValueInRange>
 8017302:	4603      	mov	r3, r0
 8017304:	2b00      	cmp	r3, #0
 8017306:	bf14      	ite	ne
 8017308:	2301      	movne	r3, #1
 801730a:	2300      	moveq	r3, #0
 801730c:	b2db      	uxtb	r3, r3
 801730e:	e042      	b.n	8017396 <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_TX_MAX_DATARATE );
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	f993 3000 	ldrsb.w	r3, [r3]
 8017316:	220d      	movs	r2, #13
 8017318:	2102      	movs	r1, #2
 801731a:	4618      	mov	r0, r3
 801731c:	f001 f85f 	bl	80183de <RegionCommonValueInRange>
 8017320:	4603      	mov	r3, r0
 8017322:	2b00      	cmp	r3, #0
 8017324:	bf14      	ite	ne
 8017326:	2301      	movne	r3, #1
 8017328:	2300      	moveq	r3, #0
 801732a:	b2db      	uxtb	r3, r3
 801732c:	e033      	b.n	8017396 <RegionAU915Verify+0x112>
            }
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	789b      	ldrb	r3, [r3, #2]
 8017332:	2b00      	cmp	r3, #0
 8017334:	d10e      	bne.n	8017354 <RegionAU915Verify+0xd0>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE );
 8017336:	687b      	ldr	r3, [r7, #4]
 8017338:	f993 3000 	ldrsb.w	r3, [r3]
 801733c:	220d      	movs	r2, #13
 801733e:	2108      	movs	r1, #8
 8017340:	4618      	mov	r0, r3
 8017342:	f001 f84c 	bl	80183de <RegionCommonValueInRange>
 8017346:	4603      	mov	r3, r0
 8017348:	2b00      	cmp	r3, #0
 801734a:	bf14      	ite	ne
 801734c:	2301      	movne	r3, #1
 801734e:	2300      	moveq	r3, #0
 8017350:	b2db      	uxtb	r3, r3
 8017352:	e020      	b.n	8017396 <RegionAU915Verify+0x112>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AU915_DWELL_LIMIT_DATARATE, AU915_RX_MAX_DATARATE );
 8017354:	687b      	ldr	r3, [r7, #4]
 8017356:	f993 3000 	ldrsb.w	r3, [r3]
 801735a:	220d      	movs	r2, #13
 801735c:	2102      	movs	r1, #2
 801735e:	4618      	mov	r0, r3
 8017360:	f001 f83d 	bl	80183de <RegionCommonValueInRange>
 8017364:	4603      	mov	r3, r0
 8017366:	2b00      	cmp	r3, #0
 8017368:	bf14      	ite	ne
 801736a:	2301      	movne	r3, #1
 801736c:	2300      	moveq	r3, #0
 801736e:	b2db      	uxtb	r3, r3
 8017370:	e011      	b.n	8017396 <RegionAU915Verify+0x112>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, AU915_MAX_TX_POWER, AU915_MIN_TX_POWER );
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	f993 3000 	ldrsb.w	r3, [r3]
 8017378:	220e      	movs	r2, #14
 801737a:	2100      	movs	r1, #0
 801737c:	4618      	mov	r0, r3
 801737e:	f001 f82e 	bl	80183de <RegionCommonValueInRange>
 8017382:	4603      	mov	r3, r0
 8017384:	2b00      	cmp	r3, #0
 8017386:	bf14      	ite	ne
 8017388:	2301      	movne	r3, #1
 801738a:	2300      	moveq	r3, #0
 801738c:	b2db      	uxtb	r3, r3
 801738e:	e002      	b.n	8017396 <RegionAU915Verify+0x112>
        }
        case PHY_DUTY_CYCLE:
        {
            return AU915_DUTY_CYCLE_ENABLED;
 8017390:	2300      	movs	r3, #0
 8017392:	e000      	b.n	8017396 <RegionAU915Verify+0x112>
        }
        default:
            return false;
 8017394:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_AU915 */
}
 8017396:	4618      	mov	r0, r3
 8017398:	3708      	adds	r7, #8
 801739a:	46bd      	mov	sp, r7
 801739c:	bd80      	pop	{r7, pc}
 801739e:	bf00      	nop

080173a0 <RegionAU915ApplyCFList>:

void RegionAU915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 80173a0:	b480      	push	{r7}
 80173a2:	b085      	sub	sp, #20
 80173a4:	af00      	add	r7, sp, #0
 80173a6:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	7a1b      	ldrb	r3, [r3, #8]
 80173ac:	2b10      	cmp	r3, #16
 80173ae:	d15e      	bne.n	801746e <RegionAU915ApplyCFList+0xce>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	685b      	ldr	r3, [r3, #4]
 80173b4:	330f      	adds	r3, #15
 80173b6:	781b      	ldrb	r3, [r3, #0]
 80173b8:	2b01      	cmp	r3, #1
 80173ba:	d15a      	bne.n	8017472 <RegionAU915ApplyCFList+0xd2>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 80173bc:	2300      	movs	r3, #0
 80173be:	73fb      	strb	r3, [r7, #15]
 80173c0:	2300      	movs	r3, #0
 80173c2:	73bb      	strb	r3, [r7, #14]
 80173c4:	e04f      	b.n	8017466 <RegionAU915ApplyCFList+0xc6>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 80173c6:	687b      	ldr	r3, [r7, #4]
 80173c8:	685a      	ldr	r2, [r3, #4]
 80173ca:	7bbb      	ldrb	r3, [r7, #14]
 80173cc:	4413      	add	r3, r2
 80173ce:	7819      	ldrb	r1, [r3, #0]
 80173d0:	4b2a      	ldr	r3, [pc, #168]	@ (801747c <RegionAU915ApplyCFList+0xdc>)
 80173d2:	681b      	ldr	r3, [r3, #0]
 80173d4:	7bfa      	ldrb	r2, [r7, #15]
 80173d6:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80173da:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 80173de:	4b27      	ldr	r3, [pc, #156]	@ (801747c <RegionAU915ApplyCFList+0xdc>)
 80173e0:	681b      	ldr	r3, [r3, #0]
 80173e2:	7bfa      	ldrb	r2, [r7, #15]
 80173e4:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80173e8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80173ec:	687b      	ldr	r3, [r7, #4]
 80173ee:	685a      	ldr	r2, [r3, #4]
 80173f0:	7bbb      	ldrb	r3, [r7, #14]
 80173f2:	3301      	adds	r3, #1
 80173f4:	4413      	add	r3, r2
 80173f6:	781b      	ldrb	r3, [r3, #0]
 80173f8:	021b      	lsls	r3, r3, #8
 80173fa:	b299      	uxth	r1, r3
 80173fc:	4b1f      	ldr	r3, [pc, #124]	@ (801747c <RegionAU915ApplyCFList+0xdc>)
 80173fe:	681b      	ldr	r3, [r3, #0]
 8017400:	7bfa      	ldrb	r2, [r7, #15]
 8017402:	4301      	orrs	r1, r0
 8017404:	b289      	uxth	r1, r1
 8017406:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801740a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 801740e:	7bfb      	ldrb	r3, [r7, #15]
 8017410:	2b04      	cmp	r3, #4
 8017412:	d10f      	bne.n	8017434 <RegionAU915ApplyCFList+0x94>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8017414:	4b19      	ldr	r3, [pc, #100]	@ (801747c <RegionAU915ApplyCFList+0xdc>)
 8017416:	681b      	ldr	r3, [r3, #0]
 8017418:	7bfa      	ldrb	r2, [r7, #15]
 801741a:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 801741e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8017422:	4b16      	ldr	r3, [pc, #88]	@ (801747c <RegionAU915ApplyCFList+0xdc>)
 8017424:	681b      	ldr	r3, [r3, #0]
 8017426:	7bfa      	ldrb	r2, [r7, #15]
 8017428:	b2c9      	uxtb	r1, r1
 801742a:	b289      	uxth	r1, r1
 801742c:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8017430:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 8017434:	4b12      	ldr	r3, [pc, #72]	@ (8017480 <RegionAU915ApplyCFList+0xe0>)
 8017436:	681b      	ldr	r3, [r3, #0]
 8017438:	7bfa      	ldrb	r2, [r7, #15]
 801743a:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801743e:	4b0f      	ldr	r3, [pc, #60]	@ (801747c <RegionAU915ApplyCFList+0xdc>)
 8017440:	681b      	ldr	r3, [r3, #0]
 8017442:	7bfa      	ldrb	r2, [r7, #15]
 8017444:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 8017448:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801744c:	4b0c      	ldr	r3, [pc, #48]	@ (8017480 <RegionAU915ApplyCFList+0xe0>)
 801744e:	681b      	ldr	r3, [r3, #0]
 8017450:	7bfa      	ldrb	r2, [r7, #15]
 8017452:	4001      	ands	r1, r0
 8017454:	b289      	uxth	r1, r1
 8017456:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801745a:	7bfb      	ldrb	r3, [r7, #15]
 801745c:	3301      	adds	r3, #1
 801745e:	73fb      	strb	r3, [r7, #15]
 8017460:	7bbb      	ldrb	r3, [r7, #14]
 8017462:	3302      	adds	r3, #2
 8017464:	73bb      	strb	r3, [r7, #14]
 8017466:	7bfb      	ldrb	r3, [r7, #15]
 8017468:	2b04      	cmp	r3, #4
 801746a:	d9ac      	bls.n	80173c6 <RegionAU915ApplyCFList+0x26>
 801746c:	e002      	b.n	8017474 <RegionAU915ApplyCFList+0xd4>
        return;
 801746e:	bf00      	nop
 8017470:	e000      	b.n	8017474 <RegionAU915ApplyCFList+0xd4>
        return;
 8017472:	bf00      	nop
    }
#endif /* REGION_AU915 */
}
 8017474:	3714      	adds	r7, #20
 8017476:	46bd      	mov	sp, r7
 8017478:	bc80      	pop	{r7}
 801747a:	4770      	bx	lr
 801747c:	200021c0 	.word	0x200021c0
 8017480:	200021bc 	.word	0x200021bc

08017484 <RegionAU915ChanMaskSet>:

bool RegionAU915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8017484:	b580      	push	{r7, lr}
 8017486:	b084      	sub	sp, #16
 8017488:	af00      	add	r7, sp, #0
 801748a:	6078      	str	r0, [r7, #4]
#if defined( REGION_AU915 )
    switch( chanMaskSet->ChannelsMaskType )
 801748c:	687b      	ldr	r3, [r7, #4]
 801748e:	791b      	ldrb	r3, [r3, #4]
 8017490:	2b00      	cmp	r3, #0
 8017492:	d002      	beq.n	801749a <RegionAU915ChanMaskSet+0x16>
 8017494:	2b01      	cmp	r3, #1
 8017496:	d036      	beq.n	8017506 <RegionAU915ChanMaskSet+0x82>
 8017498:	e040      	b.n	801751c <RegionAU915ChanMaskSet+0x98>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801749a:	4b24      	ldr	r3, [pc, #144]	@ (801752c <RegionAU915ChanMaskSet+0xa8>)
 801749c:	681b      	ldr	r3, [r3, #0]
 801749e:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 80174a2:	687b      	ldr	r3, [r7, #4]
 80174a4:	681b      	ldr	r3, [r3, #0]
 80174a6:	2206      	movs	r2, #6
 80174a8:	4619      	mov	r1, r3
 80174aa:	f001 f815 	bl	80184d8 <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 80174ae:	4b1f      	ldr	r3, [pc, #124]	@ (801752c <RegionAU915ChanMaskSet+0xa8>)
 80174b0:	681b      	ldr	r3, [r3, #0]
 80174b2:	f8b3 2374 	ldrh.w	r2, [r3, #884]	@ 0x374
 80174b6:	4b1d      	ldr	r3, [pc, #116]	@ (801752c <RegionAU915ChanMaskSet+0xa8>)
 80174b8:	681b      	ldr	r3, [r3, #0]
 80174ba:	b2d2      	uxtb	r2, r2
 80174bc:	b292      	uxth	r2, r2
 80174be:	f8a3 2374 	strh.w	r2, [r3, #884]	@ 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 80174c2:	4b1a      	ldr	r3, [pc, #104]	@ (801752c <RegionAU915ChanMaskSet+0xa8>)
 80174c4:	681b      	ldr	r3, [r3, #0]
 80174c6:	2200      	movs	r2, #0
 80174c8:	f8a3 2376 	strh.w	r2, [r3, #886]	@ 0x376

            for( uint8_t i = 0; i < 6; i++ )
 80174cc:	2300      	movs	r3, #0
 80174ce:	73fb      	strb	r3, [r7, #15]
 80174d0:	e015      	b.n	80174fe <RegionAU915ChanMaskSet+0x7a>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 80174d2:	4b17      	ldr	r3, [pc, #92]	@ (8017530 <RegionAU915ChanMaskSet+0xac>)
 80174d4:	681b      	ldr	r3, [r3, #0]
 80174d6:	7bfa      	ldrb	r2, [r7, #15]
 80174d8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 80174dc:	4b13      	ldr	r3, [pc, #76]	@ (801752c <RegionAU915ChanMaskSet+0xa8>)
 80174de:	681b      	ldr	r3, [r3, #0]
 80174e0:	7bfa      	ldrb	r2, [r7, #15]
 80174e2:	f502 72d8 	add.w	r2, r2, #432	@ 0x1b0
 80174e6:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80174ea:	4b11      	ldr	r3, [pc, #68]	@ (8017530 <RegionAU915ChanMaskSet+0xac>)
 80174ec:	681b      	ldr	r3, [r3, #0]
 80174ee:	7bfa      	ldrb	r2, [r7, #15]
 80174f0:	4001      	ands	r1, r0
 80174f2:	b289      	uxth	r1, r1
 80174f4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 80174f8:	7bfb      	ldrb	r3, [r7, #15]
 80174fa:	3301      	adds	r3, #1
 80174fc:	73fb      	strb	r3, [r7, #15]
 80174fe:	7bfb      	ldrb	r3, [r7, #15]
 8017500:	2b05      	cmp	r3, #5
 8017502:	d9e6      	bls.n	80174d2 <RegionAU915ChanMaskSet+0x4e>
            }
            break;
 8017504:	e00c      	b.n	8017520 <RegionAU915ChanMaskSet+0x9c>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8017506:	4b09      	ldr	r3, [pc, #36]	@ (801752c <RegionAU915ChanMaskSet+0xa8>)
 8017508:	681b      	ldr	r3, [r3, #0]
 801750a:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 801750e:	687b      	ldr	r3, [r7, #4]
 8017510:	681b      	ldr	r3, [r3, #0]
 8017512:	2206      	movs	r2, #6
 8017514:	4619      	mov	r1, r3
 8017516:	f000 ffdf 	bl	80184d8 <RegionCommonChanMaskCopy>
            break;
 801751a:	e001      	b.n	8017520 <RegionAU915ChanMaskSet+0x9c>
        }
        default:
            return false;
 801751c:	2300      	movs	r3, #0
 801751e:	e000      	b.n	8017522 <RegionAU915ChanMaskSet+0x9e>
    }
    return true;
 8017520:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 8017522:	4618      	mov	r0, r3
 8017524:	3710      	adds	r7, #16
 8017526:	46bd      	mov	sp, r7
 8017528:	bd80      	pop	{r7, pc}
 801752a:	bf00      	nop
 801752c:	200021c0 	.word	0x200021c0
 8017530:	200021bc 	.word	0x200021bc

08017534 <RegionAU915ComputeRxWindowParameters>:

void RegionAU915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8017534:	b580      	push	{r7, lr}
 8017536:	b088      	sub	sp, #32
 8017538:	af02      	add	r7, sp, #8
 801753a:	60ba      	str	r2, [r7, #8]
 801753c:	607b      	str	r3, [r7, #4]
 801753e:	4603      	mov	r3, r0
 8017540:	73fb      	strb	r3, [r7, #15]
 8017542:	460b      	mov	r3, r1
 8017544:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_AU915 )
    uint32_t tSymbolInUs = 0;
 8017546:	2300      	movs	r3, #0
 8017548:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AU915_RX_MAX_DATARATE );
 801754a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801754e:	2b0d      	cmp	r3, #13
 8017550:	bfa8      	it	ge
 8017552:	230d      	movge	r3, #13
 8017554:	b25a      	sxtb	r2, r3
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsAU915 );
 801755a:	687b      	ldr	r3, [r7, #4]
 801755c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017560:	4916      	ldr	r1, [pc, #88]	@ (80175bc <RegionAU915ComputeRxWindowParameters+0x88>)
 8017562:	4618      	mov	r0, r3
 8017564:	f001 fc24 	bl	8018db0 <RegionCommonGetBandwidth>
 8017568:	4603      	mov	r3, r0
 801756a:	b2da      	uxtb	r2, r3
 801756c:	687b      	ldr	r3, [r7, #4]
 801756e:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesAU915[rxConfigParams->Datarate], BandwidthsAU915[rxConfigParams->Datarate] );
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017576:	461a      	mov	r2, r3
 8017578:	4b11      	ldr	r3, [pc, #68]	@ (80175c0 <RegionAU915ComputeRxWindowParameters+0x8c>)
 801757a:	5c9a      	ldrb	r2, [r3, r2]
 801757c:	687b      	ldr	r3, [r7, #4]
 801757e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017582:	4619      	mov	r1, r3
 8017584:	4b0d      	ldr	r3, [pc, #52]	@ (80175bc <RegionAU915ComputeRxWindowParameters+0x88>)
 8017586:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801758a:	4619      	mov	r1, r3
 801758c:	4610      	mov	r0, r2
 801758e:	f001 f99d 	bl	80188cc <RegionCommonComputeSymbolTimeLoRa>
 8017592:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8017594:	4b0b      	ldr	r3, [pc, #44]	@ (80175c4 <RegionAU915ComputeRxWindowParameters+0x90>)
 8017596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8017598:	4798      	blx	r3
 801759a:	687b      	ldr	r3, [r7, #4]
 801759c:	3308      	adds	r3, #8
 801759e:	687a      	ldr	r2, [r7, #4]
 80175a0:	320c      	adds	r2, #12
 80175a2:	7bb9      	ldrb	r1, [r7, #14]
 80175a4:	9201      	str	r2, [sp, #4]
 80175a6:	9300      	str	r3, [sp, #0]
 80175a8:	4603      	mov	r3, r0
 80175aa:	68ba      	ldr	r2, [r7, #8]
 80175ac:	6978      	ldr	r0, [r7, #20]
 80175ae:	f001 f9a3 	bl	80188f8 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_AU915 */
}
 80175b2:	bf00      	nop
 80175b4:	3718      	adds	r7, #24
 80175b6:	46bd      	mov	sp, r7
 80175b8:	bd80      	pop	{r7, pc}
 80175ba:	bf00      	nop
 80175bc:	08021f60 	.word	0x08021f60
 80175c0:	08021f50 	.word	0x08021f50
 80175c4:	0802200c 	.word	0x0802200c

080175c8 <RegionAU915RxConfig>:

bool RegionAU915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80175c8:	b590      	push	{r4, r7, lr}
 80175ca:	b091      	sub	sp, #68	@ 0x44
 80175cc:	af0a      	add	r7, sp, #40	@ 0x28
 80175ce:	6078      	str	r0, [r7, #4]
 80175d0:	6039      	str	r1, [r7, #0]
#if defined( REGION_AU915 )
    int8_t dr = rxConfig->Datarate;
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	785b      	ldrb	r3, [r3, #1]
 80175d6:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80175d8:	2300      	movs	r3, #0
 80175da:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 80175dc:	2300      	movs	r3, #0
 80175de:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80175e0:	687b      	ldr	r3, [r7, #4]
 80175e2:	685b      	ldr	r3, [r3, #4]
 80175e4:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80175e6:	4b34      	ldr	r3, [pc, #208]	@ (80176b8 <RegionAU915RxConfig+0xf0>)
 80175e8:	685b      	ldr	r3, [r3, #4]
 80175ea:	4798      	blx	r3
 80175ec:	4603      	mov	r3, r0
 80175ee:	2b00      	cmp	r3, #0
 80175f0:	d001      	beq.n	80175f6 <RegionAU915RxConfig+0x2e>
    {
        return false;
 80175f2:	2300      	movs	r3, #0
 80175f4:	e05c      	b.n	80176b0 <RegionAU915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80175f6:	687b      	ldr	r3, [r7, #4]
 80175f8:	7cdb      	ldrb	r3, [r3, #19]
 80175fa:	2b00      	cmp	r3, #0
 80175fc:	d109      	bne.n	8017612 <RegionAU915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = AU915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * AU915_STEPWIDTH_RX1_CHANNEL;
 80175fe:	687b      	ldr	r3, [r7, #4]
 8017600:	781b      	ldrb	r3, [r3, #0]
 8017602:	f003 0307 	and.w	r3, r3, #7
 8017606:	4a2d      	ldr	r2, [pc, #180]	@ (80176bc <RegionAU915RxConfig+0xf4>)
 8017608:	fb03 f202 	mul.w	r2, r3, r2
 801760c:	4b2c      	ldr	r3, [pc, #176]	@ (80176c0 <RegionAU915RxConfig+0xf8>)
 801760e:	4413      	add	r3, r2
 8017610:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAU915[dr];
 8017612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017616:	4a2b      	ldr	r2, [pc, #172]	@ (80176c4 <RegionAU915RxConfig+0xfc>)
 8017618:	5cd3      	ldrb	r3, [r2, r3]
 801761a:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801761c:	4b26      	ldr	r3, [pc, #152]	@ (80176b8 <RegionAU915RxConfig+0xf0>)
 801761e:	68db      	ldr	r3, [r3, #12]
 8017620:	6938      	ldr	r0, [r7, #16]
 8017622:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8017624:	4b24      	ldr	r3, [pc, #144]	@ (80176b8 <RegionAU915RxConfig+0xf0>)
 8017626:	699c      	ldr	r4, [r3, #24]
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	789b      	ldrb	r3, [r3, #2]
 801762c:	4618      	mov	r0, r3
 801762e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8017632:	687b      	ldr	r3, [r7, #4]
 8017634:	689b      	ldr	r3, [r3, #8]
 8017636:	b29b      	uxth	r3, r3
 8017638:	687a      	ldr	r2, [r7, #4]
 801763a:	7c92      	ldrb	r2, [r2, #18]
 801763c:	9209      	str	r2, [sp, #36]	@ 0x24
 801763e:	2201      	movs	r2, #1
 8017640:	9208      	str	r2, [sp, #32]
 8017642:	2200      	movs	r2, #0
 8017644:	9207      	str	r2, [sp, #28]
 8017646:	2200      	movs	r2, #0
 8017648:	9206      	str	r2, [sp, #24]
 801764a:	2200      	movs	r2, #0
 801764c:	9205      	str	r2, [sp, #20]
 801764e:	2200      	movs	r2, #0
 8017650:	9204      	str	r2, [sp, #16]
 8017652:	2200      	movs	r2, #0
 8017654:	9203      	str	r2, [sp, #12]
 8017656:	9302      	str	r3, [sp, #8]
 8017658:	2308      	movs	r3, #8
 801765a:	9301      	str	r3, [sp, #4]
 801765c:	2300      	movs	r3, #0
 801765e:	9300      	str	r3, [sp, #0]
 8017660:	2301      	movs	r3, #1
 8017662:	460a      	mov	r2, r1
 8017664:	4601      	mov	r1, r0
 8017666:	2001      	movs	r0, #1
 8017668:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	7c5b      	ldrb	r3, [r3, #17]
 801766e:	2b00      	cmp	r3, #0
 8017670:	d005      	beq.n	801767e <RegionAU915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AU915[dr];
 8017672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017676:	4a14      	ldr	r2, [pc, #80]	@ (80176c8 <RegionAU915RxConfig+0x100>)
 8017678:	5cd3      	ldrb	r3, [r2, r3]
 801767a:	75fb      	strb	r3, [r7, #23]
 801767c:	e004      	b.n	8017688 <RegionAU915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AU915[dr];
 801767e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017682:	4a12      	ldr	r2, [pc, #72]	@ (80176cc <RegionAU915RxConfig+0x104>)
 8017684:	5cd3      	ldrb	r3, [r2, r3]
 8017686:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8017688:	4b0b      	ldr	r3, [pc, #44]	@ (80176b8 <RegionAU915RxConfig+0xf0>)
 801768a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801768c:	7dfa      	ldrb	r2, [r7, #23]
 801768e:	320d      	adds	r2, #13
 8017690:	b2d2      	uxtb	r2, r2
 8017692:	4611      	mov	r1, r2
 8017694:	2001      	movs	r0, #1
 8017696:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8017698:	687b      	ldr	r3, [r7, #4]
 801769a:	7cdb      	ldrb	r3, [r3, #19]
 801769c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80176a0:	6939      	ldr	r1, [r7, #16]
 80176a2:	4618      	mov	r0, r3
 80176a4:	f001 fba2 	bl	8018dec <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 80176a8:	683b      	ldr	r3, [r7, #0]
 80176aa:	7bfa      	ldrb	r2, [r7, #15]
 80176ac:	701a      	strb	r2, [r3, #0]
    return true;
 80176ae:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 80176b0:	4618      	mov	r0, r3
 80176b2:	371c      	adds	r7, #28
 80176b4:	46bd      	mov	sp, r7
 80176b6:	bd90      	pop	{r4, r7, pc}
 80176b8:	0802200c 	.word	0x0802200c
 80176bc:	000927c0 	.word	0x000927c0
 80176c0:	370870a0 	.word	0x370870a0
 80176c4:	08021f50 	.word	0x08021f50
 80176c8:	08021fdc 	.word	0x08021fdc
 80176cc:	08021fcc 	.word	0x08021fcc

080176d0 <RegionAU915TxConfig>:

bool RegionAU915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80176d0:	b590      	push	{r4, r7, lr}
 80176d2:	b093      	sub	sp, #76	@ 0x4c
 80176d4:	af0a      	add	r7, sp, #40	@ 0x28
 80176d6:	60f8      	str	r0, [r7, #12]
 80176d8:	60b9      	str	r1, [r7, #8]
 80176da:	607a      	str	r2, [r7, #4]
#if defined( REGION_AU915 )
    int8_t phyDr = DataratesAU915[txConfig->Datarate];
 80176dc:	68fb      	ldr	r3, [r7, #12]
 80176de:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80176e2:	461a      	mov	r2, r3
 80176e4:	4b47      	ldr	r3, [pc, #284]	@ (8017804 <RegionAU915TxConfig+0x134>)
 80176e6:	5c9b      	ldrb	r3, [r3, r2]
 80176e8:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 80176ea:	68fb      	ldr	r3, [r7, #12]
 80176ec:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80176f0:	4b45      	ldr	r3, [pc, #276]	@ (8017808 <RegionAU915TxConfig+0x138>)
 80176f2:	681a      	ldr	r2, [r3, #0]
 80176f4:	4b45      	ldr	r3, [pc, #276]	@ (801780c <RegionAU915TxConfig+0x13c>)
 80176f6:	6819      	ldr	r1, [r3, #0]
 80176f8:	68fb      	ldr	r3, [r7, #12]
 80176fa:	781b      	ldrb	r3, [r3, #0]
 80176fc:	461c      	mov	r4, r3
 80176fe:	4623      	mov	r3, r4
 8017700:	005b      	lsls	r3, r3, #1
 8017702:	4423      	add	r3, r4
 8017704:	009b      	lsls	r3, r3, #2
 8017706:	440b      	add	r3, r1
 8017708:	3309      	adds	r3, #9
 801770a:	781b      	ldrb	r3, [r3, #0]
 801770c:	4619      	mov	r1, r3
 801770e:	460b      	mov	r3, r1
 8017710:	005b      	lsls	r3, r3, #1
 8017712:	440b      	add	r3, r1
 8017714:	00db      	lsls	r3, r3, #3
 8017716:	4413      	add	r3, r2
 8017718:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801771c:	4619      	mov	r1, r3
 801771e:	f001 fb32 	bl	8018d86 <RegionCommonLimitTxPower>
 8017722:	4603      	mov	r3, r0
 8017724:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsAU915 );
 8017726:	68fb      	ldr	r3, [r7, #12]
 8017728:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801772c:	4938      	ldr	r1, [pc, #224]	@ (8017810 <RegionAU915TxConfig+0x140>)
 801772e:	4618      	mov	r0, r3
 8017730:	f001 fb3e 	bl	8018db0 <RegionCommonGetBandwidth>
 8017734:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8017736:	2300      	movs	r3, #0
 8017738:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 801773a:	68fb      	ldr	r3, [r7, #12]
 801773c:	6859      	ldr	r1, [r3, #4]
 801773e:	68fb      	ldr	r3, [r7, #12]
 8017740:	689a      	ldr	r2, [r3, #8]
 8017742:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8017746:	4618      	mov	r0, r3
 8017748:	f001 f98e 	bl	8018a68 <RegionCommonComputeTxPower>
 801774c:	4603      	mov	r3, r0
 801774e:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8017750:	4b30      	ldr	r3, [pc, #192]	@ (8017814 <RegionAU915TxConfig+0x144>)
 8017752:	68da      	ldr	r2, [r3, #12]
 8017754:	4b2d      	ldr	r3, [pc, #180]	@ (801780c <RegionAU915TxConfig+0x13c>)
 8017756:	6819      	ldr	r1, [r3, #0]
 8017758:	68fb      	ldr	r3, [r7, #12]
 801775a:	781b      	ldrb	r3, [r3, #0]
 801775c:	4618      	mov	r0, r3
 801775e:	4603      	mov	r3, r0
 8017760:	005b      	lsls	r3, r3, #1
 8017762:	4403      	add	r3, r0
 8017764:	009b      	lsls	r3, r3, #2
 8017766:	440b      	add	r3, r1
 8017768:	681b      	ldr	r3, [r3, #0]
 801776a:	4618      	mov	r0, r3
 801776c:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801776e:	4b29      	ldr	r3, [pc, #164]	@ (8017814 <RegionAU915TxConfig+0x144>)
 8017770:	69dc      	ldr	r4, [r3, #28]
 8017772:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8017776:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801777a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 801777e:	9208      	str	r2, [sp, #32]
 8017780:	2200      	movs	r2, #0
 8017782:	9207      	str	r2, [sp, #28]
 8017784:	2200      	movs	r2, #0
 8017786:	9206      	str	r2, [sp, #24]
 8017788:	2200      	movs	r2, #0
 801778a:	9205      	str	r2, [sp, #20]
 801778c:	2201      	movs	r2, #1
 801778e:	9204      	str	r2, [sp, #16]
 8017790:	2200      	movs	r2, #0
 8017792:	9203      	str	r2, [sp, #12]
 8017794:	2208      	movs	r2, #8
 8017796:	9202      	str	r2, [sp, #8]
 8017798:	2201      	movs	r2, #1
 801779a:	9201      	str	r2, [sp, #4]
 801779c:	9300      	str	r3, [sp, #0]
 801779e:	69bb      	ldr	r3, [r7, #24]
 80177a0:	2200      	movs	r2, #0
 80177a2:	2001      	movs	r0, #1
 80177a4:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80177a6:	4b19      	ldr	r3, [pc, #100]	@ (801780c <RegionAU915TxConfig+0x13c>)
 80177a8:	681a      	ldr	r2, [r3, #0]
 80177aa:	68fb      	ldr	r3, [r7, #12]
 80177ac:	781b      	ldrb	r3, [r3, #0]
 80177ae:	4619      	mov	r1, r3
 80177b0:	460b      	mov	r3, r1
 80177b2:	005b      	lsls	r3, r3, #1
 80177b4:	440b      	add	r3, r1
 80177b6:	009b      	lsls	r3, r3, #2
 80177b8:	4413      	add	r3, r2
 80177ba:	681a      	ldr	r2, [r3, #0]
 80177bc:	68fb      	ldr	r3, [r7, #12]
 80177be:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80177c2:	4619      	mov	r1, r3
 80177c4:	4610      	mov	r0, r2
 80177c6:	f001 fb43 	bl	8018e50 <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 80177ca:	4b12      	ldr	r3, [pc, #72]	@ (8017814 <RegionAU915TxConfig+0x144>)
 80177cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80177ce:	68fa      	ldr	r2, [r7, #12]
 80177d0:	8992      	ldrh	r2, [r2, #12]
 80177d2:	b2d2      	uxtb	r2, r2
 80177d4:	4611      	mov	r1, r2
 80177d6:	2001      	movs	r0, #1
 80177d8:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80177da:	68fb      	ldr	r3, [r7, #12]
 80177dc:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80177e0:	68fb      	ldr	r3, [r7, #12]
 80177e2:	899b      	ldrh	r3, [r3, #12]
 80177e4:	4619      	mov	r1, r3
 80177e6:	4610      	mov	r0, r2
 80177e8:	f7ff fa30 	bl	8016c4c <GetTimeOnAir>
 80177ec:	4602      	mov	r2, r0
 80177ee:	687b      	ldr	r3, [r7, #4]
 80177f0:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 80177f2:	68bb      	ldr	r3, [r7, #8]
 80177f4:	7fba      	ldrb	r2, [r7, #30]
 80177f6:	701a      	strb	r2, [r3, #0]
    return true;
 80177f8:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_AU915 */
}
 80177fa:	4618      	mov	r0, r3
 80177fc:	3724      	adds	r7, #36	@ 0x24
 80177fe:	46bd      	mov	sp, r7
 8017800:	bd90      	pop	{r4, r7, pc}
 8017802:	bf00      	nop
 8017804:	08021f50 	.word	0x08021f50
 8017808:	200021c4 	.word	0x200021c4
 801780c:	200021c0 	.word	0x200021c0
 8017810:	08021f60 	.word	0x08021f60
 8017814:	0802200c 	.word	0x0802200c

08017818 <RegionAU915LinkAdrReq>:

uint8_t RegionAU915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8017818:	b590      	push	{r4, r7, lr}
 801781a:	b097      	sub	sp, #92	@ 0x5c
 801781c:	af00      	add	r7, sp, #0
 801781e:	60f8      	str	r0, [r7, #12]
 8017820:	60b9      	str	r1, [r7, #8]
 8017822:	607a      	str	r2, [r7, #4]
 8017824:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8017826:	2307      	movs	r3, #7
 8017828:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
#if defined( REGION_AU915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801782c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017830:	2200      	movs	r2, #0
 8017832:	601a      	str	r2, [r3, #0]
 8017834:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8017836:	2300      	movs	r3, #0
 8017838:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t bytesProcessed = 0;
 801783c:	2300      	movs	r3, #0
 801783e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8017842:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8017846:	2200      	movs	r2, #0
 8017848:	601a      	str	r2, [r3, #0]
 801784a:	605a      	str	r2, [r3, #4]
 801784c:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, 6 );
 801784e:	4b97      	ldr	r3, [pc, #604]	@ (8017aac <RegionAU915LinkAdrReq+0x294>)
 8017850:	681b      	ldr	r3, [r3, #0]
 8017852:	f503 7158 	add.w	r1, r3, #864	@ 0x360
 8017856:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801785a:	2206      	movs	r2, #6
 801785c:	4618      	mov	r0, r3
 801785e:	f000 fe3b 	bl	80184d8 <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017862:	e11b      	b.n	8017a9c <RegionAU915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8017864:	68fb      	ldr	r3, [r7, #12]
 8017866:	685a      	ldr	r2, [r3, #4]
 8017868:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 801786c:	4413      	add	r3, r2
 801786e:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8017872:	4611      	mov	r1, r2
 8017874:	4618      	mov	r0, r3
 8017876:	f000 ff4f 	bl	8018718 <RegionCommonParseLinkAdrReq>
 801787a:	4603      	mov	r3, r0
 801787c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

        if( nextIndex == 0 )
 8017880:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8017884:	2b00      	cmp	r3, #0
 8017886:	f000 8113 	beq.w	8017ab0 <RegionAU915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801788a:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 801788e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8017892:	4413      	add	r3, r2
 8017894:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8017898:	2307      	movs	r3, #7
 801789a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801789e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80178a2:	2b06      	cmp	r3, #6
 80178a4:	d116      	bne.n	80178d4 <RegionAU915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 80178a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80178aa:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0xFFFF;
 80178ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80178b2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0xFFFF;
 80178b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80178ba:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0xFFFF;
 80178be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80178c2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 80178c6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80178ca:	b2db      	uxtb	r3, r3
 80178cc:	b29b      	uxth	r3, r3
 80178ce:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80178d2:	e0e3      	b.n	8017a9c <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 80178d4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80178d8:	2b07      	cmp	r3, #7
 80178da:	d112      	bne.n	8017902 <RegionAU915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 80178dc:	2300      	movs	r3, #0
 80178de:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
            channelsMask[1] = 0x0000;
 80178e2:	2300      	movs	r3, #0
 80178e4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            channelsMask[2] = 0x0000;
 80178e8:	2300      	movs	r3, #0
 80178ea:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            channelsMask[3] = 0x0000;
 80178ee:	2300      	movs	r3, #0
 80178f0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 80178f4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80178f8:	b2db      	uxtb	r3, r3
 80178fa:	b29b      	uxth	r3, r3
 80178fc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8017900:	e0cc      	b.n	8017a9c <RegionAU915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8017902:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8017906:	2b05      	cmp	r3, #5
 8017908:	f040 80bf 	bne.w	8017a8a <RegionAU915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801790c:	2301      	movs	r3, #1
 801790e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 8017912:	2300      	movs	r3, #0
 8017914:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8017918:	2300      	movs	r3, #0
 801791a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 801791e:	e0ae      	b.n	8017a7e <RegionAU915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8017920:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8017924:	b2da      	uxtb	r2, r3
 8017926:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 801792a:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801792e:	fa01 f303 	lsl.w	r3, r1, r3
 8017932:	4013      	ands	r3, r2
 8017934:	2b00      	cmp	r3, #0
 8017936:	d04d      	beq.n	80179d4 <RegionAU915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 8017938:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 801793c:	f003 0301 	and.w	r3, r3, #1
 8017940:	b2db      	uxtb	r3, r3
 8017942:	2b00      	cmp	r3, #0
 8017944:	d120      	bne.n	8017988 <RegionAU915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 8017946:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801794a:	005b      	lsls	r3, r3, #1
 801794c:	3358      	adds	r3, #88	@ 0x58
 801794e:	443b      	add	r3, r7
 8017950:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8017954:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017958:	f042 02ff 	orr.w	r2, r2, #255	@ 0xff
 801795c:	b292      	uxth	r2, r2
 801795e:	005b      	lsls	r3, r3, #1
 8017960:	3358      	adds	r3, #88	@ 0x58
 8017962:	443b      	add	r3, r7
 8017964:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8017968:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 801796c:	b21a      	sxth	r2, r3
 801796e:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8017972:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017976:	fa01 f303 	lsl.w	r3, r1, r3
 801797a:	b21b      	sxth	r3, r3
 801797c:	4313      	orrs	r3, r2
 801797e:	b21b      	sxth	r3, r3
 8017980:	b29b      	uxth	r3, r3
 8017982:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8017986:	e075      	b.n	8017a74 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 8017988:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801798c:	005b      	lsls	r3, r3, #1
 801798e:	3358      	adds	r3, #88	@ 0x58
 8017990:	443b      	add	r3, r7
 8017992:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8017996:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 801799a:	f062 02ff 	orn	r2, r2, #255	@ 0xff
 801799e:	b292      	uxth	r2, r2
 80179a0:	005b      	lsls	r3, r3, #1
 80179a2:	3358      	adds	r3, #88	@ 0x58
 80179a4:	443b      	add	r3, r7
 80179a6:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 80179aa:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80179ae:	b21a      	sxth	r2, r3
 80179b0:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 80179b4:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80179b8:	fa01 f303 	lsl.w	r3, r1, r3
 80179bc:	b21b      	sxth	r3, r3
 80179be:	4313      	orrs	r3, r2
 80179c0:	b21b      	sxth	r3, r3
 80179c2:	b29b      	uxth	r3, r3
 80179c4:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 80179c8:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80179cc:	3301      	adds	r3, #1
 80179ce:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 80179d2:	e04f      	b.n	8017a74 <RegionAU915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 80179d4:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80179d8:	f003 0301 	and.w	r3, r3, #1
 80179dc:	b2db      	uxtb	r3, r3
 80179de:	2b00      	cmp	r3, #0
 80179e0:	d122      	bne.n	8017a28 <RegionAU915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 80179e2:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80179e6:	005b      	lsls	r3, r3, #1
 80179e8:	3358      	adds	r3, #88	@ 0x58
 80179ea:	443b      	add	r3, r7
 80179ec:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80179f0:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80179f4:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80179f8:	b292      	uxth	r2, r2
 80179fa:	005b      	lsls	r3, r3, #1
 80179fc:	3358      	adds	r3, #88	@ 0x58
 80179fe:	443b      	add	r3, r7
 8017a00:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8017a04:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8017a08:	b21a      	sxth	r2, r3
 8017a0a:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8017a0e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017a12:	fa01 f303 	lsl.w	r3, r1, r3
 8017a16:	b21b      	sxth	r3, r3
 8017a18:	43db      	mvns	r3, r3
 8017a1a:	b21b      	sxth	r3, r3
 8017a1c:	4013      	ands	r3, r2
 8017a1e:	b21b      	sxth	r3, r3
 8017a20:	b29b      	uxth	r3, r3
 8017a22:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8017a26:	e025      	b.n	8017a74 <RegionAU915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8017a28:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017a2c:	005b      	lsls	r3, r3, #1
 8017a2e:	3358      	adds	r3, #88	@ 0x58
 8017a30:	443b      	add	r3, r7
 8017a32:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8017a36:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017a3a:	b2d2      	uxtb	r2, r2
 8017a3c:	b292      	uxth	r2, r2
 8017a3e:	005b      	lsls	r3, r3, #1
 8017a40:	3358      	adds	r3, #88	@ 0x58
 8017a42:	443b      	add	r3, r7
 8017a44:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8017a48:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8017a4c:	b21a      	sxth	r2, r3
 8017a4e:	f897 1052 	ldrb.w	r1, [r7, #82]	@ 0x52
 8017a52:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017a56:	fa01 f303 	lsl.w	r3, r1, r3
 8017a5a:	b21b      	sxth	r3, r3
 8017a5c:	43db      	mvns	r3, r3
 8017a5e:	b21b      	sxth	r3, r3
 8017a60:	4013      	ands	r3, r2
 8017a62:	b21b      	sxth	r3, r3
 8017a64:	b29b      	uxth	r3, r3
 8017a66:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8017a6a:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8017a6e:	3301      	adds	r3, #1
 8017a70:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8017a74:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017a78:	3301      	adds	r3, #1
 8017a7a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 8017a7e:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017a82:	2b07      	cmp	r3, #7
 8017a84:	f67f af4c 	bls.w	8017920 <RegionAU915LinkAdrReq+0x108>
 8017a88:	e008      	b.n	8017a9c <RegionAU915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8017a8a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8017a8e:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8017a92:	005b      	lsls	r3, r3, #1
 8017a94:	3358      	adds	r3, #88	@ 0x58
 8017a96:	443b      	add	r3, r7
 8017a98:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017a9c:	68fb      	ldr	r3, [r7, #12]
 8017a9e:	7a1b      	ldrb	r3, [r3, #8]
 8017aa0:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8017aa4:	429a      	cmp	r2, r3
 8017aa6:	f4ff aedd 	bcc.w	8017864 <RegionAU915LinkAdrReq+0x4c>
 8017aaa:	e002      	b.n	8017ab2 <RegionAU915LinkAdrReq+0x29a>
 8017aac:	200021c0 	.word	0x200021c0
            break; // break loop, since no more request has been found
 8017ab0:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_6 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8017ab2:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8017ab6:	2b05      	cmp	r3, #5
 8017ab8:	dc0f      	bgt.n	8017ada <RegionAU915LinkAdrReq+0x2c2>
 8017aba:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8017abe:	2204      	movs	r2, #4
 8017ac0:	2100      	movs	r1, #0
 8017ac2:	4618      	mov	r0, r3
 8017ac4:	f000 fcdc 	bl	8018480 <RegionCommonCountChannels>
 8017ac8:	4603      	mov	r3, r0
 8017aca:	2b01      	cmp	r3, #1
 8017acc:	d805      	bhi.n	8017ada <RegionAU915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 8017ace:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017ad2:	f023 0301 	bic.w	r3, r3, #1
 8017ad6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8017ada:	2302      	movs	r3, #2
 8017adc:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8017ae0:	68fb      	ldr	r3, [r7, #12]
 8017ae2:	7a5b      	ldrb	r3, [r3, #9]
 8017ae4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    phyParam = RegionAU915GetPhyParam( &getPhy );
 8017ae8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8017aec:	4618      	mov	r0, r3
 8017aee:	f7ff f8dd 	bl	8016cac <RegionAU915GetPhyParam>
 8017af2:	4603      	mov	r3, r0
 8017af4:	637b      	str	r3, [r7, #52]	@ 0x34

    linkAdrVerifyParams.Status = status;
 8017af6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017afa:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8017afc:	68fb      	ldr	r3, [r7, #12]
 8017afe:	7a9b      	ldrb	r3, [r3, #10]
 8017b00:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8017b02:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 8017b06:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8017b08:	f997 304e 	ldrsb.w	r3, [r7, #78]	@ 0x4e
 8017b0c:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8017b0e:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8017b12:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8017b14:	68fb      	ldr	r3, [r7, #12]
 8017b16:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8017b1a:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8017b1c:	68fb      	ldr	r3, [r7, #12]
 8017b1e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8017b22:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8017b24:	68fb      	ldr	r3, [r7, #12]
 8017b26:	7b5b      	ldrb	r3, [r3, #13]
 8017b28:	b25b      	sxtb	r3, r3
 8017b2a:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = AU915_MAX_NB_CHANNELS;
 8017b2c:	2348      	movs	r3, #72	@ 0x48
 8017b2e:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 8017b32:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8017b36:	627b      	str	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8017b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017b3a:	b25b      	sxtb	r3, r3
 8017b3c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MaxDatarate = AU915_TX_MAX_DATARATE;
 8017b40:	230d      	movs	r3, #13
 8017b42:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 8017b46:	4b3f      	ldr	r3, [pc, #252]	@ (8017c44 <RegionAU915LinkAdrReq+0x42c>)
 8017b48:	681b      	ldr	r3, [r3, #0]
 8017b4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MinTxPower = AU915_MIN_TX_POWER;
 8017b4c:	230e      	movs	r3, #14
 8017b4e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    linkAdrVerifyParams.MaxTxPower = AU915_MAX_TX_POWER;
 8017b52:	2300      	movs	r3, #0
 8017b54:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8017b58:	68fb      	ldr	r3, [r7, #12]
 8017b5a:	681b      	ldr	r3, [r3, #0]
 8017b5c:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8017b5e:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8017b62:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017b66:	1c9a      	adds	r2, r3, #2
 8017b68:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017b6c:	1c59      	adds	r1, r3, #1
 8017b6e:	f107 0014 	add.w	r0, r7, #20
 8017b72:	4623      	mov	r3, r4
 8017b74:	f000 fe22 	bl	80187bc <RegionCommonLinkAdrReqVerifyParams>
 8017b78:	4603      	mov	r3, r0
 8017b7a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8017b7e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8017b82:	2b07      	cmp	r3, #7
 8017b84:	d147      	bne.n	8017c16 <RegionAU915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 8017b86:	4b2f      	ldr	r3, [pc, #188]	@ (8017c44 <RegionAU915LinkAdrReq+0x42c>)
 8017b88:	681b      	ldr	r3, [r3, #0]
 8017b8a:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8017b8e:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8017b92:	2206      	movs	r2, #6
 8017b94:	4618      	mov	r0, r3
 8017b96:	f000 fc9f 	bl	80184d8 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 8017b9a:	4b2b      	ldr	r3, [pc, #172]	@ (8017c48 <RegionAU915LinkAdrReq+0x430>)
 8017b9c:	681b      	ldr	r3, [r3, #0]
 8017b9e:	8819      	ldrh	r1, [r3, #0]
 8017ba0:	4b28      	ldr	r3, [pc, #160]	@ (8017c44 <RegionAU915LinkAdrReq+0x42c>)
 8017ba2:	681b      	ldr	r3, [r3, #0]
 8017ba4:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 8017ba8:	4b27      	ldr	r3, [pc, #156]	@ (8017c48 <RegionAU915LinkAdrReq+0x430>)
 8017baa:	681b      	ldr	r3, [r3, #0]
 8017bac:	400a      	ands	r2, r1
 8017bae:	b292      	uxth	r2, r2
 8017bb0:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 8017bb2:	4b25      	ldr	r3, [pc, #148]	@ (8017c48 <RegionAU915LinkAdrReq+0x430>)
 8017bb4:	681b      	ldr	r3, [r3, #0]
 8017bb6:	8859      	ldrh	r1, [r3, #2]
 8017bb8:	4b22      	ldr	r3, [pc, #136]	@ (8017c44 <RegionAU915LinkAdrReq+0x42c>)
 8017bba:	681b      	ldr	r3, [r3, #0]
 8017bbc:	f8b3 2362 	ldrh.w	r2, [r3, #866]	@ 0x362
 8017bc0:	4b21      	ldr	r3, [pc, #132]	@ (8017c48 <RegionAU915LinkAdrReq+0x430>)
 8017bc2:	681b      	ldr	r3, [r3, #0]
 8017bc4:	400a      	ands	r2, r1
 8017bc6:	b292      	uxth	r2, r2
 8017bc8:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 8017bca:	4b1f      	ldr	r3, [pc, #124]	@ (8017c48 <RegionAU915LinkAdrReq+0x430>)
 8017bcc:	681b      	ldr	r3, [r3, #0]
 8017bce:	8899      	ldrh	r1, [r3, #4]
 8017bd0:	4b1c      	ldr	r3, [pc, #112]	@ (8017c44 <RegionAU915LinkAdrReq+0x42c>)
 8017bd2:	681b      	ldr	r3, [r3, #0]
 8017bd4:	f8b3 2364 	ldrh.w	r2, [r3, #868]	@ 0x364
 8017bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8017c48 <RegionAU915LinkAdrReq+0x430>)
 8017bda:	681b      	ldr	r3, [r3, #0]
 8017bdc:	400a      	ands	r2, r1
 8017bde:	b292      	uxth	r2, r2
 8017be0:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 8017be2:	4b19      	ldr	r3, [pc, #100]	@ (8017c48 <RegionAU915LinkAdrReq+0x430>)
 8017be4:	681b      	ldr	r3, [r3, #0]
 8017be6:	88d9      	ldrh	r1, [r3, #6]
 8017be8:	4b16      	ldr	r3, [pc, #88]	@ (8017c44 <RegionAU915LinkAdrReq+0x42c>)
 8017bea:	681b      	ldr	r3, [r3, #0]
 8017bec:	f8b3 2366 	ldrh.w	r2, [r3, #870]	@ 0x366
 8017bf0:	4b15      	ldr	r3, [pc, #84]	@ (8017c48 <RegionAU915LinkAdrReq+0x430>)
 8017bf2:	681b      	ldr	r3, [r3, #0]
 8017bf4:	400a      	ands	r2, r1
 8017bf6:	b292      	uxth	r2, r2
 8017bf8:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8017bfa:	4b12      	ldr	r3, [pc, #72]	@ (8017c44 <RegionAU915LinkAdrReq+0x42c>)
 8017bfc:	681a      	ldr	r2, [r3, #0]
 8017bfe:	4b12      	ldr	r3, [pc, #72]	@ (8017c48 <RegionAU915LinkAdrReq+0x430>)
 8017c00:	681b      	ldr	r3, [r3, #0]
 8017c02:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 8017c06:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 8017c08:	4b0e      	ldr	r3, [pc, #56]	@ (8017c44 <RegionAU915LinkAdrReq+0x42c>)
 8017c0a:	681a      	ldr	r2, [r3, #0]
 8017c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8017c48 <RegionAU915LinkAdrReq+0x430>)
 8017c0e:	681b      	ldr	r3, [r3, #0]
 8017c10:	f8b2 236a 	ldrh.w	r2, [r2, #874]	@ 0x36a
 8017c14:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8017c16:	f997 204d 	ldrsb.w	r2, [r7, #77]	@ 0x4d
 8017c1a:	68bb      	ldr	r3, [r7, #8]
 8017c1c:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8017c1e:	f997 204e 	ldrsb.w	r2, [r7, #78]	@ 0x4e
 8017c22:	687b      	ldr	r3, [r7, #4]
 8017c24:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8017c26:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8017c2a:	683b      	ldr	r3, [r7, #0]
 8017c2c:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8017c2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8017c30:	f897 2056 	ldrb.w	r2, [r7, #86]	@ 0x56
 8017c34:	701a      	strb	r2, [r3, #0]

#endif /* REGION_AU915 */
    return status;
 8017c36:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
}
 8017c3a:	4618      	mov	r0, r3
 8017c3c:	375c      	adds	r7, #92	@ 0x5c
 8017c3e:	46bd      	mov	sp, r7
 8017c40:	bd90      	pop	{r4, r7, pc}
 8017c42:	bf00      	nop
 8017c44:	200021c0 	.word	0x200021c0
 8017c48:	200021bc 	.word	0x200021bc

08017c4c <RegionAU915RxParamSetupReq>:

uint8_t RegionAU915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8017c4c:	b580      	push	{r7, lr}
 8017c4e:	b084      	sub	sp, #16
 8017c50:	af00      	add	r7, sp, #0
 8017c52:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8017c54:	2307      	movs	r3, #7
 8017c56:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_AU915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8017c58:	687b      	ldr	r3, [r7, #4]
 8017c5a:	685b      	ldr	r3, [r3, #4]
 8017c5c:	4618      	mov	r0, r3
 8017c5e:	f7fe ffaf 	bl	8016bc0 <VerifyRfFreq>
 8017c62:	4603      	mov	r3, r0
 8017c64:	f083 0301 	eor.w	r3, r3, #1
 8017c68:	b2db      	uxtb	r3, r3
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	d003      	beq.n	8017c76 <RegionAU915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8017c6e:	7bfb      	ldrb	r3, [r7, #15]
 8017c70:	f023 0301 	bic.w	r3, r3, #1
 8017c74:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AU915_RX_MIN_DATARATE, AU915_RX_MAX_DATARATE ) == false )
 8017c76:	687b      	ldr	r3, [r7, #4]
 8017c78:	f993 3000 	ldrsb.w	r3, [r3]
 8017c7c:	220d      	movs	r2, #13
 8017c7e:	2108      	movs	r1, #8
 8017c80:	4618      	mov	r0, r3
 8017c82:	f000 fbac 	bl	80183de <RegionCommonValueInRange>
 8017c86:	4603      	mov	r3, r0
 8017c88:	2b00      	cmp	r3, #0
 8017c8a:	d103      	bne.n	8017c94 <RegionAU915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8017c8c:	7bfb      	ldrb	r3, [r7, #15]
 8017c8e:	f023 0302 	bic.w	r3, r3, #2
 8017c92:	73fb      	strb	r3, [r7, #15]
    }
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8017c94:	687b      	ldr	r3, [r7, #4]
 8017c96:	f993 3000 	ldrsb.w	r3, [r3]
 8017c9a:	2b07      	cmp	r3, #7
 8017c9c:	d004      	beq.n	8017ca8 <RegionAU915RxParamSetupReq+0x5c>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8017c9e:	687b      	ldr	r3, [r7, #4]
 8017ca0:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( rxParamSetupReq->Datarate == DR_7 ) ||
 8017ca4:	2b0d      	cmp	r3, #13
 8017ca6:	dd03      	ble.n	8017cb0 <RegionAU915RxParamSetupReq+0x64>
    {
        status &= 0xFD; // Datarate KO
 8017ca8:	7bfb      	ldrb	r3, [r7, #15]
 8017caa:	f023 0302 	bic.w	r3, r3, #2
 8017cae:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AU915_MIN_RX1_DR_OFFSET, AU915_MAX_RX1_DR_OFFSET ) == false )
 8017cb0:	687b      	ldr	r3, [r7, #4]
 8017cb2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017cb6:	2205      	movs	r2, #5
 8017cb8:	2100      	movs	r1, #0
 8017cba:	4618      	mov	r0, r3
 8017cbc:	f000 fb8f 	bl	80183de <RegionCommonValueInRange>
 8017cc0:	4603      	mov	r3, r0
 8017cc2:	2b00      	cmp	r3, #0
 8017cc4:	d103      	bne.n	8017cce <RegionAU915RxParamSetupReq+0x82>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8017cc6:	7bfb      	ldrb	r3, [r7, #15]
 8017cc8:	f023 0304 	bic.w	r3, r3, #4
 8017ccc:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_AU915 */
    return status;
 8017cce:	7bfb      	ldrb	r3, [r7, #15]
}
 8017cd0:	4618      	mov	r0, r3
 8017cd2:	3710      	adds	r7, #16
 8017cd4:	46bd      	mov	sp, r7
 8017cd6:	bd80      	pop	{r7, pc}

08017cd8 <RegionAU915NewChannelReq>:

int8_t RegionAU915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8017cd8:	b480      	push	{r7}
 8017cda:	b083      	sub	sp, #12
 8017cdc:	af00      	add	r7, sp, #0
 8017cde:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8017ce0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017ce4:	4618      	mov	r0, r3
 8017ce6:	370c      	adds	r7, #12
 8017ce8:	46bd      	mov	sp, r7
 8017cea:	bc80      	pop	{r7}
 8017cec:	4770      	bx	lr

08017cee <RegionAU915TxParamSetupReq>:

int8_t RegionAU915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8017cee:	b480      	push	{r7}
 8017cf0:	b083      	sub	sp, #12
 8017cf2:	af00      	add	r7, sp, #0
 8017cf4:	6078      	str	r0, [r7, #4]
    // Accept the request
    return 0;
 8017cf6:	2300      	movs	r3, #0
}
 8017cf8:	4618      	mov	r0, r3
 8017cfa:	370c      	adds	r7, #12
 8017cfc:	46bd      	mov	sp, r7
 8017cfe:	bc80      	pop	{r7}
 8017d00:	4770      	bx	lr

08017d02 <RegionAU915DlChannelReq>:

int8_t RegionAU915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8017d02:	b480      	push	{r7}
 8017d04:	b083      	sub	sp, #12
 8017d06:	af00      	add	r7, sp, #0
 8017d08:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 8017d0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017d0e:	4618      	mov	r0, r3
 8017d10:	370c      	adds	r7, #12
 8017d12:	46bd      	mov	sp, r7
 8017d14:	bc80      	pop	{r7}
 8017d16:	4770      	bx	lr

08017d18 <RegionAU915AlternateDr>:

int8_t RegionAU915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8017d18:	b480      	push	{r7}
 8017d1a:	b083      	sub	sp, #12
 8017d1c:	af00      	add	r7, sp, #0
 8017d1e:	4603      	mov	r3, r0
 8017d20:	460a      	mov	r2, r1
 8017d22:	71fb      	strb	r3, [r7, #7]
 8017d24:	4613      	mov	r3, r2
 8017d26:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_AU915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_2 and then one 500kHz DR_6 channel
    if( type == ALTERNATE_DR )
 8017d28:	79bb      	ldrb	r3, [r7, #6]
 8017d2a:	2b00      	cmp	r3, #0
 8017d2c:	d106      	bne.n	8017d3c <RegionAU915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 8017d2e:	4b13      	ldr	r3, [pc, #76]	@ (8017d7c <RegionAU915AlternateDr+0x64>)
 8017d30:	681b      	ldr	r3, [r3, #0]
 8017d32:	7b5a      	ldrb	r2, [r3, #13]
 8017d34:	3201      	adds	r2, #1
 8017d36:	b2d2      	uxtb	r2, r2
 8017d38:	735a      	strb	r2, [r3, #13]
 8017d3a:	e005      	b.n	8017d48 <RegionAU915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 8017d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8017d7c <RegionAU915AlternateDr+0x64>)
 8017d3e:	681b      	ldr	r3, [r3, #0]
 8017d40:	7b5a      	ldrb	r2, [r3, #13]
 8017d42:	3a01      	subs	r2, #1
 8017d44:	b2d2      	uxtb	r2, r2
 8017d46:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 8017d48:	4b0c      	ldr	r3, [pc, #48]	@ (8017d7c <RegionAU915AlternateDr+0x64>)
 8017d4a:	681b      	ldr	r3, [r3, #0]
 8017d4c:	7b5a      	ldrb	r2, [r3, #13]
 8017d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8017d80 <RegionAU915AlternateDr+0x68>)
 8017d50:	fba3 1302 	umull	r1, r3, r3, r2
 8017d54:	0859      	lsrs	r1, r3, #1
 8017d56:	460b      	mov	r3, r1
 8017d58:	00db      	lsls	r3, r3, #3
 8017d5a:	440b      	add	r3, r1
 8017d5c:	1ad3      	subs	r3, r2, r3
 8017d5e:	b2db      	uxtb	r3, r3
 8017d60:	2b00      	cmp	r3, #0
 8017d62:	d102      	bne.n	8017d6a <RegionAU915AlternateDr+0x52>
    {
        // Use DR_6 every 9th times.
        currentDr = DR_6;
 8017d64:	2306      	movs	r3, #6
 8017d66:	71fb      	strb	r3, [r7, #7]
 8017d68:	e001      	b.n	8017d6e <RegionAU915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_2;
 8017d6a:	2302      	movs	r3, #2
 8017d6c:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8017d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_AU915 */
}
 8017d72:	4618      	mov	r0, r3
 8017d74:	370c      	adds	r7, #12
 8017d76:	46bd      	mov	sp, r7
 8017d78:	bc80      	pop	{r7}
 8017d7a:	4770      	bx	lr
 8017d7c:	200021bc 	.word	0x200021bc
 8017d80:	38e38e39 	.word	0x38e38e39

08017d84 <RegionAU915NextChannel>:

LoRaMacStatus_t RegionAU915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8017d84:	b580      	push	{r7, lr}
 8017d86:	b0a8      	sub	sp, #160	@ 0xa0
 8017d88:	af02      	add	r7, sp, #8
 8017d8a:	60f8      	str	r0, [r7, #12]
 8017d8c:	60b9      	str	r1, [r7, #8]
 8017d8e:	607a      	str	r2, [r7, #4]
 8017d90:	603b      	str	r3, [r7, #0]
#if defined( REGION_AU915 )
    uint8_t nbEnabledChannels = 0;
 8017d92:	2300      	movs	r3, #0
 8017d94:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
    uint8_t nbRestrictedChannels = 0;
 8017d98:	2300      	movs	r3, #0
 8017d9a:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
    uint8_t enabledChannels[AU915_MAX_NB_CHANNELS] = { 0 };
 8017d9e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8017da2:	2248      	movs	r2, #72	@ 0x48
 8017da4:	2100      	movs	r1, #0
 8017da6:	4618      	mov	r0, r3
 8017da8:	f006 fe4d 	bl	801ea46 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8017dac:	230c      	movs	r3, #12
 8017dae:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 8017db2:	4b67      	ldr	r3, [pc, #412]	@ (8017f50 <RegionAU915NextChannel+0x1cc>)
 8017db4:	681b      	ldr	r3, [r3, #0]
 8017db6:	2204      	movs	r2, #4
 8017db8:	2100      	movs	r1, #0
 8017dba:	4618      	mov	r0, r3
 8017dbc:	f000 fb60 	bl	8018480 <RegionCommonCountChannels>
 8017dc0:	4603      	mov	r3, r0
 8017dc2:	2b00      	cmp	r3, #0
 8017dc4:	d10e      	bne.n	8017de4 <RegionAU915NextChannel+0x60>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 8017dc6:	4b62      	ldr	r3, [pc, #392]	@ (8017f50 <RegionAU915NextChannel+0x1cc>)
 8017dc8:	681b      	ldr	r3, [r3, #0]
 8017dca:	4618      	mov	r0, r3
 8017dcc:	4b61      	ldr	r3, [pc, #388]	@ (8017f54 <RegionAU915NextChannel+0x1d0>)
 8017dce:	681b      	ldr	r3, [r3, #0]
 8017dd0:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8017dd4:	2204      	movs	r2, #4
 8017dd6:	4619      	mov	r1, r3
 8017dd8:	f000 fb7e 	bl	80184d8 <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 8017ddc:	4b5c      	ldr	r3, [pc, #368]	@ (8017f50 <RegionAU915NextChannel+0x1cc>)
 8017dde:	681b      	ldr	r3, [r3, #0]
 8017de0:	2200      	movs	r2, #0
 8017de2:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_6 )
 8017de4:	68fb      	ldr	r3, [r7, #12]
 8017de6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017dea:	2b05      	cmp	r3, #5
 8017dec:	dd0c      	ble.n	8017e08 <RegionAU915NextChannel+0x84>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8017dee:	4b58      	ldr	r3, [pc, #352]	@ (8017f50 <RegionAU915NextChannel+0x1cc>)
 8017df0:	681b      	ldr	r3, [r3, #0]
 8017df2:	891b      	ldrh	r3, [r3, #8]
 8017df4:	b2db      	uxtb	r3, r3
 8017df6:	2b00      	cmp	r3, #0
 8017df8:	d106      	bne.n	8017e08 <RegionAU915NextChannel+0x84>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 8017dfa:	4b56      	ldr	r3, [pc, #344]	@ (8017f54 <RegionAU915NextChannel+0x1d0>)
 8017dfc:	681a      	ldr	r2, [r3, #0]
 8017dfe:	4b54      	ldr	r3, [pc, #336]	@ (8017f50 <RegionAU915NextChannel+0x1cc>)
 8017e00:	681b      	ldr	r3, [r3, #0]
 8017e02:	f8b2 2368 	ldrh.w	r2, [r2, #872]	@ 0x368
 8017e06:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8017e08:	68fb      	ldr	r3, [r7, #12]
 8017e0a:	7a5b      	ldrb	r3, [r3, #9]
 8017e0c:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8017e0e:	68fb      	ldr	r3, [r7, #12]
 8017e10:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017e14:	b2db      	uxtb	r3, r3
 8017e16:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 8017e18:	4b4d      	ldr	r3, [pc, #308]	@ (8017f50 <RegionAU915NextChannel+0x1cc>)
 8017e1a:	681b      	ldr	r3, [r3, #0]
 8017e1c:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 8017e1e:	4b4d      	ldr	r3, [pc, #308]	@ (8017f54 <RegionAU915NextChannel+0x1d0>)
 8017e20:	681b      	ldr	r3, [r3, #0]
 8017e22:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 8017e24:	4b4c      	ldr	r3, [pc, #304]	@ (8017f58 <RegionAU915NextChannel+0x1d4>)
 8017e26:	681b      	ldr	r3, [r3, #0]
 8017e28:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = AU915_MAX_NB_CHANNELS;
 8017e2a:	2348      	movs	r3, #72	@ 0x48
 8017e2c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = NULL;
 8017e2e:	2300      	movs	r3, #0
 8017e30:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8017e32:	68fb      	ldr	r3, [r7, #12]
 8017e34:	681b      	ldr	r3, [r3, #0]
 8017e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8017e38:	68fb      	ldr	r3, [r7, #12]
 8017e3a:	685b      	ldr	r3, [r3, #4]
 8017e3c:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8017e3e:	68fb      	ldr	r3, [r7, #12]
 8017e40:	7a9b      	ldrb	r3, [r3, #10]
 8017e42:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = AU915_MAX_NB_BANDS;
 8017e46:	2301      	movs	r3, #1
 8017e48:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceTxBackoffRefTime = nextChanParams->ElapsedTimeSinceTxBackoffRefTime;
 8017e4c:	68fa      	ldr	r2, [r7, #12]
 8017e4e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8017e52:	320c      	adds	r2, #12
 8017e54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017e58:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8017e5c:	68fb      	ldr	r3, [r7, #12]
 8017e5e:	7d1b      	ldrb	r3, [r3, #20]
 8017e60:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8017e64:	68fb      	ldr	r3, [r7, #12]
 8017e66:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8017e6a:	68fb      	ldr	r3, [r7, #12]
 8017e6c:	8adb      	ldrh	r3, [r3, #22]
 8017e6e:	4619      	mov	r1, r3
 8017e70:	4610      	mov	r0, r2
 8017e72:	f7fe feeb 	bl	8016c4c <GetTimeOnAir>
 8017e76:	4603      	mov	r3, r0
 8017e78:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8017e7a:	f107 0314 	add.w	r3, r7, #20
 8017e7e:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 8017e80:	f107 0195 	add.w	r1, r7, #149	@ 0x95
 8017e84:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8017e88:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8017e8c:	687b      	ldr	r3, [r7, #4]
 8017e8e:	9301      	str	r3, [sp, #4]
 8017e90:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8017e94:	9300      	str	r3, [sp, #0]
 8017e96:	460b      	mov	r3, r1
 8017e98:	6839      	ldr	r1, [r7, #0]
 8017e9a:	f000 fed4 	bl	8018c46 <RegionCommonIdentifyChannels>
 8017e9e:	4603      	mov	r3, r0
 8017ea0:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8017ea4:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	d14a      	bne.n	8017f42 <RegionAU915NextChannel+0x1be>
    {
        if( nextChanParams->Joined == true )
 8017eac:	68fb      	ldr	r3, [r7, #12]
 8017eae:	7a5b      	ldrb	r3, [r3, #9]
 8017eb0:	2b00      	cmp	r3, #0
 8017eb2:	d00e      	beq.n	8017ed2 <RegionAU915NextChannel+0x14e>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8017eb4:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8017eb8:	3b01      	subs	r3, #1
 8017eba:	4619      	mov	r1, r3
 8017ebc:	2000      	movs	r0, #0
 8017ebe:	f001 f80f 	bl	8018ee0 <randr>
 8017ec2:	4603      	mov	r3, r0
 8017ec4:	3398      	adds	r3, #152	@ 0x98
 8017ec6:	443b      	add	r3, r7
 8017ec8:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 8017ecc:	68bb      	ldr	r3, [r7, #8]
 8017ece:	701a      	strb	r2, [r3, #0]
 8017ed0:	e02e      	b.n	8017f30 <RegionAU915NextChannel+0x1ac>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR2
            if( nextChanParams->Datarate == DR_2 )
 8017ed2:	68fb      	ldr	r3, [r7, #12]
 8017ed4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8017ed8:	2b02      	cmp	r3, #2
 8017eda:	d10e      	bne.n	8017efa <RegionAU915NextChannel+0x176>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8017edc:	4b1c      	ldr	r3, [pc, #112]	@ (8017f50 <RegionAU915NextChannel+0x1cc>)
 8017ede:	681b      	ldr	r3, [r3, #0]
 8017ee0:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8017ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8017f50 <RegionAU915NextChannel+0x1cc>)
 8017ee4:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 8017ee6:	330c      	adds	r3, #12
 8017ee8:	68ba      	ldr	r2, [r7, #8]
 8017eea:	4619      	mov	r1, r3
 8017eec:	f000 f896 	bl	801801c <RegionBaseUSComputeNext125kHzJoinChannel>
 8017ef0:	4603      	mov	r3, r0
 8017ef2:	2b03      	cmp	r3, #3
 8017ef4:	d11c      	bne.n	8017f30 <RegionAU915NextChannel+0x1ac>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 8017ef6:	2303      	movs	r3, #3
 8017ef8:	e025      	b.n	8017f46 <RegionAU915NextChannel+0x1c2>
            }
            // 500kHz Channels (64 - 71) DR6
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 8017efa:	2300      	movs	r3, #0
 8017efc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8017f00:	e004      	b.n	8017f0c <RegionAU915NextChannel+0x188>
                {
                    i++;
 8017f02:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017f06:	3301      	adds	r3, #1
 8017f08:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8017f0c:	4b10      	ldr	r3, [pc, #64]	@ (8017f50 <RegionAU915NextChannel+0x1cc>)
 8017f0e:	681b      	ldr	r3, [r3, #0]
 8017f10:	891b      	ldrh	r3, [r3, #8]
 8017f12:	b2da      	uxtb	r2, r3
 8017f14:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017f18:	fa42 f303 	asr.w	r3, r2, r3
 8017f1c:	f003 0301 	and.w	r3, r3, #1
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	d0ee      	beq.n	8017f02 <RegionAU915NextChannel+0x17e>
                }
                *channel = 64 + i;
 8017f24:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8017f28:	3340      	adds	r3, #64	@ 0x40
 8017f2a:	b2da      	uxtb	r2, r3
 8017f2c:	68bb      	ldr	r3, [r7, #8]
 8017f2e:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, AU915_MAX_NB_CHANNELS );
 8017f30:	4b07      	ldr	r3, [pc, #28]	@ (8017f50 <RegionAU915NextChannel+0x1cc>)
 8017f32:	681b      	ldr	r3, [r3, #0]
 8017f34:	4618      	mov	r0, r3
 8017f36:	68bb      	ldr	r3, [r7, #8]
 8017f38:	781b      	ldrb	r3, [r3, #0]
 8017f3a:	2248      	movs	r2, #72	@ 0x48
 8017f3c:	4619      	mov	r1, r3
 8017f3e:	f000 fa6b 	bl	8018418 <RegionCommonChanDisable>
    }
    return status;
 8017f42:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_AU915 */
}
 8017f46:	4618      	mov	r0, r3
 8017f48:	3798      	adds	r7, #152	@ 0x98
 8017f4a:	46bd      	mov	sp, r7
 8017f4c:	bd80      	pop	{r7, pc}
 8017f4e:	bf00      	nop
 8017f50:	200021bc 	.word	0x200021bc
 8017f54:	200021c0 	.word	0x200021c0
 8017f58:	200021c4 	.word	0x200021c4

08017f5c <RegionAU915ApplyDrOffset>:
#endif /* REGION_AU915 */
}
#endif /* REGION_VERSION */

uint8_t RegionAU915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8017f5c:	b480      	push	{r7}
 8017f5e:	b085      	sub	sp, #20
 8017f60:	af00      	add	r7, sp, #0
 8017f62:	4603      	mov	r3, r0
 8017f64:	71fb      	strb	r3, [r7, #7]
 8017f66:	460b      	mov	r3, r1
 8017f68:	71bb      	strb	r3, [r7, #6]
 8017f6a:	4613      	mov	r3, r2
 8017f6c:	717b      	strb	r3, [r7, #5]
#if defined( REGION_AU915 )
    int8_t datarate = DatarateOffsetsAU915[dr][drOffset];
 8017f6e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8017f72:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8017f76:	480d      	ldr	r0, [pc, #52]	@ (8017fac <RegionAU915ApplyDrOffset+0x50>)
 8017f78:	4613      	mov	r3, r2
 8017f7a:	005b      	lsls	r3, r3, #1
 8017f7c:	4413      	add	r3, r2
 8017f7e:	005b      	lsls	r3, r3, #1
 8017f80:	4403      	add	r3, r0
 8017f82:	440b      	add	r3, r1
 8017f84:	781b      	ldrb	r3, [r3, #0]
 8017f86:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8017f88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017f8c:	2b00      	cmp	r3, #0
 8017f8e:	da07      	bge.n	8017fa0 <RegionAU915ApplyDrOffset+0x44>
    {
        if( downlinkDwellTime == 0 )
 8017f90:	79fb      	ldrb	r3, [r7, #7]
 8017f92:	2b00      	cmp	r3, #0
 8017f94:	d102      	bne.n	8017f9c <RegionAU915ApplyDrOffset+0x40>
        {
            datarate = AU915_TX_MIN_DATARATE;
 8017f96:	2300      	movs	r3, #0
 8017f98:	73fb      	strb	r3, [r7, #15]
 8017f9a:	e001      	b.n	8017fa0 <RegionAU915ApplyDrOffset+0x44>
        }
        else
        {
            datarate = AU915_DWELL_LIMIT_DATARATE;
 8017f9c:	2302      	movs	r3, #2
 8017f9e:	73fb      	strb	r3, [r7, #15]
        }
    }
    return datarate;
 8017fa0:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_AU915 */
}
 8017fa2:	4618      	mov	r0, r3
 8017fa4:	3714      	adds	r7, #20
 8017fa6:	46bd      	mov	sp, r7
 8017fa8:	bc80      	pop	{r7}
 8017faa:	4770      	bx	lr
 8017fac:	08021fa0 	.word	0x08021fa0

08017fb0 <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 8017fb0:	b480      	push	{r7}
 8017fb2:	b087      	sub	sp, #28
 8017fb4:	af00      	add	r7, sp, #0
 8017fb6:	4603      	mov	r3, r0
 8017fb8:	60b9      	str	r1, [r7, #8]
 8017fba:	607a      	str	r2, [r7, #4]
 8017fbc:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8017fbe:	68bb      	ldr	r3, [r7, #8]
 8017fc0:	2b00      	cmp	r3, #0
 8017fc2:	d002      	beq.n	8017fca <FindAvailable125kHzChannels+0x1a>
 8017fc4:	687b      	ldr	r3, [r7, #4]
 8017fc6:	2b00      	cmp	r3, #0
 8017fc8:	d101      	bne.n	8017fce <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8017fca:	2303      	movs	r3, #3
 8017fcc:	e021      	b.n	8018012 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8017fce:	687b      	ldr	r3, [r7, #4]
 8017fd0:	2200      	movs	r2, #0
 8017fd2:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8017fd4:	2300      	movs	r3, #0
 8017fd6:	75fb      	strb	r3, [r7, #23]
 8017fd8:	e017      	b.n	801800a <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 8017fda:	89fa      	ldrh	r2, [r7, #14]
 8017fdc:	7dfb      	ldrb	r3, [r7, #23]
 8017fde:	fa42 f303 	asr.w	r3, r2, r3
 8017fe2:	f003 0301 	and.w	r3, r3, #1
 8017fe6:	2b00      	cmp	r3, #0
 8017fe8:	d00c      	beq.n	8018004 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8017fea:	687b      	ldr	r3, [r7, #4]
 8017fec:	781b      	ldrb	r3, [r3, #0]
 8017fee:	461a      	mov	r2, r3
 8017ff0:	68bb      	ldr	r3, [r7, #8]
 8017ff2:	4413      	add	r3, r2
 8017ff4:	7dfa      	ldrb	r2, [r7, #23]
 8017ff6:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8017ff8:	687b      	ldr	r3, [r7, #4]
 8017ffa:	781b      	ldrb	r3, [r3, #0]
 8017ffc:	3301      	adds	r3, #1
 8017ffe:	b2da      	uxtb	r2, r3
 8018000:	687b      	ldr	r3, [r7, #4]
 8018002:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8018004:	7dfb      	ldrb	r3, [r7, #23]
 8018006:	3301      	adds	r3, #1
 8018008:	75fb      	strb	r3, [r7, #23]
 801800a:	7dfb      	ldrb	r3, [r7, #23]
 801800c:	2b07      	cmp	r3, #7
 801800e:	d9e4      	bls.n	8017fda <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8018010:	2300      	movs	r3, #0
}
 8018012:	4618      	mov	r0, r3
 8018014:	371c      	adds	r7, #28
 8018016:	46bd      	mov	sp, r7
 8018018:	bc80      	pop	{r7}
 801801a:	4770      	bx	lr

0801801c <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 801801c:	b590      	push	{r4, r7, lr}
 801801e:	b089      	sub	sp, #36	@ 0x24
 8018020:	af00      	add	r7, sp, #0
 8018022:	60f8      	str	r0, [r7, #12]
 8018024:	60b9      	str	r1, [r7, #8]
 8018026:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8018028:	f107 0314 	add.w	r3, r7, #20
 801802c:	2200      	movs	r2, #0
 801802e:	601a      	str	r2, [r3, #0]
 8018030:	605a      	str	r2, [r3, #4]
    uint8_t availableChannels = 0;
 8018032:	2300      	movs	r3, #0
 8018034:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 8018036:	68fb      	ldr	r3, [r7, #12]
 8018038:	2b00      	cmp	r3, #0
 801803a:	d005      	beq.n	8018048 <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
 801803c:	68bb      	ldr	r3, [r7, #8]
 801803e:	2b00      	cmp	r3, #0
 8018040:	d002      	beq.n	8018048 <RegionBaseUSComputeNext125kHzJoinChannel+0x2c>
 8018042:	687b      	ldr	r3, [r7, #4]
 8018044:	2b00      	cmp	r3, #0
 8018046:	d101      	bne.n	801804c <RegionBaseUSComputeNext125kHzJoinChannel+0x30>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8018048:	2303      	movs	r3, #3
 801804a:	e055      	b.n	80180f8 <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 801804c:	68bb      	ldr	r3, [r7, #8]
 801804e:	781b      	ldrb	r3, [r3, #0]
 8018050:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 8018052:	7f7b      	ldrb	r3, [r7, #29]
 8018054:	085b      	lsrs	r3, r3, #1
 8018056:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 8018058:	7f7b      	ldrb	r3, [r7, #29]
 801805a:	f003 0301 	and.w	r3, r3, #1
 801805e:	b2db      	uxtb	r3, r3
 8018060:	2b00      	cmp	r3, #0
 8018062:	d107      	bne.n	8018074 <RegionBaseUSComputeNext125kHzJoinChannel+0x58>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 8018064:	7f3b      	ldrb	r3, [r7, #28]
 8018066:	005b      	lsls	r3, r3, #1
 8018068:	68fa      	ldr	r2, [r7, #12]
 801806a:	4413      	add	r3, r2
 801806c:	881b      	ldrh	r3, [r3, #0]
 801806e:	b2db      	uxtb	r3, r3
 8018070:	83fb      	strh	r3, [r7, #30]
 8018072:	e006      	b.n	8018082 <RegionBaseUSComputeNext125kHzJoinChannel+0x66>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 8018074:	7f3b      	ldrb	r3, [r7, #28]
 8018076:	005b      	lsls	r3, r3, #1
 8018078:	68fa      	ldr	r2, [r7, #12]
 801807a:	4413      	add	r3, r2
 801807c:	881b      	ldrh	r3, [r3, #0]
 801807e:	0a1b      	lsrs	r3, r3, #8
 8018080:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8018082:	f107 0213 	add.w	r2, r7, #19
 8018086:	f107 0114 	add.w	r1, r7, #20
 801808a:	8bfb      	ldrh	r3, [r7, #30]
 801808c:	4618      	mov	r0, r3
 801808e:	f7ff ff8f 	bl	8017fb0 <FindAvailable125kHzChannels>
 8018092:	4603      	mov	r3, r0
 8018094:	2b03      	cmp	r3, #3
 8018096:	d101      	bne.n	801809c <RegionBaseUSComputeNext125kHzJoinChannel+0x80>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8018098:	2303      	movs	r3, #3
 801809a:	e02d      	b.n	80180f8 <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
        }

        if ( availableChannels > 0 )
 801809c:	7cfb      	ldrb	r3, [r7, #19]
 801809e:	2b00      	cmp	r3, #0
 80180a0:	d011      	beq.n	80180c6 <RegionBaseUSComputeNext125kHzJoinChannel+0xaa>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 80180a2:	7f7b      	ldrb	r3, [r7, #29]
 80180a4:	00db      	lsls	r3, r3, #3
 80180a6:	b2dc      	uxtb	r4, r3
 80180a8:	7cfb      	ldrb	r3, [r7, #19]
 80180aa:	3b01      	subs	r3, #1
 80180ac:	4619      	mov	r1, r3
 80180ae:	2000      	movs	r0, #0
 80180b0:	f000 ff16 	bl	8018ee0 <randr>
 80180b4:	4603      	mov	r3, r0
 80180b6:	3320      	adds	r3, #32
 80180b8:	443b      	add	r3, r7
 80180ba:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80180be:	4423      	add	r3, r4
 80180c0:	b2da      	uxtb	r2, r3
 80180c2:	687b      	ldr	r3, [r7, #4]
 80180c4:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 80180c6:	7f7b      	ldrb	r3, [r7, #29]
 80180c8:	3301      	adds	r3, #1
 80180ca:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 80180cc:	7f7b      	ldrb	r3, [r7, #29]
 80180ce:	2b07      	cmp	r3, #7
 80180d0:	d901      	bls.n	80180d6 <RegionBaseUSComputeNext125kHzJoinChannel+0xba>
        {
            startIndex = 0;
 80180d2:	2300      	movs	r3, #0
 80180d4:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 80180d6:	7cfb      	ldrb	r3, [r7, #19]
 80180d8:	2b00      	cmp	r3, #0
 80180da:	d104      	bne.n	80180e6 <RegionBaseUSComputeNext125kHzJoinChannel+0xca>
 80180dc:	68bb      	ldr	r3, [r7, #8]
 80180de:	781b      	ldrb	r3, [r3, #0]
 80180e0:	7f7a      	ldrb	r2, [r7, #29]
 80180e2:	429a      	cmp	r2, r3
 80180e4:	d1b5      	bne.n	8018052 <RegionBaseUSComputeNext125kHzJoinChannel+0x36>

    if ( availableChannels > 0 )
 80180e6:	7cfb      	ldrb	r3, [r7, #19]
 80180e8:	2b00      	cmp	r3, #0
 80180ea:	d004      	beq.n	80180f6 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    {
        *groupsCurrentIndex = startIndex;
 80180ec:	68bb      	ldr	r3, [r7, #8]
 80180ee:	7f7a      	ldrb	r2, [r7, #29]
 80180f0:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 80180f2:	2300      	movs	r3, #0
 80180f4:	e000      	b.n	80180f8 <RegionBaseUSComputeNext125kHzJoinChannel+0xdc>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 80180f6:	2303      	movs	r3, #3
}
 80180f8:	4618      	mov	r0, r3
 80180fa:	3724      	adds	r7, #36	@ 0x24
 80180fc:	46bd      	mov	sp, r7
 80180fe:	bd90      	pop	{r4, r7, pc}

08018100 <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 8018100:	b480      	push	{r7}
 8018102:	b085      	sub	sp, #20
 8018104:	af00      	add	r7, sp, #0
 8018106:	4603      	mov	r3, r0
 8018108:	60b9      	str	r1, [r7, #8]
 801810a:	607a      	str	r2, [r7, #4]
 801810c:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 801810e:	7bfb      	ldrb	r3, [r7, #15]
 8018110:	687a      	ldr	r2, [r7, #4]
 8018112:	fb03 f202 	mul.w	r2, r3, r2
 8018116:	68bb      	ldr	r3, [r7, #8]
 8018118:	4413      	add	r3, r2
}
 801811a:	4618      	mov	r0, r3
 801811c:	3714      	adds	r7, #20
 801811e:	46bd      	mov	sp, r7
 8018120:	bc80      	pop	{r7}
 8018122:	4770      	bx	lr

08018124 <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8018124:	b480      	push	{r7}
 8018126:	b087      	sub	sp, #28
 8018128:	af00      	add	r7, sp, #0
 801812a:	60f8      	str	r0, [r7, #12]
 801812c:	4608      	mov	r0, r1
 801812e:	4639      	mov	r1, r7
 8018130:	e881 000c 	stmia.w	r1, {r2, r3}
 8018134:	4603      	mov	r3, r0
 8018136:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8018138:	68fb      	ldr	r3, [r7, #12]
 801813a:	881b      	ldrh	r3, [r3, #0]
 801813c:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 801813e:	7afb      	ldrb	r3, [r7, #11]
 8018140:	f083 0301 	eor.w	r3, r3, #1
 8018144:	b2db      	uxtb	r3, r3
 8018146:	2b00      	cmp	r3, #0
 8018148:	d007      	beq.n	801815a <GetDutyCycle+0x36>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
        uint16_t joinDutyCycle = BACKOFF_DC_1_HOUR;
 801814a:	2364      	movs	r3, #100	@ 0x64
 801814c:	82bb      	strh	r3, [r7, #20]
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
        }
#endif
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 801814e:	8aba      	ldrh	r2, [r7, #20]
 8018150:	8afb      	ldrh	r3, [r7, #22]
 8018152:	4293      	cmp	r3, r2
 8018154:	bf38      	it	cc
 8018156:	4613      	movcc	r3, r2
 8018158:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 801815a:	8afb      	ldrh	r3, [r7, #22]
 801815c:	2b00      	cmp	r3, #0
 801815e:	d101      	bne.n	8018164 <GetDutyCycle+0x40>
    {
        dutyCycle = 1;
 8018160:	2301      	movs	r3, #1
 8018162:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8018164:	8afb      	ldrh	r3, [r7, #22]
}
 8018166:	4618      	mov	r0, r3
 8018168:	371c      	adds	r7, #28
 801816a:	46bd      	mov	sp, r7
 801816c:	bc80      	pop	{r7}
 801816e:	4770      	bx	lr

08018170 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8018170:	b580      	push	{r7, lr}
 8018172:	b086      	sub	sp, #24
 8018174:	af00      	add	r7, sp, #0
 8018176:	60f8      	str	r0, [r7, #12]
 8018178:	4608      	mov	r0, r1
 801817a:	4639      	mov	r1, r7
 801817c:	e881 000c 	stmia.w	r1, {r2, r3}
 8018180:	4603      	mov	r3, r0
 8018182:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8018184:	68fb      	ldr	r3, [r7, #12]
 8018186:	881b      	ldrh	r3, [r3, #0]
 8018188:	827b      	strh	r3, [r7, #18]
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801818a:	4b1a      	ldr	r3, [pc, #104]	@ (80181f4 <SetMaxTimeCredits+0x84>)
 801818c:	617b      	str	r3, [r7, #20]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801818e:	7af9      	ldrb	r1, [r7, #11]
 8018190:	463b      	mov	r3, r7
 8018192:	cb0c      	ldmia	r3, {r2, r3}
 8018194:	68f8      	ldr	r0, [r7, #12]
 8018196:	f7ff ffc5 	bl	8018124 <GetDutyCycle>
 801819a:	4603      	mov	r3, r0
 801819c:	827b      	strh	r3, [r7, #18]

    if( joined == false )
 801819e:	7afb      	ldrb	r3, [r7, #11]
 80181a0:	f083 0301 	eor.w	r3, r3, #1
 80181a4:	b2db      	uxtb	r3, r3
 80181a6:	2b00      	cmp	r3, #0
 80181a8:	d011      	beq.n	80181ce <SetMaxTimeCredits+0x5e>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
		if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 80181aa:	683b      	ldr	r3, [r7, #0]
 80181ac:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 80181b0:	d202      	bcs.n	80181b8 <SetMaxTimeCredits+0x48>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 80181b2:	4b10      	ldr	r3, [pc, #64]	@ (80181f4 <SetMaxTimeCredits+0x84>)
 80181b4:	617b      	str	r3, [r7, #20]
 80181b6:	e014      	b.n	80181e2 <SetMaxTimeCredits+0x72>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 80181b8:	683b      	ldr	r3, [r7, #0]
 80181ba:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 80181be:	4293      	cmp	r3, r2
 80181c0:	d802      	bhi.n	80181c8 <SetMaxTimeCredits+0x58>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 80181c2:	4b0c      	ldr	r3, [pc, #48]	@ (80181f4 <SetMaxTimeCredits+0x84>)
 80181c4:	617b      	str	r3, [r7, #20]
 80181c6:	e00c      	b.n	80181e2 <SetMaxTimeCredits+0x72>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD_JOIN_BACKOFF_24H;
 80181c8:	4b0b      	ldr	r3, [pc, #44]	@ (80181f8 <SetMaxTimeCredits+0x88>)
 80181ca:	617b      	str	r3, [r7, #20]
 80181cc:	e009      	b.n	80181e2 <SetMaxTimeCredits+0x72>
#endif

    }
    else
    {
        if( dutyCycleEnabled == false )
 80181ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80181d2:	f083 0301 	eor.w	r3, r3, #1
 80181d6:	b2db      	uxtb	r3, r3
 80181d8:	2b00      	cmp	r3, #0
 80181da:	d002      	beq.n	80181e2 <SetMaxTimeCredits+0x72>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 80181dc:	68fb      	ldr	r3, [r7, #12]
 80181de:	697a      	ldr	r2, [r7, #20]
 80181e0:	60da      	str	r2, [r3, #12]
    }
#endif 

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 80181e2:	68fb      	ldr	r3, [r7, #12]
 80181e4:	697a      	ldr	r2, [r7, #20]
 80181e6:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 80181e8:	8a7b      	ldrh	r3, [r7, #18]
}
 80181ea:	4618      	mov	r0, r3
 80181ec:	3718      	adds	r7, #24
 80181ee:	46bd      	mov	sp, r7
 80181f0:	bd80      	pop	{r7, pc}
 80181f2:	bf00      	nop
 80181f4:	0036ee80 	.word	0x0036ee80
 80181f8:	000d4670 	.word	0x000d4670

080181fc <UpdateTimeCredits>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime, TimerTime_t lastBandUpdateTime )
{
 80181fc:	b580      	push	{r7, lr}
 80181fe:	b086      	sub	sp, #24
 8018200:	af02      	add	r7, sp, #8
 8018202:	6078      	str	r0, [r7, #4]
 8018204:	4608      	mov	r0, r1
 8018206:	4611      	mov	r1, r2
 8018208:	461a      	mov	r2, r3
 801820a:	4603      	mov	r3, r0
 801820c:	70fb      	strb	r3, [r7, #3]
 801820e:	460b      	mov	r3, r1
 8018210:	70bb      	strb	r3, [r7, #2]
 8018212:	4613      	mov	r3, r2
 8018214:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 8018216:	78f9      	ldrb	r1, [r7, #3]
 8018218:	787b      	ldrb	r3, [r7, #1]
 801821a:	9301      	str	r3, [sp, #4]
 801821c:	78bb      	ldrb	r3, [r7, #2]
 801821e:	9300      	str	r3, [sp, #0]
 8018220:	f107 0318 	add.w	r3, r7, #24
 8018224:	cb0c      	ldmia	r3, {r2, r3}
 8018226:	6878      	ldr	r0, [r7, #4]
 8018228:	f7ff ffa2 	bl	8018170 <SetMaxTimeCredits>
 801822c:	4603      	mov	r3, r0
 801822e:	817b      	strh	r3, [r7, #10]
                                            dutyCycleEnabled, lastTxIsJoinRequest );
    TimerTime_t observation = DUTY_CYCLE_TIME_PERIOD;
 8018230:	4b1a      	ldr	r3, [pc, #104]	@ (801829c <UpdateTimeCredits+0xa0>)
 8018232:	60fb      	str	r3, [r7, #12]

    if( joined == false )
 8018234:	78fb      	ldrb	r3, [r7, #3]
 8018236:	f083 0301 	eor.w	r3, r3, #1
 801823a:	b2db      	uxtb	r3, r3
 801823c:	2b00      	cmp	r3, #0
 801823e:	d010      	beq.n	8018262 <UpdateTimeCredits+0x66>
    {
        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 8018240:	69bb      	ldr	r3, [r7, #24]
 8018242:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8018246:	d202      	bcs.n	801824e <UpdateTimeCredits+0x52>
        {
            observation = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S * 1000;
 8018248:	4b14      	ldr	r3, [pc, #80]	@ (801829c <UpdateTimeCredits+0xa0>)
 801824a:	60fb      	str	r3, [r7, #12]
 801824c:	e009      	b.n	8018262 <UpdateTimeCredits+0x66>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 801824e:	69bb      	ldr	r3, [r7, #24]
 8018250:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8018254:	4293      	cmp	r3, r2
 8018256:	d802      	bhi.n	801825e <UpdateTimeCredits+0x62>
        {
            observation = ( BACKOFF_DUTY_CYCLE_10_HOURS_IN_S * 1000 );
 8018258:	4b11      	ldr	r3, [pc, #68]	@ (80182a0 <UpdateTimeCredits+0xa4>)
 801825a:	60fb      	str	r3, [r7, #12]
 801825c:	e001      	b.n	8018262 <UpdateTimeCredits+0x66>
        }
        else
        {
            observation = ( BACKOFF_DUTY_CYCLE_24_HOURS_IN_S * 1000 );
 801825e:	4b11      	ldr	r3, [pc, #68]	@ (80182a4 <UpdateTimeCredits+0xa8>)
 8018260:	60fb      	str	r3, [r7, #12]
        }
    }

    // Apply new credits only if the observation period has been elapsed.
    if( ( observation <= lastBandUpdateTime ) ||
 8018262:	68fa      	ldr	r2, [r7, #12]
 8018264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018266:	429a      	cmp	r2, r3
 8018268:	d908      	bls.n	801827c <UpdateTimeCredits+0x80>
        ( band->LastMaxCreditAssignTime != observation ) ||
 801826a:	687b      	ldr	r3, [r7, #4]
 801826c:	689b      	ldr	r3, [r3, #8]
    if( ( observation <= lastBandUpdateTime ) ||
 801826e:	68fa      	ldr	r2, [r7, #12]
 8018270:	429a      	cmp	r2, r3
 8018272:	d103      	bne.n	801827c <UpdateTimeCredits+0x80>
        ( band->LastBandUpdateTime == 0 ) )
 8018274:	687b      	ldr	r3, [r7, #4]
 8018276:	685b      	ldr	r3, [r3, #4]
        ( band->LastMaxCreditAssignTime != observation ) ||
 8018278:	2b00      	cmp	r3, #0
 801827a:	d109      	bne.n	8018290 <UpdateTimeCredits+0x94>
    {
        band->TimeCredits = band->MaxTimeCredits;
 801827c:	687b      	ldr	r3, [r7, #4]
 801827e:	691a      	ldr	r2, [r3, #16]
 8018280:	687b      	ldr	r3, [r7, #4]
 8018282:	60da      	str	r2, [r3, #12]
        band->LastBandUpdateTime = currentTime;
 8018284:	687b      	ldr	r3, [r7, #4]
 8018286:	6a3a      	ldr	r2, [r7, #32]
 8018288:	605a      	str	r2, [r3, #4]
        band->LastMaxCreditAssignTime = observation;
 801828a:	687b      	ldr	r3, [r7, #4]
 801828c:	68fa      	ldr	r2, [r7, #12]
 801828e:	609a      	str	r2, [r3, #8]
    }
    return dutyCycle;
 8018290:	897b      	ldrh	r3, [r7, #10]
}
 8018292:	4618      	mov	r0, r3
 8018294:	3710      	adds	r7, #16
 8018296:	46bd      	mov	sp, r7
 8018298:	bd80      	pop	{r7, pc}
 801829a:	bf00      	nop
 801829c:	0036ee80 	.word	0x0036ee80
 80182a0:	025c3f80 	.word	0x025c3f80
 80182a4:	07829b80 	.word	0x07829b80

080182a8 <CountChannels>:
    return dutyCycle;
}
#endif

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 80182a8:	b480      	push	{r7}
 80182aa:	b085      	sub	sp, #20
 80182ac:	af00      	add	r7, sp, #0
 80182ae:	4603      	mov	r3, r0
 80182b0:	460a      	mov	r2, r1
 80182b2:	80fb      	strh	r3, [r7, #6]
 80182b4:	4613      	mov	r3, r2
 80182b6:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 80182b8:	2300      	movs	r3, #0
 80182ba:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 80182bc:	2300      	movs	r3, #0
 80182be:	73bb      	strb	r3, [r7, #14]
 80182c0:	e011      	b.n	80182e6 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 80182c2:	88fa      	ldrh	r2, [r7, #6]
 80182c4:	7bbb      	ldrb	r3, [r7, #14]
 80182c6:	2101      	movs	r1, #1
 80182c8:	fa01 f303 	lsl.w	r3, r1, r3
 80182cc:	401a      	ands	r2, r3
 80182ce:	7bbb      	ldrb	r3, [r7, #14]
 80182d0:	2101      	movs	r1, #1
 80182d2:	fa01 f303 	lsl.w	r3, r1, r3
 80182d6:	429a      	cmp	r2, r3
 80182d8:	d102      	bne.n	80182e0 <CountChannels+0x38>
        {
            nbActiveBits++;
 80182da:	7bfb      	ldrb	r3, [r7, #15]
 80182dc:	3301      	adds	r3, #1
 80182de:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 80182e0:	7bbb      	ldrb	r3, [r7, #14]
 80182e2:	3301      	adds	r3, #1
 80182e4:	73bb      	strb	r3, [r7, #14]
 80182e6:	7bba      	ldrb	r2, [r7, #14]
 80182e8:	797b      	ldrb	r3, [r7, #5]
 80182ea:	429a      	cmp	r2, r3
 80182ec:	d3e9      	bcc.n	80182c2 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 80182ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80182f0:	4618      	mov	r0, r3
 80182f2:	3714      	adds	r7, #20
 80182f4:	46bd      	mov	sp, r7
 80182f6:	bc80      	pop	{r7}
 80182f8:	4770      	bx	lr

080182fa <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 80182fa:	b580      	push	{r7, lr}
 80182fc:	b084      	sub	sp, #16
 80182fe:	af00      	add	r7, sp, #0
 8018300:	6039      	str	r1, [r7, #0]
 8018302:	4611      	mov	r1, r2
 8018304:	461a      	mov	r2, r3
 8018306:	4603      	mov	r3, r0
 8018308:	71fb      	strb	r3, [r7, #7]
 801830a:	460b      	mov	r3, r1
 801830c:	71bb      	strb	r3, [r7, #6]
 801830e:	4613      	mov	r3, r2
 8018310:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8018312:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8018316:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801831a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801831e:	4618      	mov	r0, r3
 8018320:	f000 f85d 	bl	80183de <RegionCommonValueInRange>
 8018324:	4603      	mov	r3, r0
 8018326:	2b00      	cmp	r3, #0
 8018328:	d101      	bne.n	801832e <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 801832a:	2300      	movs	r3, #0
 801832c:	e053      	b.n	80183d6 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801832e:	2300      	movs	r3, #0
 8018330:	73fb      	strb	r3, [r7, #15]
 8018332:	2300      	movs	r3, #0
 8018334:	73bb      	strb	r3, [r7, #14]
 8018336:	e049      	b.n	80183cc <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8018338:	2300      	movs	r3, #0
 801833a:	737b      	strb	r3, [r7, #13]
 801833c:	e03d      	b.n	80183ba <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 801833e:	7bbb      	ldrb	r3, [r7, #14]
 8018340:	005b      	lsls	r3, r3, #1
 8018342:	683a      	ldr	r2, [r7, #0]
 8018344:	4413      	add	r3, r2
 8018346:	881b      	ldrh	r3, [r3, #0]
 8018348:	461a      	mov	r2, r3
 801834a:	7b7b      	ldrb	r3, [r7, #13]
 801834c:	fa42 f303 	asr.w	r3, r2, r3
 8018350:	f003 0301 	and.w	r3, r3, #1
 8018354:	2b00      	cmp	r3, #0
 8018356:	d02d      	beq.n	80183b4 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8018358:	7bfa      	ldrb	r2, [r7, #15]
 801835a:	7b7b      	ldrb	r3, [r7, #13]
 801835c:	4413      	add	r3, r2
 801835e:	461a      	mov	r2, r3
 8018360:	4613      	mov	r3, r2
 8018362:	005b      	lsls	r3, r3, #1
 8018364:	4413      	add	r3, r2
 8018366:	009b      	lsls	r3, r3, #2
 8018368:	461a      	mov	r2, r3
 801836a:	69fb      	ldr	r3, [r7, #28]
 801836c:	4413      	add	r3, r2
 801836e:	7a1b      	ldrb	r3, [r3, #8]
 8018370:	f343 0303 	sbfx	r3, r3, #0, #4
 8018374:	b25b      	sxtb	r3, r3
 8018376:	f003 030f 	and.w	r3, r3, #15
 801837a:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 801837c:	7bfa      	ldrb	r2, [r7, #15]
 801837e:	7b7b      	ldrb	r3, [r7, #13]
 8018380:	4413      	add	r3, r2
 8018382:	461a      	mov	r2, r3
 8018384:	4613      	mov	r3, r2
 8018386:	005b      	lsls	r3, r3, #1
 8018388:	4413      	add	r3, r2
 801838a:	009b      	lsls	r3, r3, #2
 801838c:	461a      	mov	r2, r3
 801838e:	69fb      	ldr	r3, [r7, #28]
 8018390:	4413      	add	r3, r2
 8018392:	7a1b      	ldrb	r3, [r3, #8]
 8018394:	f343 1303 	sbfx	r3, r3, #4, #4
 8018398:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801839a:	f003 030f 	and.w	r3, r3, #15
 801839e:	b25a      	sxtb	r2, r3
 80183a0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80183a4:	4618      	mov	r0, r3
 80183a6:	f000 f81a 	bl	80183de <RegionCommonValueInRange>
 80183aa:	4603      	mov	r3, r0
 80183ac:	2b01      	cmp	r3, #1
 80183ae:	d101      	bne.n	80183b4 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 80183b0:	2301      	movs	r3, #1
 80183b2:	e010      	b.n	80183d6 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 80183b4:	7b7b      	ldrb	r3, [r7, #13]
 80183b6:	3301      	adds	r3, #1
 80183b8:	737b      	strb	r3, [r7, #13]
 80183ba:	7b7b      	ldrb	r3, [r7, #13]
 80183bc:	2b0f      	cmp	r3, #15
 80183be:	d9be      	bls.n	801833e <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80183c0:	7bfb      	ldrb	r3, [r7, #15]
 80183c2:	3310      	adds	r3, #16
 80183c4:	73fb      	strb	r3, [r7, #15]
 80183c6:	7bbb      	ldrb	r3, [r7, #14]
 80183c8:	3301      	adds	r3, #1
 80183ca:	73bb      	strb	r3, [r7, #14]
 80183cc:	7bfa      	ldrb	r2, [r7, #15]
 80183ce:	79fb      	ldrb	r3, [r7, #7]
 80183d0:	429a      	cmp	r2, r3
 80183d2:	d3b1      	bcc.n	8018338 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 80183d4:	2300      	movs	r3, #0
}
 80183d6:	4618      	mov	r0, r3
 80183d8:	3710      	adds	r7, #16
 80183da:	46bd      	mov	sp, r7
 80183dc:	bd80      	pop	{r7, pc}

080183de <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 80183de:	b480      	push	{r7}
 80183e0:	b083      	sub	sp, #12
 80183e2:	af00      	add	r7, sp, #0
 80183e4:	4603      	mov	r3, r0
 80183e6:	71fb      	strb	r3, [r7, #7]
 80183e8:	460b      	mov	r3, r1
 80183ea:	71bb      	strb	r3, [r7, #6]
 80183ec:	4613      	mov	r3, r2
 80183ee:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 80183f0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80183f4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80183f8:	429a      	cmp	r2, r3
 80183fa:	db07      	blt.n	801840c <RegionCommonValueInRange+0x2e>
 80183fc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8018400:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8018404:	429a      	cmp	r2, r3
 8018406:	dc01      	bgt.n	801840c <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8018408:	2301      	movs	r3, #1
 801840a:	e000      	b.n	801840e <RegionCommonValueInRange+0x30>
    }
    return 0;
 801840c:	2300      	movs	r3, #0
}
 801840e:	4618      	mov	r0, r3
 8018410:	370c      	adds	r7, #12
 8018412:	46bd      	mov	sp, r7
 8018414:	bc80      	pop	{r7}
 8018416:	4770      	bx	lr

08018418 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8018418:	b480      	push	{r7}
 801841a:	b085      	sub	sp, #20
 801841c:	af00      	add	r7, sp, #0
 801841e:	6078      	str	r0, [r7, #4]
 8018420:	460b      	mov	r3, r1
 8018422:	70fb      	strb	r3, [r7, #3]
 8018424:	4613      	mov	r3, r2
 8018426:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8018428:	78fb      	ldrb	r3, [r7, #3]
 801842a:	091b      	lsrs	r3, r3, #4
 801842c:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 801842e:	78bb      	ldrb	r3, [r7, #2]
 8018430:	091b      	lsrs	r3, r3, #4
 8018432:	b2db      	uxtb	r3, r3
 8018434:	7bfa      	ldrb	r2, [r7, #15]
 8018436:	429a      	cmp	r2, r3
 8018438:	d803      	bhi.n	8018442 <RegionCommonChanDisable+0x2a>
 801843a:	78fa      	ldrb	r2, [r7, #3]
 801843c:	78bb      	ldrb	r3, [r7, #2]
 801843e:	429a      	cmp	r2, r3
 8018440:	d301      	bcc.n	8018446 <RegionCommonChanDisable+0x2e>
    {
        return false;
 8018442:	2300      	movs	r3, #0
 8018444:	e017      	b.n	8018476 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8018446:	7bfb      	ldrb	r3, [r7, #15]
 8018448:	005b      	lsls	r3, r3, #1
 801844a:	687a      	ldr	r2, [r7, #4]
 801844c:	4413      	add	r3, r2
 801844e:	881b      	ldrh	r3, [r3, #0]
 8018450:	b21a      	sxth	r2, r3
 8018452:	78fb      	ldrb	r3, [r7, #3]
 8018454:	f003 030f 	and.w	r3, r3, #15
 8018458:	2101      	movs	r1, #1
 801845a:	fa01 f303 	lsl.w	r3, r1, r3
 801845e:	b21b      	sxth	r3, r3
 8018460:	43db      	mvns	r3, r3
 8018462:	b21b      	sxth	r3, r3
 8018464:	4013      	ands	r3, r2
 8018466:	b219      	sxth	r1, r3
 8018468:	7bfb      	ldrb	r3, [r7, #15]
 801846a:	005b      	lsls	r3, r3, #1
 801846c:	687a      	ldr	r2, [r7, #4]
 801846e:	4413      	add	r3, r2
 8018470:	b28a      	uxth	r2, r1
 8018472:	801a      	strh	r2, [r3, #0]

    return true;
 8018474:	2301      	movs	r3, #1
}
 8018476:	4618      	mov	r0, r3
 8018478:	3714      	adds	r7, #20
 801847a:	46bd      	mov	sp, r7
 801847c:	bc80      	pop	{r7}
 801847e:	4770      	bx	lr

08018480 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8018480:	b580      	push	{r7, lr}
 8018482:	b084      	sub	sp, #16
 8018484:	af00      	add	r7, sp, #0
 8018486:	6078      	str	r0, [r7, #4]
 8018488:	460b      	mov	r3, r1
 801848a:	70fb      	strb	r3, [r7, #3]
 801848c:	4613      	mov	r3, r2
 801848e:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8018490:	2300      	movs	r3, #0
 8018492:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8018494:	687b      	ldr	r3, [r7, #4]
 8018496:	2b00      	cmp	r3, #0
 8018498:	d101      	bne.n	801849e <RegionCommonCountChannels+0x1e>
    {
        return 0;
 801849a:	2300      	movs	r3, #0
 801849c:	e018      	b.n	80184d0 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801849e:	78fb      	ldrb	r3, [r7, #3]
 80184a0:	73bb      	strb	r3, [r7, #14]
 80184a2:	e010      	b.n	80184c6 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 80184a4:	7bbb      	ldrb	r3, [r7, #14]
 80184a6:	005b      	lsls	r3, r3, #1
 80184a8:	687a      	ldr	r2, [r7, #4]
 80184aa:	4413      	add	r3, r2
 80184ac:	881b      	ldrh	r3, [r3, #0]
 80184ae:	2110      	movs	r1, #16
 80184b0:	4618      	mov	r0, r3
 80184b2:	f7ff fef9 	bl	80182a8 <CountChannels>
 80184b6:	4603      	mov	r3, r0
 80184b8:	461a      	mov	r2, r3
 80184ba:	7bfb      	ldrb	r3, [r7, #15]
 80184bc:	4413      	add	r3, r2
 80184be:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80184c0:	7bbb      	ldrb	r3, [r7, #14]
 80184c2:	3301      	adds	r3, #1
 80184c4:	73bb      	strb	r3, [r7, #14]
 80184c6:	7bba      	ldrb	r2, [r7, #14]
 80184c8:	78bb      	ldrb	r3, [r7, #2]
 80184ca:	429a      	cmp	r2, r3
 80184cc:	d3ea      	bcc.n	80184a4 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 80184ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80184d0:	4618      	mov	r0, r3
 80184d2:	3710      	adds	r7, #16
 80184d4:	46bd      	mov	sp, r7
 80184d6:	bd80      	pop	{r7, pc}

080184d8 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 80184d8:	b480      	push	{r7}
 80184da:	b087      	sub	sp, #28
 80184dc:	af00      	add	r7, sp, #0
 80184de:	60f8      	str	r0, [r7, #12]
 80184e0:	60b9      	str	r1, [r7, #8]
 80184e2:	4613      	mov	r3, r2
 80184e4:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 80184e6:	68fb      	ldr	r3, [r7, #12]
 80184e8:	2b00      	cmp	r3, #0
 80184ea:	d016      	beq.n	801851a <RegionCommonChanMaskCopy+0x42>
 80184ec:	68bb      	ldr	r3, [r7, #8]
 80184ee:	2b00      	cmp	r3, #0
 80184f0:	d013      	beq.n	801851a <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 80184f2:	2300      	movs	r3, #0
 80184f4:	75fb      	strb	r3, [r7, #23]
 80184f6:	e00c      	b.n	8018512 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 80184f8:	7dfb      	ldrb	r3, [r7, #23]
 80184fa:	005b      	lsls	r3, r3, #1
 80184fc:	68ba      	ldr	r2, [r7, #8]
 80184fe:	441a      	add	r2, r3
 8018500:	7dfb      	ldrb	r3, [r7, #23]
 8018502:	005b      	lsls	r3, r3, #1
 8018504:	68f9      	ldr	r1, [r7, #12]
 8018506:	440b      	add	r3, r1
 8018508:	8812      	ldrh	r2, [r2, #0]
 801850a:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 801850c:	7dfb      	ldrb	r3, [r7, #23]
 801850e:	3301      	adds	r3, #1
 8018510:	75fb      	strb	r3, [r7, #23]
 8018512:	7dfa      	ldrb	r2, [r7, #23]
 8018514:	79fb      	ldrb	r3, [r7, #7]
 8018516:	429a      	cmp	r2, r3
 8018518:	d3ee      	bcc.n	80184f8 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 801851a:	bf00      	nop
 801851c:	371c      	adds	r7, #28
 801851e:	46bd      	mov	sp, r7
 8018520:	bc80      	pop	{r7}
 8018522:	4770      	bx	lr

08018524 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8018524:	b082      	sub	sp, #8
 8018526:	b580      	push	{r7, lr}
 8018528:	b086      	sub	sp, #24
 801852a:	af00      	add	r7, sp, #0
 801852c:	60f8      	str	r0, [r7, #12]
 801852e:	60b9      	str	r1, [r7, #8]
 8018530:	627b      	str	r3, [r7, #36]	@ 0x24
 8018532:	4613      	mov	r3, r2
 8018534:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8018536:	79f9      	ldrb	r1, [r7, #7]
 8018538:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801853c:	cb0c      	ldmia	r3, {r2, r3}
 801853e:	68f8      	ldr	r0, [r7, #12]
 8018540:	f7ff fdf0 	bl	8018124 <GetDutyCycle>
 8018544:	4603      	mov	r3, r0
 8018546:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8018548:	68fb      	ldr	r3, [r7, #12]
 801854a:	68da      	ldr	r2, [r3, #12]
 801854c:	8afb      	ldrh	r3, [r7, #22]
 801854e:	68b9      	ldr	r1, [r7, #8]
 8018550:	fb01 f303 	mul.w	r3, r1, r3
 8018554:	429a      	cmp	r2, r3
 8018556:	d909      	bls.n	801856c <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8018558:	68fb      	ldr	r3, [r7, #12]
 801855a:	68da      	ldr	r2, [r3, #12]
 801855c:	8afb      	ldrh	r3, [r7, #22]
 801855e:	68b9      	ldr	r1, [r7, #8]
 8018560:	fb01 f303 	mul.w	r3, r1, r3
 8018564:	1ad2      	subs	r2, r2, r3
 8018566:	68fb      	ldr	r3, [r7, #12]
 8018568:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 801856a:	e002      	b.n	8018572 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 801856c:	68fb      	ldr	r3, [r7, #12]
 801856e:	2200      	movs	r2, #0
 8018570:	60da      	str	r2, [r3, #12]
}
 8018572:	bf00      	nop
 8018574:	3718      	adds	r7, #24
 8018576:	46bd      	mov	sp, r7
 8018578:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801857c:	b002      	add	sp, #8
 801857e:	4770      	bx	lr

08018580 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8018580:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018582:	b08f      	sub	sp, #60	@ 0x3c
 8018584:	af04      	add	r7, sp, #16
 8018586:	6039      	str	r1, [r7, #0]
 8018588:	4611      	mov	r1, r2
 801858a:	461a      	mov	r2, r3
 801858c:	4603      	mov	r3, r0
 801858e:	71fb      	strb	r3, [r7, #7]
 8018590:	460b      	mov	r3, r1
 8018592:	71bb      	strb	r3, [r7, #6]
 8018594:	4613      	mov	r3, r2
 8018596:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8018598:	f04f 33ff 	mov.w	r3, #4294967295
 801859c:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 801859e:	f004 ff23 	bl	801d3e8 <UTIL_TIMER_GetCurrentTime>
 80185a2:	61b8      	str	r0, [r7, #24]
    TimerTime_t creditCosts = 0;
 80185a4:	2300      	movs	r3, #0
 80185a6:	617b      	str	r3, [r7, #20]
    uint16_t dutyCycle = 1;
 80185a8:	2301      	movs	r3, #1
 80185aa:	827b      	strh	r3, [r7, #18]
    uint8_t validBands = 0;
 80185ac:	2300      	movs	r3, #0
 80185ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 80185b2:	2300      	movs	r3, #0
 80185b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80185b8:	e09c      	b.n	80186f4 <RegionCommonUpdateBandTimeOff+0x174>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
        TimerTime_t elapsedTime = TimerGetElapsedTime( bands[i].LastBandUpdateTime );
 80185ba:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80185be:	4613      	mov	r3, r2
 80185c0:	005b      	lsls	r3, r3, #1
 80185c2:	4413      	add	r3, r2
 80185c4:	00db      	lsls	r3, r3, #3
 80185c6:	461a      	mov	r2, r3
 80185c8:	683b      	ldr	r3, [r7, #0]
 80185ca:	4413      	add	r3, r2
 80185cc:	685b      	ldr	r3, [r3, #4]
 80185ce:	4618      	mov	r0, r3
 80185d0:	f004 ff1c 	bl	801d40c <UTIL_TIMER_GetElapsedTime>
 80185d4:	60f8      	str	r0, [r7, #12]

        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80185d6:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80185da:	4613      	mov	r3, r2
 80185dc:	005b      	lsls	r3, r3, #1
 80185de:	4413      	add	r3, r2
 80185e0:	00db      	lsls	r3, r3, #3
 80185e2:	461a      	mov	r2, r3
 80185e4:	683b      	ldr	r3, [r7, #0]
 80185e6:	189c      	adds	r4, r3, r2
 80185e8:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 80185ec:	797a      	ldrb	r2, [r7, #5]
 80185ee:	79fd      	ldrb	r5, [r7, #7]
 80185f0:	68fb      	ldr	r3, [r7, #12]
 80185f2:	9303      	str	r3, [sp, #12]
 80185f4:	69bb      	ldr	r3, [r7, #24]
 80185f6:	9302      	str	r3, [sp, #8]
 80185f8:	46ec      	mov	ip, sp
 80185fa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80185fe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018602:	e88c 0003 	stmia.w	ip, {r0, r1}
 8018606:	4633      	mov	r3, r6
 8018608:	4629      	mov	r1, r5
 801860a:	4620      	mov	r0, r4
 801860c:	f7ff fdf6 	bl	80181fc <UpdateTimeCredits>
 8018610:	4603      	mov	r3, r0
 8018612:	827b      	strh	r3, [r7, #18]
                                       currentTime );
#endif

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8018614:	8a7a      	ldrh	r2, [r7, #18]
 8018616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018618:	fb02 f303 	mul.w	r3, r2, r3
 801861c:	617b      	str	r3, [r7, #20]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801861e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018622:	4613      	mov	r3, r2
 8018624:	005b      	lsls	r3, r3, #1
 8018626:	4413      	add	r3, r2
 8018628:	00db      	lsls	r3, r3, #3
 801862a:	461a      	mov	r2, r3
 801862c:	683b      	ldr	r3, [r7, #0]
 801862e:	4413      	add	r3, r2
 8018630:	68db      	ldr	r3, [r3, #12]
 8018632:	697a      	ldr	r2, [r7, #20]
 8018634:	429a      	cmp	r2, r3
 8018636:	d308      	bcc.n	801864a <RegionCommonUpdateBandTimeOff+0xca>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8018638:	797b      	ldrb	r3, [r7, #5]
 801863a:	f083 0301 	eor.w	r3, r3, #1
 801863e:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8018640:	2b00      	cmp	r3, #0
 8018642:	d013      	beq.n	801866c <RegionCommonUpdateBandTimeOff+0xec>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8018644:	79fb      	ldrb	r3, [r7, #7]
 8018646:	2b00      	cmp	r3, #0
 8018648:	d010      	beq.n	801866c <RegionCommonUpdateBandTimeOff+0xec>
        {
            bands[i].ReadyForTransmission = true;
 801864a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 801864e:	4613      	mov	r3, r2
 8018650:	005b      	lsls	r3, r3, #1
 8018652:	4413      	add	r3, r2
 8018654:	00db      	lsls	r3, r3, #3
 8018656:	461a      	mov	r2, r3
 8018658:	683b      	ldr	r3, [r7, #0]
 801865a:	4413      	add	r3, r2
 801865c:	2201      	movs	r2, #1
 801865e:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8018660:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8018664:	3301      	adds	r3, #1
 8018666:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801866a:	e03e      	b.n	80186ea <RegionCommonUpdateBandTimeOff+0x16a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 801866c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018670:	4613      	mov	r3, r2
 8018672:	005b      	lsls	r3, r3, #1
 8018674:	4413      	add	r3, r2
 8018676:	00db      	lsls	r3, r3, #3
 8018678:	461a      	mov	r2, r3
 801867a:	683b      	ldr	r3, [r7, #0]
 801867c:	4413      	add	r3, r2
 801867e:	2200      	movs	r2, #0
 8018680:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8018682:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8018686:	4613      	mov	r3, r2
 8018688:	005b      	lsls	r3, r3, #1
 801868a:	4413      	add	r3, r2
 801868c:	00db      	lsls	r3, r3, #3
 801868e:	461a      	mov	r2, r3
 8018690:	683b      	ldr	r3, [r7, #0]
 8018692:	4413      	add	r3, r2
 8018694:	691b      	ldr	r3, [r3, #16]
 8018696:	697a      	ldr	r2, [r7, #20]
 8018698:	429a      	cmp	r2, r3
 801869a:	d226      	bcs.n	80186ea <RegionCommonUpdateBandTimeOff+0x16a>
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
                TimerTime_t observationTimeDiff = 0;
 801869c:	2300      	movs	r3, #0
 801869e:	61fb      	str	r3, [r7, #28]
                if( bands[i].LastMaxCreditAssignTime >= elapsedTime )
 80186a0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80186a4:	4613      	mov	r3, r2
 80186a6:	005b      	lsls	r3, r3, #1
 80186a8:	4413      	add	r3, r2
 80186aa:	00db      	lsls	r3, r3, #3
 80186ac:	461a      	mov	r2, r3
 80186ae:	683b      	ldr	r3, [r7, #0]
 80186b0:	4413      	add	r3, r2
 80186b2:	689b      	ldr	r3, [r3, #8]
 80186b4:	68fa      	ldr	r2, [r7, #12]
 80186b6:	429a      	cmp	r2, r3
 80186b8:	d80c      	bhi.n	80186d4 <RegionCommonUpdateBandTimeOff+0x154>
                {
                    observationTimeDiff = bands[i].LastMaxCreditAssignTime - elapsedTime;
 80186ba:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80186be:	4613      	mov	r3, r2
 80186c0:	005b      	lsls	r3, r3, #1
 80186c2:	4413      	add	r3, r2
 80186c4:	00db      	lsls	r3, r3, #3
 80186c6:	461a      	mov	r2, r3
 80186c8:	683b      	ldr	r3, [r7, #0]
 80186ca:	4413      	add	r3, r2
 80186cc:	689a      	ldr	r2, [r3, #8]
 80186ce:	68fb      	ldr	r3, [r7, #12]
 80186d0:	1ad3      	subs	r3, r2, r3
 80186d2:	61fb      	str	r3, [r7, #28]
                }
                minTimeToWait = MIN( minTimeToWait, observationTimeDiff );
 80186d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80186d6:	69fb      	ldr	r3, [r7, #28]
 80186d8:	4293      	cmp	r3, r2
 80186da:	bf28      	it	cs
 80186dc:	4613      	movcs	r3, r2
 80186de:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80186e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80186e4:	3301      	adds	r3, #1
 80186e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    for( uint8_t i = 0; i < nbBands; i++ )
 80186ea:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80186ee:	3301      	adds	r3, #1
 80186f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80186f4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80186f8:	79bb      	ldrb	r3, [r7, #6]
 80186fa:	429a      	cmp	r2, r3
 80186fc:	f4ff af5d 	bcc.w	80185ba <RegionCommonUpdateBandTimeOff+0x3a>
#endif

        }
    }

    if( validBands == 0 )
 8018700:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8018704:	2b00      	cmp	r3, #0
 8018706:	d102      	bne.n	801870e <RegionCommonUpdateBandTimeOff+0x18e>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8018708:	f04f 33ff 	mov.w	r3, #4294967295
 801870c:	e000      	b.n	8018710 <RegionCommonUpdateBandTimeOff+0x190>
    }
    return minTimeToWait;
 801870e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8018710:	4618      	mov	r0, r3
 8018712:	372c      	adds	r7, #44	@ 0x2c
 8018714:	46bd      	mov	sp, r7
 8018716:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018718 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8018718:	b480      	push	{r7}
 801871a:	b085      	sub	sp, #20
 801871c:	af00      	add	r7, sp, #0
 801871e:	6078      	str	r0, [r7, #4]
 8018720:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8018722:	2300      	movs	r3, #0
 8018724:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8018726:	687b      	ldr	r3, [r7, #4]
 8018728:	781b      	ldrb	r3, [r3, #0]
 801872a:	2b03      	cmp	r3, #3
 801872c:	d140      	bne.n	80187b0 <RegionCommonParseLinkAdrReq+0x98>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 801872e:	687b      	ldr	r3, [r7, #4]
 8018730:	3301      	adds	r3, #1
 8018732:	781b      	ldrb	r3, [r3, #0]
 8018734:	b25a      	sxtb	r2, r3
 8018736:	683b      	ldr	r3, [r7, #0]
 8018738:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 801873a:	683b      	ldr	r3, [r7, #0]
 801873c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018740:	f003 030f 	and.w	r3, r3, #15
 8018744:	b25a      	sxtb	r2, r3
 8018746:	683b      	ldr	r3, [r7, #0]
 8018748:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 801874a:	683b      	ldr	r3, [r7, #0]
 801874c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018750:	b2db      	uxtb	r3, r3
 8018752:	091b      	lsrs	r3, r3, #4
 8018754:	b2db      	uxtb	r3, r3
 8018756:	b25a      	sxtb	r2, r3
 8018758:	683b      	ldr	r3, [r7, #0]
 801875a:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 801875c:	687b      	ldr	r3, [r7, #4]
 801875e:	3302      	adds	r3, #2
 8018760:	781b      	ldrb	r3, [r3, #0]
 8018762:	461a      	mov	r2, r3
 8018764:	683b      	ldr	r3, [r7, #0]
 8018766:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8018768:	683b      	ldr	r3, [r7, #0]
 801876a:	889b      	ldrh	r3, [r3, #4]
 801876c:	b21a      	sxth	r2, r3
 801876e:	687b      	ldr	r3, [r7, #4]
 8018770:	3303      	adds	r3, #3
 8018772:	781b      	ldrb	r3, [r3, #0]
 8018774:	b21b      	sxth	r3, r3
 8018776:	021b      	lsls	r3, r3, #8
 8018778:	b21b      	sxth	r3, r3
 801877a:	4313      	orrs	r3, r2
 801877c:	b21b      	sxth	r3, r3
 801877e:	b29a      	uxth	r2, r3
 8018780:	683b      	ldr	r3, [r7, #0]
 8018782:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8018784:	687b      	ldr	r3, [r7, #4]
 8018786:	791a      	ldrb	r2, [r3, #4]
 8018788:	683b      	ldr	r3, [r7, #0]
 801878a:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 801878c:	683b      	ldr	r3, [r7, #0]
 801878e:	781b      	ldrb	r3, [r3, #0]
 8018790:	091b      	lsrs	r3, r3, #4
 8018792:	b2db      	uxtb	r3, r3
 8018794:	f003 0307 	and.w	r3, r3, #7
 8018798:	b2da      	uxtb	r2, r3
 801879a:	683b      	ldr	r3, [r7, #0]
 801879c:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 801879e:	683b      	ldr	r3, [r7, #0]
 80187a0:	781b      	ldrb	r3, [r3, #0]
 80187a2:	f003 030f 	and.w	r3, r3, #15
 80187a6:	b2da      	uxtb	r2, r3
 80187a8:	683b      	ldr	r3, [r7, #0]
 80187aa:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 80187ac:	2305      	movs	r3, #5
 80187ae:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 80187b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80187b2:	4618      	mov	r0, r3
 80187b4:	3714      	adds	r7, #20
 80187b6:	46bd      	mov	sp, r7
 80187b8:	bc80      	pop	{r7}
 80187ba:	4770      	bx	lr

080187bc <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 80187bc:	b5b0      	push	{r4, r5, r7, lr}
 80187be:	b088      	sub	sp, #32
 80187c0:	af02      	add	r7, sp, #8
 80187c2:	60f8      	str	r0, [r7, #12]
 80187c4:	60b9      	str	r1, [r7, #8]
 80187c6:	607a      	str	r2, [r7, #4]
 80187c8:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 80187ca:	68fb      	ldr	r3, [r7, #12]
 80187cc:	791b      	ldrb	r3, [r3, #4]
 80187ce:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 80187d0:	68fb      	ldr	r3, [r7, #12]
 80187d2:	799b      	ldrb	r3, [r3, #6]
 80187d4:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 80187d6:	68fb      	ldr	r3, [r7, #12]
 80187d8:	79db      	ldrb	r3, [r3, #7]
 80187da:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 80187dc:	68fb      	ldr	r3, [r7, #12]
 80187de:	7a1b      	ldrb	r3, [r3, #8]
 80187e0:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 80187e2:	68fb      	ldr	r3, [r7, #12]
 80187e4:	795b      	ldrb	r3, [r3, #5]
 80187e6:	f083 0301 	eor.w	r3, r3, #1
 80187ea:	b2db      	uxtb	r3, r3
 80187ec:	2b00      	cmp	r3, #0
 80187ee:	d008      	beq.n	8018802 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 80187f0:	68fb      	ldr	r3, [r7, #12]
 80187f2:	7adb      	ldrb	r3, [r3, #11]
 80187f4:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 80187f6:	68fb      	ldr	r3, [r7, #12]
 80187f8:	7a5b      	ldrb	r3, [r3, #9]
 80187fa:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 80187fc:	68fb      	ldr	r3, [r7, #12]
 80187fe:	7a9b      	ldrb	r3, [r3, #10]
 8018800:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8018802:	7dfb      	ldrb	r3, [r7, #23]
 8018804:	2b00      	cmp	r3, #0
 8018806:	d04a      	beq.n	801889e <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 8018808:	f997 3016 	ldrsb.w	r3, [r7, #22]
 801880c:	2b0f      	cmp	r3, #15
 801880e:	d103      	bne.n	8018818 <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 8018810:	68fb      	ldr	r3, [r7, #12]
 8018812:	7a5b      	ldrb	r3, [r3, #9]
 8018814:	75bb      	strb	r3, [r7, #22]
 8018816:	e01d      	b.n	8018854 <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8018818:	68fb      	ldr	r3, [r7, #12]
 801881a:	7b18      	ldrb	r0, [r3, #12]
 801881c:	68fb      	ldr	r3, [r7, #12]
 801881e:	6919      	ldr	r1, [r3, #16]
 8018820:	68fb      	ldr	r3, [r7, #12]
 8018822:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8018826:	68fb      	ldr	r3, [r7, #12]
 8018828:	f993 3015 	ldrsb.w	r3, [r3, #21]
 801882c:	68fa      	ldr	r2, [r7, #12]
 801882e:	6992      	ldr	r2, [r2, #24]
 8018830:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8018834:	9201      	str	r2, [sp, #4]
 8018836:	9300      	str	r3, [sp, #0]
 8018838:	462b      	mov	r3, r5
 801883a:	4622      	mov	r2, r4
 801883c:	f7ff fd5d 	bl	80182fa <RegionCommonChanVerifyDr>
 8018840:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8018842:	f083 0301 	eor.w	r3, r3, #1
 8018846:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8018848:	2b00      	cmp	r3, #0
 801884a:	d003      	beq.n	8018854 <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 801884c:	7dfb      	ldrb	r3, [r7, #23]
 801884e:	f023 0302 	bic.w	r3, r3, #2
 8018852:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 8018854:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8018858:	2b0f      	cmp	r3, #15
 801885a:	d103      	bne.n	8018864 <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 801885c:	68fb      	ldr	r3, [r7, #12]
 801885e:	7a9b      	ldrb	r3, [r3, #10]
 8018860:	757b      	strb	r3, [r7, #21]
 8018862:	e01c      	b.n	801889e <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8018864:	68fb      	ldr	r3, [r7, #12]
 8018866:	f993 101d 	ldrsb.w	r1, [r3, #29]
 801886a:	68fb      	ldr	r3, [r7, #12]
 801886c:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8018870:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8018874:	4618      	mov	r0, r3
 8018876:	f7ff fdb2 	bl	80183de <RegionCommonValueInRange>
 801887a:	4603      	mov	r3, r0
 801887c:	2b00      	cmp	r3, #0
 801887e:	d10e      	bne.n	801889e <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8018880:	68fb      	ldr	r3, [r7, #12]
 8018882:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8018886:	f997 2015 	ldrsb.w	r2, [r7, #21]
 801888a:	429a      	cmp	r2, r3
 801888c:	da03      	bge.n	8018896 <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 801888e:	68fb      	ldr	r3, [r7, #12]
 8018890:	7f5b      	ldrb	r3, [r3, #29]
 8018892:	757b      	strb	r3, [r7, #21]
 8018894:	e003      	b.n	801889e <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8018896:	7dfb      	ldrb	r3, [r7, #23]
 8018898:	f023 0304 	bic.w	r3, r3, #4
 801889c:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 801889e:	7dfb      	ldrb	r3, [r7, #23]
 80188a0:	2b07      	cmp	r3, #7
 80188a2:	d105      	bne.n	80188b0 <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 80188a4:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80188a8:	2b00      	cmp	r3, #0
 80188aa:	d101      	bne.n	80188b0 <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 80188ac:	2301      	movs	r3, #1
 80188ae:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 80188b0:	68bb      	ldr	r3, [r7, #8]
 80188b2:	7dba      	ldrb	r2, [r7, #22]
 80188b4:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 80188b6:	687b      	ldr	r3, [r7, #4]
 80188b8:	7d7a      	ldrb	r2, [r7, #21]
 80188ba:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 80188bc:	7d3a      	ldrb	r2, [r7, #20]
 80188be:	683b      	ldr	r3, [r7, #0]
 80188c0:	701a      	strb	r2, [r3, #0]

    return status;
 80188c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80188c4:	4618      	mov	r0, r3
 80188c6:	3718      	adds	r7, #24
 80188c8:	46bd      	mov	sp, r7
 80188ca:	bdb0      	pop	{r4, r5, r7, pc}

080188cc <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 80188cc:	b480      	push	{r7}
 80188ce:	b083      	sub	sp, #12
 80188d0:	af00      	add	r7, sp, #0
 80188d2:	4603      	mov	r3, r0
 80188d4:	6039      	str	r1, [r7, #0]
 80188d6:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 80188d8:	79fb      	ldrb	r3, [r7, #7]
 80188da:	4a06      	ldr	r2, [pc, #24]	@ (80188f4 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 80188dc:	fa02 f303 	lsl.w	r3, r2, r3
 80188e0:	461a      	mov	r2, r3
 80188e2:	683b      	ldr	r3, [r7, #0]
 80188e4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80188e8:	4618      	mov	r0, r3
 80188ea:	370c      	adds	r7, #12
 80188ec:	46bd      	mov	sp, r7
 80188ee:	bc80      	pop	{r7}
 80188f0:	4770      	bx	lr
 80188f2:	bf00      	nop
 80188f4:	000f4240 	.word	0x000f4240

080188f8 <RegionCommonComputeRxWindowParameters>:
{
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
}

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 80188f8:	b480      	push	{r7}
 80188fa:	b085      	sub	sp, #20
 80188fc:	af00      	add	r7, sp, #0
 80188fe:	60f8      	str	r0, [r7, #12]
 8018900:	607a      	str	r2, [r7, #4]
 8018902:	603b      	str	r3, [r7, #0]
 8018904:	460b      	mov	r3, r1
 8018906:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8018908:	7afa      	ldrb	r2, [r7, #11]
 801890a:	7afb      	ldrb	r3, [r7, #11]
 801890c:	3b04      	subs	r3, #4
 801890e:	4619      	mov	r1, r3
 8018910:	68fb      	ldr	r3, [r7, #12]
 8018912:	fb03 f101 	mul.w	r1, r3, r1
 8018916:	687b      	ldr	r3, [r7, #4]
 8018918:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801891c:	fb00 f303 	mul.w	r3, r0, r3
 8018920:	440b      	add	r3, r1
 8018922:	005b      	lsls	r3, r3, #1
 8018924:	2b00      	cmp	r3, #0
 8018926:	d013      	beq.n	8018950 <RegionCommonComputeRxWindowParameters+0x58>
 8018928:	7afb      	ldrb	r3, [r7, #11]
 801892a:	3b04      	subs	r3, #4
 801892c:	4619      	mov	r1, r3
 801892e:	68fb      	ldr	r3, [r7, #12]
 8018930:	fb03 f101 	mul.w	r1, r3, r1
 8018934:	687b      	ldr	r3, [r7, #4]
 8018936:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801893a:	fb00 f303 	mul.w	r3, r0, r3
 801893e:	440b      	add	r3, r1
 8018940:	0059      	lsls	r1, r3, #1
 8018942:	68fb      	ldr	r3, [r7, #12]
 8018944:	440b      	add	r3, r1
 8018946:	1e59      	subs	r1, r3, #1
 8018948:	68fb      	ldr	r3, [r7, #12]
 801894a:	fbb1 f3f3 	udiv	r3, r1, r3
 801894e:	e00f      	b.n	8018970 <RegionCommonComputeRxWindowParameters+0x78>
 8018950:	7afb      	ldrb	r3, [r7, #11]
 8018952:	3b04      	subs	r3, #4
 8018954:	4619      	mov	r1, r3
 8018956:	68fb      	ldr	r3, [r7, #12]
 8018958:	fb03 f101 	mul.w	r1, r3, r1
 801895c:	687b      	ldr	r3, [r7, #4]
 801895e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8018962:	fb00 f303 	mul.w	r3, r0, r3
 8018966:	440b      	add	r3, r1
 8018968:	0059      	lsls	r1, r3, #1
 801896a:	68fb      	ldr	r3, [r7, #12]
 801896c:	fbb1 f3f3 	udiv	r3, r1, r3
 8018970:	429a      	cmp	r2, r3
 8018972:	bf38      	it	cc
 8018974:	461a      	movcc	r2, r3
 8018976:	69bb      	ldr	r3, [r7, #24]
 8018978:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 801897a:	68fb      	ldr	r3, [r7, #12]
 801897c:	009b      	lsls	r3, r3, #2
 801897e:	4619      	mov	r1, r3
 8018980:	69bb      	ldr	r3, [r7, #24]
 8018982:	681b      	ldr	r3, [r3, #0]
 8018984:	68fa      	ldr	r2, [r7, #12]
 8018986:	fb02 f303 	mul.w	r3, r2, r3
 801898a:	2b00      	cmp	r3, #0
 801898c:	d007      	beq.n	801899e <RegionCommonComputeRxWindowParameters+0xa6>
 801898e:	69bb      	ldr	r3, [r7, #24]
 8018990:	681b      	ldr	r3, [r3, #0]
 8018992:	68fa      	ldr	r2, [r7, #12]
 8018994:	fb02 f303 	mul.w	r3, r2, r3
 8018998:	3301      	adds	r3, #1
 801899a:	085b      	lsrs	r3, r3, #1
 801899c:	e005      	b.n	80189aa <RegionCommonComputeRxWindowParameters+0xb2>
 801899e:	69bb      	ldr	r3, [r7, #24]
 80189a0:	681b      	ldr	r3, [r3, #0]
 80189a2:	68fa      	ldr	r2, [r7, #12]
 80189a4:	fb02 f303 	mul.w	r3, r2, r3
 80189a8:	085b      	lsrs	r3, r3, #1
 80189aa:	1acb      	subs	r3, r1, r3
 80189ac:	683a      	ldr	r2, [r7, #0]
 80189ae:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80189b2:	fb01 f202 	mul.w	r2, r1, r2
 80189b6:	1a9b      	subs	r3, r3, r2
 80189b8:	2b00      	cmp	r3, #0
 80189ba:	dd27      	ble.n	8018a0c <RegionCommonComputeRxWindowParameters+0x114>
 80189bc:	68fb      	ldr	r3, [r7, #12]
 80189be:	009b      	lsls	r3, r3, #2
 80189c0:	4619      	mov	r1, r3
 80189c2:	69bb      	ldr	r3, [r7, #24]
 80189c4:	681b      	ldr	r3, [r3, #0]
 80189c6:	68fa      	ldr	r2, [r7, #12]
 80189c8:	fb02 f303 	mul.w	r3, r2, r3
 80189cc:	2b00      	cmp	r3, #0
 80189ce:	d007      	beq.n	80189e0 <RegionCommonComputeRxWindowParameters+0xe8>
 80189d0:	69bb      	ldr	r3, [r7, #24]
 80189d2:	681b      	ldr	r3, [r3, #0]
 80189d4:	68fa      	ldr	r2, [r7, #12]
 80189d6:	fb02 f303 	mul.w	r3, r2, r3
 80189da:	3301      	adds	r3, #1
 80189dc:	085b      	lsrs	r3, r3, #1
 80189de:	e005      	b.n	80189ec <RegionCommonComputeRxWindowParameters+0xf4>
 80189e0:	69bb      	ldr	r3, [r7, #24]
 80189e2:	681b      	ldr	r3, [r3, #0]
 80189e4:	68fa      	ldr	r2, [r7, #12]
 80189e6:	fb02 f303 	mul.w	r3, r2, r3
 80189ea:	085b      	lsrs	r3, r3, #1
 80189ec:	1acb      	subs	r3, r1, r3
 80189ee:	683a      	ldr	r2, [r7, #0]
 80189f0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80189f4:	fb01 f202 	mul.w	r2, r1, r2
 80189f8:	1a9b      	subs	r3, r3, r2
 80189fa:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 80189fe:	4a19      	ldr	r2, [pc, #100]	@ (8018a64 <RegionCommonComputeRxWindowParameters+0x16c>)
 8018a00:	fb82 1203 	smull	r1, r2, r2, r3
 8018a04:	1192      	asrs	r2, r2, #6
 8018a06:	17db      	asrs	r3, r3, #31
 8018a08:	1ad3      	subs	r3, r2, r3
 8018a0a:	e024      	b.n	8018a56 <RegionCommonComputeRxWindowParameters+0x15e>
 8018a0c:	68fb      	ldr	r3, [r7, #12]
 8018a0e:	009b      	lsls	r3, r3, #2
 8018a10:	4619      	mov	r1, r3
 8018a12:	69bb      	ldr	r3, [r7, #24]
 8018a14:	681b      	ldr	r3, [r3, #0]
 8018a16:	68fa      	ldr	r2, [r7, #12]
 8018a18:	fb02 f303 	mul.w	r3, r2, r3
 8018a1c:	2b00      	cmp	r3, #0
 8018a1e:	d007      	beq.n	8018a30 <RegionCommonComputeRxWindowParameters+0x138>
 8018a20:	69bb      	ldr	r3, [r7, #24]
 8018a22:	681b      	ldr	r3, [r3, #0]
 8018a24:	68fa      	ldr	r2, [r7, #12]
 8018a26:	fb02 f303 	mul.w	r3, r2, r3
 8018a2a:	3301      	adds	r3, #1
 8018a2c:	085b      	lsrs	r3, r3, #1
 8018a2e:	e005      	b.n	8018a3c <RegionCommonComputeRxWindowParameters+0x144>
 8018a30:	69bb      	ldr	r3, [r7, #24]
 8018a32:	681b      	ldr	r3, [r3, #0]
 8018a34:	68fa      	ldr	r2, [r7, #12]
 8018a36:	fb02 f303 	mul.w	r3, r2, r3
 8018a3a:	085b      	lsrs	r3, r3, #1
 8018a3c:	1acb      	subs	r3, r1, r3
 8018a3e:	683a      	ldr	r2, [r7, #0]
 8018a40:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8018a44:	fb01 f202 	mul.w	r2, r1, r2
 8018a48:	1a9b      	subs	r3, r3, r2
 8018a4a:	4a06      	ldr	r2, [pc, #24]	@ (8018a64 <RegionCommonComputeRxWindowParameters+0x16c>)
 8018a4c:	fb82 1203 	smull	r1, r2, r2, r3
 8018a50:	1192      	asrs	r2, r2, #6
 8018a52:	17db      	asrs	r3, r3, #31
 8018a54:	1ad3      	subs	r3, r2, r3
 8018a56:	69fa      	ldr	r2, [r7, #28]
 8018a58:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 8018a5a:	bf00      	nop
 8018a5c:	3714      	adds	r7, #20
 8018a5e:	46bd      	mov	sp, r7
 8018a60:	bc80      	pop	{r7}
 8018a62:	4770      	bx	lr
 8018a64:	10624dd3 	.word	0x10624dd3

08018a68 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8018a68:	b580      	push	{r7, lr}
 8018a6a:	b086      	sub	sp, #24
 8018a6c:	af00      	add	r7, sp, #0
 8018a6e:	4603      	mov	r3, r0
 8018a70:	60b9      	str	r1, [r7, #8]
 8018a72:	607a      	str	r2, [r7, #4]
 8018a74:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8018a76:	2300      	movs	r3, #0
 8018a78:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8018a7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018a7e:	005b      	lsls	r3, r3, #1
 8018a80:	4618      	mov	r0, r3
 8018a82:	f7e8 f979 	bl	8000d78 <__aeabi_ui2f>
 8018a86:	4603      	mov	r3, r0
 8018a88:	4619      	mov	r1, r3
 8018a8a:	68b8      	ldr	r0, [r7, #8]
 8018a8c:	f7e8 f8c2 	bl	8000c14 <__aeabi_fsub>
 8018a90:	4603      	mov	r3, r0
 8018a92:	6879      	ldr	r1, [r7, #4]
 8018a94:	4618      	mov	r0, r3
 8018a96:	f7e8 f8bd 	bl	8000c14 <__aeabi_fsub>
 8018a9a:	4603      	mov	r3, r0
 8018a9c:	4618      	mov	r0, r3
 8018a9e:	f7e7 fd2b 	bl	80004f8 <__aeabi_f2d>
 8018aa2:	4602      	mov	r2, r0
 8018aa4:	460b      	mov	r3, r1
 8018aa6:	4610      	mov	r0, r2
 8018aa8:	4619      	mov	r1, r3
 8018aaa:	f008 f861 	bl	8020b70 <floor>
 8018aae:	4602      	mov	r2, r0
 8018ab0:	460b      	mov	r3, r1
 8018ab2:	4610      	mov	r0, r2
 8018ab4:	4619      	mov	r1, r3
 8018ab6:	f7e8 f811 	bl	8000adc <__aeabi_d2iz>
 8018aba:	4603      	mov	r3, r0
 8018abc:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8018abe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018ac2:	4618      	mov	r0, r3
 8018ac4:	3718      	adds	r7, #24
 8018ac6:	46bd      	mov	sp, r7
 8018ac8:	bd80      	pop	{r7, pc}

08018aca <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 8018aca:	b590      	push	{r4, r7, lr}
 8018acc:	b087      	sub	sp, #28
 8018ace:	af00      	add	r7, sp, #0
 8018ad0:	60f8      	str	r0, [r7, #12]
 8018ad2:	60b9      	str	r1, [r7, #8]
 8018ad4:	607a      	str	r2, [r7, #4]
 8018ad6:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 8018ad8:	2300      	movs	r3, #0
 8018ada:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8018adc:	2300      	movs	r3, #0
 8018ade:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8018ae0:	2300      	movs	r3, #0
 8018ae2:	757b      	strb	r3, [r7, #21]
 8018ae4:	2300      	movs	r3, #0
 8018ae6:	753b      	strb	r3, [r7, #20]
 8018ae8:	e09c      	b.n	8018c24 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8018aea:	2300      	movs	r3, #0
 8018aec:	74fb      	strb	r3, [r7, #19]
 8018aee:	e08f      	b.n	8018c10 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8018af0:	68fb      	ldr	r3, [r7, #12]
 8018af2:	685a      	ldr	r2, [r3, #4]
 8018af4:	7d3b      	ldrb	r3, [r7, #20]
 8018af6:	005b      	lsls	r3, r3, #1
 8018af8:	4413      	add	r3, r2
 8018afa:	881b      	ldrh	r3, [r3, #0]
 8018afc:	461a      	mov	r2, r3
 8018afe:	7cfb      	ldrb	r3, [r7, #19]
 8018b00:	fa42 f303 	asr.w	r3, r2, r3
 8018b04:	f003 0301 	and.w	r3, r3, #1
 8018b08:	2b00      	cmp	r3, #0
 8018b0a:	d07e      	beq.n	8018c0a <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 8018b0c:	68fb      	ldr	r3, [r7, #12]
 8018b0e:	689a      	ldr	r2, [r3, #8]
 8018b10:	7d79      	ldrb	r1, [r7, #21]
 8018b12:	7cfb      	ldrb	r3, [r7, #19]
 8018b14:	440b      	add	r3, r1
 8018b16:	4619      	mov	r1, r3
 8018b18:	460b      	mov	r3, r1
 8018b1a:	005b      	lsls	r3, r3, #1
 8018b1c:	440b      	add	r3, r1
 8018b1e:	009b      	lsls	r3, r3, #2
 8018b20:	4413      	add	r3, r2
 8018b22:	681b      	ldr	r3, [r3, #0]
 8018b24:	2b00      	cmp	r3, #0
 8018b26:	d06b      	beq.n	8018c00 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8018b28:	68fb      	ldr	r3, [r7, #12]
 8018b2a:	781b      	ldrb	r3, [r3, #0]
 8018b2c:	f083 0301 	eor.w	r3, r3, #1
 8018b30:	b2db      	uxtb	r3, r3
 8018b32:	2b00      	cmp	r3, #0
 8018b34:	d011      	beq.n	8018b5a <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 8018b36:	68fb      	ldr	r3, [r7, #12]
 8018b38:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8018b3a:	2b00      	cmp	r3, #0
 8018b3c:	d00d      	beq.n	8018b5a <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 8018b3e:	68fb      	ldr	r3, [r7, #12]
 8018b40:	695a      	ldr	r2, [r3, #20]
 8018b42:	7d3b      	ldrb	r3, [r7, #20]
 8018b44:	005b      	lsls	r3, r3, #1
 8018b46:	4413      	add	r3, r2
 8018b48:	881b      	ldrh	r3, [r3, #0]
 8018b4a:	461a      	mov	r2, r3
 8018b4c:	7cfb      	ldrb	r3, [r7, #19]
 8018b4e:	fa42 f303 	asr.w	r3, r2, r3
 8018b52:	f003 0301 	and.w	r3, r3, #1
 8018b56:	2b00      	cmp	r3, #0
 8018b58:	d054      	beq.n	8018c04 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8018b5a:	68fb      	ldr	r3, [r7, #12]
 8018b5c:	785b      	ldrb	r3, [r3, #1]
 8018b5e:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8018b60:	68fb      	ldr	r3, [r7, #12]
 8018b62:	689a      	ldr	r2, [r3, #8]
 8018b64:	7d79      	ldrb	r1, [r7, #21]
 8018b66:	7cfb      	ldrb	r3, [r7, #19]
 8018b68:	440b      	add	r3, r1
 8018b6a:	4619      	mov	r1, r3
 8018b6c:	460b      	mov	r3, r1
 8018b6e:	005b      	lsls	r3, r3, #1
 8018b70:	440b      	add	r3, r1
 8018b72:	009b      	lsls	r3, r3, #2
 8018b74:	4413      	add	r3, r2
 8018b76:	7a1b      	ldrb	r3, [r3, #8]
 8018b78:	f343 0303 	sbfx	r3, r3, #0, #4
 8018b7c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8018b7e:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8018b80:	68fb      	ldr	r3, [r7, #12]
 8018b82:	689a      	ldr	r2, [r3, #8]
 8018b84:	7d79      	ldrb	r1, [r7, #21]
 8018b86:	7cfb      	ldrb	r3, [r7, #19]
 8018b88:	440b      	add	r3, r1
 8018b8a:	4619      	mov	r1, r3
 8018b8c:	460b      	mov	r3, r1
 8018b8e:	005b      	lsls	r3, r3, #1
 8018b90:	440b      	add	r3, r1
 8018b92:	009b      	lsls	r3, r3, #2
 8018b94:	4413      	add	r3, r2
 8018b96:	7a1b      	ldrb	r3, [r3, #8]
 8018b98:	f343 1303 	sbfx	r3, r3, #4, #4
 8018b9c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 8018b9e:	461a      	mov	r2, r3
 8018ba0:	4621      	mov	r1, r4
 8018ba2:	f7ff fc1c 	bl	80183de <RegionCommonValueInRange>
 8018ba6:	4603      	mov	r3, r0
 8018ba8:	2b00      	cmp	r3, #0
 8018baa:	d02d      	beq.n	8018c08 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8018bac:	68fb      	ldr	r3, [r7, #12]
 8018bae:	68da      	ldr	r2, [r3, #12]
 8018bb0:	68fb      	ldr	r3, [r7, #12]
 8018bb2:	6899      	ldr	r1, [r3, #8]
 8018bb4:	7d78      	ldrb	r0, [r7, #21]
 8018bb6:	7cfb      	ldrb	r3, [r7, #19]
 8018bb8:	4403      	add	r3, r0
 8018bba:	4618      	mov	r0, r3
 8018bbc:	4603      	mov	r3, r0
 8018bbe:	005b      	lsls	r3, r3, #1
 8018bc0:	4403      	add	r3, r0
 8018bc2:	009b      	lsls	r3, r3, #2
 8018bc4:	440b      	add	r3, r1
 8018bc6:	7a5b      	ldrb	r3, [r3, #9]
 8018bc8:	4619      	mov	r1, r3
 8018bca:	460b      	mov	r3, r1
 8018bcc:	005b      	lsls	r3, r3, #1
 8018bce:	440b      	add	r3, r1
 8018bd0:	00db      	lsls	r3, r3, #3
 8018bd2:	4413      	add	r3, r2
 8018bd4:	7d1b      	ldrb	r3, [r3, #20]
 8018bd6:	f083 0301 	eor.w	r3, r3, #1
 8018bda:	b2db      	uxtb	r3, r3
 8018bdc:	2b00      	cmp	r3, #0
 8018bde:	d003      	beq.n	8018be8 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 8018be0:	7dbb      	ldrb	r3, [r7, #22]
 8018be2:	3301      	adds	r3, #1
 8018be4:	75bb      	strb	r3, [r7, #22]
                    continue;
 8018be6:	e010      	b.n	8018c0a <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8018be8:	7dfb      	ldrb	r3, [r7, #23]
 8018bea:	1c5a      	adds	r2, r3, #1
 8018bec:	75fa      	strb	r2, [r7, #23]
 8018bee:	461a      	mov	r2, r3
 8018bf0:	68bb      	ldr	r3, [r7, #8]
 8018bf2:	4413      	add	r3, r2
 8018bf4:	7d79      	ldrb	r1, [r7, #21]
 8018bf6:	7cfa      	ldrb	r2, [r7, #19]
 8018bf8:	440a      	add	r2, r1
 8018bfa:	b2d2      	uxtb	r2, r2
 8018bfc:	701a      	strb	r2, [r3, #0]
 8018bfe:	e004      	b.n	8018c0a <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8018c00:	bf00      	nop
 8018c02:	e002      	b.n	8018c0a <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 8018c04:	bf00      	nop
 8018c06:	e000      	b.n	8018c0a <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 8018c08:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8018c0a:	7cfb      	ldrb	r3, [r7, #19]
 8018c0c:	3301      	adds	r3, #1
 8018c0e:	74fb      	strb	r3, [r7, #19]
 8018c10:	7cfb      	ldrb	r3, [r7, #19]
 8018c12:	2b0f      	cmp	r3, #15
 8018c14:	f67f af6c 	bls.w	8018af0 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8018c18:	7d7b      	ldrb	r3, [r7, #21]
 8018c1a:	3310      	adds	r3, #16
 8018c1c:	757b      	strb	r3, [r7, #21]
 8018c1e:	7d3b      	ldrb	r3, [r7, #20]
 8018c20:	3301      	adds	r3, #1
 8018c22:	753b      	strb	r3, [r7, #20]
 8018c24:	7d7b      	ldrb	r3, [r7, #21]
 8018c26:	b29a      	uxth	r2, r3
 8018c28:	68fb      	ldr	r3, [r7, #12]
 8018c2a:	8a1b      	ldrh	r3, [r3, #16]
 8018c2c:	429a      	cmp	r2, r3
 8018c2e:	f4ff af5c 	bcc.w	8018aea <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8018c32:	687b      	ldr	r3, [r7, #4]
 8018c34:	7dfa      	ldrb	r2, [r7, #23]
 8018c36:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8018c38:	683b      	ldr	r3, [r7, #0]
 8018c3a:	7dba      	ldrb	r2, [r7, #22]
 8018c3c:	701a      	strb	r2, [r3, #0]
}
 8018c3e:	bf00      	nop
 8018c40:	371c      	adds	r7, #28
 8018c42:	46bd      	mov	sp, r7
 8018c44:	bd90      	pop	{r4, r7, pc}

08018c46 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8018c46:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018c48:	b08b      	sub	sp, #44	@ 0x2c
 8018c4a:	af04      	add	r7, sp, #16
 8018c4c:	60f8      	str	r0, [r7, #12]
 8018c4e:	60b9      	str	r1, [r7, #8]
 8018c50:	607a      	str	r2, [r7, #4]
 8018c52:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8018c54:	68fb      	ldr	r3, [r7, #12]
 8018c56:	685b      	ldr	r3, [r3, #4]
 8018c58:	4618      	mov	r0, r3
 8018c5a:	f004 fbd7 	bl	801d40c <UTIL_TIMER_GetElapsedTime>
 8018c5e:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8018c60:	68fb      	ldr	r3, [r7, #12]
 8018c62:	681a      	ldr	r2, [r3, #0]
 8018c64:	697b      	ldr	r3, [r7, #20]
 8018c66:	1ad2      	subs	r2, r2, r3
 8018c68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018c6a:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 8018c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018c6e:	2201      	movs	r2, #1
 8018c70:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8018c72:	683b      	ldr	r3, [r7, #0]
 8018c74:	2200      	movs	r2, #0
 8018c76:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8018c78:	68fb      	ldr	r3, [r7, #12]
 8018c7a:	685b      	ldr	r3, [r3, #4]
 8018c7c:	2b00      	cmp	r3, #0
 8018c7e:	d004      	beq.n	8018c8a <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8018c80:	68fb      	ldr	r3, [r7, #12]
 8018c82:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8018c84:	697a      	ldr	r2, [r7, #20]
 8018c86:	429a      	cmp	r2, r3
 8018c88:	d32b      	bcc.n	8018ce2 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8018c8a:	68bb      	ldr	r3, [r7, #8]
 8018c8c:	2200      	movs	r2, #0
 8018c8e:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8018c90:	68fb      	ldr	r3, [r7, #12]
 8018c92:	69db      	ldr	r3, [r3, #28]
 8018c94:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8018c96:	68fb      	ldr	r3, [r7, #12]
 8018c98:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8018c9a:	68dd      	ldr	r5, [r3, #12]
 8018c9c:	68fb      	ldr	r3, [r7, #12]
 8018c9e:	7a5e      	ldrb	r6, [r3, #9]
 8018ca0:	68fb      	ldr	r3, [r7, #12]
 8018ca2:	f893 c008 	ldrb.w	ip, [r3, #8]
 8018ca6:	68fb      	ldr	r3, [r7, #12]
 8018ca8:	7d1b      	ldrb	r3, [r3, #20]
 8018caa:	68fa      	ldr	r2, [r7, #12]
 8018cac:	6992      	ldr	r2, [r2, #24]
 8018cae:	9203      	str	r2, [sp, #12]
 8018cb0:	68fa      	ldr	r2, [r7, #12]
 8018cb2:	f10d 0e04 	add.w	lr, sp, #4
 8018cb6:	320c      	adds	r2, #12
 8018cb8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018cbc:	e88e 0003 	stmia.w	lr, {r0, r1}
 8018cc0:	9300      	str	r3, [sp, #0]
 8018cc2:	4663      	mov	r3, ip
 8018cc4:	4632      	mov	r2, r6
 8018cc6:	4629      	mov	r1, r5
 8018cc8:	4620      	mov	r0, r4
 8018cca:	f7ff fc59 	bl	8018580 <RegionCommonUpdateBandTimeOff>
 8018cce:	4602      	mov	r2, r0
 8018cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018cd2:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceTxBackoffRefTime,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8018cd4:	68fb      	ldr	r3, [r7, #12]
 8018cd6:	69d8      	ldr	r0, [r3, #28]
 8018cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018cda:	683a      	ldr	r2, [r7, #0]
 8018cdc:	6879      	ldr	r1, [r7, #4]
 8018cde:	f7ff fef4 	bl	8018aca <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 8018ce2:	683b      	ldr	r3, [r7, #0]
 8018ce4:	781b      	ldrb	r3, [r3, #0]
 8018ce6:	2b00      	cmp	r3, #0
 8018ce8:	d004      	beq.n	8018cf4 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8018cea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018cec:	2200      	movs	r2, #0
 8018cee:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 8018cf0:	2300      	movs	r3, #0
 8018cf2:	e006      	b.n	8018d02 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8018cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018cf6:	781b      	ldrb	r3, [r3, #0]
 8018cf8:	2b00      	cmp	r3, #0
 8018cfa:	d001      	beq.n	8018d00 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8018cfc:	230b      	movs	r3, #11
 8018cfe:	e000      	b.n	8018d02 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8018d00:	230c      	movs	r3, #12
    }
}
 8018d02:	4618      	mov	r0, r3
 8018d04:	371c      	adds	r7, #28
 8018d06:	46bd      	mov	sp, r7
 8018d08:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018d0a <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 8018d0a:	b5b0      	push	{r4, r5, r7, lr}
 8018d0c:	b086      	sub	sp, #24
 8018d0e:	af02      	add	r7, sp, #8
 8018d10:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 8018d12:	687b      	ldr	r3, [r7, #4]
 8018d14:	781b      	ldrb	r3, [r3, #0]
 8018d16:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 8018d18:	687b      	ldr	r3, [r7, #4]
 8018d1a:	f993 2000 	ldrsb.w	r2, [r3]
 8018d1e:	687b      	ldr	r3, [r7, #4]
 8018d20:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018d24:	429a      	cmp	r2, r3
 8018d26:	d103      	bne.n	8018d30 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 8018d28:	687b      	ldr	r3, [r7, #4]
 8018d2a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018d2e:	e026      	b.n	8018d7e <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8018d30:	7bfb      	ldrb	r3, [r7, #15]
 8018d32:	3b01      	subs	r3, #1
 8018d34:	b2db      	uxtb	r3, r3
 8018d36:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8018d38:	687b      	ldr	r3, [r7, #4]
 8018d3a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8018d3e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8018d42:	429a      	cmp	r2, r3
 8018d44:	d019      	beq.n	8018d7a <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 8018d46:	687b      	ldr	r3, [r7, #4]
 8018d48:	78d8      	ldrb	r0, [r3, #3]
 8018d4a:	687b      	ldr	r3, [r7, #4]
 8018d4c:	6859      	ldr	r1, [r3, #4]
 8018d4e:	687b      	ldr	r3, [r7, #4]
 8018d50:	f993 5002 	ldrsb.w	r5, [r3, #2]
 8018d54:	687b      	ldr	r3, [r7, #4]
 8018d56:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8018d5a:	687a      	ldr	r2, [r7, #4]
 8018d5c:	6892      	ldr	r2, [r2, #8]
 8018d5e:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8018d62:	9201      	str	r2, [sp, #4]
 8018d64:	9300      	str	r3, [sp, #0]
 8018d66:	462b      	mov	r3, r5
 8018d68:	4622      	mov	r2, r4
 8018d6a:	f7ff fac6 	bl	80182fa <RegionCommonChanVerifyDr>
 8018d6e:	4603      	mov	r3, r0
 8018d70:	f083 0301 	eor.w	r3, r3, #1
 8018d74:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 8018d76:	2b00      	cmp	r3, #0
 8018d78:	d1da      	bne.n	8018d30 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 8018d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8018d7e:	4618      	mov	r0, r3
 8018d80:	3710      	adds	r7, #16
 8018d82:	46bd      	mov	sp, r7
 8018d84:	bdb0      	pop	{r4, r5, r7, pc}

08018d86 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 8018d86:	b480      	push	{r7}
 8018d88:	b083      	sub	sp, #12
 8018d8a:	af00      	add	r7, sp, #0
 8018d8c:	4603      	mov	r3, r0
 8018d8e:	460a      	mov	r2, r1
 8018d90:	71fb      	strb	r3, [r7, #7]
 8018d92:	4613      	mov	r3, r2
 8018d94:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 8018d96:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018d9e:	4293      	cmp	r3, r2
 8018da0:	bfb8      	it	lt
 8018da2:	4613      	movlt	r3, r2
 8018da4:	b25b      	sxtb	r3, r3
}
 8018da6:	4618      	mov	r0, r3
 8018da8:	370c      	adds	r7, #12
 8018daa:	46bd      	mov	sp, r7
 8018dac:	bc80      	pop	{r7}
 8018dae:	4770      	bx	lr

08018db0 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8018db0:	b480      	push	{r7}
 8018db2:	b083      	sub	sp, #12
 8018db4:	af00      	add	r7, sp, #0
 8018db6:	6078      	str	r0, [r7, #4]
 8018db8:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 8018dba:	687b      	ldr	r3, [r7, #4]
 8018dbc:	009b      	lsls	r3, r3, #2
 8018dbe:	683a      	ldr	r2, [r7, #0]
 8018dc0:	4413      	add	r3, r2
 8018dc2:	681b      	ldr	r3, [r3, #0]
 8018dc4:	4a07      	ldr	r2, [pc, #28]	@ (8018de4 <RegionCommonGetBandwidth+0x34>)
 8018dc6:	4293      	cmp	r3, r2
 8018dc8:	d004      	beq.n	8018dd4 <RegionCommonGetBandwidth+0x24>
 8018dca:	4a07      	ldr	r2, [pc, #28]	@ (8018de8 <RegionCommonGetBandwidth+0x38>)
 8018dcc:	4293      	cmp	r3, r2
 8018dce:	d003      	beq.n	8018dd8 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 8018dd0:	2300      	movs	r3, #0
 8018dd2:	e002      	b.n	8018dda <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 8018dd4:	2301      	movs	r3, #1
 8018dd6:	e000      	b.n	8018dda <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 8018dd8:	2302      	movs	r3, #2
    }
}
 8018dda:	4618      	mov	r0, r3
 8018ddc:	370c      	adds	r7, #12
 8018dde:	46bd      	mov	sp, r7
 8018de0:	bc80      	pop	{r7}
 8018de2:	4770      	bx	lr
 8018de4:	0003d090 	.word	0x0003d090
 8018de8:	0007a120 	.word	0x0007a120

08018dec <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8018dec:	b580      	push	{r7, lr}
 8018dee:	b086      	sub	sp, #24
 8018df0:	af04      	add	r7, sp, #16
 8018df2:	4603      	mov	r3, r0
 8018df4:	6039      	str	r1, [r7, #0]
 8018df6:	71fb      	strb	r3, [r7, #7]
 8018df8:	4613      	mov	r3, r2
 8018dfa:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 8018dfc:	79fb      	ldrb	r3, [r7, #7]
 8018dfe:	2b05      	cmp	r3, #5
 8018e00:	d810      	bhi.n	8018e24 <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 8018e02:	79fb      	ldrb	r3, [r7, #7]
 8018e04:	4a0f      	ldr	r2, [pc, #60]	@ (8018e44 <RegionCommonRxConfigPrint+0x58>)
 8018e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018e0a:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8018e0e:	9202      	str	r2, [sp, #8]
 8018e10:	683a      	ldr	r2, [r7, #0]
 8018e12:	9201      	str	r2, [sp, #4]
 8018e14:	9300      	str	r3, [sp, #0]
 8018e16:	4b0c      	ldr	r3, [pc, #48]	@ (8018e48 <RegionCommonRxConfigPrint+0x5c>)
 8018e18:	2201      	movs	r2, #1
 8018e1a:	2100      	movs	r1, #0
 8018e1c:	2002      	movs	r0, #2
 8018e1e:	f004 fbd3 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 8018e22:	e00a      	b.n	8018e3a <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 8018e24:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018e28:	9301      	str	r3, [sp, #4]
 8018e2a:	683b      	ldr	r3, [r7, #0]
 8018e2c:	9300      	str	r3, [sp, #0]
 8018e2e:	4b07      	ldr	r3, [pc, #28]	@ (8018e4c <RegionCommonRxConfigPrint+0x60>)
 8018e30:	2201      	movs	r2, #1
 8018e32:	2100      	movs	r1, #0
 8018e34:	2002      	movs	r0, #2
 8018e36:	f004 fbc7 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 8018e3a:	bf00      	nop
 8018e3c:	3708      	adds	r7, #8
 8018e3e:	46bd      	mov	sp, r7
 8018e40:	bd80      	pop	{r7, pc}
 8018e42:	bf00      	nop
 8018e44:	2000012c 	.word	0x2000012c
 8018e48:	08021960 	.word	0x08021960
 8018e4c:	08021980 	.word	0x08021980

08018e50 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8018e50:	b580      	push	{r7, lr}
 8018e52:	b084      	sub	sp, #16
 8018e54:	af02      	add	r7, sp, #8
 8018e56:	6078      	str	r0, [r7, #4]
 8018e58:	460b      	mov	r3, r1
 8018e5a:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8018e5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018e60:	9301      	str	r3, [sp, #4]
 8018e62:	687b      	ldr	r3, [r7, #4]
 8018e64:	9300      	str	r3, [sp, #0]
 8018e66:	4b05      	ldr	r3, [pc, #20]	@ (8018e7c <RegionCommonTxConfigPrint+0x2c>)
 8018e68:	2201      	movs	r2, #1
 8018e6a:	2100      	movs	r1, #0
 8018e6c:	2002      	movs	r0, #2
 8018e6e:	f004 fbab 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
}
 8018e72:	bf00      	nop
 8018e74:	3708      	adds	r7, #8
 8018e76:	46bd      	mov	sp, r7
 8018e78:	bd80      	pop	{r7, pc}
 8018e7a:	bf00      	nop
 8018e7c:	0802199c 	.word	0x0802199c

08018e80 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8018e80:	b480      	push	{r7}
 8018e82:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8018e84:	4b0d      	ldr	r3, [pc, #52]	@ (8018ebc <rand1+0x3c>)
 8018e86:	681b      	ldr	r3, [r3, #0]
 8018e88:	4a0d      	ldr	r2, [pc, #52]	@ (8018ec0 <rand1+0x40>)
 8018e8a:	fb02 f303 	mul.w	r3, r2, r3
 8018e8e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8018e92:	3339      	adds	r3, #57	@ 0x39
 8018e94:	4a09      	ldr	r2, [pc, #36]	@ (8018ebc <rand1+0x3c>)
 8018e96:	6013      	str	r3, [r2, #0]
 8018e98:	4b08      	ldr	r3, [pc, #32]	@ (8018ebc <rand1+0x3c>)
 8018e9a:	681a      	ldr	r2, [r3, #0]
 8018e9c:	2303      	movs	r3, #3
 8018e9e:	fba3 1302 	umull	r1, r3, r3, r2
 8018ea2:	1ad1      	subs	r1, r2, r3
 8018ea4:	0849      	lsrs	r1, r1, #1
 8018ea6:	440b      	add	r3, r1
 8018ea8:	0f99      	lsrs	r1, r3, #30
 8018eaa:	460b      	mov	r3, r1
 8018eac:	07db      	lsls	r3, r3, #31
 8018eae:	1a5b      	subs	r3, r3, r1
 8018eb0:	1ad1      	subs	r1, r2, r3
 8018eb2:	460b      	mov	r3, r1
}
 8018eb4:	4618      	mov	r0, r3
 8018eb6:	46bd      	mov	sp, r7
 8018eb8:	bc80      	pop	{r7}
 8018eba:	4770      	bx	lr
 8018ebc:	20000144 	.word	0x20000144
 8018ec0:	41c64e6d 	.word	0x41c64e6d

08018ec4 <srand1>:

void srand1( uint32_t seed )
{
 8018ec4:	b480      	push	{r7}
 8018ec6:	b083      	sub	sp, #12
 8018ec8:	af00      	add	r7, sp, #0
 8018eca:	6078      	str	r0, [r7, #4]
    next = seed;
 8018ecc:	4a03      	ldr	r2, [pc, #12]	@ (8018edc <srand1+0x18>)
 8018ece:	687b      	ldr	r3, [r7, #4]
 8018ed0:	6013      	str	r3, [r2, #0]
}
 8018ed2:	bf00      	nop
 8018ed4:	370c      	adds	r7, #12
 8018ed6:	46bd      	mov	sp, r7
 8018ed8:	bc80      	pop	{r7}
 8018eda:	4770      	bx	lr
 8018edc:	20000144 	.word	0x20000144

08018ee0 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8018ee0:	b580      	push	{r7, lr}
 8018ee2:	b082      	sub	sp, #8
 8018ee4:	af00      	add	r7, sp, #0
 8018ee6:	6078      	str	r0, [r7, #4]
 8018ee8:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 8018eea:	f7ff ffc9 	bl	8018e80 <rand1>
 8018eee:	4602      	mov	r2, r0
 8018ef0:	6839      	ldr	r1, [r7, #0]
 8018ef2:	687b      	ldr	r3, [r7, #4]
 8018ef4:	1acb      	subs	r3, r1, r3
 8018ef6:	3301      	adds	r3, #1
 8018ef8:	fb92 f1f3 	sdiv	r1, r2, r3
 8018efc:	fb01 f303 	mul.w	r3, r1, r3
 8018f00:	1ad2      	subs	r2, r2, r3
 8018f02:	687b      	ldr	r3, [r7, #4]
 8018f04:	4413      	add	r3, r2
}
 8018f06:	4618      	mov	r0, r3
 8018f08:	3708      	adds	r7, #8
 8018f0a:	46bd      	mov	sp, r7
 8018f0c:	bd80      	pop	{r7, pc}

08018f0e <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8018f0e:	b480      	push	{r7}
 8018f10:	b085      	sub	sp, #20
 8018f12:	af00      	add	r7, sp, #0
 8018f14:	60f8      	str	r0, [r7, #12]
 8018f16:	60b9      	str	r1, [r7, #8]
 8018f18:	4613      	mov	r3, r2
 8018f1a:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8018f1c:	e007      	b.n	8018f2e <memcpy1+0x20>
    {
        *dst++ = *src++;
 8018f1e:	68ba      	ldr	r2, [r7, #8]
 8018f20:	1c53      	adds	r3, r2, #1
 8018f22:	60bb      	str	r3, [r7, #8]
 8018f24:	68fb      	ldr	r3, [r7, #12]
 8018f26:	1c59      	adds	r1, r3, #1
 8018f28:	60f9      	str	r1, [r7, #12]
 8018f2a:	7812      	ldrb	r2, [r2, #0]
 8018f2c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018f2e:	88fb      	ldrh	r3, [r7, #6]
 8018f30:	1e5a      	subs	r2, r3, #1
 8018f32:	80fa      	strh	r2, [r7, #6]
 8018f34:	2b00      	cmp	r3, #0
 8018f36:	d1f2      	bne.n	8018f1e <memcpy1+0x10>
    }
}
 8018f38:	bf00      	nop
 8018f3a:	bf00      	nop
 8018f3c:	3714      	adds	r7, #20
 8018f3e:	46bd      	mov	sp, r7
 8018f40:	bc80      	pop	{r7}
 8018f42:	4770      	bx	lr

08018f44 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8018f44:	b480      	push	{r7}
 8018f46:	b085      	sub	sp, #20
 8018f48:	af00      	add	r7, sp, #0
 8018f4a:	60f8      	str	r0, [r7, #12]
 8018f4c:	60b9      	str	r1, [r7, #8]
 8018f4e:	4613      	mov	r3, r2
 8018f50:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8018f52:	88fb      	ldrh	r3, [r7, #6]
 8018f54:	3b01      	subs	r3, #1
 8018f56:	68fa      	ldr	r2, [r7, #12]
 8018f58:	4413      	add	r3, r2
 8018f5a:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8018f5c:	e007      	b.n	8018f6e <memcpyr+0x2a>
    {
        *dst-- = *src++;
 8018f5e:	68ba      	ldr	r2, [r7, #8]
 8018f60:	1c53      	adds	r3, r2, #1
 8018f62:	60bb      	str	r3, [r7, #8]
 8018f64:	68fb      	ldr	r3, [r7, #12]
 8018f66:	1e59      	subs	r1, r3, #1
 8018f68:	60f9      	str	r1, [r7, #12]
 8018f6a:	7812      	ldrb	r2, [r2, #0]
 8018f6c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018f6e:	88fb      	ldrh	r3, [r7, #6]
 8018f70:	1e5a      	subs	r2, r3, #1
 8018f72:	80fa      	strh	r2, [r7, #6]
 8018f74:	2b00      	cmp	r3, #0
 8018f76:	d1f2      	bne.n	8018f5e <memcpyr+0x1a>
    }
}
 8018f78:	bf00      	nop
 8018f7a:	bf00      	nop
 8018f7c:	3714      	adds	r7, #20
 8018f7e:	46bd      	mov	sp, r7
 8018f80:	bc80      	pop	{r7}
 8018f82:	4770      	bx	lr

08018f84 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8018f84:	b480      	push	{r7}
 8018f86:	b083      	sub	sp, #12
 8018f88:	af00      	add	r7, sp, #0
 8018f8a:	6078      	str	r0, [r7, #4]
 8018f8c:	460b      	mov	r3, r1
 8018f8e:	70fb      	strb	r3, [r7, #3]
 8018f90:	4613      	mov	r3, r2
 8018f92:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8018f94:	e004      	b.n	8018fa0 <memset1+0x1c>
    {
        *dst++ = value;
 8018f96:	687b      	ldr	r3, [r7, #4]
 8018f98:	1c5a      	adds	r2, r3, #1
 8018f9a:	607a      	str	r2, [r7, #4]
 8018f9c:	78fa      	ldrb	r2, [r7, #3]
 8018f9e:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8018fa0:	883b      	ldrh	r3, [r7, #0]
 8018fa2:	1e5a      	subs	r2, r3, #1
 8018fa4:	803a      	strh	r2, [r7, #0]
 8018fa6:	2b00      	cmp	r3, #0
 8018fa8:	d1f5      	bne.n	8018f96 <memset1+0x12>
    }
}
 8018faa:	bf00      	nop
 8018fac:	bf00      	nop
 8018fae:	370c      	adds	r7, #12
 8018fb0:	46bd      	mov	sp, r7
 8018fb2:	bc80      	pop	{r7}
 8018fb4:	4770      	bx	lr
	...

08018fb8 <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 8018fb8:	b480      	push	{r7}
 8018fba:	b085      	sub	sp, #20
 8018fbc:	af00      	add	r7, sp, #0
 8018fbe:	6078      	str	r0, [r7, #4]
 8018fc0:	460b      	mov	r3, r1
 8018fc2:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 8018fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8018fc8:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 8018fca:	687b      	ldr	r3, [r7, #4]
 8018fcc:	2b00      	cmp	r3, #0
 8018fce:	d101      	bne.n	8018fd4 <Crc32+0x1c>
    {
        return 0;
 8018fd0:	2300      	movs	r3, #0
 8018fd2:	e026      	b.n	8019022 <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 8018fd4:	2300      	movs	r3, #0
 8018fd6:	817b      	strh	r3, [r7, #10]
 8018fd8:	e01d      	b.n	8019016 <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 8018fda:	897b      	ldrh	r3, [r7, #10]
 8018fdc:	687a      	ldr	r2, [r7, #4]
 8018fde:	4413      	add	r3, r2
 8018fe0:	781b      	ldrb	r3, [r3, #0]
 8018fe2:	461a      	mov	r2, r3
 8018fe4:	68fb      	ldr	r3, [r7, #12]
 8018fe6:	4053      	eors	r3, r2
 8018fe8:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8018fea:	2300      	movs	r3, #0
 8018fec:	813b      	strh	r3, [r7, #8]
 8018fee:	e00c      	b.n	801900a <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8018ff0:	68fb      	ldr	r3, [r7, #12]
 8018ff2:	085a      	lsrs	r2, r3, #1
 8018ff4:	68fb      	ldr	r3, [r7, #12]
 8018ff6:	f003 0301 	and.w	r3, r3, #1
 8018ffa:	425b      	negs	r3, r3
 8018ffc:	490b      	ldr	r1, [pc, #44]	@ (801902c <Crc32+0x74>)
 8018ffe:	400b      	ands	r3, r1
 8019000:	4053      	eors	r3, r2
 8019002:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8019004:	893b      	ldrh	r3, [r7, #8]
 8019006:	3301      	adds	r3, #1
 8019008:	813b      	strh	r3, [r7, #8]
 801900a:	893b      	ldrh	r3, [r7, #8]
 801900c:	2b07      	cmp	r3, #7
 801900e:	d9ef      	bls.n	8018ff0 <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 8019010:	897b      	ldrh	r3, [r7, #10]
 8019012:	3301      	adds	r3, #1
 8019014:	817b      	strh	r3, [r7, #10]
 8019016:	897a      	ldrh	r2, [r7, #10]
 8019018:	887b      	ldrh	r3, [r7, #2]
 801901a:	429a      	cmp	r2, r3
 801901c:	d3dd      	bcc.n	8018fda <Crc32+0x22>
        }
    }

    return ~crc;
 801901e:	68fb      	ldr	r3, [r7, #12]
 8019020:	43db      	mvns	r3, r3
}
 8019022:	4618      	mov	r0, r3
 8019024:	3714      	adds	r7, #20
 8019026:	46bd      	mov	sp, r7
 8019028:	bc80      	pop	{r7}
 801902a:	4770      	bx	lr
 801902c:	edb88320 	.word	0xedb88320

08019030 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8019030:	b580      	push	{r7, lr}
 8019032:	b084      	sub	sp, #16
 8019034:	af02      	add	r7, sp, #8
 8019036:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8019038:	4a24      	ldr	r2, [pc, #144]	@ (80190cc <RadioInit+0x9c>)
 801903a:	687b      	ldr	r3, [r7, #4]
 801903c:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801903e:	4b24      	ldr	r3, [pc, #144]	@ (80190d0 <RadioInit+0xa0>)
 8019040:	2200      	movs	r2, #0
 8019042:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8019044:	4b22      	ldr	r3, [pc, #136]	@ (80190d0 <RadioInit+0xa0>)
 8019046:	2200      	movs	r2, #0
 8019048:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801904a:	4b21      	ldr	r3, [pc, #132]	@ (80190d0 <RadioInit+0xa0>)
 801904c:	2200      	movs	r2, #0
 801904e:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8019050:	4b1f      	ldr	r3, [pc, #124]	@ (80190d0 <RadioInit+0xa0>)
 8019052:	2200      	movs	r2, #0
 8019054:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 8019056:	481f      	ldr	r0, [pc, #124]	@ (80190d4 <RadioInit+0xa4>)
 8019058:	f001 ffc6 	bl	801afe8 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 801905c:	4b1c      	ldr	r3, [pc, #112]	@ (80190d0 <RadioInit+0xa0>)
 801905e:	2200      	movs	r2, #0
 8019060:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 8019062:	4b1b      	ldr	r3, [pc, #108]	@ (80190d0 <RadioInit+0xa0>)
 8019064:	2200      	movs	r2, #0
 8019066:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8019068:	f002 fa5c 	bl	801b524 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801906c:	2100      	movs	r1, #0
 801906e:	2000      	movs	r0, #0
 8019070:	f002 fe28 	bl	801bcc4 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8019074:	2204      	movs	r2, #4
 8019076:	2100      	movs	r1, #0
 8019078:	2001      	movs	r0, #1
 801907a:	f002 fbeb 	bl	801b854 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801907e:	2300      	movs	r3, #0
 8019080:	2200      	movs	r2, #0
 8019082:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8019086:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801908a:	f002 fb1b 	bl	801b6c4 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 801908e:	f000 fe99 	bl	8019dc4 <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8019092:	2300      	movs	r3, #0
 8019094:	9300      	str	r3, [sp, #0]
 8019096:	4b10      	ldr	r3, [pc, #64]	@ (80190d8 <RadioInit+0xa8>)
 8019098:	2200      	movs	r2, #0
 801909a:	f04f 31ff 	mov.w	r1, #4294967295
 801909e:	480f      	ldr	r0, [pc, #60]	@ (80190dc <RadioInit+0xac>)
 80190a0:	f003 ffe4 	bl	801d06c <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 80190a4:	2300      	movs	r3, #0
 80190a6:	9300      	str	r3, [sp, #0]
 80190a8:	4b0d      	ldr	r3, [pc, #52]	@ (80190e0 <RadioInit+0xb0>)
 80190aa:	2200      	movs	r2, #0
 80190ac:	f04f 31ff 	mov.w	r1, #4294967295
 80190b0:	480c      	ldr	r0, [pc, #48]	@ (80190e4 <RadioInit+0xb4>)
 80190b2:	f003 ffdb 	bl	801d06c <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 80190b6:	4809      	ldr	r0, [pc, #36]	@ (80190dc <RadioInit+0xac>)
 80190b8:	f004 f87c 	bl	801d1b4 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 80190bc:	4809      	ldr	r0, [pc, #36]	@ (80190e4 <RadioInit+0xb4>)
 80190be:	f004 f879 	bl	801d1b4 <UTIL_TIMER_Stop>
}
 80190c2:	bf00      	nop
 80190c4:	3708      	adds	r7, #8
 80190c6:	46bd      	mov	sp, r7
 80190c8:	bd80      	pop	{r7, pc}
 80190ca:	bf00      	nop
 80190cc:	200022c8 	.word	0x200022c8
 80190d0:	200022cc 	.word	0x200022cc
 80190d4:	0801a1b9 	.word	0x0801a1b9
 80190d8:	0801a141 	.word	0x0801a141
 80190dc:	20002328 	.word	0x20002328
 80190e0:	0801a155 	.word	0x0801a155
 80190e4:	20002340 	.word	0x20002340

080190e8 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 80190e8:	b580      	push	{r7, lr}
 80190ea:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 80190ec:	f001 ffc4 	bl	801b078 <SUBGRF_GetOperatingMode>
 80190f0:	4603      	mov	r3, r0
 80190f2:	2b07      	cmp	r3, #7
 80190f4:	d00a      	beq.n	801910c <RadioGetStatus+0x24>
 80190f6:	2b07      	cmp	r3, #7
 80190f8:	dc0a      	bgt.n	8019110 <RadioGetStatus+0x28>
 80190fa:	2b04      	cmp	r3, #4
 80190fc:	d002      	beq.n	8019104 <RadioGetStatus+0x1c>
 80190fe:	2b05      	cmp	r3, #5
 8019100:	d002      	beq.n	8019108 <RadioGetStatus+0x20>
 8019102:	e005      	b.n	8019110 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8019104:	2302      	movs	r3, #2
 8019106:	e004      	b.n	8019112 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8019108:	2301      	movs	r3, #1
 801910a:	e002      	b.n	8019112 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801910c:	2303      	movs	r3, #3
 801910e:	e000      	b.n	8019112 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8019110:	2300      	movs	r3, #0
    }
}
 8019112:	4618      	mov	r0, r3
 8019114:	bd80      	pop	{r7, pc}
	...

08019118 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8019118:	b580      	push	{r7, lr}
 801911a:	b082      	sub	sp, #8
 801911c:	af00      	add	r7, sp, #0
 801911e:	4603      	mov	r3, r0
 8019120:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8019122:	4a2a      	ldr	r2, [pc, #168]	@ (80191cc <RadioSetModem+0xb4>)
 8019124:	79fb      	ldrb	r3, [r7, #7]
 8019126:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8019128:	79fb      	ldrb	r3, [r7, #7]
 801912a:	4618      	mov	r0, r3
 801912c:	f003 f9b7 	bl	801c49e <RFW_SetRadioModem>
    switch( modem )
 8019130:	79fb      	ldrb	r3, [r7, #7]
 8019132:	2b05      	cmp	r3, #5
 8019134:	d80e      	bhi.n	8019154 <RadioSetModem+0x3c>
 8019136:	a201      	add	r2, pc, #4	@ (adr r2, 801913c <RadioSetModem+0x24>)
 8019138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801913c:	08019163 	.word	0x08019163
 8019140:	08019171 	.word	0x08019171
 8019144:	08019155 	.word	0x08019155
 8019148:	08019197 	.word	0x08019197
 801914c:	080191a5 	.word	0x080191a5
 8019150:	080191b3 	.word	0x080191b3
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8019154:	2003      	movs	r0, #3
 8019156:	f002 fb57 	bl	801b808 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801915a:	4b1c      	ldr	r3, [pc, #112]	@ (80191cc <RadioSetModem+0xb4>)
 801915c:	2200      	movs	r2, #0
 801915e:	735a      	strb	r2, [r3, #13]
        break;
 8019160:	e02f      	b.n	80191c2 <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8019162:	2000      	movs	r0, #0
 8019164:	f002 fb50 	bl	801b808 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8019168:	4b18      	ldr	r3, [pc, #96]	@ (80191cc <RadioSetModem+0xb4>)
 801916a:	2200      	movs	r2, #0
 801916c:	735a      	strb	r2, [r3, #13]
        break;
 801916e:	e028      	b.n	80191c2 <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8019170:	2001      	movs	r0, #1
 8019172:	f002 fb49 	bl	801b808 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8019176:	4b15      	ldr	r3, [pc, #84]	@ (80191cc <RadioSetModem+0xb4>)
 8019178:	7b5a      	ldrb	r2, [r3, #13]
 801917a:	4b14      	ldr	r3, [pc, #80]	@ (80191cc <RadioSetModem+0xb4>)
 801917c:	7b1b      	ldrb	r3, [r3, #12]
 801917e:	429a      	cmp	r2, r3
 8019180:	d01e      	beq.n	80191c0 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8019182:	4b12      	ldr	r3, [pc, #72]	@ (80191cc <RadioSetModem+0xb4>)
 8019184:	7b1a      	ldrb	r2, [r3, #12]
 8019186:	4b11      	ldr	r3, [pc, #68]	@ (80191cc <RadioSetModem+0xb4>)
 8019188:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801918a:	4b10      	ldr	r3, [pc, #64]	@ (80191cc <RadioSetModem+0xb4>)
 801918c:	7b5b      	ldrb	r3, [r3, #13]
 801918e:	4618      	mov	r0, r3
 8019190:	f000 ffa0 	bl	801a0d4 <RadioSetPublicNetwork>
        }
        break;
 8019194:	e014      	b.n	80191c0 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8019196:	2002      	movs	r0, #2
 8019198:	f002 fb36 	bl	801b808 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801919c:	4b0b      	ldr	r3, [pc, #44]	@ (80191cc <RadioSetModem+0xb4>)
 801919e:	2200      	movs	r2, #0
 80191a0:	735a      	strb	r2, [r3, #13]
        break;
 80191a2:	e00e      	b.n	80191c2 <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 80191a4:	2002      	movs	r0, #2
 80191a6:	f002 fb2f 	bl	801b808 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80191aa:	4b08      	ldr	r3, [pc, #32]	@ (80191cc <RadioSetModem+0xb4>)
 80191ac:	2200      	movs	r2, #0
 80191ae:	735a      	strb	r2, [r3, #13]
        break;
 80191b0:	e007      	b.n	80191c2 <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80191b2:	2000      	movs	r0, #0
 80191b4:	f002 fb28 	bl	801b808 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 80191b8:	4b04      	ldr	r3, [pc, #16]	@ (80191cc <RadioSetModem+0xb4>)
 80191ba:	2200      	movs	r2, #0
 80191bc:	735a      	strb	r2, [r3, #13]
        break;
 80191be:	e000      	b.n	80191c2 <RadioSetModem+0xaa>
        break;
 80191c0:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 80191c2:	bf00      	nop
 80191c4:	3708      	adds	r7, #8
 80191c6:	46bd      	mov	sp, r7
 80191c8:	bd80      	pop	{r7, pc}
 80191ca:	bf00      	nop
 80191cc:	200022cc 	.word	0x200022cc

080191d0 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 80191d0:	b580      	push	{r7, lr}
 80191d2:	b082      	sub	sp, #8
 80191d4:	af00      	add	r7, sp, #0
 80191d6:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 80191d8:	6878      	ldr	r0, [r7, #4]
 80191da:	f002 facf 	bl	801b77c <SUBGRF_SetRfFrequency>
}
 80191de:	bf00      	nop
 80191e0:	3708      	adds	r7, #8
 80191e2:	46bd      	mov	sp, r7
 80191e4:	bd80      	pop	{r7, pc}

080191e6 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 80191e6:	b580      	push	{r7, lr}
 80191e8:	b090      	sub	sp, #64	@ 0x40
 80191ea:	af0a      	add	r7, sp, #40	@ 0x28
 80191ec:	60f8      	str	r0, [r7, #12]
 80191ee:	60b9      	str	r1, [r7, #8]
 80191f0:	603b      	str	r3, [r7, #0]
 80191f2:	4613      	mov	r3, r2
 80191f4:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 80191f6:	2301      	movs	r3, #1
 80191f8:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 80191fa:	2300      	movs	r3, #0
 80191fc:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 80191fe:	2300      	movs	r3, #0
 8019200:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 8019202:	f000 fdf2 	bl	8019dea <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8019206:	2000      	movs	r0, #0
 8019208:	f7ff ff86 	bl	8019118 <RadioSetModem>

    RadioSetChannel( freq );
 801920c:	68f8      	ldr	r0, [r7, #12]
 801920e:	f7ff ffdf 	bl	80191d0 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8019212:	2301      	movs	r3, #1
 8019214:	9309      	str	r3, [sp, #36]	@ 0x24
 8019216:	2300      	movs	r3, #0
 8019218:	9308      	str	r3, [sp, #32]
 801921a:	2300      	movs	r3, #0
 801921c:	9307      	str	r3, [sp, #28]
 801921e:	2300      	movs	r3, #0
 8019220:	9306      	str	r3, [sp, #24]
 8019222:	2300      	movs	r3, #0
 8019224:	9305      	str	r3, [sp, #20]
 8019226:	2300      	movs	r3, #0
 8019228:	9304      	str	r3, [sp, #16]
 801922a:	2300      	movs	r3, #0
 801922c:	9303      	str	r3, [sp, #12]
 801922e:	2300      	movs	r3, #0
 8019230:	9302      	str	r3, [sp, #8]
 8019232:	2303      	movs	r3, #3
 8019234:	9301      	str	r3, [sp, #4]
 8019236:	68bb      	ldr	r3, [r7, #8]
 8019238:	9300      	str	r3, [sp, #0]
 801923a:	2300      	movs	r3, #0
 801923c:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8019240:	68b9      	ldr	r1, [r7, #8]
 8019242:	2000      	movs	r0, #0
 8019244:	f000 f83c 	bl	80192c0 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8019248:	2000      	movs	r0, #0
 801924a:	f000 fdd5 	bl	8019df8 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801924e:	f000 ff6f 	bl	801a130 <RadioGetWakeupTime>
 8019252:	4603      	mov	r3, r0
 8019254:	4618      	mov	r0, r3
 8019256:	f7e9 faf3 	bl	8002840 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801925a:	f004 f8c5 	bl	801d3e8 <UTIL_TIMER_GetCurrentTime>
 801925e:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8019260:	e00d      	b.n	801927e <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8019262:	2000      	movs	r0, #0
 8019264:	f000 feb6 	bl	8019fd4 <RadioRssi>
 8019268:	4603      	mov	r3, r0
 801926a:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801926c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8019270:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8019274:	429a      	cmp	r2, r3
 8019276:	dd02      	ble.n	801927e <RadioIsChannelFree+0x98>
        {
            status = false;
 8019278:	2300      	movs	r3, #0
 801927a:	75fb      	strb	r3, [r7, #23]
            break;
 801927c:	e006      	b.n	801928c <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801927e:	6938      	ldr	r0, [r7, #16]
 8019280:	f004 f8c4 	bl	801d40c <UTIL_TIMER_GetElapsedTime>
 8019284:	4602      	mov	r2, r0
 8019286:	683b      	ldr	r3, [r7, #0]
 8019288:	4293      	cmp	r3, r2
 801928a:	d8ea      	bhi.n	8019262 <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 801928c:	f000 fdad 	bl	8019dea <RadioStandby>

    return status;
 8019290:	7dfb      	ldrb	r3, [r7, #23]
}
 8019292:	4618      	mov	r0, r3
 8019294:	3718      	adds	r7, #24
 8019296:	46bd      	mov	sp, r7
 8019298:	bd80      	pop	{r7, pc}

0801929a <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801929a:	b580      	push	{r7, lr}
 801929c:	b082      	sub	sp, #8
 801929e:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 80192a0:	2300      	movs	r3, #0
 80192a2:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80192a4:	2300      	movs	r3, #0
 80192a6:	2200      	movs	r2, #0
 80192a8:	2100      	movs	r1, #0
 80192aa:	2000      	movs	r0, #0
 80192ac:	f002 fa0a 	bl	801b6c4 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 80192b0:	f001 ffb3 	bl	801b21a <SUBGRF_GetRandom>
 80192b4:	6078      	str	r0, [r7, #4]

    return rnd;
 80192b6:	687b      	ldr	r3, [r7, #4]
}
 80192b8:	4618      	mov	r0, r3
 80192ba:	3708      	adds	r7, #8
 80192bc:	46bd      	mov	sp, r7
 80192be:	bd80      	pop	{r7, pc}

080192c0 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 80192c0:	b580      	push	{r7, lr}
 80192c2:	b08a      	sub	sp, #40	@ 0x28
 80192c4:	af00      	add	r7, sp, #0
 80192c6:	60b9      	str	r1, [r7, #8]
 80192c8:	607a      	str	r2, [r7, #4]
 80192ca:	461a      	mov	r2, r3
 80192cc:	4603      	mov	r3, r0
 80192ce:	73fb      	strb	r3, [r7, #15]
 80192d0:	4613      	mov	r3, r2
 80192d2:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 80192d4:	4ab9      	ldr	r2, [pc, #740]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80192d6:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80192da:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 80192dc:	f003 f89d 	bl	801c41a <RFW_DeInit>
    if( rxContinuous == true )
 80192e0:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80192e4:	2b00      	cmp	r3, #0
 80192e6:	d001      	beq.n	80192ec <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 80192e8:	2300      	movs	r3, #0
 80192ea:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 80192ec:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80192f0:	2b00      	cmp	r3, #0
 80192f2:	d004      	beq.n	80192fe <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 80192f4:	4ab2      	ldr	r2, [pc, #712]	@ (80195c0 <RadioSetRxConfig+0x300>)
 80192f6:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80192fa:	7013      	strb	r3, [r2, #0]
 80192fc:	e002      	b.n	8019304 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 80192fe:	4bb0      	ldr	r3, [pc, #704]	@ (80195c0 <RadioSetRxConfig+0x300>)
 8019300:	22ff      	movs	r2, #255	@ 0xff
 8019302:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8019304:	7bfb      	ldrb	r3, [r7, #15]
 8019306:	2b05      	cmp	r3, #5
 8019308:	d009      	beq.n	801931e <RadioSetRxConfig+0x5e>
 801930a:	2b05      	cmp	r3, #5
 801930c:	f300 81d7 	bgt.w	80196be <RadioSetRxConfig+0x3fe>
 8019310:	2b00      	cmp	r3, #0
 8019312:	f000 80bf 	beq.w	8019494 <RadioSetRxConfig+0x1d4>
 8019316:	2b01      	cmp	r3, #1
 8019318:	f000 8124 	beq.w	8019564 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801931c:	e1cf      	b.n	80196be <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801931e:	2001      	movs	r0, #1
 8019320:	f002 f8c2 	bl	801b4a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019324:	4ba5      	ldr	r3, [pc, #660]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019326:	2200      	movs	r2, #0
 8019328:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801932c:	4aa3      	ldr	r2, [pc, #652]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 801932e:	687b      	ldr	r3, [r7, #4]
 8019330:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8019332:	4ba2      	ldr	r3, [pc, #648]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019334:	2209      	movs	r2, #9
 8019336:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801933a:	4ba0      	ldr	r3, [pc, #640]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 801933c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8019340:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8019342:	68b8      	ldr	r0, [r7, #8]
 8019344:	f002 ff9c 	bl	801c280 <SUBGRF_GetFskBandwidthRegValue>
 8019348:	4603      	mov	r3, r0
 801934a:	461a      	mov	r2, r3
 801934c:	4b9b      	ldr	r3, [pc, #620]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 801934e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019352:	4b9a      	ldr	r3, [pc, #616]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019354:	2200      	movs	r2, #0
 8019356:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8019358:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801935a:	00db      	lsls	r3, r3, #3
 801935c:	b29a      	uxth	r2, r3
 801935e:	4b97      	ldr	r3, [pc, #604]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019360:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8019362:	4b96      	ldr	r3, [pc, #600]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019364:	2200      	movs	r2, #0
 8019366:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8019368:	4b94      	ldr	r3, [pc, #592]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 801936a:	2210      	movs	r2, #16
 801936c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801936e:	4b93      	ldr	r3, [pc, #588]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019370:	2200      	movs	r2, #0
 8019372:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8019374:	4b91      	ldr	r3, [pc, #580]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019376:	2200      	movs	r2, #0
 8019378:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801937a:	4b91      	ldr	r3, [pc, #580]	@ (80195c0 <RadioSetRxConfig+0x300>)
 801937c:	781a      	ldrb	r2, [r3, #0]
 801937e:	4b8f      	ldr	r3, [pc, #572]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019380:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8019382:	4b8e      	ldr	r3, [pc, #568]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019384:	2201      	movs	r2, #1
 8019386:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8019388:	4b8c      	ldr	r3, [pc, #560]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 801938a:	2200      	movs	r2, #0
 801938c:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801938e:	2005      	movs	r0, #5
 8019390:	f7ff fec2 	bl	8019118 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019394:	488b      	ldr	r0, [pc, #556]	@ (80195c4 <RadioSetRxConfig+0x304>)
 8019396:	f002 fb2b 	bl	801b9f0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801939a:	488b      	ldr	r0, [pc, #556]	@ (80195c8 <RadioSetRxConfig+0x308>)
 801939c:	f002 fbf6 	bl	801bb8c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80193a0:	4a8a      	ldr	r2, [pc, #552]	@ (80195cc <RadioSetRxConfig+0x30c>)
 80193a2:	f107 031c 	add.w	r3, r7, #28
 80193a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80193aa:	e883 0003 	stmia.w	r3, {r0, r1}
 80193ae:	f107 031c 	add.w	r3, r7, #28
 80193b2:	4618      	mov	r0, r3
 80193b4:	f001 feaf 	bl	801b116 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80193b8:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80193bc:	f001 fefa 	bl	801b1b4 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 80193c0:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 80193c4:	f000 fe24 	bl	801a010 <RadioRead>
 80193c8:	4603      	mov	r3, r0
 80193ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 80193ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80193d2:	f023 0310 	bic.w	r3, r3, #16
 80193d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 80193da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80193de:	4619      	mov	r1, r3
 80193e0:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 80193e4:	f000 fe02 	bl	8019fec <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 80193e8:	2104      	movs	r1, #4
 80193ea:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 80193ee:	f000 fdfd 	bl	8019fec <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 80193f2:	f640 009b 	movw	r0, #2203	@ 0x89b
 80193f6:	f000 fe0b 	bl	801a010 <RadioRead>
 80193fa:	4603      	mov	r3, r0
 80193fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8019400:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019404:	f023 031c 	bic.w	r3, r3, #28
 8019408:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 801940c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019410:	f043 0308 	orr.w	r3, r3, #8
 8019414:	b2db      	uxtb	r3, r3
 8019416:	4619      	mov	r1, r3
 8019418:	f640 009b 	movw	r0, #2203	@ 0x89b
 801941c:	f000 fde6 	bl	8019fec <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 8019420:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8019424:	f000 fdf4 	bl	801a010 <RadioRead>
 8019428:	4603      	mov	r3, r0
 801942a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801942e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019432:	f023 0318 	bic.w	r3, r3, #24
 8019436:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 801943a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801943e:	f043 0318 	orr.w	r3, r3, #24
 8019442:	b2db      	uxtb	r3, r3
 8019444:	4619      	mov	r1, r3
 8019446:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 801944a:	f000 fdcf 	bl	8019fec <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 801944e:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8019452:	f000 fddd 	bl	801a010 <RadioRead>
 8019456:	4603      	mov	r3, r0
 8019458:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801945c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019460:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8019464:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8019468:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801946c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8019470:	b2db      	uxtb	r3, r3
 8019472:	4619      	mov	r1, r3
 8019474:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8019478:	f000 fdb8 	bl	8019fec <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801947c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801947e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8019482:	fb02 f303 	mul.w	r3, r2, r3
 8019486:	461a      	mov	r2, r3
 8019488:	687b      	ldr	r3, [r7, #4]
 801948a:	fbb2 f3f3 	udiv	r3, r2, r3
 801948e:	4a4b      	ldr	r2, [pc, #300]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019490:	6093      	str	r3, [r2, #8]
            break;
 8019492:	e115      	b.n	80196c0 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8019494:	2000      	movs	r0, #0
 8019496:	f002 f807 	bl	801b4a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801949a:	4b48      	ldr	r3, [pc, #288]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 801949c:	2200      	movs	r2, #0
 801949e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80194a2:	4a46      	ldr	r2, [pc, #280]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80194a4:	687b      	ldr	r3, [r7, #4]
 80194a6:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80194a8:	4b44      	ldr	r3, [pc, #272]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80194aa:	220b      	movs	r2, #11
 80194ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 80194b0:	68b8      	ldr	r0, [r7, #8]
 80194b2:	f002 fee5 	bl	801c280 <SUBGRF_GetFskBandwidthRegValue>
 80194b6:	4603      	mov	r3, r0
 80194b8:	461a      	mov	r2, r3
 80194ba:	4b40      	ldr	r3, [pc, #256]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80194bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80194c0:	4b3e      	ldr	r3, [pc, #248]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80194c2:	2200      	movs	r2, #0
 80194c4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80194c6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80194c8:	00db      	lsls	r3, r3, #3
 80194ca:	b29a      	uxth	r2, r3
 80194cc:	4b3b      	ldr	r3, [pc, #236]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80194ce:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80194d0:	4b3a      	ldr	r3, [pc, #232]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80194d2:	2204      	movs	r2, #4
 80194d4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 80194d6:	4b39      	ldr	r3, [pc, #228]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80194d8:	2218      	movs	r2, #24
 80194da:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80194dc:	4b37      	ldr	r3, [pc, #220]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80194de:	2200      	movs	r2, #0
 80194e0:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80194e2:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80194e6:	f083 0301 	eor.w	r3, r3, #1
 80194ea:	b2db      	uxtb	r3, r3
 80194ec:	461a      	mov	r2, r3
 80194ee:	4b33      	ldr	r3, [pc, #204]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80194f0:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80194f2:	4b33      	ldr	r3, [pc, #204]	@ (80195c0 <RadioSetRxConfig+0x300>)
 80194f4:	781a      	ldrb	r2, [r3, #0]
 80194f6:	4b31      	ldr	r3, [pc, #196]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80194f8:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 80194fa:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80194fe:	2b00      	cmp	r3, #0
 8019500:	d003      	beq.n	801950a <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8019502:	4b2e      	ldr	r3, [pc, #184]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019504:	22f2      	movs	r2, #242	@ 0xf2
 8019506:	75da      	strb	r2, [r3, #23]
 8019508:	e002      	b.n	8019510 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801950a:	4b2c      	ldr	r3, [pc, #176]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 801950c:	2201      	movs	r2, #1
 801950e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8019510:	4b2a      	ldr	r3, [pc, #168]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019512:	2201      	movs	r2, #1
 8019514:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8019516:	f000 fc68 	bl	8019dea <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801951a:	2000      	movs	r0, #0
 801951c:	f7ff fdfc 	bl	8019118 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019520:	4828      	ldr	r0, [pc, #160]	@ (80195c4 <RadioSetRxConfig+0x304>)
 8019522:	f002 fa65 	bl	801b9f0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019526:	4828      	ldr	r0, [pc, #160]	@ (80195c8 <RadioSetRxConfig+0x308>)
 8019528:	f002 fb30 	bl	801bb8c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801952c:	4a28      	ldr	r2, [pc, #160]	@ (80195d0 <RadioSetRxConfig+0x310>)
 801952e:	f107 0314 	add.w	r3, r7, #20
 8019532:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019536:	e883 0003 	stmia.w	r3, {r0, r1}
 801953a:	f107 0314 	add.w	r3, r7, #20
 801953e:	4618      	mov	r0, r3
 8019540:	f001 fde9 	bl	801b116 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8019544:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8019548:	f001 fe34 	bl	801b1b4 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801954c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801954e:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8019552:	fb02 f303 	mul.w	r3, r2, r3
 8019556:	461a      	mov	r2, r3
 8019558:	687b      	ldr	r3, [r7, #4]
 801955a:	fbb2 f3f3 	udiv	r3, r2, r3
 801955e:	4a17      	ldr	r2, [pc, #92]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019560:	6093      	str	r3, [r2, #8]
            break;
 8019562:	e0ad      	b.n	80196c0 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8019564:	2000      	movs	r0, #0
 8019566:	f001 ff9f 	bl	801b4a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801956a:	4b14      	ldr	r3, [pc, #80]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 801956c:	2201      	movs	r2, #1
 801956e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8019572:	687b      	ldr	r3, [r7, #4]
 8019574:	b2da      	uxtb	r2, r3
 8019576:	4b11      	ldr	r3, [pc, #68]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019578:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801957c:	4a15      	ldr	r2, [pc, #84]	@ (80195d4 <RadioSetRxConfig+0x314>)
 801957e:	68bb      	ldr	r3, [r7, #8]
 8019580:	4413      	add	r3, r2
 8019582:	781a      	ldrb	r2, [r3, #0]
 8019584:	4b0d      	ldr	r3, [pc, #52]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 8019586:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801958a:	4a0c      	ldr	r2, [pc, #48]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 801958c:	7bbb      	ldrb	r3, [r7, #14]
 801958e:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8019592:	68bb      	ldr	r3, [r7, #8]
 8019594:	2b00      	cmp	r3, #0
 8019596:	d105      	bne.n	80195a4 <RadioSetRxConfig+0x2e4>
 8019598:	687b      	ldr	r3, [r7, #4]
 801959a:	2b0b      	cmp	r3, #11
 801959c:	d008      	beq.n	80195b0 <RadioSetRxConfig+0x2f0>
 801959e:	687b      	ldr	r3, [r7, #4]
 80195a0:	2b0c      	cmp	r3, #12
 80195a2:	d005      	beq.n	80195b0 <RadioSetRxConfig+0x2f0>
 80195a4:	68bb      	ldr	r3, [r7, #8]
 80195a6:	2b01      	cmp	r3, #1
 80195a8:	d116      	bne.n	80195d8 <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80195aa:	687b      	ldr	r3, [r7, #4]
 80195ac:	2b0c      	cmp	r3, #12
 80195ae:	d113      	bne.n	80195d8 <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80195b0:	4b02      	ldr	r3, [pc, #8]	@ (80195bc <RadioSetRxConfig+0x2fc>)
 80195b2:	2201      	movs	r2, #1
 80195b4:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80195b8:	e012      	b.n	80195e0 <RadioSetRxConfig+0x320>
 80195ba:	bf00      	nop
 80195bc:	200022cc 	.word	0x200022cc
 80195c0:	20000148 	.word	0x20000148
 80195c4:	20002304 	.word	0x20002304
 80195c8:	200022da 	.word	0x200022da
 80195cc:	080219b8 	.word	0x080219b8
 80195d0:	080219c0 	.word	0x080219c0
 80195d4:	08022098 	.word	0x08022098
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80195d8:	4b3b      	ldr	r3, [pc, #236]	@ (80196c8 <RadioSetRxConfig+0x408>)
 80195da:	2200      	movs	r2, #0
 80195dc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80195e0:	4b39      	ldr	r3, [pc, #228]	@ (80196c8 <RadioSetRxConfig+0x408>)
 80195e2:	2201      	movs	r2, #1
 80195e4:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80195e6:	4b38      	ldr	r3, [pc, #224]	@ (80196c8 <RadioSetRxConfig+0x408>)
 80195e8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80195ec:	2b05      	cmp	r3, #5
 80195ee:	d004      	beq.n	80195fa <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80195f0:	4b35      	ldr	r3, [pc, #212]	@ (80196c8 <RadioSetRxConfig+0x408>)
 80195f2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80195f6:	2b06      	cmp	r3, #6
 80195f8:	d10a      	bne.n	8019610 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 80195fa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80195fc:	2b0b      	cmp	r3, #11
 80195fe:	d803      	bhi.n	8019608 <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8019600:	4b31      	ldr	r3, [pc, #196]	@ (80196c8 <RadioSetRxConfig+0x408>)
 8019602:	220c      	movs	r2, #12
 8019604:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8019606:	e006      	b.n	8019616 <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019608:	4a2f      	ldr	r2, [pc, #188]	@ (80196c8 <RadioSetRxConfig+0x408>)
 801960a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801960c:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801960e:	e002      	b.n	8019616 <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019610:	4a2d      	ldr	r2, [pc, #180]	@ (80196c8 <RadioSetRxConfig+0x408>)
 8019612:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8019614:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8019616:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801961a:	4b2b      	ldr	r3, [pc, #172]	@ (80196c8 <RadioSetRxConfig+0x408>)
 801961c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801961e:	4b2b      	ldr	r3, [pc, #172]	@ (80196cc <RadioSetRxConfig+0x40c>)
 8019620:	781a      	ldrb	r2, [r3, #0]
 8019622:	4b29      	ldr	r3, [pc, #164]	@ (80196c8 <RadioSetRxConfig+0x408>)
 8019624:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8019626:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 801962a:	4b27      	ldr	r3, [pc, #156]	@ (80196c8 <RadioSetRxConfig+0x408>)
 801962c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8019630:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8019634:	4b24      	ldr	r3, [pc, #144]	@ (80196c8 <RadioSetRxConfig+0x408>)
 8019636:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801963a:	f000 fbd6 	bl	8019dea <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801963e:	2001      	movs	r0, #1
 8019640:	f7ff fd6a 	bl	8019118 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019644:	4822      	ldr	r0, [pc, #136]	@ (80196d0 <RadioSetRxConfig+0x410>)
 8019646:	f002 f9d3 	bl	801b9f0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801964a:	4822      	ldr	r0, [pc, #136]	@ (80196d4 <RadioSetRxConfig+0x414>)
 801964c:	f002 fa9e 	bl	801bb8c <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8019650:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8019652:	b2db      	uxtb	r3, r3
 8019654:	4618      	mov	r0, r3
 8019656:	f001 ff36 	bl	801b4c6 <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 801965a:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 801965e:	f002 fbfd 	bl	801be5c <SUBGRF_ReadRegister>
 8019662:	4603      	mov	r3, r0
 8019664:	f003 0301 	and.w	r3, r3, #1
 8019668:	b2db      	uxtb	r3, r3
 801966a:	4619      	mov	r1, r3
 801966c:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8019670:	f002 fbd2 	bl	801be18 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8019674:	4b14      	ldr	r3, [pc, #80]	@ (80196c8 <RadioSetRxConfig+0x408>)
 8019676:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801967a:	2b01      	cmp	r3, #1
 801967c:	d10d      	bne.n	801969a <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801967e:	f240 7036 	movw	r0, #1846	@ 0x736
 8019682:	f002 fbeb 	bl	801be5c <SUBGRF_ReadRegister>
 8019686:	4603      	mov	r3, r0
 8019688:	f023 0304 	bic.w	r3, r3, #4
 801968c:	b2db      	uxtb	r3, r3
 801968e:	4619      	mov	r1, r3
 8019690:	f240 7036 	movw	r0, #1846	@ 0x736
 8019694:	f002 fbc0 	bl	801be18 <SUBGRF_WriteRegister>
 8019698:	e00c      	b.n	80196b4 <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801969a:	f240 7036 	movw	r0, #1846	@ 0x736
 801969e:	f002 fbdd 	bl	801be5c <SUBGRF_ReadRegister>
 80196a2:	4603      	mov	r3, r0
 80196a4:	f043 0304 	orr.w	r3, r3, #4
 80196a8:	b2db      	uxtb	r3, r3
 80196aa:	4619      	mov	r1, r3
 80196ac:	f240 7036 	movw	r0, #1846	@ 0x736
 80196b0:	f002 fbb2 	bl	801be18 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 80196b4:	4b04      	ldr	r3, [pc, #16]	@ (80196c8 <RadioSetRxConfig+0x408>)
 80196b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80196ba:	609a      	str	r2, [r3, #8]
            break;
 80196bc:	e000      	b.n	80196c0 <RadioSetRxConfig+0x400>
            break;
 80196be:	bf00      	nop
    }
}
 80196c0:	bf00      	nop
 80196c2:	3728      	adds	r7, #40	@ 0x28
 80196c4:	46bd      	mov	sp, r7
 80196c6:	bd80      	pop	{r7, pc}
 80196c8:	200022cc 	.word	0x200022cc
 80196cc:	20000148 	.word	0x20000148
 80196d0:	20002304 	.word	0x20002304
 80196d4:	200022da 	.word	0x200022da

080196d8 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 80196d8:	b580      	push	{r7, lr}
 80196da:	b086      	sub	sp, #24
 80196dc:	af00      	add	r7, sp, #0
 80196de:	60ba      	str	r2, [r7, #8]
 80196e0:	607b      	str	r3, [r7, #4]
 80196e2:	4603      	mov	r3, r0
 80196e4:	73fb      	strb	r3, [r7, #15]
 80196e6:	460b      	mov	r3, r1
 80196e8:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 80196ea:	f002 fe96 	bl	801c41a <RFW_DeInit>
    switch( modem )
 80196ee:	7bfb      	ldrb	r3, [r7, #15]
 80196f0:	2b04      	cmp	r3, #4
 80196f2:	f000 80c7 	beq.w	8019884 <RadioSetTxConfig+0x1ac>
 80196f6:	2b04      	cmp	r3, #4
 80196f8:	f300 80d6 	bgt.w	80198a8 <RadioSetTxConfig+0x1d0>
 80196fc:	2b00      	cmp	r3, #0
 80196fe:	d002      	beq.n	8019706 <RadioSetTxConfig+0x2e>
 8019700:	2b01      	cmp	r3, #1
 8019702:	d059      	beq.n	80197b8 <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8019704:	e0d0      	b.n	80198a8 <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019706:	4b77      	ldr	r3, [pc, #476]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019708:	2200      	movs	r2, #0
 801970a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801970e:	4a75      	ldr	r2, [pc, #468]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019710:	6a3b      	ldr	r3, [r7, #32]
 8019712:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8019714:	4b73      	ldr	r3, [pc, #460]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019716:	220b      	movs	r2, #11
 8019718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801971c:	6878      	ldr	r0, [r7, #4]
 801971e:	f002 fdaf 	bl	801c280 <SUBGRF_GetFskBandwidthRegValue>
 8019722:	4603      	mov	r3, r0
 8019724:	461a      	mov	r2, r3
 8019726:	4b6f      	ldr	r3, [pc, #444]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019728:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801972c:	4a6d      	ldr	r2, [pc, #436]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 801972e:	68bb      	ldr	r3, [r7, #8]
 8019730:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019732:	4b6c      	ldr	r3, [pc, #432]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019734:	2200      	movs	r2, #0
 8019736:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8019738:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801973a:	00db      	lsls	r3, r3, #3
 801973c:	b29a      	uxth	r2, r3
 801973e:	4b69      	ldr	r3, [pc, #420]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019740:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8019742:	4b68      	ldr	r3, [pc, #416]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019744:	2204      	movs	r2, #4
 8019746:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8019748:	4b66      	ldr	r3, [pc, #408]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 801974a:	2218      	movs	r2, #24
 801974c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801974e:	4b65      	ldr	r3, [pc, #404]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019750:	2200      	movs	r2, #0
 8019752:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8019754:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8019758:	f083 0301 	eor.w	r3, r3, #1
 801975c:	b2db      	uxtb	r3, r3
 801975e:	461a      	mov	r2, r3
 8019760:	4b60      	ldr	r3, [pc, #384]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019762:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8019764:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8019768:	2b00      	cmp	r3, #0
 801976a:	d003      	beq.n	8019774 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801976c:	4b5d      	ldr	r3, [pc, #372]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 801976e:	22f2      	movs	r2, #242	@ 0xf2
 8019770:	75da      	strb	r2, [r3, #23]
 8019772:	e002      	b.n	801977a <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8019774:	4b5b      	ldr	r3, [pc, #364]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019776:	2201      	movs	r2, #1
 8019778:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801977a:	4b5a      	ldr	r3, [pc, #360]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 801977c:	2201      	movs	r2, #1
 801977e:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8019780:	f000 fb33 	bl	8019dea <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8019784:	2000      	movs	r0, #0
 8019786:	f7ff fcc7 	bl	8019118 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801978a:	4857      	ldr	r0, [pc, #348]	@ (80198e8 <RadioSetTxConfig+0x210>)
 801978c:	f002 f930 	bl	801b9f0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019790:	4856      	ldr	r0, [pc, #344]	@ (80198ec <RadioSetTxConfig+0x214>)
 8019792:	f002 f9fb 	bl	801bb8c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8019796:	4a56      	ldr	r2, [pc, #344]	@ (80198f0 <RadioSetTxConfig+0x218>)
 8019798:	f107 0310 	add.w	r3, r7, #16
 801979c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80197a0:	e883 0003 	stmia.w	r3, {r0, r1}
 80197a4:	f107 0310 	add.w	r3, r7, #16
 80197a8:	4618      	mov	r0, r3
 80197aa:	f001 fcb4 	bl	801b116 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80197ae:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80197b2:	f001 fcff 	bl	801b1b4 <SUBGRF_SetWhiteningSeed>
            break;
 80197b6:	e078      	b.n	80198aa <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80197b8:	4b4a      	ldr	r3, [pc, #296]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 80197ba:	2201      	movs	r2, #1
 80197bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 80197c0:	6a3b      	ldr	r3, [r7, #32]
 80197c2:	b2da      	uxtb	r2, r3
 80197c4:	4b47      	ldr	r3, [pc, #284]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 80197c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80197ca:	4a4a      	ldr	r2, [pc, #296]	@ (80198f4 <RadioSetTxConfig+0x21c>)
 80197cc:	687b      	ldr	r3, [r7, #4]
 80197ce:	4413      	add	r3, r2
 80197d0:	781a      	ldrb	r2, [r3, #0]
 80197d2:	4b44      	ldr	r3, [pc, #272]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 80197d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 80197d8:	4a42      	ldr	r2, [pc, #264]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 80197da:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80197de:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80197e2:	687b      	ldr	r3, [r7, #4]
 80197e4:	2b00      	cmp	r3, #0
 80197e6:	d105      	bne.n	80197f4 <RadioSetTxConfig+0x11c>
 80197e8:	6a3b      	ldr	r3, [r7, #32]
 80197ea:	2b0b      	cmp	r3, #11
 80197ec:	d008      	beq.n	8019800 <RadioSetTxConfig+0x128>
 80197ee:	6a3b      	ldr	r3, [r7, #32]
 80197f0:	2b0c      	cmp	r3, #12
 80197f2:	d005      	beq.n	8019800 <RadioSetTxConfig+0x128>
 80197f4:	687b      	ldr	r3, [r7, #4]
 80197f6:	2b01      	cmp	r3, #1
 80197f8:	d107      	bne.n	801980a <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80197fa:	6a3b      	ldr	r3, [r7, #32]
 80197fc:	2b0c      	cmp	r3, #12
 80197fe:	d104      	bne.n	801980a <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8019800:	4b38      	ldr	r3, [pc, #224]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019802:	2201      	movs	r2, #1
 8019804:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 8019808:	e003      	b.n	8019812 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801980a:	4b36      	ldr	r3, [pc, #216]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 801980c:	2200      	movs	r2, #0
 801980e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8019812:	4b34      	ldr	r3, [pc, #208]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019814:	2201      	movs	r2, #1
 8019816:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019818:	4b32      	ldr	r3, [pc, #200]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 801981a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 801981e:	2b05      	cmp	r3, #5
 8019820:	d004      	beq.n	801982c <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8019822:	4b30      	ldr	r3, [pc, #192]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019824:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8019828:	2b06      	cmp	r3, #6
 801982a:	d10a      	bne.n	8019842 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 801982c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801982e:	2b0b      	cmp	r3, #11
 8019830:	d803      	bhi.n	801983a <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8019832:	4b2c      	ldr	r3, [pc, #176]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019834:	220c      	movs	r2, #12
 8019836:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8019838:	e006      	b.n	8019848 <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801983a:	4a2a      	ldr	r2, [pc, #168]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 801983c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801983e:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8019840:	e002      	b.n	8019848 <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8019842:	4a28      	ldr	r2, [pc, #160]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019844:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8019846:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8019848:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801984c:	4b25      	ldr	r3, [pc, #148]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 801984e:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8019850:	4b29      	ldr	r3, [pc, #164]	@ (80198f8 <RadioSetTxConfig+0x220>)
 8019852:	781a      	ldrb	r2, [r3, #0]
 8019854:	4b23      	ldr	r3, [pc, #140]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019856:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8019858:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 801985c:	4b21      	ldr	r3, [pc, #132]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 801985e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8019862:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8019866:	4b1f      	ldr	r3, [pc, #124]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019868:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801986c:	f000 fabd 	bl	8019dea <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8019870:	2001      	movs	r0, #1
 8019872:	f7ff fc51 	bl	8019118 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019876:	481c      	ldr	r0, [pc, #112]	@ (80198e8 <RadioSetTxConfig+0x210>)
 8019878:	f002 f8ba 	bl	801b9f0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801987c:	481b      	ldr	r0, [pc, #108]	@ (80198ec <RadioSetTxConfig+0x214>)
 801987e:	f002 f985 	bl	801bb8c <SUBGRF_SetPacketParams>
            break;
 8019882:	e012      	b.n	80198aa <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8019884:	2004      	movs	r0, #4
 8019886:	f7ff fc47 	bl	8019118 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801988a:	4b16      	ldr	r3, [pc, #88]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 801988c:	2202      	movs	r2, #2
 801988e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8019892:	4a14      	ldr	r2, [pc, #80]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 8019894:	6a3b      	ldr	r3, [r7, #32]
 8019896:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8019898:	4b12      	ldr	r3, [pc, #72]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 801989a:	2216      	movs	r2, #22
 801989c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80198a0:	4811      	ldr	r0, [pc, #68]	@ (80198e8 <RadioSetTxConfig+0x210>)
 80198a2:	f002 f8a5 	bl	801b9f0 <SUBGRF_SetModulationParams>
            break;
 80198a6:	e000      	b.n	80198aa <RadioSetTxConfig+0x1d2>
            break;
 80198a8:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80198aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80198ae:	4618      	mov	r0, r3
 80198b0:	f002 fbe8 	bl	801c084 <SUBGRF_SetRfTxPower>
 80198b4:	4603      	mov	r3, r0
 80198b6:	461a      	mov	r2, r3
 80198b8:	4b0a      	ldr	r3, [pc, #40]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 80198ba:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80198be:	210e      	movs	r1, #14
 80198c0:	f640 101f 	movw	r0, #2335	@ 0x91f
 80198c4:	f002 faa8 	bl	801be18 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80198c8:	4b06      	ldr	r3, [pc, #24]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 80198ca:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80198ce:	4618      	mov	r0, r3
 80198d0:	f002 fdb7 	bl	801c442 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80198d4:	4a03      	ldr	r2, [pc, #12]	@ (80198e4 <RadioSetTxConfig+0x20c>)
 80198d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80198d8:	6053      	str	r3, [r2, #4]
}
 80198da:	bf00      	nop
 80198dc:	3718      	adds	r7, #24
 80198de:	46bd      	mov	sp, r7
 80198e0:	bd80      	pop	{r7, pc}
 80198e2:	bf00      	nop
 80198e4:	200022cc 	.word	0x200022cc
 80198e8:	20002304 	.word	0x20002304
 80198ec:	200022da 	.word	0x200022da
 80198f0:	080219c0 	.word	0x080219c0
 80198f4:	08022098 	.word	0x08022098
 80198f8:	20000148 	.word	0x20000148

080198fc <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 80198fc:	b480      	push	{r7}
 80198fe:	b083      	sub	sp, #12
 8019900:	af00      	add	r7, sp, #0
 8019902:	6078      	str	r0, [r7, #4]
    return true;
 8019904:	2301      	movs	r3, #1
}
 8019906:	4618      	mov	r0, r3
 8019908:	370c      	adds	r7, #12
 801990a:	46bd      	mov	sp, r7
 801990c:	bc80      	pop	{r7}
 801990e:	4770      	bx	lr

08019910 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8019910:	b480      	push	{r7}
 8019912:	b085      	sub	sp, #20
 8019914:	af00      	add	r7, sp, #0
 8019916:	4603      	mov	r3, r0
 8019918:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801991a:	2300      	movs	r3, #0
 801991c:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801991e:	79fb      	ldrb	r3, [r7, #7]
 8019920:	2b0a      	cmp	r3, #10
 8019922:	d83e      	bhi.n	80199a2 <RadioGetLoRaBandwidthInHz+0x92>
 8019924:	a201      	add	r2, pc, #4	@ (adr r2, 801992c <RadioGetLoRaBandwidthInHz+0x1c>)
 8019926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801992a:	bf00      	nop
 801992c:	08019959 	.word	0x08019959
 8019930:	08019969 	.word	0x08019969
 8019934:	08019979 	.word	0x08019979
 8019938:	08019989 	.word	0x08019989
 801993c:	08019991 	.word	0x08019991
 8019940:	08019997 	.word	0x08019997
 8019944:	0801999d 	.word	0x0801999d
 8019948:	080199a3 	.word	0x080199a3
 801994c:	08019961 	.word	0x08019961
 8019950:	08019971 	.word	0x08019971
 8019954:	08019981 	.word	0x08019981
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8019958:	f641 6384 	movw	r3, #7812	@ 0x1e84
 801995c:	60fb      	str	r3, [r7, #12]
        break;
 801995e:	e020      	b.n	80199a2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8019960:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 8019964:	60fb      	str	r3, [r7, #12]
        break;
 8019966:	e01c      	b.n	80199a2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8019968:	f643 5309 	movw	r3, #15625	@ 0x3d09
 801996c:	60fb      	str	r3, [r7, #12]
        break;
 801996e:	e018      	b.n	80199a2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8019970:	f245 1361 	movw	r3, #20833	@ 0x5161
 8019974:	60fb      	str	r3, [r7, #12]
        break;
 8019976:	e014      	b.n	80199a2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8019978:	f647 2312 	movw	r3, #31250	@ 0x7a12
 801997c:	60fb      	str	r3, [r7, #12]
        break;
 801997e:	e010      	b.n	80199a2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8019980:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 8019984:	60fb      	str	r3, [r7, #12]
        break;
 8019986:	e00c      	b.n	80199a2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8019988:	f24f 4324 	movw	r3, #62500	@ 0xf424
 801998c:	60fb      	str	r3, [r7, #12]
        break;
 801998e:	e008      	b.n	80199a2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8019990:	4b07      	ldr	r3, [pc, #28]	@ (80199b0 <RadioGetLoRaBandwidthInHz+0xa0>)
 8019992:	60fb      	str	r3, [r7, #12]
        break;
 8019994:	e005      	b.n	80199a2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8019996:	4b07      	ldr	r3, [pc, #28]	@ (80199b4 <RadioGetLoRaBandwidthInHz+0xa4>)
 8019998:	60fb      	str	r3, [r7, #12]
        break;
 801999a:	e002      	b.n	80199a2 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801999c:	4b06      	ldr	r3, [pc, #24]	@ (80199b8 <RadioGetLoRaBandwidthInHz+0xa8>)
 801999e:	60fb      	str	r3, [r7, #12]
        break;
 80199a0:	bf00      	nop
    }

    return bandwidthInHz;
 80199a2:	68fb      	ldr	r3, [r7, #12]
}
 80199a4:	4618      	mov	r0, r3
 80199a6:	3714      	adds	r7, #20
 80199a8:	46bd      	mov	sp, r7
 80199aa:	bc80      	pop	{r7}
 80199ac:	4770      	bx	lr
 80199ae:	bf00      	nop
 80199b0:	0001e848 	.word	0x0001e848
 80199b4:	0003d090 	.word	0x0003d090
 80199b8:	0007a120 	.word	0x0007a120

080199bc <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80199bc:	b480      	push	{r7}
 80199be:	b083      	sub	sp, #12
 80199c0:	af00      	add	r7, sp, #0
 80199c2:	6078      	str	r0, [r7, #4]
 80199c4:	4608      	mov	r0, r1
 80199c6:	4611      	mov	r1, r2
 80199c8:	461a      	mov	r2, r3
 80199ca:	4603      	mov	r3, r0
 80199cc:	70fb      	strb	r3, [r7, #3]
 80199ce:	460b      	mov	r3, r1
 80199d0:	803b      	strh	r3, [r7, #0]
 80199d2:	4613      	mov	r3, r2
 80199d4:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 80199d6:	883b      	ldrh	r3, [r7, #0]
 80199d8:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80199da:	78ba      	ldrb	r2, [r7, #2]
 80199dc:	f082 0201 	eor.w	r2, r2, #1
 80199e0:	b2d2      	uxtb	r2, r2
 80199e2:	2a00      	cmp	r2, #0
 80199e4:	d001      	beq.n	80199ea <RadioGetGfskTimeOnAirNumerator+0x2e>
 80199e6:	2208      	movs	r2, #8
 80199e8:	e000      	b.n	80199ec <RadioGetGfskTimeOnAirNumerator+0x30>
 80199ea:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80199ec:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80199ee:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80199f2:	7c3b      	ldrb	r3, [r7, #16]
 80199f4:	7d39      	ldrb	r1, [r7, #20]
 80199f6:	2900      	cmp	r1, #0
 80199f8:	d001      	beq.n	80199fe <RadioGetGfskTimeOnAirNumerator+0x42>
 80199fa:	2102      	movs	r1, #2
 80199fc:	e000      	b.n	8019a00 <RadioGetGfskTimeOnAirNumerator+0x44>
 80199fe:	2100      	movs	r1, #0
 8019a00:	440b      	add	r3, r1
 8019a02:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8019a04:	4413      	add	r3, r2
}
 8019a06:	4618      	mov	r0, r3
 8019a08:	370c      	adds	r7, #12
 8019a0a:	46bd      	mov	sp, r7
 8019a0c:	bc80      	pop	{r7}
 8019a0e:	4770      	bx	lr

08019a10 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8019a10:	b480      	push	{r7}
 8019a12:	b08b      	sub	sp, #44	@ 0x2c
 8019a14:	af00      	add	r7, sp, #0
 8019a16:	60f8      	str	r0, [r7, #12]
 8019a18:	60b9      	str	r1, [r7, #8]
 8019a1a:	4611      	mov	r1, r2
 8019a1c:	461a      	mov	r2, r3
 8019a1e:	460b      	mov	r3, r1
 8019a20:	71fb      	strb	r3, [r7, #7]
 8019a22:	4613      	mov	r3, r2
 8019a24:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8019a26:	79fb      	ldrb	r3, [r7, #7]
 8019a28:	3304      	adds	r3, #4
 8019a2a:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8019a2c:	2300      	movs	r3, #0
 8019a2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8019a32:	68bb      	ldr	r3, [r7, #8]
 8019a34:	2b05      	cmp	r3, #5
 8019a36:	d002      	beq.n	8019a3e <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8019a38:	68bb      	ldr	r3, [r7, #8]
 8019a3a:	2b06      	cmp	r3, #6
 8019a3c:	d104      	bne.n	8019a48 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8019a3e:	88bb      	ldrh	r3, [r7, #4]
 8019a40:	2b0b      	cmp	r3, #11
 8019a42:	d801      	bhi.n	8019a48 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8019a44:	230c      	movs	r3, #12
 8019a46:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8019a48:	68fb      	ldr	r3, [r7, #12]
 8019a4a:	2b00      	cmp	r3, #0
 8019a4c:	d105      	bne.n	8019a5a <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8019a4e:	68bb      	ldr	r3, [r7, #8]
 8019a50:	2b0b      	cmp	r3, #11
 8019a52:	d008      	beq.n	8019a66 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8019a54:	68bb      	ldr	r3, [r7, #8]
 8019a56:	2b0c      	cmp	r3, #12
 8019a58:	d005      	beq.n	8019a66 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8019a5a:	68fb      	ldr	r3, [r7, #12]
 8019a5c:	2b01      	cmp	r3, #1
 8019a5e:	d105      	bne.n	8019a6c <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8019a60:	68bb      	ldr	r3, [r7, #8]
 8019a62:	2b0c      	cmp	r3, #12
 8019a64:	d102      	bne.n	8019a6c <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8019a66:	2301      	movs	r3, #1
 8019a68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8019a6c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8019a70:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8019a72:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8019a76:	2a00      	cmp	r2, #0
 8019a78:	d001      	beq.n	8019a7e <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8019a7a:	2210      	movs	r2, #16
 8019a7c:	e000      	b.n	8019a80 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8019a7e:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8019a80:	4413      	add	r3, r2
 8019a82:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8019a84:	68bb      	ldr	r3, [r7, #8]
 8019a86:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8019a88:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8019a8a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8019a8e:	2a00      	cmp	r2, #0
 8019a90:	d001      	beq.n	8019a96 <RadioGetLoRaTimeOnAirNumerator+0x86>
 8019a92:	2200      	movs	r2, #0
 8019a94:	e000      	b.n	8019a98 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8019a96:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8019a98:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8019a9a:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8019a9c:	68bb      	ldr	r3, [r7, #8]
 8019a9e:	2b06      	cmp	r3, #6
 8019aa0:	d803      	bhi.n	8019aaa <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8019aa2:	68bb      	ldr	r3, [r7, #8]
 8019aa4:	009b      	lsls	r3, r3, #2
 8019aa6:	623b      	str	r3, [r7, #32]
 8019aa8:	e00e      	b.n	8019ac8 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8019aaa:	69fb      	ldr	r3, [r7, #28]
 8019aac:	3308      	adds	r3, #8
 8019aae:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8019ab0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019ab4:	2b00      	cmp	r3, #0
 8019ab6:	d004      	beq.n	8019ac2 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8019ab8:	68bb      	ldr	r3, [r7, #8]
 8019aba:	3b02      	subs	r3, #2
 8019abc:	009b      	lsls	r3, r3, #2
 8019abe:	623b      	str	r3, [r7, #32]
 8019ac0:	e002      	b.n	8019ac8 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8019ac2:	68bb      	ldr	r3, [r7, #8]
 8019ac4:	009b      	lsls	r3, r3, #2
 8019ac6:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8019ac8:	69fb      	ldr	r3, [r7, #28]
 8019aca:	2b00      	cmp	r3, #0
 8019acc:	da01      	bge.n	8019ad2 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8019ace:	2300      	movs	r3, #0
 8019ad0:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8019ad2:	69fa      	ldr	r2, [r7, #28]
 8019ad4:	6a3b      	ldr	r3, [r7, #32]
 8019ad6:	4413      	add	r3, r2
 8019ad8:	1e5a      	subs	r2, r3, #1
 8019ada:	6a3b      	ldr	r3, [r7, #32]
 8019adc:	fb92 f3f3 	sdiv	r3, r2, r3
 8019ae0:	697a      	ldr	r2, [r7, #20]
 8019ae2:	fb03 f202 	mul.w	r2, r3, r2
 8019ae6:	88bb      	ldrh	r3, [r7, #4]
 8019ae8:	4413      	add	r3, r2
    int32_t intermediate =
 8019aea:	330c      	adds	r3, #12
 8019aec:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8019aee:	68bb      	ldr	r3, [r7, #8]
 8019af0:	2b06      	cmp	r3, #6
 8019af2:	d802      	bhi.n	8019afa <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8019af4:	69bb      	ldr	r3, [r7, #24]
 8019af6:	3302      	adds	r3, #2
 8019af8:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8019afa:	69bb      	ldr	r3, [r7, #24]
 8019afc:	009b      	lsls	r3, r3, #2
 8019afe:	1c5a      	adds	r2, r3, #1
 8019b00:	68bb      	ldr	r3, [r7, #8]
 8019b02:	3b02      	subs	r3, #2
 8019b04:	fa02 f303 	lsl.w	r3, r2, r3
}
 8019b08:	4618      	mov	r0, r3
 8019b0a:	372c      	adds	r7, #44	@ 0x2c
 8019b0c:	46bd      	mov	sp, r7
 8019b0e:	bc80      	pop	{r7}
 8019b10:	4770      	bx	lr
	...

08019b14 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8019b14:	b580      	push	{r7, lr}
 8019b16:	b08a      	sub	sp, #40	@ 0x28
 8019b18:	af04      	add	r7, sp, #16
 8019b1a:	60b9      	str	r1, [r7, #8]
 8019b1c:	607a      	str	r2, [r7, #4]
 8019b1e:	461a      	mov	r2, r3
 8019b20:	4603      	mov	r3, r0
 8019b22:	73fb      	strb	r3, [r7, #15]
 8019b24:	4613      	mov	r3, r2
 8019b26:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8019b28:	2300      	movs	r3, #0
 8019b2a:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8019b2c:	2301      	movs	r3, #1
 8019b2e:	613b      	str	r3, [r7, #16]

    switch( modem )
 8019b30:	7bfb      	ldrb	r3, [r7, #15]
 8019b32:	2b00      	cmp	r3, #0
 8019b34:	d002      	beq.n	8019b3c <RadioTimeOnAir+0x28>
 8019b36:	2b01      	cmp	r3, #1
 8019b38:	d017      	beq.n	8019b6a <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8019b3a:	e035      	b.n	8019ba8 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8019b3c:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8019b40:	8c3a      	ldrh	r2, [r7, #32]
 8019b42:	7bb9      	ldrb	r1, [r7, #14]
 8019b44:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8019b48:	9301      	str	r3, [sp, #4]
 8019b4a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019b4e:	9300      	str	r3, [sp, #0]
 8019b50:	4603      	mov	r3, r0
 8019b52:	6878      	ldr	r0, [r7, #4]
 8019b54:	f7ff ff32 	bl	80199bc <RadioGetGfskTimeOnAirNumerator>
 8019b58:	4603      	mov	r3, r0
 8019b5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8019b5e:	fb02 f303 	mul.w	r3, r2, r3
 8019b62:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8019b64:	687b      	ldr	r3, [r7, #4]
 8019b66:	613b      	str	r3, [r7, #16]
        break;
 8019b68:	e01e      	b.n	8019ba8 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8019b6a:	8c39      	ldrh	r1, [r7, #32]
 8019b6c:	7bba      	ldrb	r2, [r7, #14]
 8019b6e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8019b72:	9302      	str	r3, [sp, #8]
 8019b74:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019b78:	9301      	str	r3, [sp, #4]
 8019b7a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8019b7e:	9300      	str	r3, [sp, #0]
 8019b80:	460b      	mov	r3, r1
 8019b82:	6879      	ldr	r1, [r7, #4]
 8019b84:	68b8      	ldr	r0, [r7, #8]
 8019b86:	f7ff ff43 	bl	8019a10 <RadioGetLoRaTimeOnAirNumerator>
 8019b8a:	4603      	mov	r3, r0
 8019b8c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8019b90:	fb02 f303 	mul.w	r3, r2, r3
 8019b94:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8019b96:	4a0a      	ldr	r2, [pc, #40]	@ (8019bc0 <RadioTimeOnAir+0xac>)
 8019b98:	68bb      	ldr	r3, [r7, #8]
 8019b9a:	4413      	add	r3, r2
 8019b9c:	781b      	ldrb	r3, [r3, #0]
 8019b9e:	4618      	mov	r0, r3
 8019ba0:	f7ff feb6 	bl	8019910 <RadioGetLoRaBandwidthInHz>
 8019ba4:	6138      	str	r0, [r7, #16]
        break;
 8019ba6:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 8019ba8:	697a      	ldr	r2, [r7, #20]
 8019baa:	693b      	ldr	r3, [r7, #16]
 8019bac:	4413      	add	r3, r2
 8019bae:	1e5a      	subs	r2, r3, #1
 8019bb0:	693b      	ldr	r3, [r7, #16]
 8019bb2:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8019bb6:	4618      	mov	r0, r3
 8019bb8:	3718      	adds	r7, #24
 8019bba:	46bd      	mov	sp, r7
 8019bbc:	bd80      	pop	{r7, pc}
 8019bbe:	bf00      	nop
 8019bc0:	08022098 	.word	0x08022098

08019bc4 <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 8019bc4:	b580      	push	{r7, lr}
 8019bc6:	b084      	sub	sp, #16
 8019bc8:	af00      	add	r7, sp, #0
 8019bca:	6078      	str	r0, [r7, #4]
 8019bcc:	460b      	mov	r3, r1
 8019bce:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 8019bd0:	2300      	movs	r3, #0
 8019bd2:	2200      	movs	r2, #0
 8019bd4:	f240 2101 	movw	r1, #513	@ 0x201
 8019bd8:	f240 2001 	movw	r0, #513	@ 0x201
 8019bdc:	f001 fd72 	bl	801b6c4 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8019be0:	4b73      	ldr	r3, [pc, #460]	@ (8019db0 <RadioSend+0x1ec>)
 8019be2:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019be6:	2101      	movs	r1, #1
 8019be8:	4618      	mov	r0, r3
 8019bea:	f002 fa23 	bl	801c034 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8019bee:	4b70      	ldr	r3, [pc, #448]	@ (8019db0 <RadioSend+0x1ec>)
 8019bf0:	781b      	ldrb	r3, [r3, #0]
 8019bf2:	2b01      	cmp	r3, #1
 8019bf4:	d112      	bne.n	8019c1c <RadioSend+0x58>
 8019bf6:	4b6e      	ldr	r3, [pc, #440]	@ (8019db0 <RadioSend+0x1ec>)
 8019bf8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8019bfc:	2b06      	cmp	r3, #6
 8019bfe:	d10d      	bne.n	8019c1c <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8019c00:	f640 0089 	movw	r0, #2185	@ 0x889
 8019c04:	f002 f92a 	bl	801be5c <SUBGRF_ReadRegister>
 8019c08:	4603      	mov	r3, r0
 8019c0a:	f023 0304 	bic.w	r3, r3, #4
 8019c0e:	b2db      	uxtb	r3, r3
 8019c10:	4619      	mov	r1, r3
 8019c12:	f640 0089 	movw	r0, #2185	@ 0x889
 8019c16:	f002 f8ff 	bl	801be18 <SUBGRF_WriteRegister>
 8019c1a:	e00c      	b.n	8019c36 <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8019c1c:	f640 0089 	movw	r0, #2185	@ 0x889
 8019c20:	f002 f91c 	bl	801be5c <SUBGRF_ReadRegister>
 8019c24:	4603      	mov	r3, r0
 8019c26:	f043 0304 	orr.w	r3, r3, #4
 8019c2a:	b2db      	uxtb	r3, r3
 8019c2c:	4619      	mov	r1, r3
 8019c2e:	f640 0089 	movw	r0, #2185	@ 0x889
 8019c32:	f002 f8f1 	bl	801be18 <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 8019c36:	4b5e      	ldr	r3, [pc, #376]	@ (8019db0 <RadioSend+0x1ec>)
 8019c38:	781b      	ldrb	r3, [r3, #0]
 8019c3a:	2b04      	cmp	r3, #4
 8019c3c:	f200 80a8 	bhi.w	8019d90 <RadioSend+0x1cc>
 8019c40:	a201      	add	r2, pc, #4	@ (adr r2, 8019c48 <RadioSend+0x84>)
 8019c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019c46:	bf00      	nop
 8019c48:	08019c77 	.word	0x08019c77
 8019c4c:	08019c5d 	.word	0x08019c5d
 8019c50:	08019c77 	.word	0x08019c77
 8019c54:	08019cd9 	.word	0x08019cd9
 8019c58:	08019cf9 	.word	0x08019cf9
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8019c5c:	4a54      	ldr	r2, [pc, #336]	@ (8019db0 <RadioSend+0x1ec>)
 8019c5e:	78fb      	ldrb	r3, [r7, #3]
 8019c60:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019c62:	4854      	ldr	r0, [pc, #336]	@ (8019db4 <RadioSend+0x1f0>)
 8019c64:	f001 ff92 	bl	801bb8c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8019c68:	78fb      	ldrb	r3, [r7, #3]
 8019c6a:	2200      	movs	r2, #0
 8019c6c:	4619      	mov	r1, r3
 8019c6e:	6878      	ldr	r0, [r7, #4]
 8019c70:	f001 fa3e 	bl	801b0f0 <SUBGRF_SendPayload>
            break;
 8019c74:	e08d      	b.n	8019d92 <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 8019c76:	f002 fbd6 	bl	801c426 <RFW_Is_Init>
 8019c7a:	4603      	mov	r3, r0
 8019c7c:	2b01      	cmp	r3, #1
 8019c7e:	d11e      	bne.n	8019cbe <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8019c80:	f107 020d 	add.w	r2, r7, #13
 8019c84:	78fb      	ldrb	r3, [r7, #3]
 8019c86:	4619      	mov	r1, r3
 8019c88:	6878      	ldr	r0, [r7, #4]
 8019c8a:	f002 fbe4 	bl	801c456 <RFW_TransmitInit>
 8019c8e:	4603      	mov	r3, r0
 8019c90:	2b00      	cmp	r3, #0
 8019c92:	d10c      	bne.n	8019cae <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 8019c94:	7b7a      	ldrb	r2, [r7, #13]
 8019c96:	4b46      	ldr	r3, [pc, #280]	@ (8019db0 <RadioSend+0x1ec>)
 8019c98:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019c9a:	4846      	ldr	r0, [pc, #280]	@ (8019db4 <RadioSend+0x1f0>)
 8019c9c:	f001 ff76 	bl	801bb8c <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 8019ca0:	7b7b      	ldrb	r3, [r7, #13]
 8019ca2:	2200      	movs	r2, #0
 8019ca4:	4619      	mov	r1, r3
 8019ca6:	6878      	ldr	r0, [r7, #4]
 8019ca8:	f001 fa22 	bl	801b0f0 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 8019cac:	e071      	b.n	8019d92 <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 8019cae:	4b42      	ldr	r3, [pc, #264]	@ (8019db8 <RadioSend+0x1f4>)
 8019cb0:	2201      	movs	r2, #1
 8019cb2:	2100      	movs	r1, #0
 8019cb4:	2002      	movs	r0, #2
 8019cb6:	f003 fc87 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 8019cba:	2303      	movs	r3, #3
 8019cbc:	e073      	b.n	8019da6 <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8019cbe:	4a3c      	ldr	r2, [pc, #240]	@ (8019db0 <RadioSend+0x1ec>)
 8019cc0:	78fb      	ldrb	r3, [r7, #3]
 8019cc2:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019cc4:	483b      	ldr	r0, [pc, #236]	@ (8019db4 <RadioSend+0x1f0>)
 8019cc6:	f001 ff61 	bl	801bb8c <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 8019cca:	78fb      	ldrb	r3, [r7, #3]
 8019ccc:	2200      	movs	r2, #0
 8019cce:	4619      	mov	r1, r3
 8019cd0:	6878      	ldr	r0, [r7, #4]
 8019cd2:	f001 fa0d 	bl	801b0f0 <SUBGRF_SendPayload>
            break;
 8019cd6:	e05c      	b.n	8019d92 <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8019cd8:	4b35      	ldr	r3, [pc, #212]	@ (8019db0 <RadioSend+0x1ec>)
 8019cda:	2202      	movs	r2, #2
 8019cdc:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8019cde:	4a34      	ldr	r2, [pc, #208]	@ (8019db0 <RadioSend+0x1ec>)
 8019ce0:	78fb      	ldrb	r3, [r7, #3]
 8019ce2:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019ce4:	4833      	ldr	r0, [pc, #204]	@ (8019db4 <RadioSend+0x1f0>)
 8019ce6:	f001 ff51 	bl	801bb8c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8019cea:	78fb      	ldrb	r3, [r7, #3]
 8019cec:	2200      	movs	r2, #0
 8019cee:	4619      	mov	r1, r3
 8019cf0:	6878      	ldr	r0, [r7, #4]
 8019cf2:	f001 f9fd 	bl	801b0f0 <SUBGRF_SendPayload>
            break;
 8019cf6:	e04c      	b.n	8019d92 <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 8019cf8:	78fb      	ldrb	r3, [r7, #3]
 8019cfa:	461a      	mov	r2, r3
 8019cfc:	6879      	ldr	r1, [r7, #4]
 8019cfe:	482f      	ldr	r0, [pc, #188]	@ (8019dbc <RadioSend+0x1f8>)
 8019d00:	f000 fcca 	bl	801a698 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8019d04:	4b2a      	ldr	r3, [pc, #168]	@ (8019db0 <RadioSend+0x1ec>)
 8019d06:	2202      	movs	r2, #2
 8019d08:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8019d0a:	78fb      	ldrb	r3, [r7, #3]
 8019d0c:	3301      	adds	r3, #1
 8019d0e:	b2da      	uxtb	r2, r3
 8019d10:	4b27      	ldr	r3, [pc, #156]	@ (8019db0 <RadioSend+0x1ec>)
 8019d12:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019d14:	4827      	ldr	r0, [pc, #156]	@ (8019db4 <RadioSend+0x1f0>)
 8019d16:	f001 ff39 	bl	801bb8c <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8019d1a:	2100      	movs	r1, #0
 8019d1c:	20f1      	movs	r0, #241	@ 0xf1
 8019d1e:	f000 f965 	bl	8019fec <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8019d22:	2100      	movs	r1, #0
 8019d24:	20f0      	movs	r0, #240	@ 0xf0
 8019d26:	f000 f961 	bl	8019fec <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8019d2a:	4b21      	ldr	r3, [pc, #132]	@ (8019db0 <RadioSend+0x1ec>)
 8019d2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019d2e:	2b64      	cmp	r3, #100	@ 0x64
 8019d30:	d108      	bne.n	8019d44 <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8019d32:	2170      	movs	r1, #112	@ 0x70
 8019d34:	20f3      	movs	r0, #243	@ 0xf3
 8019d36:	f000 f959 	bl	8019fec <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8019d3a:	211d      	movs	r1, #29
 8019d3c:	20f2      	movs	r0, #242	@ 0xf2
 8019d3e:	f000 f955 	bl	8019fec <RadioWrite>
 8019d42:	e007      	b.n	8019d54 <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8019d44:	21e1      	movs	r1, #225	@ 0xe1
 8019d46:	20f3      	movs	r0, #243	@ 0xf3
 8019d48:	f000 f950 	bl	8019fec <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8019d4c:	2104      	movs	r1, #4
 8019d4e:	20f2      	movs	r0, #242	@ 0xf2
 8019d50:	f000 f94c 	bl	8019fec <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8019d54:	78fb      	ldrb	r3, [r7, #3]
 8019d56:	b29b      	uxth	r3, r3
 8019d58:	00db      	lsls	r3, r3, #3
 8019d5a:	b29b      	uxth	r3, r3
 8019d5c:	3302      	adds	r3, #2
 8019d5e:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8019d60:	89fb      	ldrh	r3, [r7, #14]
 8019d62:	0a1b      	lsrs	r3, r3, #8
 8019d64:	b29b      	uxth	r3, r3
 8019d66:	b2db      	uxtb	r3, r3
 8019d68:	4619      	mov	r1, r3
 8019d6a:	20f4      	movs	r0, #244	@ 0xf4
 8019d6c:	f000 f93e 	bl	8019fec <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8019d70:	89fb      	ldrh	r3, [r7, #14]
 8019d72:	b2db      	uxtb	r3, r3
 8019d74:	4619      	mov	r1, r3
 8019d76:	20f5      	movs	r0, #245	@ 0xf5
 8019d78:	f000 f938 	bl	8019fec <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8019d7c:	78fb      	ldrb	r3, [r7, #3]
 8019d7e:	3301      	adds	r3, #1
 8019d80:	b2db      	uxtb	r3, r3
 8019d82:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8019d86:	4619      	mov	r1, r3
 8019d88:	480c      	ldr	r0, [pc, #48]	@ (8019dbc <RadioSend+0x1f8>)
 8019d8a:	f001 f9b1 	bl	801b0f0 <SUBGRF_SendPayload>
            break;
 8019d8e:	e000      	b.n	8019d92 <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8019d90:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8019d92:	4b07      	ldr	r3, [pc, #28]	@ (8019db0 <RadioSend+0x1ec>)
 8019d94:	685b      	ldr	r3, [r3, #4]
 8019d96:	4619      	mov	r1, r3
 8019d98:	4809      	ldr	r0, [pc, #36]	@ (8019dc0 <RadioSend+0x1fc>)
 8019d9a:	f003 fa7b 	bl	801d294 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 8019d9e:	4808      	ldr	r0, [pc, #32]	@ (8019dc0 <RadioSend+0x1fc>)
 8019da0:	f003 f99a 	bl	801d0d8 <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 8019da4:	2300      	movs	r3, #0
}
 8019da6:	4618      	mov	r0, r3
 8019da8:	3710      	adds	r7, #16
 8019daa:	46bd      	mov	sp, r7
 8019dac:	bd80      	pop	{r7, pc}
 8019dae:	bf00      	nop
 8019db0:	200022cc 	.word	0x200022cc
 8019db4:	200022da 	.word	0x200022da
 8019db8:	080219c8 	.word	0x080219c8
 8019dbc:	200021c8 	.word	0x200021c8
 8019dc0:	20002328 	.word	0x20002328

08019dc4 <RadioSleep>:

static void RadioSleep( void )
{
 8019dc4:	b580      	push	{r7, lr}
 8019dc6:	b082      	sub	sp, #8
 8019dc8:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8019dca:	2300      	movs	r3, #0
 8019dcc:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8019dce:	793b      	ldrb	r3, [r7, #4]
 8019dd0:	f043 0304 	orr.w	r3, r3, #4
 8019dd4:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8019dd6:	7938      	ldrb	r0, [r7, #4]
 8019dd8:	f001 fa66 	bl	801b2a8 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8019ddc:	2002      	movs	r0, #2
 8019dde:	f7e8 fd2f 	bl	8002840 <HAL_Delay>
}
 8019de2:	bf00      	nop
 8019de4:	3708      	adds	r7, #8
 8019de6:	46bd      	mov	sp, r7
 8019de8:	bd80      	pop	{r7, pc}

08019dea <RadioStandby>:

static void RadioStandby( void )
{
 8019dea:	b580      	push	{r7, lr}
 8019dec:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8019dee:	2000      	movs	r0, #0
 8019df0:	f001 fa8e 	bl	801b310 <SUBGRF_SetStandby>
}
 8019df4:	bf00      	nop
 8019df6:	bd80      	pop	{r7, pc}

08019df8 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8019df8:	b580      	push	{r7, lr}
 8019dfa:	b082      	sub	sp, #8
 8019dfc:	af00      	add	r7, sp, #0
 8019dfe:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 8019e00:	f002 fb11 	bl	801c426 <RFW_Is_Init>
 8019e04:	4603      	mov	r3, r0
 8019e06:	2b01      	cmp	r3, #1
 8019e08:	d102      	bne.n	8019e10 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 8019e0a:	f002 fb34 	bl	801c476 <RFW_ReceiveInit>
 8019e0e:	e007      	b.n	8019e20 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8019e10:	2300      	movs	r3, #0
 8019e12:	2200      	movs	r2, #0
 8019e14:	f240 2162 	movw	r1, #610	@ 0x262
 8019e18:	f240 2062 	movw	r0, #610	@ 0x262
 8019e1c:	f001 fc52 	bl	801b6c4 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8019e20:	687b      	ldr	r3, [r7, #4]
 8019e22:	2b00      	cmp	r3, #0
 8019e24:	d006      	beq.n	8019e34 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8019e26:	6879      	ldr	r1, [r7, #4]
 8019e28:	4811      	ldr	r0, [pc, #68]	@ (8019e70 <RadioRx+0x78>)
 8019e2a:	f003 fa33 	bl	801d294 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8019e2e:	4810      	ldr	r0, [pc, #64]	@ (8019e70 <RadioRx+0x78>)
 8019e30:	f003 f952 	bl	801d0d8 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8019e34:	4b0f      	ldr	r3, [pc, #60]	@ (8019e74 <RadioRx+0x7c>)
 8019e36:	2200      	movs	r2, #0
 8019e38:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8019e74 <RadioRx+0x7c>)
 8019e3c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019e40:	2100      	movs	r1, #0
 8019e42:	4618      	mov	r0, r3
 8019e44:	f002 f8f6 	bl	801c034 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8019e48:	4b0a      	ldr	r3, [pc, #40]	@ (8019e74 <RadioRx+0x7c>)
 8019e4a:	785b      	ldrb	r3, [r3, #1]
 8019e4c:	2b00      	cmp	r3, #0
 8019e4e:	d004      	beq.n	8019e5a <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8019e50:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8019e54:	f001 fa98 	bl	801b388 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8019e58:	e005      	b.n	8019e66 <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8019e5a:	4b06      	ldr	r3, [pc, #24]	@ (8019e74 <RadioRx+0x7c>)
 8019e5c:	689b      	ldr	r3, [r3, #8]
 8019e5e:	019b      	lsls	r3, r3, #6
 8019e60:	4618      	mov	r0, r3
 8019e62:	f001 fa91 	bl	801b388 <SUBGRF_SetRx>
}
 8019e66:	bf00      	nop
 8019e68:	3708      	adds	r7, #8
 8019e6a:	46bd      	mov	sp, r7
 8019e6c:	bd80      	pop	{r7, pc}
 8019e6e:	bf00      	nop
 8019e70:	20002340 	.word	0x20002340
 8019e74:	200022cc 	.word	0x200022cc

08019e78 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8019e78:	b580      	push	{r7, lr}
 8019e7a:	b082      	sub	sp, #8
 8019e7c:	af00      	add	r7, sp, #0
 8019e7e:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 8019e80:	f002 fad1 	bl	801c426 <RFW_Is_Init>
 8019e84:	4603      	mov	r3, r0
 8019e86:	2b01      	cmp	r3, #1
 8019e88:	d102      	bne.n	8019e90 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 8019e8a:	f002 faf4 	bl	801c476 <RFW_ReceiveInit>
 8019e8e:	e007      	b.n	8019ea0 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8019e90:	2300      	movs	r3, #0
 8019e92:	2200      	movs	r2, #0
 8019e94:	f240 2162 	movw	r1, #610	@ 0x262
 8019e98:	f240 2062 	movw	r0, #610	@ 0x262
 8019e9c:	f001 fc12 	bl	801b6c4 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 8019ea0:	687b      	ldr	r3, [r7, #4]
 8019ea2:	2b00      	cmp	r3, #0
 8019ea4:	d006      	beq.n	8019eb4 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8019ea6:	6879      	ldr	r1, [r7, #4]
 8019ea8:	4811      	ldr	r0, [pc, #68]	@ (8019ef0 <RadioRxBoosted+0x78>)
 8019eaa:	f003 f9f3 	bl	801d294 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8019eae:	4810      	ldr	r0, [pc, #64]	@ (8019ef0 <RadioRxBoosted+0x78>)
 8019eb0:	f003 f912 	bl	801d0d8 <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8019eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8019ef4 <RadioRxBoosted+0x7c>)
 8019eb6:	2200      	movs	r2, #0
 8019eb8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019eba:	4b0e      	ldr	r3, [pc, #56]	@ (8019ef4 <RadioRxBoosted+0x7c>)
 8019ebc:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019ec0:	2100      	movs	r1, #0
 8019ec2:	4618      	mov	r0, r3
 8019ec4:	f002 f8b6 	bl	801c034 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 8019ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8019ef4 <RadioRxBoosted+0x7c>)
 8019eca:	785b      	ldrb	r3, [r3, #1]
 8019ecc:	2b00      	cmp	r3, #0
 8019ece:	d004      	beq.n	8019eda <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8019ed0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8019ed4:	f001 fa78 	bl	801b3c8 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8019ed8:	e005      	b.n	8019ee6 <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8019eda:	4b06      	ldr	r3, [pc, #24]	@ (8019ef4 <RadioRxBoosted+0x7c>)
 8019edc:	689b      	ldr	r3, [r3, #8]
 8019ede:	019b      	lsls	r3, r3, #6
 8019ee0:	4618      	mov	r0, r3
 8019ee2:	f001 fa71 	bl	801b3c8 <SUBGRF_SetRxBoosted>
}
 8019ee6:	bf00      	nop
 8019ee8:	3708      	adds	r7, #8
 8019eea:	46bd      	mov	sp, r7
 8019eec:	bd80      	pop	{r7, pc}
 8019eee:	bf00      	nop
 8019ef0:	20002340 	.word	0x20002340
 8019ef4:	200022cc 	.word	0x200022cc

08019ef8 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8019ef8:	b580      	push	{r7, lr}
 8019efa:	b082      	sub	sp, #8
 8019efc:	af00      	add	r7, sp, #0
 8019efe:	6078      	str	r0, [r7, #4]
 8019f00:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8019f02:	687b      	ldr	r3, [r7, #4]
 8019f04:	005a      	lsls	r2, r3, #1
 8019f06:	683b      	ldr	r3, [r7, #0]
 8019f08:	4413      	add	r3, r2
 8019f0a:	4a0c      	ldr	r2, [pc, #48]	@ (8019f3c <RadioSetRxDutyCycle+0x44>)
 8019f0c:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8019f0e:	2300      	movs	r3, #0
 8019f10:	2200      	movs	r2, #0
 8019f12:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8019f16:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8019f1a:	f001 fbd3 	bl	801b6c4 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019f1e:	4b07      	ldr	r3, [pc, #28]	@ (8019f3c <RadioSetRxDutyCycle+0x44>)
 8019f20:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019f24:	2100      	movs	r1, #0
 8019f26:	4618      	mov	r0, r3
 8019f28:	f002 f884 	bl	801c034 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8019f2c:	6839      	ldr	r1, [r7, #0]
 8019f2e:	6878      	ldr	r0, [r7, #4]
 8019f30:	f001 fa6e 	bl	801b410 <SUBGRF_SetRxDutyCycle>
}
 8019f34:	bf00      	nop
 8019f36:	3708      	adds	r7, #8
 8019f38:	46bd      	mov	sp, r7
 8019f3a:	bd80      	pop	{r7, pc}
 8019f3c:	200022cc 	.word	0x200022cc

08019f40 <RadioStartCad>:

static void RadioStartCad( void )
{
 8019f40:	b580      	push	{r7, lr}
 8019f42:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8019f44:	4b09      	ldr	r3, [pc, #36]	@ (8019f6c <RadioStartCad+0x2c>)
 8019f46:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019f4a:	2100      	movs	r1, #0
 8019f4c:	4618      	mov	r0, r3
 8019f4e:	f002 f871 	bl	801c034 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8019f52:	2300      	movs	r3, #0
 8019f54:	2200      	movs	r2, #0
 8019f56:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8019f5a:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 8019f5e:	f001 fbb1 	bl	801b6c4 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8019f62:	f001 fa81 	bl	801b468 <SUBGRF_SetCad>
}
 8019f66:	bf00      	nop
 8019f68:	bd80      	pop	{r7, pc}
 8019f6a:	bf00      	nop
 8019f6c:	200022cc 	.word	0x200022cc

08019f70 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8019f70:	b580      	push	{r7, lr}
 8019f72:	b084      	sub	sp, #16
 8019f74:	af00      	add	r7, sp, #0
 8019f76:	6078      	str	r0, [r7, #4]
 8019f78:	460b      	mov	r3, r1
 8019f7a:	70fb      	strb	r3, [r7, #3]
 8019f7c:	4613      	mov	r3, r2
 8019f7e:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 8019f80:	883b      	ldrh	r3, [r7, #0]
 8019f82:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8019f86:	fb02 f303 	mul.w	r3, r2, r3
 8019f8a:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8019f8c:	6878      	ldr	r0, [r7, #4]
 8019f8e:	f001 fbf5 	bl	801b77c <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8019f92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019f96:	4618      	mov	r0, r3
 8019f98:	f002 f874 	bl	801c084 <SUBGRF_SetRfTxPower>
 8019f9c:	4603      	mov	r3, r0
 8019f9e:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8019fa0:	210e      	movs	r1, #14
 8019fa2:	f640 101f 	movw	r0, #2335	@ 0x91f
 8019fa6:	f001 ff37 	bl	801be18 <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8019faa:	7afb      	ldrb	r3, [r7, #11]
 8019fac:	2101      	movs	r1, #1
 8019fae:	4618      	mov	r0, r3
 8019fb0:	f002 f840 	bl	801c034 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8019fb4:	f001 fa66 	bl	801b484 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8019fb8:	68f9      	ldr	r1, [r7, #12]
 8019fba:	4805      	ldr	r0, [pc, #20]	@ (8019fd0 <RadioSetTxContinuousWave+0x60>)
 8019fbc:	f003 f96a 	bl	801d294 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8019fc0:	4803      	ldr	r0, [pc, #12]	@ (8019fd0 <RadioSetTxContinuousWave+0x60>)
 8019fc2:	f003 f889 	bl	801d0d8 <UTIL_TIMER_Start>
}
 8019fc6:	bf00      	nop
 8019fc8:	3710      	adds	r7, #16
 8019fca:	46bd      	mov	sp, r7
 8019fcc:	bd80      	pop	{r7, pc}
 8019fce:	bf00      	nop
 8019fd0:	20002328 	.word	0x20002328

08019fd4 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8019fd4:	b580      	push	{r7, lr}
 8019fd6:	b082      	sub	sp, #8
 8019fd8:	af00      	add	r7, sp, #0
 8019fda:	4603      	mov	r3, r0
 8019fdc:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8019fde:	f001 fe88 	bl	801bcf2 <SUBGRF_GetRssiInst>
 8019fe2:	4603      	mov	r3, r0
}
 8019fe4:	4618      	mov	r0, r3
 8019fe6:	3708      	adds	r7, #8
 8019fe8:	46bd      	mov	sp, r7
 8019fea:	bd80      	pop	{r7, pc}

08019fec <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8019fec:	b580      	push	{r7, lr}
 8019fee:	b082      	sub	sp, #8
 8019ff0:	af00      	add	r7, sp, #0
 8019ff2:	4603      	mov	r3, r0
 8019ff4:	460a      	mov	r2, r1
 8019ff6:	80fb      	strh	r3, [r7, #6]
 8019ff8:	4613      	mov	r3, r2
 8019ffa:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8019ffc:	797a      	ldrb	r2, [r7, #5]
 8019ffe:	88fb      	ldrh	r3, [r7, #6]
 801a000:	4611      	mov	r1, r2
 801a002:	4618      	mov	r0, r3
 801a004:	f001 ff08 	bl	801be18 <SUBGRF_WriteRegister>
}
 801a008:	bf00      	nop
 801a00a:	3708      	adds	r7, #8
 801a00c:	46bd      	mov	sp, r7
 801a00e:	bd80      	pop	{r7, pc}

0801a010 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801a010:	b580      	push	{r7, lr}
 801a012:	b082      	sub	sp, #8
 801a014:	af00      	add	r7, sp, #0
 801a016:	4603      	mov	r3, r0
 801a018:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 801a01a:	88fb      	ldrh	r3, [r7, #6]
 801a01c:	4618      	mov	r0, r3
 801a01e:	f001 ff1d 	bl	801be5c <SUBGRF_ReadRegister>
 801a022:	4603      	mov	r3, r0
}
 801a024:	4618      	mov	r0, r3
 801a026:	3708      	adds	r7, #8
 801a028:	46bd      	mov	sp, r7
 801a02a:	bd80      	pop	{r7, pc}

0801a02c <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801a02c:	b580      	push	{r7, lr}
 801a02e:	b082      	sub	sp, #8
 801a030:	af00      	add	r7, sp, #0
 801a032:	4603      	mov	r3, r0
 801a034:	6039      	str	r1, [r7, #0]
 801a036:	80fb      	strh	r3, [r7, #6]
 801a038:	4613      	mov	r3, r2
 801a03a:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801a03c:	797b      	ldrb	r3, [r7, #5]
 801a03e:	b29a      	uxth	r2, r3
 801a040:	88fb      	ldrh	r3, [r7, #6]
 801a042:	6839      	ldr	r1, [r7, #0]
 801a044:	4618      	mov	r0, r3
 801a046:	f001 ff29 	bl	801be9c <SUBGRF_WriteRegisters>
}
 801a04a:	bf00      	nop
 801a04c:	3708      	adds	r7, #8
 801a04e:	46bd      	mov	sp, r7
 801a050:	bd80      	pop	{r7, pc}

0801a052 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801a052:	b580      	push	{r7, lr}
 801a054:	b082      	sub	sp, #8
 801a056:	af00      	add	r7, sp, #0
 801a058:	4603      	mov	r3, r0
 801a05a:	6039      	str	r1, [r7, #0]
 801a05c:	80fb      	strh	r3, [r7, #6]
 801a05e:	4613      	mov	r3, r2
 801a060:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801a062:	797b      	ldrb	r3, [r7, #5]
 801a064:	b29a      	uxth	r2, r3
 801a066:	88fb      	ldrh	r3, [r7, #6]
 801a068:	6839      	ldr	r1, [r7, #0]
 801a06a:	4618      	mov	r0, r3
 801a06c:	f001 ff38 	bl	801bee0 <SUBGRF_ReadRegisters>
}
 801a070:	bf00      	nop
 801a072:	3708      	adds	r7, #8
 801a074:	46bd      	mov	sp, r7
 801a076:	bd80      	pop	{r7, pc}

0801a078 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801a078:	b580      	push	{r7, lr}
 801a07a:	b082      	sub	sp, #8
 801a07c:	af00      	add	r7, sp, #0
 801a07e:	4603      	mov	r3, r0
 801a080:	460a      	mov	r2, r1
 801a082:	71fb      	strb	r3, [r7, #7]
 801a084:	4613      	mov	r3, r2
 801a086:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801a088:	79fb      	ldrb	r3, [r7, #7]
 801a08a:	2b01      	cmp	r3, #1
 801a08c:	d10a      	bne.n	801a0a4 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801a08e:	4a0e      	ldr	r2, [pc, #56]	@ (801a0c8 <RadioSetMaxPayloadLength+0x50>)
 801a090:	79bb      	ldrb	r3, [r7, #6]
 801a092:	7013      	strb	r3, [r2, #0]
 801a094:	4b0c      	ldr	r3, [pc, #48]	@ (801a0c8 <RadioSetMaxPayloadLength+0x50>)
 801a096:	781a      	ldrb	r2, [r3, #0]
 801a098:	4b0c      	ldr	r3, [pc, #48]	@ (801a0cc <RadioSetMaxPayloadLength+0x54>)
 801a09a:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a09c:	480c      	ldr	r0, [pc, #48]	@ (801a0d0 <RadioSetMaxPayloadLength+0x58>)
 801a09e:	f001 fd75 	bl	801bb8c <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801a0a2:	e00d      	b.n	801a0c0 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801a0a4:	4b09      	ldr	r3, [pc, #36]	@ (801a0cc <RadioSetMaxPayloadLength+0x54>)
 801a0a6:	7d5b      	ldrb	r3, [r3, #21]
 801a0a8:	2b01      	cmp	r3, #1
 801a0aa:	d109      	bne.n	801a0c0 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801a0ac:	4a06      	ldr	r2, [pc, #24]	@ (801a0c8 <RadioSetMaxPayloadLength+0x50>)
 801a0ae:	79bb      	ldrb	r3, [r7, #6]
 801a0b0:	7013      	strb	r3, [r2, #0]
 801a0b2:	4b05      	ldr	r3, [pc, #20]	@ (801a0c8 <RadioSetMaxPayloadLength+0x50>)
 801a0b4:	781a      	ldrb	r2, [r3, #0]
 801a0b6:	4b05      	ldr	r3, [pc, #20]	@ (801a0cc <RadioSetMaxPayloadLength+0x54>)
 801a0b8:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a0ba:	4805      	ldr	r0, [pc, #20]	@ (801a0d0 <RadioSetMaxPayloadLength+0x58>)
 801a0bc:	f001 fd66 	bl	801bb8c <SUBGRF_SetPacketParams>
}
 801a0c0:	bf00      	nop
 801a0c2:	3708      	adds	r7, #8
 801a0c4:	46bd      	mov	sp, r7
 801a0c6:	bd80      	pop	{r7, pc}
 801a0c8:	20000148 	.word	0x20000148
 801a0cc:	200022cc 	.word	0x200022cc
 801a0d0:	200022da 	.word	0x200022da

0801a0d4 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801a0d4:	b580      	push	{r7, lr}
 801a0d6:	b082      	sub	sp, #8
 801a0d8:	af00      	add	r7, sp, #0
 801a0da:	4603      	mov	r3, r0
 801a0dc:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801a0de:	4a13      	ldr	r2, [pc, #76]	@ (801a12c <RadioSetPublicNetwork+0x58>)
 801a0e0:	79fb      	ldrb	r3, [r7, #7]
 801a0e2:	7313      	strb	r3, [r2, #12]
 801a0e4:	4b11      	ldr	r3, [pc, #68]	@ (801a12c <RadioSetPublicNetwork+0x58>)
 801a0e6:	7b1a      	ldrb	r2, [r3, #12]
 801a0e8:	4b10      	ldr	r3, [pc, #64]	@ (801a12c <RadioSetPublicNetwork+0x58>)
 801a0ea:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801a0ec:	2001      	movs	r0, #1
 801a0ee:	f7ff f813 	bl	8019118 <RadioSetModem>
    if( enable == true )
 801a0f2:	79fb      	ldrb	r3, [r7, #7]
 801a0f4:	2b00      	cmp	r3, #0
 801a0f6:	d00a      	beq.n	801a10e <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801a0f8:	2134      	movs	r1, #52	@ 0x34
 801a0fa:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801a0fe:	f001 fe8b 	bl	801be18 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801a102:	2144      	movs	r1, #68	@ 0x44
 801a104:	f240 7041 	movw	r0, #1857	@ 0x741
 801a108:	f001 fe86 	bl	801be18 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801a10c:	e009      	b.n	801a122 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801a10e:	2114      	movs	r1, #20
 801a110:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 801a114:	f001 fe80 	bl	801be18 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801a118:	2124      	movs	r1, #36	@ 0x24
 801a11a:	f240 7041 	movw	r0, #1857	@ 0x741
 801a11e:	f001 fe7b 	bl	801be18 <SUBGRF_WriteRegister>
}
 801a122:	bf00      	nop
 801a124:	3708      	adds	r7, #8
 801a126:	46bd      	mov	sp, r7
 801a128:	bd80      	pop	{r7, pc}
 801a12a:	bf00      	nop
 801a12c:	200022cc 	.word	0x200022cc

0801a130 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801a130:	b580      	push	{r7, lr}
 801a132:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801a134:	f001 ffda 	bl	801c0ec <SUBGRF_GetRadioWakeUpTime>
 801a138:	4603      	mov	r3, r0
 801a13a:	3303      	adds	r3, #3
}
 801a13c:	4618      	mov	r0, r3
 801a13e:	bd80      	pop	{r7, pc}

0801a140 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 801a140:	b580      	push	{r7, lr}
 801a142:	b082      	sub	sp, #8
 801a144:	af00      	add	r7, sp, #0
 801a146:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801a148:	f000 f80e 	bl	801a168 <RadioOnTxTimeoutProcess>
}
 801a14c:	bf00      	nop
 801a14e:	3708      	adds	r7, #8
 801a150:	46bd      	mov	sp, r7
 801a152:	bd80      	pop	{r7, pc}

0801a154 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 801a154:	b580      	push	{r7, lr}
 801a156:	b082      	sub	sp, #8
 801a158:	af00      	add	r7, sp, #0
 801a15a:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 801a15c:	f000 f818 	bl	801a190 <RadioOnRxTimeoutProcess>
}
 801a160:	bf00      	nop
 801a162:	3708      	adds	r7, #8
 801a164:	46bd      	mov	sp, r7
 801a166:	bd80      	pop	{r7, pc}

0801a168 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 801a168:	b580      	push	{r7, lr}
 801a16a:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801a16c:	4b07      	ldr	r3, [pc, #28]	@ (801a18c <RadioOnTxTimeoutProcess+0x24>)
 801a16e:	681b      	ldr	r3, [r3, #0]
 801a170:	2b00      	cmp	r3, #0
 801a172:	d008      	beq.n	801a186 <RadioOnTxTimeoutProcess+0x1e>
 801a174:	4b05      	ldr	r3, [pc, #20]	@ (801a18c <RadioOnTxTimeoutProcess+0x24>)
 801a176:	681b      	ldr	r3, [r3, #0]
 801a178:	685b      	ldr	r3, [r3, #4]
 801a17a:	2b00      	cmp	r3, #0
 801a17c:	d003      	beq.n	801a186 <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 801a17e:	4b03      	ldr	r3, [pc, #12]	@ (801a18c <RadioOnTxTimeoutProcess+0x24>)
 801a180:	681b      	ldr	r3, [r3, #0]
 801a182:	685b      	ldr	r3, [r3, #4]
 801a184:	4798      	blx	r3
    }
}
 801a186:	bf00      	nop
 801a188:	bd80      	pop	{r7, pc}
 801a18a:	bf00      	nop
 801a18c:	200022c8 	.word	0x200022c8

0801a190 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 801a190:	b580      	push	{r7, lr}
 801a192:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a194:	4b07      	ldr	r3, [pc, #28]	@ (801a1b4 <RadioOnRxTimeoutProcess+0x24>)
 801a196:	681b      	ldr	r3, [r3, #0]
 801a198:	2b00      	cmp	r3, #0
 801a19a:	d008      	beq.n	801a1ae <RadioOnRxTimeoutProcess+0x1e>
 801a19c:	4b05      	ldr	r3, [pc, #20]	@ (801a1b4 <RadioOnRxTimeoutProcess+0x24>)
 801a19e:	681b      	ldr	r3, [r3, #0]
 801a1a0:	68db      	ldr	r3, [r3, #12]
 801a1a2:	2b00      	cmp	r3, #0
 801a1a4:	d003      	beq.n	801a1ae <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 801a1a6:	4b03      	ldr	r3, [pc, #12]	@ (801a1b4 <RadioOnRxTimeoutProcess+0x24>)
 801a1a8:	681b      	ldr	r3, [r3, #0]
 801a1aa:	68db      	ldr	r3, [r3, #12]
 801a1ac:	4798      	blx	r3
    }
}
 801a1ae:	bf00      	nop
 801a1b0:	bd80      	pop	{r7, pc}
 801a1b2:	bf00      	nop
 801a1b4:	200022c8 	.word	0x200022c8

0801a1b8 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801a1b8:	b580      	push	{r7, lr}
 801a1ba:	b082      	sub	sp, #8
 801a1bc:	af00      	add	r7, sp, #0
 801a1be:	4603      	mov	r3, r0
 801a1c0:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 801a1c2:	4a05      	ldr	r2, [pc, #20]	@ (801a1d8 <RadioOnDioIrq+0x20>)
 801a1c4:	88fb      	ldrh	r3, [r7, #6]
 801a1c6:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 801a1ca:	f000 f807 	bl	801a1dc <RadioIrqProcess>
}
 801a1ce:	bf00      	nop
 801a1d0:	3708      	adds	r7, #8
 801a1d2:	46bd      	mov	sp, r7
 801a1d4:	bd80      	pop	{r7, pc}
 801a1d6:	bf00      	nop
 801a1d8:	200022cc 	.word	0x200022cc

0801a1dc <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801a1dc:	b5b0      	push	{r4, r5, r7, lr}
 801a1de:	b082      	sub	sp, #8
 801a1e0:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 801a1e2:	2300      	movs	r3, #0
 801a1e4:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801a1e6:	2300      	movs	r3, #0
 801a1e8:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 801a1ea:	4ba8      	ldr	r3, [pc, #672]	@ (801a48c <RadioIrqProcess+0x2b0>)
 801a1ec:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 801a1f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a1f4:	f000 810d 	beq.w	801a412 <RadioIrqProcess+0x236>
 801a1f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a1fc:	f300 81e8 	bgt.w	801a5d0 <RadioIrqProcess+0x3f4>
 801a200:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a204:	f000 80f1 	beq.w	801a3ea <RadioIrqProcess+0x20e>
 801a208:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a20c:	f300 81e0 	bgt.w	801a5d0 <RadioIrqProcess+0x3f4>
 801a210:	2b80      	cmp	r3, #128	@ 0x80
 801a212:	f000 80d6 	beq.w	801a3c2 <RadioIrqProcess+0x1e6>
 801a216:	2b80      	cmp	r3, #128	@ 0x80
 801a218:	f300 81da 	bgt.w	801a5d0 <RadioIrqProcess+0x3f4>
 801a21c:	2b20      	cmp	r3, #32
 801a21e:	dc49      	bgt.n	801a2b4 <RadioIrqProcess+0xd8>
 801a220:	2b00      	cmp	r3, #0
 801a222:	f340 81d5 	ble.w	801a5d0 <RadioIrqProcess+0x3f4>
 801a226:	3b01      	subs	r3, #1
 801a228:	2b1f      	cmp	r3, #31
 801a22a:	f200 81d1 	bhi.w	801a5d0 <RadioIrqProcess+0x3f4>
 801a22e:	a201      	add	r2, pc, #4	@ (adr r2, 801a234 <RadioIrqProcess+0x58>)
 801a230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a234:	0801a2bd 	.word	0x0801a2bd
 801a238:	0801a2f7 	.word	0x0801a2f7
 801a23c:	0801a5d1 	.word	0x0801a5d1
 801a240:	0801a4ad 	.word	0x0801a4ad
 801a244:	0801a5d1 	.word	0x0801a5d1
 801a248:	0801a5d1 	.word	0x0801a5d1
 801a24c:	0801a5d1 	.word	0x0801a5d1
 801a250:	0801a529 	.word	0x0801a529
 801a254:	0801a5d1 	.word	0x0801a5d1
 801a258:	0801a5d1 	.word	0x0801a5d1
 801a25c:	0801a5d1 	.word	0x0801a5d1
 801a260:	0801a5d1 	.word	0x0801a5d1
 801a264:	0801a5d1 	.word	0x0801a5d1
 801a268:	0801a5d1 	.word	0x0801a5d1
 801a26c:	0801a5d1 	.word	0x0801a5d1
 801a270:	0801a545 	.word	0x0801a545
 801a274:	0801a5d1 	.word	0x0801a5d1
 801a278:	0801a5d1 	.word	0x0801a5d1
 801a27c:	0801a5d1 	.word	0x0801a5d1
 801a280:	0801a5d1 	.word	0x0801a5d1
 801a284:	0801a5d1 	.word	0x0801a5d1
 801a288:	0801a5d1 	.word	0x0801a5d1
 801a28c:	0801a5d1 	.word	0x0801a5d1
 801a290:	0801a5d1 	.word	0x0801a5d1
 801a294:	0801a5d1 	.word	0x0801a5d1
 801a298:	0801a5d1 	.word	0x0801a5d1
 801a29c:	0801a5d1 	.word	0x0801a5d1
 801a2a0:	0801a5d1 	.word	0x0801a5d1
 801a2a4:	0801a5d1 	.word	0x0801a5d1
 801a2a8:	0801a5d1 	.word	0x0801a5d1
 801a2ac:	0801a5d1 	.word	0x0801a5d1
 801a2b0:	0801a553 	.word	0x0801a553
 801a2b4:	2b40      	cmp	r3, #64	@ 0x40
 801a2b6:	f000 816d 	beq.w	801a594 <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 801a2ba:	e189      	b.n	801a5d0 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 801a2bc:	4874      	ldr	r0, [pc, #464]	@ (801a490 <RadioIrqProcess+0x2b4>)
 801a2be:	f002 ff79 	bl	801d1b4 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801a2c2:	2000      	movs	r0, #0
 801a2c4:	f001 f824 	bl	801b310 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 801a2c8:	f002 f8b4 	bl	801c434 <RFW_Is_LongPacketModeEnabled>
 801a2cc:	4603      	mov	r3, r0
 801a2ce:	2b01      	cmp	r3, #1
 801a2d0:	d101      	bne.n	801a2d6 <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 801a2d2:	f002 f8d8 	bl	801c486 <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801a2d6:	4b6f      	ldr	r3, [pc, #444]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a2d8:	681b      	ldr	r3, [r3, #0]
 801a2da:	2b00      	cmp	r3, #0
 801a2dc:	f000 817a 	beq.w	801a5d4 <RadioIrqProcess+0x3f8>
 801a2e0:	4b6c      	ldr	r3, [pc, #432]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a2e2:	681b      	ldr	r3, [r3, #0]
 801a2e4:	681b      	ldr	r3, [r3, #0]
 801a2e6:	2b00      	cmp	r3, #0
 801a2e8:	f000 8174 	beq.w	801a5d4 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 801a2ec:	4b69      	ldr	r3, [pc, #420]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a2ee:	681b      	ldr	r3, [r3, #0]
 801a2f0:	681b      	ldr	r3, [r3, #0]
 801a2f2:	4798      	blx	r3
        break;
 801a2f4:	e16e      	b.n	801a5d4 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 801a2f6:	4868      	ldr	r0, [pc, #416]	@ (801a498 <RadioIrqProcess+0x2bc>)
 801a2f8:	f002 ff5c 	bl	801d1b4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801a2fc:	4b63      	ldr	r3, [pc, #396]	@ (801a48c <RadioIrqProcess+0x2b0>)
 801a2fe:	785b      	ldrb	r3, [r3, #1]
 801a300:	f083 0301 	eor.w	r3, r3, #1
 801a304:	b2db      	uxtb	r3, r3
 801a306:	2b00      	cmp	r3, #0
 801a308:	d014      	beq.n	801a334 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801a30a:	2000      	movs	r0, #0
 801a30c:	f001 f800 	bl	801b310 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 801a310:	2100      	movs	r1, #0
 801a312:	f640 1002 	movw	r0, #2306	@ 0x902
 801a316:	f001 fd7f 	bl	801be18 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 801a31a:	f640 1044 	movw	r0, #2372	@ 0x944
 801a31e:	f001 fd9d 	bl	801be5c <SUBGRF_ReadRegister>
 801a322:	4603      	mov	r3, r0
 801a324:	f043 0302 	orr.w	r3, r3, #2
 801a328:	b2db      	uxtb	r3, r3
 801a32a:	4619      	mov	r1, r3
 801a32c:	f640 1044 	movw	r0, #2372	@ 0x944
 801a330:	f001 fd72 	bl	801be18 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 801a334:	1dfb      	adds	r3, r7, #7
 801a336:	22ff      	movs	r2, #255	@ 0xff
 801a338:	4619      	mov	r1, r3
 801a33a:	4858      	ldr	r0, [pc, #352]	@ (801a49c <RadioIrqProcess+0x2c0>)
 801a33c:	f000 feb6 	bl	801b0ac <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 801a340:	4857      	ldr	r0, [pc, #348]	@ (801a4a0 <RadioIrqProcess+0x2c4>)
 801a342:	f001 fd17 	bl	801bd74 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801a346:	4b53      	ldr	r3, [pc, #332]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a348:	681b      	ldr	r3, [r3, #0]
 801a34a:	2b00      	cmp	r3, #0
 801a34c:	f000 8144 	beq.w	801a5d8 <RadioIrqProcess+0x3fc>
 801a350:	4b50      	ldr	r3, [pc, #320]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a352:	681b      	ldr	r3, [r3, #0]
 801a354:	689b      	ldr	r3, [r3, #8]
 801a356:	2b00      	cmp	r3, #0
 801a358:	f000 813e 	beq.w	801a5d8 <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 801a35c:	4b4b      	ldr	r3, [pc, #300]	@ (801a48c <RadioIrqProcess+0x2b0>)
 801a35e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801a362:	2b01      	cmp	r3, #1
 801a364:	d10e      	bne.n	801a384 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 801a366:	4b4b      	ldr	r3, [pc, #300]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a368:	681b      	ldr	r3, [r3, #0]
 801a36a:	689c      	ldr	r4, [r3, #8]
 801a36c:	79fb      	ldrb	r3, [r7, #7]
 801a36e:	4619      	mov	r1, r3
 801a370:	4b46      	ldr	r3, [pc, #280]	@ (801a48c <RadioIrqProcess+0x2b0>)
 801a372:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 801a376:	461a      	mov	r2, r3
 801a378:	4b44      	ldr	r3, [pc, #272]	@ (801a48c <RadioIrqProcess+0x2b0>)
 801a37a:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 801a37e:	4847      	ldr	r0, [pc, #284]	@ (801a49c <RadioIrqProcess+0x2c0>)
 801a380:	47a0      	blx	r4
                break;
 801a382:	e01d      	b.n	801a3c0 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801a384:	4b41      	ldr	r3, [pc, #260]	@ (801a48c <RadioIrqProcess+0x2b0>)
 801a386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a388:	463a      	mov	r2, r7
 801a38a:	4611      	mov	r1, r2
 801a38c:	4618      	mov	r0, r3
 801a38e:	f001 ff9f 	bl	801c2d0 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 801a392:	4b40      	ldr	r3, [pc, #256]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a394:	681b      	ldr	r3, [r3, #0]
 801a396:	689c      	ldr	r4, [r3, #8]
 801a398:	79fb      	ldrb	r3, [r7, #7]
 801a39a:	4619      	mov	r1, r3
 801a39c:	4b3b      	ldr	r3, [pc, #236]	@ (801a48c <RadioIrqProcess+0x2b0>)
 801a39e:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 801a3a2:	4618      	mov	r0, r3
 801a3a4:	683b      	ldr	r3, [r7, #0]
 801a3a6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801a3aa:	4a3e      	ldr	r2, [pc, #248]	@ (801a4a4 <RadioIrqProcess+0x2c8>)
 801a3ac:	fb82 5203 	smull	r5, r2, r2, r3
 801a3b0:	1192      	asrs	r2, r2, #6
 801a3b2:	17db      	asrs	r3, r3, #31
 801a3b4:	1ad3      	subs	r3, r2, r3
 801a3b6:	b25b      	sxtb	r3, r3
 801a3b8:	4602      	mov	r2, r0
 801a3ba:	4838      	ldr	r0, [pc, #224]	@ (801a49c <RadioIrqProcess+0x2c0>)
 801a3bc:	47a0      	blx	r4
                break;
 801a3be:	bf00      	nop
        break;
 801a3c0:	e10a      	b.n	801a5d8 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 801a3c2:	2000      	movs	r0, #0
 801a3c4:	f000 ffa4 	bl	801b310 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801a3c8:	4b32      	ldr	r3, [pc, #200]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a3ca:	681b      	ldr	r3, [r3, #0]
 801a3cc:	2b00      	cmp	r3, #0
 801a3ce:	f000 8105 	beq.w	801a5dc <RadioIrqProcess+0x400>
 801a3d2:	4b30      	ldr	r3, [pc, #192]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a3d4:	681b      	ldr	r3, [r3, #0]
 801a3d6:	699b      	ldr	r3, [r3, #24]
 801a3d8:	2b00      	cmp	r3, #0
 801a3da:	f000 80ff 	beq.w	801a5dc <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 801a3de:	4b2d      	ldr	r3, [pc, #180]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a3e0:	681b      	ldr	r3, [r3, #0]
 801a3e2:	699b      	ldr	r3, [r3, #24]
 801a3e4:	2000      	movs	r0, #0
 801a3e6:	4798      	blx	r3
        break;
 801a3e8:	e0f8      	b.n	801a5dc <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 801a3ea:	2000      	movs	r0, #0
 801a3ec:	f000 ff90 	bl	801b310 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801a3f0:	4b28      	ldr	r3, [pc, #160]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a3f2:	681b      	ldr	r3, [r3, #0]
 801a3f4:	2b00      	cmp	r3, #0
 801a3f6:	f000 80f3 	beq.w	801a5e0 <RadioIrqProcess+0x404>
 801a3fa:	4b26      	ldr	r3, [pc, #152]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a3fc:	681b      	ldr	r3, [r3, #0]
 801a3fe:	699b      	ldr	r3, [r3, #24]
 801a400:	2b00      	cmp	r3, #0
 801a402:	f000 80ed 	beq.w	801a5e0 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 801a406:	4b23      	ldr	r3, [pc, #140]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a408:	681b      	ldr	r3, [r3, #0]
 801a40a:	699b      	ldr	r3, [r3, #24]
 801a40c:	2001      	movs	r0, #1
 801a40e:	4798      	blx	r3
        break;
 801a410:	e0e6      	b.n	801a5e0 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801a412:	4b25      	ldr	r3, [pc, #148]	@ (801a4a8 <RadioIrqProcess+0x2cc>)
 801a414:	2201      	movs	r2, #1
 801a416:	2100      	movs	r1, #0
 801a418:	2002      	movs	r0, #2
 801a41a:	f003 f8d5 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801a41e:	f000 fe2b 	bl	801b078 <SUBGRF_GetOperatingMode>
 801a422:	4603      	mov	r3, r0
 801a424:	2b04      	cmp	r3, #4
 801a426:	d115      	bne.n	801a454 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 801a428:	4819      	ldr	r0, [pc, #100]	@ (801a490 <RadioIrqProcess+0x2b4>)
 801a42a:	f002 fec3 	bl	801d1b4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801a42e:	2000      	movs	r0, #0
 801a430:	f000 ff6e 	bl	801b310 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801a434:	4b17      	ldr	r3, [pc, #92]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a436:	681b      	ldr	r3, [r3, #0]
 801a438:	2b00      	cmp	r3, #0
 801a43a:	f000 80d3 	beq.w	801a5e4 <RadioIrqProcess+0x408>
 801a43e:	4b15      	ldr	r3, [pc, #84]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a440:	681b      	ldr	r3, [r3, #0]
 801a442:	685b      	ldr	r3, [r3, #4]
 801a444:	2b00      	cmp	r3, #0
 801a446:	f000 80cd 	beq.w	801a5e4 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 801a44a:	4b12      	ldr	r3, [pc, #72]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a44c:	681b      	ldr	r3, [r3, #0]
 801a44e:	685b      	ldr	r3, [r3, #4]
 801a450:	4798      	blx	r3
        break;
 801a452:	e0c7      	b.n	801a5e4 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801a454:	f000 fe10 	bl	801b078 <SUBGRF_GetOperatingMode>
 801a458:	4603      	mov	r3, r0
 801a45a:	2b05      	cmp	r3, #5
 801a45c:	f040 80c2 	bne.w	801a5e4 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 801a460:	480d      	ldr	r0, [pc, #52]	@ (801a498 <RadioIrqProcess+0x2bc>)
 801a462:	f002 fea7 	bl	801d1b4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801a466:	2000      	movs	r0, #0
 801a468:	f000 ff52 	bl	801b310 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a46c:	4b09      	ldr	r3, [pc, #36]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a46e:	681b      	ldr	r3, [r3, #0]
 801a470:	2b00      	cmp	r3, #0
 801a472:	f000 80b7 	beq.w	801a5e4 <RadioIrqProcess+0x408>
 801a476:	4b07      	ldr	r3, [pc, #28]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a478:	681b      	ldr	r3, [r3, #0]
 801a47a:	68db      	ldr	r3, [r3, #12]
 801a47c:	2b00      	cmp	r3, #0
 801a47e:	f000 80b1 	beq.w	801a5e4 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 801a482:	4b04      	ldr	r3, [pc, #16]	@ (801a494 <RadioIrqProcess+0x2b8>)
 801a484:	681b      	ldr	r3, [r3, #0]
 801a486:	68db      	ldr	r3, [r3, #12]
 801a488:	4798      	blx	r3
        break;
 801a48a:	e0ab      	b.n	801a5e4 <RadioIrqProcess+0x408>
 801a48c:	200022cc 	.word	0x200022cc
 801a490:	20002328 	.word	0x20002328
 801a494:	200022c8 	.word	0x200022c8
 801a498:	20002340 	.word	0x20002340
 801a49c:	200021c8 	.word	0x200021c8
 801a4a0:	200022f0 	.word	0x200022f0
 801a4a4:	10624dd3 	.word	0x10624dd3
 801a4a8:	080219e0 	.word	0x080219e0
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801a4ac:	4b54      	ldr	r3, [pc, #336]	@ (801a600 <RadioIrqProcess+0x424>)
 801a4ae:	2201      	movs	r2, #1
 801a4b0:	2100      	movs	r1, #0
 801a4b2:	2002      	movs	r0, #2
 801a4b4:	f003 f888 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 801a4b8:	4b52      	ldr	r3, [pc, #328]	@ (801a604 <RadioIrqProcess+0x428>)
 801a4ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a4bc:	2b00      	cmp	r3, #0
 801a4be:	f000 8093 	beq.w	801a5e8 <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 801a4c2:	4a51      	ldr	r2, [pc, #324]	@ (801a608 <RadioIrqProcess+0x42c>)
 801a4c4:	4b4f      	ldr	r3, [pc, #316]	@ (801a604 <RadioIrqProcess+0x428>)
 801a4c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a4c8:	0c1b      	lsrs	r3, r3, #16
 801a4ca:	b2db      	uxtb	r3, r3
 801a4cc:	4619      	mov	r1, r3
 801a4ce:	f640 1003 	movw	r0, #2307	@ 0x903
 801a4d2:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 801a4d4:	4a4c      	ldr	r2, [pc, #304]	@ (801a608 <RadioIrqProcess+0x42c>)
 801a4d6:	4b4b      	ldr	r3, [pc, #300]	@ (801a604 <RadioIrqProcess+0x428>)
 801a4d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a4da:	0a1b      	lsrs	r3, r3, #8
 801a4dc:	b2db      	uxtb	r3, r3
 801a4de:	4619      	mov	r1, r3
 801a4e0:	f640 1004 	movw	r0, #2308	@ 0x904
 801a4e4:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 801a4e6:	4a48      	ldr	r2, [pc, #288]	@ (801a608 <RadioIrqProcess+0x42c>)
 801a4e8:	4b46      	ldr	r3, [pc, #280]	@ (801a604 <RadioIrqProcess+0x428>)
 801a4ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801a4ec:	b2db      	uxtb	r3, r3
 801a4ee:	4619      	mov	r1, r3
 801a4f0:	f640 1005 	movw	r0, #2309	@ 0x905
 801a4f4:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 801a4f6:	4c44      	ldr	r4, [pc, #272]	@ (801a608 <RadioIrqProcess+0x42c>)
 801a4f8:	4b44      	ldr	r3, [pc, #272]	@ (801a60c <RadioIrqProcess+0x430>)
 801a4fa:	f640 1002 	movw	r0, #2306	@ 0x902
 801a4fe:	4798      	blx	r3
 801a500:	4603      	mov	r3, r0
 801a502:	f043 0301 	orr.w	r3, r3, #1
 801a506:	b2db      	uxtb	r3, r3
 801a508:	4619      	mov	r1, r3
 801a50a:	f640 1002 	movw	r0, #2306	@ 0x902
 801a50e:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 801a510:	4b3c      	ldr	r3, [pc, #240]	@ (801a604 <RadioIrqProcess+0x428>)
 801a512:	2200      	movs	r2, #0
 801a514:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801a516:	2300      	movs	r3, #0
 801a518:	2200      	movs	r2, #0
 801a51a:	f240 2162 	movw	r1, #610	@ 0x262
 801a51e:	f240 2062 	movw	r0, #610	@ 0x262
 801a522:	f001 f8cf 	bl	801b6c4 <SUBGRF_SetDioIrqParams>
        break;
 801a526:	e05f      	b.n	801a5e8 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801a528:	4b39      	ldr	r3, [pc, #228]	@ (801a610 <RadioIrqProcess+0x434>)
 801a52a:	2201      	movs	r2, #1
 801a52c:	2100      	movs	r1, #0
 801a52e:	2002      	movs	r0, #2
 801a530:	f003 f84a 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801a534:	f001 ff77 	bl	801c426 <RFW_Is_Init>
 801a538:	4603      	mov	r3, r0
 801a53a:	2b01      	cmp	r3, #1
 801a53c:	d156      	bne.n	801a5ec <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 801a53e:	f001 ffa8 	bl	801c492 <RFW_ReceivePayload>
        break;
 801a542:	e053      	b.n	801a5ec <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801a544:	4b33      	ldr	r3, [pc, #204]	@ (801a614 <RadioIrqProcess+0x438>)
 801a546:	2201      	movs	r2, #1
 801a548:	2100      	movs	r1, #0
 801a54a:	2002      	movs	r0, #2
 801a54c:	f003 f83c 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a550:	e051      	b.n	801a5f6 <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 801a552:	4831      	ldr	r0, [pc, #196]	@ (801a618 <RadioIrqProcess+0x43c>)
 801a554:	f002 fe2e 	bl	801d1b4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801a558:	4b2a      	ldr	r3, [pc, #168]	@ (801a604 <RadioIrqProcess+0x428>)
 801a55a:	785b      	ldrb	r3, [r3, #1]
 801a55c:	f083 0301 	eor.w	r3, r3, #1
 801a560:	b2db      	uxtb	r3, r3
 801a562:	2b00      	cmp	r3, #0
 801a564:	d002      	beq.n	801a56c <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801a566:	2000      	movs	r0, #0
 801a568:	f000 fed2 	bl	801b310 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801a56c:	4b2b      	ldr	r3, [pc, #172]	@ (801a61c <RadioIrqProcess+0x440>)
 801a56e:	681b      	ldr	r3, [r3, #0]
 801a570:	2b00      	cmp	r3, #0
 801a572:	d03d      	beq.n	801a5f0 <RadioIrqProcess+0x414>
 801a574:	4b29      	ldr	r3, [pc, #164]	@ (801a61c <RadioIrqProcess+0x440>)
 801a576:	681b      	ldr	r3, [r3, #0]
 801a578:	68db      	ldr	r3, [r3, #12]
 801a57a:	2b00      	cmp	r3, #0
 801a57c:	d038      	beq.n	801a5f0 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 801a57e:	4b27      	ldr	r3, [pc, #156]	@ (801a61c <RadioIrqProcess+0x440>)
 801a580:	681b      	ldr	r3, [r3, #0]
 801a582:	68db      	ldr	r3, [r3, #12]
 801a584:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801a586:	4b26      	ldr	r3, [pc, #152]	@ (801a620 <RadioIrqProcess+0x444>)
 801a588:	2201      	movs	r2, #1
 801a58a:	2100      	movs	r1, #0
 801a58c:	2002      	movs	r0, #2
 801a58e:	f003 f81b 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
        break;
 801a592:	e02d      	b.n	801a5f0 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801a594:	4b23      	ldr	r3, [pc, #140]	@ (801a624 <RadioIrqProcess+0x448>)
 801a596:	2201      	movs	r2, #1
 801a598:	2100      	movs	r1, #0
 801a59a:	2002      	movs	r0, #2
 801a59c:	f003 f814 	bl	801d5c8 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801a5a0:	4b18      	ldr	r3, [pc, #96]	@ (801a604 <RadioIrqProcess+0x428>)
 801a5a2:	785b      	ldrb	r3, [r3, #1]
 801a5a4:	f083 0301 	eor.w	r3, r3, #1
 801a5a8:	b2db      	uxtb	r3, r3
 801a5aa:	2b00      	cmp	r3, #0
 801a5ac:	d002      	beq.n	801a5b4 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 801a5ae:	2000      	movs	r0, #0
 801a5b0:	f000 feae 	bl	801b310 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801a5b4:	4b19      	ldr	r3, [pc, #100]	@ (801a61c <RadioIrqProcess+0x440>)
 801a5b6:	681b      	ldr	r3, [r3, #0]
 801a5b8:	2b00      	cmp	r3, #0
 801a5ba:	d01b      	beq.n	801a5f4 <RadioIrqProcess+0x418>
 801a5bc:	4b17      	ldr	r3, [pc, #92]	@ (801a61c <RadioIrqProcess+0x440>)
 801a5be:	681b      	ldr	r3, [r3, #0]
 801a5c0:	691b      	ldr	r3, [r3, #16]
 801a5c2:	2b00      	cmp	r3, #0
 801a5c4:	d016      	beq.n	801a5f4 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 801a5c6:	4b15      	ldr	r3, [pc, #84]	@ (801a61c <RadioIrqProcess+0x440>)
 801a5c8:	681b      	ldr	r3, [r3, #0]
 801a5ca:	691b      	ldr	r3, [r3, #16]
 801a5cc:	4798      	blx	r3
        break;
 801a5ce:	e011      	b.n	801a5f4 <RadioIrqProcess+0x418>
        break;
 801a5d0:	bf00      	nop
 801a5d2:	e010      	b.n	801a5f6 <RadioIrqProcess+0x41a>
        break;
 801a5d4:	bf00      	nop
 801a5d6:	e00e      	b.n	801a5f6 <RadioIrqProcess+0x41a>
        break;
 801a5d8:	bf00      	nop
 801a5da:	e00c      	b.n	801a5f6 <RadioIrqProcess+0x41a>
        break;
 801a5dc:	bf00      	nop
 801a5de:	e00a      	b.n	801a5f6 <RadioIrqProcess+0x41a>
        break;
 801a5e0:	bf00      	nop
 801a5e2:	e008      	b.n	801a5f6 <RadioIrqProcess+0x41a>
        break;
 801a5e4:	bf00      	nop
 801a5e6:	e006      	b.n	801a5f6 <RadioIrqProcess+0x41a>
        break;
 801a5e8:	bf00      	nop
 801a5ea:	e004      	b.n	801a5f6 <RadioIrqProcess+0x41a>
        break;
 801a5ec:	bf00      	nop
 801a5ee:	e002      	b.n	801a5f6 <RadioIrqProcess+0x41a>
        break;
 801a5f0:	bf00      	nop
 801a5f2:	e000      	b.n	801a5f6 <RadioIrqProcess+0x41a>
        break;
 801a5f4:	bf00      	nop
    }
}
 801a5f6:	bf00      	nop
 801a5f8:	3708      	adds	r7, #8
 801a5fa:	46bd      	mov	sp, r7
 801a5fc:	bdb0      	pop	{r4, r5, r7, pc}
 801a5fe:	bf00      	nop
 801a600:	080219f4 	.word	0x080219f4
 801a604:	200022cc 	.word	0x200022cc
 801a608:	08019fed 	.word	0x08019fed
 801a60c:	0801a011 	.word	0x0801a011
 801a610:	08021a00 	.word	0x08021a00
 801a614:	08021a0c 	.word	0x08021a0c
 801a618:	20002340 	.word	0x20002340
 801a61c:	200022c8 	.word	0x200022c8
 801a620:	08021a18 	.word	0x08021a18
 801a624:	08021a24 	.word	0x08021a24

0801a628 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801a628:	b580      	push	{r7, lr}
 801a62a:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801a62c:	4b09      	ldr	r3, [pc, #36]	@ (801a654 <RadioTxPrbs+0x2c>)
 801a62e:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801a632:	2101      	movs	r1, #1
 801a634:	4618      	mov	r0, r3
 801a636:	f001 fcfd 	bl	801c034 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801a63a:	4b07      	ldr	r3, [pc, #28]	@ (801a658 <RadioTxPrbs+0x30>)
 801a63c:	212d      	movs	r1, #45	@ 0x2d
 801a63e:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801a642:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801a644:	f000 ff27 	bl	801b496 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801a648:	4804      	ldr	r0, [pc, #16]	@ (801a65c <RadioTxPrbs+0x34>)
 801a64a:	f000 fe7d 	bl	801b348 <SUBGRF_SetTx>
}
 801a64e:	bf00      	nop
 801a650:	bd80      	pop	{r7, pc}
 801a652:	bf00      	nop
 801a654:	200022cc 	.word	0x200022cc
 801a658:	08019fed 	.word	0x08019fed
 801a65c:	000fffff 	.word	0x000fffff

0801a660 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801a660:	b580      	push	{r7, lr}
 801a662:	b084      	sub	sp, #16
 801a664:	af00      	add	r7, sp, #0
 801a666:	4603      	mov	r3, r0
 801a668:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801a66a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a66e:	4618      	mov	r0, r3
 801a670:	f001 fd08 	bl	801c084 <SUBGRF_SetRfTxPower>
 801a674:	4603      	mov	r3, r0
 801a676:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801a678:	210e      	movs	r1, #14
 801a67a:	f640 101f 	movw	r0, #2335	@ 0x91f
 801a67e:	f001 fbcb 	bl	801be18 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801a682:	7bfb      	ldrb	r3, [r7, #15]
 801a684:	2101      	movs	r1, #1
 801a686:	4618      	mov	r0, r3
 801a688:	f001 fcd4 	bl	801c034 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801a68c:	f000 fefa 	bl	801b484 <SUBGRF_SetTxContinuousWave>
}
 801a690:	bf00      	nop
 801a692:	3710      	adds	r7, #16
 801a694:	46bd      	mov	sp, r7
 801a696:	bd80      	pop	{r7, pc}

0801a698 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801a698:	b480      	push	{r7}
 801a69a:	b089      	sub	sp, #36	@ 0x24
 801a69c:	af00      	add	r7, sp, #0
 801a69e:	60f8      	str	r0, [r7, #12]
 801a6a0:	60b9      	str	r1, [r7, #8]
 801a6a2:	4613      	mov	r3, r2
 801a6a4:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801a6a6:	2300      	movs	r3, #0
 801a6a8:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 801a6aa:	2300      	movs	r3, #0
 801a6ac:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 801a6ae:	2300      	movs	r3, #0
 801a6b0:	61bb      	str	r3, [r7, #24]
 801a6b2:	e011      	b.n	801a6d8 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801a6b4:	69bb      	ldr	r3, [r7, #24]
 801a6b6:	68ba      	ldr	r2, [r7, #8]
 801a6b8:	4413      	add	r3, r2
 801a6ba:	781a      	ldrb	r2, [r3, #0]
 801a6bc:	69bb      	ldr	r3, [r7, #24]
 801a6be:	68b9      	ldr	r1, [r7, #8]
 801a6c0:	440b      	add	r3, r1
 801a6c2:	43d2      	mvns	r2, r2
 801a6c4:	b2d2      	uxtb	r2, r2
 801a6c6:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801a6c8:	69bb      	ldr	r3, [r7, #24]
 801a6ca:	68fa      	ldr	r2, [r7, #12]
 801a6cc:	4413      	add	r3, r2
 801a6ce:	2200      	movs	r2, #0
 801a6d0:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801a6d2:	69bb      	ldr	r3, [r7, #24]
 801a6d4:	3301      	adds	r3, #1
 801a6d6:	61bb      	str	r3, [r7, #24]
 801a6d8:	79fb      	ldrb	r3, [r7, #7]
 801a6da:	69ba      	ldr	r2, [r7, #24]
 801a6dc:	429a      	cmp	r2, r3
 801a6de:	dbe9      	blt.n	801a6b4 <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801a6e0:	2300      	movs	r3, #0
 801a6e2:	61bb      	str	r3, [r7, #24]
 801a6e4:	e049      	b.n	801a77a <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801a6e6:	69bb      	ldr	r3, [r7, #24]
 801a6e8:	425a      	negs	r2, r3
 801a6ea:	f003 0307 	and.w	r3, r3, #7
 801a6ee:	f002 0207 	and.w	r2, r2, #7
 801a6f2:	bf58      	it	pl
 801a6f4:	4253      	negpl	r3, r2
 801a6f6:	b2db      	uxtb	r3, r3
 801a6f8:	f1c3 0307 	rsb	r3, r3, #7
 801a6fc:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801a6fe:	69bb      	ldr	r3, [r7, #24]
 801a700:	2b00      	cmp	r3, #0
 801a702:	da00      	bge.n	801a706 <payload_integration+0x6e>
 801a704:	3307      	adds	r3, #7
 801a706:	10db      	asrs	r3, r3, #3
 801a708:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801a70a:	69bb      	ldr	r3, [r7, #24]
 801a70c:	3301      	adds	r3, #1
 801a70e:	425a      	negs	r2, r3
 801a710:	f003 0307 	and.w	r3, r3, #7
 801a714:	f002 0207 	and.w	r2, r2, #7
 801a718:	bf58      	it	pl
 801a71a:	4253      	negpl	r3, r2
 801a71c:	b2db      	uxtb	r3, r3
 801a71e:	f1c3 0307 	rsb	r3, r3, #7
 801a722:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801a724:	69bb      	ldr	r3, [r7, #24]
 801a726:	3301      	adds	r3, #1
 801a728:	2b00      	cmp	r3, #0
 801a72a:	da00      	bge.n	801a72e <payload_integration+0x96>
 801a72c:	3307      	adds	r3, #7
 801a72e:	10db      	asrs	r3, r3, #3
 801a730:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801a732:	7dbb      	ldrb	r3, [r7, #22]
 801a734:	68ba      	ldr	r2, [r7, #8]
 801a736:	4413      	add	r3, r2
 801a738:	781b      	ldrb	r3, [r3, #0]
 801a73a:	461a      	mov	r2, r3
 801a73c:	7dfb      	ldrb	r3, [r7, #23]
 801a73e:	fa42 f303 	asr.w	r3, r2, r3
 801a742:	b2db      	uxtb	r3, r3
 801a744:	f003 0301 	and.w	r3, r3, #1
 801a748:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801a74a:	7ffa      	ldrb	r2, [r7, #31]
 801a74c:	7cfb      	ldrb	r3, [r7, #19]
 801a74e:	4053      	eors	r3, r2
 801a750:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801a752:	7d3b      	ldrb	r3, [r7, #20]
 801a754:	68fa      	ldr	r2, [r7, #12]
 801a756:	4413      	add	r3, r2
 801a758:	781b      	ldrb	r3, [r3, #0]
 801a75a:	b25a      	sxtb	r2, r3
 801a75c:	7ff9      	ldrb	r1, [r7, #31]
 801a75e:	7d7b      	ldrb	r3, [r7, #21]
 801a760:	fa01 f303 	lsl.w	r3, r1, r3
 801a764:	b25b      	sxtb	r3, r3
 801a766:	4313      	orrs	r3, r2
 801a768:	b259      	sxtb	r1, r3
 801a76a:	7d3b      	ldrb	r3, [r7, #20]
 801a76c:	68fa      	ldr	r2, [r7, #12]
 801a76e:	4413      	add	r3, r2
 801a770:	b2ca      	uxtb	r2, r1
 801a772:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801a774:	69bb      	ldr	r3, [r7, #24]
 801a776:	3301      	adds	r3, #1
 801a778:	61bb      	str	r3, [r7, #24]
 801a77a:	79fb      	ldrb	r3, [r7, #7]
 801a77c:	00db      	lsls	r3, r3, #3
 801a77e:	69ba      	ldr	r2, [r7, #24]
 801a780:	429a      	cmp	r2, r3
 801a782:	dbb0      	blt.n	801a6e6 <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801a784:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801a788:	01db      	lsls	r3, r3, #7
 801a78a:	b25a      	sxtb	r2, r3
 801a78c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801a790:	019b      	lsls	r3, r3, #6
 801a792:	b25b      	sxtb	r3, r3
 801a794:	4313      	orrs	r3, r2
 801a796:	b25b      	sxtb	r3, r3
 801a798:	7ffa      	ldrb	r2, [r7, #31]
 801a79a:	2a00      	cmp	r2, #0
 801a79c:	d101      	bne.n	801a7a2 <payload_integration+0x10a>
 801a79e:	2220      	movs	r2, #32
 801a7a0:	e000      	b.n	801a7a4 <payload_integration+0x10c>
 801a7a2:	2200      	movs	r2, #0
 801a7a4:	4313      	orrs	r3, r2
 801a7a6:	b259      	sxtb	r1, r3
 801a7a8:	79fb      	ldrb	r3, [r7, #7]
 801a7aa:	68fa      	ldr	r2, [r7, #12]
 801a7ac:	4413      	add	r3, r2
 801a7ae:	b2ca      	uxtb	r2, r1
 801a7b0:	701a      	strb	r2, [r3, #0]
}
 801a7b2:	bf00      	nop
 801a7b4:	3724      	adds	r7, #36	@ 0x24
 801a7b6:	46bd      	mov	sp, r7
 801a7b8:	bc80      	pop	{r7}
 801a7ba:	4770      	bx	lr

0801a7bc <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 801a7bc:	b580      	push	{r7, lr}
 801a7be:	b08c      	sub	sp, #48	@ 0x30
 801a7c0:	af00      	add	r7, sp, #0
 801a7c2:	60b9      	str	r1, [r7, #8]
 801a7c4:	607a      	str	r2, [r7, #4]
 801a7c6:	603b      	str	r3, [r7, #0]
 801a7c8:	4603      	mov	r3, r0
 801a7ca:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 801a7cc:	2300      	movs	r3, #0
 801a7ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 801a7d0:	f107 0320 	add.w	r3, r7, #32
 801a7d4:	2200      	movs	r2, #0
 801a7d6:	601a      	str	r2, [r3, #0]
 801a7d8:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801a7da:	f001 fe1e 	bl	801c41a <RFW_DeInit>

    if( rxContinuous != 0 )
 801a7de:	687b      	ldr	r3, [r7, #4]
 801a7e0:	2b00      	cmp	r3, #0
 801a7e2:	d001      	beq.n	801a7e8 <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 801a7e4:	2300      	movs	r3, #0
 801a7e6:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801a7e8:	687b      	ldr	r3, [r7, #4]
 801a7ea:	2b00      	cmp	r3, #0
 801a7ec:	bf14      	ite	ne
 801a7ee:	2301      	movne	r3, #1
 801a7f0:	2300      	moveq	r3, #0
 801a7f2:	b2da      	uxtb	r2, r3
 801a7f4:	4ba3      	ldr	r3, [pc, #652]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a7f6:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801a7f8:	7bfb      	ldrb	r3, [r7, #15]
 801a7fa:	2b00      	cmp	r3, #0
 801a7fc:	d003      	beq.n	801a806 <RadioSetRxGenericConfig+0x4a>
 801a7fe:	2b01      	cmp	r3, #1
 801a800:	f000 80dc 	beq.w	801a9bc <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801a804:	e195      	b.n	801ab32 <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801a806:	68bb      	ldr	r3, [r7, #8]
 801a808:	689b      	ldr	r3, [r3, #8]
 801a80a:	2b00      	cmp	r3, #0
 801a80c:	d003      	beq.n	801a816 <RadioSetRxGenericConfig+0x5a>
 801a80e:	68bb      	ldr	r3, [r7, #8]
 801a810:	68db      	ldr	r3, [r3, #12]
 801a812:	2b00      	cmp	r3, #0
 801a814:	d102      	bne.n	801a81c <RadioSetRxGenericConfig+0x60>
            return -1;
 801a816:	f04f 33ff 	mov.w	r3, #4294967295
 801a81a:	e18b      	b.n	801ab34 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 801a81c:	68bb      	ldr	r3, [r7, #8]
 801a81e:	7f9b      	ldrb	r3, [r3, #30]
 801a820:	2b08      	cmp	r3, #8
 801a822:	d902      	bls.n	801a82a <RadioSetRxGenericConfig+0x6e>
            return -1;
 801a824:	f04f 33ff 	mov.w	r3, #4294967295
 801a828:	e184      	b.n	801ab34 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801a82a:	68bb      	ldr	r3, [r7, #8]
 801a82c:	6919      	ldr	r1, [r3, #16]
 801a82e:	68bb      	ldr	r3, [r7, #8]
 801a830:	7f9b      	ldrb	r3, [r3, #30]
 801a832:	461a      	mov	r2, r3
 801a834:	f107 0320 	add.w	r3, r7, #32
 801a838:	4618      	mov	r0, r3
 801a83a:	f001 fee1 	bl	801c600 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a83e:	68bb      	ldr	r3, [r7, #8]
 801a840:	681b      	ldr	r3, [r3, #0]
 801a842:	2b00      	cmp	r3, #0
 801a844:	bf14      	ite	ne
 801a846:	2301      	movne	r3, #1
 801a848:	2300      	moveq	r3, #0
 801a84a:	b2db      	uxtb	r3, r3
 801a84c:	4618      	mov	r0, r3
 801a84e:	f000 fe2b 	bl	801b4a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801a852:	4b8c      	ldr	r3, [pc, #560]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a854:	2200      	movs	r2, #0
 801a856:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801a85a:	68bb      	ldr	r3, [r7, #8]
 801a85c:	689b      	ldr	r3, [r3, #8]
 801a85e:	4a89      	ldr	r2, [pc, #548]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a860:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801a862:	68bb      	ldr	r3, [r7, #8]
 801a864:	f893 2020 	ldrb.w	r2, [r3, #32]
 801a868:	4b86      	ldr	r3, [pc, #536]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a86a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801a86e:	68bb      	ldr	r3, [r7, #8]
 801a870:	685b      	ldr	r3, [r3, #4]
 801a872:	4618      	mov	r0, r3
 801a874:	f001 fd04 	bl	801c280 <SUBGRF_GetFskBandwidthRegValue>
 801a878:	4603      	mov	r3, r0
 801a87a:	461a      	mov	r2, r3
 801a87c:	4b81      	ldr	r3, [pc, #516]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a87e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801a882:	4b80      	ldr	r3, [pc, #512]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a884:	2200      	movs	r2, #0
 801a886:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801a888:	68bb      	ldr	r3, [r7, #8]
 801a88a:	68db      	ldr	r3, [r3, #12]
 801a88c:	b29b      	uxth	r3, r3
 801a88e:	00db      	lsls	r3, r3, #3
 801a890:	b29a      	uxth	r2, r3
 801a892:	4b7c      	ldr	r3, [pc, #496]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a894:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801a896:	68bb      	ldr	r3, [r7, #8]
 801a898:	7fda      	ldrb	r2, [r3, #31]
 801a89a:	4b7a      	ldr	r3, [pc, #488]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a89c:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801a89e:	68bb      	ldr	r3, [r7, #8]
 801a8a0:	7f9b      	ldrb	r3, [r3, #30]
 801a8a2:	00db      	lsls	r3, r3, #3
 801a8a4:	b2da      	uxtb	r2, r3
 801a8a6:	4b77      	ldr	r3, [pc, #476]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a8a8:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801a8aa:	68bb      	ldr	r3, [r7, #8]
 801a8ac:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 801a8b0:	4b74      	ldr	r3, [pc, #464]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a8b2:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801a8b4:	68bb      	ldr	r3, [r7, #8]
 801a8b6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801a8ba:	2b00      	cmp	r3, #0
 801a8bc:	d105      	bne.n	801a8ca <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801a8be:	68bb      	ldr	r3, [r7, #8]
 801a8c0:	695b      	ldr	r3, [r3, #20]
 801a8c2:	b2da      	uxtb	r2, r3
 801a8c4:	4b6f      	ldr	r3, [pc, #444]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a8c6:	759a      	strb	r2, [r3, #22]
 801a8c8:	e00b      	b.n	801a8e2 <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801a8ca:	68bb      	ldr	r3, [r7, #8]
 801a8cc:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801a8d0:	2b02      	cmp	r3, #2
 801a8d2:	d103      	bne.n	801a8dc <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a8d4:	4b6b      	ldr	r3, [pc, #428]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a8d6:	22ff      	movs	r2, #255	@ 0xff
 801a8d8:	759a      	strb	r2, [r3, #22]
 801a8da:	e002      	b.n	801a8e2 <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801a8dc:	4b69      	ldr	r3, [pc, #420]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a8de:	22ff      	movs	r2, #255	@ 0xff
 801a8e0:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801a8e2:	68bb      	ldr	r3, [r7, #8]
 801a8e4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 801a8e8:	2b02      	cmp	r3, #2
 801a8ea:	d004      	beq.n	801a8f6 <RadioSetRxGenericConfig+0x13a>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801a8ec:	68bb      	ldr	r3, [r7, #8]
 801a8ee:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 801a8f2:	2b02      	cmp	r3, #2
 801a8f4:	d12d      	bne.n	801a952 <RadioSetRxGenericConfig+0x196>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801a8f6:	68bb      	ldr	r3, [r7, #8]
 801a8f8:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801a8fc:	2bf1      	cmp	r3, #241	@ 0xf1
 801a8fe:	d00c      	beq.n	801a91a <RadioSetRxGenericConfig+0x15e>
 801a900:	68bb      	ldr	r3, [r7, #8]
 801a902:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801a906:	2bf2      	cmp	r3, #242	@ 0xf2
 801a908:	d007      	beq.n	801a91a <RadioSetRxGenericConfig+0x15e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801a90a:	68bb      	ldr	r3, [r7, #8]
 801a90c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801a910:	2b01      	cmp	r3, #1
 801a912:	d002      	beq.n	801a91a <RadioSetRxGenericConfig+0x15e>
                return -1;
 801a914:	f04f 33ff 	mov.w	r3, #4294967295
 801a918:	e10c      	b.n	801ab34 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 801a91a:	2300      	movs	r3, #0
 801a91c:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 801a91e:	68bb      	ldr	r3, [r7, #8]
 801a920:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801a922:	4b59      	ldr	r3, [pc, #356]	@ (801aa88 <RadioSetRxGenericConfig+0x2cc>)
 801a924:	6819      	ldr	r1, [r3, #0]
 801a926:	f107 0314 	add.w	r3, r7, #20
 801a92a:	4a58      	ldr	r2, [pc, #352]	@ (801aa8c <RadioSetRxGenericConfig+0x2d0>)
 801a92c:	4618      	mov	r0, r3
 801a92e:	f001 fd67 	bl	801c400 <RFW_Init>
 801a932:	4603      	mov	r3, r0
 801a934:	2b00      	cmp	r3, #0
 801a936:	d002      	beq.n	801a93e <RadioSetRxGenericConfig+0x182>
                return -1;
 801a938:	f04f 33ff 	mov.w	r3, #4294967295
 801a93c:	e0fa      	b.n	801ab34 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801a93e:	4b51      	ldr	r3, [pc, #324]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a940:	2200      	movs	r2, #0
 801a942:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801a944:	4b4f      	ldr	r3, [pc, #316]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a946:	2201      	movs	r2, #1
 801a948:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801a94a:	4b4e      	ldr	r3, [pc, #312]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a94c:	2200      	movs	r2, #0
 801a94e:	755a      	strb	r2, [r3, #21]
        {
 801a950:	e00e      	b.n	801a970 <RadioSetRxGenericConfig+0x1b4>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801a952:	68bb      	ldr	r3, [r7, #8]
 801a954:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801a958:	4b4a      	ldr	r3, [pc, #296]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a95a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801a95c:	68bb      	ldr	r3, [r7, #8]
 801a95e:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 801a962:	4b48      	ldr	r3, [pc, #288]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a964:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801a966:	68bb      	ldr	r3, [r7, #8]
 801a968:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 801a96c:	4b45      	ldr	r3, [pc, #276]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a96e:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801a970:	f7ff fa3b 	bl	8019dea <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801a974:	2000      	movs	r0, #0
 801a976:	f7fe fbcf 	bl	8019118 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801a97a:	4845      	ldr	r0, [pc, #276]	@ (801aa90 <RadioSetRxGenericConfig+0x2d4>)
 801a97c:	f001 f838 	bl	801b9f0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801a980:	4844      	ldr	r0, [pc, #272]	@ (801aa94 <RadioSetRxGenericConfig+0x2d8>)
 801a982:	f001 f903 	bl	801bb8c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801a986:	f107 0320 	add.w	r3, r7, #32
 801a98a:	4618      	mov	r0, r3
 801a98c:	f000 fbc3 	bl	801b116 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801a990:	68bb      	ldr	r3, [r7, #8]
 801a992:	8b9b      	ldrh	r3, [r3, #28]
 801a994:	4618      	mov	r0, r3
 801a996:	f000 fc0d 	bl	801b1b4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801a99a:	68bb      	ldr	r3, [r7, #8]
 801a99c:	8b1b      	ldrh	r3, [r3, #24]
 801a99e:	4618      	mov	r0, r3
 801a9a0:	f000 fbe8 	bl	801b174 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801a9a4:	683b      	ldr	r3, [r7, #0]
 801a9a6:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 801a9aa:	fb03 f202 	mul.w	r2, r3, r2
 801a9ae:	68bb      	ldr	r3, [r7, #8]
 801a9b0:	689b      	ldr	r3, [r3, #8]
 801a9b2:	fbb2 f3f3 	udiv	r3, r2, r3
 801a9b6:	4a33      	ldr	r2, [pc, #204]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801a9b8:	6093      	str	r3, [r2, #8]
        break;
 801a9ba:	e0ba      	b.n	801ab32 <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 801a9bc:	68bb      	ldr	r3, [r7, #8]
 801a9be:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 801a9c0:	2b00      	cmp	r3, #0
 801a9c2:	d102      	bne.n	801a9ca <RadioSetRxGenericConfig+0x20e>
            return -1;
 801a9c4:	f04f 33ff 	mov.w	r3, #4294967295
 801a9c8:	e0b4      	b.n	801ab34 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801a9ca:	68bb      	ldr	r3, [r7, #8]
 801a9cc:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 801a9d0:	2b01      	cmp	r3, #1
 801a9d2:	d105      	bne.n	801a9e0 <RadioSetRxGenericConfig+0x224>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 801a9d4:	68bb      	ldr	r3, [r7, #8]
 801a9d6:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 801a9da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801a9de:	e002      	b.n	801a9e6 <RadioSetRxGenericConfig+0x22a>
            MaxPayloadLength = 0xFF;
 801a9e0:	23ff      	movs	r3, #255	@ 0xff
 801a9e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801a9e6:	68bb      	ldr	r3, [r7, #8]
 801a9e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a9ea:	2b00      	cmp	r3, #0
 801a9ec:	bf14      	ite	ne
 801a9ee:	2301      	movne	r3, #1
 801a9f0:	2300      	moveq	r3, #0
 801a9f2:	b2db      	uxtb	r3, r3
 801a9f4:	4618      	mov	r0, r3
 801a9f6:	f000 fd57 	bl	801b4a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801a9fa:	683b      	ldr	r3, [r7, #0]
 801a9fc:	b2db      	uxtb	r3, r3
 801a9fe:	4618      	mov	r0, r3
 801aa00:	f000 fd61 	bl	801b4c6 <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801aa04:	4b1f      	ldr	r3, [pc, #124]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801aa06:	2201      	movs	r2, #1
 801aa08:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801aa0c:	68bb      	ldr	r3, [r7, #8]
 801aa0e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 801aa12:	4b1c      	ldr	r3, [pc, #112]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801aa14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801aa18:	68bb      	ldr	r3, [r7, #8]
 801aa1a:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 801aa1e:	4b19      	ldr	r3, [pc, #100]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801aa20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801aa24:	68bb      	ldr	r3, [r7, #8]
 801aa26:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 801aa2a:	4b16      	ldr	r3, [pc, #88]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801aa2c:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801aa30:	68bb      	ldr	r3, [r7, #8]
 801aa32:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801aa36:	2b02      	cmp	r3, #2
 801aa38:	d010      	beq.n	801aa5c <RadioSetRxGenericConfig+0x2a0>
 801aa3a:	2b02      	cmp	r3, #2
 801aa3c:	dc2c      	bgt.n	801aa98 <RadioSetRxGenericConfig+0x2dc>
 801aa3e:	2b00      	cmp	r3, #0
 801aa40:	d002      	beq.n	801aa48 <RadioSetRxGenericConfig+0x28c>
 801aa42:	2b01      	cmp	r3, #1
 801aa44:	d005      	beq.n	801aa52 <RadioSetRxGenericConfig+0x296>
            break;
 801aa46:	e027      	b.n	801aa98 <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801aa48:	4b0e      	ldr	r3, [pc, #56]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801aa4a:	2200      	movs	r2, #0
 801aa4c:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801aa50:	e023      	b.n	801aa9a <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801aa52:	4b0c      	ldr	r3, [pc, #48]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801aa54:	2201      	movs	r2, #1
 801aa56:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801aa5a:	e01e      	b.n	801aa9a <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801aa5c:	68bb      	ldr	r3, [r7, #8]
 801aa5e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801aa62:	2b0b      	cmp	r3, #11
 801aa64:	d004      	beq.n	801aa70 <RadioSetRxGenericConfig+0x2b4>
 801aa66:	68bb      	ldr	r3, [r7, #8]
 801aa68:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801aa6c:	2b0c      	cmp	r3, #12
 801aa6e:	d104      	bne.n	801aa7a <RadioSetRxGenericConfig+0x2be>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801aa70:	4b04      	ldr	r3, [pc, #16]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801aa72:	2201      	movs	r2, #1
 801aa74:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801aa78:	e00f      	b.n	801aa9a <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801aa7a:	4b02      	ldr	r3, [pc, #8]	@ (801aa84 <RadioSetRxGenericConfig+0x2c8>)
 801aa7c:	2200      	movs	r2, #0
 801aa7e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801aa82:	e00a      	b.n	801aa9a <RadioSetRxGenericConfig+0x2de>
 801aa84:	200022cc 	.word	0x200022cc
 801aa88:	200022c8 	.word	0x200022c8
 801aa8c:	20002340 	.word	0x20002340
 801aa90:	20002304 	.word	0x20002304
 801aa94:	200022da 	.word	0x200022da
            break;
 801aa98:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801aa9a:	4b28      	ldr	r3, [pc, #160]	@ (801ab3c <RadioSetRxGenericConfig+0x380>)
 801aa9c:	2201      	movs	r2, #1
 801aa9e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801aaa0:	68bb      	ldr	r3, [r7, #8]
 801aaa2:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 801aaa4:	4b25      	ldr	r3, [pc, #148]	@ (801ab3c <RadioSetRxGenericConfig+0x380>)
 801aaa6:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801aaa8:	68bb      	ldr	r3, [r7, #8]
 801aaaa:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 801aaae:	4b23      	ldr	r3, [pc, #140]	@ (801ab3c <RadioSetRxGenericConfig+0x380>)
 801aab0:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801aab2:	4a22      	ldr	r2, [pc, #136]	@ (801ab3c <RadioSetRxGenericConfig+0x380>)
 801aab4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801aab8:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801aaba:	68bb      	ldr	r3, [r7, #8]
 801aabc:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 801aac0:	4b1e      	ldr	r3, [pc, #120]	@ (801ab3c <RadioSetRxGenericConfig+0x380>)
 801aac2:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801aac6:	68bb      	ldr	r3, [r7, #8]
 801aac8:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 801aacc:	4b1b      	ldr	r3, [pc, #108]	@ (801ab3c <RadioSetRxGenericConfig+0x380>)
 801aace:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 801aad2:	f7ff f98a 	bl	8019dea <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801aad6:	2001      	movs	r0, #1
 801aad8:	f7fe fb1e 	bl	8019118 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801aadc:	4818      	ldr	r0, [pc, #96]	@ (801ab40 <RadioSetRxGenericConfig+0x384>)
 801aade:	f000 ff87 	bl	801b9f0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801aae2:	4818      	ldr	r0, [pc, #96]	@ (801ab44 <RadioSetRxGenericConfig+0x388>)
 801aae4:	f001 f852 	bl	801bb8c <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801aae8:	4b14      	ldr	r3, [pc, #80]	@ (801ab3c <RadioSetRxGenericConfig+0x380>)
 801aaea:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801aaee:	2b01      	cmp	r3, #1
 801aaf0:	d10d      	bne.n	801ab0e <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801aaf2:	f240 7036 	movw	r0, #1846	@ 0x736
 801aaf6:	f001 f9b1 	bl	801be5c <SUBGRF_ReadRegister>
 801aafa:	4603      	mov	r3, r0
 801aafc:	f023 0304 	bic.w	r3, r3, #4
 801ab00:	b2db      	uxtb	r3, r3
 801ab02:	4619      	mov	r1, r3
 801ab04:	f240 7036 	movw	r0, #1846	@ 0x736
 801ab08:	f001 f986 	bl	801be18 <SUBGRF_WriteRegister>
 801ab0c:	e00c      	b.n	801ab28 <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801ab0e:	f240 7036 	movw	r0, #1846	@ 0x736
 801ab12:	f001 f9a3 	bl	801be5c <SUBGRF_ReadRegister>
 801ab16:	4603      	mov	r3, r0
 801ab18:	f043 0304 	orr.w	r3, r3, #4
 801ab1c:	b2db      	uxtb	r3, r3
 801ab1e:	4619      	mov	r1, r3
 801ab20:	f240 7036 	movw	r0, #1846	@ 0x736
 801ab24:	f001 f978 	bl	801be18 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801ab28:	4b04      	ldr	r3, [pc, #16]	@ (801ab3c <RadioSetRxGenericConfig+0x380>)
 801ab2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801ab2e:	609a      	str	r2, [r3, #8]
        break;
 801ab30:	bf00      	nop
    }
    return status;
 801ab32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801ab34:	4618      	mov	r0, r3
 801ab36:	3730      	adds	r7, #48	@ 0x30
 801ab38:	46bd      	mov	sp, r7
 801ab3a:	bd80      	pop	{r7, pc}
 801ab3c:	200022cc 	.word	0x200022cc
 801ab40:	20002304 	.word	0x20002304
 801ab44:	200022da 	.word	0x200022da

0801ab48 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 801ab48:	b580      	push	{r7, lr}
 801ab4a:	b08e      	sub	sp, #56	@ 0x38
 801ab4c:	af00      	add	r7, sp, #0
 801ab4e:	60b9      	str	r1, [r7, #8]
 801ab50:	607b      	str	r3, [r7, #4]
 801ab52:	4603      	mov	r3, r0
 801ab54:	73fb      	strb	r3, [r7, #15]
 801ab56:	4613      	mov	r3, r2
 801ab58:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801ab5a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801ab5e:	2200      	movs	r2, #0
 801ab60:	601a      	str	r2, [r3, #0]
 801ab62:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801ab64:	f001 fc59 	bl	801c41a <RFW_DeInit>
    switch( modem )
 801ab68:	7bfb      	ldrb	r3, [r7, #15]
 801ab6a:	2b03      	cmp	r3, #3
 801ab6c:	f200 8205 	bhi.w	801af7a <RadioSetTxGenericConfig+0x432>
 801ab70:	a201      	add	r2, pc, #4	@ (adr r2, 801ab78 <RadioSetTxGenericConfig+0x30>)
 801ab72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ab76:	bf00      	nop
 801ab78:	0801acfd 	.word	0x0801acfd
 801ab7c:	0801ae45 	.word	0x0801ae45
 801ab80:	0801af3d 	.word	0x0801af3d
 801ab84:	0801ab89 	.word	0x0801ab89
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801ab88:	68bb      	ldr	r3, [r7, #8]
 801ab8a:	7c9b      	ldrb	r3, [r3, #18]
 801ab8c:	2b08      	cmp	r3, #8
 801ab8e:	d902      	bls.n	801ab96 <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 801ab90:	f04f 33ff 	mov.w	r3, #4294967295
 801ab94:	e206      	b.n	801afa4 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 801ab96:	68bb      	ldr	r3, [r7, #8]
 801ab98:	6899      	ldr	r1, [r3, #8]
 801ab9a:	68bb      	ldr	r3, [r7, #8]
 801ab9c:	7c9b      	ldrb	r3, [r3, #18]
 801ab9e:	461a      	mov	r2, r3
 801aba0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801aba4:	4618      	mov	r0, r3
 801aba6:	f001 fd2b 	bl	801c600 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 801abaa:	68bb      	ldr	r3, [r7, #8]
 801abac:	681b      	ldr	r3, [r3, #0]
 801abae:	2b00      	cmp	r3, #0
 801abb0:	d102      	bne.n	801abb8 <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 801abb2:	f04f 33ff 	mov.w	r3, #4294967295
 801abb6:	e1f5      	b.n	801afa4 <RadioSetTxGenericConfig+0x45c>
        }
        else if( config->msk.BitRate <= 10000 )
 801abb8:	68bb      	ldr	r3, [r7, #8]
 801abba:	681b      	ldr	r3, [r3, #0]
 801abbc:	f242 7210 	movw	r2, #10000	@ 0x2710
 801abc0:	4293      	cmp	r3, r2
 801abc2:	d813      	bhi.n	801abec <RadioSetTxGenericConfig+0xa4>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 801abc4:	2302      	movs	r3, #2
 801abc6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 801abca:	4b99      	ldr	r3, [pc, #612]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801abcc:	2203      	movs	r2, #3
 801abce:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 801abd0:	4b97      	ldr	r3, [pc, #604]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801abd2:	2203      	movs	r2, #3
 801abd4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801abd8:	68bb      	ldr	r3, [r7, #8]
 801abda:	681b      	ldr	r3, [r3, #0]
 801abdc:	4a94      	ldr	r2, [pc, #592]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801abde:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801abe0:	68bb      	ldr	r3, [r7, #8]
 801abe2:	7cda      	ldrb	r2, [r3, #19]
 801abe4:	4b92      	ldr	r3, [pc, #584]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801abe6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801abea:	e017      	b.n	801ac1c <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
            radio_modem = MODEM_FSK;
 801abec:	2300      	movs	r3, #0
 801abee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801abf2:	4b8f      	ldr	r3, [pc, #572]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801abf4:	2200      	movs	r2, #0
 801abf6:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801abf8:	4b8d      	ldr	r3, [pc, #564]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801abfa:	2200      	movs	r2, #0
 801abfc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801ac00:	68bb      	ldr	r3, [r7, #8]
 801ac02:	681b      	ldr	r3, [r3, #0]
 801ac04:	4a8a      	ldr	r2, [pc, #552]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ac06:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801ac08:	68bb      	ldr	r3, [r7, #8]
 801ac0a:	7cda      	ldrb	r2, [r3, #19]
 801ac0c:	4b88      	ldr	r3, [pc, #544]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ac0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 801ac12:	68bb      	ldr	r3, [r7, #8]
 801ac14:	681b      	ldr	r3, [r3, #0]
 801ac16:	089b      	lsrs	r3, r3, #2
 801ac18:	4a85      	ldr	r2, [pc, #532]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ac1a:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 801ac1c:	68bb      	ldr	r3, [r7, #8]
 801ac1e:	685b      	ldr	r3, [r3, #4]
 801ac20:	b29b      	uxth	r3, r3
 801ac22:	00db      	lsls	r3, r3, #3
 801ac24:	b29a      	uxth	r2, r3
 801ac26:	4b82      	ldr	r3, [pc, #520]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ac28:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801ac2a:	4b81      	ldr	r3, [pc, #516]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ac2c:	2204      	movs	r2, #4
 801ac2e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 801ac30:	68bb      	ldr	r3, [r7, #8]
 801ac32:	7c9b      	ldrb	r3, [r3, #18]
 801ac34:	00db      	lsls	r3, r3, #3
 801ac36:	b2da      	uxtb	r2, r3
 801ac38:	4b7d      	ldr	r3, [pc, #500]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ac3a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801ac3c:	4b7c      	ldr	r3, [pc, #496]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ac3e:	2200      	movs	r2, #0
 801ac40:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801ac42:	68bb      	ldr	r3, [r7, #8]
 801ac44:	7d9b      	ldrb	r3, [r3, #22]
 801ac46:	2b02      	cmp	r3, #2
 801ac48:	d003      	beq.n	801ac52 <RadioSetTxGenericConfig+0x10a>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801ac4a:	68bb      	ldr	r3, [r7, #8]
 801ac4c:	7d1b      	ldrb	r3, [r3, #20]
 801ac4e:	2b02      	cmp	r3, #2
 801ac50:	d12b      	bne.n	801acaa <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801ac52:	68bb      	ldr	r3, [r7, #8]
 801ac54:	7d5b      	ldrb	r3, [r3, #21]
 801ac56:	2bf1      	cmp	r3, #241	@ 0xf1
 801ac58:	d00a      	beq.n	801ac70 <RadioSetTxGenericConfig+0x128>
 801ac5a:	68bb      	ldr	r3, [r7, #8]
 801ac5c:	7d5b      	ldrb	r3, [r3, #21]
 801ac5e:	2bf2      	cmp	r3, #242	@ 0xf2
 801ac60:	d006      	beq.n	801ac70 <RadioSetTxGenericConfig+0x128>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801ac62:	68bb      	ldr	r3, [r7, #8]
 801ac64:	7d5b      	ldrb	r3, [r3, #21]
 801ac66:	2b01      	cmp	r3, #1
 801ac68:	d002      	beq.n	801ac70 <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 801ac6a:	f04f 33ff 	mov.w	r3, #4294967295
 801ac6e:	e199      	b.n	801afa4 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 801ac70:	68bb      	ldr	r3, [r7, #8]
 801ac72:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 801ac74:	2301      	movs	r3, #1
 801ac76:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801ac7a:	4b6e      	ldr	r3, [pc, #440]	@ (801ae34 <RadioSetTxGenericConfig+0x2ec>)
 801ac7c:	6819      	ldr	r1, [r3, #0]
 801ac7e:	f107 0320 	add.w	r3, r7, #32
 801ac82:	4a6d      	ldr	r2, [pc, #436]	@ (801ae38 <RadioSetTxGenericConfig+0x2f0>)
 801ac84:	4618      	mov	r0, r3
 801ac86:	f001 fbbb 	bl	801c400 <RFW_Init>
 801ac8a:	4603      	mov	r3, r0
 801ac8c:	2b00      	cmp	r3, #0
 801ac8e:	d002      	beq.n	801ac96 <RadioSetTxGenericConfig+0x14e>
            {
                return -1;
 801ac90:	f04f 33ff 	mov.w	r3, #4294967295
 801ac94:	e186      	b.n	801afa4 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801ac96:	4b66      	ldr	r3, [pc, #408]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ac98:	2200      	movs	r2, #0
 801ac9a:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801ac9c:	4b64      	ldr	r3, [pc, #400]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ac9e:	2201      	movs	r2, #1
 801aca0:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801aca2:	4b63      	ldr	r3, [pc, #396]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801aca4:	2200      	movs	r2, #0
 801aca6:	755a      	strb	r2, [r3, #21]
        {
 801aca8:	e00b      	b.n	801acc2 <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 801acaa:	68bb      	ldr	r3, [r7, #8]
 801acac:	7d5a      	ldrb	r2, [r3, #21]
 801acae:	4b60      	ldr	r3, [pc, #384]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801acb0:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801acb2:	68bb      	ldr	r3, [r7, #8]
 801acb4:	7d9a      	ldrb	r2, [r3, #22]
 801acb6:	4b5e      	ldr	r3, [pc, #376]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801acb8:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 801acba:	68bb      	ldr	r3, [r7, #8]
 801acbc:	7d1a      	ldrb	r2, [r3, #20]
 801acbe:	4b5c      	ldr	r3, [pc, #368]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801acc0:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801acc2:	f7ff f892 	bl	8019dea <RadioStandby>
        RadioSetModem( radio_modem );
 801acc6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801acca:	4618      	mov	r0, r3
 801accc:	f7fe fa24 	bl	8019118 <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801acd0:	485a      	ldr	r0, [pc, #360]	@ (801ae3c <RadioSetTxGenericConfig+0x2f4>)
 801acd2:	f000 fe8d 	bl	801b9f0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801acd6:	485a      	ldr	r0, [pc, #360]	@ (801ae40 <RadioSetTxGenericConfig+0x2f8>)
 801acd8:	f000 ff58 	bl	801bb8c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801acdc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801ace0:	4618      	mov	r0, r3
 801ace2:	f000 fa18 	bl	801b116 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 801ace6:	68bb      	ldr	r3, [r7, #8]
 801ace8:	8a1b      	ldrh	r3, [r3, #16]
 801acea:	4618      	mov	r0, r3
 801acec:	f000 fa62 	bl	801b1b4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 801acf0:	68bb      	ldr	r3, [r7, #8]
 801acf2:	899b      	ldrh	r3, [r3, #12]
 801acf4:	4618      	mov	r0, r3
 801acf6:	f000 fa3d 	bl	801b174 <SUBGRF_SetCrcPolynomial>
        break;
 801acfa:	e13f      	b.n	801af7c <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 801acfc:	68bb      	ldr	r3, [r7, #8]
 801acfe:	681b      	ldr	r3, [r3, #0]
 801ad00:	2b00      	cmp	r3, #0
 801ad02:	d102      	bne.n	801ad0a <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 801ad04:	f04f 33ff 	mov.w	r3, #4294967295
 801ad08:	e14c      	b.n	801afa4 <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 801ad0a:	68bb      	ldr	r3, [r7, #8]
 801ad0c:	7c9b      	ldrb	r3, [r3, #18]
 801ad0e:	2b08      	cmp	r3, #8
 801ad10:	d902      	bls.n	801ad18 <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 801ad12:	f04f 33ff 	mov.w	r3, #4294967295
 801ad16:	e145      	b.n	801afa4 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801ad18:	68bb      	ldr	r3, [r7, #8]
 801ad1a:	6899      	ldr	r1, [r3, #8]
 801ad1c:	68bb      	ldr	r3, [r7, #8]
 801ad1e:	7c9b      	ldrb	r3, [r3, #18]
 801ad20:	461a      	mov	r2, r3
 801ad22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801ad26:	4618      	mov	r0, r3
 801ad28:	f001 fc6a 	bl	801c600 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801ad2c:	4b40      	ldr	r3, [pc, #256]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ad2e:	2200      	movs	r2, #0
 801ad30:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801ad34:	68bb      	ldr	r3, [r7, #8]
 801ad36:	681b      	ldr	r3, [r3, #0]
 801ad38:	4a3d      	ldr	r2, [pc, #244]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ad3a:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801ad3c:	68bb      	ldr	r3, [r7, #8]
 801ad3e:	7cda      	ldrb	r2, [r3, #19]
 801ad40:	4b3b      	ldr	r3, [pc, #236]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ad42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801ad46:	68bb      	ldr	r3, [r7, #8]
 801ad48:	699b      	ldr	r3, [r3, #24]
 801ad4a:	4a39      	ldr	r2, [pc, #228]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ad4c:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801ad4e:	4b38      	ldr	r3, [pc, #224]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ad50:	2200      	movs	r2, #0
 801ad52:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801ad54:	68bb      	ldr	r3, [r7, #8]
 801ad56:	685b      	ldr	r3, [r3, #4]
 801ad58:	b29b      	uxth	r3, r3
 801ad5a:	00db      	lsls	r3, r3, #3
 801ad5c:	b29a      	uxth	r2, r3
 801ad5e:	4b34      	ldr	r3, [pc, #208]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ad60:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801ad62:	4b33      	ldr	r3, [pc, #204]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ad64:	2204      	movs	r2, #4
 801ad66:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801ad68:	68bb      	ldr	r3, [r7, #8]
 801ad6a:	7c9b      	ldrb	r3, [r3, #18]
 801ad6c:	00db      	lsls	r3, r3, #3
 801ad6e:	b2da      	uxtb	r2, r3
 801ad70:	4b2f      	ldr	r3, [pc, #188]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ad72:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801ad74:	4b2e      	ldr	r3, [pc, #184]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ad76:	2200      	movs	r2, #0
 801ad78:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801ad7a:	68bb      	ldr	r3, [r7, #8]
 801ad7c:	7d9b      	ldrb	r3, [r3, #22]
 801ad7e:	2b02      	cmp	r3, #2
 801ad80:	d003      	beq.n	801ad8a <RadioSetTxGenericConfig+0x242>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801ad82:	68bb      	ldr	r3, [r7, #8]
 801ad84:	7d1b      	ldrb	r3, [r3, #20]
 801ad86:	2b02      	cmp	r3, #2
 801ad88:	d12a      	bne.n	801ade0 <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801ad8a:	68bb      	ldr	r3, [r7, #8]
 801ad8c:	7d5b      	ldrb	r3, [r3, #21]
 801ad8e:	2bf1      	cmp	r3, #241	@ 0xf1
 801ad90:	d00a      	beq.n	801ada8 <RadioSetTxGenericConfig+0x260>
 801ad92:	68bb      	ldr	r3, [r7, #8]
 801ad94:	7d5b      	ldrb	r3, [r3, #21]
 801ad96:	2bf2      	cmp	r3, #242	@ 0xf2
 801ad98:	d006      	beq.n	801ada8 <RadioSetTxGenericConfig+0x260>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801ad9a:	68bb      	ldr	r3, [r7, #8]
 801ad9c:	7d5b      	ldrb	r3, [r3, #21]
 801ad9e:	2b01      	cmp	r3, #1
 801ada0:	d002      	beq.n	801ada8 <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 801ada2:	f04f 33ff 	mov.w	r3, #4294967295
 801ada6:	e0fd      	b.n	801afa4 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 801ada8:	2301      	movs	r3, #1
 801adaa:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 801adac:	68bb      	ldr	r3, [r7, #8]
 801adae:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801adb0:	4b20      	ldr	r3, [pc, #128]	@ (801ae34 <RadioSetTxGenericConfig+0x2ec>)
 801adb2:	6819      	ldr	r1, [r3, #0]
 801adb4:	f107 0314 	add.w	r3, r7, #20
 801adb8:	4a1f      	ldr	r2, [pc, #124]	@ (801ae38 <RadioSetTxGenericConfig+0x2f0>)
 801adba:	4618      	mov	r0, r3
 801adbc:	f001 fb20 	bl	801c400 <RFW_Init>
 801adc0:	4603      	mov	r3, r0
 801adc2:	2b00      	cmp	r3, #0
 801adc4:	d002      	beq.n	801adcc <RadioSetTxGenericConfig+0x284>
            {
                return -1;
 801adc6:	f04f 33ff 	mov.w	r3, #4294967295
 801adca:	e0eb      	b.n	801afa4 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801adcc:	4b18      	ldr	r3, [pc, #96]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801adce:	2200      	movs	r2, #0
 801add0:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801add2:	4b17      	ldr	r3, [pc, #92]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801add4:	2201      	movs	r2, #1
 801add6:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801add8:	4b15      	ldr	r3, [pc, #84]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801adda:	2200      	movs	r2, #0
 801addc:	755a      	strb	r2, [r3, #21]
        {
 801adde:	e00b      	b.n	801adf8 <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801ade0:	68bb      	ldr	r3, [r7, #8]
 801ade2:	7d5a      	ldrb	r2, [r3, #21]
 801ade4:	4b12      	ldr	r3, [pc, #72]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801ade6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801ade8:	68bb      	ldr	r3, [r7, #8]
 801adea:	7d9a      	ldrb	r2, [r3, #22]
 801adec:	4b10      	ldr	r3, [pc, #64]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801adee:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801adf0:	68bb      	ldr	r3, [r7, #8]
 801adf2:	7d1a      	ldrb	r2, [r3, #20]
 801adf4:	4b0e      	ldr	r3, [pc, #56]	@ (801ae30 <RadioSetTxGenericConfig+0x2e8>)
 801adf6:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801adf8:	f7fe fff7 	bl	8019dea <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801adfc:	2000      	movs	r0, #0
 801adfe:	f7fe f98b 	bl	8019118 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ae02:	480e      	ldr	r0, [pc, #56]	@ (801ae3c <RadioSetTxGenericConfig+0x2f4>)
 801ae04:	f000 fdf4 	bl	801b9f0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ae08:	480d      	ldr	r0, [pc, #52]	@ (801ae40 <RadioSetTxGenericConfig+0x2f8>)
 801ae0a:	f000 febf 	bl	801bb8c <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801ae0e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801ae12:	4618      	mov	r0, r3
 801ae14:	f000 f97f 	bl	801b116 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801ae18:	68bb      	ldr	r3, [r7, #8]
 801ae1a:	8a1b      	ldrh	r3, [r3, #16]
 801ae1c:	4618      	mov	r0, r3
 801ae1e:	f000 f9c9 	bl	801b1b4 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801ae22:	68bb      	ldr	r3, [r7, #8]
 801ae24:	899b      	ldrh	r3, [r3, #12]
 801ae26:	4618      	mov	r0, r3
 801ae28:	f000 f9a4 	bl	801b174 <SUBGRF_SetCrcPolynomial>
        break;
 801ae2c:	e0a6      	b.n	801af7c <RadioSetTxGenericConfig+0x434>
 801ae2e:	bf00      	nop
 801ae30:	200022cc 	.word	0x200022cc
 801ae34:	200022c8 	.word	0x200022c8
 801ae38:	20002328 	.word	0x20002328
 801ae3c:	20002304 	.word	0x20002304
 801ae40:	200022da 	.word	0x200022da
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801ae44:	4b59      	ldr	r3, [pc, #356]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801ae46:	2201      	movs	r2, #1
 801ae48:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801ae4c:	68bb      	ldr	r3, [r7, #8]
 801ae4e:	781a      	ldrb	r2, [r3, #0]
 801ae50:	4b56      	ldr	r3, [pc, #344]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801ae52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801ae56:	68bb      	ldr	r3, [r7, #8]
 801ae58:	785a      	ldrb	r2, [r3, #1]
 801ae5a:	4b54      	ldr	r3, [pc, #336]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801ae5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801ae60:	68bb      	ldr	r3, [r7, #8]
 801ae62:	789a      	ldrb	r2, [r3, #2]
 801ae64:	4b51      	ldr	r3, [pc, #324]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801ae66:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801ae6a:	68bb      	ldr	r3, [r7, #8]
 801ae6c:	78db      	ldrb	r3, [r3, #3]
 801ae6e:	2b02      	cmp	r3, #2
 801ae70:	d010      	beq.n	801ae94 <RadioSetTxGenericConfig+0x34c>
 801ae72:	2b02      	cmp	r3, #2
 801ae74:	dc20      	bgt.n	801aeb8 <RadioSetTxGenericConfig+0x370>
 801ae76:	2b00      	cmp	r3, #0
 801ae78:	d002      	beq.n	801ae80 <RadioSetTxGenericConfig+0x338>
 801ae7a:	2b01      	cmp	r3, #1
 801ae7c:	d005      	beq.n	801ae8a <RadioSetTxGenericConfig+0x342>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 801ae7e:	e01b      	b.n	801aeb8 <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801ae80:	4b4a      	ldr	r3, [pc, #296]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801ae82:	2200      	movs	r2, #0
 801ae84:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801ae88:	e017      	b.n	801aeba <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801ae8a:	4b48      	ldr	r3, [pc, #288]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801ae8c:	2201      	movs	r2, #1
 801ae8e:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801ae92:	e012      	b.n	801aeba <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801ae94:	68bb      	ldr	r3, [r7, #8]
 801ae96:	781b      	ldrb	r3, [r3, #0]
 801ae98:	2b0b      	cmp	r3, #11
 801ae9a:	d003      	beq.n	801aea4 <RadioSetTxGenericConfig+0x35c>
 801ae9c:	68bb      	ldr	r3, [r7, #8]
 801ae9e:	781b      	ldrb	r3, [r3, #0]
 801aea0:	2b0c      	cmp	r3, #12
 801aea2:	d104      	bne.n	801aeae <RadioSetTxGenericConfig+0x366>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801aea4:	4b41      	ldr	r3, [pc, #260]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801aea6:	2201      	movs	r2, #1
 801aea8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801aeac:	e005      	b.n	801aeba <RadioSetTxGenericConfig+0x372>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801aeae:	4b3f      	ldr	r3, [pc, #252]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801aeb0:	2200      	movs	r2, #0
 801aeb2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801aeb6:	e000      	b.n	801aeba <RadioSetTxGenericConfig+0x372>
            break;
 801aeb8:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801aeba:	4b3c      	ldr	r3, [pc, #240]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801aebc:	2201      	movs	r2, #1
 801aebe:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801aec0:	68bb      	ldr	r3, [r7, #8]
 801aec2:	889a      	ldrh	r2, [r3, #4]
 801aec4:	4b39      	ldr	r3, [pc, #228]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801aec6:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801aec8:	68bb      	ldr	r3, [r7, #8]
 801aeca:	799a      	ldrb	r2, [r3, #6]
 801aecc:	4b37      	ldr	r3, [pc, #220]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801aece:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801aed0:	68bb      	ldr	r3, [r7, #8]
 801aed2:	79da      	ldrb	r2, [r3, #7]
 801aed4:	4b35      	ldr	r3, [pc, #212]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801aed6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801aeda:	68bb      	ldr	r3, [r7, #8]
 801aedc:	7a1a      	ldrb	r2, [r3, #8]
 801aede:	4b33      	ldr	r3, [pc, #204]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801aee0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 801aee4:	f7fe ff81 	bl	8019dea <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801aee8:	2001      	movs	r0, #1
 801aeea:	f7fe f915 	bl	8019118 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801aeee:	4830      	ldr	r0, [pc, #192]	@ (801afb0 <RadioSetTxGenericConfig+0x468>)
 801aef0:	f000 fd7e 	bl	801b9f0 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801aef4:	482f      	ldr	r0, [pc, #188]	@ (801afb4 <RadioSetTxGenericConfig+0x46c>)
 801aef6:	f000 fe49 	bl	801bb8c <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801aefa:	4b2c      	ldr	r3, [pc, #176]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801aefc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801af00:	2b06      	cmp	r3, #6
 801af02:	d10d      	bne.n	801af20 <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801af04:	f640 0089 	movw	r0, #2185	@ 0x889
 801af08:	f000 ffa8 	bl	801be5c <SUBGRF_ReadRegister>
 801af0c:	4603      	mov	r3, r0
 801af0e:	f023 0304 	bic.w	r3, r3, #4
 801af12:	b2db      	uxtb	r3, r3
 801af14:	4619      	mov	r1, r3
 801af16:	f640 0089 	movw	r0, #2185	@ 0x889
 801af1a:	f000 ff7d 	bl	801be18 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 801af1e:	e02d      	b.n	801af7c <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801af20:	f640 0089 	movw	r0, #2185	@ 0x889
 801af24:	f000 ff9a 	bl	801be5c <SUBGRF_ReadRegister>
 801af28:	4603      	mov	r3, r0
 801af2a:	f043 0304 	orr.w	r3, r3, #4
 801af2e:	b2db      	uxtb	r3, r3
 801af30:	4619      	mov	r1, r3
 801af32:	f640 0089 	movw	r0, #2185	@ 0x889
 801af36:	f000 ff6f 	bl	801be18 <SUBGRF_WriteRegister>
        break;
 801af3a:	e01f      	b.n	801af7c <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801af3c:	68bb      	ldr	r3, [r7, #8]
 801af3e:	681b      	ldr	r3, [r3, #0]
 801af40:	2b00      	cmp	r3, #0
 801af42:	d004      	beq.n	801af4e <RadioSetTxGenericConfig+0x406>
 801af44:	68bb      	ldr	r3, [r7, #8]
 801af46:	681b      	ldr	r3, [r3, #0]
 801af48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801af4c:	d902      	bls.n	801af54 <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 801af4e:	f04f 33ff 	mov.w	r3, #4294967295
 801af52:	e027      	b.n	801afa4 <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 801af54:	2003      	movs	r0, #3
 801af56:	f7fe f8df 	bl	8019118 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801af5a:	4b14      	ldr	r3, [pc, #80]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801af5c:	2202      	movs	r2, #2
 801af5e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801af62:	68bb      	ldr	r3, [r7, #8]
 801af64:	681b      	ldr	r3, [r3, #0]
 801af66:	4a11      	ldr	r2, [pc, #68]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801af68:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801af6a:	4b10      	ldr	r3, [pc, #64]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801af6c:	2216      	movs	r2, #22
 801af6e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801af72:	480f      	ldr	r0, [pc, #60]	@ (801afb0 <RadioSetTxGenericConfig+0x468>)
 801af74:	f000 fd3c 	bl	801b9f0 <SUBGRF_SetModulationParams>
        break;
 801af78:	e000      	b.n	801af7c <RadioSetTxGenericConfig+0x434>
    default:
        break;
 801af7a:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801af7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801af80:	4618      	mov	r0, r3
 801af82:	f001 f87f 	bl	801c084 <SUBGRF_SetRfTxPower>
 801af86:	4603      	mov	r3, r0
 801af88:	461a      	mov	r2, r3
 801af8a:	4b08      	ldr	r3, [pc, #32]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801af8c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801af90:	4b06      	ldr	r3, [pc, #24]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801af92:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 801af96:	4618      	mov	r0, r3
 801af98:	f001 fa53 	bl	801c442 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801af9c:	4a03      	ldr	r2, [pc, #12]	@ (801afac <RadioSetTxGenericConfig+0x464>)
 801af9e:	687b      	ldr	r3, [r7, #4]
 801afa0:	6053      	str	r3, [r2, #4]
    return 0;
 801afa2:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801afa4:	4618      	mov	r0, r3
 801afa6:	3738      	adds	r7, #56	@ 0x38
 801afa8:	46bd      	mov	sp, r7
 801afaa:	bd80      	pop	{r7, pc}
 801afac:	200022cc 	.word	0x200022cc
 801afb0:	20002304 	.word	0x20002304
 801afb4:	200022da 	.word	0x200022da

0801afb8 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 801afb8:	b480      	push	{r7}
 801afba:	b085      	sub	sp, #20
 801afbc:	af00      	add	r7, sp, #0
 801afbe:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 801afc0:	2301      	movs	r3, #1
 801afc2:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 801afc4:	7bfb      	ldrb	r3, [r7, #15]
}
 801afc6:	4618      	mov	r0, r3
 801afc8:	3714      	adds	r7, #20
 801afca:	46bd      	mov	sp, r7
 801afcc:	bc80      	pop	{r7}
 801afce:	4770      	bx	lr

0801afd0 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 801afd0:	b480      	push	{r7}
 801afd2:	b083      	sub	sp, #12
 801afd4:	af00      	add	r7, sp, #0
 801afd6:	6078      	str	r0, [r7, #4]
 801afd8:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 801afda:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 801afdc:	4618      	mov	r0, r3
 801afde:	370c      	adds	r7, #12
 801afe0:	46bd      	mov	sp, r7
 801afe2:	bc80      	pop	{r7}
 801afe4:	4770      	bx	lr
	...

0801afe8 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801afe8:	b580      	push	{r7, lr}
 801afea:	b084      	sub	sp, #16
 801afec:	af00      	add	r7, sp, #0
 801afee:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801aff0:	687b      	ldr	r3, [r7, #4]
 801aff2:	2b00      	cmp	r3, #0
 801aff4:	d002      	beq.n	801affc <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801aff6:	4a1d      	ldr	r2, [pc, #116]	@ (801b06c <SUBGRF_Init+0x84>)
 801aff8:	687b      	ldr	r3, [r7, #4]
 801affa:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801affc:	f7e7 f990 	bl	8002320 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801b000:	2002      	movs	r0, #2
 801b002:	f001 f91b 	bl	801c23c <Radio_SMPS_Set>

    ImageCalibrated = false;
 801b006:	4b1a      	ldr	r3, [pc, #104]	@ (801b070 <SUBGRF_Init+0x88>)
 801b008:	2200      	movs	r2, #0
 801b00a:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801b00c:	2000      	movs	r0, #0
 801b00e:	f000 f97f 	bl	801b310 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801b012:	f7f1 f9a5 	bl	800c360 <RBI_IsTCXO>
 801b016:	4603      	mov	r3, r0
 801b018:	2b01      	cmp	r3, #1
 801b01a:	d10e      	bne.n	801b03a <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801b01c:	2140      	movs	r1, #64	@ 0x40
 801b01e:	2001      	movs	r0, #1
 801b020:	f000 fb8a 	bl	801b738 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801b024:	2100      	movs	r1, #0
 801b026:	f640 1011 	movw	r0, #2321	@ 0x911
 801b02a:	f000 fef5 	bl	801be18 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801b02e:	237f      	movs	r3, #127	@ 0x7f
 801b030:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801b032:	7b38      	ldrb	r0, [r7, #12]
 801b034:	f000 fa8d 	bl	801b552 <SUBGRF_Calibrate>
 801b038:	e009      	b.n	801b04e <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801b03a:	2120      	movs	r1, #32
 801b03c:	f640 1011 	movw	r0, #2321	@ 0x911
 801b040:	f000 feea 	bl	801be18 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801b044:	2120      	movs	r1, #32
 801b046:	f640 1012 	movw	r0, #2322	@ 0x912
 801b04a:	f000 fee5 	bl	801be18 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801b04e:	210e      	movs	r1, #14
 801b050:	f640 101f 	movw	r0, #2335	@ 0x91f
 801b054:	f000 fee0 	bl	801be18 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 801b058:	f7f1 f966 	bl	800c328 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801b05c:	4b05      	ldr	r3, [pc, #20]	@ (801b074 <SUBGRF_Init+0x8c>)
 801b05e:	2201      	movs	r2, #1
 801b060:	701a      	strb	r2, [r3, #0]
}
 801b062:	bf00      	nop
 801b064:	3710      	adds	r7, #16
 801b066:	46bd      	mov	sp, r7
 801b068:	bd80      	pop	{r7, pc}
 801b06a:	bf00      	nop
 801b06c:	20002364 	.word	0x20002364
 801b070:	20002360 	.word	0x20002360
 801b074:	20002358 	.word	0x20002358

0801b078 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801b078:	b480      	push	{r7}
 801b07a:	af00      	add	r7, sp, #0
    return OperatingMode;
 801b07c:	4b02      	ldr	r3, [pc, #8]	@ (801b088 <SUBGRF_GetOperatingMode+0x10>)
 801b07e:	781b      	ldrb	r3, [r3, #0]
}
 801b080:	4618      	mov	r0, r3
 801b082:	46bd      	mov	sp, r7
 801b084:	bc80      	pop	{r7}
 801b086:	4770      	bx	lr
 801b088:	20002358 	.word	0x20002358

0801b08c <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801b08c:	b580      	push	{r7, lr}
 801b08e:	b082      	sub	sp, #8
 801b090:	af00      	add	r7, sp, #0
 801b092:	6078      	str	r0, [r7, #4]
 801b094:	460b      	mov	r3, r1
 801b096:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801b098:	78fb      	ldrb	r3, [r7, #3]
 801b09a:	461a      	mov	r2, r3
 801b09c:	6879      	ldr	r1, [r7, #4]
 801b09e:	2000      	movs	r0, #0
 801b0a0:	f000 ff40 	bl	801bf24 <SUBGRF_WriteBuffer>
}
 801b0a4:	bf00      	nop
 801b0a6:	3708      	adds	r7, #8
 801b0a8:	46bd      	mov	sp, r7
 801b0aa:	bd80      	pop	{r7, pc}

0801b0ac <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801b0ac:	b580      	push	{r7, lr}
 801b0ae:	b086      	sub	sp, #24
 801b0b0:	af00      	add	r7, sp, #0
 801b0b2:	60f8      	str	r0, [r7, #12]
 801b0b4:	60b9      	str	r1, [r7, #8]
 801b0b6:	4613      	mov	r3, r2
 801b0b8:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801b0ba:	2300      	movs	r3, #0
 801b0bc:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801b0be:	f107 0317 	add.w	r3, r7, #23
 801b0c2:	4619      	mov	r1, r3
 801b0c4:	68b8      	ldr	r0, [r7, #8]
 801b0c6:	f000 fe29 	bl	801bd1c <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801b0ca:	68bb      	ldr	r3, [r7, #8]
 801b0cc:	781b      	ldrb	r3, [r3, #0]
 801b0ce:	79fa      	ldrb	r2, [r7, #7]
 801b0d0:	429a      	cmp	r2, r3
 801b0d2:	d201      	bcs.n	801b0d8 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801b0d4:	2301      	movs	r3, #1
 801b0d6:	e007      	b.n	801b0e8 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801b0d8:	7df8      	ldrb	r0, [r7, #23]
 801b0da:	68bb      	ldr	r3, [r7, #8]
 801b0dc:	781b      	ldrb	r3, [r3, #0]
 801b0de:	461a      	mov	r2, r3
 801b0e0:	68f9      	ldr	r1, [r7, #12]
 801b0e2:	f000 ff41 	bl	801bf68 <SUBGRF_ReadBuffer>

    return 0;
 801b0e6:	2300      	movs	r3, #0
}
 801b0e8:	4618      	mov	r0, r3
 801b0ea:	3718      	adds	r7, #24
 801b0ec:	46bd      	mov	sp, r7
 801b0ee:	bd80      	pop	{r7, pc}

0801b0f0 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801b0f0:	b580      	push	{r7, lr}
 801b0f2:	b084      	sub	sp, #16
 801b0f4:	af00      	add	r7, sp, #0
 801b0f6:	60f8      	str	r0, [r7, #12]
 801b0f8:	460b      	mov	r3, r1
 801b0fa:	607a      	str	r2, [r7, #4]
 801b0fc:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801b0fe:	7afb      	ldrb	r3, [r7, #11]
 801b100:	4619      	mov	r1, r3
 801b102:	68f8      	ldr	r0, [r7, #12]
 801b104:	f7ff ffc2 	bl	801b08c <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801b108:	6878      	ldr	r0, [r7, #4]
 801b10a:	f000 f91d 	bl	801b348 <SUBGRF_SetTx>
}
 801b10e:	bf00      	nop
 801b110:	3710      	adds	r7, #16
 801b112:	46bd      	mov	sp, r7
 801b114:	bd80      	pop	{r7, pc}

0801b116 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801b116:	b580      	push	{r7, lr}
 801b118:	b082      	sub	sp, #8
 801b11a:	af00      	add	r7, sp, #0
 801b11c:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801b11e:	2208      	movs	r2, #8
 801b120:	6879      	ldr	r1, [r7, #4]
 801b122:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 801b126:	f000 feb9 	bl	801be9c <SUBGRF_WriteRegisters>
    return 0;
 801b12a:	2300      	movs	r3, #0
}
 801b12c:	4618      	mov	r0, r3
 801b12e:	3708      	adds	r7, #8
 801b130:	46bd      	mov	sp, r7
 801b132:	bd80      	pop	{r7, pc}

0801b134 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801b134:	b580      	push	{r7, lr}
 801b136:	b084      	sub	sp, #16
 801b138:	af00      	add	r7, sp, #0
 801b13a:	4603      	mov	r3, r0
 801b13c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801b13e:	88fb      	ldrh	r3, [r7, #6]
 801b140:	0a1b      	lsrs	r3, r3, #8
 801b142:	b29b      	uxth	r3, r3
 801b144:	b2db      	uxtb	r3, r3
 801b146:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801b148:	88fb      	ldrh	r3, [r7, #6]
 801b14a:	b2db      	uxtb	r3, r3
 801b14c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801b14e:	f000 fb77 	bl	801b840 <SUBGRF_GetPacketType>
 801b152:	4603      	mov	r3, r0
 801b154:	2b00      	cmp	r3, #0
 801b156:	d108      	bne.n	801b16a <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801b158:	f107 030c 	add.w	r3, r7, #12
 801b15c:	2202      	movs	r2, #2
 801b15e:	4619      	mov	r1, r3
 801b160:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 801b164:	f000 fe9a 	bl	801be9c <SUBGRF_WriteRegisters>
            break;
 801b168:	e000      	b.n	801b16c <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801b16a:	bf00      	nop
    }
}
 801b16c:	bf00      	nop
 801b16e:	3710      	adds	r7, #16
 801b170:	46bd      	mov	sp, r7
 801b172:	bd80      	pop	{r7, pc}

0801b174 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801b174:	b580      	push	{r7, lr}
 801b176:	b084      	sub	sp, #16
 801b178:	af00      	add	r7, sp, #0
 801b17a:	4603      	mov	r3, r0
 801b17c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801b17e:	88fb      	ldrh	r3, [r7, #6]
 801b180:	0a1b      	lsrs	r3, r3, #8
 801b182:	b29b      	uxth	r3, r3
 801b184:	b2db      	uxtb	r3, r3
 801b186:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801b188:	88fb      	ldrh	r3, [r7, #6]
 801b18a:	b2db      	uxtb	r3, r3
 801b18c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801b18e:	f000 fb57 	bl	801b840 <SUBGRF_GetPacketType>
 801b192:	4603      	mov	r3, r0
 801b194:	2b00      	cmp	r3, #0
 801b196:	d108      	bne.n	801b1aa <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801b198:	f107 030c 	add.w	r3, r7, #12
 801b19c:	2202      	movs	r2, #2
 801b19e:	4619      	mov	r1, r3
 801b1a0:	f240 60be 	movw	r0, #1726	@ 0x6be
 801b1a4:	f000 fe7a 	bl	801be9c <SUBGRF_WriteRegisters>
            break;
 801b1a8:	e000      	b.n	801b1ac <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801b1aa:	bf00      	nop
    }
}
 801b1ac:	bf00      	nop
 801b1ae:	3710      	adds	r7, #16
 801b1b0:	46bd      	mov	sp, r7
 801b1b2:	bd80      	pop	{r7, pc}

0801b1b4 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801b1b4:	b580      	push	{r7, lr}
 801b1b6:	b084      	sub	sp, #16
 801b1b8:	af00      	add	r7, sp, #0
 801b1ba:	4603      	mov	r3, r0
 801b1bc:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801b1be:	2300      	movs	r3, #0
 801b1c0:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801b1c2:	f000 fb3d 	bl	801b840 <SUBGRF_GetPacketType>
 801b1c6:	4603      	mov	r3, r0
 801b1c8:	2b00      	cmp	r3, #0
 801b1ca:	d121      	bne.n	801b210 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801b1cc:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801b1d0:	f000 fe44 	bl	801be5c <SUBGRF_ReadRegister>
 801b1d4:	4603      	mov	r3, r0
 801b1d6:	f023 0301 	bic.w	r3, r3, #1
 801b1da:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801b1dc:	88fb      	ldrh	r3, [r7, #6]
 801b1de:	0a1b      	lsrs	r3, r3, #8
 801b1e0:	b29b      	uxth	r3, r3
 801b1e2:	b25b      	sxtb	r3, r3
 801b1e4:	f003 0301 	and.w	r3, r3, #1
 801b1e8:	b25a      	sxtb	r2, r3
 801b1ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b1ee:	4313      	orrs	r3, r2
 801b1f0:	b25b      	sxtb	r3, r3
 801b1f2:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801b1f4:	7bfb      	ldrb	r3, [r7, #15]
 801b1f6:	4619      	mov	r1, r3
 801b1f8:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 801b1fc:	f000 fe0c 	bl	801be18 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801b200:	88fb      	ldrh	r3, [r7, #6]
 801b202:	b2db      	uxtb	r3, r3
 801b204:	4619      	mov	r1, r3
 801b206:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 801b20a:	f000 fe05 	bl	801be18 <SUBGRF_WriteRegister>
            break;
 801b20e:	e000      	b.n	801b212 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801b210:	bf00      	nop
    }
}
 801b212:	bf00      	nop
 801b214:	3710      	adds	r7, #16
 801b216:	46bd      	mov	sp, r7
 801b218:	bd80      	pop	{r7, pc}

0801b21a <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801b21a:	b580      	push	{r7, lr}
 801b21c:	b082      	sub	sp, #8
 801b21e:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801b220:	2300      	movs	r3, #0
 801b222:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801b224:	2300      	movs	r3, #0
 801b226:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801b228:	2300      	movs	r3, #0
 801b22a:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801b22c:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801b230:	f000 fe14 	bl	801be5c <SUBGRF_ReadRegister>
 801b234:	4603      	mov	r3, r0
 801b236:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801b238:	79fb      	ldrb	r3, [r7, #7]
 801b23a:	f023 0301 	bic.w	r3, r3, #1
 801b23e:	b2db      	uxtb	r3, r3
 801b240:	4619      	mov	r1, r3
 801b242:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801b246:	f000 fde7 	bl	801be18 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801b24a:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801b24e:	f000 fe05 	bl	801be5c <SUBGRF_ReadRegister>
 801b252:	4603      	mov	r3, r0
 801b254:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801b256:	79bb      	ldrb	r3, [r7, #6]
 801b258:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801b25c:	b2db      	uxtb	r3, r3
 801b25e:	4619      	mov	r1, r3
 801b260:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801b264:	f000 fdd8 	bl	801be18 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801b268:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 801b26c:	f000 f88c 	bl	801b388 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801b270:	463b      	mov	r3, r7
 801b272:	2204      	movs	r2, #4
 801b274:	4619      	mov	r1, r3
 801b276:	f640 0019 	movw	r0, #2073	@ 0x819
 801b27a:	f000 fe31 	bl	801bee0 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801b27e:	2000      	movs	r0, #0
 801b280:	f000 f846 	bl	801b310 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801b284:	79fb      	ldrb	r3, [r7, #7]
 801b286:	4619      	mov	r1, r3
 801b288:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 801b28c:	f000 fdc4 	bl	801be18 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801b290:	79bb      	ldrb	r3, [r7, #6]
 801b292:	4619      	mov	r1, r3
 801b294:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 801b298:	f000 fdbe 	bl	801be18 <SUBGRF_WriteRegister>

    return number;
 801b29c:	683b      	ldr	r3, [r7, #0]
}
 801b29e:	4618      	mov	r0, r3
 801b2a0:	3708      	adds	r7, #8
 801b2a2:	46bd      	mov	sp, r7
 801b2a4:	bd80      	pop	{r7, pc}
	...

0801b2a8 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801b2a8:	b580      	push	{r7, lr}
 801b2aa:	b084      	sub	sp, #16
 801b2ac:	af00      	add	r7, sp, #0
 801b2ae:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801b2b0:	2000      	movs	r0, #0
 801b2b2:	f7f1 f840 	bl	800c336 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801b2b6:	2002      	movs	r0, #2
 801b2b8:	f000 ffc0 	bl	801c23c <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b2bc:	793b      	ldrb	r3, [r7, #4]
 801b2be:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801b2c2:	b2db      	uxtb	r3, r3
 801b2c4:	b25b      	sxtb	r3, r3
 801b2c6:	009b      	lsls	r3, r3, #2
 801b2c8:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801b2ca:	793b      	ldrb	r3, [r7, #4]
 801b2cc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801b2d0:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b2d2:	b25b      	sxtb	r3, r3
 801b2d4:	005b      	lsls	r3, r3, #1
 801b2d6:	b25b      	sxtb	r3, r3
 801b2d8:	4313      	orrs	r3, r2
 801b2da:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801b2dc:	793b      	ldrb	r3, [r7, #4]
 801b2de:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801b2e2:	b2db      	uxtb	r3, r3
 801b2e4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801b2e6:	4313      	orrs	r3, r2
 801b2e8:	b25b      	sxtb	r3, r3
 801b2ea:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801b2ec:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801b2ee:	f107 030f 	add.w	r3, r7, #15
 801b2f2:	2201      	movs	r2, #1
 801b2f4:	4619      	mov	r1, r3
 801b2f6:	2084      	movs	r0, #132	@ 0x84
 801b2f8:	f000 fe58 	bl	801bfac <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801b2fc:	4b03      	ldr	r3, [pc, #12]	@ (801b30c <SUBGRF_SetSleep+0x64>)
 801b2fe:	2200      	movs	r2, #0
 801b300:	701a      	strb	r2, [r3, #0]
}
 801b302:	bf00      	nop
 801b304:	3710      	adds	r7, #16
 801b306:	46bd      	mov	sp, r7
 801b308:	bd80      	pop	{r7, pc}
 801b30a:	bf00      	nop
 801b30c:	20002358 	.word	0x20002358

0801b310 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801b310:	b580      	push	{r7, lr}
 801b312:	b082      	sub	sp, #8
 801b314:	af00      	add	r7, sp, #0
 801b316:	4603      	mov	r3, r0
 801b318:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801b31a:	1dfb      	adds	r3, r7, #7
 801b31c:	2201      	movs	r2, #1
 801b31e:	4619      	mov	r1, r3
 801b320:	2080      	movs	r0, #128	@ 0x80
 801b322:	f000 fe43 	bl	801bfac <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801b326:	79fb      	ldrb	r3, [r7, #7]
 801b328:	2b00      	cmp	r3, #0
 801b32a:	d103      	bne.n	801b334 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801b32c:	4b05      	ldr	r3, [pc, #20]	@ (801b344 <SUBGRF_SetStandby+0x34>)
 801b32e:	2201      	movs	r2, #1
 801b330:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801b332:	e002      	b.n	801b33a <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801b334:	4b03      	ldr	r3, [pc, #12]	@ (801b344 <SUBGRF_SetStandby+0x34>)
 801b336:	2202      	movs	r2, #2
 801b338:	701a      	strb	r2, [r3, #0]
}
 801b33a:	bf00      	nop
 801b33c:	3708      	adds	r7, #8
 801b33e:	46bd      	mov	sp, r7
 801b340:	bd80      	pop	{r7, pc}
 801b342:	bf00      	nop
 801b344:	20002358 	.word	0x20002358

0801b348 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801b348:	b580      	push	{r7, lr}
 801b34a:	b084      	sub	sp, #16
 801b34c:	af00      	add	r7, sp, #0
 801b34e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801b350:	4b0c      	ldr	r3, [pc, #48]	@ (801b384 <SUBGRF_SetTx+0x3c>)
 801b352:	2204      	movs	r2, #4
 801b354:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b356:	687b      	ldr	r3, [r7, #4]
 801b358:	0c1b      	lsrs	r3, r3, #16
 801b35a:	b2db      	uxtb	r3, r3
 801b35c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b35e:	687b      	ldr	r3, [r7, #4]
 801b360:	0a1b      	lsrs	r3, r3, #8
 801b362:	b2db      	uxtb	r3, r3
 801b364:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b366:	687b      	ldr	r3, [r7, #4]
 801b368:	b2db      	uxtb	r3, r3
 801b36a:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801b36c:	f107 030c 	add.w	r3, r7, #12
 801b370:	2203      	movs	r2, #3
 801b372:	4619      	mov	r1, r3
 801b374:	2083      	movs	r0, #131	@ 0x83
 801b376:	f000 fe19 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b37a:	bf00      	nop
 801b37c:	3710      	adds	r7, #16
 801b37e:	46bd      	mov	sp, r7
 801b380:	bd80      	pop	{r7, pc}
 801b382:	bf00      	nop
 801b384:	20002358 	.word	0x20002358

0801b388 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801b388:	b580      	push	{r7, lr}
 801b38a:	b084      	sub	sp, #16
 801b38c:	af00      	add	r7, sp, #0
 801b38e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801b390:	4b0c      	ldr	r3, [pc, #48]	@ (801b3c4 <SUBGRF_SetRx+0x3c>)
 801b392:	2205      	movs	r2, #5
 801b394:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b396:	687b      	ldr	r3, [r7, #4]
 801b398:	0c1b      	lsrs	r3, r3, #16
 801b39a:	b2db      	uxtb	r3, r3
 801b39c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b39e:	687b      	ldr	r3, [r7, #4]
 801b3a0:	0a1b      	lsrs	r3, r3, #8
 801b3a2:	b2db      	uxtb	r3, r3
 801b3a4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b3a6:	687b      	ldr	r3, [r7, #4]
 801b3a8:	b2db      	uxtb	r3, r3
 801b3aa:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801b3ac:	f107 030c 	add.w	r3, r7, #12
 801b3b0:	2203      	movs	r2, #3
 801b3b2:	4619      	mov	r1, r3
 801b3b4:	2082      	movs	r0, #130	@ 0x82
 801b3b6:	f000 fdf9 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b3ba:	bf00      	nop
 801b3bc:	3710      	adds	r7, #16
 801b3be:	46bd      	mov	sp, r7
 801b3c0:	bd80      	pop	{r7, pc}
 801b3c2:	bf00      	nop
 801b3c4:	20002358 	.word	0x20002358

0801b3c8 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801b3c8:	b580      	push	{r7, lr}
 801b3ca:	b084      	sub	sp, #16
 801b3cc:	af00      	add	r7, sp, #0
 801b3ce:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801b3d0:	4b0e      	ldr	r3, [pc, #56]	@ (801b40c <SUBGRF_SetRxBoosted+0x44>)
 801b3d2:	2205      	movs	r2, #5
 801b3d4:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801b3d6:	2197      	movs	r1, #151	@ 0x97
 801b3d8:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 801b3dc:	f000 fd1c 	bl	801be18 <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b3e0:	687b      	ldr	r3, [r7, #4]
 801b3e2:	0c1b      	lsrs	r3, r3, #16
 801b3e4:	b2db      	uxtb	r3, r3
 801b3e6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b3e8:	687b      	ldr	r3, [r7, #4]
 801b3ea:	0a1b      	lsrs	r3, r3, #8
 801b3ec:	b2db      	uxtb	r3, r3
 801b3ee:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801b3f0:	687b      	ldr	r3, [r7, #4]
 801b3f2:	b2db      	uxtb	r3, r3
 801b3f4:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801b3f6:	f107 030c 	add.w	r3, r7, #12
 801b3fa:	2203      	movs	r2, #3
 801b3fc:	4619      	mov	r1, r3
 801b3fe:	2082      	movs	r0, #130	@ 0x82
 801b400:	f000 fdd4 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b404:	bf00      	nop
 801b406:	3710      	adds	r7, #16
 801b408:	46bd      	mov	sp, r7
 801b40a:	bd80      	pop	{r7, pc}
 801b40c:	20002358 	.word	0x20002358

0801b410 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801b410:	b580      	push	{r7, lr}
 801b412:	b084      	sub	sp, #16
 801b414:	af00      	add	r7, sp, #0
 801b416:	6078      	str	r0, [r7, #4]
 801b418:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801b41a:	687b      	ldr	r3, [r7, #4]
 801b41c:	0c1b      	lsrs	r3, r3, #16
 801b41e:	b2db      	uxtb	r3, r3
 801b420:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801b422:	687b      	ldr	r3, [r7, #4]
 801b424:	0a1b      	lsrs	r3, r3, #8
 801b426:	b2db      	uxtb	r3, r3
 801b428:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801b42a:	687b      	ldr	r3, [r7, #4]
 801b42c:	b2db      	uxtb	r3, r3
 801b42e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801b430:	683b      	ldr	r3, [r7, #0]
 801b432:	0c1b      	lsrs	r3, r3, #16
 801b434:	b2db      	uxtb	r3, r3
 801b436:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801b438:	683b      	ldr	r3, [r7, #0]
 801b43a:	0a1b      	lsrs	r3, r3, #8
 801b43c:	b2db      	uxtb	r3, r3
 801b43e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801b440:	683b      	ldr	r3, [r7, #0]
 801b442:	b2db      	uxtb	r3, r3
 801b444:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801b446:	f107 0308 	add.w	r3, r7, #8
 801b44a:	2206      	movs	r2, #6
 801b44c:	4619      	mov	r1, r3
 801b44e:	2094      	movs	r0, #148	@ 0x94
 801b450:	f000 fdac 	bl	801bfac <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801b454:	4b03      	ldr	r3, [pc, #12]	@ (801b464 <SUBGRF_SetRxDutyCycle+0x54>)
 801b456:	2206      	movs	r2, #6
 801b458:	701a      	strb	r2, [r3, #0]
}
 801b45a:	bf00      	nop
 801b45c:	3710      	adds	r7, #16
 801b45e:	46bd      	mov	sp, r7
 801b460:	bd80      	pop	{r7, pc}
 801b462:	bf00      	nop
 801b464:	20002358 	.word	0x20002358

0801b468 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801b468:	b580      	push	{r7, lr}
 801b46a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801b46c:	2200      	movs	r2, #0
 801b46e:	2100      	movs	r1, #0
 801b470:	20c5      	movs	r0, #197	@ 0xc5
 801b472:	f000 fd9b 	bl	801bfac <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801b476:	4b02      	ldr	r3, [pc, #8]	@ (801b480 <SUBGRF_SetCad+0x18>)
 801b478:	2207      	movs	r2, #7
 801b47a:	701a      	strb	r2, [r3, #0]
}
 801b47c:	bf00      	nop
 801b47e:	bd80      	pop	{r7, pc}
 801b480:	20002358 	.word	0x20002358

0801b484 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801b484:	b580      	push	{r7, lr}
 801b486:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801b488:	2200      	movs	r2, #0
 801b48a:	2100      	movs	r1, #0
 801b48c:	20d1      	movs	r0, #209	@ 0xd1
 801b48e:	f000 fd8d 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b492:	bf00      	nop
 801b494:	bd80      	pop	{r7, pc}

0801b496 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801b496:	b580      	push	{r7, lr}
 801b498:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801b49a:	2200      	movs	r2, #0
 801b49c:	2100      	movs	r1, #0
 801b49e:	20d2      	movs	r0, #210	@ 0xd2
 801b4a0:	f000 fd84 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b4a4:	bf00      	nop
 801b4a6:	bd80      	pop	{r7, pc}

0801b4a8 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801b4a8:	b580      	push	{r7, lr}
 801b4aa:	b082      	sub	sp, #8
 801b4ac:	af00      	add	r7, sp, #0
 801b4ae:	4603      	mov	r3, r0
 801b4b0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801b4b2:	1dfb      	adds	r3, r7, #7
 801b4b4:	2201      	movs	r2, #1
 801b4b6:	4619      	mov	r1, r3
 801b4b8:	209f      	movs	r0, #159	@ 0x9f
 801b4ba:	f000 fd77 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b4be:	bf00      	nop
 801b4c0:	3708      	adds	r7, #8
 801b4c2:	46bd      	mov	sp, r7
 801b4c4:	bd80      	pop	{r7, pc}

0801b4c6 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801b4c6:	b580      	push	{r7, lr}
 801b4c8:	b084      	sub	sp, #16
 801b4ca:	af00      	add	r7, sp, #0
 801b4cc:	4603      	mov	r3, r0
 801b4ce:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801b4d0:	1dfb      	adds	r3, r7, #7
 801b4d2:	2201      	movs	r2, #1
 801b4d4:	4619      	mov	r1, r3
 801b4d6:	20a0      	movs	r0, #160	@ 0xa0
 801b4d8:	f000 fd68 	bl	801bfac <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801b4dc:	79fb      	ldrb	r3, [r7, #7]
 801b4de:	2b3f      	cmp	r3, #63	@ 0x3f
 801b4e0:	d91c      	bls.n	801b51c <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801b4e2:	79fb      	ldrb	r3, [r7, #7]
 801b4e4:	085b      	lsrs	r3, r3, #1
 801b4e6:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801b4e8:	2300      	movs	r3, #0
 801b4ea:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801b4ec:	2300      	movs	r3, #0
 801b4ee:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801b4f0:	e005      	b.n	801b4fe <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801b4f2:	7bfb      	ldrb	r3, [r7, #15]
 801b4f4:	089b      	lsrs	r3, r3, #2
 801b4f6:	73fb      	strb	r3, [r7, #15]
            exp++;
 801b4f8:	7bbb      	ldrb	r3, [r7, #14]
 801b4fa:	3301      	adds	r3, #1
 801b4fc:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801b4fe:	7bfb      	ldrb	r3, [r7, #15]
 801b500:	2b1f      	cmp	r3, #31
 801b502:	d8f6      	bhi.n	801b4f2 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801b504:	7bfb      	ldrb	r3, [r7, #15]
 801b506:	00db      	lsls	r3, r3, #3
 801b508:	b2da      	uxtb	r2, r3
 801b50a:	7bbb      	ldrb	r3, [r7, #14]
 801b50c:	4413      	add	r3, r2
 801b50e:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801b510:	7b7b      	ldrb	r3, [r7, #13]
 801b512:	4619      	mov	r1, r3
 801b514:	f240 7006 	movw	r0, #1798	@ 0x706
 801b518:	f000 fc7e 	bl	801be18 <SUBGRF_WriteRegister>
    }
}
 801b51c:	bf00      	nop
 801b51e:	3710      	adds	r7, #16
 801b520:	46bd      	mov	sp, r7
 801b522:	bd80      	pop	{r7, pc}

0801b524 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801b524:	b580      	push	{r7, lr}
 801b526:	b082      	sub	sp, #8
 801b528:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801b52a:	f7f0 ff20 	bl	800c36e <RBI_IsDCDC>
 801b52e:	4603      	mov	r3, r0
 801b530:	2b01      	cmp	r3, #1
 801b532:	d102      	bne.n	801b53a <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801b534:	2301      	movs	r3, #1
 801b536:	71fb      	strb	r3, [r7, #7]
 801b538:	e001      	b.n	801b53e <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801b53a:	2300      	movs	r3, #0
 801b53c:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801b53e:	1dfb      	adds	r3, r7, #7
 801b540:	2201      	movs	r2, #1
 801b542:	4619      	mov	r1, r3
 801b544:	2096      	movs	r0, #150	@ 0x96
 801b546:	f000 fd31 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b54a:	bf00      	nop
 801b54c:	3708      	adds	r7, #8
 801b54e:	46bd      	mov	sp, r7
 801b550:	bd80      	pop	{r7, pc}

0801b552 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801b552:	b580      	push	{r7, lr}
 801b554:	b084      	sub	sp, #16
 801b556:	af00      	add	r7, sp, #0
 801b558:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b55a:	793b      	ldrb	r3, [r7, #4]
 801b55c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801b560:	b2db      	uxtb	r3, r3
 801b562:	b25b      	sxtb	r3, r3
 801b564:	019b      	lsls	r3, r3, #6
 801b566:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b568:	793b      	ldrb	r3, [r7, #4]
 801b56a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801b56e:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b570:	b25b      	sxtb	r3, r3
 801b572:	015b      	lsls	r3, r3, #5
 801b574:	b25b      	sxtb	r3, r3
 801b576:	4313      	orrs	r3, r2
 801b578:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b57a:	793b      	ldrb	r3, [r7, #4]
 801b57c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801b580:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801b582:	b25b      	sxtb	r3, r3
 801b584:	011b      	lsls	r3, r3, #4
 801b586:	b25b      	sxtb	r3, r3
 801b588:	4313      	orrs	r3, r2
 801b58a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b58c:	793b      	ldrb	r3, [r7, #4]
 801b58e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801b592:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801b594:	b25b      	sxtb	r3, r3
 801b596:	00db      	lsls	r3, r3, #3
 801b598:	b25b      	sxtb	r3, r3
 801b59a:	4313      	orrs	r3, r2
 801b59c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b59e:	793b      	ldrb	r3, [r7, #4]
 801b5a0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801b5a4:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801b5a6:	b25b      	sxtb	r3, r3
 801b5a8:	009b      	lsls	r3, r3, #2
 801b5aa:	b25b      	sxtb	r3, r3
 801b5ac:	4313      	orrs	r3, r2
 801b5ae:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b5b0:	793b      	ldrb	r3, [r7, #4]
 801b5b2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801b5b6:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801b5b8:	b25b      	sxtb	r3, r3
 801b5ba:	005b      	lsls	r3, r3, #1
 801b5bc:	b25b      	sxtb	r3, r3
 801b5be:	4313      	orrs	r3, r2
 801b5c0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801b5c2:	793b      	ldrb	r3, [r7, #4]
 801b5c4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801b5c8:	b2db      	uxtb	r3, r3
 801b5ca:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801b5cc:	4313      	orrs	r3, r2
 801b5ce:	b25b      	sxtb	r3, r3
 801b5d0:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801b5d2:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801b5d4:	f107 030f 	add.w	r3, r7, #15
 801b5d8:	2201      	movs	r2, #1
 801b5da:	4619      	mov	r1, r3
 801b5dc:	2089      	movs	r0, #137	@ 0x89
 801b5de:	f000 fce5 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b5e2:	bf00      	nop
 801b5e4:	3710      	adds	r7, #16
 801b5e6:	46bd      	mov	sp, r7
 801b5e8:	bd80      	pop	{r7, pc}
	...

0801b5ec <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801b5ec:	b580      	push	{r7, lr}
 801b5ee:	b084      	sub	sp, #16
 801b5f0:	af00      	add	r7, sp, #0
 801b5f2:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801b5f4:	687b      	ldr	r3, [r7, #4]
 801b5f6:	4a1d      	ldr	r2, [pc, #116]	@ (801b66c <SUBGRF_CalibrateImage+0x80>)
 801b5f8:	4293      	cmp	r3, r2
 801b5fa:	d904      	bls.n	801b606 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801b5fc:	23e1      	movs	r3, #225	@ 0xe1
 801b5fe:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801b600:	23e9      	movs	r3, #233	@ 0xe9
 801b602:	737b      	strb	r3, [r7, #13]
 801b604:	e027      	b.n	801b656 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 801b606:	687b      	ldr	r3, [r7, #4]
 801b608:	4a19      	ldr	r2, [pc, #100]	@ (801b670 <SUBGRF_CalibrateImage+0x84>)
 801b60a:	4293      	cmp	r3, r2
 801b60c:	d904      	bls.n	801b618 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801b60e:	23d7      	movs	r3, #215	@ 0xd7
 801b610:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801b612:	23db      	movs	r3, #219	@ 0xdb
 801b614:	737b      	strb	r3, [r7, #13]
 801b616:	e01e      	b.n	801b656 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 801b618:	687b      	ldr	r3, [r7, #4]
 801b61a:	4a16      	ldr	r2, [pc, #88]	@ (801b674 <SUBGRF_CalibrateImage+0x88>)
 801b61c:	4293      	cmp	r3, r2
 801b61e:	d904      	bls.n	801b62a <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801b620:	23c1      	movs	r3, #193	@ 0xc1
 801b622:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801b624:	23c5      	movs	r3, #197	@ 0xc5
 801b626:	737b      	strb	r3, [r7, #13]
 801b628:	e015      	b.n	801b656 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 801b62a:	687b      	ldr	r3, [r7, #4]
 801b62c:	4a12      	ldr	r2, [pc, #72]	@ (801b678 <SUBGRF_CalibrateImage+0x8c>)
 801b62e:	4293      	cmp	r3, r2
 801b630:	d904      	bls.n	801b63c <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801b632:	2375      	movs	r3, #117	@ 0x75
 801b634:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801b636:	2381      	movs	r3, #129	@ 0x81
 801b638:	737b      	strb	r3, [r7, #13]
 801b63a:	e00c      	b.n	801b656 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 801b63c:	687b      	ldr	r3, [r7, #4]
 801b63e:	4a0f      	ldr	r2, [pc, #60]	@ (801b67c <SUBGRF_CalibrateImage+0x90>)
 801b640:	4293      	cmp	r3, r2
 801b642:	d904      	bls.n	801b64e <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 801b644:	236b      	movs	r3, #107	@ 0x6b
 801b646:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801b648:	236f      	movs	r3, #111	@ 0x6f
 801b64a:	737b      	strb	r3, [r7, #13]
 801b64c:	e003      	b.n	801b656 <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 801b64e:	2329      	movs	r3, #41	@ 0x29
 801b650:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 801b652:	232b      	movs	r3, #43	@ 0x2b
 801b654:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801b656:	f107 030c 	add.w	r3, r7, #12
 801b65a:	2202      	movs	r2, #2
 801b65c:	4619      	mov	r1, r3
 801b65e:	2098      	movs	r0, #152	@ 0x98
 801b660:	f000 fca4 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b664:	bf00      	nop
 801b666:	3710      	adds	r7, #16
 801b668:	46bd      	mov	sp, r7
 801b66a:	bd80      	pop	{r7, pc}
 801b66c:	35a4e900 	.word	0x35a4e900
 801b670:	32a9f880 	.word	0x32a9f880
 801b674:	2de54480 	.word	0x2de54480
 801b678:	1b6b0b00 	.word	0x1b6b0b00
 801b67c:	1954fc40 	.word	0x1954fc40

0801b680 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801b680:	b590      	push	{r4, r7, lr}
 801b682:	b085      	sub	sp, #20
 801b684:	af00      	add	r7, sp, #0
 801b686:	4604      	mov	r4, r0
 801b688:	4608      	mov	r0, r1
 801b68a:	4611      	mov	r1, r2
 801b68c:	461a      	mov	r2, r3
 801b68e:	4623      	mov	r3, r4
 801b690:	71fb      	strb	r3, [r7, #7]
 801b692:	4603      	mov	r3, r0
 801b694:	71bb      	strb	r3, [r7, #6]
 801b696:	460b      	mov	r3, r1
 801b698:	717b      	strb	r3, [r7, #5]
 801b69a:	4613      	mov	r3, r2
 801b69c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801b69e:	79fb      	ldrb	r3, [r7, #7]
 801b6a0:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801b6a2:	79bb      	ldrb	r3, [r7, #6]
 801b6a4:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801b6a6:	797b      	ldrb	r3, [r7, #5]
 801b6a8:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801b6aa:	793b      	ldrb	r3, [r7, #4]
 801b6ac:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801b6ae:	f107 030c 	add.w	r3, r7, #12
 801b6b2:	2204      	movs	r2, #4
 801b6b4:	4619      	mov	r1, r3
 801b6b6:	2095      	movs	r0, #149	@ 0x95
 801b6b8:	f000 fc78 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b6bc:	bf00      	nop
 801b6be:	3714      	adds	r7, #20
 801b6c0:	46bd      	mov	sp, r7
 801b6c2:	bd90      	pop	{r4, r7, pc}

0801b6c4 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801b6c4:	b590      	push	{r4, r7, lr}
 801b6c6:	b085      	sub	sp, #20
 801b6c8:	af00      	add	r7, sp, #0
 801b6ca:	4604      	mov	r4, r0
 801b6cc:	4608      	mov	r0, r1
 801b6ce:	4611      	mov	r1, r2
 801b6d0:	461a      	mov	r2, r3
 801b6d2:	4623      	mov	r3, r4
 801b6d4:	80fb      	strh	r3, [r7, #6]
 801b6d6:	4603      	mov	r3, r0
 801b6d8:	80bb      	strh	r3, [r7, #4]
 801b6da:	460b      	mov	r3, r1
 801b6dc:	807b      	strh	r3, [r7, #2]
 801b6de:	4613      	mov	r3, r2
 801b6e0:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801b6e2:	88fb      	ldrh	r3, [r7, #6]
 801b6e4:	0a1b      	lsrs	r3, r3, #8
 801b6e6:	b29b      	uxth	r3, r3
 801b6e8:	b2db      	uxtb	r3, r3
 801b6ea:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801b6ec:	88fb      	ldrh	r3, [r7, #6]
 801b6ee:	b2db      	uxtb	r3, r3
 801b6f0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801b6f2:	88bb      	ldrh	r3, [r7, #4]
 801b6f4:	0a1b      	lsrs	r3, r3, #8
 801b6f6:	b29b      	uxth	r3, r3
 801b6f8:	b2db      	uxtb	r3, r3
 801b6fa:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801b6fc:	88bb      	ldrh	r3, [r7, #4]
 801b6fe:	b2db      	uxtb	r3, r3
 801b700:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801b702:	887b      	ldrh	r3, [r7, #2]
 801b704:	0a1b      	lsrs	r3, r3, #8
 801b706:	b29b      	uxth	r3, r3
 801b708:	b2db      	uxtb	r3, r3
 801b70a:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801b70c:	887b      	ldrh	r3, [r7, #2]
 801b70e:	b2db      	uxtb	r3, r3
 801b710:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801b712:	883b      	ldrh	r3, [r7, #0]
 801b714:	0a1b      	lsrs	r3, r3, #8
 801b716:	b29b      	uxth	r3, r3
 801b718:	b2db      	uxtb	r3, r3
 801b71a:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801b71c:	883b      	ldrh	r3, [r7, #0]
 801b71e:	b2db      	uxtb	r3, r3
 801b720:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801b722:	f107 0308 	add.w	r3, r7, #8
 801b726:	2208      	movs	r2, #8
 801b728:	4619      	mov	r1, r3
 801b72a:	2008      	movs	r0, #8
 801b72c:	f000 fc3e 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b730:	bf00      	nop
 801b732:	3714      	adds	r7, #20
 801b734:	46bd      	mov	sp, r7
 801b736:	bd90      	pop	{r4, r7, pc}

0801b738 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801b738:	b580      	push	{r7, lr}
 801b73a:	b084      	sub	sp, #16
 801b73c:	af00      	add	r7, sp, #0
 801b73e:	4603      	mov	r3, r0
 801b740:	6039      	str	r1, [r7, #0]
 801b742:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801b744:	79fb      	ldrb	r3, [r7, #7]
 801b746:	f003 0307 	and.w	r3, r3, #7
 801b74a:	b2db      	uxtb	r3, r3
 801b74c:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801b74e:	683b      	ldr	r3, [r7, #0]
 801b750:	0c1b      	lsrs	r3, r3, #16
 801b752:	b2db      	uxtb	r3, r3
 801b754:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801b756:	683b      	ldr	r3, [r7, #0]
 801b758:	0a1b      	lsrs	r3, r3, #8
 801b75a:	b2db      	uxtb	r3, r3
 801b75c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801b75e:	683b      	ldr	r3, [r7, #0]
 801b760:	b2db      	uxtb	r3, r3
 801b762:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801b764:	f107 030c 	add.w	r3, r7, #12
 801b768:	2204      	movs	r2, #4
 801b76a:	4619      	mov	r1, r3
 801b76c:	2097      	movs	r0, #151	@ 0x97
 801b76e:	f000 fc1d 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b772:	bf00      	nop
 801b774:	3710      	adds	r7, #16
 801b776:	46bd      	mov	sp, r7
 801b778:	bd80      	pop	{r7, pc}
	...

0801b77c <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801b77c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b780:	b084      	sub	sp, #16
 801b782:	af00      	add	r7, sp, #0
 801b784:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801b786:	2300      	movs	r3, #0
 801b788:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801b78a:	4b1d      	ldr	r3, [pc, #116]	@ (801b800 <SUBGRF_SetRfFrequency+0x84>)
 801b78c:	781b      	ldrb	r3, [r3, #0]
 801b78e:	f083 0301 	eor.w	r3, r3, #1
 801b792:	b2db      	uxtb	r3, r3
 801b794:	2b00      	cmp	r3, #0
 801b796:	d005      	beq.n	801b7a4 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801b798:	6878      	ldr	r0, [r7, #4]
 801b79a:	f7ff ff27 	bl	801b5ec <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801b79e:	4b18      	ldr	r3, [pc, #96]	@ (801b800 <SUBGRF_SetRfFrequency+0x84>)
 801b7a0:	2201      	movs	r2, #1
 801b7a2:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801b7a4:	687b      	ldr	r3, [r7, #4]
 801b7a6:	2200      	movs	r2, #0
 801b7a8:	461c      	mov	r4, r3
 801b7aa:	4615      	mov	r5, r2
 801b7ac:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801b7b0:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801b7b4:	4a13      	ldr	r2, [pc, #76]	@ (801b804 <SUBGRF_SetRfFrequency+0x88>)
 801b7b6:	f04f 0300 	mov.w	r3, #0
 801b7ba:	4640      	mov	r0, r8
 801b7bc:	4649      	mov	r1, r9
 801b7be:	f7e5 fbef 	bl	8000fa0 <__aeabi_uldivmod>
 801b7c2:	4602      	mov	r2, r0
 801b7c4:	460b      	mov	r3, r1
 801b7c6:	4613      	mov	r3, r2
 801b7c8:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801b7ca:	68fb      	ldr	r3, [r7, #12]
 801b7cc:	0e1b      	lsrs	r3, r3, #24
 801b7ce:	b2db      	uxtb	r3, r3
 801b7d0:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801b7d2:	68fb      	ldr	r3, [r7, #12]
 801b7d4:	0c1b      	lsrs	r3, r3, #16
 801b7d6:	b2db      	uxtb	r3, r3
 801b7d8:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801b7da:	68fb      	ldr	r3, [r7, #12]
 801b7dc:	0a1b      	lsrs	r3, r3, #8
 801b7de:	b2db      	uxtb	r3, r3
 801b7e0:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801b7e2:	68fb      	ldr	r3, [r7, #12]
 801b7e4:	b2db      	uxtb	r3, r3
 801b7e6:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801b7e8:	f107 0308 	add.w	r3, r7, #8
 801b7ec:	2204      	movs	r2, #4
 801b7ee:	4619      	mov	r1, r3
 801b7f0:	2086      	movs	r0, #134	@ 0x86
 801b7f2:	f000 fbdb 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b7f6:	bf00      	nop
 801b7f8:	3710      	adds	r7, #16
 801b7fa:	46bd      	mov	sp, r7
 801b7fc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801b800:	20002360 	.word	0x20002360
 801b804:	01e84800 	.word	0x01e84800

0801b808 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801b808:	b580      	push	{r7, lr}
 801b80a:	b082      	sub	sp, #8
 801b80c:	af00      	add	r7, sp, #0
 801b80e:	4603      	mov	r3, r0
 801b810:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801b812:	79fa      	ldrb	r2, [r7, #7]
 801b814:	4b09      	ldr	r3, [pc, #36]	@ (801b83c <SUBGRF_SetPacketType+0x34>)
 801b816:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801b818:	79fb      	ldrb	r3, [r7, #7]
 801b81a:	2b00      	cmp	r3, #0
 801b81c:	d104      	bne.n	801b828 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801b81e:	2100      	movs	r1, #0
 801b820:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801b824:	f000 faf8 	bl	801be18 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801b828:	1dfb      	adds	r3, r7, #7
 801b82a:	2201      	movs	r2, #1
 801b82c:	4619      	mov	r1, r3
 801b82e:	208a      	movs	r0, #138	@ 0x8a
 801b830:	f000 fbbc 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b834:	bf00      	nop
 801b836:	3708      	adds	r7, #8
 801b838:	46bd      	mov	sp, r7
 801b83a:	bd80      	pop	{r7, pc}
 801b83c:	20002359 	.word	0x20002359

0801b840 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801b840:	b480      	push	{r7}
 801b842:	af00      	add	r7, sp, #0
    return PacketType;
 801b844:	4b02      	ldr	r3, [pc, #8]	@ (801b850 <SUBGRF_GetPacketType+0x10>)
 801b846:	781b      	ldrb	r3, [r3, #0]
}
 801b848:	4618      	mov	r0, r3
 801b84a:	46bd      	mov	sp, r7
 801b84c:	bc80      	pop	{r7}
 801b84e:	4770      	bx	lr
 801b850:	20002359 	.word	0x20002359

0801b854 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801b854:	b580      	push	{r7, lr}
 801b856:	b084      	sub	sp, #16
 801b858:	af00      	add	r7, sp, #0
 801b85a:	4603      	mov	r3, r0
 801b85c:	71fb      	strb	r3, [r7, #7]
 801b85e:	460b      	mov	r3, r1
 801b860:	71bb      	strb	r3, [r7, #6]
 801b862:	4613      	mov	r3, r2
 801b864:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801b866:	79fb      	ldrb	r3, [r7, #7]
 801b868:	2b01      	cmp	r3, #1
 801b86a:	d149      	bne.n	801b900 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801b86c:	2000      	movs	r0, #0
 801b86e:	f7f0 fd85 	bl	800c37c <RBI_GetRFOMaxPowerConfig>
 801b872:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801b874:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b878:	68fa      	ldr	r2, [r7, #12]
 801b87a:	429a      	cmp	r2, r3
 801b87c:	da01      	bge.n	801b882 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801b87e:	68fb      	ldr	r3, [r7, #12]
 801b880:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801b882:	68fb      	ldr	r3, [r7, #12]
 801b884:	2b0e      	cmp	r3, #14
 801b886:	d10e      	bne.n	801b8a6 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801b888:	2301      	movs	r3, #1
 801b88a:	2201      	movs	r2, #1
 801b88c:	2100      	movs	r1, #0
 801b88e:	2004      	movs	r0, #4
 801b890:	f7ff fef6 	bl	801b680 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b894:	79ba      	ldrb	r2, [r7, #6]
 801b896:	68fb      	ldr	r3, [r7, #12]
 801b898:	b2db      	uxtb	r3, r3
 801b89a:	1ad3      	subs	r3, r2, r3
 801b89c:	b2db      	uxtb	r3, r3
 801b89e:	330e      	adds	r3, #14
 801b8a0:	b2db      	uxtb	r3, r3
 801b8a2:	71bb      	strb	r3, [r7, #6]
 801b8a4:	e01f      	b.n	801b8e6 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801b8a6:	68fb      	ldr	r3, [r7, #12]
 801b8a8:	2b0a      	cmp	r3, #10
 801b8aa:	d10e      	bne.n	801b8ca <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801b8ac:	2301      	movs	r3, #1
 801b8ae:	2201      	movs	r2, #1
 801b8b0:	2100      	movs	r1, #0
 801b8b2:	2001      	movs	r0, #1
 801b8b4:	f7ff fee4 	bl	801b680 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801b8b8:	79ba      	ldrb	r2, [r7, #6]
 801b8ba:	68fb      	ldr	r3, [r7, #12]
 801b8bc:	b2db      	uxtb	r3, r3
 801b8be:	1ad3      	subs	r3, r2, r3
 801b8c0:	b2db      	uxtb	r3, r3
 801b8c2:	330d      	adds	r3, #13
 801b8c4:	b2db      	uxtb	r3, r3
 801b8c6:	71bb      	strb	r3, [r7, #6]
 801b8c8:	e00d      	b.n	801b8e6 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 801b8ca:	2301      	movs	r3, #1
 801b8cc:	2201      	movs	r2, #1
 801b8ce:	2100      	movs	r1, #0
 801b8d0:	2007      	movs	r0, #7
 801b8d2:	f7ff fed5 	bl	801b680 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b8d6:	79ba      	ldrb	r2, [r7, #6]
 801b8d8:	68fb      	ldr	r3, [r7, #12]
 801b8da:	b2db      	uxtb	r3, r3
 801b8dc:	1ad3      	subs	r3, r2, r3
 801b8de:	b2db      	uxtb	r3, r3
 801b8e0:	330e      	adds	r3, #14
 801b8e2:	b2db      	uxtb	r3, r3
 801b8e4:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801b8e6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b8ea:	f113 0f11 	cmn.w	r3, #17
 801b8ee:	da01      	bge.n	801b8f4 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801b8f0:	23ef      	movs	r3, #239	@ 0xef
 801b8f2:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801b8f4:	2118      	movs	r1, #24
 801b8f6:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801b8fa:	f000 fa8d 	bl	801be18 <SUBGRF_WriteRegister>
 801b8fe:	e067      	b.n	801b9d0 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801b900:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801b904:	f000 faaa 	bl	801be5c <SUBGRF_ReadRegister>
 801b908:	4603      	mov	r3, r0
 801b90a:	f043 031e 	orr.w	r3, r3, #30
 801b90e:	b2db      	uxtb	r3, r3
 801b910:	4619      	mov	r1, r3
 801b912:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801b916:	f000 fa7f 	bl	801be18 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801b91a:	2001      	movs	r0, #1
 801b91c:	f7f0 fd2e 	bl	800c37c <RBI_GetRFOMaxPowerConfig>
 801b920:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801b922:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b926:	68fa      	ldr	r2, [r7, #12]
 801b928:	429a      	cmp	r2, r3
 801b92a:	da01      	bge.n	801b930 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801b92c:	68fb      	ldr	r3, [r7, #12]
 801b92e:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801b930:	68fb      	ldr	r3, [r7, #12]
 801b932:	2b14      	cmp	r3, #20
 801b934:	d10e      	bne.n	801b954 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801b936:	2301      	movs	r3, #1
 801b938:	2200      	movs	r2, #0
 801b93a:	2105      	movs	r1, #5
 801b93c:	2003      	movs	r0, #3
 801b93e:	f7ff fe9f 	bl	801b680 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b942:	79ba      	ldrb	r2, [r7, #6]
 801b944:	68fb      	ldr	r3, [r7, #12]
 801b946:	b2db      	uxtb	r3, r3
 801b948:	1ad3      	subs	r3, r2, r3
 801b94a:	b2db      	uxtb	r3, r3
 801b94c:	3316      	adds	r3, #22
 801b94e:	b2db      	uxtb	r3, r3
 801b950:	71bb      	strb	r3, [r7, #6]
 801b952:	e031      	b.n	801b9b8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801b954:	68fb      	ldr	r3, [r7, #12]
 801b956:	2b11      	cmp	r3, #17
 801b958:	d10e      	bne.n	801b978 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801b95a:	2301      	movs	r3, #1
 801b95c:	2200      	movs	r2, #0
 801b95e:	2103      	movs	r1, #3
 801b960:	2002      	movs	r0, #2
 801b962:	f7ff fe8d 	bl	801b680 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b966:	79ba      	ldrb	r2, [r7, #6]
 801b968:	68fb      	ldr	r3, [r7, #12]
 801b96a:	b2db      	uxtb	r3, r3
 801b96c:	1ad3      	subs	r3, r2, r3
 801b96e:	b2db      	uxtb	r3, r3
 801b970:	3316      	adds	r3, #22
 801b972:	b2db      	uxtb	r3, r3
 801b974:	71bb      	strb	r3, [r7, #6]
 801b976:	e01f      	b.n	801b9b8 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801b978:	68fb      	ldr	r3, [r7, #12]
 801b97a:	2b0e      	cmp	r3, #14
 801b97c:	d10e      	bne.n	801b99c <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801b97e:	2301      	movs	r3, #1
 801b980:	2200      	movs	r2, #0
 801b982:	2102      	movs	r1, #2
 801b984:	2002      	movs	r0, #2
 801b986:	f7ff fe7b 	bl	801b680 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801b98a:	79ba      	ldrb	r2, [r7, #6]
 801b98c:	68fb      	ldr	r3, [r7, #12]
 801b98e:	b2db      	uxtb	r3, r3
 801b990:	1ad3      	subs	r3, r2, r3
 801b992:	b2db      	uxtb	r3, r3
 801b994:	330e      	adds	r3, #14
 801b996:	b2db      	uxtb	r3, r3
 801b998:	71bb      	strb	r3, [r7, #6]
 801b99a:	e00d      	b.n	801b9b8 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801b99c:	2301      	movs	r3, #1
 801b99e:	2200      	movs	r2, #0
 801b9a0:	2107      	movs	r1, #7
 801b9a2:	2004      	movs	r0, #4
 801b9a4:	f7ff fe6c 	bl	801b680 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801b9a8:	79ba      	ldrb	r2, [r7, #6]
 801b9aa:	68fb      	ldr	r3, [r7, #12]
 801b9ac:	b2db      	uxtb	r3, r3
 801b9ae:	1ad3      	subs	r3, r2, r3
 801b9b0:	b2db      	uxtb	r3, r3
 801b9b2:	3316      	adds	r3, #22
 801b9b4:	b2db      	uxtb	r3, r3
 801b9b6:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801b9b8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801b9bc:	f113 0f09 	cmn.w	r3, #9
 801b9c0:	da01      	bge.n	801b9c6 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801b9c2:	23f7      	movs	r3, #247	@ 0xf7
 801b9c4:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801b9c6:	2138      	movs	r1, #56	@ 0x38
 801b9c8:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801b9cc:	f000 fa24 	bl	801be18 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801b9d0:	79bb      	ldrb	r3, [r7, #6]
 801b9d2:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801b9d4:	797b      	ldrb	r3, [r7, #5]
 801b9d6:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801b9d8:	f107 0308 	add.w	r3, r7, #8
 801b9dc:	2202      	movs	r2, #2
 801b9de:	4619      	mov	r1, r3
 801b9e0:	208e      	movs	r0, #142	@ 0x8e
 801b9e2:	f000 fae3 	bl	801bfac <SUBGRF_WriteCommand>
}
 801b9e6:	bf00      	nop
 801b9e8:	3710      	adds	r7, #16
 801b9ea:	46bd      	mov	sp, r7
 801b9ec:	bd80      	pop	{r7, pc}
	...

0801b9f0 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801b9f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801b9f4:	b086      	sub	sp, #24
 801b9f6:	af00      	add	r7, sp, #0
 801b9f8:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801b9fa:	2300      	movs	r3, #0
 801b9fc:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801b9fe:	f107 0308 	add.w	r3, r7, #8
 801ba02:	2200      	movs	r2, #0
 801ba04:	601a      	str	r2, [r3, #0]
 801ba06:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801ba08:	687b      	ldr	r3, [r7, #4]
 801ba0a:	781a      	ldrb	r2, [r3, #0]
 801ba0c:	4b5c      	ldr	r3, [pc, #368]	@ (801bb80 <SUBGRF_SetModulationParams+0x190>)
 801ba0e:	781b      	ldrb	r3, [r3, #0]
 801ba10:	429a      	cmp	r2, r3
 801ba12:	d004      	beq.n	801ba1e <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801ba14:	687b      	ldr	r3, [r7, #4]
 801ba16:	781b      	ldrb	r3, [r3, #0]
 801ba18:	4618      	mov	r0, r3
 801ba1a:	f7ff fef5 	bl	801b808 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801ba1e:	687b      	ldr	r3, [r7, #4]
 801ba20:	781b      	ldrb	r3, [r3, #0]
 801ba22:	2b03      	cmp	r3, #3
 801ba24:	f200 80a5 	bhi.w	801bb72 <SUBGRF_SetModulationParams+0x182>
 801ba28:	a201      	add	r2, pc, #4	@ (adr r2, 801ba30 <SUBGRF_SetModulationParams+0x40>)
 801ba2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ba2e:	bf00      	nop
 801ba30:	0801ba41 	.word	0x0801ba41
 801ba34:	0801bb01 	.word	0x0801bb01
 801ba38:	0801bac3 	.word	0x0801bac3
 801ba3c:	0801bb2f 	.word	0x0801bb2f
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801ba40:	2308      	movs	r3, #8
 801ba42:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801ba44:	687b      	ldr	r3, [r7, #4]
 801ba46:	685b      	ldr	r3, [r3, #4]
 801ba48:	4a4e      	ldr	r2, [pc, #312]	@ (801bb84 <SUBGRF_SetModulationParams+0x194>)
 801ba4a:	fbb2 f3f3 	udiv	r3, r2, r3
 801ba4e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801ba50:	697b      	ldr	r3, [r7, #20]
 801ba52:	0c1b      	lsrs	r3, r3, #16
 801ba54:	b2db      	uxtb	r3, r3
 801ba56:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801ba58:	697b      	ldr	r3, [r7, #20]
 801ba5a:	0a1b      	lsrs	r3, r3, #8
 801ba5c:	b2db      	uxtb	r3, r3
 801ba5e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801ba60:	697b      	ldr	r3, [r7, #20]
 801ba62:	b2db      	uxtb	r3, r3
 801ba64:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801ba66:	687b      	ldr	r3, [r7, #4]
 801ba68:	7b1b      	ldrb	r3, [r3, #12]
 801ba6a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801ba6c:	687b      	ldr	r3, [r7, #4]
 801ba6e:	7b5b      	ldrb	r3, [r3, #13]
 801ba70:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801ba72:	687b      	ldr	r3, [r7, #4]
 801ba74:	689b      	ldr	r3, [r3, #8]
 801ba76:	2200      	movs	r2, #0
 801ba78:	461c      	mov	r4, r3
 801ba7a:	4615      	mov	r5, r2
 801ba7c:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801ba80:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801ba84:	4a40      	ldr	r2, [pc, #256]	@ (801bb88 <SUBGRF_SetModulationParams+0x198>)
 801ba86:	f04f 0300 	mov.w	r3, #0
 801ba8a:	4640      	mov	r0, r8
 801ba8c:	4649      	mov	r1, r9
 801ba8e:	f7e5 fa87 	bl	8000fa0 <__aeabi_uldivmod>
 801ba92:	4602      	mov	r2, r0
 801ba94:	460b      	mov	r3, r1
 801ba96:	4613      	mov	r3, r2
 801ba98:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801ba9a:	697b      	ldr	r3, [r7, #20]
 801ba9c:	0c1b      	lsrs	r3, r3, #16
 801ba9e:	b2db      	uxtb	r3, r3
 801baa0:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801baa2:	697b      	ldr	r3, [r7, #20]
 801baa4:	0a1b      	lsrs	r3, r3, #8
 801baa6:	b2db      	uxtb	r3, r3
 801baa8:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801baaa:	697b      	ldr	r3, [r7, #20]
 801baac:	b2db      	uxtb	r3, r3
 801baae:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801bab0:	7cfb      	ldrb	r3, [r7, #19]
 801bab2:	b29a      	uxth	r2, r3
 801bab4:	f107 0308 	add.w	r3, r7, #8
 801bab8:	4619      	mov	r1, r3
 801baba:	208b      	movs	r0, #139	@ 0x8b
 801babc:	f000 fa76 	bl	801bfac <SUBGRF_WriteCommand>
        break;
 801bac0:	e058      	b.n	801bb74 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 801bac2:	2304      	movs	r3, #4
 801bac4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801bac6:	687b      	ldr	r3, [r7, #4]
 801bac8:	691b      	ldr	r3, [r3, #16]
 801baca:	4a2e      	ldr	r2, [pc, #184]	@ (801bb84 <SUBGRF_SetModulationParams+0x194>)
 801bacc:	fbb2 f3f3 	udiv	r3, r2, r3
 801bad0:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801bad2:	697b      	ldr	r3, [r7, #20]
 801bad4:	0c1b      	lsrs	r3, r3, #16
 801bad6:	b2db      	uxtb	r3, r3
 801bad8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801bada:	697b      	ldr	r3, [r7, #20]
 801badc:	0a1b      	lsrs	r3, r3, #8
 801bade:	b2db      	uxtb	r3, r3
 801bae0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801bae2:	697b      	ldr	r3, [r7, #20]
 801bae4:	b2db      	uxtb	r3, r3
 801bae6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801bae8:	687b      	ldr	r3, [r7, #4]
 801baea:	7d1b      	ldrb	r3, [r3, #20]
 801baec:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801baee:	7cfb      	ldrb	r3, [r7, #19]
 801baf0:	b29a      	uxth	r2, r3
 801baf2:	f107 0308 	add.w	r3, r7, #8
 801baf6:	4619      	mov	r1, r3
 801baf8:	208b      	movs	r0, #139	@ 0x8b
 801bafa:	f000 fa57 	bl	801bfac <SUBGRF_WriteCommand>
        break;
 801bafe:	e039      	b.n	801bb74 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 801bb00:	2304      	movs	r3, #4
 801bb02:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801bb04:	687b      	ldr	r3, [r7, #4]
 801bb06:	7e1b      	ldrb	r3, [r3, #24]
 801bb08:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801bb0a:	687b      	ldr	r3, [r7, #4]
 801bb0c:	7e5b      	ldrb	r3, [r3, #25]
 801bb0e:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801bb10:	687b      	ldr	r3, [r7, #4]
 801bb12:	7e9b      	ldrb	r3, [r3, #26]
 801bb14:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801bb16:	687b      	ldr	r3, [r7, #4]
 801bb18:	7edb      	ldrb	r3, [r3, #27]
 801bb1a:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801bb1c:	7cfb      	ldrb	r3, [r7, #19]
 801bb1e:	b29a      	uxth	r2, r3
 801bb20:	f107 0308 	add.w	r3, r7, #8
 801bb24:	4619      	mov	r1, r3
 801bb26:	208b      	movs	r0, #139	@ 0x8b
 801bb28:	f000 fa40 	bl	801bfac <SUBGRF_WriteCommand>

        break;
 801bb2c:	e022      	b.n	801bb74 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 801bb2e:	2305      	movs	r3, #5
 801bb30:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801bb32:	687b      	ldr	r3, [r7, #4]
 801bb34:	685b      	ldr	r3, [r3, #4]
 801bb36:	4a13      	ldr	r2, [pc, #76]	@ (801bb84 <SUBGRF_SetModulationParams+0x194>)
 801bb38:	fbb2 f3f3 	udiv	r3, r2, r3
 801bb3c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801bb3e:	697b      	ldr	r3, [r7, #20]
 801bb40:	0c1b      	lsrs	r3, r3, #16
 801bb42:	b2db      	uxtb	r3, r3
 801bb44:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801bb46:	697b      	ldr	r3, [r7, #20]
 801bb48:	0a1b      	lsrs	r3, r3, #8
 801bb4a:	b2db      	uxtb	r3, r3
 801bb4c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801bb4e:	697b      	ldr	r3, [r7, #20]
 801bb50:	b2db      	uxtb	r3, r3
 801bb52:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801bb54:	687b      	ldr	r3, [r7, #4]
 801bb56:	7b1b      	ldrb	r3, [r3, #12]
 801bb58:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801bb5a:	687b      	ldr	r3, [r7, #4]
 801bb5c:	7b5b      	ldrb	r3, [r3, #13]
 801bb5e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801bb60:	7cfb      	ldrb	r3, [r7, #19]
 801bb62:	b29a      	uxth	r2, r3
 801bb64:	f107 0308 	add.w	r3, r7, #8
 801bb68:	4619      	mov	r1, r3
 801bb6a:	208b      	movs	r0, #139	@ 0x8b
 801bb6c:	f000 fa1e 	bl	801bfac <SUBGRF_WriteCommand>
        break;
 801bb70:	e000      	b.n	801bb74 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 801bb72:	bf00      	nop
    }
}
 801bb74:	bf00      	nop
 801bb76:	3718      	adds	r7, #24
 801bb78:	46bd      	mov	sp, r7
 801bb7a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801bb7e:	bf00      	nop
 801bb80:	20002359 	.word	0x20002359
 801bb84:	3d090000 	.word	0x3d090000
 801bb88:	01e84800 	.word	0x01e84800

0801bb8c <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801bb8c:	b580      	push	{r7, lr}
 801bb8e:	b086      	sub	sp, #24
 801bb90:	af00      	add	r7, sp, #0
 801bb92:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801bb94:	2300      	movs	r3, #0
 801bb96:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801bb98:	f107 030c 	add.w	r3, r7, #12
 801bb9c:	2200      	movs	r2, #0
 801bb9e:	601a      	str	r2, [r3, #0]
 801bba0:	605a      	str	r2, [r3, #4]
 801bba2:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801bba4:	687b      	ldr	r3, [r7, #4]
 801bba6:	781a      	ldrb	r2, [r3, #0]
 801bba8:	4b44      	ldr	r3, [pc, #272]	@ (801bcbc <SUBGRF_SetPacketParams+0x130>)
 801bbaa:	781b      	ldrb	r3, [r3, #0]
 801bbac:	429a      	cmp	r2, r3
 801bbae:	d004      	beq.n	801bbba <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801bbb0:	687b      	ldr	r3, [r7, #4]
 801bbb2:	781b      	ldrb	r3, [r3, #0]
 801bbb4:	4618      	mov	r0, r3
 801bbb6:	f7ff fe27 	bl	801b808 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801bbba:	687b      	ldr	r3, [r7, #4]
 801bbbc:	781b      	ldrb	r3, [r3, #0]
 801bbbe:	2b03      	cmp	r3, #3
 801bbc0:	d878      	bhi.n	801bcb4 <SUBGRF_SetPacketParams+0x128>
 801bbc2:	a201      	add	r2, pc, #4	@ (adr r2, 801bbc8 <SUBGRF_SetPacketParams+0x3c>)
 801bbc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bbc8:	0801bbd9 	.word	0x0801bbd9
 801bbcc:	0801bc69 	.word	0x0801bc69
 801bbd0:	0801bc5d 	.word	0x0801bc5d
 801bbd4:	0801bbd9 	.word	0x0801bbd9
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801bbd8:	687b      	ldr	r3, [r7, #4]
 801bbda:	7a5b      	ldrb	r3, [r3, #9]
 801bbdc:	2bf1      	cmp	r3, #241	@ 0xf1
 801bbde:	d10a      	bne.n	801bbf6 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801bbe0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801bbe4:	f7ff faa6 	bl	801b134 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801bbe8:	f248 0005 	movw	r0, #32773	@ 0x8005
 801bbec:	f7ff fac2 	bl	801b174 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801bbf0:	2302      	movs	r3, #2
 801bbf2:	75bb      	strb	r3, [r7, #22]
 801bbf4:	e011      	b.n	801bc1a <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801bbf6:	687b      	ldr	r3, [r7, #4]
 801bbf8:	7a5b      	ldrb	r3, [r3, #9]
 801bbfa:	2bf2      	cmp	r3, #242	@ 0xf2
 801bbfc:	d10a      	bne.n	801bc14 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801bbfe:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 801bc02:	f7ff fa97 	bl	801b134 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801bc06:	f241 0021 	movw	r0, #4129	@ 0x1021
 801bc0a:	f7ff fab3 	bl	801b174 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801bc0e:	2306      	movs	r3, #6
 801bc10:	75bb      	strb	r3, [r7, #22]
 801bc12:	e002      	b.n	801bc1a <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801bc14:	687b      	ldr	r3, [r7, #4]
 801bc16:	7a5b      	ldrb	r3, [r3, #9]
 801bc18:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801bc1a:	2309      	movs	r3, #9
 801bc1c:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801bc1e:	687b      	ldr	r3, [r7, #4]
 801bc20:	885b      	ldrh	r3, [r3, #2]
 801bc22:	0a1b      	lsrs	r3, r3, #8
 801bc24:	b29b      	uxth	r3, r3
 801bc26:	b2db      	uxtb	r3, r3
 801bc28:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801bc2a:	687b      	ldr	r3, [r7, #4]
 801bc2c:	885b      	ldrh	r3, [r3, #2]
 801bc2e:	b2db      	uxtb	r3, r3
 801bc30:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801bc32:	687b      	ldr	r3, [r7, #4]
 801bc34:	791b      	ldrb	r3, [r3, #4]
 801bc36:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801bc38:	687b      	ldr	r3, [r7, #4]
 801bc3a:	795b      	ldrb	r3, [r3, #5]
 801bc3c:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801bc3e:	687b      	ldr	r3, [r7, #4]
 801bc40:	799b      	ldrb	r3, [r3, #6]
 801bc42:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801bc44:	687b      	ldr	r3, [r7, #4]
 801bc46:	79db      	ldrb	r3, [r3, #7]
 801bc48:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801bc4a:	687b      	ldr	r3, [r7, #4]
 801bc4c:	7a1b      	ldrb	r3, [r3, #8]
 801bc4e:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801bc50:	7dbb      	ldrb	r3, [r7, #22]
 801bc52:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801bc54:	687b      	ldr	r3, [r7, #4]
 801bc56:	7a9b      	ldrb	r3, [r3, #10]
 801bc58:	753b      	strb	r3, [r7, #20]
        break;
 801bc5a:	e022      	b.n	801bca2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801bc5c:	2301      	movs	r3, #1
 801bc5e:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801bc60:	687b      	ldr	r3, [r7, #4]
 801bc62:	7b1b      	ldrb	r3, [r3, #12]
 801bc64:	733b      	strb	r3, [r7, #12]
        break;
 801bc66:	e01c      	b.n	801bca2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801bc68:	2306      	movs	r3, #6
 801bc6a:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801bc6c:	687b      	ldr	r3, [r7, #4]
 801bc6e:	89db      	ldrh	r3, [r3, #14]
 801bc70:	0a1b      	lsrs	r3, r3, #8
 801bc72:	b29b      	uxth	r3, r3
 801bc74:	b2db      	uxtb	r3, r3
 801bc76:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801bc78:	687b      	ldr	r3, [r7, #4]
 801bc7a:	89db      	ldrh	r3, [r3, #14]
 801bc7c:	b2db      	uxtb	r3, r3
 801bc7e:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801bc80:	687b      	ldr	r3, [r7, #4]
 801bc82:	7c1a      	ldrb	r2, [r3, #16]
 801bc84:	4b0e      	ldr	r3, [pc, #56]	@ (801bcc0 <SUBGRF_SetPacketParams+0x134>)
 801bc86:	4611      	mov	r1, r2
 801bc88:	7019      	strb	r1, [r3, #0]
 801bc8a:	4613      	mov	r3, r2
 801bc8c:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801bc8e:	687b      	ldr	r3, [r7, #4]
 801bc90:	7c5b      	ldrb	r3, [r3, #17]
 801bc92:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801bc94:	687b      	ldr	r3, [r7, #4]
 801bc96:	7c9b      	ldrb	r3, [r3, #18]
 801bc98:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801bc9a:	687b      	ldr	r3, [r7, #4]
 801bc9c:	7cdb      	ldrb	r3, [r3, #19]
 801bc9e:	747b      	strb	r3, [r7, #17]
        break;
 801bca0:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801bca2:	7dfb      	ldrb	r3, [r7, #23]
 801bca4:	b29a      	uxth	r2, r3
 801bca6:	f107 030c 	add.w	r3, r7, #12
 801bcaa:	4619      	mov	r1, r3
 801bcac:	208c      	movs	r0, #140	@ 0x8c
 801bcae:	f000 f97d 	bl	801bfac <SUBGRF_WriteCommand>
 801bcb2:	e000      	b.n	801bcb6 <SUBGRF_SetPacketParams+0x12a>
        return;
 801bcb4:	bf00      	nop
}
 801bcb6:	3718      	adds	r7, #24
 801bcb8:	46bd      	mov	sp, r7
 801bcba:	bd80      	pop	{r7, pc}
 801bcbc:	20002359 	.word	0x20002359
 801bcc0:	2000235a 	.word	0x2000235a

0801bcc4 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801bcc4:	b580      	push	{r7, lr}
 801bcc6:	b084      	sub	sp, #16
 801bcc8:	af00      	add	r7, sp, #0
 801bcca:	4603      	mov	r3, r0
 801bccc:	460a      	mov	r2, r1
 801bcce:	71fb      	strb	r3, [r7, #7]
 801bcd0:	4613      	mov	r3, r2
 801bcd2:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801bcd4:	79fb      	ldrb	r3, [r7, #7]
 801bcd6:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801bcd8:	79bb      	ldrb	r3, [r7, #6]
 801bcda:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801bcdc:	f107 030c 	add.w	r3, r7, #12
 801bce0:	2202      	movs	r2, #2
 801bce2:	4619      	mov	r1, r3
 801bce4:	208f      	movs	r0, #143	@ 0x8f
 801bce6:	f000 f961 	bl	801bfac <SUBGRF_WriteCommand>
}
 801bcea:	bf00      	nop
 801bcec:	3710      	adds	r7, #16
 801bcee:	46bd      	mov	sp, r7
 801bcf0:	bd80      	pop	{r7, pc}

0801bcf2 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801bcf2:	b580      	push	{r7, lr}
 801bcf4:	b082      	sub	sp, #8
 801bcf6:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801bcf8:	2300      	movs	r3, #0
 801bcfa:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801bcfc:	1d3b      	adds	r3, r7, #4
 801bcfe:	2201      	movs	r2, #1
 801bd00:	4619      	mov	r1, r3
 801bd02:	2015      	movs	r0, #21
 801bd04:	f000 f974 	bl	801bff0 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801bd08:	793b      	ldrb	r3, [r7, #4]
 801bd0a:	425b      	negs	r3, r3
 801bd0c:	105b      	asrs	r3, r3, #1
 801bd0e:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801bd10:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801bd14:	4618      	mov	r0, r3
 801bd16:	3708      	adds	r7, #8
 801bd18:	46bd      	mov	sp, r7
 801bd1a:	bd80      	pop	{r7, pc}

0801bd1c <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801bd1c:	b580      	push	{r7, lr}
 801bd1e:	b084      	sub	sp, #16
 801bd20:	af00      	add	r7, sp, #0
 801bd22:	6078      	str	r0, [r7, #4]
 801bd24:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801bd26:	f107 030c 	add.w	r3, r7, #12
 801bd2a:	2202      	movs	r2, #2
 801bd2c:	4619      	mov	r1, r3
 801bd2e:	2013      	movs	r0, #19
 801bd30:	f000 f95e 	bl	801bff0 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801bd34:	f7ff fd84 	bl	801b840 <SUBGRF_GetPacketType>
 801bd38:	4603      	mov	r3, r0
 801bd3a:	2b01      	cmp	r3, #1
 801bd3c:	d10d      	bne.n	801bd5a <SUBGRF_GetRxBufferStatus+0x3e>
 801bd3e:	4b0c      	ldr	r3, [pc, #48]	@ (801bd70 <SUBGRF_GetRxBufferStatus+0x54>)
 801bd40:	781b      	ldrb	r3, [r3, #0]
 801bd42:	b2db      	uxtb	r3, r3
 801bd44:	2b01      	cmp	r3, #1
 801bd46:	d108      	bne.n	801bd5a <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801bd48:	f240 7002 	movw	r0, #1794	@ 0x702
 801bd4c:	f000 f886 	bl	801be5c <SUBGRF_ReadRegister>
 801bd50:	4603      	mov	r3, r0
 801bd52:	461a      	mov	r2, r3
 801bd54:	687b      	ldr	r3, [r7, #4]
 801bd56:	701a      	strb	r2, [r3, #0]
 801bd58:	e002      	b.n	801bd60 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801bd5a:	7b3a      	ldrb	r2, [r7, #12]
 801bd5c:	687b      	ldr	r3, [r7, #4]
 801bd5e:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801bd60:	7b7a      	ldrb	r2, [r7, #13]
 801bd62:	683b      	ldr	r3, [r7, #0]
 801bd64:	701a      	strb	r2, [r3, #0]
}
 801bd66:	bf00      	nop
 801bd68:	3710      	adds	r7, #16
 801bd6a:	46bd      	mov	sp, r7
 801bd6c:	bd80      	pop	{r7, pc}
 801bd6e:	bf00      	nop
 801bd70:	2000235a 	.word	0x2000235a

0801bd74 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801bd74:	b580      	push	{r7, lr}
 801bd76:	b084      	sub	sp, #16
 801bd78:	af00      	add	r7, sp, #0
 801bd7a:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801bd7c:	f107 030c 	add.w	r3, r7, #12
 801bd80:	2203      	movs	r2, #3
 801bd82:	4619      	mov	r1, r3
 801bd84:	2014      	movs	r0, #20
 801bd86:	f000 f933 	bl	801bff0 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801bd8a:	f7ff fd59 	bl	801b840 <SUBGRF_GetPacketType>
 801bd8e:	4603      	mov	r3, r0
 801bd90:	461a      	mov	r2, r3
 801bd92:	687b      	ldr	r3, [r7, #4]
 801bd94:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801bd96:	687b      	ldr	r3, [r7, #4]
 801bd98:	781b      	ldrb	r3, [r3, #0]
 801bd9a:	2b00      	cmp	r3, #0
 801bd9c:	d002      	beq.n	801bda4 <SUBGRF_GetPacketStatus+0x30>
 801bd9e:	2b01      	cmp	r3, #1
 801bda0:	d013      	beq.n	801bdca <SUBGRF_GetPacketStatus+0x56>
 801bda2:	e02a      	b.n	801bdfa <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801bda4:	7b3a      	ldrb	r2, [r7, #12]
 801bda6:	687b      	ldr	r3, [r7, #4]
 801bda8:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801bdaa:	7b7b      	ldrb	r3, [r7, #13]
 801bdac:	425b      	negs	r3, r3
 801bdae:	105b      	asrs	r3, r3, #1
 801bdb0:	b25a      	sxtb	r2, r3
 801bdb2:	687b      	ldr	r3, [r7, #4]
 801bdb4:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801bdb6:	7bbb      	ldrb	r3, [r7, #14]
 801bdb8:	425b      	negs	r3, r3
 801bdba:	105b      	asrs	r3, r3, #1
 801bdbc:	b25a      	sxtb	r2, r3
 801bdbe:	687b      	ldr	r3, [r7, #4]
 801bdc0:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801bdc2:	687b      	ldr	r3, [r7, #4]
 801bdc4:	2200      	movs	r2, #0
 801bdc6:	609a      	str	r2, [r3, #8]
            break;
 801bdc8:	e020      	b.n	801be0c <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801bdca:	7b3b      	ldrb	r3, [r7, #12]
 801bdcc:	425b      	negs	r3, r3
 801bdce:	105b      	asrs	r3, r3, #1
 801bdd0:	b25a      	sxtb	r2, r3
 801bdd2:	687b      	ldr	r3, [r7, #4]
 801bdd4:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801bdd6:	7b7b      	ldrb	r3, [r7, #13]
 801bdd8:	b25b      	sxtb	r3, r3
 801bdda:	3302      	adds	r3, #2
 801bddc:	109b      	asrs	r3, r3, #2
 801bdde:	b25a      	sxtb	r2, r3
 801bde0:	687b      	ldr	r3, [r7, #4]
 801bde2:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801bde4:	7bbb      	ldrb	r3, [r7, #14]
 801bde6:	425b      	negs	r3, r3
 801bde8:	105b      	asrs	r3, r3, #1
 801bdea:	b25a      	sxtb	r2, r3
 801bdec:	687b      	ldr	r3, [r7, #4]
 801bdee:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801bdf0:	4b08      	ldr	r3, [pc, #32]	@ (801be14 <SUBGRF_GetPacketStatus+0xa0>)
 801bdf2:	681a      	ldr	r2, [r3, #0]
 801bdf4:	687b      	ldr	r3, [r7, #4]
 801bdf6:	611a      	str	r2, [r3, #16]
            break;
 801bdf8:	e008      	b.n	801be0c <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801bdfa:	2214      	movs	r2, #20
 801bdfc:	2100      	movs	r1, #0
 801bdfe:	6878      	ldr	r0, [r7, #4]
 801be00:	f000 fc1d 	bl	801c63e <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801be04:	687b      	ldr	r3, [r7, #4]
 801be06:	220f      	movs	r2, #15
 801be08:	701a      	strb	r2, [r3, #0]
            break;
 801be0a:	bf00      	nop
    }
}
 801be0c:	bf00      	nop
 801be0e:	3710      	adds	r7, #16
 801be10:	46bd      	mov	sp, r7
 801be12:	bd80      	pop	{r7, pc}
 801be14:	2000235c 	.word	0x2000235c

0801be18 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801be18:	b580      	push	{r7, lr}
 801be1a:	b086      	sub	sp, #24
 801be1c:	af00      	add	r7, sp, #0
 801be1e:	4603      	mov	r3, r0
 801be20:	460a      	mov	r2, r1
 801be22:	80fb      	strh	r3, [r7, #6]
 801be24:	4613      	mov	r3, r2
 801be26:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801be28:	f3ef 8310 	mrs	r3, PRIMASK
 801be2c:	60fb      	str	r3, [r7, #12]
  return(result);
 801be2e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801be30:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801be32:	b672      	cpsid	i
}
 801be34:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801be36:	1d7a      	adds	r2, r7, #5
 801be38:	88f9      	ldrh	r1, [r7, #6]
 801be3a:	2301      	movs	r3, #1
 801be3c:	4806      	ldr	r0, [pc, #24]	@ (801be58 <SUBGRF_WriteRegister+0x40>)
 801be3e:	f7eb ffef 	bl	8007e20 <HAL_SUBGHZ_WriteRegisters>
 801be42:	697b      	ldr	r3, [r7, #20]
 801be44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801be46:	693b      	ldr	r3, [r7, #16]
 801be48:	f383 8810 	msr	PRIMASK, r3
}
 801be4c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801be4e:	bf00      	nop
 801be50:	3718      	adds	r7, #24
 801be52:	46bd      	mov	sp, r7
 801be54:	bd80      	pop	{r7, pc}
 801be56:	bf00      	nop
 801be58:	200003fc 	.word	0x200003fc

0801be5c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801be5c:	b580      	push	{r7, lr}
 801be5e:	b086      	sub	sp, #24
 801be60:	af00      	add	r7, sp, #0
 801be62:	4603      	mov	r3, r0
 801be64:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801be66:	f3ef 8310 	mrs	r3, PRIMASK
 801be6a:	60fb      	str	r3, [r7, #12]
  return(result);
 801be6c:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 801be6e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801be70:	b672      	cpsid	i
}
 801be72:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801be74:	f107 020b 	add.w	r2, r7, #11
 801be78:	88f9      	ldrh	r1, [r7, #6]
 801be7a:	2301      	movs	r3, #1
 801be7c:	4806      	ldr	r0, [pc, #24]	@ (801be98 <SUBGRF_ReadRegister+0x3c>)
 801be7e:	f7ec f82e 	bl	8007ede <HAL_SUBGHZ_ReadRegisters>
 801be82:	697b      	ldr	r3, [r7, #20]
 801be84:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801be86:	693b      	ldr	r3, [r7, #16]
 801be88:	f383 8810 	msr	PRIMASK, r3
}
 801be8c:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 801be8e:	7afb      	ldrb	r3, [r7, #11]
}
 801be90:	4618      	mov	r0, r3
 801be92:	3718      	adds	r7, #24
 801be94:	46bd      	mov	sp, r7
 801be96:	bd80      	pop	{r7, pc}
 801be98:	200003fc 	.word	0x200003fc

0801be9c <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801be9c:	b580      	push	{r7, lr}
 801be9e:	b086      	sub	sp, #24
 801bea0:	af00      	add	r7, sp, #0
 801bea2:	4603      	mov	r3, r0
 801bea4:	6039      	str	r1, [r7, #0]
 801bea6:	80fb      	strh	r3, [r7, #6]
 801bea8:	4613      	mov	r3, r2
 801beaa:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801beac:	f3ef 8310 	mrs	r3, PRIMASK
 801beb0:	60fb      	str	r3, [r7, #12]
  return(result);
 801beb2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801beb4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801beb6:	b672      	cpsid	i
}
 801beb8:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801beba:	88bb      	ldrh	r3, [r7, #4]
 801bebc:	88f9      	ldrh	r1, [r7, #6]
 801bebe:	683a      	ldr	r2, [r7, #0]
 801bec0:	4806      	ldr	r0, [pc, #24]	@ (801bedc <SUBGRF_WriteRegisters+0x40>)
 801bec2:	f7eb ffad 	bl	8007e20 <HAL_SUBGHZ_WriteRegisters>
 801bec6:	697b      	ldr	r3, [r7, #20]
 801bec8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801beca:	693b      	ldr	r3, [r7, #16]
 801becc:	f383 8810 	msr	PRIMASK, r3
}
 801bed0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bed2:	bf00      	nop
 801bed4:	3718      	adds	r7, #24
 801bed6:	46bd      	mov	sp, r7
 801bed8:	bd80      	pop	{r7, pc}
 801beda:	bf00      	nop
 801bedc:	200003fc 	.word	0x200003fc

0801bee0 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801bee0:	b580      	push	{r7, lr}
 801bee2:	b086      	sub	sp, #24
 801bee4:	af00      	add	r7, sp, #0
 801bee6:	4603      	mov	r3, r0
 801bee8:	6039      	str	r1, [r7, #0]
 801beea:	80fb      	strh	r3, [r7, #6]
 801beec:	4613      	mov	r3, r2
 801beee:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bef0:	f3ef 8310 	mrs	r3, PRIMASK
 801bef4:	60fb      	str	r3, [r7, #12]
  return(result);
 801bef6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bef8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801befa:	b672      	cpsid	i
}
 801befc:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801befe:	88bb      	ldrh	r3, [r7, #4]
 801bf00:	88f9      	ldrh	r1, [r7, #6]
 801bf02:	683a      	ldr	r2, [r7, #0]
 801bf04:	4806      	ldr	r0, [pc, #24]	@ (801bf20 <SUBGRF_ReadRegisters+0x40>)
 801bf06:	f7eb ffea 	bl	8007ede <HAL_SUBGHZ_ReadRegisters>
 801bf0a:	697b      	ldr	r3, [r7, #20]
 801bf0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bf0e:	693b      	ldr	r3, [r7, #16]
 801bf10:	f383 8810 	msr	PRIMASK, r3
}
 801bf14:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bf16:	bf00      	nop
 801bf18:	3718      	adds	r7, #24
 801bf1a:	46bd      	mov	sp, r7
 801bf1c:	bd80      	pop	{r7, pc}
 801bf1e:	bf00      	nop
 801bf20:	200003fc 	.word	0x200003fc

0801bf24 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bf24:	b580      	push	{r7, lr}
 801bf26:	b086      	sub	sp, #24
 801bf28:	af00      	add	r7, sp, #0
 801bf2a:	4603      	mov	r3, r0
 801bf2c:	6039      	str	r1, [r7, #0]
 801bf2e:	71fb      	strb	r3, [r7, #7]
 801bf30:	4613      	mov	r3, r2
 801bf32:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bf34:	f3ef 8310 	mrs	r3, PRIMASK
 801bf38:	60fb      	str	r3, [r7, #12]
  return(result);
 801bf3a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bf3c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bf3e:	b672      	cpsid	i
}
 801bf40:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801bf42:	79bb      	ldrb	r3, [r7, #6]
 801bf44:	b29b      	uxth	r3, r3
 801bf46:	79f9      	ldrb	r1, [r7, #7]
 801bf48:	683a      	ldr	r2, [r7, #0]
 801bf4a:	4806      	ldr	r0, [pc, #24]	@ (801bf64 <SUBGRF_WriteBuffer+0x40>)
 801bf4c:	f7ec f8db 	bl	8008106 <HAL_SUBGHZ_WriteBuffer>
 801bf50:	697b      	ldr	r3, [r7, #20]
 801bf52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bf54:	693b      	ldr	r3, [r7, #16]
 801bf56:	f383 8810 	msr	PRIMASK, r3
}
 801bf5a:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bf5c:	bf00      	nop
 801bf5e:	3718      	adds	r7, #24
 801bf60:	46bd      	mov	sp, r7
 801bf62:	bd80      	pop	{r7, pc}
 801bf64:	200003fc 	.word	0x200003fc

0801bf68 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801bf68:	b580      	push	{r7, lr}
 801bf6a:	b086      	sub	sp, #24
 801bf6c:	af00      	add	r7, sp, #0
 801bf6e:	4603      	mov	r3, r0
 801bf70:	6039      	str	r1, [r7, #0]
 801bf72:	71fb      	strb	r3, [r7, #7]
 801bf74:	4613      	mov	r3, r2
 801bf76:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bf78:	f3ef 8310 	mrs	r3, PRIMASK
 801bf7c:	60fb      	str	r3, [r7, #12]
  return(result);
 801bf7e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bf80:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bf82:	b672      	cpsid	i
}
 801bf84:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801bf86:	79bb      	ldrb	r3, [r7, #6]
 801bf88:	b29b      	uxth	r3, r3
 801bf8a:	79f9      	ldrb	r1, [r7, #7]
 801bf8c:	683a      	ldr	r2, [r7, #0]
 801bf8e:	4806      	ldr	r0, [pc, #24]	@ (801bfa8 <SUBGRF_ReadBuffer+0x40>)
 801bf90:	f7ec f90c 	bl	80081ac <HAL_SUBGHZ_ReadBuffer>
 801bf94:	697b      	ldr	r3, [r7, #20]
 801bf96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bf98:	693b      	ldr	r3, [r7, #16]
 801bf9a:	f383 8810 	msr	PRIMASK, r3
}
 801bf9e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bfa0:	bf00      	nop
 801bfa2:	3718      	adds	r7, #24
 801bfa4:	46bd      	mov	sp, r7
 801bfa6:	bd80      	pop	{r7, pc}
 801bfa8:	200003fc 	.word	0x200003fc

0801bfac <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801bfac:	b580      	push	{r7, lr}
 801bfae:	b086      	sub	sp, #24
 801bfb0:	af00      	add	r7, sp, #0
 801bfb2:	4603      	mov	r3, r0
 801bfb4:	6039      	str	r1, [r7, #0]
 801bfb6:	71fb      	strb	r3, [r7, #7]
 801bfb8:	4613      	mov	r3, r2
 801bfba:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bfbc:	f3ef 8310 	mrs	r3, PRIMASK
 801bfc0:	60fb      	str	r3, [r7, #12]
  return(result);
 801bfc2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801bfc4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bfc6:	b672      	cpsid	i
}
 801bfc8:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801bfca:	88bb      	ldrh	r3, [r7, #4]
 801bfcc:	79f9      	ldrb	r1, [r7, #7]
 801bfce:	683a      	ldr	r2, [r7, #0]
 801bfd0:	4806      	ldr	r0, [pc, #24]	@ (801bfec <SUBGRF_WriteCommand+0x40>)
 801bfd2:	f7eb ffe5 	bl	8007fa0 <HAL_SUBGHZ_ExecSetCmd>
 801bfd6:	697b      	ldr	r3, [r7, #20]
 801bfd8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bfda:	693b      	ldr	r3, [r7, #16]
 801bfdc:	f383 8810 	msr	PRIMASK, r3
}
 801bfe0:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801bfe2:	bf00      	nop
 801bfe4:	3718      	adds	r7, #24
 801bfe6:	46bd      	mov	sp, r7
 801bfe8:	bd80      	pop	{r7, pc}
 801bfea:	bf00      	nop
 801bfec:	200003fc 	.word	0x200003fc

0801bff0 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801bff0:	b580      	push	{r7, lr}
 801bff2:	b086      	sub	sp, #24
 801bff4:	af00      	add	r7, sp, #0
 801bff6:	4603      	mov	r3, r0
 801bff8:	6039      	str	r1, [r7, #0]
 801bffa:	71fb      	strb	r3, [r7, #7]
 801bffc:	4613      	mov	r3, r2
 801bffe:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c000:	f3ef 8310 	mrs	r3, PRIMASK
 801c004:	60fb      	str	r3, [r7, #12]
  return(result);
 801c006:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801c008:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c00a:	b672      	cpsid	i
}
 801c00c:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801c00e:	88bb      	ldrh	r3, [r7, #4]
 801c010:	79f9      	ldrb	r1, [r7, #7]
 801c012:	683a      	ldr	r2, [r7, #0]
 801c014:	4806      	ldr	r0, [pc, #24]	@ (801c030 <SUBGRF_ReadCommand+0x40>)
 801c016:	f7ec f822 	bl	800805e <HAL_SUBGHZ_ExecGetCmd>
 801c01a:	697b      	ldr	r3, [r7, #20]
 801c01c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c01e:	693b      	ldr	r3, [r7, #16]
 801c020:	f383 8810 	msr	PRIMASK, r3
}
 801c024:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801c026:	bf00      	nop
 801c028:	3718      	adds	r7, #24
 801c02a:	46bd      	mov	sp, r7
 801c02c:	bd80      	pop	{r7, pc}
 801c02e:	bf00      	nop
 801c030:	200003fc 	.word	0x200003fc

0801c034 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801c034:	b580      	push	{r7, lr}
 801c036:	b084      	sub	sp, #16
 801c038:	af00      	add	r7, sp, #0
 801c03a:	4603      	mov	r3, r0
 801c03c:	460a      	mov	r2, r1
 801c03e:	71fb      	strb	r3, [r7, #7]
 801c040:	4613      	mov	r3, r2
 801c042:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801c044:	2301      	movs	r3, #1
 801c046:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801c048:	79bb      	ldrb	r3, [r7, #6]
 801c04a:	2b01      	cmp	r3, #1
 801c04c:	d10d      	bne.n	801c06a <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801c04e:	79fb      	ldrb	r3, [r7, #7]
 801c050:	2b01      	cmp	r3, #1
 801c052:	d104      	bne.n	801c05e <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801c054:	2302      	movs	r3, #2
 801c056:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801c058:	2004      	movs	r0, #4
 801c05a:	f000 f8ef 	bl	801c23c <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801c05e:	79fb      	ldrb	r3, [r7, #7]
 801c060:	2b02      	cmp	r3, #2
 801c062:	d107      	bne.n	801c074 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801c064:	2303      	movs	r3, #3
 801c066:	73fb      	strb	r3, [r7, #15]
 801c068:	e004      	b.n	801c074 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801c06a:	79bb      	ldrb	r3, [r7, #6]
 801c06c:	2b00      	cmp	r3, #0
 801c06e:	d101      	bne.n	801c074 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801c070:	2301      	movs	r3, #1
 801c072:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801c074:	7bfb      	ldrb	r3, [r7, #15]
 801c076:	4618      	mov	r0, r3
 801c078:	f7f0 f95d 	bl	800c336 <RBI_ConfigRFSwitch>
}
 801c07c:	bf00      	nop
 801c07e:	3710      	adds	r7, #16
 801c080:	46bd      	mov	sp, r7
 801c082:	bd80      	pop	{r7, pc}

0801c084 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801c084:	b580      	push	{r7, lr}
 801c086:	b084      	sub	sp, #16
 801c088:	af00      	add	r7, sp, #0
 801c08a:	4603      	mov	r3, r0
 801c08c:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801c08e:	2301      	movs	r3, #1
 801c090:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801c092:	f7f0 f95e 	bl	800c352 <RBI_GetTxConfig>
 801c096:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801c098:	68bb      	ldr	r3, [r7, #8]
 801c09a:	2b02      	cmp	r3, #2
 801c09c:	d016      	beq.n	801c0cc <SUBGRF_SetRfTxPower+0x48>
 801c09e:	68bb      	ldr	r3, [r7, #8]
 801c0a0:	2b02      	cmp	r3, #2
 801c0a2:	dc16      	bgt.n	801c0d2 <SUBGRF_SetRfTxPower+0x4e>
 801c0a4:	68bb      	ldr	r3, [r7, #8]
 801c0a6:	2b00      	cmp	r3, #0
 801c0a8:	d003      	beq.n	801c0b2 <SUBGRF_SetRfTxPower+0x2e>
 801c0aa:	68bb      	ldr	r3, [r7, #8]
 801c0ac:	2b01      	cmp	r3, #1
 801c0ae:	d00a      	beq.n	801c0c6 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801c0b0:	e00f      	b.n	801c0d2 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801c0b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801c0b6:	2b0f      	cmp	r3, #15
 801c0b8:	dd02      	ble.n	801c0c0 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801c0ba:	2302      	movs	r3, #2
 801c0bc:	73fb      	strb	r3, [r7, #15]
            break;
 801c0be:	e009      	b.n	801c0d4 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801c0c0:	2301      	movs	r3, #1
 801c0c2:	73fb      	strb	r3, [r7, #15]
            break;
 801c0c4:	e006      	b.n	801c0d4 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801c0c6:	2301      	movs	r3, #1
 801c0c8:	73fb      	strb	r3, [r7, #15]
            break;
 801c0ca:	e003      	b.n	801c0d4 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801c0cc:	2302      	movs	r3, #2
 801c0ce:	73fb      	strb	r3, [r7, #15]
            break;
 801c0d0:	e000      	b.n	801c0d4 <SUBGRF_SetRfTxPower+0x50>
            break;
 801c0d2:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801c0d4:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801c0d8:	7bfb      	ldrb	r3, [r7, #15]
 801c0da:	2202      	movs	r2, #2
 801c0dc:	4618      	mov	r0, r3
 801c0de:	f7ff fbb9 	bl	801b854 <SUBGRF_SetTxParams>

    return paSelect;
 801c0e2:	7bfb      	ldrb	r3, [r7, #15]
}
 801c0e4:	4618      	mov	r0, r3
 801c0e6:	3710      	adds	r7, #16
 801c0e8:	46bd      	mov	sp, r7
 801c0ea:	bd80      	pop	{r7, pc}

0801c0ec <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801c0ec:	b480      	push	{r7}
 801c0ee:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801c0f0:	2301      	movs	r3, #1
}
 801c0f2:	4618      	mov	r0, r3
 801c0f4:	46bd      	mov	sp, r7
 801c0f6:	bc80      	pop	{r7}
 801c0f8:	4770      	bx	lr
	...

0801c0fc <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801c0fc:	b580      	push	{r7, lr}
 801c0fe:	b082      	sub	sp, #8
 801c100:	af00      	add	r7, sp, #0
 801c102:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801c104:	4b03      	ldr	r3, [pc, #12]	@ (801c114 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801c106:	681b      	ldr	r3, [r3, #0]
 801c108:	2001      	movs	r0, #1
 801c10a:	4798      	blx	r3
}
 801c10c:	bf00      	nop
 801c10e:	3708      	adds	r7, #8
 801c110:	46bd      	mov	sp, r7
 801c112:	bd80      	pop	{r7, pc}
 801c114:	20002364 	.word	0x20002364

0801c118 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801c118:	b580      	push	{r7, lr}
 801c11a:	b082      	sub	sp, #8
 801c11c:	af00      	add	r7, sp, #0
 801c11e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801c120:	4b03      	ldr	r3, [pc, #12]	@ (801c130 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801c122:	681b      	ldr	r3, [r3, #0]
 801c124:	2002      	movs	r0, #2
 801c126:	4798      	blx	r3
}
 801c128:	bf00      	nop
 801c12a:	3708      	adds	r7, #8
 801c12c:	46bd      	mov	sp, r7
 801c12e:	bd80      	pop	{r7, pc}
 801c130:	20002364 	.word	0x20002364

0801c134 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801c134:	b580      	push	{r7, lr}
 801c136:	b082      	sub	sp, #8
 801c138:	af00      	add	r7, sp, #0
 801c13a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801c13c:	4b03      	ldr	r3, [pc, #12]	@ (801c14c <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801c13e:	681b      	ldr	r3, [r3, #0]
 801c140:	2040      	movs	r0, #64	@ 0x40
 801c142:	4798      	blx	r3
}
 801c144:	bf00      	nop
 801c146:	3708      	adds	r7, #8
 801c148:	46bd      	mov	sp, r7
 801c14a:	bd80      	pop	{r7, pc}
 801c14c:	20002364 	.word	0x20002364

0801c150 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801c150:	b580      	push	{r7, lr}
 801c152:	b082      	sub	sp, #8
 801c154:	af00      	add	r7, sp, #0
 801c156:	6078      	str	r0, [r7, #4]
 801c158:	460b      	mov	r3, r1
 801c15a:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801c15c:	78fb      	ldrb	r3, [r7, #3]
 801c15e:	2b00      	cmp	r3, #0
 801c160:	d002      	beq.n	801c168 <HAL_SUBGHZ_CADStatusCallback+0x18>
 801c162:	2b01      	cmp	r3, #1
 801c164:	d005      	beq.n	801c172 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801c166:	e00a      	b.n	801c17e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801c168:	4b07      	ldr	r3, [pc, #28]	@ (801c188 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801c16a:	681b      	ldr	r3, [r3, #0]
 801c16c:	2080      	movs	r0, #128	@ 0x80
 801c16e:	4798      	blx	r3
            break;
 801c170:	e005      	b.n	801c17e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801c172:	4b05      	ldr	r3, [pc, #20]	@ (801c188 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801c174:	681b      	ldr	r3, [r3, #0]
 801c176:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801c17a:	4798      	blx	r3
            break;
 801c17c:	bf00      	nop
    }
}
 801c17e:	bf00      	nop
 801c180:	3708      	adds	r7, #8
 801c182:	46bd      	mov	sp, r7
 801c184:	bd80      	pop	{r7, pc}
 801c186:	bf00      	nop
 801c188:	20002364 	.word	0x20002364

0801c18c <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801c18c:	b580      	push	{r7, lr}
 801c18e:	b082      	sub	sp, #8
 801c190:	af00      	add	r7, sp, #0
 801c192:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801c194:	4b04      	ldr	r3, [pc, #16]	@ (801c1a8 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801c196:	681b      	ldr	r3, [r3, #0]
 801c198:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801c19c:	4798      	blx	r3
}
 801c19e:	bf00      	nop
 801c1a0:	3708      	adds	r7, #8
 801c1a2:	46bd      	mov	sp, r7
 801c1a4:	bd80      	pop	{r7, pc}
 801c1a6:	bf00      	nop
 801c1a8:	20002364 	.word	0x20002364

0801c1ac <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801c1ac:	b580      	push	{r7, lr}
 801c1ae:	b082      	sub	sp, #8
 801c1b0:	af00      	add	r7, sp, #0
 801c1b2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801c1b4:	4b03      	ldr	r3, [pc, #12]	@ (801c1c4 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801c1b6:	681b      	ldr	r3, [r3, #0]
 801c1b8:	2020      	movs	r0, #32
 801c1ba:	4798      	blx	r3
}
 801c1bc:	bf00      	nop
 801c1be:	3708      	adds	r7, #8
 801c1c0:	46bd      	mov	sp, r7
 801c1c2:	bd80      	pop	{r7, pc}
 801c1c4:	20002364 	.word	0x20002364

0801c1c8 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801c1c8:	b580      	push	{r7, lr}
 801c1ca:	b082      	sub	sp, #8
 801c1cc:	af00      	add	r7, sp, #0
 801c1ce:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801c1d0:	4b03      	ldr	r3, [pc, #12]	@ (801c1e0 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801c1d2:	681b      	ldr	r3, [r3, #0]
 801c1d4:	2004      	movs	r0, #4
 801c1d6:	4798      	blx	r3
}
 801c1d8:	bf00      	nop
 801c1da:	3708      	adds	r7, #8
 801c1dc:	46bd      	mov	sp, r7
 801c1de:	bd80      	pop	{r7, pc}
 801c1e0:	20002364 	.word	0x20002364

0801c1e4 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801c1e4:	b580      	push	{r7, lr}
 801c1e6:	b082      	sub	sp, #8
 801c1e8:	af00      	add	r7, sp, #0
 801c1ea:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801c1ec:	4b03      	ldr	r3, [pc, #12]	@ (801c1fc <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801c1ee:	681b      	ldr	r3, [r3, #0]
 801c1f0:	2008      	movs	r0, #8
 801c1f2:	4798      	blx	r3
}
 801c1f4:	bf00      	nop
 801c1f6:	3708      	adds	r7, #8
 801c1f8:	46bd      	mov	sp, r7
 801c1fa:	bd80      	pop	{r7, pc}
 801c1fc:	20002364 	.word	0x20002364

0801c200 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801c200:	b580      	push	{r7, lr}
 801c202:	b082      	sub	sp, #8
 801c204:	af00      	add	r7, sp, #0
 801c206:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801c208:	4b03      	ldr	r3, [pc, #12]	@ (801c218 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801c20a:	681b      	ldr	r3, [r3, #0]
 801c20c:	2010      	movs	r0, #16
 801c20e:	4798      	blx	r3
}
 801c210:	bf00      	nop
 801c212:	3708      	adds	r7, #8
 801c214:	46bd      	mov	sp, r7
 801c216:	bd80      	pop	{r7, pc}
 801c218:	20002364 	.word	0x20002364

0801c21c <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801c21c:	b580      	push	{r7, lr}
 801c21e:	b082      	sub	sp, #8
 801c220:	af00      	add	r7, sp, #0
 801c222:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801c224:	4b04      	ldr	r3, [pc, #16]	@ (801c238 <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 801c226:	681b      	ldr	r3, [r3, #0]
 801c228:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 801c22c:	4798      	blx	r3
}
 801c22e:	bf00      	nop
 801c230:	3708      	adds	r7, #8
 801c232:	46bd      	mov	sp, r7
 801c234:	bd80      	pop	{r7, pc}
 801c236:	bf00      	nop
 801c238:	20002364 	.word	0x20002364

0801c23c <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801c23c:	b580      	push	{r7, lr}
 801c23e:	b084      	sub	sp, #16
 801c240:	af00      	add	r7, sp, #0
 801c242:	4603      	mov	r3, r0
 801c244:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801c246:	f7f0 f892 	bl	800c36e <RBI_IsDCDC>
 801c24a:	4603      	mov	r3, r0
 801c24c:	2b01      	cmp	r3, #1
 801c24e:	d112      	bne.n	801c276 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801c250:	f640 1023 	movw	r0, #2339	@ 0x923
 801c254:	f7ff fe02 	bl	801be5c <SUBGRF_ReadRegister>
 801c258:	4603      	mov	r3, r0
 801c25a:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801c25c:	7bfb      	ldrb	r3, [r7, #15]
 801c25e:	f023 0306 	bic.w	r3, r3, #6
 801c262:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801c264:	7bfa      	ldrb	r2, [r7, #15]
 801c266:	79fb      	ldrb	r3, [r7, #7]
 801c268:	4313      	orrs	r3, r2
 801c26a:	b2db      	uxtb	r3, r3
 801c26c:	4619      	mov	r1, r3
 801c26e:	f640 1023 	movw	r0, #2339	@ 0x923
 801c272:	f7ff fdd1 	bl	801be18 <SUBGRF_WriteRegister>
  }
}
 801c276:	bf00      	nop
 801c278:	3710      	adds	r7, #16
 801c27a:	46bd      	mov	sp, r7
 801c27c:	bd80      	pop	{r7, pc}
	...

0801c280 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801c280:	b480      	push	{r7}
 801c282:	b085      	sub	sp, #20
 801c284:	af00      	add	r7, sp, #0
 801c286:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801c288:	687b      	ldr	r3, [r7, #4]
 801c28a:	2b00      	cmp	r3, #0
 801c28c:	d101      	bne.n	801c292 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801c28e:	231f      	movs	r3, #31
 801c290:	e017      	b.n	801c2c2 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801c292:	2300      	movs	r3, #0
 801c294:	73fb      	strb	r3, [r7, #15]
 801c296:	e00f      	b.n	801c2b8 <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801c298:	7bfb      	ldrb	r3, [r7, #15]
 801c29a:	4a0c      	ldr	r2, [pc, #48]	@ (801c2cc <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801c29c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801c2a0:	687a      	ldr	r2, [r7, #4]
 801c2a2:	429a      	cmp	r2, r3
 801c2a4:	d205      	bcs.n	801c2b2 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801c2a6:	7bfb      	ldrb	r3, [r7, #15]
 801c2a8:	4a08      	ldr	r2, [pc, #32]	@ (801c2cc <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801c2aa:	00db      	lsls	r3, r3, #3
 801c2ac:	4413      	add	r3, r2
 801c2ae:	791b      	ldrb	r3, [r3, #4]
 801c2b0:	e007      	b.n	801c2c2 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801c2b2:	7bfb      	ldrb	r3, [r7, #15]
 801c2b4:	3301      	adds	r3, #1
 801c2b6:	73fb      	strb	r3, [r7, #15]
 801c2b8:	7bfb      	ldrb	r3, [r7, #15]
 801c2ba:	2b15      	cmp	r3, #21
 801c2bc:	d9ec      	bls.n	801c298 <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 801c2be:	bf00      	nop
 801c2c0:	e7fd      	b.n	801c2be <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801c2c2:	4618      	mov	r0, r3
 801c2c4:	3714      	adds	r7, #20
 801c2c6:	46bd      	mov	sp, r7
 801c2c8:	bc80      	pop	{r7}
 801c2ca:	4770      	bx	lr
 801c2cc:	0802209c 	.word	0x0802209c

0801c2d0 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801c2d0:	b580      	push	{r7, lr}
 801c2d2:	b08a      	sub	sp, #40	@ 0x28
 801c2d4:	af00      	add	r7, sp, #0
 801c2d6:	6078      	str	r0, [r7, #4]
 801c2d8:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801c2da:	4b35      	ldr	r3, [pc, #212]	@ (801c3b0 <SUBGRF_GetCFO+0xe0>)
 801c2dc:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801c2de:	f640 0007 	movw	r0, #2055	@ 0x807
 801c2e2:	f7ff fdbb 	bl	801be5c <SUBGRF_ReadRegister>
 801c2e6:	4603      	mov	r3, r0
 801c2e8:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801c2ea:	7ffb      	ldrb	r3, [r7, #31]
 801c2ec:	08db      	lsrs	r3, r3, #3
 801c2ee:	b2db      	uxtb	r3, r3
 801c2f0:	f003 0303 	and.w	r3, r3, #3
 801c2f4:	3328      	adds	r3, #40	@ 0x28
 801c2f6:	443b      	add	r3, r7
 801c2f8:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801c2fc:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801c2fe:	7ffb      	ldrb	r3, [r7, #31]
 801c300:	f003 0307 	and.w	r3, r3, #7
 801c304:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 801c306:	7fba      	ldrb	r2, [r7, #30]
 801c308:	7f7b      	ldrb	r3, [r7, #29]
 801c30a:	3301      	adds	r3, #1
 801c30c:	fa02 f303 	lsl.w	r3, r2, r3
 801c310:	461a      	mov	r2, r3
 801c312:	4b28      	ldr	r3, [pc, #160]	@ (801c3b4 <SUBGRF_GetCFO+0xe4>)
 801c314:	fbb3 f3f2 	udiv	r3, r3, r2
 801c318:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801c31a:	69ba      	ldr	r2, [r7, #24]
 801c31c:	687b      	ldr	r3, [r7, #4]
 801c31e:	fbb2 f3f3 	udiv	r3, r2, r3
 801c322:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801c324:	2301      	movs	r3, #1
 801c326:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801c32a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c32e:	697a      	ldr	r2, [r7, #20]
 801c330:	fb02 f303 	mul.w	r3, r2, r3
 801c334:	2b07      	cmp	r3, #7
 801c336:	d802      	bhi.n	801c33e <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801c338:	2302      	movs	r3, #2
 801c33a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801c33e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c342:	697a      	ldr	r2, [r7, #20]
 801c344:	fb02 f303 	mul.w	r3, r2, r3
 801c348:	2b03      	cmp	r3, #3
 801c34a:	d802      	bhi.n	801c352 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801c34c:	2304      	movs	r3, #4
 801c34e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801c352:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801c356:	69bb      	ldr	r3, [r7, #24]
 801c358:	fb02 f303 	mul.w	r3, r2, r3
 801c35c:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801c35e:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801c362:	f7ff fd7b 	bl	801be5c <SUBGRF_ReadRegister>
 801c366:	4603      	mov	r3, r0
 801c368:	021b      	lsls	r3, r3, #8
 801c36a:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801c36e:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801c370:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801c374:	f7ff fd72 	bl	801be5c <SUBGRF_ReadRegister>
 801c378:	4603      	mov	r3, r0
 801c37a:	461a      	mov	r2, r3
 801c37c:	6a3b      	ldr	r3, [r7, #32]
 801c37e:	4313      	orrs	r3, r2
 801c380:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801c382:	6a3b      	ldr	r3, [r7, #32]
 801c384:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801c388:	2b00      	cmp	r3, #0
 801c38a:	d005      	beq.n	801c398 <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801c38c:	6a3b      	ldr	r3, [r7, #32]
 801c38e:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801c392:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801c396:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801c398:	693b      	ldr	r3, [r7, #16]
 801c39a:	095b      	lsrs	r3, r3, #5
 801c39c:	6a3a      	ldr	r2, [r7, #32]
 801c39e:	fb02 f303 	mul.w	r3, r2, r3
 801c3a2:	11da      	asrs	r2, r3, #7
 801c3a4:	683b      	ldr	r3, [r7, #0]
 801c3a6:	601a      	str	r2, [r3, #0]
}
 801c3a8:	bf00      	nop
 801c3aa:	3728      	adds	r7, #40	@ 0x28
 801c3ac:	46bd      	mov	sp, r7
 801c3ae:	bd80      	pop	{r7, pc}
 801c3b0:	0c0a0804 	.word	0x0c0a0804
 801c3b4:	01e84800 	.word	0x01e84800

0801c3b8 <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 801c3b8:	b480      	push	{r7}
 801c3ba:	b087      	sub	sp, #28
 801c3bc:	af00      	add	r7, sp, #0
 801c3be:	4603      	mov	r3, r0
 801c3c0:	60b9      	str	r1, [r7, #8]
 801c3c2:	607a      	str	r2, [r7, #4]
 801c3c4:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 801c3c6:	2300      	movs	r3, #0
 801c3c8:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 801c3ca:	f04f 33ff 	mov.w	r3, #4294967295
 801c3ce:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801c3d0:	697b      	ldr	r3, [r7, #20]
}
 801c3d2:	4618      	mov	r0, r3
 801c3d4:	371c      	adds	r7, #28
 801c3d6:	46bd      	mov	sp, r7
 801c3d8:	bc80      	pop	{r7}
 801c3da:	4770      	bx	lr

0801c3dc <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 801c3dc:	b480      	push	{r7}
 801c3de:	b087      	sub	sp, #28
 801c3e0:	af00      	add	r7, sp, #0
 801c3e2:	4603      	mov	r3, r0
 801c3e4:	60b9      	str	r1, [r7, #8]
 801c3e6:	607a      	str	r2, [r7, #4]
 801c3e8:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801c3ea:	2300      	movs	r3, #0
 801c3ec:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 801c3ee:	f04f 33ff 	mov.w	r3, #4294967295
 801c3f2:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801c3f4:	697b      	ldr	r3, [r7, #20]
}
 801c3f6:	4618      	mov	r0, r3
 801c3f8:	371c      	adds	r7, #28
 801c3fa:	46bd      	mov	sp, r7
 801c3fc:	bc80      	pop	{r7}
 801c3fe:	4770      	bx	lr

0801c400 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 801c400:	b480      	push	{r7}
 801c402:	b085      	sub	sp, #20
 801c404:	af00      	add	r7, sp, #0
 801c406:	60f8      	str	r0, [r7, #12]
 801c408:	60b9      	str	r1, [r7, #8]
 801c40a:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 801c40c:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801c410:	4618      	mov	r0, r3
 801c412:	3714      	adds	r7, #20
 801c414:	46bd      	mov	sp, r7
 801c416:	bc80      	pop	{r7}
 801c418:	4770      	bx	lr

0801c41a <RFW_DeInit>:

void RFW_DeInit( void )
{
 801c41a:	b480      	push	{r7}
 801c41c:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801c41e:	bf00      	nop
 801c420:	46bd      	mov	sp, r7
 801c422:	bc80      	pop	{r7}
 801c424:	4770      	bx	lr

0801c426 <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 801c426:	b480      	push	{r7}
 801c428:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 801c42a:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801c42c:	4618      	mov	r0, r3
 801c42e:	46bd      	mov	sp, r7
 801c430:	bc80      	pop	{r7}
 801c432:	4770      	bx	lr

0801c434 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 801c434:	b480      	push	{r7}
 801c436:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 801c438:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801c43a:	4618      	mov	r0, r3
 801c43c:	46bd      	mov	sp, r7
 801c43e:	bc80      	pop	{r7}
 801c440:	4770      	bx	lr

0801c442 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 801c442:	b480      	push	{r7}
 801c444:	b083      	sub	sp, #12
 801c446:	af00      	add	r7, sp, #0
 801c448:	4603      	mov	r3, r0
 801c44a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801c44c:	bf00      	nop
 801c44e:	370c      	adds	r7, #12
 801c450:	46bd      	mov	sp, r7
 801c452:	bc80      	pop	{r7}
 801c454:	4770      	bx	lr

0801c456 <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 801c456:	b480      	push	{r7}
 801c458:	b087      	sub	sp, #28
 801c45a:	af00      	add	r7, sp, #0
 801c45c:	60f8      	str	r0, [r7, #12]
 801c45e:	460b      	mov	r3, r1
 801c460:	607a      	str	r2, [r7, #4]
 801c462:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 801c464:	f04f 33ff 	mov.w	r3, #4294967295
 801c468:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 801c46a:	697b      	ldr	r3, [r7, #20]
}
 801c46c:	4618      	mov	r0, r3
 801c46e:	371c      	adds	r7, #28
 801c470:	46bd      	mov	sp, r7
 801c472:	bc80      	pop	{r7}
 801c474:	4770      	bx	lr

0801c476 <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801c476:	b480      	push	{r7}
 801c478:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 801c47a:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801c47e:	4618      	mov	r0, r3
 801c480:	46bd      	mov	sp, r7
 801c482:	bc80      	pop	{r7}
 801c484:	4770      	bx	lr

0801c486 <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 801c486:	b480      	push	{r7}
 801c488:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 801c48a:	bf00      	nop
 801c48c:	46bd      	mov	sp, r7
 801c48e:	bc80      	pop	{r7}
 801c490:	4770      	bx	lr

0801c492 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801c492:	b480      	push	{r7}
 801c494:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801c496:	bf00      	nop
 801c498:	46bd      	mov	sp, r7
 801c49a:	bc80      	pop	{r7}
 801c49c:	4770      	bx	lr

0801c49e <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 801c49e:	b480      	push	{r7}
 801c4a0:	b083      	sub	sp, #12
 801c4a2:	af00      	add	r7, sp, #0
 801c4a4:	4603      	mov	r3, r0
 801c4a6:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801c4a8:	bf00      	nop
 801c4aa:	370c      	adds	r7, #12
 801c4ac:	46bd      	mov	sp, r7
 801c4ae:	bc80      	pop	{r7}
 801c4b0:	4770      	bx	lr
	...

0801c4b4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801c4b4:	b480      	push	{r7}
 801c4b6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801c4b8:	4b04      	ldr	r3, [pc, #16]	@ (801c4cc <UTIL_LPM_Init+0x18>)
 801c4ba:	2200      	movs	r2, #0
 801c4bc:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801c4be:	4b04      	ldr	r3, [pc, #16]	@ (801c4d0 <UTIL_LPM_Init+0x1c>)
 801c4c0:	2200      	movs	r2, #0
 801c4c2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801c4c4:	bf00      	nop
 801c4c6:	46bd      	mov	sp, r7
 801c4c8:	bc80      	pop	{r7}
 801c4ca:	4770      	bx	lr
 801c4cc:	20002368 	.word	0x20002368
 801c4d0:	2000236c 	.word	0x2000236c

0801c4d4 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801c4d4:	b480      	push	{r7}
 801c4d6:	b087      	sub	sp, #28
 801c4d8:	af00      	add	r7, sp, #0
 801c4da:	6078      	str	r0, [r7, #4]
 801c4dc:	460b      	mov	r3, r1
 801c4de:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c4e0:	f3ef 8310 	mrs	r3, PRIMASK
 801c4e4:	613b      	str	r3, [r7, #16]
  return(result);
 801c4e6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801c4e8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c4ea:	b672      	cpsid	i
}
 801c4ec:	bf00      	nop
  
  switch( state )
 801c4ee:	78fb      	ldrb	r3, [r7, #3]
 801c4f0:	2b00      	cmp	r3, #0
 801c4f2:	d008      	beq.n	801c506 <UTIL_LPM_SetStopMode+0x32>
 801c4f4:	2b01      	cmp	r3, #1
 801c4f6:	d10e      	bne.n	801c516 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801c4f8:	4b0d      	ldr	r3, [pc, #52]	@ (801c530 <UTIL_LPM_SetStopMode+0x5c>)
 801c4fa:	681a      	ldr	r2, [r3, #0]
 801c4fc:	687b      	ldr	r3, [r7, #4]
 801c4fe:	4313      	orrs	r3, r2
 801c500:	4a0b      	ldr	r2, [pc, #44]	@ (801c530 <UTIL_LPM_SetStopMode+0x5c>)
 801c502:	6013      	str	r3, [r2, #0]
      break;
 801c504:	e008      	b.n	801c518 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801c506:	687b      	ldr	r3, [r7, #4]
 801c508:	43da      	mvns	r2, r3
 801c50a:	4b09      	ldr	r3, [pc, #36]	@ (801c530 <UTIL_LPM_SetStopMode+0x5c>)
 801c50c:	681b      	ldr	r3, [r3, #0]
 801c50e:	4013      	ands	r3, r2
 801c510:	4a07      	ldr	r2, [pc, #28]	@ (801c530 <UTIL_LPM_SetStopMode+0x5c>)
 801c512:	6013      	str	r3, [r2, #0]
      break;
 801c514:	e000      	b.n	801c518 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801c516:	bf00      	nop
 801c518:	697b      	ldr	r3, [r7, #20]
 801c51a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c51c:	68fb      	ldr	r3, [r7, #12]
 801c51e:	f383 8810 	msr	PRIMASK, r3
}
 801c522:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c524:	bf00      	nop
 801c526:	371c      	adds	r7, #28
 801c528:	46bd      	mov	sp, r7
 801c52a:	bc80      	pop	{r7}
 801c52c:	4770      	bx	lr
 801c52e:	bf00      	nop
 801c530:	20002368 	.word	0x20002368

0801c534 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801c534:	b480      	push	{r7}
 801c536:	b087      	sub	sp, #28
 801c538:	af00      	add	r7, sp, #0
 801c53a:	6078      	str	r0, [r7, #4]
 801c53c:	460b      	mov	r3, r1
 801c53e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c540:	f3ef 8310 	mrs	r3, PRIMASK
 801c544:	613b      	str	r3, [r7, #16]
  return(result);
 801c546:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801c548:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c54a:	b672      	cpsid	i
}
 801c54c:	bf00      	nop
  
  switch(state)
 801c54e:	78fb      	ldrb	r3, [r7, #3]
 801c550:	2b00      	cmp	r3, #0
 801c552:	d008      	beq.n	801c566 <UTIL_LPM_SetOffMode+0x32>
 801c554:	2b01      	cmp	r3, #1
 801c556:	d10e      	bne.n	801c576 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801c558:	4b0d      	ldr	r3, [pc, #52]	@ (801c590 <UTIL_LPM_SetOffMode+0x5c>)
 801c55a:	681a      	ldr	r2, [r3, #0]
 801c55c:	687b      	ldr	r3, [r7, #4]
 801c55e:	4313      	orrs	r3, r2
 801c560:	4a0b      	ldr	r2, [pc, #44]	@ (801c590 <UTIL_LPM_SetOffMode+0x5c>)
 801c562:	6013      	str	r3, [r2, #0]
      break;
 801c564:	e008      	b.n	801c578 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801c566:	687b      	ldr	r3, [r7, #4]
 801c568:	43da      	mvns	r2, r3
 801c56a:	4b09      	ldr	r3, [pc, #36]	@ (801c590 <UTIL_LPM_SetOffMode+0x5c>)
 801c56c:	681b      	ldr	r3, [r3, #0]
 801c56e:	4013      	ands	r3, r2
 801c570:	4a07      	ldr	r2, [pc, #28]	@ (801c590 <UTIL_LPM_SetOffMode+0x5c>)
 801c572:	6013      	str	r3, [r2, #0]
      break;
 801c574:	e000      	b.n	801c578 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801c576:	bf00      	nop
 801c578:	697b      	ldr	r3, [r7, #20]
 801c57a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c57c:	68fb      	ldr	r3, [r7, #12]
 801c57e:	f383 8810 	msr	PRIMASK, r3
}
 801c582:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801c584:	bf00      	nop
 801c586:	371c      	adds	r7, #28
 801c588:	46bd      	mov	sp, r7
 801c58a:	bc80      	pop	{r7}
 801c58c:	4770      	bx	lr
 801c58e:	bf00      	nop
 801c590:	2000236c 	.word	0x2000236c

0801c594 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801c594:	b580      	push	{r7, lr}
 801c596:	b084      	sub	sp, #16
 801c598:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c59a:	f3ef 8310 	mrs	r3, PRIMASK
 801c59e:	60bb      	str	r3, [r7, #8]
  return(result);
 801c5a0:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801c5a2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801c5a4:	b672      	cpsid	i
}
 801c5a6:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801c5a8:	4b12      	ldr	r3, [pc, #72]	@ (801c5f4 <UTIL_LPM_EnterLowPower+0x60>)
 801c5aa:	681b      	ldr	r3, [r3, #0]
 801c5ac:	2b00      	cmp	r3, #0
 801c5ae:	d006      	beq.n	801c5be <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801c5b0:	4b11      	ldr	r3, [pc, #68]	@ (801c5f8 <UTIL_LPM_EnterLowPower+0x64>)
 801c5b2:	681b      	ldr	r3, [r3, #0]
 801c5b4:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801c5b6:	4b10      	ldr	r3, [pc, #64]	@ (801c5f8 <UTIL_LPM_EnterLowPower+0x64>)
 801c5b8:	685b      	ldr	r3, [r3, #4]
 801c5ba:	4798      	blx	r3
 801c5bc:	e010      	b.n	801c5e0 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801c5be:	4b0f      	ldr	r3, [pc, #60]	@ (801c5fc <UTIL_LPM_EnterLowPower+0x68>)
 801c5c0:	681b      	ldr	r3, [r3, #0]
 801c5c2:	2b00      	cmp	r3, #0
 801c5c4:	d006      	beq.n	801c5d4 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801c5c6:	4b0c      	ldr	r3, [pc, #48]	@ (801c5f8 <UTIL_LPM_EnterLowPower+0x64>)
 801c5c8:	689b      	ldr	r3, [r3, #8]
 801c5ca:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801c5cc:	4b0a      	ldr	r3, [pc, #40]	@ (801c5f8 <UTIL_LPM_EnterLowPower+0x64>)
 801c5ce:	68db      	ldr	r3, [r3, #12]
 801c5d0:	4798      	blx	r3
 801c5d2:	e005      	b.n	801c5e0 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801c5d4:	4b08      	ldr	r3, [pc, #32]	@ (801c5f8 <UTIL_LPM_EnterLowPower+0x64>)
 801c5d6:	691b      	ldr	r3, [r3, #16]
 801c5d8:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801c5da:	4b07      	ldr	r3, [pc, #28]	@ (801c5f8 <UTIL_LPM_EnterLowPower+0x64>)
 801c5dc:	695b      	ldr	r3, [r3, #20]
 801c5de:	4798      	blx	r3
 801c5e0:	68fb      	ldr	r3, [r7, #12]
 801c5e2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c5e4:	687b      	ldr	r3, [r7, #4]
 801c5e6:	f383 8810 	msr	PRIMASK, r3
}
 801c5ea:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801c5ec:	bf00      	nop
 801c5ee:	3710      	adds	r7, #16
 801c5f0:	46bd      	mov	sp, r7
 801c5f2:	bd80      	pop	{r7, pc}
 801c5f4:	20002368 	.word	0x20002368
 801c5f8:	08021a8c 	.word	0x08021a8c
 801c5fc:	2000236c 	.word	0x2000236c

0801c600 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801c600:	b480      	push	{r7}
 801c602:	b087      	sub	sp, #28
 801c604:	af00      	add	r7, sp, #0
 801c606:	60f8      	str	r0, [r7, #12]
 801c608:	60b9      	str	r1, [r7, #8]
 801c60a:	4613      	mov	r3, r2
 801c60c:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801c60e:	68fb      	ldr	r3, [r7, #12]
 801c610:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801c612:	68bb      	ldr	r3, [r7, #8]
 801c614:	613b      	str	r3, [r7, #16]

  while( size-- )
 801c616:	e007      	b.n	801c628 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801c618:	693a      	ldr	r2, [r7, #16]
 801c61a:	1c53      	adds	r3, r2, #1
 801c61c:	613b      	str	r3, [r7, #16]
 801c61e:	697b      	ldr	r3, [r7, #20]
 801c620:	1c59      	adds	r1, r3, #1
 801c622:	6179      	str	r1, [r7, #20]
 801c624:	7812      	ldrb	r2, [r2, #0]
 801c626:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c628:	88fb      	ldrh	r3, [r7, #6]
 801c62a:	1e5a      	subs	r2, r3, #1
 801c62c:	80fa      	strh	r2, [r7, #6]
 801c62e:	2b00      	cmp	r3, #0
 801c630:	d1f2      	bne.n	801c618 <UTIL_MEM_cpy_8+0x18>
    }
}
 801c632:	bf00      	nop
 801c634:	bf00      	nop
 801c636:	371c      	adds	r7, #28
 801c638:	46bd      	mov	sp, r7
 801c63a:	bc80      	pop	{r7}
 801c63c:	4770      	bx	lr

0801c63e <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801c63e:	b480      	push	{r7}
 801c640:	b085      	sub	sp, #20
 801c642:	af00      	add	r7, sp, #0
 801c644:	6078      	str	r0, [r7, #4]
 801c646:	460b      	mov	r3, r1
 801c648:	70fb      	strb	r3, [r7, #3]
 801c64a:	4613      	mov	r3, r2
 801c64c:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801c64e:	687b      	ldr	r3, [r7, #4]
 801c650:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801c652:	e004      	b.n	801c65e <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801c654:	68fb      	ldr	r3, [r7, #12]
 801c656:	1c5a      	adds	r2, r3, #1
 801c658:	60fa      	str	r2, [r7, #12]
 801c65a:	78fa      	ldrb	r2, [r7, #3]
 801c65c:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801c65e:	883b      	ldrh	r3, [r7, #0]
 801c660:	1e5a      	subs	r2, r3, #1
 801c662:	803a      	strh	r2, [r7, #0]
 801c664:	2b00      	cmp	r3, #0
 801c666:	d1f5      	bne.n	801c654 <UTIL_MEM_set_8+0x16>
  }
}
 801c668:	bf00      	nop
 801c66a:	bf00      	nop
 801c66c:	3714      	adds	r7, #20
 801c66e:	46bd      	mov	sp, r7
 801c670:	bc80      	pop	{r7}
 801c672:	4770      	bx	lr

0801c674 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801c674:	b082      	sub	sp, #8
 801c676:	b480      	push	{r7}
 801c678:	b087      	sub	sp, #28
 801c67a:	af00      	add	r7, sp, #0
 801c67c:	60f8      	str	r0, [r7, #12]
 801c67e:	1d38      	adds	r0, r7, #4
 801c680:	e880 0006 	stmia.w	r0, {r1, r2}
 801c684:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801c686:	2300      	movs	r3, #0
 801c688:	613b      	str	r3, [r7, #16]
 801c68a:	2300      	movs	r3, #0
 801c68c:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801c68e:	687a      	ldr	r2, [r7, #4]
 801c690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c692:	4413      	add	r3, r2
 801c694:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801c696:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c69a:	b29a      	uxth	r2, r3
 801c69c:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801c6a0:	b29b      	uxth	r3, r3
 801c6a2:	4413      	add	r3, r2
 801c6a4:	b29b      	uxth	r3, r3
 801c6a6:	b21b      	sxth	r3, r3
 801c6a8:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801c6aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c6ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801c6b2:	db0a      	blt.n	801c6ca <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801c6b4:	693b      	ldr	r3, [r7, #16]
 801c6b6:	3301      	adds	r3, #1
 801c6b8:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801c6ba:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c6be:	b29b      	uxth	r3, r3
 801c6c0:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801c6c4:	b29b      	uxth	r3, r3
 801c6c6:	b21b      	sxth	r3, r3
 801c6c8:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c6ca:	68fb      	ldr	r3, [r7, #12]
 801c6cc:	461a      	mov	r2, r3
 801c6ce:	f107 0310 	add.w	r3, r7, #16
 801c6d2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c6d6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c6da:	68f8      	ldr	r0, [r7, #12]
 801c6dc:	371c      	adds	r7, #28
 801c6de:	46bd      	mov	sp, r7
 801c6e0:	bc80      	pop	{r7}
 801c6e2:	b002      	add	sp, #8
 801c6e4:	4770      	bx	lr

0801c6e6 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801c6e6:	b082      	sub	sp, #8
 801c6e8:	b480      	push	{r7}
 801c6ea:	b087      	sub	sp, #28
 801c6ec:	af00      	add	r7, sp, #0
 801c6ee:	60f8      	str	r0, [r7, #12]
 801c6f0:	1d38      	adds	r0, r7, #4
 801c6f2:	e880 0006 	stmia.w	r0, {r1, r2}
 801c6f6:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801c6f8:	2300      	movs	r3, #0
 801c6fa:	613b      	str	r3, [r7, #16]
 801c6fc:	2300      	movs	r3, #0
 801c6fe:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801c700:	687a      	ldr	r2, [r7, #4]
 801c702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c704:	1ad3      	subs	r3, r2, r3
 801c706:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801c708:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801c70c:	b29a      	uxth	r2, r3
 801c70e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801c712:	b29b      	uxth	r3, r3
 801c714:	1ad3      	subs	r3, r2, r3
 801c716:	b29b      	uxth	r3, r3
 801c718:	b21b      	sxth	r3, r3
 801c71a:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801c71c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c720:	2b00      	cmp	r3, #0
 801c722:	da0a      	bge.n	801c73a <SysTimeSub+0x54>
  {
    c.Seconds--;
 801c724:	693b      	ldr	r3, [r7, #16]
 801c726:	3b01      	subs	r3, #1
 801c728:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801c72a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801c72e:	b29b      	uxth	r3, r3
 801c730:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801c734:	b29b      	uxth	r3, r3
 801c736:	b21b      	sxth	r3, r3
 801c738:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801c73a:	68fb      	ldr	r3, [r7, #12]
 801c73c:	461a      	mov	r2, r3
 801c73e:	f107 0310 	add.w	r3, r7, #16
 801c742:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c746:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c74a:	68f8      	ldr	r0, [r7, #12]
 801c74c:	371c      	adds	r7, #28
 801c74e:	46bd      	mov	sp, r7
 801c750:	bc80      	pop	{r7}
 801c752:	b002      	add	sp, #8
 801c754:	4770      	bx	lr
	...

0801c758 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801c758:	b580      	push	{r7, lr}
 801c75a:	b088      	sub	sp, #32
 801c75c:	af02      	add	r7, sp, #8
 801c75e:	463b      	mov	r3, r7
 801c760:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c764:	2300      	movs	r3, #0
 801c766:	60bb      	str	r3, [r7, #8]
 801c768:	2300      	movs	r3, #0
 801c76a:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c76c:	4b10      	ldr	r3, [pc, #64]	@ (801c7b0 <SysTimeSet+0x58>)
 801c76e:	691b      	ldr	r3, [r3, #16]
 801c770:	f107 0208 	add.w	r2, r7, #8
 801c774:	3204      	adds	r2, #4
 801c776:	4610      	mov	r0, r2
 801c778:	4798      	blx	r3
 801c77a:	4603      	mov	r3, r0
 801c77c:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801c77e:	f107 0010 	add.w	r0, r7, #16
 801c782:	68fb      	ldr	r3, [r7, #12]
 801c784:	9300      	str	r3, [sp, #0]
 801c786:	68bb      	ldr	r3, [r7, #8]
 801c788:	463a      	mov	r2, r7
 801c78a:	ca06      	ldmia	r2, {r1, r2}
 801c78c:	f7ff ffab 	bl	801c6e6 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801c790:	4b07      	ldr	r3, [pc, #28]	@ (801c7b0 <SysTimeSet+0x58>)
 801c792:	681b      	ldr	r3, [r3, #0]
 801c794:	693a      	ldr	r2, [r7, #16]
 801c796:	4610      	mov	r0, r2
 801c798:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801c79a:	4b05      	ldr	r3, [pc, #20]	@ (801c7b0 <SysTimeSet+0x58>)
 801c79c:	689b      	ldr	r3, [r3, #8]
 801c79e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801c7a2:	4610      	mov	r0, r2
 801c7a4:	4798      	blx	r3
}
 801c7a6:	bf00      	nop
 801c7a8:	3718      	adds	r7, #24
 801c7aa:	46bd      	mov	sp, r7
 801c7ac:	bd80      	pop	{r7, pc}
 801c7ae:	bf00      	nop
 801c7b0:	08021b70 	.word	0x08021b70

0801c7b4 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801c7b4:	b580      	push	{r7, lr}
 801c7b6:	b08a      	sub	sp, #40	@ 0x28
 801c7b8:	af02      	add	r7, sp, #8
 801c7ba:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c7bc:	2300      	movs	r3, #0
 801c7be:	61bb      	str	r3, [r7, #24]
 801c7c0:	2300      	movs	r3, #0
 801c7c2:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801c7c4:	2300      	movs	r3, #0
 801c7c6:	613b      	str	r3, [r7, #16]
 801c7c8:	2300      	movs	r3, #0
 801c7ca:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c7cc:	4b14      	ldr	r3, [pc, #80]	@ (801c820 <SysTimeGet+0x6c>)
 801c7ce:	691b      	ldr	r3, [r3, #16]
 801c7d0:	f107 0218 	add.w	r2, r7, #24
 801c7d4:	3204      	adds	r2, #4
 801c7d6:	4610      	mov	r0, r2
 801c7d8:	4798      	blx	r3
 801c7da:	4603      	mov	r3, r0
 801c7dc:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801c7de:	4b10      	ldr	r3, [pc, #64]	@ (801c820 <SysTimeGet+0x6c>)
 801c7e0:	68db      	ldr	r3, [r3, #12]
 801c7e2:	4798      	blx	r3
 801c7e4:	4603      	mov	r3, r0
 801c7e6:	b21b      	sxth	r3, r3
 801c7e8:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801c7ea:	4b0d      	ldr	r3, [pc, #52]	@ (801c820 <SysTimeGet+0x6c>)
 801c7ec:	685b      	ldr	r3, [r3, #4]
 801c7ee:	4798      	blx	r3
 801c7f0:	4603      	mov	r3, r0
 801c7f2:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801c7f4:	f107 0010 	add.w	r0, r7, #16
 801c7f8:	69fb      	ldr	r3, [r7, #28]
 801c7fa:	9300      	str	r3, [sp, #0]
 801c7fc:	69bb      	ldr	r3, [r7, #24]
 801c7fe:	f107 0208 	add.w	r2, r7, #8
 801c802:	ca06      	ldmia	r2, {r1, r2}
 801c804:	f7ff ff36 	bl	801c674 <SysTimeAdd>

  return sysTime;
 801c808:	687b      	ldr	r3, [r7, #4]
 801c80a:	461a      	mov	r2, r3
 801c80c:	f107 0310 	add.w	r3, r7, #16
 801c810:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c814:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c818:	6878      	ldr	r0, [r7, #4]
 801c81a:	3720      	adds	r7, #32
 801c81c:	46bd      	mov	sp, r7
 801c81e:	bd80      	pop	{r7, pc}
 801c820:	08021b70 	.word	0x08021b70

0801c824 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801c824:	b580      	push	{r7, lr}
 801c826:	b084      	sub	sp, #16
 801c828:	af00      	add	r7, sp, #0
 801c82a:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801c82c:	2300      	movs	r3, #0
 801c82e:	60bb      	str	r3, [r7, #8]
 801c830:	2300      	movs	r3, #0
 801c832:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801c834:	4b0a      	ldr	r3, [pc, #40]	@ (801c860 <SysTimeGetMcuTime+0x3c>)
 801c836:	691b      	ldr	r3, [r3, #16]
 801c838:	f107 0208 	add.w	r2, r7, #8
 801c83c:	3204      	adds	r2, #4
 801c83e:	4610      	mov	r0, r2
 801c840:	4798      	blx	r3
 801c842:	4603      	mov	r3, r0
 801c844:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801c846:	687b      	ldr	r3, [r7, #4]
 801c848:	461a      	mov	r2, r3
 801c84a:	f107 0308 	add.w	r3, r7, #8
 801c84e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801c852:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801c856:	6878      	ldr	r0, [r7, #4]
 801c858:	3710      	adds	r7, #16
 801c85a:	46bd      	mov	sp, r7
 801c85c:	bd80      	pop	{r7, pc}
 801c85e:	bf00      	nop
 801c860:	08021b70 	.word	0x08021b70

0801c864 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801c864:	b480      	push	{r7}
 801c866:	b085      	sub	sp, #20
 801c868:	af00      	add	r7, sp, #0
 801c86a:	6078      	str	r0, [r7, #4]
  int i = 0;
 801c86c:	2300      	movs	r3, #0
 801c86e:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801c870:	e00e      	b.n	801c890 <ee_skip_atoi+0x2c>
 801c872:	68fa      	ldr	r2, [r7, #12]
 801c874:	4613      	mov	r3, r2
 801c876:	009b      	lsls	r3, r3, #2
 801c878:	4413      	add	r3, r2
 801c87a:	005b      	lsls	r3, r3, #1
 801c87c:	4618      	mov	r0, r3
 801c87e:	687b      	ldr	r3, [r7, #4]
 801c880:	681b      	ldr	r3, [r3, #0]
 801c882:	1c59      	adds	r1, r3, #1
 801c884:	687a      	ldr	r2, [r7, #4]
 801c886:	6011      	str	r1, [r2, #0]
 801c888:	781b      	ldrb	r3, [r3, #0]
 801c88a:	4403      	add	r3, r0
 801c88c:	3b30      	subs	r3, #48	@ 0x30
 801c88e:	60fb      	str	r3, [r7, #12]
 801c890:	687b      	ldr	r3, [r7, #4]
 801c892:	681b      	ldr	r3, [r3, #0]
 801c894:	781b      	ldrb	r3, [r3, #0]
 801c896:	2b2f      	cmp	r3, #47	@ 0x2f
 801c898:	d904      	bls.n	801c8a4 <ee_skip_atoi+0x40>
 801c89a:	687b      	ldr	r3, [r7, #4]
 801c89c:	681b      	ldr	r3, [r3, #0]
 801c89e:	781b      	ldrb	r3, [r3, #0]
 801c8a0:	2b39      	cmp	r3, #57	@ 0x39
 801c8a2:	d9e6      	bls.n	801c872 <ee_skip_atoi+0xe>
  return i;
 801c8a4:	68fb      	ldr	r3, [r7, #12]
}
 801c8a6:	4618      	mov	r0, r3
 801c8a8:	3714      	adds	r7, #20
 801c8aa:	46bd      	mov	sp, r7
 801c8ac:	bc80      	pop	{r7}
 801c8ae:	4770      	bx	lr

0801c8b0 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801c8b0:	b480      	push	{r7}
 801c8b2:	b099      	sub	sp, #100	@ 0x64
 801c8b4:	af00      	add	r7, sp, #0
 801c8b6:	60f8      	str	r0, [r7, #12]
 801c8b8:	60b9      	str	r1, [r7, #8]
 801c8ba:	607a      	str	r2, [r7, #4]
 801c8bc:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801c8be:	4b71      	ldr	r3, [pc, #452]	@ (801ca84 <ee_number+0x1d4>)
 801c8c0:	681b      	ldr	r3, [r3, #0]
 801c8c2:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801c8c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c8c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801c8ca:	2b00      	cmp	r3, #0
 801c8cc:	d002      	beq.n	801c8d4 <ee_number+0x24>
 801c8ce:	4b6e      	ldr	r3, [pc, #440]	@ (801ca88 <ee_number+0x1d8>)
 801c8d0:	681b      	ldr	r3, [r3, #0]
 801c8d2:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801c8d4:	683b      	ldr	r3, [r7, #0]
 801c8d6:	2b01      	cmp	r3, #1
 801c8d8:	dd02      	ble.n	801c8e0 <ee_number+0x30>
 801c8da:	683b      	ldr	r3, [r7, #0]
 801c8dc:	2b24      	cmp	r3, #36	@ 0x24
 801c8de:	dd01      	ble.n	801c8e4 <ee_number+0x34>
 801c8e0:	2300      	movs	r3, #0
 801c8e2:	e0ca      	b.n	801ca7a <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801c8e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c8e6:	f003 0301 	and.w	r3, r3, #1
 801c8ea:	2b00      	cmp	r3, #0
 801c8ec:	d001      	beq.n	801c8f2 <ee_number+0x42>
 801c8ee:	2330      	movs	r3, #48	@ 0x30
 801c8f0:	e000      	b.n	801c8f4 <ee_number+0x44>
 801c8f2:	2320      	movs	r3, #32
 801c8f4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801c8f8:	2300      	movs	r3, #0
 801c8fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801c8fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c900:	f003 0302 	and.w	r3, r3, #2
 801c904:	2b00      	cmp	r3, #0
 801c906:	d00b      	beq.n	801c920 <ee_number+0x70>
  {
    if (num < 0)
 801c908:	687b      	ldr	r3, [r7, #4]
 801c90a:	2b00      	cmp	r3, #0
 801c90c:	da08      	bge.n	801c920 <ee_number+0x70>
    {
      sign = '-';
 801c90e:	232d      	movs	r3, #45	@ 0x2d
 801c910:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801c914:	687b      	ldr	r3, [r7, #4]
 801c916:	425b      	negs	r3, r3
 801c918:	607b      	str	r3, [r7, #4]
      size--;
 801c91a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c91c:	3b01      	subs	r3, #1
 801c91e:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801c920:	2300      	movs	r3, #0
 801c922:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801c924:	687b      	ldr	r3, [r7, #4]
 801c926:	2b00      	cmp	r3, #0
 801c928:	d11e      	bne.n	801c968 <ee_number+0xb8>
    tmp[i++] = '0';
 801c92a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c92c:	1c5a      	adds	r2, r3, #1
 801c92e:	657a      	str	r2, [r7, #84]	@ 0x54
 801c930:	3360      	adds	r3, #96	@ 0x60
 801c932:	443b      	add	r3, r7
 801c934:	2230      	movs	r2, #48	@ 0x30
 801c936:	f803 2c50 	strb.w	r2, [r3, #-80]
 801c93a:	e018      	b.n	801c96e <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801c93c:	687b      	ldr	r3, [r7, #4]
 801c93e:	683a      	ldr	r2, [r7, #0]
 801c940:	fbb3 f1f2 	udiv	r1, r3, r2
 801c944:	fb01 f202 	mul.w	r2, r1, r2
 801c948:	1a9b      	subs	r3, r3, r2
 801c94a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801c94c:	441a      	add	r2, r3
 801c94e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c950:	1c59      	adds	r1, r3, #1
 801c952:	6579      	str	r1, [r7, #84]	@ 0x54
 801c954:	7812      	ldrb	r2, [r2, #0]
 801c956:	3360      	adds	r3, #96	@ 0x60
 801c958:	443b      	add	r3, r7
 801c95a:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801c95e:	687a      	ldr	r2, [r7, #4]
 801c960:	683b      	ldr	r3, [r7, #0]
 801c962:	fbb2 f3f3 	udiv	r3, r2, r3
 801c966:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801c968:	687b      	ldr	r3, [r7, #4]
 801c96a:	2b00      	cmp	r3, #0
 801c96c:	d1e6      	bne.n	801c93c <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801c96e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c970:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c972:	429a      	cmp	r2, r3
 801c974:	dd01      	ble.n	801c97a <ee_number+0xca>
 801c976:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c978:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801c97a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801c97c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c97e:	1ad3      	subs	r3, r2, r3
 801c980:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801c982:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c984:	f003 0301 	and.w	r3, r3, #1
 801c988:	2b00      	cmp	r3, #0
 801c98a:	d112      	bne.n	801c9b2 <ee_number+0x102>
 801c98c:	e00c      	b.n	801c9a8 <ee_number+0xf8>
 801c98e:	68fb      	ldr	r3, [r7, #12]
 801c990:	1c5a      	adds	r2, r3, #1
 801c992:	60fa      	str	r2, [r7, #12]
 801c994:	2220      	movs	r2, #32
 801c996:	701a      	strb	r2, [r3, #0]
 801c998:	68bb      	ldr	r3, [r7, #8]
 801c99a:	3b01      	subs	r3, #1
 801c99c:	60bb      	str	r3, [r7, #8]
 801c99e:	68bb      	ldr	r3, [r7, #8]
 801c9a0:	2b00      	cmp	r3, #0
 801c9a2:	d101      	bne.n	801c9a8 <ee_number+0xf8>
 801c9a4:	68fb      	ldr	r3, [r7, #12]
 801c9a6:	e068      	b.n	801ca7a <ee_number+0x1ca>
 801c9a8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c9aa:	1e5a      	subs	r2, r3, #1
 801c9ac:	66ba      	str	r2, [r7, #104]	@ 0x68
 801c9ae:	2b00      	cmp	r3, #0
 801c9b0:	dced      	bgt.n	801c98e <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801c9b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801c9b6:	2b00      	cmp	r3, #0
 801c9b8:	d01b      	beq.n	801c9f2 <ee_number+0x142>
 801c9ba:	68fb      	ldr	r3, [r7, #12]
 801c9bc:	1c5a      	adds	r2, r3, #1
 801c9be:	60fa      	str	r2, [r7, #12]
 801c9c0:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801c9c4:	701a      	strb	r2, [r3, #0]
 801c9c6:	68bb      	ldr	r3, [r7, #8]
 801c9c8:	3b01      	subs	r3, #1
 801c9ca:	60bb      	str	r3, [r7, #8]
 801c9cc:	68bb      	ldr	r3, [r7, #8]
 801c9ce:	2b00      	cmp	r3, #0
 801c9d0:	d10f      	bne.n	801c9f2 <ee_number+0x142>
 801c9d2:	68fb      	ldr	r3, [r7, #12]
 801c9d4:	e051      	b.n	801ca7a <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801c9d6:	68fb      	ldr	r3, [r7, #12]
 801c9d8:	1c5a      	adds	r2, r3, #1
 801c9da:	60fa      	str	r2, [r7, #12]
 801c9dc:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801c9e0:	701a      	strb	r2, [r3, #0]
 801c9e2:	68bb      	ldr	r3, [r7, #8]
 801c9e4:	3b01      	subs	r3, #1
 801c9e6:	60bb      	str	r3, [r7, #8]
 801c9e8:	68bb      	ldr	r3, [r7, #8]
 801c9ea:	2b00      	cmp	r3, #0
 801c9ec:	d101      	bne.n	801c9f2 <ee_number+0x142>
 801c9ee:	68fb      	ldr	r3, [r7, #12]
 801c9f0:	e043      	b.n	801ca7a <ee_number+0x1ca>
 801c9f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c9f4:	1e5a      	subs	r2, r3, #1
 801c9f6:	66ba      	str	r2, [r7, #104]	@ 0x68
 801c9f8:	2b00      	cmp	r3, #0
 801c9fa:	dcec      	bgt.n	801c9d6 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801c9fc:	e00c      	b.n	801ca18 <ee_number+0x168>
 801c9fe:	68fb      	ldr	r3, [r7, #12]
 801ca00:	1c5a      	adds	r2, r3, #1
 801ca02:	60fa      	str	r2, [r7, #12]
 801ca04:	2230      	movs	r2, #48	@ 0x30
 801ca06:	701a      	strb	r2, [r3, #0]
 801ca08:	68bb      	ldr	r3, [r7, #8]
 801ca0a:	3b01      	subs	r3, #1
 801ca0c:	60bb      	str	r3, [r7, #8]
 801ca0e:	68bb      	ldr	r3, [r7, #8]
 801ca10:	2b00      	cmp	r3, #0
 801ca12:	d101      	bne.n	801ca18 <ee_number+0x168>
 801ca14:	68fb      	ldr	r3, [r7, #12]
 801ca16:	e030      	b.n	801ca7a <ee_number+0x1ca>
 801ca18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801ca1a:	1e5a      	subs	r2, r3, #1
 801ca1c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801ca1e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ca20:	429a      	cmp	r2, r3
 801ca22:	dbec      	blt.n	801c9fe <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801ca24:	e010      	b.n	801ca48 <ee_number+0x198>
 801ca26:	68fb      	ldr	r3, [r7, #12]
 801ca28:	1c5a      	adds	r2, r3, #1
 801ca2a:	60fa      	str	r2, [r7, #12]
 801ca2c:	f107 0110 	add.w	r1, r7, #16
 801ca30:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801ca32:	440a      	add	r2, r1
 801ca34:	7812      	ldrb	r2, [r2, #0]
 801ca36:	701a      	strb	r2, [r3, #0]
 801ca38:	68bb      	ldr	r3, [r7, #8]
 801ca3a:	3b01      	subs	r3, #1
 801ca3c:	60bb      	str	r3, [r7, #8]
 801ca3e:	68bb      	ldr	r3, [r7, #8]
 801ca40:	2b00      	cmp	r3, #0
 801ca42:	d101      	bne.n	801ca48 <ee_number+0x198>
 801ca44:	68fb      	ldr	r3, [r7, #12]
 801ca46:	e018      	b.n	801ca7a <ee_number+0x1ca>
 801ca48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801ca4a:	1e5a      	subs	r2, r3, #1
 801ca4c:	657a      	str	r2, [r7, #84]	@ 0x54
 801ca4e:	2b00      	cmp	r3, #0
 801ca50:	dce9      	bgt.n	801ca26 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801ca52:	e00c      	b.n	801ca6e <ee_number+0x1be>
 801ca54:	68fb      	ldr	r3, [r7, #12]
 801ca56:	1c5a      	adds	r2, r3, #1
 801ca58:	60fa      	str	r2, [r7, #12]
 801ca5a:	2220      	movs	r2, #32
 801ca5c:	701a      	strb	r2, [r3, #0]
 801ca5e:	68bb      	ldr	r3, [r7, #8]
 801ca60:	3b01      	subs	r3, #1
 801ca62:	60bb      	str	r3, [r7, #8]
 801ca64:	68bb      	ldr	r3, [r7, #8]
 801ca66:	2b00      	cmp	r3, #0
 801ca68:	d101      	bne.n	801ca6e <ee_number+0x1be>
 801ca6a:	68fb      	ldr	r3, [r7, #12]
 801ca6c:	e005      	b.n	801ca7a <ee_number+0x1ca>
 801ca6e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801ca70:	1e5a      	subs	r2, r3, #1
 801ca72:	66ba      	str	r2, [r7, #104]	@ 0x68
 801ca74:	2b00      	cmp	r3, #0
 801ca76:	dced      	bgt.n	801ca54 <ee_number+0x1a4>

  return str;
 801ca78:	68fb      	ldr	r3, [r7, #12]
}
 801ca7a:	4618      	mov	r0, r3
 801ca7c:	3764      	adds	r7, #100	@ 0x64
 801ca7e:	46bd      	mov	sp, r7
 801ca80:	bc80      	pop	{r7}
 801ca82:	4770      	bx	lr
 801ca84:	2000014c 	.word	0x2000014c
 801ca88:	20000150 	.word	0x20000150

0801ca8c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801ca8c:	b580      	push	{r7, lr}
 801ca8e:	b092      	sub	sp, #72	@ 0x48
 801ca90:	af04      	add	r7, sp, #16
 801ca92:	60f8      	str	r0, [r7, #12]
 801ca94:	60b9      	str	r1, [r7, #8]
 801ca96:	607a      	str	r2, [r7, #4]
 801ca98:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801ca9a:	68bb      	ldr	r3, [r7, #8]
 801ca9c:	2b00      	cmp	r3, #0
 801ca9e:	dc01      	bgt.n	801caa4 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801caa0:	2300      	movs	r3, #0
 801caa2:	e13e      	b.n	801cd22 <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801caa4:	68fb      	ldr	r3, [r7, #12]
 801caa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801caa8:	e128      	b.n	801ccfc <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801caaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801caac:	68fb      	ldr	r3, [r7, #12]
 801caae:	1ad2      	subs	r2, r2, r3
 801cab0:	68bb      	ldr	r3, [r7, #8]
 801cab2:	3b01      	subs	r3, #1
 801cab4:	429a      	cmp	r2, r3
 801cab6:	f280 812e 	bge.w	801cd16 <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801caba:	687b      	ldr	r3, [r7, #4]
 801cabc:	781b      	ldrb	r3, [r3, #0]
 801cabe:	2b25      	cmp	r3, #37	@ 0x25
 801cac0:	d006      	beq.n	801cad0 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801cac2:	687a      	ldr	r2, [r7, #4]
 801cac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cac6:	1c59      	adds	r1, r3, #1
 801cac8:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801caca:	7812      	ldrb	r2, [r2, #0]
 801cacc:	701a      	strb	r2, [r3, #0]
      continue;
 801cace:	e112      	b.n	801ccf6 <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801cad0:	2300      	movs	r3, #0
 801cad2:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801cad4:	687b      	ldr	r3, [r7, #4]
 801cad6:	3301      	adds	r3, #1
 801cad8:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801cada:	687b      	ldr	r3, [r7, #4]
 801cadc:	781b      	ldrb	r3, [r3, #0]
 801cade:	2b30      	cmp	r3, #48	@ 0x30
 801cae0:	d103      	bne.n	801caea <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801cae2:	6a3b      	ldr	r3, [r7, #32]
 801cae4:	f043 0301 	orr.w	r3, r3, #1
 801cae8:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801caea:	f04f 33ff 	mov.w	r3, #4294967295
 801caee:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801caf0:	687b      	ldr	r3, [r7, #4]
 801caf2:	781b      	ldrb	r3, [r3, #0]
 801caf4:	2b2f      	cmp	r3, #47	@ 0x2f
 801caf6:	d908      	bls.n	801cb0a <tiny_vsnprintf_like+0x7e>
 801caf8:	687b      	ldr	r3, [r7, #4]
 801cafa:	781b      	ldrb	r3, [r3, #0]
 801cafc:	2b39      	cmp	r3, #57	@ 0x39
 801cafe:	d804      	bhi.n	801cb0a <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801cb00:	1d3b      	adds	r3, r7, #4
 801cb02:	4618      	mov	r0, r3
 801cb04:	f7ff feae 	bl	801c864 <ee_skip_atoi>
 801cb08:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801cb0a:	f04f 33ff 	mov.w	r3, #4294967295
 801cb0e:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801cb10:	f04f 33ff 	mov.w	r3, #4294967295
 801cb14:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801cb16:	230a      	movs	r3, #10
 801cb18:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801cb1a:	687b      	ldr	r3, [r7, #4]
 801cb1c:	781b      	ldrb	r3, [r3, #0]
 801cb1e:	3b58      	subs	r3, #88	@ 0x58
 801cb20:	2b20      	cmp	r3, #32
 801cb22:	f200 8094 	bhi.w	801cc4e <tiny_vsnprintf_like+0x1c2>
 801cb26:	a201      	add	r2, pc, #4	@ (adr r2, 801cb2c <tiny_vsnprintf_like+0xa0>)
 801cb28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cb2c:	0801cc37 	.word	0x0801cc37
 801cb30:	0801cc4f 	.word	0x0801cc4f
 801cb34:	0801cc4f 	.word	0x0801cc4f
 801cb38:	0801cc4f 	.word	0x0801cc4f
 801cb3c:	0801cc4f 	.word	0x0801cc4f
 801cb40:	0801cc4f 	.word	0x0801cc4f
 801cb44:	0801cc4f 	.word	0x0801cc4f
 801cb48:	0801cc4f 	.word	0x0801cc4f
 801cb4c:	0801cc4f 	.word	0x0801cc4f
 801cb50:	0801cc4f 	.word	0x0801cc4f
 801cb54:	0801cc4f 	.word	0x0801cc4f
 801cb58:	0801cbbb 	.word	0x0801cbbb
 801cb5c:	0801cc45 	.word	0x0801cc45
 801cb60:	0801cc4f 	.word	0x0801cc4f
 801cb64:	0801cc4f 	.word	0x0801cc4f
 801cb68:	0801cc4f 	.word	0x0801cc4f
 801cb6c:	0801cc4f 	.word	0x0801cc4f
 801cb70:	0801cc45 	.word	0x0801cc45
 801cb74:	0801cc4f 	.word	0x0801cc4f
 801cb78:	0801cc4f 	.word	0x0801cc4f
 801cb7c:	0801cc4f 	.word	0x0801cc4f
 801cb80:	0801cc4f 	.word	0x0801cc4f
 801cb84:	0801cc4f 	.word	0x0801cc4f
 801cb88:	0801cc4f 	.word	0x0801cc4f
 801cb8c:	0801cc4f 	.word	0x0801cc4f
 801cb90:	0801cc4f 	.word	0x0801cc4f
 801cb94:	0801cc4f 	.word	0x0801cc4f
 801cb98:	0801cbdb 	.word	0x0801cbdb
 801cb9c:	0801cc4f 	.word	0x0801cc4f
 801cba0:	0801cc9b 	.word	0x0801cc9b
 801cba4:	0801cc4f 	.word	0x0801cc4f
 801cba8:	0801cc4f 	.word	0x0801cc4f
 801cbac:	0801cc3f 	.word	0x0801cc3f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801cbb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cbb2:	1c5a      	adds	r2, r3, #1
 801cbb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801cbb6:	2220      	movs	r2, #32
 801cbb8:	701a      	strb	r2, [r3, #0]
 801cbba:	69fb      	ldr	r3, [r7, #28]
 801cbbc:	3b01      	subs	r3, #1
 801cbbe:	61fb      	str	r3, [r7, #28]
 801cbc0:	69fb      	ldr	r3, [r7, #28]
 801cbc2:	2b00      	cmp	r3, #0
 801cbc4:	dcf4      	bgt.n	801cbb0 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801cbc6:	683b      	ldr	r3, [r7, #0]
 801cbc8:	1d1a      	adds	r2, r3, #4
 801cbca:	603a      	str	r2, [r7, #0]
 801cbcc:	6819      	ldr	r1, [r3, #0]
 801cbce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cbd0:	1c5a      	adds	r2, r3, #1
 801cbd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801cbd4:	b2ca      	uxtb	r2, r1
 801cbd6:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801cbd8:	e08d      	b.n	801ccf6 <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801cbda:	683b      	ldr	r3, [r7, #0]
 801cbdc:	1d1a      	adds	r2, r3, #4
 801cbde:	603a      	str	r2, [r7, #0]
 801cbe0:	681b      	ldr	r3, [r3, #0]
 801cbe2:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801cbe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbe6:	2b00      	cmp	r3, #0
 801cbe8:	d101      	bne.n	801cbee <tiny_vsnprintf_like+0x162>
 801cbea:	4b50      	ldr	r3, [pc, #320]	@ (801cd2c <tiny_vsnprintf_like+0x2a0>)
 801cbec:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801cbee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cbf0:	f7e3 fac6 	bl	8000180 <strlen>
 801cbf4:	4603      	mov	r3, r0
 801cbf6:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801cbf8:	e004      	b.n	801cc04 <tiny_vsnprintf_like+0x178>
 801cbfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cbfc:	1c5a      	adds	r2, r3, #1
 801cbfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801cc00:	2220      	movs	r2, #32
 801cc02:	701a      	strb	r2, [r3, #0]
 801cc04:	69fb      	ldr	r3, [r7, #28]
 801cc06:	1e5a      	subs	r2, r3, #1
 801cc08:	61fa      	str	r2, [r7, #28]
 801cc0a:	693a      	ldr	r2, [r7, #16]
 801cc0c:	429a      	cmp	r2, r3
 801cc0e:	dbf4      	blt.n	801cbfa <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801cc10:	2300      	movs	r3, #0
 801cc12:	62bb      	str	r3, [r7, #40]	@ 0x28
 801cc14:	e00a      	b.n	801cc2c <tiny_vsnprintf_like+0x1a0>
 801cc16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cc18:	1c53      	adds	r3, r2, #1
 801cc1a:	627b      	str	r3, [r7, #36]	@ 0x24
 801cc1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc1e:	1c59      	adds	r1, r3, #1
 801cc20:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801cc22:	7812      	ldrb	r2, [r2, #0]
 801cc24:	701a      	strb	r2, [r3, #0]
 801cc26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cc28:	3301      	adds	r3, #1
 801cc2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801cc2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801cc2e:	693b      	ldr	r3, [r7, #16]
 801cc30:	429a      	cmp	r2, r3
 801cc32:	dbf0      	blt.n	801cc16 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801cc34:	e05f      	b.n	801ccf6 <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801cc36:	6a3b      	ldr	r3, [r7, #32]
 801cc38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cc3c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801cc3e:	2310      	movs	r3, #16
 801cc40:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801cc42:	e02b      	b.n	801cc9c <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801cc44:	6a3b      	ldr	r3, [r7, #32]
 801cc46:	f043 0302 	orr.w	r3, r3, #2
 801cc4a:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801cc4c:	e025      	b.n	801cc9a <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801cc4e:	687b      	ldr	r3, [r7, #4]
 801cc50:	781b      	ldrb	r3, [r3, #0]
 801cc52:	2b25      	cmp	r3, #37	@ 0x25
 801cc54:	d004      	beq.n	801cc60 <tiny_vsnprintf_like+0x1d4>
 801cc56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc58:	1c5a      	adds	r2, r3, #1
 801cc5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801cc5c:	2225      	movs	r2, #37	@ 0x25
 801cc5e:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801cc60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801cc62:	68fb      	ldr	r3, [r7, #12]
 801cc64:	1ad2      	subs	r2, r2, r3
 801cc66:	68bb      	ldr	r3, [r7, #8]
 801cc68:	3b01      	subs	r3, #1
 801cc6a:	429a      	cmp	r2, r3
 801cc6c:	da16      	bge.n	801cc9c <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801cc6e:	687b      	ldr	r3, [r7, #4]
 801cc70:	781b      	ldrb	r3, [r3, #0]
 801cc72:	2b00      	cmp	r3, #0
 801cc74:	d006      	beq.n	801cc84 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801cc76:	687a      	ldr	r2, [r7, #4]
 801cc78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc7a:	1c59      	adds	r1, r3, #1
 801cc7c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801cc7e:	7812      	ldrb	r2, [r2, #0]
 801cc80:	701a      	strb	r2, [r3, #0]
 801cc82:	e002      	b.n	801cc8a <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801cc84:	687b      	ldr	r3, [r7, #4]
 801cc86:	3b01      	subs	r3, #1
 801cc88:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801cc8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801cc8c:	68fb      	ldr	r3, [r7, #12]
 801cc8e:	1ad2      	subs	r2, r2, r3
 801cc90:	68bb      	ldr	r3, [r7, #8]
 801cc92:	3b01      	subs	r3, #1
 801cc94:	429a      	cmp	r2, r3
 801cc96:	db2d      	blt.n	801ccf4 <tiny_vsnprintf_like+0x268>
 801cc98:	e000      	b.n	801cc9c <tiny_vsnprintf_like+0x210>
        break;
 801cc9a:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801cc9c:	697b      	ldr	r3, [r7, #20]
 801cc9e:	2b6c      	cmp	r3, #108	@ 0x6c
 801cca0:	d105      	bne.n	801ccae <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801cca2:	683b      	ldr	r3, [r7, #0]
 801cca4:	1d1a      	adds	r2, r3, #4
 801cca6:	603a      	str	r2, [r7, #0]
 801cca8:	681b      	ldr	r3, [r3, #0]
 801ccaa:	637b      	str	r3, [r7, #52]	@ 0x34
 801ccac:	e00f      	b.n	801ccce <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801ccae:	6a3b      	ldr	r3, [r7, #32]
 801ccb0:	f003 0302 	and.w	r3, r3, #2
 801ccb4:	2b00      	cmp	r3, #0
 801ccb6:	d005      	beq.n	801ccc4 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801ccb8:	683b      	ldr	r3, [r7, #0]
 801ccba:	1d1a      	adds	r2, r3, #4
 801ccbc:	603a      	str	r2, [r7, #0]
 801ccbe:	681b      	ldr	r3, [r3, #0]
 801ccc0:	637b      	str	r3, [r7, #52]	@ 0x34
 801ccc2:	e004      	b.n	801ccce <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801ccc4:	683b      	ldr	r3, [r7, #0]
 801ccc6:	1d1a      	adds	r2, r3, #4
 801ccc8:	603a      	str	r2, [r7, #0]
 801ccca:	681b      	ldr	r3, [r3, #0]
 801cccc:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801ccce:	68bb      	ldr	r3, [r7, #8]
 801ccd0:	1e5a      	subs	r2, r3, #1
 801ccd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801ccd4:	68fb      	ldr	r3, [r7, #12]
 801ccd6:	1acb      	subs	r3, r1, r3
 801ccd8:	1ad1      	subs	r1, r2, r3
 801ccda:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ccdc:	6a3b      	ldr	r3, [r7, #32]
 801ccde:	9302      	str	r3, [sp, #8]
 801cce0:	69bb      	ldr	r3, [r7, #24]
 801cce2:	9301      	str	r3, [sp, #4]
 801cce4:	69fb      	ldr	r3, [r7, #28]
 801cce6:	9300      	str	r3, [sp, #0]
 801cce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801ccec:	f7ff fde0 	bl	801c8b0 <ee_number>
 801ccf0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801ccf2:	e000      	b.n	801ccf6 <tiny_vsnprintf_like+0x26a>
        continue;
 801ccf4:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801ccf6:	687b      	ldr	r3, [r7, #4]
 801ccf8:	3301      	adds	r3, #1
 801ccfa:	607b      	str	r3, [r7, #4]
 801ccfc:	687b      	ldr	r3, [r7, #4]
 801ccfe:	781b      	ldrb	r3, [r3, #0]
 801cd00:	2b00      	cmp	r3, #0
 801cd02:	f47f aed2 	bne.w	801caaa <tiny_vsnprintf_like+0x1e>
 801cd06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801cd08:	68fb      	ldr	r3, [r7, #12]
 801cd0a:	1ad2      	subs	r2, r2, r3
 801cd0c:	68bb      	ldr	r3, [r7, #8]
 801cd0e:	3b01      	subs	r3, #1
 801cd10:	429a      	cmp	r2, r3
 801cd12:	f6bf aeca 	bge.w	801caaa <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801cd16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cd18:	2200      	movs	r2, #0
 801cd1a:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801cd1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801cd1e:	68fb      	ldr	r3, [r7, #12]
 801cd20:	1ad3      	subs	r3, r2, r3
}
 801cd22:	4618      	mov	r0, r3
 801cd24:	3738      	adds	r7, #56	@ 0x38
 801cd26:	46bd      	mov	sp, r7
 801cd28:	bd80      	pop	{r7, pc}
 801cd2a:	bf00      	nop
 801cd2c:	08021a84 	.word	0x08021a84

0801cd30 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801cd30:	b580      	push	{r7, lr}
 801cd32:	b090      	sub	sp, #64	@ 0x40
 801cd34:	af00      	add	r7, sp, #0
 801cd36:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801cd38:	4b73      	ldr	r3, [pc, #460]	@ (801cf08 <UTIL_SEQ_Run+0x1d8>)
 801cd3a:	681b      	ldr	r3, [r3, #0]
 801cd3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801cd3e:	4b72      	ldr	r3, [pc, #456]	@ (801cf08 <UTIL_SEQ_Run+0x1d8>)
 801cd40:	681a      	ldr	r2, [r3, #0]
 801cd42:	687b      	ldr	r3, [r7, #4]
 801cd44:	4013      	ands	r3, r2
 801cd46:	4a70      	ldr	r2, [pc, #448]	@ (801cf08 <UTIL_SEQ_Run+0x1d8>)
 801cd48:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801cd4a:	4b70      	ldr	r3, [pc, #448]	@ (801cf0c <UTIL_SEQ_Run+0x1dc>)
 801cd4c:	681b      	ldr	r3, [r3, #0]
 801cd4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801cd50:	4b6f      	ldr	r3, [pc, #444]	@ (801cf10 <UTIL_SEQ_Run+0x1e0>)
 801cd52:	681b      	ldr	r3, [r3, #0]
 801cd54:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801cd56:	4b6f      	ldr	r3, [pc, #444]	@ (801cf14 <UTIL_SEQ_Run+0x1e4>)
 801cd58:	681b      	ldr	r3, [r3, #0]
 801cd5a:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801cd5c:	4b6e      	ldr	r3, [pc, #440]	@ (801cf18 <UTIL_SEQ_Run+0x1e8>)
 801cd5e:	681b      	ldr	r3, [r3, #0]
 801cd60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801cd62:	e08d      	b.n	801ce80 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801cd64:	2300      	movs	r3, #0
 801cd66:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801cd68:	e002      	b.n	801cd70 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801cd6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd6c:	3301      	adds	r3, #1
 801cd6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801cd70:	4a6a      	ldr	r2, [pc, #424]	@ (801cf1c <UTIL_SEQ_Run+0x1ec>)
 801cd72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd74:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801cd78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd7a:	401a      	ands	r2, r3
 801cd7c:	4b62      	ldr	r3, [pc, #392]	@ (801cf08 <UTIL_SEQ_Run+0x1d8>)
 801cd7e:	681b      	ldr	r3, [r3, #0]
 801cd80:	4013      	ands	r3, r2
 801cd82:	2b00      	cmp	r3, #0
 801cd84:	d0f1      	beq.n	801cd6a <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801cd86:	4a65      	ldr	r2, [pc, #404]	@ (801cf1c <UTIL_SEQ_Run+0x1ec>)
 801cd88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd8a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801cd8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd90:	401a      	ands	r2, r3
 801cd92:	4b5d      	ldr	r3, [pc, #372]	@ (801cf08 <UTIL_SEQ_Run+0x1d8>)
 801cd94:	681b      	ldr	r3, [r3, #0]
 801cd96:	4013      	ands	r3, r2
 801cd98:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801cd9a:	4a60      	ldr	r2, [pc, #384]	@ (801cf1c <UTIL_SEQ_Run+0x1ec>)
 801cd9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd9e:	00db      	lsls	r3, r3, #3
 801cda0:	4413      	add	r3, r2
 801cda2:	685a      	ldr	r2, [r3, #4]
 801cda4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cda6:	4013      	ands	r3, r2
 801cda8:	2b00      	cmp	r3, #0
 801cdaa:	d106      	bne.n	801cdba <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801cdac:	4a5b      	ldr	r2, [pc, #364]	@ (801cf1c <UTIL_SEQ_Run+0x1ec>)
 801cdae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdb0:	00db      	lsls	r3, r3, #3
 801cdb2:	4413      	add	r3, r2
 801cdb4:	f04f 32ff 	mov.w	r2, #4294967295
 801cdb8:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801cdba:	4a58      	ldr	r2, [pc, #352]	@ (801cf1c <UTIL_SEQ_Run+0x1ec>)
 801cdbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdbe:	00db      	lsls	r3, r3, #3
 801cdc0:	4413      	add	r3, r2
 801cdc2:	685a      	ldr	r2, [r3, #4]
 801cdc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cdc6:	4013      	ands	r3, r2
 801cdc8:	4618      	mov	r0, r3
 801cdca:	f000 f907 	bl	801cfdc <SEQ_BitPosition>
 801cdce:	4603      	mov	r3, r0
 801cdd0:	461a      	mov	r2, r3
 801cdd2:	4b53      	ldr	r3, [pc, #332]	@ (801cf20 <UTIL_SEQ_Run+0x1f0>)
 801cdd4:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801cdd6:	4a51      	ldr	r2, [pc, #324]	@ (801cf1c <UTIL_SEQ_Run+0x1ec>)
 801cdd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdda:	00db      	lsls	r3, r3, #3
 801cddc:	4413      	add	r3, r2
 801cdde:	685a      	ldr	r2, [r3, #4]
 801cde0:	4b4f      	ldr	r3, [pc, #316]	@ (801cf20 <UTIL_SEQ_Run+0x1f0>)
 801cde2:	681b      	ldr	r3, [r3, #0]
 801cde4:	2101      	movs	r1, #1
 801cde6:	fa01 f303 	lsl.w	r3, r1, r3
 801cdea:	43db      	mvns	r3, r3
 801cdec:	401a      	ands	r2, r3
 801cdee:	494b      	ldr	r1, [pc, #300]	@ (801cf1c <UTIL_SEQ_Run+0x1ec>)
 801cdf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdf2:	00db      	lsls	r3, r3, #3
 801cdf4:	440b      	add	r3, r1
 801cdf6:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cdf8:	f3ef 8310 	mrs	r3, PRIMASK
 801cdfc:	61bb      	str	r3, [r7, #24]
  return(result);
 801cdfe:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801ce00:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801ce02:	b672      	cpsid	i
}
 801ce04:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801ce06:	4b46      	ldr	r3, [pc, #280]	@ (801cf20 <UTIL_SEQ_Run+0x1f0>)
 801ce08:	681b      	ldr	r3, [r3, #0]
 801ce0a:	2201      	movs	r2, #1
 801ce0c:	fa02 f303 	lsl.w	r3, r2, r3
 801ce10:	43da      	mvns	r2, r3
 801ce12:	4b3e      	ldr	r3, [pc, #248]	@ (801cf0c <UTIL_SEQ_Run+0x1dc>)
 801ce14:	681b      	ldr	r3, [r3, #0]
 801ce16:	4013      	ands	r3, r2
 801ce18:	4a3c      	ldr	r2, [pc, #240]	@ (801cf0c <UTIL_SEQ_Run+0x1dc>)
 801ce1a:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801ce1c:	2301      	movs	r3, #1
 801ce1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801ce20:	e013      	b.n	801ce4a <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801ce22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ce24:	3b01      	subs	r3, #1
 801ce26:	4a3d      	ldr	r2, [pc, #244]	@ (801cf1c <UTIL_SEQ_Run+0x1ec>)
 801ce28:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801ce2c:	4b3c      	ldr	r3, [pc, #240]	@ (801cf20 <UTIL_SEQ_Run+0x1f0>)
 801ce2e:	681b      	ldr	r3, [r3, #0]
 801ce30:	2201      	movs	r2, #1
 801ce32:	fa02 f303 	lsl.w	r3, r2, r3
 801ce36:	43da      	mvns	r2, r3
 801ce38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ce3a:	3b01      	subs	r3, #1
 801ce3c:	400a      	ands	r2, r1
 801ce3e:	4937      	ldr	r1, [pc, #220]	@ (801cf1c <UTIL_SEQ_Run+0x1ec>)
 801ce40:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801ce44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ce46:	3b01      	subs	r3, #1
 801ce48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801ce4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ce4c:	2b00      	cmp	r3, #0
 801ce4e:	d1e8      	bne.n	801ce22 <UTIL_SEQ_Run+0xf2>
 801ce50:	6a3b      	ldr	r3, [r7, #32]
 801ce52:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ce54:	697b      	ldr	r3, [r7, #20]
 801ce56:	f383 8810 	msr	PRIMASK, r3
}
 801ce5a:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801ce5c:	4b30      	ldr	r3, [pc, #192]	@ (801cf20 <UTIL_SEQ_Run+0x1f0>)
 801ce5e:	681b      	ldr	r3, [r3, #0]
 801ce60:	4a30      	ldr	r2, [pc, #192]	@ (801cf24 <UTIL_SEQ_Run+0x1f4>)
 801ce62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ce66:	4798      	blx	r3

    local_taskset = TaskSet;
 801ce68:	4b28      	ldr	r3, [pc, #160]	@ (801cf0c <UTIL_SEQ_Run+0x1dc>)
 801ce6a:	681b      	ldr	r3, [r3, #0]
 801ce6c:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801ce6e:	4b28      	ldr	r3, [pc, #160]	@ (801cf10 <UTIL_SEQ_Run+0x1e0>)
 801ce70:	681b      	ldr	r3, [r3, #0]
 801ce72:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801ce74:	4b27      	ldr	r3, [pc, #156]	@ (801cf14 <UTIL_SEQ_Run+0x1e4>)
 801ce76:	681b      	ldr	r3, [r3, #0]
 801ce78:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801ce7a:	4b27      	ldr	r3, [pc, #156]	@ (801cf18 <UTIL_SEQ_Run+0x1e8>)
 801ce7c:	681b      	ldr	r3, [r3, #0]
 801ce7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801ce80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ce82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ce84:	401a      	ands	r2, r3
 801ce86:	4b20      	ldr	r3, [pc, #128]	@ (801cf08 <UTIL_SEQ_Run+0x1d8>)
 801ce88:	681b      	ldr	r3, [r3, #0]
 801ce8a:	4013      	ands	r3, r2
 801ce8c:	2b00      	cmp	r3, #0
 801ce8e:	d005      	beq.n	801ce9c <UTIL_SEQ_Run+0x16c>
 801ce90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ce92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ce94:	4013      	ands	r3, r2
 801ce96:	2b00      	cmp	r3, #0
 801ce98:	f43f af64 	beq.w	801cd64 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801ce9c:	4b20      	ldr	r3, [pc, #128]	@ (801cf20 <UTIL_SEQ_Run+0x1f0>)
 801ce9e:	f04f 32ff 	mov.w	r2, #4294967295
 801cea2:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801cea4:	f000 f88e 	bl	801cfc4 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cea8:	f3ef 8310 	mrs	r3, PRIMASK
 801ceac:	613b      	str	r3, [r7, #16]
  return(result);
 801ceae:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801ceb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801ceb2:	b672      	cpsid	i
}
 801ceb4:	bf00      	nop
  local_taskset = TaskSet;
 801ceb6:	4b15      	ldr	r3, [pc, #84]	@ (801cf0c <UTIL_SEQ_Run+0x1dc>)
 801ceb8:	681b      	ldr	r3, [r3, #0]
 801ceba:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801cebc:	4b14      	ldr	r3, [pc, #80]	@ (801cf10 <UTIL_SEQ_Run+0x1e0>)
 801cebe:	681b      	ldr	r3, [r3, #0]
 801cec0:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801cec2:	4b14      	ldr	r3, [pc, #80]	@ (801cf14 <UTIL_SEQ_Run+0x1e4>)
 801cec4:	681b      	ldr	r3, [r3, #0]
 801cec6:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801cec8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801ceca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cecc:	401a      	ands	r2, r3
 801cece:	4b0e      	ldr	r3, [pc, #56]	@ (801cf08 <UTIL_SEQ_Run+0x1d8>)
 801ced0:	681b      	ldr	r3, [r3, #0]
 801ced2:	4013      	ands	r3, r2
 801ced4:	2b00      	cmp	r3, #0
 801ced6:	d107      	bne.n	801cee8 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801ced8:	4b0f      	ldr	r3, [pc, #60]	@ (801cf18 <UTIL_SEQ_Run+0x1e8>)
 801ceda:	681a      	ldr	r2, [r3, #0]
 801cedc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cede:	4013      	ands	r3, r2
 801cee0:	2b00      	cmp	r3, #0
 801cee2:	d101      	bne.n	801cee8 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801cee4:	f7e5 faa4 	bl	8002430 <UTIL_SEQ_Idle>
 801cee8:	69fb      	ldr	r3, [r7, #28]
 801ceea:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ceec:	68fb      	ldr	r3, [r7, #12]
 801ceee:	f383 8810 	msr	PRIMASK, r3
}
 801cef2:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801cef4:	f000 f86c 	bl	801cfd0 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801cef8:	4a03      	ldr	r2, [pc, #12]	@ (801cf08 <UTIL_SEQ_Run+0x1d8>)
 801cefa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cefc:	6013      	str	r3, [r2, #0]

  return;
 801cefe:	bf00      	nop
}
 801cf00:	3740      	adds	r7, #64	@ 0x40
 801cf02:	46bd      	mov	sp, r7
 801cf04:	bd80      	pop	{r7, pc}
 801cf06:	bf00      	nop
 801cf08:	20000158 	.word	0x20000158
 801cf0c:	20002370 	.word	0x20002370
 801cf10:	20002374 	.word	0x20002374
 801cf14:	20000154 	.word	0x20000154
 801cf18:	20002378 	.word	0x20002378
 801cf1c:	20002390 	.word	0x20002390
 801cf20:	2000237c 	.word	0x2000237c
 801cf24:	20002380 	.word	0x20002380

0801cf28 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801cf28:	b580      	push	{r7, lr}
 801cf2a:	b088      	sub	sp, #32
 801cf2c:	af00      	add	r7, sp, #0
 801cf2e:	60f8      	str	r0, [r7, #12]
 801cf30:	60b9      	str	r1, [r7, #8]
 801cf32:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cf34:	f3ef 8310 	mrs	r3, PRIMASK
 801cf38:	617b      	str	r3, [r7, #20]
  return(result);
 801cf3a:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801cf3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801cf3e:	b672      	cpsid	i
}
 801cf40:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801cf42:	68f8      	ldr	r0, [r7, #12]
 801cf44:	f000 f84a 	bl	801cfdc <SEQ_BitPosition>
 801cf48:	4603      	mov	r3, r0
 801cf4a:	4619      	mov	r1, r3
 801cf4c:	4a06      	ldr	r2, [pc, #24]	@ (801cf68 <UTIL_SEQ_RegTask+0x40>)
 801cf4e:	687b      	ldr	r3, [r7, #4]
 801cf50:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801cf54:	69fb      	ldr	r3, [r7, #28]
 801cf56:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cf58:	69bb      	ldr	r3, [r7, #24]
 801cf5a:	f383 8810 	msr	PRIMASK, r3
}
 801cf5e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801cf60:	bf00      	nop
}
 801cf62:	3720      	adds	r7, #32
 801cf64:	46bd      	mov	sp, r7
 801cf66:	bd80      	pop	{r7, pc}
 801cf68:	20002380 	.word	0x20002380

0801cf6c <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801cf6c:	b480      	push	{r7}
 801cf6e:	b087      	sub	sp, #28
 801cf70:	af00      	add	r7, sp, #0
 801cf72:	6078      	str	r0, [r7, #4]
 801cf74:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801cf76:	f3ef 8310 	mrs	r3, PRIMASK
 801cf7a:	60fb      	str	r3, [r7, #12]
  return(result);
 801cf7c:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801cf7e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801cf80:	b672      	cpsid	i
}
 801cf82:	bf00      	nop

  TaskSet |= TaskId_bm;
 801cf84:	4b0d      	ldr	r3, [pc, #52]	@ (801cfbc <UTIL_SEQ_SetTask+0x50>)
 801cf86:	681a      	ldr	r2, [r3, #0]
 801cf88:	687b      	ldr	r3, [r7, #4]
 801cf8a:	4313      	orrs	r3, r2
 801cf8c:	4a0b      	ldr	r2, [pc, #44]	@ (801cfbc <UTIL_SEQ_SetTask+0x50>)
 801cf8e:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801cf90:	4a0b      	ldr	r2, [pc, #44]	@ (801cfc0 <UTIL_SEQ_SetTask+0x54>)
 801cf92:	683b      	ldr	r3, [r7, #0]
 801cf94:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801cf98:	687b      	ldr	r3, [r7, #4]
 801cf9a:	431a      	orrs	r2, r3
 801cf9c:	4908      	ldr	r1, [pc, #32]	@ (801cfc0 <UTIL_SEQ_SetTask+0x54>)
 801cf9e:	683b      	ldr	r3, [r7, #0]
 801cfa0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801cfa4:	697b      	ldr	r3, [r7, #20]
 801cfa6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801cfa8:	693b      	ldr	r3, [r7, #16]
 801cfaa:	f383 8810 	msr	PRIMASK, r3
}
 801cfae:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801cfb0:	bf00      	nop
}
 801cfb2:	371c      	adds	r7, #28
 801cfb4:	46bd      	mov	sp, r7
 801cfb6:	bc80      	pop	{r7}
 801cfb8:	4770      	bx	lr
 801cfba:	bf00      	nop
 801cfbc:	20002370 	.word	0x20002370
 801cfc0:	20002390 	.word	0x20002390

0801cfc4 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801cfc4:	b480      	push	{r7}
 801cfc6:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801cfc8:	bf00      	nop
}
 801cfca:	46bd      	mov	sp, r7
 801cfcc:	bc80      	pop	{r7}
 801cfce:	4770      	bx	lr

0801cfd0 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801cfd0:	b480      	push	{r7}
 801cfd2:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801cfd4:	bf00      	nop
}
 801cfd6:	46bd      	mov	sp, r7
 801cfd8:	bc80      	pop	{r7}
 801cfda:	4770      	bx	lr

0801cfdc <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801cfdc:	b480      	push	{r7}
 801cfde:	b085      	sub	sp, #20
 801cfe0:	af00      	add	r7, sp, #0
 801cfe2:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801cfe4:	2300      	movs	r3, #0
 801cfe6:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801cfe8:	687b      	ldr	r3, [r7, #4]
 801cfea:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801cfec:	68bb      	ldr	r3, [r7, #8]
 801cfee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801cff2:	d204      	bcs.n	801cffe <SEQ_BitPosition+0x22>
 801cff4:	2310      	movs	r3, #16
 801cff6:	73fb      	strb	r3, [r7, #15]
 801cff8:	68bb      	ldr	r3, [r7, #8]
 801cffa:	041b      	lsls	r3, r3, #16
 801cffc:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801cffe:	68bb      	ldr	r3, [r7, #8]
 801d000:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801d004:	d205      	bcs.n	801d012 <SEQ_BitPosition+0x36>
 801d006:	7bfb      	ldrb	r3, [r7, #15]
 801d008:	3308      	adds	r3, #8
 801d00a:	73fb      	strb	r3, [r7, #15]
 801d00c:	68bb      	ldr	r3, [r7, #8]
 801d00e:	021b      	lsls	r3, r3, #8
 801d010:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801d012:	68bb      	ldr	r3, [r7, #8]
 801d014:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801d018:	d205      	bcs.n	801d026 <SEQ_BitPosition+0x4a>
 801d01a:	7bfb      	ldrb	r3, [r7, #15]
 801d01c:	3304      	adds	r3, #4
 801d01e:	73fb      	strb	r3, [r7, #15]
 801d020:	68bb      	ldr	r3, [r7, #8]
 801d022:	011b      	lsls	r3, r3, #4
 801d024:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801d026:	68bb      	ldr	r3, [r7, #8]
 801d028:	0f1b      	lsrs	r3, r3, #28
 801d02a:	4a07      	ldr	r2, [pc, #28]	@ (801d048 <SEQ_BitPosition+0x6c>)
 801d02c:	5cd2      	ldrb	r2, [r2, r3]
 801d02e:	7bfb      	ldrb	r3, [r7, #15]
 801d030:	4413      	add	r3, r2
 801d032:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801d034:	7bfb      	ldrb	r3, [r7, #15]
 801d036:	f1c3 031f 	rsb	r3, r3, #31
 801d03a:	b2db      	uxtb	r3, r3
}
 801d03c:	4618      	mov	r0, r3
 801d03e:	3714      	adds	r7, #20
 801d040:	46bd      	mov	sp, r7
 801d042:	bc80      	pop	{r7}
 801d044:	4770      	bx	lr
 801d046:	bf00      	nop
 801d048:	0802214c 	.word	0x0802214c

0801d04c <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801d04c:	b580      	push	{r7, lr}
 801d04e:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801d050:	4b04      	ldr	r3, [pc, #16]	@ (801d064 <UTIL_TIMER_Init+0x18>)
 801d052:	2200      	movs	r2, #0
 801d054:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801d056:	4b04      	ldr	r3, [pc, #16]	@ (801d068 <UTIL_TIMER_Init+0x1c>)
 801d058:	681b      	ldr	r3, [r3, #0]
 801d05a:	4798      	blx	r3
 801d05c:	4603      	mov	r3, r0
}
 801d05e:	4618      	mov	r0, r3
 801d060:	bd80      	pop	{r7, pc}
 801d062:	bf00      	nop
 801d064:	20002398 	.word	0x20002398
 801d068:	08021b44 	.word	0x08021b44

0801d06c <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801d06c:	b580      	push	{r7, lr}
 801d06e:	b084      	sub	sp, #16
 801d070:	af00      	add	r7, sp, #0
 801d072:	60f8      	str	r0, [r7, #12]
 801d074:	60b9      	str	r1, [r7, #8]
 801d076:	603b      	str	r3, [r7, #0]
 801d078:	4613      	mov	r3, r2
 801d07a:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801d07c:	68fb      	ldr	r3, [r7, #12]
 801d07e:	2b00      	cmp	r3, #0
 801d080:	d023      	beq.n	801d0ca <UTIL_TIMER_Create+0x5e>
 801d082:	683b      	ldr	r3, [r7, #0]
 801d084:	2b00      	cmp	r3, #0
 801d086:	d020      	beq.n	801d0ca <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801d088:	68fb      	ldr	r3, [r7, #12]
 801d08a:	2200      	movs	r2, #0
 801d08c:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801d08e:	4b11      	ldr	r3, [pc, #68]	@ (801d0d4 <UTIL_TIMER_Create+0x68>)
 801d090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d092:	68b8      	ldr	r0, [r7, #8]
 801d094:	4798      	blx	r3
 801d096:	4602      	mov	r2, r0
 801d098:	68fb      	ldr	r3, [r7, #12]
 801d09a:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801d09c:	68fb      	ldr	r3, [r7, #12]
 801d09e:	2200      	movs	r2, #0
 801d0a0:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801d0a2:	68fb      	ldr	r3, [r7, #12]
 801d0a4:	2200      	movs	r2, #0
 801d0a6:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801d0a8:	68fb      	ldr	r3, [r7, #12]
 801d0aa:	2200      	movs	r2, #0
 801d0ac:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801d0ae:	68fb      	ldr	r3, [r7, #12]
 801d0b0:	683a      	ldr	r2, [r7, #0]
 801d0b2:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801d0b4:	68fb      	ldr	r3, [r7, #12]
 801d0b6:	69ba      	ldr	r2, [r7, #24]
 801d0b8:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801d0ba:	68fb      	ldr	r3, [r7, #12]
 801d0bc:	79fa      	ldrb	r2, [r7, #7]
 801d0be:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801d0c0:	68fb      	ldr	r3, [r7, #12]
 801d0c2:	2200      	movs	r2, #0
 801d0c4:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801d0c6:	2300      	movs	r3, #0
 801d0c8:	e000      	b.n	801d0cc <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801d0ca:	2301      	movs	r3, #1
  }
}
 801d0cc:	4618      	mov	r0, r3
 801d0ce:	3710      	adds	r7, #16
 801d0d0:	46bd      	mov	sp, r7
 801d0d2:	bd80      	pop	{r7, pc}
 801d0d4:	08021b44 	.word	0x08021b44

0801d0d8 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801d0d8:	b580      	push	{r7, lr}
 801d0da:	b08a      	sub	sp, #40	@ 0x28
 801d0dc:	af00      	add	r7, sp, #0
 801d0de:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801d0e0:	2300      	movs	r3, #0
 801d0e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801d0e6:	687b      	ldr	r3, [r7, #4]
 801d0e8:	2b00      	cmp	r3, #0
 801d0ea:	d056      	beq.n	801d19a <UTIL_TIMER_Start+0xc2>
 801d0ec:	6878      	ldr	r0, [r7, #4]
 801d0ee:	f000 f9a9 	bl	801d444 <TimerExists>
 801d0f2:	4603      	mov	r3, r0
 801d0f4:	f083 0301 	eor.w	r3, r3, #1
 801d0f8:	b2db      	uxtb	r3, r3
 801d0fa:	2b00      	cmp	r3, #0
 801d0fc:	d04d      	beq.n	801d19a <UTIL_TIMER_Start+0xc2>
 801d0fe:	687b      	ldr	r3, [r7, #4]
 801d100:	7a5b      	ldrb	r3, [r3, #9]
 801d102:	2b00      	cmp	r3, #0
 801d104:	d149      	bne.n	801d19a <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d106:	f3ef 8310 	mrs	r3, PRIMASK
 801d10a:	613b      	str	r3, [r7, #16]
  return(result);
 801d10c:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801d10e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801d110:	b672      	cpsid	i
}
 801d112:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801d114:	687b      	ldr	r3, [r7, #4]
 801d116:	685b      	ldr	r3, [r3, #4]
 801d118:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801d11a:	4b24      	ldr	r3, [pc, #144]	@ (801d1ac <UTIL_TIMER_Start+0xd4>)
 801d11c:	6a1b      	ldr	r3, [r3, #32]
 801d11e:	4798      	blx	r3
 801d120:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801d122:	6a3a      	ldr	r2, [r7, #32]
 801d124:	69bb      	ldr	r3, [r7, #24]
 801d126:	429a      	cmp	r2, r3
 801d128:	d201      	bcs.n	801d12e <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801d12a:	69bb      	ldr	r3, [r7, #24]
 801d12c:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801d12e:	687b      	ldr	r3, [r7, #4]
 801d130:	6a3a      	ldr	r2, [r7, #32]
 801d132:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801d134:	687b      	ldr	r3, [r7, #4]
 801d136:	2200      	movs	r2, #0
 801d138:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801d13a:	687b      	ldr	r3, [r7, #4]
 801d13c:	2201      	movs	r2, #1
 801d13e:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801d140:	687b      	ldr	r3, [r7, #4]
 801d142:	2200      	movs	r2, #0
 801d144:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801d146:	4b1a      	ldr	r3, [pc, #104]	@ (801d1b0 <UTIL_TIMER_Start+0xd8>)
 801d148:	681b      	ldr	r3, [r3, #0]
 801d14a:	2b00      	cmp	r3, #0
 801d14c:	d106      	bne.n	801d15c <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801d14e:	4b17      	ldr	r3, [pc, #92]	@ (801d1ac <UTIL_TIMER_Start+0xd4>)
 801d150:	691b      	ldr	r3, [r3, #16]
 801d152:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801d154:	6878      	ldr	r0, [r7, #4]
 801d156:	f000 f9eb 	bl	801d530 <TimerInsertNewHeadTimer>
 801d15a:	e017      	b.n	801d18c <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801d15c:	4b13      	ldr	r3, [pc, #76]	@ (801d1ac <UTIL_TIMER_Start+0xd4>)
 801d15e:	699b      	ldr	r3, [r3, #24]
 801d160:	4798      	blx	r3
 801d162:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801d164:	687b      	ldr	r3, [r7, #4]
 801d166:	681a      	ldr	r2, [r3, #0]
 801d168:	697b      	ldr	r3, [r7, #20]
 801d16a:	441a      	add	r2, r3
 801d16c:	687b      	ldr	r3, [r7, #4]
 801d16e:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801d170:	687b      	ldr	r3, [r7, #4]
 801d172:	681a      	ldr	r2, [r3, #0]
 801d174:	4b0e      	ldr	r3, [pc, #56]	@ (801d1b0 <UTIL_TIMER_Start+0xd8>)
 801d176:	681b      	ldr	r3, [r3, #0]
 801d178:	681b      	ldr	r3, [r3, #0]
 801d17a:	429a      	cmp	r2, r3
 801d17c:	d203      	bcs.n	801d186 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801d17e:	6878      	ldr	r0, [r7, #4]
 801d180:	f000 f9d6 	bl	801d530 <TimerInsertNewHeadTimer>
 801d184:	e002      	b.n	801d18c <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801d186:	6878      	ldr	r0, [r7, #4]
 801d188:	f000 f9a2 	bl	801d4d0 <TimerInsertTimer>
 801d18c:	69fb      	ldr	r3, [r7, #28]
 801d18e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d190:	68fb      	ldr	r3, [r7, #12]
 801d192:	f383 8810 	msr	PRIMASK, r3
}
 801d196:	bf00      	nop
  {
 801d198:	e002      	b.n	801d1a0 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801d19a:	2301      	movs	r3, #1
 801d19c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801d1a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801d1a4:	4618      	mov	r0, r3
 801d1a6:	3728      	adds	r7, #40	@ 0x28
 801d1a8:	46bd      	mov	sp, r7
 801d1aa:	bd80      	pop	{r7, pc}
 801d1ac:	08021b44 	.word	0x08021b44
 801d1b0:	20002398 	.word	0x20002398

0801d1b4 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801d1b4:	b580      	push	{r7, lr}
 801d1b6:	b088      	sub	sp, #32
 801d1b8:	af00      	add	r7, sp, #0
 801d1ba:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801d1bc:	2300      	movs	r3, #0
 801d1be:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801d1c0:	687b      	ldr	r3, [r7, #4]
 801d1c2:	2b00      	cmp	r3, #0
 801d1c4:	d05b      	beq.n	801d27e <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d1c6:	f3ef 8310 	mrs	r3, PRIMASK
 801d1ca:	60fb      	str	r3, [r7, #12]
  return(result);
 801d1cc:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801d1ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801d1d0:	b672      	cpsid	i
}
 801d1d2:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801d1d4:	4b2d      	ldr	r3, [pc, #180]	@ (801d28c <UTIL_TIMER_Stop+0xd8>)
 801d1d6:	681b      	ldr	r3, [r3, #0]
 801d1d8:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801d1da:	4b2c      	ldr	r3, [pc, #176]	@ (801d28c <UTIL_TIMER_Stop+0xd8>)
 801d1dc:	681b      	ldr	r3, [r3, #0]
 801d1de:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801d1e0:	687b      	ldr	r3, [r7, #4]
 801d1e2:	2201      	movs	r2, #1
 801d1e4:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801d1e6:	4b29      	ldr	r3, [pc, #164]	@ (801d28c <UTIL_TIMER_Stop+0xd8>)
 801d1e8:	681b      	ldr	r3, [r3, #0]
 801d1ea:	2b00      	cmp	r3, #0
 801d1ec:	d041      	beq.n	801d272 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801d1ee:	687b      	ldr	r3, [r7, #4]
 801d1f0:	2200      	movs	r2, #0
 801d1f2:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801d1f4:	4b25      	ldr	r3, [pc, #148]	@ (801d28c <UTIL_TIMER_Stop+0xd8>)
 801d1f6:	681b      	ldr	r3, [r3, #0]
 801d1f8:	687a      	ldr	r2, [r7, #4]
 801d1fa:	429a      	cmp	r2, r3
 801d1fc:	d134      	bne.n	801d268 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801d1fe:	4b23      	ldr	r3, [pc, #140]	@ (801d28c <UTIL_TIMER_Stop+0xd8>)
 801d200:	681b      	ldr	r3, [r3, #0]
 801d202:	2200      	movs	r2, #0
 801d204:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801d206:	4b21      	ldr	r3, [pc, #132]	@ (801d28c <UTIL_TIMER_Stop+0xd8>)
 801d208:	681b      	ldr	r3, [r3, #0]
 801d20a:	695b      	ldr	r3, [r3, #20]
 801d20c:	2b00      	cmp	r3, #0
 801d20e:	d00a      	beq.n	801d226 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801d210:	4b1e      	ldr	r3, [pc, #120]	@ (801d28c <UTIL_TIMER_Stop+0xd8>)
 801d212:	681b      	ldr	r3, [r3, #0]
 801d214:	695b      	ldr	r3, [r3, #20]
 801d216:	4a1d      	ldr	r2, [pc, #116]	@ (801d28c <UTIL_TIMER_Stop+0xd8>)
 801d218:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801d21a:	4b1c      	ldr	r3, [pc, #112]	@ (801d28c <UTIL_TIMER_Stop+0xd8>)
 801d21c:	681b      	ldr	r3, [r3, #0]
 801d21e:	4618      	mov	r0, r3
 801d220:	f000 f92c 	bl	801d47c <TimerSetTimeout>
 801d224:	e023      	b.n	801d26e <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801d226:	4b1a      	ldr	r3, [pc, #104]	@ (801d290 <UTIL_TIMER_Stop+0xdc>)
 801d228:	68db      	ldr	r3, [r3, #12]
 801d22a:	4798      	blx	r3
            TimerListHead = NULL;
 801d22c:	4b17      	ldr	r3, [pc, #92]	@ (801d28c <UTIL_TIMER_Stop+0xd8>)
 801d22e:	2200      	movs	r2, #0
 801d230:	601a      	str	r2, [r3, #0]
 801d232:	e01c      	b.n	801d26e <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801d234:	697a      	ldr	r2, [r7, #20]
 801d236:	687b      	ldr	r3, [r7, #4]
 801d238:	429a      	cmp	r2, r3
 801d23a:	d110      	bne.n	801d25e <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801d23c:	697b      	ldr	r3, [r7, #20]
 801d23e:	695b      	ldr	r3, [r3, #20]
 801d240:	2b00      	cmp	r3, #0
 801d242:	d006      	beq.n	801d252 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801d244:	697b      	ldr	r3, [r7, #20]
 801d246:	695b      	ldr	r3, [r3, #20]
 801d248:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801d24a:	69bb      	ldr	r3, [r7, #24]
 801d24c:	697a      	ldr	r2, [r7, #20]
 801d24e:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801d250:	e00d      	b.n	801d26e <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801d252:	2300      	movs	r3, #0
 801d254:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801d256:	69bb      	ldr	r3, [r7, #24]
 801d258:	697a      	ldr	r2, [r7, #20]
 801d25a:	615a      	str	r2, [r3, #20]
            break;
 801d25c:	e007      	b.n	801d26e <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801d25e:	697b      	ldr	r3, [r7, #20]
 801d260:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801d262:	697b      	ldr	r3, [r7, #20]
 801d264:	695b      	ldr	r3, [r3, #20]
 801d266:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801d268:	697b      	ldr	r3, [r7, #20]
 801d26a:	2b00      	cmp	r3, #0
 801d26c:	d1e2      	bne.n	801d234 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801d26e:	2300      	movs	r3, #0
 801d270:	77fb      	strb	r3, [r7, #31]
 801d272:	693b      	ldr	r3, [r7, #16]
 801d274:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d276:	68bb      	ldr	r3, [r7, #8]
 801d278:	f383 8810 	msr	PRIMASK, r3
}
 801d27c:	e001      	b.n	801d282 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801d27e:	2301      	movs	r3, #1
 801d280:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801d282:	7ffb      	ldrb	r3, [r7, #31]
}
 801d284:	4618      	mov	r0, r3
 801d286:	3720      	adds	r7, #32
 801d288:	46bd      	mov	sp, r7
 801d28a:	bd80      	pop	{r7, pc}
 801d28c:	20002398 	.word	0x20002398
 801d290:	08021b44 	.word	0x08021b44

0801d294 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801d294:	b580      	push	{r7, lr}
 801d296:	b084      	sub	sp, #16
 801d298:	af00      	add	r7, sp, #0
 801d29a:	6078      	str	r0, [r7, #4]
 801d29c:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801d29e:	2300      	movs	r3, #0
 801d2a0:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801d2a2:	687b      	ldr	r3, [r7, #4]
 801d2a4:	2b00      	cmp	r3, #0
 801d2a6:	d102      	bne.n	801d2ae <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801d2a8:	2301      	movs	r3, #1
 801d2aa:	73fb      	strb	r3, [r7, #15]
 801d2ac:	e014      	b.n	801d2d8 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801d2ae:	4b0d      	ldr	r3, [pc, #52]	@ (801d2e4 <UTIL_TIMER_SetPeriod+0x50>)
 801d2b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d2b2:	6838      	ldr	r0, [r7, #0]
 801d2b4:	4798      	blx	r3
 801d2b6:	4602      	mov	r2, r0
 801d2b8:	687b      	ldr	r3, [r7, #4]
 801d2ba:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801d2bc:	6878      	ldr	r0, [r7, #4]
 801d2be:	f000 f8c1 	bl	801d444 <TimerExists>
 801d2c2:	4603      	mov	r3, r0
 801d2c4:	2b00      	cmp	r3, #0
 801d2c6:	d007      	beq.n	801d2d8 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801d2c8:	6878      	ldr	r0, [r7, #4]
 801d2ca:	f7ff ff73 	bl	801d1b4 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801d2ce:	6878      	ldr	r0, [r7, #4]
 801d2d0:	f7ff ff02 	bl	801d0d8 <UTIL_TIMER_Start>
 801d2d4:	4603      	mov	r3, r0
 801d2d6:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801d2d8:	7bfb      	ldrb	r3, [r7, #15]
}
 801d2da:	4618      	mov	r0, r3
 801d2dc:	3710      	adds	r7, #16
 801d2de:	46bd      	mov	sp, r7
 801d2e0:	bd80      	pop	{r7, pc}
 801d2e2:	bf00      	nop
 801d2e4:	08021b44 	.word	0x08021b44

0801d2e8 <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801d2e8:	b590      	push	{r4, r7, lr}
 801d2ea:	b089      	sub	sp, #36	@ 0x24
 801d2ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d2ee:	f3ef 8310 	mrs	r3, PRIMASK
 801d2f2:	60bb      	str	r3, [r7, #8]
  return(result);
 801d2f4:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801d2f6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801d2f8:	b672      	cpsid	i
}
 801d2fa:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801d2fc:	4b38      	ldr	r3, [pc, #224]	@ (801d3e0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801d2fe:	695b      	ldr	r3, [r3, #20]
 801d300:	4798      	blx	r3
 801d302:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801d304:	4b36      	ldr	r3, [pc, #216]	@ (801d3e0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801d306:	691b      	ldr	r3, [r3, #16]
 801d308:	4798      	blx	r3
 801d30a:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801d30c:	693a      	ldr	r2, [r7, #16]
 801d30e:	697b      	ldr	r3, [r7, #20]
 801d310:	1ad3      	subs	r3, r2, r3
 801d312:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801d314:	4b33      	ldr	r3, [pc, #204]	@ (801d3e4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d316:	681b      	ldr	r3, [r3, #0]
 801d318:	2b00      	cmp	r3, #0
 801d31a:	d037      	beq.n	801d38c <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801d31c:	4b31      	ldr	r3, [pc, #196]	@ (801d3e4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d31e:	681b      	ldr	r3, [r3, #0]
 801d320:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801d322:	69fb      	ldr	r3, [r7, #28]
 801d324:	681b      	ldr	r3, [r3, #0]
 801d326:	68fa      	ldr	r2, [r7, #12]
 801d328:	429a      	cmp	r2, r3
 801d32a:	d206      	bcs.n	801d33a <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801d32c:	69fb      	ldr	r3, [r7, #28]
 801d32e:	681a      	ldr	r2, [r3, #0]
 801d330:	68fb      	ldr	r3, [r7, #12]
 801d332:	1ad2      	subs	r2, r2, r3
 801d334:	69fb      	ldr	r3, [r7, #28]
 801d336:	601a      	str	r2, [r3, #0]
 801d338:	e002      	b.n	801d340 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801d33a:	69fb      	ldr	r3, [r7, #28]
 801d33c:	2200      	movs	r2, #0
 801d33e:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801d340:	69fb      	ldr	r3, [r7, #28]
 801d342:	695b      	ldr	r3, [r3, #20]
 801d344:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801d346:	69fb      	ldr	r3, [r7, #28]
 801d348:	2b00      	cmp	r3, #0
 801d34a:	d1ea      	bne.n	801d322 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801d34c:	e01e      	b.n	801d38c <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801d34e:	4b25      	ldr	r3, [pc, #148]	@ (801d3e4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d350:	681b      	ldr	r3, [r3, #0]
 801d352:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801d354:	4b23      	ldr	r3, [pc, #140]	@ (801d3e4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d356:	681b      	ldr	r3, [r3, #0]
 801d358:	695b      	ldr	r3, [r3, #20]
 801d35a:	4a22      	ldr	r2, [pc, #136]	@ (801d3e4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d35c:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801d35e:	69fb      	ldr	r3, [r7, #28]
 801d360:	2200      	movs	r2, #0
 801d362:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801d364:	69fb      	ldr	r3, [r7, #28]
 801d366:	2200      	movs	r2, #0
 801d368:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801d36a:	69fb      	ldr	r3, [r7, #28]
 801d36c:	68db      	ldr	r3, [r3, #12]
 801d36e:	69fa      	ldr	r2, [r7, #28]
 801d370:	6912      	ldr	r2, [r2, #16]
 801d372:	4610      	mov	r0, r2
 801d374:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801d376:	69fb      	ldr	r3, [r7, #28]
 801d378:	7adb      	ldrb	r3, [r3, #11]
 801d37a:	2b01      	cmp	r3, #1
 801d37c:	d106      	bne.n	801d38c <UTIL_TIMER_IRQ_Handler+0xa4>
 801d37e:	69fb      	ldr	r3, [r7, #28]
 801d380:	7a9b      	ldrb	r3, [r3, #10]
 801d382:	2b00      	cmp	r3, #0
 801d384:	d102      	bne.n	801d38c <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801d386:	69f8      	ldr	r0, [r7, #28]
 801d388:	f7ff fea6 	bl	801d0d8 <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801d38c:	4b15      	ldr	r3, [pc, #84]	@ (801d3e4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d38e:	681b      	ldr	r3, [r3, #0]
 801d390:	2b00      	cmp	r3, #0
 801d392:	d00d      	beq.n	801d3b0 <UTIL_TIMER_IRQ_Handler+0xc8>
 801d394:	4b13      	ldr	r3, [pc, #76]	@ (801d3e4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d396:	681b      	ldr	r3, [r3, #0]
 801d398:	681b      	ldr	r3, [r3, #0]
 801d39a:	2b00      	cmp	r3, #0
 801d39c:	d0d7      	beq.n	801d34e <UTIL_TIMER_IRQ_Handler+0x66>
 801d39e:	4b11      	ldr	r3, [pc, #68]	@ (801d3e4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d3a0:	681b      	ldr	r3, [r3, #0]
 801d3a2:	681c      	ldr	r4, [r3, #0]
 801d3a4:	4b0e      	ldr	r3, [pc, #56]	@ (801d3e0 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801d3a6:	699b      	ldr	r3, [r3, #24]
 801d3a8:	4798      	blx	r3
 801d3aa:	4603      	mov	r3, r0
 801d3ac:	429c      	cmp	r4, r3
 801d3ae:	d3ce      	bcc.n	801d34e <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801d3b0:	4b0c      	ldr	r3, [pc, #48]	@ (801d3e4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d3b2:	681b      	ldr	r3, [r3, #0]
 801d3b4:	2b00      	cmp	r3, #0
 801d3b6:	d009      	beq.n	801d3cc <UTIL_TIMER_IRQ_Handler+0xe4>
 801d3b8:	4b0a      	ldr	r3, [pc, #40]	@ (801d3e4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d3ba:	681b      	ldr	r3, [r3, #0]
 801d3bc:	7a1b      	ldrb	r3, [r3, #8]
 801d3be:	2b00      	cmp	r3, #0
 801d3c0:	d104      	bne.n	801d3cc <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801d3c2:	4b08      	ldr	r3, [pc, #32]	@ (801d3e4 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801d3c4:	681b      	ldr	r3, [r3, #0]
 801d3c6:	4618      	mov	r0, r3
 801d3c8:	f000 f858 	bl	801d47c <TimerSetTimeout>
 801d3cc:	69bb      	ldr	r3, [r7, #24]
 801d3ce:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d3d0:	687b      	ldr	r3, [r7, #4]
 801d3d2:	f383 8810 	msr	PRIMASK, r3
}
 801d3d6:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801d3d8:	bf00      	nop
 801d3da:	3724      	adds	r7, #36	@ 0x24
 801d3dc:	46bd      	mov	sp, r7
 801d3de:	bd90      	pop	{r4, r7, pc}
 801d3e0:	08021b44 	.word	0x08021b44
 801d3e4:	20002398 	.word	0x20002398

0801d3e8 <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801d3e8:	b580      	push	{r7, lr}
 801d3ea:	b082      	sub	sp, #8
 801d3ec:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801d3ee:	4b06      	ldr	r3, [pc, #24]	@ (801d408 <UTIL_TIMER_GetCurrentTime+0x20>)
 801d3f0:	69db      	ldr	r3, [r3, #28]
 801d3f2:	4798      	blx	r3
 801d3f4:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801d3f6:	4b04      	ldr	r3, [pc, #16]	@ (801d408 <UTIL_TIMER_GetCurrentTime+0x20>)
 801d3f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d3fa:	6878      	ldr	r0, [r7, #4]
 801d3fc:	4798      	blx	r3
 801d3fe:	4603      	mov	r3, r0
}
 801d400:	4618      	mov	r0, r3
 801d402:	3708      	adds	r7, #8
 801d404:	46bd      	mov	sp, r7
 801d406:	bd80      	pop	{r7, pc}
 801d408:	08021b44 	.word	0x08021b44

0801d40c <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801d40c:	b580      	push	{r7, lr}
 801d40e:	b084      	sub	sp, #16
 801d410:	af00      	add	r7, sp, #0
 801d412:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801d414:	4b0a      	ldr	r3, [pc, #40]	@ (801d440 <UTIL_TIMER_GetElapsedTime+0x34>)
 801d416:	69db      	ldr	r3, [r3, #28]
 801d418:	4798      	blx	r3
 801d41a:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801d41c:	4b08      	ldr	r3, [pc, #32]	@ (801d440 <UTIL_TIMER_GetElapsedTime+0x34>)
 801d41e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d420:	6878      	ldr	r0, [r7, #4]
 801d422:	4798      	blx	r3
 801d424:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801d426:	4b06      	ldr	r3, [pc, #24]	@ (801d440 <UTIL_TIMER_GetElapsedTime+0x34>)
 801d428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d42a:	68f9      	ldr	r1, [r7, #12]
 801d42c:	68ba      	ldr	r2, [r7, #8]
 801d42e:	1a8a      	subs	r2, r1, r2
 801d430:	4610      	mov	r0, r2
 801d432:	4798      	blx	r3
 801d434:	4603      	mov	r3, r0
}
 801d436:	4618      	mov	r0, r3
 801d438:	3710      	adds	r7, #16
 801d43a:	46bd      	mov	sp, r7
 801d43c:	bd80      	pop	{r7, pc}
 801d43e:	bf00      	nop
 801d440:	08021b44 	.word	0x08021b44

0801d444 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801d444:	b480      	push	{r7}
 801d446:	b085      	sub	sp, #20
 801d448:	af00      	add	r7, sp, #0
 801d44a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d44c:	4b0a      	ldr	r3, [pc, #40]	@ (801d478 <TimerExists+0x34>)
 801d44e:	681b      	ldr	r3, [r3, #0]
 801d450:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801d452:	e008      	b.n	801d466 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801d454:	68fa      	ldr	r2, [r7, #12]
 801d456:	687b      	ldr	r3, [r7, #4]
 801d458:	429a      	cmp	r2, r3
 801d45a:	d101      	bne.n	801d460 <TimerExists+0x1c>
    {
      return true;
 801d45c:	2301      	movs	r3, #1
 801d45e:	e006      	b.n	801d46e <TimerExists+0x2a>
    }
    cur = cur->Next;
 801d460:	68fb      	ldr	r3, [r7, #12]
 801d462:	695b      	ldr	r3, [r3, #20]
 801d464:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801d466:	68fb      	ldr	r3, [r7, #12]
 801d468:	2b00      	cmp	r3, #0
 801d46a:	d1f3      	bne.n	801d454 <TimerExists+0x10>
  }
  return false;
 801d46c:	2300      	movs	r3, #0
}
 801d46e:	4618      	mov	r0, r3
 801d470:	3714      	adds	r7, #20
 801d472:	46bd      	mov	sp, r7
 801d474:	bc80      	pop	{r7}
 801d476:	4770      	bx	lr
 801d478:	20002398 	.word	0x20002398

0801d47c <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801d47c:	b590      	push	{r4, r7, lr}
 801d47e:	b085      	sub	sp, #20
 801d480:	af00      	add	r7, sp, #0
 801d482:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801d484:	4b11      	ldr	r3, [pc, #68]	@ (801d4cc <TimerSetTimeout+0x50>)
 801d486:	6a1b      	ldr	r3, [r3, #32]
 801d488:	4798      	blx	r3
 801d48a:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801d48c:	687b      	ldr	r3, [r7, #4]
 801d48e:	2201      	movs	r2, #1
 801d490:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801d492:	687b      	ldr	r3, [r7, #4]
 801d494:	681c      	ldr	r4, [r3, #0]
 801d496:	4b0d      	ldr	r3, [pc, #52]	@ (801d4cc <TimerSetTimeout+0x50>)
 801d498:	699b      	ldr	r3, [r3, #24]
 801d49a:	4798      	blx	r3
 801d49c:	4602      	mov	r2, r0
 801d49e:	68fb      	ldr	r3, [r7, #12]
 801d4a0:	4413      	add	r3, r2
 801d4a2:	429c      	cmp	r4, r3
 801d4a4:	d207      	bcs.n	801d4b6 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801d4a6:	4b09      	ldr	r3, [pc, #36]	@ (801d4cc <TimerSetTimeout+0x50>)
 801d4a8:	699b      	ldr	r3, [r3, #24]
 801d4aa:	4798      	blx	r3
 801d4ac:	4602      	mov	r2, r0
 801d4ae:	68fb      	ldr	r3, [r7, #12]
 801d4b0:	441a      	add	r2, r3
 801d4b2:	687b      	ldr	r3, [r7, #4]
 801d4b4:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801d4b6:	4b05      	ldr	r3, [pc, #20]	@ (801d4cc <TimerSetTimeout+0x50>)
 801d4b8:	689b      	ldr	r3, [r3, #8]
 801d4ba:	687a      	ldr	r2, [r7, #4]
 801d4bc:	6812      	ldr	r2, [r2, #0]
 801d4be:	4610      	mov	r0, r2
 801d4c0:	4798      	blx	r3
}
 801d4c2:	bf00      	nop
 801d4c4:	3714      	adds	r7, #20
 801d4c6:	46bd      	mov	sp, r7
 801d4c8:	bd90      	pop	{r4, r7, pc}
 801d4ca:	bf00      	nop
 801d4cc:	08021b44 	.word	0x08021b44

0801d4d0 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801d4d0:	b480      	push	{r7}
 801d4d2:	b085      	sub	sp, #20
 801d4d4:	af00      	add	r7, sp, #0
 801d4d6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d4d8:	4b14      	ldr	r3, [pc, #80]	@ (801d52c <TimerInsertTimer+0x5c>)
 801d4da:	681b      	ldr	r3, [r3, #0]
 801d4dc:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801d4de:	4b13      	ldr	r3, [pc, #76]	@ (801d52c <TimerInsertTimer+0x5c>)
 801d4e0:	681b      	ldr	r3, [r3, #0]
 801d4e2:	695b      	ldr	r3, [r3, #20]
 801d4e4:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801d4e6:	e012      	b.n	801d50e <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801d4e8:	687b      	ldr	r3, [r7, #4]
 801d4ea:	681a      	ldr	r2, [r3, #0]
 801d4ec:	68bb      	ldr	r3, [r7, #8]
 801d4ee:	681b      	ldr	r3, [r3, #0]
 801d4f0:	429a      	cmp	r2, r3
 801d4f2:	d905      	bls.n	801d500 <TimerInsertTimer+0x30>
    {
        cur = next;
 801d4f4:	68bb      	ldr	r3, [r7, #8]
 801d4f6:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801d4f8:	68bb      	ldr	r3, [r7, #8]
 801d4fa:	695b      	ldr	r3, [r3, #20]
 801d4fc:	60bb      	str	r3, [r7, #8]
 801d4fe:	e006      	b.n	801d50e <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801d500:	68fb      	ldr	r3, [r7, #12]
 801d502:	687a      	ldr	r2, [r7, #4]
 801d504:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801d506:	687b      	ldr	r3, [r7, #4]
 801d508:	68ba      	ldr	r2, [r7, #8]
 801d50a:	615a      	str	r2, [r3, #20]
        return;
 801d50c:	e009      	b.n	801d522 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801d50e:	68fb      	ldr	r3, [r7, #12]
 801d510:	695b      	ldr	r3, [r3, #20]
 801d512:	2b00      	cmp	r3, #0
 801d514:	d1e8      	bne.n	801d4e8 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801d516:	68fb      	ldr	r3, [r7, #12]
 801d518:	687a      	ldr	r2, [r7, #4]
 801d51a:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801d51c:	687b      	ldr	r3, [r7, #4]
 801d51e:	2200      	movs	r2, #0
 801d520:	615a      	str	r2, [r3, #20]
}
 801d522:	3714      	adds	r7, #20
 801d524:	46bd      	mov	sp, r7
 801d526:	bc80      	pop	{r7}
 801d528:	4770      	bx	lr
 801d52a:	bf00      	nop
 801d52c:	20002398 	.word	0x20002398

0801d530 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801d530:	b580      	push	{r7, lr}
 801d532:	b084      	sub	sp, #16
 801d534:	af00      	add	r7, sp, #0
 801d536:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801d538:	4b0b      	ldr	r3, [pc, #44]	@ (801d568 <TimerInsertNewHeadTimer+0x38>)
 801d53a:	681b      	ldr	r3, [r3, #0]
 801d53c:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801d53e:	68fb      	ldr	r3, [r7, #12]
 801d540:	2b00      	cmp	r3, #0
 801d542:	d002      	beq.n	801d54a <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801d544:	68fb      	ldr	r3, [r7, #12]
 801d546:	2200      	movs	r2, #0
 801d548:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801d54a:	687b      	ldr	r3, [r7, #4]
 801d54c:	68fa      	ldr	r2, [r7, #12]
 801d54e:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801d550:	4a05      	ldr	r2, [pc, #20]	@ (801d568 <TimerInsertNewHeadTimer+0x38>)
 801d552:	687b      	ldr	r3, [r7, #4]
 801d554:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801d556:	4b04      	ldr	r3, [pc, #16]	@ (801d568 <TimerInsertNewHeadTimer+0x38>)
 801d558:	681b      	ldr	r3, [r3, #0]
 801d55a:	4618      	mov	r0, r3
 801d55c:	f7ff ff8e 	bl	801d47c <TimerSetTimeout>
}
 801d560:	bf00      	nop
 801d562:	3710      	adds	r7, #16
 801d564:	46bd      	mov	sp, r7
 801d566:	bd80      	pop	{r7, pc}
 801d568:	20002398 	.word	0x20002398

0801d56c <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801d56c:	b580      	push	{r7, lr}
 801d56e:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801d570:	2218      	movs	r2, #24
 801d572:	2100      	movs	r1, #0
 801d574:	4807      	ldr	r0, [pc, #28]	@ (801d594 <UTIL_ADV_TRACE_Init+0x28>)
 801d576:	f7ff f862 	bl	801c63e <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801d57a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801d57e:	2100      	movs	r1, #0
 801d580:	4805      	ldr	r0, [pc, #20]	@ (801d598 <UTIL_ADV_TRACE_Init+0x2c>)
 801d582:	f7ff f85c 	bl	801c63e <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801d586:	4b05      	ldr	r3, [pc, #20]	@ (801d59c <UTIL_ADV_TRACE_Init+0x30>)
 801d588:	681b      	ldr	r3, [r3, #0]
 801d58a:	4805      	ldr	r0, [pc, #20]	@ (801d5a0 <UTIL_ADV_TRACE_Init+0x34>)
 801d58c:	4798      	blx	r3
 801d58e:	4603      	mov	r3, r0
}
 801d590:	4618      	mov	r0, r3
 801d592:	bd80      	pop	{r7, pc}
 801d594:	2000239c 	.word	0x2000239c
 801d598:	200023b4 	.word	0x200023b4
 801d59c:	08021b84 	.word	0x08021b84
 801d5a0:	0801d80d 	.word	0x0801d80d

0801d5a4 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801d5a4:	b480      	push	{r7}
 801d5a6:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801d5a8:	4b06      	ldr	r3, [pc, #24]	@ (801d5c4 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801d5aa:	8a5a      	ldrh	r2, [r3, #18]
 801d5ac:	4b05      	ldr	r3, [pc, #20]	@ (801d5c4 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801d5ae:	8a1b      	ldrh	r3, [r3, #16]
 801d5b0:	429a      	cmp	r2, r3
 801d5b2:	d101      	bne.n	801d5b8 <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801d5b4:	2301      	movs	r3, #1
 801d5b6:	e000      	b.n	801d5ba <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801d5b8:	2300      	movs	r3, #0
}
 801d5ba:	4618      	mov	r0, r3
 801d5bc:	46bd      	mov	sp, r7
 801d5be:	bc80      	pop	{r7}
 801d5c0:	4770      	bx	lr
 801d5c2:	bf00      	nop
 801d5c4:	2000239c 	.word	0x2000239c

0801d5c8 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801d5c8:	b408      	push	{r3}
 801d5ca:	b580      	push	{r7, lr}
 801d5cc:	b08d      	sub	sp, #52	@ 0x34
 801d5ce:	af00      	add	r7, sp, #0
 801d5d0:	60f8      	str	r0, [r7, #12]
 801d5d2:	60b9      	str	r1, [r7, #8]
 801d5d4:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801d5d6:	2300      	movs	r3, #0
 801d5d8:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801d5da:	2300      	movs	r3, #0
 801d5dc:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801d5de:	4b37      	ldr	r3, [pc, #220]	@ (801d6bc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d5e0:	7a1b      	ldrb	r3, [r3, #8]
 801d5e2:	461a      	mov	r2, r3
 801d5e4:	68fb      	ldr	r3, [r7, #12]
 801d5e6:	4293      	cmp	r3, r2
 801d5e8:	d902      	bls.n	801d5f0 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801d5ea:	f06f 0304 	mvn.w	r3, #4
 801d5ee:	e05e      	b.n	801d6ae <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801d5f0:	4b32      	ldr	r3, [pc, #200]	@ (801d6bc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d5f2:	68da      	ldr	r2, [r3, #12]
 801d5f4:	68bb      	ldr	r3, [r7, #8]
 801d5f6:	4013      	ands	r3, r2
 801d5f8:	68ba      	ldr	r2, [r7, #8]
 801d5fa:	429a      	cmp	r2, r3
 801d5fc:	d002      	beq.n	801d604 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801d5fe:	f06f 0305 	mvn.w	r3, #5
 801d602:	e054      	b.n	801d6ae <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801d604:	4b2d      	ldr	r3, [pc, #180]	@ (801d6bc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d606:	685b      	ldr	r3, [r3, #4]
 801d608:	2b00      	cmp	r3, #0
 801d60a:	d00a      	beq.n	801d622 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801d60c:	687b      	ldr	r3, [r7, #4]
 801d60e:	2b00      	cmp	r3, #0
 801d610:	d007      	beq.n	801d622 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801d612:	4b2a      	ldr	r3, [pc, #168]	@ (801d6bc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801d614:	685b      	ldr	r3, [r3, #4]
 801d616:	f107 0116 	add.w	r1, r7, #22
 801d61a:	f107 0218 	add.w	r2, r7, #24
 801d61e:	4610      	mov	r0, r2
 801d620:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801d622:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801d626:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801d628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d62a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d62c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801d630:	4823      	ldr	r0, [pc, #140]	@ (801d6c0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801d632:	f7ff fa2b 	bl	801ca8c <tiny_vsnprintf_like>
 801d636:	4603      	mov	r3, r0
 801d638:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801d63a:	f000 f9f1 	bl	801da20 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801d63e:	8afa      	ldrh	r2, [r7, #22]
 801d640:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801d642:	4413      	add	r3, r2
 801d644:	b29b      	uxth	r3, r3
 801d646:	f107 0214 	add.w	r2, r7, #20
 801d64a:	4611      	mov	r1, r2
 801d64c:	4618      	mov	r0, r3
 801d64e:	f000 f969 	bl	801d924 <TRACE_AllocateBufer>
 801d652:	4603      	mov	r3, r0
 801d654:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d658:	d025      	beq.n	801d6a6 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801d65a:	2300      	movs	r3, #0
 801d65c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801d65e:	e00e      	b.n	801d67e <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801d660:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801d662:	8aba      	ldrh	r2, [r7, #20]
 801d664:	3330      	adds	r3, #48	@ 0x30
 801d666:	443b      	add	r3, r7
 801d668:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801d66c:	4b15      	ldr	r3, [pc, #84]	@ (801d6c4 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801d66e:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801d670:	8abb      	ldrh	r3, [r7, #20]
 801d672:	3301      	adds	r3, #1
 801d674:	b29b      	uxth	r3, r3
 801d676:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801d678:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801d67a:	3301      	adds	r3, #1
 801d67c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801d67e:	8afb      	ldrh	r3, [r7, #22]
 801d680:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801d682:	429a      	cmp	r2, r3
 801d684:	d3ec      	bcc.n	801d660 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801d686:	8abb      	ldrh	r3, [r7, #20]
 801d688:	461a      	mov	r2, r3
 801d68a:	4b0e      	ldr	r3, [pc, #56]	@ (801d6c4 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801d68c:	18d0      	adds	r0, r2, r3
 801d68e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d690:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d692:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801d696:	f7ff f9f9 	bl	801ca8c <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801d69a:	f000 f9df 	bl	801da5c <TRACE_UnLock>

    return TRACE_Send();
 801d69e:	f000 f831 	bl	801d704 <TRACE_Send>
 801d6a2:	4603      	mov	r3, r0
 801d6a4:	e003      	b.n	801d6ae <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801d6a6:	f000 f9d9 	bl	801da5c <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801d6aa:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801d6ae:	4618      	mov	r0, r3
 801d6b0:	3734      	adds	r7, #52	@ 0x34
 801d6b2:	46bd      	mov	sp, r7
 801d6b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801d6b8:	b001      	add	sp, #4
 801d6ba:	4770      	bx	lr
 801d6bc:	2000239c 	.word	0x2000239c
 801d6c0:	200027b4 	.word	0x200027b4
 801d6c4:	200023b4 	.word	0x200023b4

0801d6c8 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801d6c8:	b480      	push	{r7}
 801d6ca:	b083      	sub	sp, #12
 801d6cc:	af00      	add	r7, sp, #0
 801d6ce:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801d6d0:	4a03      	ldr	r2, [pc, #12]	@ (801d6e0 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801d6d2:	687b      	ldr	r3, [r7, #4]
 801d6d4:	6053      	str	r3, [r2, #4]
}
 801d6d6:	bf00      	nop
 801d6d8:	370c      	adds	r7, #12
 801d6da:	46bd      	mov	sp, r7
 801d6dc:	bc80      	pop	{r7}
 801d6de:	4770      	bx	lr
 801d6e0:	2000239c 	.word	0x2000239c

0801d6e4 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801d6e4:	b480      	push	{r7}
 801d6e6:	b083      	sub	sp, #12
 801d6e8:	af00      	add	r7, sp, #0
 801d6ea:	4603      	mov	r3, r0
 801d6ec:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801d6ee:	4a04      	ldr	r2, [pc, #16]	@ (801d700 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801d6f0:	79fb      	ldrb	r3, [r7, #7]
 801d6f2:	7213      	strb	r3, [r2, #8]
}
 801d6f4:	bf00      	nop
 801d6f6:	370c      	adds	r7, #12
 801d6f8:	46bd      	mov	sp, r7
 801d6fa:	bc80      	pop	{r7}
 801d6fc:	4770      	bx	lr
 801d6fe:	bf00      	nop
 801d700:	2000239c 	.word	0x2000239c

0801d704 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801d704:	b580      	push	{r7, lr}
 801d706:	b088      	sub	sp, #32
 801d708:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801d70a:	2300      	movs	r3, #0
 801d70c:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801d70e:	2300      	movs	r3, #0
 801d710:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d712:	f3ef 8310 	mrs	r3, PRIMASK
 801d716:	613b      	str	r3, [r7, #16]
  return(result);
 801d718:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d71a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801d71c:	b672      	cpsid	i
}
 801d71e:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801d720:	f000 f9ba 	bl	801da98 <TRACE_IsLocked>
 801d724:	4603      	mov	r3, r0
 801d726:	2b00      	cmp	r3, #0
 801d728:	d15d      	bne.n	801d7e6 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801d72a:	f000 f979 	bl	801da20 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801d72e:	4b34      	ldr	r3, [pc, #208]	@ (801d800 <TRACE_Send+0xfc>)
 801d730:	8a1a      	ldrh	r2, [r3, #16]
 801d732:	4b33      	ldr	r3, [pc, #204]	@ (801d800 <TRACE_Send+0xfc>)
 801d734:	8a5b      	ldrh	r3, [r3, #18]
 801d736:	429a      	cmp	r2, r3
 801d738:	d04d      	beq.n	801d7d6 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d73a:	4b31      	ldr	r3, [pc, #196]	@ (801d800 <TRACE_Send+0xfc>)
 801d73c:	789b      	ldrb	r3, [r3, #2]
 801d73e:	2b01      	cmp	r3, #1
 801d740:	d117      	bne.n	801d772 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801d742:	4b2f      	ldr	r3, [pc, #188]	@ (801d800 <TRACE_Send+0xfc>)
 801d744:	881a      	ldrh	r2, [r3, #0]
 801d746:	4b2e      	ldr	r3, [pc, #184]	@ (801d800 <TRACE_Send+0xfc>)
 801d748:	8a1b      	ldrh	r3, [r3, #16]
 801d74a:	1ad3      	subs	r3, r2, r3
 801d74c:	b29a      	uxth	r2, r3
 801d74e:	4b2c      	ldr	r3, [pc, #176]	@ (801d800 <TRACE_Send+0xfc>)
 801d750:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d752:	4b2b      	ldr	r3, [pc, #172]	@ (801d800 <TRACE_Send+0xfc>)
 801d754:	2202      	movs	r2, #2
 801d756:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d758:	4b29      	ldr	r3, [pc, #164]	@ (801d800 <TRACE_Send+0xfc>)
 801d75a:	2200      	movs	r2, #0
 801d75c:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801d75e:	4b28      	ldr	r3, [pc, #160]	@ (801d800 <TRACE_Send+0xfc>)
 801d760:	8a9b      	ldrh	r3, [r3, #20]
 801d762:	2b00      	cmp	r3, #0
 801d764:	d105      	bne.n	801d772 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d766:	4b26      	ldr	r3, [pc, #152]	@ (801d800 <TRACE_Send+0xfc>)
 801d768:	2200      	movs	r2, #0
 801d76a:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d76c:	4b24      	ldr	r3, [pc, #144]	@ (801d800 <TRACE_Send+0xfc>)
 801d76e:	2200      	movs	r2, #0
 801d770:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d772:	4b23      	ldr	r3, [pc, #140]	@ (801d800 <TRACE_Send+0xfc>)
 801d774:	789b      	ldrb	r3, [r3, #2]
 801d776:	2b00      	cmp	r3, #0
 801d778:	d115      	bne.n	801d7a6 <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d77a:	4b21      	ldr	r3, [pc, #132]	@ (801d800 <TRACE_Send+0xfc>)
 801d77c:	8a5a      	ldrh	r2, [r3, #18]
 801d77e:	4b20      	ldr	r3, [pc, #128]	@ (801d800 <TRACE_Send+0xfc>)
 801d780:	8a1b      	ldrh	r3, [r3, #16]
 801d782:	429a      	cmp	r2, r3
 801d784:	d908      	bls.n	801d798 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d786:	4b1e      	ldr	r3, [pc, #120]	@ (801d800 <TRACE_Send+0xfc>)
 801d788:	8a5a      	ldrh	r2, [r3, #18]
 801d78a:	4b1d      	ldr	r3, [pc, #116]	@ (801d800 <TRACE_Send+0xfc>)
 801d78c:	8a1b      	ldrh	r3, [r3, #16]
 801d78e:	1ad3      	subs	r3, r2, r3
 801d790:	b29a      	uxth	r2, r3
 801d792:	4b1b      	ldr	r3, [pc, #108]	@ (801d800 <TRACE_Send+0xfc>)
 801d794:	829a      	strh	r2, [r3, #20]
 801d796:	e006      	b.n	801d7a6 <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d798:	4b19      	ldr	r3, [pc, #100]	@ (801d800 <TRACE_Send+0xfc>)
 801d79a:	8a1b      	ldrh	r3, [r3, #16]
 801d79c:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d7a0:	b29a      	uxth	r2, r3
 801d7a2:	4b17      	ldr	r3, [pc, #92]	@ (801d800 <TRACE_Send+0xfc>)
 801d7a4:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801d7a6:	4b16      	ldr	r3, [pc, #88]	@ (801d800 <TRACE_Send+0xfc>)
 801d7a8:	8a1b      	ldrh	r3, [r3, #16]
 801d7aa:	461a      	mov	r2, r3
 801d7ac:	4b15      	ldr	r3, [pc, #84]	@ (801d804 <TRACE_Send+0x100>)
 801d7ae:	4413      	add	r3, r2
 801d7b0:	61bb      	str	r3, [r7, #24]
 801d7b2:	697b      	ldr	r3, [r7, #20]
 801d7b4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d7b6:	68fb      	ldr	r3, [r7, #12]
 801d7b8:	f383 8810 	msr	PRIMASK, r3
}
 801d7bc:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801d7be:	f7e4 fffb 	bl	80027b8 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801d7c2:	4b11      	ldr	r3, [pc, #68]	@ (801d808 <TRACE_Send+0x104>)
 801d7c4:	68db      	ldr	r3, [r3, #12]
 801d7c6:	4a0e      	ldr	r2, [pc, #56]	@ (801d800 <TRACE_Send+0xfc>)
 801d7c8:	8a92      	ldrh	r2, [r2, #20]
 801d7ca:	4611      	mov	r1, r2
 801d7cc:	69b8      	ldr	r0, [r7, #24]
 801d7ce:	4798      	blx	r3
 801d7d0:	4603      	mov	r3, r0
 801d7d2:	77fb      	strb	r3, [r7, #31]
 801d7d4:	e00d      	b.n	801d7f2 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801d7d6:	f000 f941 	bl	801da5c <TRACE_UnLock>
 801d7da:	697b      	ldr	r3, [r7, #20]
 801d7dc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d7de:	68bb      	ldr	r3, [r7, #8]
 801d7e0:	f383 8810 	msr	PRIMASK, r3
}
 801d7e4:	e005      	b.n	801d7f2 <TRACE_Send+0xee>
 801d7e6:	697b      	ldr	r3, [r7, #20]
 801d7e8:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d7ea:	687b      	ldr	r3, [r7, #4]
 801d7ec:	f383 8810 	msr	PRIMASK, r3
}
 801d7f0:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801d7f2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801d7f6:	4618      	mov	r0, r3
 801d7f8:	3720      	adds	r7, #32
 801d7fa:	46bd      	mov	sp, r7
 801d7fc:	bd80      	pop	{r7, pc}
 801d7fe:	bf00      	nop
 801d800:	2000239c 	.word	0x2000239c
 801d804:	200023b4 	.word	0x200023b4
 801d808:	08021b84 	.word	0x08021b84

0801d80c <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801d80c:	b580      	push	{r7, lr}
 801d80e:	b088      	sub	sp, #32
 801d810:	af00      	add	r7, sp, #0
 801d812:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801d814:	2300      	movs	r3, #0
 801d816:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d818:	f3ef 8310 	mrs	r3, PRIMASK
 801d81c:	617b      	str	r3, [r7, #20]
  return(result);
 801d81e:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d820:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801d822:	b672      	cpsid	i
}
 801d824:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801d826:	4b3c      	ldr	r3, [pc, #240]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d828:	789b      	ldrb	r3, [r3, #2]
 801d82a:	2b02      	cmp	r3, #2
 801d82c:	d106      	bne.n	801d83c <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d82e:	4b3a      	ldr	r3, [pc, #232]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d830:	2200      	movs	r2, #0
 801d832:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d834:	4b38      	ldr	r3, [pc, #224]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d836:	2200      	movs	r2, #0
 801d838:	821a      	strh	r2, [r3, #16]
 801d83a:	e00a      	b.n	801d852 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d83c:	4b36      	ldr	r3, [pc, #216]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d83e:	8a1a      	ldrh	r2, [r3, #16]
 801d840:	4b35      	ldr	r3, [pc, #212]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d842:	8a9b      	ldrh	r3, [r3, #20]
 801d844:	4413      	add	r3, r2
 801d846:	b29b      	uxth	r3, r3
 801d848:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801d84c:	b29a      	uxth	r2, r3
 801d84e:	4b32      	ldr	r3, [pc, #200]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d850:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801d852:	4b31      	ldr	r3, [pc, #196]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d854:	8a1a      	ldrh	r2, [r3, #16]
 801d856:	4b30      	ldr	r3, [pc, #192]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d858:	8a5b      	ldrh	r3, [r3, #18]
 801d85a:	429a      	cmp	r2, r3
 801d85c:	d04d      	beq.n	801d8fa <TRACE_TxCpltCallback+0xee>
 801d85e:	4b2e      	ldr	r3, [pc, #184]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d860:	8adb      	ldrh	r3, [r3, #22]
 801d862:	2b01      	cmp	r3, #1
 801d864:	d149      	bne.n	801d8fa <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801d866:	4b2c      	ldr	r3, [pc, #176]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d868:	789b      	ldrb	r3, [r3, #2]
 801d86a:	2b01      	cmp	r3, #1
 801d86c:	d117      	bne.n	801d89e <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801d86e:	4b2a      	ldr	r3, [pc, #168]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d870:	881a      	ldrh	r2, [r3, #0]
 801d872:	4b29      	ldr	r3, [pc, #164]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d874:	8a1b      	ldrh	r3, [r3, #16]
 801d876:	1ad3      	subs	r3, r2, r3
 801d878:	b29a      	uxth	r2, r3
 801d87a:	4b27      	ldr	r3, [pc, #156]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d87c:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801d87e:	4b26      	ldr	r3, [pc, #152]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d880:	2202      	movs	r2, #2
 801d882:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801d884:	4b24      	ldr	r3, [pc, #144]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d886:	2200      	movs	r2, #0
 801d888:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801d88a:	4b23      	ldr	r3, [pc, #140]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d88c:	8a9b      	ldrh	r3, [r3, #20]
 801d88e:	2b00      	cmp	r3, #0
 801d890:	d105      	bne.n	801d89e <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801d892:	4b21      	ldr	r3, [pc, #132]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d894:	2200      	movs	r2, #0
 801d896:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801d898:	4b1f      	ldr	r3, [pc, #124]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d89a:	2200      	movs	r2, #0
 801d89c:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801d89e:	4b1e      	ldr	r3, [pc, #120]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d8a0:	789b      	ldrb	r3, [r3, #2]
 801d8a2:	2b00      	cmp	r3, #0
 801d8a4:	d115      	bne.n	801d8d2 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d8a6:	4b1c      	ldr	r3, [pc, #112]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d8a8:	8a5a      	ldrh	r2, [r3, #18]
 801d8aa:	4b1b      	ldr	r3, [pc, #108]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d8ac:	8a1b      	ldrh	r3, [r3, #16]
 801d8ae:	429a      	cmp	r2, r3
 801d8b0:	d908      	bls.n	801d8c4 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801d8b2:	4b19      	ldr	r3, [pc, #100]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d8b4:	8a5a      	ldrh	r2, [r3, #18]
 801d8b6:	4b18      	ldr	r3, [pc, #96]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d8b8:	8a1b      	ldrh	r3, [r3, #16]
 801d8ba:	1ad3      	subs	r3, r2, r3
 801d8bc:	b29a      	uxth	r2, r3
 801d8be:	4b16      	ldr	r3, [pc, #88]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d8c0:	829a      	strh	r2, [r3, #20]
 801d8c2:	e006      	b.n	801d8d2 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801d8c4:	4b14      	ldr	r3, [pc, #80]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d8c6:	8a1b      	ldrh	r3, [r3, #16]
 801d8c8:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d8cc:	b29a      	uxth	r2, r3
 801d8ce:	4b12      	ldr	r3, [pc, #72]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d8d0:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801d8d2:	4b11      	ldr	r3, [pc, #68]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d8d4:	8a1b      	ldrh	r3, [r3, #16]
 801d8d6:	461a      	mov	r2, r3
 801d8d8:	4b10      	ldr	r3, [pc, #64]	@ (801d91c <TRACE_TxCpltCallback+0x110>)
 801d8da:	4413      	add	r3, r2
 801d8dc:	61fb      	str	r3, [r7, #28]
 801d8de:	69bb      	ldr	r3, [r7, #24]
 801d8e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d8e2:	693b      	ldr	r3, [r7, #16]
 801d8e4:	f383 8810 	msr	PRIMASK, r3
}
 801d8e8:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801d8ea:	4b0d      	ldr	r3, [pc, #52]	@ (801d920 <TRACE_TxCpltCallback+0x114>)
 801d8ec:	68db      	ldr	r3, [r3, #12]
 801d8ee:	4a0a      	ldr	r2, [pc, #40]	@ (801d918 <TRACE_TxCpltCallback+0x10c>)
 801d8f0:	8a92      	ldrh	r2, [r2, #20]
 801d8f2:	4611      	mov	r1, r2
 801d8f4:	69f8      	ldr	r0, [r7, #28]
 801d8f6:	4798      	blx	r3
 801d8f8:	e00a      	b.n	801d910 <TRACE_TxCpltCallback+0x104>
 801d8fa:	69bb      	ldr	r3, [r7, #24]
 801d8fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801d8fe:	68fb      	ldr	r3, [r7, #12]
 801d900:	f383 8810 	msr	PRIMASK, r3
}
 801d904:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801d906:	f7e4 ff5f 	bl	80027c8 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801d90a:	f000 f8a7 	bl	801da5c <TRACE_UnLock>
  }
}
 801d90e:	bf00      	nop
 801d910:	bf00      	nop
 801d912:	3720      	adds	r7, #32
 801d914:	46bd      	mov	sp, r7
 801d916:	bd80      	pop	{r7, pc}
 801d918:	2000239c 	.word	0x2000239c
 801d91c:	200023b4 	.word	0x200023b4
 801d920:	08021b84 	.word	0x08021b84

0801d924 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801d924:	b480      	push	{r7}
 801d926:	b087      	sub	sp, #28
 801d928:	af00      	add	r7, sp, #0
 801d92a:	4603      	mov	r3, r0
 801d92c:	6039      	str	r1, [r7, #0]
 801d92e:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801d930:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801d934:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801d936:	f3ef 8310 	mrs	r3, PRIMASK
 801d93a:	60fb      	str	r3, [r7, #12]
  return(result);
 801d93c:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801d93e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801d940:	b672      	cpsid	i
}
 801d942:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801d944:	4b35      	ldr	r3, [pc, #212]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d946:	8a5a      	ldrh	r2, [r3, #18]
 801d948:	4b34      	ldr	r3, [pc, #208]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d94a:	8a1b      	ldrh	r3, [r3, #16]
 801d94c:	429a      	cmp	r2, r3
 801d94e:	d11b      	bne.n	801d988 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d950:	4b32      	ldr	r3, [pc, #200]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d952:	8a5b      	ldrh	r3, [r3, #18]
 801d954:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d958:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801d95a:	88fa      	ldrh	r2, [r7, #6]
 801d95c:	8afb      	ldrh	r3, [r7, #22]
 801d95e:	429a      	cmp	r2, r3
 801d960:	d33a      	bcc.n	801d9d8 <TRACE_AllocateBufer+0xb4>
 801d962:	4b2e      	ldr	r3, [pc, #184]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d964:	8a1b      	ldrh	r3, [r3, #16]
 801d966:	88fa      	ldrh	r2, [r7, #6]
 801d968:	429a      	cmp	r2, r3
 801d96a:	d235      	bcs.n	801d9d8 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d96c:	4b2b      	ldr	r3, [pc, #172]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d96e:	2201      	movs	r2, #1
 801d970:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d972:	4b2a      	ldr	r3, [pc, #168]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d974:	8a5a      	ldrh	r2, [r3, #18]
 801d976:	4b29      	ldr	r3, [pc, #164]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d978:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d97a:	4b28      	ldr	r3, [pc, #160]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d97c:	8a1b      	ldrh	r3, [r3, #16]
 801d97e:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d980:	4b26      	ldr	r3, [pc, #152]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d982:	2200      	movs	r2, #0
 801d984:	825a      	strh	r2, [r3, #18]
 801d986:	e027      	b.n	801d9d8 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801d988:	4b24      	ldr	r3, [pc, #144]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d98a:	8a5a      	ldrh	r2, [r3, #18]
 801d98c:	4b23      	ldr	r3, [pc, #140]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d98e:	8a1b      	ldrh	r3, [r3, #16]
 801d990:	429a      	cmp	r2, r3
 801d992:	d91b      	bls.n	801d9cc <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801d994:	4b21      	ldr	r3, [pc, #132]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d996:	8a5b      	ldrh	r3, [r3, #18]
 801d998:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801d99c:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801d99e:	88fa      	ldrh	r2, [r7, #6]
 801d9a0:	8afb      	ldrh	r3, [r7, #22]
 801d9a2:	429a      	cmp	r2, r3
 801d9a4:	d318      	bcc.n	801d9d8 <TRACE_AllocateBufer+0xb4>
 801d9a6:	4b1d      	ldr	r3, [pc, #116]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d9a8:	8a1b      	ldrh	r3, [r3, #16]
 801d9aa:	88fa      	ldrh	r2, [r7, #6]
 801d9ac:	429a      	cmp	r2, r3
 801d9ae:	d213      	bcs.n	801d9d8 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801d9b0:	4b1a      	ldr	r3, [pc, #104]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d9b2:	2201      	movs	r2, #1
 801d9b4:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801d9b6:	4b19      	ldr	r3, [pc, #100]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d9b8:	8a5a      	ldrh	r2, [r3, #18]
 801d9ba:	4b18      	ldr	r3, [pc, #96]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d9bc:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801d9be:	4b17      	ldr	r3, [pc, #92]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d9c0:	8a1b      	ldrh	r3, [r3, #16]
 801d9c2:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801d9c4:	4b15      	ldr	r3, [pc, #84]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d9c6:	2200      	movs	r2, #0
 801d9c8:	825a      	strh	r2, [r3, #18]
 801d9ca:	e005      	b.n	801d9d8 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801d9cc:	4b13      	ldr	r3, [pc, #76]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d9ce:	8a1a      	ldrh	r2, [r3, #16]
 801d9d0:	4b12      	ldr	r3, [pc, #72]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d9d2:	8a5b      	ldrh	r3, [r3, #18]
 801d9d4:	1ad3      	subs	r3, r2, r3
 801d9d6:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801d9d8:	8afa      	ldrh	r2, [r7, #22]
 801d9da:	88fb      	ldrh	r3, [r7, #6]
 801d9dc:	429a      	cmp	r2, r3
 801d9de:	d90f      	bls.n	801da00 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801d9e0:	4b0e      	ldr	r3, [pc, #56]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d9e2:	8a5a      	ldrh	r2, [r3, #18]
 801d9e4:	683b      	ldr	r3, [r7, #0]
 801d9e6:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801d9e8:	4b0c      	ldr	r3, [pc, #48]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d9ea:	8a5a      	ldrh	r2, [r3, #18]
 801d9ec:	88fb      	ldrh	r3, [r7, #6]
 801d9ee:	4413      	add	r3, r2
 801d9f0:	b29b      	uxth	r3, r3
 801d9f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801d9f6:	b29a      	uxth	r2, r3
 801d9f8:	4b08      	ldr	r3, [pc, #32]	@ (801da1c <TRACE_AllocateBufer+0xf8>)
 801d9fa:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801d9fc:	2300      	movs	r3, #0
 801d9fe:	82bb      	strh	r3, [r7, #20]
 801da00:	693b      	ldr	r3, [r7, #16]
 801da02:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801da04:	68bb      	ldr	r3, [r7, #8]
 801da06:	f383 8810 	msr	PRIMASK, r3
}
 801da0a:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801da0c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801da10:	4618      	mov	r0, r3
 801da12:	371c      	adds	r7, #28
 801da14:	46bd      	mov	sp, r7
 801da16:	bc80      	pop	{r7}
 801da18:	4770      	bx	lr
 801da1a:	bf00      	nop
 801da1c:	2000239c 	.word	0x2000239c

0801da20 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801da20:	b480      	push	{r7}
 801da22:	b085      	sub	sp, #20
 801da24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801da26:	f3ef 8310 	mrs	r3, PRIMASK
 801da2a:	607b      	str	r3, [r7, #4]
  return(result);
 801da2c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801da2e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801da30:	b672      	cpsid	i
}
 801da32:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801da34:	4b08      	ldr	r3, [pc, #32]	@ (801da58 <TRACE_Lock+0x38>)
 801da36:	8adb      	ldrh	r3, [r3, #22]
 801da38:	3301      	adds	r3, #1
 801da3a:	b29a      	uxth	r2, r3
 801da3c:	4b06      	ldr	r3, [pc, #24]	@ (801da58 <TRACE_Lock+0x38>)
 801da3e:	82da      	strh	r2, [r3, #22]
 801da40:	68fb      	ldr	r3, [r7, #12]
 801da42:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801da44:	68bb      	ldr	r3, [r7, #8]
 801da46:	f383 8810 	msr	PRIMASK, r3
}
 801da4a:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801da4c:	bf00      	nop
 801da4e:	3714      	adds	r7, #20
 801da50:	46bd      	mov	sp, r7
 801da52:	bc80      	pop	{r7}
 801da54:	4770      	bx	lr
 801da56:	bf00      	nop
 801da58:	2000239c 	.word	0x2000239c

0801da5c <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801da5c:	b480      	push	{r7}
 801da5e:	b085      	sub	sp, #20
 801da60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801da62:	f3ef 8310 	mrs	r3, PRIMASK
 801da66:	607b      	str	r3, [r7, #4]
  return(result);
 801da68:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801da6a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801da6c:	b672      	cpsid	i
}
 801da6e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801da70:	4b08      	ldr	r3, [pc, #32]	@ (801da94 <TRACE_UnLock+0x38>)
 801da72:	8adb      	ldrh	r3, [r3, #22]
 801da74:	3b01      	subs	r3, #1
 801da76:	b29a      	uxth	r2, r3
 801da78:	4b06      	ldr	r3, [pc, #24]	@ (801da94 <TRACE_UnLock+0x38>)
 801da7a:	82da      	strh	r2, [r3, #22]
 801da7c:	68fb      	ldr	r3, [r7, #12]
 801da7e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801da80:	68bb      	ldr	r3, [r7, #8]
 801da82:	f383 8810 	msr	PRIMASK, r3
}
 801da86:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801da88:	bf00      	nop
 801da8a:	3714      	adds	r7, #20
 801da8c:	46bd      	mov	sp, r7
 801da8e:	bc80      	pop	{r7}
 801da90:	4770      	bx	lr
 801da92:	bf00      	nop
 801da94:	2000239c 	.word	0x2000239c

0801da98 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801da98:	b480      	push	{r7}
 801da9a:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801da9c:	4b05      	ldr	r3, [pc, #20]	@ (801dab4 <TRACE_IsLocked+0x1c>)
 801da9e:	8adb      	ldrh	r3, [r3, #22]
 801daa0:	2b00      	cmp	r3, #0
 801daa2:	bf14      	ite	ne
 801daa4:	2301      	movne	r3, #1
 801daa6:	2300      	moveq	r3, #0
 801daa8:	b2db      	uxtb	r3, r3
}
 801daaa:	4618      	mov	r0, r3
 801daac:	46bd      	mov	sp, r7
 801daae:	bc80      	pop	{r7}
 801dab0:	4770      	bx	lr
 801dab2:	bf00      	nop
 801dab4:	2000239c 	.word	0x2000239c

0801dab8 <atof>:
 801dab8:	2100      	movs	r1, #0
 801daba:	f000 bdf9 	b.w	801e6b0 <strtod>

0801dabe <atol>:
 801dabe:	220a      	movs	r2, #10
 801dac0:	2100      	movs	r1, #0
 801dac2:	f000 be7b 	b.w	801e7bc <strtol>

0801dac6 <sulp>:
 801dac6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801daca:	460f      	mov	r7, r1
 801dacc:	4690      	mov	r8, r2
 801dace:	f002 f833 	bl	801fb38 <__ulp>
 801dad2:	4604      	mov	r4, r0
 801dad4:	460d      	mov	r5, r1
 801dad6:	f1b8 0f00 	cmp.w	r8, #0
 801dada:	d011      	beq.n	801db00 <sulp+0x3a>
 801dadc:	f3c7 530a 	ubfx	r3, r7, #20, #11
 801dae0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801dae4:	2b00      	cmp	r3, #0
 801dae6:	dd0b      	ble.n	801db00 <sulp+0x3a>
 801dae8:	051b      	lsls	r3, r3, #20
 801daea:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801daee:	2400      	movs	r4, #0
 801daf0:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801daf4:	4622      	mov	r2, r4
 801daf6:	462b      	mov	r3, r5
 801daf8:	f7e2 fd56 	bl	80005a8 <__aeabi_dmul>
 801dafc:	4604      	mov	r4, r0
 801dafe:	460d      	mov	r5, r1
 801db00:	4620      	mov	r0, r4
 801db02:	4629      	mov	r1, r5
 801db04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801db08 <_strtod_l>:
 801db08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db0c:	b09f      	sub	sp, #124	@ 0x7c
 801db0e:	460c      	mov	r4, r1
 801db10:	9217      	str	r2, [sp, #92]	@ 0x5c
 801db12:	2200      	movs	r2, #0
 801db14:	921a      	str	r2, [sp, #104]	@ 0x68
 801db16:	9005      	str	r0, [sp, #20]
 801db18:	f04f 0a00 	mov.w	sl, #0
 801db1c:	f04f 0b00 	mov.w	fp, #0
 801db20:	460a      	mov	r2, r1
 801db22:	9219      	str	r2, [sp, #100]	@ 0x64
 801db24:	7811      	ldrb	r1, [r2, #0]
 801db26:	292b      	cmp	r1, #43	@ 0x2b
 801db28:	d048      	beq.n	801dbbc <_strtod_l+0xb4>
 801db2a:	d836      	bhi.n	801db9a <_strtod_l+0x92>
 801db2c:	290d      	cmp	r1, #13
 801db2e:	d830      	bhi.n	801db92 <_strtod_l+0x8a>
 801db30:	2908      	cmp	r1, #8
 801db32:	d830      	bhi.n	801db96 <_strtod_l+0x8e>
 801db34:	2900      	cmp	r1, #0
 801db36:	d039      	beq.n	801dbac <_strtod_l+0xa4>
 801db38:	2200      	movs	r2, #0
 801db3a:	920e      	str	r2, [sp, #56]	@ 0x38
 801db3c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801db3e:	782a      	ldrb	r2, [r5, #0]
 801db40:	2a30      	cmp	r2, #48	@ 0x30
 801db42:	f040 80b0 	bne.w	801dca6 <_strtod_l+0x19e>
 801db46:	786a      	ldrb	r2, [r5, #1]
 801db48:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801db4c:	2a58      	cmp	r2, #88	@ 0x58
 801db4e:	d16c      	bne.n	801dc2a <_strtod_l+0x122>
 801db50:	9302      	str	r3, [sp, #8]
 801db52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801db54:	9301      	str	r3, [sp, #4]
 801db56:	ab1a      	add	r3, sp, #104	@ 0x68
 801db58:	9300      	str	r3, [sp, #0]
 801db5a:	4a8e      	ldr	r2, [pc, #568]	@ (801dd94 <_strtod_l+0x28c>)
 801db5c:	9805      	ldr	r0, [sp, #20]
 801db5e:	ab1b      	add	r3, sp, #108	@ 0x6c
 801db60:	a919      	add	r1, sp, #100	@ 0x64
 801db62:	f001 f8ed 	bl	801ed40 <__gethex>
 801db66:	f010 060f 	ands.w	r6, r0, #15
 801db6a:	4604      	mov	r4, r0
 801db6c:	d005      	beq.n	801db7a <_strtod_l+0x72>
 801db6e:	2e06      	cmp	r6, #6
 801db70:	d126      	bne.n	801dbc0 <_strtod_l+0xb8>
 801db72:	3501      	adds	r5, #1
 801db74:	2300      	movs	r3, #0
 801db76:	9519      	str	r5, [sp, #100]	@ 0x64
 801db78:	930e      	str	r3, [sp, #56]	@ 0x38
 801db7a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801db7c:	2b00      	cmp	r3, #0
 801db7e:	f040 857e 	bne.w	801e67e <_strtod_l+0xb76>
 801db82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801db84:	b1bb      	cbz	r3, 801dbb6 <_strtod_l+0xae>
 801db86:	4650      	mov	r0, sl
 801db88:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 801db8c:	b01f      	add	sp, #124	@ 0x7c
 801db8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801db92:	2920      	cmp	r1, #32
 801db94:	d1d0      	bne.n	801db38 <_strtod_l+0x30>
 801db96:	3201      	adds	r2, #1
 801db98:	e7c3      	b.n	801db22 <_strtod_l+0x1a>
 801db9a:	292d      	cmp	r1, #45	@ 0x2d
 801db9c:	d1cc      	bne.n	801db38 <_strtod_l+0x30>
 801db9e:	2101      	movs	r1, #1
 801dba0:	910e      	str	r1, [sp, #56]	@ 0x38
 801dba2:	1c51      	adds	r1, r2, #1
 801dba4:	9119      	str	r1, [sp, #100]	@ 0x64
 801dba6:	7852      	ldrb	r2, [r2, #1]
 801dba8:	2a00      	cmp	r2, #0
 801dbaa:	d1c7      	bne.n	801db3c <_strtod_l+0x34>
 801dbac:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801dbae:	9419      	str	r4, [sp, #100]	@ 0x64
 801dbb0:	2b00      	cmp	r3, #0
 801dbb2:	f040 8562 	bne.w	801e67a <_strtod_l+0xb72>
 801dbb6:	4650      	mov	r0, sl
 801dbb8:	4659      	mov	r1, fp
 801dbba:	e7e7      	b.n	801db8c <_strtod_l+0x84>
 801dbbc:	2100      	movs	r1, #0
 801dbbe:	e7ef      	b.n	801dba0 <_strtod_l+0x98>
 801dbc0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801dbc2:	b13a      	cbz	r2, 801dbd4 <_strtod_l+0xcc>
 801dbc4:	2135      	movs	r1, #53	@ 0x35
 801dbc6:	a81c      	add	r0, sp, #112	@ 0x70
 801dbc8:	f002 f8a8 	bl	801fd1c <__copybits>
 801dbcc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801dbce:	9805      	ldr	r0, [sp, #20]
 801dbd0:	f001 fc88 	bl	801f4e4 <_Bfree>
 801dbd4:	3e01      	subs	r6, #1
 801dbd6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801dbd8:	2e04      	cmp	r6, #4
 801dbda:	d806      	bhi.n	801dbea <_strtod_l+0xe2>
 801dbdc:	e8df f006 	tbb	[pc, r6]
 801dbe0:	201d0314 	.word	0x201d0314
 801dbe4:	14          	.byte	0x14
 801dbe5:	00          	.byte	0x00
 801dbe6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801dbea:	05e1      	lsls	r1, r4, #23
 801dbec:	bf48      	it	mi
 801dbee:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801dbf2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801dbf6:	0d1b      	lsrs	r3, r3, #20
 801dbf8:	051b      	lsls	r3, r3, #20
 801dbfa:	2b00      	cmp	r3, #0
 801dbfc:	d1bd      	bne.n	801db7a <_strtod_l+0x72>
 801dbfe:	f000 ffab 	bl	801eb58 <__errno>
 801dc02:	2322      	movs	r3, #34	@ 0x22
 801dc04:	6003      	str	r3, [r0, #0]
 801dc06:	e7b8      	b.n	801db7a <_strtod_l+0x72>
 801dc08:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 801dc0c:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801dc10:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801dc14:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801dc18:	e7e7      	b.n	801dbea <_strtod_l+0xe2>
 801dc1a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 801dd98 <_strtod_l+0x290>
 801dc1e:	e7e4      	b.n	801dbea <_strtod_l+0xe2>
 801dc20:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801dc24:	f04f 3aff 	mov.w	sl, #4294967295
 801dc28:	e7df      	b.n	801dbea <_strtod_l+0xe2>
 801dc2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801dc2c:	1c5a      	adds	r2, r3, #1
 801dc2e:	9219      	str	r2, [sp, #100]	@ 0x64
 801dc30:	785b      	ldrb	r3, [r3, #1]
 801dc32:	2b30      	cmp	r3, #48	@ 0x30
 801dc34:	d0f9      	beq.n	801dc2a <_strtod_l+0x122>
 801dc36:	2b00      	cmp	r3, #0
 801dc38:	d09f      	beq.n	801db7a <_strtod_l+0x72>
 801dc3a:	2301      	movs	r3, #1
 801dc3c:	2700      	movs	r7, #0
 801dc3e:	9308      	str	r3, [sp, #32]
 801dc40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801dc42:	930c      	str	r3, [sp, #48]	@ 0x30
 801dc44:	970b      	str	r7, [sp, #44]	@ 0x2c
 801dc46:	46b9      	mov	r9, r7
 801dc48:	220a      	movs	r2, #10
 801dc4a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801dc4c:	7805      	ldrb	r5, [r0, #0]
 801dc4e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801dc52:	b2d9      	uxtb	r1, r3
 801dc54:	2909      	cmp	r1, #9
 801dc56:	d928      	bls.n	801dcaa <_strtod_l+0x1a2>
 801dc58:	4950      	ldr	r1, [pc, #320]	@ (801dd9c <_strtod_l+0x294>)
 801dc5a:	2201      	movs	r2, #1
 801dc5c:	f000 fefb 	bl	801ea56 <strncmp>
 801dc60:	2800      	cmp	r0, #0
 801dc62:	d032      	beq.n	801dcca <_strtod_l+0x1c2>
 801dc64:	2000      	movs	r0, #0
 801dc66:	462a      	mov	r2, r5
 801dc68:	900a      	str	r0, [sp, #40]	@ 0x28
 801dc6a:	464d      	mov	r5, r9
 801dc6c:	4603      	mov	r3, r0
 801dc6e:	2a65      	cmp	r2, #101	@ 0x65
 801dc70:	d001      	beq.n	801dc76 <_strtod_l+0x16e>
 801dc72:	2a45      	cmp	r2, #69	@ 0x45
 801dc74:	d114      	bne.n	801dca0 <_strtod_l+0x198>
 801dc76:	b91d      	cbnz	r5, 801dc80 <_strtod_l+0x178>
 801dc78:	9a08      	ldr	r2, [sp, #32]
 801dc7a:	4302      	orrs	r2, r0
 801dc7c:	d096      	beq.n	801dbac <_strtod_l+0xa4>
 801dc7e:	2500      	movs	r5, #0
 801dc80:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801dc82:	1c62      	adds	r2, r4, #1
 801dc84:	9219      	str	r2, [sp, #100]	@ 0x64
 801dc86:	7862      	ldrb	r2, [r4, #1]
 801dc88:	2a2b      	cmp	r2, #43	@ 0x2b
 801dc8a:	d07a      	beq.n	801dd82 <_strtod_l+0x27a>
 801dc8c:	2a2d      	cmp	r2, #45	@ 0x2d
 801dc8e:	d07e      	beq.n	801dd8e <_strtod_l+0x286>
 801dc90:	f04f 0c00 	mov.w	ip, #0
 801dc94:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801dc98:	2909      	cmp	r1, #9
 801dc9a:	f240 8085 	bls.w	801dda8 <_strtod_l+0x2a0>
 801dc9e:	9419      	str	r4, [sp, #100]	@ 0x64
 801dca0:	f04f 0800 	mov.w	r8, #0
 801dca4:	e0a5      	b.n	801ddf2 <_strtod_l+0x2ea>
 801dca6:	2300      	movs	r3, #0
 801dca8:	e7c8      	b.n	801dc3c <_strtod_l+0x134>
 801dcaa:	f1b9 0f08 	cmp.w	r9, #8
 801dcae:	bfd8      	it	le
 801dcb0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 801dcb2:	f100 0001 	add.w	r0, r0, #1
 801dcb6:	bfda      	itte	le
 801dcb8:	fb02 3301 	mlale	r3, r2, r1, r3
 801dcbc:	930b      	strle	r3, [sp, #44]	@ 0x2c
 801dcbe:	fb02 3707 	mlagt	r7, r2, r7, r3
 801dcc2:	f109 0901 	add.w	r9, r9, #1
 801dcc6:	9019      	str	r0, [sp, #100]	@ 0x64
 801dcc8:	e7bf      	b.n	801dc4a <_strtod_l+0x142>
 801dcca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801dccc:	1c5a      	adds	r2, r3, #1
 801dcce:	9219      	str	r2, [sp, #100]	@ 0x64
 801dcd0:	785a      	ldrb	r2, [r3, #1]
 801dcd2:	f1b9 0f00 	cmp.w	r9, #0
 801dcd6:	d03b      	beq.n	801dd50 <_strtod_l+0x248>
 801dcd8:	900a      	str	r0, [sp, #40]	@ 0x28
 801dcda:	464d      	mov	r5, r9
 801dcdc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801dce0:	2b09      	cmp	r3, #9
 801dce2:	d912      	bls.n	801dd0a <_strtod_l+0x202>
 801dce4:	2301      	movs	r3, #1
 801dce6:	e7c2      	b.n	801dc6e <_strtod_l+0x166>
 801dce8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801dcea:	1c5a      	adds	r2, r3, #1
 801dcec:	9219      	str	r2, [sp, #100]	@ 0x64
 801dcee:	785a      	ldrb	r2, [r3, #1]
 801dcf0:	3001      	adds	r0, #1
 801dcf2:	2a30      	cmp	r2, #48	@ 0x30
 801dcf4:	d0f8      	beq.n	801dce8 <_strtod_l+0x1e0>
 801dcf6:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801dcfa:	2b08      	cmp	r3, #8
 801dcfc:	f200 84c4 	bhi.w	801e688 <_strtod_l+0xb80>
 801dd00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801dd02:	900a      	str	r0, [sp, #40]	@ 0x28
 801dd04:	2000      	movs	r0, #0
 801dd06:	930c      	str	r3, [sp, #48]	@ 0x30
 801dd08:	4605      	mov	r5, r0
 801dd0a:	3a30      	subs	r2, #48	@ 0x30
 801dd0c:	f100 0301 	add.w	r3, r0, #1
 801dd10:	d018      	beq.n	801dd44 <_strtod_l+0x23c>
 801dd12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801dd14:	4419      	add	r1, r3
 801dd16:	910a      	str	r1, [sp, #40]	@ 0x28
 801dd18:	462e      	mov	r6, r5
 801dd1a:	f04f 0e0a 	mov.w	lr, #10
 801dd1e:	1c71      	adds	r1, r6, #1
 801dd20:	eba1 0c05 	sub.w	ip, r1, r5
 801dd24:	4563      	cmp	r3, ip
 801dd26:	dc15      	bgt.n	801dd54 <_strtod_l+0x24c>
 801dd28:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801dd2c:	182b      	adds	r3, r5, r0
 801dd2e:	2b08      	cmp	r3, #8
 801dd30:	f105 0501 	add.w	r5, r5, #1
 801dd34:	4405      	add	r5, r0
 801dd36:	dc1a      	bgt.n	801dd6e <_strtod_l+0x266>
 801dd38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801dd3a:	230a      	movs	r3, #10
 801dd3c:	fb03 2301 	mla	r3, r3, r1, r2
 801dd40:	930b      	str	r3, [sp, #44]	@ 0x2c
 801dd42:	2300      	movs	r3, #0
 801dd44:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801dd46:	1c51      	adds	r1, r2, #1
 801dd48:	9119      	str	r1, [sp, #100]	@ 0x64
 801dd4a:	7852      	ldrb	r2, [r2, #1]
 801dd4c:	4618      	mov	r0, r3
 801dd4e:	e7c5      	b.n	801dcdc <_strtod_l+0x1d4>
 801dd50:	4648      	mov	r0, r9
 801dd52:	e7ce      	b.n	801dcf2 <_strtod_l+0x1ea>
 801dd54:	2e08      	cmp	r6, #8
 801dd56:	dc05      	bgt.n	801dd64 <_strtod_l+0x25c>
 801dd58:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801dd5a:	fb0e f606 	mul.w	r6, lr, r6
 801dd5e:	960b      	str	r6, [sp, #44]	@ 0x2c
 801dd60:	460e      	mov	r6, r1
 801dd62:	e7dc      	b.n	801dd1e <_strtod_l+0x216>
 801dd64:	2910      	cmp	r1, #16
 801dd66:	bfd8      	it	le
 801dd68:	fb0e f707 	mulle.w	r7, lr, r7
 801dd6c:	e7f8      	b.n	801dd60 <_strtod_l+0x258>
 801dd6e:	2b0f      	cmp	r3, #15
 801dd70:	bfdc      	itt	le
 801dd72:	230a      	movle	r3, #10
 801dd74:	fb03 2707 	mlale	r7, r3, r7, r2
 801dd78:	e7e3      	b.n	801dd42 <_strtod_l+0x23a>
 801dd7a:	2300      	movs	r3, #0
 801dd7c:	930a      	str	r3, [sp, #40]	@ 0x28
 801dd7e:	2301      	movs	r3, #1
 801dd80:	e77a      	b.n	801dc78 <_strtod_l+0x170>
 801dd82:	f04f 0c00 	mov.w	ip, #0
 801dd86:	1ca2      	adds	r2, r4, #2
 801dd88:	9219      	str	r2, [sp, #100]	@ 0x64
 801dd8a:	78a2      	ldrb	r2, [r4, #2]
 801dd8c:	e782      	b.n	801dc94 <_strtod_l+0x18c>
 801dd8e:	f04f 0c01 	mov.w	ip, #1
 801dd92:	e7f8      	b.n	801dd86 <_strtod_l+0x27e>
 801dd94:	080222d8 	.word	0x080222d8
 801dd98:	7ff00000 	.word	0x7ff00000
 801dd9c:	0802215c 	.word	0x0802215c
 801dda0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801dda2:	1c51      	adds	r1, r2, #1
 801dda4:	9119      	str	r1, [sp, #100]	@ 0x64
 801dda6:	7852      	ldrb	r2, [r2, #1]
 801dda8:	2a30      	cmp	r2, #48	@ 0x30
 801ddaa:	d0f9      	beq.n	801dda0 <_strtod_l+0x298>
 801ddac:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801ddb0:	2908      	cmp	r1, #8
 801ddb2:	f63f af75 	bhi.w	801dca0 <_strtod_l+0x198>
 801ddb6:	3a30      	subs	r2, #48	@ 0x30
 801ddb8:	9209      	str	r2, [sp, #36]	@ 0x24
 801ddba:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ddbc:	920f      	str	r2, [sp, #60]	@ 0x3c
 801ddbe:	f04f 080a 	mov.w	r8, #10
 801ddc2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ddc4:	1c56      	adds	r6, r2, #1
 801ddc6:	9619      	str	r6, [sp, #100]	@ 0x64
 801ddc8:	7852      	ldrb	r2, [r2, #1]
 801ddca:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801ddce:	f1be 0f09 	cmp.w	lr, #9
 801ddd2:	d939      	bls.n	801de48 <_strtod_l+0x340>
 801ddd4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801ddd6:	1a76      	subs	r6, r6, r1
 801ddd8:	2e08      	cmp	r6, #8
 801ddda:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801ddde:	dc03      	bgt.n	801dde8 <_strtod_l+0x2e0>
 801dde0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801dde2:	4588      	cmp	r8, r1
 801dde4:	bfa8      	it	ge
 801dde6:	4688      	movge	r8, r1
 801dde8:	f1bc 0f00 	cmp.w	ip, #0
 801ddec:	d001      	beq.n	801ddf2 <_strtod_l+0x2ea>
 801ddee:	f1c8 0800 	rsb	r8, r8, #0
 801ddf2:	2d00      	cmp	r5, #0
 801ddf4:	d14e      	bne.n	801de94 <_strtod_l+0x38c>
 801ddf6:	9908      	ldr	r1, [sp, #32]
 801ddf8:	4308      	orrs	r0, r1
 801ddfa:	f47f aebe 	bne.w	801db7a <_strtod_l+0x72>
 801ddfe:	2b00      	cmp	r3, #0
 801de00:	f47f aed4 	bne.w	801dbac <_strtod_l+0xa4>
 801de04:	2a69      	cmp	r2, #105	@ 0x69
 801de06:	d028      	beq.n	801de5a <_strtod_l+0x352>
 801de08:	dc25      	bgt.n	801de56 <_strtod_l+0x34e>
 801de0a:	2a49      	cmp	r2, #73	@ 0x49
 801de0c:	d025      	beq.n	801de5a <_strtod_l+0x352>
 801de0e:	2a4e      	cmp	r2, #78	@ 0x4e
 801de10:	f47f aecc 	bne.w	801dbac <_strtod_l+0xa4>
 801de14:	4999      	ldr	r1, [pc, #612]	@ (801e07c <_strtod_l+0x574>)
 801de16:	a819      	add	r0, sp, #100	@ 0x64
 801de18:	f001 f9b4 	bl	801f184 <__match>
 801de1c:	2800      	cmp	r0, #0
 801de1e:	f43f aec5 	beq.w	801dbac <_strtod_l+0xa4>
 801de22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801de24:	781b      	ldrb	r3, [r3, #0]
 801de26:	2b28      	cmp	r3, #40	@ 0x28
 801de28:	d12e      	bne.n	801de88 <_strtod_l+0x380>
 801de2a:	4995      	ldr	r1, [pc, #596]	@ (801e080 <_strtod_l+0x578>)
 801de2c:	aa1c      	add	r2, sp, #112	@ 0x70
 801de2e:	a819      	add	r0, sp, #100	@ 0x64
 801de30:	f001 f9bc 	bl	801f1ac <__hexnan>
 801de34:	2805      	cmp	r0, #5
 801de36:	d127      	bne.n	801de88 <_strtod_l+0x380>
 801de38:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801de3a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801de3e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801de42:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801de46:	e698      	b.n	801db7a <_strtod_l+0x72>
 801de48:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801de4a:	fb08 2101 	mla	r1, r8, r1, r2
 801de4e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801de52:	9209      	str	r2, [sp, #36]	@ 0x24
 801de54:	e7b5      	b.n	801ddc2 <_strtod_l+0x2ba>
 801de56:	2a6e      	cmp	r2, #110	@ 0x6e
 801de58:	e7da      	b.n	801de10 <_strtod_l+0x308>
 801de5a:	498a      	ldr	r1, [pc, #552]	@ (801e084 <_strtod_l+0x57c>)
 801de5c:	a819      	add	r0, sp, #100	@ 0x64
 801de5e:	f001 f991 	bl	801f184 <__match>
 801de62:	2800      	cmp	r0, #0
 801de64:	f43f aea2 	beq.w	801dbac <_strtod_l+0xa4>
 801de68:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801de6a:	4987      	ldr	r1, [pc, #540]	@ (801e088 <_strtod_l+0x580>)
 801de6c:	3b01      	subs	r3, #1
 801de6e:	a819      	add	r0, sp, #100	@ 0x64
 801de70:	9319      	str	r3, [sp, #100]	@ 0x64
 801de72:	f001 f987 	bl	801f184 <__match>
 801de76:	b910      	cbnz	r0, 801de7e <_strtod_l+0x376>
 801de78:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801de7a:	3301      	adds	r3, #1
 801de7c:	9319      	str	r3, [sp, #100]	@ 0x64
 801de7e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 801e08c <_strtod_l+0x584>
 801de82:	f04f 0a00 	mov.w	sl, #0
 801de86:	e678      	b.n	801db7a <_strtod_l+0x72>
 801de88:	4881      	ldr	r0, [pc, #516]	@ (801e090 <_strtod_l+0x588>)
 801de8a:	f000 fea1 	bl	801ebd0 <nan>
 801de8e:	4682      	mov	sl, r0
 801de90:	468b      	mov	fp, r1
 801de92:	e672      	b.n	801db7a <_strtod_l+0x72>
 801de94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801de96:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801de98:	eba8 0303 	sub.w	r3, r8, r3
 801de9c:	f1b9 0f00 	cmp.w	r9, #0
 801dea0:	bf08      	it	eq
 801dea2:	46a9      	moveq	r9, r5
 801dea4:	2d10      	cmp	r5, #16
 801dea6:	9309      	str	r3, [sp, #36]	@ 0x24
 801dea8:	462c      	mov	r4, r5
 801deaa:	bfa8      	it	ge
 801deac:	2410      	movge	r4, #16
 801deae:	f7e2 fb01 	bl	80004b4 <__aeabi_ui2d>
 801deb2:	2d09      	cmp	r5, #9
 801deb4:	4682      	mov	sl, r0
 801deb6:	468b      	mov	fp, r1
 801deb8:	dc11      	bgt.n	801dede <_strtod_l+0x3d6>
 801deba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801debc:	2b00      	cmp	r3, #0
 801debe:	f43f ae5c 	beq.w	801db7a <_strtod_l+0x72>
 801dec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dec4:	dd76      	ble.n	801dfb4 <_strtod_l+0x4ac>
 801dec6:	2b16      	cmp	r3, #22
 801dec8:	dc5d      	bgt.n	801df86 <_strtod_l+0x47e>
 801deca:	4972      	ldr	r1, [pc, #456]	@ (801e094 <_strtod_l+0x58c>)
 801decc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801ded0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ded4:	4652      	mov	r2, sl
 801ded6:	465b      	mov	r3, fp
 801ded8:	f7e2 fb66 	bl	80005a8 <__aeabi_dmul>
 801dedc:	e7d7      	b.n	801de8e <_strtod_l+0x386>
 801dede:	4b6d      	ldr	r3, [pc, #436]	@ (801e094 <_strtod_l+0x58c>)
 801dee0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801dee4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 801dee8:	f7e2 fb5e 	bl	80005a8 <__aeabi_dmul>
 801deec:	4682      	mov	sl, r0
 801deee:	4638      	mov	r0, r7
 801def0:	468b      	mov	fp, r1
 801def2:	f7e2 fadf 	bl	80004b4 <__aeabi_ui2d>
 801def6:	4602      	mov	r2, r0
 801def8:	460b      	mov	r3, r1
 801defa:	4650      	mov	r0, sl
 801defc:	4659      	mov	r1, fp
 801defe:	f7e2 f99d 	bl	800023c <__adddf3>
 801df02:	2d0f      	cmp	r5, #15
 801df04:	4682      	mov	sl, r0
 801df06:	468b      	mov	fp, r1
 801df08:	ddd7      	ble.n	801deba <_strtod_l+0x3b2>
 801df0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801df0c:	1b2c      	subs	r4, r5, r4
 801df0e:	441c      	add	r4, r3
 801df10:	2c00      	cmp	r4, #0
 801df12:	f340 8093 	ble.w	801e03c <_strtod_l+0x534>
 801df16:	f014 030f 	ands.w	r3, r4, #15
 801df1a:	d00a      	beq.n	801df32 <_strtod_l+0x42a>
 801df1c:	495d      	ldr	r1, [pc, #372]	@ (801e094 <_strtod_l+0x58c>)
 801df1e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801df22:	4652      	mov	r2, sl
 801df24:	465b      	mov	r3, fp
 801df26:	e9d1 0100 	ldrd	r0, r1, [r1]
 801df2a:	f7e2 fb3d 	bl	80005a8 <__aeabi_dmul>
 801df2e:	4682      	mov	sl, r0
 801df30:	468b      	mov	fp, r1
 801df32:	f034 040f 	bics.w	r4, r4, #15
 801df36:	d073      	beq.n	801e020 <_strtod_l+0x518>
 801df38:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801df3c:	dd49      	ble.n	801dfd2 <_strtod_l+0x4ca>
 801df3e:	2400      	movs	r4, #0
 801df40:	46a0      	mov	r8, r4
 801df42:	940b      	str	r4, [sp, #44]	@ 0x2c
 801df44:	46a1      	mov	r9, r4
 801df46:	9a05      	ldr	r2, [sp, #20]
 801df48:	f8df b140 	ldr.w	fp, [pc, #320]	@ 801e08c <_strtod_l+0x584>
 801df4c:	2322      	movs	r3, #34	@ 0x22
 801df4e:	6013      	str	r3, [r2, #0]
 801df50:	f04f 0a00 	mov.w	sl, #0
 801df54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801df56:	2b00      	cmp	r3, #0
 801df58:	f43f ae0f 	beq.w	801db7a <_strtod_l+0x72>
 801df5c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801df5e:	9805      	ldr	r0, [sp, #20]
 801df60:	f001 fac0 	bl	801f4e4 <_Bfree>
 801df64:	9805      	ldr	r0, [sp, #20]
 801df66:	4649      	mov	r1, r9
 801df68:	f001 fabc 	bl	801f4e4 <_Bfree>
 801df6c:	9805      	ldr	r0, [sp, #20]
 801df6e:	4641      	mov	r1, r8
 801df70:	f001 fab8 	bl	801f4e4 <_Bfree>
 801df74:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801df76:	9805      	ldr	r0, [sp, #20]
 801df78:	f001 fab4 	bl	801f4e4 <_Bfree>
 801df7c:	9805      	ldr	r0, [sp, #20]
 801df7e:	4621      	mov	r1, r4
 801df80:	f001 fab0 	bl	801f4e4 <_Bfree>
 801df84:	e5f9      	b.n	801db7a <_strtod_l+0x72>
 801df86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801df88:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801df8c:	4293      	cmp	r3, r2
 801df8e:	dbbc      	blt.n	801df0a <_strtod_l+0x402>
 801df90:	4c40      	ldr	r4, [pc, #256]	@ (801e094 <_strtod_l+0x58c>)
 801df92:	f1c5 050f 	rsb	r5, r5, #15
 801df96:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801df9a:	4652      	mov	r2, sl
 801df9c:	465b      	mov	r3, fp
 801df9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dfa2:	f7e2 fb01 	bl	80005a8 <__aeabi_dmul>
 801dfa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801dfa8:	1b5d      	subs	r5, r3, r5
 801dfaa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801dfae:	e9d4 2300 	ldrd	r2, r3, [r4]
 801dfb2:	e791      	b.n	801ded8 <_strtod_l+0x3d0>
 801dfb4:	3316      	adds	r3, #22
 801dfb6:	dba8      	blt.n	801df0a <_strtod_l+0x402>
 801dfb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801dfba:	eba3 0808 	sub.w	r8, r3, r8
 801dfbe:	4b35      	ldr	r3, [pc, #212]	@ (801e094 <_strtod_l+0x58c>)
 801dfc0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801dfc4:	e9d8 2300 	ldrd	r2, r3, [r8]
 801dfc8:	4650      	mov	r0, sl
 801dfca:	4659      	mov	r1, fp
 801dfcc:	f7e2 fc16 	bl	80007fc <__aeabi_ddiv>
 801dfd0:	e75d      	b.n	801de8e <_strtod_l+0x386>
 801dfd2:	2300      	movs	r3, #0
 801dfd4:	4f30      	ldr	r7, [pc, #192]	@ (801e098 <_strtod_l+0x590>)
 801dfd6:	1124      	asrs	r4, r4, #4
 801dfd8:	4650      	mov	r0, sl
 801dfda:	4659      	mov	r1, fp
 801dfdc:	461e      	mov	r6, r3
 801dfde:	2c01      	cmp	r4, #1
 801dfe0:	dc21      	bgt.n	801e026 <_strtod_l+0x51e>
 801dfe2:	b10b      	cbz	r3, 801dfe8 <_strtod_l+0x4e0>
 801dfe4:	4682      	mov	sl, r0
 801dfe6:	468b      	mov	fp, r1
 801dfe8:	492b      	ldr	r1, [pc, #172]	@ (801e098 <_strtod_l+0x590>)
 801dfea:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801dfee:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801dff2:	4652      	mov	r2, sl
 801dff4:	465b      	mov	r3, fp
 801dff6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dffa:	f7e2 fad5 	bl	80005a8 <__aeabi_dmul>
 801dffe:	4b23      	ldr	r3, [pc, #140]	@ (801e08c <_strtod_l+0x584>)
 801e000:	460a      	mov	r2, r1
 801e002:	400b      	ands	r3, r1
 801e004:	4925      	ldr	r1, [pc, #148]	@ (801e09c <_strtod_l+0x594>)
 801e006:	428b      	cmp	r3, r1
 801e008:	4682      	mov	sl, r0
 801e00a:	d898      	bhi.n	801df3e <_strtod_l+0x436>
 801e00c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 801e010:	428b      	cmp	r3, r1
 801e012:	bf86      	itte	hi
 801e014:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 801e0a0 <_strtod_l+0x598>
 801e018:	f04f 3aff 	movhi.w	sl, #4294967295
 801e01c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 801e020:	2300      	movs	r3, #0
 801e022:	9308      	str	r3, [sp, #32]
 801e024:	e076      	b.n	801e114 <_strtod_l+0x60c>
 801e026:	07e2      	lsls	r2, r4, #31
 801e028:	d504      	bpl.n	801e034 <_strtod_l+0x52c>
 801e02a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e02e:	f7e2 fabb 	bl	80005a8 <__aeabi_dmul>
 801e032:	2301      	movs	r3, #1
 801e034:	3601      	adds	r6, #1
 801e036:	1064      	asrs	r4, r4, #1
 801e038:	3708      	adds	r7, #8
 801e03a:	e7d0      	b.n	801dfde <_strtod_l+0x4d6>
 801e03c:	d0f0      	beq.n	801e020 <_strtod_l+0x518>
 801e03e:	4264      	negs	r4, r4
 801e040:	f014 020f 	ands.w	r2, r4, #15
 801e044:	d00a      	beq.n	801e05c <_strtod_l+0x554>
 801e046:	4b13      	ldr	r3, [pc, #76]	@ (801e094 <_strtod_l+0x58c>)
 801e048:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801e04c:	4650      	mov	r0, sl
 801e04e:	4659      	mov	r1, fp
 801e050:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e054:	f7e2 fbd2 	bl	80007fc <__aeabi_ddiv>
 801e058:	4682      	mov	sl, r0
 801e05a:	468b      	mov	fp, r1
 801e05c:	1124      	asrs	r4, r4, #4
 801e05e:	d0df      	beq.n	801e020 <_strtod_l+0x518>
 801e060:	2c1f      	cmp	r4, #31
 801e062:	dd1f      	ble.n	801e0a4 <_strtod_l+0x59c>
 801e064:	2400      	movs	r4, #0
 801e066:	46a0      	mov	r8, r4
 801e068:	940b      	str	r4, [sp, #44]	@ 0x2c
 801e06a:	46a1      	mov	r9, r4
 801e06c:	9a05      	ldr	r2, [sp, #20]
 801e06e:	2322      	movs	r3, #34	@ 0x22
 801e070:	f04f 0a00 	mov.w	sl, #0
 801e074:	f04f 0b00 	mov.w	fp, #0
 801e078:	6013      	str	r3, [r2, #0]
 801e07a:	e76b      	b.n	801df54 <_strtod_l+0x44c>
 801e07c:	08022167 	.word	0x08022167
 801e080:	080222c4 	.word	0x080222c4
 801e084:	0802215e 	.word	0x0802215e
 801e088:	08022161 	.word	0x08022161
 801e08c:	7ff00000 	.word	0x7ff00000
 801e090:	080222c1 	.word	0x080222c1
 801e094:	08022450 	.word	0x08022450
 801e098:	08022428 	.word	0x08022428
 801e09c:	7ca00000 	.word	0x7ca00000
 801e0a0:	7fefffff 	.word	0x7fefffff
 801e0a4:	f014 0310 	ands.w	r3, r4, #16
 801e0a8:	bf18      	it	ne
 801e0aa:	236a      	movne	r3, #106	@ 0x6a
 801e0ac:	4e78      	ldr	r6, [pc, #480]	@ (801e290 <_strtod_l+0x788>)
 801e0ae:	9308      	str	r3, [sp, #32]
 801e0b0:	4650      	mov	r0, sl
 801e0b2:	4659      	mov	r1, fp
 801e0b4:	2300      	movs	r3, #0
 801e0b6:	07e7      	lsls	r7, r4, #31
 801e0b8:	d504      	bpl.n	801e0c4 <_strtod_l+0x5bc>
 801e0ba:	e9d6 2300 	ldrd	r2, r3, [r6]
 801e0be:	f7e2 fa73 	bl	80005a8 <__aeabi_dmul>
 801e0c2:	2301      	movs	r3, #1
 801e0c4:	1064      	asrs	r4, r4, #1
 801e0c6:	f106 0608 	add.w	r6, r6, #8
 801e0ca:	d1f4      	bne.n	801e0b6 <_strtod_l+0x5ae>
 801e0cc:	b10b      	cbz	r3, 801e0d2 <_strtod_l+0x5ca>
 801e0ce:	4682      	mov	sl, r0
 801e0d0:	468b      	mov	fp, r1
 801e0d2:	9b08      	ldr	r3, [sp, #32]
 801e0d4:	b1b3      	cbz	r3, 801e104 <_strtod_l+0x5fc>
 801e0d6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801e0da:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801e0de:	2b00      	cmp	r3, #0
 801e0e0:	4659      	mov	r1, fp
 801e0e2:	dd0f      	ble.n	801e104 <_strtod_l+0x5fc>
 801e0e4:	2b1f      	cmp	r3, #31
 801e0e6:	dd58      	ble.n	801e19a <_strtod_l+0x692>
 801e0e8:	2b34      	cmp	r3, #52	@ 0x34
 801e0ea:	bfde      	ittt	le
 801e0ec:	f04f 33ff 	movle.w	r3, #4294967295
 801e0f0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801e0f4:	4093      	lslle	r3, r2
 801e0f6:	f04f 0a00 	mov.w	sl, #0
 801e0fa:	bfcc      	ite	gt
 801e0fc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801e100:	ea03 0b01 	andle.w	fp, r3, r1
 801e104:	2200      	movs	r2, #0
 801e106:	2300      	movs	r3, #0
 801e108:	4650      	mov	r0, sl
 801e10a:	4659      	mov	r1, fp
 801e10c:	f7e2 fcb4 	bl	8000a78 <__aeabi_dcmpeq>
 801e110:	2800      	cmp	r0, #0
 801e112:	d1a7      	bne.n	801e064 <_strtod_l+0x55c>
 801e114:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e116:	9300      	str	r3, [sp, #0]
 801e118:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801e11a:	9805      	ldr	r0, [sp, #20]
 801e11c:	462b      	mov	r3, r5
 801e11e:	464a      	mov	r2, r9
 801e120:	f001 fa48 	bl	801f5b4 <__s2b>
 801e124:	900b      	str	r0, [sp, #44]	@ 0x2c
 801e126:	2800      	cmp	r0, #0
 801e128:	f43f af09 	beq.w	801df3e <_strtod_l+0x436>
 801e12c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e12e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e130:	2a00      	cmp	r2, #0
 801e132:	eba3 0308 	sub.w	r3, r3, r8
 801e136:	bfa8      	it	ge
 801e138:	2300      	movge	r3, #0
 801e13a:	9312      	str	r3, [sp, #72]	@ 0x48
 801e13c:	2400      	movs	r4, #0
 801e13e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801e142:	9316      	str	r3, [sp, #88]	@ 0x58
 801e144:	46a0      	mov	r8, r4
 801e146:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e148:	9805      	ldr	r0, [sp, #20]
 801e14a:	6859      	ldr	r1, [r3, #4]
 801e14c:	f001 f98a 	bl	801f464 <_Balloc>
 801e150:	4681      	mov	r9, r0
 801e152:	2800      	cmp	r0, #0
 801e154:	f43f aef7 	beq.w	801df46 <_strtod_l+0x43e>
 801e158:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e15a:	691a      	ldr	r2, [r3, #16]
 801e15c:	3202      	adds	r2, #2
 801e15e:	f103 010c 	add.w	r1, r3, #12
 801e162:	0092      	lsls	r2, r2, #2
 801e164:	300c      	adds	r0, #12
 801e166:	f000 fd24 	bl	801ebb2 <memcpy>
 801e16a:	ab1c      	add	r3, sp, #112	@ 0x70
 801e16c:	9301      	str	r3, [sp, #4]
 801e16e:	ab1b      	add	r3, sp, #108	@ 0x6c
 801e170:	9300      	str	r3, [sp, #0]
 801e172:	9805      	ldr	r0, [sp, #20]
 801e174:	4652      	mov	r2, sl
 801e176:	465b      	mov	r3, fp
 801e178:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801e17c:	f001 fd46 	bl	801fc0c <__d2b>
 801e180:	901a      	str	r0, [sp, #104]	@ 0x68
 801e182:	2800      	cmp	r0, #0
 801e184:	f43f aedf 	beq.w	801df46 <_strtod_l+0x43e>
 801e188:	9805      	ldr	r0, [sp, #20]
 801e18a:	2101      	movs	r1, #1
 801e18c:	f001 faa8 	bl	801f6e0 <__i2b>
 801e190:	4680      	mov	r8, r0
 801e192:	b948      	cbnz	r0, 801e1a8 <_strtod_l+0x6a0>
 801e194:	f04f 0800 	mov.w	r8, #0
 801e198:	e6d5      	b.n	801df46 <_strtod_l+0x43e>
 801e19a:	f04f 32ff 	mov.w	r2, #4294967295
 801e19e:	fa02 f303 	lsl.w	r3, r2, r3
 801e1a2:	ea03 0a0a 	and.w	sl, r3, sl
 801e1a6:	e7ad      	b.n	801e104 <_strtod_l+0x5fc>
 801e1a8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801e1aa:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801e1ac:	2d00      	cmp	r5, #0
 801e1ae:	bfab      	itete	ge
 801e1b0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801e1b2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801e1b4:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801e1b6:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801e1b8:	bfac      	ite	ge
 801e1ba:	18ef      	addge	r7, r5, r3
 801e1bc:	1b5e      	sublt	r6, r3, r5
 801e1be:	9b08      	ldr	r3, [sp, #32]
 801e1c0:	1aed      	subs	r5, r5, r3
 801e1c2:	4415      	add	r5, r2
 801e1c4:	4b33      	ldr	r3, [pc, #204]	@ (801e294 <_strtod_l+0x78c>)
 801e1c6:	3d01      	subs	r5, #1
 801e1c8:	429d      	cmp	r5, r3
 801e1ca:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801e1ce:	da50      	bge.n	801e272 <_strtod_l+0x76a>
 801e1d0:	1b5b      	subs	r3, r3, r5
 801e1d2:	2b1f      	cmp	r3, #31
 801e1d4:	eba2 0203 	sub.w	r2, r2, r3
 801e1d8:	f04f 0101 	mov.w	r1, #1
 801e1dc:	dc3d      	bgt.n	801e25a <_strtod_l+0x752>
 801e1de:	fa01 f303 	lsl.w	r3, r1, r3
 801e1e2:	9313      	str	r3, [sp, #76]	@ 0x4c
 801e1e4:	2300      	movs	r3, #0
 801e1e6:	9310      	str	r3, [sp, #64]	@ 0x40
 801e1e8:	18bd      	adds	r5, r7, r2
 801e1ea:	9b08      	ldr	r3, [sp, #32]
 801e1ec:	42af      	cmp	r7, r5
 801e1ee:	4416      	add	r6, r2
 801e1f0:	441e      	add	r6, r3
 801e1f2:	463b      	mov	r3, r7
 801e1f4:	bfa8      	it	ge
 801e1f6:	462b      	movge	r3, r5
 801e1f8:	42b3      	cmp	r3, r6
 801e1fa:	bfa8      	it	ge
 801e1fc:	4633      	movge	r3, r6
 801e1fe:	2b00      	cmp	r3, #0
 801e200:	bfc2      	ittt	gt
 801e202:	1aed      	subgt	r5, r5, r3
 801e204:	1af6      	subgt	r6, r6, r3
 801e206:	1aff      	subgt	r7, r7, r3
 801e208:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801e20a:	2b00      	cmp	r3, #0
 801e20c:	dd16      	ble.n	801e23c <_strtod_l+0x734>
 801e20e:	4641      	mov	r1, r8
 801e210:	9805      	ldr	r0, [sp, #20]
 801e212:	461a      	mov	r2, r3
 801e214:	f001 fb1c 	bl	801f850 <__pow5mult>
 801e218:	4680      	mov	r8, r0
 801e21a:	2800      	cmp	r0, #0
 801e21c:	d0ba      	beq.n	801e194 <_strtod_l+0x68c>
 801e21e:	4601      	mov	r1, r0
 801e220:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801e222:	9805      	ldr	r0, [sp, #20]
 801e224:	f001 fa72 	bl	801f70c <__multiply>
 801e228:	900a      	str	r0, [sp, #40]	@ 0x28
 801e22a:	2800      	cmp	r0, #0
 801e22c:	f43f ae8b 	beq.w	801df46 <_strtod_l+0x43e>
 801e230:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801e232:	9805      	ldr	r0, [sp, #20]
 801e234:	f001 f956 	bl	801f4e4 <_Bfree>
 801e238:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e23a:	931a      	str	r3, [sp, #104]	@ 0x68
 801e23c:	2d00      	cmp	r5, #0
 801e23e:	dc1d      	bgt.n	801e27c <_strtod_l+0x774>
 801e240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e242:	2b00      	cmp	r3, #0
 801e244:	dd28      	ble.n	801e298 <_strtod_l+0x790>
 801e246:	4649      	mov	r1, r9
 801e248:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801e24a:	9805      	ldr	r0, [sp, #20]
 801e24c:	f001 fb00 	bl	801f850 <__pow5mult>
 801e250:	4681      	mov	r9, r0
 801e252:	bb08      	cbnz	r0, 801e298 <_strtod_l+0x790>
 801e254:	f04f 0900 	mov.w	r9, #0
 801e258:	e675      	b.n	801df46 <_strtod_l+0x43e>
 801e25a:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801e25e:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801e262:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801e266:	35e2      	adds	r5, #226	@ 0xe2
 801e268:	fa01 f305 	lsl.w	r3, r1, r5
 801e26c:	9310      	str	r3, [sp, #64]	@ 0x40
 801e26e:	9113      	str	r1, [sp, #76]	@ 0x4c
 801e270:	e7ba      	b.n	801e1e8 <_strtod_l+0x6e0>
 801e272:	2300      	movs	r3, #0
 801e274:	9310      	str	r3, [sp, #64]	@ 0x40
 801e276:	2301      	movs	r3, #1
 801e278:	9313      	str	r3, [sp, #76]	@ 0x4c
 801e27a:	e7b5      	b.n	801e1e8 <_strtod_l+0x6e0>
 801e27c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801e27e:	9805      	ldr	r0, [sp, #20]
 801e280:	462a      	mov	r2, r5
 801e282:	f001 fb3f 	bl	801f904 <__lshift>
 801e286:	901a      	str	r0, [sp, #104]	@ 0x68
 801e288:	2800      	cmp	r0, #0
 801e28a:	d1d9      	bne.n	801e240 <_strtod_l+0x738>
 801e28c:	e65b      	b.n	801df46 <_strtod_l+0x43e>
 801e28e:	bf00      	nop
 801e290:	080222f0 	.word	0x080222f0
 801e294:	fffffc02 	.word	0xfffffc02
 801e298:	2e00      	cmp	r6, #0
 801e29a:	dd07      	ble.n	801e2ac <_strtod_l+0x7a4>
 801e29c:	4649      	mov	r1, r9
 801e29e:	9805      	ldr	r0, [sp, #20]
 801e2a0:	4632      	mov	r2, r6
 801e2a2:	f001 fb2f 	bl	801f904 <__lshift>
 801e2a6:	4681      	mov	r9, r0
 801e2a8:	2800      	cmp	r0, #0
 801e2aa:	d0d3      	beq.n	801e254 <_strtod_l+0x74c>
 801e2ac:	2f00      	cmp	r7, #0
 801e2ae:	dd08      	ble.n	801e2c2 <_strtod_l+0x7ba>
 801e2b0:	4641      	mov	r1, r8
 801e2b2:	9805      	ldr	r0, [sp, #20]
 801e2b4:	463a      	mov	r2, r7
 801e2b6:	f001 fb25 	bl	801f904 <__lshift>
 801e2ba:	4680      	mov	r8, r0
 801e2bc:	2800      	cmp	r0, #0
 801e2be:	f43f ae42 	beq.w	801df46 <_strtod_l+0x43e>
 801e2c2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801e2c4:	9805      	ldr	r0, [sp, #20]
 801e2c6:	464a      	mov	r2, r9
 801e2c8:	f001 fba4 	bl	801fa14 <__mdiff>
 801e2cc:	4604      	mov	r4, r0
 801e2ce:	2800      	cmp	r0, #0
 801e2d0:	f43f ae39 	beq.w	801df46 <_strtod_l+0x43e>
 801e2d4:	68c3      	ldr	r3, [r0, #12]
 801e2d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 801e2d8:	2300      	movs	r3, #0
 801e2da:	60c3      	str	r3, [r0, #12]
 801e2dc:	4641      	mov	r1, r8
 801e2de:	f001 fb7d 	bl	801f9dc <__mcmp>
 801e2e2:	2800      	cmp	r0, #0
 801e2e4:	da3d      	bge.n	801e362 <_strtod_l+0x85a>
 801e2e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e2e8:	ea53 030a 	orrs.w	r3, r3, sl
 801e2ec:	d163      	bne.n	801e3b6 <_strtod_l+0x8ae>
 801e2ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801e2f2:	2b00      	cmp	r3, #0
 801e2f4:	d15f      	bne.n	801e3b6 <_strtod_l+0x8ae>
 801e2f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801e2fa:	0d1b      	lsrs	r3, r3, #20
 801e2fc:	051b      	lsls	r3, r3, #20
 801e2fe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801e302:	d958      	bls.n	801e3b6 <_strtod_l+0x8ae>
 801e304:	6963      	ldr	r3, [r4, #20]
 801e306:	b913      	cbnz	r3, 801e30e <_strtod_l+0x806>
 801e308:	6923      	ldr	r3, [r4, #16]
 801e30a:	2b01      	cmp	r3, #1
 801e30c:	dd53      	ble.n	801e3b6 <_strtod_l+0x8ae>
 801e30e:	4621      	mov	r1, r4
 801e310:	2201      	movs	r2, #1
 801e312:	9805      	ldr	r0, [sp, #20]
 801e314:	f001 faf6 	bl	801f904 <__lshift>
 801e318:	4641      	mov	r1, r8
 801e31a:	4604      	mov	r4, r0
 801e31c:	f001 fb5e 	bl	801f9dc <__mcmp>
 801e320:	2800      	cmp	r0, #0
 801e322:	dd48      	ble.n	801e3b6 <_strtod_l+0x8ae>
 801e324:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801e328:	9a08      	ldr	r2, [sp, #32]
 801e32a:	0d1b      	lsrs	r3, r3, #20
 801e32c:	051b      	lsls	r3, r3, #20
 801e32e:	2a00      	cmp	r2, #0
 801e330:	d062      	beq.n	801e3f8 <_strtod_l+0x8f0>
 801e332:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801e336:	d85f      	bhi.n	801e3f8 <_strtod_l+0x8f0>
 801e338:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801e33c:	f67f ae96 	bls.w	801e06c <_strtod_l+0x564>
 801e340:	4ba3      	ldr	r3, [pc, #652]	@ (801e5d0 <_strtod_l+0xac8>)
 801e342:	4650      	mov	r0, sl
 801e344:	4659      	mov	r1, fp
 801e346:	2200      	movs	r2, #0
 801e348:	f7e2 f92e 	bl	80005a8 <__aeabi_dmul>
 801e34c:	4ba1      	ldr	r3, [pc, #644]	@ (801e5d4 <_strtod_l+0xacc>)
 801e34e:	400b      	ands	r3, r1
 801e350:	4682      	mov	sl, r0
 801e352:	468b      	mov	fp, r1
 801e354:	2b00      	cmp	r3, #0
 801e356:	f47f ae01 	bne.w	801df5c <_strtod_l+0x454>
 801e35a:	9a05      	ldr	r2, [sp, #20]
 801e35c:	2322      	movs	r3, #34	@ 0x22
 801e35e:	6013      	str	r3, [r2, #0]
 801e360:	e5fc      	b.n	801df5c <_strtod_l+0x454>
 801e362:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801e366:	d165      	bne.n	801e434 <_strtod_l+0x92c>
 801e368:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801e36a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801e36e:	b35a      	cbz	r2, 801e3c8 <_strtod_l+0x8c0>
 801e370:	4a99      	ldr	r2, [pc, #612]	@ (801e5d8 <_strtod_l+0xad0>)
 801e372:	4293      	cmp	r3, r2
 801e374:	d12b      	bne.n	801e3ce <_strtod_l+0x8c6>
 801e376:	9b08      	ldr	r3, [sp, #32]
 801e378:	4651      	mov	r1, sl
 801e37a:	b303      	cbz	r3, 801e3be <_strtod_l+0x8b6>
 801e37c:	4b95      	ldr	r3, [pc, #596]	@ (801e5d4 <_strtod_l+0xacc>)
 801e37e:	465a      	mov	r2, fp
 801e380:	4013      	ands	r3, r2
 801e382:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801e386:	f04f 32ff 	mov.w	r2, #4294967295
 801e38a:	d81b      	bhi.n	801e3c4 <_strtod_l+0x8bc>
 801e38c:	0d1b      	lsrs	r3, r3, #20
 801e38e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801e392:	fa02 f303 	lsl.w	r3, r2, r3
 801e396:	4299      	cmp	r1, r3
 801e398:	d119      	bne.n	801e3ce <_strtod_l+0x8c6>
 801e39a:	4b90      	ldr	r3, [pc, #576]	@ (801e5dc <_strtod_l+0xad4>)
 801e39c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e39e:	429a      	cmp	r2, r3
 801e3a0:	d102      	bne.n	801e3a8 <_strtod_l+0x8a0>
 801e3a2:	3101      	adds	r1, #1
 801e3a4:	f43f adcf 	beq.w	801df46 <_strtod_l+0x43e>
 801e3a8:	4b8a      	ldr	r3, [pc, #552]	@ (801e5d4 <_strtod_l+0xacc>)
 801e3aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e3ac:	401a      	ands	r2, r3
 801e3ae:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801e3b2:	f04f 0a00 	mov.w	sl, #0
 801e3b6:	9b08      	ldr	r3, [sp, #32]
 801e3b8:	2b00      	cmp	r3, #0
 801e3ba:	d1c1      	bne.n	801e340 <_strtod_l+0x838>
 801e3bc:	e5ce      	b.n	801df5c <_strtod_l+0x454>
 801e3be:	f04f 33ff 	mov.w	r3, #4294967295
 801e3c2:	e7e8      	b.n	801e396 <_strtod_l+0x88e>
 801e3c4:	4613      	mov	r3, r2
 801e3c6:	e7e6      	b.n	801e396 <_strtod_l+0x88e>
 801e3c8:	ea53 030a 	orrs.w	r3, r3, sl
 801e3cc:	d0aa      	beq.n	801e324 <_strtod_l+0x81c>
 801e3ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801e3d0:	b1db      	cbz	r3, 801e40a <_strtod_l+0x902>
 801e3d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e3d4:	4213      	tst	r3, r2
 801e3d6:	d0ee      	beq.n	801e3b6 <_strtod_l+0x8ae>
 801e3d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e3da:	9a08      	ldr	r2, [sp, #32]
 801e3dc:	4650      	mov	r0, sl
 801e3de:	4659      	mov	r1, fp
 801e3e0:	b1bb      	cbz	r3, 801e412 <_strtod_l+0x90a>
 801e3e2:	f7ff fb70 	bl	801dac6 <sulp>
 801e3e6:	4602      	mov	r2, r0
 801e3e8:	460b      	mov	r3, r1
 801e3ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e3ee:	f7e1 ff25 	bl	800023c <__adddf3>
 801e3f2:	4682      	mov	sl, r0
 801e3f4:	468b      	mov	fp, r1
 801e3f6:	e7de      	b.n	801e3b6 <_strtod_l+0x8ae>
 801e3f8:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801e3fc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801e400:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801e404:	f04f 3aff 	mov.w	sl, #4294967295
 801e408:	e7d5      	b.n	801e3b6 <_strtod_l+0x8ae>
 801e40a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801e40c:	ea13 0f0a 	tst.w	r3, sl
 801e410:	e7e1      	b.n	801e3d6 <_strtod_l+0x8ce>
 801e412:	f7ff fb58 	bl	801dac6 <sulp>
 801e416:	4602      	mov	r2, r0
 801e418:	460b      	mov	r3, r1
 801e41a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e41e:	f7e1 ff0b 	bl	8000238 <__aeabi_dsub>
 801e422:	2200      	movs	r2, #0
 801e424:	2300      	movs	r3, #0
 801e426:	4682      	mov	sl, r0
 801e428:	468b      	mov	fp, r1
 801e42a:	f7e2 fb25 	bl	8000a78 <__aeabi_dcmpeq>
 801e42e:	2800      	cmp	r0, #0
 801e430:	d0c1      	beq.n	801e3b6 <_strtod_l+0x8ae>
 801e432:	e61b      	b.n	801e06c <_strtod_l+0x564>
 801e434:	4641      	mov	r1, r8
 801e436:	4620      	mov	r0, r4
 801e438:	f001 fc40 	bl	801fcbc <__ratio>
 801e43c:	2200      	movs	r2, #0
 801e43e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801e442:	4606      	mov	r6, r0
 801e444:	460f      	mov	r7, r1
 801e446:	f7e2 fb2b 	bl	8000aa0 <__aeabi_dcmple>
 801e44a:	2800      	cmp	r0, #0
 801e44c:	d06d      	beq.n	801e52a <_strtod_l+0xa22>
 801e44e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e450:	2b00      	cmp	r3, #0
 801e452:	d178      	bne.n	801e546 <_strtod_l+0xa3e>
 801e454:	f1ba 0f00 	cmp.w	sl, #0
 801e458:	d156      	bne.n	801e508 <_strtod_l+0xa00>
 801e45a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e45c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e460:	2b00      	cmp	r3, #0
 801e462:	d158      	bne.n	801e516 <_strtod_l+0xa0e>
 801e464:	4b5e      	ldr	r3, [pc, #376]	@ (801e5e0 <_strtod_l+0xad8>)
 801e466:	2200      	movs	r2, #0
 801e468:	4630      	mov	r0, r6
 801e46a:	4639      	mov	r1, r7
 801e46c:	f7e2 fb0e 	bl	8000a8c <__aeabi_dcmplt>
 801e470:	2800      	cmp	r0, #0
 801e472:	d157      	bne.n	801e524 <_strtod_l+0xa1c>
 801e474:	4630      	mov	r0, r6
 801e476:	4639      	mov	r1, r7
 801e478:	4b5a      	ldr	r3, [pc, #360]	@ (801e5e4 <_strtod_l+0xadc>)
 801e47a:	2200      	movs	r2, #0
 801e47c:	f7e2 f894 	bl	80005a8 <__aeabi_dmul>
 801e480:	4606      	mov	r6, r0
 801e482:	460f      	mov	r7, r1
 801e484:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801e488:	9606      	str	r6, [sp, #24]
 801e48a:	9307      	str	r3, [sp, #28]
 801e48c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801e490:	4d50      	ldr	r5, [pc, #320]	@ (801e5d4 <_strtod_l+0xacc>)
 801e492:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801e496:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e498:	401d      	ands	r5, r3
 801e49a:	4b53      	ldr	r3, [pc, #332]	@ (801e5e8 <_strtod_l+0xae0>)
 801e49c:	429d      	cmp	r5, r3
 801e49e:	f040 80a9 	bne.w	801e5f4 <_strtod_l+0xaec>
 801e4a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e4a4:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801e4a8:	4650      	mov	r0, sl
 801e4aa:	4659      	mov	r1, fp
 801e4ac:	f001 fb44 	bl	801fb38 <__ulp>
 801e4b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801e4b4:	f7e2 f878 	bl	80005a8 <__aeabi_dmul>
 801e4b8:	4652      	mov	r2, sl
 801e4ba:	465b      	mov	r3, fp
 801e4bc:	f7e1 febe 	bl	800023c <__adddf3>
 801e4c0:	460b      	mov	r3, r1
 801e4c2:	4944      	ldr	r1, [pc, #272]	@ (801e5d4 <_strtod_l+0xacc>)
 801e4c4:	4a49      	ldr	r2, [pc, #292]	@ (801e5ec <_strtod_l+0xae4>)
 801e4c6:	4019      	ands	r1, r3
 801e4c8:	4291      	cmp	r1, r2
 801e4ca:	4682      	mov	sl, r0
 801e4cc:	d942      	bls.n	801e554 <_strtod_l+0xa4c>
 801e4ce:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801e4d0:	4b42      	ldr	r3, [pc, #264]	@ (801e5dc <_strtod_l+0xad4>)
 801e4d2:	429a      	cmp	r2, r3
 801e4d4:	d103      	bne.n	801e4de <_strtod_l+0x9d6>
 801e4d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801e4d8:	3301      	adds	r3, #1
 801e4da:	f43f ad34 	beq.w	801df46 <_strtod_l+0x43e>
 801e4de:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 801e5dc <_strtod_l+0xad4>
 801e4e2:	f04f 3aff 	mov.w	sl, #4294967295
 801e4e6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801e4e8:	9805      	ldr	r0, [sp, #20]
 801e4ea:	f000 fffb 	bl	801f4e4 <_Bfree>
 801e4ee:	9805      	ldr	r0, [sp, #20]
 801e4f0:	4649      	mov	r1, r9
 801e4f2:	f000 fff7 	bl	801f4e4 <_Bfree>
 801e4f6:	9805      	ldr	r0, [sp, #20]
 801e4f8:	4641      	mov	r1, r8
 801e4fa:	f000 fff3 	bl	801f4e4 <_Bfree>
 801e4fe:	9805      	ldr	r0, [sp, #20]
 801e500:	4621      	mov	r1, r4
 801e502:	f000 ffef 	bl	801f4e4 <_Bfree>
 801e506:	e61e      	b.n	801e146 <_strtod_l+0x63e>
 801e508:	f1ba 0f01 	cmp.w	sl, #1
 801e50c:	d103      	bne.n	801e516 <_strtod_l+0xa0e>
 801e50e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e510:	2b00      	cmp	r3, #0
 801e512:	f43f adab 	beq.w	801e06c <_strtod_l+0x564>
 801e516:	4b36      	ldr	r3, [pc, #216]	@ (801e5f0 <_strtod_l+0xae8>)
 801e518:	4f31      	ldr	r7, [pc, #196]	@ (801e5e0 <_strtod_l+0xad8>)
 801e51a:	2200      	movs	r2, #0
 801e51c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e520:	2600      	movs	r6, #0
 801e522:	e7b3      	b.n	801e48c <_strtod_l+0x984>
 801e524:	4f2f      	ldr	r7, [pc, #188]	@ (801e5e4 <_strtod_l+0xadc>)
 801e526:	2600      	movs	r6, #0
 801e528:	e7ac      	b.n	801e484 <_strtod_l+0x97c>
 801e52a:	4b2e      	ldr	r3, [pc, #184]	@ (801e5e4 <_strtod_l+0xadc>)
 801e52c:	4630      	mov	r0, r6
 801e52e:	4639      	mov	r1, r7
 801e530:	2200      	movs	r2, #0
 801e532:	f7e2 f839 	bl	80005a8 <__aeabi_dmul>
 801e536:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e538:	4606      	mov	r6, r0
 801e53a:	460f      	mov	r7, r1
 801e53c:	2b00      	cmp	r3, #0
 801e53e:	d0a1      	beq.n	801e484 <_strtod_l+0x97c>
 801e540:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801e544:	e7a2      	b.n	801e48c <_strtod_l+0x984>
 801e546:	4b26      	ldr	r3, [pc, #152]	@ (801e5e0 <_strtod_l+0xad8>)
 801e548:	2200      	movs	r2, #0
 801e54a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e54e:	4616      	mov	r6, r2
 801e550:	461f      	mov	r7, r3
 801e552:	e79b      	b.n	801e48c <_strtod_l+0x984>
 801e554:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801e558:	9b08      	ldr	r3, [sp, #32]
 801e55a:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801e55e:	2b00      	cmp	r3, #0
 801e560:	d1c1      	bne.n	801e4e6 <_strtod_l+0x9de>
 801e562:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801e566:	0d1b      	lsrs	r3, r3, #20
 801e568:	051b      	lsls	r3, r3, #20
 801e56a:	429d      	cmp	r5, r3
 801e56c:	d1bb      	bne.n	801e4e6 <_strtod_l+0x9de>
 801e56e:	4630      	mov	r0, r6
 801e570:	4639      	mov	r1, r7
 801e572:	f7e2 fd2d 	bl	8000fd0 <__aeabi_d2lz>
 801e576:	f7e1 ffe9 	bl	800054c <__aeabi_l2d>
 801e57a:	4602      	mov	r2, r0
 801e57c:	460b      	mov	r3, r1
 801e57e:	4630      	mov	r0, r6
 801e580:	4639      	mov	r1, r7
 801e582:	f7e1 fe59 	bl	8000238 <__aeabi_dsub>
 801e586:	460b      	mov	r3, r1
 801e588:	4602      	mov	r2, r0
 801e58a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801e58e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801e592:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e594:	ea46 060a 	orr.w	r6, r6, sl
 801e598:	431e      	orrs	r6, r3
 801e59a:	d068      	beq.n	801e66e <_strtod_l+0xb66>
 801e59c:	a308      	add	r3, pc, #32	@ (adr r3, 801e5c0 <_strtod_l+0xab8>)
 801e59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5a2:	f7e2 fa73 	bl	8000a8c <__aeabi_dcmplt>
 801e5a6:	2800      	cmp	r0, #0
 801e5a8:	f47f acd8 	bne.w	801df5c <_strtod_l+0x454>
 801e5ac:	a306      	add	r3, pc, #24	@ (adr r3, 801e5c8 <_strtod_l+0xac0>)
 801e5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e5b6:	f7e2 fa87 	bl	8000ac8 <__aeabi_dcmpgt>
 801e5ba:	2800      	cmp	r0, #0
 801e5bc:	d093      	beq.n	801e4e6 <_strtod_l+0x9de>
 801e5be:	e4cd      	b.n	801df5c <_strtod_l+0x454>
 801e5c0:	94a03595 	.word	0x94a03595
 801e5c4:	3fdfffff 	.word	0x3fdfffff
 801e5c8:	35afe535 	.word	0x35afe535
 801e5cc:	3fe00000 	.word	0x3fe00000
 801e5d0:	39500000 	.word	0x39500000
 801e5d4:	7ff00000 	.word	0x7ff00000
 801e5d8:	000fffff 	.word	0x000fffff
 801e5dc:	7fefffff 	.word	0x7fefffff
 801e5e0:	3ff00000 	.word	0x3ff00000
 801e5e4:	3fe00000 	.word	0x3fe00000
 801e5e8:	7fe00000 	.word	0x7fe00000
 801e5ec:	7c9fffff 	.word	0x7c9fffff
 801e5f0:	bff00000 	.word	0xbff00000
 801e5f4:	9b08      	ldr	r3, [sp, #32]
 801e5f6:	b323      	cbz	r3, 801e642 <_strtod_l+0xb3a>
 801e5f8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801e5fc:	d821      	bhi.n	801e642 <_strtod_l+0xb3a>
 801e5fe:	a328      	add	r3, pc, #160	@ (adr r3, 801e6a0 <_strtod_l+0xb98>)
 801e600:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e604:	4630      	mov	r0, r6
 801e606:	4639      	mov	r1, r7
 801e608:	f7e2 fa4a 	bl	8000aa0 <__aeabi_dcmple>
 801e60c:	b1a0      	cbz	r0, 801e638 <_strtod_l+0xb30>
 801e60e:	4639      	mov	r1, r7
 801e610:	4630      	mov	r0, r6
 801e612:	f7e2 fa8b 	bl	8000b2c <__aeabi_d2uiz>
 801e616:	2801      	cmp	r0, #1
 801e618:	bf38      	it	cc
 801e61a:	2001      	movcc	r0, #1
 801e61c:	f7e1 ff4a 	bl	80004b4 <__aeabi_ui2d>
 801e620:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801e622:	4606      	mov	r6, r0
 801e624:	460f      	mov	r7, r1
 801e626:	b9fb      	cbnz	r3, 801e668 <_strtod_l+0xb60>
 801e628:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e62c:	9014      	str	r0, [sp, #80]	@ 0x50
 801e62e:	9315      	str	r3, [sp, #84]	@ 0x54
 801e630:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801e634:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801e638:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801e63a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801e63e:	1b5b      	subs	r3, r3, r5
 801e640:	9311      	str	r3, [sp, #68]	@ 0x44
 801e642:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e646:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801e64a:	f001 fa75 	bl	801fb38 <__ulp>
 801e64e:	4602      	mov	r2, r0
 801e650:	460b      	mov	r3, r1
 801e652:	4650      	mov	r0, sl
 801e654:	4659      	mov	r1, fp
 801e656:	f7e1 ffa7 	bl	80005a8 <__aeabi_dmul>
 801e65a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801e65e:	f7e1 fded 	bl	800023c <__adddf3>
 801e662:	4682      	mov	sl, r0
 801e664:	468b      	mov	fp, r1
 801e666:	e777      	b.n	801e558 <_strtod_l+0xa50>
 801e668:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801e66c:	e7e0      	b.n	801e630 <_strtod_l+0xb28>
 801e66e:	a30e      	add	r3, pc, #56	@ (adr r3, 801e6a8 <_strtod_l+0xba0>)
 801e670:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e674:	f7e2 fa0a 	bl	8000a8c <__aeabi_dcmplt>
 801e678:	e79f      	b.n	801e5ba <_strtod_l+0xab2>
 801e67a:	2300      	movs	r3, #0
 801e67c:	930e      	str	r3, [sp, #56]	@ 0x38
 801e67e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801e680:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801e682:	6013      	str	r3, [r2, #0]
 801e684:	f7ff ba7d 	b.w	801db82 <_strtod_l+0x7a>
 801e688:	2a65      	cmp	r2, #101	@ 0x65
 801e68a:	f43f ab76 	beq.w	801dd7a <_strtod_l+0x272>
 801e68e:	2a45      	cmp	r2, #69	@ 0x45
 801e690:	f43f ab73 	beq.w	801dd7a <_strtod_l+0x272>
 801e694:	2301      	movs	r3, #1
 801e696:	f7ff bbae 	b.w	801ddf6 <_strtod_l+0x2ee>
 801e69a:	bf00      	nop
 801e69c:	f3af 8000 	nop.w
 801e6a0:	ffc00000 	.word	0xffc00000
 801e6a4:	41dfffff 	.word	0x41dfffff
 801e6a8:	94a03595 	.word	0x94a03595
 801e6ac:	3fcfffff 	.word	0x3fcfffff

0801e6b0 <strtod>:
 801e6b0:	460a      	mov	r2, r1
 801e6b2:	4601      	mov	r1, r0
 801e6b4:	4802      	ldr	r0, [pc, #8]	@ (801e6c0 <strtod+0x10>)
 801e6b6:	4b03      	ldr	r3, [pc, #12]	@ (801e6c4 <strtod+0x14>)
 801e6b8:	6800      	ldr	r0, [r0, #0]
 801e6ba:	f7ff ba25 	b.w	801db08 <_strtod_l>
 801e6be:	bf00      	nop
 801e6c0:	200002d4 	.word	0x200002d4
 801e6c4:	20000168 	.word	0x20000168

0801e6c8 <_strtol_l.isra.0>:
 801e6c8:	2b24      	cmp	r3, #36	@ 0x24
 801e6ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e6ce:	4686      	mov	lr, r0
 801e6d0:	4690      	mov	r8, r2
 801e6d2:	d801      	bhi.n	801e6d8 <_strtol_l.isra.0+0x10>
 801e6d4:	2b01      	cmp	r3, #1
 801e6d6:	d106      	bne.n	801e6e6 <_strtol_l.isra.0+0x1e>
 801e6d8:	f000 fa3e 	bl	801eb58 <__errno>
 801e6dc:	2316      	movs	r3, #22
 801e6de:	6003      	str	r3, [r0, #0]
 801e6e0:	2000      	movs	r0, #0
 801e6e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e6e6:	4834      	ldr	r0, [pc, #208]	@ (801e7b8 <_strtol_l.isra.0+0xf0>)
 801e6e8:	460d      	mov	r5, r1
 801e6ea:	462a      	mov	r2, r5
 801e6ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e6f0:	5d06      	ldrb	r6, [r0, r4]
 801e6f2:	f016 0608 	ands.w	r6, r6, #8
 801e6f6:	d1f8      	bne.n	801e6ea <_strtol_l.isra.0+0x22>
 801e6f8:	2c2d      	cmp	r4, #45	@ 0x2d
 801e6fa:	d110      	bne.n	801e71e <_strtol_l.isra.0+0x56>
 801e6fc:	782c      	ldrb	r4, [r5, #0]
 801e6fe:	2601      	movs	r6, #1
 801e700:	1c95      	adds	r5, r2, #2
 801e702:	f033 0210 	bics.w	r2, r3, #16
 801e706:	d115      	bne.n	801e734 <_strtol_l.isra.0+0x6c>
 801e708:	2c30      	cmp	r4, #48	@ 0x30
 801e70a:	d10d      	bne.n	801e728 <_strtol_l.isra.0+0x60>
 801e70c:	782a      	ldrb	r2, [r5, #0]
 801e70e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801e712:	2a58      	cmp	r2, #88	@ 0x58
 801e714:	d108      	bne.n	801e728 <_strtol_l.isra.0+0x60>
 801e716:	786c      	ldrb	r4, [r5, #1]
 801e718:	3502      	adds	r5, #2
 801e71a:	2310      	movs	r3, #16
 801e71c:	e00a      	b.n	801e734 <_strtol_l.isra.0+0x6c>
 801e71e:	2c2b      	cmp	r4, #43	@ 0x2b
 801e720:	bf04      	itt	eq
 801e722:	782c      	ldrbeq	r4, [r5, #0]
 801e724:	1c95      	addeq	r5, r2, #2
 801e726:	e7ec      	b.n	801e702 <_strtol_l.isra.0+0x3a>
 801e728:	2b00      	cmp	r3, #0
 801e72a:	d1f6      	bne.n	801e71a <_strtol_l.isra.0+0x52>
 801e72c:	2c30      	cmp	r4, #48	@ 0x30
 801e72e:	bf14      	ite	ne
 801e730:	230a      	movne	r3, #10
 801e732:	2308      	moveq	r3, #8
 801e734:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801e738:	f10c 3cff 	add.w	ip, ip, #4294967295
 801e73c:	2200      	movs	r2, #0
 801e73e:	fbbc f9f3 	udiv	r9, ip, r3
 801e742:	4610      	mov	r0, r2
 801e744:	fb03 ca19 	mls	sl, r3, r9, ip
 801e748:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801e74c:	2f09      	cmp	r7, #9
 801e74e:	d80f      	bhi.n	801e770 <_strtol_l.isra.0+0xa8>
 801e750:	463c      	mov	r4, r7
 801e752:	42a3      	cmp	r3, r4
 801e754:	dd1b      	ble.n	801e78e <_strtol_l.isra.0+0xc6>
 801e756:	1c57      	adds	r7, r2, #1
 801e758:	d007      	beq.n	801e76a <_strtol_l.isra.0+0xa2>
 801e75a:	4581      	cmp	r9, r0
 801e75c:	d314      	bcc.n	801e788 <_strtol_l.isra.0+0xc0>
 801e75e:	d101      	bne.n	801e764 <_strtol_l.isra.0+0x9c>
 801e760:	45a2      	cmp	sl, r4
 801e762:	db11      	blt.n	801e788 <_strtol_l.isra.0+0xc0>
 801e764:	fb00 4003 	mla	r0, r0, r3, r4
 801e768:	2201      	movs	r2, #1
 801e76a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e76e:	e7eb      	b.n	801e748 <_strtol_l.isra.0+0x80>
 801e770:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801e774:	2f19      	cmp	r7, #25
 801e776:	d801      	bhi.n	801e77c <_strtol_l.isra.0+0xb4>
 801e778:	3c37      	subs	r4, #55	@ 0x37
 801e77a:	e7ea      	b.n	801e752 <_strtol_l.isra.0+0x8a>
 801e77c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801e780:	2f19      	cmp	r7, #25
 801e782:	d804      	bhi.n	801e78e <_strtol_l.isra.0+0xc6>
 801e784:	3c57      	subs	r4, #87	@ 0x57
 801e786:	e7e4      	b.n	801e752 <_strtol_l.isra.0+0x8a>
 801e788:	f04f 32ff 	mov.w	r2, #4294967295
 801e78c:	e7ed      	b.n	801e76a <_strtol_l.isra.0+0xa2>
 801e78e:	1c53      	adds	r3, r2, #1
 801e790:	d108      	bne.n	801e7a4 <_strtol_l.isra.0+0xdc>
 801e792:	2322      	movs	r3, #34	@ 0x22
 801e794:	f8ce 3000 	str.w	r3, [lr]
 801e798:	4660      	mov	r0, ip
 801e79a:	f1b8 0f00 	cmp.w	r8, #0
 801e79e:	d0a0      	beq.n	801e6e2 <_strtol_l.isra.0+0x1a>
 801e7a0:	1e69      	subs	r1, r5, #1
 801e7a2:	e006      	b.n	801e7b2 <_strtol_l.isra.0+0xea>
 801e7a4:	b106      	cbz	r6, 801e7a8 <_strtol_l.isra.0+0xe0>
 801e7a6:	4240      	negs	r0, r0
 801e7a8:	f1b8 0f00 	cmp.w	r8, #0
 801e7ac:	d099      	beq.n	801e6e2 <_strtol_l.isra.0+0x1a>
 801e7ae:	2a00      	cmp	r2, #0
 801e7b0:	d1f6      	bne.n	801e7a0 <_strtol_l.isra.0+0xd8>
 801e7b2:	f8c8 1000 	str.w	r1, [r8]
 801e7b6:	e794      	b.n	801e6e2 <_strtol_l.isra.0+0x1a>
 801e7b8:	08022319 	.word	0x08022319

0801e7bc <strtol>:
 801e7bc:	4613      	mov	r3, r2
 801e7be:	460a      	mov	r2, r1
 801e7c0:	4601      	mov	r1, r0
 801e7c2:	4802      	ldr	r0, [pc, #8]	@ (801e7cc <strtol+0x10>)
 801e7c4:	6800      	ldr	r0, [r0, #0]
 801e7c6:	f7ff bf7f 	b.w	801e6c8 <_strtol_l.isra.0>
 801e7ca:	bf00      	nop
 801e7cc:	200002d4 	.word	0x200002d4

0801e7d0 <std>:
 801e7d0:	2300      	movs	r3, #0
 801e7d2:	b510      	push	{r4, lr}
 801e7d4:	4604      	mov	r4, r0
 801e7d6:	e9c0 3300 	strd	r3, r3, [r0]
 801e7da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e7de:	6083      	str	r3, [r0, #8]
 801e7e0:	8181      	strh	r1, [r0, #12]
 801e7e2:	6643      	str	r3, [r0, #100]	@ 0x64
 801e7e4:	81c2      	strh	r2, [r0, #14]
 801e7e6:	6183      	str	r3, [r0, #24]
 801e7e8:	4619      	mov	r1, r3
 801e7ea:	2208      	movs	r2, #8
 801e7ec:	305c      	adds	r0, #92	@ 0x5c
 801e7ee:	f000 f92a 	bl	801ea46 <memset>
 801e7f2:	4b0d      	ldr	r3, [pc, #52]	@ (801e828 <std+0x58>)
 801e7f4:	6263      	str	r3, [r4, #36]	@ 0x24
 801e7f6:	4b0d      	ldr	r3, [pc, #52]	@ (801e82c <std+0x5c>)
 801e7f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e7fa:	4b0d      	ldr	r3, [pc, #52]	@ (801e830 <std+0x60>)
 801e7fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e7fe:	4b0d      	ldr	r3, [pc, #52]	@ (801e834 <std+0x64>)
 801e800:	6323      	str	r3, [r4, #48]	@ 0x30
 801e802:	4b0d      	ldr	r3, [pc, #52]	@ (801e838 <std+0x68>)
 801e804:	6224      	str	r4, [r4, #32]
 801e806:	429c      	cmp	r4, r3
 801e808:	d006      	beq.n	801e818 <std+0x48>
 801e80a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e80e:	4294      	cmp	r4, r2
 801e810:	d002      	beq.n	801e818 <std+0x48>
 801e812:	33d0      	adds	r3, #208	@ 0xd0
 801e814:	429c      	cmp	r4, r3
 801e816:	d105      	bne.n	801e824 <std+0x54>
 801e818:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e81c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e820:	f000 b9c4 	b.w	801ebac <__retarget_lock_init_recursive>
 801e824:	bd10      	pop	{r4, pc}
 801e826:	bf00      	nop
 801e828:	0801e9c1 	.word	0x0801e9c1
 801e82c:	0801e9e3 	.word	0x0801e9e3
 801e830:	0801ea1b 	.word	0x0801ea1b
 801e834:	0801ea3f 	.word	0x0801ea3f
 801e838:	200029b4 	.word	0x200029b4

0801e83c <stdio_exit_handler>:
 801e83c:	4a02      	ldr	r2, [pc, #8]	@ (801e848 <stdio_exit_handler+0xc>)
 801e83e:	4903      	ldr	r1, [pc, #12]	@ (801e84c <stdio_exit_handler+0x10>)
 801e840:	4803      	ldr	r0, [pc, #12]	@ (801e850 <stdio_exit_handler+0x14>)
 801e842:	f000 b869 	b.w	801e918 <_fwalk_sglue>
 801e846:	bf00      	nop
 801e848:	2000015c 	.word	0x2000015c
 801e84c:	08020485 	.word	0x08020485
 801e850:	200002d8 	.word	0x200002d8

0801e854 <cleanup_stdio>:
 801e854:	6841      	ldr	r1, [r0, #4]
 801e856:	4b0c      	ldr	r3, [pc, #48]	@ (801e888 <cleanup_stdio+0x34>)
 801e858:	4299      	cmp	r1, r3
 801e85a:	b510      	push	{r4, lr}
 801e85c:	4604      	mov	r4, r0
 801e85e:	d001      	beq.n	801e864 <cleanup_stdio+0x10>
 801e860:	f001 fe10 	bl	8020484 <_fflush_r>
 801e864:	68a1      	ldr	r1, [r4, #8]
 801e866:	4b09      	ldr	r3, [pc, #36]	@ (801e88c <cleanup_stdio+0x38>)
 801e868:	4299      	cmp	r1, r3
 801e86a:	d002      	beq.n	801e872 <cleanup_stdio+0x1e>
 801e86c:	4620      	mov	r0, r4
 801e86e:	f001 fe09 	bl	8020484 <_fflush_r>
 801e872:	68e1      	ldr	r1, [r4, #12]
 801e874:	4b06      	ldr	r3, [pc, #24]	@ (801e890 <cleanup_stdio+0x3c>)
 801e876:	4299      	cmp	r1, r3
 801e878:	d004      	beq.n	801e884 <cleanup_stdio+0x30>
 801e87a:	4620      	mov	r0, r4
 801e87c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e880:	f001 be00 	b.w	8020484 <_fflush_r>
 801e884:	bd10      	pop	{r4, pc}
 801e886:	bf00      	nop
 801e888:	200029b4 	.word	0x200029b4
 801e88c:	20002a1c 	.word	0x20002a1c
 801e890:	20002a84 	.word	0x20002a84

0801e894 <global_stdio_init.part.0>:
 801e894:	b510      	push	{r4, lr}
 801e896:	4b0b      	ldr	r3, [pc, #44]	@ (801e8c4 <global_stdio_init.part.0+0x30>)
 801e898:	4c0b      	ldr	r4, [pc, #44]	@ (801e8c8 <global_stdio_init.part.0+0x34>)
 801e89a:	4a0c      	ldr	r2, [pc, #48]	@ (801e8cc <global_stdio_init.part.0+0x38>)
 801e89c:	601a      	str	r2, [r3, #0]
 801e89e:	4620      	mov	r0, r4
 801e8a0:	2200      	movs	r2, #0
 801e8a2:	2104      	movs	r1, #4
 801e8a4:	f7ff ff94 	bl	801e7d0 <std>
 801e8a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e8ac:	2201      	movs	r2, #1
 801e8ae:	2109      	movs	r1, #9
 801e8b0:	f7ff ff8e 	bl	801e7d0 <std>
 801e8b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e8b8:	2202      	movs	r2, #2
 801e8ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e8be:	2112      	movs	r1, #18
 801e8c0:	f7ff bf86 	b.w	801e7d0 <std>
 801e8c4:	20002aec 	.word	0x20002aec
 801e8c8:	200029b4 	.word	0x200029b4
 801e8cc:	0801e83d 	.word	0x0801e83d

0801e8d0 <__sfp_lock_acquire>:
 801e8d0:	4801      	ldr	r0, [pc, #4]	@ (801e8d8 <__sfp_lock_acquire+0x8>)
 801e8d2:	f000 b96c 	b.w	801ebae <__retarget_lock_acquire_recursive>
 801e8d6:	bf00      	nop
 801e8d8:	20002af5 	.word	0x20002af5

0801e8dc <__sfp_lock_release>:
 801e8dc:	4801      	ldr	r0, [pc, #4]	@ (801e8e4 <__sfp_lock_release+0x8>)
 801e8de:	f000 b967 	b.w	801ebb0 <__retarget_lock_release_recursive>
 801e8e2:	bf00      	nop
 801e8e4:	20002af5 	.word	0x20002af5

0801e8e8 <__sinit>:
 801e8e8:	b510      	push	{r4, lr}
 801e8ea:	4604      	mov	r4, r0
 801e8ec:	f7ff fff0 	bl	801e8d0 <__sfp_lock_acquire>
 801e8f0:	6a23      	ldr	r3, [r4, #32]
 801e8f2:	b11b      	cbz	r3, 801e8fc <__sinit+0x14>
 801e8f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e8f8:	f7ff bff0 	b.w	801e8dc <__sfp_lock_release>
 801e8fc:	4b04      	ldr	r3, [pc, #16]	@ (801e910 <__sinit+0x28>)
 801e8fe:	6223      	str	r3, [r4, #32]
 801e900:	4b04      	ldr	r3, [pc, #16]	@ (801e914 <__sinit+0x2c>)
 801e902:	681b      	ldr	r3, [r3, #0]
 801e904:	2b00      	cmp	r3, #0
 801e906:	d1f5      	bne.n	801e8f4 <__sinit+0xc>
 801e908:	f7ff ffc4 	bl	801e894 <global_stdio_init.part.0>
 801e90c:	e7f2      	b.n	801e8f4 <__sinit+0xc>
 801e90e:	bf00      	nop
 801e910:	0801e855 	.word	0x0801e855
 801e914:	20002aec 	.word	0x20002aec

0801e918 <_fwalk_sglue>:
 801e918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e91c:	4607      	mov	r7, r0
 801e91e:	4688      	mov	r8, r1
 801e920:	4614      	mov	r4, r2
 801e922:	2600      	movs	r6, #0
 801e924:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e928:	f1b9 0901 	subs.w	r9, r9, #1
 801e92c:	d505      	bpl.n	801e93a <_fwalk_sglue+0x22>
 801e92e:	6824      	ldr	r4, [r4, #0]
 801e930:	2c00      	cmp	r4, #0
 801e932:	d1f7      	bne.n	801e924 <_fwalk_sglue+0xc>
 801e934:	4630      	mov	r0, r6
 801e936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e93a:	89ab      	ldrh	r3, [r5, #12]
 801e93c:	2b01      	cmp	r3, #1
 801e93e:	d907      	bls.n	801e950 <_fwalk_sglue+0x38>
 801e940:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e944:	3301      	adds	r3, #1
 801e946:	d003      	beq.n	801e950 <_fwalk_sglue+0x38>
 801e948:	4629      	mov	r1, r5
 801e94a:	4638      	mov	r0, r7
 801e94c:	47c0      	blx	r8
 801e94e:	4306      	orrs	r6, r0
 801e950:	3568      	adds	r5, #104	@ 0x68
 801e952:	e7e9      	b.n	801e928 <_fwalk_sglue+0x10>

0801e954 <sniprintf>:
 801e954:	b40c      	push	{r2, r3}
 801e956:	b530      	push	{r4, r5, lr}
 801e958:	4b18      	ldr	r3, [pc, #96]	@ (801e9bc <sniprintf+0x68>)
 801e95a:	1e0c      	subs	r4, r1, #0
 801e95c:	681d      	ldr	r5, [r3, #0]
 801e95e:	b09d      	sub	sp, #116	@ 0x74
 801e960:	da08      	bge.n	801e974 <sniprintf+0x20>
 801e962:	238b      	movs	r3, #139	@ 0x8b
 801e964:	602b      	str	r3, [r5, #0]
 801e966:	f04f 30ff 	mov.w	r0, #4294967295
 801e96a:	b01d      	add	sp, #116	@ 0x74
 801e96c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801e970:	b002      	add	sp, #8
 801e972:	4770      	bx	lr
 801e974:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801e978:	f8ad 3014 	strh.w	r3, [sp, #20]
 801e97c:	f04f 0300 	mov.w	r3, #0
 801e980:	931b      	str	r3, [sp, #108]	@ 0x6c
 801e982:	bf14      	ite	ne
 801e984:	f104 33ff 	addne.w	r3, r4, #4294967295
 801e988:	4623      	moveq	r3, r4
 801e98a:	9304      	str	r3, [sp, #16]
 801e98c:	9307      	str	r3, [sp, #28]
 801e98e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801e992:	9002      	str	r0, [sp, #8]
 801e994:	9006      	str	r0, [sp, #24]
 801e996:	f8ad 3016 	strh.w	r3, [sp, #22]
 801e99a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801e99c:	ab21      	add	r3, sp, #132	@ 0x84
 801e99e:	a902      	add	r1, sp, #8
 801e9a0:	4628      	mov	r0, r5
 801e9a2:	9301      	str	r3, [sp, #4]
 801e9a4:	f001 fa66 	bl	801fe74 <_svfiprintf_r>
 801e9a8:	1c43      	adds	r3, r0, #1
 801e9aa:	bfbc      	itt	lt
 801e9ac:	238b      	movlt	r3, #139	@ 0x8b
 801e9ae:	602b      	strlt	r3, [r5, #0]
 801e9b0:	2c00      	cmp	r4, #0
 801e9b2:	d0da      	beq.n	801e96a <sniprintf+0x16>
 801e9b4:	9b02      	ldr	r3, [sp, #8]
 801e9b6:	2200      	movs	r2, #0
 801e9b8:	701a      	strb	r2, [r3, #0]
 801e9ba:	e7d6      	b.n	801e96a <sniprintf+0x16>
 801e9bc:	200002d4 	.word	0x200002d4

0801e9c0 <__sread>:
 801e9c0:	b510      	push	{r4, lr}
 801e9c2:	460c      	mov	r4, r1
 801e9c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e9c8:	f000 f8a2 	bl	801eb10 <_read_r>
 801e9cc:	2800      	cmp	r0, #0
 801e9ce:	bfab      	itete	ge
 801e9d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e9d2:	89a3      	ldrhlt	r3, [r4, #12]
 801e9d4:	181b      	addge	r3, r3, r0
 801e9d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e9da:	bfac      	ite	ge
 801e9dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e9de:	81a3      	strhlt	r3, [r4, #12]
 801e9e0:	bd10      	pop	{r4, pc}

0801e9e2 <__swrite>:
 801e9e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e9e6:	461f      	mov	r7, r3
 801e9e8:	898b      	ldrh	r3, [r1, #12]
 801e9ea:	05db      	lsls	r3, r3, #23
 801e9ec:	4605      	mov	r5, r0
 801e9ee:	460c      	mov	r4, r1
 801e9f0:	4616      	mov	r6, r2
 801e9f2:	d505      	bpl.n	801ea00 <__swrite+0x1e>
 801e9f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e9f8:	2302      	movs	r3, #2
 801e9fa:	2200      	movs	r2, #0
 801e9fc:	f000 f876 	bl	801eaec <_lseek_r>
 801ea00:	89a3      	ldrh	r3, [r4, #12]
 801ea02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ea06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801ea0a:	81a3      	strh	r3, [r4, #12]
 801ea0c:	4632      	mov	r2, r6
 801ea0e:	463b      	mov	r3, r7
 801ea10:	4628      	mov	r0, r5
 801ea12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ea16:	f000 b88d 	b.w	801eb34 <_write_r>

0801ea1a <__sseek>:
 801ea1a:	b510      	push	{r4, lr}
 801ea1c:	460c      	mov	r4, r1
 801ea1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ea22:	f000 f863 	bl	801eaec <_lseek_r>
 801ea26:	1c43      	adds	r3, r0, #1
 801ea28:	89a3      	ldrh	r3, [r4, #12]
 801ea2a:	bf15      	itete	ne
 801ea2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801ea2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801ea32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801ea36:	81a3      	strheq	r3, [r4, #12]
 801ea38:	bf18      	it	ne
 801ea3a:	81a3      	strhne	r3, [r4, #12]
 801ea3c:	bd10      	pop	{r4, pc}

0801ea3e <__sclose>:
 801ea3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ea42:	f000 b843 	b.w	801eacc <_close_r>

0801ea46 <memset>:
 801ea46:	4402      	add	r2, r0
 801ea48:	4603      	mov	r3, r0
 801ea4a:	4293      	cmp	r3, r2
 801ea4c:	d100      	bne.n	801ea50 <memset+0xa>
 801ea4e:	4770      	bx	lr
 801ea50:	f803 1b01 	strb.w	r1, [r3], #1
 801ea54:	e7f9      	b.n	801ea4a <memset+0x4>

0801ea56 <strncmp>:
 801ea56:	b510      	push	{r4, lr}
 801ea58:	b16a      	cbz	r2, 801ea76 <strncmp+0x20>
 801ea5a:	3901      	subs	r1, #1
 801ea5c:	1884      	adds	r4, r0, r2
 801ea5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ea62:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801ea66:	429a      	cmp	r2, r3
 801ea68:	d103      	bne.n	801ea72 <strncmp+0x1c>
 801ea6a:	42a0      	cmp	r0, r4
 801ea6c:	d001      	beq.n	801ea72 <strncmp+0x1c>
 801ea6e:	2a00      	cmp	r2, #0
 801ea70:	d1f5      	bne.n	801ea5e <strncmp+0x8>
 801ea72:	1ad0      	subs	r0, r2, r3
 801ea74:	bd10      	pop	{r4, pc}
 801ea76:	4610      	mov	r0, r2
 801ea78:	e7fc      	b.n	801ea74 <strncmp+0x1e>

0801ea7a <strncpy>:
 801ea7a:	b510      	push	{r4, lr}
 801ea7c:	3901      	subs	r1, #1
 801ea7e:	4603      	mov	r3, r0
 801ea80:	b132      	cbz	r2, 801ea90 <strncpy+0x16>
 801ea82:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801ea86:	f803 4b01 	strb.w	r4, [r3], #1
 801ea8a:	3a01      	subs	r2, #1
 801ea8c:	2c00      	cmp	r4, #0
 801ea8e:	d1f7      	bne.n	801ea80 <strncpy+0x6>
 801ea90:	441a      	add	r2, r3
 801ea92:	2100      	movs	r1, #0
 801ea94:	4293      	cmp	r3, r2
 801ea96:	d100      	bne.n	801ea9a <strncpy+0x20>
 801ea98:	bd10      	pop	{r4, pc}
 801ea9a:	f803 1b01 	strb.w	r1, [r3], #1
 801ea9e:	e7f9      	b.n	801ea94 <strncpy+0x1a>

0801eaa0 <strstr>:
 801eaa0:	780a      	ldrb	r2, [r1, #0]
 801eaa2:	b570      	push	{r4, r5, r6, lr}
 801eaa4:	b96a      	cbnz	r2, 801eac2 <strstr+0x22>
 801eaa6:	bd70      	pop	{r4, r5, r6, pc}
 801eaa8:	429a      	cmp	r2, r3
 801eaaa:	d109      	bne.n	801eac0 <strstr+0x20>
 801eaac:	460c      	mov	r4, r1
 801eaae:	4605      	mov	r5, r0
 801eab0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801eab4:	2b00      	cmp	r3, #0
 801eab6:	d0f6      	beq.n	801eaa6 <strstr+0x6>
 801eab8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801eabc:	429e      	cmp	r6, r3
 801eabe:	d0f7      	beq.n	801eab0 <strstr+0x10>
 801eac0:	3001      	adds	r0, #1
 801eac2:	7803      	ldrb	r3, [r0, #0]
 801eac4:	2b00      	cmp	r3, #0
 801eac6:	d1ef      	bne.n	801eaa8 <strstr+0x8>
 801eac8:	4618      	mov	r0, r3
 801eaca:	e7ec      	b.n	801eaa6 <strstr+0x6>

0801eacc <_close_r>:
 801eacc:	b538      	push	{r3, r4, r5, lr}
 801eace:	4d06      	ldr	r5, [pc, #24]	@ (801eae8 <_close_r+0x1c>)
 801ead0:	2300      	movs	r3, #0
 801ead2:	4604      	mov	r4, r0
 801ead4:	4608      	mov	r0, r1
 801ead6:	602b      	str	r3, [r5, #0]
 801ead8:	f7e3 ff58 	bl	800298c <_close>
 801eadc:	1c43      	adds	r3, r0, #1
 801eade:	d102      	bne.n	801eae6 <_close_r+0x1a>
 801eae0:	682b      	ldr	r3, [r5, #0]
 801eae2:	b103      	cbz	r3, 801eae6 <_close_r+0x1a>
 801eae4:	6023      	str	r3, [r4, #0]
 801eae6:	bd38      	pop	{r3, r4, r5, pc}
 801eae8:	20002af0 	.word	0x20002af0

0801eaec <_lseek_r>:
 801eaec:	b538      	push	{r3, r4, r5, lr}
 801eaee:	4d07      	ldr	r5, [pc, #28]	@ (801eb0c <_lseek_r+0x20>)
 801eaf0:	4604      	mov	r4, r0
 801eaf2:	4608      	mov	r0, r1
 801eaf4:	4611      	mov	r1, r2
 801eaf6:	2200      	movs	r2, #0
 801eaf8:	602a      	str	r2, [r5, #0]
 801eafa:	461a      	mov	r2, r3
 801eafc:	f7e3 ff6a 	bl	80029d4 <_lseek>
 801eb00:	1c43      	adds	r3, r0, #1
 801eb02:	d102      	bne.n	801eb0a <_lseek_r+0x1e>
 801eb04:	682b      	ldr	r3, [r5, #0]
 801eb06:	b103      	cbz	r3, 801eb0a <_lseek_r+0x1e>
 801eb08:	6023      	str	r3, [r4, #0]
 801eb0a:	bd38      	pop	{r3, r4, r5, pc}
 801eb0c:	20002af0 	.word	0x20002af0

0801eb10 <_read_r>:
 801eb10:	b538      	push	{r3, r4, r5, lr}
 801eb12:	4d07      	ldr	r5, [pc, #28]	@ (801eb30 <_read_r+0x20>)
 801eb14:	4604      	mov	r4, r0
 801eb16:	4608      	mov	r0, r1
 801eb18:	4611      	mov	r1, r2
 801eb1a:	2200      	movs	r2, #0
 801eb1c:	602a      	str	r2, [r5, #0]
 801eb1e:	461a      	mov	r2, r3
 801eb20:	f7e3 fefb 	bl	800291a <_read>
 801eb24:	1c43      	adds	r3, r0, #1
 801eb26:	d102      	bne.n	801eb2e <_read_r+0x1e>
 801eb28:	682b      	ldr	r3, [r5, #0]
 801eb2a:	b103      	cbz	r3, 801eb2e <_read_r+0x1e>
 801eb2c:	6023      	str	r3, [r4, #0]
 801eb2e:	bd38      	pop	{r3, r4, r5, pc}
 801eb30:	20002af0 	.word	0x20002af0

0801eb34 <_write_r>:
 801eb34:	b538      	push	{r3, r4, r5, lr}
 801eb36:	4d07      	ldr	r5, [pc, #28]	@ (801eb54 <_write_r+0x20>)
 801eb38:	4604      	mov	r4, r0
 801eb3a:	4608      	mov	r0, r1
 801eb3c:	4611      	mov	r1, r2
 801eb3e:	2200      	movs	r2, #0
 801eb40:	602a      	str	r2, [r5, #0]
 801eb42:	461a      	mov	r2, r3
 801eb44:	f7e3 ff06 	bl	8002954 <_write>
 801eb48:	1c43      	adds	r3, r0, #1
 801eb4a:	d102      	bne.n	801eb52 <_write_r+0x1e>
 801eb4c:	682b      	ldr	r3, [r5, #0]
 801eb4e:	b103      	cbz	r3, 801eb52 <_write_r+0x1e>
 801eb50:	6023      	str	r3, [r4, #0]
 801eb52:	bd38      	pop	{r3, r4, r5, pc}
 801eb54:	20002af0 	.word	0x20002af0

0801eb58 <__errno>:
 801eb58:	4b01      	ldr	r3, [pc, #4]	@ (801eb60 <__errno+0x8>)
 801eb5a:	6818      	ldr	r0, [r3, #0]
 801eb5c:	4770      	bx	lr
 801eb5e:	bf00      	nop
 801eb60:	200002d4 	.word	0x200002d4

0801eb64 <__libc_init_array>:
 801eb64:	b570      	push	{r4, r5, r6, lr}
 801eb66:	4d0d      	ldr	r5, [pc, #52]	@ (801eb9c <__libc_init_array+0x38>)
 801eb68:	4c0d      	ldr	r4, [pc, #52]	@ (801eba0 <__libc_init_array+0x3c>)
 801eb6a:	1b64      	subs	r4, r4, r5
 801eb6c:	10a4      	asrs	r4, r4, #2
 801eb6e:	2600      	movs	r6, #0
 801eb70:	42a6      	cmp	r6, r4
 801eb72:	d109      	bne.n	801eb88 <__libc_init_array+0x24>
 801eb74:	4d0b      	ldr	r5, [pc, #44]	@ (801eba4 <__libc_init_array+0x40>)
 801eb76:	4c0c      	ldr	r4, [pc, #48]	@ (801eba8 <__libc_init_array+0x44>)
 801eb78:	f002 f87a 	bl	8020c70 <_init>
 801eb7c:	1b64      	subs	r4, r4, r5
 801eb7e:	10a4      	asrs	r4, r4, #2
 801eb80:	2600      	movs	r6, #0
 801eb82:	42a6      	cmp	r6, r4
 801eb84:	d105      	bne.n	801eb92 <__libc_init_array+0x2e>
 801eb86:	bd70      	pop	{r4, r5, r6, pc}
 801eb88:	f855 3b04 	ldr.w	r3, [r5], #4
 801eb8c:	4798      	blx	r3
 801eb8e:	3601      	adds	r6, #1
 801eb90:	e7ee      	b.n	801eb70 <__libc_init_array+0xc>
 801eb92:	f855 3b04 	ldr.w	r3, [r5], #4
 801eb96:	4798      	blx	r3
 801eb98:	3601      	adds	r6, #1
 801eb9a:	e7f2      	b.n	801eb82 <__libc_init_array+0x1e>
 801eb9c:	080225f8 	.word	0x080225f8
 801eba0:	080225f8 	.word	0x080225f8
 801eba4:	080225f8 	.word	0x080225f8
 801eba8:	080225fc 	.word	0x080225fc

0801ebac <__retarget_lock_init_recursive>:
 801ebac:	4770      	bx	lr

0801ebae <__retarget_lock_acquire_recursive>:
 801ebae:	4770      	bx	lr

0801ebb0 <__retarget_lock_release_recursive>:
 801ebb0:	4770      	bx	lr

0801ebb2 <memcpy>:
 801ebb2:	440a      	add	r2, r1
 801ebb4:	4291      	cmp	r1, r2
 801ebb6:	f100 33ff 	add.w	r3, r0, #4294967295
 801ebba:	d100      	bne.n	801ebbe <memcpy+0xc>
 801ebbc:	4770      	bx	lr
 801ebbe:	b510      	push	{r4, lr}
 801ebc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ebc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ebc8:	4291      	cmp	r1, r2
 801ebca:	d1f9      	bne.n	801ebc0 <memcpy+0xe>
 801ebcc:	bd10      	pop	{r4, pc}
	...

0801ebd0 <nan>:
 801ebd0:	4901      	ldr	r1, [pc, #4]	@ (801ebd8 <nan+0x8>)
 801ebd2:	2000      	movs	r0, #0
 801ebd4:	4770      	bx	lr
 801ebd6:	bf00      	nop
 801ebd8:	7ff80000 	.word	0x7ff80000

0801ebdc <_free_r>:
 801ebdc:	b538      	push	{r3, r4, r5, lr}
 801ebde:	4605      	mov	r5, r0
 801ebe0:	2900      	cmp	r1, #0
 801ebe2:	d041      	beq.n	801ec68 <_free_r+0x8c>
 801ebe4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ebe8:	1f0c      	subs	r4, r1, #4
 801ebea:	2b00      	cmp	r3, #0
 801ebec:	bfb8      	it	lt
 801ebee:	18e4      	addlt	r4, r4, r3
 801ebf0:	f000 fc2c 	bl	801f44c <__malloc_lock>
 801ebf4:	4a1d      	ldr	r2, [pc, #116]	@ (801ec6c <_free_r+0x90>)
 801ebf6:	6813      	ldr	r3, [r2, #0]
 801ebf8:	b933      	cbnz	r3, 801ec08 <_free_r+0x2c>
 801ebfa:	6063      	str	r3, [r4, #4]
 801ebfc:	6014      	str	r4, [r2, #0]
 801ebfe:	4628      	mov	r0, r5
 801ec00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ec04:	f000 bc28 	b.w	801f458 <__malloc_unlock>
 801ec08:	42a3      	cmp	r3, r4
 801ec0a:	d908      	bls.n	801ec1e <_free_r+0x42>
 801ec0c:	6820      	ldr	r0, [r4, #0]
 801ec0e:	1821      	adds	r1, r4, r0
 801ec10:	428b      	cmp	r3, r1
 801ec12:	bf01      	itttt	eq
 801ec14:	6819      	ldreq	r1, [r3, #0]
 801ec16:	685b      	ldreq	r3, [r3, #4]
 801ec18:	1809      	addeq	r1, r1, r0
 801ec1a:	6021      	streq	r1, [r4, #0]
 801ec1c:	e7ed      	b.n	801ebfa <_free_r+0x1e>
 801ec1e:	461a      	mov	r2, r3
 801ec20:	685b      	ldr	r3, [r3, #4]
 801ec22:	b10b      	cbz	r3, 801ec28 <_free_r+0x4c>
 801ec24:	42a3      	cmp	r3, r4
 801ec26:	d9fa      	bls.n	801ec1e <_free_r+0x42>
 801ec28:	6811      	ldr	r1, [r2, #0]
 801ec2a:	1850      	adds	r0, r2, r1
 801ec2c:	42a0      	cmp	r0, r4
 801ec2e:	d10b      	bne.n	801ec48 <_free_r+0x6c>
 801ec30:	6820      	ldr	r0, [r4, #0]
 801ec32:	4401      	add	r1, r0
 801ec34:	1850      	adds	r0, r2, r1
 801ec36:	4283      	cmp	r3, r0
 801ec38:	6011      	str	r1, [r2, #0]
 801ec3a:	d1e0      	bne.n	801ebfe <_free_r+0x22>
 801ec3c:	6818      	ldr	r0, [r3, #0]
 801ec3e:	685b      	ldr	r3, [r3, #4]
 801ec40:	6053      	str	r3, [r2, #4]
 801ec42:	4408      	add	r0, r1
 801ec44:	6010      	str	r0, [r2, #0]
 801ec46:	e7da      	b.n	801ebfe <_free_r+0x22>
 801ec48:	d902      	bls.n	801ec50 <_free_r+0x74>
 801ec4a:	230c      	movs	r3, #12
 801ec4c:	602b      	str	r3, [r5, #0]
 801ec4e:	e7d6      	b.n	801ebfe <_free_r+0x22>
 801ec50:	6820      	ldr	r0, [r4, #0]
 801ec52:	1821      	adds	r1, r4, r0
 801ec54:	428b      	cmp	r3, r1
 801ec56:	bf04      	itt	eq
 801ec58:	6819      	ldreq	r1, [r3, #0]
 801ec5a:	685b      	ldreq	r3, [r3, #4]
 801ec5c:	6063      	str	r3, [r4, #4]
 801ec5e:	bf04      	itt	eq
 801ec60:	1809      	addeq	r1, r1, r0
 801ec62:	6021      	streq	r1, [r4, #0]
 801ec64:	6054      	str	r4, [r2, #4]
 801ec66:	e7ca      	b.n	801ebfe <_free_r+0x22>
 801ec68:	bd38      	pop	{r3, r4, r5, pc}
 801ec6a:	bf00      	nop
 801ec6c:	20002afc 	.word	0x20002afc

0801ec70 <rshift>:
 801ec70:	6903      	ldr	r3, [r0, #16]
 801ec72:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801ec76:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ec7a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801ec7e:	f100 0414 	add.w	r4, r0, #20
 801ec82:	dd45      	ble.n	801ed10 <rshift+0xa0>
 801ec84:	f011 011f 	ands.w	r1, r1, #31
 801ec88:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801ec8c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801ec90:	d10c      	bne.n	801ecac <rshift+0x3c>
 801ec92:	f100 0710 	add.w	r7, r0, #16
 801ec96:	4629      	mov	r1, r5
 801ec98:	42b1      	cmp	r1, r6
 801ec9a:	d334      	bcc.n	801ed06 <rshift+0x96>
 801ec9c:	1a9b      	subs	r3, r3, r2
 801ec9e:	009b      	lsls	r3, r3, #2
 801eca0:	1eea      	subs	r2, r5, #3
 801eca2:	4296      	cmp	r6, r2
 801eca4:	bf38      	it	cc
 801eca6:	2300      	movcc	r3, #0
 801eca8:	4423      	add	r3, r4
 801ecaa:	e015      	b.n	801ecd8 <rshift+0x68>
 801ecac:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801ecb0:	f1c1 0820 	rsb	r8, r1, #32
 801ecb4:	40cf      	lsrs	r7, r1
 801ecb6:	f105 0e04 	add.w	lr, r5, #4
 801ecba:	46a1      	mov	r9, r4
 801ecbc:	4576      	cmp	r6, lr
 801ecbe:	46f4      	mov	ip, lr
 801ecc0:	d815      	bhi.n	801ecee <rshift+0x7e>
 801ecc2:	1a9a      	subs	r2, r3, r2
 801ecc4:	0092      	lsls	r2, r2, #2
 801ecc6:	3a04      	subs	r2, #4
 801ecc8:	3501      	adds	r5, #1
 801ecca:	42ae      	cmp	r6, r5
 801eccc:	bf38      	it	cc
 801ecce:	2200      	movcc	r2, #0
 801ecd0:	18a3      	adds	r3, r4, r2
 801ecd2:	50a7      	str	r7, [r4, r2]
 801ecd4:	b107      	cbz	r7, 801ecd8 <rshift+0x68>
 801ecd6:	3304      	adds	r3, #4
 801ecd8:	1b1a      	subs	r2, r3, r4
 801ecda:	42a3      	cmp	r3, r4
 801ecdc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801ece0:	bf08      	it	eq
 801ece2:	2300      	moveq	r3, #0
 801ece4:	6102      	str	r2, [r0, #16]
 801ece6:	bf08      	it	eq
 801ece8:	6143      	streq	r3, [r0, #20]
 801ecea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ecee:	f8dc c000 	ldr.w	ip, [ip]
 801ecf2:	fa0c fc08 	lsl.w	ip, ip, r8
 801ecf6:	ea4c 0707 	orr.w	r7, ip, r7
 801ecfa:	f849 7b04 	str.w	r7, [r9], #4
 801ecfe:	f85e 7b04 	ldr.w	r7, [lr], #4
 801ed02:	40cf      	lsrs	r7, r1
 801ed04:	e7da      	b.n	801ecbc <rshift+0x4c>
 801ed06:	f851 cb04 	ldr.w	ip, [r1], #4
 801ed0a:	f847 cf04 	str.w	ip, [r7, #4]!
 801ed0e:	e7c3      	b.n	801ec98 <rshift+0x28>
 801ed10:	4623      	mov	r3, r4
 801ed12:	e7e1      	b.n	801ecd8 <rshift+0x68>

0801ed14 <__hexdig_fun>:
 801ed14:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801ed18:	2b09      	cmp	r3, #9
 801ed1a:	d802      	bhi.n	801ed22 <__hexdig_fun+0xe>
 801ed1c:	3820      	subs	r0, #32
 801ed1e:	b2c0      	uxtb	r0, r0
 801ed20:	4770      	bx	lr
 801ed22:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801ed26:	2b05      	cmp	r3, #5
 801ed28:	d801      	bhi.n	801ed2e <__hexdig_fun+0x1a>
 801ed2a:	3847      	subs	r0, #71	@ 0x47
 801ed2c:	e7f7      	b.n	801ed1e <__hexdig_fun+0xa>
 801ed2e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801ed32:	2b05      	cmp	r3, #5
 801ed34:	d801      	bhi.n	801ed3a <__hexdig_fun+0x26>
 801ed36:	3827      	subs	r0, #39	@ 0x27
 801ed38:	e7f1      	b.n	801ed1e <__hexdig_fun+0xa>
 801ed3a:	2000      	movs	r0, #0
 801ed3c:	4770      	bx	lr
	...

0801ed40 <__gethex>:
 801ed40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ed44:	b085      	sub	sp, #20
 801ed46:	468a      	mov	sl, r1
 801ed48:	9302      	str	r3, [sp, #8]
 801ed4a:	680b      	ldr	r3, [r1, #0]
 801ed4c:	9001      	str	r0, [sp, #4]
 801ed4e:	4690      	mov	r8, r2
 801ed50:	1c9c      	adds	r4, r3, #2
 801ed52:	46a1      	mov	r9, r4
 801ed54:	f814 0b01 	ldrb.w	r0, [r4], #1
 801ed58:	2830      	cmp	r0, #48	@ 0x30
 801ed5a:	d0fa      	beq.n	801ed52 <__gethex+0x12>
 801ed5c:	eba9 0303 	sub.w	r3, r9, r3
 801ed60:	f1a3 0b02 	sub.w	fp, r3, #2
 801ed64:	f7ff ffd6 	bl	801ed14 <__hexdig_fun>
 801ed68:	4605      	mov	r5, r0
 801ed6a:	2800      	cmp	r0, #0
 801ed6c:	d168      	bne.n	801ee40 <__gethex+0x100>
 801ed6e:	49a0      	ldr	r1, [pc, #640]	@ (801eff0 <__gethex+0x2b0>)
 801ed70:	2201      	movs	r2, #1
 801ed72:	4648      	mov	r0, r9
 801ed74:	f7ff fe6f 	bl	801ea56 <strncmp>
 801ed78:	4607      	mov	r7, r0
 801ed7a:	2800      	cmp	r0, #0
 801ed7c:	d167      	bne.n	801ee4e <__gethex+0x10e>
 801ed7e:	f899 0001 	ldrb.w	r0, [r9, #1]
 801ed82:	4626      	mov	r6, r4
 801ed84:	f7ff ffc6 	bl	801ed14 <__hexdig_fun>
 801ed88:	2800      	cmp	r0, #0
 801ed8a:	d062      	beq.n	801ee52 <__gethex+0x112>
 801ed8c:	4623      	mov	r3, r4
 801ed8e:	7818      	ldrb	r0, [r3, #0]
 801ed90:	2830      	cmp	r0, #48	@ 0x30
 801ed92:	4699      	mov	r9, r3
 801ed94:	f103 0301 	add.w	r3, r3, #1
 801ed98:	d0f9      	beq.n	801ed8e <__gethex+0x4e>
 801ed9a:	f7ff ffbb 	bl	801ed14 <__hexdig_fun>
 801ed9e:	fab0 f580 	clz	r5, r0
 801eda2:	096d      	lsrs	r5, r5, #5
 801eda4:	f04f 0b01 	mov.w	fp, #1
 801eda8:	464a      	mov	r2, r9
 801edaa:	4616      	mov	r6, r2
 801edac:	3201      	adds	r2, #1
 801edae:	7830      	ldrb	r0, [r6, #0]
 801edb0:	f7ff ffb0 	bl	801ed14 <__hexdig_fun>
 801edb4:	2800      	cmp	r0, #0
 801edb6:	d1f8      	bne.n	801edaa <__gethex+0x6a>
 801edb8:	498d      	ldr	r1, [pc, #564]	@ (801eff0 <__gethex+0x2b0>)
 801edba:	2201      	movs	r2, #1
 801edbc:	4630      	mov	r0, r6
 801edbe:	f7ff fe4a 	bl	801ea56 <strncmp>
 801edc2:	2800      	cmp	r0, #0
 801edc4:	d13f      	bne.n	801ee46 <__gethex+0x106>
 801edc6:	b944      	cbnz	r4, 801edda <__gethex+0x9a>
 801edc8:	1c74      	adds	r4, r6, #1
 801edca:	4622      	mov	r2, r4
 801edcc:	4616      	mov	r6, r2
 801edce:	3201      	adds	r2, #1
 801edd0:	7830      	ldrb	r0, [r6, #0]
 801edd2:	f7ff ff9f 	bl	801ed14 <__hexdig_fun>
 801edd6:	2800      	cmp	r0, #0
 801edd8:	d1f8      	bne.n	801edcc <__gethex+0x8c>
 801edda:	1ba4      	subs	r4, r4, r6
 801eddc:	00a7      	lsls	r7, r4, #2
 801edde:	7833      	ldrb	r3, [r6, #0]
 801ede0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801ede4:	2b50      	cmp	r3, #80	@ 0x50
 801ede6:	d13e      	bne.n	801ee66 <__gethex+0x126>
 801ede8:	7873      	ldrb	r3, [r6, #1]
 801edea:	2b2b      	cmp	r3, #43	@ 0x2b
 801edec:	d033      	beq.n	801ee56 <__gethex+0x116>
 801edee:	2b2d      	cmp	r3, #45	@ 0x2d
 801edf0:	d034      	beq.n	801ee5c <__gethex+0x11c>
 801edf2:	1c71      	adds	r1, r6, #1
 801edf4:	2400      	movs	r4, #0
 801edf6:	7808      	ldrb	r0, [r1, #0]
 801edf8:	f7ff ff8c 	bl	801ed14 <__hexdig_fun>
 801edfc:	1e43      	subs	r3, r0, #1
 801edfe:	b2db      	uxtb	r3, r3
 801ee00:	2b18      	cmp	r3, #24
 801ee02:	d830      	bhi.n	801ee66 <__gethex+0x126>
 801ee04:	f1a0 0210 	sub.w	r2, r0, #16
 801ee08:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801ee0c:	f7ff ff82 	bl	801ed14 <__hexdig_fun>
 801ee10:	f100 3cff 	add.w	ip, r0, #4294967295
 801ee14:	fa5f fc8c 	uxtb.w	ip, ip
 801ee18:	f1bc 0f18 	cmp.w	ip, #24
 801ee1c:	f04f 030a 	mov.w	r3, #10
 801ee20:	d91e      	bls.n	801ee60 <__gethex+0x120>
 801ee22:	b104      	cbz	r4, 801ee26 <__gethex+0xe6>
 801ee24:	4252      	negs	r2, r2
 801ee26:	4417      	add	r7, r2
 801ee28:	f8ca 1000 	str.w	r1, [sl]
 801ee2c:	b1ed      	cbz	r5, 801ee6a <__gethex+0x12a>
 801ee2e:	f1bb 0f00 	cmp.w	fp, #0
 801ee32:	bf0c      	ite	eq
 801ee34:	2506      	moveq	r5, #6
 801ee36:	2500      	movne	r5, #0
 801ee38:	4628      	mov	r0, r5
 801ee3a:	b005      	add	sp, #20
 801ee3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee40:	2500      	movs	r5, #0
 801ee42:	462c      	mov	r4, r5
 801ee44:	e7b0      	b.n	801eda8 <__gethex+0x68>
 801ee46:	2c00      	cmp	r4, #0
 801ee48:	d1c7      	bne.n	801edda <__gethex+0x9a>
 801ee4a:	4627      	mov	r7, r4
 801ee4c:	e7c7      	b.n	801edde <__gethex+0x9e>
 801ee4e:	464e      	mov	r6, r9
 801ee50:	462f      	mov	r7, r5
 801ee52:	2501      	movs	r5, #1
 801ee54:	e7c3      	b.n	801edde <__gethex+0x9e>
 801ee56:	2400      	movs	r4, #0
 801ee58:	1cb1      	adds	r1, r6, #2
 801ee5a:	e7cc      	b.n	801edf6 <__gethex+0xb6>
 801ee5c:	2401      	movs	r4, #1
 801ee5e:	e7fb      	b.n	801ee58 <__gethex+0x118>
 801ee60:	fb03 0002 	mla	r0, r3, r2, r0
 801ee64:	e7ce      	b.n	801ee04 <__gethex+0xc4>
 801ee66:	4631      	mov	r1, r6
 801ee68:	e7de      	b.n	801ee28 <__gethex+0xe8>
 801ee6a:	eba6 0309 	sub.w	r3, r6, r9
 801ee6e:	3b01      	subs	r3, #1
 801ee70:	4629      	mov	r1, r5
 801ee72:	2b07      	cmp	r3, #7
 801ee74:	dc0a      	bgt.n	801ee8c <__gethex+0x14c>
 801ee76:	9801      	ldr	r0, [sp, #4]
 801ee78:	f000 faf4 	bl	801f464 <_Balloc>
 801ee7c:	4604      	mov	r4, r0
 801ee7e:	b940      	cbnz	r0, 801ee92 <__gethex+0x152>
 801ee80:	4b5c      	ldr	r3, [pc, #368]	@ (801eff4 <__gethex+0x2b4>)
 801ee82:	4602      	mov	r2, r0
 801ee84:	21e4      	movs	r1, #228	@ 0xe4
 801ee86:	485c      	ldr	r0, [pc, #368]	@ (801eff8 <__gethex+0x2b8>)
 801ee88:	f001 fb4e 	bl	8020528 <__assert_func>
 801ee8c:	3101      	adds	r1, #1
 801ee8e:	105b      	asrs	r3, r3, #1
 801ee90:	e7ef      	b.n	801ee72 <__gethex+0x132>
 801ee92:	f100 0a14 	add.w	sl, r0, #20
 801ee96:	2300      	movs	r3, #0
 801ee98:	4655      	mov	r5, sl
 801ee9a:	469b      	mov	fp, r3
 801ee9c:	45b1      	cmp	r9, r6
 801ee9e:	d337      	bcc.n	801ef10 <__gethex+0x1d0>
 801eea0:	f845 bb04 	str.w	fp, [r5], #4
 801eea4:	eba5 050a 	sub.w	r5, r5, sl
 801eea8:	10ad      	asrs	r5, r5, #2
 801eeaa:	6125      	str	r5, [r4, #16]
 801eeac:	4658      	mov	r0, fp
 801eeae:	f000 fbcb 	bl	801f648 <__hi0bits>
 801eeb2:	016d      	lsls	r5, r5, #5
 801eeb4:	f8d8 6000 	ldr.w	r6, [r8]
 801eeb8:	1a2d      	subs	r5, r5, r0
 801eeba:	42b5      	cmp	r5, r6
 801eebc:	dd54      	ble.n	801ef68 <__gethex+0x228>
 801eebe:	1bad      	subs	r5, r5, r6
 801eec0:	4629      	mov	r1, r5
 801eec2:	4620      	mov	r0, r4
 801eec4:	f000 ff4d 	bl	801fd62 <__any_on>
 801eec8:	4681      	mov	r9, r0
 801eeca:	b178      	cbz	r0, 801eeec <__gethex+0x1ac>
 801eecc:	1e6b      	subs	r3, r5, #1
 801eece:	1159      	asrs	r1, r3, #5
 801eed0:	f003 021f 	and.w	r2, r3, #31
 801eed4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801eed8:	f04f 0901 	mov.w	r9, #1
 801eedc:	fa09 f202 	lsl.w	r2, r9, r2
 801eee0:	420a      	tst	r2, r1
 801eee2:	d003      	beq.n	801eeec <__gethex+0x1ac>
 801eee4:	454b      	cmp	r3, r9
 801eee6:	dc36      	bgt.n	801ef56 <__gethex+0x216>
 801eee8:	f04f 0902 	mov.w	r9, #2
 801eeec:	4629      	mov	r1, r5
 801eeee:	4620      	mov	r0, r4
 801eef0:	f7ff febe 	bl	801ec70 <rshift>
 801eef4:	442f      	add	r7, r5
 801eef6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801eefa:	42bb      	cmp	r3, r7
 801eefc:	da42      	bge.n	801ef84 <__gethex+0x244>
 801eefe:	9801      	ldr	r0, [sp, #4]
 801ef00:	4621      	mov	r1, r4
 801ef02:	f000 faef 	bl	801f4e4 <_Bfree>
 801ef06:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ef08:	2300      	movs	r3, #0
 801ef0a:	6013      	str	r3, [r2, #0]
 801ef0c:	25a3      	movs	r5, #163	@ 0xa3
 801ef0e:	e793      	b.n	801ee38 <__gethex+0xf8>
 801ef10:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801ef14:	2a2e      	cmp	r2, #46	@ 0x2e
 801ef16:	d012      	beq.n	801ef3e <__gethex+0x1fe>
 801ef18:	2b20      	cmp	r3, #32
 801ef1a:	d104      	bne.n	801ef26 <__gethex+0x1e6>
 801ef1c:	f845 bb04 	str.w	fp, [r5], #4
 801ef20:	f04f 0b00 	mov.w	fp, #0
 801ef24:	465b      	mov	r3, fp
 801ef26:	7830      	ldrb	r0, [r6, #0]
 801ef28:	9303      	str	r3, [sp, #12]
 801ef2a:	f7ff fef3 	bl	801ed14 <__hexdig_fun>
 801ef2e:	9b03      	ldr	r3, [sp, #12]
 801ef30:	f000 000f 	and.w	r0, r0, #15
 801ef34:	4098      	lsls	r0, r3
 801ef36:	ea4b 0b00 	orr.w	fp, fp, r0
 801ef3a:	3304      	adds	r3, #4
 801ef3c:	e7ae      	b.n	801ee9c <__gethex+0x15c>
 801ef3e:	45b1      	cmp	r9, r6
 801ef40:	d8ea      	bhi.n	801ef18 <__gethex+0x1d8>
 801ef42:	492b      	ldr	r1, [pc, #172]	@ (801eff0 <__gethex+0x2b0>)
 801ef44:	9303      	str	r3, [sp, #12]
 801ef46:	2201      	movs	r2, #1
 801ef48:	4630      	mov	r0, r6
 801ef4a:	f7ff fd84 	bl	801ea56 <strncmp>
 801ef4e:	9b03      	ldr	r3, [sp, #12]
 801ef50:	2800      	cmp	r0, #0
 801ef52:	d1e1      	bne.n	801ef18 <__gethex+0x1d8>
 801ef54:	e7a2      	b.n	801ee9c <__gethex+0x15c>
 801ef56:	1ea9      	subs	r1, r5, #2
 801ef58:	4620      	mov	r0, r4
 801ef5a:	f000 ff02 	bl	801fd62 <__any_on>
 801ef5e:	2800      	cmp	r0, #0
 801ef60:	d0c2      	beq.n	801eee8 <__gethex+0x1a8>
 801ef62:	f04f 0903 	mov.w	r9, #3
 801ef66:	e7c1      	b.n	801eeec <__gethex+0x1ac>
 801ef68:	da09      	bge.n	801ef7e <__gethex+0x23e>
 801ef6a:	1b75      	subs	r5, r6, r5
 801ef6c:	4621      	mov	r1, r4
 801ef6e:	9801      	ldr	r0, [sp, #4]
 801ef70:	462a      	mov	r2, r5
 801ef72:	f000 fcc7 	bl	801f904 <__lshift>
 801ef76:	1b7f      	subs	r7, r7, r5
 801ef78:	4604      	mov	r4, r0
 801ef7a:	f100 0a14 	add.w	sl, r0, #20
 801ef7e:	f04f 0900 	mov.w	r9, #0
 801ef82:	e7b8      	b.n	801eef6 <__gethex+0x1b6>
 801ef84:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801ef88:	42bd      	cmp	r5, r7
 801ef8a:	dd6f      	ble.n	801f06c <__gethex+0x32c>
 801ef8c:	1bed      	subs	r5, r5, r7
 801ef8e:	42ae      	cmp	r6, r5
 801ef90:	dc34      	bgt.n	801effc <__gethex+0x2bc>
 801ef92:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801ef96:	2b02      	cmp	r3, #2
 801ef98:	d022      	beq.n	801efe0 <__gethex+0x2a0>
 801ef9a:	2b03      	cmp	r3, #3
 801ef9c:	d024      	beq.n	801efe8 <__gethex+0x2a8>
 801ef9e:	2b01      	cmp	r3, #1
 801efa0:	d115      	bne.n	801efce <__gethex+0x28e>
 801efa2:	42ae      	cmp	r6, r5
 801efa4:	d113      	bne.n	801efce <__gethex+0x28e>
 801efa6:	2e01      	cmp	r6, #1
 801efa8:	d10b      	bne.n	801efc2 <__gethex+0x282>
 801efaa:	9a02      	ldr	r2, [sp, #8]
 801efac:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801efb0:	6013      	str	r3, [r2, #0]
 801efb2:	2301      	movs	r3, #1
 801efb4:	6123      	str	r3, [r4, #16]
 801efb6:	f8ca 3000 	str.w	r3, [sl]
 801efba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801efbc:	2562      	movs	r5, #98	@ 0x62
 801efbe:	601c      	str	r4, [r3, #0]
 801efc0:	e73a      	b.n	801ee38 <__gethex+0xf8>
 801efc2:	1e71      	subs	r1, r6, #1
 801efc4:	4620      	mov	r0, r4
 801efc6:	f000 fecc 	bl	801fd62 <__any_on>
 801efca:	2800      	cmp	r0, #0
 801efcc:	d1ed      	bne.n	801efaa <__gethex+0x26a>
 801efce:	9801      	ldr	r0, [sp, #4]
 801efd0:	4621      	mov	r1, r4
 801efd2:	f000 fa87 	bl	801f4e4 <_Bfree>
 801efd6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801efd8:	2300      	movs	r3, #0
 801efda:	6013      	str	r3, [r2, #0]
 801efdc:	2550      	movs	r5, #80	@ 0x50
 801efde:	e72b      	b.n	801ee38 <__gethex+0xf8>
 801efe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801efe2:	2b00      	cmp	r3, #0
 801efe4:	d1f3      	bne.n	801efce <__gethex+0x28e>
 801efe6:	e7e0      	b.n	801efaa <__gethex+0x26a>
 801efe8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801efea:	2b00      	cmp	r3, #0
 801efec:	d1dd      	bne.n	801efaa <__gethex+0x26a>
 801efee:	e7ee      	b.n	801efce <__gethex+0x28e>
 801eff0:	0802215c 	.word	0x0802215c
 801eff4:	08022172 	.word	0x08022172
 801eff8:	08022183 	.word	0x08022183
 801effc:	1e6f      	subs	r7, r5, #1
 801effe:	f1b9 0f00 	cmp.w	r9, #0
 801f002:	d130      	bne.n	801f066 <__gethex+0x326>
 801f004:	b127      	cbz	r7, 801f010 <__gethex+0x2d0>
 801f006:	4639      	mov	r1, r7
 801f008:	4620      	mov	r0, r4
 801f00a:	f000 feaa 	bl	801fd62 <__any_on>
 801f00e:	4681      	mov	r9, r0
 801f010:	117a      	asrs	r2, r7, #5
 801f012:	2301      	movs	r3, #1
 801f014:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801f018:	f007 071f 	and.w	r7, r7, #31
 801f01c:	40bb      	lsls	r3, r7
 801f01e:	4213      	tst	r3, r2
 801f020:	4629      	mov	r1, r5
 801f022:	4620      	mov	r0, r4
 801f024:	bf18      	it	ne
 801f026:	f049 0902 	orrne.w	r9, r9, #2
 801f02a:	f7ff fe21 	bl	801ec70 <rshift>
 801f02e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801f032:	1b76      	subs	r6, r6, r5
 801f034:	2502      	movs	r5, #2
 801f036:	f1b9 0f00 	cmp.w	r9, #0
 801f03a:	d047      	beq.n	801f0cc <__gethex+0x38c>
 801f03c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801f040:	2b02      	cmp	r3, #2
 801f042:	d015      	beq.n	801f070 <__gethex+0x330>
 801f044:	2b03      	cmp	r3, #3
 801f046:	d017      	beq.n	801f078 <__gethex+0x338>
 801f048:	2b01      	cmp	r3, #1
 801f04a:	d109      	bne.n	801f060 <__gethex+0x320>
 801f04c:	f019 0f02 	tst.w	r9, #2
 801f050:	d006      	beq.n	801f060 <__gethex+0x320>
 801f052:	f8da 3000 	ldr.w	r3, [sl]
 801f056:	ea49 0903 	orr.w	r9, r9, r3
 801f05a:	f019 0f01 	tst.w	r9, #1
 801f05e:	d10e      	bne.n	801f07e <__gethex+0x33e>
 801f060:	f045 0510 	orr.w	r5, r5, #16
 801f064:	e032      	b.n	801f0cc <__gethex+0x38c>
 801f066:	f04f 0901 	mov.w	r9, #1
 801f06a:	e7d1      	b.n	801f010 <__gethex+0x2d0>
 801f06c:	2501      	movs	r5, #1
 801f06e:	e7e2      	b.n	801f036 <__gethex+0x2f6>
 801f070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f072:	f1c3 0301 	rsb	r3, r3, #1
 801f076:	930f      	str	r3, [sp, #60]	@ 0x3c
 801f078:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f07a:	2b00      	cmp	r3, #0
 801f07c:	d0f0      	beq.n	801f060 <__gethex+0x320>
 801f07e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801f082:	f104 0314 	add.w	r3, r4, #20
 801f086:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801f08a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801f08e:	f04f 0c00 	mov.w	ip, #0
 801f092:	4618      	mov	r0, r3
 801f094:	f853 2b04 	ldr.w	r2, [r3], #4
 801f098:	f1b2 3fff 	cmp.w	r2, #4294967295
 801f09c:	d01b      	beq.n	801f0d6 <__gethex+0x396>
 801f09e:	3201      	adds	r2, #1
 801f0a0:	6002      	str	r2, [r0, #0]
 801f0a2:	2d02      	cmp	r5, #2
 801f0a4:	f104 0314 	add.w	r3, r4, #20
 801f0a8:	d13c      	bne.n	801f124 <__gethex+0x3e4>
 801f0aa:	f8d8 2000 	ldr.w	r2, [r8]
 801f0ae:	3a01      	subs	r2, #1
 801f0b0:	42b2      	cmp	r2, r6
 801f0b2:	d109      	bne.n	801f0c8 <__gethex+0x388>
 801f0b4:	1171      	asrs	r1, r6, #5
 801f0b6:	2201      	movs	r2, #1
 801f0b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801f0bc:	f006 061f 	and.w	r6, r6, #31
 801f0c0:	fa02 f606 	lsl.w	r6, r2, r6
 801f0c4:	421e      	tst	r6, r3
 801f0c6:	d13a      	bne.n	801f13e <__gethex+0x3fe>
 801f0c8:	f045 0520 	orr.w	r5, r5, #32
 801f0cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801f0ce:	601c      	str	r4, [r3, #0]
 801f0d0:	9b02      	ldr	r3, [sp, #8]
 801f0d2:	601f      	str	r7, [r3, #0]
 801f0d4:	e6b0      	b.n	801ee38 <__gethex+0xf8>
 801f0d6:	4299      	cmp	r1, r3
 801f0d8:	f843 cc04 	str.w	ip, [r3, #-4]
 801f0dc:	d8d9      	bhi.n	801f092 <__gethex+0x352>
 801f0de:	68a3      	ldr	r3, [r4, #8]
 801f0e0:	459b      	cmp	fp, r3
 801f0e2:	db17      	blt.n	801f114 <__gethex+0x3d4>
 801f0e4:	6861      	ldr	r1, [r4, #4]
 801f0e6:	9801      	ldr	r0, [sp, #4]
 801f0e8:	3101      	adds	r1, #1
 801f0ea:	f000 f9bb 	bl	801f464 <_Balloc>
 801f0ee:	4681      	mov	r9, r0
 801f0f0:	b918      	cbnz	r0, 801f0fa <__gethex+0x3ba>
 801f0f2:	4b1a      	ldr	r3, [pc, #104]	@ (801f15c <__gethex+0x41c>)
 801f0f4:	4602      	mov	r2, r0
 801f0f6:	2184      	movs	r1, #132	@ 0x84
 801f0f8:	e6c5      	b.n	801ee86 <__gethex+0x146>
 801f0fa:	6922      	ldr	r2, [r4, #16]
 801f0fc:	3202      	adds	r2, #2
 801f0fe:	f104 010c 	add.w	r1, r4, #12
 801f102:	0092      	lsls	r2, r2, #2
 801f104:	300c      	adds	r0, #12
 801f106:	f7ff fd54 	bl	801ebb2 <memcpy>
 801f10a:	4621      	mov	r1, r4
 801f10c:	9801      	ldr	r0, [sp, #4]
 801f10e:	f000 f9e9 	bl	801f4e4 <_Bfree>
 801f112:	464c      	mov	r4, r9
 801f114:	6923      	ldr	r3, [r4, #16]
 801f116:	1c5a      	adds	r2, r3, #1
 801f118:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801f11c:	6122      	str	r2, [r4, #16]
 801f11e:	2201      	movs	r2, #1
 801f120:	615a      	str	r2, [r3, #20]
 801f122:	e7be      	b.n	801f0a2 <__gethex+0x362>
 801f124:	6922      	ldr	r2, [r4, #16]
 801f126:	455a      	cmp	r2, fp
 801f128:	dd0b      	ble.n	801f142 <__gethex+0x402>
 801f12a:	2101      	movs	r1, #1
 801f12c:	4620      	mov	r0, r4
 801f12e:	f7ff fd9f 	bl	801ec70 <rshift>
 801f132:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801f136:	3701      	adds	r7, #1
 801f138:	42bb      	cmp	r3, r7
 801f13a:	f6ff aee0 	blt.w	801eefe <__gethex+0x1be>
 801f13e:	2501      	movs	r5, #1
 801f140:	e7c2      	b.n	801f0c8 <__gethex+0x388>
 801f142:	f016 061f 	ands.w	r6, r6, #31
 801f146:	d0fa      	beq.n	801f13e <__gethex+0x3fe>
 801f148:	4453      	add	r3, sl
 801f14a:	f1c6 0620 	rsb	r6, r6, #32
 801f14e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801f152:	f000 fa79 	bl	801f648 <__hi0bits>
 801f156:	42b0      	cmp	r0, r6
 801f158:	dbe7      	blt.n	801f12a <__gethex+0x3ea>
 801f15a:	e7f0      	b.n	801f13e <__gethex+0x3fe>
 801f15c:	08022172 	.word	0x08022172

0801f160 <L_shift>:
 801f160:	f1c2 0208 	rsb	r2, r2, #8
 801f164:	0092      	lsls	r2, r2, #2
 801f166:	b570      	push	{r4, r5, r6, lr}
 801f168:	f1c2 0620 	rsb	r6, r2, #32
 801f16c:	6843      	ldr	r3, [r0, #4]
 801f16e:	6804      	ldr	r4, [r0, #0]
 801f170:	fa03 f506 	lsl.w	r5, r3, r6
 801f174:	432c      	orrs	r4, r5
 801f176:	40d3      	lsrs	r3, r2
 801f178:	6004      	str	r4, [r0, #0]
 801f17a:	f840 3f04 	str.w	r3, [r0, #4]!
 801f17e:	4288      	cmp	r0, r1
 801f180:	d3f4      	bcc.n	801f16c <L_shift+0xc>
 801f182:	bd70      	pop	{r4, r5, r6, pc}

0801f184 <__match>:
 801f184:	b530      	push	{r4, r5, lr}
 801f186:	6803      	ldr	r3, [r0, #0]
 801f188:	3301      	adds	r3, #1
 801f18a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f18e:	b914      	cbnz	r4, 801f196 <__match+0x12>
 801f190:	6003      	str	r3, [r0, #0]
 801f192:	2001      	movs	r0, #1
 801f194:	bd30      	pop	{r4, r5, pc}
 801f196:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f19a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801f19e:	2d19      	cmp	r5, #25
 801f1a0:	bf98      	it	ls
 801f1a2:	3220      	addls	r2, #32
 801f1a4:	42a2      	cmp	r2, r4
 801f1a6:	d0f0      	beq.n	801f18a <__match+0x6>
 801f1a8:	2000      	movs	r0, #0
 801f1aa:	e7f3      	b.n	801f194 <__match+0x10>

0801f1ac <__hexnan>:
 801f1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f1b0:	680b      	ldr	r3, [r1, #0]
 801f1b2:	6801      	ldr	r1, [r0, #0]
 801f1b4:	115e      	asrs	r6, r3, #5
 801f1b6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801f1ba:	f013 031f 	ands.w	r3, r3, #31
 801f1be:	b087      	sub	sp, #28
 801f1c0:	bf18      	it	ne
 801f1c2:	3604      	addne	r6, #4
 801f1c4:	2500      	movs	r5, #0
 801f1c6:	1f37      	subs	r7, r6, #4
 801f1c8:	4682      	mov	sl, r0
 801f1ca:	4690      	mov	r8, r2
 801f1cc:	9301      	str	r3, [sp, #4]
 801f1ce:	f846 5c04 	str.w	r5, [r6, #-4]
 801f1d2:	46b9      	mov	r9, r7
 801f1d4:	463c      	mov	r4, r7
 801f1d6:	9502      	str	r5, [sp, #8]
 801f1d8:	46ab      	mov	fp, r5
 801f1da:	784a      	ldrb	r2, [r1, #1]
 801f1dc:	1c4b      	adds	r3, r1, #1
 801f1de:	9303      	str	r3, [sp, #12]
 801f1e0:	b342      	cbz	r2, 801f234 <__hexnan+0x88>
 801f1e2:	4610      	mov	r0, r2
 801f1e4:	9105      	str	r1, [sp, #20]
 801f1e6:	9204      	str	r2, [sp, #16]
 801f1e8:	f7ff fd94 	bl	801ed14 <__hexdig_fun>
 801f1ec:	2800      	cmp	r0, #0
 801f1ee:	d151      	bne.n	801f294 <__hexnan+0xe8>
 801f1f0:	9a04      	ldr	r2, [sp, #16]
 801f1f2:	9905      	ldr	r1, [sp, #20]
 801f1f4:	2a20      	cmp	r2, #32
 801f1f6:	d818      	bhi.n	801f22a <__hexnan+0x7e>
 801f1f8:	9b02      	ldr	r3, [sp, #8]
 801f1fa:	459b      	cmp	fp, r3
 801f1fc:	dd13      	ble.n	801f226 <__hexnan+0x7a>
 801f1fe:	454c      	cmp	r4, r9
 801f200:	d206      	bcs.n	801f210 <__hexnan+0x64>
 801f202:	2d07      	cmp	r5, #7
 801f204:	dc04      	bgt.n	801f210 <__hexnan+0x64>
 801f206:	462a      	mov	r2, r5
 801f208:	4649      	mov	r1, r9
 801f20a:	4620      	mov	r0, r4
 801f20c:	f7ff ffa8 	bl	801f160 <L_shift>
 801f210:	4544      	cmp	r4, r8
 801f212:	d952      	bls.n	801f2ba <__hexnan+0x10e>
 801f214:	2300      	movs	r3, #0
 801f216:	f1a4 0904 	sub.w	r9, r4, #4
 801f21a:	f844 3c04 	str.w	r3, [r4, #-4]
 801f21e:	f8cd b008 	str.w	fp, [sp, #8]
 801f222:	464c      	mov	r4, r9
 801f224:	461d      	mov	r5, r3
 801f226:	9903      	ldr	r1, [sp, #12]
 801f228:	e7d7      	b.n	801f1da <__hexnan+0x2e>
 801f22a:	2a29      	cmp	r2, #41	@ 0x29
 801f22c:	d157      	bne.n	801f2de <__hexnan+0x132>
 801f22e:	3102      	adds	r1, #2
 801f230:	f8ca 1000 	str.w	r1, [sl]
 801f234:	f1bb 0f00 	cmp.w	fp, #0
 801f238:	d051      	beq.n	801f2de <__hexnan+0x132>
 801f23a:	454c      	cmp	r4, r9
 801f23c:	d206      	bcs.n	801f24c <__hexnan+0xa0>
 801f23e:	2d07      	cmp	r5, #7
 801f240:	dc04      	bgt.n	801f24c <__hexnan+0xa0>
 801f242:	462a      	mov	r2, r5
 801f244:	4649      	mov	r1, r9
 801f246:	4620      	mov	r0, r4
 801f248:	f7ff ff8a 	bl	801f160 <L_shift>
 801f24c:	4544      	cmp	r4, r8
 801f24e:	d936      	bls.n	801f2be <__hexnan+0x112>
 801f250:	f1a8 0204 	sub.w	r2, r8, #4
 801f254:	4623      	mov	r3, r4
 801f256:	f853 1b04 	ldr.w	r1, [r3], #4
 801f25a:	f842 1f04 	str.w	r1, [r2, #4]!
 801f25e:	429f      	cmp	r7, r3
 801f260:	d2f9      	bcs.n	801f256 <__hexnan+0xaa>
 801f262:	1b3b      	subs	r3, r7, r4
 801f264:	f023 0303 	bic.w	r3, r3, #3
 801f268:	3304      	adds	r3, #4
 801f26a:	3401      	adds	r4, #1
 801f26c:	3e03      	subs	r6, #3
 801f26e:	42b4      	cmp	r4, r6
 801f270:	bf88      	it	hi
 801f272:	2304      	movhi	r3, #4
 801f274:	4443      	add	r3, r8
 801f276:	2200      	movs	r2, #0
 801f278:	f843 2b04 	str.w	r2, [r3], #4
 801f27c:	429f      	cmp	r7, r3
 801f27e:	d2fb      	bcs.n	801f278 <__hexnan+0xcc>
 801f280:	683b      	ldr	r3, [r7, #0]
 801f282:	b91b      	cbnz	r3, 801f28c <__hexnan+0xe0>
 801f284:	4547      	cmp	r7, r8
 801f286:	d128      	bne.n	801f2da <__hexnan+0x12e>
 801f288:	2301      	movs	r3, #1
 801f28a:	603b      	str	r3, [r7, #0]
 801f28c:	2005      	movs	r0, #5
 801f28e:	b007      	add	sp, #28
 801f290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f294:	3501      	adds	r5, #1
 801f296:	2d08      	cmp	r5, #8
 801f298:	f10b 0b01 	add.w	fp, fp, #1
 801f29c:	dd06      	ble.n	801f2ac <__hexnan+0x100>
 801f29e:	4544      	cmp	r4, r8
 801f2a0:	d9c1      	bls.n	801f226 <__hexnan+0x7a>
 801f2a2:	2300      	movs	r3, #0
 801f2a4:	f844 3c04 	str.w	r3, [r4, #-4]
 801f2a8:	2501      	movs	r5, #1
 801f2aa:	3c04      	subs	r4, #4
 801f2ac:	6822      	ldr	r2, [r4, #0]
 801f2ae:	f000 000f 	and.w	r0, r0, #15
 801f2b2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801f2b6:	6020      	str	r0, [r4, #0]
 801f2b8:	e7b5      	b.n	801f226 <__hexnan+0x7a>
 801f2ba:	2508      	movs	r5, #8
 801f2bc:	e7b3      	b.n	801f226 <__hexnan+0x7a>
 801f2be:	9b01      	ldr	r3, [sp, #4]
 801f2c0:	2b00      	cmp	r3, #0
 801f2c2:	d0dd      	beq.n	801f280 <__hexnan+0xd4>
 801f2c4:	f1c3 0320 	rsb	r3, r3, #32
 801f2c8:	f04f 32ff 	mov.w	r2, #4294967295
 801f2cc:	40da      	lsrs	r2, r3
 801f2ce:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801f2d2:	4013      	ands	r3, r2
 801f2d4:	f846 3c04 	str.w	r3, [r6, #-4]
 801f2d8:	e7d2      	b.n	801f280 <__hexnan+0xd4>
 801f2da:	3f04      	subs	r7, #4
 801f2dc:	e7d0      	b.n	801f280 <__hexnan+0xd4>
 801f2de:	2004      	movs	r0, #4
 801f2e0:	e7d5      	b.n	801f28e <__hexnan+0xe2>
	...

0801f2e4 <sbrk_aligned>:
 801f2e4:	b570      	push	{r4, r5, r6, lr}
 801f2e6:	4e0f      	ldr	r6, [pc, #60]	@ (801f324 <sbrk_aligned+0x40>)
 801f2e8:	460c      	mov	r4, r1
 801f2ea:	6831      	ldr	r1, [r6, #0]
 801f2ec:	4605      	mov	r5, r0
 801f2ee:	b911      	cbnz	r1, 801f2f6 <sbrk_aligned+0x12>
 801f2f0:	f001 f90a 	bl	8020508 <_sbrk_r>
 801f2f4:	6030      	str	r0, [r6, #0]
 801f2f6:	4621      	mov	r1, r4
 801f2f8:	4628      	mov	r0, r5
 801f2fa:	f001 f905 	bl	8020508 <_sbrk_r>
 801f2fe:	1c43      	adds	r3, r0, #1
 801f300:	d103      	bne.n	801f30a <sbrk_aligned+0x26>
 801f302:	f04f 34ff 	mov.w	r4, #4294967295
 801f306:	4620      	mov	r0, r4
 801f308:	bd70      	pop	{r4, r5, r6, pc}
 801f30a:	1cc4      	adds	r4, r0, #3
 801f30c:	f024 0403 	bic.w	r4, r4, #3
 801f310:	42a0      	cmp	r0, r4
 801f312:	d0f8      	beq.n	801f306 <sbrk_aligned+0x22>
 801f314:	1a21      	subs	r1, r4, r0
 801f316:	4628      	mov	r0, r5
 801f318:	f001 f8f6 	bl	8020508 <_sbrk_r>
 801f31c:	3001      	adds	r0, #1
 801f31e:	d1f2      	bne.n	801f306 <sbrk_aligned+0x22>
 801f320:	e7ef      	b.n	801f302 <sbrk_aligned+0x1e>
 801f322:	bf00      	nop
 801f324:	20002af8 	.word	0x20002af8

0801f328 <_malloc_r>:
 801f328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f32c:	1ccd      	adds	r5, r1, #3
 801f32e:	f025 0503 	bic.w	r5, r5, #3
 801f332:	3508      	adds	r5, #8
 801f334:	2d0c      	cmp	r5, #12
 801f336:	bf38      	it	cc
 801f338:	250c      	movcc	r5, #12
 801f33a:	2d00      	cmp	r5, #0
 801f33c:	4606      	mov	r6, r0
 801f33e:	db01      	blt.n	801f344 <_malloc_r+0x1c>
 801f340:	42a9      	cmp	r1, r5
 801f342:	d904      	bls.n	801f34e <_malloc_r+0x26>
 801f344:	230c      	movs	r3, #12
 801f346:	6033      	str	r3, [r6, #0]
 801f348:	2000      	movs	r0, #0
 801f34a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f34e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801f424 <_malloc_r+0xfc>
 801f352:	f000 f87b 	bl	801f44c <__malloc_lock>
 801f356:	f8d8 3000 	ldr.w	r3, [r8]
 801f35a:	461c      	mov	r4, r3
 801f35c:	bb44      	cbnz	r4, 801f3b0 <_malloc_r+0x88>
 801f35e:	4629      	mov	r1, r5
 801f360:	4630      	mov	r0, r6
 801f362:	f7ff ffbf 	bl	801f2e4 <sbrk_aligned>
 801f366:	1c43      	adds	r3, r0, #1
 801f368:	4604      	mov	r4, r0
 801f36a:	d158      	bne.n	801f41e <_malloc_r+0xf6>
 801f36c:	f8d8 4000 	ldr.w	r4, [r8]
 801f370:	4627      	mov	r7, r4
 801f372:	2f00      	cmp	r7, #0
 801f374:	d143      	bne.n	801f3fe <_malloc_r+0xd6>
 801f376:	2c00      	cmp	r4, #0
 801f378:	d04b      	beq.n	801f412 <_malloc_r+0xea>
 801f37a:	6823      	ldr	r3, [r4, #0]
 801f37c:	4639      	mov	r1, r7
 801f37e:	4630      	mov	r0, r6
 801f380:	eb04 0903 	add.w	r9, r4, r3
 801f384:	f001 f8c0 	bl	8020508 <_sbrk_r>
 801f388:	4581      	cmp	r9, r0
 801f38a:	d142      	bne.n	801f412 <_malloc_r+0xea>
 801f38c:	6821      	ldr	r1, [r4, #0]
 801f38e:	1a6d      	subs	r5, r5, r1
 801f390:	4629      	mov	r1, r5
 801f392:	4630      	mov	r0, r6
 801f394:	f7ff ffa6 	bl	801f2e4 <sbrk_aligned>
 801f398:	3001      	adds	r0, #1
 801f39a:	d03a      	beq.n	801f412 <_malloc_r+0xea>
 801f39c:	6823      	ldr	r3, [r4, #0]
 801f39e:	442b      	add	r3, r5
 801f3a0:	6023      	str	r3, [r4, #0]
 801f3a2:	f8d8 3000 	ldr.w	r3, [r8]
 801f3a6:	685a      	ldr	r2, [r3, #4]
 801f3a8:	bb62      	cbnz	r2, 801f404 <_malloc_r+0xdc>
 801f3aa:	f8c8 7000 	str.w	r7, [r8]
 801f3ae:	e00f      	b.n	801f3d0 <_malloc_r+0xa8>
 801f3b0:	6822      	ldr	r2, [r4, #0]
 801f3b2:	1b52      	subs	r2, r2, r5
 801f3b4:	d420      	bmi.n	801f3f8 <_malloc_r+0xd0>
 801f3b6:	2a0b      	cmp	r2, #11
 801f3b8:	d917      	bls.n	801f3ea <_malloc_r+0xc2>
 801f3ba:	1961      	adds	r1, r4, r5
 801f3bc:	42a3      	cmp	r3, r4
 801f3be:	6025      	str	r5, [r4, #0]
 801f3c0:	bf18      	it	ne
 801f3c2:	6059      	strne	r1, [r3, #4]
 801f3c4:	6863      	ldr	r3, [r4, #4]
 801f3c6:	bf08      	it	eq
 801f3c8:	f8c8 1000 	streq.w	r1, [r8]
 801f3cc:	5162      	str	r2, [r4, r5]
 801f3ce:	604b      	str	r3, [r1, #4]
 801f3d0:	4630      	mov	r0, r6
 801f3d2:	f000 f841 	bl	801f458 <__malloc_unlock>
 801f3d6:	f104 000b 	add.w	r0, r4, #11
 801f3da:	1d23      	adds	r3, r4, #4
 801f3dc:	f020 0007 	bic.w	r0, r0, #7
 801f3e0:	1ac2      	subs	r2, r0, r3
 801f3e2:	bf1c      	itt	ne
 801f3e4:	1a1b      	subne	r3, r3, r0
 801f3e6:	50a3      	strne	r3, [r4, r2]
 801f3e8:	e7af      	b.n	801f34a <_malloc_r+0x22>
 801f3ea:	6862      	ldr	r2, [r4, #4]
 801f3ec:	42a3      	cmp	r3, r4
 801f3ee:	bf0c      	ite	eq
 801f3f0:	f8c8 2000 	streq.w	r2, [r8]
 801f3f4:	605a      	strne	r2, [r3, #4]
 801f3f6:	e7eb      	b.n	801f3d0 <_malloc_r+0xa8>
 801f3f8:	4623      	mov	r3, r4
 801f3fa:	6864      	ldr	r4, [r4, #4]
 801f3fc:	e7ae      	b.n	801f35c <_malloc_r+0x34>
 801f3fe:	463c      	mov	r4, r7
 801f400:	687f      	ldr	r7, [r7, #4]
 801f402:	e7b6      	b.n	801f372 <_malloc_r+0x4a>
 801f404:	461a      	mov	r2, r3
 801f406:	685b      	ldr	r3, [r3, #4]
 801f408:	42a3      	cmp	r3, r4
 801f40a:	d1fb      	bne.n	801f404 <_malloc_r+0xdc>
 801f40c:	2300      	movs	r3, #0
 801f40e:	6053      	str	r3, [r2, #4]
 801f410:	e7de      	b.n	801f3d0 <_malloc_r+0xa8>
 801f412:	230c      	movs	r3, #12
 801f414:	6033      	str	r3, [r6, #0]
 801f416:	4630      	mov	r0, r6
 801f418:	f000 f81e 	bl	801f458 <__malloc_unlock>
 801f41c:	e794      	b.n	801f348 <_malloc_r+0x20>
 801f41e:	6005      	str	r5, [r0, #0]
 801f420:	e7d6      	b.n	801f3d0 <_malloc_r+0xa8>
 801f422:	bf00      	nop
 801f424:	20002afc 	.word	0x20002afc

0801f428 <__ascii_mbtowc>:
 801f428:	b082      	sub	sp, #8
 801f42a:	b901      	cbnz	r1, 801f42e <__ascii_mbtowc+0x6>
 801f42c:	a901      	add	r1, sp, #4
 801f42e:	b142      	cbz	r2, 801f442 <__ascii_mbtowc+0x1a>
 801f430:	b14b      	cbz	r3, 801f446 <__ascii_mbtowc+0x1e>
 801f432:	7813      	ldrb	r3, [r2, #0]
 801f434:	600b      	str	r3, [r1, #0]
 801f436:	7812      	ldrb	r2, [r2, #0]
 801f438:	1e10      	subs	r0, r2, #0
 801f43a:	bf18      	it	ne
 801f43c:	2001      	movne	r0, #1
 801f43e:	b002      	add	sp, #8
 801f440:	4770      	bx	lr
 801f442:	4610      	mov	r0, r2
 801f444:	e7fb      	b.n	801f43e <__ascii_mbtowc+0x16>
 801f446:	f06f 0001 	mvn.w	r0, #1
 801f44a:	e7f8      	b.n	801f43e <__ascii_mbtowc+0x16>

0801f44c <__malloc_lock>:
 801f44c:	4801      	ldr	r0, [pc, #4]	@ (801f454 <__malloc_lock+0x8>)
 801f44e:	f7ff bbae 	b.w	801ebae <__retarget_lock_acquire_recursive>
 801f452:	bf00      	nop
 801f454:	20002af4 	.word	0x20002af4

0801f458 <__malloc_unlock>:
 801f458:	4801      	ldr	r0, [pc, #4]	@ (801f460 <__malloc_unlock+0x8>)
 801f45a:	f7ff bba9 	b.w	801ebb0 <__retarget_lock_release_recursive>
 801f45e:	bf00      	nop
 801f460:	20002af4 	.word	0x20002af4

0801f464 <_Balloc>:
 801f464:	b570      	push	{r4, r5, r6, lr}
 801f466:	69c6      	ldr	r6, [r0, #28]
 801f468:	4604      	mov	r4, r0
 801f46a:	460d      	mov	r5, r1
 801f46c:	b976      	cbnz	r6, 801f48c <_Balloc+0x28>
 801f46e:	2010      	movs	r0, #16
 801f470:	f001 f88c 	bl	802058c <malloc>
 801f474:	4602      	mov	r2, r0
 801f476:	61e0      	str	r0, [r4, #28]
 801f478:	b920      	cbnz	r0, 801f484 <_Balloc+0x20>
 801f47a:	4b18      	ldr	r3, [pc, #96]	@ (801f4dc <_Balloc+0x78>)
 801f47c:	4818      	ldr	r0, [pc, #96]	@ (801f4e0 <_Balloc+0x7c>)
 801f47e:	216b      	movs	r1, #107	@ 0x6b
 801f480:	f001 f852 	bl	8020528 <__assert_func>
 801f484:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801f488:	6006      	str	r6, [r0, #0]
 801f48a:	60c6      	str	r6, [r0, #12]
 801f48c:	69e6      	ldr	r6, [r4, #28]
 801f48e:	68f3      	ldr	r3, [r6, #12]
 801f490:	b183      	cbz	r3, 801f4b4 <_Balloc+0x50>
 801f492:	69e3      	ldr	r3, [r4, #28]
 801f494:	68db      	ldr	r3, [r3, #12]
 801f496:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801f49a:	b9b8      	cbnz	r0, 801f4cc <_Balloc+0x68>
 801f49c:	2101      	movs	r1, #1
 801f49e:	fa01 f605 	lsl.w	r6, r1, r5
 801f4a2:	1d72      	adds	r2, r6, #5
 801f4a4:	0092      	lsls	r2, r2, #2
 801f4a6:	4620      	mov	r0, r4
 801f4a8:	f001 f85c 	bl	8020564 <_calloc_r>
 801f4ac:	b160      	cbz	r0, 801f4c8 <_Balloc+0x64>
 801f4ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801f4b2:	e00e      	b.n	801f4d2 <_Balloc+0x6e>
 801f4b4:	2221      	movs	r2, #33	@ 0x21
 801f4b6:	2104      	movs	r1, #4
 801f4b8:	4620      	mov	r0, r4
 801f4ba:	f001 f853 	bl	8020564 <_calloc_r>
 801f4be:	69e3      	ldr	r3, [r4, #28]
 801f4c0:	60f0      	str	r0, [r6, #12]
 801f4c2:	68db      	ldr	r3, [r3, #12]
 801f4c4:	2b00      	cmp	r3, #0
 801f4c6:	d1e4      	bne.n	801f492 <_Balloc+0x2e>
 801f4c8:	2000      	movs	r0, #0
 801f4ca:	bd70      	pop	{r4, r5, r6, pc}
 801f4cc:	6802      	ldr	r2, [r0, #0]
 801f4ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801f4d2:	2300      	movs	r3, #0
 801f4d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801f4d8:	e7f7      	b.n	801f4ca <_Balloc+0x66>
 801f4da:	bf00      	nop
 801f4dc:	080221e3 	.word	0x080221e3
 801f4e0:	080221fa 	.word	0x080221fa

0801f4e4 <_Bfree>:
 801f4e4:	b570      	push	{r4, r5, r6, lr}
 801f4e6:	69c6      	ldr	r6, [r0, #28]
 801f4e8:	4605      	mov	r5, r0
 801f4ea:	460c      	mov	r4, r1
 801f4ec:	b976      	cbnz	r6, 801f50c <_Bfree+0x28>
 801f4ee:	2010      	movs	r0, #16
 801f4f0:	f001 f84c 	bl	802058c <malloc>
 801f4f4:	4602      	mov	r2, r0
 801f4f6:	61e8      	str	r0, [r5, #28]
 801f4f8:	b920      	cbnz	r0, 801f504 <_Bfree+0x20>
 801f4fa:	4b09      	ldr	r3, [pc, #36]	@ (801f520 <_Bfree+0x3c>)
 801f4fc:	4809      	ldr	r0, [pc, #36]	@ (801f524 <_Bfree+0x40>)
 801f4fe:	218f      	movs	r1, #143	@ 0x8f
 801f500:	f001 f812 	bl	8020528 <__assert_func>
 801f504:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801f508:	6006      	str	r6, [r0, #0]
 801f50a:	60c6      	str	r6, [r0, #12]
 801f50c:	b13c      	cbz	r4, 801f51e <_Bfree+0x3a>
 801f50e:	69eb      	ldr	r3, [r5, #28]
 801f510:	6862      	ldr	r2, [r4, #4]
 801f512:	68db      	ldr	r3, [r3, #12]
 801f514:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801f518:	6021      	str	r1, [r4, #0]
 801f51a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801f51e:	bd70      	pop	{r4, r5, r6, pc}
 801f520:	080221e3 	.word	0x080221e3
 801f524:	080221fa 	.word	0x080221fa

0801f528 <__multadd>:
 801f528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f52c:	690d      	ldr	r5, [r1, #16]
 801f52e:	4607      	mov	r7, r0
 801f530:	460c      	mov	r4, r1
 801f532:	461e      	mov	r6, r3
 801f534:	f101 0c14 	add.w	ip, r1, #20
 801f538:	2000      	movs	r0, #0
 801f53a:	f8dc 3000 	ldr.w	r3, [ip]
 801f53e:	b299      	uxth	r1, r3
 801f540:	fb02 6101 	mla	r1, r2, r1, r6
 801f544:	0c1e      	lsrs	r6, r3, #16
 801f546:	0c0b      	lsrs	r3, r1, #16
 801f548:	fb02 3306 	mla	r3, r2, r6, r3
 801f54c:	b289      	uxth	r1, r1
 801f54e:	3001      	adds	r0, #1
 801f550:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801f554:	4285      	cmp	r5, r0
 801f556:	f84c 1b04 	str.w	r1, [ip], #4
 801f55a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801f55e:	dcec      	bgt.n	801f53a <__multadd+0x12>
 801f560:	b30e      	cbz	r6, 801f5a6 <__multadd+0x7e>
 801f562:	68a3      	ldr	r3, [r4, #8]
 801f564:	42ab      	cmp	r3, r5
 801f566:	dc19      	bgt.n	801f59c <__multadd+0x74>
 801f568:	6861      	ldr	r1, [r4, #4]
 801f56a:	4638      	mov	r0, r7
 801f56c:	3101      	adds	r1, #1
 801f56e:	f7ff ff79 	bl	801f464 <_Balloc>
 801f572:	4680      	mov	r8, r0
 801f574:	b928      	cbnz	r0, 801f582 <__multadd+0x5a>
 801f576:	4602      	mov	r2, r0
 801f578:	4b0c      	ldr	r3, [pc, #48]	@ (801f5ac <__multadd+0x84>)
 801f57a:	480d      	ldr	r0, [pc, #52]	@ (801f5b0 <__multadd+0x88>)
 801f57c:	21ba      	movs	r1, #186	@ 0xba
 801f57e:	f000 ffd3 	bl	8020528 <__assert_func>
 801f582:	6922      	ldr	r2, [r4, #16]
 801f584:	3202      	adds	r2, #2
 801f586:	f104 010c 	add.w	r1, r4, #12
 801f58a:	0092      	lsls	r2, r2, #2
 801f58c:	300c      	adds	r0, #12
 801f58e:	f7ff fb10 	bl	801ebb2 <memcpy>
 801f592:	4621      	mov	r1, r4
 801f594:	4638      	mov	r0, r7
 801f596:	f7ff ffa5 	bl	801f4e4 <_Bfree>
 801f59a:	4644      	mov	r4, r8
 801f59c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801f5a0:	3501      	adds	r5, #1
 801f5a2:	615e      	str	r6, [r3, #20]
 801f5a4:	6125      	str	r5, [r4, #16]
 801f5a6:	4620      	mov	r0, r4
 801f5a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f5ac:	08022172 	.word	0x08022172
 801f5b0:	080221fa 	.word	0x080221fa

0801f5b4 <__s2b>:
 801f5b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f5b8:	460c      	mov	r4, r1
 801f5ba:	4615      	mov	r5, r2
 801f5bc:	461f      	mov	r7, r3
 801f5be:	2209      	movs	r2, #9
 801f5c0:	3308      	adds	r3, #8
 801f5c2:	4606      	mov	r6, r0
 801f5c4:	fb93 f3f2 	sdiv	r3, r3, r2
 801f5c8:	2100      	movs	r1, #0
 801f5ca:	2201      	movs	r2, #1
 801f5cc:	429a      	cmp	r2, r3
 801f5ce:	db09      	blt.n	801f5e4 <__s2b+0x30>
 801f5d0:	4630      	mov	r0, r6
 801f5d2:	f7ff ff47 	bl	801f464 <_Balloc>
 801f5d6:	b940      	cbnz	r0, 801f5ea <__s2b+0x36>
 801f5d8:	4602      	mov	r2, r0
 801f5da:	4b19      	ldr	r3, [pc, #100]	@ (801f640 <__s2b+0x8c>)
 801f5dc:	4819      	ldr	r0, [pc, #100]	@ (801f644 <__s2b+0x90>)
 801f5de:	21d3      	movs	r1, #211	@ 0xd3
 801f5e0:	f000 ffa2 	bl	8020528 <__assert_func>
 801f5e4:	0052      	lsls	r2, r2, #1
 801f5e6:	3101      	adds	r1, #1
 801f5e8:	e7f0      	b.n	801f5cc <__s2b+0x18>
 801f5ea:	9b08      	ldr	r3, [sp, #32]
 801f5ec:	6143      	str	r3, [r0, #20]
 801f5ee:	2d09      	cmp	r5, #9
 801f5f0:	f04f 0301 	mov.w	r3, #1
 801f5f4:	6103      	str	r3, [r0, #16]
 801f5f6:	dd16      	ble.n	801f626 <__s2b+0x72>
 801f5f8:	f104 0909 	add.w	r9, r4, #9
 801f5fc:	46c8      	mov	r8, r9
 801f5fe:	442c      	add	r4, r5
 801f600:	f818 3b01 	ldrb.w	r3, [r8], #1
 801f604:	4601      	mov	r1, r0
 801f606:	3b30      	subs	r3, #48	@ 0x30
 801f608:	220a      	movs	r2, #10
 801f60a:	4630      	mov	r0, r6
 801f60c:	f7ff ff8c 	bl	801f528 <__multadd>
 801f610:	45a0      	cmp	r8, r4
 801f612:	d1f5      	bne.n	801f600 <__s2b+0x4c>
 801f614:	f1a5 0408 	sub.w	r4, r5, #8
 801f618:	444c      	add	r4, r9
 801f61a:	1b2d      	subs	r5, r5, r4
 801f61c:	1963      	adds	r3, r4, r5
 801f61e:	42bb      	cmp	r3, r7
 801f620:	db04      	blt.n	801f62c <__s2b+0x78>
 801f622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f626:	340a      	adds	r4, #10
 801f628:	2509      	movs	r5, #9
 801f62a:	e7f6      	b.n	801f61a <__s2b+0x66>
 801f62c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801f630:	4601      	mov	r1, r0
 801f632:	3b30      	subs	r3, #48	@ 0x30
 801f634:	220a      	movs	r2, #10
 801f636:	4630      	mov	r0, r6
 801f638:	f7ff ff76 	bl	801f528 <__multadd>
 801f63c:	e7ee      	b.n	801f61c <__s2b+0x68>
 801f63e:	bf00      	nop
 801f640:	08022172 	.word	0x08022172
 801f644:	080221fa 	.word	0x080221fa

0801f648 <__hi0bits>:
 801f648:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801f64c:	4603      	mov	r3, r0
 801f64e:	bf36      	itet	cc
 801f650:	0403      	lslcc	r3, r0, #16
 801f652:	2000      	movcs	r0, #0
 801f654:	2010      	movcc	r0, #16
 801f656:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801f65a:	bf3c      	itt	cc
 801f65c:	021b      	lslcc	r3, r3, #8
 801f65e:	3008      	addcc	r0, #8
 801f660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801f664:	bf3c      	itt	cc
 801f666:	011b      	lslcc	r3, r3, #4
 801f668:	3004      	addcc	r0, #4
 801f66a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f66e:	bf3c      	itt	cc
 801f670:	009b      	lslcc	r3, r3, #2
 801f672:	3002      	addcc	r0, #2
 801f674:	2b00      	cmp	r3, #0
 801f676:	db05      	blt.n	801f684 <__hi0bits+0x3c>
 801f678:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801f67c:	f100 0001 	add.w	r0, r0, #1
 801f680:	bf08      	it	eq
 801f682:	2020      	moveq	r0, #32
 801f684:	4770      	bx	lr

0801f686 <__lo0bits>:
 801f686:	6803      	ldr	r3, [r0, #0]
 801f688:	4602      	mov	r2, r0
 801f68a:	f013 0007 	ands.w	r0, r3, #7
 801f68e:	d00b      	beq.n	801f6a8 <__lo0bits+0x22>
 801f690:	07d9      	lsls	r1, r3, #31
 801f692:	d421      	bmi.n	801f6d8 <__lo0bits+0x52>
 801f694:	0798      	lsls	r0, r3, #30
 801f696:	bf49      	itett	mi
 801f698:	085b      	lsrmi	r3, r3, #1
 801f69a:	089b      	lsrpl	r3, r3, #2
 801f69c:	2001      	movmi	r0, #1
 801f69e:	6013      	strmi	r3, [r2, #0]
 801f6a0:	bf5c      	itt	pl
 801f6a2:	6013      	strpl	r3, [r2, #0]
 801f6a4:	2002      	movpl	r0, #2
 801f6a6:	4770      	bx	lr
 801f6a8:	b299      	uxth	r1, r3
 801f6aa:	b909      	cbnz	r1, 801f6b0 <__lo0bits+0x2a>
 801f6ac:	0c1b      	lsrs	r3, r3, #16
 801f6ae:	2010      	movs	r0, #16
 801f6b0:	b2d9      	uxtb	r1, r3
 801f6b2:	b909      	cbnz	r1, 801f6b8 <__lo0bits+0x32>
 801f6b4:	3008      	adds	r0, #8
 801f6b6:	0a1b      	lsrs	r3, r3, #8
 801f6b8:	0719      	lsls	r1, r3, #28
 801f6ba:	bf04      	itt	eq
 801f6bc:	091b      	lsreq	r3, r3, #4
 801f6be:	3004      	addeq	r0, #4
 801f6c0:	0799      	lsls	r1, r3, #30
 801f6c2:	bf04      	itt	eq
 801f6c4:	089b      	lsreq	r3, r3, #2
 801f6c6:	3002      	addeq	r0, #2
 801f6c8:	07d9      	lsls	r1, r3, #31
 801f6ca:	d403      	bmi.n	801f6d4 <__lo0bits+0x4e>
 801f6cc:	085b      	lsrs	r3, r3, #1
 801f6ce:	f100 0001 	add.w	r0, r0, #1
 801f6d2:	d003      	beq.n	801f6dc <__lo0bits+0x56>
 801f6d4:	6013      	str	r3, [r2, #0]
 801f6d6:	4770      	bx	lr
 801f6d8:	2000      	movs	r0, #0
 801f6da:	4770      	bx	lr
 801f6dc:	2020      	movs	r0, #32
 801f6de:	4770      	bx	lr

0801f6e0 <__i2b>:
 801f6e0:	b510      	push	{r4, lr}
 801f6e2:	460c      	mov	r4, r1
 801f6e4:	2101      	movs	r1, #1
 801f6e6:	f7ff febd 	bl	801f464 <_Balloc>
 801f6ea:	4602      	mov	r2, r0
 801f6ec:	b928      	cbnz	r0, 801f6fa <__i2b+0x1a>
 801f6ee:	4b05      	ldr	r3, [pc, #20]	@ (801f704 <__i2b+0x24>)
 801f6f0:	4805      	ldr	r0, [pc, #20]	@ (801f708 <__i2b+0x28>)
 801f6f2:	f240 1145 	movw	r1, #325	@ 0x145
 801f6f6:	f000 ff17 	bl	8020528 <__assert_func>
 801f6fa:	2301      	movs	r3, #1
 801f6fc:	6144      	str	r4, [r0, #20]
 801f6fe:	6103      	str	r3, [r0, #16]
 801f700:	bd10      	pop	{r4, pc}
 801f702:	bf00      	nop
 801f704:	08022172 	.word	0x08022172
 801f708:	080221fa 	.word	0x080221fa

0801f70c <__multiply>:
 801f70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f710:	4617      	mov	r7, r2
 801f712:	690a      	ldr	r2, [r1, #16]
 801f714:	693b      	ldr	r3, [r7, #16]
 801f716:	429a      	cmp	r2, r3
 801f718:	bfa8      	it	ge
 801f71a:	463b      	movge	r3, r7
 801f71c:	4689      	mov	r9, r1
 801f71e:	bfa4      	itt	ge
 801f720:	460f      	movge	r7, r1
 801f722:	4699      	movge	r9, r3
 801f724:	693d      	ldr	r5, [r7, #16]
 801f726:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801f72a:	68bb      	ldr	r3, [r7, #8]
 801f72c:	6879      	ldr	r1, [r7, #4]
 801f72e:	eb05 060a 	add.w	r6, r5, sl
 801f732:	42b3      	cmp	r3, r6
 801f734:	b085      	sub	sp, #20
 801f736:	bfb8      	it	lt
 801f738:	3101      	addlt	r1, #1
 801f73a:	f7ff fe93 	bl	801f464 <_Balloc>
 801f73e:	b930      	cbnz	r0, 801f74e <__multiply+0x42>
 801f740:	4602      	mov	r2, r0
 801f742:	4b41      	ldr	r3, [pc, #260]	@ (801f848 <__multiply+0x13c>)
 801f744:	4841      	ldr	r0, [pc, #260]	@ (801f84c <__multiply+0x140>)
 801f746:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801f74a:	f000 feed 	bl	8020528 <__assert_func>
 801f74e:	f100 0414 	add.w	r4, r0, #20
 801f752:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801f756:	4623      	mov	r3, r4
 801f758:	2200      	movs	r2, #0
 801f75a:	4573      	cmp	r3, lr
 801f75c:	d320      	bcc.n	801f7a0 <__multiply+0x94>
 801f75e:	f107 0814 	add.w	r8, r7, #20
 801f762:	f109 0114 	add.w	r1, r9, #20
 801f766:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801f76a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801f76e:	9302      	str	r3, [sp, #8]
 801f770:	1beb      	subs	r3, r5, r7
 801f772:	3b15      	subs	r3, #21
 801f774:	f023 0303 	bic.w	r3, r3, #3
 801f778:	3304      	adds	r3, #4
 801f77a:	3715      	adds	r7, #21
 801f77c:	42bd      	cmp	r5, r7
 801f77e:	bf38      	it	cc
 801f780:	2304      	movcc	r3, #4
 801f782:	9301      	str	r3, [sp, #4]
 801f784:	9b02      	ldr	r3, [sp, #8]
 801f786:	9103      	str	r1, [sp, #12]
 801f788:	428b      	cmp	r3, r1
 801f78a:	d80c      	bhi.n	801f7a6 <__multiply+0x9a>
 801f78c:	2e00      	cmp	r6, #0
 801f78e:	dd03      	ble.n	801f798 <__multiply+0x8c>
 801f790:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801f794:	2b00      	cmp	r3, #0
 801f796:	d055      	beq.n	801f844 <__multiply+0x138>
 801f798:	6106      	str	r6, [r0, #16]
 801f79a:	b005      	add	sp, #20
 801f79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f7a0:	f843 2b04 	str.w	r2, [r3], #4
 801f7a4:	e7d9      	b.n	801f75a <__multiply+0x4e>
 801f7a6:	f8b1 a000 	ldrh.w	sl, [r1]
 801f7aa:	f1ba 0f00 	cmp.w	sl, #0
 801f7ae:	d01f      	beq.n	801f7f0 <__multiply+0xe4>
 801f7b0:	46c4      	mov	ip, r8
 801f7b2:	46a1      	mov	r9, r4
 801f7b4:	2700      	movs	r7, #0
 801f7b6:	f85c 2b04 	ldr.w	r2, [ip], #4
 801f7ba:	f8d9 3000 	ldr.w	r3, [r9]
 801f7be:	fa1f fb82 	uxth.w	fp, r2
 801f7c2:	b29b      	uxth	r3, r3
 801f7c4:	fb0a 330b 	mla	r3, sl, fp, r3
 801f7c8:	443b      	add	r3, r7
 801f7ca:	f8d9 7000 	ldr.w	r7, [r9]
 801f7ce:	0c12      	lsrs	r2, r2, #16
 801f7d0:	0c3f      	lsrs	r7, r7, #16
 801f7d2:	fb0a 7202 	mla	r2, sl, r2, r7
 801f7d6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801f7da:	b29b      	uxth	r3, r3
 801f7dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f7e0:	4565      	cmp	r5, ip
 801f7e2:	f849 3b04 	str.w	r3, [r9], #4
 801f7e6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801f7ea:	d8e4      	bhi.n	801f7b6 <__multiply+0xaa>
 801f7ec:	9b01      	ldr	r3, [sp, #4]
 801f7ee:	50e7      	str	r7, [r4, r3]
 801f7f0:	9b03      	ldr	r3, [sp, #12]
 801f7f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801f7f6:	3104      	adds	r1, #4
 801f7f8:	f1b9 0f00 	cmp.w	r9, #0
 801f7fc:	d020      	beq.n	801f840 <__multiply+0x134>
 801f7fe:	6823      	ldr	r3, [r4, #0]
 801f800:	4647      	mov	r7, r8
 801f802:	46a4      	mov	ip, r4
 801f804:	f04f 0a00 	mov.w	sl, #0
 801f808:	f8b7 b000 	ldrh.w	fp, [r7]
 801f80c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801f810:	fb09 220b 	mla	r2, r9, fp, r2
 801f814:	4452      	add	r2, sl
 801f816:	b29b      	uxth	r3, r3
 801f818:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f81c:	f84c 3b04 	str.w	r3, [ip], #4
 801f820:	f857 3b04 	ldr.w	r3, [r7], #4
 801f824:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f828:	f8bc 3000 	ldrh.w	r3, [ip]
 801f82c:	fb09 330a 	mla	r3, r9, sl, r3
 801f830:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801f834:	42bd      	cmp	r5, r7
 801f836:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f83a:	d8e5      	bhi.n	801f808 <__multiply+0xfc>
 801f83c:	9a01      	ldr	r2, [sp, #4]
 801f83e:	50a3      	str	r3, [r4, r2]
 801f840:	3404      	adds	r4, #4
 801f842:	e79f      	b.n	801f784 <__multiply+0x78>
 801f844:	3e01      	subs	r6, #1
 801f846:	e7a1      	b.n	801f78c <__multiply+0x80>
 801f848:	08022172 	.word	0x08022172
 801f84c:	080221fa 	.word	0x080221fa

0801f850 <__pow5mult>:
 801f850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f854:	4615      	mov	r5, r2
 801f856:	f012 0203 	ands.w	r2, r2, #3
 801f85a:	4607      	mov	r7, r0
 801f85c:	460e      	mov	r6, r1
 801f85e:	d007      	beq.n	801f870 <__pow5mult+0x20>
 801f860:	4c25      	ldr	r4, [pc, #148]	@ (801f8f8 <__pow5mult+0xa8>)
 801f862:	3a01      	subs	r2, #1
 801f864:	2300      	movs	r3, #0
 801f866:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801f86a:	f7ff fe5d 	bl	801f528 <__multadd>
 801f86e:	4606      	mov	r6, r0
 801f870:	10ad      	asrs	r5, r5, #2
 801f872:	d03d      	beq.n	801f8f0 <__pow5mult+0xa0>
 801f874:	69fc      	ldr	r4, [r7, #28]
 801f876:	b97c      	cbnz	r4, 801f898 <__pow5mult+0x48>
 801f878:	2010      	movs	r0, #16
 801f87a:	f000 fe87 	bl	802058c <malloc>
 801f87e:	4602      	mov	r2, r0
 801f880:	61f8      	str	r0, [r7, #28]
 801f882:	b928      	cbnz	r0, 801f890 <__pow5mult+0x40>
 801f884:	4b1d      	ldr	r3, [pc, #116]	@ (801f8fc <__pow5mult+0xac>)
 801f886:	481e      	ldr	r0, [pc, #120]	@ (801f900 <__pow5mult+0xb0>)
 801f888:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801f88c:	f000 fe4c 	bl	8020528 <__assert_func>
 801f890:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801f894:	6004      	str	r4, [r0, #0]
 801f896:	60c4      	str	r4, [r0, #12]
 801f898:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801f89c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801f8a0:	b94c      	cbnz	r4, 801f8b6 <__pow5mult+0x66>
 801f8a2:	f240 2171 	movw	r1, #625	@ 0x271
 801f8a6:	4638      	mov	r0, r7
 801f8a8:	f7ff ff1a 	bl	801f6e0 <__i2b>
 801f8ac:	2300      	movs	r3, #0
 801f8ae:	f8c8 0008 	str.w	r0, [r8, #8]
 801f8b2:	4604      	mov	r4, r0
 801f8b4:	6003      	str	r3, [r0, #0]
 801f8b6:	f04f 0900 	mov.w	r9, #0
 801f8ba:	07eb      	lsls	r3, r5, #31
 801f8bc:	d50a      	bpl.n	801f8d4 <__pow5mult+0x84>
 801f8be:	4631      	mov	r1, r6
 801f8c0:	4622      	mov	r2, r4
 801f8c2:	4638      	mov	r0, r7
 801f8c4:	f7ff ff22 	bl	801f70c <__multiply>
 801f8c8:	4631      	mov	r1, r6
 801f8ca:	4680      	mov	r8, r0
 801f8cc:	4638      	mov	r0, r7
 801f8ce:	f7ff fe09 	bl	801f4e4 <_Bfree>
 801f8d2:	4646      	mov	r6, r8
 801f8d4:	106d      	asrs	r5, r5, #1
 801f8d6:	d00b      	beq.n	801f8f0 <__pow5mult+0xa0>
 801f8d8:	6820      	ldr	r0, [r4, #0]
 801f8da:	b938      	cbnz	r0, 801f8ec <__pow5mult+0x9c>
 801f8dc:	4622      	mov	r2, r4
 801f8de:	4621      	mov	r1, r4
 801f8e0:	4638      	mov	r0, r7
 801f8e2:	f7ff ff13 	bl	801f70c <__multiply>
 801f8e6:	6020      	str	r0, [r4, #0]
 801f8e8:	f8c0 9000 	str.w	r9, [r0]
 801f8ec:	4604      	mov	r4, r0
 801f8ee:	e7e4      	b.n	801f8ba <__pow5mult+0x6a>
 801f8f0:	4630      	mov	r0, r6
 801f8f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f8f6:	bf00      	nop
 801f8f8:	0802241c 	.word	0x0802241c
 801f8fc:	080221e3 	.word	0x080221e3
 801f900:	080221fa 	.word	0x080221fa

0801f904 <__lshift>:
 801f904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f908:	460c      	mov	r4, r1
 801f90a:	6849      	ldr	r1, [r1, #4]
 801f90c:	6923      	ldr	r3, [r4, #16]
 801f90e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801f912:	68a3      	ldr	r3, [r4, #8]
 801f914:	4607      	mov	r7, r0
 801f916:	4691      	mov	r9, r2
 801f918:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801f91c:	f108 0601 	add.w	r6, r8, #1
 801f920:	42b3      	cmp	r3, r6
 801f922:	db0b      	blt.n	801f93c <__lshift+0x38>
 801f924:	4638      	mov	r0, r7
 801f926:	f7ff fd9d 	bl	801f464 <_Balloc>
 801f92a:	4605      	mov	r5, r0
 801f92c:	b948      	cbnz	r0, 801f942 <__lshift+0x3e>
 801f92e:	4602      	mov	r2, r0
 801f930:	4b28      	ldr	r3, [pc, #160]	@ (801f9d4 <__lshift+0xd0>)
 801f932:	4829      	ldr	r0, [pc, #164]	@ (801f9d8 <__lshift+0xd4>)
 801f934:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801f938:	f000 fdf6 	bl	8020528 <__assert_func>
 801f93c:	3101      	adds	r1, #1
 801f93e:	005b      	lsls	r3, r3, #1
 801f940:	e7ee      	b.n	801f920 <__lshift+0x1c>
 801f942:	2300      	movs	r3, #0
 801f944:	f100 0114 	add.w	r1, r0, #20
 801f948:	f100 0210 	add.w	r2, r0, #16
 801f94c:	4618      	mov	r0, r3
 801f94e:	4553      	cmp	r3, sl
 801f950:	db33      	blt.n	801f9ba <__lshift+0xb6>
 801f952:	6920      	ldr	r0, [r4, #16]
 801f954:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801f958:	f104 0314 	add.w	r3, r4, #20
 801f95c:	f019 091f 	ands.w	r9, r9, #31
 801f960:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801f964:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801f968:	d02b      	beq.n	801f9c2 <__lshift+0xbe>
 801f96a:	f1c9 0e20 	rsb	lr, r9, #32
 801f96e:	468a      	mov	sl, r1
 801f970:	2200      	movs	r2, #0
 801f972:	6818      	ldr	r0, [r3, #0]
 801f974:	fa00 f009 	lsl.w	r0, r0, r9
 801f978:	4310      	orrs	r0, r2
 801f97a:	f84a 0b04 	str.w	r0, [sl], #4
 801f97e:	f853 2b04 	ldr.w	r2, [r3], #4
 801f982:	459c      	cmp	ip, r3
 801f984:	fa22 f20e 	lsr.w	r2, r2, lr
 801f988:	d8f3      	bhi.n	801f972 <__lshift+0x6e>
 801f98a:	ebac 0304 	sub.w	r3, ip, r4
 801f98e:	3b15      	subs	r3, #21
 801f990:	f023 0303 	bic.w	r3, r3, #3
 801f994:	3304      	adds	r3, #4
 801f996:	f104 0015 	add.w	r0, r4, #21
 801f99a:	4560      	cmp	r0, ip
 801f99c:	bf88      	it	hi
 801f99e:	2304      	movhi	r3, #4
 801f9a0:	50ca      	str	r2, [r1, r3]
 801f9a2:	b10a      	cbz	r2, 801f9a8 <__lshift+0xa4>
 801f9a4:	f108 0602 	add.w	r6, r8, #2
 801f9a8:	3e01      	subs	r6, #1
 801f9aa:	4638      	mov	r0, r7
 801f9ac:	612e      	str	r6, [r5, #16]
 801f9ae:	4621      	mov	r1, r4
 801f9b0:	f7ff fd98 	bl	801f4e4 <_Bfree>
 801f9b4:	4628      	mov	r0, r5
 801f9b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f9ba:	f842 0f04 	str.w	r0, [r2, #4]!
 801f9be:	3301      	adds	r3, #1
 801f9c0:	e7c5      	b.n	801f94e <__lshift+0x4a>
 801f9c2:	3904      	subs	r1, #4
 801f9c4:	f853 2b04 	ldr.w	r2, [r3], #4
 801f9c8:	f841 2f04 	str.w	r2, [r1, #4]!
 801f9cc:	459c      	cmp	ip, r3
 801f9ce:	d8f9      	bhi.n	801f9c4 <__lshift+0xc0>
 801f9d0:	e7ea      	b.n	801f9a8 <__lshift+0xa4>
 801f9d2:	bf00      	nop
 801f9d4:	08022172 	.word	0x08022172
 801f9d8:	080221fa 	.word	0x080221fa

0801f9dc <__mcmp>:
 801f9dc:	690a      	ldr	r2, [r1, #16]
 801f9de:	4603      	mov	r3, r0
 801f9e0:	6900      	ldr	r0, [r0, #16]
 801f9e2:	1a80      	subs	r0, r0, r2
 801f9e4:	b530      	push	{r4, r5, lr}
 801f9e6:	d10e      	bne.n	801fa06 <__mcmp+0x2a>
 801f9e8:	3314      	adds	r3, #20
 801f9ea:	3114      	adds	r1, #20
 801f9ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801f9f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801f9f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801f9f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801f9fc:	4295      	cmp	r5, r2
 801f9fe:	d003      	beq.n	801fa08 <__mcmp+0x2c>
 801fa00:	d205      	bcs.n	801fa0e <__mcmp+0x32>
 801fa02:	f04f 30ff 	mov.w	r0, #4294967295
 801fa06:	bd30      	pop	{r4, r5, pc}
 801fa08:	42a3      	cmp	r3, r4
 801fa0a:	d3f3      	bcc.n	801f9f4 <__mcmp+0x18>
 801fa0c:	e7fb      	b.n	801fa06 <__mcmp+0x2a>
 801fa0e:	2001      	movs	r0, #1
 801fa10:	e7f9      	b.n	801fa06 <__mcmp+0x2a>
	...

0801fa14 <__mdiff>:
 801fa14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fa18:	4689      	mov	r9, r1
 801fa1a:	4606      	mov	r6, r0
 801fa1c:	4611      	mov	r1, r2
 801fa1e:	4648      	mov	r0, r9
 801fa20:	4614      	mov	r4, r2
 801fa22:	f7ff ffdb 	bl	801f9dc <__mcmp>
 801fa26:	1e05      	subs	r5, r0, #0
 801fa28:	d112      	bne.n	801fa50 <__mdiff+0x3c>
 801fa2a:	4629      	mov	r1, r5
 801fa2c:	4630      	mov	r0, r6
 801fa2e:	f7ff fd19 	bl	801f464 <_Balloc>
 801fa32:	4602      	mov	r2, r0
 801fa34:	b928      	cbnz	r0, 801fa42 <__mdiff+0x2e>
 801fa36:	4b3e      	ldr	r3, [pc, #248]	@ (801fb30 <__mdiff+0x11c>)
 801fa38:	f240 2137 	movw	r1, #567	@ 0x237
 801fa3c:	483d      	ldr	r0, [pc, #244]	@ (801fb34 <__mdiff+0x120>)
 801fa3e:	f000 fd73 	bl	8020528 <__assert_func>
 801fa42:	2301      	movs	r3, #1
 801fa44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801fa48:	4610      	mov	r0, r2
 801fa4a:	b003      	add	sp, #12
 801fa4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fa50:	bfbc      	itt	lt
 801fa52:	464b      	movlt	r3, r9
 801fa54:	46a1      	movlt	r9, r4
 801fa56:	4630      	mov	r0, r6
 801fa58:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801fa5c:	bfba      	itte	lt
 801fa5e:	461c      	movlt	r4, r3
 801fa60:	2501      	movlt	r5, #1
 801fa62:	2500      	movge	r5, #0
 801fa64:	f7ff fcfe 	bl	801f464 <_Balloc>
 801fa68:	4602      	mov	r2, r0
 801fa6a:	b918      	cbnz	r0, 801fa74 <__mdiff+0x60>
 801fa6c:	4b30      	ldr	r3, [pc, #192]	@ (801fb30 <__mdiff+0x11c>)
 801fa6e:	f240 2145 	movw	r1, #581	@ 0x245
 801fa72:	e7e3      	b.n	801fa3c <__mdiff+0x28>
 801fa74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801fa78:	6926      	ldr	r6, [r4, #16]
 801fa7a:	60c5      	str	r5, [r0, #12]
 801fa7c:	f109 0310 	add.w	r3, r9, #16
 801fa80:	f109 0514 	add.w	r5, r9, #20
 801fa84:	f104 0e14 	add.w	lr, r4, #20
 801fa88:	f100 0b14 	add.w	fp, r0, #20
 801fa8c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801fa90:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801fa94:	9301      	str	r3, [sp, #4]
 801fa96:	46d9      	mov	r9, fp
 801fa98:	f04f 0c00 	mov.w	ip, #0
 801fa9c:	9b01      	ldr	r3, [sp, #4]
 801fa9e:	f85e 0b04 	ldr.w	r0, [lr], #4
 801faa2:	f853 af04 	ldr.w	sl, [r3, #4]!
 801faa6:	9301      	str	r3, [sp, #4]
 801faa8:	b281      	uxth	r1, r0
 801faaa:	fa1f f38a 	uxth.w	r3, sl
 801faae:	1a5b      	subs	r3, r3, r1
 801fab0:	0c00      	lsrs	r0, r0, #16
 801fab2:	4463      	add	r3, ip
 801fab4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801fab8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801fabc:	b29b      	uxth	r3, r3
 801fabe:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801fac2:	4576      	cmp	r6, lr
 801fac4:	f849 3b04 	str.w	r3, [r9], #4
 801fac8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801facc:	d8e6      	bhi.n	801fa9c <__mdiff+0x88>
 801face:	1b33      	subs	r3, r6, r4
 801fad0:	3b15      	subs	r3, #21
 801fad2:	f023 0303 	bic.w	r3, r3, #3
 801fad6:	3415      	adds	r4, #21
 801fad8:	3304      	adds	r3, #4
 801fada:	42a6      	cmp	r6, r4
 801fadc:	bf38      	it	cc
 801fade:	2304      	movcc	r3, #4
 801fae0:	441d      	add	r5, r3
 801fae2:	445b      	add	r3, fp
 801fae4:	461e      	mov	r6, r3
 801fae6:	462c      	mov	r4, r5
 801fae8:	4544      	cmp	r4, r8
 801faea:	d30e      	bcc.n	801fb0a <__mdiff+0xf6>
 801faec:	f108 0103 	add.w	r1, r8, #3
 801faf0:	1b49      	subs	r1, r1, r5
 801faf2:	f021 0103 	bic.w	r1, r1, #3
 801faf6:	3d03      	subs	r5, #3
 801faf8:	45a8      	cmp	r8, r5
 801fafa:	bf38      	it	cc
 801fafc:	2100      	movcc	r1, #0
 801fafe:	440b      	add	r3, r1
 801fb00:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801fb04:	b191      	cbz	r1, 801fb2c <__mdiff+0x118>
 801fb06:	6117      	str	r7, [r2, #16]
 801fb08:	e79e      	b.n	801fa48 <__mdiff+0x34>
 801fb0a:	f854 1b04 	ldr.w	r1, [r4], #4
 801fb0e:	46e6      	mov	lr, ip
 801fb10:	0c08      	lsrs	r0, r1, #16
 801fb12:	fa1c fc81 	uxtah	ip, ip, r1
 801fb16:	4471      	add	r1, lr
 801fb18:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801fb1c:	b289      	uxth	r1, r1
 801fb1e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801fb22:	f846 1b04 	str.w	r1, [r6], #4
 801fb26:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801fb2a:	e7dd      	b.n	801fae8 <__mdiff+0xd4>
 801fb2c:	3f01      	subs	r7, #1
 801fb2e:	e7e7      	b.n	801fb00 <__mdiff+0xec>
 801fb30:	08022172 	.word	0x08022172
 801fb34:	080221fa 	.word	0x080221fa

0801fb38 <__ulp>:
 801fb38:	4b0e      	ldr	r3, [pc, #56]	@ (801fb74 <__ulp+0x3c>)
 801fb3a:	400b      	ands	r3, r1
 801fb3c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801fb40:	2b00      	cmp	r3, #0
 801fb42:	dc08      	bgt.n	801fb56 <__ulp+0x1e>
 801fb44:	425b      	negs	r3, r3
 801fb46:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801fb4a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801fb4e:	da04      	bge.n	801fb5a <__ulp+0x22>
 801fb50:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801fb54:	4113      	asrs	r3, r2
 801fb56:	2200      	movs	r2, #0
 801fb58:	e008      	b.n	801fb6c <__ulp+0x34>
 801fb5a:	f1a2 0314 	sub.w	r3, r2, #20
 801fb5e:	2b1e      	cmp	r3, #30
 801fb60:	bfda      	itte	le
 801fb62:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801fb66:	40da      	lsrle	r2, r3
 801fb68:	2201      	movgt	r2, #1
 801fb6a:	2300      	movs	r3, #0
 801fb6c:	4619      	mov	r1, r3
 801fb6e:	4610      	mov	r0, r2
 801fb70:	4770      	bx	lr
 801fb72:	bf00      	nop
 801fb74:	7ff00000 	.word	0x7ff00000

0801fb78 <__b2d>:
 801fb78:	6902      	ldr	r2, [r0, #16]
 801fb7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fb7c:	f100 0614 	add.w	r6, r0, #20
 801fb80:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 801fb84:	4f20      	ldr	r7, [pc, #128]	@ (801fc08 <__b2d+0x90>)
 801fb86:	f852 4c04 	ldr.w	r4, [r2, #-4]
 801fb8a:	4620      	mov	r0, r4
 801fb8c:	f7ff fd5c 	bl	801f648 <__hi0bits>
 801fb90:	4603      	mov	r3, r0
 801fb92:	2b0a      	cmp	r3, #10
 801fb94:	f1c0 0020 	rsb	r0, r0, #32
 801fb98:	f1a2 0504 	sub.w	r5, r2, #4
 801fb9c:	6008      	str	r0, [r1, #0]
 801fb9e:	dc13      	bgt.n	801fbc8 <__b2d+0x50>
 801fba0:	42ae      	cmp	r6, r5
 801fba2:	bf38      	it	cc
 801fba4:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 801fba8:	f1c3 0c0b 	rsb	ip, r3, #11
 801fbac:	bf28      	it	cs
 801fbae:	2200      	movcs	r2, #0
 801fbb0:	3315      	adds	r3, #21
 801fbb2:	fa24 fe0c 	lsr.w	lr, r4, ip
 801fbb6:	fa04 f303 	lsl.w	r3, r4, r3
 801fbba:	fa22 f20c 	lsr.w	r2, r2, ip
 801fbbe:	ea4e 0107 	orr.w	r1, lr, r7
 801fbc2:	431a      	orrs	r2, r3
 801fbc4:	4610      	mov	r0, r2
 801fbc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801fbc8:	42ae      	cmp	r6, r5
 801fbca:	bf36      	itet	cc
 801fbcc:	f1a2 0508 	subcc.w	r5, r2, #8
 801fbd0:	2200      	movcs	r2, #0
 801fbd2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 801fbd6:	3b0b      	subs	r3, #11
 801fbd8:	d012      	beq.n	801fc00 <__b2d+0x88>
 801fbda:	f1c3 0720 	rsb	r7, r3, #32
 801fbde:	fa22 f107 	lsr.w	r1, r2, r7
 801fbe2:	409c      	lsls	r4, r3
 801fbe4:	430c      	orrs	r4, r1
 801fbe6:	42b5      	cmp	r5, r6
 801fbe8:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 801fbec:	bf8c      	ite	hi
 801fbee:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 801fbf2:	2400      	movls	r4, #0
 801fbf4:	409a      	lsls	r2, r3
 801fbf6:	40fc      	lsrs	r4, r7
 801fbf8:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801fbfc:	4322      	orrs	r2, r4
 801fbfe:	e7e1      	b.n	801fbc4 <__b2d+0x4c>
 801fc00:	ea44 0107 	orr.w	r1, r4, r7
 801fc04:	e7de      	b.n	801fbc4 <__b2d+0x4c>
 801fc06:	bf00      	nop
 801fc08:	3ff00000 	.word	0x3ff00000

0801fc0c <__d2b>:
 801fc0c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 801fc10:	2101      	movs	r1, #1
 801fc12:	9e08      	ldr	r6, [sp, #32]
 801fc14:	4690      	mov	r8, r2
 801fc16:	4699      	mov	r9, r3
 801fc18:	f7ff fc24 	bl	801f464 <_Balloc>
 801fc1c:	4604      	mov	r4, r0
 801fc1e:	b930      	cbnz	r0, 801fc2e <__d2b+0x22>
 801fc20:	4602      	mov	r2, r0
 801fc22:	4b24      	ldr	r3, [pc, #144]	@ (801fcb4 <__d2b+0xa8>)
 801fc24:	4824      	ldr	r0, [pc, #144]	@ (801fcb8 <__d2b+0xac>)
 801fc26:	f240 310f 	movw	r1, #783	@ 0x30f
 801fc2a:	f000 fc7d 	bl	8020528 <__assert_func>
 801fc2e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801fc32:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801fc36:	b10d      	cbz	r5, 801fc3c <__d2b+0x30>
 801fc38:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801fc3c:	9301      	str	r3, [sp, #4]
 801fc3e:	f1b8 0300 	subs.w	r3, r8, #0
 801fc42:	d024      	beq.n	801fc8e <__d2b+0x82>
 801fc44:	4668      	mov	r0, sp
 801fc46:	9300      	str	r3, [sp, #0]
 801fc48:	f7ff fd1d 	bl	801f686 <__lo0bits>
 801fc4c:	e9dd 1200 	ldrd	r1, r2, [sp]
 801fc50:	b1d8      	cbz	r0, 801fc8a <__d2b+0x7e>
 801fc52:	f1c0 0320 	rsb	r3, r0, #32
 801fc56:	fa02 f303 	lsl.w	r3, r2, r3
 801fc5a:	430b      	orrs	r3, r1
 801fc5c:	40c2      	lsrs	r2, r0
 801fc5e:	6163      	str	r3, [r4, #20]
 801fc60:	9201      	str	r2, [sp, #4]
 801fc62:	9b01      	ldr	r3, [sp, #4]
 801fc64:	61a3      	str	r3, [r4, #24]
 801fc66:	2b00      	cmp	r3, #0
 801fc68:	bf0c      	ite	eq
 801fc6a:	2201      	moveq	r2, #1
 801fc6c:	2202      	movne	r2, #2
 801fc6e:	6122      	str	r2, [r4, #16]
 801fc70:	b1ad      	cbz	r5, 801fc9e <__d2b+0x92>
 801fc72:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801fc76:	4405      	add	r5, r0
 801fc78:	6035      	str	r5, [r6, #0]
 801fc7a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801fc7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fc80:	6018      	str	r0, [r3, #0]
 801fc82:	4620      	mov	r0, r4
 801fc84:	b002      	add	sp, #8
 801fc86:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 801fc8a:	6161      	str	r1, [r4, #20]
 801fc8c:	e7e9      	b.n	801fc62 <__d2b+0x56>
 801fc8e:	a801      	add	r0, sp, #4
 801fc90:	f7ff fcf9 	bl	801f686 <__lo0bits>
 801fc94:	9b01      	ldr	r3, [sp, #4]
 801fc96:	6163      	str	r3, [r4, #20]
 801fc98:	3020      	adds	r0, #32
 801fc9a:	2201      	movs	r2, #1
 801fc9c:	e7e7      	b.n	801fc6e <__d2b+0x62>
 801fc9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801fca2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801fca6:	6030      	str	r0, [r6, #0]
 801fca8:	6918      	ldr	r0, [r3, #16]
 801fcaa:	f7ff fccd 	bl	801f648 <__hi0bits>
 801fcae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801fcb2:	e7e4      	b.n	801fc7e <__d2b+0x72>
 801fcb4:	08022172 	.word	0x08022172
 801fcb8:	080221fa 	.word	0x080221fa

0801fcbc <__ratio>:
 801fcbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fcc0:	b085      	sub	sp, #20
 801fcc2:	e9cd 1000 	strd	r1, r0, [sp]
 801fcc6:	a902      	add	r1, sp, #8
 801fcc8:	f7ff ff56 	bl	801fb78 <__b2d>
 801fccc:	468b      	mov	fp, r1
 801fcce:	4606      	mov	r6, r0
 801fcd0:	460f      	mov	r7, r1
 801fcd2:	9800      	ldr	r0, [sp, #0]
 801fcd4:	a903      	add	r1, sp, #12
 801fcd6:	f7ff ff4f 	bl	801fb78 <__b2d>
 801fcda:	9b01      	ldr	r3, [sp, #4]
 801fcdc:	4689      	mov	r9, r1
 801fcde:	460d      	mov	r5, r1
 801fce0:	6919      	ldr	r1, [r3, #16]
 801fce2:	9b00      	ldr	r3, [sp, #0]
 801fce4:	691b      	ldr	r3, [r3, #16]
 801fce6:	1ac9      	subs	r1, r1, r3
 801fce8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801fcec:	1a9b      	subs	r3, r3, r2
 801fcee:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801fcf2:	2b00      	cmp	r3, #0
 801fcf4:	bfcd      	iteet	gt
 801fcf6:	463a      	movgt	r2, r7
 801fcf8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801fcfc:	462a      	movle	r2, r5
 801fcfe:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801fd02:	bfd8      	it	le
 801fd04:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801fd08:	4604      	mov	r4, r0
 801fd0a:	4622      	mov	r2, r4
 801fd0c:	464b      	mov	r3, r9
 801fd0e:	4630      	mov	r0, r6
 801fd10:	4659      	mov	r1, fp
 801fd12:	f7e0 fd73 	bl	80007fc <__aeabi_ddiv>
 801fd16:	b005      	add	sp, #20
 801fd18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801fd1c <__copybits>:
 801fd1c:	3901      	subs	r1, #1
 801fd1e:	b570      	push	{r4, r5, r6, lr}
 801fd20:	1149      	asrs	r1, r1, #5
 801fd22:	6914      	ldr	r4, [r2, #16]
 801fd24:	3101      	adds	r1, #1
 801fd26:	f102 0314 	add.w	r3, r2, #20
 801fd2a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801fd2e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801fd32:	1f05      	subs	r5, r0, #4
 801fd34:	42a3      	cmp	r3, r4
 801fd36:	d30c      	bcc.n	801fd52 <__copybits+0x36>
 801fd38:	1aa3      	subs	r3, r4, r2
 801fd3a:	3b11      	subs	r3, #17
 801fd3c:	f023 0303 	bic.w	r3, r3, #3
 801fd40:	3211      	adds	r2, #17
 801fd42:	42a2      	cmp	r2, r4
 801fd44:	bf88      	it	hi
 801fd46:	2300      	movhi	r3, #0
 801fd48:	4418      	add	r0, r3
 801fd4a:	2300      	movs	r3, #0
 801fd4c:	4288      	cmp	r0, r1
 801fd4e:	d305      	bcc.n	801fd5c <__copybits+0x40>
 801fd50:	bd70      	pop	{r4, r5, r6, pc}
 801fd52:	f853 6b04 	ldr.w	r6, [r3], #4
 801fd56:	f845 6f04 	str.w	r6, [r5, #4]!
 801fd5a:	e7eb      	b.n	801fd34 <__copybits+0x18>
 801fd5c:	f840 3b04 	str.w	r3, [r0], #4
 801fd60:	e7f4      	b.n	801fd4c <__copybits+0x30>

0801fd62 <__any_on>:
 801fd62:	f100 0214 	add.w	r2, r0, #20
 801fd66:	6900      	ldr	r0, [r0, #16]
 801fd68:	114b      	asrs	r3, r1, #5
 801fd6a:	4298      	cmp	r0, r3
 801fd6c:	b510      	push	{r4, lr}
 801fd6e:	db11      	blt.n	801fd94 <__any_on+0x32>
 801fd70:	dd0a      	ble.n	801fd88 <__any_on+0x26>
 801fd72:	f011 011f 	ands.w	r1, r1, #31
 801fd76:	d007      	beq.n	801fd88 <__any_on+0x26>
 801fd78:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801fd7c:	fa24 f001 	lsr.w	r0, r4, r1
 801fd80:	fa00 f101 	lsl.w	r1, r0, r1
 801fd84:	428c      	cmp	r4, r1
 801fd86:	d10b      	bne.n	801fda0 <__any_on+0x3e>
 801fd88:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801fd8c:	4293      	cmp	r3, r2
 801fd8e:	d803      	bhi.n	801fd98 <__any_on+0x36>
 801fd90:	2000      	movs	r0, #0
 801fd92:	bd10      	pop	{r4, pc}
 801fd94:	4603      	mov	r3, r0
 801fd96:	e7f7      	b.n	801fd88 <__any_on+0x26>
 801fd98:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801fd9c:	2900      	cmp	r1, #0
 801fd9e:	d0f5      	beq.n	801fd8c <__any_on+0x2a>
 801fda0:	2001      	movs	r0, #1
 801fda2:	e7f6      	b.n	801fd92 <__any_on+0x30>

0801fda4 <__ascii_wctomb>:
 801fda4:	4603      	mov	r3, r0
 801fda6:	4608      	mov	r0, r1
 801fda8:	b141      	cbz	r1, 801fdbc <__ascii_wctomb+0x18>
 801fdaa:	2aff      	cmp	r2, #255	@ 0xff
 801fdac:	d904      	bls.n	801fdb8 <__ascii_wctomb+0x14>
 801fdae:	228a      	movs	r2, #138	@ 0x8a
 801fdb0:	601a      	str	r2, [r3, #0]
 801fdb2:	f04f 30ff 	mov.w	r0, #4294967295
 801fdb6:	4770      	bx	lr
 801fdb8:	700a      	strb	r2, [r1, #0]
 801fdba:	2001      	movs	r0, #1
 801fdbc:	4770      	bx	lr

0801fdbe <__ssputs_r>:
 801fdbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fdc2:	688e      	ldr	r6, [r1, #8]
 801fdc4:	461f      	mov	r7, r3
 801fdc6:	42be      	cmp	r6, r7
 801fdc8:	680b      	ldr	r3, [r1, #0]
 801fdca:	4682      	mov	sl, r0
 801fdcc:	460c      	mov	r4, r1
 801fdce:	4690      	mov	r8, r2
 801fdd0:	d82d      	bhi.n	801fe2e <__ssputs_r+0x70>
 801fdd2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801fdd6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801fdda:	d026      	beq.n	801fe2a <__ssputs_r+0x6c>
 801fddc:	6965      	ldr	r5, [r4, #20]
 801fdde:	6909      	ldr	r1, [r1, #16]
 801fde0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801fde4:	eba3 0901 	sub.w	r9, r3, r1
 801fde8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801fdec:	1c7b      	adds	r3, r7, #1
 801fdee:	444b      	add	r3, r9
 801fdf0:	106d      	asrs	r5, r5, #1
 801fdf2:	429d      	cmp	r5, r3
 801fdf4:	bf38      	it	cc
 801fdf6:	461d      	movcc	r5, r3
 801fdf8:	0553      	lsls	r3, r2, #21
 801fdfa:	d527      	bpl.n	801fe4c <__ssputs_r+0x8e>
 801fdfc:	4629      	mov	r1, r5
 801fdfe:	f7ff fa93 	bl	801f328 <_malloc_r>
 801fe02:	4606      	mov	r6, r0
 801fe04:	b360      	cbz	r0, 801fe60 <__ssputs_r+0xa2>
 801fe06:	6921      	ldr	r1, [r4, #16]
 801fe08:	464a      	mov	r2, r9
 801fe0a:	f7fe fed2 	bl	801ebb2 <memcpy>
 801fe0e:	89a3      	ldrh	r3, [r4, #12]
 801fe10:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801fe14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801fe18:	81a3      	strh	r3, [r4, #12]
 801fe1a:	6126      	str	r6, [r4, #16]
 801fe1c:	6165      	str	r5, [r4, #20]
 801fe1e:	444e      	add	r6, r9
 801fe20:	eba5 0509 	sub.w	r5, r5, r9
 801fe24:	6026      	str	r6, [r4, #0]
 801fe26:	60a5      	str	r5, [r4, #8]
 801fe28:	463e      	mov	r6, r7
 801fe2a:	42be      	cmp	r6, r7
 801fe2c:	d900      	bls.n	801fe30 <__ssputs_r+0x72>
 801fe2e:	463e      	mov	r6, r7
 801fe30:	6820      	ldr	r0, [r4, #0]
 801fe32:	4632      	mov	r2, r6
 801fe34:	4641      	mov	r1, r8
 801fe36:	f000 fb4d 	bl	80204d4 <memmove>
 801fe3a:	68a3      	ldr	r3, [r4, #8]
 801fe3c:	1b9b      	subs	r3, r3, r6
 801fe3e:	60a3      	str	r3, [r4, #8]
 801fe40:	6823      	ldr	r3, [r4, #0]
 801fe42:	4433      	add	r3, r6
 801fe44:	6023      	str	r3, [r4, #0]
 801fe46:	2000      	movs	r0, #0
 801fe48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801fe4c:	462a      	mov	r2, r5
 801fe4e:	f000 fba5 	bl	802059c <_realloc_r>
 801fe52:	4606      	mov	r6, r0
 801fe54:	2800      	cmp	r0, #0
 801fe56:	d1e0      	bne.n	801fe1a <__ssputs_r+0x5c>
 801fe58:	6921      	ldr	r1, [r4, #16]
 801fe5a:	4650      	mov	r0, sl
 801fe5c:	f7fe febe 	bl	801ebdc <_free_r>
 801fe60:	230c      	movs	r3, #12
 801fe62:	f8ca 3000 	str.w	r3, [sl]
 801fe66:	89a3      	ldrh	r3, [r4, #12]
 801fe68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801fe6c:	81a3      	strh	r3, [r4, #12]
 801fe6e:	f04f 30ff 	mov.w	r0, #4294967295
 801fe72:	e7e9      	b.n	801fe48 <__ssputs_r+0x8a>

0801fe74 <_svfiprintf_r>:
 801fe74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fe78:	4698      	mov	r8, r3
 801fe7a:	898b      	ldrh	r3, [r1, #12]
 801fe7c:	061b      	lsls	r3, r3, #24
 801fe7e:	b09d      	sub	sp, #116	@ 0x74
 801fe80:	4607      	mov	r7, r0
 801fe82:	460d      	mov	r5, r1
 801fe84:	4614      	mov	r4, r2
 801fe86:	d510      	bpl.n	801feaa <_svfiprintf_r+0x36>
 801fe88:	690b      	ldr	r3, [r1, #16]
 801fe8a:	b973      	cbnz	r3, 801feaa <_svfiprintf_r+0x36>
 801fe8c:	2140      	movs	r1, #64	@ 0x40
 801fe8e:	f7ff fa4b 	bl	801f328 <_malloc_r>
 801fe92:	6028      	str	r0, [r5, #0]
 801fe94:	6128      	str	r0, [r5, #16]
 801fe96:	b930      	cbnz	r0, 801fea6 <_svfiprintf_r+0x32>
 801fe98:	230c      	movs	r3, #12
 801fe9a:	603b      	str	r3, [r7, #0]
 801fe9c:	f04f 30ff 	mov.w	r0, #4294967295
 801fea0:	b01d      	add	sp, #116	@ 0x74
 801fea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fea6:	2340      	movs	r3, #64	@ 0x40
 801fea8:	616b      	str	r3, [r5, #20]
 801feaa:	2300      	movs	r3, #0
 801feac:	9309      	str	r3, [sp, #36]	@ 0x24
 801feae:	2320      	movs	r3, #32
 801feb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801feb4:	f8cd 800c 	str.w	r8, [sp, #12]
 801feb8:	2330      	movs	r3, #48	@ 0x30
 801feba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8020058 <_svfiprintf_r+0x1e4>
 801febe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801fec2:	f04f 0901 	mov.w	r9, #1
 801fec6:	4623      	mov	r3, r4
 801fec8:	469a      	mov	sl, r3
 801feca:	f813 2b01 	ldrb.w	r2, [r3], #1
 801fece:	b10a      	cbz	r2, 801fed4 <_svfiprintf_r+0x60>
 801fed0:	2a25      	cmp	r2, #37	@ 0x25
 801fed2:	d1f9      	bne.n	801fec8 <_svfiprintf_r+0x54>
 801fed4:	ebba 0b04 	subs.w	fp, sl, r4
 801fed8:	d00b      	beq.n	801fef2 <_svfiprintf_r+0x7e>
 801feda:	465b      	mov	r3, fp
 801fedc:	4622      	mov	r2, r4
 801fede:	4629      	mov	r1, r5
 801fee0:	4638      	mov	r0, r7
 801fee2:	f7ff ff6c 	bl	801fdbe <__ssputs_r>
 801fee6:	3001      	adds	r0, #1
 801fee8:	f000 80a7 	beq.w	802003a <_svfiprintf_r+0x1c6>
 801feec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801feee:	445a      	add	r2, fp
 801fef0:	9209      	str	r2, [sp, #36]	@ 0x24
 801fef2:	f89a 3000 	ldrb.w	r3, [sl]
 801fef6:	2b00      	cmp	r3, #0
 801fef8:	f000 809f 	beq.w	802003a <_svfiprintf_r+0x1c6>
 801fefc:	2300      	movs	r3, #0
 801fefe:	f04f 32ff 	mov.w	r2, #4294967295
 801ff02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ff06:	f10a 0a01 	add.w	sl, sl, #1
 801ff0a:	9304      	str	r3, [sp, #16]
 801ff0c:	9307      	str	r3, [sp, #28]
 801ff0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ff12:	931a      	str	r3, [sp, #104]	@ 0x68
 801ff14:	4654      	mov	r4, sl
 801ff16:	2205      	movs	r2, #5
 801ff18:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ff1c:	484e      	ldr	r0, [pc, #312]	@ (8020058 <_svfiprintf_r+0x1e4>)
 801ff1e:	f7e0 f937 	bl	8000190 <memchr>
 801ff22:	9a04      	ldr	r2, [sp, #16]
 801ff24:	b9d8      	cbnz	r0, 801ff5e <_svfiprintf_r+0xea>
 801ff26:	06d0      	lsls	r0, r2, #27
 801ff28:	bf44      	itt	mi
 801ff2a:	2320      	movmi	r3, #32
 801ff2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ff30:	0711      	lsls	r1, r2, #28
 801ff32:	bf44      	itt	mi
 801ff34:	232b      	movmi	r3, #43	@ 0x2b
 801ff36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ff3a:	f89a 3000 	ldrb.w	r3, [sl]
 801ff3e:	2b2a      	cmp	r3, #42	@ 0x2a
 801ff40:	d015      	beq.n	801ff6e <_svfiprintf_r+0xfa>
 801ff42:	9a07      	ldr	r2, [sp, #28]
 801ff44:	4654      	mov	r4, sl
 801ff46:	2000      	movs	r0, #0
 801ff48:	f04f 0c0a 	mov.w	ip, #10
 801ff4c:	4621      	mov	r1, r4
 801ff4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ff52:	3b30      	subs	r3, #48	@ 0x30
 801ff54:	2b09      	cmp	r3, #9
 801ff56:	d94b      	bls.n	801fff0 <_svfiprintf_r+0x17c>
 801ff58:	b1b0      	cbz	r0, 801ff88 <_svfiprintf_r+0x114>
 801ff5a:	9207      	str	r2, [sp, #28]
 801ff5c:	e014      	b.n	801ff88 <_svfiprintf_r+0x114>
 801ff5e:	eba0 0308 	sub.w	r3, r0, r8
 801ff62:	fa09 f303 	lsl.w	r3, r9, r3
 801ff66:	4313      	orrs	r3, r2
 801ff68:	9304      	str	r3, [sp, #16]
 801ff6a:	46a2      	mov	sl, r4
 801ff6c:	e7d2      	b.n	801ff14 <_svfiprintf_r+0xa0>
 801ff6e:	9b03      	ldr	r3, [sp, #12]
 801ff70:	1d19      	adds	r1, r3, #4
 801ff72:	681b      	ldr	r3, [r3, #0]
 801ff74:	9103      	str	r1, [sp, #12]
 801ff76:	2b00      	cmp	r3, #0
 801ff78:	bfbb      	ittet	lt
 801ff7a:	425b      	neglt	r3, r3
 801ff7c:	f042 0202 	orrlt.w	r2, r2, #2
 801ff80:	9307      	strge	r3, [sp, #28]
 801ff82:	9307      	strlt	r3, [sp, #28]
 801ff84:	bfb8      	it	lt
 801ff86:	9204      	strlt	r2, [sp, #16]
 801ff88:	7823      	ldrb	r3, [r4, #0]
 801ff8a:	2b2e      	cmp	r3, #46	@ 0x2e
 801ff8c:	d10a      	bne.n	801ffa4 <_svfiprintf_r+0x130>
 801ff8e:	7863      	ldrb	r3, [r4, #1]
 801ff90:	2b2a      	cmp	r3, #42	@ 0x2a
 801ff92:	d132      	bne.n	801fffa <_svfiprintf_r+0x186>
 801ff94:	9b03      	ldr	r3, [sp, #12]
 801ff96:	1d1a      	adds	r2, r3, #4
 801ff98:	681b      	ldr	r3, [r3, #0]
 801ff9a:	9203      	str	r2, [sp, #12]
 801ff9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801ffa0:	3402      	adds	r4, #2
 801ffa2:	9305      	str	r3, [sp, #20]
 801ffa4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 802005c <_svfiprintf_r+0x1e8>
 801ffa8:	7821      	ldrb	r1, [r4, #0]
 801ffaa:	2203      	movs	r2, #3
 801ffac:	4650      	mov	r0, sl
 801ffae:	f7e0 f8ef 	bl	8000190 <memchr>
 801ffb2:	b138      	cbz	r0, 801ffc4 <_svfiprintf_r+0x150>
 801ffb4:	9b04      	ldr	r3, [sp, #16]
 801ffb6:	eba0 000a 	sub.w	r0, r0, sl
 801ffba:	2240      	movs	r2, #64	@ 0x40
 801ffbc:	4082      	lsls	r2, r0
 801ffbe:	4313      	orrs	r3, r2
 801ffc0:	3401      	adds	r4, #1
 801ffc2:	9304      	str	r3, [sp, #16]
 801ffc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ffc8:	4825      	ldr	r0, [pc, #148]	@ (8020060 <_svfiprintf_r+0x1ec>)
 801ffca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801ffce:	2206      	movs	r2, #6
 801ffd0:	f7e0 f8de 	bl	8000190 <memchr>
 801ffd4:	2800      	cmp	r0, #0
 801ffd6:	d036      	beq.n	8020046 <_svfiprintf_r+0x1d2>
 801ffd8:	4b22      	ldr	r3, [pc, #136]	@ (8020064 <_svfiprintf_r+0x1f0>)
 801ffda:	bb1b      	cbnz	r3, 8020024 <_svfiprintf_r+0x1b0>
 801ffdc:	9b03      	ldr	r3, [sp, #12]
 801ffde:	3307      	adds	r3, #7
 801ffe0:	f023 0307 	bic.w	r3, r3, #7
 801ffe4:	3308      	adds	r3, #8
 801ffe6:	9303      	str	r3, [sp, #12]
 801ffe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ffea:	4433      	add	r3, r6
 801ffec:	9309      	str	r3, [sp, #36]	@ 0x24
 801ffee:	e76a      	b.n	801fec6 <_svfiprintf_r+0x52>
 801fff0:	fb0c 3202 	mla	r2, ip, r2, r3
 801fff4:	460c      	mov	r4, r1
 801fff6:	2001      	movs	r0, #1
 801fff8:	e7a8      	b.n	801ff4c <_svfiprintf_r+0xd8>
 801fffa:	2300      	movs	r3, #0
 801fffc:	3401      	adds	r4, #1
 801fffe:	9305      	str	r3, [sp, #20]
 8020000:	4619      	mov	r1, r3
 8020002:	f04f 0c0a 	mov.w	ip, #10
 8020006:	4620      	mov	r0, r4
 8020008:	f810 2b01 	ldrb.w	r2, [r0], #1
 802000c:	3a30      	subs	r2, #48	@ 0x30
 802000e:	2a09      	cmp	r2, #9
 8020010:	d903      	bls.n	802001a <_svfiprintf_r+0x1a6>
 8020012:	2b00      	cmp	r3, #0
 8020014:	d0c6      	beq.n	801ffa4 <_svfiprintf_r+0x130>
 8020016:	9105      	str	r1, [sp, #20]
 8020018:	e7c4      	b.n	801ffa4 <_svfiprintf_r+0x130>
 802001a:	fb0c 2101 	mla	r1, ip, r1, r2
 802001e:	4604      	mov	r4, r0
 8020020:	2301      	movs	r3, #1
 8020022:	e7f0      	b.n	8020006 <_svfiprintf_r+0x192>
 8020024:	ab03      	add	r3, sp, #12
 8020026:	9300      	str	r3, [sp, #0]
 8020028:	462a      	mov	r2, r5
 802002a:	4b0f      	ldr	r3, [pc, #60]	@ (8020068 <_svfiprintf_r+0x1f4>)
 802002c:	a904      	add	r1, sp, #16
 802002e:	4638      	mov	r0, r7
 8020030:	f3af 8000 	nop.w
 8020034:	1c42      	adds	r2, r0, #1
 8020036:	4606      	mov	r6, r0
 8020038:	d1d6      	bne.n	801ffe8 <_svfiprintf_r+0x174>
 802003a:	89ab      	ldrh	r3, [r5, #12]
 802003c:	065b      	lsls	r3, r3, #25
 802003e:	f53f af2d 	bmi.w	801fe9c <_svfiprintf_r+0x28>
 8020042:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020044:	e72c      	b.n	801fea0 <_svfiprintf_r+0x2c>
 8020046:	ab03      	add	r3, sp, #12
 8020048:	9300      	str	r3, [sp, #0]
 802004a:	462a      	mov	r2, r5
 802004c:	4b06      	ldr	r3, [pc, #24]	@ (8020068 <_svfiprintf_r+0x1f4>)
 802004e:	a904      	add	r1, sp, #16
 8020050:	4638      	mov	r0, r7
 8020052:	f000 f879 	bl	8020148 <_printf_i>
 8020056:	e7ed      	b.n	8020034 <_svfiprintf_r+0x1c0>
 8020058:	08022253 	.word	0x08022253
 802005c:	08022259 	.word	0x08022259
 8020060:	0802225d 	.word	0x0802225d
 8020064:	00000000 	.word	0x00000000
 8020068:	0801fdbf 	.word	0x0801fdbf

0802006c <_printf_common>:
 802006c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020070:	4616      	mov	r6, r2
 8020072:	4698      	mov	r8, r3
 8020074:	688a      	ldr	r2, [r1, #8]
 8020076:	690b      	ldr	r3, [r1, #16]
 8020078:	f8dd 9020 	ldr.w	r9, [sp, #32]
 802007c:	4293      	cmp	r3, r2
 802007e:	bfb8      	it	lt
 8020080:	4613      	movlt	r3, r2
 8020082:	6033      	str	r3, [r6, #0]
 8020084:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8020088:	4607      	mov	r7, r0
 802008a:	460c      	mov	r4, r1
 802008c:	b10a      	cbz	r2, 8020092 <_printf_common+0x26>
 802008e:	3301      	adds	r3, #1
 8020090:	6033      	str	r3, [r6, #0]
 8020092:	6823      	ldr	r3, [r4, #0]
 8020094:	0699      	lsls	r1, r3, #26
 8020096:	bf42      	ittt	mi
 8020098:	6833      	ldrmi	r3, [r6, #0]
 802009a:	3302      	addmi	r3, #2
 802009c:	6033      	strmi	r3, [r6, #0]
 802009e:	6825      	ldr	r5, [r4, #0]
 80200a0:	f015 0506 	ands.w	r5, r5, #6
 80200a4:	d106      	bne.n	80200b4 <_printf_common+0x48>
 80200a6:	f104 0a19 	add.w	sl, r4, #25
 80200aa:	68e3      	ldr	r3, [r4, #12]
 80200ac:	6832      	ldr	r2, [r6, #0]
 80200ae:	1a9b      	subs	r3, r3, r2
 80200b0:	42ab      	cmp	r3, r5
 80200b2:	dc26      	bgt.n	8020102 <_printf_common+0x96>
 80200b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80200b8:	6822      	ldr	r2, [r4, #0]
 80200ba:	3b00      	subs	r3, #0
 80200bc:	bf18      	it	ne
 80200be:	2301      	movne	r3, #1
 80200c0:	0692      	lsls	r2, r2, #26
 80200c2:	d42b      	bmi.n	802011c <_printf_common+0xb0>
 80200c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80200c8:	4641      	mov	r1, r8
 80200ca:	4638      	mov	r0, r7
 80200cc:	47c8      	blx	r9
 80200ce:	3001      	adds	r0, #1
 80200d0:	d01e      	beq.n	8020110 <_printf_common+0xa4>
 80200d2:	6823      	ldr	r3, [r4, #0]
 80200d4:	6922      	ldr	r2, [r4, #16]
 80200d6:	f003 0306 	and.w	r3, r3, #6
 80200da:	2b04      	cmp	r3, #4
 80200dc:	bf02      	ittt	eq
 80200de:	68e5      	ldreq	r5, [r4, #12]
 80200e0:	6833      	ldreq	r3, [r6, #0]
 80200e2:	1aed      	subeq	r5, r5, r3
 80200e4:	68a3      	ldr	r3, [r4, #8]
 80200e6:	bf0c      	ite	eq
 80200e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80200ec:	2500      	movne	r5, #0
 80200ee:	4293      	cmp	r3, r2
 80200f0:	bfc4      	itt	gt
 80200f2:	1a9b      	subgt	r3, r3, r2
 80200f4:	18ed      	addgt	r5, r5, r3
 80200f6:	2600      	movs	r6, #0
 80200f8:	341a      	adds	r4, #26
 80200fa:	42b5      	cmp	r5, r6
 80200fc:	d11a      	bne.n	8020134 <_printf_common+0xc8>
 80200fe:	2000      	movs	r0, #0
 8020100:	e008      	b.n	8020114 <_printf_common+0xa8>
 8020102:	2301      	movs	r3, #1
 8020104:	4652      	mov	r2, sl
 8020106:	4641      	mov	r1, r8
 8020108:	4638      	mov	r0, r7
 802010a:	47c8      	blx	r9
 802010c:	3001      	adds	r0, #1
 802010e:	d103      	bne.n	8020118 <_printf_common+0xac>
 8020110:	f04f 30ff 	mov.w	r0, #4294967295
 8020114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020118:	3501      	adds	r5, #1
 802011a:	e7c6      	b.n	80200aa <_printf_common+0x3e>
 802011c:	18e1      	adds	r1, r4, r3
 802011e:	1c5a      	adds	r2, r3, #1
 8020120:	2030      	movs	r0, #48	@ 0x30
 8020122:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8020126:	4422      	add	r2, r4
 8020128:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 802012c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8020130:	3302      	adds	r3, #2
 8020132:	e7c7      	b.n	80200c4 <_printf_common+0x58>
 8020134:	2301      	movs	r3, #1
 8020136:	4622      	mov	r2, r4
 8020138:	4641      	mov	r1, r8
 802013a:	4638      	mov	r0, r7
 802013c:	47c8      	blx	r9
 802013e:	3001      	adds	r0, #1
 8020140:	d0e6      	beq.n	8020110 <_printf_common+0xa4>
 8020142:	3601      	adds	r6, #1
 8020144:	e7d9      	b.n	80200fa <_printf_common+0x8e>
	...

08020148 <_printf_i>:
 8020148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802014c:	7e0f      	ldrb	r7, [r1, #24]
 802014e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8020150:	2f78      	cmp	r7, #120	@ 0x78
 8020152:	4691      	mov	r9, r2
 8020154:	4680      	mov	r8, r0
 8020156:	460c      	mov	r4, r1
 8020158:	469a      	mov	sl, r3
 802015a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 802015e:	d807      	bhi.n	8020170 <_printf_i+0x28>
 8020160:	2f62      	cmp	r7, #98	@ 0x62
 8020162:	d80a      	bhi.n	802017a <_printf_i+0x32>
 8020164:	2f00      	cmp	r7, #0
 8020166:	f000 80d1 	beq.w	802030c <_printf_i+0x1c4>
 802016a:	2f58      	cmp	r7, #88	@ 0x58
 802016c:	f000 80b8 	beq.w	80202e0 <_printf_i+0x198>
 8020170:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8020174:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8020178:	e03a      	b.n	80201f0 <_printf_i+0xa8>
 802017a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 802017e:	2b15      	cmp	r3, #21
 8020180:	d8f6      	bhi.n	8020170 <_printf_i+0x28>
 8020182:	a101      	add	r1, pc, #4	@ (adr r1, 8020188 <_printf_i+0x40>)
 8020184:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8020188:	080201e1 	.word	0x080201e1
 802018c:	080201f5 	.word	0x080201f5
 8020190:	08020171 	.word	0x08020171
 8020194:	08020171 	.word	0x08020171
 8020198:	08020171 	.word	0x08020171
 802019c:	08020171 	.word	0x08020171
 80201a0:	080201f5 	.word	0x080201f5
 80201a4:	08020171 	.word	0x08020171
 80201a8:	08020171 	.word	0x08020171
 80201ac:	08020171 	.word	0x08020171
 80201b0:	08020171 	.word	0x08020171
 80201b4:	080202f3 	.word	0x080202f3
 80201b8:	0802021f 	.word	0x0802021f
 80201bc:	080202ad 	.word	0x080202ad
 80201c0:	08020171 	.word	0x08020171
 80201c4:	08020171 	.word	0x08020171
 80201c8:	08020315 	.word	0x08020315
 80201cc:	08020171 	.word	0x08020171
 80201d0:	0802021f 	.word	0x0802021f
 80201d4:	08020171 	.word	0x08020171
 80201d8:	08020171 	.word	0x08020171
 80201dc:	080202b5 	.word	0x080202b5
 80201e0:	6833      	ldr	r3, [r6, #0]
 80201e2:	1d1a      	adds	r2, r3, #4
 80201e4:	681b      	ldr	r3, [r3, #0]
 80201e6:	6032      	str	r2, [r6, #0]
 80201e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80201ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80201f0:	2301      	movs	r3, #1
 80201f2:	e09c      	b.n	802032e <_printf_i+0x1e6>
 80201f4:	6833      	ldr	r3, [r6, #0]
 80201f6:	6820      	ldr	r0, [r4, #0]
 80201f8:	1d19      	adds	r1, r3, #4
 80201fa:	6031      	str	r1, [r6, #0]
 80201fc:	0606      	lsls	r6, r0, #24
 80201fe:	d501      	bpl.n	8020204 <_printf_i+0xbc>
 8020200:	681d      	ldr	r5, [r3, #0]
 8020202:	e003      	b.n	802020c <_printf_i+0xc4>
 8020204:	0645      	lsls	r5, r0, #25
 8020206:	d5fb      	bpl.n	8020200 <_printf_i+0xb8>
 8020208:	f9b3 5000 	ldrsh.w	r5, [r3]
 802020c:	2d00      	cmp	r5, #0
 802020e:	da03      	bge.n	8020218 <_printf_i+0xd0>
 8020210:	232d      	movs	r3, #45	@ 0x2d
 8020212:	426d      	negs	r5, r5
 8020214:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8020218:	4858      	ldr	r0, [pc, #352]	@ (802037c <_printf_i+0x234>)
 802021a:	230a      	movs	r3, #10
 802021c:	e011      	b.n	8020242 <_printf_i+0xfa>
 802021e:	6821      	ldr	r1, [r4, #0]
 8020220:	6833      	ldr	r3, [r6, #0]
 8020222:	0608      	lsls	r0, r1, #24
 8020224:	f853 5b04 	ldr.w	r5, [r3], #4
 8020228:	d402      	bmi.n	8020230 <_printf_i+0xe8>
 802022a:	0649      	lsls	r1, r1, #25
 802022c:	bf48      	it	mi
 802022e:	b2ad      	uxthmi	r5, r5
 8020230:	2f6f      	cmp	r7, #111	@ 0x6f
 8020232:	4852      	ldr	r0, [pc, #328]	@ (802037c <_printf_i+0x234>)
 8020234:	6033      	str	r3, [r6, #0]
 8020236:	bf14      	ite	ne
 8020238:	230a      	movne	r3, #10
 802023a:	2308      	moveq	r3, #8
 802023c:	2100      	movs	r1, #0
 802023e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8020242:	6866      	ldr	r6, [r4, #4]
 8020244:	60a6      	str	r6, [r4, #8]
 8020246:	2e00      	cmp	r6, #0
 8020248:	db05      	blt.n	8020256 <_printf_i+0x10e>
 802024a:	6821      	ldr	r1, [r4, #0]
 802024c:	432e      	orrs	r6, r5
 802024e:	f021 0104 	bic.w	r1, r1, #4
 8020252:	6021      	str	r1, [r4, #0]
 8020254:	d04b      	beq.n	80202ee <_printf_i+0x1a6>
 8020256:	4616      	mov	r6, r2
 8020258:	fbb5 f1f3 	udiv	r1, r5, r3
 802025c:	fb03 5711 	mls	r7, r3, r1, r5
 8020260:	5dc7      	ldrb	r7, [r0, r7]
 8020262:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8020266:	462f      	mov	r7, r5
 8020268:	42bb      	cmp	r3, r7
 802026a:	460d      	mov	r5, r1
 802026c:	d9f4      	bls.n	8020258 <_printf_i+0x110>
 802026e:	2b08      	cmp	r3, #8
 8020270:	d10b      	bne.n	802028a <_printf_i+0x142>
 8020272:	6823      	ldr	r3, [r4, #0]
 8020274:	07df      	lsls	r7, r3, #31
 8020276:	d508      	bpl.n	802028a <_printf_i+0x142>
 8020278:	6923      	ldr	r3, [r4, #16]
 802027a:	6861      	ldr	r1, [r4, #4]
 802027c:	4299      	cmp	r1, r3
 802027e:	bfde      	ittt	le
 8020280:	2330      	movle	r3, #48	@ 0x30
 8020282:	f806 3c01 	strble.w	r3, [r6, #-1]
 8020286:	f106 36ff 	addle.w	r6, r6, #4294967295
 802028a:	1b92      	subs	r2, r2, r6
 802028c:	6122      	str	r2, [r4, #16]
 802028e:	f8cd a000 	str.w	sl, [sp]
 8020292:	464b      	mov	r3, r9
 8020294:	aa03      	add	r2, sp, #12
 8020296:	4621      	mov	r1, r4
 8020298:	4640      	mov	r0, r8
 802029a:	f7ff fee7 	bl	802006c <_printf_common>
 802029e:	3001      	adds	r0, #1
 80202a0:	d14a      	bne.n	8020338 <_printf_i+0x1f0>
 80202a2:	f04f 30ff 	mov.w	r0, #4294967295
 80202a6:	b004      	add	sp, #16
 80202a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80202ac:	6823      	ldr	r3, [r4, #0]
 80202ae:	f043 0320 	orr.w	r3, r3, #32
 80202b2:	6023      	str	r3, [r4, #0]
 80202b4:	4832      	ldr	r0, [pc, #200]	@ (8020380 <_printf_i+0x238>)
 80202b6:	2778      	movs	r7, #120	@ 0x78
 80202b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80202bc:	6823      	ldr	r3, [r4, #0]
 80202be:	6831      	ldr	r1, [r6, #0]
 80202c0:	061f      	lsls	r7, r3, #24
 80202c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80202c6:	d402      	bmi.n	80202ce <_printf_i+0x186>
 80202c8:	065f      	lsls	r7, r3, #25
 80202ca:	bf48      	it	mi
 80202cc:	b2ad      	uxthmi	r5, r5
 80202ce:	6031      	str	r1, [r6, #0]
 80202d0:	07d9      	lsls	r1, r3, #31
 80202d2:	bf44      	itt	mi
 80202d4:	f043 0320 	orrmi.w	r3, r3, #32
 80202d8:	6023      	strmi	r3, [r4, #0]
 80202da:	b11d      	cbz	r5, 80202e4 <_printf_i+0x19c>
 80202dc:	2310      	movs	r3, #16
 80202de:	e7ad      	b.n	802023c <_printf_i+0xf4>
 80202e0:	4826      	ldr	r0, [pc, #152]	@ (802037c <_printf_i+0x234>)
 80202e2:	e7e9      	b.n	80202b8 <_printf_i+0x170>
 80202e4:	6823      	ldr	r3, [r4, #0]
 80202e6:	f023 0320 	bic.w	r3, r3, #32
 80202ea:	6023      	str	r3, [r4, #0]
 80202ec:	e7f6      	b.n	80202dc <_printf_i+0x194>
 80202ee:	4616      	mov	r6, r2
 80202f0:	e7bd      	b.n	802026e <_printf_i+0x126>
 80202f2:	6833      	ldr	r3, [r6, #0]
 80202f4:	6825      	ldr	r5, [r4, #0]
 80202f6:	6961      	ldr	r1, [r4, #20]
 80202f8:	1d18      	adds	r0, r3, #4
 80202fa:	6030      	str	r0, [r6, #0]
 80202fc:	062e      	lsls	r6, r5, #24
 80202fe:	681b      	ldr	r3, [r3, #0]
 8020300:	d501      	bpl.n	8020306 <_printf_i+0x1be>
 8020302:	6019      	str	r1, [r3, #0]
 8020304:	e002      	b.n	802030c <_printf_i+0x1c4>
 8020306:	0668      	lsls	r0, r5, #25
 8020308:	d5fb      	bpl.n	8020302 <_printf_i+0x1ba>
 802030a:	8019      	strh	r1, [r3, #0]
 802030c:	2300      	movs	r3, #0
 802030e:	6123      	str	r3, [r4, #16]
 8020310:	4616      	mov	r6, r2
 8020312:	e7bc      	b.n	802028e <_printf_i+0x146>
 8020314:	6833      	ldr	r3, [r6, #0]
 8020316:	1d1a      	adds	r2, r3, #4
 8020318:	6032      	str	r2, [r6, #0]
 802031a:	681e      	ldr	r6, [r3, #0]
 802031c:	6862      	ldr	r2, [r4, #4]
 802031e:	2100      	movs	r1, #0
 8020320:	4630      	mov	r0, r6
 8020322:	f7df ff35 	bl	8000190 <memchr>
 8020326:	b108      	cbz	r0, 802032c <_printf_i+0x1e4>
 8020328:	1b80      	subs	r0, r0, r6
 802032a:	6060      	str	r0, [r4, #4]
 802032c:	6863      	ldr	r3, [r4, #4]
 802032e:	6123      	str	r3, [r4, #16]
 8020330:	2300      	movs	r3, #0
 8020332:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8020336:	e7aa      	b.n	802028e <_printf_i+0x146>
 8020338:	6923      	ldr	r3, [r4, #16]
 802033a:	4632      	mov	r2, r6
 802033c:	4649      	mov	r1, r9
 802033e:	4640      	mov	r0, r8
 8020340:	47d0      	blx	sl
 8020342:	3001      	adds	r0, #1
 8020344:	d0ad      	beq.n	80202a2 <_printf_i+0x15a>
 8020346:	6823      	ldr	r3, [r4, #0]
 8020348:	079b      	lsls	r3, r3, #30
 802034a:	d413      	bmi.n	8020374 <_printf_i+0x22c>
 802034c:	68e0      	ldr	r0, [r4, #12]
 802034e:	9b03      	ldr	r3, [sp, #12]
 8020350:	4298      	cmp	r0, r3
 8020352:	bfb8      	it	lt
 8020354:	4618      	movlt	r0, r3
 8020356:	e7a6      	b.n	80202a6 <_printf_i+0x15e>
 8020358:	2301      	movs	r3, #1
 802035a:	4632      	mov	r2, r6
 802035c:	4649      	mov	r1, r9
 802035e:	4640      	mov	r0, r8
 8020360:	47d0      	blx	sl
 8020362:	3001      	adds	r0, #1
 8020364:	d09d      	beq.n	80202a2 <_printf_i+0x15a>
 8020366:	3501      	adds	r5, #1
 8020368:	68e3      	ldr	r3, [r4, #12]
 802036a:	9903      	ldr	r1, [sp, #12]
 802036c:	1a5b      	subs	r3, r3, r1
 802036e:	42ab      	cmp	r3, r5
 8020370:	dcf2      	bgt.n	8020358 <_printf_i+0x210>
 8020372:	e7eb      	b.n	802034c <_printf_i+0x204>
 8020374:	2500      	movs	r5, #0
 8020376:	f104 0619 	add.w	r6, r4, #25
 802037a:	e7f5      	b.n	8020368 <_printf_i+0x220>
 802037c:	08022264 	.word	0x08022264
 8020380:	08022275 	.word	0x08022275

08020384 <__sflush_r>:
 8020384:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8020388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802038a:	0716      	lsls	r6, r2, #28
 802038c:	4605      	mov	r5, r0
 802038e:	460c      	mov	r4, r1
 8020390:	d454      	bmi.n	802043c <__sflush_r+0xb8>
 8020392:	684b      	ldr	r3, [r1, #4]
 8020394:	2b00      	cmp	r3, #0
 8020396:	dc02      	bgt.n	802039e <__sflush_r+0x1a>
 8020398:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 802039a:	2b00      	cmp	r3, #0
 802039c:	dd48      	ble.n	8020430 <__sflush_r+0xac>
 802039e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80203a0:	2e00      	cmp	r6, #0
 80203a2:	d045      	beq.n	8020430 <__sflush_r+0xac>
 80203a4:	2300      	movs	r3, #0
 80203a6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80203aa:	682f      	ldr	r7, [r5, #0]
 80203ac:	6a21      	ldr	r1, [r4, #32]
 80203ae:	602b      	str	r3, [r5, #0]
 80203b0:	d030      	beq.n	8020414 <__sflush_r+0x90>
 80203b2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80203b4:	89a3      	ldrh	r3, [r4, #12]
 80203b6:	0759      	lsls	r1, r3, #29
 80203b8:	d505      	bpl.n	80203c6 <__sflush_r+0x42>
 80203ba:	6863      	ldr	r3, [r4, #4]
 80203bc:	1ad2      	subs	r2, r2, r3
 80203be:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80203c0:	b10b      	cbz	r3, 80203c6 <__sflush_r+0x42>
 80203c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80203c4:	1ad2      	subs	r2, r2, r3
 80203c6:	2300      	movs	r3, #0
 80203c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80203ca:	6a21      	ldr	r1, [r4, #32]
 80203cc:	4628      	mov	r0, r5
 80203ce:	47b0      	blx	r6
 80203d0:	1c43      	adds	r3, r0, #1
 80203d2:	89a3      	ldrh	r3, [r4, #12]
 80203d4:	d106      	bne.n	80203e4 <__sflush_r+0x60>
 80203d6:	6829      	ldr	r1, [r5, #0]
 80203d8:	291d      	cmp	r1, #29
 80203da:	d82b      	bhi.n	8020434 <__sflush_r+0xb0>
 80203dc:	4a28      	ldr	r2, [pc, #160]	@ (8020480 <__sflush_r+0xfc>)
 80203de:	40ca      	lsrs	r2, r1
 80203e0:	07d6      	lsls	r6, r2, #31
 80203e2:	d527      	bpl.n	8020434 <__sflush_r+0xb0>
 80203e4:	2200      	movs	r2, #0
 80203e6:	6062      	str	r2, [r4, #4]
 80203e8:	04d9      	lsls	r1, r3, #19
 80203ea:	6922      	ldr	r2, [r4, #16]
 80203ec:	6022      	str	r2, [r4, #0]
 80203ee:	d504      	bpl.n	80203fa <__sflush_r+0x76>
 80203f0:	1c42      	adds	r2, r0, #1
 80203f2:	d101      	bne.n	80203f8 <__sflush_r+0x74>
 80203f4:	682b      	ldr	r3, [r5, #0]
 80203f6:	b903      	cbnz	r3, 80203fa <__sflush_r+0x76>
 80203f8:	6560      	str	r0, [r4, #84]	@ 0x54
 80203fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80203fc:	602f      	str	r7, [r5, #0]
 80203fe:	b1b9      	cbz	r1, 8020430 <__sflush_r+0xac>
 8020400:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8020404:	4299      	cmp	r1, r3
 8020406:	d002      	beq.n	802040e <__sflush_r+0x8a>
 8020408:	4628      	mov	r0, r5
 802040a:	f7fe fbe7 	bl	801ebdc <_free_r>
 802040e:	2300      	movs	r3, #0
 8020410:	6363      	str	r3, [r4, #52]	@ 0x34
 8020412:	e00d      	b.n	8020430 <__sflush_r+0xac>
 8020414:	2301      	movs	r3, #1
 8020416:	4628      	mov	r0, r5
 8020418:	47b0      	blx	r6
 802041a:	4602      	mov	r2, r0
 802041c:	1c50      	adds	r0, r2, #1
 802041e:	d1c9      	bne.n	80203b4 <__sflush_r+0x30>
 8020420:	682b      	ldr	r3, [r5, #0]
 8020422:	2b00      	cmp	r3, #0
 8020424:	d0c6      	beq.n	80203b4 <__sflush_r+0x30>
 8020426:	2b1d      	cmp	r3, #29
 8020428:	d001      	beq.n	802042e <__sflush_r+0xaa>
 802042a:	2b16      	cmp	r3, #22
 802042c:	d11d      	bne.n	802046a <__sflush_r+0xe6>
 802042e:	602f      	str	r7, [r5, #0]
 8020430:	2000      	movs	r0, #0
 8020432:	e021      	b.n	8020478 <__sflush_r+0xf4>
 8020434:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020438:	b21b      	sxth	r3, r3
 802043a:	e01a      	b.n	8020472 <__sflush_r+0xee>
 802043c:	690f      	ldr	r7, [r1, #16]
 802043e:	2f00      	cmp	r7, #0
 8020440:	d0f6      	beq.n	8020430 <__sflush_r+0xac>
 8020442:	0793      	lsls	r3, r2, #30
 8020444:	680e      	ldr	r6, [r1, #0]
 8020446:	bf08      	it	eq
 8020448:	694b      	ldreq	r3, [r1, #20]
 802044a:	600f      	str	r7, [r1, #0]
 802044c:	bf18      	it	ne
 802044e:	2300      	movne	r3, #0
 8020450:	1bf6      	subs	r6, r6, r7
 8020452:	608b      	str	r3, [r1, #8]
 8020454:	2e00      	cmp	r6, #0
 8020456:	ddeb      	ble.n	8020430 <__sflush_r+0xac>
 8020458:	6a21      	ldr	r1, [r4, #32]
 802045a:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 802045e:	4633      	mov	r3, r6
 8020460:	463a      	mov	r2, r7
 8020462:	4628      	mov	r0, r5
 8020464:	47e0      	blx	ip
 8020466:	2800      	cmp	r0, #0
 8020468:	dc07      	bgt.n	802047a <__sflush_r+0xf6>
 802046a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802046e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020472:	81a3      	strh	r3, [r4, #12]
 8020474:	f04f 30ff 	mov.w	r0, #4294967295
 8020478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802047a:	4407      	add	r7, r0
 802047c:	1a36      	subs	r6, r6, r0
 802047e:	e7e9      	b.n	8020454 <__sflush_r+0xd0>
 8020480:	20400001 	.word	0x20400001

08020484 <_fflush_r>:
 8020484:	b538      	push	{r3, r4, r5, lr}
 8020486:	690b      	ldr	r3, [r1, #16]
 8020488:	4605      	mov	r5, r0
 802048a:	460c      	mov	r4, r1
 802048c:	b913      	cbnz	r3, 8020494 <_fflush_r+0x10>
 802048e:	2500      	movs	r5, #0
 8020490:	4628      	mov	r0, r5
 8020492:	bd38      	pop	{r3, r4, r5, pc}
 8020494:	b118      	cbz	r0, 802049e <_fflush_r+0x1a>
 8020496:	6a03      	ldr	r3, [r0, #32]
 8020498:	b90b      	cbnz	r3, 802049e <_fflush_r+0x1a>
 802049a:	f7fe fa25 	bl	801e8e8 <__sinit>
 802049e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80204a2:	2b00      	cmp	r3, #0
 80204a4:	d0f3      	beq.n	802048e <_fflush_r+0xa>
 80204a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80204a8:	07d0      	lsls	r0, r2, #31
 80204aa:	d404      	bmi.n	80204b6 <_fflush_r+0x32>
 80204ac:	0599      	lsls	r1, r3, #22
 80204ae:	d402      	bmi.n	80204b6 <_fflush_r+0x32>
 80204b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80204b2:	f7fe fb7c 	bl	801ebae <__retarget_lock_acquire_recursive>
 80204b6:	4628      	mov	r0, r5
 80204b8:	4621      	mov	r1, r4
 80204ba:	f7ff ff63 	bl	8020384 <__sflush_r>
 80204be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80204c0:	07da      	lsls	r2, r3, #31
 80204c2:	4605      	mov	r5, r0
 80204c4:	d4e4      	bmi.n	8020490 <_fflush_r+0xc>
 80204c6:	89a3      	ldrh	r3, [r4, #12]
 80204c8:	059b      	lsls	r3, r3, #22
 80204ca:	d4e1      	bmi.n	8020490 <_fflush_r+0xc>
 80204cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80204ce:	f7fe fb6f 	bl	801ebb0 <__retarget_lock_release_recursive>
 80204d2:	e7dd      	b.n	8020490 <_fflush_r+0xc>

080204d4 <memmove>:
 80204d4:	4288      	cmp	r0, r1
 80204d6:	b510      	push	{r4, lr}
 80204d8:	eb01 0402 	add.w	r4, r1, r2
 80204dc:	d902      	bls.n	80204e4 <memmove+0x10>
 80204de:	4284      	cmp	r4, r0
 80204e0:	4623      	mov	r3, r4
 80204e2:	d807      	bhi.n	80204f4 <memmove+0x20>
 80204e4:	1e43      	subs	r3, r0, #1
 80204e6:	42a1      	cmp	r1, r4
 80204e8:	d008      	beq.n	80204fc <memmove+0x28>
 80204ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80204ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80204f2:	e7f8      	b.n	80204e6 <memmove+0x12>
 80204f4:	4402      	add	r2, r0
 80204f6:	4601      	mov	r1, r0
 80204f8:	428a      	cmp	r2, r1
 80204fa:	d100      	bne.n	80204fe <memmove+0x2a>
 80204fc:	bd10      	pop	{r4, pc}
 80204fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8020502:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8020506:	e7f7      	b.n	80204f8 <memmove+0x24>

08020508 <_sbrk_r>:
 8020508:	b538      	push	{r3, r4, r5, lr}
 802050a:	4d06      	ldr	r5, [pc, #24]	@ (8020524 <_sbrk_r+0x1c>)
 802050c:	2300      	movs	r3, #0
 802050e:	4604      	mov	r4, r0
 8020510:	4608      	mov	r0, r1
 8020512:	602b      	str	r3, [r5, #0]
 8020514:	f7e2 fa6a 	bl	80029ec <_sbrk>
 8020518:	1c43      	adds	r3, r0, #1
 802051a:	d102      	bne.n	8020522 <_sbrk_r+0x1a>
 802051c:	682b      	ldr	r3, [r5, #0]
 802051e:	b103      	cbz	r3, 8020522 <_sbrk_r+0x1a>
 8020520:	6023      	str	r3, [r4, #0]
 8020522:	bd38      	pop	{r3, r4, r5, pc}
 8020524:	20002af0 	.word	0x20002af0

08020528 <__assert_func>:
 8020528:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 802052a:	4614      	mov	r4, r2
 802052c:	461a      	mov	r2, r3
 802052e:	4b09      	ldr	r3, [pc, #36]	@ (8020554 <__assert_func+0x2c>)
 8020530:	681b      	ldr	r3, [r3, #0]
 8020532:	4605      	mov	r5, r0
 8020534:	68d8      	ldr	r0, [r3, #12]
 8020536:	b14c      	cbz	r4, 802054c <__assert_func+0x24>
 8020538:	4b07      	ldr	r3, [pc, #28]	@ (8020558 <__assert_func+0x30>)
 802053a:	9100      	str	r1, [sp, #0]
 802053c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8020540:	4906      	ldr	r1, [pc, #24]	@ (802055c <__assert_func+0x34>)
 8020542:	462b      	mov	r3, r5
 8020544:	f000 f858 	bl	80205f8 <fiprintf>
 8020548:	f000 f868 	bl	802061c <abort>
 802054c:	4b04      	ldr	r3, [pc, #16]	@ (8020560 <__assert_func+0x38>)
 802054e:	461c      	mov	r4, r3
 8020550:	e7f3      	b.n	802053a <__assert_func+0x12>
 8020552:	bf00      	nop
 8020554:	200002d4 	.word	0x200002d4
 8020558:	08022286 	.word	0x08022286
 802055c:	08022293 	.word	0x08022293
 8020560:	080222c1 	.word	0x080222c1

08020564 <_calloc_r>:
 8020564:	b570      	push	{r4, r5, r6, lr}
 8020566:	fba1 5402 	umull	r5, r4, r1, r2
 802056a:	b934      	cbnz	r4, 802057a <_calloc_r+0x16>
 802056c:	4629      	mov	r1, r5
 802056e:	f7fe fedb 	bl	801f328 <_malloc_r>
 8020572:	4606      	mov	r6, r0
 8020574:	b928      	cbnz	r0, 8020582 <_calloc_r+0x1e>
 8020576:	4630      	mov	r0, r6
 8020578:	bd70      	pop	{r4, r5, r6, pc}
 802057a:	220c      	movs	r2, #12
 802057c:	6002      	str	r2, [r0, #0]
 802057e:	2600      	movs	r6, #0
 8020580:	e7f9      	b.n	8020576 <_calloc_r+0x12>
 8020582:	462a      	mov	r2, r5
 8020584:	4621      	mov	r1, r4
 8020586:	f7fe fa5e 	bl	801ea46 <memset>
 802058a:	e7f4      	b.n	8020576 <_calloc_r+0x12>

0802058c <malloc>:
 802058c:	4b02      	ldr	r3, [pc, #8]	@ (8020598 <malloc+0xc>)
 802058e:	4601      	mov	r1, r0
 8020590:	6818      	ldr	r0, [r3, #0]
 8020592:	f7fe bec9 	b.w	801f328 <_malloc_r>
 8020596:	bf00      	nop
 8020598:	200002d4 	.word	0x200002d4

0802059c <_realloc_r>:
 802059c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80205a0:	4607      	mov	r7, r0
 80205a2:	4614      	mov	r4, r2
 80205a4:	460d      	mov	r5, r1
 80205a6:	b921      	cbnz	r1, 80205b2 <_realloc_r+0x16>
 80205a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80205ac:	4611      	mov	r1, r2
 80205ae:	f7fe bebb 	b.w	801f328 <_malloc_r>
 80205b2:	b92a      	cbnz	r2, 80205c0 <_realloc_r+0x24>
 80205b4:	f7fe fb12 	bl	801ebdc <_free_r>
 80205b8:	4625      	mov	r5, r4
 80205ba:	4628      	mov	r0, r5
 80205bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80205c0:	f000 f833 	bl	802062a <_malloc_usable_size_r>
 80205c4:	4284      	cmp	r4, r0
 80205c6:	4606      	mov	r6, r0
 80205c8:	d802      	bhi.n	80205d0 <_realloc_r+0x34>
 80205ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80205ce:	d8f4      	bhi.n	80205ba <_realloc_r+0x1e>
 80205d0:	4621      	mov	r1, r4
 80205d2:	4638      	mov	r0, r7
 80205d4:	f7fe fea8 	bl	801f328 <_malloc_r>
 80205d8:	4680      	mov	r8, r0
 80205da:	b908      	cbnz	r0, 80205e0 <_realloc_r+0x44>
 80205dc:	4645      	mov	r5, r8
 80205de:	e7ec      	b.n	80205ba <_realloc_r+0x1e>
 80205e0:	42b4      	cmp	r4, r6
 80205e2:	4622      	mov	r2, r4
 80205e4:	4629      	mov	r1, r5
 80205e6:	bf28      	it	cs
 80205e8:	4632      	movcs	r2, r6
 80205ea:	f7fe fae2 	bl	801ebb2 <memcpy>
 80205ee:	4629      	mov	r1, r5
 80205f0:	4638      	mov	r0, r7
 80205f2:	f7fe faf3 	bl	801ebdc <_free_r>
 80205f6:	e7f1      	b.n	80205dc <_realloc_r+0x40>

080205f8 <fiprintf>:
 80205f8:	b40e      	push	{r1, r2, r3}
 80205fa:	b503      	push	{r0, r1, lr}
 80205fc:	4601      	mov	r1, r0
 80205fe:	ab03      	add	r3, sp, #12
 8020600:	4805      	ldr	r0, [pc, #20]	@ (8020618 <fiprintf+0x20>)
 8020602:	f853 2b04 	ldr.w	r2, [r3], #4
 8020606:	6800      	ldr	r0, [r0, #0]
 8020608:	9301      	str	r3, [sp, #4]
 802060a:	f000 f83d 	bl	8020688 <_vfiprintf_r>
 802060e:	b002      	add	sp, #8
 8020610:	f85d eb04 	ldr.w	lr, [sp], #4
 8020614:	b003      	add	sp, #12
 8020616:	4770      	bx	lr
 8020618:	200002d4 	.word	0x200002d4

0802061c <abort>:
 802061c:	b508      	push	{r3, lr}
 802061e:	2006      	movs	r0, #6
 8020620:	f000 fa06 	bl	8020a30 <raise>
 8020624:	2001      	movs	r0, #1
 8020626:	f7e2 f96d 	bl	8002904 <_exit>

0802062a <_malloc_usable_size_r>:
 802062a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802062e:	1f18      	subs	r0, r3, #4
 8020630:	2b00      	cmp	r3, #0
 8020632:	bfbc      	itt	lt
 8020634:	580b      	ldrlt	r3, [r1, r0]
 8020636:	18c0      	addlt	r0, r0, r3
 8020638:	4770      	bx	lr

0802063a <__sfputc_r>:
 802063a:	6893      	ldr	r3, [r2, #8]
 802063c:	3b01      	subs	r3, #1
 802063e:	2b00      	cmp	r3, #0
 8020640:	b410      	push	{r4}
 8020642:	6093      	str	r3, [r2, #8]
 8020644:	da07      	bge.n	8020656 <__sfputc_r+0x1c>
 8020646:	6994      	ldr	r4, [r2, #24]
 8020648:	42a3      	cmp	r3, r4
 802064a:	db01      	blt.n	8020650 <__sfputc_r+0x16>
 802064c:	290a      	cmp	r1, #10
 802064e:	d102      	bne.n	8020656 <__sfputc_r+0x1c>
 8020650:	bc10      	pop	{r4}
 8020652:	f000 b931 	b.w	80208b8 <__swbuf_r>
 8020656:	6813      	ldr	r3, [r2, #0]
 8020658:	1c58      	adds	r0, r3, #1
 802065a:	6010      	str	r0, [r2, #0]
 802065c:	7019      	strb	r1, [r3, #0]
 802065e:	4608      	mov	r0, r1
 8020660:	bc10      	pop	{r4}
 8020662:	4770      	bx	lr

08020664 <__sfputs_r>:
 8020664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020666:	4606      	mov	r6, r0
 8020668:	460f      	mov	r7, r1
 802066a:	4614      	mov	r4, r2
 802066c:	18d5      	adds	r5, r2, r3
 802066e:	42ac      	cmp	r4, r5
 8020670:	d101      	bne.n	8020676 <__sfputs_r+0x12>
 8020672:	2000      	movs	r0, #0
 8020674:	e007      	b.n	8020686 <__sfputs_r+0x22>
 8020676:	f814 1b01 	ldrb.w	r1, [r4], #1
 802067a:	463a      	mov	r2, r7
 802067c:	4630      	mov	r0, r6
 802067e:	f7ff ffdc 	bl	802063a <__sfputc_r>
 8020682:	1c43      	adds	r3, r0, #1
 8020684:	d1f3      	bne.n	802066e <__sfputs_r+0xa>
 8020686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08020688 <_vfiprintf_r>:
 8020688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802068c:	460d      	mov	r5, r1
 802068e:	b09d      	sub	sp, #116	@ 0x74
 8020690:	4614      	mov	r4, r2
 8020692:	4698      	mov	r8, r3
 8020694:	4606      	mov	r6, r0
 8020696:	b118      	cbz	r0, 80206a0 <_vfiprintf_r+0x18>
 8020698:	6a03      	ldr	r3, [r0, #32]
 802069a:	b90b      	cbnz	r3, 80206a0 <_vfiprintf_r+0x18>
 802069c:	f7fe f924 	bl	801e8e8 <__sinit>
 80206a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80206a2:	07d9      	lsls	r1, r3, #31
 80206a4:	d405      	bmi.n	80206b2 <_vfiprintf_r+0x2a>
 80206a6:	89ab      	ldrh	r3, [r5, #12]
 80206a8:	059a      	lsls	r2, r3, #22
 80206aa:	d402      	bmi.n	80206b2 <_vfiprintf_r+0x2a>
 80206ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80206ae:	f7fe fa7e 	bl	801ebae <__retarget_lock_acquire_recursive>
 80206b2:	89ab      	ldrh	r3, [r5, #12]
 80206b4:	071b      	lsls	r3, r3, #28
 80206b6:	d501      	bpl.n	80206bc <_vfiprintf_r+0x34>
 80206b8:	692b      	ldr	r3, [r5, #16]
 80206ba:	b99b      	cbnz	r3, 80206e4 <_vfiprintf_r+0x5c>
 80206bc:	4629      	mov	r1, r5
 80206be:	4630      	mov	r0, r6
 80206c0:	f000 f938 	bl	8020934 <__swsetup_r>
 80206c4:	b170      	cbz	r0, 80206e4 <_vfiprintf_r+0x5c>
 80206c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80206c8:	07dc      	lsls	r4, r3, #31
 80206ca:	d504      	bpl.n	80206d6 <_vfiprintf_r+0x4e>
 80206cc:	f04f 30ff 	mov.w	r0, #4294967295
 80206d0:	b01d      	add	sp, #116	@ 0x74
 80206d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80206d6:	89ab      	ldrh	r3, [r5, #12]
 80206d8:	0598      	lsls	r0, r3, #22
 80206da:	d4f7      	bmi.n	80206cc <_vfiprintf_r+0x44>
 80206dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80206de:	f7fe fa67 	bl	801ebb0 <__retarget_lock_release_recursive>
 80206e2:	e7f3      	b.n	80206cc <_vfiprintf_r+0x44>
 80206e4:	2300      	movs	r3, #0
 80206e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80206e8:	2320      	movs	r3, #32
 80206ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80206ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80206f2:	2330      	movs	r3, #48	@ 0x30
 80206f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80208a4 <_vfiprintf_r+0x21c>
 80206f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80206fc:	f04f 0901 	mov.w	r9, #1
 8020700:	4623      	mov	r3, r4
 8020702:	469a      	mov	sl, r3
 8020704:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020708:	b10a      	cbz	r2, 802070e <_vfiprintf_r+0x86>
 802070a:	2a25      	cmp	r2, #37	@ 0x25
 802070c:	d1f9      	bne.n	8020702 <_vfiprintf_r+0x7a>
 802070e:	ebba 0b04 	subs.w	fp, sl, r4
 8020712:	d00b      	beq.n	802072c <_vfiprintf_r+0xa4>
 8020714:	465b      	mov	r3, fp
 8020716:	4622      	mov	r2, r4
 8020718:	4629      	mov	r1, r5
 802071a:	4630      	mov	r0, r6
 802071c:	f7ff ffa2 	bl	8020664 <__sfputs_r>
 8020720:	3001      	adds	r0, #1
 8020722:	f000 80a7 	beq.w	8020874 <_vfiprintf_r+0x1ec>
 8020726:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020728:	445a      	add	r2, fp
 802072a:	9209      	str	r2, [sp, #36]	@ 0x24
 802072c:	f89a 3000 	ldrb.w	r3, [sl]
 8020730:	2b00      	cmp	r3, #0
 8020732:	f000 809f 	beq.w	8020874 <_vfiprintf_r+0x1ec>
 8020736:	2300      	movs	r3, #0
 8020738:	f04f 32ff 	mov.w	r2, #4294967295
 802073c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020740:	f10a 0a01 	add.w	sl, sl, #1
 8020744:	9304      	str	r3, [sp, #16]
 8020746:	9307      	str	r3, [sp, #28]
 8020748:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 802074c:	931a      	str	r3, [sp, #104]	@ 0x68
 802074e:	4654      	mov	r4, sl
 8020750:	2205      	movs	r2, #5
 8020752:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020756:	4853      	ldr	r0, [pc, #332]	@ (80208a4 <_vfiprintf_r+0x21c>)
 8020758:	f7df fd1a 	bl	8000190 <memchr>
 802075c:	9a04      	ldr	r2, [sp, #16]
 802075e:	b9d8      	cbnz	r0, 8020798 <_vfiprintf_r+0x110>
 8020760:	06d1      	lsls	r1, r2, #27
 8020762:	bf44      	itt	mi
 8020764:	2320      	movmi	r3, #32
 8020766:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802076a:	0713      	lsls	r3, r2, #28
 802076c:	bf44      	itt	mi
 802076e:	232b      	movmi	r3, #43	@ 0x2b
 8020770:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020774:	f89a 3000 	ldrb.w	r3, [sl]
 8020778:	2b2a      	cmp	r3, #42	@ 0x2a
 802077a:	d015      	beq.n	80207a8 <_vfiprintf_r+0x120>
 802077c:	9a07      	ldr	r2, [sp, #28]
 802077e:	4654      	mov	r4, sl
 8020780:	2000      	movs	r0, #0
 8020782:	f04f 0c0a 	mov.w	ip, #10
 8020786:	4621      	mov	r1, r4
 8020788:	f811 3b01 	ldrb.w	r3, [r1], #1
 802078c:	3b30      	subs	r3, #48	@ 0x30
 802078e:	2b09      	cmp	r3, #9
 8020790:	d94b      	bls.n	802082a <_vfiprintf_r+0x1a2>
 8020792:	b1b0      	cbz	r0, 80207c2 <_vfiprintf_r+0x13a>
 8020794:	9207      	str	r2, [sp, #28]
 8020796:	e014      	b.n	80207c2 <_vfiprintf_r+0x13a>
 8020798:	eba0 0308 	sub.w	r3, r0, r8
 802079c:	fa09 f303 	lsl.w	r3, r9, r3
 80207a0:	4313      	orrs	r3, r2
 80207a2:	9304      	str	r3, [sp, #16]
 80207a4:	46a2      	mov	sl, r4
 80207a6:	e7d2      	b.n	802074e <_vfiprintf_r+0xc6>
 80207a8:	9b03      	ldr	r3, [sp, #12]
 80207aa:	1d19      	adds	r1, r3, #4
 80207ac:	681b      	ldr	r3, [r3, #0]
 80207ae:	9103      	str	r1, [sp, #12]
 80207b0:	2b00      	cmp	r3, #0
 80207b2:	bfbb      	ittet	lt
 80207b4:	425b      	neglt	r3, r3
 80207b6:	f042 0202 	orrlt.w	r2, r2, #2
 80207ba:	9307      	strge	r3, [sp, #28]
 80207bc:	9307      	strlt	r3, [sp, #28]
 80207be:	bfb8      	it	lt
 80207c0:	9204      	strlt	r2, [sp, #16]
 80207c2:	7823      	ldrb	r3, [r4, #0]
 80207c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80207c6:	d10a      	bne.n	80207de <_vfiprintf_r+0x156>
 80207c8:	7863      	ldrb	r3, [r4, #1]
 80207ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80207cc:	d132      	bne.n	8020834 <_vfiprintf_r+0x1ac>
 80207ce:	9b03      	ldr	r3, [sp, #12]
 80207d0:	1d1a      	adds	r2, r3, #4
 80207d2:	681b      	ldr	r3, [r3, #0]
 80207d4:	9203      	str	r2, [sp, #12]
 80207d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80207da:	3402      	adds	r4, #2
 80207dc:	9305      	str	r3, [sp, #20]
 80207de:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80208a8 <_vfiprintf_r+0x220>
 80207e2:	7821      	ldrb	r1, [r4, #0]
 80207e4:	2203      	movs	r2, #3
 80207e6:	4650      	mov	r0, sl
 80207e8:	f7df fcd2 	bl	8000190 <memchr>
 80207ec:	b138      	cbz	r0, 80207fe <_vfiprintf_r+0x176>
 80207ee:	9b04      	ldr	r3, [sp, #16]
 80207f0:	eba0 000a 	sub.w	r0, r0, sl
 80207f4:	2240      	movs	r2, #64	@ 0x40
 80207f6:	4082      	lsls	r2, r0
 80207f8:	4313      	orrs	r3, r2
 80207fa:	3401      	adds	r4, #1
 80207fc:	9304      	str	r3, [sp, #16]
 80207fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020802:	482a      	ldr	r0, [pc, #168]	@ (80208ac <_vfiprintf_r+0x224>)
 8020804:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8020808:	2206      	movs	r2, #6
 802080a:	f7df fcc1 	bl	8000190 <memchr>
 802080e:	2800      	cmp	r0, #0
 8020810:	d03f      	beq.n	8020892 <_vfiprintf_r+0x20a>
 8020812:	4b27      	ldr	r3, [pc, #156]	@ (80208b0 <_vfiprintf_r+0x228>)
 8020814:	bb1b      	cbnz	r3, 802085e <_vfiprintf_r+0x1d6>
 8020816:	9b03      	ldr	r3, [sp, #12]
 8020818:	3307      	adds	r3, #7
 802081a:	f023 0307 	bic.w	r3, r3, #7
 802081e:	3308      	adds	r3, #8
 8020820:	9303      	str	r3, [sp, #12]
 8020822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020824:	443b      	add	r3, r7
 8020826:	9309      	str	r3, [sp, #36]	@ 0x24
 8020828:	e76a      	b.n	8020700 <_vfiprintf_r+0x78>
 802082a:	fb0c 3202 	mla	r2, ip, r2, r3
 802082e:	460c      	mov	r4, r1
 8020830:	2001      	movs	r0, #1
 8020832:	e7a8      	b.n	8020786 <_vfiprintf_r+0xfe>
 8020834:	2300      	movs	r3, #0
 8020836:	3401      	adds	r4, #1
 8020838:	9305      	str	r3, [sp, #20]
 802083a:	4619      	mov	r1, r3
 802083c:	f04f 0c0a 	mov.w	ip, #10
 8020840:	4620      	mov	r0, r4
 8020842:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020846:	3a30      	subs	r2, #48	@ 0x30
 8020848:	2a09      	cmp	r2, #9
 802084a:	d903      	bls.n	8020854 <_vfiprintf_r+0x1cc>
 802084c:	2b00      	cmp	r3, #0
 802084e:	d0c6      	beq.n	80207de <_vfiprintf_r+0x156>
 8020850:	9105      	str	r1, [sp, #20]
 8020852:	e7c4      	b.n	80207de <_vfiprintf_r+0x156>
 8020854:	fb0c 2101 	mla	r1, ip, r1, r2
 8020858:	4604      	mov	r4, r0
 802085a:	2301      	movs	r3, #1
 802085c:	e7f0      	b.n	8020840 <_vfiprintf_r+0x1b8>
 802085e:	ab03      	add	r3, sp, #12
 8020860:	9300      	str	r3, [sp, #0]
 8020862:	462a      	mov	r2, r5
 8020864:	4b13      	ldr	r3, [pc, #76]	@ (80208b4 <_vfiprintf_r+0x22c>)
 8020866:	a904      	add	r1, sp, #16
 8020868:	4630      	mov	r0, r6
 802086a:	f3af 8000 	nop.w
 802086e:	4607      	mov	r7, r0
 8020870:	1c78      	adds	r0, r7, #1
 8020872:	d1d6      	bne.n	8020822 <_vfiprintf_r+0x19a>
 8020874:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020876:	07d9      	lsls	r1, r3, #31
 8020878:	d405      	bmi.n	8020886 <_vfiprintf_r+0x1fe>
 802087a:	89ab      	ldrh	r3, [r5, #12]
 802087c:	059a      	lsls	r2, r3, #22
 802087e:	d402      	bmi.n	8020886 <_vfiprintf_r+0x1fe>
 8020880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020882:	f7fe f995 	bl	801ebb0 <__retarget_lock_release_recursive>
 8020886:	89ab      	ldrh	r3, [r5, #12]
 8020888:	065b      	lsls	r3, r3, #25
 802088a:	f53f af1f 	bmi.w	80206cc <_vfiprintf_r+0x44>
 802088e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020890:	e71e      	b.n	80206d0 <_vfiprintf_r+0x48>
 8020892:	ab03      	add	r3, sp, #12
 8020894:	9300      	str	r3, [sp, #0]
 8020896:	462a      	mov	r2, r5
 8020898:	4b06      	ldr	r3, [pc, #24]	@ (80208b4 <_vfiprintf_r+0x22c>)
 802089a:	a904      	add	r1, sp, #16
 802089c:	4630      	mov	r0, r6
 802089e:	f7ff fc53 	bl	8020148 <_printf_i>
 80208a2:	e7e4      	b.n	802086e <_vfiprintf_r+0x1e6>
 80208a4:	08022253 	.word	0x08022253
 80208a8:	08022259 	.word	0x08022259
 80208ac:	0802225d 	.word	0x0802225d
 80208b0:	00000000 	.word	0x00000000
 80208b4:	08020665 	.word	0x08020665

080208b8 <__swbuf_r>:
 80208b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80208ba:	460e      	mov	r6, r1
 80208bc:	4614      	mov	r4, r2
 80208be:	4605      	mov	r5, r0
 80208c0:	b118      	cbz	r0, 80208ca <__swbuf_r+0x12>
 80208c2:	6a03      	ldr	r3, [r0, #32]
 80208c4:	b90b      	cbnz	r3, 80208ca <__swbuf_r+0x12>
 80208c6:	f7fe f80f 	bl	801e8e8 <__sinit>
 80208ca:	69a3      	ldr	r3, [r4, #24]
 80208cc:	60a3      	str	r3, [r4, #8]
 80208ce:	89a3      	ldrh	r3, [r4, #12]
 80208d0:	071a      	lsls	r2, r3, #28
 80208d2:	d501      	bpl.n	80208d8 <__swbuf_r+0x20>
 80208d4:	6923      	ldr	r3, [r4, #16]
 80208d6:	b943      	cbnz	r3, 80208ea <__swbuf_r+0x32>
 80208d8:	4621      	mov	r1, r4
 80208da:	4628      	mov	r0, r5
 80208dc:	f000 f82a 	bl	8020934 <__swsetup_r>
 80208e0:	b118      	cbz	r0, 80208ea <__swbuf_r+0x32>
 80208e2:	f04f 37ff 	mov.w	r7, #4294967295
 80208e6:	4638      	mov	r0, r7
 80208e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80208ea:	6823      	ldr	r3, [r4, #0]
 80208ec:	6922      	ldr	r2, [r4, #16]
 80208ee:	1a98      	subs	r0, r3, r2
 80208f0:	6963      	ldr	r3, [r4, #20]
 80208f2:	b2f6      	uxtb	r6, r6
 80208f4:	4283      	cmp	r3, r0
 80208f6:	4637      	mov	r7, r6
 80208f8:	dc05      	bgt.n	8020906 <__swbuf_r+0x4e>
 80208fa:	4621      	mov	r1, r4
 80208fc:	4628      	mov	r0, r5
 80208fe:	f7ff fdc1 	bl	8020484 <_fflush_r>
 8020902:	2800      	cmp	r0, #0
 8020904:	d1ed      	bne.n	80208e2 <__swbuf_r+0x2a>
 8020906:	68a3      	ldr	r3, [r4, #8]
 8020908:	3b01      	subs	r3, #1
 802090a:	60a3      	str	r3, [r4, #8]
 802090c:	6823      	ldr	r3, [r4, #0]
 802090e:	1c5a      	adds	r2, r3, #1
 8020910:	6022      	str	r2, [r4, #0]
 8020912:	701e      	strb	r6, [r3, #0]
 8020914:	6962      	ldr	r2, [r4, #20]
 8020916:	1c43      	adds	r3, r0, #1
 8020918:	429a      	cmp	r2, r3
 802091a:	d004      	beq.n	8020926 <__swbuf_r+0x6e>
 802091c:	89a3      	ldrh	r3, [r4, #12]
 802091e:	07db      	lsls	r3, r3, #31
 8020920:	d5e1      	bpl.n	80208e6 <__swbuf_r+0x2e>
 8020922:	2e0a      	cmp	r6, #10
 8020924:	d1df      	bne.n	80208e6 <__swbuf_r+0x2e>
 8020926:	4621      	mov	r1, r4
 8020928:	4628      	mov	r0, r5
 802092a:	f7ff fdab 	bl	8020484 <_fflush_r>
 802092e:	2800      	cmp	r0, #0
 8020930:	d0d9      	beq.n	80208e6 <__swbuf_r+0x2e>
 8020932:	e7d6      	b.n	80208e2 <__swbuf_r+0x2a>

08020934 <__swsetup_r>:
 8020934:	b538      	push	{r3, r4, r5, lr}
 8020936:	4b29      	ldr	r3, [pc, #164]	@ (80209dc <__swsetup_r+0xa8>)
 8020938:	4605      	mov	r5, r0
 802093a:	6818      	ldr	r0, [r3, #0]
 802093c:	460c      	mov	r4, r1
 802093e:	b118      	cbz	r0, 8020948 <__swsetup_r+0x14>
 8020940:	6a03      	ldr	r3, [r0, #32]
 8020942:	b90b      	cbnz	r3, 8020948 <__swsetup_r+0x14>
 8020944:	f7fd ffd0 	bl	801e8e8 <__sinit>
 8020948:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802094c:	0719      	lsls	r1, r3, #28
 802094e:	d422      	bmi.n	8020996 <__swsetup_r+0x62>
 8020950:	06da      	lsls	r2, r3, #27
 8020952:	d407      	bmi.n	8020964 <__swsetup_r+0x30>
 8020954:	2209      	movs	r2, #9
 8020956:	602a      	str	r2, [r5, #0]
 8020958:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802095c:	81a3      	strh	r3, [r4, #12]
 802095e:	f04f 30ff 	mov.w	r0, #4294967295
 8020962:	e033      	b.n	80209cc <__swsetup_r+0x98>
 8020964:	0758      	lsls	r0, r3, #29
 8020966:	d512      	bpl.n	802098e <__swsetup_r+0x5a>
 8020968:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802096a:	b141      	cbz	r1, 802097e <__swsetup_r+0x4a>
 802096c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8020970:	4299      	cmp	r1, r3
 8020972:	d002      	beq.n	802097a <__swsetup_r+0x46>
 8020974:	4628      	mov	r0, r5
 8020976:	f7fe f931 	bl	801ebdc <_free_r>
 802097a:	2300      	movs	r3, #0
 802097c:	6363      	str	r3, [r4, #52]	@ 0x34
 802097e:	89a3      	ldrh	r3, [r4, #12]
 8020980:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8020984:	81a3      	strh	r3, [r4, #12]
 8020986:	2300      	movs	r3, #0
 8020988:	6063      	str	r3, [r4, #4]
 802098a:	6923      	ldr	r3, [r4, #16]
 802098c:	6023      	str	r3, [r4, #0]
 802098e:	89a3      	ldrh	r3, [r4, #12]
 8020990:	f043 0308 	orr.w	r3, r3, #8
 8020994:	81a3      	strh	r3, [r4, #12]
 8020996:	6923      	ldr	r3, [r4, #16]
 8020998:	b94b      	cbnz	r3, 80209ae <__swsetup_r+0x7a>
 802099a:	89a3      	ldrh	r3, [r4, #12]
 802099c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80209a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80209a4:	d003      	beq.n	80209ae <__swsetup_r+0x7a>
 80209a6:	4621      	mov	r1, r4
 80209a8:	4628      	mov	r0, r5
 80209aa:	f000 f883 	bl	8020ab4 <__smakebuf_r>
 80209ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80209b2:	f013 0201 	ands.w	r2, r3, #1
 80209b6:	d00a      	beq.n	80209ce <__swsetup_r+0x9a>
 80209b8:	2200      	movs	r2, #0
 80209ba:	60a2      	str	r2, [r4, #8]
 80209bc:	6962      	ldr	r2, [r4, #20]
 80209be:	4252      	negs	r2, r2
 80209c0:	61a2      	str	r2, [r4, #24]
 80209c2:	6922      	ldr	r2, [r4, #16]
 80209c4:	b942      	cbnz	r2, 80209d8 <__swsetup_r+0xa4>
 80209c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80209ca:	d1c5      	bne.n	8020958 <__swsetup_r+0x24>
 80209cc:	bd38      	pop	{r3, r4, r5, pc}
 80209ce:	0799      	lsls	r1, r3, #30
 80209d0:	bf58      	it	pl
 80209d2:	6962      	ldrpl	r2, [r4, #20]
 80209d4:	60a2      	str	r2, [r4, #8]
 80209d6:	e7f4      	b.n	80209c2 <__swsetup_r+0x8e>
 80209d8:	2000      	movs	r0, #0
 80209da:	e7f7      	b.n	80209cc <__swsetup_r+0x98>
 80209dc:	200002d4 	.word	0x200002d4

080209e0 <_raise_r>:
 80209e0:	291f      	cmp	r1, #31
 80209e2:	b538      	push	{r3, r4, r5, lr}
 80209e4:	4605      	mov	r5, r0
 80209e6:	460c      	mov	r4, r1
 80209e8:	d904      	bls.n	80209f4 <_raise_r+0x14>
 80209ea:	2316      	movs	r3, #22
 80209ec:	6003      	str	r3, [r0, #0]
 80209ee:	f04f 30ff 	mov.w	r0, #4294967295
 80209f2:	bd38      	pop	{r3, r4, r5, pc}
 80209f4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80209f6:	b112      	cbz	r2, 80209fe <_raise_r+0x1e>
 80209f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80209fc:	b94b      	cbnz	r3, 8020a12 <_raise_r+0x32>
 80209fe:	4628      	mov	r0, r5
 8020a00:	f000 f830 	bl	8020a64 <_getpid_r>
 8020a04:	4622      	mov	r2, r4
 8020a06:	4601      	mov	r1, r0
 8020a08:	4628      	mov	r0, r5
 8020a0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020a0e:	f000 b817 	b.w	8020a40 <_kill_r>
 8020a12:	2b01      	cmp	r3, #1
 8020a14:	d00a      	beq.n	8020a2c <_raise_r+0x4c>
 8020a16:	1c59      	adds	r1, r3, #1
 8020a18:	d103      	bne.n	8020a22 <_raise_r+0x42>
 8020a1a:	2316      	movs	r3, #22
 8020a1c:	6003      	str	r3, [r0, #0]
 8020a1e:	2001      	movs	r0, #1
 8020a20:	e7e7      	b.n	80209f2 <_raise_r+0x12>
 8020a22:	2100      	movs	r1, #0
 8020a24:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8020a28:	4620      	mov	r0, r4
 8020a2a:	4798      	blx	r3
 8020a2c:	2000      	movs	r0, #0
 8020a2e:	e7e0      	b.n	80209f2 <_raise_r+0x12>

08020a30 <raise>:
 8020a30:	4b02      	ldr	r3, [pc, #8]	@ (8020a3c <raise+0xc>)
 8020a32:	4601      	mov	r1, r0
 8020a34:	6818      	ldr	r0, [r3, #0]
 8020a36:	f7ff bfd3 	b.w	80209e0 <_raise_r>
 8020a3a:	bf00      	nop
 8020a3c:	200002d4 	.word	0x200002d4

08020a40 <_kill_r>:
 8020a40:	b538      	push	{r3, r4, r5, lr}
 8020a42:	4d07      	ldr	r5, [pc, #28]	@ (8020a60 <_kill_r+0x20>)
 8020a44:	2300      	movs	r3, #0
 8020a46:	4604      	mov	r4, r0
 8020a48:	4608      	mov	r0, r1
 8020a4a:	4611      	mov	r1, r2
 8020a4c:	602b      	str	r3, [r5, #0]
 8020a4e:	f7e1 ff49 	bl	80028e4 <_kill>
 8020a52:	1c43      	adds	r3, r0, #1
 8020a54:	d102      	bne.n	8020a5c <_kill_r+0x1c>
 8020a56:	682b      	ldr	r3, [r5, #0]
 8020a58:	b103      	cbz	r3, 8020a5c <_kill_r+0x1c>
 8020a5a:	6023      	str	r3, [r4, #0]
 8020a5c:	bd38      	pop	{r3, r4, r5, pc}
 8020a5e:	bf00      	nop
 8020a60:	20002af0 	.word	0x20002af0

08020a64 <_getpid_r>:
 8020a64:	f7e1 bf37 	b.w	80028d6 <_getpid>

08020a68 <__swhatbuf_r>:
 8020a68:	b570      	push	{r4, r5, r6, lr}
 8020a6a:	460c      	mov	r4, r1
 8020a6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020a70:	2900      	cmp	r1, #0
 8020a72:	b096      	sub	sp, #88	@ 0x58
 8020a74:	4615      	mov	r5, r2
 8020a76:	461e      	mov	r6, r3
 8020a78:	da0d      	bge.n	8020a96 <__swhatbuf_r+0x2e>
 8020a7a:	89a3      	ldrh	r3, [r4, #12]
 8020a7c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8020a80:	f04f 0100 	mov.w	r1, #0
 8020a84:	bf14      	ite	ne
 8020a86:	2340      	movne	r3, #64	@ 0x40
 8020a88:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8020a8c:	2000      	movs	r0, #0
 8020a8e:	6031      	str	r1, [r6, #0]
 8020a90:	602b      	str	r3, [r5, #0]
 8020a92:	b016      	add	sp, #88	@ 0x58
 8020a94:	bd70      	pop	{r4, r5, r6, pc}
 8020a96:	466a      	mov	r2, sp
 8020a98:	f000 f848 	bl	8020b2c <_fstat_r>
 8020a9c:	2800      	cmp	r0, #0
 8020a9e:	dbec      	blt.n	8020a7a <__swhatbuf_r+0x12>
 8020aa0:	9901      	ldr	r1, [sp, #4]
 8020aa2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8020aa6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8020aaa:	4259      	negs	r1, r3
 8020aac:	4159      	adcs	r1, r3
 8020aae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8020ab2:	e7eb      	b.n	8020a8c <__swhatbuf_r+0x24>

08020ab4 <__smakebuf_r>:
 8020ab4:	898b      	ldrh	r3, [r1, #12]
 8020ab6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020ab8:	079d      	lsls	r5, r3, #30
 8020aba:	4606      	mov	r6, r0
 8020abc:	460c      	mov	r4, r1
 8020abe:	d507      	bpl.n	8020ad0 <__smakebuf_r+0x1c>
 8020ac0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8020ac4:	6023      	str	r3, [r4, #0]
 8020ac6:	6123      	str	r3, [r4, #16]
 8020ac8:	2301      	movs	r3, #1
 8020aca:	6163      	str	r3, [r4, #20]
 8020acc:	b003      	add	sp, #12
 8020ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020ad0:	ab01      	add	r3, sp, #4
 8020ad2:	466a      	mov	r2, sp
 8020ad4:	f7ff ffc8 	bl	8020a68 <__swhatbuf_r>
 8020ad8:	9f00      	ldr	r7, [sp, #0]
 8020ada:	4605      	mov	r5, r0
 8020adc:	4639      	mov	r1, r7
 8020ade:	4630      	mov	r0, r6
 8020ae0:	f7fe fc22 	bl	801f328 <_malloc_r>
 8020ae4:	b948      	cbnz	r0, 8020afa <__smakebuf_r+0x46>
 8020ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020aea:	059a      	lsls	r2, r3, #22
 8020aec:	d4ee      	bmi.n	8020acc <__smakebuf_r+0x18>
 8020aee:	f023 0303 	bic.w	r3, r3, #3
 8020af2:	f043 0302 	orr.w	r3, r3, #2
 8020af6:	81a3      	strh	r3, [r4, #12]
 8020af8:	e7e2      	b.n	8020ac0 <__smakebuf_r+0xc>
 8020afa:	89a3      	ldrh	r3, [r4, #12]
 8020afc:	6020      	str	r0, [r4, #0]
 8020afe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020b02:	81a3      	strh	r3, [r4, #12]
 8020b04:	9b01      	ldr	r3, [sp, #4]
 8020b06:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8020b0a:	b15b      	cbz	r3, 8020b24 <__smakebuf_r+0x70>
 8020b0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020b10:	4630      	mov	r0, r6
 8020b12:	f000 f81d 	bl	8020b50 <_isatty_r>
 8020b16:	b128      	cbz	r0, 8020b24 <__smakebuf_r+0x70>
 8020b18:	89a3      	ldrh	r3, [r4, #12]
 8020b1a:	f023 0303 	bic.w	r3, r3, #3
 8020b1e:	f043 0301 	orr.w	r3, r3, #1
 8020b22:	81a3      	strh	r3, [r4, #12]
 8020b24:	89a3      	ldrh	r3, [r4, #12]
 8020b26:	431d      	orrs	r5, r3
 8020b28:	81a5      	strh	r5, [r4, #12]
 8020b2a:	e7cf      	b.n	8020acc <__smakebuf_r+0x18>

08020b2c <_fstat_r>:
 8020b2c:	b538      	push	{r3, r4, r5, lr}
 8020b2e:	4d07      	ldr	r5, [pc, #28]	@ (8020b4c <_fstat_r+0x20>)
 8020b30:	2300      	movs	r3, #0
 8020b32:	4604      	mov	r4, r0
 8020b34:	4608      	mov	r0, r1
 8020b36:	4611      	mov	r1, r2
 8020b38:	602b      	str	r3, [r5, #0]
 8020b3a:	f7e1 ff32 	bl	80029a2 <_fstat>
 8020b3e:	1c43      	adds	r3, r0, #1
 8020b40:	d102      	bne.n	8020b48 <_fstat_r+0x1c>
 8020b42:	682b      	ldr	r3, [r5, #0]
 8020b44:	b103      	cbz	r3, 8020b48 <_fstat_r+0x1c>
 8020b46:	6023      	str	r3, [r4, #0]
 8020b48:	bd38      	pop	{r3, r4, r5, pc}
 8020b4a:	bf00      	nop
 8020b4c:	20002af0 	.word	0x20002af0

08020b50 <_isatty_r>:
 8020b50:	b538      	push	{r3, r4, r5, lr}
 8020b52:	4d06      	ldr	r5, [pc, #24]	@ (8020b6c <_isatty_r+0x1c>)
 8020b54:	2300      	movs	r3, #0
 8020b56:	4604      	mov	r4, r0
 8020b58:	4608      	mov	r0, r1
 8020b5a:	602b      	str	r3, [r5, #0]
 8020b5c:	f7e1 ff30 	bl	80029c0 <_isatty>
 8020b60:	1c43      	adds	r3, r0, #1
 8020b62:	d102      	bne.n	8020b6a <_isatty_r+0x1a>
 8020b64:	682b      	ldr	r3, [r5, #0]
 8020b66:	b103      	cbz	r3, 8020b6a <_isatty_r+0x1a>
 8020b68:	6023      	str	r3, [r4, #0]
 8020b6a:	bd38      	pop	{r3, r4, r5, pc}
 8020b6c:	20002af0 	.word	0x20002af0

08020b70 <floor>:
 8020b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020b74:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8020b78:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8020b7c:	2e13      	cmp	r6, #19
 8020b7e:	4602      	mov	r2, r0
 8020b80:	460b      	mov	r3, r1
 8020b82:	460c      	mov	r4, r1
 8020b84:	4605      	mov	r5, r0
 8020b86:	4680      	mov	r8, r0
 8020b88:	dc35      	bgt.n	8020bf6 <floor+0x86>
 8020b8a:	2e00      	cmp	r6, #0
 8020b8c:	da17      	bge.n	8020bbe <floor+0x4e>
 8020b8e:	a334      	add	r3, pc, #208	@ (adr r3, 8020c60 <floor+0xf0>)
 8020b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020b94:	f7df fb52 	bl	800023c <__adddf3>
 8020b98:	2200      	movs	r2, #0
 8020b9a:	2300      	movs	r3, #0
 8020b9c:	f7df ff94 	bl	8000ac8 <__aeabi_dcmpgt>
 8020ba0:	b150      	cbz	r0, 8020bb8 <floor+0x48>
 8020ba2:	2c00      	cmp	r4, #0
 8020ba4:	da57      	bge.n	8020c56 <floor+0xe6>
 8020ba6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8020baa:	432c      	orrs	r4, r5
 8020bac:	2500      	movs	r5, #0
 8020bae:	42ac      	cmp	r4, r5
 8020bb0:	4c2d      	ldr	r4, [pc, #180]	@ (8020c68 <floor+0xf8>)
 8020bb2:	bf08      	it	eq
 8020bb4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8020bb8:	4623      	mov	r3, r4
 8020bba:	462a      	mov	r2, r5
 8020bbc:	e024      	b.n	8020c08 <floor+0x98>
 8020bbe:	4f2b      	ldr	r7, [pc, #172]	@ (8020c6c <floor+0xfc>)
 8020bc0:	4137      	asrs	r7, r6
 8020bc2:	ea01 0c07 	and.w	ip, r1, r7
 8020bc6:	ea5c 0c00 	orrs.w	ip, ip, r0
 8020bca:	d01d      	beq.n	8020c08 <floor+0x98>
 8020bcc:	a324      	add	r3, pc, #144	@ (adr r3, 8020c60 <floor+0xf0>)
 8020bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020bd2:	f7df fb33 	bl	800023c <__adddf3>
 8020bd6:	2200      	movs	r2, #0
 8020bd8:	2300      	movs	r3, #0
 8020bda:	f7df ff75 	bl	8000ac8 <__aeabi_dcmpgt>
 8020bde:	2800      	cmp	r0, #0
 8020be0:	d0ea      	beq.n	8020bb8 <floor+0x48>
 8020be2:	2c00      	cmp	r4, #0
 8020be4:	bfbe      	ittt	lt
 8020be6:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8020bea:	4133      	asrlt	r3, r6
 8020bec:	18e4      	addlt	r4, r4, r3
 8020bee:	ea24 0407 	bic.w	r4, r4, r7
 8020bf2:	2500      	movs	r5, #0
 8020bf4:	e7e0      	b.n	8020bb8 <floor+0x48>
 8020bf6:	2e33      	cmp	r6, #51	@ 0x33
 8020bf8:	dd0a      	ble.n	8020c10 <floor+0xa0>
 8020bfa:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8020bfe:	d103      	bne.n	8020c08 <floor+0x98>
 8020c00:	f7df fb1c 	bl	800023c <__adddf3>
 8020c04:	4602      	mov	r2, r0
 8020c06:	460b      	mov	r3, r1
 8020c08:	4610      	mov	r0, r2
 8020c0a:	4619      	mov	r1, r3
 8020c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020c10:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8020c14:	f04f 3cff 	mov.w	ip, #4294967295
 8020c18:	fa2c f707 	lsr.w	r7, ip, r7
 8020c1c:	4207      	tst	r7, r0
 8020c1e:	d0f3      	beq.n	8020c08 <floor+0x98>
 8020c20:	a30f      	add	r3, pc, #60	@ (adr r3, 8020c60 <floor+0xf0>)
 8020c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020c26:	f7df fb09 	bl	800023c <__adddf3>
 8020c2a:	2200      	movs	r2, #0
 8020c2c:	2300      	movs	r3, #0
 8020c2e:	f7df ff4b 	bl	8000ac8 <__aeabi_dcmpgt>
 8020c32:	2800      	cmp	r0, #0
 8020c34:	d0c0      	beq.n	8020bb8 <floor+0x48>
 8020c36:	2c00      	cmp	r4, #0
 8020c38:	da0a      	bge.n	8020c50 <floor+0xe0>
 8020c3a:	2e14      	cmp	r6, #20
 8020c3c:	d101      	bne.n	8020c42 <floor+0xd2>
 8020c3e:	3401      	adds	r4, #1
 8020c40:	e006      	b.n	8020c50 <floor+0xe0>
 8020c42:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8020c46:	2301      	movs	r3, #1
 8020c48:	40b3      	lsls	r3, r6
 8020c4a:	441d      	add	r5, r3
 8020c4c:	4545      	cmp	r5, r8
 8020c4e:	d3f6      	bcc.n	8020c3e <floor+0xce>
 8020c50:	ea25 0507 	bic.w	r5, r5, r7
 8020c54:	e7b0      	b.n	8020bb8 <floor+0x48>
 8020c56:	2500      	movs	r5, #0
 8020c58:	462c      	mov	r4, r5
 8020c5a:	e7ad      	b.n	8020bb8 <floor+0x48>
 8020c5c:	f3af 8000 	nop.w
 8020c60:	8800759c 	.word	0x8800759c
 8020c64:	7e37e43c 	.word	0x7e37e43c
 8020c68:	bff00000 	.word	0xbff00000
 8020c6c:	000fffff 	.word	0x000fffff

08020c70 <_init>:
 8020c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020c72:	bf00      	nop
 8020c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020c76:	bc08      	pop	{r3}
 8020c78:	469e      	mov	lr, r3
 8020c7a:	4770      	bx	lr

08020c7c <_fini>:
 8020c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020c7e:	bf00      	nop
 8020c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020c82:	bc08      	pop	{r3}
 8020c84:	469e      	mov	lr, r3
 8020c86:	4770      	bx	lr
