Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Nov 14 14:12:59 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   lab3a/Mram_regbank11_RAMD_D1_O
   lab3a/Mram_regbank12_RAMD_D1_O
   lab3a/Mram_regbank2_RAMD_D1_O
   lab3a/Mram_regbank3_RAMD_D1_O


