
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000014  00800100  00001e5e  00001ef2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e5e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000086  00800114  00800114  00001f06  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00001f08  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000025d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000240  00000000  00000000  00002660  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002a40  00000000  00000000  000028a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000cca  00000000  00000000  000052e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001404  00000000  00000000  00005faa  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008f0  00000000  00000000  000073b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d12  00000000  00000000  00007ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000180e  00000000  00000000  000089b2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 0b 0d 	jmp	0x1a16	; 0x1a16 <__vector_12>
      34:	0c 94 3c 0d 	jmp	0x1a78	; 0x1a78 <__vector_13>
      38:	0c 94 6d 0d 	jmp	0x1ada	; 0x1ada <__vector_14>
      3c:	0c 94 31 0e 	jmp	0x1c62	; 0x1c62 <__vector_15>
      40:	0c 94 d8 0c 	jmp	0x19b0	; 0x19b0 <__vector_16>
      44:	0c 94 e2 0c 	jmp	0x19c4	; 0x19c4 <__vector_17>
      48:	0c 94 9a 00 	jmp	0x134	; 0x134 <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 9e 0d 	jmp	0x1b3c	; 0x1b3c <__vector_28>
      74:	0c 94 cf 0d 	jmp	0x1b9e	; 0x1b9e <__vector_29>
      78:	0c 94 00 0e 	jmp	0x1c00	; 0x1c00 <__vector_30>
      7c:	0c 94 3b 0e 	jmp	0x1c76	; 0x1c76 <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	ee e5       	ldi	r30, 0x5E	; 94
      a8:	fe e1       	ldi	r31, 0x1E	; 30
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a4 31       	cpi	r26, 0x14	; 20
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	11 e0       	ldi	r17, 0x01	; 1
      be:	a4 e1       	ldi	r26, 0x14	; 20
      c0:	b1 e0       	ldi	r27, 0x01	; 1
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	aa 39       	cpi	r26, 0x9A	; 154
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 2d 0f 	jmp	0x1e5a	; 0x1e5a <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:
#include "includes/GlobalIncludes.h"


int main(void){
	
	main_init();
      d8:	0e 94 b0 0c 	call	0x1960	; 0x1960 <main_init>
	
	while(1){	
		wdt_reset();
      dc:	a8 95       	wdr
		EventHandleEvent();
      de:	0e 94 a5 0b 	call	0x174a	; 0x174a <EventHandleEvent>
      e2:	fc cf       	rjmp	.-8      	; 0xdc <main+0x4>

000000e4 <button_init>:
#include "../includes/Button.h"


void button_init( void )
{
	button_pressed=0x00;
      e4:	10 92 1b 01 	sts	0x011B, r1
      e8:	10 92 1a 01 	sts	0x011A, r1
	/* ToDo: All pins on tri-state High impedance */
}
      ec:	08 95       	ret

000000ee <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	BUZZER_DD|=(0x01)<<BUZZER_PIN;
      ee:	08 9a       	sbi	0x01, 0	; 1
}
      f0:	08 95       	ret

000000f2 <buzzer_on>:

void buzzer_on( void )
{
	BUZZER_PORT|=(0x01)<<BUZZER_PIN;
      f2:	10 9a       	sbi	0x02, 0	; 2
}
      f4:	08 95       	ret

000000f6 <buzzer_off>:

void buzzer_off( void )
{
	BUZZER_PORT&=~(0x01)<<BUZZER_PIN;
      f6:	10 98       	cbi	0x02, 0	; 2
}
      f8:	08 95       	ret

000000fa <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
      fa:	cf 93       	push	r28
      fc:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
      fe:	0e 94 79 00 	call	0xf2	; 0xf2 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     102:	8c 2f       	mov	r24, r28
     104:	90 e0       	ldi	r25, 0x00	; 0
     106:	44 e6       	ldi	r20, 0x64	; 100
     108:	50 e0       	ldi	r21, 0x00	; 0
     10a:	84 9f       	mul	r24, r20
     10c:	90 01       	movw	r18, r0
     10e:	85 9f       	mul	r24, r21
     110:	30 0d       	add	r19, r0
     112:	94 9f       	mul	r25, r20
     114:	30 0d       	add	r19, r0
     116:	11 24       	eor	r1, r1
     118:	12 16       	cp	r1, r18
     11a:	13 06       	cpc	r1, r19
     11c:	34 f4       	brge	.+12     	; 0x12a <buzzer_buzz+0x30>
     11e:	80 e0       	ldi	r24, 0x00	; 0
     120:	90 e0       	ldi	r25, 0x00	; 0
     122:	01 96       	adiw	r24, 0x01	; 1
     124:	82 17       	cp	r24, r18
     126:	93 07       	cpc	r25, r19
     128:	e1 f7       	brne	.-8      	; 0x122 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     12a:	0e 94 7b 00 	call	0xf6	; 0xf6 <buzzer_off>
}
     12e:	cf 91       	pop	r28
     130:	08 95       	ret

00000132 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     132:	08 95       	ret

00000134 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     134:	1f 92       	push	r1
     136:	0f 92       	push	r0
     138:	0f b6       	in	r0, 0x3f	; 63
     13a:	0f 92       	push	r0
     13c:	0b b6       	in	r0, 0x3b	; 59
     13e:	0f 92       	push	r0
     140:	11 24       	eor	r1, r1
     142:	2f 93       	push	r18
     144:	3f 93       	push	r19
     146:	4f 93       	push	r20
     148:	5f 93       	push	r21
     14a:	6f 93       	push	r22
     14c:	7f 93       	push	r23
     14e:	8f 93       	push	r24
     150:	9f 93       	push	r25
     152:	af 93       	push	r26
     154:	bf 93       	push	r27
     156:	cf 93       	push	r28
     158:	ef 93       	push	r30
     15a:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     15c:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     160:	c0 ff       	sbrs	r28, 0
     162:	08 c0       	rjmp	.+16     	; 0x174 <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     164:	89 e0       	ldi	r24, 0x09	; 9
     166:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     16a:	ee ee       	ldi	r30, 0xEE	; 238
     16c:	f0 e0       	ldi	r31, 0x00	; 0
     16e:	80 81       	ld	r24, Z
     170:	8e 7f       	andi	r24, 0xFE	; 254
     172:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     174:	c6 ff       	sbrs	r28, 6
     176:	08 c0       	rjmp	.+16     	; 0x188 <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     178:	8a e0       	ldi	r24, 0x0A	; 10
     17a:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     17e:	ee ee       	ldi	r30, 0xEE	; 238
     180:	f0 e0       	ldi	r31, 0x00	; 0
     182:	80 81       	ld	r24, Z
     184:	8f 7b       	andi	r24, 0xBF	; 191
     186:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     188:	c5 ff       	sbrs	r28, 5
     18a:	08 c0       	rjmp	.+16     	; 0x19c <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     18c:	8b e0       	ldi	r24, 0x0B	; 11
     18e:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     192:	eb ed       	ldi	r30, 0xDB	; 219
     194:	f0 e0       	ldi	r31, 0x00	; 0
     196:	80 81       	ld	r24, Z
     198:	8f 77       	andi	r24, 0x7F	; 127
     19a:	80 83       	st	Z, r24
	}
	return;
}
     19c:	ff 91       	pop	r31
     19e:	ef 91       	pop	r30
     1a0:	cf 91       	pop	r28
     1a2:	bf 91       	pop	r27
     1a4:	af 91       	pop	r26
     1a6:	9f 91       	pop	r25
     1a8:	8f 91       	pop	r24
     1aa:	7f 91       	pop	r23
     1ac:	6f 91       	pop	r22
     1ae:	5f 91       	pop	r21
     1b0:	4f 91       	pop	r20
     1b2:	3f 91       	pop	r19
     1b4:	2f 91       	pop	r18
     1b6:	0f 90       	pop	r0
     1b8:	0b be       	out	0x3b, r0	; 59
     1ba:	0f 90       	pop	r0
     1bc:	0f be       	out	0x3f, r0	; 63
     1be:	0f 90       	pop	r0
     1c0:	1f 90       	pop	r1
     1c2:	18 95       	reti

000001c4 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     1c4:	85 e0       	ldi	r24, 0x05	; 5
     1c6:	0e 94 c1 04 	call	0x982	; 0x982 <can_init>
	CANSTMOB=0;
     1ca:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     1ce:	eb ed       	ldi	r30, 0xDB	; 219
     1d0:	f0 e0       	ldi	r31, 0x00	; 0
     1d2:	80 81       	ld	r24, Z
     1d4:	88 6b       	ori	r24, 0xB8	; 184
     1d6:	80 83       	st	Z, r24
	CANIE1=0x7F;
     1d8:	8f e7       	ldi	r24, 0x7F	; 127
     1da:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     1de:	8f ef       	ldi	r24, 0xFF	; 255
     1e0:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     1e4:	10 92 27 01 	sts	0x0127, r1
	can_queue_tail=0;
     1e8:	10 92 29 01 	sts	0x0129, r1
	can_Status=CAN_Ready;
     1ec:	10 92 28 01 	sts	0x0128, r1
	can_rx=0;
     1f0:	10 92 2b 01 	sts	0x012B, r1
     1f4:	10 92 2a 01 	sts	0x012A, r1
}
     1f8:	08 95       	ret

000001fa <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     1fa:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     1fc:	70 87       	std	Z+8, r23	; 0x08
     1fe:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     200:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     202:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     204:	53 83       	std	Z+3, r21	; 0x03
     206:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     208:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     20a:	8f ef       	ldi	r24, 0xFF	; 255
     20c:	97 e0       	ldi	r25, 0x07	; 7
     20e:	a0 e0       	ldi	r26, 0x00	; 0
     210:	b0 e0       	ldi	r27, 0x00	; 0
     212:	82 87       	std	Z+10, r24	; 0x0a
     214:	93 87       	std	Z+11, r25	; 0x0b
     216:	a4 87       	std	Z+12, r26	; 0x0c
     218:	b5 87       	std	Z+13, r27	; 0x0d
}
     21a:	08 95       	ret

0000021c <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     21c:	90 93 2b 01 	sts	0x012B, r25
     220:	80 93 2a 01 	sts	0x012A, r24
	can_rx->cmd=CMD_RX_DATA;
     224:	25 e0       	ldi	r18, 0x05	; 5
     226:	fc 01       	movw	r30, r24
     228:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     22a:	80 91 2a 01 	lds	r24, 0x012A
     22e:	90 91 2b 01 	lds	r25, 0x012B
     232:	0e 94 d6 04 	call	0x9ac	; 0x9ac <can_cmd>
}
     236:	08 95       	ret

00000238 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     238:	0e 94 b0 0a 	call	0x1560	; 0x1560 <can_get_status>
	CANGIE|=(1<<ENIT);
     23c:	eb ed       	ldi	r30, 0xDB	; 219
     23e:	f0 e0       	ldi	r31, 0x00	; 0
     240:	80 81       	ld	r24, Z
     242:	80 68       	ori	r24, 0x80	; 128
     244:	80 83       	st	Z, r24
}
     246:	08 95       	ret

00000248 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     248:	90 91 27 01 	lds	r25, 0x0127
     24c:	80 91 29 01 	lds	r24, 0x0129
     250:	98 17       	cp	r25, r24
     252:	41 f1       	breq	.+80     	; 0x2a4 <CANSendData+0x5c>
		if(can_rx!=0){
     254:	e0 91 2a 01 	lds	r30, 0x012A
     258:	f0 91 2b 01 	lds	r31, 0x012B
     25c:	30 97       	sbiw	r30, 0x00	; 0
     25e:	41 f0       	breq	.+16     	; 0x270 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     260:	8c e0       	ldi	r24, 0x0C	; 12
     262:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     264:	80 91 2a 01 	lds	r24, 0x012A
     268:	90 91 2b 01 	lds	r25, 0x012B
     26c:	0e 94 d6 04 	call	0x9ac	; 0x9ac <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     270:	e0 91 29 01 	lds	r30, 0x0129
     274:	f0 e0       	ldi	r31, 0x00	; 0
     276:	ee 0f       	add	r30, r30
     278:	ff 1f       	adc	r31, r31
     27a:	e3 5e       	subi	r30, 0xE3	; 227
     27c:	fe 4f       	sbci	r31, 0xFE	; 254
     27e:	a0 81       	ld	r26, Z
     280:	b1 81       	ldd	r27, Z+1	; 0x01
     282:	82 e0       	ldi	r24, 0x02	; 2
     284:	11 96       	adiw	r26, 0x01	; 1
     286:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     288:	80 81       	ld	r24, Z
     28a:	91 81       	ldd	r25, Z+1	; 0x01
     28c:	0e 94 d6 04 	call	0x9ac	; 0x9ac <can_cmd>
     290:	88 23       	and	r24, r24
     292:	21 f0       	breq	.+8      	; 0x29c <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     294:	81 e0       	ldi	r24, 0x01	; 1
     296:	0e 94 66 0b 	call	0x16cc	; 0x16cc <AddError>
     29a:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     29c:	81 e0       	ldi	r24, 0x01	; 1
     29e:	80 93 28 01 	sts	0x0128, r24
     2a2:	08 95       	ret
		}		
	}else if(can_rx!=0){
     2a4:	e0 91 2a 01 	lds	r30, 0x012A
     2a8:	f0 91 2b 01 	lds	r31, 0x012B
     2ac:	30 97       	sbiw	r30, 0x00	; 0
     2ae:	41 f0       	breq	.+16     	; 0x2c0 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     2b0:	85 e0       	ldi	r24, 0x05	; 5
     2b2:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     2b4:	80 91 2a 01 	lds	r24, 0x012A
     2b8:	90 91 2b 01 	lds	r25, 0x012B
     2bc:	0e 94 d6 04 	call	0x9ac	; 0x9ac <can_cmd>
     2c0:	08 95       	ret

000002c2 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     2c2:	cf 93       	push	r28
     2c4:	df 93       	push	r29
     2c6:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     2c8:	e0 91 27 01 	lds	r30, 0x0127
     2cc:	f0 e0       	ldi	r31, 0x00	; 0
     2ce:	cf 01       	movw	r24, r30
     2d0:	01 96       	adiw	r24, 0x01	; 1
     2d2:	65 e0       	ldi	r22, 0x05	; 5
     2d4:	70 e0       	ldi	r23, 0x00	; 0
     2d6:	0e 94 06 0f 	call	0x1e0c	; 0x1e0c <__divmodhi4>
     2da:	20 91 29 01 	lds	r18, 0x0129
     2de:	30 e0       	ldi	r19, 0x00	; 0
     2e0:	82 17       	cp	r24, r18
     2e2:	93 07       	cpc	r25, r19
     2e4:	49 f0       	breq	.+18     	; 0x2f8 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     2e6:	ee 0f       	add	r30, r30
     2e8:	ff 1f       	adc	r31, r31
     2ea:	e3 5e       	subi	r30, 0xE3	; 227
     2ec:	fe 4f       	sbci	r31, 0xFE	; 254
     2ee:	d1 83       	std	Z+1, r29	; 0x01
     2f0:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     2f2:	80 93 27 01 	sts	0x0127, r24
     2f6:	03 c0       	rjmp	.+6      	; 0x2fe <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     2f8:	84 e0       	ldi	r24, 0x04	; 4
     2fa:	0e 94 66 0b 	call	0x16cc	; 0x16cc <AddError>
	}
	if(can_Status==CAN_Ready){
     2fe:	80 91 28 01 	lds	r24, 0x0128
     302:	88 23       	and	r24, r24
     304:	11 f4       	brne	.+4      	; 0x30a <CANAddSendData+0x48>
		CANSendData();
     306:	0e 94 24 01 	call	0x248	; 0x248 <CANSendData>
	}
}
     30a:	df 91       	pop	r29
     30c:	cf 91       	pop	r28
     30e:	08 95       	ret

00000310 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     310:	e0 91 29 01 	lds	r30, 0x0129
     314:	f0 e0       	ldi	r31, 0x00	; 0
     316:	ee 0f       	add	r30, r30
     318:	ff 1f       	adc	r31, r31
     31a:	e3 5e       	subi	r30, 0xE3	; 227
     31c:	fe 4f       	sbci	r31, 0xFE	; 254
}
     31e:	80 81       	ld	r24, Z
     320:	91 81       	ldd	r25, Z+1	; 0x01
     322:	08 95       	ret

00000324 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     324:	e0 91 29 01 	lds	r30, 0x0129
     328:	f0 e0       	ldi	r31, 0x00	; 0
     32a:	ee 0f       	add	r30, r30
     32c:	ff 1f       	adc	r31, r31
     32e:	e3 5e       	subi	r30, 0xE3	; 227
     330:	fe 4f       	sbci	r31, 0xFE	; 254
     332:	a0 81       	ld	r26, Z
     334:	b1 81       	ldd	r27, Z+1	; 0x01
     336:	8c e0       	ldi	r24, 0x0C	; 12
     338:	11 96       	adiw	r26, 0x01	; 1
     33a:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     33c:	80 81       	ld	r24, Z
     33e:	91 81       	ldd	r25, Z+1	; 0x01
     340:	0e 94 d6 04 	call	0x9ac	; 0x9ac <can_cmd>
	can_Status=CAN_Ready;
     344:	10 92 28 01 	sts	0x0128, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     348:	80 91 29 01 	lds	r24, 0x0129
     34c:	90 e0       	ldi	r25, 0x00	; 0
     34e:	01 96       	adiw	r24, 0x01	; 1
     350:	65 e0       	ldi	r22, 0x05	; 5
     352:	70 e0       	ldi	r23, 0x00	; 0
     354:	0e 94 06 0f 	call	0x1e0c	; 0x1e0c <__divmodhi4>
     358:	80 93 29 01 	sts	0x0129, r24
	CANSendData();
     35c:	0e 94 24 01 	call	0x248	; 0x248 <CANSendData>
}
     360:	08 95       	ret

00000362 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     362:	80 91 28 01 	lds	r24, 0x0128
     366:	81 30       	cpi	r24, 0x01	; 1
     368:	f9 f4       	brne	.+62     	; 0x3a8 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     36a:	e0 91 29 01 	lds	r30, 0x0129
     36e:	f0 e0       	ldi	r31, 0x00	; 0
     370:	ee 0f       	add	r30, r30
     372:	ff 1f       	adc	r31, r31
     374:	e3 5e       	subi	r30, 0xE3	; 227
     376:	fe 4f       	sbci	r31, 0xFE	; 254
     378:	a0 81       	ld	r26, Z
     37a:	b1 81       	ldd	r27, Z+1	; 0x01
     37c:	8c e0       	ldi	r24, 0x0C	; 12
     37e:	11 96       	adiw	r26, 0x01	; 1
     380:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     382:	80 81       	ld	r24, Z
     384:	91 81       	ldd	r25, Z+1	; 0x01
     386:	0e 94 d6 04 	call	0x9ac	; 0x9ac <can_cmd>
		AddError(ERROR_CAN_SEND);
     38a:	82 e0       	ldi	r24, 0x02	; 2
     38c:	0e 94 66 0b 	call	0x16cc	; 0x16cc <AddError>
		can_Status=CAN_Ready;
     390:	10 92 28 01 	sts	0x0128, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     394:	80 91 29 01 	lds	r24, 0x0129
     398:	90 e0       	ldi	r25, 0x00	; 0
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	65 e0       	ldi	r22, 0x05	; 5
     39e:	70 e0       	ldi	r23, 0x00	; 0
     3a0:	0e 94 06 0f 	call	0x1e0c	; 0x1e0c <__divmodhi4>
     3a4:	80 93 29 01 	sts	0x0129, r24
     3a8:	08 95       	ret

000003aa <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     3aa:	cf 93       	push	r28
     3ac:	df 93       	push	r29
     3ae:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     3b0:	8c e0       	ldi	r24, 0x0C	; 12
     3b2:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     3b4:	ce 01       	movw	r24, r28
     3b6:	0e 94 d6 04 	call	0x9ac	; 0x9ac <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     3ba:	ce 01       	movw	r24, r28
     3bc:	0e 94 b0 0a 	call	0x1560	; 0x1560 <can_get_status>
     3c0:	81 30       	cpi	r24, 0x01	; 1
     3c2:	d9 f3       	breq	.-10     	; 0x3ba <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     3c4:	85 e0       	ldi	r24, 0x05	; 5
     3c6:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     3c8:	ce 01       	movw	r24, r28
     3ca:	0e 94 d6 04 	call	0x9ac	; 0x9ac <can_cmd>
}
     3ce:	df 91       	pop	r29
     3d0:	cf 91       	pop	r28
     3d2:	08 95       	ret

000003d4 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     3d4:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     3d6:	ad ee       	ldi	r26, 0xED	; 237
     3d8:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     3da:	8e ee       	ldi	r24, 0xEE	; 238
     3dc:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     3de:	32 2f       	mov	r19, r18
     3e0:	32 95       	swap	r19
     3e2:	30 7f       	andi	r19, 0xF0	; 240
     3e4:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     3e6:	fc 01       	movw	r30, r24
     3e8:	11 92       	st	Z+, r1
     3ea:	e8 3f       	cpi	r30, 0xF8	; 248
     3ec:	f1 05       	cpc	r31, r1
     3ee:	e1 f7       	brne	.-8      	; 0x3e8 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     3f0:	2f 5f       	subi	r18, 0xFF	; 255
     3f2:	2f 30       	cpi	r18, 0x0F	; 15
     3f4:	a1 f7       	brne	.-24     	; 0x3de <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     3f6:	08 95       	ret

000003f8 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     3f8:	ed ee       	ldi	r30, 0xED	; 237
     3fa:	f0 e0       	ldi	r31, 0x00	; 0
     3fc:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     3fe:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     400:	80 91 ef 00 	lds	r24, 0x00EF
     404:	80 7c       	andi	r24, 0xC0	; 192
     406:	69 f0       	breq	.+26     	; 0x422 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     408:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     40a:	ad ee       	ldi	r26, 0xED	; 237
     40c:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     40e:	ef ee       	ldi	r30, 0xEF	; 239
     410:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     412:	98 2f       	mov	r25, r24
     414:	92 95       	swap	r25
     416:	90 7f       	andi	r25, 0xF0	; 240
     418:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     41a:	90 81       	ld	r25, Z
     41c:	90 7c       	andi	r25, 0xC0	; 192
     41e:	29 f4       	brne	.+10     	; 0x42a <can_get_mob_free+0x32>
     420:	01 c0       	rjmp	.+2      	; 0x424 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     422:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     424:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     428:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     42a:	8f 5f       	subi	r24, 0xFF	; 255
     42c:	8f 30       	cpi	r24, 0x0F	; 15
     42e:	89 f7       	brne	.-30     	; 0x412 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     430:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     434:	8f ef       	ldi	r24, 0xFF	; 255
}
     436:	08 95       	ret

00000438 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     438:	80 91 ef 00 	lds	r24, 0x00EF
     43c:	80 7c       	andi	r24, 0xC0	; 192
     43e:	69 f0       	breq	.+26     	; 0x45a <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     440:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     444:	89 2f       	mov	r24, r25
     446:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     448:	80 32       	cpi	r24, 0x20	; 32
     44a:	41 f0       	breq	.+16     	; 0x45c <can_get_mob_status+0x24>
     44c:	80 34       	cpi	r24, 0x40	; 64
     44e:	31 f0       	breq	.+12     	; 0x45c <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     450:	80 3a       	cpi	r24, 0xA0	; 160
     452:	21 f0       	breq	.+8      	; 0x45c <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     454:	89 2f       	mov	r24, r25
     456:	8f 71       	andi	r24, 0x1F	; 31
     458:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     45a:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     45c:	08 95       	ret

0000045e <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     45e:	cf 93       	push	r28
     460:	df 93       	push	r29
     462:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     464:	80 91 ef 00 	lds	r24, 0x00EF
     468:	90 e0       	ldi	r25, 0x00	; 0
     46a:	8f 70       	andi	r24, 0x0F	; 15
     46c:	90 70       	andi	r25, 0x00	; 0
     46e:	18 16       	cp	r1, r24
     470:	19 06       	cpc	r1, r25
     472:	a4 f4       	brge	.+40     	; 0x49c <can_get_data+0x3e>
     474:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     476:	ea ef       	ldi	r30, 0xFA	; 250
     478:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     47a:	cf ee       	ldi	r28, 0xEF	; 239
     47c:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     47e:	80 81       	ld	r24, Z
     480:	da 01       	movw	r26, r20
     482:	a6 0f       	add	r26, r22
     484:	b1 1d       	adc	r27, r1
     486:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     488:	6f 5f       	subi	r22, 0xFF	; 255
     48a:	88 81       	ld	r24, Y
     48c:	26 2f       	mov	r18, r22
     48e:	30 e0       	ldi	r19, 0x00	; 0
     490:	90 e0       	ldi	r25, 0x00	; 0
     492:	8f 70       	andi	r24, 0x0F	; 15
     494:	90 70       	andi	r25, 0x00	; 0
     496:	28 17       	cp	r18, r24
     498:	39 07       	cpc	r19, r25
     49a:	8c f3       	brlt	.-30     	; 0x47e <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     49c:	df 91       	pop	r29
     49e:	cf 91       	pop	r28
     4a0:	08 95       	ret

000004a2 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     4a2:	2f 92       	push	r2
     4a4:	3f 92       	push	r3
     4a6:	4f 92       	push	r4
     4a8:	5f 92       	push	r5
     4aa:	6f 92       	push	r6
     4ac:	7f 92       	push	r7
     4ae:	8f 92       	push	r8
     4b0:	9f 92       	push	r9
     4b2:	af 92       	push	r10
     4b4:	bf 92       	push	r11
     4b6:	cf 92       	push	r12
     4b8:	df 92       	push	r13
     4ba:	ef 92       	push	r14
     4bc:	ff 92       	push	r15
     4be:	0f 93       	push	r16
     4c0:	1f 93       	push	r17
     4c2:	cf 93       	push	r28
     4c4:	df 93       	push	r29
     4c6:	00 d0       	rcall	.+0      	; 0x4c8 <can_auto_baudrate+0x26>
     4c8:	00 d0       	rcall	.+0      	; 0x4ca <can_auto_baudrate+0x28>
     4ca:	00 d0       	rcall	.+0      	; 0x4cc <can_auto_baudrate+0x2a>
     4cc:	cd b7       	in	r28, 0x3d	; 61
     4ce:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     4d0:	88 23       	and	r24, r24
     4d2:	09 f4       	brne	.+2      	; 0x4d6 <can_auto_baudrate+0x34>
     4d4:	7c c0       	rjmp	.+248    	; 0x5ce <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     4d6:	80 91 e2 00 	lds	r24, 0x00E2
     4da:	90 e0       	ldi	r25, 0x00	; 0
     4dc:	8e 77       	andi	r24, 0x7E	; 126
     4de:	90 70       	andi	r25, 0x00	; 0
     4e0:	95 95       	asr	r25
     4e2:	87 95       	ror	r24
     4e4:	01 96       	adiw	r24, 0x01	; 1
     4e6:	82 30       	cpi	r24, 0x02	; 2
     4e8:	91 05       	cpc	r25, r1
     4ea:	5c f0       	brlt	.+22     	; 0x502 <can_auto_baudrate+0x60>
     4ec:	80 91 e2 00 	lds	r24, 0x00E2
     4f0:	90 e0       	ldi	r25, 0x00	; 0
     4f2:	8e 77       	andi	r24, 0x7E	; 126
     4f4:	90 70       	andi	r25, 0x00	; 0
     4f6:	95 95       	asr	r25
     4f8:	87 95       	ror	r24
     4fa:	28 2f       	mov	r18, r24
     4fc:	2f 5f       	subi	r18, 0xFF	; 255
     4fe:	29 83       	std	Y+1, r18	; 0x01
     500:	02 c0       	rjmp	.+4      	; 0x506 <can_auto_baudrate+0x64>
     502:	81 e0       	ldi	r24, 0x01	; 1
     504:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     506:	80 91 e3 00 	lds	r24, 0x00E3
     50a:	90 e0       	ldi	r25, 0x00	; 0
     50c:	8e 70       	andi	r24, 0x0E	; 14
     50e:	90 70       	andi	r25, 0x00	; 0
     510:	95 95       	asr	r25
     512:	87 95       	ror	r24
     514:	01 96       	adiw	r24, 0x01	; 1
     516:	82 30       	cpi	r24, 0x02	; 2
     518:	91 05       	cpc	r25, r1
     51a:	54 f0       	brlt	.+20     	; 0x530 <can_auto_baudrate+0x8e>
     51c:	80 91 e3 00 	lds	r24, 0x00E3
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	8e 70       	andi	r24, 0x0E	; 14
     524:	90 70       	andi	r25, 0x00	; 0
     526:	95 95       	asr	r25
     528:	87 95       	ror	r24
     52a:	38 2e       	mov	r3, r24
     52c:	33 94       	inc	r3
     52e:	02 c0       	rjmp	.+4      	; 0x534 <can_auto_baudrate+0x92>
     530:	33 24       	eor	r3, r3
     532:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     534:	80 91 e4 00 	lds	r24, 0x00E4
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	8e 70       	andi	r24, 0x0E	; 14
     53c:	90 70       	andi	r25, 0x00	; 0
     53e:	95 95       	asr	r25
     540:	87 95       	ror	r24
     542:	01 96       	adiw	r24, 0x01	; 1
     544:	83 30       	cpi	r24, 0x03	; 3
     546:	91 05       	cpc	r25, r1
     548:	54 f0       	brlt	.+20     	; 0x55e <can_auto_baudrate+0xbc>
     54a:	80 91 e4 00 	lds	r24, 0x00E4
     54e:	90 e0       	ldi	r25, 0x00	; 0
     550:	8e 70       	andi	r24, 0x0E	; 14
     552:	90 70       	andi	r25, 0x00	; 0
     554:	95 95       	asr	r25
     556:	87 95       	ror	r24
     558:	78 2e       	mov	r7, r24
     55a:	73 94       	inc	r7
     55c:	03 c0       	rjmp	.+6      	; 0x564 <can_auto_baudrate+0xc2>
     55e:	77 24       	eor	r7, r7
     560:	68 94       	set
     562:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     564:	80 91 e4 00 	lds	r24, 0x00E4
     568:	90 e0       	ldi	r25, 0x00	; 0
     56a:	80 77       	andi	r24, 0x70	; 112
     56c:	90 70       	andi	r25, 0x00	; 0
     56e:	95 95       	asr	r25
     570:	87 95       	ror	r24
     572:	95 95       	asr	r25
     574:	87 95       	ror	r24
     576:	95 95       	asr	r25
     578:	87 95       	ror	r24
     57a:	95 95       	asr	r25
     57c:	87 95       	ror	r24
     57e:	01 96       	adiw	r24, 0x01	; 1
     580:	83 30       	cpi	r24, 0x03	; 3
     582:	91 05       	cpc	r25, r1
     584:	84 f0       	brlt	.+32     	; 0x5a6 <can_auto_baudrate+0x104>
     586:	80 91 e4 00 	lds	r24, 0x00E4
     58a:	90 e0       	ldi	r25, 0x00	; 0
     58c:	80 77       	andi	r24, 0x70	; 112
     58e:	90 70       	andi	r25, 0x00	; 0
     590:	95 95       	asr	r25
     592:	87 95       	ror	r24
     594:	95 95       	asr	r25
     596:	87 95       	ror	r24
     598:	95 95       	asr	r25
     59a:	87 95       	ror	r24
     59c:	95 95       	asr	r25
     59e:	87 95       	ror	r24
     5a0:	68 2e       	mov	r6, r24
     5a2:	63 94       	inc	r6
     5a4:	03 c0       	rjmp	.+6      	; 0x5ac <can_auto_baudrate+0x10a>
     5a6:	66 24       	eor	r6, r6
     5a8:	68 94       	set
     5aa:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     5ac:	87 2d       	mov	r24, r7
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	83 0d       	add	r24, r3
     5b2:	91 1d       	adc	r25, r1
     5b4:	86 0d       	add	r24, r6
     5b6:	91 1d       	adc	r25, r1
     5b8:	01 96       	adiw	r24, 0x01	; 1
     5ba:	88 30       	cpi	r24, 0x08	; 8
     5bc:	91 05       	cpc	r25, r1
     5be:	14 f4       	brge	.+4      	; 0x5c4 <can_auto_baudrate+0x122>
     5c0:	88 e0       	ldi	r24, 0x08	; 8
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     5c6:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     5c8:	22 24       	eor	r2, r2
     5ca:	23 94       	inc	r2
     5cc:	10 c0       	rjmp	.+32     	; 0x5ee <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     5ce:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     5d0:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     5d2:	66 24       	eor	r6, r6
     5d4:	68 94       	set
     5d6:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     5d8:	77 24       	eor	r7, r7
     5da:	68 94       	set
     5dc:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     5de:	98 e0       	ldi	r25, 0x08	; 8
     5e0:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     5e2:	0f 2e       	mov	r0, r31
     5e4:	f3 e0       	ldi	r31, 0x03	; 3
     5e6:	3f 2e       	mov	r3, r31
     5e8:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     5ea:	a1 e0       	ldi	r26, 0x01	; 1
     5ec:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     5ee:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     5f0:	ad ee       	ldi	r26, 0xED	; 237
     5f2:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     5f4:	8e ee       	ldi	r24, 0xEE	; 238
     5f6:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     5f8:	32 2f       	mov	r19, r18
     5fa:	32 95       	swap	r19
     5fc:	30 7f       	andi	r19, 0xF0	; 240
     5fe:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     600:	fc 01       	movw	r30, r24
     602:	11 92       	st	Z+, r1
     604:	e8 3f       	cpi	r30, 0xF8	; 248
     606:	f1 05       	cpc	r31, r1
     608:	e1 f7       	brne	.-8      	; 0x602 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     60a:	2f 5f       	subi	r18, 0xFF	; 255
     60c:	2f 30       	cpi	r18, 0x0F	; 15
     60e:	a1 f7       	brne	.-24     	; 0x5f8 <can_auto_baudrate+0x156>
     610:	a4 2e       	mov	r10, r20
     612:	62 2d       	mov	r22, r2
     614:	dd 24       	eor	r13, r13
     616:	88 24       	eor	r8, r8
     618:	99 24       	eor	r9, r9
     61a:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     61c:	0f 2e       	mov	r0, r31
     61e:	f8 ed       	ldi	r31, 0xD8	; 216
     620:	ef 2e       	mov	r14, r31
     622:	ff 24       	eor	r15, r15
     624:	f0 2d       	mov	r31, r0
     626:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     628:	e9 ed       	ldi	r30, 0xD9	; 217
     62a:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     62c:	0a ed       	ldi	r16, 0xDA	; 218
     62e:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     630:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     632:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     634:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     636:	b2 e0       	ldi	r27, 0x02	; 2
     638:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     63a:	88 e0       	ldi	r24, 0x08	; 8
     63c:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     63e:	91 e0       	ldi	r25, 0x01	; 1
     640:	a9 16       	cp	r10, r25
     642:	09 f0       	breq	.+2      	; 0x646 <can_auto_baudrate+0x1a4>
     644:	57 c0       	rjmp	.+174    	; 0x6f4 <can_auto_baudrate+0x252>
        {
            Can_reset();
     646:	d7 01       	movw	r26, r14
     648:	5c 93       	st	X, r21
            conf_index++;
     64a:	08 94       	sec
     64c:	81 1c       	adc	r8, r1
     64e:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     650:	89 81       	ldd	r24, Y+1	; 0x01
     652:	81 50       	subi	r24, 0x01	; 1
     654:	88 0f       	add	r24, r24
     656:	a2 ee       	ldi	r26, 0xE2	; 226
     658:	b0 e0       	ldi	r27, 0x00	; 0
     65a:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     65c:	86 2d       	mov	r24, r6
     65e:	86 95       	lsr	r24
     660:	90 e0       	ldi	r25, 0x00	; 0
     662:	01 97       	sbiw	r24, 0x01	; 1
     664:	2c 01       	movw	r4, r24
     666:	44 0c       	add	r4, r4
     668:	55 1c       	adc	r5, r5
     66a:	44 0c       	add	r4, r4
     66c:	55 1c       	adc	r5, r5
     66e:	44 0c       	add	r4, r4
     670:	55 1c       	adc	r5, r5
     672:	44 0c       	add	r4, r4
     674:	55 1c       	adc	r5, r5
     676:	44 0c       	add	r4, r4
     678:	55 1c       	adc	r5, r5
     67a:	83 2d       	mov	r24, r3
     67c:	90 e0       	ldi	r25, 0x00	; 0
     67e:	01 97       	sbiw	r24, 0x01	; 1
     680:	88 0f       	add	r24, r24
     682:	99 1f       	adc	r25, r25
     684:	84 29       	or	r24, r4
     686:	a3 ee       	ldi	r26, 0xE3	; 227
     688:	b0 e0       	ldi	r27, 0x00	; 0
     68a:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     68c:	86 2d       	mov	r24, r6
     68e:	90 e0       	ldi	r25, 0x00	; 0
     690:	01 97       	sbiw	r24, 0x01	; 1
     692:	2c 01       	movw	r4, r24
     694:	44 0c       	add	r4, r4
     696:	55 1c       	adc	r5, r5
     698:	44 0c       	add	r4, r4
     69a:	55 1c       	adc	r5, r5
     69c:	44 0c       	add	r4, r4
     69e:	55 1c       	adc	r5, r5
     6a0:	44 0c       	add	r4, r4
     6a2:	55 1c       	adc	r5, r5
     6a4:	87 2d       	mov	r24, r7
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	01 97       	sbiw	r24, 0x01	; 1
     6aa:	88 0f       	add	r24, r24
     6ac:	99 1f       	adc	r25, r25
     6ae:	84 29       	or	r24, r4
     6b0:	81 60       	ori	r24, 0x01	; 1
     6b2:	a4 ee       	ldi	r26, 0xE4	; 228
     6b4:	b0 e0       	ldi	r27, 0x00	; 0
     6b6:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     6b8:	c4 01       	movw	r24, r8
     6ba:	96 95       	lsr	r25
     6bc:	87 95       	ror	r24
     6be:	96 95       	lsr	r25
     6c0:	87 95       	ror	r24
     6c2:	96 95       	lsr	r25
     6c4:	87 95       	ror	r24
     6c6:	a5 ee       	ldi	r26, 0xE5	; 229
     6c8:	b0 e0       	ldi	r27, 0x00	; 0
     6ca:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     6cc:	ad ee       	ldi	r26, 0xED	; 237
     6ce:	b0 e0       	ldi	r27, 0x00	; 0
     6d0:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     6d2:	ae ee       	ldi	r26, 0xEE	; 238
     6d4:	b0 e0       	ldi	r27, 0x00	; 0
     6d6:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     6d8:	80 e8       	ldi	r24, 0x80	; 128
     6da:	af ee       	ldi	r26, 0xEF	; 239
     6dc:	b0 e0       	ldi	r27, 0x00	; 0
     6de:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     6e0:	8a e0       	ldi	r24, 0x0A	; 10
     6e2:	d7 01       	movw	r26, r14
     6e4:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     6e6:	80 81       	ld	r24, Z
     6e8:	82 ff       	sbrs	r24, 2
     6ea:	fd cf       	rjmp	.-6      	; 0x6e6 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     6ec:	8f ef       	ldi	r24, 0xFF	; 255
     6ee:	d8 01       	movw	r26, r16
     6f0:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     6f2:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     6f4:	41 30       	cpi	r20, 0x01	; 1
     6f6:	b1 f5       	brne	.+108    	; 0x764 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     6f8:	ae ee       	ldi	r26, 0xEE	; 238
     6fa:	b0 e0       	ldi	r27, 0x00	; 0
     6fc:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	85 ff       	sbrs	r24, 5
     702:	0e c0       	rjmp	.+28     	; 0x720 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     704:	af ee       	ldi	r26, 0xEF	; 239
     706:	b0 e0       	ldi	r27, 0x00	; 0
     708:	8c 91       	ld	r24, X
     70a:	8f 73       	andi	r24, 0x3F	; 63
     70c:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     70e:	d7 01       	movw	r26, r14
     710:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     712:	80 81       	ld	r24, Z
     714:	82 fd       	sbrc	r24, 2
     716:	fd cf       	rjmp	.-6      	; 0x712 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     718:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     71a:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     71c:	32 2f       	mov	r19, r18
     71e:	be c0       	rjmp	.+380    	; 0x89c <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     720:	8f 71       	andi	r24, 0x1F	; 31
     722:	90 70       	andi	r25, 0x00	; 0
     724:	00 97       	sbiw	r24, 0x00	; 0
     726:	11 f0       	breq	.+4      	; 0x72c <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     728:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     72a:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     72c:	d8 01       	movw	r26, r16
     72e:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     730:	55 24       	eor	r5, r5
     732:	45 fe       	sbrs	r4, 5
     734:	0d c0       	rjmp	.+26     	; 0x750 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     736:	77 23       	and	r23, r23
     738:	29 f4       	brne	.+10     	; 0x744 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     73a:	8c 91       	ld	r24, X
     73c:	80 62       	ori	r24, 0x20	; 32
     73e:	8c 93       	st	X, r24
                        ovrtim_flag++;
     740:	7c 2d       	mov	r23, r12
     742:	06 c0       	rjmp	.+12     	; 0x750 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     744:	d8 01       	movw	r26, r16
     746:	8c 91       	ld	r24, X
     748:	80 62       	ori	r24, 0x20	; 32
     74a:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     74c:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     74e:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     750:	c2 01       	movw	r24, r4
     752:	8f 70       	andi	r24, 0x0F	; 15
     754:	90 70       	andi	r25, 0x00	; 0
     756:	00 97       	sbiw	r24, 0x00	; 0
     758:	09 f0       	breq	.+2      	; 0x75c <can_auto_baudrate+0x2ba>
     75a:	9d c0       	rjmp	.+314    	; 0x896 <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     75c:	41 30       	cpi	r20, 0x01	; 1
     75e:	61 f2       	breq	.-104    	; 0x6f8 <can_auto_baudrate+0x256>
     760:	35 2f       	mov	r19, r21
     762:	01 c0       	rjmp	.+2      	; 0x766 <can_auto_baudrate+0x2c4>
     764:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     766:	61 30       	cpi	r22, 0x01	; 1
     768:	09 f0       	breq	.+2      	; 0x76c <can_auto_baudrate+0x2ca>
     76a:	78 c0       	rjmp	.+240    	; 0x85c <can_auto_baudrate+0x3ba>
     76c:	83 2f       	mov	r24, r19
     76e:	37 2d       	mov	r19, r7
     770:	7a 2c       	mov	r7, r10
     772:	ad 2c       	mov	r10, r13
     774:	d7 2e       	mov	r13, r23
     776:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     778:	21 10       	cpse	r2, r1
     77a:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     77c:	39 30       	cpi	r19, 0x09	; 9
     77e:	78 f1       	brcs	.+94     	; 0x7de <can_auto_baudrate+0x33c>
     780:	b7 e0       	ldi	r27, 0x07	; 7
     782:	b6 15       	cp	r27, r6
     784:	60 f5       	brcc	.+88     	; 0x7de <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     786:	8a 81       	ldd	r24, Y+2	; 0x02
     788:	89 31       	cpi	r24, 0x19	; 25
     78a:	31 f0       	breq	.+12     	; 0x798 <can_auto_baudrate+0x2f6>
     78c:	8f 5f       	subi	r24, 0xFF	; 255
     78e:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     790:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     792:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     794:	36 2d       	mov	r19, r6
     796:	59 c0       	rjmp	.+178    	; 0x84a <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     798:	99 81       	ldd	r25, Y+1	; 0x01
     79a:	90 34       	cpi	r25, 0x40	; 64
     79c:	41 f0       	breq	.+16     	; 0x7ae <can_auto_baudrate+0x30c>
     79e:	9f 5f       	subi	r25, 0xFF	; 255
     7a0:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     7a2:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     7a4:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     7a6:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     7a8:	ae 81       	ldd	r26, Y+6	; 0x06
     7aa:	aa 83       	std	Y+2, r26	; 0x02
     7ac:	4e c0       	rjmp	.+156    	; 0x84a <can_auto_baudrate+0x3a8>
     7ae:	a7 2c       	mov	r10, r7
     7b0:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     7b2:	af ee       	ldi	r26, 0xEF	; 239
     7b4:	b0 e0       	ldi	r27, 0x00	; 0
     7b6:	8c 91       	ld	r24, X
     7b8:	8f 73       	andi	r24, 0x3F	; 63
     7ba:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     7bc:	d7 01       	movw	r26, r14
     7be:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     7c0:	80 81       	ld	r24, Z
     7c2:	82 fd       	sbrc	r24, 2
     7c4:	fd cf       	rjmp	.-6      	; 0x7c0 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     7c6:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     7c8:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     7ca:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     7cc:	66 24       	eor	r6, r6
     7ce:	68 94       	set
     7d0:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     7d2:	77 24       	eor	r7, r7
     7d4:	68 94       	set
     7d6:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     7d8:	b8 e0       	ldi	r27, 0x08	; 8
     7da:	ba 83       	std	Y+2, r27	; 0x02
     7dc:	69 c0       	rjmp	.+210    	; 0x8b0 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     7de:	36 30       	cpi	r19, 0x06	; 6
     7e0:	58 f0       	brcs	.+22     	; 0x7f8 <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     7e2:	43 2e       	mov	r4, r19
     7e4:	55 24       	eor	r5, r5
     7e6:	86 2d       	mov	r24, r6
     7e8:	90 e0       	ldi	r25, 0x00	; 0
     7ea:	01 96       	adiw	r24, 0x01	; 1
     7ec:	84 15       	cp	r24, r4
     7ee:	95 05       	cpc	r25, r5
     7f0:	24 f4       	brge	.+8      	; 0x7fa <can_auto_baudrate+0x358>
     7f2:	63 94       	inc	r6
     7f4:	36 2d       	mov	r19, r6
     7f6:	01 c0       	rjmp	.+2      	; 0x7fa <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     7f8:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     7fa:	36 2c       	mov	r3, r6
     7fc:	33 0e       	add	r3, r19
     7fe:	30 94       	com	r3
     800:	8a 81       	ldd	r24, Y+2	; 0x02
     802:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     804:	83 2d       	mov	r24, r3
     806:	81 50       	subi	r24, 0x01	; 1
     808:	88 30       	cpi	r24, 0x08	; 8
     80a:	e0 f4       	brcc	.+56     	; 0x844 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     80c:	46 2c       	mov	r4, r6
     80e:	55 24       	eor	r5, r5
     810:	83 2d       	mov	r24, r3
     812:	90 e0       	ldi	r25, 0x00	; 0
     814:	dc 01       	movw	r26, r24
     816:	11 96       	adiw	r26, 0x01	; 1
     818:	a3 0f       	add	r26, r19
     81a:	b1 1d       	adc	r27, r1
     81c:	bd 83       	std	Y+5, r27	; 0x05
     81e:	ac 83       	std	Y+4, r26	; 0x04
     820:	c2 01       	movw	r24, r4
     822:	88 0f       	add	r24, r24
     824:	99 1f       	adc	r25, r25
     826:	88 0f       	add	r24, r24
     828:	99 1f       	adc	r25, r25
     82a:	8a 17       	cp	r24, r26
     82c:	9b 07       	cpc	r25, r27
     82e:	64 f0       	brlt	.+24     	; 0x848 <can_auto_baudrate+0x3a6>
     830:	c2 01       	movw	r24, r4
     832:	88 0f       	add	r24, r24
     834:	99 1f       	adc	r25, r25
     836:	84 0d       	add	r24, r4
     838:	95 1d       	adc	r25, r5
     83a:	a8 17       	cp	r26, r24
     83c:	b9 07       	cpc	r27, r25
     83e:	84 f5       	brge	.+96     	; 0x8a0 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     840:	2c 2c       	mov	r2, r12
     842:	03 c0       	rjmp	.+6      	; 0x84a <can_auto_baudrate+0x3a8>
     844:	2c 2c       	mov	r2, r12
     846:	01 c0       	rjmp	.+2      	; 0x84a <can_auto_baudrate+0x3a8>
     848:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     84a:	61 30       	cpi	r22, 0x01	; 1
     84c:	09 f4       	brne	.+2      	; 0x850 <can_auto_baudrate+0x3ae>
     84e:	94 cf       	rjmp	.-216    	; 0x778 <can_auto_baudrate+0x2d6>
     850:	87 2f       	mov	r24, r23
     852:	7d 2d       	mov	r23, r13
     854:	da 2c       	mov	r13, r10
     856:	a7 2c       	mov	r10, r7
     858:	73 2e       	mov	r7, r19
     85a:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     85c:	31 30       	cpi	r19, 0x01	; 1
     85e:	09 f4       	brne	.+2      	; 0x862 <can_auto_baudrate+0x3c0>
     860:	ee ce       	rjmp	.-548    	; 0x63e <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     862:	8d 2d       	mov	r24, r13
     864:	26 96       	adiw	r28, 0x06	; 6
     866:	0f b6       	in	r0, 0x3f	; 63
     868:	f8 94       	cli
     86a:	de bf       	out	0x3e, r29	; 62
     86c:	0f be       	out	0x3f, r0	; 63
     86e:	cd bf       	out	0x3d, r28	; 61
     870:	df 91       	pop	r29
     872:	cf 91       	pop	r28
     874:	1f 91       	pop	r17
     876:	0f 91       	pop	r16
     878:	ff 90       	pop	r15
     87a:	ef 90       	pop	r14
     87c:	df 90       	pop	r13
     87e:	cf 90       	pop	r12
     880:	bf 90       	pop	r11
     882:	af 90       	pop	r10
     884:	9f 90       	pop	r9
     886:	8f 90       	pop	r8
     888:	7f 90       	pop	r7
     88a:	6f 90       	pop	r6
     88c:	5f 90       	pop	r5
     88e:	4f 90       	pop	r4
     890:	3f 90       	pop	r3
     892:	2f 90       	pop	r2
     894:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     896:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     898:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     89a:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     89c:	42 2f       	mov	r20, r18
     89e:	63 cf       	rjmp	.-314    	; 0x766 <can_auto_baudrate+0x2c4>
     8a0:	87 2f       	mov	r24, r23
     8a2:	7d 2d       	mov	r23, r13
     8a4:	da 2c       	mov	r13, r10
     8a6:	a7 2c       	mov	r10, r7
     8a8:	73 2e       	mov	r7, r19
     8aa:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     8ac:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     8ae:	25 2e       	mov	r2, r21
     8b0:	62 2f       	mov	r22, r18
     8b2:	d4 cf       	rjmp	.-88     	; 0x85c <can_auto_baudrate+0x3ba>

000008b4 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     8b4:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     8b8:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     8bc:	40 93 e4 00 	sts	0x00E4, r20
    return 1;
}
     8c0:	81 e0       	ldi	r24, 0x01	; 1
     8c2:	08 95       	ret

000008c4 <can_fixed_baudrate>:
//!         fixed = 1: baudrate performed
//------------------------------------------------------------------------------
U8 can_fixed_baudrate(U8 baudrate)
{
	#if FOSC == 16000  
		Can_reset();
     8c4:	91 e0       	ldi	r25, 0x01	; 1
     8c6:	90 93 d8 00 	sts	0x00D8, r25
		if      (baudrate == CAN_100) Can_conf_bt_flex(0x12, 0x0C, 0x37 ); //!< -- 100Kb/s, 16x Tscl, sampling at 75%
     8ca:	81 30       	cpi	r24, 0x01	; 1
     8cc:	31 f4       	brne	.+12     	; 0x8da <can_fixed_baudrate+0x16>
     8ce:	82 e1       	ldi	r24, 0x12	; 18
     8d0:	6c e0       	ldi	r22, 0x0C	; 12
     8d2:	47 e3       	ldi	r20, 0x37	; 55
     8d4:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <Can_conf_bt_flex>
     8d8:	2e c0       	rjmp	.+92     	; 0x936 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_125) Can_conf_bt_flex(0x0E, 0x0C, 0x37 ); //!< -- 125Kb/s, 16x Tscl, sampling at 75%
     8da:	82 30       	cpi	r24, 0x02	; 2
     8dc:	31 f4       	brne	.+12     	; 0x8ea <can_fixed_baudrate+0x26>
     8de:	8e e0       	ldi	r24, 0x0E	; 14
     8e0:	6c e0       	ldi	r22, 0x0C	; 12
     8e2:	47 e3       	ldi	r20, 0x37	; 55
     8e4:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <Can_conf_bt_flex>
     8e8:	26 c0       	rjmp	.+76     	; 0x936 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_200) Can_conf_bt_flex(0x08, 0x0C, 0x37 ); //!< -- 200Kb/s, 16x Tscl, sampling at 75%
     8ea:	83 30       	cpi	r24, 0x03	; 3
     8ec:	31 f4       	brne	.+12     	; 0x8fa <can_fixed_baudrate+0x36>
     8ee:	88 e0       	ldi	r24, 0x08	; 8
     8f0:	6c e0       	ldi	r22, 0x0C	; 12
     8f2:	47 e3       	ldi	r20, 0x37	; 55
     8f4:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <Can_conf_bt_flex>
     8f8:	1e c0       	rjmp	.+60     	; 0x936 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_250) Can_conf_bt_flex(0x06, 0x0C, 0x37 ); //!< -- 250Kb/s, 16x Tscl, sampling at 75%
     8fa:	84 30       	cpi	r24, 0x04	; 4
     8fc:	31 f4       	brne	.+12     	; 0x90a <can_fixed_baudrate+0x46>
     8fe:	86 e0       	ldi	r24, 0x06	; 6
     900:	6c e0       	ldi	r22, 0x0C	; 12
     902:	47 e3       	ldi	r20, 0x37	; 55
     904:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <Can_conf_bt_flex>
     908:	16 c0       	rjmp	.+44     	; 0x936 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_500) Can_conf_bt_flex(0x06, 0x04, 0x13 ); //!< -- 500Kb/s, 8x Tscl, sampling at 75%
     90a:	85 30       	cpi	r24, 0x05	; 5
     90c:	31 f4       	brne	.+12     	; 0x91a <can_fixed_baudrate+0x56>
     90e:	86 e0       	ldi	r24, 0x06	; 6
     910:	64 e0       	ldi	r22, 0x04	; 4
     912:	43 e1       	ldi	r20, 0x13	; 19
     914:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <Can_conf_bt_flex>
     918:	0e c0       	rjmp	.+28     	; 0x936 <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
     91a:	86 30       	cpi	r24, 0x06	; 6
     91c:	31 f4       	brne	.+12     	; 0x92a <can_fixed_baudrate+0x66>
     91e:	80 e0       	ldi	r24, 0x00	; 0
     920:	6c e0       	ldi	r22, 0x0C	; 12
     922:	47 e3       	ldi	r20, 0x37	; 55
     924:	0e 94 5a 04 	call	0x8b4	; 0x8b4 <Can_conf_bt_flex>
     928:	06 c0       	rjmp	.+12     	; 0x936 <can_fixed_baudrate+0x72>
		else Can_conf_bt();
     92a:	10 92 e2 00 	sts	0x00E2, r1
     92e:	10 92 e3 00 	sts	0x00E3, r1
     932:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     936:	81 e0       	ldi	r24, 0x01	; 1
     938:	08 95       	ret

0000093a <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     93a:	0f 93       	push	r16
     93c:	1f 93       	push	r17
     93e:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     940:	87 85       	ldd	r24, Z+15	; 0x0f
     942:	88 23       	and	r24, r24
     944:	91 f4       	brne	.+36     	; 0x96a <get_idmask+0x30>
		mask = cmd->id_mask;
     946:	02 85       	ldd	r16, Z+10	; 0x0a
     948:	13 85       	ldd	r17, Z+11	; 0x0b
     94a:	24 85       	ldd	r18, Z+12	; 0x0c
     94c:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     94e:	0f 2e       	mov	r0, r31
     950:	f2 e1       	ldi	r31, 0x12	; 18
     952:	00 0f       	add	r16, r16
     954:	11 1f       	adc	r17, r17
     956:	22 1f       	adc	r18, r18
     958:	33 1f       	adc	r19, r19
     95a:	fa 95       	dec	r31
     95c:	d1 f7       	brne	.-12     	; 0x952 <get_idmask+0x18>
     95e:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     960:	0f 6f       	ori	r16, 0xFF	; 255
     962:	1f 6f       	ori	r17, 0xFF	; 255
     964:	23 60       	ori	r18, 0x03	; 3
     966:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     968:	05 c0       	rjmp	.+10     	; 0x974 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     96a:	02 85       	ldd	r16, Z+10	; 0x0a
     96c:	13 85       	ldd	r17, Z+11	; 0x0b
     96e:	24 85       	ldd	r18, Z+12	; 0x0c
     970:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     972:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     974:	60 2f       	mov	r22, r16
     976:	71 2f       	mov	r23, r17
     978:	82 2f       	mov	r24, r18
     97a:	93 2f       	mov	r25, r19
     97c:	1f 91       	pop	r17
     97e:	0f 91       	pop	r16
     980:	08 95       	ret

00000982 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     982:	0e 94 62 04 	call	0x8c4	; 0x8c4 <can_fixed_baudrate>
     986:	88 23       	and	r24, r24
     988:	49 f0       	breq	.+18     	; 0x99c <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     98a:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     98e:	e8 ed       	ldi	r30, 0xD8	; 216
     990:	f0 e0       	ldi	r31, 0x00	; 0
     992:	80 81       	ld	r24, Z
     994:	82 60       	ori	r24, 0x02	; 2
     996:	80 83       	st	Z, r24
    return (1);
     998:	81 e0       	ldi	r24, 0x01	; 1
     99a:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     99c:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     99e:	08 95       	ret

000009a0 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     9a0:	e8 ed       	ldi	r30, 0xD8	; 216
     9a2:	f0 e0       	ldi	r31, 0x00	; 0
     9a4:	80 81       	ld	r24, Z
     9a6:	8d 7f       	andi	r24, 0xFD	; 253
     9a8:	80 83       	st	Z, r24
}
     9aa:	08 95       	ret

000009ac <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     9ac:	0f 93       	push	r16
     9ae:	1f 93       	push	r17
     9b0:	cf 93       	push	r28
     9b2:	df 93       	push	r29
     9b4:	00 d0       	rcall	.+0      	; 0x9b6 <can_cmd+0xa>
     9b6:	00 d0       	rcall	.+0      	; 0x9b8 <can_cmd+0xc>
     9b8:	cd b7       	in	r28, 0x3d	; 61
     9ba:	de b7       	in	r29, 0x3e	; 62
     9bc:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     9be:	dc 01       	movw	r26, r24
     9c0:	11 96       	adiw	r26, 0x01	; 1
     9c2:	8c 91       	ld	r24, X
     9c4:	11 97       	sbiw	r26, 0x01	; 1
     9c6:	8c 30       	cpi	r24, 0x0C	; 12
     9c8:	b1 f4       	brne	.+44     	; 0x9f6 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     9ca:	19 96       	adiw	r26, 0x09	; 9
     9cc:	8c 91       	ld	r24, X
     9ce:	19 97       	sbiw	r26, 0x09	; 9
     9d0:	80 36       	cpi	r24, 0x60	; 96
     9d2:	69 f4       	brne	.+26     	; 0x9ee <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     9d4:	8c 91       	ld	r24, X
     9d6:	82 95       	swap	r24
     9d8:	80 7f       	andi	r24, 0xF0	; 240
     9da:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     9de:	ef ee       	ldi	r30, 0xEF	; 239
     9e0:	f0 e0       	ldi	r31, 0x00	; 0
     9e2:	80 81       	ld	r24, Z
     9e4:	8f 73       	andi	r24, 0x3F	; 63
     9e6:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     9e8:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     9ec:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     9ee:	f8 01       	movw	r30, r16
     9f0:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     9f2:	80 e0       	ldi	r24, 0x00	; 0
     9f4:	ac c5       	rjmp	.+2904   	; 0x154e <__stack+0x44f>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     9f6:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     9fa:	8f 3f       	cpi	r24, 0xFF	; 255
     9fc:	09 f4       	brne	.+2      	; 0xa00 <can_cmd+0x54>
     9fe:	a1 c5       	rjmp	.+2882   	; 0x1542 <__stack+0x443>
    {
      cmd->status = MOB_PENDING; 
     a00:	90 e6       	ldi	r25, 0x60	; 96
     a02:	d8 01       	movw	r26, r16
     a04:	19 96       	adiw	r26, 0x09	; 9
     a06:	9c 93       	st	X, r25
     a08:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     a0a:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     a0c:	82 95       	swap	r24
     a0e:	80 7f       	andi	r24, 0xF0	; 240
     a10:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     a14:	ee ee       	ldi	r30, 0xEE	; 238
     a16:	f0 e0       	ldi	r31, 0x00	; 0
     a18:	11 92       	st	Z+, r1
     a1a:	e8 3f       	cpi	r30, 0xF8	; 248
     a1c:	f1 05       	cpc	r31, r1
     a1e:	e1 f7       	brne	.-8      	; 0xa18 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     a20:	f8 01       	movw	r30, r16
     a22:	81 81       	ldd	r24, Z+1	; 0x01
     a24:	86 30       	cpi	r24, 0x06	; 6
     a26:	09 f4       	brne	.+2      	; 0xa2a <can_cmd+0x7e>
     a28:	56 c2       	rjmp	.+1196   	; 0xed6 <can_cmd+0x52a>
     a2a:	87 30       	cpi	r24, 0x07	; 7
     a2c:	90 f4       	brcc	.+36     	; 0xa52 <can_cmd+0xa6>
     a2e:	83 30       	cpi	r24, 0x03	; 3
     a30:	09 f4       	brne	.+2      	; 0xa34 <can_cmd+0x88>
     a32:	12 c1       	rjmp	.+548    	; 0xc58 <can_cmd+0x2ac>
     a34:	84 30       	cpi	r24, 0x04	; 4
     a36:	30 f4       	brcc	.+12     	; 0xa44 <can_cmd+0x98>
     a38:	81 30       	cpi	r24, 0x01	; 1
     a3a:	11 f1       	breq	.+68     	; 0xa80 <can_cmd+0xd4>
     a3c:	82 30       	cpi	r24, 0x02	; 2
     a3e:	09 f0       	breq	.+2      	; 0xa42 <can_cmd+0x96>
     a40:	7c c5       	rjmp	.+2808   	; 0x153a <__stack+0x43b>
     a42:	98 c0       	rjmp	.+304    	; 0xb74 <can_cmd+0x1c8>
     a44:	84 30       	cpi	r24, 0x04	; 4
     a46:	09 f4       	brne	.+2      	; 0xa4a <can_cmd+0x9e>
     a48:	67 c1       	rjmp	.+718    	; 0xd18 <can_cmd+0x36c>
     a4a:	85 30       	cpi	r24, 0x05	; 5
     a4c:	09 f0       	breq	.+2      	; 0xa50 <can_cmd+0xa4>
     a4e:	75 c5       	rjmp	.+2794   	; 0x153a <__stack+0x43b>
     a50:	aa c1       	rjmp	.+852    	; 0xda6 <can_cmd+0x3fa>
     a52:	89 30       	cpi	r24, 0x09	; 9
     a54:	09 f4       	brne	.+2      	; 0xa58 <can_cmd+0xac>
     a56:	be c3       	rjmp	.+1916   	; 0x11d4 <__stack+0xd5>
     a58:	8a 30       	cpi	r24, 0x0A	; 10
     a5a:	38 f4       	brcc	.+14     	; 0xa6a <can_cmd+0xbe>
     a5c:	87 30       	cpi	r24, 0x07	; 7
     a5e:	09 f4       	brne	.+2      	; 0xa62 <can_cmd+0xb6>
     a60:	8f c2       	rjmp	.+1310   	; 0xf80 <can_cmd+0x5d4>
     a62:	88 30       	cpi	r24, 0x08	; 8
     a64:	09 f0       	breq	.+2      	; 0xa68 <can_cmd+0xbc>
     a66:	69 c5       	rjmp	.+2770   	; 0x153a <__stack+0x43b>
     a68:	1b c3       	rjmp	.+1590   	; 0x10a0 <can_cmd+0x6f4>
     a6a:	8a 30       	cpi	r24, 0x0A	; 10
     a6c:	21 f0       	breq	.+8      	; 0xa76 <can_cmd+0xca>
     a6e:	8b 30       	cpi	r24, 0x0B	; 11
     a70:	09 f0       	breq	.+2      	; 0xa74 <can_cmd+0xc8>
     a72:	63 c5       	rjmp	.+2758   	; 0x153a <__stack+0x43b>
     a74:	b1 c4       	rjmp	.+2402   	; 0x13d8 <__stack+0x2d9>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     a76:	86 81       	ldd	r24, Z+6	; 0x06
     a78:	88 23       	and	r24, r24
     a7a:	09 f0       	breq	.+2      	; 0xa7e <can_cmd+0xd2>
     a7c:	49 c4       	rjmp	.+2194   	; 0x1310 <__stack+0x211>
     a7e:	57 c4       	rjmp	.+2222   	; 0x132e <__stack+0x22f>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     a80:	f8 01       	movw	r30, r16
     a82:	87 85       	ldd	r24, Z+15	; 0x0f
     a84:	88 23       	and	r24, r24
     a86:	69 f1       	breq	.+90     	; 0xae2 <can_cmd+0x136>
     a88:	94 81       	ldd	r25, Z+4	; 0x04
     a8a:	92 95       	swap	r25
     a8c:	96 95       	lsr	r25
     a8e:	97 70       	andi	r25, 0x07	; 7
     a90:	85 81       	ldd	r24, Z+5	; 0x05
     a92:	88 0f       	add	r24, r24
     a94:	88 0f       	add	r24, r24
     a96:	88 0f       	add	r24, r24
     a98:	89 0f       	add	r24, r25
     a9a:	80 93 f3 00 	sts	0x00F3, r24
     a9e:	93 81       	ldd	r25, Z+3	; 0x03
     aa0:	92 95       	swap	r25
     aa2:	96 95       	lsr	r25
     aa4:	97 70       	andi	r25, 0x07	; 7
     aa6:	84 81       	ldd	r24, Z+4	; 0x04
     aa8:	88 0f       	add	r24, r24
     aaa:	88 0f       	add	r24, r24
     aac:	88 0f       	add	r24, r24
     aae:	89 0f       	add	r24, r25
     ab0:	80 93 f2 00 	sts	0x00F2, r24
     ab4:	92 81       	ldd	r25, Z+2	; 0x02
     ab6:	92 95       	swap	r25
     ab8:	96 95       	lsr	r25
     aba:	97 70       	andi	r25, 0x07	; 7
     abc:	83 81       	ldd	r24, Z+3	; 0x03
     abe:	88 0f       	add	r24, r24
     ac0:	88 0f       	add	r24, r24
     ac2:	88 0f       	add	r24, r24
     ac4:	89 0f       	add	r24, r25
     ac6:	80 93 f1 00 	sts	0x00F1, r24
     aca:	82 81       	ldd	r24, Z+2	; 0x02
     acc:	88 0f       	add	r24, r24
     ace:	88 0f       	add	r24, r24
     ad0:	88 0f       	add	r24, r24
     ad2:	80 93 f0 00 	sts	0x00F0, r24
     ad6:	ef ee       	ldi	r30, 0xEF	; 239
     ad8:	f0 e0       	ldi	r31, 0x00	; 0
     ada:	80 81       	ld	r24, Z
     adc:	80 61       	ori	r24, 0x10	; 16
     ade:	80 83       	st	Z, r24
     ae0:	16 c0       	rjmp	.+44     	; 0xb0e <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     ae2:	92 81       	ldd	r25, Z+2	; 0x02
     ae4:	96 95       	lsr	r25
     ae6:	96 95       	lsr	r25
     ae8:	96 95       	lsr	r25
     aea:	83 81       	ldd	r24, Z+3	; 0x03
     aec:	82 95       	swap	r24
     aee:	88 0f       	add	r24, r24
     af0:	80 7e       	andi	r24, 0xE0	; 224
     af2:	89 0f       	add	r24, r25
     af4:	80 93 f3 00 	sts	0x00F3, r24
     af8:	82 81       	ldd	r24, Z+2	; 0x02
     afa:	82 95       	swap	r24
     afc:	88 0f       	add	r24, r24
     afe:	80 7e       	andi	r24, 0xE0	; 224
     b00:	80 93 f2 00 	sts	0x00F2, r24
     b04:	ef ee       	ldi	r30, 0xEF	; 239
     b06:	f0 e0       	ldi	r31, 0x00	; 0
     b08:	80 81       	ld	r24, Z
     b0a:	8f 7e       	andi	r24, 0xEF	; 239
     b0c:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     b0e:	f8 01       	movw	r30, r16
     b10:	86 81       	ldd	r24, Z+6	; 0x06
     b12:	88 23       	and	r24, r24
     b14:	79 f0       	breq	.+30     	; 0xb34 <can_cmd+0x188>
     b16:	80 e0       	ldi	r24, 0x00	; 0
     b18:	2a ef       	ldi	r18, 0xFA	; 250
     b1a:	30 e0       	ldi	r19, 0x00	; 0
     b1c:	f8 01       	movw	r30, r16
     b1e:	a7 81       	ldd	r26, Z+7	; 0x07
     b20:	b0 85       	ldd	r27, Z+8	; 0x08
     b22:	a8 0f       	add	r26, r24
     b24:	b1 1d       	adc	r27, r1
     b26:	9c 91       	ld	r25, X
     b28:	d9 01       	movw	r26, r18
     b2a:	9c 93       	st	X, r25
     b2c:	8f 5f       	subi	r24, 0xFF	; 255
     b2e:	96 81       	ldd	r25, Z+6	; 0x06
     b30:	89 17       	cp	r24, r25
     b32:	a0 f3       	brcs	.-24     	; 0xb1c <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     b34:	f8 01       	movw	r30, r16
     b36:	86 85       	ldd	r24, Z+14	; 0x0e
     b38:	88 23       	and	r24, r24
     b3a:	31 f0       	breq	.+12     	; 0xb48 <can_cmd+0x19c>
     b3c:	e0 ef       	ldi	r30, 0xF0	; 240
     b3e:	f0 e0       	ldi	r31, 0x00	; 0
     b40:	80 81       	ld	r24, Z
     b42:	84 60       	ori	r24, 0x04	; 4
     b44:	80 83       	st	Z, r24
     b46:	05 c0       	rjmp	.+10     	; 0xb52 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     b48:	e0 ef       	ldi	r30, 0xF0	; 240
     b4a:	f0 e0       	ldi	r31, 0x00	; 0
     b4c:	80 81       	ld	r24, Z
     b4e:	8b 7f       	andi	r24, 0xFB	; 251
     b50:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     b52:	ef ee       	ldi	r30, 0xEF	; 239
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	90 81       	ld	r25, Z
     b58:	d8 01       	movw	r26, r16
     b5a:	16 96       	adiw	r26, 0x06	; 6
     b5c:	8c 91       	ld	r24, X
     b5e:	16 97       	sbiw	r26, 0x06	; 6
     b60:	89 2b       	or	r24, r25
     b62:	80 83       	st	Z, r24
          Can_config_tx();
     b64:	80 81       	ld	r24, Z
     b66:	8f 73       	andi	r24, 0x3F	; 63
     b68:	80 83       	st	Z, r24
     b6a:	80 81       	ld	r24, Z
     b6c:	80 64       	ori	r24, 0x40	; 64
     b6e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     b70:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     b72:	ed c4       	rjmp	.+2522   	; 0x154e <__stack+0x44f>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b74:	f8 01       	movw	r30, r16
     b76:	87 85       	ldd	r24, Z+15	; 0x0f
     b78:	88 23       	and	r24, r24
     b7a:	69 f1       	breq	.+90     	; 0xbd6 <can_cmd+0x22a>
     b7c:	94 81       	ldd	r25, Z+4	; 0x04
     b7e:	92 95       	swap	r25
     b80:	96 95       	lsr	r25
     b82:	97 70       	andi	r25, 0x07	; 7
     b84:	85 81       	ldd	r24, Z+5	; 0x05
     b86:	88 0f       	add	r24, r24
     b88:	88 0f       	add	r24, r24
     b8a:	88 0f       	add	r24, r24
     b8c:	89 0f       	add	r24, r25
     b8e:	80 93 f3 00 	sts	0x00F3, r24
     b92:	93 81       	ldd	r25, Z+3	; 0x03
     b94:	92 95       	swap	r25
     b96:	96 95       	lsr	r25
     b98:	97 70       	andi	r25, 0x07	; 7
     b9a:	84 81       	ldd	r24, Z+4	; 0x04
     b9c:	88 0f       	add	r24, r24
     b9e:	88 0f       	add	r24, r24
     ba0:	88 0f       	add	r24, r24
     ba2:	89 0f       	add	r24, r25
     ba4:	80 93 f2 00 	sts	0x00F2, r24
     ba8:	92 81       	ldd	r25, Z+2	; 0x02
     baa:	92 95       	swap	r25
     bac:	96 95       	lsr	r25
     bae:	97 70       	andi	r25, 0x07	; 7
     bb0:	83 81       	ldd	r24, Z+3	; 0x03
     bb2:	88 0f       	add	r24, r24
     bb4:	88 0f       	add	r24, r24
     bb6:	88 0f       	add	r24, r24
     bb8:	89 0f       	add	r24, r25
     bba:	80 93 f1 00 	sts	0x00F1, r24
     bbe:	82 81       	ldd	r24, Z+2	; 0x02
     bc0:	88 0f       	add	r24, r24
     bc2:	88 0f       	add	r24, r24
     bc4:	88 0f       	add	r24, r24
     bc6:	80 93 f0 00 	sts	0x00F0, r24
     bca:	ef ee       	ldi	r30, 0xEF	; 239
     bcc:	f0 e0       	ldi	r31, 0x00	; 0
     bce:	80 81       	ld	r24, Z
     bd0:	80 61       	ori	r24, 0x10	; 16
     bd2:	80 83       	st	Z, r24
     bd4:	16 c0       	rjmp	.+44     	; 0xc02 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     bd6:	92 81       	ldd	r25, Z+2	; 0x02
     bd8:	96 95       	lsr	r25
     bda:	96 95       	lsr	r25
     bdc:	96 95       	lsr	r25
     bde:	83 81       	ldd	r24, Z+3	; 0x03
     be0:	82 95       	swap	r24
     be2:	88 0f       	add	r24, r24
     be4:	80 7e       	andi	r24, 0xE0	; 224
     be6:	89 0f       	add	r24, r25
     be8:	80 93 f3 00 	sts	0x00F3, r24
     bec:	82 81       	ldd	r24, Z+2	; 0x02
     bee:	82 95       	swap	r24
     bf0:	88 0f       	add	r24, r24
     bf2:	80 7e       	andi	r24, 0xE0	; 224
     bf4:	80 93 f2 00 	sts	0x00F2, r24
     bf8:	ef ee       	ldi	r30, 0xEF	; 239
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	80 81       	ld	r24, Z
     bfe:	8f 7e       	andi	r24, 0xEF	; 239
     c00:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     c02:	f8 01       	movw	r30, r16
     c04:	86 81       	ldd	r24, Z+6	; 0x06
     c06:	88 23       	and	r24, r24
     c08:	79 f0       	breq	.+30     	; 0xc28 <can_cmd+0x27c>
     c0a:	80 e0       	ldi	r24, 0x00	; 0
     c0c:	2a ef       	ldi	r18, 0xFA	; 250
     c0e:	30 e0       	ldi	r19, 0x00	; 0
     c10:	f8 01       	movw	r30, r16
     c12:	a7 81       	ldd	r26, Z+7	; 0x07
     c14:	b0 85       	ldd	r27, Z+8	; 0x08
     c16:	a8 0f       	add	r26, r24
     c18:	b1 1d       	adc	r27, r1
     c1a:	9c 91       	ld	r25, X
     c1c:	d9 01       	movw	r26, r18
     c1e:	9c 93       	st	X, r25
     c20:	8f 5f       	subi	r24, 0xFF	; 255
     c22:	96 81       	ldd	r25, Z+6	; 0x06
     c24:	89 17       	cp	r24, r25
     c26:	a0 f3       	brcs	.-24     	; 0xc10 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     c28:	f8 01       	movw	r30, r16
     c2a:	16 86       	std	Z+14, r1	; 0x0e
     c2c:	e0 ef       	ldi	r30, 0xF0	; 240
     c2e:	f0 e0       	ldi	r31, 0x00	; 0
     c30:	80 81       	ld	r24, Z
     c32:	8b 7f       	andi	r24, 0xFB	; 251
     c34:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     c36:	ef ee       	ldi	r30, 0xEF	; 239
     c38:	f0 e0       	ldi	r31, 0x00	; 0
     c3a:	90 81       	ld	r25, Z
     c3c:	d8 01       	movw	r26, r16
     c3e:	16 96       	adiw	r26, 0x06	; 6
     c40:	8c 91       	ld	r24, X
     c42:	16 97       	sbiw	r26, 0x06	; 6
     c44:	89 2b       	or	r24, r25
     c46:	80 83       	st	Z, r24
          Can_config_tx();
     c48:	80 81       	ld	r24, Z
     c4a:	8f 73       	andi	r24, 0x3F	; 63
     c4c:	80 83       	st	Z, r24
     c4e:	80 81       	ld	r24, Z
     c50:	80 64       	ori	r24, 0x40	; 64
     c52:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c54:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     c56:	7b c4       	rjmp	.+2294   	; 0x154e <__stack+0x44f>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c58:	f8 01       	movw	r30, r16
     c5a:	87 85       	ldd	r24, Z+15	; 0x0f
     c5c:	88 23       	and	r24, r24
     c5e:	69 f1       	breq	.+90     	; 0xcba <can_cmd+0x30e>
     c60:	94 81       	ldd	r25, Z+4	; 0x04
     c62:	92 95       	swap	r25
     c64:	96 95       	lsr	r25
     c66:	97 70       	andi	r25, 0x07	; 7
     c68:	85 81       	ldd	r24, Z+5	; 0x05
     c6a:	88 0f       	add	r24, r24
     c6c:	88 0f       	add	r24, r24
     c6e:	88 0f       	add	r24, r24
     c70:	89 0f       	add	r24, r25
     c72:	80 93 f3 00 	sts	0x00F3, r24
     c76:	93 81       	ldd	r25, Z+3	; 0x03
     c78:	92 95       	swap	r25
     c7a:	96 95       	lsr	r25
     c7c:	97 70       	andi	r25, 0x07	; 7
     c7e:	84 81       	ldd	r24, Z+4	; 0x04
     c80:	88 0f       	add	r24, r24
     c82:	88 0f       	add	r24, r24
     c84:	88 0f       	add	r24, r24
     c86:	89 0f       	add	r24, r25
     c88:	80 93 f2 00 	sts	0x00F2, r24
     c8c:	92 81       	ldd	r25, Z+2	; 0x02
     c8e:	92 95       	swap	r25
     c90:	96 95       	lsr	r25
     c92:	97 70       	andi	r25, 0x07	; 7
     c94:	83 81       	ldd	r24, Z+3	; 0x03
     c96:	88 0f       	add	r24, r24
     c98:	88 0f       	add	r24, r24
     c9a:	88 0f       	add	r24, r24
     c9c:	89 0f       	add	r24, r25
     c9e:	80 93 f1 00 	sts	0x00F1, r24
     ca2:	82 81       	ldd	r24, Z+2	; 0x02
     ca4:	88 0f       	add	r24, r24
     ca6:	88 0f       	add	r24, r24
     ca8:	88 0f       	add	r24, r24
     caa:	80 93 f0 00 	sts	0x00F0, r24
     cae:	ef ee       	ldi	r30, 0xEF	; 239
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
     cb4:	80 61       	ori	r24, 0x10	; 16
     cb6:	80 83       	st	Z, r24
     cb8:	16 c0       	rjmp	.+44     	; 0xce6 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     cba:	92 81       	ldd	r25, Z+2	; 0x02
     cbc:	96 95       	lsr	r25
     cbe:	96 95       	lsr	r25
     cc0:	96 95       	lsr	r25
     cc2:	83 81       	ldd	r24, Z+3	; 0x03
     cc4:	82 95       	swap	r24
     cc6:	88 0f       	add	r24, r24
     cc8:	80 7e       	andi	r24, 0xE0	; 224
     cca:	89 0f       	add	r24, r25
     ccc:	80 93 f3 00 	sts	0x00F3, r24
     cd0:	82 81       	ldd	r24, Z+2	; 0x02
     cd2:	82 95       	swap	r24
     cd4:	88 0f       	add	r24, r24
     cd6:	80 7e       	andi	r24, 0xE0	; 224
     cd8:	80 93 f2 00 	sts	0x00F2, r24
     cdc:	ef ee       	ldi	r30, 0xEF	; 239
     cde:	f0 e0       	ldi	r31, 0x00	; 0
     ce0:	80 81       	ld	r24, Z
     ce2:	8f 7e       	andi	r24, 0xEF	; 239
     ce4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     ce6:	81 e0       	ldi	r24, 0x01	; 1
     ce8:	f8 01       	movw	r30, r16
     cea:	86 87       	std	Z+14, r24	; 0x0e
     cec:	e0 ef       	ldi	r30, 0xF0	; 240
     cee:	f0 e0       	ldi	r31, 0x00	; 0
     cf0:	80 81       	ld	r24, Z
     cf2:	84 60       	ori	r24, 0x04	; 4
     cf4:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     cf6:	ef ee       	ldi	r30, 0xEF	; 239
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	90 81       	ld	r25, Z
     cfc:	d8 01       	movw	r26, r16
     cfe:	16 96       	adiw	r26, 0x06	; 6
     d00:	8c 91       	ld	r24, X
     d02:	16 97       	sbiw	r26, 0x06	; 6
     d04:	89 2b       	or	r24, r25
     d06:	80 83       	st	Z, r24
          Can_config_tx();
     d08:	80 81       	ld	r24, Z
     d0a:	8f 73       	andi	r24, 0x3F	; 63
     d0c:	80 83       	st	Z, r24
     d0e:	80 81       	ld	r24, Z
     d10:	80 64       	ori	r24, 0x40	; 64
     d12:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d14:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d16:	1b c4       	rjmp	.+2102   	; 0x154e <__stack+0x44f>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     d18:	8f ef       	ldi	r24, 0xFF	; 255
     d1a:	9f ef       	ldi	r25, 0xFF	; 255
     d1c:	dc 01       	movw	r26, r24
     d1e:	89 83       	std	Y+1, r24	; 0x01
     d20:	9a 83       	std	Y+2, r25	; 0x02
     d22:	ab 83       	std	Y+3, r26	; 0x03
     d24:	bc 83       	std	Y+4, r27	; 0x04
     d26:	9b 81       	ldd	r25, Y+3	; 0x03
     d28:	92 95       	swap	r25
     d2a:	96 95       	lsr	r25
     d2c:	97 70       	andi	r25, 0x07	; 7
     d2e:	8c 81       	ldd	r24, Y+4	; 0x04
     d30:	88 0f       	add	r24, r24
     d32:	88 0f       	add	r24, r24
     d34:	88 0f       	add	r24, r24
     d36:	89 0f       	add	r24, r25
     d38:	80 93 f7 00 	sts	0x00F7, r24
     d3c:	9a 81       	ldd	r25, Y+2	; 0x02
     d3e:	92 95       	swap	r25
     d40:	96 95       	lsr	r25
     d42:	97 70       	andi	r25, 0x07	; 7
     d44:	8b 81       	ldd	r24, Y+3	; 0x03
     d46:	88 0f       	add	r24, r24
     d48:	88 0f       	add	r24, r24
     d4a:	88 0f       	add	r24, r24
     d4c:	89 0f       	add	r24, r25
     d4e:	80 93 f6 00 	sts	0x00F6, r24
     d52:	99 81       	ldd	r25, Y+1	; 0x01
     d54:	92 95       	swap	r25
     d56:	96 95       	lsr	r25
     d58:	97 70       	andi	r25, 0x07	; 7
     d5a:	8a 81       	ldd	r24, Y+2	; 0x02
     d5c:	88 0f       	add	r24, r24
     d5e:	88 0f       	add	r24, r24
     d60:	88 0f       	add	r24, r24
     d62:	89 0f       	add	r24, r25
     d64:	80 93 f5 00 	sts	0x00F5, r24
     d68:	89 81       	ldd	r24, Y+1	; 0x01
     d6a:	88 0f       	add	r24, r24
     d6c:	88 0f       	add	r24, r24
     d6e:	88 0f       	add	r24, r24
     d70:	24 ef       	ldi	r18, 0xF4	; 244
     d72:	30 e0       	ldi	r19, 0x00	; 0
     d74:	f9 01       	movw	r30, r18
     d76:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     d78:	ef ee       	ldi	r30, 0xEF	; 239
     d7a:	f0 e0       	ldi	r31, 0x00	; 0
     d7c:	90 81       	ld	r25, Z
     d7e:	d8 01       	movw	r26, r16
     d80:	16 96       	adiw	r26, 0x06	; 6
     d82:	8c 91       	ld	r24, X
     d84:	89 2b       	or	r24, r25
     d86:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     d88:	d9 01       	movw	r26, r18
     d8a:	8c 91       	ld	r24, X
     d8c:	8b 7f       	andi	r24, 0xFB	; 251
     d8e:	8c 93       	st	X, r24
          Can_clear_idemsk();
     d90:	8c 91       	ld	r24, X
     d92:	8e 7f       	andi	r24, 0xFE	; 254
     d94:	8c 93       	st	X, r24
          Can_config_rx();       
     d96:	80 81       	ld	r24, Z
     d98:	8f 73       	andi	r24, 0x3F	; 63
     d9a:	80 83       	st	Z, r24
     d9c:	80 81       	ld	r24, Z
     d9e:	80 68       	ori	r24, 0x80	; 128
     da0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     da2:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     da4:	d4 c3       	rjmp	.+1960   	; 0x154e <__stack+0x44f>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     da6:	f8 01       	movw	r30, r16
     da8:	87 85       	ldd	r24, Z+15	; 0x0f
     daa:	88 23       	and	r24, r24
     dac:	69 f1       	breq	.+90     	; 0xe08 <can_cmd+0x45c>
     dae:	94 81       	ldd	r25, Z+4	; 0x04
     db0:	92 95       	swap	r25
     db2:	96 95       	lsr	r25
     db4:	97 70       	andi	r25, 0x07	; 7
     db6:	85 81       	ldd	r24, Z+5	; 0x05
     db8:	88 0f       	add	r24, r24
     dba:	88 0f       	add	r24, r24
     dbc:	88 0f       	add	r24, r24
     dbe:	89 0f       	add	r24, r25
     dc0:	80 93 f3 00 	sts	0x00F3, r24
     dc4:	93 81       	ldd	r25, Z+3	; 0x03
     dc6:	92 95       	swap	r25
     dc8:	96 95       	lsr	r25
     dca:	97 70       	andi	r25, 0x07	; 7
     dcc:	84 81       	ldd	r24, Z+4	; 0x04
     dce:	88 0f       	add	r24, r24
     dd0:	88 0f       	add	r24, r24
     dd2:	88 0f       	add	r24, r24
     dd4:	89 0f       	add	r24, r25
     dd6:	80 93 f2 00 	sts	0x00F2, r24
     dda:	92 81       	ldd	r25, Z+2	; 0x02
     ddc:	92 95       	swap	r25
     dde:	96 95       	lsr	r25
     de0:	97 70       	andi	r25, 0x07	; 7
     de2:	83 81       	ldd	r24, Z+3	; 0x03
     de4:	88 0f       	add	r24, r24
     de6:	88 0f       	add	r24, r24
     de8:	88 0f       	add	r24, r24
     dea:	89 0f       	add	r24, r25
     dec:	80 93 f1 00 	sts	0x00F1, r24
     df0:	82 81       	ldd	r24, Z+2	; 0x02
     df2:	88 0f       	add	r24, r24
     df4:	88 0f       	add	r24, r24
     df6:	88 0f       	add	r24, r24
     df8:	80 93 f0 00 	sts	0x00F0, r24
     dfc:	ef ee       	ldi	r30, 0xEF	; 239
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	80 61       	ori	r24, 0x10	; 16
     e04:	80 83       	st	Z, r24
     e06:	16 c0       	rjmp	.+44     	; 0xe34 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     e08:	92 81       	ldd	r25, Z+2	; 0x02
     e0a:	96 95       	lsr	r25
     e0c:	96 95       	lsr	r25
     e0e:	96 95       	lsr	r25
     e10:	83 81       	ldd	r24, Z+3	; 0x03
     e12:	82 95       	swap	r24
     e14:	88 0f       	add	r24, r24
     e16:	80 7e       	andi	r24, 0xE0	; 224
     e18:	89 0f       	add	r24, r25
     e1a:	80 93 f3 00 	sts	0x00F3, r24
     e1e:	82 81       	ldd	r24, Z+2	; 0x02
     e20:	82 95       	swap	r24
     e22:	88 0f       	add	r24, r24
     e24:	80 7e       	andi	r24, 0xE0	; 224
     e26:	80 93 f2 00 	sts	0x00F2, r24
     e2a:	ef ee       	ldi	r30, 0xEF	; 239
     e2c:	f0 e0       	ldi	r31, 0x00	; 0
     e2e:	80 81       	ld	r24, Z
     e30:	8f 7e       	andi	r24, 0xEF	; 239
     e32:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     e34:	8f ef       	ldi	r24, 0xFF	; 255
     e36:	9f ef       	ldi	r25, 0xFF	; 255
     e38:	dc 01       	movw	r26, r24
     e3a:	89 83       	std	Y+1, r24	; 0x01
     e3c:	9a 83       	std	Y+2, r25	; 0x02
     e3e:	ab 83       	std	Y+3, r26	; 0x03
     e40:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     e42:	9b 81       	ldd	r25, Y+3	; 0x03
     e44:	92 95       	swap	r25
     e46:	96 95       	lsr	r25
     e48:	97 70       	andi	r25, 0x07	; 7
     e4a:	8c 81       	ldd	r24, Y+4	; 0x04
     e4c:	88 0f       	add	r24, r24
     e4e:	88 0f       	add	r24, r24
     e50:	88 0f       	add	r24, r24
     e52:	89 0f       	add	r24, r25
     e54:	80 93 f7 00 	sts	0x00F7, r24
     e58:	9a 81       	ldd	r25, Y+2	; 0x02
     e5a:	92 95       	swap	r25
     e5c:	96 95       	lsr	r25
     e5e:	97 70       	andi	r25, 0x07	; 7
     e60:	8b 81       	ldd	r24, Y+3	; 0x03
     e62:	88 0f       	add	r24, r24
     e64:	88 0f       	add	r24, r24
     e66:	88 0f       	add	r24, r24
     e68:	89 0f       	add	r24, r25
     e6a:	80 93 f6 00 	sts	0x00F6, r24
     e6e:	99 81       	ldd	r25, Y+1	; 0x01
     e70:	92 95       	swap	r25
     e72:	96 95       	lsr	r25
     e74:	97 70       	andi	r25, 0x07	; 7
     e76:	8a 81       	ldd	r24, Y+2	; 0x02
     e78:	88 0f       	add	r24, r24
     e7a:	88 0f       	add	r24, r24
     e7c:	88 0f       	add	r24, r24
     e7e:	89 0f       	add	r24, r25
     e80:	80 93 f5 00 	sts	0x00F5, r24
     e84:	89 81       	ldd	r24, Y+1	; 0x01
     e86:	88 0f       	add	r24, r24
     e88:	88 0f       	add	r24, r24
     e8a:	88 0f       	add	r24, r24
     e8c:	44 ef       	ldi	r20, 0xF4	; 244
     e8e:	50 e0       	ldi	r21, 0x00	; 0
     e90:	fa 01       	movw	r30, r20
     e92:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
     e94:	ef ee       	ldi	r30, 0xEF	; 239
     e96:	f0 e0       	ldi	r31, 0x00	; 0
     e98:	90 81       	ld	r25, Z
     e9a:	d8 01       	movw	r26, r16
     e9c:	16 96       	adiw	r26, 0x06	; 6
     e9e:	8c 91       	ld	r24, X
     ea0:	16 97       	sbiw	r26, 0x06	; 6
     ea2:	89 2b       	or	r24, r25
     ea4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     ea6:	1e 96       	adiw	r26, 0x0e	; 14
     ea8:	1c 92       	st	X, r1
     eaa:	da 01       	movw	r26, r20
     eac:	8c 91       	ld	r24, X
     eae:	84 60       	ori	r24, 0x04	; 4
     eb0:	8c 93       	st	X, r24
     eb2:	80 ef       	ldi	r24, 0xF0	; 240
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	dc 01       	movw	r26, r24
     eb8:	2c 91       	ld	r18, X
     eba:	2b 7f       	andi	r18, 0xFB	; 251
     ebc:	2c 93       	st	X, r18
          Can_set_idemsk();
     ebe:	da 01       	movw	r26, r20
     ec0:	8c 91       	ld	r24, X
     ec2:	81 60       	ori	r24, 0x01	; 1
     ec4:	8c 93       	st	X, r24
          Can_config_rx()    
     ec6:	80 81       	ld	r24, Z
     ec8:	8f 73       	andi	r24, 0x3F	; 63
     eca:	80 83       	st	Z, r24
     ecc:	80 81       	ld	r24, Z
     ece:	80 68       	ori	r24, 0x80	; 128
     ed0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     ed2:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
     ed4:	3c c3       	rjmp	.+1656   	; 0x154e <__stack+0x44f>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     ed6:	8f ef       	ldi	r24, 0xFF	; 255
     ed8:	9f ef       	ldi	r25, 0xFF	; 255
     eda:	dc 01       	movw	r26, r24
     edc:	89 83       	std	Y+1, r24	; 0x01
     ede:	9a 83       	std	Y+2, r25	; 0x02
     ee0:	ab 83       	std	Y+3, r26	; 0x03
     ee2:	bc 83       	std	Y+4, r27	; 0x04
     ee4:	9b 81       	ldd	r25, Y+3	; 0x03
     ee6:	92 95       	swap	r25
     ee8:	96 95       	lsr	r25
     eea:	97 70       	andi	r25, 0x07	; 7
     eec:	8c 81       	ldd	r24, Y+4	; 0x04
     eee:	88 0f       	add	r24, r24
     ef0:	88 0f       	add	r24, r24
     ef2:	88 0f       	add	r24, r24
     ef4:	89 0f       	add	r24, r25
     ef6:	80 93 f7 00 	sts	0x00F7, r24
     efa:	9a 81       	ldd	r25, Y+2	; 0x02
     efc:	92 95       	swap	r25
     efe:	96 95       	lsr	r25
     f00:	97 70       	andi	r25, 0x07	; 7
     f02:	8b 81       	ldd	r24, Y+3	; 0x03
     f04:	88 0f       	add	r24, r24
     f06:	88 0f       	add	r24, r24
     f08:	88 0f       	add	r24, r24
     f0a:	89 0f       	add	r24, r25
     f0c:	80 93 f6 00 	sts	0x00F6, r24
     f10:	99 81       	ldd	r25, Y+1	; 0x01
     f12:	92 95       	swap	r25
     f14:	96 95       	lsr	r25
     f16:	97 70       	andi	r25, 0x07	; 7
     f18:	8a 81       	ldd	r24, Y+2	; 0x02
     f1a:	88 0f       	add	r24, r24
     f1c:	88 0f       	add	r24, r24
     f1e:	88 0f       	add	r24, r24
     f20:	89 0f       	add	r24, r25
     f22:	80 93 f5 00 	sts	0x00F5, r24
     f26:	89 81       	ldd	r24, Y+1	; 0x01
     f28:	88 0f       	add	r24, r24
     f2a:	88 0f       	add	r24, r24
     f2c:	88 0f       	add	r24, r24
     f2e:	44 ef       	ldi	r20, 0xF4	; 244
     f30:	50 e0       	ldi	r21, 0x00	; 0
     f32:	fa 01       	movw	r30, r20
     f34:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
     f36:	ef ee       	ldi	r30, 0xEF	; 239
     f38:	f0 e0       	ldi	r31, 0x00	; 0
     f3a:	90 81       	ld	r25, Z
     f3c:	d8 01       	movw	r26, r16
     f3e:	16 96       	adiw	r26, 0x06	; 6
     f40:	8c 91       	ld	r24, X
     f42:	16 97       	sbiw	r26, 0x06	; 6
     f44:	89 2b       	or	r24, r25
     f46:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
     f48:	81 e0       	ldi	r24, 0x01	; 1
     f4a:	1e 96       	adiw	r26, 0x0e	; 14
     f4c:	8c 93       	st	X, r24
     f4e:	da 01       	movw	r26, r20
     f50:	8c 91       	ld	r24, X
     f52:	84 60       	ori	r24, 0x04	; 4
     f54:	8c 93       	st	X, r24
     f56:	80 ef       	ldi	r24, 0xF0	; 240
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	dc 01       	movw	r26, r24
     f5c:	2c 91       	ld	r18, X
     f5e:	24 60       	ori	r18, 0x04	; 4
     f60:	2c 93       	st	X, r18
          Can_clear_rplv();
     f62:	80 81       	ld	r24, Z
     f64:	8f 7d       	andi	r24, 0xDF	; 223
     f66:	80 83       	st	Z, r24
          Can_clear_idemsk();
     f68:	da 01       	movw	r26, r20
     f6a:	8c 91       	ld	r24, X
     f6c:	8e 7f       	andi	r24, 0xFE	; 254
     f6e:	8c 93       	st	X, r24
          Can_config_rx();       
     f70:	80 81       	ld	r24, Z
     f72:	8f 73       	andi	r24, 0x3F	; 63
     f74:	80 83       	st	Z, r24
     f76:	80 81       	ld	r24, Z
     f78:	80 68       	ori	r24, 0x80	; 128
     f7a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f7c:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     f7e:	e7 c2       	rjmp	.+1486   	; 0x154e <__stack+0x44f>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     f80:	f8 01       	movw	r30, r16
     f82:	87 85       	ldd	r24, Z+15	; 0x0f
     f84:	88 23       	and	r24, r24
     f86:	69 f1       	breq	.+90     	; 0xfe2 <can_cmd+0x636>
     f88:	94 81       	ldd	r25, Z+4	; 0x04
     f8a:	92 95       	swap	r25
     f8c:	96 95       	lsr	r25
     f8e:	97 70       	andi	r25, 0x07	; 7
     f90:	85 81       	ldd	r24, Z+5	; 0x05
     f92:	88 0f       	add	r24, r24
     f94:	88 0f       	add	r24, r24
     f96:	88 0f       	add	r24, r24
     f98:	89 0f       	add	r24, r25
     f9a:	80 93 f3 00 	sts	0x00F3, r24
     f9e:	93 81       	ldd	r25, Z+3	; 0x03
     fa0:	92 95       	swap	r25
     fa2:	96 95       	lsr	r25
     fa4:	97 70       	andi	r25, 0x07	; 7
     fa6:	84 81       	ldd	r24, Z+4	; 0x04
     fa8:	88 0f       	add	r24, r24
     faa:	88 0f       	add	r24, r24
     fac:	88 0f       	add	r24, r24
     fae:	89 0f       	add	r24, r25
     fb0:	80 93 f2 00 	sts	0x00F2, r24
     fb4:	92 81       	ldd	r25, Z+2	; 0x02
     fb6:	92 95       	swap	r25
     fb8:	96 95       	lsr	r25
     fba:	97 70       	andi	r25, 0x07	; 7
     fbc:	83 81       	ldd	r24, Z+3	; 0x03
     fbe:	88 0f       	add	r24, r24
     fc0:	88 0f       	add	r24, r24
     fc2:	88 0f       	add	r24, r24
     fc4:	89 0f       	add	r24, r25
     fc6:	80 93 f1 00 	sts	0x00F1, r24
     fca:	82 81       	ldd	r24, Z+2	; 0x02
     fcc:	88 0f       	add	r24, r24
     fce:	88 0f       	add	r24, r24
     fd0:	88 0f       	add	r24, r24
     fd2:	80 93 f0 00 	sts	0x00F0, r24
     fd6:	ef ee       	ldi	r30, 0xEF	; 239
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	80 81       	ld	r24, Z
     fdc:	80 61       	ori	r24, 0x10	; 16
     fde:	80 83       	st	Z, r24
     fe0:	16 c0       	rjmp	.+44     	; 0x100e <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
     fe2:	92 81       	ldd	r25, Z+2	; 0x02
     fe4:	96 95       	lsr	r25
     fe6:	96 95       	lsr	r25
     fe8:	96 95       	lsr	r25
     fea:	83 81       	ldd	r24, Z+3	; 0x03
     fec:	82 95       	swap	r24
     fee:	88 0f       	add	r24, r24
     ff0:	80 7e       	andi	r24, 0xE0	; 224
     ff2:	89 0f       	add	r24, r25
     ff4:	80 93 f3 00 	sts	0x00F3, r24
     ff8:	82 81       	ldd	r24, Z+2	; 0x02
     ffa:	82 95       	swap	r24
     ffc:	88 0f       	add	r24, r24
     ffe:	80 7e       	andi	r24, 0xE0	; 224
    1000:	80 93 f2 00 	sts	0x00F2, r24
    1004:	ef ee       	ldi	r30, 0xEF	; 239
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	80 81       	ld	r24, Z
    100a:	8f 7e       	andi	r24, 0xEF	; 239
    100c:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    100e:	c8 01       	movw	r24, r16
    1010:	0e 94 9d 04 	call	0x93a	; 0x93a <get_idmask>
    1014:	dc 01       	movw	r26, r24
    1016:	cb 01       	movw	r24, r22
    1018:	89 83       	std	Y+1, r24	; 0x01
    101a:	9a 83       	std	Y+2, r25	; 0x02
    101c:	ab 83       	std	Y+3, r26	; 0x03
    101e:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1020:	9b 81       	ldd	r25, Y+3	; 0x03
    1022:	92 95       	swap	r25
    1024:	96 95       	lsr	r25
    1026:	97 70       	andi	r25, 0x07	; 7
    1028:	8c 81       	ldd	r24, Y+4	; 0x04
    102a:	88 0f       	add	r24, r24
    102c:	88 0f       	add	r24, r24
    102e:	88 0f       	add	r24, r24
    1030:	89 0f       	add	r24, r25
    1032:	80 93 f7 00 	sts	0x00F7, r24
    1036:	9a 81       	ldd	r25, Y+2	; 0x02
    1038:	92 95       	swap	r25
    103a:	96 95       	lsr	r25
    103c:	97 70       	andi	r25, 0x07	; 7
    103e:	8b 81       	ldd	r24, Y+3	; 0x03
    1040:	88 0f       	add	r24, r24
    1042:	88 0f       	add	r24, r24
    1044:	88 0f       	add	r24, r24
    1046:	89 0f       	add	r24, r25
    1048:	80 93 f6 00 	sts	0x00F6, r24
    104c:	99 81       	ldd	r25, Y+1	; 0x01
    104e:	92 95       	swap	r25
    1050:	96 95       	lsr	r25
    1052:	97 70       	andi	r25, 0x07	; 7
    1054:	8a 81       	ldd	r24, Y+2	; 0x02
    1056:	88 0f       	add	r24, r24
    1058:	88 0f       	add	r24, r24
    105a:	88 0f       	add	r24, r24
    105c:	89 0f       	add	r24, r25
    105e:	80 93 f5 00 	sts	0x00F5, r24
    1062:	89 81       	ldd	r24, Y+1	; 0x01
    1064:	88 0f       	add	r24, r24
    1066:	88 0f       	add	r24, r24
    1068:	88 0f       	add	r24, r24
    106a:	24 ef       	ldi	r18, 0xF4	; 244
    106c:	30 e0       	ldi	r19, 0x00	; 0
    106e:	f9 01       	movw	r30, r18
    1070:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1072:	ef ee       	ldi	r30, 0xEF	; 239
    1074:	f0 e0       	ldi	r31, 0x00	; 0
    1076:	90 81       	ld	r25, Z
    1078:	d8 01       	movw	r26, r16
    107a:	16 96       	adiw	r26, 0x06	; 6
    107c:	8c 91       	ld	r24, X
    107e:	89 2b       	or	r24, r25
    1080:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1082:	d9 01       	movw	r26, r18
    1084:	8c 91       	ld	r24, X
    1086:	8b 7f       	andi	r24, 0xFB	; 251
    1088:	8c 93       	st	X, r24
          Can_set_idemsk();
    108a:	8c 91       	ld	r24, X
    108c:	81 60       	ori	r24, 0x01	; 1
    108e:	8c 93       	st	X, r24
          Can_config_rx();       
    1090:	80 81       	ld	r24, Z
    1092:	8f 73       	andi	r24, 0x3F	; 63
    1094:	80 83       	st	Z, r24
    1096:	80 81       	ld	r24, Z
    1098:	80 68       	ori	r24, 0x80	; 128
    109a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    109c:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    109e:	57 c2       	rjmp	.+1198   	; 0x154e <__stack+0x44f>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    10a0:	f8 01       	movw	r30, r16
    10a2:	87 85       	ldd	r24, Z+15	; 0x0f
    10a4:	88 23       	and	r24, r24
    10a6:	69 f1       	breq	.+90     	; 0x1102 <__stack+0x3>
    10a8:	94 81       	ldd	r25, Z+4	; 0x04
    10aa:	92 95       	swap	r25
    10ac:	96 95       	lsr	r25
    10ae:	97 70       	andi	r25, 0x07	; 7
    10b0:	85 81       	ldd	r24, Z+5	; 0x05
    10b2:	88 0f       	add	r24, r24
    10b4:	88 0f       	add	r24, r24
    10b6:	88 0f       	add	r24, r24
    10b8:	89 0f       	add	r24, r25
    10ba:	80 93 f3 00 	sts	0x00F3, r24
    10be:	93 81       	ldd	r25, Z+3	; 0x03
    10c0:	92 95       	swap	r25
    10c2:	96 95       	lsr	r25
    10c4:	97 70       	andi	r25, 0x07	; 7
    10c6:	84 81       	ldd	r24, Z+4	; 0x04
    10c8:	88 0f       	add	r24, r24
    10ca:	88 0f       	add	r24, r24
    10cc:	88 0f       	add	r24, r24
    10ce:	89 0f       	add	r24, r25
    10d0:	80 93 f2 00 	sts	0x00F2, r24
    10d4:	92 81       	ldd	r25, Z+2	; 0x02
    10d6:	92 95       	swap	r25
    10d8:	96 95       	lsr	r25
    10da:	97 70       	andi	r25, 0x07	; 7
    10dc:	83 81       	ldd	r24, Z+3	; 0x03
    10de:	88 0f       	add	r24, r24
    10e0:	88 0f       	add	r24, r24
    10e2:	88 0f       	add	r24, r24
    10e4:	89 0f       	add	r24, r25
    10e6:	80 93 f1 00 	sts	0x00F1, r24
    10ea:	82 81       	ldd	r24, Z+2	; 0x02
    10ec:	88 0f       	add	r24, r24
    10ee:	88 0f       	add	r24, r24
    10f0:	88 0f       	add	r24, r24
    10f2:	80 93 f0 00 	sts	0x00F0, r24
    10f6:	ef ee       	ldi	r30, 0xEF	; 239
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	80 61       	ori	r24, 0x10	; 16
    10fe:	80 83       	st	Z, r24
    1100:	16 c0       	rjmp	.+44     	; 0x112e <__stack+0x2f>
          else              { Can_set_std_id(cmd->id.std);}
    1102:	92 81       	ldd	r25, Z+2	; 0x02
    1104:	96 95       	lsr	r25
    1106:	96 95       	lsr	r25
    1108:	96 95       	lsr	r25
    110a:	83 81       	ldd	r24, Z+3	; 0x03
    110c:	82 95       	swap	r24
    110e:	88 0f       	add	r24, r24
    1110:	80 7e       	andi	r24, 0xE0	; 224
    1112:	89 0f       	add	r24, r25
    1114:	80 93 f3 00 	sts	0x00F3, r24
    1118:	82 81       	ldd	r24, Z+2	; 0x02
    111a:	82 95       	swap	r24
    111c:	88 0f       	add	r24, r24
    111e:	80 7e       	andi	r24, 0xE0	; 224
    1120:	80 93 f2 00 	sts	0x00F2, r24
    1124:	ef ee       	ldi	r30, 0xEF	; 239
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	80 81       	ld	r24, Z
    112a:	8f 7e       	andi	r24, 0xEF	; 239
    112c:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    112e:	c8 01       	movw	r24, r16
    1130:	0e 94 9d 04 	call	0x93a	; 0x93a <get_idmask>
    1134:	dc 01       	movw	r26, r24
    1136:	cb 01       	movw	r24, r22
    1138:	89 83       	std	Y+1, r24	; 0x01
    113a:	9a 83       	std	Y+2, r25	; 0x02
    113c:	ab 83       	std	Y+3, r26	; 0x03
    113e:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1140:	9b 81       	ldd	r25, Y+3	; 0x03
    1142:	92 95       	swap	r25
    1144:	96 95       	lsr	r25
    1146:	97 70       	andi	r25, 0x07	; 7
    1148:	8c 81       	ldd	r24, Y+4	; 0x04
    114a:	88 0f       	add	r24, r24
    114c:	88 0f       	add	r24, r24
    114e:	88 0f       	add	r24, r24
    1150:	89 0f       	add	r24, r25
    1152:	80 93 f7 00 	sts	0x00F7, r24
    1156:	9a 81       	ldd	r25, Y+2	; 0x02
    1158:	92 95       	swap	r25
    115a:	96 95       	lsr	r25
    115c:	97 70       	andi	r25, 0x07	; 7
    115e:	8b 81       	ldd	r24, Y+3	; 0x03
    1160:	88 0f       	add	r24, r24
    1162:	88 0f       	add	r24, r24
    1164:	88 0f       	add	r24, r24
    1166:	89 0f       	add	r24, r25
    1168:	80 93 f6 00 	sts	0x00F6, r24
    116c:	99 81       	ldd	r25, Y+1	; 0x01
    116e:	92 95       	swap	r25
    1170:	96 95       	lsr	r25
    1172:	97 70       	andi	r25, 0x07	; 7
    1174:	8a 81       	ldd	r24, Y+2	; 0x02
    1176:	88 0f       	add	r24, r24
    1178:	88 0f       	add	r24, r24
    117a:	88 0f       	add	r24, r24
    117c:	89 0f       	add	r24, r25
    117e:	80 93 f5 00 	sts	0x00F5, r24
    1182:	89 81       	ldd	r24, Y+1	; 0x01
    1184:	88 0f       	add	r24, r24
    1186:	88 0f       	add	r24, r24
    1188:	88 0f       	add	r24, r24
    118a:	44 ef       	ldi	r20, 0xF4	; 244
    118c:	50 e0       	ldi	r21, 0x00	; 0
    118e:	fa 01       	movw	r30, r20
    1190:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1192:	ef ee       	ldi	r30, 0xEF	; 239
    1194:	f0 e0       	ldi	r31, 0x00	; 0
    1196:	90 81       	ld	r25, Z
    1198:	d8 01       	movw	r26, r16
    119a:	16 96       	adiw	r26, 0x06	; 6
    119c:	8c 91       	ld	r24, X
    119e:	16 97       	sbiw	r26, 0x06	; 6
    11a0:	89 2b       	or	r24, r25
    11a2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    11a4:	1e 96       	adiw	r26, 0x0e	; 14
    11a6:	1c 92       	st	X, r1
    11a8:	da 01       	movw	r26, r20
    11aa:	8c 91       	ld	r24, X
    11ac:	84 60       	ori	r24, 0x04	; 4
    11ae:	8c 93       	st	X, r24
    11b0:	80 ef       	ldi	r24, 0xF0	; 240
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	dc 01       	movw	r26, r24
    11b6:	2c 91       	ld	r18, X
    11b8:	2b 7f       	andi	r18, 0xFB	; 251
    11ba:	2c 93       	st	X, r18
          Can_set_idemsk();
    11bc:	da 01       	movw	r26, r20
    11be:	8c 91       	ld	r24, X
    11c0:	81 60       	ori	r24, 0x01	; 1
    11c2:	8c 93       	st	X, r24
          Can_config_rx();       
    11c4:	80 81       	ld	r24, Z
    11c6:	8f 73       	andi	r24, 0x3F	; 63
    11c8:	80 83       	st	Z, r24
    11ca:	80 81       	ld	r24, Z
    11cc:	80 68       	ori	r24, 0x80	; 128
    11ce:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    11d0:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    11d2:	bd c1       	rjmp	.+890    	; 0x154e <__stack+0x44f>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    11d4:	f8 01       	movw	r30, r16
    11d6:	87 85       	ldd	r24, Z+15	; 0x0f
    11d8:	88 23       	and	r24, r24
    11da:	69 f1       	breq	.+90     	; 0x1236 <__stack+0x137>
    11dc:	94 81       	ldd	r25, Z+4	; 0x04
    11de:	92 95       	swap	r25
    11e0:	96 95       	lsr	r25
    11e2:	97 70       	andi	r25, 0x07	; 7
    11e4:	85 81       	ldd	r24, Z+5	; 0x05
    11e6:	88 0f       	add	r24, r24
    11e8:	88 0f       	add	r24, r24
    11ea:	88 0f       	add	r24, r24
    11ec:	89 0f       	add	r24, r25
    11ee:	80 93 f3 00 	sts	0x00F3, r24
    11f2:	93 81       	ldd	r25, Z+3	; 0x03
    11f4:	92 95       	swap	r25
    11f6:	96 95       	lsr	r25
    11f8:	97 70       	andi	r25, 0x07	; 7
    11fa:	84 81       	ldd	r24, Z+4	; 0x04
    11fc:	88 0f       	add	r24, r24
    11fe:	88 0f       	add	r24, r24
    1200:	88 0f       	add	r24, r24
    1202:	89 0f       	add	r24, r25
    1204:	80 93 f2 00 	sts	0x00F2, r24
    1208:	92 81       	ldd	r25, Z+2	; 0x02
    120a:	92 95       	swap	r25
    120c:	96 95       	lsr	r25
    120e:	97 70       	andi	r25, 0x07	; 7
    1210:	83 81       	ldd	r24, Z+3	; 0x03
    1212:	88 0f       	add	r24, r24
    1214:	88 0f       	add	r24, r24
    1216:	88 0f       	add	r24, r24
    1218:	89 0f       	add	r24, r25
    121a:	80 93 f1 00 	sts	0x00F1, r24
    121e:	82 81       	ldd	r24, Z+2	; 0x02
    1220:	88 0f       	add	r24, r24
    1222:	88 0f       	add	r24, r24
    1224:	88 0f       	add	r24, r24
    1226:	80 93 f0 00 	sts	0x00F0, r24
    122a:	ef ee       	ldi	r30, 0xEF	; 239
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	80 61       	ori	r24, 0x10	; 16
    1232:	80 83       	st	Z, r24
    1234:	16 c0       	rjmp	.+44     	; 0x1262 <__stack+0x163>
          else              { Can_set_std_id(cmd->id.std);}
    1236:	92 81       	ldd	r25, Z+2	; 0x02
    1238:	96 95       	lsr	r25
    123a:	96 95       	lsr	r25
    123c:	96 95       	lsr	r25
    123e:	83 81       	ldd	r24, Z+3	; 0x03
    1240:	82 95       	swap	r24
    1242:	88 0f       	add	r24, r24
    1244:	80 7e       	andi	r24, 0xE0	; 224
    1246:	89 0f       	add	r24, r25
    1248:	80 93 f3 00 	sts	0x00F3, r24
    124c:	82 81       	ldd	r24, Z+2	; 0x02
    124e:	82 95       	swap	r24
    1250:	88 0f       	add	r24, r24
    1252:	80 7e       	andi	r24, 0xE0	; 224
    1254:	80 93 f2 00 	sts	0x00F2, r24
    1258:	ef ee       	ldi	r30, 0xEF	; 239
    125a:	f0 e0       	ldi	r31, 0x00	; 0
    125c:	80 81       	ld	r24, Z
    125e:	8f 7e       	andi	r24, 0xEF	; 239
    1260:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1262:	c8 01       	movw	r24, r16
    1264:	0e 94 9d 04 	call	0x93a	; 0x93a <get_idmask>
    1268:	dc 01       	movw	r26, r24
    126a:	cb 01       	movw	r24, r22
    126c:	89 83       	std	Y+1, r24	; 0x01
    126e:	9a 83       	std	Y+2, r25	; 0x02
    1270:	ab 83       	std	Y+3, r26	; 0x03
    1272:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1274:	9b 81       	ldd	r25, Y+3	; 0x03
    1276:	92 95       	swap	r25
    1278:	96 95       	lsr	r25
    127a:	97 70       	andi	r25, 0x07	; 7
    127c:	8c 81       	ldd	r24, Y+4	; 0x04
    127e:	88 0f       	add	r24, r24
    1280:	88 0f       	add	r24, r24
    1282:	88 0f       	add	r24, r24
    1284:	89 0f       	add	r24, r25
    1286:	80 93 f7 00 	sts	0x00F7, r24
    128a:	9a 81       	ldd	r25, Y+2	; 0x02
    128c:	92 95       	swap	r25
    128e:	96 95       	lsr	r25
    1290:	97 70       	andi	r25, 0x07	; 7
    1292:	8b 81       	ldd	r24, Y+3	; 0x03
    1294:	88 0f       	add	r24, r24
    1296:	88 0f       	add	r24, r24
    1298:	88 0f       	add	r24, r24
    129a:	89 0f       	add	r24, r25
    129c:	80 93 f6 00 	sts	0x00F6, r24
    12a0:	99 81       	ldd	r25, Y+1	; 0x01
    12a2:	92 95       	swap	r25
    12a4:	96 95       	lsr	r25
    12a6:	97 70       	andi	r25, 0x07	; 7
    12a8:	8a 81       	ldd	r24, Y+2	; 0x02
    12aa:	88 0f       	add	r24, r24
    12ac:	88 0f       	add	r24, r24
    12ae:	88 0f       	add	r24, r24
    12b0:	89 0f       	add	r24, r25
    12b2:	80 93 f5 00 	sts	0x00F5, r24
    12b6:	89 81       	ldd	r24, Y+1	; 0x01
    12b8:	88 0f       	add	r24, r24
    12ba:	88 0f       	add	r24, r24
    12bc:	88 0f       	add	r24, r24
    12be:	44 ef       	ldi	r20, 0xF4	; 244
    12c0:	50 e0       	ldi	r21, 0x00	; 0
    12c2:	fa 01       	movw	r30, r20
    12c4:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    12c6:	ef ee       	ldi	r30, 0xEF	; 239
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	90 81       	ld	r25, Z
    12cc:	d8 01       	movw	r26, r16
    12ce:	16 96       	adiw	r26, 0x06	; 6
    12d0:	8c 91       	ld	r24, X
    12d2:	16 97       	sbiw	r26, 0x06	; 6
    12d4:	89 2b       	or	r24, r25
    12d6:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    12d8:	81 e0       	ldi	r24, 0x01	; 1
    12da:	1e 96       	adiw	r26, 0x0e	; 14
    12dc:	8c 93       	st	X, r24
    12de:	da 01       	movw	r26, r20
    12e0:	8c 91       	ld	r24, X
    12e2:	84 60       	ori	r24, 0x04	; 4
    12e4:	8c 93       	st	X, r24
    12e6:	80 ef       	ldi	r24, 0xF0	; 240
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	dc 01       	movw	r26, r24
    12ec:	2c 91       	ld	r18, X
    12ee:	24 60       	ori	r18, 0x04	; 4
    12f0:	2c 93       	st	X, r18
          Can_clear_rplv();
    12f2:	80 81       	ld	r24, Z
    12f4:	8f 7d       	andi	r24, 0xDF	; 223
    12f6:	80 83       	st	Z, r24
          Can_set_idemsk();
    12f8:	da 01       	movw	r26, r20
    12fa:	8c 91       	ld	r24, X
    12fc:	81 60       	ori	r24, 0x01	; 1
    12fe:	8c 93       	st	X, r24
          Can_config_rx();       
    1300:	80 81       	ld	r24, Z
    1302:	8f 73       	andi	r24, 0x3F	; 63
    1304:	80 83       	st	Z, r24
    1306:	80 81       	ld	r24, Z
    1308:	80 68       	ori	r24, 0x80	; 128
    130a:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    130c:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    130e:	1f c1       	rjmp	.+574    	; 0x154e <__stack+0x44f>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1310:	80 e0       	ldi	r24, 0x00	; 0
    1312:	2a ef       	ldi	r18, 0xFA	; 250
    1314:	30 e0       	ldi	r19, 0x00	; 0
    1316:	f8 01       	movw	r30, r16
    1318:	a7 81       	ldd	r26, Z+7	; 0x07
    131a:	b0 85       	ldd	r27, Z+8	; 0x08
    131c:	a8 0f       	add	r26, r24
    131e:	b1 1d       	adc	r27, r1
    1320:	9c 91       	ld	r25, X
    1322:	d9 01       	movw	r26, r18
    1324:	9c 93       	st	X, r25
    1326:	8f 5f       	subi	r24, 0xFF	; 255
    1328:	96 81       	ldd	r25, Z+6	; 0x06
    132a:	89 17       	cp	r24, r25
    132c:	a0 f3       	brcs	.-24     	; 0x1316 <__stack+0x217>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    132e:	8f ef       	ldi	r24, 0xFF	; 255
    1330:	9f ef       	ldi	r25, 0xFF	; 255
    1332:	dc 01       	movw	r26, r24
    1334:	89 83       	std	Y+1, r24	; 0x01
    1336:	9a 83       	std	Y+2, r25	; 0x02
    1338:	ab 83       	std	Y+3, r26	; 0x03
    133a:	bc 83       	std	Y+4, r27	; 0x04
    133c:	9b 81       	ldd	r25, Y+3	; 0x03
    133e:	92 95       	swap	r25
    1340:	96 95       	lsr	r25
    1342:	97 70       	andi	r25, 0x07	; 7
    1344:	8c 81       	ldd	r24, Y+4	; 0x04
    1346:	88 0f       	add	r24, r24
    1348:	88 0f       	add	r24, r24
    134a:	88 0f       	add	r24, r24
    134c:	89 0f       	add	r24, r25
    134e:	80 93 f7 00 	sts	0x00F7, r24
    1352:	9a 81       	ldd	r25, Y+2	; 0x02
    1354:	92 95       	swap	r25
    1356:	96 95       	lsr	r25
    1358:	97 70       	andi	r25, 0x07	; 7
    135a:	8b 81       	ldd	r24, Y+3	; 0x03
    135c:	88 0f       	add	r24, r24
    135e:	88 0f       	add	r24, r24
    1360:	88 0f       	add	r24, r24
    1362:	89 0f       	add	r24, r25
    1364:	80 93 f6 00 	sts	0x00F6, r24
    1368:	99 81       	ldd	r25, Y+1	; 0x01
    136a:	92 95       	swap	r25
    136c:	96 95       	lsr	r25
    136e:	97 70       	andi	r25, 0x07	; 7
    1370:	8a 81       	ldd	r24, Y+2	; 0x02
    1372:	88 0f       	add	r24, r24
    1374:	88 0f       	add	r24, r24
    1376:	88 0f       	add	r24, r24
    1378:	89 0f       	add	r24, r25
    137a:	80 93 f5 00 	sts	0x00F5, r24
    137e:	89 81       	ldd	r24, Y+1	; 0x01
    1380:	88 0f       	add	r24, r24
    1382:	88 0f       	add	r24, r24
    1384:	88 0f       	add	r24, r24
    1386:	44 ef       	ldi	r20, 0xF4	; 244
    1388:	50 e0       	ldi	r21, 0x00	; 0
    138a:	fa 01       	movw	r30, r20
    138c:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    138e:	ef ee       	ldi	r30, 0xEF	; 239
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	90 81       	ld	r25, Z
    1394:	d8 01       	movw	r26, r16
    1396:	16 96       	adiw	r26, 0x06	; 6
    1398:	8c 91       	ld	r24, X
    139a:	16 97       	sbiw	r26, 0x06	; 6
    139c:	89 2b       	or	r24, r25
    139e:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    13a0:	81 e0       	ldi	r24, 0x01	; 1
    13a2:	1e 96       	adiw	r26, 0x0e	; 14
    13a4:	8c 93       	st	X, r24
    13a6:	da 01       	movw	r26, r20
    13a8:	8c 91       	ld	r24, X
    13aa:	84 60       	ori	r24, 0x04	; 4
    13ac:	8c 93       	st	X, r24
    13ae:	80 ef       	ldi	r24, 0xF0	; 240
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	dc 01       	movw	r26, r24
    13b4:	2c 91       	ld	r18, X
    13b6:	24 60       	ori	r18, 0x04	; 4
    13b8:	2c 93       	st	X, r18
          Can_set_rplv();
    13ba:	80 81       	ld	r24, Z
    13bc:	80 62       	ori	r24, 0x20	; 32
    13be:	80 83       	st	Z, r24
          Can_clear_idemsk();
    13c0:	da 01       	movw	r26, r20
    13c2:	8c 91       	ld	r24, X
    13c4:	8e 7f       	andi	r24, 0xFE	; 254
    13c6:	8c 93       	st	X, r24
          Can_config_rx();       
    13c8:	80 81       	ld	r24, Z
    13ca:	8f 73       	andi	r24, 0x3F	; 63
    13cc:	80 83       	st	Z, r24
    13ce:	80 81       	ld	r24, Z
    13d0:	80 68       	ori	r24, 0x80	; 128
    13d2:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13d4:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    13d6:	bb c0       	rjmp	.+374    	; 0x154e <__stack+0x44f>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    13d8:	f8 01       	movw	r30, r16
    13da:	87 85       	ldd	r24, Z+15	; 0x0f
    13dc:	88 23       	and	r24, r24
    13de:	69 f1       	breq	.+90     	; 0x143a <__stack+0x33b>
    13e0:	94 81       	ldd	r25, Z+4	; 0x04
    13e2:	92 95       	swap	r25
    13e4:	96 95       	lsr	r25
    13e6:	97 70       	andi	r25, 0x07	; 7
    13e8:	85 81       	ldd	r24, Z+5	; 0x05
    13ea:	88 0f       	add	r24, r24
    13ec:	88 0f       	add	r24, r24
    13ee:	88 0f       	add	r24, r24
    13f0:	89 0f       	add	r24, r25
    13f2:	80 93 f3 00 	sts	0x00F3, r24
    13f6:	93 81       	ldd	r25, Z+3	; 0x03
    13f8:	92 95       	swap	r25
    13fa:	96 95       	lsr	r25
    13fc:	97 70       	andi	r25, 0x07	; 7
    13fe:	84 81       	ldd	r24, Z+4	; 0x04
    1400:	88 0f       	add	r24, r24
    1402:	88 0f       	add	r24, r24
    1404:	88 0f       	add	r24, r24
    1406:	89 0f       	add	r24, r25
    1408:	80 93 f2 00 	sts	0x00F2, r24
    140c:	92 81       	ldd	r25, Z+2	; 0x02
    140e:	92 95       	swap	r25
    1410:	96 95       	lsr	r25
    1412:	97 70       	andi	r25, 0x07	; 7
    1414:	83 81       	ldd	r24, Z+3	; 0x03
    1416:	88 0f       	add	r24, r24
    1418:	88 0f       	add	r24, r24
    141a:	88 0f       	add	r24, r24
    141c:	89 0f       	add	r24, r25
    141e:	80 93 f1 00 	sts	0x00F1, r24
    1422:	82 81       	ldd	r24, Z+2	; 0x02
    1424:	88 0f       	add	r24, r24
    1426:	88 0f       	add	r24, r24
    1428:	88 0f       	add	r24, r24
    142a:	80 93 f0 00 	sts	0x00F0, r24
    142e:	ef ee       	ldi	r30, 0xEF	; 239
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	80 81       	ld	r24, Z
    1434:	80 61       	ori	r24, 0x10	; 16
    1436:	80 83       	st	Z, r24
    1438:	16 c0       	rjmp	.+44     	; 0x1466 <__stack+0x367>
          else              { Can_set_std_id(cmd->id.std);}
    143a:	92 81       	ldd	r25, Z+2	; 0x02
    143c:	96 95       	lsr	r25
    143e:	96 95       	lsr	r25
    1440:	96 95       	lsr	r25
    1442:	83 81       	ldd	r24, Z+3	; 0x03
    1444:	82 95       	swap	r24
    1446:	88 0f       	add	r24, r24
    1448:	80 7e       	andi	r24, 0xE0	; 224
    144a:	89 0f       	add	r24, r25
    144c:	80 93 f3 00 	sts	0x00F3, r24
    1450:	82 81       	ldd	r24, Z+2	; 0x02
    1452:	82 95       	swap	r24
    1454:	88 0f       	add	r24, r24
    1456:	80 7e       	andi	r24, 0xE0	; 224
    1458:	80 93 f2 00 	sts	0x00F2, r24
    145c:	ef ee       	ldi	r30, 0xEF	; 239
    145e:	f0 e0       	ldi	r31, 0x00	; 0
    1460:	80 81       	ld	r24, Z
    1462:	8f 7e       	andi	r24, 0xEF	; 239
    1464:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1466:	f8 01       	movw	r30, r16
    1468:	86 81       	ldd	r24, Z+6	; 0x06
    146a:	88 23       	and	r24, r24
    146c:	79 f0       	breq	.+30     	; 0x148c <__stack+0x38d>
    146e:	80 e0       	ldi	r24, 0x00	; 0
    1470:	2a ef       	ldi	r18, 0xFA	; 250
    1472:	30 e0       	ldi	r19, 0x00	; 0
    1474:	f8 01       	movw	r30, r16
    1476:	a7 81       	ldd	r26, Z+7	; 0x07
    1478:	b0 85       	ldd	r27, Z+8	; 0x08
    147a:	a8 0f       	add	r26, r24
    147c:	b1 1d       	adc	r27, r1
    147e:	9c 91       	ld	r25, X
    1480:	d9 01       	movw	r26, r18
    1482:	9c 93       	st	X, r25
    1484:	8f 5f       	subi	r24, 0xFF	; 255
    1486:	96 81       	ldd	r25, Z+6	; 0x06
    1488:	89 17       	cp	r24, r25
    148a:	a0 f3       	brcs	.-24     	; 0x1474 <__stack+0x375>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    148c:	c8 01       	movw	r24, r16
    148e:	0e 94 9d 04 	call	0x93a	; 0x93a <get_idmask>
    1492:	dc 01       	movw	r26, r24
    1494:	cb 01       	movw	r24, r22
    1496:	89 83       	std	Y+1, r24	; 0x01
    1498:	9a 83       	std	Y+2, r25	; 0x02
    149a:	ab 83       	std	Y+3, r26	; 0x03
    149c:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    149e:	9b 81       	ldd	r25, Y+3	; 0x03
    14a0:	92 95       	swap	r25
    14a2:	96 95       	lsr	r25
    14a4:	97 70       	andi	r25, 0x07	; 7
    14a6:	8c 81       	ldd	r24, Y+4	; 0x04
    14a8:	88 0f       	add	r24, r24
    14aa:	88 0f       	add	r24, r24
    14ac:	88 0f       	add	r24, r24
    14ae:	89 0f       	add	r24, r25
    14b0:	80 93 f7 00 	sts	0x00F7, r24
    14b4:	9a 81       	ldd	r25, Y+2	; 0x02
    14b6:	92 95       	swap	r25
    14b8:	96 95       	lsr	r25
    14ba:	97 70       	andi	r25, 0x07	; 7
    14bc:	8b 81       	ldd	r24, Y+3	; 0x03
    14be:	88 0f       	add	r24, r24
    14c0:	88 0f       	add	r24, r24
    14c2:	88 0f       	add	r24, r24
    14c4:	89 0f       	add	r24, r25
    14c6:	80 93 f6 00 	sts	0x00F6, r24
    14ca:	99 81       	ldd	r25, Y+1	; 0x01
    14cc:	92 95       	swap	r25
    14ce:	96 95       	lsr	r25
    14d0:	97 70       	andi	r25, 0x07	; 7
    14d2:	8a 81       	ldd	r24, Y+2	; 0x02
    14d4:	88 0f       	add	r24, r24
    14d6:	88 0f       	add	r24, r24
    14d8:	88 0f       	add	r24, r24
    14da:	89 0f       	add	r24, r25
    14dc:	80 93 f5 00 	sts	0x00F5, r24
    14e0:	89 81       	ldd	r24, Y+1	; 0x01
    14e2:	88 0f       	add	r24, r24
    14e4:	88 0f       	add	r24, r24
    14e6:	88 0f       	add	r24, r24
    14e8:	44 ef       	ldi	r20, 0xF4	; 244
    14ea:	50 e0       	ldi	r21, 0x00	; 0
    14ec:	fa 01       	movw	r30, r20
    14ee:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    14f0:	ef ee       	ldi	r30, 0xEF	; 239
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	90 81       	ld	r25, Z
    14f6:	d8 01       	movw	r26, r16
    14f8:	16 96       	adiw	r26, 0x06	; 6
    14fa:	8c 91       	ld	r24, X
    14fc:	16 97       	sbiw	r26, 0x06	; 6
    14fe:	89 2b       	or	r24, r25
    1500:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1502:	81 e0       	ldi	r24, 0x01	; 1
    1504:	1e 96       	adiw	r26, 0x0e	; 14
    1506:	8c 93       	st	X, r24
    1508:	da 01       	movw	r26, r20
    150a:	8c 91       	ld	r24, X
    150c:	84 60       	ori	r24, 0x04	; 4
    150e:	8c 93       	st	X, r24
    1510:	80 ef       	ldi	r24, 0xF0	; 240
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	dc 01       	movw	r26, r24
    1516:	2c 91       	ld	r18, X
    1518:	24 60       	ori	r18, 0x04	; 4
    151a:	2c 93       	st	X, r18
          Can_set_rplv();
    151c:	80 81       	ld	r24, Z
    151e:	80 62       	ori	r24, 0x20	; 32
    1520:	80 83       	st	Z, r24
          Can_set_idemsk();
    1522:	da 01       	movw	r26, r20
    1524:	8c 91       	ld	r24, X
    1526:	81 60       	ori	r24, 0x01	; 1
    1528:	8c 93       	st	X, r24
          Can_config_rx();       
    152a:	80 81       	ld	r24, Z
    152c:	8f 73       	andi	r24, 0x3F	; 63
    152e:	80 83       	st	Z, r24
    1530:	80 81       	ld	r24, Z
    1532:	80 68       	ori	r24, 0x80	; 128
    1534:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1536:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1538:	0a c0       	rjmp	.+20     	; 0x154e <__stack+0x44f>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    153a:	f8 01       	movw	r30, r16
    153c:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    153e:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1540:	06 c0       	rjmp	.+12     	; 0x154e <__stack+0x44f>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1542:	8f e1       	ldi	r24, 0x1F	; 31
    1544:	d8 01       	movw	r26, r16
    1546:	19 96       	adiw	r26, 0x09	; 9
    1548:	8c 93       	st	X, r24
    154a:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    154c:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    154e:	0f 90       	pop	r0
    1550:	0f 90       	pop	r0
    1552:	0f 90       	pop	r0
    1554:	0f 90       	pop	r0
    1556:	df 91       	pop	r29
    1558:	cf 91       	pop	r28
    155a:	1f 91       	pop	r17
    155c:	0f 91       	pop	r16
    155e:	08 95       	ret

00001560 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1560:	ef 92       	push	r14
    1562:	ff 92       	push	r15
    1564:	1f 93       	push	r17
    1566:	cf 93       	push	r28
    1568:	df 93       	push	r29
    156a:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    156c:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    156e:	88 23       	and	r24, r24
    1570:	09 f4       	brne	.+2      	; 0x1574 <can_get_status+0x14>
    1572:	96 c0       	rjmp	.+300    	; 0x16a0 <can_get_status+0x140>
    1574:	8f 31       	cpi	r24, 0x1F	; 31
    1576:	09 f4       	brne	.+2      	; 0x157a <can_get_status+0x1a>
    1578:	95 c0       	rjmp	.+298    	; 0x16a4 <can_get_status+0x144>
    157a:	8f 3f       	cpi	r24, 0xFF	; 255
    157c:	09 f4       	brne	.+2      	; 0x1580 <can_get_status+0x20>
    157e:	94 c0       	rjmp	.+296    	; 0x16a8 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1580:	88 81       	ld	r24, Y
    1582:	82 95       	swap	r24
    1584:	80 7f       	andi	r24, 0xF0	; 240
    1586:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    158a:	0e 94 1c 02 	call	0x438	; 0x438 <can_get_mob_status>
    158e:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1590:	80 32       	cpi	r24, 0x20	; 32
    1592:	61 f0       	breq	.+24     	; 0x15ac <can_get_status+0x4c>
    1594:	81 32       	cpi	r24, 0x21	; 33
    1596:	20 f4       	brcc	.+8      	; 0x15a0 <can_get_status+0x40>
    1598:	88 23       	and	r24, r24
    159a:	09 f4       	brne	.+2      	; 0x159e <can_get_status+0x3e>
    159c:	87 c0       	rjmp	.+270    	; 0x16ac <can_get_status+0x14c>
    159e:	76 c0       	rjmp	.+236    	; 0x168c <can_get_status+0x12c>
    15a0:	80 34       	cpi	r24, 0x40	; 64
    15a2:	09 f4       	brne	.+2      	; 0x15a6 <can_get_status+0x46>
    15a4:	68 c0       	rjmp	.+208    	; 0x1676 <can_get_status+0x116>
    15a6:	80 3a       	cpi	r24, 0xA0	; 160
    15a8:	09 f0       	breq	.+2      	; 0x15ac <can_get_status+0x4c>
    15aa:	70 c0       	rjmp	.+224    	; 0x168c <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    15ac:	0f 2e       	mov	r0, r31
    15ae:	ff ee       	ldi	r31, 0xEF	; 239
    15b0:	ef 2e       	mov	r14, r31
    15b2:	ff 24       	eor	r15, r15
    15b4:	f0 2d       	mov	r31, r0
    15b6:	f7 01       	movw	r30, r14
    15b8:	80 81       	ld	r24, Z
    15ba:	8f 70       	andi	r24, 0x0F	; 15
    15bc:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    15be:	8f 81       	ldd	r24, Y+7	; 0x07
    15c0:	98 85       	ldd	r25, Y+8	; 0x08
    15c2:	0e 94 2f 02 	call	0x45e	; 0x45e <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    15c6:	80 91 f0 00 	lds	r24, 0x00F0
    15ca:	90 e0       	ldi	r25, 0x00	; 0
    15cc:	84 70       	andi	r24, 0x04	; 4
    15ce:	90 70       	andi	r25, 0x00	; 0
    15d0:	95 95       	asr	r25
    15d2:	87 95       	ror	r24
    15d4:	95 95       	asr	r25
    15d6:	87 95       	ror	r24
    15d8:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    15da:	f7 01       	movw	r30, r14
    15dc:	80 81       	ld	r24, Z
    15de:	84 ff       	sbrs	r24, 4
    15e0:	2d c0       	rjmp	.+90     	; 0x163c <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    15e2:	81 e0       	ldi	r24, 0x01	; 1
    15e4:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    15e6:	e3 ef       	ldi	r30, 0xF3	; 243
    15e8:	f0 e0       	ldi	r31, 0x00	; 0
    15ea:	80 81       	ld	r24, Z
    15ec:	86 95       	lsr	r24
    15ee:	86 95       	lsr	r24
    15f0:	86 95       	lsr	r24
    15f2:	8d 83       	std	Y+5, r24	; 0x05
    15f4:	a2 ef       	ldi	r26, 0xF2	; 242
    15f6:	b0 e0       	ldi	r27, 0x00	; 0
    15f8:	8c 91       	ld	r24, X
    15fa:	90 81       	ld	r25, Z
    15fc:	92 95       	swap	r25
    15fe:	99 0f       	add	r25, r25
    1600:	90 7e       	andi	r25, 0xE0	; 224
    1602:	86 95       	lsr	r24
    1604:	86 95       	lsr	r24
    1606:	86 95       	lsr	r24
    1608:	89 0f       	add	r24, r25
    160a:	8c 83       	std	Y+4, r24	; 0x04
    160c:	e1 ef       	ldi	r30, 0xF1	; 241
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	80 81       	ld	r24, Z
    1612:	9c 91       	ld	r25, X
    1614:	92 95       	swap	r25
    1616:	99 0f       	add	r25, r25
    1618:	90 7e       	andi	r25, 0xE0	; 224
    161a:	86 95       	lsr	r24
    161c:	86 95       	lsr	r24
    161e:	86 95       	lsr	r24
    1620:	89 0f       	add	r24, r25
    1622:	8b 83       	std	Y+3, r24	; 0x03
    1624:	80 91 f0 00 	lds	r24, 0x00F0
    1628:	90 81       	ld	r25, Z
    162a:	92 95       	swap	r25
    162c:	99 0f       	add	r25, r25
    162e:	90 7e       	andi	r25, 0xE0	; 224
    1630:	86 95       	lsr	r24
    1632:	86 95       	lsr	r24
    1634:	86 95       	lsr	r24
    1636:	89 0f       	add	r24, r25
    1638:	8a 83       	std	Y+2, r24	; 0x02
    163a:	13 c0       	rjmp	.+38     	; 0x1662 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    163c:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    163e:	e3 ef       	ldi	r30, 0xF3	; 243
    1640:	f0 e0       	ldi	r31, 0x00	; 0
    1642:	80 81       	ld	r24, Z
    1644:	82 95       	swap	r24
    1646:	86 95       	lsr	r24
    1648:	87 70       	andi	r24, 0x07	; 7
    164a:	8b 83       	std	Y+3, r24	; 0x03
    164c:	80 91 f2 00 	lds	r24, 0x00F2
    1650:	90 81       	ld	r25, Z
    1652:	99 0f       	add	r25, r25
    1654:	99 0f       	add	r25, r25
    1656:	99 0f       	add	r25, r25
    1658:	82 95       	swap	r24
    165a:	86 95       	lsr	r24
    165c:	87 70       	andi	r24, 0x07	; 7
    165e:	89 0f       	add	r24, r25
    1660:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1662:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1664:	ef ee       	ldi	r30, 0xEF	; 239
    1666:	f0 e0       	ldi	r31, 0x00	; 0
    1668:	80 81       	ld	r24, Z
    166a:	8f 73       	andi	r24, 0x3F	; 63
    166c:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    166e:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1672:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1674:	1c c0       	rjmp	.+56     	; 0x16ae <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1676:	80 e4       	ldi	r24, 0x40	; 64
    1678:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    167a:	ef ee       	ldi	r30, 0xEF	; 239
    167c:	f0 e0       	ldi	r31, 0x00	; 0
    167e:	80 81       	ld	r24, Z
    1680:	8f 73       	andi	r24, 0x3F	; 63
    1682:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1684:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1688:	80 e0       	ldi	r24, 0x00	; 0
            break;
    168a:	11 c0       	rjmp	.+34     	; 0x16ae <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    168c:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    168e:	ef ee       	ldi	r30, 0xEF	; 239
    1690:	f0 e0       	ldi	r31, 0x00	; 0
    1692:	80 81       	ld	r24, Z
    1694:	8f 73       	andi	r24, 0x3F	; 63
    1696:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1698:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    169c:	82 e0       	ldi	r24, 0x02	; 2
            break;
    169e:	07 c0       	rjmp	.+14     	; 0x16ae <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    16a0:	82 e0       	ldi	r24, 0x02	; 2
    16a2:	05 c0       	rjmp	.+10     	; 0x16ae <can_get_status+0x14e>
    16a4:	82 e0       	ldi	r24, 0x02	; 2
    16a6:	03 c0       	rjmp	.+6      	; 0x16ae <can_get_status+0x14e>
    16a8:	82 e0       	ldi	r24, 0x02	; 2
    16aa:	01 c0       	rjmp	.+2      	; 0x16ae <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    16ac:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    16ae:	df 91       	pop	r29
    16b0:	cf 91       	pop	r28
    16b2:	1f 91       	pop	r17
    16b4:	ff 90       	pop	r15
    16b6:	ef 90       	pop	r14
    16b8:	08 95       	ret

000016ba <display_test>:

void display_test(void){
	uint8_t test_data='A';	
	//SM1_SendBlock(&);
	
}
    16ba:	08 95       	ret

000016bc <display_init>:


void display_init(void){
//	SM1_Enable();
	
}
    16bc:	08 95       	ret

000016be <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    16be:	90 93 15 01 	sts	0x0115, r25
    16c2:	80 93 14 01 	sts	0x0114, r24
	CheckWDT();
    16c6:	0e 94 fc 0e 	call	0x1df8	; 0x1df8 <CheckWDT>
}
    16ca:	08 95       	ret

000016cc <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    16cc:	e0 91 14 01 	lds	r30, 0x0114
    16d0:	f0 91 15 01 	lds	r31, 0x0115
    16d4:	90 81       	ld	r25, Z
    16d6:	89 2b       	or	r24, r25
    16d8:	80 83       	st	Z, r24
}
    16da:	08 95       	ret

000016dc <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    16dc:	e0 91 14 01 	lds	r30, 0x0114
    16e0:	f0 91 15 01 	lds	r31, 0x0115
    16e4:	10 82       	st	Z, r1
    16e6:	08 95       	ret

000016e8 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    16e8:	10 92 75 01 	sts	0x0175, r1
	event_queue_tail=0;
    16ec:	10 92 76 01 	sts	0x0176, r1
}
    16f0:	08 95       	ret

000016f2 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    16f2:	cf 93       	push	r28
    16f4:	df 93       	push	r29
    16f6:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    16f8:	c0 91 75 01 	lds	r28, 0x0175
    16fc:	d0 e0       	ldi	r29, 0x00	; 0
    16fe:	ce 01       	movw	r24, r28
    1700:	01 96       	adiw	r24, 0x01	; 1
    1702:	60 e1       	ldi	r22, 0x10	; 16
    1704:	70 e0       	ldi	r23, 0x00	; 0
    1706:	0e 94 06 0f 	call	0x1e0c	; 0x1e0c <__divmodhi4>
    170a:	40 91 76 01 	lds	r20, 0x0176
    170e:	50 e0       	ldi	r21, 0x00	; 0
    1710:	84 17       	cp	r24, r20
    1712:	95 07       	cpc	r25, r21
    1714:	31 f0       	breq	.+12     	; 0x1722 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    1716:	cb 59       	subi	r28, 0x9B	; 155
    1718:	de 4f       	sbci	r29, 0xFE	; 254
    171a:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    171c:	80 93 75 01 	sts	0x0175, r24
    1720:	03 c0       	rjmp	.+6      	; 0x1728 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    1722:	88 e0       	ldi	r24, 0x08	; 8
    1724:	0e 94 66 0b 	call	0x16cc	; 0x16cc <AddError>
	}
}
    1728:	df 91       	pop	r29
    172a:	cf 91       	pop	r28
    172c:	08 95       	ret

0000172e <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    172e:	80 91 76 01 	lds	r24, 0x0176
    1732:	90 91 75 01 	lds	r25, 0x0175
    1736:	98 17       	cp	r25, r24
    1738:	31 f0       	breq	.+12     	; 0x1746 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    173a:	e5 e6       	ldi	r30, 0x65	; 101
    173c:	f1 e0       	ldi	r31, 0x01	; 1
    173e:	e8 0f       	add	r30, r24
    1740:	f1 1d       	adc	r31, r1
    1742:	80 81       	ld	r24, Z
    1744:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    1746:	8c e0       	ldi	r24, 0x0C	; 12
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    1748:	08 95       	ret

0000174a <EventHandleEvent>:
}
#endif


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    174a:	80 91 76 01 	lds	r24, 0x0176
    174e:	90 91 75 01 	lds	r25, 0x0175
    1752:	98 17       	cp	r25, r24
    1754:	41 f0       	breq	.+16     	; 0x1766 <EventHandleEvent+0x1c>
			MCMAD();
		#endif
		#if MCM==DASHBOARD
			Dashboard();
		#endif
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	01 96       	adiw	r24, 0x01	; 1
    175a:	60 e1       	ldi	r22, 0x10	; 16
    175c:	70 e0       	ldi	r23, 0x00	; 0
    175e:	0e 94 06 0f 	call	0x1e0c	; 0x1e0c <__divmodhi4>
    1762:	80 93 76 01 	sts	0x0176, r24
    1766:	08 95       	ret

00001768 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    1768:	8c 30       	cpi	r24, 0x0C	; 12
    176a:	90 f4       	brcc	.+36     	; 0x1790 <led_set+0x28>
	led_port[led_id]|=((0x01)<<led_pins[led_id]);
    176c:	90 e0       	ldi	r25, 0x00	; 0
    176e:	fc 01       	movw	r30, r24
    1770:	ec 57       	subi	r30, 0x7C	; 124
    1772:	fe 4f       	sbci	r31, 0xFE	; 254
    1774:	dc 01       	movw	r26, r24
    1776:	a9 58       	subi	r26, 0x89	; 137
    1778:	be 4f       	sbci	r27, 0xFE	; 254
    177a:	81 e0       	ldi	r24, 0x01	; 1
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	0c 90       	ld	r0, X
    1780:	02 c0       	rjmp	.+4      	; 0x1786 <led_set+0x1e>
    1782:	88 0f       	add	r24, r24
    1784:	99 1f       	adc	r25, r25
    1786:	0a 94       	dec	r0
    1788:	e2 f7       	brpl	.-8      	; 0x1782 <led_set+0x1a>
    178a:	90 81       	ld	r25, Z
    178c:	89 2b       	or	r24, r25
    178e:	80 83       	st	Z, r24
    1790:	08 95       	ret

00001792 <led_clear>:
}

void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
    1792:	90 e0       	ldi	r25, 0x00	; 0
    1794:	fc 01       	movw	r30, r24
    1796:	ec 57       	subi	r30, 0x7C	; 124
    1798:	fe 4f       	sbci	r31, 0xFE	; 254
    179a:	dc 01       	movw	r26, r24
    179c:	a9 58       	subi	r26, 0x89	; 137
    179e:	be 4f       	sbci	r27, 0xFE	; 254
    17a0:	81 e0       	ldi	r24, 0x01	; 1
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	0c 90       	ld	r0, X
    17a6:	02 c0       	rjmp	.+4      	; 0x17ac <led_clear+0x1a>
    17a8:	88 0f       	add	r24, r24
    17aa:	99 1f       	adc	r25, r25
    17ac:	0a 94       	dec	r0
    17ae:	e2 f7       	brpl	.-8      	; 0x17a8 <led_clear+0x16>
    17b0:	80 95       	com	r24
    17b2:	90 81       	ld	r25, Z
    17b4:	89 23       	and	r24, r25
    17b6:	80 83       	st	Z, r24
}
    17b8:	08 95       	ret

000017ba <led_state_set>:
	}
	
}


void led_state_set(uint16_t led_new_state){
    17ba:	ef 92       	push	r14
    17bc:	ff 92       	push	r15
    17be:	0f 93       	push	r16
    17c0:	1f 93       	push	r17
    17c2:	cf 93       	push	r28
    17c4:	df 93       	push	r29
    17c6:	7c 01       	movw	r14, r24
    17c8:	c0 e0       	ldi	r28, 0x00	; 0
    17ca:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    17cc:	01 e0       	ldi	r16, 0x01	; 1
    17ce:	10 e0       	ldi	r17, 0x00	; 0
	}
	
}


void led_state_set(uint16_t led_new_state){
    17d0:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    17d2:	98 01       	movw	r18, r16
    17d4:	0c 2e       	mov	r0, r28
    17d6:	02 c0       	rjmp	.+4      	; 0x17dc <led_state_set+0x22>
    17d8:	22 0f       	add	r18, r18
    17da:	33 1f       	adc	r19, r19
    17dc:	0a 94       	dec	r0
    17de:	e2 f7       	brpl	.-8      	; 0x17d8 <led_state_set+0x1e>
    17e0:	2e 21       	and	r18, r14
    17e2:	3f 21       	and	r19, r15
    17e4:	21 15       	cp	r18, r1
    17e6:	31 05       	cpc	r19, r1
    17e8:	11 f0       	breq	.+4      	; 0x17ee <led_state_set+0x34>
			led_set(i);
    17ea:	0e 94 b4 0b 	call	0x1768	; 0x1768 <led_set>
    17ee:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    17f0:	cb 30       	cpi	r28, 0x0B	; 11
    17f2:	d1 05       	cpc	r29, r1
    17f4:	69 f7       	brne	.-38     	; 0x17d0 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
	
}
    17f6:	df 91       	pop	r29
    17f8:	cf 91       	pop	r28
    17fa:	1f 91       	pop	r17
    17fc:	0f 91       	pop	r16
    17fe:	ff 90       	pop	r15
    1800:	ef 90       	pop	r14
    1802:	08 95       	ret

00001804 <led_init>:
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    1804:	cf 93       	push	r28
    1806:	df 93       	push	r29
	
	
	uint8_t led_id;

	led_pins[LED_ID_AMS]=LED_PIN_AMS;
    1808:	27 e7       	ldi	r18, 0x77	; 119
    180a:	31 e0       	ldi	r19, 0x01	; 1
    180c:	41 e0       	ldi	r20, 0x01	; 1
    180e:	40 93 77 01 	sts	0x0177, r20
	led_pins[LED_ID_TV]=LED_PIN_TV;
    1812:	40 93 7c 01 	sts	0x017C, r20
	led_pins[LED_ID_TC]=LED_PIN_TC;
    1816:	92 e0       	ldi	r25, 0x02	; 2
    1818:	90 93 7d 01 	sts	0x017D, r25
	led_pins[LED_ID_RECUP]=LED_PIN_RECUP;
    181c:	63 e0       	ldi	r22, 0x03	; 3
    181e:	60 93 7e 01 	sts	0x017E, r22
	led_pins[LED_ID_KOBI]=LED_PIN_KOBI;
    1822:	84 e0       	ldi	r24, 0x04	; 4
    1824:	80 93 7f 01 	sts	0x017F, r24
	led_pins[LED_ID_AD]=LED_PIN_AD;
    1828:	90 93 80 01 	sts	0x0180, r25
	led_pins[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    182c:	80 93 78 01 	sts	0x0178, r24
	led_pins[LED_ID_IMD]=LED_PIN_IMD;
    1830:	10 92 79 01 	sts	0x0179, r1
	led_pins[LED_ID_BRAKE]=LED_PIN_IMD;
    1834:	10 92 7b 01 	sts	0x017B, r1
	led_pins[LED_ID_OK]=LED_PIN_OK;
    1838:	10 92 7a 01 	sts	0x017A, r1
	led_pins[LED_ID_START]=LED_PIN_START;
    183c:	57 e0       	ldi	r21, 0x07	; 7
    183e:	50 93 81 01 	sts	0x0181, r21
	
	led_dd[LED_ID_AMS]=LED_PIN_AMS;
    1842:	40 93 8f 01 	sts	0x018F, r20
	led_dd[LED_ID_TV]=LED_PIN_TV;
    1846:	40 93 94 01 	sts	0x0194, r20
	led_dd[LED_ID_TC]=LED_PIN_TC;
    184a:	90 93 95 01 	sts	0x0195, r25
	led_dd[LED_ID_RECUP]=LED_PIN_RECUP;
    184e:	60 93 96 01 	sts	0x0196, r22
	led_dd[LED_ID_KOBI]=LED_PIN_KOBI;
    1852:	80 93 97 01 	sts	0x0197, r24
	led_dd[LED_ID_AD]=LED_PIN_AD;
    1856:	90 93 98 01 	sts	0x0198, r25
	led_dd[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    185a:	80 93 90 01 	sts	0x0190, r24
	led_dd[LED_ID_IMD]=LED_PIN_IMD;
    185e:	10 92 91 01 	sts	0x0191, r1
	led_dd[LED_ID_BRAKE]=LED_PIN_IMD;
    1862:	10 92 93 01 	sts	0x0193, r1
	led_dd[LED_ID_OK]=LED_PIN_OK;
    1866:	10 92 92 01 	sts	0x0192, r1
	led_dd[LED_ID_START]=LED_PIN_START;
    186a:	50 93 99 01 	sts	0x0199, r21
	
	led_port[LED_ID_AMS]=LED_PIN_AMS;
    186e:	40 93 84 01 	sts	0x0184, r20
	led_port[LED_ID_TV]=LED_PIN_TV;
    1872:	40 93 89 01 	sts	0x0189, r20
	led_port[LED_ID_TC]=LED_PIN_TC;
    1876:	90 93 8a 01 	sts	0x018A, r25
	led_port[LED_ID_RECUP]=LED_PIN_RECUP;
    187a:	60 93 8b 01 	sts	0x018B, r22
	led_port[LED_ID_KOBI]=LED_PIN_KOBI;
    187e:	80 93 8c 01 	sts	0x018C, r24
	led_port[LED_ID_AD]=LED_PIN_AD;
    1882:	90 93 8d 01 	sts	0x018D, r25
	led_port[LED_ID_LV_LOW]=LED_PIN_LV_LOW;
    1886:	80 93 85 01 	sts	0x0185, r24
	led_port[LED_ID_IMD]=LED_PIN_IMD;
    188a:	10 92 86 01 	sts	0x0186, r1
	led_port[LED_ID_BRAKE]=LED_PIN_IMD;
    188e:	10 92 88 01 	sts	0x0188, r1
	led_port[LED_ID_OK]=LED_PIN_OK;
    1892:	10 92 87 01 	sts	0x0187, r1
	led_port[LED_ID_START]=LED_PIN_START;
    1896:	50 93 8e 01 	sts	0x018E, r21
    189a:	f9 01       	movw	r30, r18
    189c:	af e8       	ldi	r26, 0x8F	; 143
    189e:	b1 e0       	ldi	r27, 0x01	; 1
    18a0:	c4 e8       	ldi	r28, 0x84	; 132
    18a2:	d1 e0       	ldi	r29, 0x01	; 1
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    18a4:	25 5f       	subi	r18, 0xF5	; 245
    18a6:	3f 4f       	sbci	r19, 0xFF	; 255
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
		/* set data direction to output*/
		led_dd[led_id]|=((0x01)<<led_pins[led_id]);
    18a8:	41 e0       	ldi	r20, 0x01	; 1
    18aa:	50 e0       	ldi	r21, 0x00	; 0
    18ac:	ca 01       	movw	r24, r20
    18ae:	01 90       	ld	r0, Z+
    18b0:	02 c0       	rjmp	.+4      	; 0x18b6 <led_init+0xb2>
    18b2:	88 0f       	add	r24, r24
    18b4:	99 1f       	adc	r25, r25
    18b6:	0a 94       	dec	r0
    18b8:	e2 f7       	brpl	.-8      	; 0x18b2 <led_init+0xae>
    18ba:	9c 91       	ld	r25, X
    18bc:	98 2b       	or	r25, r24
    18be:	9d 93       	st	X+, r25
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
    18c0:	98 81       	ld	r25, Y
    18c2:	89 2b       	or	r24, r25
    18c4:	89 93       	st	Y+, r24
	led_port[LED_ID_OK]=LED_PIN_OK;
	led_port[LED_ID_START]=LED_PIN_START;
	
	
	
	for(led_id=0;led_id<LED_NUMBER;led_id++){
    18c6:	e2 17       	cp	r30, r18
    18c8:	f3 07       	cpc	r31, r19
    18ca:	81 f7       	brne	.-32     	; 0x18ac <led_init+0xa8>
		/* turn on led */
		led_port[led_id]|=((0x01)<<led_pins[led_id]);
	}


	led_state=0xFFFF;
    18cc:	8f ef       	ldi	r24, 0xFF	; 255
    18ce:	9f ef       	ldi	r25, 0xFF	; 255
    18d0:	90 93 83 01 	sts	0x0183, r25
    18d4:	80 93 82 01 	sts	0x0182, r24
	led_state_set(led_state);
    18d8:	0e 94 dd 0b 	call	0x17ba	; 0x17ba <led_state_set>
	
}
    18dc:	df 91       	pop	r29
    18de:	cf 91       	pop	r28
    18e0:	08 95       	ret

000018e2 <led_is_set>:
		}
	return led_state;
}

uint8_t led_is_set(uint8_t led_id){
	return (uint8_t) led_port[led_id]&((0x01)<<led_pins[led_id]);
    18e2:	28 2f       	mov	r18, r24
    18e4:	30 e0       	ldi	r19, 0x00	; 0
    18e6:	f9 01       	movw	r30, r18
    18e8:	e9 58       	subi	r30, 0x89	; 137
    18ea:	fe 4f       	sbci	r31, 0xFE	; 254
    18ec:	81 e0       	ldi	r24, 0x01	; 1
    18ee:	90 e0       	ldi	r25, 0x00	; 0
    18f0:	00 80       	ld	r0, Z
    18f2:	02 c0       	rjmp	.+4      	; 0x18f8 <led_is_set+0x16>
    18f4:	88 0f       	add	r24, r24
    18f6:	99 1f       	adc	r25, r25
    18f8:	0a 94       	dec	r0
    18fa:	e2 f7       	brpl	.-8      	; 0x18f4 <led_is_set+0x12>
    18fc:	2c 57       	subi	r18, 0x7C	; 124
    18fe:	3e 4f       	sbci	r19, 0xFE	; 254
    1900:	f9 01       	movw	r30, r18
    1902:	90 81       	ld	r25, Z
}
    1904:	89 23       	and	r24, r25
    1906:	08 95       	ret

00001908 <led_state_return>:
		}
	}
	
}

uint16_t led_state_return(void){
    1908:	0f 93       	push	r16
    190a:	1f 93       	push	r17
    190c:	cf 93       	push	r28
    190e:	df 93       	push	r29
    1910:	c0 e0       	ldi	r28, 0x00	; 0
    1912:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    1914:	8c 2f       	mov	r24, r28
    1916:	0e 94 71 0c 	call	0x18e2	; 0x18e2 <led_is_set>
    191a:	90 e0       	ldi	r25, 0x00	; 0
    191c:	0c 2e       	mov	r0, r28
    191e:	02 c0       	rjmp	.+4      	; 0x1924 <led_state_return+0x1c>
    1920:	88 0f       	add	r24, r24
    1922:	99 1f       	adc	r25, r25
    1924:	0a 94       	dec	r0
    1926:	e2 f7       	brpl	.-8      	; 0x1920 <led_state_return+0x18>
    1928:	08 2b       	or	r16, r24
    192a:	19 2b       	or	r17, r25
    192c:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    192e:	cb 30       	cpi	r28, 0x0B	; 11
    1930:	d1 05       	cpc	r29, r1
    1932:	81 f7       	brne	.-32     	; 0x1914 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    1934:	80 2f       	mov	r24, r16
    1936:	91 2f       	mov	r25, r17
    1938:	df 91       	pop	r29
    193a:	cf 91       	pop	r28
    193c:	1f 91       	pop	r17
    193e:	0f 91       	pop	r16
    1940:	08 95       	ret

00001942 <led_toggle>:
void led_clear(uint8_t led_id){
	led_port[led_id]&=~((0x01)<<led_pins[led_id]);
}


void led_toggle(uint8_t led_id){
    1942:	cf 93       	push	r28
    1944:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    1946:	0e 94 71 0c 	call	0x18e2	; 0x18e2 <led_is_set>
    194a:	88 23       	and	r24, r24
    194c:	21 f0       	breq	.+8      	; 0x1956 <led_toggle+0x14>
		led_clear(led_id);
    194e:	8c 2f       	mov	r24, r28
    1950:	0e 94 c9 0b 	call	0x1792	; 0x1792 <led_clear>
    1954:	03 c0       	rjmp	.+6      	; 0x195c <led_toggle+0x1a>
	}else{
		led_set(led_id);
    1956:	8c 2f       	mov	r24, r28
    1958:	0e 94 b4 0b 	call	0x1768	; 0x1768 <led_set>
	}
	
}
    195c:	cf 91       	pop	r28
    195e:	08 95       	ret

00001960 <main_init>:

void main_init(){

	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    1960:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    1962:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    1964:	87 b1       	in	r24, 0x07	; 7
    1966:	80 76       	andi	r24, 0x60	; 96
    1968:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    196a:	8f ef       	ldi	r24, 0xFF	; 255
    196c:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    196e:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    1970:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    1972:	93 b3       	in	r25, 0x13	; 19
    1974:	90 7e       	andi	r25, 0xE0	; 224
    1976:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    1978:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    197a:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    197c:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    197e:	9b b1       	in	r25, 0x0b	; 11
    1980:	9f 69       	ori	r25, 0x9F	; 159
    1982:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    1984:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    1986:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    1988:	84 b3       	in	r24, 0x14	; 20
    198a:	8f 61       	ori	r24, 0x1F	; 31
    198c:	84 bb       	out	0x14, r24	; 20
	
	CANInit();
    198e:	0e 94 e2 00 	call	0x1c4	; 0x1c4 <CANInit>

	#if HAS_200HZ|HAS_100HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    1992:	82 e0       	ldi	r24, 0x02	; 2
    1994:	60 e0       	ldi	r22, 0x00	; 0
    1996:	0e 94 45 0e 	call	0x1c8a	; 0x1c8a <Timer1_init>
	#if HAS_10HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
	#endif

	#if HAS_200HZ
	TIMER_Timer1_OCR1A_on();
    199a:	0e 94 4f 0e 	call	0x1c9e	; 0x1c9e <TIMER_Timer1_OCR1A_on>
	#if HAS_100HZ
	TIMER_Timer1_OCR1B_on();
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1C_on();
    199e:	0e 94 6f 0e 	call	0x1cde	; 0x1cde <TIMER_Timer1_OCR1C_on>
	DDRF=0x00;
	PORTF=0x00;
	ADInit(MCM_ADC_PRESCALER, TRUE);
	#endif

	InitWDT();
    19a2:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <InitWDT>

	EventAddEvent(EVENT_INIT);
    19a6:	80 e0       	ldi	r24, 0x00	; 0
    19a8:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <EventAddEvent>
	#if HAS_LEDS
	led_init();
	#endif
		

}
    19ac:	08 95       	ret

000019ae <main_deinit>:

void main_deinit(){
	
}
    19ae:	08 95       	ret

000019b0 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    19b0:	1f 92       	push	r1
    19b2:	0f 92       	push	r0
    19b4:	0f b6       	in	r0, 0x3f	; 63
    19b6:	0f 92       	push	r0
    19b8:	11 24       	eor	r1, r1
	return;
}
    19ba:	0f 90       	pop	r0
    19bc:	0f be       	out	0x3f, r0	; 63
    19be:	0f 90       	pop	r0
    19c0:	1f 90       	pop	r1
    19c2:	18 95       	reti

000019c4 <__vector_17>:

ISR(TIMER0_OVF_vect){
    19c4:	1f 92       	push	r1
    19c6:	0f 92       	push	r0
    19c8:	0f b6       	in	r0, 0x3f	; 63
    19ca:	0f 92       	push	r0
    19cc:	0b b6       	in	r0, 0x3b	; 59
    19ce:	0f 92       	push	r0
    19d0:	11 24       	eor	r1, r1
    19d2:	2f 93       	push	r18
    19d4:	3f 93       	push	r19
    19d6:	4f 93       	push	r20
    19d8:	5f 93       	push	r21
    19da:	6f 93       	push	r22
    19dc:	7f 93       	push	r23
    19de:	8f 93       	push	r24
    19e0:	9f 93       	push	r25
    19e2:	af 93       	push	r26
    19e4:	bf 93       	push	r27
    19e6:	ef 93       	push	r30
    19e8:	ff 93       	push	r31
	EventAddEvent(EVENT_PWM);
    19ea:	87 e0       	ldi	r24, 0x07	; 7
    19ec:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <EventAddEvent>
	return;
}
    19f0:	ff 91       	pop	r31
    19f2:	ef 91       	pop	r30
    19f4:	bf 91       	pop	r27
    19f6:	af 91       	pop	r26
    19f8:	9f 91       	pop	r25
    19fa:	8f 91       	pop	r24
    19fc:	7f 91       	pop	r23
    19fe:	6f 91       	pop	r22
    1a00:	5f 91       	pop	r21
    1a02:	4f 91       	pop	r20
    1a04:	3f 91       	pop	r19
    1a06:	2f 91       	pop	r18
    1a08:	0f 90       	pop	r0
    1a0a:	0b be       	out	0x3b, r0	; 59
    1a0c:	0f 90       	pop	r0
    1a0e:	0f be       	out	0x3f, r0	; 63
    1a10:	0f 90       	pop	r0
    1a12:	1f 90       	pop	r1
    1a14:	18 95       	reti

00001a16 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    1a16:	1f 92       	push	r1
    1a18:	0f 92       	push	r0
    1a1a:	0f b6       	in	r0, 0x3f	; 63
    1a1c:	0f 92       	push	r0
    1a1e:	0b b6       	in	r0, 0x3b	; 59
    1a20:	0f 92       	push	r0
    1a22:	11 24       	eor	r1, r1
    1a24:	2f 93       	push	r18
    1a26:	3f 93       	push	r19
    1a28:	4f 93       	push	r20
    1a2a:	5f 93       	push	r21
    1a2c:	6f 93       	push	r22
    1a2e:	7f 93       	push	r23
    1a30:	8f 93       	push	r24
    1a32:	9f 93       	push	r25
    1a34:	af 93       	push	r26
    1a36:	bf 93       	push	r27
    1a38:	ef 93       	push	r30
    1a3a:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    1a3c:	e8 e8       	ldi	r30, 0x88	; 136
    1a3e:	f0 e0       	ldi	r31, 0x00	; 0
    1a40:	80 81       	ld	r24, Z
    1a42:	91 81       	ldd	r25, Z+1	; 0x01
    1a44:	80 5f       	subi	r24, 0xF0	; 240
    1a46:	98 4d       	sbci	r25, 0xD8	; 216
    1a48:	91 83       	std	Z+1, r25	; 0x01
    1a4a:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    1a4c:	81 e0       	ldi	r24, 0x01	; 1
    1a4e:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <EventAddEvent>
	return;
}
    1a52:	ff 91       	pop	r31
    1a54:	ef 91       	pop	r30
    1a56:	bf 91       	pop	r27
    1a58:	af 91       	pop	r26
    1a5a:	9f 91       	pop	r25
    1a5c:	8f 91       	pop	r24
    1a5e:	7f 91       	pop	r23
    1a60:	6f 91       	pop	r22
    1a62:	5f 91       	pop	r21
    1a64:	4f 91       	pop	r20
    1a66:	3f 91       	pop	r19
    1a68:	2f 91       	pop	r18
    1a6a:	0f 90       	pop	r0
    1a6c:	0b be       	out	0x3b, r0	; 59
    1a6e:	0f 90       	pop	r0
    1a70:	0f be       	out	0x3f, r0	; 63
    1a72:	0f 90       	pop	r0
    1a74:	1f 90       	pop	r1
    1a76:	18 95       	reti

00001a78 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    1a78:	1f 92       	push	r1
    1a7a:	0f 92       	push	r0
    1a7c:	0f b6       	in	r0, 0x3f	; 63
    1a7e:	0f 92       	push	r0
    1a80:	0b b6       	in	r0, 0x3b	; 59
    1a82:	0f 92       	push	r0
    1a84:	11 24       	eor	r1, r1
    1a86:	2f 93       	push	r18
    1a88:	3f 93       	push	r19
    1a8a:	4f 93       	push	r20
    1a8c:	5f 93       	push	r21
    1a8e:	6f 93       	push	r22
    1a90:	7f 93       	push	r23
    1a92:	8f 93       	push	r24
    1a94:	9f 93       	push	r25
    1a96:	af 93       	push	r26
    1a98:	bf 93       	push	r27
    1a9a:	ef 93       	push	r30
    1a9c:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    1a9e:	ea e8       	ldi	r30, 0x8A	; 138
    1aa0:	f0 e0       	ldi	r31, 0x00	; 0
    1aa2:	80 81       	ld	r24, Z
    1aa4:	91 81       	ldd	r25, Z+1	; 0x01
    1aa6:	80 5e       	subi	r24, 0xE0	; 224
    1aa8:	91 4b       	sbci	r25, 0xB1	; 177
    1aaa:	91 83       	std	Z+1, r25	; 0x01
    1aac:	80 83       	st	Z, r24
	EventAddEvent(EVENT_100HZ);
    1aae:	82 e0       	ldi	r24, 0x02	; 2
    1ab0:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <EventAddEvent>
	return;
}
    1ab4:	ff 91       	pop	r31
    1ab6:	ef 91       	pop	r30
    1ab8:	bf 91       	pop	r27
    1aba:	af 91       	pop	r26
    1abc:	9f 91       	pop	r25
    1abe:	8f 91       	pop	r24
    1ac0:	7f 91       	pop	r23
    1ac2:	6f 91       	pop	r22
    1ac4:	5f 91       	pop	r21
    1ac6:	4f 91       	pop	r20
    1ac8:	3f 91       	pop	r19
    1aca:	2f 91       	pop	r18
    1acc:	0f 90       	pop	r0
    1ace:	0b be       	out	0x3b, r0	; 59
    1ad0:	0f 90       	pop	r0
    1ad2:	0f be       	out	0x3f, r0	; 63
    1ad4:	0f 90       	pop	r0
    1ad6:	1f 90       	pop	r1
    1ad8:	18 95       	reti

00001ada <__vector_14>:

ISR(TIMER1_COMPC_vect){
    1ada:	1f 92       	push	r1
    1adc:	0f 92       	push	r0
    1ade:	0f b6       	in	r0, 0x3f	; 63
    1ae0:	0f 92       	push	r0
    1ae2:	0b b6       	in	r0, 0x3b	; 59
    1ae4:	0f 92       	push	r0
    1ae6:	11 24       	eor	r1, r1
    1ae8:	2f 93       	push	r18
    1aea:	3f 93       	push	r19
    1aec:	4f 93       	push	r20
    1aee:	5f 93       	push	r21
    1af0:	6f 93       	push	r22
    1af2:	7f 93       	push	r23
    1af4:	8f 93       	push	r24
    1af6:	9f 93       	push	r25
    1af8:	af 93       	push	r26
    1afa:	bf 93       	push	r27
    1afc:	ef 93       	push	r30
    1afe:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    1b00:	ec e8       	ldi	r30, 0x8C	; 140
    1b02:	f0 e0       	ldi	r31, 0x00	; 0
    1b04:	80 81       	ld	r24, Z
    1b06:	91 81       	ldd	r25, Z+1	; 0x01
    1b08:	80 5c       	subi	r24, 0xC0	; 192
    1b0a:	93 46       	sbci	r25, 0x63	; 99
    1b0c:	91 83       	std	Z+1, r25	; 0x01
    1b0e:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    1b10:	83 e0       	ldi	r24, 0x03	; 3
    1b12:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <EventAddEvent>
	return;
}
    1b16:	ff 91       	pop	r31
    1b18:	ef 91       	pop	r30
    1b1a:	bf 91       	pop	r27
    1b1c:	af 91       	pop	r26
    1b1e:	9f 91       	pop	r25
    1b20:	8f 91       	pop	r24
    1b22:	7f 91       	pop	r23
    1b24:	6f 91       	pop	r22
    1b26:	5f 91       	pop	r21
    1b28:	4f 91       	pop	r20
    1b2a:	3f 91       	pop	r19
    1b2c:	2f 91       	pop	r18
    1b2e:	0f 90       	pop	r0
    1b30:	0b be       	out	0x3b, r0	; 59
    1b32:	0f 90       	pop	r0
    1b34:	0f be       	out	0x3f, r0	; 63
    1b36:	0f 90       	pop	r0
    1b38:	1f 90       	pop	r1
    1b3a:	18 95       	reti

00001b3c <__vector_28>:

ISR(TIMER3_COMPA_vect){
    1b3c:	1f 92       	push	r1
    1b3e:	0f 92       	push	r0
    1b40:	0f b6       	in	r0, 0x3f	; 63
    1b42:	0f 92       	push	r0
    1b44:	0b b6       	in	r0, 0x3b	; 59
    1b46:	0f 92       	push	r0
    1b48:	11 24       	eor	r1, r1
    1b4a:	2f 93       	push	r18
    1b4c:	3f 93       	push	r19
    1b4e:	4f 93       	push	r20
    1b50:	5f 93       	push	r21
    1b52:	6f 93       	push	r22
    1b54:	7f 93       	push	r23
    1b56:	8f 93       	push	r24
    1b58:	9f 93       	push	r25
    1b5a:	af 93       	push	r26
    1b5c:	bf 93       	push	r27
    1b5e:	ef 93       	push	r30
    1b60:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    1b62:	e8 e9       	ldi	r30, 0x98	; 152
    1b64:	f0 e0       	ldi	r31, 0x00	; 0
    1b66:	80 81       	ld	r24, Z
    1b68:	91 81       	ldd	r25, Z+1	; 0x01
    1b6a:	88 55       	subi	r24, 0x58	; 88
    1b6c:	9e 49       	sbci	r25, 0x9E	; 158
    1b6e:	91 83       	std	Z+1, r25	; 0x01
    1b70:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    1b72:	84 e0       	ldi	r24, 0x04	; 4
    1b74:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <EventAddEvent>
	return;
}
    1b78:	ff 91       	pop	r31
    1b7a:	ef 91       	pop	r30
    1b7c:	bf 91       	pop	r27
    1b7e:	af 91       	pop	r26
    1b80:	9f 91       	pop	r25
    1b82:	8f 91       	pop	r24
    1b84:	7f 91       	pop	r23
    1b86:	6f 91       	pop	r22
    1b88:	5f 91       	pop	r21
    1b8a:	4f 91       	pop	r20
    1b8c:	3f 91       	pop	r19
    1b8e:	2f 91       	pop	r18
    1b90:	0f 90       	pop	r0
    1b92:	0b be       	out	0x3b, r0	; 59
    1b94:	0f 90       	pop	r0
    1b96:	0f be       	out	0x3f, r0	; 63
    1b98:	0f 90       	pop	r0
    1b9a:	1f 90       	pop	r1
    1b9c:	18 95       	reti

00001b9e <__vector_29>:

ISR(TIMER3_COMPB_vect){
    1b9e:	1f 92       	push	r1
    1ba0:	0f 92       	push	r0
    1ba2:	0f b6       	in	r0, 0x3f	; 63
    1ba4:	0f 92       	push	r0
    1ba6:	0b b6       	in	r0, 0x3b	; 59
    1ba8:	0f 92       	push	r0
    1baa:	11 24       	eor	r1, r1
    1bac:	2f 93       	push	r18
    1bae:	3f 93       	push	r19
    1bb0:	4f 93       	push	r20
    1bb2:	5f 93       	push	r21
    1bb4:	6f 93       	push	r22
    1bb6:	7f 93       	push	r23
    1bb8:	8f 93       	push	r24
    1bba:	9f 93       	push	r25
    1bbc:	af 93       	push	r26
    1bbe:	bf 93       	push	r27
    1bc0:	ef 93       	push	r30
    1bc2:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    1bc4:	ea e9       	ldi	r30, 0x9A	; 154
    1bc6:	f0 e0       	ldi	r31, 0x00	; 0
    1bc8:	80 81       	ld	r24, Z
    1bca:	91 81       	ldd	r25, Z+1	; 0x01
    1bcc:	80 5b       	subi	r24, 0xB0	; 176
    1bce:	9c 43       	sbci	r25, 0x3C	; 60
    1bd0:	91 83       	std	Z+1, r25	; 0x01
    1bd2:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    1bd4:	85 e0       	ldi	r24, 0x05	; 5
    1bd6:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <EventAddEvent>
	return;
}
    1bda:	ff 91       	pop	r31
    1bdc:	ef 91       	pop	r30
    1bde:	bf 91       	pop	r27
    1be0:	af 91       	pop	r26
    1be2:	9f 91       	pop	r25
    1be4:	8f 91       	pop	r24
    1be6:	7f 91       	pop	r23
    1be8:	6f 91       	pop	r22
    1bea:	5f 91       	pop	r21
    1bec:	4f 91       	pop	r20
    1bee:	3f 91       	pop	r19
    1bf0:	2f 91       	pop	r18
    1bf2:	0f 90       	pop	r0
    1bf4:	0b be       	out	0x3b, r0	; 59
    1bf6:	0f 90       	pop	r0
    1bf8:	0f be       	out	0x3f, r0	; 63
    1bfa:	0f 90       	pop	r0
    1bfc:	1f 90       	pop	r1
    1bfe:	18 95       	reti

00001c00 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    1c00:	1f 92       	push	r1
    1c02:	0f 92       	push	r0
    1c04:	0f b6       	in	r0, 0x3f	; 63
    1c06:	0f 92       	push	r0
    1c08:	0b b6       	in	r0, 0x3b	; 59
    1c0a:	0f 92       	push	r0
    1c0c:	11 24       	eor	r1, r1
    1c0e:	2f 93       	push	r18
    1c10:	3f 93       	push	r19
    1c12:	4f 93       	push	r20
    1c14:	5f 93       	push	r21
    1c16:	6f 93       	push	r22
    1c18:	7f 93       	push	r23
    1c1a:	8f 93       	push	r24
    1c1c:	9f 93       	push	r25
    1c1e:	af 93       	push	r26
    1c20:	bf 93       	push	r27
    1c22:	ef 93       	push	r30
    1c24:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    1c26:	ec e9       	ldi	r30, 0x9C	; 156
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	91 81       	ldd	r25, Z+1	; 0x01
    1c2e:	8c 5d       	subi	r24, 0xDC	; 220
    1c30:	9b 40       	sbci	r25, 0x0B	; 11
    1c32:	91 83       	std	Z+1, r25	; 0x01
    1c34:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    1c36:	86 e0       	ldi	r24, 0x06	; 6
    1c38:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <EventAddEvent>
	return;
}
    1c3c:	ff 91       	pop	r31
    1c3e:	ef 91       	pop	r30
    1c40:	bf 91       	pop	r27
    1c42:	af 91       	pop	r26
    1c44:	9f 91       	pop	r25
    1c46:	8f 91       	pop	r24
    1c48:	7f 91       	pop	r23
    1c4a:	6f 91       	pop	r22
    1c4c:	5f 91       	pop	r21
    1c4e:	4f 91       	pop	r20
    1c50:	3f 91       	pop	r19
    1c52:	2f 91       	pop	r18
    1c54:	0f 90       	pop	r0
    1c56:	0b be       	out	0x3b, r0	; 59
    1c58:	0f 90       	pop	r0
    1c5a:	0f be       	out	0x3f, r0	; 63
    1c5c:	0f 90       	pop	r0
    1c5e:	1f 90       	pop	r1
    1c60:	18 95       	reti

00001c62 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    1c62:	1f 92       	push	r1
    1c64:	0f 92       	push	r0
    1c66:	0f b6       	in	r0, 0x3f	; 63
    1c68:	0f 92       	push	r0
    1c6a:	11 24       	eor	r1, r1
    1c6c:	0f 90       	pop	r0
    1c6e:	0f be       	out	0x3f, r0	; 63
    1c70:	0f 90       	pop	r0
    1c72:	1f 90       	pop	r1
    1c74:	18 95       	reti

00001c76 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    1c76:	1f 92       	push	r1
    1c78:	0f 92       	push	r0
    1c7a:	0f b6       	in	r0, 0x3f	; 63
    1c7c:	0f 92       	push	r0
    1c7e:	11 24       	eor	r1, r1
    1c80:	0f 90       	pop	r0
    1c82:	0f be       	out	0x3f, r0	; 63
    1c84:	0f 90       	pop	r0
    1c86:	1f 90       	pop	r1
    1c88:	18 95       	reti

00001c8a <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    1c8a:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    1c8e:	60 93 6f 00 	sts	0x006F, r22
}
    1c92:	08 95       	ret

00001c94 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    1c94:	80 93 91 00 	sts	0x0091, r24
	
	TIMSK3 = (interruptOverflow<<TOIE3);
    1c98:	60 93 71 00 	sts	0x0071, r22
}
    1c9c:	08 95       	ret

00001c9e <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    1c9e:	80 91 84 00 	lds	r24, 0x0084
    1ca2:	90 91 85 00 	lds	r25, 0x0085
    1ca6:	80 5f       	subi	r24, 0xF0	; 240
    1ca8:	98 4d       	sbci	r25, 0xD8	; 216
    1caa:	90 93 89 00 	sts	0x0089, r25
    1cae:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    1cb2:	ef e6       	ldi	r30, 0x6F	; 111
    1cb4:	f0 e0       	ldi	r31, 0x00	; 0
    1cb6:	80 81       	ld	r24, Z
    1cb8:	82 60       	ori	r24, 0x02	; 2
    1cba:	80 83       	st	Z, r24
}
    1cbc:	08 95       	ret

00001cbe <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    1cbe:	80 91 84 00 	lds	r24, 0x0084
    1cc2:	90 91 85 00 	lds	r25, 0x0085
    1cc6:	80 5e       	subi	r24, 0xE0	; 224
    1cc8:	91 4b       	sbci	r25, 0xB1	; 177
    1cca:	90 93 8b 00 	sts	0x008B, r25
    1cce:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    1cd2:	ef e6       	ldi	r30, 0x6F	; 111
    1cd4:	f0 e0       	ldi	r31, 0x00	; 0
    1cd6:	80 81       	ld	r24, Z
    1cd8:	84 60       	ori	r24, 0x04	; 4
    1cda:	80 83       	st	Z, r24
}
    1cdc:	08 95       	ret

00001cde <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    1cde:	80 91 84 00 	lds	r24, 0x0084
    1ce2:	90 91 85 00 	lds	r25, 0x0085
    1ce6:	80 5c       	subi	r24, 0xC0	; 192
    1ce8:	93 46       	sbci	r25, 0x63	; 99
    1cea:	90 93 8d 00 	sts	0x008D, r25
    1cee:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    1cf2:	ef e6       	ldi	r30, 0x6F	; 111
    1cf4:	f0 e0       	ldi	r31, 0x00	; 0
    1cf6:	80 81       	ld	r24, Z
    1cf8:	88 60       	ori	r24, 0x08	; 8
    1cfa:	80 83       	st	Z, r24
}
    1cfc:	08 95       	ret

00001cfe <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    1cfe:	80 91 94 00 	lds	r24, 0x0094
    1d02:	90 91 95 00 	lds	r25, 0x0095
    1d06:	88 55       	subi	r24, 0x58	; 88
    1d08:	9e 49       	sbci	r25, 0x9E	; 158
    1d0a:	90 93 99 00 	sts	0x0099, r25
    1d0e:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    1d12:	e1 e7       	ldi	r30, 0x71	; 113
    1d14:	f0 e0       	ldi	r31, 0x00	; 0
    1d16:	80 81       	ld	r24, Z
    1d18:	82 60       	ori	r24, 0x02	; 2
    1d1a:	80 83       	st	Z, r24
}
    1d1c:	08 95       	ret

00001d1e <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    1d1e:	80 91 94 00 	lds	r24, 0x0094
    1d22:	90 91 95 00 	lds	r25, 0x0095
    1d26:	80 5b       	subi	r24, 0xB0	; 176
    1d28:	9c 43       	sbci	r25, 0x3C	; 60
    1d2a:	90 93 9b 00 	sts	0x009B, r25
    1d2e:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    1d32:	e1 e7       	ldi	r30, 0x71	; 113
    1d34:	f0 e0       	ldi	r31, 0x00	; 0
    1d36:	80 81       	ld	r24, Z
    1d38:	84 60       	ori	r24, 0x04	; 4
    1d3a:	80 83       	st	Z, r24
}
    1d3c:	08 95       	ret

00001d3e <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    1d3e:	80 91 94 00 	lds	r24, 0x0094
    1d42:	90 91 95 00 	lds	r25, 0x0095
    1d46:	8c 5d       	subi	r24, 0xDC	; 220
    1d48:	9b 40       	sbci	r25, 0x0B	; 11
    1d4a:	90 93 9d 00 	sts	0x009D, r25
    1d4e:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    1d52:	e1 e7       	ldi	r30, 0x71	; 113
    1d54:	f0 e0       	ldi	r31, 0x00	; 0
    1d56:	80 81       	ld	r24, Z
    1d58:	88 60       	ori	r24, 0x08	; 8
    1d5a:	80 83       	st	Z, r24
}
    1d5c:	08 95       	ret

00001d5e <PWM_init>:

void PWM_init(void){
	pwmVal=0xFF;
    1d5e:	8f ef       	ldi	r24, 0xFF	; 255
    1d60:	90 e0       	ldi	r25, 0x00	; 0
    1d62:	90 93 17 01 	sts	0x0117, r25
    1d66:	80 93 16 01 	sts	0x0116, r24
	OCR0A=0xFF;
    1d6a:	8f ef       	ldi	r24, 0xFF	; 255
    1d6c:	87 bd       	out	0x27, r24	; 39
	TCCR0A=0b01111010;
    1d6e:	8a e7       	ldi	r24, 0x7A	; 122
    1d70:	84 bd       	out	0x24, r24	; 36
	TIMSK0|=(0<<OCIE0A)|(1<<TOIE0);
    1d72:	ee e6       	ldi	r30, 0x6E	; 110
    1d74:	f0 e0       	ldi	r31, 0x00	; 0
    1d76:	80 81       	ld	r24, Z
    1d78:	81 60       	ori	r24, 0x01	; 1
    1d7a:	80 83       	st	Z, r24
}
    1d7c:	08 95       	ret

00001d7e <TIMER_SetPWMVal>:

void TIMER_SetPWMVal(U8 pwm){
	delta=((S16)pwm-pwmVal);
    1d7e:	68 2f       	mov	r22, r24
    1d80:	70 e0       	ldi	r23, 0x00	; 0
    1d82:	40 91 16 01 	lds	r20, 0x0116
    1d86:	50 91 17 01 	lds	r21, 0x0117
    1d8a:	cb 01       	movw	r24, r22
    1d8c:	84 1b       	sub	r24, r20
    1d8e:	95 0b       	sbc	r25, r21
	pwmVal=pwmVal+delta/4;
    1d90:	9c 01       	movw	r18, r24
    1d92:	12 f4       	brpl	.+4      	; 0x1d98 <TIMER_SetPWMVal+0x1a>
    1d94:	2d 5f       	subi	r18, 0xFD	; 253
    1d96:	3f 4f       	sbci	r19, 0xFF	; 255
    1d98:	35 95       	asr	r19
    1d9a:	27 95       	ror	r18
    1d9c:	35 95       	asr	r19
    1d9e:	27 95       	ror	r18
    1da0:	24 0f       	add	r18, r20
    1da2:	35 1f       	adc	r19, r21
    1da4:	30 93 17 01 	sts	0x0117, r19
    1da8:	20 93 16 01 	sts	0x0116, r18
	delta=(S16)pwm+delta/2;
    1dac:	9c 01       	movw	r18, r24
    1dae:	99 23       	and	r25, r25
    1db0:	14 f4       	brge	.+4      	; 0x1db6 <TIMER_SetPWMVal+0x38>
    1db2:	2f 5f       	subi	r18, 0xFF	; 255
    1db4:	3f 4f       	sbci	r19, 0xFF	; 255
    1db6:	35 95       	asr	r19
    1db8:	27 95       	ror	r18
    1dba:	62 0f       	add	r22, r18
    1dbc:	73 1f       	adc	r23, r19
    1dbe:	70 93 19 01 	sts	0x0119, r23
    1dc2:	60 93 18 01 	sts	0x0118, r22
	if(delta>255){
    1dc6:	6f 3f       	cpi	r22, 0xFF	; 255
    1dc8:	71 05       	cpc	r23, r1
    1dca:	21 f0       	breq	.+8      	; 0x1dd4 <TIMER_SetPWMVal+0x56>
    1dcc:	1c f0       	brlt	.+6      	; 0x1dd4 <TIMER_SetPWMVal+0x56>
		OCR0A=255;
    1dce:	8f ef       	ldi	r24, 0xFF	; 255
    1dd0:	87 bd       	out	0x27, r24	; 39
    1dd2:	08 95       	ret
	}else if(delta<0){
    1dd4:	77 23       	and	r23, r23
    1dd6:	14 f4       	brge	.+4      	; 0x1ddc <TIMER_SetPWMVal+0x5e>
		OCR0A=0;
    1dd8:	17 bc       	out	0x27, r1	; 39
    1dda:	08 95       	ret
	}else{
		OCR0A=delta;
    1ddc:	67 bd       	out	0x27, r22	; 39
    1dde:	08 95       	ret

00001de0 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    1de0:	2b e0       	ldi	r18, 0x0B	; 11
    1de2:	88 e1       	ldi	r24, 0x18	; 24
    1de4:	90 e0       	ldi	r25, 0x00	; 0
    1de6:	0f b6       	in	r0, 0x3f	; 63
    1de8:	f8 94       	cli
    1dea:	a8 95       	wdr
    1dec:	80 93 60 00 	sts	0x0060, r24
    1df0:	0f be       	out	0x3f, r0	; 63
    1df2:	20 93 60 00 	sts	0x0060, r18
}
    1df6:	08 95       	ret

00001df8 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    1df8:	04 b6       	in	r0, 0x34	; 52
    1dfa:	03 fe       	sbrs	r0, 3
    1dfc:	06 c0       	rjmp	.+12     	; 0x1e0a <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    1dfe:	84 b7       	in	r24, 0x34	; 52
    1e00:	87 7f       	andi	r24, 0xF7	; 247
    1e02:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    1e04:	80 e1       	ldi	r24, 0x10	; 16
    1e06:	0e 94 66 0b 	call	0x16cc	; 0x16cc <AddError>
	}
}
    1e0a:	08 95       	ret

00001e0c <__divmodhi4>:
    1e0c:	97 fb       	bst	r25, 7
    1e0e:	09 2e       	mov	r0, r25
    1e10:	07 26       	eor	r0, r23
    1e12:	0a d0       	rcall	.+20     	; 0x1e28 <__divmodhi4_neg1>
    1e14:	77 fd       	sbrc	r23, 7
    1e16:	04 d0       	rcall	.+8      	; 0x1e20 <__divmodhi4_neg2>
    1e18:	0c d0       	rcall	.+24     	; 0x1e32 <__udivmodhi4>
    1e1a:	06 d0       	rcall	.+12     	; 0x1e28 <__divmodhi4_neg1>
    1e1c:	00 20       	and	r0, r0
    1e1e:	1a f4       	brpl	.+6      	; 0x1e26 <__divmodhi4_exit>

00001e20 <__divmodhi4_neg2>:
    1e20:	70 95       	com	r23
    1e22:	61 95       	neg	r22
    1e24:	7f 4f       	sbci	r23, 0xFF	; 255

00001e26 <__divmodhi4_exit>:
    1e26:	08 95       	ret

00001e28 <__divmodhi4_neg1>:
    1e28:	f6 f7       	brtc	.-4      	; 0x1e26 <__divmodhi4_exit>
    1e2a:	90 95       	com	r25
    1e2c:	81 95       	neg	r24
    1e2e:	9f 4f       	sbci	r25, 0xFF	; 255
    1e30:	08 95       	ret

00001e32 <__udivmodhi4>:
    1e32:	aa 1b       	sub	r26, r26
    1e34:	bb 1b       	sub	r27, r27
    1e36:	51 e1       	ldi	r21, 0x11	; 17
    1e38:	07 c0       	rjmp	.+14     	; 0x1e48 <__udivmodhi4_ep>

00001e3a <__udivmodhi4_loop>:
    1e3a:	aa 1f       	adc	r26, r26
    1e3c:	bb 1f       	adc	r27, r27
    1e3e:	a6 17       	cp	r26, r22
    1e40:	b7 07       	cpc	r27, r23
    1e42:	10 f0       	brcs	.+4      	; 0x1e48 <__udivmodhi4_ep>
    1e44:	a6 1b       	sub	r26, r22
    1e46:	b7 0b       	sbc	r27, r23

00001e48 <__udivmodhi4_ep>:
    1e48:	88 1f       	adc	r24, r24
    1e4a:	99 1f       	adc	r25, r25
    1e4c:	5a 95       	dec	r21
    1e4e:	a9 f7       	brne	.-22     	; 0x1e3a <__udivmodhi4_loop>
    1e50:	80 95       	com	r24
    1e52:	90 95       	com	r25
    1e54:	bc 01       	movw	r22, r24
    1e56:	cd 01       	movw	r24, r26
    1e58:	08 95       	ret

00001e5a <_exit>:
    1e5a:	f8 94       	cli

00001e5c <__stop_program>:
    1e5c:	ff cf       	rjmp	.-2      	; 0x1e5c <__stop_program>
