top: mips_16

include_all_verilog_files: True

clocks:
  - name: clk
    period: 100
