Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 14 07:49:05 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_7seg_v3_control_sets_placed.rpt
| Design       : top_module_7seg_v3
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             117 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------+------------------------------------------+------------------+----------------+
|             Clock Signal             |        Enable Signal        |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------+------------------------------------------+------------------+----------------+
|  module_rgb/rgb/rgb_reg[2]_i_2_n_0   |                             |                                          |                1 |              3 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                             |                                          |                2 |              6 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                             | reset_pi_IBUF                            |                4 |              7 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | clock_divider/Display1      | reset_pi_IBUF                            |                8 |             28 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                             | clock_divider/counter[31]                |                8 |             31 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                             | module_rgb/rgb/digit_timer[0]_i_1__0_n_0 |                8 |             32 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                             | seg7_control/digit_timer[0]_i_1_n_0      |                8 |             32 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | clock_divider/E[0]          | reset_pi_IBUF                            |               14 |             32 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | registros/register_pp1/E[0] | reset_pi_IBUF                            |               25 |             57 |
+--------------------------------------+-----------------------------+------------------------------------------+------------------+----------------+


