===== 506 SMP Simulator Configuration =====
L1_SIZE:		2097152
L1_ASSOC:        8
L1_BLOCKSIZE:    64
NUMBER OF PROCESSORS:16
COHERENCE PROTOCOL:  MSI
TRACE FILE:          CGaw
===== Simulation results (Cache_0)	=====
01. number of reads:                             634644
02. number of read misses:                       2378
03. number of writes:                            348381
04. number of write misses:                      11013
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      2378
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     2314
11. number of invalid to modified (INV->MOD):    11013
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_1)	=====
01. number of reads:                             1469
02. number of read misses:                       138
03. number of writes:                            650
04. number of write misses:                      14
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      138
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     20
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          7
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_2)	=====
01. number of reads:                             1468
02. number of read misses:                       138
03. number of writes:                            650
04. number of write misses:                      14
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      138
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     20
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      6
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     6
19. number of flushes:                           7
===== Simulation results (Cache_3)	=====
01. number of reads:                             1475
02. number of read misses:                       139
03. number of writes:                            650
04. number of write misses:                      14
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      139
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     21
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      11
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     11
19. number of flushes:                           7
===== Simulation results (Cache_4)	=====
01. number of reads:                             1466
02. number of read misses:                       139
03. number of writes:                            650
04. number of write misses:                      14
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      139
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     20
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      16
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     16
19. number of flushes:                           7
===== Simulation results (Cache_5)	=====
01. number of reads:                             1470
02. number of read misses:                       140
03. number of writes:                            650
04. number of write misses:                      14
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      140
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     20
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      21
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     21
19. number of flushes:                           7
===== Simulation results (Cache_6)	=====
01. number of reads:                             1469
02. number of read misses:                       141
03. number of writes:                            650
04. number of write misses:                      14
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      141
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     20
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      26
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     26
19. number of flushes:                           7
===== Simulation results (Cache_7)	=====
01. number of reads:                             1482
02. number of read misses:                       140
03. number of writes:                            650
04. number of write misses:                      14
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      140
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     20
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      31
16. number of cache to cache transfers:          7
17. number of interventions:                     7
18. number of invalidations:                     31
19. number of flushes:                           7
===== Simulation results (Cache_8)	=====
01. number of reads:                             1476
02. number of read misses:                       139
03. number of writes:                            650
04. number of write misses:                      14
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      139
08. number of modified to shared (MOD->SHD):     7
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     21
11. number of invalid to modified (INV->MOD):    14
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      36
16. number of cache to cache transfers:          0
17. number of interventions:                     7
18. number of invalidations:                     36
19. number of flushes:                           7
===== Simulation results (Cache_9)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_10)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_11)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_12)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_13)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_14)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_15)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
