#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5652c2f9f320 .scope module, "fpu_test" "fpu_test" 2 7;
 .timescale -12 -12;
P_0x5652c2fcd240 .param/l "N" 0 2 7, +C4<00000000000000000000000001000000>;
L_0x7fd1873a4018 .functor BUFT 1, C4<01000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5652c303dc90_0 .net "A", 31 0, L_0x7fd1873a4018;  1 drivers
L_0x7fd1873a4060 .functor BUFT 1, C4<01000000110100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5652c303ddc0_0 .net "B", 31 0, L_0x7fd1873a4060;  1 drivers
v0x5652c303ded0_0 .net "R", 31 0, L_0x5652c3051020;  1 drivers
v0x5652c303dfc0_0 .var "clk", 0 0;
v0x5652c303e0b0_0 .net "done", 0 0, v0x5652c303c290_0;  1 drivers
v0x5652c303e1f0_0 .var "op", 1 0;
v0x5652c303e2b0_0 .var "rst_n", 0 0;
v0x5652c303e3a0_0 .var "start", 0 0;
S_0x5652c2ffa5b0 .scope module, "uut" "fpu" 2 28, 3 2 0, S_0x5652c2f9f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 32 "A"
    .port_info 3 /INPUT 32 "B"
    .port_info 4 /OUTPUT 32 "R"
    .port_info 5 /INPUT 2 "op"
    .port_info 6 /INPUT 1 "start"
    .port_info 7 /OUTPUT 1 "done"
v0x5652c303ce70_0 .net "A", 31 0, L_0x7fd1873a4018;  alias, 1 drivers
v0x5652c303cf50_0 .net "B", 31 0, L_0x7fd1873a4060;  alias, 1 drivers
v0x5652c303cff0_0 .net "R", 31 0, L_0x5652c3051020;  alias, 1 drivers
v0x5652c303d0c0_0 .net "alu", 0 0, v0x5652c303bfd0_0;  1 drivers
v0x5652c303d160_0 .net "carry", 0 0, L_0x5652c304f730;  1 drivers
v0x5652c303d250_0 .net "clk", 0 0, v0x5652c303dfc0_0;  1 drivers
v0x5652c303d2f0_0 .net "done", 0 0, v0x5652c303c290_0;  alias, 1 drivers
v0x5652c303d3c0_0 .net "expDiff", 7 0, L_0x5652c304e960;  1 drivers
v0x5652c303d460_0 .net "fracResult", 26 0, L_0x5652c304f240;  1 drivers
v0x5652c303d590_0 .net "normalization_src", 0 0, v0x5652c303c610_0;  1 drivers
v0x5652c303d680_0 .net "op", 1 0, v0x5652c303e1f0_0;  1 drivers
v0x5652c303d770_0 .net "rst_n", 0 0, v0x5652c303e2b0_0;  1 drivers
v0x5652c303d810_0 .net "shift", 0 0, v0x5652c303c810_0;  1 drivers
v0x5652c303d8b0_0 .net "shiftRightQtt", 7 0, v0x5652c303c8b0_0;  1 drivers
v0x5652c303d950_0 .net "shift_src", 0 0, v0x5652c303c9c0_0;  1 drivers
v0x5652c303d9f0_0 .net "smallerExpSrc", 0 0, v0x5652c303cab0_0;  1 drivers
v0x5652c303dae0_0 .net "start", 0 0, v0x5652c303e3a0_0;  1 drivers
S_0x5652c2ff8e10 .scope module, "flop" "floatingOperation" 3 19, 4 2 0, S_0x5652c2ffa5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "numA"
    .port_info 1 /INPUT 32 "numB"
    .port_info 2 /INPUT 1 "smallerExpSrc"
    .port_info 3 /INPUT 8 "shiftRightQtt"
    .port_info 4 /INPUT 2 "operation"
    .port_info 5 /INPUT 1 "normalization_src"
    .port_info 6 /INPUT 1 "shift_src"
    .port_info 7 /INPUT 1 "shift"
    .port_info 8 /INPUT 1 "alu"
    .port_info 9 /OUTPUT 8 "expDiff"
    .port_info 10 /OUTPUT 27 "fracResult"
    .port_info 11 /OUTPUT 32 "result"
    .port_info 12 /OUTPUT 1 "carry"
P_0x5652c2ff9b00 .param/l "bias" 1 4 22, +C4<00000000000000000000000001111111>;
L_0x5652c304f240 .functor BUFZ 27, L_0x5652c304fbd0, C4<000000000000000000000000000>, C4<000000000000000000000000000>, C4<000000000000000000000000000>;
L_0x7fd1873a4210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5652c3039940_0 .net/2u *"_s24", 0 0, L_0x7fd1873a4210;  1 drivers
L_0x7fd1873a4258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5652c3039a20_0 .net/2u *"_s26", 2 0, L_0x7fd1873a4258;  1 drivers
v0x5652c3039b00_0 .net *"_s37", 22 0, L_0x5652c3050ef0;  1 drivers
v0x5652c3039bc0_0 .net "alu", 0 0, v0x5652c303bfd0_0;  alias, 1 drivers
v0x5652c3039c90_0 .net "bigAluResult", 26 0, L_0x5652c304f870;  1 drivers
v0x5652c3039d80_0 .net "biggerExp", 7 0, L_0x5652c304ec50;  1 drivers
v0x5652c3039e40_0 .net "carry", 0 0, L_0x5652c304f730;  alias, 1 drivers
v0x5652c3039f10_0 .net "expA", 7 0, L_0x5652c304e670;  1 drivers
v0x5652c3039fe0_0 .net "expB", 7 0, L_0x5652c304e710;  1 drivers
v0x5652c303a0b0_0 .net "expDiff", 7 0, L_0x5652c304e960;  alias, 1 drivers
v0x5652c303a180_0 .net "expNorm", 7 0, v0x5652c3037dd0_0;  1 drivers
v0x5652c303a220_0 .net "expRounded", 7 0, L_0x5652c2fae9e0;  1 drivers
v0x5652c303a2e0_0 .net "expToNorm", 7 0, L_0x5652c304fd90;  1 drivers
v0x5652c303a3b0_0 .net "fracA", 22 0, L_0x5652c304e7e0;  1 drivers
v0x5652c303a470_0 .net "fracB", 22 0, L_0x5652c304e880;  1 drivers
v0x5652c303a550_0 .net "fracResult", 26 0, L_0x5652c304f240;  alias, 1 drivers
v0x5652c303a630_0 .net "fracShifted", 26 0, v0x5652c30396f0_0;  1 drivers
v0x5652c303a850_0 .net "fracToShift", 22 0, L_0x5652c304edd0;  1 drivers
v0x5652c303a910_0 .net "fractToNorm", 26 0, L_0x5652c304fbd0;  1 drivers
v0x5652c303a9e0_0 .net "fractionNorm", 26 0, v0x5652c3037f90_0;  1 drivers
v0x5652c303aad0_0 .net "fractionRounded", 26 0, L_0x5652c2fae8f0;  1 drivers
v0x5652c303ab90_0 .net "normalization_src", 0 0, v0x5652c303c610_0;  alias, 1 drivers
v0x5652c303ac30_0 .net "num2", 22 0, L_0x5652c304ef60;  1 drivers
v0x5652c303ad10_0 .net "numA", 31 0, L_0x7fd1873a4018;  alias, 1 drivers
v0x5652c303adf0_0 .net "numB", 31 0, L_0x7fd1873a4060;  alias, 1 drivers
v0x5652c303aed0_0 .net "operation", 1 0, v0x5652c303e1f0_0;  alias, 1 drivers
v0x5652c303afc0_0 .net "result", 31 0, L_0x5652c3051020;  alias, 1 drivers
v0x5652c303b080_0 .net "shift", 0 0, v0x5652c303c810_0;  alias, 1 drivers
v0x5652c303b150_0 .net "shiftRightQtt", 7 0, v0x5652c303c8b0_0;  alias, 1 drivers
v0x5652c303b220_0 .net "shift_src", 0 0, v0x5652c303c9c0_0;  alias, 1 drivers
v0x5652c303b2f0_0 .net "sign1", 0 0, L_0x5652c304f060;  1 drivers
v0x5652c303b3c0_0 .net "sign2", 0 0, L_0x5652c304f1a0;  1 drivers
v0x5652c303b490_0 .net "signA", 0 0, L_0x5652c304e4a0;  1 drivers
v0x5652c303b530_0 .net "signB", 0 0, L_0x5652c304e540;  1 drivers
v0x5652c303b5d0_0 .net "sign_result", 0 0, v0x5652c3036800_0;  1 drivers
v0x5652c303b6a0_0 .net "smallerExp", 7 0, L_0x5652c304ea90;  1 drivers
v0x5652c303b740_0 .net "smallerExpSrc", 0 0, v0x5652c303cab0_0;  alias, 1 drivers
E_0x5652c2fadf00 .event edge, v0x5652c3037f90_0;
L_0x5652c304e4a0 .part L_0x7fd1873a4018, 31, 1;
L_0x5652c304e540 .part L_0x7fd1873a4060, 31, 1;
L_0x5652c304e670 .part L_0x7fd1873a4018, 23, 8;
L_0x5652c304e710 .part L_0x7fd1873a4060, 23, 8;
L_0x5652c304e7e0 .part L_0x7fd1873a4018, 0, 23;
L_0x5652c304e880 .part L_0x7fd1873a4060, 0, 23;
L_0x5652c304ea90 .functor MUXZ 8, L_0x5652c304e670, L_0x5652c304e710, v0x5652c303cab0_0, C4<>;
L_0x5652c304ec50 .functor MUXZ 8, L_0x5652c304e710, L_0x5652c304e670, v0x5652c303cab0_0, C4<>;
L_0x5652c304edd0 .functor MUXZ 23, L_0x5652c304e7e0, L_0x5652c304e880, v0x5652c303cab0_0, C4<>;
L_0x5652c304ef60 .functor MUXZ 23, L_0x5652c304e880, L_0x5652c304e7e0, v0x5652c303cab0_0, C4<>;
L_0x5652c304f060 .functor MUXZ 1, L_0x5652c304e540, L_0x5652c304e4a0, v0x5652c303cab0_0, C4<>;
L_0x5652c304f1a0 .functor MUXZ 1, L_0x5652c304e4a0, L_0x5652c304e540, v0x5652c303cab0_0, C4<>;
L_0x5652c304fa40 .concat [ 3 23 1 0], L_0x7fd1873a4258, L_0x5652c304ef60, L_0x7fd1873a4210;
L_0x5652c304fbd0 .functor MUXZ 27, L_0x5652c2fae8f0, L_0x5652c304f870, v0x5652c303c610_0, C4<>;
L_0x5652c304fd90 .functor MUXZ 8, L_0x5652c2fae9e0, L_0x5652c304ec50, v0x5652c303c610_0, C4<>;
L_0x5652c3050ef0 .part v0x5652c3037f90_0, 3, 23;
L_0x5652c3051020 .concat [ 23 8 1 0], L_0x5652c3050ef0, v0x5652c3037dd0_0, v0x5652c3036800_0;
S_0x5652c2ffad30 .scope module, "bigAlu" "bigALU" 4 91, 5 2 0, S_0x5652c2ff8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alu"
    .port_info 1 /INPUT 27 "input_a"
    .port_info 2 /INPUT 1 "sign_a"
    .port_info 3 /INPUT 27 "input_b"
    .port_info 4 /INPUT 1 "sign_b"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 27 "result"
    .port_info 7 /OUTPUT 1 "carry"
    .port_info 8 /OUTPUT 1 "sign_result"
P_0x5652c3004f70 .param/l "ADD" 1 5 15, C4<00>;
P_0x5652c3004fb0 .param/l "MUL" 1 5 16, C4<10>;
L_0x5652c2fd02d0 .functor XOR 1, L_0x5652c304f060, L_0x5652c304f1a0, C4<0>, C4<0>;
v0x5652c2fc0d70_0 .net *"_s0", 0 0, L_0x5652c304f410;  1 drivers
L_0x7fd1873a41c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5652c3035b50_0 .net/2u *"_s10", 0 0, L_0x7fd1873a41c8;  1 drivers
v0x5652c3035c30_0 .net *"_s13", 0 0, L_0x5652c304f690;  1 drivers
L_0x7fd1873a4138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5652c3035cf0_0 .net/2u *"_s2", 0 0, L_0x7fd1873a4138;  1 drivers
L_0x7fd1873a4180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5652c3035dd0_0 .net/2u *"_s4", 0 0, L_0x7fd1873a4180;  1 drivers
v0x5652c3035f00_0 .net *"_s8", 0 0, L_0x5652c2fd02d0;  1 drivers
v0x5652c3035fe0_0 .net "a_greater_b", 0 0, L_0x5652c304f500;  1 drivers
v0x5652c30360a0_0 .net "alu", 0 0, v0x5652c303bfd0_0;  alias, 1 drivers
v0x5652c3036160_0 .var "aux", 27 0;
v0x5652c3036240_0 .net "carry", 0 0, L_0x5652c304f730;  alias, 1 drivers
v0x5652c3036300_0 .net "input_a", 26 0, v0x5652c30396f0_0;  alias, 1 drivers
v0x5652c30363e0_0 .net "input_b", 26 0, L_0x5652c304fa40;  1 drivers
v0x5652c30364c0_0 .net "operation", 1 0, v0x5652c303e1f0_0;  alias, 1 drivers
v0x5652c30365a0_0 .net "result", 26 0, L_0x5652c304f870;  alias, 1 drivers
v0x5652c3036680_0 .net "sign_a", 0 0, L_0x5652c304f060;  alias, 1 drivers
v0x5652c3036740_0 .net "sign_b", 0 0, L_0x5652c304f1a0;  alias, 1 drivers
v0x5652c3036800_0 .var "sign_result", 0 0;
E_0x5652c2fae2e0 .event posedge, v0x5652c30360a0_0;
L_0x5652c304f410 .cmp/gt 27, v0x5652c30396f0_0, L_0x5652c304fa40;
L_0x5652c304f500 .functor MUXZ 1, L_0x7fd1873a4180, L_0x7fd1873a4138, L_0x5652c304f410, C4<>;
L_0x5652c304f690 .part v0x5652c3036160_0, 27, 1;
L_0x5652c304f730 .functor MUXZ 1, L_0x5652c304f690, L_0x7fd1873a41c8, L_0x5652c2fd02d0, C4<>;
L_0x5652c304f870 .part v0x5652c3036160_0, 0, 27;
S_0x5652c30369e0 .scope module, "expDiffCalc" "smallAlu" 4 46, 6 2 0, S_0x5652c2ff8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "exp1"
    .port_info 1 /INPUT 8 "exp2"
    .port_info 2 /OUTPUT 8 "exp"
v0x5652c3036bd0_0 .net "exp", 7 0, L_0x5652c304e960;  alias, 1 drivers
v0x5652c3036cd0_0 .net "exp1", 7 0, L_0x5652c304e670;  alias, 1 drivers
v0x5652c3036db0_0 .net "exp2", 7 0, L_0x5652c304e710;  alias, 1 drivers
L_0x5652c304e960 .arith/sub 8, L_0x5652c304e670, L_0x5652c304e710;
S_0x5652c3036ef0 .scope module, "normalization" "normalization" 4 119, 7 1 0, S_0x5652c2ff8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "shift"
    .port_info 1 /INPUT 1 "shift_src"
    .port_info 2 /INPUT 8 "exp"
    .port_info 3 /INPUT 27 "fraction"
    .port_info 4 /OUTPUT 8 "expNorm"
    .port_info 5 /OUTPUT 27 "fractionNorm"
v0x5652c3037180_0 .net *"_s0", 26 0, L_0x5652c3050090;  1 drivers
L_0x7fd1873a42e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5652c3037260_0 .net *"_s10", 0 0, L_0x7fd1873a42e8;  1 drivers
L_0x7fd1873a4330 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5652c3037340_0 .net/2u *"_s14", 7 0, L_0x7fd1873a4330;  1 drivers
v0x5652c3037400_0 .net *"_s16", 7 0, L_0x5652c30504e0;  1 drivers
L_0x7fd1873a4378 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5652c30374e0_0 .net/2u *"_s18", 7 0, L_0x7fd1873a4378;  1 drivers
v0x5652c3037610_0 .net *"_s2", 25 0, L_0x5652c304ff60;  1 drivers
v0x5652c30376f0_0 .net *"_s20", 7 0, L_0x5652c3050610;  1 drivers
L_0x7fd1873a42a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5652c30377d0_0 .net *"_s4", 0 0, L_0x7fd1873a42a0;  1 drivers
v0x5652c30378b0_0 .net *"_s6", 26 0, L_0x5652c3050220;  1 drivers
v0x5652c3037990_0 .net *"_s8", 25 0, L_0x5652c3050180;  1 drivers
v0x5652c3037a70_0 .net "aux_expNorm", 7 0, L_0x5652c3050740;  1 drivers
v0x5652c3037b50_0 .net "aux_fractionNorm", 26 0, L_0x5652c3050360;  1 drivers
v0x5652c3037c30_0 .var "count", 0 0;
v0x5652c3037cf0_0 .net "exp", 7 0, L_0x5652c304fd90;  alias, 1 drivers
v0x5652c3037dd0_0 .var "expNorm", 7 0;
v0x5652c3037eb0_0 .net "fraction", 26 0, L_0x5652c304fbd0;  alias, 1 drivers
v0x5652c3037f90_0 .var "fractionNorm", 26 0;
v0x5652c3038070_0 .net "shift", 0 0, v0x5652c303c810_0;  alias, 1 drivers
v0x5652c3038130_0 .net "shift_src", 0 0, v0x5652c303c9c0_0;  alias, 1 drivers
E_0x5652c2fadb00 .event edge, v0x5652c3038070_0;
L_0x5652c304ff60 .part L_0x5652c304fbd0, 1, 26;
L_0x5652c3050090 .concat [ 26 1 0 0], L_0x5652c304ff60, L_0x7fd1873a42a0;
L_0x5652c3050180 .part L_0x5652c304fbd0, 0, 26;
L_0x5652c3050220 .concat [ 1 26 0 0], L_0x7fd1873a42e8, L_0x5652c3050180;
L_0x5652c3050360 .functor MUXZ 27, L_0x5652c3050220, L_0x5652c3050090, v0x5652c303c9c0_0, C4<>;
L_0x5652c30504e0 .arith/sum 8, L_0x5652c304fd90, L_0x7fd1873a4330;
L_0x5652c3050610 .arith/sub 8, L_0x5652c304fd90, L_0x7fd1873a4378;
L_0x5652c3050740 .functor MUXZ 8, L_0x5652c3050610, L_0x5652c30504e0, v0x5652c303c9c0_0, C4<>;
S_0x5652c30382b0 .scope module, "rounding" "rounding" 4 136, 8 1 0, S_0x5652c2ff8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "round"
    .port_info 1 /INPUT 27 "fraction"
    .port_info 2 /INPUT 8 "exp"
    .port_info 3 /OUTPUT 27 "fractionRounded"
    .port_info 4 /OUTPUT 8 "expRounded"
L_0x5652c2fae8f0 .functor BUFZ 27, v0x5652c3037f90_0, C4<000000000000000000000000000>, C4<000000000000000000000000000>, C4<000000000000000000000000000>;
L_0x5652c2fae9e0 .functor BUFZ 8, v0x5652c3037dd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5652c3038430_0 .net *"_s1", 2 0, L_0x5652c30508d0;  1 drivers
v0x5652c3038530_0 .net *"_s13", 2 0, L_0x5652c3050cd0;  1 drivers
L_0x7fd1873a4450 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5652c3038610_0 .net/2u *"_s14", 2 0, L_0x7fd1873a4450;  1 drivers
L_0x7fd1873a43c0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5652c3038700_0 .net/2u *"_s2", 2 0, L_0x7fd1873a43c0;  1 drivers
v0x5652c30387e0_0 .net *"_s7", 2 0, L_0x5652c3050ab0;  1 drivers
L_0x7fd1873a4408 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5652c3038910_0 .net/2u *"_s8", 2 0, L_0x7fd1873a4408;  1 drivers
v0x5652c30389f0_0 .net "equal", 0 0, L_0x5652c3050be0;  1 drivers
v0x5652c3038ab0_0 .net "exp", 7 0, v0x5652c3037dd0_0;  alias, 1 drivers
v0x5652c3038b70_0 .net "expRounded", 7 0, L_0x5652c2fae9e0;  alias, 1 drivers
v0x5652c3038c30_0 .net "fraction", 26 0, v0x5652c3037f90_0;  alias, 1 drivers
v0x5652c3038d20_0 .net "fractionRounded", 26 0, L_0x5652c2fae8f0;  alias, 1 drivers
v0x5652c3038de0_0 .net "greater", 0 0, L_0x5652c3050d70;  1 drivers
v0x5652c3038ea0_0 .net "less", 0 0, L_0x5652c3050970;  1 drivers
o0x7fd1873edcd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5652c3038f60_0 .net "round", 0 0, o0x7fd1873edcd8;  0 drivers
L_0x5652c30508d0 .part v0x5652c3037f90_0, 0, 3;
L_0x5652c3050970 .cmp/gt 3, L_0x7fd1873a43c0, L_0x5652c30508d0;
L_0x5652c3050ab0 .part v0x5652c3037f90_0, 0, 3;
L_0x5652c3050be0 .cmp/eq 3, L_0x5652c3050ab0, L_0x7fd1873a4408;
L_0x5652c3050cd0 .part v0x5652c3037f90_0, 0, 3;
L_0x5652c3050d70 .cmp/gt 3, L_0x5652c3050cd0, L_0x7fd1873a4450;
S_0x5652c30390f0 .scope module, "shiftRight" "shiftRight" 4 74, 9 2 0, S_0x5652c2ff8e10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "shiftRightQtt"
    .port_info 1 /INPUT 23 "num"
    .port_info 2 /OUTPUT 27 "result"
L_0x7fd1873a40a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5652c3039370_0 .net/2u *"_s0", 0 0, L_0x7fd1873a40a8;  1 drivers
L_0x7fd1873a40f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5652c3039470_0 .net/2u *"_s2", 2 0, L_0x7fd1873a40f0;  1 drivers
v0x5652c3039550_0 .net "aux_result", 26 0, L_0x5652c304ee70;  1 drivers
v0x5652c3039610_0 .net "num", 22 0, L_0x5652c304edd0;  alias, 1 drivers
v0x5652c30396f0_0 .var "result", 26 0;
v0x5652c3039800_0 .net "shiftRightQtt", 7 0, v0x5652c303c8b0_0;  alias, 1 drivers
E_0x5652c2fad510 .event edge, v0x5652c3039800_0, v0x5652c3039610_0, v0x5652c3039550_0;
L_0x5652c304ee70 .concat [ 3 23 1 0], L_0x7fd1873a40f0, L_0x5652c304edd0, L_0x7fd1873a40a8;
S_0x5652c303b980 .scope module, "ucf" "ucFloat" 3 36, 10 2 0, S_0x5652c2ffa5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 8 "expDiff"
    .port_info 4 /INPUT 1 "carry"
    .port_info 5 /INPUT 27 "fracResult"
    .port_info 6 /OUTPUT 8 "shiftRightQtt"
    .port_info 7 /OUTPUT 1 "smallerExpSrc"
    .port_info 8 /OUTPUT 1 "normalization_src"
    .port_info 9 /OUTPUT 1 "shift_src"
    .port_info 10 /OUTPUT 1 "shift"
    .port_info 11 /OUTPUT 1 "done"
    .port_info 12 /OUTPUT 1 "alu"
P_0x5652c3000310 .param/l "state0" 1 10 20, C4<000>;
P_0x5652c3000350 .param/l "state1" 1 10 21, C4<001>;
P_0x5652c3000390 .param/l "state2" 1 10 22, C4<010>;
P_0x5652c30003d0 .param/l "state3" 1 10 23, C4<011>;
P_0x5652c3000410 .param/l "state4" 1 10 24, C4<100>;
P_0x5652c3000450 .param/l "state5" 1 10 25, C4<101>;
v0x5652c303bfd0_0 .var "alu", 0 0;
v0x5652c303c0e0_0 .net "carry", 0 0, L_0x5652c304f730;  alias, 1 drivers
v0x5652c303c1f0_0 .net "clk", 0 0, v0x5652c303dfc0_0;  alias, 1 drivers
v0x5652c303c290_0 .var "done", 0 0;
v0x5652c303c330_0 .net "expDiff", 7 0, L_0x5652c304e960;  alias, 1 drivers
v0x5652c303c490_0 .net "fracResult", 26 0, L_0x5652c304f240;  alias, 1 drivers
v0x5652c303c550_0 .var "next_state", 2 0;
v0x5652c303c610_0 .var "normalization_src", 0 0;
v0x5652c303c6b0_0 .var "primeiro_shift", 0 0;
v0x5652c303c750_0 .net "rst_n", 0 0, v0x5652c303e2b0_0;  alias, 1 drivers
v0x5652c303c810_0 .var "shift", 0 0;
v0x5652c303c8b0_0 .var "shiftRightQtt", 7 0;
v0x5652c303c9c0_0 .var "shift_src", 0 0;
v0x5652c303cab0_0 .var "smallerExpSrc", 0 0;
v0x5652c303cb50_0 .net "start", 0 0, v0x5652c303e3a0_0;  alias, 1 drivers
v0x5652c303cbf0_0 .var "state", 2 0;
E_0x5652c301b8d0 .event edge, v0x5652c303cbf0_0;
E_0x5652c303bf70/0 .event negedge, v0x5652c303c750_0;
E_0x5652c303bf70/1 .event posedge, v0x5652c303c1f0_0;
E_0x5652c303bf70 .event/or E_0x5652c303bf70/0, E_0x5652c303bf70/1;
    .scope S_0x5652c30390f0;
T_0 ;
    %wait E_0x5652c2fad510;
    %vpi_call 9 13 "$display", "\012 shiftRightQtt = %b", v0x5652c3039800_0 {0 0 0};
    %vpi_call 9 14 "$display", "\012 num = %b", v0x5652c3039610_0 {0 0 0};
    %load/vec4 v0x5652c3039550_0;
    %ix/getv 4, v0x5652c3039800_0;
    %shiftr 4;
    %store/vec4 v0x5652c30396f0_0, 0, 27;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5652c2ffad30;
T_1 ;
    %wait E_0x5652c2fae2e0;
    %load/vec4 v0x5652c30364c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %load/vec4 v0x5652c3036300_0;
    %pad/u 28;
    %load/vec4 v0x5652c30363e0_0;
    %pad/u 28;
    %add;
    %assign/vec4 v0x5652c3036160_0, 0;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x5652c3036680_0;
    %load/vec4 v0x5652c3036740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5652c3035fe0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.3 ;
    %load/vec4 v0x5652c3036300_0;
    %pad/u 28;
    %load/vec4 v0x5652c30363e0_0;
    %pad/u 28;
    %add;
    %assign/vec4 v0x5652c3036160_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c3036800_0, 0, 1;
    %jmp T_1.11;
T_1.4 ;
    %load/vec4 v0x5652c3036300_0;
    %pad/u 28;
    %load/vec4 v0x5652c30363e0_0;
    %pad/u 28;
    %add;
    %assign/vec4 v0x5652c3036160_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c3036800_0, 0, 1;
    %jmp T_1.11;
T_1.5 ;
    %load/vec4 v0x5652c3036300_0;
    %pad/u 28;
    %load/vec4 v0x5652c30363e0_0;
    %pad/u 28;
    %sub;
    %assign/vec4 v0x5652c3036160_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c3036800_0, 0, 1;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0x5652c3036300_0;
    %pad/u 28;
    %load/vec4 v0x5652c30363e0_0;
    %pad/u 28;
    %sub;
    %inv;
    %addi 1, 0, 28;
    %assign/vec4 v0x5652c3036160_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c3036800_0, 0, 1;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v0x5652c30363e0_0;
    %pad/u 28;
    %load/vec4 v0x5652c3036300_0;
    %pad/u 28;
    %sub;
    %assign/vec4 v0x5652c3036160_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c3036800_0, 0, 1;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v0x5652c30363e0_0;
    %pad/u 28;
    %load/vec4 v0x5652c3036300_0;
    %pad/u 28;
    %sub;
    %inv;
    %addi 1, 0, 28;
    %assign/vec4 v0x5652c3036160_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c3036800_0, 0, 1;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0x5652c3036300_0;
    %pad/u 28;
    %load/vec4 v0x5652c30363e0_0;
    %pad/u 28;
    %add;
    %assign/vec4 v0x5652c3036160_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c3036800_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x5652c3036300_0;
    %pad/u 28;
    %load/vec4 v0x5652c30363e0_0;
    %pad/u 28;
    %add;
    %assign/vec4 v0x5652c3036160_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c3036800_0, 0, 1;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5652c3036ef0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c3037c30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x5652c3036ef0;
T_3 ;
    %wait E_0x5652c2fadb00;
    %load/vec4 v0x5652c3037c30_0;
    %inv;
    %store/vec4 v0x5652c3037c30_0, 0, 1;
    %load/vec4 v0x5652c3038070_0;
    %load/vec4 v0x5652c3037c30_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x5652c3037b50_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x5652c3037eb0_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x5652c3037f90_0, 0;
    %load/vec4 v0x5652c3038070_0;
    %load/vec4 v0x5652c3037c30_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x5652c3037a70_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x5652c3037cf0_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x5652c3037dd0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5652c2ff8e10;
T_4 ;
    %wait E_0x5652c2fadf00;
    %vpi_call 4 133 "$display", "\012 FractionNorm = %b", v0x5652c303a9e0_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5652c303b980;
T_5 ;
    %wait E_0x5652c303bf70;
    %load/vec4 v0x5652c303c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5652c303cbf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5652c303c550_0;
    %assign/vec4 v0x5652c303cbf0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5652c303b980;
T_6 ;
    %wait E_0x5652c301b8d0;
    %load/vec4 v0x5652c303cbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %vpi_call 10 128 "$display", "######## default ######## \012" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303c810_0, 0, 1;
    %vpi_call 10 42 "$display", "######## state 0 ######## \012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303c290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303bfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303c6b0_0, 0, 1;
    %load/vec4 v0x5652c303cb50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
T_6.9 ;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303c610_0, 0, 1;
    %vpi_call 10 53 "$display", "######## state 1 ########\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303c810_0, 0, 1;
    %load/vec4 v0x5652c303c330_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303cab0_0, 0, 1;
    %load/vec4 v0x5652c303c330_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x5652c303c8b0_0, 0, 8;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303cab0_0, 0, 1;
    %load/vec4 v0x5652c303c330_0;
    %parti/s 7, 0, 2;
    %pad/u 8;
    %store/vec4 v0x5652c303c8b0_0, 0, 8;
T_6.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
    %jmp T_6.7;
T_6.2 ;
    %vpi_call 10 67 "$display", "######## state 2 ########\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303c810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303bfd0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303bfd0_0, 0, 1;
    %vpi_call 10 77 "$display", "######## state 3 ########\012" {0 0 0};
    %load/vec4 v0x5652c303c0e0_0;
    %load/vec4 v0x5652c303c6b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303c6b0_0, 0, 1;
    %vpi_call 10 80 "$display", "-> H\303\241 Carry" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303c810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303c9c0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x5652c303c490_0;
    %parti/s 1, 26, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_call 10 87 "$display", "-> N\303\243o normalizado" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303c9c0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303c810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303c9c0_0, 0, 1;
    %load/vec4 v0x5652c303c610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
    %vpi_call 10 99 "$display", "-> Normalizado com src = 1" {0 0 0};
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303c610_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
    %vpi_call 10 105 "$display", "-> Normalizado com src = 0" {0 0 0};
T_6.17 ;
T_6.15 ;
T_6.13 ;
    %jmp T_6.7;
T_6.4 ;
    %vpi_call 10 112 "$display", "######## state 4 ######## \012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303c810_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
    %jmp T_6.7;
T_6.5 ;
    %vpi_call 10 119 "$display", "######## state 5 ######## \012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303c290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303c810_0, 0, 1;
    %load/vec4 v0x5652c303cb50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5652c303c550_0, 0, 3;
T_6.19 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5652c2f9f320;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 49 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 60 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 72 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 83 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 94 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 105 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 116 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 127 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 138 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 149 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 160 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 171 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 182 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 193 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 204 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 215 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 220 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 231 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 236 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 247 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 252 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 263 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 268 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 279 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 284 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 295 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 300 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 311 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 316 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303dfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e2b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5652c303e1f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5652c303e3a0_0, 0, 1;
    %vpi_call 2 327 "$monitor", "R= sign: %B  exp: %B frac: %B\012", &PV<v0x5652c303ded0_0, 31, 1>, &PV<v0x5652c303ded0_0, 23, 8>, &PV<v0x5652c303ded0_0, 0, 23> {0 0 0};
    %delay 100, 0;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "../src/testes/fpu_test.v";
    "../src/modules/fpu.v";
    "../src/modules/floatingOperation.v";
    "../src/modules/bigALU.v";
    "../src/modules/smallALU.v";
    "../src/modules/normalization.v";
    "../src/modules/rounding.v";
    "../src/modules/shiftRight.v";
    "../src/modules/ucFloat.v";
