

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_Output_Channel'
================================================================
* Date:           Thu Oct 26 04:37:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7225381|  7225381|  0.108 sec|  0.108 sec|  7225381|  7225381|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Out_Row_Out_Column_Output_Channel  |  7225379|  7225379|        60|         24|          1|  301056|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      908|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      747|     -|
|Register             |        -|      -|     1915|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|     1915|     1719|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------------+---------------------------------+--------------+
    |               Instance               |              Module             |  Expression  |
    +--------------------------------------+---------------------------------+--------------+
    |mac_muladd_5ns_14ns_19ns_20_4_1_U128  |mac_muladd_5ns_14ns_19ns_20_4_1  |  i0 * i1 + i2|
    +--------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_569_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln19_fu_537_p2                 |         +|   0|  0|  26|          19|           1|
    |add_ln22_10_fu_878_p2              |         +|   0|  0|  25|          18|          17|
    |add_ln22_11_fu_889_p2              |         +|   0|  0|  25|          18|          18|
    |add_ln22_12_fu_900_p2              |         +|   0|  0|  25|          18|          18|
    |add_ln22_13_fu_910_p2              |         +|   0|  0|  25|          18|          18|
    |add_ln22_14_fu_920_p2              |         +|   0|  0|  25|          18|          18|
    |add_ln22_15_fu_930_p2              |         +|   0|  0|  25|          18|          18|
    |add_ln22_16_fu_940_p2              |         +|   0|  0|  25|          18|          17|
    |add_ln22_17_fu_950_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln22_18_fu_964_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln22_19_fu_978_p2              |         +|   0|  0|  24|          17|          16|
    |add_ln22_1_fu_696_p2               |         +|   0|  0|  22|          15|          14|
    |add_ln22_20_fu_1000_p2             |         +|   0|  0|  26|          19|          18|
    |add_ln22_21_fu_1011_p2             |         +|   0|  0|  26|          19|          19|
    |add_ln22_22_fu_1027_p2             |         +|   0|  0|  26|          19|          19|
    |add_ln22_23_fu_1037_p2             |         +|   0|  0|  26|          19|          19|
    |add_ln22_24_fu_728_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln22_2_fu_776_p2               |         +|   0|  0|  23|          16|          15|
    |add_ln22_3_fu_787_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln22_4_fu_798_p2               |         +|   0|  0|  23|          16|          15|
    |add_ln22_5_fu_811_p2               |         +|   0|  0|  24|          17|          16|
    |add_ln22_6_fu_822_p2               |         +|   0|  0|  24|          17|          17|
    |add_ln22_7_fu_832_p2               |         +|   0|  0|  24|          17|          17|
    |add_ln22_8_fu_855_p2               |         +|   0|  0|  24|          17|          16|
    |add_ln22_9_fu_865_p2               |         +|   0|  0|  24|          17|          16|
    |add_ln22_fu_647_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln25_fu_722_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln30_1_fu_677_p2               |         +|   0|  0|  22|          15|          15|
    |add_ln30_fu_525_p2                 |         +|   0|  0|  22|          15|          15|
    |p_sum116_fu_845_p2                 |         +|   0|  0|  27|          20|          20|
    |empty_fu_515_p2                    |         -|   0|  0|  22|          15|          15|
    |p_mid184_fu_599_p2                 |         -|   0|  0|  22|          15|          15|
    |and_ln19_fu_633_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_pp0_stage2_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op146_readreq_state3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_531_p2                |      icmp|   0|  0|  14|          19|          19|
    |icmp_ln22_fu_549_p2                |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln25_fu_627_p2                |      icmp|   0|  0|   9|           5|           5|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |or_ln19_fu_563_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln22_1_fu_659_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln22_fu_653_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln19_1_fu_605_p3            |    select|   0|  0|  15|           1|          15|
    |select_ln19_2_fu_613_p3            |    select|   0|  0|  15|           1|          15|
    |select_ln19_3_fu_639_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln19_fu_555_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln22_1_fu_683_p3            |    select|   0|  0|  15|           1|          15|
    |select_ln22_2_fu_707_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln22_3_fu_734_p3            |    select|   0|  0|  12|           1|           1|
    |select_ln22_fu_665_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln19_fu_621_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 908|         589|         590|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  123|         25|    1|         25|
    |ap_done_int                            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |    9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_402_p4  |    9|          2|    1|          2|
    |col_fu_150                             |    9|          2|    7|         14|
    |compute_tmp_1_address0                 |   65|         13|   20|        260|
    |compute_tmp_1_address1                 |   65|         13|   20|        260|
    |gmem_blk_n_AR                          |    9|          2|    1|          2|
    |gmem_blk_n_R                           |    9|          2|    1|          2|
    |grp_fu_410_p0                          |   26|          5|   32|        160|
    |grp_fu_410_p1                          |   91|         19|   32|        608|
    |grp_fu_415_p0                          |  123|         25|   32|        800|
    |grp_fu_415_p1                          |  123|         25|   32|        800|
    |img_1_address0                         |   14|          3|   20|         60|
    |indvar_flatten206_fu_162               |    9|          2|   19|         38|
    |indvar_flatten72_fu_154                |    9|          2|   12|         24|
    |out_ch_fu_146                          |    9|          2|    5|         10|
    |row_fu_158                             |    9|          2|    7|         14|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  747|        154|  247|       3089|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add40_i_21_reg_1706                 |  32|   0|   32|          0|
    |ap_CS_fsm                           |  24|   0|   24|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |col_fu_150                          |   7|   0|    7|          0|
    |compute_tmp_1_load_10_reg_1380      |  32|   0|   32|          0|
    |compute_tmp_1_load_11_reg_1385      |  32|   0|   32|          0|
    |compute_tmp_1_load_12_reg_1400      |  32|   0|   32|          0|
    |compute_tmp_1_load_13_reg_1405      |  32|   0|   32|          0|
    |compute_tmp_1_load_14_reg_1420      |  32|   0|   32|          0|
    |compute_tmp_1_load_15_reg_1425      |  32|   0|   32|          0|
    |compute_tmp_1_load_16_reg_1445      |  32|   0|   32|          0|
    |compute_tmp_1_load_17_reg_1450      |  32|   0|   32|          0|
    |compute_tmp_1_load_18_reg_1476      |  32|   0|   32|          0|
    |compute_tmp_1_load_19_reg_1481      |  32|   0|   32|          0|
    |compute_tmp_1_load_1_reg_1255       |  32|   0|   32|          0|
    |compute_tmp_1_load_20_reg_1501      |  32|   0|   32|          0|
    |compute_tmp_1_load_21_reg_1506      |  32|   0|   32|          0|
    |compute_tmp_1_load_22_reg_1526      |  32|   0|   32|          0|
    |compute_tmp_1_load_23_reg_1531      |  32|   0|   32|          0|
    |compute_tmp_1_load_2_reg_1281       |  32|   0|   32|          0|
    |compute_tmp_1_load_3_reg_1286       |  32|   0|   32|          0|
    |compute_tmp_1_load_4_reg_1306       |  32|   0|   32|          0|
    |compute_tmp_1_load_5_reg_1311       |  32|   0|   32|          0|
    |compute_tmp_1_load_6_reg_1331       |  32|   0|   32|          0|
    |compute_tmp_1_load_7_reg_1336       |  32|   0|   32|          0|
    |compute_tmp_1_load_8_reg_1360       |  32|   0|   32|          0|
    |compute_tmp_1_load_9_reg_1365       |  32|   0|   32|          0|
    |compute_tmp_1_load_reg_1250         |  32|   0|   32|          0|
    |first_iter_0_reg_398                |   1|   0|    1|          0|
    |icmp_ln19_reg_1207                  |   1|   0|    1|          0|
    |img_1_addr_reg_1301                 |  20|   0|   20|          0|
    |img_1_load_reg_1326                 |  32|   0|   32|          0|
    |indvar_flatten206_fu_162            |  19|   0|   19|          0|
    |indvar_flatten72_fu_154             |  12|   0|   12|          0|
    |mul28_i1_10_reg_1586                |  32|   0|   32|          0|
    |mul28_i1_12_reg_1601                |  32|   0|   32|          0|
    |mul28_i1_13_reg_1611                |  32|   0|   32|          0|
    |mul28_i1_14_reg_1621                |  32|   0|   32|          0|
    |mul28_i1_15_reg_1631                |  32|   0|   32|          0|
    |mul28_i1_16_reg_1641                |  32|   0|   32|          0|
    |mul28_i1_17_reg_1651                |  32|   0|   32|          0|
    |mul28_i1_18_reg_1661                |  32|   0|   32|          0|
    |mul28_i1_19_reg_1671                |  32|   0|   32|          0|
    |mul28_i1_20_reg_1681                |  32|   0|   32|          0|
    |mul28_i1_21_reg_1691                |  32|   0|   32|          0|
    |mul28_i1_22_reg_1701                |  32|   0|   32|          0|
    |mul28_i1_22_reg_1701_pp0_iter2_reg  |  32|   0|   32|          0|
    |mul28_i1_7_reg_1556                 |  32|   0|   32|          0|
    |mul28_i1_9_reg_1571                 |  32|   0|   32|          0|
    |or_ln22_reg_1211                    |   1|   0|    1|          0|
    |out_ch_fu_146                       |   5|   0|    5|          0|
    |reg_419                             |  32|   0|   32|          0|
    |reg_423                             |  32|   0|   32|          0|
    |reg_428                             |  32|   0|   32|          0|
    |reg_433                             |  32|   0|   32|          0|
    |reg_438                             |  32|   0|   32|          0|
    |reg_443                             |  32|   0|   32|          0|
    |reg_448                             |  32|   0|   32|          0|
    |row_fu_158                          |   7|   0|    7|          0|
    |select_ln22_1_reg_1215              |  15|   0|   15|          0|
    |sext_ln22_1_reg_1245                |  16|   0|   16|          0|
    |sext_ln22_2_reg_1270                |  17|   0|   17|          0|
    |sext_ln22_3_reg_1351                |  18|   0|   18|          0|
    |sext_ln22_7_reg_1465                |  19|   0|   19|          0|
    |sext_ln25_cast_reg_1202             |  64|   0|   64|          0|
    |icmp_ln19_reg_1207                  |  64|  32|    1|          0|
    |img_1_addr_reg_1301                 |  64|  32|   20|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1915|  64| 1808|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|grp_fu_818_p_din0       |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|grp_fu_818_p_din1       |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|grp_fu_818_p_opcode     |  out|    2|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|grp_fu_818_p_dout0      |   in|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|grp_fu_818_p_ce         |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|grp_fu_814_p_din0       |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|grp_fu_814_p_din1       |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|grp_fu_814_p_dout0      |   in|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|grp_fu_814_p_ce         |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_Output_Channel|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WDATA        |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RDATA        |   in|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RFIFONUM     |   in|    9|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|                                   gmem|       pointer|
|sext_ln25               |   in|   62|     ap_none|                              sext_ln25|        scalar|
|img_1_address0          |  out|   20|   ap_memory|                                  img_1|         array|
|img_1_ce0               |  out|    1|   ap_memory|                                  img_1|         array|
|img_1_we0               |  out|    1|   ap_memory|                                  img_1|         array|
|img_1_d0                |  out|   32|   ap_memory|                                  img_1|         array|
|img_1_q0                |   in|   32|   ap_memory|                                  img_1|         array|
|compute_tmp_1_address0  |  out|   20|   ap_memory|                          compute_tmp_1|         array|
|compute_tmp_1_ce0       |  out|    1|   ap_memory|                          compute_tmp_1|         array|
|compute_tmp_1_q0        |   in|   32|   ap_memory|                          compute_tmp_1|         array|
|compute_tmp_1_address1  |  out|   20|   ap_memory|                          compute_tmp_1|         array|
|compute_tmp_1_ce1       |  out|    1|   ap_memory|                          compute_tmp_1|         array|
|compute_tmp_1_q1        |   in|   32|   ap_memory|                          compute_tmp_1|         array|
+------------------------+-----+-----+------------+---------------------------------------+--------------+

