{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551494440051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551494440051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 10:40:39 2019 " "Processing started: Sat Mar 02 10:40:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551494440051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494440051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSK -c FSK " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSK -c FSK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494440051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551494440461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551494440461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsk2.v 1 1 " "Found 1 design units, including 1 entities, in source file fsk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSK2 " "Found entity 1: FSK2" {  } { { "FSK2.v" "" { Text "E:/Communication/Quartus/Work_copy/FSK2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494450628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494450628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "E:/Communication/Quartus/Work_copy/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494450638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494450638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datarom.v 1 1 " "Found 1 design units, including 1 entities, in source file datarom.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAROM " "Found entity 1: DATAROM" {  } { { "DATAROM.v" "" { Text "E:/Communication/Quartus/Work_copy/DATAROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494450638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494450638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kaiguan.v 1 1 " "Found 1 design units, including 1 entities, in source file kaiguan.v" { { "Info" "ISGN_ENTITY_NAME" "1 kaiguan " "Found entity 1: kaiguan" {  } { { "kaiguan.v" "" { Text "E:/Communication/Quartus/Work_copy/kaiguan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494450638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494450638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin " "Found entity 1: fenpin" {  } { { "fenpin.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494450638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494450638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin1.v 1 1 " "Found 1 design units, including 1 entities, in source file fenpin1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin1 " "Found entity 1: fenpin1" {  } { { "fenpin1.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494450638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494450638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin3 " "Found entity 1: fenpin3" {  } { { "Verilog2.v" "" { Text "E:/Communication/Quartus/Work_copy/Verilog2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494450638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494450638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin2.v 1 1 " "Found 1 design units, including 1 entities, in source file fenpin2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin2 " "Found entity 1: fenpin2" {  } { { "fenpin2.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494450648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494450648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "E:/Communication/Quartus/Work_copy/Block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494450648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494450648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSK2 " "Elaborating entity \"FSK2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551494450678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kaiguan kaiguan:b2v_inst " "Elaborating entity \"kaiguan\" for hierarchy \"kaiguan:b2v_inst\"" {  } { { "FSK2.v" "b2v_inst" { Text "E:/Communication/Quartus/Work_copy/FSK2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494450698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:b2v_inst2 " "Elaborating entity \"counter\" for hierarchy \"counter:b2v_inst2\"" {  } { { "FSK2.v" "b2v_inst2" { Text "E:/Communication/Quartus/Work_copy/FSK2.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494450738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:b2v_inst2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:b2v_inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "E:/Communication/Quartus/Work_copy/counter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494450938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:b2v_inst2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:b2v_inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "E:/Communication/Quartus/Work_copy/counter.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494450958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:b2v_inst2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:b2v_inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451018 ""}  } { { "counter.v" "" { Text "E:/Communication/Quartus/Work_copy/counter.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551494451018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_44h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_44h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_44h " "Found entity 1: cntr_44h" {  } { { "db/cntr_44h.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/cntr_44h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494451068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494451068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_44h counter:b2v_inst2\|lpm_counter:LPM_COUNTER_component\|cntr_44h:auto_generated " "Elaborating entity \"cntr_44h\" for hierarchy \"counter:b2v_inst2\|lpm_counter:LPM_COUNTER_component\|cntr_44h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "e:/communication/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494451068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin1 fenpin1:b2v_inst20 " "Elaborating entity \"fenpin1\" for hierarchy \"fenpin1:b2v_inst20\"" {  } { { "FSK2.v" "b2v_inst20" { Text "E:/Communication/Quartus/Work_copy/FSK2.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494451098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fenpin1.v(23) " "Verilog HDL assignment warning at fenpin1.v(23): truncated value with size 32 to match size of target (14)" {  } { { "fenpin1.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin1.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451108 "|FSK2|fenpin1:b2v_inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fenpin1.v(37) " "Verilog HDL assignment warning at fenpin1.v(37): truncated value with size 32 to match size of target (14)" {  } { { "fenpin1.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin1.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451108 "|FSK2|fenpin1:b2v_inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fenpin1.v(51) " "Verilog HDL assignment warning at fenpin1.v(51): truncated value with size 32 to match size of target (14)" {  } { { "fenpin1.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin1.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451108 "|FSK2|fenpin1:b2v_inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fenpin1.v(65) " "Verilog HDL assignment warning at fenpin1.v(65): truncated value with size 32 to match size of target (14)" {  } { { "fenpin1.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin1.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451108 "|FSK2|fenpin1:b2v_inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin2 fenpin2:b2v_inst21 " "Elaborating entity \"fenpin2\" for hierarchy \"fenpin2:b2v_inst21\"" {  } { { "FSK2.v" "b2v_inst21" { Text "E:/Communication/Quartus/Work_copy/FSK2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494451118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fenpin2.v(19) " "Verilog HDL assignment warning at fenpin2.v(19): truncated value with size 32 to match size of target (14)" {  } { { "fenpin2.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin2.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451118 "|FSK2|fenpin2:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fenpin2.v(33) " "Verilog HDL assignment warning at fenpin2.v(33): truncated value with size 32 to match size of target (14)" {  } { { "fenpin2.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin2.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451118 "|FSK2|fenpin2:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fenpin2.v(47) " "Verilog HDL assignment warning at fenpin2.v(47): truncated value with size 32 to match size of target (14)" {  } { { "fenpin2.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin2.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451118 "|FSK2|fenpin2:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fenpin2.v(61) " "Verilog HDL assignment warning at fenpin2.v(61): truncated value with size 32 to match size of target (14)" {  } { { "fenpin2.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin2.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451118 "|FSK2|fenpin2:b2v_inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin fenpin:b2v_inst22 " "Elaborating entity \"fenpin\" for hierarchy \"fenpin:b2v_inst22\"" {  } { { "FSK2.v" "b2v_inst22" { Text "E:/Communication/Quartus/Work_copy/FSK2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494451128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fenpin.v(18) " "Verilog HDL assignment warning at fenpin.v(18): truncated value with size 32 to match size of target (24)" {  } { { "fenpin.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451128 "|FSK2|fenpin:b2v_inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fenpin.v(30) " "Verilog HDL assignment warning at fenpin.v(30): truncated value with size 32 to match size of target (24)" {  } { { "fenpin.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451128 "|FSK2|fenpin:b2v_inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fenpin.v(42) " "Verilog HDL assignment warning at fenpin.v(42): truncated value with size 32 to match size of target (24)" {  } { { "fenpin.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451128 "|FSK2|fenpin:b2v_inst22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fenpin.v(54) " "Verilog HDL assignment warning at fenpin.v(54): truncated value with size 32 to match size of target (24)" {  } { { "fenpin.v" "" { Text "E:/Communication/Quartus/Work_copy/fenpin.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551494451128 "|FSK2|fenpin:b2v_inst22"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mxl.v(6) " "Verilog HDL information at mxl.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "mxl.v" "" { Text "E:/Communication/Quartus/Work_copy/mxl.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1551494451148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mxl.v 1 1 " "Using design file mxl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MXL " "Found entity 1: MXL" {  } { { "mxl.v" "" { Text "E:/Communication/Quartus/Work_copy/mxl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494451158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1551494451158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MXL MXL:b2v_inst3 " "Elaborating entity \"MXL\" for hierarchy \"MXL:b2v_inst3\"" {  } { { "FSK2.v" "b2v_inst3" { Text "E:/Communication/Quartus/Work_copy/FSK2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494451158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAROM DATAROM:b2v_inst4 " "Elaborating entity \"DATAROM\" for hierarchy \"DATAROM:b2v_inst4\"" {  } { { "FSK2.v" "b2v_inst4" { Text "E:/Communication/Quartus/Work_copy/FSK2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494451158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATAROM:b2v_inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATAROM:b2v_inst4\|altsyncram:altsyncram_component\"" {  } { { "DATAROM.v" "altsyncram_component" { Text "E:/Communication/Quartus/Work_copy/DATAROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494451338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATAROM:b2v_inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATAROM:b2v_inst4\|altsyncram:altsyncram_component\"" {  } { { "DATAROM.v" "" { Text "E:/Communication/Quartus/Work_copy/DATAROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494451358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATAROM:b2v_inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATAROM:b2v_inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin256.mif " "Parameter \"init_file\" = \"sin256.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551494451358 ""}  } { { "DATAROM.v" "" { Text "E:/Communication/Quartus/Work_copy/DATAROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551494451358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_td81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_td81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_td81 " "Found entity 1: altsyncram_td81" {  } { { "db/altsyncram_td81.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/altsyncram_td81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494451418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494451418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_td81 DATAROM:b2v_inst4\|altsyncram:altsyncram_component\|altsyncram_td81:auto_generated " "Elaborating entity \"altsyncram_td81\" for hierarchy \"DATAROM:b2v_inst4\|altsyncram:altsyncram_component\|altsyncram_td81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/communication/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494451418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2c14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2c14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2c14 " "Found entity 1: altsyncram_2c14" {  } { { "db/altsyncram_2c14.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/altsyncram_2c14.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494453998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494453998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494454128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494454128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/mux_b3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494454178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494454178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g7c " "Found entity 1: mux_g7c" {  } { { "db/mux_g7c.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/mux_g7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494454388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494454388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494454468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494454468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7rh " "Found entity 1: cntr_7rh" {  } { { "db/cntr_7rh.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/cntr_7rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494454598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494454598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_irb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_irb " "Found entity 1: cmpr_irb" {  } { { "db/cmpr_irb.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/cmpr_irb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494454648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494454648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6mi " "Found entity 1: cntr_6mi" {  } { { "db/cntr_6mi.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/cntr_6mi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494454718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494454718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rh " "Found entity 1: cntr_3rh" {  } { { "db/cntr_3rh.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/cntr_3rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494454808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494454808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494454868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494454868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494454978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494454978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "E:/Communication/Quartus/Work_copy/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494455028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494455028 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494455628 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1551494455768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.03.02.10:41:00 Progress: Loading sld3cba3e19/alt_sld_fab_wrapper_hw.tcl " "2019.03.02.10:41:00 Progress: Loading sld3cba3e19/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494460748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494464888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494465228 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494468665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494468855 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494469035 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494469255 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494469295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494469295 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1551494470005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3cba3e19/alt_sld_fab.v" "" { Text "E:/Communication/Quartus/Work_copy/db/ip/sld3cba3e19/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494470315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494470315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Communication/Quartus/Work_copy/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494470415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494470415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Communication/Quartus/Work_copy/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494470415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494470415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Communication/Quartus/Work_copy/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494470495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494470495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Communication/Quartus/Work_copy/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494470585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Communication/Quartus/Work_copy/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494470585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494470585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Communication/Quartus/Work_copy/db/ip/sld3cba3e19/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551494470665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494470665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PD GND " "Pin \"PD\" is stuck at GND" {  } { { "FSK2.v" "" { Text "E:/Communication/Quartus/Work_copy/FSK2.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551494474340 "|FSK2|PD"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD_PD GND " "Pin \"AD_PD\" is stuck at GND" {  } { { "FSK2.v" "" { Text "E:/Communication/Quartus/Work_copy/FSK2.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1551494474340 "|FSK2|AD_PD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1551494474340 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494474430 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/communication/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1551494474980 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1551494474980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494475370 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/communication/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1551494476410 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1551494476410 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494476580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Communication/Quartus/Work_copy/output_files/FSK.map.smsg " "Generated suppressed messages file E:/Communication/Quartus/Work_copy/output_files/FSK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494477410 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 101 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 101 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1551494478540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551494478610 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551494478610 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1588 " "Implemented 1588 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551494479130 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551494479130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1389 " "Implemented 1389 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551494479130 ""} { "Info" "ICUT_CUT_TM_RAMS" "152 " "Implemented 152 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551494479130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551494479130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551494479230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 10:41:19 2019 " "Processing ended: Sat Mar 02 10:41:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551494479230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551494479230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551494479230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551494479230 ""}
