Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Oct  4 23:37:05 2018
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_methodology -file main_interconnect_methodology_drc_routed.rpt -pb main_interconnect_methodology_drc_routed.pb -rpx main_interconnect_methodology_drc_routed.rpx
| Design       : main_interconnect
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 56
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell                     | 14         |
| TIMING-18 | Warning  | Missing input or output delay                   | 40         |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten | 2          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[2]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[3]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[4]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[5]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[6]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin digit_display_0/char_select_reg[7]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on OK_button relative to clock(s) CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) CLK
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on CA relative to clock(s) CLK
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on CB relative to clock(s) CLK
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on CC relative to clock(s) CLK
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on CD relative to clock(s) CLK
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on CE relative to clock(s) CLK
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on CF relative to clock(s) CLK
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on CG relative to clock(s) CLK
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) CLK
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) CLK
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) CLK
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) CLK
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) CLK
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) CLK
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) CLK
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) CLK
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) CLK
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) CLK
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) CLK
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) CLK
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) CLK
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) CLK
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) CLK
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) CLK
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on SW[8] overrides a previous user property.
New Source: C:/xilinx_project/test_project/project_1/project_1.srcs/constrs_1/new/const.xdc (Line: 97)
Previous Source: C:/xilinx_project/test_project/project_1/project_1.srcs/constrs_1/new/const.xdc (Line: 63)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on SW[9] overrides a previous user property.
New Source: C:/xilinx_project/test_project/project_1/project_1.srcs/constrs_1/new/const.xdc (Line: 98)
Previous Source: C:/xilinx_project/test_project/project_1/project_1.srcs/constrs_1/new/const.xdc (Line: 63)
Related violations: <none>


