#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Jul  8 02:02:06 2016
# Process ID: 16058
# Current directory: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado
# Command line: vivado vivado.xpr
# Log file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.log
# Journal file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vivado.xpr
open_bd_design {/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/RealFFT.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hls_xfft2real:1.0 hls_xfft2real_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hls_real2xfft:1.0 hls_real2xfft_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.0 xfft_0
endgroup
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins hls_real2xfft_0/dout] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins hls_xfft2real_0/din] [get_bd_intf_pins xfft_0/M_AXIS_DATA]
regenerate_bd_layout
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 din_V_V
set_property -dict [list CONFIG.TDATA_NUM_BYTES [get_property CONFIG.TDATA_NUM_BYTES [get_bd_intf_pins hls_real2xfft_0/din_V_V]] CONFIG.LAYERED_METADATA [get_property CONFIG.LAYERED_METADATA [get_bd_intf_pins hls_real2xfft_0/din_V_V]]] [get_bd_intf_ports din_V_V]
connect_bd_intf_net [get_bd_intf_pins hls_real2xfft_0/din_V_V] [get_bd_intf_ports din_V_V]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 dout_V
connect_bd_intf_net [get_bd_intf_pins hls_xfft2real_0/dout_V] [get_bd_intf_ports dout_V]
endgroup
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.transform_length {512} CONFIG.implementation_options {pipelined_streaming_io} CONFIG.aresetn {false} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {2}] [get_bd_cells xfft_0]
endgroup
startgroup
set_property -dict [list CONFIG.aresetn {true}] [get_bd_cells xfft_0]
endgroup
startgroup
endgroup
set_property name real2xfft_din [get_bd_intf_ports din_V_V]
set_property name xfft2real_dout [get_bd_intf_ports dout_V]
connect_bd_net [get_bd_pins xfft_0/aresetn] [get_bd_pins hls_real2xfft_0/ap_rst_n]
connect_bd_net [get_bd_pins xfft_0/aresetn] [get_bd_pins hls_xfft2real_0/ap_rst_n]
connect_bd_net [get_bd_pins xfft_0/aclk] [get_bd_pins hls_real2xfft_0/ap_clk]
connect_bd_net [get_bd_pins xfft_0/aclk] [get_bd_pins hls_xfft2real_0/ap_clk]
create_bd_port -dir I -type rst aresetn
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports aresetn]
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_nets Net1]
delete_bd_objs [get_bd_ports aresetn]
startgroup
create_bd_port -dir I -type rst aresetn
connect_bd_net [get_bd_pins /xfft_0/aresetn] [get_bd_ports aresetn]
endgroup
startgroup
create_bd_port -dir I -type clk aclk
connect_bd_net [get_bd_pins /xfft_0/aclk] [get_bd_ports aclk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports aclk]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins hls_real2xfft_0/ap_start]
connect_bd_net [get_bd_pins hls_xfft2real_0/ap_start] [get_bd_pins xlconstant_0/dout]
regenerate_bd_layout
connect_bd_net [get_bd_ports aresetn] [get_bd_pins hls_real2xfft_0/ap_rst_n]
connect_bd_net [get_bd_ports aclk] [get_bd_pins hls_real2xfft_0/ap_clk]
regenerate_bd_layout
connect_bd_net [get_bd_ports aresetn] [get_bd_pins hls_xfft2real_0/ap_rst_n]
connect_bd_net [get_bd_ports aclk] [get_bd_pins hls_xfft2real_0/ap_clk]
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
regenerate_bd_layout
generate_target all [get_files  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/RealFFT.bd]
export_ip_user_files -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/RealFFT.bd] -no_script -force -quiet
export_simulation -of_objects [get_files /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/RealFFT.bd] -directory /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/RealFFT.bd] -top
add_files -norecurse /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/vivado/vivado.srcs/sources_1/bd/RealFFT/hdl/RealFFT_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/verilog_tb
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation -scripts_only
launch_simulation -scripts_only
launch_simulation
source realfft_rtl_tb.tcl
run all
step
relaunch_sim
save_bd_design
close_sim
