{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.487522,
	"cts__clock__skew__setup__pre_repair": 0.110937,
	"cts__clock__skew__hold__pre_repair": 0.110937,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0148022,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.00943495,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0532357,
	"cts__power__switching__total__pre_repair": 0.0846404,
	"cts__power__leakage__total__pre_repair": 3.76192e-08,
	"cts__power__total__pre_repair": 0.137876,
	"cts__design__io__pre_repair": 388,
	"cts__design__die__area__pre_repair": 434571,
	"cts__design__core__area__pre_repair": 427310,
	"cts__design__instance__count__pre_repair": 17658,
	"cts__design__instance__area__pre_repair": 116158,
	"cts__design__instance__count__stdcell__pre_repair": 17658,
	"cts__design__instance__area__stdcell__pre_repair": 116158,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.271835,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.271835,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.487522,
	"cts__clock__skew__setup__post_repair": 0.110937,
	"cts__clock__skew__hold__post_repair": 0.110937,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0148022,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.00943495,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0532357,
	"cts__power__switching__total__post_repair": 0.0846404,
	"cts__power__leakage__total__post_repair": 3.76192e-08,
	"cts__power__total__post_repair": 0.137876,
	"cts__design__io__post_repair": 388,
	"cts__design__die__area__post_repair": 434571,
	"cts__design__core__area__post_repair": 427310,
	"cts__design__instance__count__post_repair": 17658,
	"cts__design__instance__area__post_repair": 116158,
	"cts__design__instance__count__stdcell__post_repair": 17658,
	"cts__design__instance__area__stdcell__post_repair": 116158,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.271835,
	"cts__design__instance__utilization__stdcell__post_repair": 0.271835,
	"cts__design__instance__displacement__total": 797.442,
	"cts__design__instance__displacement__mean": 0.045,
	"cts__design__instance__displacement__max": 11.96,
	"cts__route__wirelength__estimated": 389862,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 389862,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.468675,
	"cts__clock__skew__setup": 0.111568,
	"cts__clock__skew__hold": 0.111568,
	"cts__timing__drv__max_slew_limit": 0.0195852,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0135144,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0532541,
	"cts__power__switching__total": 0.08529,
	"cts__power__leakage__total": 3.76192e-08,
	"cts__power__total": 0.138544,
	"cts__design__io": 388,
	"cts__design__die__area": 434571,
	"cts__design__core__area": 427310,
	"cts__design__instance__count": 17658,
	"cts__design__instance__area": 116158,
	"cts__design__instance__count__stdcell": 17658,
	"cts__design__instance__area__stdcell": 116158,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.271835,
	"cts__design__instance__utilization__stdcell": 0.271835
}