\hypertarget{struct_d_m_a___type_def}{}\doxysection{DMA\+\_\+\+Type\+Def结构体 参考}
\label{struct_d_m_a___type_def}\index{DMA\_TypeDef@{DMA\_TypeDef}}


{\ttfamily \#include $<$reg\+\_\+dma.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___type_def_a72e929a341c19db677baa95f677895cd}{ISR}}
\begin{DoxyCompactList}\small\item\em Interrupt Status Register offset\+: 0x00 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___type_def_aeb329f248d5c9fd2fe3640dd9f0ae142}{IFCR}}
\begin{DoxyCompactList}\small\item\em Interrupt Flag Clear Register offset\+: 0x04 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___type_def_a9c6fbcec10b9af90232a37cf8b2d29fc}{CCRx}}
\begin{DoxyCompactList}\small\item\em Channel X configures registers offset\+: 0x08 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___type_def_a226662260fb8b9a534392f946cd4d78f}{CNDTRx}}
\begin{DoxyCompactList}\small\item\em Channel X transfer quantity register offset\+: 0x0C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___type_def_a2d6d568d658de394feab9240c7a2bb26}{CPARx}}
\begin{DoxyCompactList}\small\item\em Channel X peripheral address register offset\+: 0x10 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___type_def_ada55094ca494114db8c49d330efef038}{CMARx}}
\begin{DoxyCompactList}\small\item\em Channel X memory address register offset\+: 0x14 \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}


在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00073}{73}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_d_m_a___type_def_a9c6fbcec10b9af90232a37cf8b2d29fc}\label{struct_d_m_a___type_def_a9c6fbcec10b9af90232a37cf8b2d29fc}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!CCRx@{CCRx}}
\index{CCRx@{CCRx}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCRx}{CCRx}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Type\+Def\+::\+CCRx}



Channel X configures registers offset\+: 0x08 



在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00076}{76}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___type_def_ada55094ca494114db8c49d330efef038}\label{struct_d_m_a___type_def_ada55094ca494114db8c49d330efef038}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!CMARx@{CMARx}}
\index{CMARx@{CMARx}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMARx}{CMARx}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Type\+Def\+::\+CMARx}



Channel X memory address register offset\+: 0x14 



在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00079}{79}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___type_def_a226662260fb8b9a534392f946cd4d78f}\label{struct_d_m_a___type_def_a226662260fb8b9a534392f946cd4d78f}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!CNDTRx@{CNDTRx}}
\index{CNDTRx@{CNDTRx}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNDTRx}{CNDTRx}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Type\+Def\+::\+CNDTRx}



Channel X transfer quantity register offset\+: 0x0C 



在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00077}{77}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___type_def_a2d6d568d658de394feab9240c7a2bb26}\label{struct_d_m_a___type_def_a2d6d568d658de394feab9240c7a2bb26}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!CPARx@{CPARx}}
\index{CPARx@{CPARx}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPARx}{CPARx}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Type\+Def\+::\+CPARx}



Channel X peripheral address register offset\+: 0x10 



在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00078}{78}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___type_def_aeb329f248d5c9fd2fe3640dd9f0ae142}\label{struct_d_m_a___type_def_aeb329f248d5c9fd2fe3640dd9f0ae142}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!IFCR@{IFCR}}
\index{IFCR@{IFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFCR}{IFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Type\+Def\+::\+IFCR}



Interrupt Flag Clear Register offset\+: 0x04 



在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00075}{75}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___type_def_a72e929a341c19db677baa95f677895cd}\label{struct_d_m_a___type_def_a72e929a341c19db677baa95f677895cd}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Type\+Def\+::\+ISR}



Interrupt Status Register offset\+: 0x00 



在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00074}{74}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/\mbox{\hyperlink{reg__dma_8h}{reg\+\_\+dma.\+h}}\end{DoxyCompactItemize}
