<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\gwsynthesis\HDMI_IP_Test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec 15 07:38:07 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2250</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1470</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>242</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_i_ibuf/I </td>
</tr>
<tr>
<td>LedPrescaler[2]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>LedPrescaler_2_s0/Q </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.004</td>
<td>249.750
<td>0.000</td>
<td>2.002</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.040</td>
<td>24.975
<td>0.000</td>
<td>20.020</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUTD </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>LedPrescaler[2]</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">27.052(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>249.750(MHz)</td>
<td>670.004(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>24.975(MHz)</td>
<td>63.146(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin_i!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LedPrescaler[2]</td>
<td>Setup</td>
<td>-1392.642</td>
<td>242</td>
</tr>
<tr>
<td>LedPrescaler[2]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-16.966</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/F_2_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.566</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-15.448</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/IncDecZ_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.048</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-15.448</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/F_6_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.048</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-14.433</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[0]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-14.428</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[0]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.384</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-14.130</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[0]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>34.086</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-13.897</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.854</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-13.744</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/SP_7_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-13.737</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.693</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-13.382</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-13.382</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-13.382</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-13.327</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/SP_15_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.927</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-13.270</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.226</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-13.202</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[0]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-13.088</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-13.048</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[0]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>33.005</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-12.839</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.796</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-12.641</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.598</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-12.502</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/DO_7_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.102</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-12.326</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.283</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-12.326</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.283</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-12.323</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.279</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-12.264</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.220</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-12.264</td>
<td>CPU/u0/IStatus_0_s14/DO[11]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.220</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>VideoGenerator/ViewPortY_0_s0/Q</td>
<td>VideoGenerator/ViewPortY_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>CPU/u0/R_6_s1/Q</td>
<td>CPU/u0/R_6_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>HighClkPrescale_s0/Q</td>
<td>HighClkPrescale_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>LedPrescaler_0_s0/Q</td>
<td>LedPrescaler_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>CPU/u0/R_2_s1/Q</td>
<td>CPU/u0/R_2_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>CPU/u0/R_4_s1/Q</td>
<td>CPU/u0/R_4_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>VideoGenerator/Ycounter_0_s0/Q</td>
<td>VideoGenerator/Ycounter_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>CPU/u0/R_1_s1/Q</td>
<td>CPU/u0/R_1_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.711</td>
<td>CPU/u0/TState_1_s1/Q</td>
<td>CPU/u0/TState_1_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>0.712</td>
<td>CPU/u0/TState_0_s1/Q</td>
<td>CPU/u0/TState_0_s1/D</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>11</td>
<td>0.722</td>
<td>VideoGenerator/ViewPortY_6_s0/Q</td>
<td>VZVRAM/dpb_inst_0/ADB[11]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.882</td>
</tr>
<tr>
<td>12</td>
<td>0.729</td>
<td>VideoGenerator/ViewPortY_2_s0/Q</td>
<td>VideoGenerator/ViewPortY_2_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>VideoGenerator/ViewPortX_2_s0/Q</td>
<td>VideoGenerator/ViewPortX_2_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>VideoGenerator/ViewPortX_6_s0/Q</td>
<td>VideoGenerator/ViewPortX_6_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>VideoGenerator/ViewPortY_6_s0/Q</td>
<td>VideoGenerator/ViewPortY_6_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>VideoGenerator/Xcounter_2_s0/Q</td>
<td>VideoGenerator/Xcounter_2_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.731</td>
<td>VideoGenerator/Ycounter_6_s0/Q</td>
<td>VideoGenerator/Ycounter_6_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>18</td>
<td>0.731</td>
<td>VideoGenerator/Xcounter_6_s0/Q</td>
<td>VideoGenerator/Xcounter_6_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>19</td>
<td>0.732</td>
<td>VideoGenerator/Ycounter_2_s0/Q</td>
<td>VideoGenerator/Ycounter_2_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>20</td>
<td>0.732</td>
<td>VideoGenerator/Xcounter_8_s0/Q</td>
<td>VideoGenerator/Xcounter_8_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>21</td>
<td>0.733</td>
<td>VideoGenerator/Ycounter_8_s0/Q</td>
<td>VideoGenerator/Ycounter_8_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>22</td>
<td>0.753</td>
<td>VideoGenerator/Ycounter_0_s0/Q</td>
<td>CHRGENROM/prom_inst_0/AD[2]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.907</td>
</tr>
<tr>
<td>23</td>
<td>0.755</td>
<td>VideoGenerator/Ycounter_2_s0/Q</td>
<td>CHRGENROM/prom_inst_0/AD[4]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.909</td>
</tr>
<tr>
<td>24</td>
<td>0.824</td>
<td>CPU/u0/TState_2_s1/Q</td>
<td>CPU/u0/CPU_A_14_s448/RESET</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.839</td>
</tr>
<tr>
<td>25</td>
<td>0.827</td>
<td>CPU/WR_n_s0/Q</td>
<td>VZVRAM/dpb_inst_0/WREA</td>
<td>LedPrescaler[2]:[R]</td>
<td>LedPrescaler[2]:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.842</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.703</td>
<td>1.953</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.065</td>
<td>9.315</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LedPrescaler[2]</td>
<td>CPU/u0/RegBusA_r_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.065</td>
<td>9.315</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LedPrescaler[2]</td>
<td>CPU/u0/DO_3_s1</td>
</tr>
<tr>
<td>5</td>
<td>8.065</td>
<td>9.315</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LedPrescaler[2]</td>
<td>CPU/u0/TState_0_s1</td>
</tr>
<tr>
<td>6</td>
<td>8.065</td>
<td>9.315</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LedPrescaler[2]</td>
<td>CPU/u0/Read_To_Reg_r_3_s20</td>
</tr>
<tr>
<td>7</td>
<td>8.065</td>
<td>9.315</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LedPrescaler[2]</td>
<td>CPU/u0/MCycles_1_s7</td>
</tr>
<tr>
<td>8</td>
<td>8.065</td>
<td>9.315</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LedPrescaler[2]</td>
<td>CPU/u0/CPU_A_14_s35</td>
</tr>
<tr>
<td>9</td>
<td>8.065</td>
<td>9.315</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LedPrescaler[2]</td>
<td>CPU/u0/CPU_A_14_s73</td>
</tr>
<tr>
<td>10</td>
<td>8.065</td>
<td>9.315</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LedPrescaler[2]</td>
<td>CPU/u0/BusA_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>26.290</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>26.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>27.895</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>28.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>30.016</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>CPU/u0/n1349_s37/I1</td>
</tr>
<tr>
<td>30.642</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s37/F</td>
</tr>
<tr>
<td>31.463</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>CPU/u0/n1349_s18/I0</td>
</tr>
<tr>
<td>32.495</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s18/F</td>
</tr>
<tr>
<td>33.316</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>CPU/u0/n1349_s6/I2</td>
</tr>
<tr>
<td>34.348</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s6/F</td>
</tr>
<tr>
<td>35.807</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td>CPU/u0/n1489_s8/I2</td>
</tr>
<tr>
<td>36.906</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C16[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s8/F</td>
</tr>
<tr>
<td>37.396</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>CPU/u0/n1489_s7/I0</td>
</tr>
<tr>
<td>38.428</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s7/F</td>
</tr>
<tr>
<td>38.428</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" font-weight:bold;">CPU/u0/F_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>CPU/u0/F_2_s1/CLK</td>
</tr>
<tr>
<td>21.462</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>CPU/u0/F_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.742, 37.581%; route: 19.364, 52.956%; tC2Q: 3.460, 9.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>26.290</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>26.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>27.895</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>28.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>30.016</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>CPU/u0/n1349_s37/I1</td>
</tr>
<tr>
<td>30.642</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s37/F</td>
</tr>
<tr>
<td>31.463</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>CPU/u0/n1349_s18/I0</td>
</tr>
<tr>
<td>32.495</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s18/F</td>
</tr>
<tr>
<td>33.316</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>CPU/u0/n1349_s6/I2</td>
</tr>
<tr>
<td>34.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s6/F</td>
</tr>
<tr>
<td>34.763</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>CPU/u0/n1349_s2/I0</td>
</tr>
<tr>
<td>35.388</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s2/F</td>
</tr>
<tr>
<td>35.811</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>CPU/u0/n1830_s0/I1</td>
</tr>
<tr>
<td>36.910</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1830_s0/F</td>
</tr>
<tr>
<td>36.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" font-weight:bold;">CPU/u0/IncDecZ_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>CPU/u0/IncDecZ_s1/CLK</td>
</tr>
<tr>
<td>21.462</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.329, 38.031%; route: 18.259, 52.097%; tC2Q: 3.460, 9.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>26.290</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>26.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>27.895</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>28.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>30.016</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>CPU/u0/n1349_s37/I1</td>
</tr>
<tr>
<td>30.642</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s37/F</td>
</tr>
<tr>
<td>31.463</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td>CPU/u0/n1349_s18/I0</td>
</tr>
<tr>
<td>32.495</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s18/F</td>
</tr>
<tr>
<td>33.316</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][B]</td>
<td>CPU/u0/n1349_s6/I2</td>
</tr>
<tr>
<td>34.342</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C21[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s6/F</td>
</tr>
<tr>
<td>34.763</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[0][A]</td>
<td>CPU/u0/n1349_s2/I0</td>
</tr>
<tr>
<td>35.388</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s2/F</td>
</tr>
<tr>
<td>35.811</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>CPU/u0/n1349_s1/I0</td>
</tr>
<tr>
<td>36.910</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s1/F</td>
</tr>
<tr>
<td>36.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" font-weight:bold;">CPU/u0/F_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>CPU/u0/F_6_s1/CLK</td>
</tr>
<tr>
<td>21.462</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>CPU/u0/F_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.329, 38.031%; route: 18.259, 52.097%; tC2Q: 3.460, 9.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.288</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>26.577</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>CPU/u0/n1349_s20/I0</td>
</tr>
<tr>
<td>27.399</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s20/F</td>
</tr>
<tr>
<td>28.383</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>CPU/u0/n1376_s5/I1</td>
</tr>
<tr>
<td>29.185</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s5/F</td>
</tr>
<tr>
<td>29.604</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>CPU/u0/n1376_s2/I1</td>
</tr>
<tr>
<td>30.426</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s2/F</td>
</tr>
<tr>
<td>31.258</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>CPU/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>32.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>33.646</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>CPU/u0/RegDIH_4_s0/I1</td>
</tr>
<tr>
<td>34.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>36.252</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 35.569%; route: 18.698, 54.370%; tC2Q: 3.460, 10.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.288</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>26.577</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>CPU/u0/n1349_s20/I0</td>
</tr>
<tr>
<td>27.399</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s20/F</td>
</tr>
<tr>
<td>28.383</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>CPU/u0/n1376_s5/I1</td>
</tr>
<tr>
<td>29.185</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s5/F</td>
</tr>
<tr>
<td>29.604</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>CPU/u0/n1376_s2/I1</td>
</tr>
<tr>
<td>30.426</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s2/F</td>
</tr>
<tr>
<td>31.258</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>CPU/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>32.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>33.646</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>CPU/u0/RegDIH_4_s0/I1</td>
</tr>
<tr>
<td>34.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>36.246</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 35.574%; route: 18.692, 54.363%; tC2Q: 3.460, 10.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.948</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.288</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>26.577</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>CPU/u0/n1349_s20/I0</td>
</tr>
<tr>
<td>27.399</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s20/F</td>
</tr>
<tr>
<td>28.383</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>CPU/u0/n1376_s5/I1</td>
</tr>
<tr>
<td>29.185</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s5/F</td>
</tr>
<tr>
<td>29.604</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>CPU/u0/n1376_s2/I1</td>
</tr>
<tr>
<td>30.426</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s2/F</td>
</tr>
<tr>
<td>31.258</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>CPU/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>32.357</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>33.646</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>CPU/u0/RegDIH_4_s0/I1</td>
</tr>
<tr>
<td>34.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>35.948</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.232, 35.885%; route: 18.394, 53.964%; tC2Q: 3.460, 10.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.402</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.856</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>CPU/u0/n1349_s21/I0</td>
</tr>
<tr>
<td>27.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s21/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>CPU/u0/n1374_s5/I0</td>
</tr>
<tr>
<td>28.925</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>29.346</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>30.378</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>31.864</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>CPU/u0/RegDIH_6_s2/I0</td>
</tr>
<tr>
<td>32.490</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>33.295</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>33.921</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>35.716</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.321, 36.395%; route: 18.073, 53.385%; tC2Q: 3.460, 10.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/SP_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>26.290</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>26.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>27.895</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>28.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>29.527</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>CPU/u0/n1373_s7/I1</td>
</tr>
<tr>
<td>30.152</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>30.573</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>CPU/u0/n1373_s2/I1</td>
</tr>
<tr>
<td>31.395</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>34.174</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/n1476_s4/I0</td>
</tr>
<tr>
<td>35.206</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1476_s4/F</td>
</tr>
<tr>
<td>35.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/SP_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/SP_7_s1/CLK</td>
</tr>
<tr>
<td>21.462</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>CPU/u0/SP_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.400, 34.189%; route: 18.484, 55.435%; tC2Q: 3.460, 10.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.402</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.856</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>CPU/u0/n1349_s21/I0</td>
</tr>
<tr>
<td>27.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s21/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>CPU/u0/n1374_s5/I0</td>
</tr>
<tr>
<td>28.925</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>29.346</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>30.378</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>31.864</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>CPU/u0/RegDIH_6_s2/I0</td>
</tr>
<tr>
<td>32.490</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>33.295</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>33.921</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>35.555</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.321, 36.568%; route: 17.912, 53.163%; tC2Q: 3.460, 10.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.402</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.856</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>CPU/u0/n1349_s21/I0</td>
</tr>
<tr>
<td>27.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s21/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>CPU/u0/n1374_s5/I0</td>
</tr>
<tr>
<td>28.925</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>29.346</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>30.378</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>32.188</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>CPU/u0/RegDIL_6_s2/I0</td>
</tr>
<tr>
<td>33.287</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>33.292</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>34.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>35.201</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.267, 39.794%; route: 16.612, 49.828%; tC2Q: 3.460, 10.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.402</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.856</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>CPU/u0/n1349_s21/I0</td>
</tr>
<tr>
<td>27.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s21/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>CPU/u0/n1374_s5/I0</td>
</tr>
<tr>
<td>28.925</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>29.346</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>30.378</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>32.188</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>CPU/u0/RegDIL_6_s2/I0</td>
</tr>
<tr>
<td>33.287</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>33.292</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>34.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>35.201</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.267, 39.794%; route: 16.612, 49.828%; tC2Q: 3.460, 10.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.402</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.856</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>CPU/u0/n1349_s21/I0</td>
</tr>
<tr>
<td>27.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s21/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>CPU/u0/n1374_s5/I0</td>
</tr>
<tr>
<td>28.925</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>29.346</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>30.378</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>32.188</td>
<td>1.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>CPU/u0/RegDIL_6_s2/I0</td>
</tr>
<tr>
<td>33.287</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>33.292</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>34.391</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>35.201</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.267, 39.794%; route: 16.612, 49.828%; tC2Q: 3.460, 10.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/SP_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>26.290</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>26.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>27.895</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>28.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>29.527</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>CPU/u0/n1373_s7/I1</td>
</tr>
<tr>
<td>30.152</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>30.573</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>CPU/u0/n1373_s2/I1</td>
</tr>
<tr>
<td>31.395</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>33.690</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>CPU/u0/n1468_s4/I0</td>
</tr>
<tr>
<td>34.789</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1468_s4/F</td>
</tr>
<tr>
<td>34.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/SP_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>CPU/u0/SP_15_s1/CLK</td>
</tr>
<tr>
<td>21.462</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C10[0][A]</td>
<td>CPU/u0/SP_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.467, 34.826%; route: 18.000, 54.666%; tC2Q: 3.460, 10.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.345</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>26.150</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>CPU/u0/n1375_s6/I0</td>
</tr>
<tr>
<td>27.182</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s6/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CPU/u0/n1375_s5/I0</td>
</tr>
<tr>
<td>28.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>28.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>29.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>30.374</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>CPU/u0/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>31.406</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>32.211</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>CPU/u0/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>33.310</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>35.088</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.939, 38.942%; route: 16.827, 50.645%; tC2Q: 3.460, 10.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.288</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>26.577</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>CPU/u0/n1349_s20/I0</td>
</tr>
<tr>
<td>27.399</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s20/F</td>
</tr>
<tr>
<td>28.383</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>CPU/u0/n1376_s5/I1</td>
</tr>
<tr>
<td>29.185</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s5/F</td>
</tr>
<tr>
<td>29.604</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>CPU/u0/n1376_s2/I1</td>
</tr>
<tr>
<td>30.426</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s2/F</td>
</tr>
<tr>
<td>32.077</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>CPU/u0/RegDIL_4_s2/I0</td>
</tr>
<tr>
<td>32.899</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>CPU/u0/RegDIL_4_s0/I1</td>
</tr>
<tr>
<td>33.726</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>35.021</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.955, 36.054%; route: 17.744, 53.512%; tC2Q: 3.460, 10.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>25.402</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>26.856</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>CPU/u0/n1349_s21/I0</td>
</tr>
<tr>
<td>27.888</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s21/F</td>
</tr>
<tr>
<td>27.899</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>CPU/u0/n1374_s5/I0</td>
</tr>
<tr>
<td>28.925</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>29.346</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>30.378</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>31.864</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>CPU/u0/RegDIH_6_s2/I0</td>
</tr>
<tr>
<td>32.490</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>33.295</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>33.921</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>34.906</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.321, 37.286%; route: 17.263, 52.243%; tC2Q: 3.460, 10.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>25.288</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>26.577</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[2][A]</td>
<td>CPU/u0/n1349_s20/I0</td>
</tr>
<tr>
<td>27.399</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s20/F</td>
</tr>
<tr>
<td>28.383</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>CPU/u0/n1376_s5/I1</td>
</tr>
<tr>
<td>29.185</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s5/F</td>
</tr>
<tr>
<td>29.604</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>CPU/u0/n1376_s2/I1</td>
</tr>
<tr>
<td>30.426</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s2/F</td>
</tr>
<tr>
<td>32.077</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td>CPU/u0/RegDIL_4_s2/I0</td>
</tr>
<tr>
<td>32.899</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>CPU/u0/RegDIL_4_s0/I1</td>
</tr>
<tr>
<td>33.726</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>34.867</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.955, 36.222%; route: 17.590, 53.295%; tC2Q: 3.460, 10.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>26.290</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>26.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>27.895</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>28.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>29.527</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>CPU/u0/n1373_s7/I1</td>
</tr>
<tr>
<td>30.152</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>30.573</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>CPU/u0/RegDIH_7_s1/I0</td>
</tr>
<tr>
<td>31.395</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>32.205</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][B]</td>
<td>CPU/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>33.027</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C24[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>34.658</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.190, 34.121%; route: 18.146, 55.329%; tC2Q: 3.460, 10.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.345</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>26.150</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>CPU/u0/n1375_s6/I0</td>
</tr>
<tr>
<td>27.182</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s6/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CPU/u0/n1375_s5/I0</td>
</tr>
<tr>
<td>28.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>28.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>29.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>30.374</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>CPU/u0/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>31.406</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>32.211</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>CPU/u0/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>33.310</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>34.460</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.939, 39.693%; route: 16.199, 49.693%; tC2Q: 3.460, 10.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/DO_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>26.290</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>26.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>27.895</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>28.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>29.527</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>CPU/u0/n1373_s7/I1</td>
</tr>
<tr>
<td>30.152</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>30.573</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>CPU/u0/n1373_s2/I1</td>
</tr>
<tr>
<td>31.395</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s2/F</td>
</tr>
<tr>
<td>32.865</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>CPU/u0/n1373_s0/I1</td>
</tr>
<tr>
<td>33.964</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s0/F</td>
</tr>
<tr>
<td>33.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/DO_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>CPU/u0/DO_7_s1/CLK</td>
</tr>
<tr>
<td>21.462</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>CPU/u0/DO_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.467, 35.721%; route: 17.175, 53.501%; tC2Q: 3.460, 10.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.345</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>26.150</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>CPU/u0/n1375_s6/I0</td>
</tr>
<tr>
<td>27.182</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s6/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CPU/u0/n1375_s5/I0</td>
</tr>
<tr>
<td>28.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>28.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>29.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>31.177</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>CPU/u0/RegDIL_5_s2/I0</td>
</tr>
<tr>
<td>32.276</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s2/F</td>
</tr>
<tr>
<td>32.281</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>CPU/u0/RegDIL_5_s0/I1</td>
</tr>
<tr>
<td>33.313</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>34.145</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.939, 40.080%; route: 15.884, 49.202%; tC2Q: 3.460, 10.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.345</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>26.150</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>CPU/u0/n1375_s6/I0</td>
</tr>
<tr>
<td>27.182</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s6/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CPU/u0/n1375_s5/I0</td>
</tr>
<tr>
<td>28.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>28.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>29.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>31.177</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td>CPU/u0/RegDIL_5_s2/I0</td>
</tr>
<tr>
<td>32.276</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s2/F</td>
</tr>
<tr>
<td>32.281</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>CPU/u0/RegDIL_5_s0/I1</td>
</tr>
<tr>
<td>33.313</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>34.145</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.939, 40.080%; route: 15.884, 49.202%; tC2Q: 3.460, 10.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>25.345</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>26.150</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>CPU/u0/n1375_s6/I0</td>
</tr>
<tr>
<td>27.182</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s6/F</td>
</tr>
<tr>
<td>27.198</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td>CPU/u0/n1375_s5/I0</td>
</tr>
<tr>
<td>28.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>28.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>29.058</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>30.374</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>CPU/u0/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>31.406</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>32.211</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>CPU/u0/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>33.310</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>34.141</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.939, 40.084%; route: 15.880, 49.197%; tC2Q: 3.460, 10.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>26.290</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>26.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>27.895</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>28.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>29.527</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>CPU/u0/n1373_s7/I1</td>
</tr>
<tr>
<td>30.152</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>30.573</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>CPU/u0/RegDIH_7_s1/I0</td>
</tr>
<tr>
<td>31.375</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>CPU/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>32.618</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>34.082</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C23</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.170, 34.668%; route: 17.590, 54.594%; tC2Q: 3.460, 10.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[1]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>5.322</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[11]</td>
</tr>
<tr>
<td>8.078</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>8.900</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>9.396</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>10.022</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>11.941</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>13.779</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>14.878</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[3][A]</td>
<td>CPU/u0/n2206_s21/I0</td>
</tr>
<tr>
<td>15.027</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s21/O</td>
</tr>
<tr>
<td>16.821</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>CPU/u0/alu/n23_s3/I3</td>
</tr>
<tr>
<td>17.920</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s3/F</td>
</tr>
<tr>
<td>18.730</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>19.356</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>20.177</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>21.238</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>21.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>22.207</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>22.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C17[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>22.264</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>22.264</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>22.321</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C17[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>22.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>22.378</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>24.725</td>
<td>2.347</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>24.782</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>24.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>24.839</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>24.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>24.896</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>26.290</td>
<td>1.394</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[1][B]</td>
<td>CPU/u0/n1373_s18/I2</td>
</tr>
<tr>
<td>26.916</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s18/F</td>
</tr>
<tr>
<td>27.895</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>CPU/u0/n1373_s15/I0</td>
</tr>
<tr>
<td>28.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s15/F</td>
</tr>
<tr>
<td>29.527</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>CPU/u0/n1373_s7/I1</td>
</tr>
<tr>
<td>30.152</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s7/F</td>
</tr>
<tr>
<td>30.573</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td>CPU/u0/RegDIH_7_s1/I0</td>
</tr>
<tr>
<td>31.375</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>31.796</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>CPU/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>32.618</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>34.082</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.862</td>
<td>1.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.819</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.170, 34.668%; route: 17.590, 54.594%; tC2Q: 3.460, 10.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.862, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C6[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>VideoGenerator/n152_s2/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n152_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C6[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>CPU/u0/R_6_s1/CLK</td>
</tr>
<tr>
<td>1.676</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_6_s1/Q</td>
</tr>
<tr>
<td>1.679</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>CPU/u0/n1104_s0/I2</td>
</tr>
<tr>
<td>2.051</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1104_s0/F</td>
</tr>
<tr>
<td>2.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>CPU/u0/R_6_s1/CLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C12[0][A]</td>
<td>CPU/u0/R_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">HighClkPrescale_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>n618_s2/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">n618_s2/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" font-weight:bold;">HighClkPrescale_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[1][A]</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>LedPrescaler_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>LedPrescaler_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>LedPrescaler_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">LedPrescaler_0_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n591_s2/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n591_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">LedPrescaler_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>LedPrescaler_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>LedPrescaler_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>CPU/u0/R_2_s1/CLK</td>
</tr>
<tr>
<td>1.676</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_2_s1/Q</td>
</tr>
<tr>
<td>1.680</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>CPU/u0/n1108_s0/I2</td>
</tr>
<tr>
<td>2.052</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1108_s0/F</td>
</tr>
<tr>
<td>2.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>CPU/u0/R_2_s1/CLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>CPU/u0/R_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>CPU/u0/R_4_s1/CLK</td>
</tr>
<tr>
<td>1.676</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_4_s1/Q</td>
</tr>
<tr>
<td>1.680</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>CPU/u0/n1106_s0/I1</td>
</tr>
<tr>
<td>2.052</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1106_s0/F</td>
</tr>
<tr>
<td>2.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>CPU/u0/R_4_s1/CLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>CPU/u0/R_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td>VideoGenerator/Ycounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_0_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td>VideoGenerator/n143_s2/I0</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n143_s2/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td>VideoGenerator/Ycounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C6[1][A]</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>CPU/u0/R_1_s1/CLK</td>
</tr>
<tr>
<td>1.676</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_1_s1/Q</td>
</tr>
<tr>
<td>1.681</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>CPU/u0/n1109_s0/I2</td>
</tr>
<tr>
<td>2.053</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1109_s0/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>CPU/u0/R_1_s1/CLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>CPU/u0/R_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/TState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/TState_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>CPU/u0/TState_1_s1/CLK</td>
</tr>
<tr>
<td>1.676</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/TState_1_s1/Q</td>
</tr>
<tr>
<td>1.682</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>CPU/u0/n2449_s2/I1</td>
</tr>
<tr>
<td>2.054</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2449_s2/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/TState_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>CPU/u0/TState_1_s1/CLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>CPU/u0/TState_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/TState_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/TState_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>CPU/u0/TState_0_s1/CLK</td>
</tr>
<tr>
<td>1.676</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/TState_0_s1/Q</td>
</tr>
<tr>
<td>1.683</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>CPU/u0/n2450_s2/I0</td>
</tr>
<tr>
<td>2.055</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2450_s2/F</td>
</tr>
<tr>
<td>2.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/TState_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>CPU/u0/TState_0_s1/CLK</td>
</tr>
<tr>
<td>1.343</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>CPU/u0/TState_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VZVRAM/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>VideoGenerator/ViewPortY_6_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_6_s0/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">VZVRAM/dpb_inst_0/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>VZVRAM/dpb_inst_0/CLKB</td>
</tr>
<tr>
<td>1.853</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>VZVRAM/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 62.218%; tC2Q: 0.333, 37.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_2_s0/Q</td>
</tr>
<tr>
<td>2.028</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C6[1][A]</td>
<td>VideoGenerator/n150_s/I1</td>
</tr>
<tr>
<td>2.422</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n150_s/SUM</td>
</tr>
<tr>
<td>2.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>VideoGenerator/ViewPortX_2_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_2_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C6[1][A]</td>
<td>VideoGenerator/n213_s/I1</td>
</tr>
<tr>
<td>2.423</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n213_s/SUM</td>
</tr>
<tr>
<td>2.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>VideoGenerator/ViewPortX_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>VideoGenerator/ViewPortX_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>VideoGenerator/ViewPortX_6_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_6_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C7[0][A]</td>
<td>VideoGenerator/n209_s/I1</td>
</tr>
<tr>
<td>2.423</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n209_s/SUM</td>
</tr>
<tr>
<td>2.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>VideoGenerator/ViewPortX_6_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>VideoGenerator/ViewPortX_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>VideoGenerator/ViewPortY_6_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_6_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C7[0][A]</td>
<td>VideoGenerator/n146_s/I1</td>
</tr>
<tr>
<td>2.423</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n146_s/SUM</td>
</tr>
<tr>
<td>2.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>VideoGenerator/ViewPortY_6_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>VideoGenerator/ViewPortY_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Xcounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Xcounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>VideoGenerator/Xcounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_2_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td>VideoGenerator/n126_s/I1</td>
</tr>
<tr>
<td>2.423</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n126_s/SUM</td>
</tr>
<tr>
<td>2.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>VideoGenerator/Xcounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>VideoGenerator/Xcounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Ycounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Ycounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>VideoGenerator/Ycounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_6_s0/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C7[0][A]</td>
<td>VideoGenerator/n137_s/I1</td>
</tr>
<tr>
<td>2.424</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n137_s/SUM</td>
</tr>
<tr>
<td>2.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>VideoGenerator/Ycounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>VideoGenerator/Ycounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Xcounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Xcounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>VideoGenerator/Xcounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_6_s0/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td>VideoGenerator/n122_s/I1</td>
</tr>
<tr>
<td>2.424</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n122_s/SUM</td>
</tr>
<tr>
<td>2.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>VideoGenerator/Xcounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>VideoGenerator/Xcounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Ycounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Ycounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>VideoGenerator/Ycounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_2_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C6[1][A]</td>
<td>VideoGenerator/n141_s/I1</td>
</tr>
<tr>
<td>2.426</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n141_s/SUM</td>
</tr>
<tr>
<td>2.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>VideoGenerator/Ycounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>VideoGenerator/Ycounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Xcounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Xcounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>VideoGenerator/Xcounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_8_s0/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td>VideoGenerator/n120_s/I1</td>
</tr>
<tr>
<td>2.426</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n120_s/SUM</td>
</tr>
<tr>
<td>2.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>VideoGenerator/Xcounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>VideoGenerator/Xcounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Ycounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Ycounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>VideoGenerator/Ycounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_8_s0/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C7[1][A]</td>
<td>VideoGenerator/n135_s/I1</td>
</tr>
<tr>
<td>2.427</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n135_s/SUM</td>
</tr>
<tr>
<td>2.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>VideoGenerator/Ycounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>VideoGenerator/Ycounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Ycounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHRGENROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[1][A]</td>
<td>VideoGenerator/Ycounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_0_s0/Q</td>
</tr>
<tr>
<td>2.601</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">CHRGENROM/prom_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>CHRGENROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.847</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>CHRGENROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.259%; tC2Q: 0.333, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Ycounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHRGENROM/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>VideoGenerator/Ycounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Ycounter_2_s0/Q</td>
</tr>
<tr>
<td>2.602</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">CHRGENROM/prom_inst_0/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>133</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>CHRGENROM/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.847</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>CHRGENROM/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 63.318%; tC2Q: 0.333, 36.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/TState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/CPU_A_14_s448</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>CPU/u0/TState_2_s1/CLK</td>
</tr>
<tr>
<td>1.676</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R15C25[1][B]</td>
<td style=" font-weight:bold;">CPU/u0/TState_2_s1/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" font-weight:bold;">CPU/u0/CPU_A_14_s448/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>CPU/u0/CPU_A_14_s448/CLK</td>
</tr>
<tr>
<td>1.358</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>CPU/u0/CPU_A_14_s448</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.288%; tC2Q: 0.333, 39.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/WR_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VZVRAM/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LedPrescaler[2]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>CPU/WR_n_s0/CLK</td>
</tr>
<tr>
<td>1.676</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R7C23[0][A]</td>
<td style=" font-weight:bold;">CPU/WR_n_s0/Q</td>
</tr>
<tr>
<td>2.185</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">VZVRAM/dpb_inst_0/WREA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>486</td>
<td>R7C7[2][B]</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>VZVRAM/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.358</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>VZVRAM/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.508, 60.397%; tC2Q: 0.333, 39.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.343, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.811</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.764</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/u0/RegBusA_r_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/u0/RegBusA_r_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/u0/RegBusA_r_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/u0/DO_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/u0/DO_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/u0/DO_3_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/u0/TState_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/u0/TState_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/u0/TState_0_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/u0/Read_To_Reg_r_3_s20</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/u0/Read_To_Reg_r_3_s20/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/u0/Read_To_Reg_r_3_s20/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/u0/MCycles_1_s7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/u0/MCycles_1_s7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/u0/MCycles_1_s7/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/u0/CPU_A_14_s35</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/u0/CPU_A_14_s35/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/u0/CPU_A_14_s35/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/u0/CPU_A_14_s73</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/u0/CPU_A_14_s73/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/u0/CPU_A_14_s73/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.065</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/u0/BusA_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/u0/BusA_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LedPrescaler[2]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>LedPrescaler_2_s0/Q</td>
</tr>
<tr>
<td>21.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/u0/BusA_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>486</td>
<td>LedPrescaler[2]</td>
<td>-16.966</td>
<td>2.027</td>
</tr>
<tr>
<td>133</td>
<td>clk25mhz</td>
<td>24.204</td>
<td>0.262</td>
</tr>
<tr>
<td>105</td>
<td>IR[1]</td>
<td>-7.637</td>
<td>6.354</td>
</tr>
<tr>
<td>104</td>
<td>IR[3]</td>
<td>-11.008</td>
<td>6.540</td>
</tr>
<tr>
<td>102</td>
<td>IR[2]</td>
<td>-7.483</td>
<td>4.754</td>
</tr>
<tr>
<td>90</td>
<td>IR[0]</td>
<td>-9.162</td>
<td>5.215</td>
</tr>
<tr>
<td>77</td>
<td>IR[4]</td>
<td>-7.924</td>
<td>3.327</td>
</tr>
<tr>
<td>74</td>
<td>IR[5]</td>
<td>-10.518</td>
<td>4.723</td>
</tr>
<tr>
<td>65</td>
<td>MCycle_Z[0]</td>
<td>-10.523</td>
<td>6.362</td>
</tr>
<tr>
<td>62</td>
<td>ALU_Op_r[1]</td>
<td>-2.264</td>
<td>2.802</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C20</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C15</td>
<td>86.11%</td>
</tr>
<tr>
<td>R15C24</td>
<td>84.72%</td>
</tr>
<tr>
<td>R7C26</td>
<td>84.72%</td>
</tr>
<tr>
<td>R9C20</td>
<td>84.72%</td>
</tr>
<tr>
<td>R7C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C23</td>
<td>83.33%</td>
</tr>
<tr>
<td>R8C19</td>
<td>83.33%</td>
</tr>
<tr>
<td>R7C7</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C28</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
