INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/rtl/myCPU/utils/defines2.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:85]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:110]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:231]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
