#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 27 14:42:05 2021
# Process ID: 15052
# Current directory: C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.runs/synth_1
# Command line: vivado.exe -log pCPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pCPU.tcl
# Log file: C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.runs/synth_1/pCPU.vds
# Journal file: C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pCPU.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
Command: synth_design -top pCPU -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16884
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pCPU' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/pCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (1#1) [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regs' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/Regs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (2#1) [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/Regs.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/datapath.v:264]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (4#1) [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/datapath.v:24]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:61]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pCPU' (6#1) [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/pCPU.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1108.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1108.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1108.590 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Wt_data_reg' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/datapath.v:135]
WARNING: [Synth 8-327] inferring latch for variable 'ImmSel_reg' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_B_reg' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'pc_src_control_reg' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'MemRW_reg' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'Rs1_used_reg' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'Rs2_used_reg' [C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.srcs/sources_1/new/controller.v:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.590 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 43    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 4     
	   9 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 3     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 43    
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1197.219 ; gain = 88.629
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1197.219 ; gain = 88.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1206.258 ; gain = 97.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.258 ; gain = 97.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.258 ; gain = 97.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.258 ; gain = 97.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.258 ; gain = 97.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.258 ; gain = 97.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.258 ; gain = 97.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    52|
|3     |LUT1   |     7|
|4     |LUT2   |    66|
|5     |LUT3   |    39|
|6     |LUT4   |   108|
|7     |LUT5   |   197|
|8     |LUT6   |   757|
|9     |MUXF7  |   283|
|10    |FDCE   |  1024|
|11    |FDRE   |   385|
|12    |FDSE   |     3|
|13    |LD     |    45|
|14    |IBUF   |    66|
|15    |OBUF   |   290|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-----------+------+
|      |Instance     |Module     |Cells |
+------+-------------+-----------+------+
|1     |top          |           |  3324|
|2     |  controller |controller |    14|
|3     |  datapath   |datapath   |  2952|
|4     |    Regs     |Regs       |  1855|
|5     |    alu      |alu        |   194|
+------+-------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.258 ; gain = 97.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.258 ; gain = 97.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.258 ; gain = 97.668
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1209.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1225.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  LD => LDCE: 45 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1225.301 ; gain = 116.711
INFO: [Common 17-1381] The checkpoint 'C:/Users/liang/Desktop/OrgLab/lab05/piCPU/piCPU.runs/synth_1/pCPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pCPU_utilization_synth.rpt -pb pCPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 27 14:42:51 2021...
