<feed xmlns="http://www.w3.org/2005/Atom"> <id>protocol://domain</id><title>Dmitrii Bundin</title><subtitle>Research of x86 microarchetictures and Low Level Performance Engineering</subtitle> <updated>2020-05-16T04:56:11+03:00</updated> <author> <name>Dmitrii Bundin</name> <uri>protocol://domain</uri> </author><link href="/feed.xml" rel="self" type="application/atom+xml" /><link href="protocol://domain" rel="alternate" type="text/html" /> <generator uri="https://jekyllrb.com/" version="4.0.0">Jekyll</generator> <rights> Â© 2020 Dmitrii Bundin </rights> <icon>/assets/img/favicons/favicon.ico</icon> <logo>/assets/img/favicons/favicon-96x96.png</logo> <entry><title>Undocumented miss granularity of the uops cache on Skylake microarchitecture.</title><link href="protocol://domain/posts/uop-cache-miss-granularity/" rel="alternate" type="text/html" title="Undocumented miss granularity of the uops cache on Skylake microarchitecture." /><published>2020-05-16T04:30:46+03:00</published> <updated>2020-05-16T04:56:11+03:00</updated> <id>protocol://domain/posts/uop-cache-miss-granularity/</id> <content src="protocol://domain/posts/uop-cache-miss-granularity/" /> <author> <name>Dmitrii Bundin</name> </author> <category term="CPU" /> <category term="FrontEnd" /> <summary> Introduction Starting Sandy Brindge microarchitecture the uops cache (a.k.a. Decoded ICache, DSB, Decode Stream Buffer) is a part of the CPU Front End and is responsible for caching microoperation...</summary> </entry> </feed>
