// Seed: 3182043895
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output tri0 id_2
);
  assign id_0 = id_4;
  wire id_5;
  wire id_6;
  id_7(
      .id_0(1'h0)
  ); module_2();
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri0 id_5
);
  wire id_7;
  wire id_8;
  module_0(
      id_1, id_5, id_5
  );
endmodule
module module_2 ();
  supply1 id_1;
  initial begin
    if (id_1) begin
      fork
        $display(1 - 1, 1, 1);
      join
    end
    id_1 = id_1;
  end
  supply1 id_2;
  always @(posedge 1'h0 == id_2 or negedge id_2) #1;
endmodule
