0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0027: mov_imm:
	regs[5] = 0xbc063781, opcode= 0x06
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0030: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0033: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0037: jmp_imm:
	pc += 0x1, opcode= 0x07
0x003c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x003f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0045: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x004e: mov_imm:
	regs[5] = 0x98092648, opcode= 0x06
0x0054: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0058: jmp_imm:
	pc += 0x1, opcode= 0x07
0x005d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0066: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x006c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0072: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0075: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x007b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x007e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0085: jmp_imm:
	pc += 0x1, opcode= 0x07
0x008a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x008d: mov_imm:
	regs[5] = 0xd8a65e58, opcode= 0x06
0x0093: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0096: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0099: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x009c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x00ab: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00b1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x00b4: mov_imm:
	regs[5] = 0x6cf183fc, opcode= 0x06
0x00ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00bd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x00c0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x00c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00cc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x00d2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x00d5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x00d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x00de: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x00e4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x00e7: mov_imm:
	regs[5] = 0x2841099b, opcode= 0x06
0x00ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x00f6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x00fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00ff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0102: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0105: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0109: jmp_imm:
	pc += 0x1, opcode= 0x07
0x010e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0117: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x011a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x011d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0120: mov_imm:
	regs[5] = 0xfa17a721, opcode= 0x06
0x0126: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x012a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x012f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0132: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0138: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x013e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0141: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x07
0x014a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x014d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0150: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0153: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0157: jmp_imm:
	pc += 0x1, opcode= 0x07
0x015c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x015f: mov_imm:
	regs[5] = 0x6699d286, opcode= 0x06
0x0165: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0168: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x016b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x016f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0174: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0177: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x017a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x017d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0180: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0183: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0186: mov_imm:
	regs[5] = 0x9411f72e, opcode= 0x06
0x018d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0192: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0195: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0198: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x019e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x01a4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x01a7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x01aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x01b6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x01b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01bc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x01c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01c5: mov_imm:
	regs[5] = 0x706278df, opcode= 0x06
0x01cc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x01d4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x01d7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x01da: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x01dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x01e9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x01ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x01ef: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x01f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01f8: mov_imm:
	regs[5] = 0x97c63820, opcode= 0x06
0x01fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0201: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0204: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x020a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0210: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0213: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x07
0x021c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x021f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0228: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x022b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x022e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0232: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0237: mov_imm:
	regs[5] = 0xc542702d, opcode= 0x06
0x023d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0240: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0243: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0246: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x024a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x024f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0252: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0255: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0258: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x025b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x025f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0264: mov_imm:
	regs[5] = 0x18b2e74b, opcode= 0x06
0x026a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x026d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0270: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x07
0x027c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0282: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0285: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0288: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x028b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0294: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0297: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x029a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x029d: mov_imm:
	regs[5] = 0x2676c813, opcode= 0x06
0x02a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02a6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x02a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x02ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x02b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x02bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02c7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x02ca: mov_imm:
	regs[5] = 0x1823a5a9, opcode= 0x06
0x02d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x02d3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x02d6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x02dc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x02e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x02e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x02e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x02f4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x02fa: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x02fd: mov_imm:
	regs[5] = 0x14f02935, opcode= 0x06
0x0303: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0306: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0309: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x030c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x030f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0312: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0315: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0318: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x031b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x031e: mov_imm:
	regs[5] = 0xe798bd44, opcode= 0x06
0x0325: jmp_imm:
	pc += 0x1, opcode= 0x07
0x032a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0333: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x07
0x033c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0342: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0348: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x034c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0351: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0354: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0357: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x035a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x035d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0366: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0369: mov_imm:
	regs[5] = 0xd5d12170, opcode= 0x06
0x036f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0372: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0375: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0378: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x037b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0384: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0387: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x038a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x038d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0390: mov_imm:
	regs[5] = 0x920f5c67, opcode= 0x06
0x0396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x039f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x03a2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x03a8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x03ae: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x03b1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x03b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x03c0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03d2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x03d5: mov_imm:
	regs[5] = 0x5cadfcba, opcode= 0x06
0x03dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x03e4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x03e7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x03eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03f0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x03f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x03f9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x03ff: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0402: mov_imm:
	regs[5] = 0x3dac3233, opcode= 0x06
0x0408: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x040b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x040e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0415: jmp_imm:
	pc += 0x1, opcode= 0x07
0x041a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0426: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0429: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x042c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x042f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0438: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x043b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x043e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0441: mov_imm:
	regs[5] = 0x23a519ff, opcode= 0x06
0x0447: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x044b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0450: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0453: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0456: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x045c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x045f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0462: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0466: jmp_imm:
	pc += 0x1, opcode= 0x07
0x046b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x046e: mov_imm:
	regs[5] = 0xdfc7a248, opcode= 0x06
0x0474: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0477: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x047a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0480: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0486: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0489: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x048c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x048f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0498: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x049b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x049f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04a4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x04a7: mov_imm:
	regs[5] = 0xd244406, opcode= 0x06
0x04ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04b0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x04b3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x04b6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x04ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x04c5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x04d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04d7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x04da: mov_imm:
	regs[5] = 0x30790333, opcode= 0x06
0x04e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x04e3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x04e6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x04ec: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x04f2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x04f5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x04f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x04fe: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0502: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0507: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x050a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x050d: mov_imm:
	regs[5] = 0xf2a4aa17, opcode= 0x06
0x0513: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0516: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0519: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x051c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x051f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0522: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0526: jmp_imm:
	pc += 0x1, opcode= 0x07
0x052b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x052e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0531: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x07
0x053a: mov_imm:
	regs[5] = 0xc63fafd4, opcode= 0x06
0x0540: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0543: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0546: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x054c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0552: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0555: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0558: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x055b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x055f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0564: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0567: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x056a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x056d: mov_imm:
	regs[5] = 0xcf22605a, opcode= 0x06
0x0573: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x07
0x057c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x057f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0582: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0585: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x07
0x058e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0591: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0594: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0597: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x059a: mov_imm:
	regs[5] = 0x2c0d98c8, opcode= 0x06
0x05a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05a9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x05ac: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x05b2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x05b8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x05bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05c1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x05c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x05d0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05dc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05e5: mov_imm:
	regs[5] = 0x849b103e, opcode= 0x06
0x05ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x05f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05fa: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x05fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0603: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0606: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0609: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x060d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0612: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0615: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0618: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x061b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x061e: mov_imm:
	regs[5] = 0x24cd8ce1, opcode= 0x06
0x0624: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0627: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x062a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0630: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0637: jmp_imm:
	pc += 0x1, opcode= 0x07
0x063c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x063f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0643: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0648: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x064b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x064e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0652: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0657: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x065a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x065d: mov_imm:
	regs[5] = 0xd88d109b, opcode= 0x06
0x0663: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0666: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0669: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x066c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x066f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0672: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x07
0x067b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x067e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0682: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0687: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x068a: mov_imm:
	regs[5] = 0x36a07f4e, opcode= 0x06
0x0691: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0696: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0699: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x069c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06a8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x06ae: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x06b1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x06b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x06c0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06cc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x06cf: mov_imm:
	regs[5] = 0x9ef81820, opcode= 0x06
0x06d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x06de: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x06e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06e7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x06ea: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x06ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x06f3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x06f9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x06fc: mov_imm:
	regs[5] = 0x2336ca2d, opcode= 0x06
0x0702: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0706: jmp_imm:
	pc += 0x1, opcode= 0x07
0x070b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x070e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0714: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x071a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x071d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0720: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0723: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0727: jmp_imm:
	pc += 0x1, opcode= 0x07
0x072c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x072f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0732: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0735: mov_imm:
	regs[5] = 0x4535eca3, opcode= 0x06
0x073c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0741: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0744: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0747: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x074a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x074e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0753: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0756: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0759: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x075d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0762: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0765: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0768: mov_imm:
	regs[5] = 0xc0b4f726, opcode= 0x06
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0774: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0777: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x077a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0781: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0786: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x078d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0792: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0795: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x07
0x079e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x07aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07b6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x07b9: mov_imm:
	regs[5] = 0x4a05bb77, opcode= 0x06
0x07bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07c8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x07cb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x07ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x07d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x07d7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x07e3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x07e6: mov_imm:
	regs[5] = 0x2b2e7ca9, opcode= 0x06
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x07f5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x07f8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x07ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0804: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x080b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0810: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0813: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0816: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x081a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x081f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0828: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x082b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0834: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x07
0x083d: mov_imm:
	regs[5] = 0x520ab7c7, opcode= 0x06
0x0843: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0846: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0849: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x084c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x084f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0858: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x085b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x085e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0861: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0864: mov_imm:
	regs[5] = 0x5ab54b9, opcode= 0x06
0x086a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x086d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0870: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0876: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x087c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x087f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0882: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0885: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0888: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x088b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0894: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0898: jmp_imm:
	pc += 0x1, opcode= 0x07
0x089d: mov_imm:
	regs[5] = 0xb5f28a9d, opcode= 0x06
0x08a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08ac: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x08b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08b5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08be: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x08c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x08c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08cd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x08d3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x08d6: mov_imm:
	regs[5] = 0x45a70bf, opcode= 0x06
0x08dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x08e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08e5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x08e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08ee: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x08f4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x08fa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x08fd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0900: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0903: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x090c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x090f: mov_imm:
	regs[5] = 0x2406dc14, opcode= 0x06
0x0915: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0918: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x091b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x091e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0921: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x07
0x092a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x092d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0936: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0939: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x093d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0942: mov_imm:
	regs[5] = 0x17d123f6, opcode= 0x06
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x07
0x094e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0951: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x07
0x095a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0960: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0966: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0969: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x096c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x096f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0972: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0975: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0979: jmp_imm:
	pc += 0x1, opcode= 0x07
0x097e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0981: mov_imm:
	regs[5] = 0x26045051, opcode= 0x06
0x0987: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x098a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x098d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0990: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0993: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0997: jmp_imm:
	pc += 0x1, opcode= 0x07
0x099c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x09a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09a5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09ab: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x09ae: mov_imm:
	regs[5] = 0xfd7295b2, opcode= 0x06
0x09b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09b7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x09bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09c0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x09c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09cc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x09d2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x09d5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x09d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09e4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x09ea: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x09ed: mov_imm:
	regs[5] = 0xb9182832, opcode= 0x06
0x09f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x09f6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x09fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a02: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a09: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a11: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a17: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0a1a: mov_imm:
	regs[5] = 0xef7f236, opcode= 0x06
0x0a20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a23: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0a26: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0a2c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0a32: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a35: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a3e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a44: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0a47: mov_imm:
	regs[5] = 0x148e0508, opcode= 0x06
0x0a4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a51: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a56: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0a5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a5f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a68: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a71: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a7d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0a80: mov_imm:
	regs[5] = 0x9d3231fd, opcode= 0x06
0x0a86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0a89: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0a8c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0a92: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0a99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a9e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0aa1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0aa4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0aa7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0aab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ab0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ab3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ab7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0abc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ac0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ac5: mov_imm:
	regs[5] = 0xe3c7017f, opcode= 0x06
0x0acc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ad1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ad4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ad7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ada: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0add: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ae0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ae3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0aec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0aef: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0af3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0af8: mov_imm:
	regs[5] = 0x83d5630f, opcode= 0x06
0x0afe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b01: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0b04: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0b0b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b10: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0b16: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b19: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b28: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b2e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0b32: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b37: mov_imm:
	regs[5] = 0x652c1eea, opcode= 0x06
0x0b3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b40: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0b43: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b46: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b4f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b56: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b5b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0b5e: mov_imm:
	regs[5] = 0xf6c1d59a, opcode= 0x06
0x0b65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0b6d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0b70: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0b76: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0b7c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b7f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b8e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0b94: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0b97: mov_imm:
	regs[5] = 0x7327831e, opcode= 0x06
0x0b9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ba0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ba3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ba6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ba9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bb5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0bb9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0bc1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0bc4: mov_imm:
	regs[5] = 0x17b55af8, opcode= 0x06
0x0bcb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bd0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0bd4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bd9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0bdc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0be2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0be9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0bf2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bf7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0bfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bfd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c00: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c0c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0c0f: mov_imm:
	regs[5] = 0x15dfb899, opcode= 0x06
0x0c15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c18: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0c1b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c24: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c34: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c39: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c3f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0c42: mov_imm:
	regs[5] = 0x7e465bc0, opcode= 0x06
0x0c48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c4b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0c4e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0c54: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c60: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c63: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c6c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c72: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0c75: mov_imm:
	regs[5] = 0xda0db48c, opcode= 0x06
0x0c7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0c7e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0c82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c87: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c8a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c93: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c9f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0ca2: mov_imm:
	regs[5] = 0x9d4a5146, opcode= 0x06
0x0ca8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cab: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0caf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cb4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cc0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0cc6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0cc9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ccd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0cd8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0cdb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0cde: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0ce2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ce7: mov_imm:
	regs[5] = 0x3279a60f, opcode= 0x06
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cf3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0cf6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0cf9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0cfc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0cff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d0b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d11: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0d14: mov_imm:
	regs[5] = 0x84b3d5bf, opcode= 0x06
0x0d1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d23: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d2c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0d32: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0d38: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d3b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d4a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d50: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0d53: mov_imm:
	regs[5] = 0x49fcb28f, opcode= 0x06
0x0d5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d68: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0d6b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0d6e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0d71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d75: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d83: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0d8a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d8f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0d92: mov_imm:
	regs[5] = 0x7067ef02, opcode= 0x06
0x0d98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0d9b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0d9e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0da5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0daa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0db0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0db3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0db6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0db9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dc2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0dc6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0dce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0dd1: mov_imm:
	regs[5] = 0xb1fab6bd, opcode= 0x06
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ddd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0de0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0de4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0de9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0dec: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0def: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0df2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0df5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0df8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0dfb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0dfe: mov_imm:
	regs[5] = 0x3e897113, opcode= 0x06
0x0e04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e07: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0e0a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0e11: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e16: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0e1c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e20: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e25: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e2e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e3a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0e3d: mov_imm:
	regs[5] = 0xd6360fa4, opcode= 0x06
0x0e43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e46: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0e49: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0e4c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0e4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e5b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e61: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0e64: mov_imm:
	regs[5] = 0x8ca4488a, opcode= 0x06
0x0e6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0e6d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0e70: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0e76: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0e7c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e80: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e85: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e94: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0e9a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0e9d: mov_imm:
	regs[5] = 0x97363adf, opcode= 0x06
0x0ea3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ea6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0eaa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eaf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0eb2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0eb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ebe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ec1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ec4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0ec7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0ecb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ed0: mov_imm:
	regs[5] = 0xad69c37b, opcode= 0x06
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0edc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0edf: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0ee3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ee8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0eef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ef4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f00: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f03: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f07: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f18: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f1e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0f21: mov_imm:
	regs[5] = 0x3a9c63cc, opcode= 0x06
0x0f27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f2a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0f2d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f36: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f3f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f45: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0f48: mov_imm:
	regs[5] = 0x821eea24, opcode= 0x06
0x0f4f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f57: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0f5a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0f60: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0f66: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f6f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f7e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0f8a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0f8d: mov_imm:
	regs[5] = 0xb144ad07, opcode= 0x06
0x0f94: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0f9c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0f9f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0fa2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0fa5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fa8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0fab: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fb1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x0fb4: mov_imm:
	regs[5] = 0xe7e2b68a, opcode= 0x06
0x0fba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0fbd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x0fc0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0fc6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0fcc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0fcf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0fd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fde: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fe1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x0fe4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x0fe7: mov_imm:
	regs[5] = 0x986ba819, opcode= 0x06
0x0fed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x0ff0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x0ff3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ff6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ff9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ffc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0fff: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1008: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1011: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1014: mov_imm:
	regs[5] = 0xbbf94017, opcode= 0x06
0x101a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x101d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1020: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1026: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x102c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1030: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1035: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1038: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x103b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x103e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1041: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1044: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1047: mov_imm:
	regs[5] = 0x67c309c4, opcode= 0x06
0x104d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1050: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1053: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1057: jmp_imm:
	pc += 0x1, opcode= 0x07
0x105c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1060: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1065: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1068: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1071: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1074: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1077: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x107a: mov_imm:
	regs[5] = 0x5d931e36, opcode= 0x06
0x1080: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1083: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1086: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x108c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1092: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1095: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x07
0x109e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x10a4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10b0: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x10b3: mov_imm:
	regs[5] = 0x6abc586c, opcode= 0x06
0x10b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10c2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x10c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x10c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x10d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x10e3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10ec: mov_imm:
	regs[5] = 0x6504d068, opcode= 0x06
0x10f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x10f5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x10f8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x10fe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1105: jmp_imm:
	pc += 0x1, opcode= 0x07
0x110a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x110d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1110: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1113: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1116: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1119: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x111c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x111f: mov_imm:
	regs[5] = 0x37fcb0ea, opcode= 0x06
0x1125: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1128: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x112b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1134: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1137: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x113b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1140: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1143: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1146: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x114a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x114f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1152: mov_imm:
	regs[5] = 0xef7fd2e2, opcode= 0x06
0x1159: jmp_imm:
	pc += 0x1, opcode= 0x07
0x115e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1161: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1164: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x116a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1170: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1179: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x117c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x117f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1182: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x07
0x118b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x118f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1194: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1198: jmp_imm:
	pc += 0x1, opcode= 0x07
0x119d: mov_imm:
	regs[5] = 0x54465fef, opcode= 0x06
0x11a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11a6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x11a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x11ad: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11b2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x11b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x11bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11c7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x11ca: mov_imm:
	regs[5] = 0x7ec2c6ca, opcode= 0x06
0x11d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x11d3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11dc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x11e2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11ee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x11f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11f7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1200: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1203: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1206: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x120a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x120f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1212: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1215: mov_imm:
	regs[5] = 0x27cd3246, opcode= 0x06
0x121b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x121e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1221: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1224: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1228: jmp_imm:
	pc += 0x1, opcode= 0x07
0x122d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1236: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1239: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x123c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x123f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1242: mov_imm:
	regs[5] = 0x707a2d34, opcode= 0x06
0x1248: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x124b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x124e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1254: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x125a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x125d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1260: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1263: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1266: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1269: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x126c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x126f: mov_imm:
	regs[5] = 0x93580d5b, opcode= 0x06
0x1275: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1278: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x127b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x127e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1281: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1284: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1288: jmp_imm:
	pc += 0x1, opcode= 0x07
0x128d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1290: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1293: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1297: jmp_imm:
	pc += 0x1, opcode= 0x07
0x129c: mov_imm:
	regs[5] = 0xeb8bbf7a, opcode= 0x06
0x12a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12a5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x12a8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12b4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x12bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x12c3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x12d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x12d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12de: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x12e1: mov_imm:
	regs[5] = 0x599fbef5, opcode= 0x06
0x12e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12f0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x12fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1302: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1306: jmp_imm:
	pc += 0x1, opcode= 0x07
0x130b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1314: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1317: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x131a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x131e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1323: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1326: mov_imm:
	regs[5] = 0x9a4d3cb4, opcode= 0x06
0x132c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x132f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1338: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x133e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1344: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1348: jmp_imm:
	pc += 0x1, opcode= 0x07
0x134d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1350: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1359: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x135c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1360: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1365: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1368: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x136b: mov_imm:
	regs[5] = 0x852af496, opcode= 0x06
0x1371: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1374: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1377: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x137a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x137d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1380: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1383: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1386: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x138a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x138f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1392: mov_imm:
	regs[5] = 0x5322eb33, opcode= 0x06
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x07
0x139e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13a1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13aa: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x13b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13b6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13c2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x13c5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x13c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x13cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13d4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x13da: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x13de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13e3: mov_imm:
	regs[5] = 0xf6de0883, opcode= 0x06
0x13e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x13ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13f2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x13f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13fb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x13fe: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1401: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1404: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1407: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x140a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x140d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1410: mov_imm:
	regs[5] = 0xde71d3fd, opcode= 0x06
0x1416: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1419: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x141c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1422: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1428: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x142b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x142e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1431: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1434: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1437: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x143b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1440: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1444: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1449: mov_imm:
	regs[5] = 0xcd8b2969, opcode= 0x06
0x144f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1452: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1456: jmp_imm:
	pc += 0x1, opcode= 0x07
0x145b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1464: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1467: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1470: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1473: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1476: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1479: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x147c: mov_imm:
	regs[5] = 0x16bdb843, opcode= 0x06
0x1482: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1485: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1488: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x148e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1494: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1497: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x149a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x149d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x14a0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14ac: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x14b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14b5: mov_imm:
	regs[5] = 0x7b6c65d5, opcode= 0x06
0x14bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14c4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x14c7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x14ca: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x14cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x14d9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x14df: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x14e2: mov_imm:
	regs[5] = 0x19d52f11, opcode= 0x06
0x14e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x14eb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x14ee: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x14f4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x14fa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x14fd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1501: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1506: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1509: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x150c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x150f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1512: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1516: jmp_imm:
	pc += 0x1, opcode= 0x07
0x151b: mov_imm:
	regs[5] = 0x16205286, opcode= 0x06
0x1521: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x07
0x152a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x152d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1530: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1533: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1537: jmp_imm:
	pc += 0x1, opcode= 0x07
0x153c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1540: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1545: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1548: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x154b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1554: mov_imm:
	regs[5] = 0x63e8e697, opcode= 0x06
0x155b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1560: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1563: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1566: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x156c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1572: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1575: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1578: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x157b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x157e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1581: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1584: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1587: mov_imm:
	regs[5] = 0x946930fc, opcode= 0x06
0x158d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1590: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1593: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1596: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1599: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x159c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x15a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15a5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15b1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x15b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ba: mov_imm:
	regs[5] = 0x526e6d30, opcode= 0x06
0x15c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x15c9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x15cc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x15d2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x15d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15de: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x15e1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x15e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x15ea: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x15f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15f6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x15fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ff: mov_imm:
	regs[5] = 0x640cd9a8, opcode= 0x06
0x1605: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1608: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x160b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x160e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1611: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1614: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1618: jmp_imm:
	pc += 0x1, opcode= 0x07
0x161d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1620: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1623: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1626: mov_imm:
	regs[5] = 0x8e44ace0, opcode= 0x06
0x162c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x162f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1632: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1638: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x163e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1642: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1647: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x164a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1653: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x07
0x165c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x165f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1662: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1665: mov_imm:
	regs[5] = 0x7328ca81, opcode= 0x06
0x166b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x166e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1671: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1674: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1677: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x167a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x167d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1680: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1689: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x168d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1692: mov_imm:
	regs[5] = 0xc3d26c74, opcode= 0x06
0x1698: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x169b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x169f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16a4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x16aa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16b6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16bf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x16c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x16c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x16cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16d4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x16d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16dd: mov_imm:
	regs[5] = 0xc8356749, opcode= 0x06
0x16e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x16e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16ec: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x16ef: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x16f2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x16f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x16fb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1701: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1705: jmp_imm:
	pc += 0x1, opcode= 0x07
0x170a: mov_imm:
	regs[5] = 0xc37b2018, opcode= 0x06
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1716: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x171a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x171f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1722: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1729: jmp_imm:
	pc += 0x1, opcode= 0x07
0x172e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1735: jmp_imm:
	pc += 0x1, opcode= 0x07
0x173a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x173e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1743: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1746: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1749: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x174c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x174f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1752: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1755: mov_imm:
	regs[5] = 0xf9a258f3, opcode= 0x06
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1761: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1764: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1767: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x176b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1770: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1774: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1779: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x177c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x177f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1782: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1785: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1788: mov_imm:
	regs[5] = 0x2971b0a2, opcode= 0x06
0x178e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1791: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1794: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x179b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17a0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17ac: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x17af: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x17b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x17be: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17c4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x17c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17cd: mov_imm:
	regs[5] = 0x519b0de9, opcode= 0x06
0x17d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x17dc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x17df: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x17e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x17e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x17eb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x17f7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x17fa: mov_imm:
	regs[5] = 0xc782db6d, opcode= 0x06
0x1801: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1806: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1809: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x180c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1812: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1818: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x181b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x181e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1821: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1824: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1827: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x182b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1830: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1834: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1839: mov_imm:
	regs[5] = 0x93c5bc59, opcode= 0x06
0x183f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1842: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1845: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1848: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x184c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1851: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x07
0x185a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x185d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1860: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1864: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1869: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x186c: mov_imm:
	regs[5] = 0xdba5c63a, opcode= 0x06
0x1873: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1878: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x187c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1881: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1885: jmp_imm:
	pc += 0x1, opcode= 0x07
0x188a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1896: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x189c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x18a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18a5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x18b4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18ba: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x18bd: mov_imm:
	regs[5] = 0xcda266db, opcode= 0x06
0x18c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18cc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x18cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x18d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x18d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x18e1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x18e7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x18ea: mov_imm:
	regs[5] = 0xbe507c22, opcode= 0x06
0x18f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x18f3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18fc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1902: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1908: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x190b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x190e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1911: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x07
0x191a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x191d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1920: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1923: mov_imm:
	regs[5] = 0xfc972467, opcode= 0x06
0x1929: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x192c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x192f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1938: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x193b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x193e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1941: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1944: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1948: jmp_imm:
	pc += 0x1, opcode= 0x07
0x194d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1950: mov_imm:
	regs[5] = 0x5566718b, opcode= 0x06
0x1956: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1959: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x195c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1962: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1968: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x196c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1971: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1974: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1978: jmp_imm:
	pc += 0x1, opcode= 0x07
0x197d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1980: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1983: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1986: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1989: mov_imm:
	regs[5] = 0xb6802857, opcode= 0x06
0x198f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1992: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1995: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1999: jmp_imm:
	pc += 0x1, opcode= 0x07
0x199e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x19a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x19ad: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19b3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19bc: mov_imm:
	regs[5] = 0x925d2111, opcode= 0x06
0x19c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x19cb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x19ce: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x19d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19da: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19e6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x19e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x19ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x19f2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19fe: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1a01: mov_imm:
	regs[5] = 0x18f69bfa, opcode= 0x06
0x1a07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a0a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1a0d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a10: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a20: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a25: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a29: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a31: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a3a: mov_imm:
	regs[5] = 0xe278f3a9, opcode= 0x06
0x1a40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a44: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a49: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1a4c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1a52: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1a58: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a5b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a6b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a70: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a7c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1a7f: mov_imm:
	regs[5] = 0x622af68f, opcode= 0x06
0x1a85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1a88: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1a8b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a8e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a97: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1a9d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1aa0: mov_imm:
	regs[5] = 0x8df952dd, opcode= 0x06
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ab5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1ab8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1abe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1ac4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ac7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1aca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1acd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ad0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ad3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ad6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1ad9: mov_imm:
	regs[5] = 0x8859b059, opcode= 0x06
0x1adf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ae2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aeb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1aef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1af4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1af8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1afd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b09: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b15: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1b18: mov_imm:
	regs[5] = 0xee443297, opcode= 0x06
0x1b1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b21: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1b24: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1b2a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1b30: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b33: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1b36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b3a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b42: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b48: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1b4b: mov_imm:
	regs[5] = 0x79a44270, opcode= 0x06
0x1b51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b54: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1b57: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b5a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b69: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1b6f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1b72: mov_imm:
	regs[5] = 0x374412df, opcode= 0x06
0x1b78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1b7b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1b7e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1b84: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1b8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b90: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b93: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1b96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b9c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ba8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1bab: mov_imm:
	regs[5] = 0x553be047, opcode= 0x06
0x1bb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bba: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1bbd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1bc0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1bc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bc7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bd5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1bd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1bdb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1bdf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1be4: mov_imm:
	regs[5] = 0x3193a7f9, opcode= 0x06
0x1beb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bf0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1bf3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1bf6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1bfc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1c02: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c05: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c09: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c12: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c1a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c20: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1c23: mov_imm:
	regs[5] = 0xdbe3523f, opcode= 0x06
0x1c29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c32: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c3b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c3f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c44: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c4d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c53: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1c56: mov_imm:
	regs[5] = 0x8a44b608, opcode= 0x06
0x1c5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1c5f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c68: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1c6f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c74: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1c7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c80: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c83: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c86: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c89: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c8c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c90: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c95: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c9e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1ca1: mov_imm:
	regs[5] = 0x811d362e, opcode= 0x06
0x1ca7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1caa: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1cad: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1cb0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1cb3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cb6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1cb9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1cbf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cc8: mov_imm:
	regs[5] = 0x60ed84d1, opcode= 0x06
0x1ccf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1cd7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1cda: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ce6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1cec: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1cf0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cf5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1cf8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cfc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d05: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d0a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d10: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1d13: mov_imm:
	regs[5] = 0x5e7ff6fa, opcode= 0x06
0x1d19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d1c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1d1f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d22: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d31: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d37: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1d3a: mov_imm:
	regs[5] = 0xd557be44, opcode= 0x06
0x1d40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d43: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1d46: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1d4c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1d52: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d55: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d5e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d62: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1d6a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1d6d: mov_imm:
	regs[5] = 0x6abdc8f2, opcode= 0x06
0x1d73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1d76: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1d79: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d7d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d82: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d86: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d97: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d9b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1da0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1da3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1da6: mov_imm:
	regs[5] = 0x99c9784f, opcode= 0x06
0x1dac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1db0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1db5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1db8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1dbe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1dc4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1dc7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1dca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1dcd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1dd0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dd9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ddd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1de2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1de5: mov_imm:
	regs[5] = 0xa59fbed3, opcode= 0x06
0x1deb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1def: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1df4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1df8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dfd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e00: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e0a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e0f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e12: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e15: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e1e: mov_imm:
	regs[5] = 0x99f78dad, opcode= 0x06
0x1e24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e27: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1e2a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1e30: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1e36: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e39: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e42: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e48: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1e4b: mov_imm:
	regs[5] = 0x4304abf, opcode= 0x06
0x1e51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e54: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1e57: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e5a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e5e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e69: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1e75: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1e78: mov_imm:
	regs[5] = 0x597c3255, opcode= 0x06
0x1e7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1e81: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1e85: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e8a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1e90: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1e96: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e99: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ea2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ea5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ea8: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1eab: mov_imm:
	regs[5] = 0xd4bf436d, opcode= 0x06
0x1eb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1eb4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1eb7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1eba: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ebd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ec0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ec3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ecc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ecf: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1ed2: mov_imm:
	regs[5] = 0xa8aa749d, opcode= 0x06
0x1ed9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ede: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ee2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ee7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ef0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1ef6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1efc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1eff: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f08: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f0e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1f12: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f17: mov_imm:
	regs[5] = 0x6ec68928, opcode= 0x06
0x1f1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f20: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1f23: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f26: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f2f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f35: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1f38: mov_imm:
	regs[5] = 0xb382829c, opcode= 0x06
0x1f3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f47: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f50: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1f57: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f5c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1f62: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1f66: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f6b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f7a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1f81: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f86: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1f89: mov_imm:
	regs[5] = 0x382971ad, opcode= 0x06
0x1f8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1f92: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x1f95: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f98: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fa1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fa4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1fa7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1faa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1fae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fb3: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x1fb7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fbc: mov_imm:
	regs[5] = 0xc9a488f8, opcode= 0x06
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1fcc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fd1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x1fd4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1fda: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1fe0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1fe3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1fe6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fe9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1fec: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1fef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x1ff2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x1ff5: mov_imm:
	regs[5] = 0x4336cf15, opcode= 0x06
0x1ffb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x1ffe: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2001: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2004: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2007: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x200a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x200d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2010: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2014: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2019: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x201c: mov_imm:
	regs[5] = 0x69afef9c, opcode= 0x06
0x2022: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2025: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2028: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x202e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2034: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2037: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x203a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x203e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2043: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2046: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2049: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x204c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x204f: mov_imm:
	regs[5] = 0xe05bf354, opcode= 0x06
0x2055: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2058: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x205b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x205e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2061: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2064: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2067: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2070: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2073: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2076: mov_imm:
	regs[5] = 0xede2362b, opcode= 0x06
0x207c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x207f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2082: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x07
0x208e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2094: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x07
0x209d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x20a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x20a6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20ac: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x20b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20b5: mov_imm:
	regs[5] = 0xcebe81da, opcode= 0x06
0x20bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20be: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20c7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20d0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x20d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x20d9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x20e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20eb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x20ee: mov_imm:
	regs[5] = 0x3971556b, opcode= 0x06
0x20f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x20f7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x20fa: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2100: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2106: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2109: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x210c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x210f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2112: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2115: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2118: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x211b: mov_imm:
	regs[5] = 0x392097a4, opcode= 0x06
0x2121: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2125: jmp_imm:
	pc += 0x1, opcode= 0x07
0x212a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x212d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2130: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2133: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x07
0x213c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x213f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2142: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2145: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2148: mov_imm:
	regs[5] = 0xf291db7d, opcode= 0x06
0x214e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2151: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2154: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x215a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2160: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2163: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2167: jmp_imm:
	pc += 0x1, opcode= 0x07
0x216c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x216f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2178: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x217b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x217e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2181: mov_imm:
	regs[5] = 0xb9f31c6d, opcode= 0x06
0x2187: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x218a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x218d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2190: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2193: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2196: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2199: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x219c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x219f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x21a2: mov_imm:
	regs[5] = 0xac922bb0, opcode= 0x06
0x21a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21ab: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x21ae: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x21b4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x21bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x21c3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x21c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x21cc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x21d2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x21d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21db: mov_imm:
	regs[5] = 0xba355423, opcode= 0x06
0x21e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x21e4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x21e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x21fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2202: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2205: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2208: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x220c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2211: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2214: mov_imm:
	regs[5] = 0xabbd6329, opcode= 0x06
0x221a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x221d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2220: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2226: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2232: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2236: jmp_imm:
	pc += 0x1, opcode= 0x07
0x223b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2244: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2247: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x224a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x224d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2251: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2256: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2259: mov_imm:
	regs[5] = 0x9487e010, opcode= 0x06
0x225f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2262: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2265: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2268: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x226b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x226e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2271: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2274: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2277: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x227b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2280: mov_imm:
	regs[5] = 0x82ffb02, opcode= 0x06
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x07
0x228c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x228f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2292: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2298: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22a4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x22a7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x22aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x22b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22bc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x22c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22c5: mov_imm:
	regs[5] = 0xf06840a2, opcode= 0x06
0x22cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22ce: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x22d1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x22d4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x22d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x22e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22e9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x22ef: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x22f2: mov_imm:
	regs[5] = 0xf8887434, opcode= 0x06
0x22f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x22fb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2304: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x230b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2310: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2316: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x231a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x231f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2322: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2325: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2328: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x232b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x232e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2331: mov_imm:
	regs[5] = 0x886ffb37, opcode= 0x06
0x2338: jmp_imm:
	pc += 0x1, opcode= 0x07
0x233d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2340: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2349: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x234c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x234f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2352: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2355: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2358: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x235b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x235e: mov_imm:
	regs[5] = 0x9db7da9d, opcode= 0x06
0x2364: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2367: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x236a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2370: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2377: jmp_imm:
	pc += 0x1, opcode= 0x07
0x237c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x237f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2382: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2385: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2388: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x238b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x238e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2391: mov_imm:
	regs[5] = 0x2b34df72, opcode= 0x06
0x2398: jmp_imm:
	pc += 0x1, opcode= 0x07
0x239d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23a6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x23aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23af: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x23b2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x23b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x23bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23c1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x23c7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x23cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23d0: mov_imm:
	regs[5] = 0x587908b5, opcode= 0x06
0x23d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x23d9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23e2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x23e8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23f4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x23f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23fd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2400: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2403: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2406: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2409: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x240c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2415: mov_imm:
	regs[5] = 0xfabc376c, opcode= 0x06
0x241b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x241e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2421: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2424: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2427: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x242a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x242e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2433: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2436: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2439: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x243d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2442: mov_imm:
	regs[5] = 0x25b18858, opcode= 0x06
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x07
0x244e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2451: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2454: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x245a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2460: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2463: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2466: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2469: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x246c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x246f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2472: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2475: mov_imm:
	regs[5] = 0x42d8ba26, opcode= 0x06
0x247c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2481: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2484: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2488: jmp_imm:
	pc += 0x1, opcode= 0x07
0x248d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2490: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2493: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2496: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2499: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x249c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24a0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24a5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x24a8: mov_imm:
	regs[5] = 0xdc4c4a49, opcode= 0x06
0x24ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24b1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x24b4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24c0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x24c6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x24ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24cf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x24d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x24de: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x24e4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24ed: mov_imm:
	regs[5] = 0xfb1d755b, opcode= 0x06
0x24f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x24f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24fc: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x24ff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2502: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2506: jmp_imm:
	pc += 0x1, opcode= 0x07
0x250b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x250e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2511: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2514: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2517: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x251a: mov_imm:
	regs[5] = 0x1f666387, opcode= 0x06
0x2520: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2523: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x07
0x252c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2532: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x07
0x253e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2541: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2545: jmp_imm:
	pc += 0x1, opcode= 0x07
0x254a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x254e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2553: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2556: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2559: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2562: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2565: mov_imm:
	regs[5] = 0x74b2b9e0, opcode= 0x06
0x256c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2571: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x07
0x257a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x257d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2581: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2586: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x258a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x258f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2592: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2596: jmp_imm:
	pc += 0x1, opcode= 0x07
0x259b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x259e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25a7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x25aa: mov_imm:
	regs[5] = 0xfd098208, opcode= 0x06
0x25b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25b9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x25bc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x25c2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x25c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25ce: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x25d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25d7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x25da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25de: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x25e6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x25ec: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x25f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25f5: mov_imm:
	regs[5] = 0x9a308d54, opcode= 0x06
0x25fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x25fe: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2601: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2604: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2607: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x260a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x260d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2610: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2613: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2617: jmp_imm:
	pc += 0x1, opcode= 0x07
0x261c: mov_imm:
	regs[5] = 0xb8a8f81f, opcode= 0x06
0x2622: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x07
0x262b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x262e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2634: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x263b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2640: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2644: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2649: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x264d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2652: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2655: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2658: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x265c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2661: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x07
0x266a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x266d: mov_imm:
	regs[5] = 0x2ed05f76, opcode= 0x06
0x2673: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2676: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2679: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x267c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x267f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2682: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2685: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2688: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x268c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2691: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2694: mov_imm:
	regs[5] = 0x99084589, opcode= 0x06
0x269a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x269e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26a3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x26a6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x26ac: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x26b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26b8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x26bb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x26bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x26ca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26d6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x26d9: mov_imm:
	regs[5] = 0x584883ac, opcode= 0x06
0x26df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x26e2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x26e5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x26e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26ee: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x26f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x26f7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x26fd: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2700: mov_imm:
	regs[5] = 0xe5af4bc7, opcode= 0x06
0x2706: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x270f: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2712: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2718: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x271e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2721: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2724: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2728: jmp_imm:
	pc += 0x1, opcode= 0x07
0x272d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2736: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2739: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x273c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2745: mov_imm:
	regs[5] = 0xbf6d302b, opcode= 0x06
0x274b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x274f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2754: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2757: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x275a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x275d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2760: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2764: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2769: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x276c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x276f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2778: mov_imm:
	regs[5] = 0xf537da5e, opcode= 0x06
0x277e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2781: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2785: jmp_imm:
	pc += 0x1, opcode= 0x07
0x278a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2790: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2796: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2799: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x27ae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ba: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x27bd: mov_imm:
	regs[5] = 0xb9d7720e, opcode= 0x06
0x27c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27c6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x27ca: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27cf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x27d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x27d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x27db: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x27e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27e7: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x27ea: mov_imm:
	regs[5] = 0xdeb58493, opcode= 0x06
0x27f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x27f3: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27fc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2808: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x280e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2811: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2815: jmp_imm:
	pc += 0x1, opcode= 0x07
0x281a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x281d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2820: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2829: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2832: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2836: jmp_imm:
	pc += 0x1, opcode= 0x07
0x283b: mov_imm:
	regs[5] = 0x5bec5edc, opcode= 0x06
0x2841: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2844: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2847: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x284b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2850: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2853: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2856: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2859: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x285c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x285f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2862: mov_imm:
	regs[5] = 0x250974dc, opcode= 0x06
0x2868: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x286b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x286f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2874: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x287a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2880: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2889: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x288c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x288f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2893: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2898: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x289b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x289e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x28a1: mov_imm:
	regs[5] = 0x3ad69b7e, opcode= 0x06
0x28a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28b0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x28b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28b9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x28bc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x28bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x28c5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x28cb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x28ce: mov_imm:
	regs[5] = 0x62b0e1c7, opcode= 0x06
0x28d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x28d7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x28db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28e0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x28e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28ec: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x28f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28f8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x28fb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x28fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2901: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2904: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2908: jmp_imm:
	pc += 0x1, opcode= 0x07
0x290d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2916: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x291a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x291f: mov_imm:
	regs[5] = 0xd77b99cb, opcode= 0x06
0x2925: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2928: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x292b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x292e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2931: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2934: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2937: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x293a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x293d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2940: mov_imm:
	regs[5] = 0x3fb658c2, opcode= 0x06
0x2946: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2949: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x294d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2952: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2958: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x295e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2962: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2967: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x296a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x296d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2971: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2976: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x297a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x297f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2983: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2988: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x298b: mov_imm:
	regs[5] = 0x2b51aba0, opcode= 0x06
0x2991: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x07
0x299a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x299d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x29a0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x29a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x29a9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29af: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x29b2: mov_imm:
	regs[5] = 0x8e9ff93, opcode= 0x06
0x29b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x29bb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x29be: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x29c4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x29ca: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29d3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x29d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x29dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x29e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29ee: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x29f1: mov_imm:
	regs[5] = 0x1897eeb, opcode= 0x06
0x29f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a01: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a06: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2a09: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a0c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a15: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a19: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a21: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2a24: mov_imm:
	regs[5] = 0xfe000351, opcode= 0x06
0x2a2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a34: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a39: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2a3c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a48: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2a4e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a52: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a57: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a66: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a72: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2a76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a7b: mov_imm:
	regs[5] = 0x89aee991, opcode= 0x06
0x2a81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2a84: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2a87: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a90: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aa2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2aa5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2aa8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ab1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2ab4: mov_imm:
	regs[5] = 0x49dabbea, opcode= 0x06
0x2aba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2abd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2ac0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2acc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2ad2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ad5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2ad8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2adb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2adf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ae4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ae7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2aea: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2aed: mov_imm:
	regs[5] = 0x4f3ba727, opcode= 0x06
0x2af3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2af6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2afa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b02: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b11: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b17: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2b1b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b20: mov_imm:
	regs[5] = 0x7bcf4f97, opcode= 0x06
0x2b26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b29: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2b2c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2b32: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b3e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b42: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b47: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b5c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b62: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2b65: mov_imm:
	regs[5] = 0xcfed32fa, opcode= 0x06
0x2b6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b6e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2b71: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b74: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b7d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b89: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2b8d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b92: mov_imm:
	regs[5] = 0x8079b6a3, opcode= 0x06
0x2b98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2b9b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2b9e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2ba4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2baa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2bae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bb3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2bb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2bbc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bbf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2bc2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2bc5: mov_imm:
	regs[5] = 0x2418c34, opcode= 0x06
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bda: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2bdd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2be0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2be9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bf2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2bf5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bf8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2bfb: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c04: mov_imm:
	regs[5] = 0x7aa0a99f, opcode= 0x06
0x2c0b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c19: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2c1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c22: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2c28: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c34: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c37: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2c3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c40: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c44: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c4c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c55: mov_imm:
	regs[5] = 0x24b91121, opcode= 0x06
0x2c5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c5e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2c61: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c6a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c79: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2c7f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2c82: mov_imm:
	regs[5] = 0x65fc10a9, opcode= 0x06
0x2c88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2c8b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2c8e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2c94: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2c9a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c9e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ca3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2ca6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ca9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2cac: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2caf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2cb2: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2cb6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cbb: mov_imm:
	regs[5] = 0x4c57e595, opcode= 0x06
0x2cc1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2cc4: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2cc7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2cca: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ccd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2cd0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2cd3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2cd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2cd9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2cdc: mov_imm:
	regs[5] = 0x4a80fcca, opcode= 0x06
0x2ce2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ce5: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2ce8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2cef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cf4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2cfa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2cfd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d06: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d0c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2d0f: mov_imm:
	regs[5] = 0xef3b49d6, opcode= 0x06
0x2d15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d18: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2d1c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d21: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d24: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d33: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d3a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d3f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2d42: mov_imm:
	regs[5] = 0x91925547, opcode= 0x06
0x2d48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d4b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2d4e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2d54: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2d5a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2d5d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d72: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2d78: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2d7b: mov_imm:
	regs[5] = 0x8939fea8, opcode= 0x06
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d90: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2d93: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d96: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d9f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2da2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2da5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2da8: mov_imm:
	regs[5] = 0x420cdae3, opcode= 0x06
0x2dae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2db1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2db5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dba: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dc6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2dcc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2dcf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2dd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2dd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dde: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2de1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2de4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2de7: mov_imm:
	regs[5] = 0x22a591b7, opcode= 0x06
0x2ded: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2df1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2df6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2df9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2dfc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2dff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e05: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e11: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2e14: mov_imm:
	regs[5] = 0x2812469f, opcode= 0x06
0x2e1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e23: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2e26: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2e2c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e38: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e3b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e44: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e48: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e50: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2e53: mov_imm:
	regs[5] = 0x8c6ed2a1, opcode= 0x06
0x2e59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e5c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2e5f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e68: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e72: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e77: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2e7e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e83: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2e86: mov_imm:
	regs[5] = 0xf4ece5f5, opcode= 0x06
0x2e8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2e90: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e95: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2e98: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2e9e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2ea4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ea7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2eaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ead: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2eb0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2eb4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2ebc: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2ebf: mov_imm:
	regs[5] = 0x9858415b, opcode= 0x06
0x2ec5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ece: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2ed1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2ed4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ed7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2eda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ee3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ee7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2eef: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2ef2: mov_imm:
	regs[5] = 0xf43697d7, opcode= 0x06
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2efe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f02: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f07: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2f0a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2f10: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2f17: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f1c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f1f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f28: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f2e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2f31: mov_imm:
	regs[5] = 0xa25b48b1, opcode= 0x06
0x2f37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f3a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2f3d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2f40: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2f43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f49: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f4f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f58: mov_imm:
	regs[5] = 0x8733955f, opcode= 0x06
0x2f5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2f61: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2f64: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f70: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2f76: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f79: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f82: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f86: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f94: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x2f97: mov_imm:
	regs[5] = 0xc21bee2e, opcode= 0x06
0x2f9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fa0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x2fa3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2fa6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2fa9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2faf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x2fb5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x2fb9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fbe: mov_imm:
	regs[5] = 0x6362688f, opcode= 0x06
0x2fc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fcd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x2fd1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fd6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2fdc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2fe2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2fe6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2feb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2fee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ff2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ff7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2ffa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ffe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3003: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3006: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x300a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x300f: mov_imm:
	regs[5] = 0xa4797110, opcode= 0x06
0x3015: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3018: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x301c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3021: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3025: jmp_imm:
	pc += 0x1, opcode= 0x07
0x302a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x302d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3030: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3033: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3036: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x303f: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3042: mov_imm:
	regs[5] = 0x7b291c38, opcode= 0x06
0x3048: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3051: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3055: jmp_imm:
	pc += 0x1, opcode= 0x07
0x305a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3060: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3066: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3069: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x306c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3070: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3075: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3078: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x307b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x307e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3081: mov_imm:
	regs[5] = 0x8720be00, opcode= 0x06
0x3087: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x308b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3090: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3093: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3096: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x309a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x309f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x30a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30ab: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30b1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x30b4: mov_imm:
	regs[5] = 0x1784c1a9, opcode= 0x06
0x30ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30bd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x30c0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x30c6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30d2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x30d5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x30d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x30e4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x30ea: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x30ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30f3: mov_imm:
	regs[5] = 0x8d188179, opcode= 0x06
0x30f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3102: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3105: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3108: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x310c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3111: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3114: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3117: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x311a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x311d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3120: mov_imm:
	regs[5] = 0x7fe0aa4a, opcode= 0x06
0x3126: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3129: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x312c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3138: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x313e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3141: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x07
0x314a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x314d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3150: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3153: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x07
0x315c: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x315f: mov_imm:
	regs[5] = 0xef972a5a, opcode= 0x06
0x3165: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3168: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x316b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x316e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3171: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3174: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3178: jmp_imm:
	pc += 0x1, opcode= 0x07
0x317d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3180: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3184: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3189: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x318d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3192: mov_imm:
	regs[5] = 0x927c56c6, opcode= 0x06
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x07
0x319e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31a1: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x31a4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x31aa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x31b0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x31b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31b9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x31c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31ce: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x31d1: mov_imm:
	regs[5] = 0xab76ad95, opcode= 0x06
0x31d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x31e0: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x31e3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x31e6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x31e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x31ef: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x31f5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x31f8: mov_imm:
	regs[5] = 0x4c855380, opcode= 0x06
0x31fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3201: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3204: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x320a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3210: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3213: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3216: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3219: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x321c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x321f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3228: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x322b: mov_imm:
	regs[5] = 0xaf66c90c, opcode= 0x06
0x3231: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3234: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x07
0x323d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3241: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3246: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3249: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x324c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3250: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3255: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3258: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x325b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x325e: mov_imm:
	regs[5] = 0xbbe79aa8, opcode= 0x06
0x3264: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3267: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x326a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3271: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3276: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x327c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x327f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3282: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3285: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3288: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x328b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x328e: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3291: mov_imm:
	regs[5] = 0x304c3e95, opcode= 0x06
0x3297: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x329a: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x329d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x32a0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x32a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x32aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32af: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32c1: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x32c4: mov_imm:
	regs[5] = 0x53a3f20a, opcode= 0x06
0x32ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x32cd: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32d6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x32dc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x32e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x32e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x32e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x32ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x32f4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x32f7: mov_imm:
	regs[5] = 0x87d8c8e8, opcode= 0x06
0x32fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3300: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3309: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x330c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x330f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3312: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3315: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3318: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x331b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x331e: mov_imm:
	regs[5] = 0x261f3e9a, opcode= 0x06
0x3324: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3327: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x332a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3330: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3336: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x333f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3342: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3346: jmp_imm:
	pc += 0x1, opcode= 0x07
0x334b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3354: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3358: jmp_imm:
	pc += 0x1, opcode= 0x07
0x335d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3360: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3364: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3369: mov_imm:
	regs[5] = 0xb5babf06, opcode= 0x06
0x336f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3372: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x07
0x337b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x337e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3387: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x338a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x338d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3396: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3399: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x339c: mov_imm:
	regs[5] = 0x7c0bd1df, opcode= 0x06
0x33a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33a6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ab: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33b4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x33ba: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x33c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x33c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x33d8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x33e4: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x33e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ed: mov_imm:
	regs[5] = 0xac47d8da, opcode= 0x06
0x33f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x33f6: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x33f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x33fc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x33ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3402: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3405: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3408: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x340b: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x340e: mov_imm:
	regs[5] = 0x6de3c0ed, opcode= 0x06
0x3415: jmp_imm:
	pc += 0x1, opcode= 0x07
0x341a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x341d: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3421: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3426: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x342c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3432: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3435: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x07
0x343e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3441: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3444: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3447: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x344a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x344d: mov_imm:
	regs[5] = 0xb7b78563, opcode= 0x06
0x3453: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x07
0x345c: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x345f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3462: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3465: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3468: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x346b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x346f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3474: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3478: jmp_imm:
	pc += 0x1, opcode= 0x07
0x347d: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3480: mov_imm:
	regs[5] = 0x124fa764, opcode= 0x06
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x07
0x348c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3495: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3498: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x349e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x34a4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x34a7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x34aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x34b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34b6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x34b9: mov_imm:
	regs[5] = 0xa7480ebb, opcode= 0x06
0x34c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34c8: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x34cb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x34ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x34d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34d5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x34dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x34e9: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x34ec: mov_imm:
	regs[5] = 0xe5f79f01, opcode= 0x06
0x34f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x34f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34fb: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x34fe: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3504: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x350a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3513: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3516: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3519: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x351c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x351f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3522: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x3525: mov_imm:
	regs[5] = 0x869a2a06, opcode= 0x06
0x352b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3531: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3534: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3540: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3543: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3546: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3549: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x354c: mov_imm:
	regs[5] = 0xedd97e0d, opcode= 0x06
0x3552: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3556: jmp_imm:
	pc += 0x1, opcode= 0x07
0x355b: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x355f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3564: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x356a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3570: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3573: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3576: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x357a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x357f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3582: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3585: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3588: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x358b: mov_imm:
	regs[5] = 0x6addd37f, opcode= 0x06
0x3591: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3594: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x07
0x359d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x35a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35a6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x35a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x35af: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35b5: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x35b8: mov_imm:
	regs[5] = 0xd9bf8ac8, opcode= 0x06
0x35bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35c7: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x35ca: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x35d0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x35d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35dc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x35df: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x35e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x35e8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x35ee: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x35f1: mov_imm:
	regs[5] = 0x25786a68, opcode= 0x06
0x35f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x35fa: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x35fd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3600: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3603: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3606: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3609: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x360d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3612: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3615: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x07
0x361e: mov_imm:
	regs[5] = 0x79655f43, opcode= 0x06
0x3624: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3627: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x362a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3636: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x363c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x363f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3648: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x364b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3654: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3657: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x365a: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x365d: mov_imm:
	regs[5] = 0x1febcbfd, opcode= 0x06
0x3663: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3666: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x3669: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x366c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x366f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3673: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3678: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x367b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x367e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x3681: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x07
0x368a: mov_imm:
	regs[5] = 0x96a69c9e, opcode= 0x06
0x3690: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x3693: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x3696: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36a2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x36a8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x36ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36b1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x36b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36c0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36c6: add_regs:
	regs[4] += regs[1], opcode= 0x08
0x36c9: mov_imm:
	regs[5] = 0x74435c3c, opcode= 0x06
0x36cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36d2: add_regs:
	regs[0] += regs[4], opcode= 0x08
0x36d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36db: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x36de: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x36e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x36e7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x03
0x36ed: add_regs:
	regs[4] += regs[0], opcode= 0x08
0x36f0: mov_imm:
	regs[5] = 0x115165c2, opcode= 0x06
0x36f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x03
0x36f9: add_regs:
	regs[1] += regs[4], opcode= 0x08
0x36fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3702: mov_imm:
	regs[30] = 0x3bcbd4d5, opcode= 0x06
0x3708: mov_imm:
	regs[31] = 0x5098bd55, opcode= 0x06
0x370e: xor_regs:
	regs[0] ^= regs[30], opcode= 0x03
0x3711: xor_regs:
	regs[1] ^= regs[31], opcode= 0x03
max register index:31
