.device LFE5U-25F

.comment Part: LFE5U-25F-6CABGA256

.tile CIB_R11C71:CIB_LR
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 W1_H02E0501

.tile CIB_R12C71:CIB_LR
arc: S1_V02S0701 W1_H02E0701

.tile CIB_R13C71:CIB_LR_S
arc: JA0 N1_V02S0501
arc: JA3 V00B0000
arc: V00B0000 N1_V02S0001
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R14C71:CIB_LR
arc: JA0 N1_V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R1C25:CIB
arc: JD7 H02W0001

.tile CIB_R1C26:CIB
arc: W1_H02W0001 E3_H06W0003

.tile CIB_R1C32:CIB
arc: W3_H06W0003 E3_H06W0003

.tile CIB_R1C33:CIB
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0303 E3_H06W0303

.tile CIB_R1C38:CIB
arc: W3_H06W0003 JQ0

.tile CIB_R1C39:CIB
arc: JD7 S1_V02N0601
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R1C45:CIB
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R1C51:CIB
arc: W3_H06W0103 E3_H06W0003

.tile CIB_R1C57:CIB
arc: W3_H06W0003 E3_H06W0003

.tile CIB_R1C60:CIB
arc: E3_H06E0003 JQ0

.tile CIB_R1C61:CIB
arc: E3_H06E0003 JQ0

.tile CIB_R1C62:CIB
arc: E3_H06E0003 JQ0
arc: S1_V02S0201 E1_H01W0000

.tile CIB_R1C63:CIB
arc: H01W0000 JQ0
arc: S1_V02S0001 JQ0
arc: S3_V06S0003 JQ0
arc: W3_H06W0003 JQ0

.tile CIB_R1C64:CIB
arc: S1_V02S0001 H06E0003

.tile CIB_R1C65:CIB
arc: E1_H02E0701 V01N0101
arc: H00L0000 V02N0001
arc: JA0 H00L0000
arc: S1_V02S0001 H06E0003
enum: CIB.JB0MUX 0

.tile CIB_R1C66:CIB
arc: JA0 H02E0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
enum: CIB.JB0MUX 0

.tile CIB_R1C67:CIB
arc: H00L0100 V02N0301
arc: JA0 H00L0100
arc: S1_V02S0301 W3_H06E0003
enum: CIB.JB0MUX 0

.tile CIB_R1C68:CIB
arc: JA0 V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R20C1:CIB_LR
arc: S3_V06S0203 H06W0203

.tile CIB_R20C71:CIB_LR
arc: W3_H06W0303 JF5

.tile CIB_R24C1:CIB_LR
arc: S1_V02S0501 E1_H02W0501

.tile CIB_R26C1:CIB_LR
arc: H00L0100 E1_H02W0301
arc: JA0 H00L0100
arc: JA3 N1_V02S0501
arc: S1_V02S0701 N3_V06S0203
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R28C1:CIB_LR
arc: JA0 H02W0701
arc: JA3 N1_V02S0701
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R3C71:CIB_LR
arc: S1_V02S0001 W3_H06E0003

.tile CIB_R49C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R49C69:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R5C71:CIB_LR
arc: S3_V06S0003 N1_V02S0001

.tile MIB_R0C31:TMID_0
arc: G_TDCC0CLKI G_JTRQPCLKCIB1
arc: G_TDCC1CLKI G_JTLQPCLKCIB0

.tile MIB_R0C38:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R0C60:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R0C61:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R0C62:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R0C63:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R0C65:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C66:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C67:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C68:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C69:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R12C72:PICR1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R13C21:DSP_SPINE_UL0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R13C31:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_VPFS0100
arc: G_ULPCLK1 G_VPFS0000

.tile MIB_R13C32:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_VPFS0100
arc: G_URPCLK1 G_VPFS0000

.tile MIB_R13C3:DSP_SPINE_UL1
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile MIB_R13C41:DSP_SPINE_UR0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R13C59:DSP_SPINE_UR1
arc: G_VPTX0100 G_HPRX0100

.tile MIB_R13C72:MIB_CIB_LR_A
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R14C72:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R15C72:PICR1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C38:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C60:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C61:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C62:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C63:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C65:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C66:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C67:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C68:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C72:BANKREF2A
enum: BANK.VCCIO 3V3

.tile MIB_R20C72:PICR0_DQS2
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R21C72:PICR1_DQS3
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R26C0:PICL0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R27C0:PICL1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 16
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 16
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 16
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 16

.tile MIB_R28C0:PICL2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R37C31:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_VPFS0100
arc: G_LLPCLK1 G_VPFS0000

.tile MIB_R37C32:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_VPFS0100
arc: G_LRPCLK1 G_VPFS0000

.tile MIB_R50C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R50C4:EFB0_PICB0
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile R10C65:PLC2
arc: N3_V06N0203 S1_V02N0701

.tile R11C69:PLC2
arc: E1_H02E0501 V06S0303

.tile R12C65:PLC2
arc: N1_V02N0701 S1_V02N0601

.tile R12C69:PLC2
arc: E1_H02E0701 V06S0203

.tile R14C3:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R14C65:PLC2
arc: N1_V02N0601 S3_V06N0303

.tile R15C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R15C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R20C11:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R20C17:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R20C23:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R20C29:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R20C35:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R20C3:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R20C41:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R20C47:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R20C4:PLC2
arc: W3_H06W0203 E1_H01W0000

.tile R20C53:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R20C59:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R20C5:PLC2
arc: H01W0000 E3_H06W0103

.tile R20C65:PLC2
arc: N3_V06N0303 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303

.tile R21C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R21C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R24C3:PLC2
arc: W1_H02W0501 V06S0303

.tile R26C3:PLC2
arc: W1_H02W0301 N3_V06S0003

.tile R27C2:PLC2
arc: V01S0100 N3_V06S0303

.tile R28C2:PLC2
arc: W1_H02W0701 N1_V01S0100

.tile R2C15:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R2C21:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R2C27:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R2C32:PLC2
arc: V00B0100 V02N0301
arc: A0 F7
arc: A2 F7
arc: C0 V02N0401
arc: C5 E1_H01E0101
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D2 V00B0100
arc: D5 V02N0601
arc: D7 H01W0000
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0701 F7
arc: V01S0000 F7
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0101000001010000
word: SLICEB.K0.INIT 0101010100000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R2C33:PLC2
arc: H00R0100 H02E0501
arc: S1_V02S0701 H01E0101
arc: V00T0100 V02S0501
arc: W1_H02W0501 V02S0501
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C39:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R2C3:PLC2
arc: S3_V06S0303 E3_H06W0303

.tile R2C45:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R2C51:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R2C57:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R2C62:PLC2
arc: E1_H02E0201 V02S0201
arc: V00B0000 V02S0201
arc: C0 E1_H02W0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C63:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: S1_V02S0001 E1_H01W0000
arc: V00B0000 V02N0001
arc: E3_H06E0303 W3_H06E0203
arc: A0 E1_H02W0701
arc: A2 H01E0001
arc: A4 E1_H01W0000
arc: B3 V01N0001
arc: B5 V02N0701
arc: B6 V00B0000
arc: E1_H01E0101 F4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: S1_V02S0501 F5
arc: V01S0000 F3
arc: V01S0100 F6
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C64:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: S1_V02S0201 W1_H02E0201
arc: V00T0000 W1_H02E0201
arc: W1_H02W0401 V02N0401
arc: C2 V02N0401
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 H01E0101
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: LSR0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R2C65:PLC2
arc: E1_H02E0001 V02S0001
arc: H00L0000 H02E0001
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0301
arc: W1_H02W0701 V02N0701
arc: A0 F7
arc: A2 V00B0000
arc: A4 V00B0000
arc: A6 H00L0000
arc: A7 H00L0000
arc: B0 H01W0100
arc: B3 E1_H01W0100
arc: B4 V00B0100
arc: B5 V02N0501
arc: B6 H02W0301
arc: B7 V00B0000
arc: C0 F6
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02N0001
arc: C5 V02N0201
arc: C6 E1_H02W0401
arc: C7 V02N0001
arc: CE1 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D2 H00R0000
arc: D3 V02S0001
arc: D4 H02E0001
arc: D5 F2
arc: D6 V00B0000
arc: D7 S1_V02N0401
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: LSR1 V00T0000
arc: M0 E1_H02W0601
arc: M2 V00T0100
arc: M3 H00R0000
arc: M6 V00B0100
arc: M7 E1_H01W0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: V00B0100 Q7
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111111111111110
word: SLICEB.K0.INIT 1010111111111111
word: SLICEB.K1.INIT 1111111111110011
word: SLICEC.K1.INIT 1100111111111111
word: SLICED.K0.INIT 0000000010000000
word: SLICEC.K0.INIT 0000010000000000
word: SLICED.K1.INIT 1100100100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C66:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: H00L0000 V02N0201
arc: H00L0100 H02E0301
arc: S1_V02S0601 H06E0303
arc: V00B0000 V02S0001
arc: V00T0000 S1_V02N0601
arc: W1_H02W0301 V02S0301
arc: B0 H02W0301
arc: B1 H02W0301
arc: C0 H00L0100
arc: C1 H00R0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02E0001
arc: D1 H02E0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q3
arc: E1_H02E0001 F0
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0301 Q1
arc: V00B0100 Q5
arc: V01S0000 Q2
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111111100111111
word: SLICEA.K1.INIT 1111111111001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C67:PLC2
arc: H00L0000 W1_H02E0001
arc: S1_V02S0001 W1_H02E0001
arc: V00B0000 V02N0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V02N0601
arc: A6 V02S0301
arc: B0 V02S0301
arc: B1 V02S0301
arc: B3 V01N0001
arc: B6 H02E0301
arc: C0 H00L0000
arc: C1 H02E0401
arc: C3 F6
arc: C6 V02N0001
arc: C7 V02N0201
arc: D0 H01E0101
arc: D1 W1_H02E0001
arc: D3 F0
arc: D6 W1_H02E0001
arc: D7 H02E0001
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: N1_V02N0301 F3
word: SLICEA.K0.INIT 1111001111111111
word: SLICEA.K1.INIT 1111111111001111
word: SLICED.K0.INIT 1100100000000100
word: SLICED.K1.INIT 0000111111111111
word: SLICEB.K1.INIT 1111110011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R2C68:PLC2
arc: N1_V02N0501 H01E0101

.tile R2C69:PLC2
arc: S3_V06S0303 W3_H06E0303

.tile R2C9:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R3C11:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R3C15:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R3C17:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R3C21:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R3C23:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R3C27:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R3C29:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R3C2:PLC2
arc: S3_V06S0203 H06W0203

.tile R3C31:PLC2
arc: V00T0100 V02N0501
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C32:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: H00L0000 V02N0001
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: V00B0000 V02S0001
arc: W1_H02W0001 N1_V01S0000
arc: A0 H02W0701
arc: A2 H01E0001
arc: A3 V00B0000
arc: A5 E1_H01W0000
arc: A6 N1_V01S0100
arc: B4 H00L0000
arc: E1_H01E0101 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F6
arc: V01S0000 F4
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R3C33:PLC2
arc: E3_H06E0303 V01N0101
arc: S1_V02S0001 N1_V02S0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0303
arc: C3 H02E0401
arc: CLK0 G_HPBX0000
arc: D3 H01E0101
arc: F3 F3_SLICE
arc: H01W0000 Q3
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C35:PLC2
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R3C39:PLC2
arc: N1_V02N0601 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303

.tile R3C3:PLC2
arc: S3_V06S0303 E3_H06W0303

.tile R3C41:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R3C45:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R3C47:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R3C51:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R3C53:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R3C57:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R3C59:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003

.tile R3C5:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R3C62:PLC2
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0701 H06E0203
arc: V00B0000 N1_V02S0201
arc: A5 V00T0100
arc: B2 V01N0001
arc: B5 H00L0000
arc: C0 F4
arc: C1 V02N0601
arc: C2 F4
arc: C3 F4
arc: C5 V00T0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 S1_V02N0001
arc: D1 H00R0000
arc: D3 V02N0001
arc: D5 H00L0100
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H00R0000 F4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q1
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 F4
arc: V01S0100 Q2
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000110000001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R3C63:PLC2
arc: E1_H02E0501 V02S0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 N1_V02S0001
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V01N0001
arc: A2 V00T0000
arc: A4 V00T0100
arc: A5 V00T0000
arc: B4 H00L0000
arc: C0 N1_V01S0100
arc: C1 F4
arc: C2 F4
arc: C4 V02S0001
arc: C5 V02N0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 N1_V01S0000
arc: D2 H01E0101
arc: D4 H02W0001
arc: D5 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0701 F5
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0000 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: S1_V02S0201 Q2
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 0101111100001010
word: SLICEC.K1.INIT 0000000000000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R3C64:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 H02E0001
arc: N1_V02N0401 H01E0001
arc: V00B0000 V02S0201
arc: A0 H02E0501
arc: CE0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H01E0101
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C65:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02N0301
arc: H00L0000 V02N0201
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H02W0001
arc: S1_V02S0401 H06E0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0001
arc: N1_V02N0701 W3_H06E0203
arc: A0 H00R0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A7 V02S0301
arc: B0 H02E0301
arc: B2 V01N0001
arc: B3 V01N0001
arc: B7 V00B0000
arc: C0 H02E0601
arc: C2 E1_H01W0000
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V00B0100
arc: D2 H02E0001
arc: D3 H02E0001
arc: D7 H02W0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0201 F2
arc: N1_V02N0501 F7
arc: V00B0100 Q7
arc: V01S0000 F7
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 0000000001000000
word: SLICEA.K0.INIT 0001100000000000
word: SLICEB.K0.INIT 0101111110111011
word: SLICEB.K1.INIT 0011001101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R3C66:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: H00L0000 H02E0001
arc: N1_V02N0201 H06E0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 N1_V02S0001
arc: A2 V00B0000
arc: B2 V01N0001
arc: C2 H00L0000
arc: CE0 V02N0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0100
arc: D2 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H02E0601 Q4
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: V00T0000 Q0
word: SLICEB.K0.INIT 0000000000001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R3C67:PLC2
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 H01E0001
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0301 V02N0301
arc: A2 H00L0100
arc: A6 V00T0100
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B6 H02E0301
arc: C2 H02E0601
arc: C3 H00L0100
arc: C6 V00B0100
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: D2 H02E0001
arc: D3 H02E0001
arc: D6 W1_H02E0001
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: LSR1 W1_H02E0301
arc: M1 H00R0000
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F6
arc: N1_V02N0201 F2
arc: V00T0100 Q1
word: SLICED.K0.INIT 0000000010000000
word: SLICEB.K0.INIT 0011111111011101
word: SLICEB.K1.INIT 0000111100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C69:PLC2
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103

.tile R3C9:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R4C31:PLC2
arc: N1_V02N0501 E1_H02W0501

.tile R4C32:PLC2
arc: A0 N1_V02S0701
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 0101010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C33:PLC2
arc: H00R0100 N1_V02S0701
arc: V00B0000 V02S0001
arc: W1_H02W0501 V06S0303
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C62:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: V00B0000 V02S0001
arc: A0 V02S0701
arc: A3 V00B0000
arc: A4 V02S0301
arc: A5 N1_V01S0100
arc: A6 E1_H01W0000
arc: B2 V02S0101
arc: E1_H01E0101 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N1_V02N0601 F4
arc: V01S0000 F3
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R4C63:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: V00B0100 V02S0101
arc: C2 H02E0401
arc: CE1 V02S0201
arc: CLK0 G_HPBX0100
arc: D2 H01E0101
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q2
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111100000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C64:PLC2
arc: H00R0000 H02W0401
arc: A4 H02E0701
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: E1_H02E0401 Q4
arc: F4 F4_SLICE
arc: LSR0 H02E0301
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
word: SLICEC.K0.INIT 0101010101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C65:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 H02E0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: V00B0000 H02W0601
arc: A4 W1_H02E0701
arc: C4 Q4
arc: CE0 H00R0000
arc: CLK0 V00B0000
arc: D4 V02S0401
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR1 W1_H02E0301
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0201 Q0
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 1111111111111111
word: SLICEC.K0.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R4C66:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0201 H06E0103
arc: W1_H02W0601 N1_V02S0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: LSR0 H02E0301
arc: M6 H02E0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V02N0601 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C67:PLC2
arc: N1_V02N0301 W1_H02E0301

.tile R5C62:PLC2
arc: N1_V02N0001 N1_V01S0000

.tile R8C3:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R8C69:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R9C2:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R9C3:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R9C69:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile TAP_R2C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R2C60:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R3C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R3C60:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

.tile TAP_R4C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R4C60:TAP_DRIVE
arc: R_HPBX0100 G_VPTX0100

