<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3863" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3863{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_3863{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_3863{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3863{left:70px;bottom:565px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t5_3863{left:70px;bottom:539px;}
#t6_3863{left:96px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t7_3863{left:70px;bottom:516px;}
#t8_3863{left:96px;bottom:519px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#t9_3863{left:70px;bottom:493px;}
#ta_3863{left:96px;bottom:496px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_3863{left:96px;bottom:480px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tc_3863{left:96px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_3863{left:96px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#te_3863{left:96px;bottom:429px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3863{left:96px;bottom:412px;letter-spacing:-0.25px;word-spacing:-0.31px;}
#tg_3863{left:70px;bottom:386px;}
#th_3863{left:96px;bottom:389px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ti_3863{left:96px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tj_3863{left:96px;bottom:356px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3863{left:70px;bottom:330px;}
#tl_3863{left:96px;bottom:333px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_3863{left:96px;bottom:316px;letter-spacing:-0.37px;}
#tn_3863{left:70px;bottom:292px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#to_3863{left:70px;bottom:233px;letter-spacing:0.13px;}
#tp_3863{left:152px;bottom:233px;letter-spacing:0.14px;word-spacing:0.01px;}
#tq_3863{left:70px;bottom:211px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tr_3863{left:70px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_3863{left:70px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_3863{left:70px;bottom:153px;letter-spacing:-0.14px;word-spacing:-1px;}
#tu_3863{left:70px;bottom:136px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3863{left:70px;bottom:119px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tw_3863{left:120px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tx_3863{left:225px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#ty_3863{left:76px;bottom:1045px;letter-spacing:-0.11px;}
#tz_3863{left:170px;bottom:1045px;letter-spacing:-0.13px;}
#t10_3863{left:76px;bottom:1020px;letter-spacing:-0.13px;}
#t11_3863{left:170px;bottom:1020px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t12_3863{left:76px;bottom:996px;letter-spacing:-0.16px;}
#t13_3863{left:170px;bottom:996px;letter-spacing:-0.11px;}
#t14_3863{left:76px;bottom:972px;letter-spacing:-0.16px;}
#t15_3863{left:170px;bottom:972px;letter-spacing:-0.11px;}
#t16_3863{left:76px;bottom:947px;letter-spacing:-0.16px;}
#t17_3863{left:170px;bottom:947px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t18_3863{left:76px;bottom:923px;letter-spacing:-0.14px;}
#t19_3863{left:170px;bottom:923px;letter-spacing:-0.12px;}
#t1a_3863{left:76px;bottom:898px;letter-spacing:-0.15px;}
#t1b_3863{left:170px;bottom:898px;letter-spacing:-0.11px;}
#t1c_3863{left:76px;bottom:874px;letter-spacing:-0.13px;}
#t1d_3863{left:170px;bottom:874px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#t1e_3863{left:170px;bottom:857px;letter-spacing:-0.1px;}
#t1f_3863{left:76px;bottom:833px;letter-spacing:-0.13px;}
#t1g_3863{left:170px;bottom:833px;letter-spacing:-0.11px;word-spacing:-0.33px;}
#t1h_3863{left:170px;bottom:816px;letter-spacing:-0.12px;}
#t1i_3863{left:76px;bottom:791px;letter-spacing:-0.17px;}
#t1j_3863{left:170px;bottom:791px;letter-spacing:-0.12px;}
#t1k_3863{left:76px;bottom:767px;letter-spacing:-0.14px;}
#t1l_3863{left:170px;bottom:767px;letter-spacing:-0.12px;}
#t1m_3863{left:76px;bottom:742px;letter-spacing:-0.18px;}
#t1n_3863{left:170px;bottom:742px;letter-spacing:-0.12px;}
#t1o_3863{left:76px;bottom:718px;letter-spacing:-0.14px;}
#t1p_3863{left:170px;bottom:718px;letter-spacing:-0.12px;}
#t1q_3863{left:76px;bottom:694px;letter-spacing:-0.13px;}
#t1r_3863{left:170px;bottom:694px;letter-spacing:-0.12px;}
#t1s_3863{left:170px;bottom:677px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1t_3863{left:76px;bottom:652px;letter-spacing:-0.16px;}
#t1u_3863{left:170px;bottom:652px;letter-spacing:-0.12px;}
#t1v_3863{left:76px;bottom:628px;letter-spacing:-0.13px;}
#t1w_3863{left:170px;bottom:628px;letter-spacing:-0.11px;}
#t1x_3863{left:76px;bottom:603px;letter-spacing:-0.13px;}
#t1y_3863{left:170px;bottom:603px;letter-spacing:-0.12px;}

.s1_3863{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3863{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3863{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3863{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3863{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3863{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3863{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3863{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3863" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3863Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3863" style="-webkit-user-select: none;"><object width="935" height="1210" data="3863/3863.svg" type="image/svg+xml" id="pdf3863" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3863" class="t s1_3863">Vol. 3B </span><span id="t2_3863" class="t s1_3863">20-155 </span>
<span id="t3_3863" class="t s2_3863">PERFORMANCE MONITORING </span>
<span id="t4_3863" class="t s3_3863">To use this feature, software must complete the following steps: </span>
<span id="t5_3863" class="t s4_3863">• </span><span id="t6_3863" class="t s3_3863">Complete the PEBS configuration steps. </span>
<span id="t7_3863" class="t s4_3863">• </span><span id="t8_3863" class="t s3_3863">Set the Memory Info bit in the PEBS_DATA_CFG MSR. </span>
<span id="t9_3863" class="t s4_3863">• </span><span id="ta_3863" class="t s3_3863">One of the relevant IA32_PERFEVTSELx MSRs is programmed to specify the event unit MEM_TRANS_RE- </span>
<span id="tb_3863" class="t s3_3863">TIRED.LOAD_LATENCY (IA32_PerfEvtSelX[15:0] = 1CDH). The corresponding counter, IA32_PMCx, will </span>
<span id="tc_3863" class="t s3_3863">accumulate event counts for architecturally visible loads which exceed the programmed latency threshold </span>
<span id="td_3863" class="t s3_3863">specified separately in an MSR. Stores are ignored when this event is programmed. The CMASK or INV fields of </span>
<span id="te_3863" class="t s3_3863">the IA32_PerfEvtSelX register used for counting load latency must be 0. Writing other values will result in </span>
<span id="tf_3863" class="t s3_3863">undefined behavior. </span>
<span id="tg_3863" class="t s4_3863">• </span><span id="th_3863" class="t s3_3863">The MSR_PEBS_LD_LAT_THRESHOLD MSR is programmed with the desired latency threshold in core clock </span>
<span id="ti_3863" class="t s3_3863">cycles. Loads with instruction latency greater than this value are eligible for counting and PEBS data reporting. </span>
<span id="tj_3863" class="t s3_3863">The minimum value that may be programmed in this register is 1. </span>
<span id="tk_3863" class="t s4_3863">• </span><span id="tl_3863" class="t s3_3863">The PEBS enable bit in the IA32_PEBS_ENABLE register is set for the corresponding IA32_PMCx counter </span>
<span id="tm_3863" class="t s3_3863">register. </span>
<span id="tn_3863" class="t s3_3863">Refer to Section 20.3.4.4.2 for further implementation details of Load Latency. </span>
<span id="to_3863" class="t s5_3863">20.9.8 </span><span id="tp_3863" class="t s5_3863">Store Latency Facility </span>
<span id="tq_3863" class="t s3_3863">Store latency support is available on the 12th generation Intel Core processor. Store latency is a PEBS extension </span>
<span id="tr_3863" class="t s3_3863">that provides a means to profile store memory accesses in the system. It complements the load latency facility. </span>
<span id="ts_3863" class="t s3_3863">Store latency leverages the PEBS facility where it can provide additional information about sampled stores. The </span>
<span id="tt_3863" class="t s3_3863">additional information includes the data address, memory auxiliary information, and the cache latency of the store </span>
<span id="tu_3863" class="t s3_3863">access. Normal stores (those preceded with a read-for-ownership) as well as streaming stores are supported by </span>
<span id="tv_3863" class="t s3_3863">the store latency facility. </span>
<span id="tw_3863" class="t s6_3863">Table 20-101. </span><span id="tx_3863" class="t s6_3863">Data Source Encoding for Memory Accesses (Ice Lake and Later Microarchitectures) </span>
<span id="ty_3863" class="t s7_3863">Encoding </span><span id="tz_3863" class="t s7_3863">Description </span>
<span id="t10_3863" class="t s8_3863">00H </span><span id="t11_3863" class="t s8_3863">Unknown Data Source (the processor could not retrieve the origin of this request). </span>
<span id="t12_3863" class="t s8_3863">01H </span><span id="t13_3863" class="t s8_3863">L1 HIT. This request was satisfied by the L1 data cache. (Minimal latency core cache hit.) </span>
<span id="t14_3863" class="t s8_3863">02H </span><span id="t15_3863" class="t s8_3863">FB HIT. This request was merged into an outstanding cache miss to same cache-line address. </span>
<span id="t16_3863" class="t s8_3863">03H </span><span id="t17_3863" class="t s8_3863">L2 HIT. This request was satisfied by the L2 cache. </span>
<span id="t18_3863" class="t s8_3863">04H </span><span id="t19_3863" class="t s8_3863">L3 HIT. This request was satisfied by the L3 cache with no coherency actions performed (snooping). </span>
<span id="t1a_3863" class="t s8_3863">05H </span><span id="t1b_3863" class="t s8_3863">XCORE MISS. This request was satisfied by the L3 cache but involved a coherency check in some sibling core(s). </span>
<span id="t1c_3863" class="t s8_3863">06H </span><span id="t1d_3863" class="t s8_3863">XCORE HIT. This request was satisfied by the L3 cache but involved a coherency check that hit a non-modified copy in </span>
<span id="t1e_3863" class="t s8_3863">a sibling core. </span>
<span id="t1f_3863" class="t s8_3863">07H </span><span id="t1g_3863" class="t s8_3863">XCORE FWD. This request was satisfied by a sibling core where either a modified (cross-core HITM) or a non-modified </span>
<span id="t1h_3863" class="t s8_3863">(cross-core FWD) cache-line copy was found. </span>
<span id="t1i_3863" class="t s8_3863">08H </span><span id="t1j_3863" class="t s8_3863">Local Far Memory. This request has missed the L3 cache and was serviced by local far memory. </span>
<span id="t1k_3863" class="t s8_3863">09H </span><span id="t1l_3863" class="t s8_3863">Remote Far Memory. This request has missed the L3 cache and was serviced by remote far memory. </span>
<span id="t1m_3863" class="t s8_3863">0AH </span><span id="t1n_3863" class="t s8_3863">Local Near Memory. This request has missed the L3 cache and was serviced by local near memory. </span>
<span id="t1o_3863" class="t s8_3863">0BH </span><span id="t1p_3863" class="t s8_3863">Remote Near Memory. This request has missed the L3 cache and was serviced by remote near memory. </span>
<span id="t1q_3863" class="t s8_3863">0CH </span><span id="t1r_3863" class="t s8_3863">Remote FWD. This request has missed the L3 cache and a non-modified cache-line copy was forwarded from a </span>
<span id="t1s_3863" class="t s8_3863">remote cache. </span>
<span id="t1t_3863" class="t s8_3863">0DH </span><span id="t1u_3863" class="t s8_3863">Remote HITM. This request has missed the L3 cache and a modified cache-line was forwarded from a remote cache. </span>
<span id="t1v_3863" class="t s8_3863">0EH </span><span id="t1w_3863" class="t s8_3863">I/O. Request of input/output operation. </span>
<span id="t1x_3863" class="t s8_3863">0FH </span><span id="t1y_3863" class="t s8_3863">UC. The request was to uncacheable memory. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
