###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-03)
#  Generated on:      Sat Apr 17 14:44:32 2021
#  Design:            core_adapter
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
###############################################################
Path 1: MET Hold Check with Pin my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/
CK 
Endpoint:   my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                                |              |          |       |                               | Annotation |          |       |  Time   | 
     |------------------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13] | CK ^         |          | 0.000 | clk                           |            | 5664.812 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13] | CK ^ -> QN ^ | DFF_X1   | 0.031 | my_fpu_double/i_fpu_sub/n2751 |            |    1.677 | 0.184 |   0.184 | 
     | my_fpu_double/i_fpu_sub/U1306                  |              | OAI22_X1 | 0.031 | my_fpu_double/i_fpu_sub/n2751 |       SPEF |    1.677 | 0.000 |   0.184 | 
     | my_fpu_double/i_fpu_sub/U1306                  | A2 ^ -> ZN v | OAI22_X1 | 0.016 | my_fpu_double/i_fpu_sub/n1225 |            |    1.330 | 0.035 |   0.219 | 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13] |              | DFF_X1   | 0.016 | my_fpu_double/i_fpu_sub/n1225 |       SPEF |    1.330 | 0.000 |   0.219 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin my_fpu_double/i_fpu_round/round_out_reg[1]/CK 
Endpoint:   my_fpu_double/i_fpu_round/round_out_reg[1]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_round/round_out_reg[1]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |   Cell   |  Slew |              Net               |    Arc     |   Load   | Delay | Arrival | 
     |                                            |              |          |       |                                | Annotation |          |       |  Time   | 
     |--------------------------------------------+--------------+----------+-------+--------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_round/round_out_reg[1] | CK ^         |          | 0.000 | clk                            |            | 5664.812 |       |   0.000 | 
     | my_fpu_double/i_fpu_round/round_out_reg[1] | CK ^ -> QN ^ | DFF_X1   | 0.030 | my_fpu_double/i_fpu_round/n121 |            |    1.648 | 0.183 |   0.183 | 
     | my_fpu_double/i_fpu_round/U78              |              | OAI22_X1 | 0.030 | my_fpu_double/i_fpu_round/n121 |       SPEF |    1.648 | 0.000 |   0.183 | 
     | my_fpu_double/i_fpu_round/U78              | A2 ^ -> ZN v | OAI22_X1 | 0.016 | my_fpu_double/i_fpu_round/n403 |            |    1.449 | 0.035 |   0.219 | 
     | my_fpu_double/i_fpu_round/round_out_reg[1] |              | DFF_X1   | 0.016 | my_fpu_double/i_fpu_round/n403 |       SPEF |    1.449 | 0.000 |   0.219 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin my_fpu_double/i_fpu_round/round_out_reg[10]/CK 
Endpoint:   my_fpu_double/i_fpu_round/round_out_reg[10]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_round/round_out_reg[10]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew |              Net               |    Arc     |   Load   | Delay | Arrival | 
     |                                             |              |          |       |                                | Annotation |          |       |  Time   | 
     |---------------------------------------------+--------------+----------+-------+--------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_round/round_out_reg[10] | CK ^         |          | 0.000 | clk                            |            | 5664.812 |       |   0.000 | 
     | my_fpu_double/i_fpu_round/round_out_reg[10] | CK ^ -> QN ^ | DFF_X1   | 0.031 | my_fpu_double/i_fpu_round/n103 |            |    1.675 | 0.184 |   0.184 | 
     | my_fpu_double/i_fpu_round/U69               |              | OAI22_X1 | 0.031 | my_fpu_double/i_fpu_round/n103 |       SPEF |    1.675 | 0.000 |   0.184 | 
     | my_fpu_double/i_fpu_round/U69               | A2 ^ -> ZN v | OAI22_X1 | 0.016 | my_fpu_double/i_fpu_round/n394 |            |    1.376 | 0.035 |   0.219 | 
     | my_fpu_double/i_fpu_round/round_out_reg[10] |              | DFF_X1   | 0.016 | my_fpu_double/i_fpu_round/n394 |       SPEF |    1.376 | 0.000 |   0.219 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27]/
CK 
Endpoint:   my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                                |              |          |       |                               | Annotation |          |       |  Time   | 
     |------------------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27] | CK ^         |          | 0.000 | clk                           |            | 5664.812 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27] | CK ^ -> QN ^ | DFF_X1   | 0.031 | my_fpu_double/i_fpu_sub/n2765 |            |    1.694 | 0.184 |   0.184 | 
     | my_fpu_double/i_fpu_sub/U1284                  |              | OAI22_X1 | 0.031 | my_fpu_double/i_fpu_sub/n2765 |       SPEF |    1.694 | 0.000 |   0.184 | 
     | my_fpu_double/i_fpu_sub/U1284                  | A2 ^ -> ZN v | OAI22_X1 | 0.016 | my_fpu_double/i_fpu_sub/n1239 |            |    1.383 | 0.035 |   0.219 | 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27] |              | DFF_X1   | 0.016 | my_fpu_double/i_fpu_sub/n1239 |       SPEF |    1.383 | 0.000 |   0.219 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin my_fpu_double/i_fpu_exceptions/invalid_trigger_
reg/CK 
Endpoint:   my_fpu_double/i_fpu_exceptions/invalid_trigger_reg/D  (v) checked 
with  leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_exceptions/invalid_trigger_reg/QN (^) triggered 
by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew |                 Net                  |    Arc     |   Load   | Delay | Arrival | 
     |                                                    |              |          |       |                                      | Annotation |          |       |  Time   | 
     |----------------------------------------------------+--------------+----------+-------+--------------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_exceptions/invalid_trigger_reg | CK ^         |          | 0.000 | clk                                  |            | 5664.812 |       |   0.000 | 
     | my_fpu_double/i_fpu_exceptions/invalid_trigger_reg | CK ^ -> QN ^ | DFF_X1   | 0.031 | my_fpu_double/i_fpu_exceptions/n716  |            |    1.731 | 0.184 |   0.184 | 
     | my_fpu_double/i_fpu_exceptions/U665                |              | OAI22_X1 | 0.031 | my_fpu_double/i_fpu_exceptions/n716  |       SPEF |    1.731 | 0.000 |   0.184 | 
     | my_fpu_double/i_fpu_exceptions/U665                | A2 ^ -> ZN v | OAI22_X1 | 0.016 | my_fpu_double/i_fpu_exceptions/n1397 |            |    1.332 | 0.035 |   0.219 | 
     | my_fpu_double/i_fpu_exceptions/invalid_trigger_reg |              | DFF_X1   | 0.016 | my_fpu_double/i_fpu_exceptions/n1397 |       SPEF |    1.332 | 0.000 |   0.219 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29]/
CK 
Endpoint:   my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                                |              |          |       |                               | Annotation |          |       |  Time   | 
     |------------------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29] | CK ^         |          | 0.000 | clk                           |            | 5664.812 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29] | CK ^ -> QN ^ | DFF_X1   | 0.031 | my_fpu_double/i_fpu_sub/n2767 |            |    1.757 | 0.184 |   0.184 | 
     | my_fpu_double/i_fpu_sub/U1282                  |              | OAI22_X1 | 0.031 | my_fpu_double/i_fpu_sub/n2767 |       SPEF |    1.757 | 0.000 |   0.184 | 
     | my_fpu_double/i_fpu_sub/U1282                  | A2 ^ -> ZN v | OAI22_X1 | 0.016 | my_fpu_double/i_fpu_sub/n1241 |            |    1.233 | 0.035 |   0.219 | 
     | my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29] |              | DFF_X1   | 0.016 | my_fpu_double/i_fpu_sub/n1241 |       SPEF |    1.233 | 0.000 |   0.219 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin my_fpu_double/i_fpu_sub/minuend_reg[39]/CK 
Endpoint:   my_fpu_double/i_fpu_sub/minuend_reg[39]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/minuend_reg[39]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                         |              |          |       |                               | Annotation |          |       |  Time   | 
     |-----------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/minuend_reg[39] | CK ^         |          | 0.000 | clk                           |            | 5664.812 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[39] | CK ^ -> QN ^ | DFF_X1   | 0.033 | my_fpu_double/i_fpu_sub/n2830 |            |    1.947 | 0.187 |   0.187 | 
     | my_fpu_double/i_fpu_sub/U691            |              | OAI22_X1 | 0.033 | my_fpu_double/i_fpu_sub/n2830 |       SPEF |    1.947 | 0.000 |   0.187 | 
     | my_fpu_double/i_fpu_sub/U691            | A1 ^ -> ZN v | OAI22_X1 | 0.014 | my_fpu_double/i_fpu_sub/n1412 |            |    1.231 | 0.032 |   0.219 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[39] |              | DFF_X1   | 0.014 | my_fpu_double/i_fpu_sub/n1412 |       SPEF |    1.231 | 0.000 |   0.219 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin my_fpu_double/i_fpu_sub/minuend_reg[21]/CK 
Endpoint:   my_fpu_double/i_fpu_sub/minuend_reg[21]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/minuend_reg[21]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                         |              |          |       |                               | Annotation |          |       |  Time   | 
     |-----------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/minuend_reg[21] | CK ^         |          | 0.000 | clk                           |            | 5664.812 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[21] | CK ^ -> QN ^ | DFF_X1   | 0.032 | my_fpu_double/i_fpu_sub/n2812 |            |    1.900 | 0.186 |   0.186 | 
     | my_fpu_double/i_fpu_sub/U709            |              | OAI22_X1 | 0.032 | my_fpu_double/i_fpu_sub/n2812 |       SPEF |    1.900 | 0.000 |   0.186 | 
     | my_fpu_double/i_fpu_sub/U709            | A1 ^ -> ZN v | OAI22_X1 | 0.014 | my_fpu_double/i_fpu_sub/n1394 |            |    1.396 | 0.033 |   0.219 | 
     | my_fpu_double/i_fpu_sub/minuend_reg[21] |              | DFF_X1   | 0.014 | my_fpu_double/i_fpu_sub/n1394 |       SPEF |    1.396 | 0.000 |   0.219 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin my_fpu_double/i_fpu_sub/large_norm_small_denorm_
reg/CK 
Endpoint:   my_fpu_double/i_fpu_sub/large_norm_small_denorm_reg/D  (v) checked 
with  leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/large_norm_small_denorm_reg/QN (^) 
triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                                    |              |          |       |                               | Annotation |          |       |  Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/large_norm_small_denorm_re | CK ^         |          | 0.000 | clk                           |            | 5664.812 |       |   0.000 | 
     | g                                                  |              |          |       |                               |            |          |       |         | 
     | my_fpu_double/i_fpu_sub/large_norm_small_denorm_re | CK ^ -> QN ^ | DFF_X1   | 0.032 | my_fpu_double/i_fpu_sub/n2847 |            |    1.898 | 0.186 |   0.186 | 
     | g                                                  |              |          |       |                               |            |          |       |         | 
     | my_fpu_double/i_fpu_sub/U630                       |              | OAI22_X1 | 0.032 | my_fpu_double/i_fpu_sub/n2847 |       SPEF |    1.898 | 0.000 |   0.186 | 
     | my_fpu_double/i_fpu_sub/U630                       | A1 ^ -> ZN v | OAI22_X1 | 0.014 | my_fpu_double/i_fpu_sub/n1440 |            |    1.383 | 0.033 |   0.219 | 
     | my_fpu_double/i_fpu_sub/large_norm_small_denorm_re |              | DFF_X1   | 0.014 | my_fpu_double/i_fpu_sub/n1440 |       SPEF |    1.383 | 0.000 |   0.219 | 
     | g                                                  |              |          |       |                               |            |          |       |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin my_fpu_double/i_fpu_sub/exponent_2_reg[7]/CK 
Endpoint:   my_fpu_double/i_fpu_sub/exponent_2_reg[7]/D  (v) checked with  
leading edge of 'CLK'
Beginpoint: my_fpu_double/i_fpu_sub/exponent_2_reg[7]/QN (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell   |  Slew |              Net              |    Arc     |   Load   | Delay | Arrival | 
     |                                           |              |          |       |                               | Annotation |          |       |  Time   | 
     |-------------------------------------------+--------------+----------+-------+-------------------------------+------------+----------+-------+---------| 
     | my_fpu_double/i_fpu_sub/exponent_2_reg[7] | CK ^         |          | 0.000 | clk                           |            | 5664.812 |       |   0.000 | 
     | my_fpu_double/i_fpu_sub/exponent_2_reg[7] | CK ^ -> QN ^ | DFF_X1   | 0.033 | my_fpu_double/i_fpu_sub/n2621 |            |    1.955 | 0.187 |   0.187 | 
     | my_fpu_double/i_fpu_sub/U2550             |              | OAI22_X1 | 0.033 | my_fpu_double/i_fpu_sub/n2621 |       SPEF |    1.955 | 0.000 |   0.187 | 
     | my_fpu_double/i_fpu_sub/U2550             | A1 ^ -> ZN v | OAI22_X1 | 0.014 | my_fpu_double/i_fpu_sub/n1018 |            |    1.252 | 0.032 |   0.219 | 
     | my_fpu_double/i_fpu_sub/exponent_2_reg[7] |              | DFF_X1   | 0.014 | my_fpu_double/i_fpu_sub/n1018 |       SPEF |    1.252 | 0.000 |   0.219 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 

