;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* BUSY */
BUSY__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
BUSY__0__MASK EQU 0x04
BUSY__0__PC EQU CYREG_PRT3_PC2
BUSY__0__PORT EQU 3
BUSY__0__SHIFT EQU 2
BUSY__AG EQU CYREG_PRT3_AG
BUSY__AMUX EQU CYREG_PRT3_AMUX
BUSY__BIE EQU CYREG_PRT3_BIE
BUSY__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BUSY__BYP EQU CYREG_PRT3_BYP
BUSY__CTL EQU CYREG_PRT3_CTL
BUSY__DM0 EQU CYREG_PRT3_DM0
BUSY__DM1 EQU CYREG_PRT3_DM1
BUSY__DM2 EQU CYREG_PRT3_DM2
BUSY__DR EQU CYREG_PRT3_DR
BUSY__INP_DIS EQU CYREG_PRT3_INP_DIS
BUSY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BUSY__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BUSY__LCD_EN EQU CYREG_PRT3_LCD_EN
BUSY__MASK EQU 0x04
BUSY__PORT EQU 3
BUSY__PRT EQU CYREG_PRT3_PRT
BUSY__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BUSY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BUSY__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BUSY__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BUSY__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BUSY__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BUSY__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BUSY__PS EQU CYREG_PRT3_PS
BUSY__SHIFT EQU 2
BUSY__SLW EQU CYREG_PRT3_SLW

/* CLOCK1 */
CLOCK1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLOCK1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLOCK1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLOCK1__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK1__INDEX EQU 0x00
CLOCK1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK1__PM_ACT_MSK EQU 0x01
CLOCK1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK1__PM_STBY_MSK EQU 0x01

/* CLOCK2 */
CLOCK2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
CLOCK2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
CLOCK2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
CLOCK2__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK2__INDEX EQU 0x01
CLOCK2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK2__PM_ACT_MSK EQU 0x02
CLOCK2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK2__PM_STBY_MSK EQU 0x02

/* COLLISION */
COLLISION__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
COLLISION__0__MASK EQU 0x01
COLLISION__0__PC EQU CYREG_PRT3_PC0
COLLISION__0__PORT EQU 3
COLLISION__0__SHIFT EQU 0
COLLISION__AG EQU CYREG_PRT3_AG
COLLISION__AMUX EQU CYREG_PRT3_AMUX
COLLISION__BIE EQU CYREG_PRT3_BIE
COLLISION__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COLLISION__BYP EQU CYREG_PRT3_BYP
COLLISION__CTL EQU CYREG_PRT3_CTL
COLLISION__DM0 EQU CYREG_PRT3_DM0
COLLISION__DM1 EQU CYREG_PRT3_DM1
COLLISION__DM2 EQU CYREG_PRT3_DM2
COLLISION__DR EQU CYREG_PRT3_DR
COLLISION__INP_DIS EQU CYREG_PRT3_INP_DIS
COLLISION__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COLLISION__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COLLISION__LCD_EN EQU CYREG_PRT3_LCD_EN
COLLISION__MASK EQU 0x01
COLLISION__PORT EQU 3
COLLISION__PRT EQU CYREG_PRT3_PRT
COLLISION__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COLLISION__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COLLISION__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COLLISION__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COLLISION__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COLLISION__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COLLISION__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COLLISION__PS EQU CYREG_PRT3_PS
COLLISION__SHIFT EQU 0
COLLISION__SLW EQU CYREG_PRT3_SLW

/* FallingEdgeISR */
FallingEdgeISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
FallingEdgeISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
FallingEdgeISR__INTC_MASK EQU 0x01
FallingEdgeISR__INTC_NUMBER EQU 0
FallingEdgeISR__INTC_PRIOR_NUM EQU 7
FallingEdgeISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
FallingEdgeISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
FallingEdgeISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* IDLE */
IDLE__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
IDLE__0__MASK EQU 0x02
IDLE__0__PC EQU CYREG_PRT3_PC1
IDLE__0__PORT EQU 3
IDLE__0__SHIFT EQU 1
IDLE__AG EQU CYREG_PRT3_AG
IDLE__AMUX EQU CYREG_PRT3_AMUX
IDLE__BIE EQU CYREG_PRT3_BIE
IDLE__BIT_MASK EQU CYREG_PRT3_BIT_MASK
IDLE__BYP EQU CYREG_PRT3_BYP
IDLE__CTL EQU CYREG_PRT3_CTL
IDLE__DM0 EQU CYREG_PRT3_DM0
IDLE__DM1 EQU CYREG_PRT3_DM1
IDLE__DM2 EQU CYREG_PRT3_DM2
IDLE__DR EQU CYREG_PRT3_DR
IDLE__INP_DIS EQU CYREG_PRT3_INP_DIS
IDLE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
IDLE__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
IDLE__LCD_EN EQU CYREG_PRT3_LCD_EN
IDLE__MASK EQU 0x02
IDLE__PORT EQU 3
IDLE__PRT EQU CYREG_PRT3_PRT
IDLE__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
IDLE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
IDLE__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
IDLE__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
IDLE__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
IDLE__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
IDLE__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
IDLE__PS EQU CYREG_PRT3_PS
IDLE__SHIFT EQU 1
IDLE__SLW EQU CYREG_PRT3_SLW

/* RisingEdgeISR */
RisingEdgeISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RisingEdgeISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RisingEdgeISR__INTC_MASK EQU 0x02
RisingEdgeISR__INTC_NUMBER EQU 1
RisingEdgeISR__INTC_PRIOR_NUM EQU 7
RisingEdgeISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
RisingEdgeISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RisingEdgeISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx */
Rx__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Rx__0__MASK EQU 0x80
Rx__0__PC EQU CYREG_PRT3_PC7
Rx__0__PORT EQU 3
Rx__0__SHIFT EQU 7
Rx__AG EQU CYREG_PRT3_AG
Rx__AMUX EQU CYREG_PRT3_AMUX
Rx__BIE EQU CYREG_PRT3_BIE
Rx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx__BYP EQU CYREG_PRT3_BYP
Rx__CTL EQU CYREG_PRT3_CTL
Rx__DM0 EQU CYREG_PRT3_DM0
Rx__DM1 EQU CYREG_PRT3_DM1
Rx__DM2 EQU CYREG_PRT3_DM2
Rx__DR EQU CYREG_PRT3_DR
Rx__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx__MASK EQU 0x80
Rx__PORT EQU 3
Rx__PRT EQU CYREG_PRT3_PRT
Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx__PS EQU CYREG_PRT3_PS
Rx__SHIFT EQU 7
Rx__SLW EQU CYREG_PRT3_SLW

/* TIMER1 */
TIMER1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
TIMER1_TimerUDB_rstSts_stsreg__0__POS EQU 0
TIMER1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
TIMER1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
TIMER1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
TIMER1_TimerUDB_rstSts_stsreg__2__POS EQU 2
TIMER1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
TIMER1_TimerUDB_rstSts_stsreg__3__POS EQU 3
TIMER1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
TIMER1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
TIMER1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
TIMER1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
TIMER1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
TIMER1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
TIMER1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
TIMER1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
TIMER1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
TIMER1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
TIMER1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
TIMER1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
TIMER1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
TIMER1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
TIMER1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
TIMER1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
TIMER1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
TIMER1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
TIMER1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
TIMER1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
TIMER1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
TIMER1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
TIMER1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
TIMER1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
TIMER1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
TIMER1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
TIMER1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
TIMER1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
TIMER1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
TIMER1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
TIMER1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
TIMER1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
TIMER1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

/* TimerISR */
TimerISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TimerISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TimerISR__INTC_MASK EQU 0x04
TimerISR__INTC_NUMBER EQU 2
TimerISR__INTC_PRIOR_NUM EQU 7
TimerISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
TimerISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TimerISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
