{"vcs1":{"timestamp_begin":1731906354.540120796, "rt":2.44, "ut":1.05, "st":0.30}}
{"vcselab":{"timestamp_begin":1731906357.065671199, "rt":1.56, "ut":0.34, "st":0.20}}
{"link":{"timestamp_begin":1731906358.698894368, "rt":0.36, "ut":0.10, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731906353.881376300}
{"VCS_COMP_START_TIME": 1731906353.881376300}
{"VCS_COMP_END_TIME": 1731906406.641841150}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 336532}}
{"stitch_vcselab": {"peak_mem": 231576}}
