#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 23 17:03:46 2023
# Process ID: 4685
# Current directory: /auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1
# Command line: vivado -log regfile_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source regfile_top.tcl -notrace
# Log file: /auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/regfile_top.vdi
# Journal file: /auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source regfile_top.tcl -notrace
Command: link_design -top regfile_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1755.625 ; gain = 0.000 ; free physical = 8956 ; free virtual = 28790
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/auto/fsb/ryan9801/ECEN_323/lab03/regfile_top.xdc]
Finished Parsing XDC File [/auto/fsb/ryan9801/ECEN_323/lab03/regfile_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.184 ; gain = 0.000 ; free physical = 8860 ; free virtual = 28694
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.184 ; gain = 396.711 ; free physical = 8860 ; free virtual = 28694
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2005.871 ; gain = 100.688 ; free physical = 8857 ; free virtual = 28691

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ebb79abf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2445.699 ; gain = 439.828 ; free physical = 8479 ; free virtual = 28313

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ebb79abf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8324 ; free virtual = 28158
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ebb79abf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8324 ; free virtual = 28158
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f6b82f72

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8324 ; free virtual = 28158
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1f6b82f72

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8324 ; free virtual = 28158
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f6b82f72

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8324 ; free virtual = 28158
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f6b82f72

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8324 ; free virtual = 28158
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8324 ; free virtual = 28158
Ending Logic Optimization Task | Checksum: 16b607e91

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8324 ; free virtual = 28158

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16b607e91

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8323 ; free virtual = 28157

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16b607e91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8323 ; free virtual = 28157

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8323 ; free virtual = 28157
Ending Netlist Obfuscation Task | Checksum: 16b607e91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8323 ; free virtual = 28157
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2600.668 ; gain = 695.484 ; free physical = 8323 ; free virtual = 28157
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.668 ; gain = 0.000 ; free physical = 8323 ; free virtual = 28157
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2632.684 ; gain = 0.000 ; free physical = 8319 ; free virtual = 28154
INFO: [Common 17-1381] The checkpoint '/auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/regfile_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file regfile_top_drc_opted.rpt -pb regfile_top_drc_opted.pb -rpx regfile_top_drc_opted.rpx
Command: report_drc -file regfile_top_drc_opted.rpt -pb regfile_top_drc_opted.pb -rpx regfile_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/regfile_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8307 ; free virtual = 28141
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 129b258d8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8307 ; free virtual = 28141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8307 ; free virtual = 28141

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 127bc4a74

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8290 ; free virtual = 28124

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d9d25742

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8304 ; free virtual = 28139

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d9d25742

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8304 ; free virtual = 28139
Phase 1 Placer Initialization | Checksum: 1d9d25742

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8304 ; free virtual = 28139

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 181e89f55

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8299 ; free virtual = 28133

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8291 ; free virtual = 28125

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 23db3bfa1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8290 ; free virtual = 28125
Phase 2.2 Global Placement Core | Checksum: 1c0932400

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8291 ; free virtual = 28125
Phase 2 Global Placement | Checksum: 1c0932400

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8291 ; free virtual = 28125

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2496c0028

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8291 ; free virtual = 28125

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24f47dd66

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8290 ; free virtual = 28125

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23a0ae1c0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8290 ; free virtual = 28125

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2637d09c2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8290 ; free virtual = 28125

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f37edf16

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8286 ; free virtual = 28121

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cc83181d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8286 ; free virtual = 28121

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10201401f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8286 ; free virtual = 28121
Phase 3 Detail Placement | Checksum: 10201401f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8286 ; free virtual = 28121

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b9fc509c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b9fc509c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8287 ; free virtual = 28121
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.520. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18c502f68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8287 ; free virtual = 28121
Phase 4.1 Post Commit Optimization | Checksum: 18c502f68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8287 ; free virtual = 28121

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18c502f68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8287 ; free virtual = 28121

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18c502f68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8287 ; free virtual = 28122

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8287 ; free virtual = 28122
Phase 4.4 Final Placement Cleanup | Checksum: 147ac15d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8287 ; free virtual = 28122
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 147ac15d2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8287 ; free virtual = 28122
Ending Placer Task | Checksum: c1d6555a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8287 ; free virtual = 28122
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8296 ; free virtual = 28130
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8292 ; free virtual = 28128
INFO: [Common 17-1381] The checkpoint '/auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/regfile_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file regfile_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8289 ; free virtual = 28124
INFO: [runtcl-4] Executing : report_utilization -file regfile_top_utilization_placed.rpt -pb regfile_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file regfile_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8294 ; free virtual = 28129
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8263 ; free virtual = 28098
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2738.570 ; gain = 0.000 ; free physical = 8259 ; free virtual = 28096
INFO: [Common 17-1381] The checkpoint '/auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/regfile_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 34f970bc ConstDB: 0 ShapeSum: 8cdce49e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9f14b767

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8152 ; free virtual = 27987
Post Restoration Checksum: NetGraph: 53a7ec9 NumContArr: 99da389e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9f14b767

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8153 ; free virtual = 27988

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9f14b767

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8119 ; free virtual = 27955

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9f14b767

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8119 ; free virtual = 27955
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 129c9dd30

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8113 ; free virtual = 27948
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.546  | TNS=0.000  | WHS=-0.127 | THS=-8.572 |

Phase 2 Router Initialization | Checksum: e575f21a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8112 ; free virtual = 27948

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 725
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 725
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 132c0b4f0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8113 ; free virtual = 27949

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.510  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 156b91010

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8112 ; free virtual = 27948
Phase 4 Rip-up And Reroute | Checksum: 156b91010

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8112 ; free virtual = 27948

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 156b91010

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8112 ; free virtual = 27948

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 156b91010

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8112 ; free virtual = 27948
Phase 5 Delay and Skew Optimization | Checksum: 156b91010

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8112 ; free virtual = 27948

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cc44323e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8113 ; free virtual = 27948
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.589  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cc44323e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8113 ; free virtual = 27948
Phase 6 Post Hold Fix | Checksum: 1cc44323e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8113 ; free virtual = 27948

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.278482 %
  Global Horizontal Routing Utilization  = 0.412676 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 141575adc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.668 ; gain = 0.000 ; free physical = 8113 ; free virtual = 27948

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 141575adc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2797.652 ; gain = 1.984 ; free physical = 8111 ; free virtual = 27946

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cf6d1546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2797.652 ; gain = 1.984 ; free physical = 8111 ; free virtual = 27946

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.589  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: cf6d1546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2797.652 ; gain = 1.984 ; free physical = 8111 ; free virtual = 27946
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2797.652 ; gain = 1.984 ; free physical = 8145 ; free virtual = 27980

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2797.652 ; gain = 59.082 ; free physical = 8145 ; free virtual = 27980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.652 ; gain = 0.000 ; free physical = 8145 ; free virtual = 27980
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2797.652 ; gain = 0.000 ; free physical = 8139 ; free virtual = 27976
INFO: [Common 17-1381] The checkpoint '/auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/regfile_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file regfile_top_drc_routed.rpt -pb regfile_top_drc_routed.pb -rpx regfile_top_drc_routed.rpx
Command: report_drc -file regfile_top_drc_routed.rpt -pb regfile_top_drc_routed.pb -rpx regfile_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/regfile_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file regfile_top_methodology_drc_routed.rpt -pb regfile_top_methodology_drc_routed.pb -rpx regfile_top_methodology_drc_routed.rpx
Command: report_methodology -file regfile_top_methodology_drc_routed.rpt -pb regfile_top_methodology_drc_routed.pb -rpx regfile_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/regfile_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file regfile_top_power_routed.rpt -pb regfile_top_power_summary_routed.pb -rpx regfile_top_power_routed.rpx
Command: report_power -file regfile_top_power_routed.rpt -pb regfile_top_power_summary_routed.pb -rpx regfile_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file regfile_top_route_status.rpt -pb regfile_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file regfile_top_timing_summary_routed.rpt -pb regfile_top_timing_summary_routed.pb -rpx regfile_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file regfile_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file regfile_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file regfile_top_bus_skew_routed.rpt -pb regfile_top_bus_skew_routed.pb -rpx regfile_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 17:04:32 2023...
#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 23 17:04:41 2023
# Process ID: 19584
# Current directory: /auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1
# Command line: vivado -log regfile_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source regfile_top.tcl -notrace
# Log file: /auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/regfile_top.vdi
# Journal file: /auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source regfile_top.tcl -notrace
Command: open_checkpoint regfile_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1458.426 ; gain = 0.000 ; free physical = 9301 ; free virtual = 29140
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1754.594 ; gain = 0.000 ; free physical = 8944 ; free virtual = 28784
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2387.648 ; gain = 5.938 ; free physical = 8360 ; free virtual = 28214
Restored from archive | CPU: 0.140000 secs | Memory: 2.021408 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2387.648 ; gain = 5.938 ; free physical = 8360 ; free virtual = 28214
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2387.648 ; gain = 0.000 ; free physical = 8360 ; free virtual = 28214
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2708876
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2387.648 ; gain = 929.223 ; free physical = 8360 ; free virtual = 28214
Command: write_bitstream -force regfile_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./regfile_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/auto/fsb/ryan9801/ECEN_323/lab03/proj_registerFile/proj_registerFile.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jan 23 17:05:14 2023. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2814.441 ; gain = 426.793 ; free physical = 8313 ; free virtual = 28176
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 17:05:14 2023...
