{
    "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex1BT16_fir_20.v",
        "max_rss(MiB)": 21.5,
        "exec_time(ms)": 955.3,
        "elaboration_time(ms)": 912.8,
        "optimization_time(ms)": 3.2,
        "techmap_time(ms)": 9,
        "synthesis_time(ms)": 924.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 191,
        "latch": 1706,
        "Adder": 758,
        "generic logic size": 4,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 191,
        "Total Node": 2656
    },
    "FIR/ex1BT16_fir_20/k6_N10_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1BT16_fir_20.v",
        "max_rss(MiB)": 20.2,
        "exec_time(ms)": 943,
        "elaboration_time(ms)": 920.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 13.6,
        "synthesis_time(ms)": 934,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1611,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 1611,
        "Total Node": 3318
    },
    "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1BT16_fir_20/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1BT16_fir_20.v",
        "max_rss(MiB)": 20.4,
        "exec_time(ms)": 1036.1,
        "elaboration_time(ms)": 995.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 15.2,
        "synthesis_time(ms)": 1010.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1611,
        "latch": 1706,
        "generic logic size": 6,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 1611,
        "Total Node": 3318
    },
    "FIR/ex1BT16_fir_20/no_arch": {
        "test_name": "FIR/ex1BT16_fir_20/no_arch",
        "verilog": "ex1BT16_fir_20.v",
        "max_rss(MiB)": 19.6,
        "exec_time(ms)": 1004.8,
        "elaboration_time(ms)": 982.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 13.9,
        "synthesis_time(ms)": 996.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1611,
        "latch": 1706,
        "Longest Path": 91,
        "Average Path": 4,
        "Estimated LUTs": 1611,
        "Total Node": 3318
    },
    "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex1EP16_fir_6.v",
        "max_rss(MiB)": 13.9,
        "exec_time(ms)": 311.8,
        "elaboration_time(ms)": 287.9,
        "optimization_time(ms)": 0.9,
        "techmap_time(ms)": 2.2,
        "synthesis_time(ms)": 291,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 60,
        "latch": 570,
        "Adder": 262,
        "generic logic size": 4,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 60,
        "Total Node": 893
    },
    "FIR/ex1EP16_fir_6/k6_N10_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1EP16_fir_6.v",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 263.4,
        "elaboration_time(ms)": 255.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.5,
        "synthesis_time(ms)": 259,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 551,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 551,
        "Total Node": 1122
    },
    "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1EP16_fir_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1EP16_fir_6.v",
        "max_rss(MiB)": 13.6,
        "exec_time(ms)": 416.1,
        "elaboration_time(ms)": 389.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.4,
        "synthesis_time(ms)": 393.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 551,
        "latch": 570,
        "generic logic size": 6,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 551,
        "Total Node": 1122
    },
    "FIR/ex1EP16_fir_6/no_arch": {
        "test_name": "FIR/ex1EP16_fir_6/no_arch",
        "verilog": "ex1EP16_fir_6.v",
        "max_rss(MiB)": 12.7,
        "exec_time(ms)": 296.8,
        "elaboration_time(ms)": 289.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.8,
        "synthesis_time(ms)": 293.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 551,
        "latch": 570,
        "Longest Path": 53,
        "Average Path": 4,
        "Estimated LUTs": 551,
        "Total Node": 1122
    },
    "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex1LS16_fir_41.v",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 1494.4,
        "elaboration_time(ms)": 1414.2,
        "optimization_time(ms)": 8.2,
        "techmap_time(ms)": 23.1,
        "synthesis_time(ms)": 1445.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 362,
        "latch": 4314,
        "Adder": 1876,
        "generic logic size": 4,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 362,
        "Total Node": 6553
    },
    "FIR/ex1LS16_fir_41/k6_N10_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1LS16_fir_41.v",
        "max_rss(MiB)": 35.9,
        "exec_time(ms)": 1524.4,
        "elaboration_time(ms)": 1458.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 43.8,
        "synthesis_time(ms)": 1502.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3877,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 3877,
        "Total Node": 8192
    },
    "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1LS16_fir_41/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1LS16_fir_41.v",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 1609.3,
        "elaboration_time(ms)": 1530.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 42,
        "synthesis_time(ms)": 1572.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3877,
        "latch": 4314,
        "generic logic size": 6,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 3877,
        "Total Node": 8192
    },
    "FIR/ex1LS16_fir_41/no_arch": {
        "test_name": "FIR/ex1LS16_fir_41/no_arch",
        "verilog": "ex1LS16_fir_41.v",
        "max_rss(MiB)": 35.6,
        "exec_time(ms)": 1615.3,
        "elaboration_time(ms)": 1554.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 39.8,
        "synthesis_time(ms)": 1594.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3877,
        "latch": 4314,
        "Longest Path": 158,
        "Average Path": 4,
        "Estimated LUTs": 3877,
        "Total Node": 8192
    },
    "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex1PM16_fir_28.v",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 1159.1,
        "elaboration_time(ms)": 1083.9,
        "optimization_time(ms)": 7.5,
        "techmap_time(ms)": 21.2,
        "synthesis_time(ms)": 1112.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 298,
        "latch": 2629,
        "Adder": 1273,
        "generic logic size": 4,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 298,
        "Total Node": 4201
    },
    "FIR/ex1PM16_fir_28/k6_N10_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex1PM16_fir_28.v",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 1041.1,
        "elaboration_time(ms)": 1004.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 21.5,
        "synthesis_time(ms)": 1026,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2688,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2688,
        "Total Node": 5318
    },
    "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex1PM16_fir_28/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex1PM16_fir_28.v",
        "max_rss(MiB)": 26.2,
        "exec_time(ms)": 1069.3,
        "elaboration_time(ms)": 1011.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 24.2,
        "synthesis_time(ms)": 1035.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2688,
        "latch": 2629,
        "generic logic size": 6,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2688,
        "Total Node": 5318
    },
    "FIR/ex1PM16_fir_28/no_arch": {
        "test_name": "FIR/ex1PM16_fir_28/no_arch",
        "verilog": "ex1PM16_fir_28.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 1047.6,
        "elaboration_time(ms)": 1011.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.4,
        "synthesis_time(ms)": 1034.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 2688,
        "latch": 2629,
        "Longest Path": 118,
        "Average Path": 4,
        "Estimated LUTs": 2688,
        "Total Node": 5318
    },
    "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex2BT16_fir_71.v",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 6614.3,
        "elaboration_time(ms)": 6527.1,
        "optimization_time(ms)": 9,
        "techmap_time(ms)": 24.8,
        "synthesis_time(ms)": 6560.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 335,
        "latch": 4400,
        "Adder": 1585,
        "generic logic size": 4,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 335,
        "Total Node": 6321
    },
    "FIR/ex2BT16_fir_71/k6_N10_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex2BT16_fir_71.v",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 6511.1,
        "elaboration_time(ms)": 6441.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 45.5,
        "synthesis_time(ms)": 6486.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3313,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 3313,
        "Total Node": 7714
    },
    "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2BT16_fir_71/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex2BT16_fir_71.v",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 6583.4,
        "elaboration_time(ms)": 6499.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 42,
        "synthesis_time(ms)": 6541.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3313,
        "latch": 4400,
        "generic logic size": 6,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 3313,
        "Total Node": 7714
    },
    "FIR/ex2BT16_fir_71/no_arch": {
        "test_name": "FIR/ex2BT16_fir_71/no_arch",
        "verilog": "ex2BT16_fir_71.v",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 6735.2,
        "elaboration_time(ms)": 6672.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 39.9,
        "synthesis_time(ms)": 6712.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 3313,
        "latch": 4400,
        "Longest Path": 178,
        "Average Path": 4,
        "Estimated LUTs": 3313,
        "Total Node": 7714
    },
    "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex2EP16_fir_13.v",
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 457.9,
        "elaboration_time(ms)": 427.5,
        "optimization_time(ms)": 1.5,
        "techmap_time(ms)": 3.7,
        "synthesis_time(ms)": 432.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 74,
        "latch": 846,
        "Adder": 376,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 74,
        "Total Node": 1297
    },
    "FIR/ex2EP16_fir_13/k6_N10_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex2EP16_fir_13.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 415.2,
        "elaboration_time(ms)": 401.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.9,
        "synthesis_time(ms)": 408.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 772,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 772,
        "Total Node": 1619
    },
    "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2EP16_fir_13/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex2EP16_fir_13.v",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 463.5,
        "elaboration_time(ms)": 434.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.3,
        "synthesis_time(ms)": 439.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 772,
        "latch": 846,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 772,
        "Total Node": 1619
    },
    "FIR/ex2EP16_fir_13/no_arch": {
        "test_name": "FIR/ex2EP16_fir_13/no_arch",
        "verilog": "ex2EP16_fir_13.v",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 417.1,
        "elaboration_time(ms)": 407.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.6,
        "synthesis_time(ms)": 413.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 772,
        "latch": 846,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 772,
        "Total Node": 1619
    },
    "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex2PM16_fir_119.v",
        "max_rss(MiB)": 87.6,
        "exec_time(ms)": 5596.5,
        "elaboration_time(ms)": 5307.8,
        "optimization_time(ms)": 35.6,
        "techmap_time(ms)": 97.7,
        "synthesis_time(ms)": 5441.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 886,
        "latch": 11756,
        "Adder": 5090,
        "generic logic size": 4,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 886,
        "Total Node": 17733
    },
    "FIR/ex2PM16_fir_119/k6_N10_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex2PM16_fir_119.v",
        "max_rss(MiB)": 82.9,
        "exec_time(ms)": 5494.6,
        "elaboration_time(ms)": 5210.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 215.5,
        "synthesis_time(ms)": 5425.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10466,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 10466,
        "Total Node": 22223
    },
    "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex2PM16_fir_119/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex2PM16_fir_119.v",
        "max_rss(MiB)": 83.2,
        "exec_time(ms)": 5553.4,
        "elaboration_time(ms)": 5340.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 129.1,
        "synthesis_time(ms)": 5469.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10466,
        "latch": 11756,
        "generic logic size": 6,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 10466,
        "Total Node": 22223
    },
    "FIR/ex2PM16_fir_119/no_arch": {
        "test_name": "FIR/ex2PM16_fir_119/no_arch",
        "verilog": "ex2PM16_fir_119.v",
        "max_rss(MiB)": 82.7,
        "exec_time(ms)": 5218.1,
        "elaboration_time(ms)": 5020.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 130.2,
        "synthesis_time(ms)": 5150.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 10466,
        "latch": 11756,
        "Longest Path": 392,
        "Average Path": 4,
        "Estimated LUTs": 10466,
        "Total Node": 22223
    },
    "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex3PM16_fir_61.v",
        "max_rss(MiB)": 52.4,
        "exec_time(ms)": 2539.8,
        "elaboration_time(ms)": 2383,
        "optimization_time(ms)": 17.7,
        "techmap_time(ms)": 46.4,
        "synthesis_time(ms)": 2447.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 544,
        "latch": 6452,
        "Adder": 2772,
        "generic logic size": 4,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 544,
        "Total Node": 9769
    },
    "FIR/ex3PM16_fir_61/k6_N10_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex3PM16_fir_61.v",
        "max_rss(MiB)": 49.3,
        "exec_time(ms)": 2693.4,
        "elaboration_time(ms)": 2582,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 75.7,
        "synthesis_time(ms)": 2657.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5755,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 5755,
        "Total Node": 12208
    },
    "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex3PM16_fir_61/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex3PM16_fir_61.v",
        "max_rss(MiB)": 49.9,
        "exec_time(ms)": 2592.5,
        "elaboration_time(ms)": 2467.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 70.9,
        "synthesis_time(ms)": 2538,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5755,
        "latch": 6452,
        "generic logic size": 6,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 5755,
        "Total Node": 12208
    },
    "FIR/ex3PM16_fir_61/no_arch": {
        "test_name": "FIR/ex3PM16_fir_61/no_arch",
        "verilog": "ex3PM16_fir_61.v",
        "max_rss(MiB)": 49.1,
        "exec_time(ms)": 2336.1,
        "elaboration_time(ms)": 2225.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 73.1,
        "synthesis_time(ms)": 2298.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 5755,
        "latch": 6452,
        "Longest Path": 217,
        "Average Path": 4,
        "Estimated LUTs": 5755,
        "Total Node": 12208
    },
    "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex4EP16_fir_10.v",
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 517.1,
        "elaboration_time(ms)": 479.2,
        "optimization_time(ms)": 2.2,
        "techmap_time(ms)": 6.5,
        "synthesis_time(ms)": 487.9,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 114,
        "latch": 1015,
        "Adder": 461,
        "generic logic size": 4,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 114,
        "Total Node": 1591
    },
    "FIR/ex4EP16_fir_10/k6_N10_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex4EP16_fir_10.v",
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 513.7,
        "elaboration_time(ms)": 498,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.8,
        "synthesis_time(ms)": 506.8,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 979,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 979,
        "Total Node": 1995
    },
    "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4EP16_fir_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex4EP16_fir_10.v",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 599.8,
        "elaboration_time(ms)": 563.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 8.6,
        "synthesis_time(ms)": 572.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 979,
        "latch": 1015,
        "generic logic size": 6,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 979,
        "Total Node": 1995
    },
    "FIR/ex4EP16_fir_10/no_arch": {
        "test_name": "FIR/ex4EP16_fir_10/no_arch",
        "verilog": "ex4EP16_fir_10.v",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 494.1,
        "elaboration_time(ms)": 478.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 9.3,
        "synthesis_time(ms)": 488.1,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 979,
        "latch": 1015,
        "Longest Path": 63,
        "Average Path": 4,
        "Estimated LUTs": 979,
        "Total Node": 1995
    },
    "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex4LS16_fir.v",
        "max_rss(MiB)": 163.9,
        "exec_time(ms)": 8563.1,
        "elaboration_time(ms)": 8283.5,
        "optimization_time(ms)": 52.4,
        "techmap_time(ms)": 123.5,
        "synthesis_time(ms)": 8459.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1401,
        "latch": 22091,
        "Adder": 9527,
        "generic logic size": 4,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 1401,
        "Total Node": 33020
    },
    "FIR/ex4LS16_fir/k6_N10_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex4LS16_fir.v",
        "max_rss(MiB)": 155.4,
        "exec_time(ms)": 9917,
        "elaboration_time(ms)": 9702,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 145.5,
        "synthesis_time(ms)": 9847.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19366,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 19366,
        "Total Node": 41458
    },
    "FIR/ex4LS16_fir/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4LS16_fir/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex4LS16_fir.v",
        "max_rss(MiB)": 155.6,
        "exec_time(ms)": 8417.9,
        "elaboration_time(ms)": 8168.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 155.6,
        "synthesis_time(ms)": 8324.2,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19366,
        "latch": 22091,
        "generic logic size": 6,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 19366,
        "Total Node": 41458
    },
    "FIR/ex4LS16_fir/no_arch": {
        "test_name": "FIR/ex4LS16_fir/no_arch",
        "verilog": "ex4LS16_fir.v",
        "max_rss(MiB)": 154.5,
        "exec_time(ms)": 9754.2,
        "elaboration_time(ms)": 9546,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 144.6,
        "synthesis_time(ms)": 9690.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 19366,
        "latch": 22091,
        "Longest Path": 785,
        "Average Path": 4,
        "Estimated LUTs": 19366,
        "Total Node": 41458
    },
    "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ex4PM16_fir_152.v",
        "max_rss(MiB)": 108.5,
        "exec_time(ms)": 4155.3,
        "elaboration_time(ms)": 3942.7,
        "optimization_time(ms)": 27.7,
        "techmap_time(ms)": 101.1,
        "synthesis_time(ms)": 4071.5,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 1233,
        "latch": 14797,
        "Adder": 6411,
        "generic logic size": 4,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 1233,
        "Total Node": 22442
    },
    "FIR/ex4PM16_fir_152/k6_N10_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "ex4PM16_fir_152.v",
        "max_rss(MiB)": 102.3,
        "exec_time(ms)": 5392.4,
        "elaboration_time(ms)": 5236.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 100.9,
        "synthesis_time(ms)": 5337.7,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13305,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 13305,
        "Total Node": 28103
    },
    "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm": {
        "test_name": "FIR/ex4PM16_fir_152/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "ex4PM16_fir_152.v",
        "max_rss(MiB)": 102.4,
        "exec_time(ms)": 5429,
        "elaboration_time(ms)": 5254.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 101.2,
        "synthesis_time(ms)": 5355.4,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13305,
        "latch": 14797,
        "generic logic size": 6,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 13305,
        "Total Node": 28103
    },
    "FIR/ex4PM16_fir_152/no_arch": {
        "test_name": "FIR/ex4PM16_fir_152/no_arch",
        "verilog": "ex4PM16_fir_152.v",
        "max_rss(MiB)": 101.6,
        "exec_time(ms)": 4090.5,
        "elaboration_time(ms)": 3930.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 104,
        "synthesis_time(ms)": 4034.3,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 29,
        "logic element": 13305,
        "latch": 14797,
        "Longest Path": 487,
        "Average Path": 4,
        "Estimated LUTs": 13305,
        "Total Node": 28103
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
