$comment
	File created using the following command:
		vcd file DEC.msim.vcd -direction
$end
$date
	Wed Apr 16 19:08:41 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module DEC_vlg_vec_tst $end
$var reg 3 ! A [2:0] $end
$var wire 1 " S [7] $end
$var wire 1 # S [6] $end
$var wire 1 $ S [5] $end
$var wire 1 % S [4] $end
$var wire 1 & S [3] $end
$var wire 1 ' S [2] $end
$var wire 1 ( S [1] $end
$var wire 1 ) S [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 S[7]~output_o $end
$var wire 1 2 S[6]~output_o $end
$var wire 1 3 S[5]~output_o $end
$var wire 1 4 S[4]~output_o $end
$var wire 1 5 S[3]~output_o $end
$var wire 1 6 S[2]~output_o $end
$var wire 1 7 S[1]~output_o $end
$var wire 1 8 S[0]~output_o $end
$var wire 1 9 A[0]~input_o $end
$var wire 1 : A[2]~input_o $end
$var wire 1 ; A[1]~input_o $end
$var wire 1 < inst7~0_combout $end
$var wire 1 = inst7~1_combout $end
$var wire 1 > inst7~2_combout $end
$var wire 1 ? inst7~3_combout $end
$var wire 1 @ inst7~4_combout $end
$var wire 1 A inst7~5_combout $end
$var wire 1 B inst7~6_combout $end
$var wire 1 C inst7~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
x)
x(
x'
x&
x%
x$
x#
x"
x*
0+
1,
x-
1.
1/
10
x1
x2
x3
x4
x5
x6
x7
x8
09
0:
0;
x<
x=
x>
x?
x@
xA
xB
xC
$end
#3686
0?
#3689
0>
#3695
0=
#3697
0<
0A
#3703
0@
#4192
0B
#4203
1C
#5964
05
0&
#6561
18
1)
#6724
06
0'
#6742
01
0"
#6756
04
0%
#6944
02
0#
#7201
07
0(
#8258
03
0$
#60000
b100 !
0*
#60680
1:
#64103
1?
#64106
0C
#66458
08
0)
#67156
14
1%
#120000
b110 !
b111 !
1*
#120686
1;
#120690
19
#124080
0?
#124086
1=
#124511
1<
#124538
0=
#127150
04
0%
#127554
11
1"
#180000
b11 !
b1 !
b0 !
0*
#180842
0:
#180850
0;
#180852
09
#184539
0<
#184561
1B
#185044
0B
#185055
1C
#187413
18
1)
#187584
01
0"
#1000000
