TRACE::2025-01-16.17:36:13::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:13::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:13::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:15::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.17:36:15::SCWPlatform::Opened new HwDB with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:15::SCWWriter::formatted JSON is {
	"platformName":	"mcu_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mcu_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mcu_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-01-16.17:36:15::SCWWriter::formatted JSON is {
	"platformName":	"mcu_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mcu_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mcu_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mcu_design_wrapper",
	"systems":	[{
			"systemName":	"mcu_design_wrapper",
			"systemDesc":	"mcu_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mcu_design_wrapper"
		}]
}
TRACE::2025-01-16.17:36:15::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-01-16.17:36:15::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-16.17:36:15::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-01-16.17:36:15::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-01-16.17:36:15::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:15::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:15::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:15::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:15::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:15::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:15::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:15::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:15::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2025-01-16.17:36:15::SCWPlatform::Generating the sources  .
TRACE::2025-01-16.17:36:15::SCWBDomain::Generating boot domain sources.
TRACE::2025-01-16.17:36:15::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2025-01-16.17:36:15::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:15::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:16::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:16::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:16::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:16::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-16.17:36:16::SCWMssOS::No sw design opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:16::SCWMssOS::mss does not exists at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:16::SCWMssOS::Creating sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:16::SCWMssOS::Adding the swdes entry, created swdb D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:16::SCWMssOS::updating the scw layer changes to swdes at   D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:16::SCWMssOS::Writing mss at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:16::SCWMssOS::Completed writing the mss file at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-01-16.17:36:16::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-01-16.17:36:16::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-01-16.17:36:16::SCWBDomain::Completed writing the mss file at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-01-16.17:36:19::SCWPlatform::Generating sources Done.
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2025-01-16.17:36:19::SCWMssOS::Could not open the swdb for D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2025-01-16.17:36:19::SCWMssOS::Could not open the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2025-01-16.17:36:19::SCWMssOS::Cleared the swdb table entry
TRACE::2025-01-16.17:36:19::SCWMssOS::No sw design opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::mss exists loading the mss file  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::Opened the sw design from mss  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::Adding the swdes entry D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-16.17:36:19::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.17:36:19::SCWMssOS::Opened the sw design.  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWWriter::formatted JSON is {
	"platformName":	"mcu_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mcu_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mcu_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mcu_design_wrapper",
	"systems":	[{
			"systemName":	"mcu_design_wrapper",
			"systemDesc":	"mcu_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mcu_design_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"489b2c4d6ebe0c34830e6b0a94a605e3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWWriter::formatted JSON is {
	"platformName":	"mcu_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mcu_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mcu_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mcu_design_wrapper",
	"systems":	[{
			"systemName":	"mcu_design_wrapper",
			"systemDesc":	"mcu_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mcu_design_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"489b2c4d6ebe0c34830e6b0a94a605e3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-16.17:36:19::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-16.17:36:19::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-01-16.17:36:19::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::No sw design opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::mss does not exists at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::Creating sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::Adding the swdes entry, created swdb D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::updating the scw layer changes to swdes at   D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::Writing mss at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::Completed writing the mss file at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-01-16.17:36:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-01-16.17:36:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWWriter::formatted JSON is {
	"platformName":	"mcu_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mcu_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mcu_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mcu_design_wrapper",
	"systems":	[{
			"systemName":	"mcu_design_wrapper",
			"systemDesc":	"mcu_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mcu_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"489b2c4d6ebe0c34830e6b0a94a605e3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:19::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:19::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:19::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:19::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:19::SCWMssOS::Completed writing the mss file at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-01-16.17:36:19::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2025-01-16.17:36:20::SCWPlatform::Started generating the artifacts platform mcu_design_wrapper
TRACE::2025-01-16.17:36:20::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-16.17:36:20::SCWPlatform::Started generating the artifacts for system configuration mcu_design_wrapper
LOG::2025-01-16.17:36:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-01-16.17:36:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-01-16.17:36:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-01-16.17:36:20::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-01-16.17:36:20::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-16.17:36:20::SCWSystem::Not a boot domain 
LOG::2025-01-16.17:36:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-16.17:36:20::SCWDomain::Generating domain artifcats
TRACE::2025-01-16.17:36:20::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-16.17:36:20::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/sw/mcu_design_wrapper/qemu/
TRACE::2025-01-16.17:36:20::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/sw/mcu_design_wrapper/standalone_domain/qemu/
TRACE::2025-01-16.17:36:20::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2025-01-16.17:36:20::SCWMssOS::Could not open the swdb for D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2025-01-16.17:36:20::SCWMssOS::Could not open the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2025-01-16.17:36:20::SCWMssOS::Cleared the swdb table entry
TRACE::2025-01-16.17:36:20::SCWMssOS::No sw design opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::mss exists loading the mss file  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::Opened the sw design from mss  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::Adding the swdes entry D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-01-16.17:36:20::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.17:36:20::SCWMssOS::Opened the sw design.  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::Completed writing the mss file at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-01-16.17:36:20::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-16.17:36:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-16.17:36:20::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-01-16.17:36:20::SCWMssOS::skipping the bsp build ... 
TRACE::2025-01-16.17:36:20::SCWMssOS::Copying to export directory.
TRACE::2025-01-16.17:36:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-16.17:36:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-01-16.17:36:20::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-01-16.17:36:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-16.17:36:20::SCWSystem::Completed Processing the sysconfig mcu_design_wrapper
LOG::2025-01-16.17:36:20::SCWPlatform::Completed generating the artifacts for system configuration mcu_design_wrapper
TRACE::2025-01-16.17:36:20::SCWPlatform::Started preparing the platform 
TRACE::2025-01-16.17:36:20::SCWSystem::Writing the bif file for system config mcu_design_wrapper
TRACE::2025-01-16.17:36:20::SCWSystem::dir created 
TRACE::2025-01-16.17:36:20::SCWSystem::Writing the bif 
TRACE::2025-01-16.17:36:20::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-16.17:36:20::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-16.17:36:20::SCWPlatform::Completed generating the platform
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWWriter::formatted JSON is {
	"platformName":	"mcu_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mcu_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mcu_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mcu_design_wrapper",
	"systems":	[{
			"systemName":	"mcu_design_wrapper",
			"systemDesc":	"mcu_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mcu_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"489b2c4d6ebe0c34830e6b0a94a605e3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6025258292fb9dd980fb7a1d44e035c1",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-16.17:36:20::SCWPlatform::updated the xpfm file.
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWWriter::formatted JSON is {
	"platformName":	"mcu_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mcu_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mcu_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mcu_design_wrapper",
	"systems":	[{
			"systemName":	"mcu_design_wrapper",
			"systemDesc":	"mcu_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mcu_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"489b2c4d6ebe0c34830e6b0a94a605e3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6025258292fb9dd980fb7a1d44e035c1",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWWriter::formatted JSON is {
	"platformName":	"mcu_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mcu_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mcu_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mcu_design_wrapper",
	"systems":	[{
			"systemName":	"mcu_design_wrapper",
			"systemDesc":	"mcu_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mcu_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"489b2c4d6ebe0c34830e6b0a94a605e3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6025258292fb9dd980fb7a1d44e035c1",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-01-16.17:36:20::SCWPlatform::Started generating the artifacts platform mcu_design_wrapper
TRACE::2025-01-16.17:36:20::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-16.17:36:20::SCWPlatform::Started generating the artifacts for system configuration mcu_design_wrapper
LOG::2025-01-16.17:36:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-16.17:36:20::SCWDomain::Generating domain artifcats
TRACE::2025-01-16.17:36:20::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-16.17:36:20::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/sw/mcu_design_wrapper/qemu/
TRACE::2025-01-16.17:36:20::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/sw/mcu_design_wrapper/standalone_domain/qemu/
TRACE::2025-01-16.17:36:20::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::Completed writing the mss file at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-01-16.17:36:20::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-16.17:36:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-16.17:36:20::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-16.17:36:20::SCWMssOS::skipping the bsp build ... 
TRACE::2025-01-16.17:36:20::SCWMssOS::Copying to export directory.
TRACE::2025-01-16.17:36:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-16.17:36:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-01-16.17:36:20::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-01-16.17:36:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-16.17:36:20::SCWSystem::Completed Processing the sysconfig mcu_design_wrapper
LOG::2025-01-16.17:36:20::SCWPlatform::Completed generating the artifacts for system configuration mcu_design_wrapper
TRACE::2025-01-16.17:36:20::SCWPlatform::Started preparing the platform 
TRACE::2025-01-16.17:36:20::SCWSystem::Writing the bif file for system config mcu_design_wrapper
TRACE::2025-01-16.17:36:20::SCWSystem::dir created 
TRACE::2025-01-16.17:36:20::SCWSystem::Writing the bif 
TRACE::2025-01-16.17:36:20::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-16.17:36:20::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-16.17:36:20::SCWPlatform::Completed generating the platform
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:36:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:36:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_0
TRACE::2025-01-16.17:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:36:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:36:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:36:20::SCWWriter::formatted JSON is {
	"platformName":	"mcu_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mcu_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mcu_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mcu_design_wrapper",
	"systems":	[{
			"systemName":	"mcu_design_wrapper",
			"systemDesc":	"mcu_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mcu_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"489b2c4d6ebe0c34830e6b0a94a605e3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6025258292fb9dd980fb7a1d44e035c1",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-16.17:36:20::SCWPlatform::updated the xpfm file.
TRACE::2025-01-16.17:38:09::SCWPlatform::Clearing the existing platform
TRACE::2025-01-16.17:38:09::SCWSystem::Clearing the existing sysconfig
TRACE::2025-01-16.17:38:09::SCWBDomain::clearing the fsbl build
TRACE::2025-01-16.17:38:09::SCWMssOS::Removing the swdes entry for  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:09::SCWMssOS::Removing the swdes entry for  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:09::SCWSystem::Clearing the domains completed.
TRACE::2025-01-16.17:38:09::SCWPlatform::Clearing the opened hw db.
TRACE::2025-01-16.17:38:09::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:09::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:09::SCWPlatform:: Platform location is D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:09::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:09::SCWPlatform::Removing the HwDB with name D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:09::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:09::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:09::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:09::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:09::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened new HwDB with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWReader::Active system found as  mcu_design_wrapper
TRACE::2025-01-16.17:38:10::SCWReader::Handling sysconfig mcu_design_wrapper
TRACE::2025-01-16.17:38:10::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-16.17:38:10::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-01-16.17:38:10::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-01-16.17:38:10::SCWMssOS::No sw design opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::mss exists loading the mss file  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::Opened the sw design from mss  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::Adding the swdes entry D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-01-16.17:38:10::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.17:38:10::SCWMssOS::Opened the sw design.  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:38:10::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:38:10::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2025-01-16.17:38:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-16.17:38:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:38:10::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWReader::No isolation master present  
TRACE::2025-01-16.17:38:10::SCWDomain::checking for install qemu data   : 
TRACE::2025-01-16.17:38:10::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-01-16.17:38:10::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:38:10::SCWMssOS::No sw design opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::mss exists loading the mss file  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::Opened the sw design from mss  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::Adding the swdes entry D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-01-16.17:38:10::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.17:38:10::SCWMssOS::Opened the sw design.  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-01-16.17:38:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:38:10::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWReader::No isolation master present  
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:38:10::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:38:10::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::In reload Mss file.
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2025-01-16.17:38:10::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2025-01-16.17:38:10::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2025-01-16.17:38:10::SCWMssOS::Cleared the swdb table entry
TRACE::2025-01-16.17:38:10::SCWMssOS::No sw design opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::mss exists loading the mss file  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::Opened the sw design from mss  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::Adding the swdes entry D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-01-16.17:38:10::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.17:38:10::SCWMssOS::Opened the sw design.  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:38:10::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::Removing the swdes entry for  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::In reload Mss file.
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:38:10::SCWMssOS::No sw design opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::mss exists loading the mss file  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::Opened the sw design from mss  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::Adding the swdes entry D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-01-16.17:38:10::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.17:38:10::SCWMssOS::Opened the sw design.  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:38:10::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:38:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:38:10::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:38:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:38:10::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:38:10::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:38:10::SCWMssOS::Removing the swdes entry for  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2025-01-16.17:52:32::SCWPlatform::Started generating the artifacts platform mcu_design_wrapper
TRACE::2025-01-16.17:52:32::SCWPlatform::Sanity checking of platform is completed
LOG::2025-01-16.17:52:32::SCWPlatform::Started generating the artifacts for system configuration mcu_design_wrapper
LOG::2025-01-16.17:52:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-01-16.17:52:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-01-16.17:52:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-01-16.17:52:32::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-01-16.17:52:32::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:52:32::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:52:32::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:52:32::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:52:32::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:52:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:52:32::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:52:32::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:52:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:52:32::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:52:32::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:52:32::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:52:32::SCWBDomain::Completed writing the mss file at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-01-16.17:52:32::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-16.17:52:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-01-16.17:52:32::SCWBDomain::System Command Ran  D:&  cd  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl & make 
TRACE::2025-01-16.17:52:32::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2025-01-16.17:52:32::SCWBDomain::make[1]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-01-16.17:52:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-01-16.17:52:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-16.17:52:32::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-16.17:52:32::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:32::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:32::SCWBDomain::rtexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2025-01-16.17:52:32::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:32::SCWBDomain::texa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2025-01-16.17:52:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-01-16.17:52:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-01-16.17:52:32::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-01-16.17:52:32::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:33::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:33::SCWBDomain::rtexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2025-01-16.17:52:33::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:33::SCWBDomain::texa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2025-01-16.17:52:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-01-16.17:52:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-16.17:52:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-16.17:52:33::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:33::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:33::SCWBDomain::rtexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2025-01-16.17:52:33::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:33::SCWBDomain::texa9_0/libsrc/ddrps_v1_0/src'

TRACE::2025-01-16.17:52:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-01-16.17:52:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:52:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:52:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:33::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:33::SCWBDomain::rtexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2025-01-16.17:52:33::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:33::SCWBDomain::texa9_0/libsrc/devcfg_v3_5/src'

TRACE::2025-01-16.17:52:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-01-16.17:52:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-16.17:52:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-16.17:52:33::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:33::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:33::SCWBDomain::rtexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2025-01-16.17:52:33::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:33::SCWBDomain::texa9_0/libsrc/dmaps_v2_5/src'

TRACE::2025-01-16.17:52:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-01-16.17:52:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:52:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:52:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:33::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:33::SCWBDomain::rtexa9_0/libsrc/scugic_v4_1/src'

TRACE::2025-01-16.17:52:33::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:33::SCWBDomain::texa9_0/libsrc/scugic_v4_1/src'

TRACE::2025-01-16.17:52:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-01-16.17:52:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-16.17:52:33::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-16.17:52:33::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:33::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:33::SCWBDomain::rtexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2025-01-16.17:52:34::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:34::SCWBDomain::texa9_0/libsrc/scutimer_v2_1/src'

TRACE::2025-01-16.17:52:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-01-16.17:52:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:52:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:52:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:34::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:34::SCWBDomain::rtexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2025-01-16.17:52:34::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:34::SCWBDomain::texa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2025-01-16.17:52:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-01-16.17:52:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-16.17:52:34::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-16.17:52:34::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:34::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:34::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src'

TRACE::2025-01-16.17:52:34::SCWBDomain::make[3]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:34::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2025-01-16.17:52:34::SCWBDomain::make[3]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:34::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2025-01-16.17:52:34::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:34::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src'

TRACE::2025-01-16.17:52:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-01-16.17:52:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:52:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:52:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:34::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:34::SCWBDomain::rtexa9_0/libsrc/uartps_v3_8/src'

TRACE::2025-01-16.17:52:34::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:34::SCWBDomain::texa9_0/libsrc/uartps_v3_8/src'

TRACE::2025-01-16.17:52:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-01-16.17:52:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:52:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:52:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:35::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:35::SCWBDomain::rtexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2025-01-16.17:52:35::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:35::SCWBDomain::texa9_0/libsrc/xadcps_v2_3/src'

TRACE::2025-01-16.17:52:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2025-01-16.17:52:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:52:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:52:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:35::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:35::SCWBDomain::rtexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2025-01-16.17:52:35::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:35::SCWBDomain::texa9_0/libsrc/xilffs_v4_2/src'

TRACE::2025-01-16.17:52:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2025-01-16.17:52:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:52:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:52:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:35::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:35::SCWBDomain::rtexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2025-01-16.17:52:35::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:35::SCWBDomain::texa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2025-01-16.17:52:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-01-16.17:52:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-01-16.17:52:35::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-01-16.17:52:35::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:35::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:35::SCWBDomain::rtexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2025-01-16.17:52:35::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2025-01-16.17:52:36::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:36::SCWBDomain::texa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2025-01-16.17:52:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-01-16.17:52:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-01-16.17:52:36::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-01-16.17:52:36::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:36::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:36::SCWBDomain::rtexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2025-01-16.17:52:36::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2025-01-16.17:52:36::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:36::SCWBDomain::texa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2025-01-16.17:52:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-01-16.17:52:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-16.17:52:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-16.17:52:36::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:36::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:36::SCWBDomain::rtexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2025-01-16.17:52:36::SCWBDomain::"Compiling ddrps"

TRACE::2025-01-16.17:52:37::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:37::SCWBDomain::texa9_0/libsrc/ddrps_v1_0/src'

TRACE::2025-01-16.17:52:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-01-16.17:52:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:52:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:52:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-01-16.17:52:37::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:37::SCWBDomain::rtexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2025-01-16.17:52:37::SCWBDomain::"Compiling devcfg"

TRACE::2025-01-16.17:52:38::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:38::SCWBDomain::texa9_0/libsrc/devcfg_v3_5/src'

TRACE::2025-01-16.17:52:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-01-16.17:52:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-16.17:52:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-16.17:52:38::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:38::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:38::SCWBDomain::rtexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2025-01-16.17:52:38::SCWBDomain::"Compiling dmaps"

TRACE::2025-01-16.17:52:40::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:40::SCWBDomain::texa9_0/libsrc/dmaps_v2_5/src'

TRACE::2025-01-16.17:52:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-01-16.17:52:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:52:40::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:52:40::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-01-16.17:52:40::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:40::SCWBDomain::rtexa9_0/libsrc/scugic_v4_1/src'

TRACE::2025-01-16.17:52:40::SCWBDomain::"Compiling scugic"

TRACE::2025-01-16.17:52:41::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:41::SCWBDomain::texa9_0/libsrc/scugic_v4_1/src'

TRACE::2025-01-16.17:52:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-01-16.17:52:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-16.17:52:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-16.17:52:41::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:42::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:42::SCWBDomain::rtexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2025-01-16.17:52:42::SCWBDomain::"Compiling scutimer"

TRACE::2025-01-16.17:52:43::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:43::SCWBDomain::texa9_0/libsrc/scutimer_v2_1/src'

TRACE::2025-01-16.17:52:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-01-16.17:52:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:52:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:52:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-01-16.17:52:43::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:43::SCWBDomain::rtexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2025-01-16.17:52:43::SCWBDomain::"Compiling scuwdt"

TRACE::2025-01-16.17:52:44::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:44::SCWBDomain::texa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2025-01-16.17:52:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-01-16.17:52:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-16.17:52:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-16.17:52:44::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:52:44::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:44::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src'

TRACE::2025-01-16.17:52:44::SCWBDomain::"Compiling standalone"

TRACE::2025-01-16.17:52:52::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:52::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src'

TRACE::2025-01-16.17:52:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-01-16.17:52:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:52:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:52:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-01-16.17:52:52::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:52::SCWBDomain::rtexa9_0/libsrc/uartps_v3_8/src'

TRACE::2025-01-16.17:52:52::SCWBDomain::"Compiling uartps"

TRACE::2025-01-16.17:52:54::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:54::SCWBDomain::texa9_0/libsrc/uartps_v3_8/src'

TRACE::2025-01-16.17:52:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-01-16.17:52:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:52:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:52:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-01-16.17:52:54::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:54::SCWBDomain::rtexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2025-01-16.17:52:54::SCWBDomain::"Compiling xadcps"

TRACE::2025-01-16.17:52:55::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:55::SCWBDomain::texa9_0/libsrc/xadcps_v2_3/src'

TRACE::2025-01-16.17:52:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2025-01-16.17:52:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:52:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:52:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-01-16.17:52:55::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:55::SCWBDomain::rtexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2025-01-16.17:52:55::SCWBDomain::"Compiling XilFFs Library"

TRACE::2025-01-16.17:52:56::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:56::SCWBDomain::texa9_0/libsrc/xilffs_v4_2/src'

TRACE::2025-01-16.17:52:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2025-01-16.17:52:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:52:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:52:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-01-16.17:52:56::SCWBDomain::make[2]: Entering directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2025-01-16.17:52:56::SCWBDomain::rtexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2025-01-16.17:52:57::SCWBDomain::make[2]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2025-01-16.17:52:57::SCWBDomain::texa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2025-01-16.17:52:57::SCWBDomain::'Finished building libraries'

TRACE::2025-01-16.17:52:57::SCWBDomain::make[1]: Leaving directory 'D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-01-16.17:52:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2025-01-16.17:52:57::SCWBDomain::include -I.

TRACE::2025-01-16.17:52:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-01-16.17:52:57::SCWBDomain::9_0/include -I.

TRACE::2025-01-16.17:52:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-01-16.17:52:57::SCWBDomain::0/include -I.

TRACE::2025-01-16.17:52:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2025-01-16.17:52:57::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2025-01-16.17:52:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-01-16.17:52:57::SCWBDomain::0/include -I.

TRACE::2025-01-16.17:52:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2025-01-16.17:52:58::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2025-01-16.17:52:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-01-16.17:52:58::SCWBDomain::9_0/include -I.

TRACE::2025-01-16.17:52:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-01-16.17:52:58::SCWBDomain::0/include -I.

TRACE::2025-01-16.17:52:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-01-16.17:52:58::SCWBDomain::9_0/include -I.

TRACE::2025-01-16.17:52:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2025-01-16.17:52:58::SCWBDomain::_cortexa9_0/include -I.

TRACE::2025-01-16.17:52:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-01-16.17:52:59::SCWBDomain::9_0/include -I.

TRACE::2025-01-16.17:52:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2025-01-16.17:52:59::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-01-16.17:52:59::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2025-01-16.17:52:59::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2025-01-16.17:52:59::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2025-01-16.17:52:59::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzyn
TRACE::2025-01-16.17:52:59::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-01-16.17:53:00::SCWSystem::Checking the domain standalone_domain
LOG::2025-01-16.17:53:00::SCWSystem::Not a boot domain 
LOG::2025-01-16.17:53:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-01-16.17:53:00::SCWDomain::Generating domain artifcats
TRACE::2025-01-16.17:53:00::SCWMssOS::Generating standalone artifcats
TRACE::2025-01-16.17:53:00::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/sw/mcu_design_wrapper/qemu/
TRACE::2025-01-16.17:53:00::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/sw/mcu_design_wrapper/standalone_domain/qemu/
TRACE::2025-01-16.17:53:00::SCWMssOS:: Copying the user libraries. 
TRACE::2025-01-16.17:53:00::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:00::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:00::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:00::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:53:00::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:53:00::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:53:00::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:53:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:53:00::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:53:00::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:53:00::SCWMssOS::No sw design opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:53:00::SCWMssOS::mss exists loading the mss file  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:53:00::SCWMssOS::Opened the sw design from mss  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:53:00::SCWMssOS::Adding the swdes entry D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-01-16.17:53:00::SCWMssOS::updating the scw layer about changes
TRACE::2025-01-16.17:53:00::SCWMssOS::Opened the sw design.  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:53:00::SCWMssOS::Completed writing the mss file at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-01-16.17:53:00::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:53:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-01-16.17:53:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-01-16.17:53:00::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-01-16.17:53:00::SCWMssOS::doing bsp build ... 
TRACE::2025-01-16.17:53:00::SCWMssOS::System Command Ran  D: & cd  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-01-16.17:53:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-01-16.17:53:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-01-16.17:53:00::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-01-16.17:53:00::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-01-16.17:53:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-01-16.17:53:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-01-16.17:53:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-01-16.17:53:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-16.17:53:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-16.17:53:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-01-16.17:53:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:53:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:53:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-01-16.17:53:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-16.17:53:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-16.17:53:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-01-16.17:53:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:53:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:53:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-01-16.17:53:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-01-16.17:53:00::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-01-16.17:53:00::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-01-16.17:53:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:53:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:53:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-01-16.17:53:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-01-16.17:53:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-01-16.17:53:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-01-16.17:53:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:53:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:53:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-01-16.17:53:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-01-16.17:53:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-01-16.17:53:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-01-16.17:53:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-01-16.17:53:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-01-16.17:53:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:01::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2025-01-16.17:53:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-01-16.17:53:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-01-16.17:53:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-01-16.17:53:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:02::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2025-01-16.17:53:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-01-16.17:53:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-16.17:53:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-16.17:53:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:02::SCWMssOS::"Compiling ddrps"

TRACE::2025-01-16.17:53:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-01-16.17:53:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:53:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:53:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-01-16.17:53:02::SCWMssOS::"Compiling devcfg"

TRACE::2025-01-16.17:53:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-01-16.17:53:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-01-16.17:53:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-01-16.17:53:03::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:03::SCWMssOS::"Compiling dmaps"

TRACE::2025-01-16.17:53:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-01-16.17:53:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:53:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:53:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-01-16.17:53:05::SCWMssOS::"Compiling scugic"

TRACE::2025-01-16.17:53:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-01-16.17:53:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-01-16.17:53:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-01-16.17:53:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:06::SCWMssOS::"Compiling scutimer"

TRACE::2025-01-16.17:53:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-01-16.17:53:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:53:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:53:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-01-16.17:53:07::SCWMssOS::"Compiling scuwdt"

TRACE::2025-01-16.17:53:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-01-16.17:53:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-01-16.17:53:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-01-16.17:53:08::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-01-16.17:53:09::SCWMssOS::"Compiling standalone"

TRACE::2025-01-16.17:53:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-01-16.17:53:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:53:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:53:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-01-16.17:53:16::SCWMssOS::"Compiling uartps"

TRACE::2025-01-16.17:53:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-01-16.17:53:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-01-16.17:53:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-01-16.17:53:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-01-16.17:53:18::SCWMssOS::"Compiling xadcps"

TRACE::2025-01-16.17:53:20::SCWMssOS::'Finished building libraries'

TRACE::2025-01-16.17:53:20::SCWMssOS::Copying to export directory.
TRACE::2025-01-16.17:53:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-01-16.17:53:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-01-16.17:53:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-01-16.17:53:20::SCWSystem::Completed Processing the sysconfig mcu_design_wrapper
LOG::2025-01-16.17:53:20::SCWPlatform::Completed generating the artifacts for system configuration mcu_design_wrapper
TRACE::2025-01-16.17:53:20::SCWPlatform::Started preparing the platform 
TRACE::2025-01-16.17:53:20::SCWSystem::Writing the bif file for system config mcu_design_wrapper
TRACE::2025-01-16.17:53:20::SCWSystem::dir created 
TRACE::2025-01-16.17:53:20::SCWSystem::Writing the bif 
TRACE::2025-01-16.17:53:20::SCWPlatform::Started writing the spfm file 
TRACE::2025-01-16.17:53:20::SCWPlatform::Started writing the xpfm file 
TRACE::2025-01-16.17:53:20::SCWPlatform::Completed generating the platform
TRACE::2025-01-16.17:53:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:53:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:53:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:53:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:53:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:53:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:53:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:53:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-01-16.17:53:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:53:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:53:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:53:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:53:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:53:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:53:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:53:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:53:20::SCWWriter::formatted JSON is {
	"platformName":	"mcu_design_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mcu_design_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/mcu_design_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mcu_design_wrapper",
	"systems":	[{
			"systemName":	"mcu_design_wrapper",
			"systemDesc":	"mcu_design_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mcu_design_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"489b2c4d6ebe0c34830e6b0a94a605e3",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6025258292fb9dd980fb7a1d44e035c1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-01-16.17:53:20::SCWPlatform::updated the xpfm file.
TRACE::2025-01-16.17:53:20::SCWPlatform::Trying to open the hw design at D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform::DSA given D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform::DSA absoulate path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform::DSA directory D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw
TRACE::2025-01-16.17:53:20::SCWPlatform:: Platform Path D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/hw/mcu_design_wrapper.xsa
TRACE::2025-01-16.17:53:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-01-16.17:53:20::SCWPlatform::Trying to set the existing hwdb with name mcu_design_wrapper_2
TRACE::2025-01-16.17:53:20::SCWPlatform::Opened existing hwdb mcu_design_wrapper_2
TRACE::2025-01-16.17:53:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-01-16.17:53:20::SCWMssOS::Checking the sw design at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-01-16.17:53:20::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-01-16.17:53:20::SCWMssOS::Sw design exists and opened at  D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
