#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed May 16 10:59:03 2018
# Process ID: 1937
# Current directory: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5
# Command line: vivado adm-8k5.xpr
# Log file: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/vivado.log
# Journal file: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project adm-8k5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/hlsIP_adm-8k5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/shell_ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'bd_01e2_xpcs_0' generated file not found '/nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/.Xil/Vivado-19896-ug238/coregen/bd_01e2_xpcs_0_1/elaborate/configure_gt.tcl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 6454.844 ; gain = 438.754 ; free physical = 13034 ; free virtual = 39419
open_bd_design {/nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd}
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
Adding cell -- xilinx.com:hls:reverseEndian64:1.0 - reverseEndian64_0
Adding cell -- xilinx.com:hls:reverseEndian64:1.0 - reverseEndian64_1
Adding cell -- xilinx.com:ip:pr_decoupler:1.0 - pr_decoupler_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_cc_df
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:xdma:4.1 - xdma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - tx_register_slice_0
Adding cell -- xilinx.com:ip:axi_10g_ethernet:3.1 - axi_10g_ethernet_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - mac_config_vector
Adding cell -- xilinx.com:ip:xlconstant:1.1 - tx_ifg_tuser
Adding cell -- xilinx.com:ip:xlconstant:1.1 - ifg_delay
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - pcs_config_vector
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - rx_register_slice_1
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - rx_data_fifo_1
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - tx_data_fifo_0
Successfully read diagram <shell> from BD file </nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/shell.bd>
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 16 15:51:34 2018] Launched shell_pr_decoupler_0_0_synth_1, shell_axi_gpio_0_0_synth_1, shell_vio_0_0_synth_1, shell_auto_cc_6_synth_1, synth_1...
Run output will be captured here:
shell_pr_decoupler_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_pr_decoupler_0_0_synth_1/runme.log
shell_axi_gpio_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_gpio_0_0_synth_1/runme.log
shell_vio_0_0_synth_1: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_vio_0_0_synth_1/runme.log
shell_auto_cc_6_synth_1: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_auto_cc_6_synth_1/runme.log
synth_1: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/synth_1/runme.log
[Wed May 16 15:51:35 2018] Launched impl_1...
Run output will be captured here: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [/nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/impl_1/.Xil/Vivado-29456-ug238/29456/out/shell_ddr4_0_0_phy.0/dcp/shell_ddr4_0_0_phy_145543.edf:419775]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [/nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/impl_1/.Xil/Vivado-29456-ug238/29456/out/shell_ddr4_0_0_phy.0/dcp/shell_ddr4_0_0_phy_145543.edf:419776]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'shell_i/mem_interface/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/sys_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/impl_1/.Xil/Vivado-29456-ug238/29456/out/shell_ddr4_0_0_phy.0/dcp/shell_ddr4_0_0_phy_145543.edf:419746]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8472.797 ; gain = 147.953 ; free physical = 8581 ; free virtual = 36673
Restored from archive | CPU: 10.360000 secs | Memory: 166.116676 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8472.797 ; gain = 147.953 ; free physical = 8574 ; free virtual = 36666
Generating merged BMM file for the design top 'shellTop'...
Generating merged BMM file for the design top 'shell_ddr4_0_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf /nfs/ug/thesis/thesis0/pc/Graham/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1201 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 8 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 39 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 110 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 68 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 220 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 598 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 40 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances
  SRLC16E => SRL16E: 1 instances
  SRLC32E => SRL16E: 4 instances

open_run: Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 8687.578 ; gain = 884.082 ; free physical = 8417 ; free virtual = 36509
open_report: Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 8974.996 ; gain = 229.395 ; free physical = 8107 ; free virtual = 36198
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 16 16:28:49 2018...
