$date
	Tue Oct 29 21:06:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module _0247_sequence_tb $end
$var wire 3 ! q [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 3 $ q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
x#
0"
bx !
$end
#5000
b0 !
b0 $
1"
#6000
1#
#10000
0#
0"
#15000
b10 !
b10 $
1"
#20000
0"
#25000
b100 !
b100 $
1"
#30000
0"
#35000
b111 !
b111 $
1"
#40000
0"
#45000
b0 !
b0 $
1"
#50000
0"
#55000
b10 !
b10 $
1"
#60000
0"
#65000
b0 !
b0 $
1"
1#
#70000
0"
0#
#75000
b10 !
b10 $
1"
#80000
0"
#85000
b100 !
b100 $
1"
