<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_9859BAF3-CB76-43EF-BDF1-2E6FE8287324"><title>CPU DMI CLK to PCH Topology</title><body><section id="SECTION_D1B149DF-6014-4BB9-BDAA-A8DD6B27FC6B"><fig id="FIG_cpu_dmi_clk_to_pch_topology_diagram_1"><title>CPU DMI CLK to PCH Topology Diagram</title><image href="FIG_cpu dmi clk to pch topology diagram_1.png" scalefit="yes" id="IMG_cpu_dmi_clk_to_pch_topology_diagram_1_png" /></fig><table id="TABLE_D1B149DF-6014-4BB9-BDAA-A8DD6B27FC6B_1"><title>CPU DMI CLK to PCH Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>CPU DMI CLK signal name</p></entry><entry><p>CLKOUT_SRC_P/N. Note: DMI CLK can be mapped to any CLKOUT_SRC.</p></entry></row><row><entry><p>PCH DMI CLK signal name</p></entry><entry><p>EXT_INJ_PHY P/N</p></entry></row><row><entry><p>Signal isolation</p></entry><entry><p>Clock signals require 0.76 mm isolation to adjacent high speed IOs. Isolation to other differential clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</p></entry></row><row><entry><p>EMC/ RF noise protection</p></entry><entry><p>[1] For signal sections of the signals which are routed on MS (surface) layer, a GND ring/ shield is advised to be added (with similar guidelines following a standard GND ring/shield such as for XTAL) with sufficient GND stitching vias for the length of the MS routed layer. </p><p>[2] GND ring/ shield GND stitching vias should be placed at regular intervals of 4 - 12 mm. </p><p>[3] It is advised to route the clock signals in inner layer SL/ DSL routing. Limit MS routed section and follow above shielding guidelines.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous ground only.</p></entry></row></tbody></tgroup></table><table id="TABLE_D1B149DF-6014-4BB9-BDAA-A8DD6B27FC6B_2"><title>Max Number of vias</title><tgroup cols="2"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>2</p></entry></row></tbody></tgroup></table></section><section id="SECTION_0FE8102A-7E1B-466D-B9A4-4C503F949512"><title>Mainstream, Premium Mid Loss (PML), Tx</title><table id="TABLE_0FE8102A-7E1B-466D-B9A4-4C503F949512_1"><title>CPU DMI CLK to PCH Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO/BI</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>178</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: BO+M1+BI = 178mm</p></section></body></topic>