________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Jul  5 2014.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_6_4_10_10_96_x8_y8.xml
Circuit name: single_inv.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 2 nets with no fanout.
WARNING(2): logical_block top^clock #0 has no fanout.
Removing input.
WARNING(3): logical_block top^rst #1 has no fanout.
Removing input.
0 unconnected blocks in input netlist.
Removed 0 LUT buffers.
Sweeped away 2 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	1 LUTs of size 1
	0 LUTs of size 2
	0 LUTs of size 3
	0 LUTs of size 4
	0 LUTs of size 5
	0 LUTs of size 6
	1 of type input
	1 of type output
	0 of type latch
	1 of type names
Timing analysis: ON
Circuit netlist file: single_inv.net
Circuit placement file: single_inv.place
Circuit routing file: single_inv.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/single_inv.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 96
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'single_inv.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 3, total nets: 2, total inputs: 1, total outputs: 1
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/single_inv.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
Optimize this virtual clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.out:top^d_out, type: io
	
Passed route at end.
Complex block 1: cb.top^d_out, type: clb
	
Passed route at end.
Complex block 2: cb.top^d_in, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 2, average # input + clock pins used: 0.5, average # output pins used: 0.5
	clb: # blocks: 1, average # input + clock pins used: 1, average # output pins used: 1
Absorbed logical nets 0 out of 2 nets, 2 nets not absorbed.

Netlist conversion complete.

Packing took 0.02 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'single_inv.net'.

Netlist num_nets: 2
Netlist num_blocks: 3
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 1

The circuit will be mapped into a 8 x 8 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      2	blocks of type: io
	Architecture 256	blocks of type: io
	Netlist      1	blocks of type: clb
	Architecture 64	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 2 point to point connections in this circuit.

Initial placement cost: 1.55157 bb_cost: 0.23 td_cost: 1.102e-09 delay_cost: 1.102e-09

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  1.59224   0.74435    0.166279 8.43861e-10 8.43861e-10    5.51e-10   1.4184   1.0000  0.1915  9.0000  1.0000        43  0.5000
  0.79612   0.82125      0.1575   7.945e-10   7.945e-10    4.51e-10   1.2184   0.9302  0.1354  9.0000  1.0000        86  0.9000
  0.71651    0.7755     0.15525    8.47e-10    8.47e-10    5.01e-10   1.3184   0.9302  0.1646  9.0000  1.0000       129  0.9000
  0.64486   0.99041    0.127368 7.73053e-10 7.73053e-10    3.51e-10   1.0184   0.8837  0.1229  9.0000  1.0000       172  0.9000
  0.58037    1.0873    0.175854  8.7761e-10  8.7761e-10    4.01e-10   1.1184   0.9535  0.1285  9.0000  1.0000       215  0.9000
  0.52233   0.80246    0.161463 8.72732e-10 8.72732e-10    5.01e-10   1.3184   0.9535  0.1649  9.0000  1.0000       258  0.9000
  0.47010   0.85489    0.174865 8.37135e-10 8.37135e-10    5.01e-10   1.3184   0.8605  0.1626  9.0000  1.0000       301  0.9000
  0.42309   0.94333    0.158718 8.30205e-10 8.30205e-10    5.01e-10   1.3184   0.9070  0.2333  9.0000  1.0000       344  0.9000
  0.38078    1.0975    0.158611    7.77e-10    7.77e-10    4.01e-10   1.1184   0.8372  0.1781  9.0000  1.0000       387  0.9000
  0.34270    1.0663       0.134    8.18e-10    8.18e-10    4.01e-10   1.1184   0.5814  0.2422  9.0000  1.0000       430  0.9500
  0.32557    1.2462    0.126923 8.25077e-10 8.25077e-10    3.01e-10   0.9184   0.6047  0.1737  9.0000  1.0000       473  0.9500
  0.30929     1.004    0.146552 8.33034e-10 8.33035e-10    4.01e-10   1.1184   0.6744  0.1726  9.0000  1.0000       516  0.9500
  0.29383   0.79128       0.136 8.28667e-10 8.28667e-10    5.01e-10   1.3184   0.6977  0.1624  9.0000  1.0000       559  0.9500
  0.27913    1.2413    0.148261    8.02e-10    8.02e-10    4.01e-10   1.1184   0.5349  0.2498  9.0000  1.0000       602  0.9500
  0.26518    1.0448     0.15973 8.50649e-10 8.50649e-10    4.51e-10   1.2184   0.8605  0.1522  9.0000  1.0000       645  0.9000
  0.23866   0.70154    0.126563    8.02e-10    8.02e-10    5.01e-10   1.3184   0.7442  0.1238  9.0000  1.0000       688  0.9500
  0.22673    1.1716    0.133548 8.31032e-10 8.31032e-10    3.51e-10   1.0184   0.7209  0.2121  9.0000  1.0000       731  0.9500
  0.21539    1.0455    0.138214 7.41286e-10 7.41286e-10    4.01e-10   1.1184   0.6512  0.1814  9.0000  1.0000       774  0.9500
  0.20462    1.1017    0.121905 6.97238e-10 6.97238e-10    3.01e-10   0.9184   0.4884  0.1226  9.0000  1.0000       817  0.9500
  0.19439    1.1775    0.136316  7.1779e-10  7.1779e-10    3.01e-10   0.9184   0.4419  0.2574  9.0000  1.0000       860  0.9500
  0.18467      1.35       0.105    7.02e-10    7.02e-10    2.51e-10   0.8184   0.2791  0.2750  9.0000  1.0000       903  0.9500
  0.17544    1.2429    0.132857 7.59143e-10 7.59143e-10    3.01e-10   0.9184   0.4884  0.1575  7.5516  2.2673       946  0.9500
  0.16666    1.1605    0.103529 6.72588e-10 6.72588e-10    2.51e-10   0.8184   0.3953  0.1728  7.9169  1.9477       989  0.9500
  0.15833       1.1     0.06375    7.27e-10    7.27e-10    4.01e-10   1.1184   0.1860  0.1336  7.5634  2.2570      1032  0.9500
  0.15042    1.0483       0.076    6.32e-10    6.32e-10    4.01e-10   1.1184   0.2326  0.1729  5.6427  3.9377      1075  0.9500
  0.14289    1.5875   0.0941667 6.93667e-10 6.93667e-10    2.01e-10   0.7184   0.2791  0.2217  4.4721  4.9619      1118  0.9500
  0.13575   0.87431   0.0903572 6.55571e-10 6.55571e-10    3.01e-10   0.9184   0.6512  0.0977  3.7524  5.5916      1161  0.9500
  0.12896     1.167    0.082381 6.59143e-10 6.59143e-10    2.51e-10   0.8184   0.4884  0.1823  4.5448  4.8983      1204  0.9500
  0.12251    1.1381   0.0735715    6.52e-10    6.52e-10    3.01e-10   0.9184   0.3256  0.1543  4.7647  4.7059      1247  0.9500
  0.11639    1.0388    0.109545 7.83818e-10 7.83818e-10    3.51e-10   1.0184   0.5116  0.1517  4.2195  5.1829      1290  0.9500
  0.11057   0.80893       0.097    7.27e-10    7.27e-10    4.01e-10   1.1184   0.4651  0.2034  4.5217  4.9185      1333  0.9500
  0.10504      1.53       0.072    6.62e-10    6.62e-10    2.01e-10   0.7184   0.1163  0.1789  4.6353  4.8191      1376  0.9500
  0.09979    1.0937   0.0795238 5.63905e-10 5.63905e-10    3.51e-10   1.0184   0.4884  0.1840  3.1347  6.1321      1419  0.9500
  0.09480    1.0833   0.0466667    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0698  0.0722  3.2864  5.9994      1462  0.9500
  0.09006    1.0222   0.0522222    4.02e-10    4.02e-10    2.01e-10   0.7184   0.2093  0.0972  2.0697  7.0641      1505  0.9500
  0.08556    1.0625       0.045    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0930  0.0722  1.5922  7.4818      1548  0.9500
  0.08128    1.2712   0.0530769 6.17385e-10 6.17385e-10    2.01e-10   0.7184   0.3023  0.1432  1.0397  7.9652      1591  0.9500
  0.07721     1.025        0.05    4.52e-10    4.52e-10    2.01e-10   0.7184   0.1860  0.1035  1.0000  8.0000      1634  0.9500
  0.07335   0.83636   0.0518182 4.38364e-10 4.38364e-10    4.01e-10   1.1184   0.2558  0.1286  1.0000  8.0000      1677  0.9500
  0.06969     1.125        0.05    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0930  0.1021  1.0000  8.0000      1720  0.8000
  0.05575    1.0625       0.045    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0465  0.0884  1.0000  8.0000      1763  0.8000
  0.04460         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      1806  0.8000
  0.03568         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      1849  0.8000
  0.02854         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      1892  0.8000
  0.02283         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      1935  0.8000
  0.01827         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      1978  0.8000
  0.01461         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      2021  0.8000
  0.01169         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      2064  0.8000
  0.00935         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      2107  0.8000
  0.00748         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      2150  0.8000
  0.00599         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      2193  0.8000
  0.00479         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      2236  0.8000
  0.00383         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      2279  0.8000
  0.00306         1        0.04    4.02e-10    4.02e-10    2.01e-10   0.7184   0.0000  0.0000  1.0000  8.0000      2322  0.8000
  0.00000         1        0.04    4.02e-10    4.02e-10    2.01e-10            0.0000  0.0000  1.0000  8.0000      2365

BB estimate of min-dist (placement) wirelength: 4
bb_cost recomputed from scratch: 0.04
timing_cost recomputed from scratch: 4.02e-10
delay_cost recomputed from scratch: 4.02e-10

Completed placement consistency check successfully.

Swaps called: 2368

Placement estimated critical path delay: 0.71837 ns
Placement cost: 1, bb_cost: 0.04, td_cost: 4.02e-10, delay_cost: 4.02e-10
Placement total # of swap attempts: 2368
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.15 seconds.
Build rr_graph took 0.16 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 14, total available wire length 13824, ratio 0.00101273
Successfully routed after 1 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -7689
Circuit successfully routed with a channel width factor of 96.


Average number of bends per net: 1.50000  Maximum # of bends: 3

Number of routed nets (nonglobal): 2
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 14, average net length: 7.00000
	Maximum net length: 10

Wirelength results in terms of physical segments...
	Total wiring segments used: 5, average wire segments per net: 2.50000
	Maximum segments used by a net: 4
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	0	0.00000  	96
1	0	0.00000  	96
2	1	0.125000 	96
3	1	0.250000 	96
4	0	0.00000  	96
5	0	0.00000  	96
6	0	0.00000  	96
7	0	0.00000  	96
8	0	0.00000  	96

Y - Directed channels: i	max occ	av_occ		capacity
0	2	1.00000  	96
1	1	0.375000 	96
2	0	0.00000  	96
3	0	0.00000  	96
4	0	0.00000  	96
5	0	0.00000  	96
6	0	0.00000  	96
7	0	0.00000  	96
8	0	0.00000  	96

Total tracks in x-direction: 864, in y-direction: 864

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 512000
	Total used logic block area: 8000

Routing area (in minimum width transistor areas)...
	Total routing area: 591186., per logic tile: 9237.27

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.00105

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.00105

Nets on critical path: 2 normal, 0 global.
Total logic delay: 3.1637e-10 (s), total net delay: 7.02e-10 (s)
Final critical path: 1.01837 ns
f_max: 981.961 MHz

Least slack in design: -1.01837 ns

Routing took 0.28 seconds.
The entire flow of VPR took 0.52 seconds.
