/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [48:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [29:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z ^ celloutsig_0_1z[3]);
  assign celloutsig_0_7z = ~(celloutsig_0_1z[12] ^ celloutsig_0_5z);
  assign celloutsig_0_80z = ~(celloutsig_0_21z ^ celloutsig_0_6z[4]);
  assign celloutsig_1_7z = ~(celloutsig_1_4z ^ in_data[110]);
  assign celloutsig_1_8z = ~(celloutsig_1_5z[0] ^ celloutsig_1_1z[14]);
  assign celloutsig_0_14z = ~(in_data[48] ^ celloutsig_0_9z[0]);
  assign celloutsig_0_16z = ~(celloutsig_0_1z[6] ^ celloutsig_0_6z[1]);
  assign celloutsig_0_21z = ~(celloutsig_0_5z ^ celloutsig_0_3z);
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z } == { celloutsig_1_10z[11:6], celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_19z[4:3], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_7z } > { celloutsig_0_19z[1], celloutsig_0_9z };
  assign celloutsig_1_2z = ! { in_data[154:138], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_13z = ! { celloutsig_1_10z[3], celloutsig_1_9z };
  assign celloutsig_0_2z = ! in_data[45:40];
  assign celloutsig_1_19z = celloutsig_1_0z[6:4] < celloutsig_1_6z[3:1];
  assign celloutsig_0_13z = in_data[46:44] < in_data[31:29];
  assign celloutsig_0_15z = { celloutsig_0_4z[5:1], celloutsig_0_9z } < { celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_5z = celloutsig_1_0z[4:2] % { 1'h1, celloutsig_1_0z[2:1] };
  assign celloutsig_1_16z = celloutsig_1_0z[8:0] % { 1'h1, in_data[105:98] };
  assign celloutsig_1_18z = { celloutsig_1_1z[15:8], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_16z } % { 1'h1, in_data[165:118] };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_10z[9:4], celloutsig_0_10z[14:13], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_19z = celloutsig_0_18z[5:1] % { 1'h1, celloutsig_0_10z[7:4] };
  assign celloutsig_1_0z = ~ in_data[140:131];
  assign celloutsig_1_1z = ~ in_data[181:165];
  assign celloutsig_1_14z = ~ celloutsig_1_9z[9:5];
  assign celloutsig_0_9z = ~ { in_data[35:33], celloutsig_0_3z };
  assign celloutsig_0_5z = | { celloutsig_0_4z[4:0], celloutsig_0_3z };
  assign celloutsig_0_79z = | celloutsig_0_34z[4:2];
  assign celloutsig_1_4z = | { in_data[117:98], celloutsig_1_0z };
  assign celloutsig_0_11z = | { celloutsig_0_0z[6:0], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_34z = celloutsig_0_19z << { celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_1_9z = celloutsig_1_6z[25:16] << celloutsig_1_6z[17:8];
  assign celloutsig_0_1z = { in_data[72:67], celloutsig_0_0z } << { in_data[47:42], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z } << { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_6z = { celloutsig_0_0z[6:0], celloutsig_0_5z, celloutsig_0_3z } - { celloutsig_0_0z[2:1], celloutsig_0_4z };
  assign celloutsig_1_10z = { in_data[182:173], celloutsig_1_7z, celloutsig_1_4z } - { in_data[113:103], celloutsig_1_2z };
  assign celloutsig_0_4z = celloutsig_0_0z[7:1] ^ celloutsig_0_1z[8:2];
  assign celloutsig_1_6z = { celloutsig_1_0z[9:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } ^ in_data[132:103];
  always_latch
    if (celloutsig_1_18z[7]) celloutsig_0_0z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[48:41];
  assign celloutsig_0_8z = ~((celloutsig_0_1z[6] & celloutsig_0_1z[11]) | (celloutsig_0_4z[2] & celloutsig_0_1z[2]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z[4] & celloutsig_1_0z[8]) | (celloutsig_1_0z[6] & in_data[150]));
  assign { celloutsig_0_10z[14:13], celloutsig_0_10z[1:0], celloutsig_0_10z[11:4], celloutsig_0_10z[12] } = ~ { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_10z[3:2] = celloutsig_0_10z[14:13];
  assign { out_data[159:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z[38:7], celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
