[
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"cl_hello_world.TieOffDdrABDBlackBox",
    "name":"TieOffDdrABDBlackBox.sv",
    "text":"\nmodule TieOffDdrABDBlackBox\n  (\n   input         clk_main_a0,\n   input         rst_main_n_sync,\n   input         CLK_300M_DIMM0_DP,\n   input         CLK_300M_DIMM0_DN,\n   output        M_A_ACT_N,\n   output [16:0] M_A_MA,\n   output [1:0]  M_A_BA,\n   output [1:0]  M_A_BG,\n   output [0:0]  M_A_CKE,\n   output [0:0]  M_A_ODT,\n   output [0:0]  M_A_CS_N,\n   output [0:0]  M_A_CLK_DN,\n   output [0:0]  M_A_CLK_DP,\n   output        M_A_PAR,\n   inout [63:0]  M_A_DQ,\n   inout [7:0]   M_A_ECC,\n   inout [17:0]  M_A_DQS_DP,\n   inout [17:0]  M_A_DQS_DN,\n   output        cl_RST_DIMM_A_N,\n   input         CLK_300M_DIMM1_DP,\n   input         CLK_300M_DIMM1_DN,\n   output        M_B_ACT_N,\n   output [16:0] M_B_MA,\n   output [1:0]  M_B_BA,\n   output [1:0]  M_B_BG,\n   output [0:0]  M_B_CKE,\n   output [0:0]  M_B_ODT,\n   output [0:0]  M_B_CS_N,\n   output [0:0]  M_B_CLK_DN,\n   output [0:0]  M_B_CLK_DP,\n   output        M_B_PAR,\n   inout [63:0]  M_B_DQ,\n   inout [7:0]   M_B_ECC,\n   inout [17:0]  M_B_DQS_DP,\n   inout [17:0]  M_B_DQS_DN,\n   output        cl_RST_DIMM_B_N,\n   input         CLK_300M_DIMM3_DP,\n   input         CLK_300M_DIMM3_DN,\n   output        M_D_ACT_N,\n   output [16:0] M_D_MA,\n   output [1:0]  M_D_BA,\n   output [1:0]  M_D_BG,\n   output [0:0]  M_D_CKE,\n   output [0:0]  M_D_ODT,\n   output [0:0]  M_D_CS_N,\n   output [0:0]  M_D_CLK_DN,\n   output [0:0]  M_D_CLK_DP,\n   output        M_D_PAR,\n   inout [63:0]  M_D_DQ,\n   inout [7:0]   M_D_ECC,\n   inout [17:0]  M_D_DQS_DP,\n   inout [17:0]  M_D_DQS_DN,\n   output        cl_RST_DIMM_D_N\n   );\n\n   logic         zero[2:0];\n   logic [  1:0] zero_burst[2:0];\n   logic [ 15:0] zero_id[2:0];\n   logic [ 63:0] zero_addr[2:0];\n   logic [  7:0] zero_len[2:0];\n   logic [511:0] zero_data[2:0];\n   logic [ 63:0] zero_strb[2:0];\n\n   assign zero[2] = 1'b0;\n   assign zero[1] = 1'b0;\n   assign zero[0] = 1'b0;\n   assign zero_burst[2] = 2'b01;\n   assign zero_burst[1] = 2'b01;\n   assign zero_burst[0] = 2'b01;\n   assign zero_id[2] = 16'b0;\n   assign zero_id[1] = 16'b0;\n   assign zero_id[0] = 16'b0;\n   assign zero_addr[2] = 64'b0;\n   assign zero_addr[1] = 64'b0;\n   assign zero_addr[0] = 64'b0;\n   assign zero_len[2] = 8'b0;\n   assign zero_len[1] = 8'b0;\n   assign zero_len[0] = 8'b0;\n   assign zero_data[2] = 512'b0;\n   assign zero_data[1] = 512'b0;\n   assign zero_data[0] = 512'b0;\n   assign zero_strb[2] = 64'b0;\n   assign zero_strb[1] = 64'b0;\n   assign zero_strb[0] = 64'b0;\n\n   sh_ddr #(.DDR_A_PRESENT(0),\n            .DDR_B_PRESENT(0),\n            .DDR_D_PRESENT(0))\n   SH_DDR(\n          .clk(clk_main_a0),\n          .rst_n(rst_main_n_sync),\n          .stat_clk(clk_main_a0),\n          .stat_rst_n(clk_main_a0),\n          .CLK_300M_DIMM0_DP(CLK_300M_DIMM0_DP),\n          .CLK_300M_DIMM0_DN(CLK_300M_DIMM0_DN),\n          .M_A_ACT_N(M_A_ACT_N),\n          .M_A_MA(M_A_MA),\n          .M_A_BA(M_A_BA),\n          .M_A_BG(M_A_BG),\n          .M_A_CKE(M_A_CKE),\n          .M_A_ODT(M_A_ODT),\n          .M_A_CS_N(M_A_CS_N),\n          .M_A_CLK_DN(M_A_CLK_DN),\n          .M_A_CLK_DP(M_A_CLK_DP),\n          .M_A_PAR(M_A_PAR),\n          .M_A_DQ(M_A_DQ),\n          .M_A_ECC(M_A_ECC),\n          .M_A_DQS_DP(M_A_DQS_DP),\n          .M_A_DQS_DN(M_A_DQS_DN),\n          .cl_RST_DIMM_A_N(),\n          .CLK_300M_DIMM1_DP(CLK_300M_DIMM1_DP),\n          .CLK_300M_DIMM1_DN(CLK_300M_DIMM1_DN),\n          .M_B_ACT_N(M_B_ACT_N),\n          .M_B_MA(M_B_MA),\n          .M_B_BA(M_B_BA),\n          .M_B_BG(M_B_BG),\n          .M_B_CKE(M_B_CKE),\n          .M_B_ODT(M_B_ODT),\n          .M_B_CS_N(M_B_CS_N),\n          .M_B_CLK_DN(M_B_CLK_DN),\n          .M_B_CLK_DP(M_B_CLK_DP),\n          .M_B_PAR(M_B_PAR),\n          .M_B_DQ(M_B_DQ),\n          .M_B_ECC(M_B_ECC),\n          .M_B_DQS_DP(M_B_DQS_DP),\n          .M_B_DQS_DN(M_B_DQS_DN),\n          .cl_RST_DIMM_B_N(),\n          .CLK_300M_DIMM3_DP(CLK_300M_DIMM3_DP),\n          .CLK_300M_DIMM3_DN(CLK_300M_DIMM3_DN),\n          .M_D_ACT_N(M_D_ACT_N),\n          .M_D_MA(M_D_MA),\n          .M_D_BA(M_D_BA),\n          .M_D_BG(M_D_BG),\n          .M_D_CKE(M_D_CKE),\n          .M_D_ODT(M_D_ODT),\n          .M_D_CS_N(M_D_CS_N),\n          .M_D_CLK_DN(M_D_CLK_DN),\n          .M_D_CLK_DP(M_D_CLK_DP),\n          .M_D_PAR(M_D_PAR),\n          .M_D_DQ(M_D_DQ),\n          .M_D_ECC(M_D_ECC),\n          .M_D_DQS_DP(M_D_DQS_DP),\n          .M_D_DQS_DN(M_D_DQS_DN),\n          .cl_RST_DIMM_D_N(),\n          .cl_sh_ddr_awid(zero_id),\n          .cl_sh_ddr_awaddr(zero_addr),\n          .cl_sh_ddr_awlen(zero_len),\n          .cl_sh_ddr_awvalid(zero),\n          .cl_sh_ddr_awburst(zero_burst),\n          .sh_cl_ddr_awready(),\n          .cl_sh_ddr_wid(zero_id),\n          .cl_sh_ddr_wdata(zero_data),\n          .cl_sh_ddr_wstrb(zero_strb),\n          .cl_sh_ddr_wlast(3'b0),\n          .cl_sh_ddr_wvalid(3'b0),\n          .sh_cl_ddr_wready(),\n          .sh_cl_ddr_bid(),\n          .sh_cl_ddr_bresp(),\n          .sh_cl_ddr_bvalid(),\n          .cl_sh_ddr_bready(3'b0),\n          .cl_sh_ddr_arid(zero_id),\n          .cl_sh_ddr_araddr(zero_addr),\n          .cl_sh_ddr_arlen(zero_len),\n          .cl_sh_ddr_arvalid(3'b0),\n          .cl_sh_ddr_arburst(zero_burst),\n          .sh_cl_ddr_arready(),\n          .sh_cl_ddr_rid(),\n          .sh_cl_ddr_rdata(),\n          .sh_cl_ddr_rresp(),\n          .sh_cl_ddr_rlast(),\n          .sh_cl_ddr_rvalid(),\n          .cl_sh_ddr_rready(3'b0),\n          .sh_cl_ddr_is_ready(),\n          .sh_ddr_stat_addr0(8'h00),\n          .sh_ddr_stat_wr0(1'b0),\n          .sh_ddr_stat_rd0(1'b0),\n          .sh_ddr_stat_wdata0(32'b0),\n          .ddr_sh_stat_ack0(),\n          .ddr_sh_stat_rdata0(),\n          .ddr_sh_stat_int0(),\n          .sh_ddr_stat_addr1(8'h00),\n          .sh_ddr_stat_wr1(1'b0),\n          .sh_ddr_stat_rd1(1'b0),\n          .sh_ddr_stat_wdata1(32'b0),\n          .ddr_sh_stat_ack1(),\n          .ddr_sh_stat_rdata1(),\n          .ddr_sh_stat_int1(),\n          .sh_ddr_stat_addr2(8'h00),\n          .sh_ddr_stat_wr2(1'b0),\n          .sh_ddr_stat_rd2(1'b0),\n          .sh_ddr_stat_wdata2(32'b0),\n          .ddr_sh_stat_ack2(),\n          .ddr_sh_stat_rdata2(),\n          .ddr_sh_stat_int2()\n          );\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"cl_hello_world.ResetSyncNeg",
    "resourceId":"/ResetSyncNeg.sv"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"src/main/verilog"
  }
]