

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:33:28 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_8 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   73|   73|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_1_fu_430                |fiat_25519_carry_square_Pipeline_1                |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1919|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   168|    2237|    4969|    0|
|Memory           |        0|     -|     310|      15|    0|
|Multiplexer      |        -|     -|       -|     901|    -|
|Register         |        -|     -|    3045|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   168|    5592|    7804|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     6|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|   296|    0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_430                |fiat_25519_carry_square_Pipeline_1                |        0|   0|    6|    51|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  331|    73|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   37|    73|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |        0|   8|  141|   384|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7  |        0|  32|  262|  1248|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9  |        0|   0|  454|  1463|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|   694|    0|
    |mul_32ns_32ns_63_1_1_U103                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U104                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U105                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U106                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U107                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U108                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U109                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U110                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U111                                    |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U112                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U113                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U114                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U115                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U116                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U117                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U118                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U119                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U120                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U121                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U122                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U123                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U124                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U125                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U126                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U127                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U128                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U129                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U130                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U131                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U132                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U134                                      |mul_32s_6ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U133                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U135                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_39ns_6ns_44_1_1_U136                                     |mul_39ns_6ns_44_1_1                               |        0|   2|    0|    27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                        |                                                  |        4| 168| 2237|  4969|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |arr_U     |arr_RAM_AUTO_1R1W     |        0|  128|   5|    0|     5|   64|     1|          320|
    |arr_1_U   |arr_RAM_AUTO_1R1W     |        0|  128|   5|    0|     5|   64|     1|          320|
    |out1_w_U  |out1_w_RAM_AUTO_1R1W  |        0|   54|   5|    0|    10|   27|     1|          270|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0|  310|  15|    0|    20|  155|     3|          910|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln113_1_fu_1287_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_2_fu_1321_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_3_fu_1355_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_4_fu_1389_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_5_fu_1419_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_6_fu_1501_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_7_fu_1535_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_8_fu_1565_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_9_fu_1610_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln113_fu_1253_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln114_1_fu_1647_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_2_fu_1444_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_fu_1623_p2              |         +|   0|  0|  51|          44|          44|
    |add_ln115_1_fu_1680_p2            |         +|   0|  0|  34|          27|          27|
    |add_ln115_2_fu_1450_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln115_fu_1660_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln116_fu_1456_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln117_fu_1462_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln118_fu_1468_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln119_fu_1474_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln120_fu_1580_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln121_fu_1585_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln122_1_fu_1591_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln122_fu_1596_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln40_1_fu_994_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln40_2_fu_1001_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln40_3_fu_1008_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln40_4_fu_1015_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln40_5_fu_1022_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln40_fu_822_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln50_1_fu_1035_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln50_2_fu_1041_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln50_3_fu_1177_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln50_4_fu_1185_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln50_5_fu_1479_p2             |         +|   0|  0|  25|          25|          25|
    |add_ln50_fu_1029_p2               |         +|   0|  0|  71|          64|          64|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1919|        1708|        1708|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  155|         34|    1|         34|
    |arr_1_address0   |   43|          8|    3|         24|
    |arr_1_address1   |   37|          7|    3|         21|
    |arr_1_ce0        |   20|          4|    1|          4|
    |arr_1_ce1        |   14|          3|    1|          3|
    |arr_1_d0         |   26|          5|   64|        320|
    |arr_1_d1         |   20|          4|   64|        256|
    |arr_1_we0        |   20|          4|    1|          4|
    |arr_address0     |   43|          8|    3|         24|
    |arr_address1     |   37|          7|    3|         21|
    |arr_ce0          |   20|          4|    1|          4|
    |arr_ce1          |   14|          3|    1|          3|
    |arr_d0           |   26|          5|   64|        320|
    |arr_d1           |   20|          4|   64|        256|
    |arr_we0          |   20|          4|    1|          4|
    |grp_fu_539_p0    |   14|          3|   32|         96|
    |grp_fu_539_p1    |   14|          3|   32|         96|
    |grp_fu_575_p0    |   14|          3|   32|         96|
    |grp_fu_575_p1    |   14|          3|   32|         96|
    |grp_fu_675_p0    |   20|          4|   32|        128|
    |grp_fu_675_p1    |   14|          3|    7|         21|
    |mem_ARADDR       |   14|          3|   64|        192|
    |mem_ARLEN        |   14|          3|   32|         96|
    |mem_ARVALID      |   14|          3|    1|          3|
    |mem_AWADDR       |   14|          3|   64|        192|
    |mem_AWLEN        |   14|          3|   32|         96|
    |mem_AWVALID      |   14|          3|    1|          3|
    |mem_BREADY       |   14|          3|    1|          3|
    |mem_RREADY       |    9|          2|    1|          2|
    |mem_WVALID       |    9|          2|    1|          2|
    |mem_blk_n_AR     |    9|          2|    1|          2|
    |mem_blk_n_AW     |    9|          2|    1|          2|
    |mem_blk_n_B      |    9|          2|    1|          2|
    |out1_w_address0  |   37|          7|    4|         28|
    |out1_w_address1  |   31|          6|    4|         24|
    |out1_w_ce0       |   14|          3|    1|          3|
    |out1_w_d0        |   31|          6|   27|        162|
    |out1_w_d1        |   31|          6|   27|        162|
    |reg_700          |    9|          2|   64|        128|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  901|        184|  769|       2933|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_2_reg_2217                                                      |  25|   0|   25|          0|
    |add_ln115_2_reg_2223                                                      |  26|   0|   26|          0|
    |add_ln116_reg_2228                                                        |  25|   0|   25|          0|
    |add_ln117_reg_2233                                                        |  26|   0|   26|          0|
    |add_ln118_reg_2238                                                        |  25|   0|   25|          0|
    |add_ln119_reg_2243                                                        |  26|   0|   26|          0|
    |add_ln120_reg_2253                                                        |  25|   0|   25|          0|
    |add_ln121_reg_2258                                                        |  26|   0|   26|          0|
    |add_ln122_reg_2263                                                        |  25|   0|   25|          0|
    |add_ln40_1_reg_2026                                                       |  64|   0|   64|          0|
    |add_ln40_2_reg_2031                                                       |  64|   0|   64|          0|
    |add_ln40_3_reg_2036                                                       |  64|   0|   64|          0|
    |add_ln40_4_reg_2041                                                       |  64|   0|   64|          0|
    |add_ln40_5_reg_2046                                                       |  64|   0|   64|          0|
    |add_ln40_reg_1966                                                         |  64|   0|   64|          0|
    |add_ln50_2_reg_2056                                                       |  64|   0|   64|          0|
    |add_ln50_4_reg_2179                                                       |  64|   0|   64|          0|
    |add_ln50_reg_2051                                                         |  64|   0|   64|          0|
    |ap_CS_fsm                                                                 |  33|   0|   33|          0|
    |arr_1_load_4_reg_1976                                                     |  64|   0|   64|          0|
    |arr_load_4_reg_1981                                                       |  64|   0|   64|          0|
    |empty_26_reg_1893                                                         |  31|   0|   31|          0|
    |empty_27_reg_1907                                                         |  31|   0|   31|          0|
    |empty_28_reg_1912                                                         |  31|   0|   31|          0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_430_ap_start_reg                |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_436_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_531_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_453_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_469_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_494_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln113_6_reg_2207                                                     |  38|   0|   38|          0|
    |mul157_reg_1949                                                           |  64|   0|   64|          0|
    |mul16_reg_1871                                                            |  32|   0|   32|          0|
    |mul202_reg_2074                                                           |  64|   0|   64|          0|
    |mul211_reg_2079                                                           |  64|   0|   64|          0|
    |mul221_reg_2084                                                           |  64|   0|   64|          0|
    |mul229_reg_2089                                                           |  64|   0|   64|          0|
    |mul237_reg_2094                                                           |  64|   0|   64|          0|
    |mul244_reg_2009                                                           |  32|   0|   32|          0|
    |mul246_reg_2099                                                           |  64|   0|   64|          0|
    |mul254_reg_2104                                                           |  64|   0|   64|          0|
    |mul262_reg_2109                                                           |  64|   0|   64|          0|
    |mul290_reg_2124                                                           |  64|   0|   64|          0|
    |mul299_reg_2129                                                           |  64|   0|   64|          0|
    |mul316_reg_2015                                                           |  32|   0|   32|          0|
    |mul318_reg_2139                                                           |  64|   0|   64|          0|
    |mul325_reg_2144                                                           |  64|   0|   64|          0|
    |mul344_reg_2154                                                           |  64|   0|   64|          0|
    |mul353_reg_2159                                                           |  64|   0|   64|          0|
    |mul360_reg_2164                                                           |  64|   0|   64|          0|
    |mul369_reg_2169                                                           |  64|   0|   64|          0|
    |mul3_reg_2114                                                             |  63|   0|   64|          1|
    |mul4_reg_2119                                                             |  63|   0|   64|          1|
    |mul5_reg_2134                                                             |  63|   0|   64|          1|
    |mul6_reg_2149                                                             |  63|   0|   64|          1|
    |reg_696                                                                   |  32|   0|   32|          0|
    |reg_700                                                                   |  64|   0|   64|          0|
    |tmp_reg_2268                                                              |   1|   0|    1|          0|
    |trunc_ln113_10_reg_2187                                                   |  26|   0|   26|          0|
    |trunc_ln113_13_reg_2212                                                   |  25|   0|   25|          0|
    |trunc_ln113_17_reg_2248                                                   |  39|   0|   39|          0|
    |trunc_ln113_reg_2201                                                      |  26|   0|   26|          0|
    |trunc_ln17_1_reg_1851                                                     |  62|   0|   62|          0|
    |trunc_ln2_reg_1857                                                        |  62|   0|   62|          0|
    |trunc_ln50_1_reg_1922                                                     |  31|   0|   31|          0|
    |trunc_ln50_2_reg_2061                                                     |  25|   0|   25|          0|
    |trunc_ln50_3_reg_2066                                                     |  25|   0|   25|          0|
    |trunc_ln50_4_reg_2174                                                     |  25|   0|   25|          0|
    |trunc_ln50_reg_1917                                                       |  31|   0|   31|          0|
    |zext_ln40_6_reg_1957                                                      |  32|   0|   63|         31|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |3045|   0| 3080|         35|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

