$date
	Thu Mar 20 12:36:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module part1_TB $end
$var wire 4 ! output1 [3:0] $end
$var reg 4 " count [3:0] $end
$var reg 4 # input1 [3:0] $end
$var reg 4 $ input2 [3:0] $end
$var reg 1 % select $end
$scope module instantiate_mux4 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % sel $end
$var wire 4 ( chosen [3:0] $end
$scope module mux1 $end
$var wire 1 ) m $end
$var wire 1 % s $end
$var wire 1 * x $end
$var wire 1 + y $end
$upscope $end
$scope module mux2 $end
$var wire 1 , m $end
$var wire 1 % s $end
$var wire 1 - x $end
$var wire 1 . y $end
$upscope $end
$scope module mux3 $end
$var wire 1 / m $end
$var wire 1 % s $end
$var wire 1 0 x $end
$var wire 1 1 y $end
$upscope $end
$scope module mux4 $end
$var wire 1 2 m $end
$var wire 1 % s $end
$var wire 1 3 x $end
$var wire 1 4 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
04
03
02
01
00
0/
0.
0-
0,
1+
0*
0)
b0 (
b1 '
b0 &
0%
b1 $
b0 #
b0 "
b0 !
$end
#50000
1)
b11 !
b11 (
1,
1.
1-
1%
b11 $
b11 '
b10 #
b10 &
b1 "
#100000
1/
0)
b100 !
b100 (
0,
11
0-
10
0%
b111 $
b111 '
b100 #
b100 &
b10 "
#150000
1)
1,
b1111 !
b1111 (
12
14
00
13
1%
b1111 $
b1111 '
b1000 #
b1000 &
b11 "
#200000
0)
0,
0/
b0 !
b0 (
02
0+
0.
01
04
03
0%
b0 $
b0 '
b0 #
b0 &
b100 "
#250000
b101 "
#300000
b110 "
#350000
b111 "
#400000
b1000 "
#450000
b1001 "
#500000
b1010 "
