__auxvar68__recorder_sn_condmet 1 0 0
__auxvar98__recorder_sn_condmet 1 0 0
__auxvar4__delay_d_1 1 0 0
RTL.next_insn_opcode 2 31 25 31 0
RTL.cpuregs[26] 1 1 0
RTL.instr_jalr 1 0 0
RTL.decoded_rs1 1 4 0
RTL.instr_sub 1 0 0
RTL.decoder_trigger 1 0 0
__auxvar68__recorder 1 31 0
RTL.rvfi_valid 1 0 0
RTL.mem_do_rdata 1 0 0
__STARTED__ 1 0 0
__auxvar96__recorder_sn_condmet 1 0 0
RTL.is_beq_bne_blt_bge_bltu_bgeu 1 0 0
RTL.dbg_next 1 0 0
RTL.latched_rd 1 4 0
RTL.reg_pc 1 1 0
RTL.is_lui_auipc_jal 1 0 0
RTL.trap 1 0 0
RTL.mem_do_rinst 1 0 0
RTL.cpuregs[9] 1 31 0
__ENDED__ 1 0 0
RTL.is_sb_sh_sw 1 0 0
RTL.cpu_state 1 7 0
RTL.is_jalr_addi_slti_sltiu_xori_ori_andi 1 0 0
RTL.is_sll_srl_sra 1 0 0
RTL.decoded_rs2 1 4 0
RTL.mem_valid 1 0 0
RTL.dbg_valid_insn 1 0 0
__auxvar43__recorder_sn_condmet 1 0 0
RTL.mem_do_prefetch 1 0 0
RTL.mem_state 1 1 0
__auxvar43__recorder 1 1 1
RTL.is_slli_srli_srai 1 0 0
ILA.x24 1 31 0
__START__ 1 0 0
__auxvar96__recorder 1 31 0
RTL.mem_do_wdata 1 0 0
RTL.instr_add 1 0 0
ILA.x9 1 31 0
RTL.instr_rdcycleh 1 0 0
RTL.cpuregs[24] 1 31 0
RTL.instr_rdcycle 1 0 0
RTL.decoder_pseudo_trigger_q 1 0 0
__auxvar98__recorder 2 31 25 31 0
RTL.instr_rdinstrh 1 0 0
__RESETED__ 1 0 0
RTL.is_lb_lh_lw_lbu_lhu 1 0 0
RTL.instr_rdinstr 1 0 0
