# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CA2Test.srcs/sources_1/imports/Xilinx/PWM_gen/PWM_gen.srcs/sources_1/imports/new/PWM_12b.vhd" \
"../../../../CA2Test.srcs/sources_1/imports/Xilinx/Tab_sin_100/Tab_sin_100.srcs/sources_1/imports/new/SineWave100s.vhd" \
"../../../../../Load_Test/Load_Test.srcs/sources_1/imports/ModeloCarga/comp2s12b.vhd" \
"../../../../../Load_Test/Load_Test.srcs/sources_1/imports/ModeloCarga/descomp2s12b.vhd" \
"../../../../CA2Test.ip_user_files/bd/DAC_test/ip/DAC_test_clk_wiz_0_0/DAC_test_clk_wiz_0_0_sim_netlist.vhdl" \
"../../../../CA2Test.ip_user_files/bd/DAC_test/ip/DAC_test_PWM_12b_0_0/DAC_test_PWM_12b_0_0_sim_netlist.vhdl" \
"../../../../CA2Test.ip_user_files/bd/DAC_test/ip/DAC_test_c_counter_binary_0_0/sim/DAC_test_c_counter_binary_0_0.vhd" \
"../../../../CA2Test.ip_user_files/bd/DAC_test/ip/DAC_test_SineWave100s_0_0/DAC_test_SineWave100s_0_0_sim_netlist.vhdl" \
"../../../../CA2Test.ip_user_files/bd/DAC_test/ip/DAC_test_xlconstant_0_0/DAC_test_xlconstant_0_0_sim_netlist.vhdl" \
"../../../../CA2Test.ip_user_files/bd/DAC_test/sim/DAC_test.vhd" \
"../../../../CA2Test.ip_user_files/bd/DAC_test/ip/DAC_test_comp2s12b_0_0/DAC_test_comp2s12b_0_0_sim_netlist.vhdl" \
"../../../../CA2Test.ip_user_files/bd/DAC_test/ip/DAC_test_PWM_12b_0_1/DAC_test_PWM_12b_0_1_sim_netlist.vhdl" \
"../../../../CA2Test.ip_user_files/bd/DAC_test/ip/DAC_test_descomp2s12b_0_0/DAC_test_descomp2s12b_0_0_sim_netlist.vhdl" \
"../../../../CA2Test.ip_user_files/bd/DAC_test/ip/DAC_test_PWM_12b_1_0/DAC_test_PWM_12b_1_0_sim_netlist.vhdl" \
"../../../../CA2Test.srcs/sources_1/imports/hdl/DAC_test_wrapper.vhd" \

# Do not sort compile order
nosort
