TimeQuest Timing Analyzer report for DE0_NANO
Wed Aug 27 03:16:08 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 43. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Fast 1200mV 0C Model Metastability Report
 51. Multicorner Timing Analysis Summary
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Board Trace Model Assignments
 57. Input Transition Times
 58. Signal Integrity Metrics (Slow 1200mv 0c Model)
 59. Signal Integrity Metrics (Slow 1200mv 85c Model)
 60. Signal Integrity Metrics (Fast 1200mv 0c Model)
 61. Setup Transfers
 62. Hold Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; DE0_NANO                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_NANO.SDC  ; OK     ; Wed Aug 27 03:15:58 2014 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 12.500 ; 80.0 MHz  ; 0.000 ; 6.250  ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 86.21 MHz ; 86.21 MHz       ; inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.901 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.303 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 5.911 ; 0.000         ;
; CLOCK_50                                         ; 9.747 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                        ;
+-------+------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.901 ; Mcu:inst11|Cpu:cpu|_r2[6]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.083     ; 11.511     ;
; 0.930 ; Mcu:inst11|Cpu:cpu|_r3[0]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.083     ; 11.482     ;
; 0.941 ; Mcu:inst11|Cpu:cpu|_r2[0]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.083     ; 11.471     ;
; 0.946 ; Mcu:inst11|Cpu:cpu|_r3[2]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.080     ; 11.469     ;
; 0.955 ; Mcu:inst11|Cpu:cpu|_r2[4]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.079     ; 11.461     ;
; 0.972 ; Mcu:inst11|Cpu:cpu|_r7[0]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.078     ; 11.445     ;
; 0.980 ; Mcu:inst11|Cpu:cpu|_r1[4]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.074     ; 11.441     ;
; 0.981 ; Mcu:inst11|Cpu:cpu|_r6[15]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.091     ; 11.423     ;
; 1.019 ; Mcu:inst11|Cpu:cpu|_r3[1]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.083     ; 11.393     ;
; 1.034 ; Mcu:inst11|Cpu:cpu|_r0[11]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.096     ; 11.365     ;
; 1.041 ; Mcu:inst11|Cpu:cpu|_r4[12]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.089     ; 11.365     ;
; 1.063 ; Mcu:inst11|Cpu:cpu|_r7[6]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.078     ; 11.354     ;
; 1.065 ; Mcu:inst11|Cpu:cpu|_r0[24]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.091     ; 11.339     ;
; 1.091 ; Mcu:inst11|Cpu:cpu|_r7[1]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.078     ; 11.326     ;
; 1.104 ; Mcu:inst11|Cpu:cpu|_r3[5]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.083     ; 11.308     ;
; 1.128 ; Mcu:inst11|Cpu:cpu|_r3[31]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.093     ; 11.274     ;
; 1.138 ; Mcu:inst11|Cpu:cpu|_r2[2]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.083     ; 11.274     ;
; 1.149 ; Mcu:inst11|Cpu:cpu|_r0[8]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.096     ; 11.250     ;
; 1.152 ; Mcu:inst11|Cpu:cpu|_r0[0]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.080     ; 11.263     ;
; 1.157 ; Mcu:inst11|Cpu:cpu|_r2[1]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.083     ; 11.255     ;
; 1.174 ; Mcu:inst11|Cpu:cpu|_r0[10]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.096     ; 11.225     ;
; 1.178 ; Mcu:inst11|Cpu:cpu|_r6[14]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.091     ; 11.226     ;
; 1.184 ; Mcu:inst11|Cpu:cpu|_r1[0]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.080     ; 11.231     ;
; 1.192 ; Mcu:inst11|Cpu:cpu|_r1[24]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.064     ; 11.239     ;
; 1.197 ; Mcu:inst11|Cpu:cpu|_r4[3]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.082     ; 11.216     ;
; 1.200 ; Mcu:inst11|Cpu:cpu|_r1[1]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.080     ; 11.215     ;
; 1.200 ; Mcu:inst11|Cpu:cpu|_r1[26]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.428     ; 10.867     ;
; 1.201 ; Mcu:inst11|Cpu:cpu|_r0[14]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.096     ; 11.198     ;
; 1.208 ; Mcu:inst11|Cpu:cpu|_r4[2]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.082     ; 11.205     ;
; 1.209 ; Mcu:inst11|Cpu:cpu|_r0[25]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.091     ; 11.195     ;
; 1.250 ; Mcu:inst11|Cpu:cpu|_r3[7]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.083     ; 11.162     ;
; 1.251 ; Mcu:inst11|Cpu:cpu|_r7[3]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.078     ; 11.166     ;
; 1.253 ; Mcu:inst11|Cpu:cpu|_r7[2]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.078     ; 11.164     ;
; 1.254 ; Mcu:inst11|Cpu:cpu|_r5[0]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.082     ; 11.159     ;
; 1.268 ; Mcu:inst11|Cpu:cpu|_r3[3]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.080     ; 11.147     ;
; 1.271 ; Mcu:inst11|Cpu:cpu|_r1[6]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.080     ; 11.144     ;
; 1.273 ; Mcu:inst11|Cpu:cpu|_r0[6]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.067     ; 11.155     ;
; 1.275 ; Mcu:inst11|Cpu:cpu|_r5[3]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.082     ; 11.138     ;
; 1.277 ; Mcu:inst11|Cpu:cpu|_r4[7]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.083     ; 11.135     ;
; 1.277 ; Mcu:inst11|Cpu:cpu|_r1[29]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.064     ; 11.154     ;
; 1.277 ; Mcu:inst11|Cpu:cpu|_r1[25]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.064     ; 11.154     ;
; 1.279 ; Mcu:inst11|Cpu:cpu|_r0[4]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.067     ; 11.149     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[0]  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[1]  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[2]  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[3]  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[4]  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[5]  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[6]  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[7]  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[8]  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[9]  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[10] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[11] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[12] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[13] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[14] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[15] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[16] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.285 ; Mcu:inst11|Cpu:cpu|multiplierA[17] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.222     ;
; 1.288 ; Mcu:inst11|Cpu:cpu|_r0[5]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.067     ; 11.140     ;
; 1.288 ; Mcu:inst11|Cpu:cpu|_r5[14]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.059     ; 11.148     ;
; 1.291 ; Mcu:inst11|Cpu:cpu|_r1[19]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.428     ; 10.776     ;
; 1.296 ; Mcu:inst11|Cpu:cpu|_r0[7]          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.067     ; 11.132     ;
; 1.301 ; Mcu:inst11|Cpu:cpu|_r5[27]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.050     ; 11.144     ;
; 1.302 ; Mcu:inst11|Cpu:cpu|_r3[25]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.084     ; 11.109     ;
; 1.311 ; Mcu:inst11|Cpu:cpu|_r3[26]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.089     ; 11.095     ;
; 1.315 ; Mcu:inst11|Cpu:cpu|_r4[10]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.090     ; 11.090     ;
; 1.317 ; Mcu:inst11|Cpu:cpu|_r2[11]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.097     ; 11.081     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[18] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[19] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[20] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[21] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[22] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[23] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[24] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[25] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[26] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[27] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[28] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[29] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[30] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.324 ; Mcu:inst11|Cpu:cpu|multiplierB[31] ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.012      ; 11.183     ;
; 1.335 ; Mcu:inst11|Cpu:cpu|_r4[14]         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.090     ; 11.070     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[0]  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[1]  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[2]  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[3]  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[4]  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[5]  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[6]  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[7]  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[8]  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[9]  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[10] ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[11] ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[12] ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[13] ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[14] ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
; 1.336 ; Mcu:inst11|Cpu:cpu|multiplierA[15] ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.017      ; 11.176     ;
+-------+------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.303 ; Mcu:inst11|Cpu:cpu|dividerA[6]                                                                                                                                                                                                        ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.385      ; 0.875      ;
; 0.307 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.383      ; 0.877      ;
; 0.308 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.383      ; 0.878      ;
; 0.309 ; Mcu:inst11|Cpu:cpu|dividerA[7]                                                                                                                                                                                                        ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.385      ; 0.881      ;
; 0.311 ; Mcu:inst11|MemoryController:memory|_dataIn[1]                                                                                                                                                                                         ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.384      ; 0.882      ;
; 0.315 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.880      ;
; 0.316 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.881      ;
; 0.317 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[3]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.381      ; 0.885      ;
; 0.319 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.884      ;
; 0.320 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.885      ;
; 0.320 ; Mcu:inst11|MemoryController:memory|_writeAddressInternal[10]                                                                                                                                                                          ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.885      ;
; 0.321 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.886      ;
; 0.322 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.887      ;
; 0.329 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.898      ;
; 0.329 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.898      ;
; 0.330 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.899      ;
; 0.330 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.899      ;
; 0.331 ; Mcu:inst11|MemoryController:memory|_writeAddressInternal[3]                                                                                                                                                                           ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.377      ; 0.895      ;
; 0.332 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.899      ;
; 0.332 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[0]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a31~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.383      ; 0.902      ;
; 0.332 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.897      ;
; 0.333 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.900      ;
; 0.333 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[9]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.381      ; 0.901      ;
; 0.333 ; Mcu:inst11|MemoryController:memory|_dataIn[3]                                                                                                                                                                                         ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.386      ; 0.906      ;
; 0.333 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|cntr_6rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.902      ;
; 0.333 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.898      ;
; 0.334 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|cntr_6rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.903      ;
; 0.336 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.381      ; 0.904      ;
; 0.337 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.381      ; 0.905      ;
; 0.339 ; Mcu:inst11|MemoryController:memory|_dataIn[1]                                                                                                                                                                                         ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.383      ; 0.909      ;
; 0.340 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.905      ;
; 0.340 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.909      ;
; 0.341 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.906      ;
; 0.341 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[6]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.381      ; 0.909      ;
; 0.341 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.910      ;
; 0.344 ; Mcu:inst11|Cpu:cpu|readInstructionEnable                                                                                                                                                                                              ; Mcu:inst11|Cpu:cpu|readInstructionEnable                                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; Mcu:inst11|MemoryController:memory|_writeAddressInternal[8]                                                                                                                                                                           ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.377      ; 0.908      ;
; 0.346 ; Mcu:inst11|MemoryController:memory|_writeAddressInternal[2]                                                                                                                                                                           ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.911      ;
; 0.348 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[12]                                                                                                                                                                           ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.381      ; 0.916      ;
; 0.349 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.914      ;
; 0.349 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.381      ; 0.917      ;
; 0.350 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.915      ;
; 0.350 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.381      ; 0.918      ;
; 0.351 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[1]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.381      ; 0.919      ;
; 0.352 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.917      ;
; 0.353 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.922      ;
; 0.353 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.918      ;
; 0.354 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.923      ;
; 0.355 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|cntr_6rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.924      ;
; 0.356 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|cntr_6rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.382      ; 0.925      ;
; 0.357 ; LiquidCrystalDisplay:inst5|enable                                                                                                                                                                                                     ; LiquidCrystalDisplay:inst5|enable                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LcdLineWriter:inst9|home                                                                                                                                                                                                              ; LcdLineWriter:inst9|home                                                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LcdLineWriter:inst9|writeChar                                                                                                                                                                                                         ; LcdLineWriter:inst9|writeChar                                                                                                                                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|commandState.00001111                                                                                                                                                                                      ; LiquidCrystalDisplay:inst5|commandState.00001111                                                                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|ready                                                                                                                                                                                                      ; LiquidCrystalDisplay:inst5|ready                                                                                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|state.00000010                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|state.00000010                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|state.00000000                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|state.00000000                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|state.00000011                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|state.00000011                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|pulseDelayActive                                                                                                                                                                                           ; LiquidCrystalDisplay:inst5|pulseDelayActive                                                                                                                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|wakeupCount[0]                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|wakeupCount[0]                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|wakeupCount[2]                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|wakeupCount[2]                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|wakeupCount[1]                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|wakeupCount[1]                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|wakeupDelayActive                                                                                                                                                                                          ; LiquidCrystalDisplay:inst5|wakeupDelayActive                                                                                                                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|Delay:wakeupDelay|done                                                                                                                                                                                     ; LiquidCrystalDisplay:inst5|Delay:wakeupDelay|done                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|Delay:powerDelay|done                                                                                                                                                                                      ; LiquidCrystalDisplay:inst5|Delay:powerDelay|done                                                                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LiquidCrystalDisplay:inst5|powerDelayActive                                                                                                                                                                                           ; LiquidCrystalDisplay:inst5|powerDelayActive                                                                                                                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|_popStage.0010                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|_popStage.0010                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|_isBroken                                                                                                                                                                                                          ; Mcu:inst11|Cpu:cpu|_isBroken                                                                                                                                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.922      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[14][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[14][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[54][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[54][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[46][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[46][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[4][2]                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|pageInfo[4][2]                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[16][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[16][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[28][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[28][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[44][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[44][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[60][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[60][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[24][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[24][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[35][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[35][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[3][2]                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|pageInfo[3][2]                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[55][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[55][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[39][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[39][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[15][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[15][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[21][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[21][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[53][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[53][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[5][2]                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|pageInfo[5][2]                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[9][2]                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|pageInfo[9][2]                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[78][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[78][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[94][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[94][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[92][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[92][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[109][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[109][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[127][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[127][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[125][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[125][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[122][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[122][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[120][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[120][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[105][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[105][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[107][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[107][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[75][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[75][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Mcu:inst11|Cpu:cpu|pageInfo[88][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[88][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                             ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                            ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-------------------------------------------------+
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[0]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[10]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[11]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[12]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[13]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[14]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[15]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[16]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[17]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[18]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[19]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[1]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[20]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[21]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[22]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[23]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[24]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[25]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[26]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[27]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[28]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[29]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[2]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[30]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[31]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[3]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[4]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[5]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[6]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[7]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[8]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[9]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[0]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[10]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[11]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[12]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[13]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[14]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[15]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[16]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[17]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[18]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[19]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[1]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[20]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[21]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[22]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[23]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[24]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[25]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[26]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[27]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[28]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[29]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[2]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[30]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[31]              ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[3]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[4]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[5]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[6]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[7]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[8]               ;
; 5.911 ; 6.205        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[9]               ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[0]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[10]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[11]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[12]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[13]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[14]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[15]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[16]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[17]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[1]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[2]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[3]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[4]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[5]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[6]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[7]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[8]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[9]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[0]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[10]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[11]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[12]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[13]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[14]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[15]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[16]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[17]~_Duplicate_1 ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[1]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[2]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[3]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[4]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[5]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[6]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[7]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[8]~_Duplicate_1  ;
; 5.912 ; 6.206        ; 0.294          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[9]~_Duplicate_1  ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.228 ; 10.228       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.253 ; 10.253       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; GPIO_1[*]     ; CLOCK_50   ; 10.768 ; 11.479 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[0]    ; CLOCK_50   ; 10.768 ; 11.479 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[1]    ; CLOCK_50   ; 8.745  ; 9.276  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[2]    ; CLOCK_50   ; 9.948  ; 10.603 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[3]    ; CLOCK_50   ; 10.014 ; 10.710 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[4]    ; CLOCK_50   ; 9.987  ; 10.619 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[5]    ; CLOCK_50   ; 9.508  ; 10.159 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_IN[*]  ; CLOCK_50   ; 7.333  ; 7.620  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[0] ; CLOCK_50   ; 7.333  ; 7.620  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[1] ; CLOCK_50   ; 7.027  ; 7.369  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; GPIO_1[*]     ; CLOCK_50   ; -6.386 ; -7.039 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[0]    ; CLOCK_50   ; -8.276 ; -8.936 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[1]    ; CLOCK_50   ; -6.386 ; -7.039 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[2]    ; CLOCK_50   ; -6.756 ; -7.339 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[3]    ; CLOCK_50   ; -7.436 ; -8.030 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[4]    ; CLOCK_50   ; -6.668 ; -7.244 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[5]    ; CLOCK_50   ; -7.699 ; -8.246 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_IN[*]  ; CLOCK_50   ; -3.887 ; -4.197 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[0] ; CLOCK_50   ; -4.025 ; -4.329 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[1] ; CLOCK_50   ; -3.887 ; -4.197 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; GPIO[*]   ; CLOCK_50   ; 7.903 ; 7.732 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[8]  ; CLOCK_50   ; 5.340 ; 5.370 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[9]  ; CLOCK_50   ; 5.806 ; 5.794 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[10] ; CLOCK_50   ; 5.155 ; 5.158 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[11] ; CLOCK_50   ; 5.938 ; 5.973 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[12] ; CLOCK_50   ; 5.600 ; 5.707 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[13] ; CLOCK_50   ; 6.318 ; 6.442 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[14] ; CLOCK_50   ; 6.301 ; 6.366 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[15] ; CLOCK_50   ; 7.903 ; 7.732 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[28] ; CLOCK_50   ; 7.367 ; 7.100 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[29] ; CLOCK_50   ; 4.462 ; 4.474 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[30] ; CLOCK_50   ; 4.615 ; 4.619 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[31] ; CLOCK_50   ; 4.735 ; 4.760 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[32] ; CLOCK_50   ; 5.132 ; 5.170 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[33] ; CLOCK_50   ; 5.500 ; 5.511 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; GPIO[*]   ; CLOCK_50   ; 3.925 ; 3.933 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[8]  ; CLOCK_50   ; 4.768 ; 4.793 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[9]  ; CLOCK_50   ; 5.214 ; 5.199 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[10] ; CLOCK_50   ; 4.591 ; 4.590 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[11] ; CLOCK_50   ; 5.343 ; 5.373 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[12] ; CLOCK_50   ; 5.018 ; 5.117 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[13] ; CLOCK_50   ; 5.707 ; 5.823 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[14] ; CLOCK_50   ; 5.691 ; 5.750 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[15] ; CLOCK_50   ; 7.309 ; 7.131 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[28] ; CLOCK_50   ; 6.796 ; 6.525 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[29] ; CLOCK_50   ; 3.925 ; 3.933 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[30] ; CLOCK_50   ; 4.073 ; 4.073 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[31] ; CLOCK_50   ; 4.187 ; 4.209 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[32] ; CLOCK_50   ; 4.568 ; 4.601 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[33] ; CLOCK_50   ; 4.921 ; 4.928 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+----------+-----------------+--------------------------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                                       ; Note ;
+----------+-----------------+--------------------------------------------------+------+
; 96.1 MHz ; 96.1 MHz        ; inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
+----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 2.094 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.297 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 5.937 ; 0.000         ;
; CLOCK_50                                         ; 9.709 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                     ;
+-------+----------------------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.094 ; Mcu:inst11|Cpu:cpu|_r3[0]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.077     ; 10.324     ;
; 2.104 ; Mcu:inst11|Cpu:cpu|_r2[6]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.077     ; 10.314     ;
; 2.126 ; Mcu:inst11|Cpu:cpu|_r6[15]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.081     ; 10.288     ;
; 2.140 ; Mcu:inst11|Cpu:cpu|_r3[2]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.074     ; 10.281     ;
; 2.167 ; Mcu:inst11|Cpu:cpu|_r2[0]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.077     ; 10.251     ;
; 2.175 ; Mcu:inst11|Cpu:cpu|_r2[4]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.073     ; 10.247     ;
; 2.186 ; Mcu:inst11|Cpu:cpu|_r0[11]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.089     ; 10.220     ;
; 2.188 ; Mcu:inst11|Cpu:cpu|_r1[4]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.067     ; 10.240     ;
; 2.194 ; Mcu:inst11|Cpu:cpu|_r4[12]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.080     ; 10.221     ;
; 2.198 ; Mcu:inst11|Cpu:cpu|_r7[0]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.073     ; 10.224     ;
; 2.252 ; Mcu:inst11|Cpu:cpu|_r0[8]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.089     ; 10.154     ;
; 2.276 ; Mcu:inst11|Cpu:cpu|_r7[6]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.073     ; 10.146     ;
; 2.278 ; Mcu:inst11|Cpu:cpu|_r0[24]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.081     ; 10.136     ;
; 2.291 ; Mcu:inst11|Cpu:cpu|_r3[1]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.077     ; 10.127     ;
; 2.294 ; Mcu:inst11|Cpu:cpu|_r3[31]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.083     ; 10.118     ;
; 2.295 ; Mcu:inst11|Cpu:cpu|_r7[1]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.073     ; 10.127     ;
; 2.308 ; Mcu:inst11|Cpu:cpu|_r0[0]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.074     ; 10.113     ;
; 2.308 ; Mcu:inst11|Cpu:cpu|_r6[14]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.081     ; 10.106     ;
; 2.322 ; Mcu:inst11|Cpu:cpu|_r2[2]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.077     ; 10.096     ;
; 2.324 ; Mcu:inst11|Cpu:cpu|_r1[26]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.381     ; 9.790      ;
; 2.326 ; Mcu:inst11|Cpu:cpu|_r4[3]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 10.093     ;
; 2.328 ; Mcu:inst11|Cpu:cpu|_r0[14]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.089     ; 10.078     ;
; 2.345 ; Mcu:inst11|Cpu:cpu|_r2[1]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.077     ; 10.073     ;
; 2.347 ; Mcu:inst11|Cpu:cpu|_r1[1]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.074     ; 10.074     ;
; 2.358 ; Mcu:inst11|Cpu:cpu|_r5[14]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.052     ; 10.085     ;
; 2.360 ; Mcu:inst11|Cpu:cpu|_r3[5]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.077     ; 10.058     ;
; 2.360 ; Mcu:inst11|Cpu:cpu|_r1[24]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.056     ; 10.079     ;
; 2.361 ; Mcu:inst11|Cpu:cpu|_r4[2]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 10.058     ;
; 2.362 ; Mcu:inst11|Cpu:cpu|_r0[10]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.089     ; 10.044     ;
; 2.366 ; Mcu:inst11|Cpu:cpu|_r0[6]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.061     ; 10.068     ;
; 2.370 ; Mcu:inst11|Cpu:cpu|_r1[0]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.074     ; 10.051     ;
; 2.370 ; Mcu:inst11|Cpu:cpu|_r1[29]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.056     ; 10.069     ;
; 2.392 ; Mcu:inst11|Cpu:cpu|_r5[27]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.045     ; 10.058     ;
; 2.396 ; Mcu:inst11|Cpu:cpu|_r0[25]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.081     ; 10.018     ;
; 2.400 ; Mcu:inst11|Cpu:cpu|_r0[5]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.061     ; 10.034     ;
; 2.414 ; Mcu:inst11|Cpu:cpu|_r0[4]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.061     ; 10.020     ;
; 2.421 ; Mcu:inst11|Cpu:cpu|_r5[3]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 9.998      ;
; 2.425 ; Mcu:inst11|Cpu:cpu|_r7[2]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.073     ; 9.997      ;
; 2.425 ; Mcu:inst11|Cpu:cpu|_r4[7]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.077     ; 9.993      ;
; 2.434 ; Mcu:inst11|Cpu:cpu|_r1[6]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.074     ; 9.987      ;
; 2.440 ; Mcu:inst11|Cpu:cpu|_r3[26]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.079     ; 9.976      ;
; 2.447 ; Mcu:inst11|Cpu:cpu|_r0[15]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.089     ; 9.959      ;
; 2.452 ; Mcu:inst11|Cpu:cpu|_r4[10]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.080     ; 9.963      ;
; 2.452 ; Mcu:inst11|Cpu:cpu|_r2[11]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.089     ; 9.954      ;
; 2.454 ; Mcu:inst11|Cpu:cpu|_r1[25]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.056     ; 9.985      ;
; 2.459 ; Mcu:inst11|Cpu:cpu|_r5[0]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.074     ; 9.962      ;
; 2.459 ; Mcu:inst11|Cpu:cpu|_r3[25]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.075     ; 9.961      ;
; 2.461 ; Mcu:inst11|Cpu:cpu|_r1[19]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.381     ; 9.653      ;
; 2.465 ; Mcu:inst11|Cpu:cpu|_r7[3]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.073     ; 9.957      ;
; 2.468 ; Mcu:inst11|Cpu:cpu|_r4[14]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.080     ; 9.947      ;
; 2.469 ; Mcu:inst11|Cpu:cpu|_r4[28]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.080     ; 9.946      ;
; 2.472 ; Mcu:inst11|Cpu:cpu|_r4[27]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.082     ; 9.941      ;
; 2.477 ; Mcu:inst11|Cpu:cpu|_r5[2]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.076     ; 9.942      ;
; 2.485 ; Mcu:inst11|Cpu:cpu|_r5[5]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.074     ; 9.936      ;
; 2.485 ; Mcu:inst11|Cpu:cpu|_r4[15]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.078     ; 9.932      ;
; 2.489 ; Mcu:inst11|Cpu:cpu|_r3[27]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.079     ; 9.927      ;
; 2.491 ; Mcu:inst11|Cpu:cpu|_r7[4]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.059     ; 9.945      ;
; 2.496 ; Mcu:inst11|Cpu:cpu|_r3[7]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.077     ; 9.922      ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[0]                  ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[1]                  ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[2]                  ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[3]                  ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[4]                  ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[5]                  ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[6]                  ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[7]                  ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[8]                  ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[9]                  ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[10]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[11]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[12]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[13]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[14]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[15]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[16]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.501 ; Mcu:inst11|Cpu:cpu|multiplierA[17]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 10.018     ;
; 2.502 ; Mcu:inst11|Cpu:cpu|_r2[17]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.069     ; 9.924      ;
; 2.502 ; Mcu:inst11|Cpu:cpu|_r1[28]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.056     ; 9.937      ;
; 2.505 ; Mcu:inst11|Cpu:cpu|read4Address[8]                 ; Mcu:inst11|Cpu:cpu|_programCounter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.059     ; 9.931      ;
; 2.505 ; Mcu:inst11|Cpu:cpu|read4Address[8]                 ; Mcu:inst11|Cpu:cpu|_programCounter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.059     ; 9.931      ;
; 2.506 ; Mcu:inst11|Cpu:cpu|_r3[30]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.083     ; 9.906      ;
; 2.506 ; Mcu:inst11|Cpu:cpu|_r2[19]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.069     ; 9.920      ;
; 2.513 ; Mcu:inst11|Cpu:cpu|_r3[3]                          ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.074     ; 9.908      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[18]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[19]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[20]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[21]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[22]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[23]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[24]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[25]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[26]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[27]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[28]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[29]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[30]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.520 ; Mcu:inst11|Cpu:cpu|multiplierB[31]                 ; Mcu:inst11|Cpu:cpu|_r0[28]             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.024      ; 9.999      ;
; 2.521 ; Mcu:inst11|Cpu:cpu|_r3[24]                         ; Mcu:inst11|Cpu:cpu|_isEq               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.075     ; 9.899      ;
; 2.522 ; Mcu:inst11|MemoryController:memory|read5Buffer[26] ; Mcu:inst11|Cpu:cpu|_programCounter[13] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.069     ; 9.904      ;
; 2.522 ; Mcu:inst11|MemoryController:memory|read5Buffer[26] ; Mcu:inst11|Cpu:cpu|_programCounter[12] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.069     ; 9.904      ;
+-------+----------------------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.297 ; Mcu:inst11|Cpu:cpu|dividerA[6]                                                                                                                                                                                                        ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 0.811      ;
; 0.299 ; Mcu:inst11|Cpu:cpu|readInstructionEnable                                                                                                                                                                                              ; Mcu:inst11|Cpu:cpu|readInstructionEnable                                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.342      ; 0.811      ;
; 0.302 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.342      ; 0.813      ;
; 0.303 ; Mcu:inst11|Cpu:cpu|dividerA[7]                                                                                                                                                                                                        ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 0.817      ;
; 0.306 ; Mcu:inst11|MemoryController:memory|_dataIn[1]                                                                                                                                                                                         ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 0.820      ;
; 0.310 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.339      ; 0.818      ;
; 0.311 ; LiquidCrystalDisplay:inst5|enable                                                                                                                                                                                                     ; LiquidCrystalDisplay:inst5|enable                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LiquidCrystalDisplay:inst5|state.00000010                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|state.00000010                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LiquidCrystalDisplay:inst5|state.00000000                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|state.00000000                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LiquidCrystalDisplay:inst5|state.00000011                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|state.00000011                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LiquidCrystalDisplay:inst5|pulseDelayActive                                                                                                                                                                                           ; LiquidCrystalDisplay:inst5|pulseDelayActive                                                                                                                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LiquidCrystalDisplay:inst5|powerDelayActive                                                                                                                                                                                           ; LiquidCrystalDisplay:inst5|powerDelayActive                                                                                                                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LiquidCrystalDisplay:inst5|Delay:pulseDelay|done                                                                                                                                                                                      ; LiquidCrystalDisplay:inst5|Delay:pulseDelay|done                                                                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|_pushStage.0000                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|_pushStage.0000                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|_pushStage.0001                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|_pushStage.0001                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|_callStage.0000                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|_callStage.0000                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|_callStage.0001                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|_callStage.0001                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|_returnStage.0010                                                                                                                                                                                                  ; Mcu:inst11|Cpu:cpu|_returnStage.0010                                                                                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|_isBroken                                                                                                                                                                                                          ; Mcu:inst11|Cpu:cpu|_isBroken                                                                                                                                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|_break                                                                                                                                                                                                             ; Mcu:inst11|Cpu:cpu|_break                                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0]                           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[30][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[30][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[6][2]                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|pageInfo[6][2]                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[14][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[14][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[54][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[54][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[46][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[46][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[4][2]                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|pageInfo[4][2]                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[16][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[16][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[28][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[28][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[44][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[44][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[60][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[60][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[35][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[35][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[3][2]                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|pageInfo[3][2]                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[55][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[55][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[39][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[39][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[7][2]                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|pageInfo[7][2]                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[31][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[31][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[15][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[15][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[43][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[43][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[11][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[11][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[59][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[59][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[21][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[21][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[53][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[53][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[37][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[37][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[5][2]                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|pageInfo[5][2]                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[9][2]                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|pageInfo[9][2]                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[78][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[78][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[94][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[94][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[92][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[92][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[109][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[109][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[124][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[124][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[120][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[120][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[75][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[75][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[73][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[73][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[88][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[88][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[89][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[89][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[91][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[91][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[97][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[97][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[99][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[99][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[67][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[67][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[64][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[64][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[113][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[113][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[83][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[83][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[80][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[80][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[82][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[82][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[71][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[71][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[84][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[84][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[85][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[85][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[102][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[102][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[167][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[167][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[183][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[183][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[151][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[151][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[191][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[191][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[147][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[147][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[131][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[131][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[139][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[139][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[158][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[158][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[154][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[154][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[138][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[138][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[170][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[170][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[166][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[166][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[184][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[184][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[188][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[188][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[168][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[168][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[136][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[136][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[152][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[152][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[156][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[156][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[145][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[145][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[153][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[153][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[185][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[185][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[173][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[173][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[169][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[169][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[192][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[192][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[200][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[200][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[203][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[203][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[204][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[204][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[208][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[208][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Mcu:inst11|Cpu:cpu|pageInfo[209][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[209][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                              ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                            ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-------------------------------------------------+
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[0]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[10]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[11]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[12]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[13]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[14]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[15]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[16]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[17]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[1]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[2]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[3]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[4]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[5]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[6]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[7]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[8]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[9]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[0]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[10]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[11]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[12]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[13]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[14]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[15]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[16]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[17]~_Duplicate_1 ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[1]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[2]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[3]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[4]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[5]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[6]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[7]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[8]~_Duplicate_1  ;
; 5.937 ; 6.208        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[9]~_Duplicate_1  ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[18]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[19]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[20]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[21]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[22]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[23]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[24]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[25]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[26]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[27]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[28]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[29]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[30]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[31]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[0]               ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[10]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[11]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[12]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[13]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[14]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[15]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[16]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[17]              ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[1]               ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[2]               ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[3]               ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[4]               ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[5]               ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[6]               ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[7]               ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[8]               ;
; 5.940 ; 6.211        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[9]               ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[0]               ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[10]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[11]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[12]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[13]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[14]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[15]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[16]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[17]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[1]               ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[2]               ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[3]               ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[4]               ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[5]               ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[6]               ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[7]               ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[8]               ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierA[9]               ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[18]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[19]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[20]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[21]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[22]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[23]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[24]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[25]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[26]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[27]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[28]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[29]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[30]              ;
; 5.942 ; 6.213        ; 0.271          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|multiplierB[31]              ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.751  ; 9.751        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.774  ; 9.774        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.225 ; 10.225       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.249 ; 10.249       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+---------------+------------+-------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-------+--------+------------+--------------------------------------------------+
; GPIO_1[*]     ; CLOCK_50   ; 9.609 ; 10.101 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[0]    ; CLOCK_50   ; 9.609 ; 10.101 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[1]    ; CLOCK_50   ; 7.838 ; 8.212  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[2]    ; CLOCK_50   ; 8.861 ; 9.356  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[3]    ; CLOCK_50   ; 8.942 ; 9.387  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[4]    ; CLOCK_50   ; 8.939 ; 9.396  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[5]    ; CLOCK_50   ; 8.494 ; 8.944  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_IN[*]  ; CLOCK_50   ; 6.619 ; 6.874  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[0] ; CLOCK_50   ; 6.619 ; 6.874  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[1] ; CLOCK_50   ; 6.321 ; 6.561  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; GPIO_1[*]     ; CLOCK_50   ; -5.691 ; -6.146 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[0]    ; CLOCK_50   ; -7.461 ; -7.825 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[1]    ; CLOCK_50   ; -5.691 ; -6.146 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[2]    ; CLOCK_50   ; -6.057 ; -6.398 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[3]    ; CLOCK_50   ; -6.640 ; -7.086 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[4]    ; CLOCK_50   ; -5.969 ; -6.316 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[5]    ; CLOCK_50   ; -6.882 ; -7.283 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_IN[*]  ; CLOCK_50   ; -3.520 ; -3.739 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[0] ; CLOCK_50   ; -3.656 ; -3.861 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[1] ; CLOCK_50   ; -3.520 ; -3.739 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; GPIO[*]   ; CLOCK_50   ; 7.172 ; 6.823 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[8]  ; CLOCK_50   ; 4.909 ; 4.843 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[9]  ; CLOCK_50   ; 5.354 ; 5.219 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[10] ; CLOCK_50   ; 4.737 ; 4.679 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[11] ; CLOCK_50   ; 5.455 ; 5.442 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[12] ; CLOCK_50   ; 5.166 ; 5.140 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[13] ; CLOCK_50   ; 5.827 ; 5.806 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[14] ; CLOCK_50   ; 5.818 ; 5.702 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[15] ; CLOCK_50   ; 7.172 ; 6.823 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[28] ; CLOCK_50   ; 6.692 ; 6.273 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[29] ; CLOCK_50   ; 4.106 ; 4.055 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[30] ; CLOCK_50   ; 4.247 ; 4.182 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[31] ; CLOCK_50   ; 4.353 ; 4.300 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[32] ; CLOCK_50   ; 4.719 ; 4.632 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[33] ; CLOCK_50   ; 5.049 ; 4.994 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; GPIO[*]   ; CLOCK_50   ; 3.614 ; 3.563 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[8]  ; CLOCK_50   ; 4.387 ; 4.320 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[9]  ; CLOCK_50   ; 4.812 ; 4.679 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[10] ; CLOCK_50   ; 4.221 ; 4.163 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[11] ; CLOCK_50   ; 4.910 ; 4.895 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[12] ; CLOCK_50   ; 4.633 ; 4.604 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[13] ; CLOCK_50   ; 5.267 ; 5.244 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[14] ; CLOCK_50   ; 5.259 ; 5.144 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[15] ; CLOCK_50   ; 6.629 ; 6.277 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[28] ; CLOCK_50   ; 6.168 ; 5.749 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[29] ; CLOCK_50   ; 3.614 ; 3.563 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[30] ; CLOCK_50   ; 3.750 ; 3.684 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[31] ; CLOCK_50   ; 3.852 ; 3.798 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[32] ; CLOCK_50   ; 4.204 ; 4.118 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[33] ; CLOCK_50   ; 4.520 ; 4.463 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 5.789 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.140 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; 5.998 ; 0.000         ;
; CLOCK_50                                         ; 9.416 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                         ;
+-------+----------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 5.789 ; Mcu:inst11|Cpu:cpu|_r3[0]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.055     ; 6.643      ;
; 5.822 ; Mcu:inst11|Cpu:cpu|_r3[2]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.051     ; 6.614      ;
; 5.826 ; Mcu:inst11|Cpu:cpu|_r3[1]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.055     ; 6.606      ;
; 5.859 ; Mcu:inst11|Cpu:cpu|_r2[6]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.055     ; 6.573      ;
; 5.882 ; Mcu:inst11|Cpu:cpu|_r6[15]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.056     ; 6.549      ;
; 5.886 ; Mcu:inst11|Cpu:cpu|_r3[5]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.055     ; 6.546      ;
; 5.905 ; Mcu:inst11|Cpu:cpu|_r1[4]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.043     ; 6.539      ;
; 5.913 ; Mcu:inst11|Cpu:cpu|_r2[0]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.055     ; 6.519      ;
; 5.915 ; Mcu:inst11|Cpu:cpu|_r7[0]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.051     ; 6.521      ;
; 5.925 ; Mcu:inst11|Cpu:cpu|_r2[4]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.051     ; 6.511      ;
; 5.963 ; Mcu:inst11|Cpu:cpu|_r7[6]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.051     ; 6.473      ;
; 5.965 ; Mcu:inst11|Cpu:cpu|_r4[12]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.054     ; 6.468      ;
; 5.975 ; Mcu:inst11|Cpu:cpu|_r3[7]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.055     ; 6.457      ;
; 5.982 ; Mcu:inst11|Cpu:cpu|_r7[1]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.051     ; 6.454      ;
; 5.984 ; Mcu:inst11|Cpu:cpu|_r3[3]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.051     ; 6.452      ;
; 5.990 ; Mcu:inst11|Cpu:cpu|_r0[24]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.055     ; 6.442      ;
; 5.993 ; Mcu:inst11|Cpu:cpu|_r0[0]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.052     ; 6.442      ;
; 5.998 ; Mcu:inst11|Cpu:cpu|_r0[11]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.062     ; 6.427      ;
; 6.001 ; Mcu:inst11|Cpu:cpu|_r6[14]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.056     ; 6.430      ;
; 6.003 ; Mcu:inst11|Cpu:cpu|_r1[1]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.052     ; 6.432      ;
; 6.018 ; Mcu:inst11|Cpu:cpu|_r3[31]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.057     ; 6.412      ;
; 6.021 ; Mcu:inst11|Cpu:cpu|adderB[1]                       ; Mcu:inst11|Cpu:cpu|_r5[21] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.045     ; 6.421      ;
; 6.021 ; Mcu:inst11|MemoryController:memory|read5Buffer[23] ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.059     ; 6.407      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[0]                  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[1]                  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[2]                  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[3]                  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[4]                  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[5]                  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[6]                  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[7]                  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[8]                  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[9]                  ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[10]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[11]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[12]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[13]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[14]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[15]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[16]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|multiplierA[17]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.461      ;
; 6.022 ; Mcu:inst11|Cpu:cpu|_r0[8]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.062     ; 6.403      ;
; 6.029 ; Mcu:inst11|Cpu:cpu|_r2[2]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.055     ; 6.403      ;
; 6.045 ; Mcu:inst11|Cpu:cpu|_r0[10]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.062     ; 6.380      ;
; 6.049 ; Mcu:inst11|Cpu:cpu|_r4[3]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.054     ; 6.384      ;
; 6.053 ; Mcu:inst11|Cpu:cpu|_r2[1]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.055     ; 6.379      ;
; 6.054 ; Mcu:inst11|Cpu:cpu|_r1[24]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.038     ; 6.395      ;
; 6.055 ; Mcu:inst11|Cpu:cpu|_r0[4]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.041     ; 6.391      ;
; 6.056 ; Mcu:inst11|Cpu:cpu|_r0[14]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.062     ; 6.369      ;
; 6.056 ; Mcu:inst11|Cpu:cpu|_r1[29]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.038     ; 6.393      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[0]                  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[1]                  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[2]                  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[3]                  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[4]                  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[5]                  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[6]                  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[7]                  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[8]                  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[9]                  ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[10]                 ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[11]                 ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[12]                 ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[13]                 ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[14]                 ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[15]                 ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[16]                 ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.061 ; Mcu:inst11|Cpu:cpu|multiplierA[17]                 ; Mcu:inst11|Cpu:cpu|_r0[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; 0.001      ; 6.427      ;
; 6.063 ; Mcu:inst11|Cpu:cpu|_r0[6]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.041     ; 6.383      ;
; 6.065 ; Mcu:inst11|Cpu:cpu|_r7[5]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.039     ; 6.383      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[18]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[19]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[20]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[21]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[22]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[23]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[24]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[25]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[26]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[27]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[28]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[29]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[30]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|multiplierB[31]                 ; Mcu:inst11|Cpu:cpu|_r1[28] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.004     ; 6.417      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|_r5[0]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.052     ; 6.369      ;
; 6.066 ; Mcu:inst11|Cpu:cpu|_r0[25]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.055     ; 6.366      ;
; 6.070 ; Mcu:inst11|Cpu:cpu|_r3[24]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.050     ; 6.367      ;
; 6.071 ; Mcu:inst11|Cpu:cpu|_r6[0]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.060     ; 6.356      ;
; 6.075 ; Mcu:inst11|Cpu:cpu|_r3[30]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.057     ; 6.355      ;
; 6.076 ; Mcu:inst11|Cpu:cpu|_r3[13]                         ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.046     ; 6.365      ;
; 6.078 ; Mcu:inst11|Cpu:cpu|_r7[4]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.039     ; 6.370      ;
; 6.082 ; Mcu:inst11|Cpu:cpu|_r4[2]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.054     ; 6.351      ;
; 6.083 ; Mcu:inst11|Cpu:cpu|_r7[3]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.051     ; 6.353      ;
; 6.084 ; Mcu:inst11|Cpu:cpu|_r7[2]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.051     ; 6.352      ;
; 6.085 ; Mcu:inst11|MemoryController:memory|read5Buffer[22] ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.059     ; 6.343      ;
; 6.086 ; Mcu:inst11|Cpu:cpu|_r6[5]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.060     ; 6.341      ;
; 6.090 ; Mcu:inst11|Cpu:cpu|_r6[7]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.060     ; 6.337      ;
; 6.100 ; Mcu:inst11|Cpu:cpu|_r6[4]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.060     ; 6.327      ;
; 6.100 ; Mcu:inst11|Cpu:cpu|leftShifterB[1]                 ; Mcu:inst11|Cpu:cpu|_r1[14] ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.051     ; 6.336      ;
; 6.102 ; Mcu:inst11|Cpu:cpu|_r1[6]                          ; Mcu:inst11|Cpu:cpu|_isEq   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 12.500       ; -0.051     ; 6.334      ;
+-------+----------------------------------------------------+----------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.140 ; Mcu:inst11|Cpu:cpu|dividerA[6]                                                                                                                                                                                                        ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.469      ;
; 0.145 ; Mcu:inst11|Cpu:cpu|dividerA[7]                                                                                                                                                                                                        ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_datain_reg0  ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.474      ;
; 0.150 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.480      ;
; 0.151 ; Mcu:inst11|MemoryController:memory|_dataIn[1]                                                                                                                                                                                         ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.479      ;
; 0.156 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[3]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; Mcu:inst11|MemoryController:memory|_writeAddressInternal[10]                                                                                                                                                                          ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.487      ;
; 0.158 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160 ; Mcu:inst11|MemoryController:memory|_dataIn[3]                                                                                                                                                                                         ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|cntr_6rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.490      ;
; 0.161 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|cntr_6rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.489      ;
; 0.161 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[0]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a31~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.486      ;
; 0.163 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.492      ;
; 0.164 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.491      ;
; 0.164 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[9]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.493      ;
; 0.166 ; Mcu:inst11|MemoryController:memory|_writeAddressInternal[3]                                                                                                                                                                           ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.489      ;
; 0.167 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[6]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.496      ;
; 0.168 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.497      ;
; 0.168 ; Mcu:inst11|MemoryController:memory|_dataIn[1]                                                                                                                                                                                         ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.498      ;
; 0.169 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.497      ;
; 0.169 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.497      ;
; 0.170 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[12]                                                                                                                                                                           ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.500      ;
; 0.171 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.495      ;
; 0.171 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.495      ;
; 0.171 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[1]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.500      ;
; 0.171 ; Mcu:inst11|MemoryController:memory|_writeAddressInternal[2]                                                                                                                                                                           ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.494      ;
; 0.171 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.499      ;
; 0.171 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|cntr_6rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_s6m:auto_generated|altsyncram_fe81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.496      ;
; 0.173 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|cntr_6rf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.501      ;
; 0.174 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.504      ;
; 0.175 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.501      ;
; 0.175 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.504      ;
; 0.175 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.501      ;
; 0.175 ; Mcu:inst11|MemoryController:memory|_writeAddressInternal[8]                                                                                                                                                                           ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.498      ;
; 0.175 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|cntr_tqf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_i6m:auto_generated|altsyncram_ud81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.503      ;
; 0.176 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.500      ;
; 0.176 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.503      ;
; 0.176 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.500      ;
; 0.176 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[10]                                                                                                                                                                           ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.505      ;
; 0.177 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|cntr_6rf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 0.507      ;
; 0.178 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[2]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.507      ;
; 0.178 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|cntr_6rf:cntr1|counter_reg_bit[1] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 0.506      ;
; 0.179 ; Mcu:inst11|Cpu:cpu|readInstructionEnable                                                                                                                                                                                              ; Mcu:inst11|Cpu:cpu|readInstructionEnable                                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.508      ;
; 0.180 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.507      ;
; 0.180 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[11]                                                                                                                                                                           ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.509      ;
; 0.181 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.507      ;
; 0.182 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.506      ;
; 0.183 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.509      ;
; 0.184 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|cntr_1rf:cntr1|counter_reg_bit[4] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.508      ;
; 0.184 ; Mcu:inst11|MemoryController:memory|_readAddressInternal[0]                                                                                                                                                                            ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.513      ;
; 0.185 ; Mcu:inst11|Cpu:cpu|pageInfo[17][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[17][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Mcu:inst11|Cpu:cpu|pageInfo[49][2]                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|pageInfo[49][2]                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Mcu:inst11|Cpu:cpu|pageInfo[208][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[208][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Mcu:inst11|Cpu:cpu|pageInfo[214][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[214][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Mcu:inst11|Cpu:cpu|pageInfo[210][2]                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|pageInfo[210][2]                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; LiquidCrystalDisplay:inst5|enable                                                                                                                                                                                                     ; LiquidCrystalDisplay:inst5|enable                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LcdLineWriter:inst9|home                                                                                                                                                                                                              ; LcdLineWriter:inst9|home                                                                                                                                                                                                                                        ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LcdLineWriter:inst9|writeChar                                                                                                                                                                                                         ; LcdLineWriter:inst9|writeChar                                                                                                                                                                                                                                   ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LiquidCrystalDisplay:inst5|commandState.00001111                                                                                                                                                                                      ; LiquidCrystalDisplay:inst5|commandState.00001111                                                                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LiquidCrystalDisplay:inst5|ready                                                                                                                                                                                                      ; LiquidCrystalDisplay:inst5|ready                                                                                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LiquidCrystalDisplay:inst5|state.00000010                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|state.00000010                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LiquidCrystalDisplay:inst5|state.00000000                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|state.00000000                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LiquidCrystalDisplay:inst5|state.00000011                                                                                                                                                                                             ; LiquidCrystalDisplay:inst5|state.00000011                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LiquidCrystalDisplay:inst5|pulseDelayActive                                                                                                                                                                                           ; LiquidCrystalDisplay:inst5|pulseDelayActive                                                                                                                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LiquidCrystalDisplay:inst5|commandState.00000001                                                                                                                                                                                      ; LiquidCrystalDisplay:inst5|commandState.00000001                                                                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LiquidCrystalDisplay:inst5|Delay:powerDelay|done                                                                                                                                                                                      ; LiquidCrystalDisplay:inst5|Delay:powerDelay|done                                                                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LiquidCrystalDisplay:inst5|powerDelayActive                                                                                                                                                                                           ; LiquidCrystalDisplay:inst5|powerDelayActive                                                                                                                                                                                                                     ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LiquidCrystalDisplay:inst5|Delay:pulseDelay|done                                                                                                                                                                                      ; LiquidCrystalDisplay:inst5|Delay:pulseDelay|done                                                                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|_errorCode[29]                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|_errorCode[29]                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|_gotoStage.01                                                                                                                                                                                                      ; Mcu:inst11|Cpu:cpu|_gotoStage.01                                                                                                                                                                                                                                ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|adderStage.00000001                                                                                                                                                                                                ; Mcu:inst11|Cpu:cpu|adderStage.00000001                                                                                                                                                                                                                          ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|_popStage.0010                                                                                                                                                                                                     ; Mcu:inst11|Cpu:cpu|_popStage.0010                                                                                                                                                                                                                               ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|_write4Stage.010                                                                                                                                                                                                   ; Mcu:inst11|Cpu:cpu|_write4Stage.010                                                                                                                                                                                                                             ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|_returnStage.0010                                                                                                                                                                                                  ; Mcu:inst11|Cpu:cpu|_returnStage.0010                                                                                                                                                                                                                            ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|_read4Stage.001                                                                                                                                                                                                    ; Mcu:inst11|Cpu:cpu|_read4Stage.001                                                                                                                                                                                                                              ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|_isBroken                                                                                                                                                                                                          ; Mcu:inst11|Cpu:cpu|_isBroken                                                                                                                                                                                                                                    ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|_break                                                                                                                                                                                                             ; Mcu:inst11|Cpu:cpu|_break                                                                                                                                                                                                                                       ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|cntr_5rf:cntr1|counter_reg_bit[0]                           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0] ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                           ; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                            ; Clock Edge ; Target                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.998 ; 6.228        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a54~porta_address_reg0                                                                                                ;
; 5.998 ; 6.228        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a54~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                 ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                       ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a10~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a13~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a14~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a17~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                 ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a1~porta_we_reg                                                                                                       ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a21~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a25~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a26~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a27~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a28~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a31~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a32~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a34~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a34~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a35~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a35~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a37~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a37~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a38~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a38~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a39~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a39~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a44~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a44~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a45~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a45~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a47~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a47~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a48~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a48~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a49~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a49~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                 ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a4~porta_we_reg                                                                                                       ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a51~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a51~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a53~porta_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a53~porta_we_reg                                                                                                      ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a54~portb_address_reg0                                                                                                ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                 ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a5~porta_we_reg                                                                                                       ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                 ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a6~porta_we_reg                                                                                                       ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                 ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a7~porta_we_reg                                                                                                       ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                 ;
; 5.999 ; 6.229        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a9~porta_we_reg                                                                                                       ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0                    ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_p6m:auto_generated|altsyncram_be81:altsyncram2|ram_block3a1                    ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_r6m:auto_generated|altsyncram_9e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_t6m:auto_generated|altsyncram_3e81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0                    ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_u6m:auto_generated|altsyncram_ge81:altsyncram2|ram_block3a1                    ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0                    ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a1                    ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|Cpu:cpu|Divider:divider|lpm_divide:divider|lpm_divide_4qp:auto_generated|sign_div_unsign_lri:divider|alt_u_div_hhg:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_h6m:auto_generated|altsyncram_1e81:altsyncram2|ram_block3a2                    ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                 ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a10~portb_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a11~porta_we_reg                                                                                                      ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a13~portb_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a14~portb_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a15~porta_we_reg                                                                                                      ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a17~portb_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a18~porta_we_reg                                                                                                      ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                 ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a20~porta_we_reg                                                                                                      ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a21~portb_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a22~porta_we_reg                                                                                                      ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a23~porta_we_reg                                                                                                      ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a24~porta_we_reg                                                                                                      ;
; 6.000 ; 6.230        ; 0.230          ; Low Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Mcu:inst11|MemoryController:memory|simple_dual_port_ram_single_clock:memory|altsyncram:ram_rtl_0|altsyncram_s6h1:auto_generated|ram_block1a25~portb_address_reg0                                                                                                ;
+-------+--------------+----------------+-----------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.459  ; 9.459        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.541 ; 10.541       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+
; GPIO_1[*]     ; CLOCK_50   ; 6.297 ; 7.296 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[0]    ; CLOCK_50   ; 6.297 ; 7.296 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[1]    ; CLOCK_50   ; 5.020 ; 5.904 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[2]    ; CLOCK_50   ; 5.756 ; 6.743 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[3]    ; CLOCK_50   ; 5.796 ; 6.811 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[4]    ; CLOCK_50   ; 5.806 ; 6.735 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[5]    ; CLOCK_50   ; 5.517 ; 6.526 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_IN[*]  ; CLOCK_50   ; 4.240 ; 4.937 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[0] ; CLOCK_50   ; 4.240 ; 4.937 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[1] ; CLOCK_50   ; 4.029 ; 4.732 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; GPIO_1[*]     ; CLOCK_50   ; -3.602 ; -4.572 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[0]    ; CLOCK_50   ; -4.682 ; -5.770 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[1]    ; CLOCK_50   ; -3.602 ; -4.572 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[2]    ; CLOCK_50   ; -3.834 ; -4.807 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[3]    ; CLOCK_50   ; -4.170 ; -5.049 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[4]    ; CLOCK_50   ; -3.750 ; -4.712 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[5]    ; CLOCK_50   ; -4.283 ; -5.148 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_IN[*]  ; CLOCK_50   ; -2.181 ; -2.868 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[0] ; CLOCK_50   ; -2.237 ; -2.954 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[1] ; CLOCK_50   ; -2.181 ; -2.868 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; GPIO[*]   ; CLOCK_50   ; 4.990 ; 4.959 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[8]  ; CLOCK_50   ; 3.105 ; 3.265 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[9]  ; CLOCK_50   ; 3.331 ; 3.517 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[10] ; CLOCK_50   ; 3.005 ; 3.135 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[11] ; CLOCK_50   ; 3.510 ; 3.727 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[12] ; CLOCK_50   ; 3.243 ; 3.420 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[13] ; CLOCK_50   ; 3.657 ; 3.896 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[14] ; CLOCK_50   ; 3.620 ; 3.829 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[15] ; CLOCK_50   ; 4.990 ; 4.959 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[28] ; CLOCK_50   ; 4.626 ; 4.512 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[29] ; CLOCK_50   ; 2.602 ; 2.682 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[30] ; CLOCK_50   ; 2.682 ; 2.764 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[31] ; CLOCK_50   ; 2.753 ; 2.846 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[32] ; CLOCK_50   ; 2.991 ; 3.098 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[33] ; CLOCK_50   ; 3.193 ; 3.352 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; GPIO[*]   ; CLOCK_50   ; 2.278 ; 2.353 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[8]  ; CLOCK_50   ; 2.761 ; 2.913 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[9]  ; CLOCK_50   ; 2.979 ; 3.155 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[10] ; CLOCK_50   ; 2.665 ; 2.788 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[11] ; CLOCK_50   ; 3.150 ; 3.356 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[12] ; CLOCK_50   ; 2.894 ; 3.062 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[13] ; CLOCK_50   ; 3.292 ; 3.519 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[14] ; CLOCK_50   ; 3.257 ; 3.455 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[15] ; CLOCK_50   ; 4.634 ; 4.592 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[28] ; CLOCK_50   ; 4.284 ; 4.163 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[29] ; CLOCK_50   ; 2.278 ; 2.353 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[30] ; CLOCK_50   ; 2.356 ; 2.433 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[31] ; CLOCK_50   ; 2.425 ; 2.512 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[32] ; CLOCK_50   ; 2.652 ; 2.753 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[33] ; CLOCK_50   ; 2.846 ; 2.996 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                             ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 0.901 ; 0.140 ; N/A      ; N/A     ; 5.911               ;
;  CLOCK_50                                         ; N/A   ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  inst|altpll_component|auto_generated|pll1|clk[2] ; 0.901 ; 0.140 ; N/A      ; N/A     ; 5.911               ;
; Design-wide TNS                                   ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; GPIO_1[*]     ; CLOCK_50   ; 10.768 ; 11.479 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[0]    ; CLOCK_50   ; 10.768 ; 11.479 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[1]    ; CLOCK_50   ; 8.745  ; 9.276  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[2]    ; CLOCK_50   ; 9.948  ; 10.603 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[3]    ; CLOCK_50   ; 10.014 ; 10.710 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[4]    ; CLOCK_50   ; 9.987  ; 10.619 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[5]    ; CLOCK_50   ; 9.508  ; 10.159 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_IN[*]  ; CLOCK_50   ; 7.333  ; 7.620  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[0] ; CLOCK_50   ; 7.333  ; 7.620  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[1] ; CLOCK_50   ; 7.027  ; 7.369  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+
; GPIO_1[*]     ; CLOCK_50   ; -3.602 ; -4.572 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[0]    ; CLOCK_50   ; -4.682 ; -5.770 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[1]    ; CLOCK_50   ; -3.602 ; -4.572 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[2]    ; CLOCK_50   ; -3.834 ; -4.807 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[3]    ; CLOCK_50   ; -4.170 ; -5.049 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[4]    ; CLOCK_50   ; -3.750 ; -4.712 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1[5]    ; CLOCK_50   ; -4.283 ; -5.148 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_IN[*]  ; CLOCK_50   ; -2.181 ; -2.868 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[0] ; CLOCK_50   ; -2.237 ; -2.954 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_IN[1] ; CLOCK_50   ; -2.181 ; -2.868 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; GPIO[*]   ; CLOCK_50   ; 7.903 ; 7.732 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[8]  ; CLOCK_50   ; 5.340 ; 5.370 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[9]  ; CLOCK_50   ; 5.806 ; 5.794 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[10] ; CLOCK_50   ; 5.155 ; 5.158 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[11] ; CLOCK_50   ; 5.938 ; 5.973 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[12] ; CLOCK_50   ; 5.600 ; 5.707 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[13] ; CLOCK_50   ; 6.318 ; 6.442 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[14] ; CLOCK_50   ; 6.301 ; 6.366 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[15] ; CLOCK_50   ; 7.903 ; 7.732 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[28] ; CLOCK_50   ; 7.367 ; 7.100 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[29] ; CLOCK_50   ; 4.462 ; 4.474 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[30] ; CLOCK_50   ; 4.615 ; 4.619 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[31] ; CLOCK_50   ; 4.735 ; 4.760 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[32] ; CLOCK_50   ; 5.132 ; 5.170 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[33] ; CLOCK_50   ; 5.500 ; 5.511 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; GPIO[*]   ; CLOCK_50   ; 2.278 ; 2.353 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[8]  ; CLOCK_50   ; 2.761 ; 2.913 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[9]  ; CLOCK_50   ; 2.979 ; 3.155 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[10] ; CLOCK_50   ; 2.665 ; 2.788 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[11] ; CLOCK_50   ; 3.150 ; 3.356 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[12] ; CLOCK_50   ; 2.894 ; 3.062 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[13] ; CLOCK_50   ; 3.292 ; 3.519 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[14] ; CLOCK_50   ; 3.257 ; 3.455 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[15] ; CLOCK_50   ; 4.634 ; 4.592 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[28] ; CLOCK_50   ; 4.284 ; 4.163 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[29] ; CLOCK_50   ; 2.278 ; 2.353 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[30] ; CLOCK_50   ; 2.356 ; 2.433 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[31] ; CLOCK_50   ; 2.425 ; 2.512 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[32] ; CLOCK_50   ; 2.652 ; 2.753 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO[33] ; CLOCK_50   ; 2.846 ; 2.996 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; GPIO_1[33]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[31]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_IN[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_IN[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[3]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[4]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[5]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[32]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 1265884  ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[2] ; inst|altpll_component|auto_generated|pll1|clk[2] ; 1265884  ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 115   ; 115  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Aug 27 03:15:56 2014
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[2]} {inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: GPIO_1[33] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Mcu:inst11|Cpu:cpu|SpiSlave:spi|shiftComplete was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Mcu:inst11|Cpu:cpu|out1[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.901               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.303               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.911
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.911               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.747               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: GPIO_1[33] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Mcu:inst11|Cpu:cpu|SpiSlave:spi|shiftComplete was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Mcu:inst11|Cpu:cpu|out1[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.094               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.937               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.709               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: GPIO_1[33] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Mcu:inst11|Cpu:cpu|SpiSlave:spi|shiftComplete was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Mcu:inst11|Cpu:cpu|out1[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.789               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 5.998
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.998               0.000 inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.416               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 654 megabytes
    Info: Processing ended: Wed Aug 27 03:16:08 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


