
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _188_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.15    0.27 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00    0.27 ^ _188_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.33    0.59 v _188_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         x2.B (net)
                  0.04    0.00    0.59 v _072_/A2 (sky130_fd_sc_hd__a22o_1)
     3    0.01    0.07    0.25    0.84 v _072_/X (sky130_fd_sc_hd__a22o_1)
                                         _032_ (net)
                  0.07    0.00    0.84 v _074_/A (sky130_fd_sc_hd__or3b_4)
     4    0.01    0.08    0.41    1.26 v _074_/X (sky130_fd_sc_hd__or3b_4)
                                         _034_ (net)
                  0.08    0.00    1.26 v _083_/A (sky130_fd_sc_hd__or2_4)
     3    0.01    0.05    0.27    1.52 v _083_/X (sky130_fd_sc_hd__or2_4)
                                         _041_ (net)
                  0.05    0.00    1.52 v _102_/A (sky130_fd_sc_hd__or2_4)
     2    0.01    0.05    0.25    1.77 v _102_/X (sky130_fd_sc_hd__or2_4)
                                         _056_ (net)
                  0.05    0.00    1.77 v _148_/A (sky130_fd_sc_hd__or3_4)
     2    0.01    0.07    0.39    2.16 v _148_/X (sky130_fd_sc_hd__or3_4)
                                         _025_ (net)
                  0.07    0.00    2.16 v _153_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.28    2.44 v _153_/X (sky130_fd_sc_hd__mux2_2)
                                         _029_ (net)
                  0.05    0.00    2.44 v _154_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    2.52 v _154_/X (sky130_fd_sc_hd__clkbuf_1)
                                         x78.S (net)
                  0.03    0.00    2.52 v _170_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.52   data arrival time

                          2.67    2.67   clock core_clock (rise edge)
                          0.00    2.67   clock source latency
     1    0.01    0.00    0.00    2.67 ^ clk (in)
                                         clk (net)
                  0.00    0.00    2.67 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12    2.79 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    2.79 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.15    2.94 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00    2.94 ^ _170_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    2.94   clock reconvergence pessimism
                         -0.10    2.84   library setup time
                                  2.84   data required time
-----------------------------------------------------------------------------
                                  2.84   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
Found 30 partially unannotated drivers.
 b1
 clk
 _076_/Y
 _088_/X
 _105_/Y
 _152_/Y
 _173_/Q
 _174_/Q
 _175_/Q
 _177_/Q
 _178_/Q
 _179_/Q
 _180_/Q
 _181_/Q
 _182_/Q
 _183_/Q
 _185_/Q
 clkbuf_0_clk/X
 input12/X
 input20/X
 input23/X
 input25/X
 input5/X
 input8/X
 output34/X
 output35/X
 output37/X
 output42/X
 output43/X
 output49/X

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 input ports missing set_input_delay.
  a1
  a10
  a11
  a12
  a13
  a14
  a15
  a16
  a2
  a3
  a4
  a5
  a6
  a7
  a8
  a9
  b1
  b10
  b11
  b12
  b13
  b14
  b15
  b16
  b2
  b3
  b4
  b5
  b6
  b7
  b8
  b9
  cin
Warning: There are 50 unconstrained endpoints.
  cout
  s1
  s10
  s11
  s12
  s13
  s14
  s15
  s16
  s2
  s3
  s4
  s5
  s6
  s7
  s8
  s9
  _172_/D
  _173_/D
  _174_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
  _198_/D
  _199_/D
  _200_/D
  _201_/D
  _202_/D
  _203_/D
  _204_/D
