Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot add_sub_display_sim_behav xil_defaultlib.add_sub_display_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'A' [C:/Users/brian/Documents/SchoolPapers/Repositories/CPE133Labs/lab3-coolerAdder.srcs/sim_1/imports/lab3_v2/add_sub_sim.sv:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Adder_5bit
Compiling module xil_defaultlib.add_sub_display_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_sub_display_sim_behav
