{ "events":
[
{
  "EventName": "l3_t0_accessed_l3.umask0xff.thread0x1.coreid0x0.enallslices0x1",
  "EventCode": "0x4",
  "BriefDescription": "L3T0AccessedL3",
  "PublicDescription": "Line state returned when looking up the L3 tags on a coherent L2 fill request.",
  "Umask": "0xff",
  "SliceId": "0x0",
  "ThreadMask": "0x1",
  "CoreId": "0x0",
  "EnAllSlices": "0x1",
  "EnAllCores": "0x0",
  "CounterType": "L3",
  "EventType": "L3"
},
{
  "EventName": "l3_oa_accessed_l3.umask0xff.thread0x3.enallcores0x1.enallslices0x1",
  "EventCode": "0x4",
  "BriefDescription": "L3OaAccessedL3",
  "PublicDescription": "Line state returned when looking up the L3 tags on a coherent L2 fill request.",
  "Umask": "0xff",
  "SliceId": "0x0",
  "ThreadMask": "0x3",
  "CoreId": "0x0",
  "EnAllSlices": "0x1",
  "EnAllCores": "0x1",
  "CounterType": "L3",
  "EventType": "L3"
},
{
  "EventName": "xi_fill_lat_rd_rsp_lat.umask0x0.thread0x3.enallcores0x1.enallslices0x1",
  "EventCode": "0x90",
  "BriefDescription": "XiFillLatRdRspLat",
  "PublicDescription": "Ignores SliceMask and ThreadMask. Total cycles for all transactions divided by 16.",
  "Umask": "0x0",
  "SliceId": "0x0",
  "ThreadMask": "0x3",
  "CoreId": "0x0",
  "EnAllSlices": "0x1",
  "EnAllCores": "0x1",
  "CounterType": "L3",
  "EventType": "L3"
},
{
  "EventName": "xi_fill_rd_rsp_cnt.umask0x1f.thread0x3.enallcores0x1.enallslices0x1",
  "EventCode": "0x9a",
  "BriefDescription": "XiFillRdRspCnt",
  "PublicDescription": "Ignores SliceMask and ThreadMask. Requests from the core complex to the SDP.",
  "Umask": "0x1f",
  "SliceId": "0x0",
  "ThreadMask": "0x3",
  "CoreId": "0x0",
  "EnAllSlices": "0x1",
  "EnAllCores": "0x1",
  "CounterType": "L3",
  "EventType": "L3"
}
]
}
