
Composite.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013194  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e4c8  08013334  08013334  00014334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080217fc  080217fc  0002356c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080217fc  080217fc  000227fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08021804  08021804  0002356c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08021804  08021804  00022804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08021808  08021808  00022808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000056c  20000000  0802180c  00023000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e0fc  2000056c  08021d78  0002356c  2**2
                  ALLOC
 10 ._user_heap_stack 00000e00  2000e668  08021d78  00023668  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002356c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f1ec  00000000  00000000  0002359c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000077f2  00000000  00000000  00052788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002588  00000000  00000000  00059f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001cfd  00000000  00000000  0005c508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021954  00000000  00000000  0005e205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003892d  00000000  00000000  0007fb59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000af016  00000000  00000000  000b8486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016749c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a0a8  00000000  00000000  001674e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00171588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000056c 	.word	0x2000056c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801331c 	.word	0x0801331c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000570 	.word	0x20000570
 80001dc:	0801331c 	.word	0x0801331c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005c2:	463b      	mov	r3, r7
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005ce:	4b21      	ldr	r3, [pc, #132]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005d0:	4a21      	ldr	r2, [pc, #132]	@ (8000658 <MX_ADC1_Init+0x9c>)
 80005d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005de:	2200      	movs	r2, #0
 80005e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005ee:	4b19      	ldr	r3, [pc, #100]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005f6:	4b17      	ldr	r3, [pc, #92]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005fc:	4b15      	ldr	r3, [pc, #84]	@ (8000654 <MX_ADC1_Init+0x98>)
 80005fe:	4a17      	ldr	r2, [pc, #92]	@ (800065c <MX_ADC1_Init+0xa0>)
 8000600:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000602:	4b14      	ldr	r3, [pc, #80]	@ (8000654 <MX_ADC1_Init+0x98>)
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000608:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <MX_ADC1_Init+0x98>)
 800060a:	2201      	movs	r2, #1
 800060c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800060e:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <MX_ADC1_Init+0x98>)
 8000610:	2200      	movs	r2, #0
 8000612:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000616:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <MX_ADC1_Init+0x98>)
 8000618:	2201      	movs	r2, #1
 800061a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800061c:	480d      	ldr	r0, [pc, #52]	@ (8000654 <MX_ADC1_Init+0x98>)
 800061e:	f001 fc09 	bl	8001e34 <HAL_ADC_Init>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000628:	f000 ff12 	bl	8001450 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800062c:	2310      	movs	r3, #16
 800062e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000630:	2301      	movs	r3, #1
 8000632:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000634:	2300      	movs	r3, #0
 8000636:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000638:	463b      	mov	r3, r7
 800063a:	4619      	mov	r1, r3
 800063c:	4805      	ldr	r0, [pc, #20]	@ (8000654 <MX_ADC1_Init+0x98>)
 800063e:	f001 fd57 	bl	80020f0 <HAL_ADC_ConfigChannel>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000648:	f000 ff02 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800064c:	bf00      	nop
 800064e:	3710      	adds	r7, #16
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	20000588 	.word	0x20000588
 8000658:	40012000 	.word	0x40012000
 800065c:	0f000001 	.word	0x0f000001

08000660 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000660:	b480      	push	{r7}
 8000662:	b085      	sub	sp, #20
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a0b      	ldr	r2, [pc, #44]	@ (800069c <HAL_ADC_MspInit+0x3c>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d10d      	bne.n	800068e <HAL_ADC_MspInit+0x2e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	4b0a      	ldr	r3, [pc, #40]	@ (80006a0 <HAL_ADC_MspInit+0x40>)
 8000678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800067a:	4a09      	ldr	r2, [pc, #36]	@ (80006a0 <HAL_ADC_MspInit+0x40>)
 800067c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000680:	6453      	str	r3, [r2, #68]	@ 0x44
 8000682:	4b07      	ldr	r3, [pc, #28]	@ (80006a0 <HAL_ADC_MspInit+0x40>)
 8000684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800068e:	bf00      	nop
 8000690:	3714      	adds	r7, #20
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	40012000 	.word	0x40012000
 80006a0:	40023800 	.word	0x40023800

080006a4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80006a8:	4b06      	ldr	r3, [pc, #24]	@ (80006c4 <MX_CRC_Init+0x20>)
 80006aa:	4a07      	ldr	r2, [pc, #28]	@ (80006c8 <MX_CRC_Init+0x24>)
 80006ac:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_CRC_Init+0x20>)
 80006b0:	f002 f8d4 	bl	800285c <HAL_CRC_Init>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80006ba:	f000 fec9 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	200005d0 	.word	0x200005d0
 80006c8:	40023000 	.word	0x40023000

080006cc <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b085      	sub	sp, #20
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a0b      	ldr	r2, [pc, #44]	@ (8000708 <HAL_CRC_MspInit+0x3c>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d10d      	bne.n	80006fa <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80006de:	2300      	movs	r3, #0
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	4b0a      	ldr	r3, [pc, #40]	@ (800070c <HAL_CRC_MspInit+0x40>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	4a09      	ldr	r2, [pc, #36]	@ (800070c <HAL_CRC_MspInit+0x40>)
 80006e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80006ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ee:	4b07      	ldr	r3, [pc, #28]	@ (800070c <HAL_CRC_MspInit+0x40>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80006fa:	bf00      	nop
 80006fc:	3714      	adds	r7, #20
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	40023000 	.word	0x40023000
 800070c:	40023800 	.word	0x40023800

08000710 <MX_DMA_Init>:
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  *   hdma_memtomem_dma2_stream2
  */
void MX_DMA_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000716:	2300      	movs	r3, #0
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	4b55      	ldr	r3, [pc, #340]	@ (8000870 <MX_DMA_Init+0x160>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	4a54      	ldr	r2, [pc, #336]	@ (8000870 <MX_DMA_Init+0x160>)
 8000720:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000724:	6313      	str	r3, [r2, #48]	@ 0x30
 8000726:	4b52      	ldr	r3, [pc, #328]	@ (8000870 <MX_DMA_Init+0x160>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000732:	2300      	movs	r3, #0
 8000734:	603b      	str	r3, [r7, #0]
 8000736:	4b4e      	ldr	r3, [pc, #312]	@ (8000870 <MX_DMA_Init+0x160>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	4a4d      	ldr	r2, [pc, #308]	@ (8000870 <MX_DMA_Init+0x160>)
 800073c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000740:	6313      	str	r3, [r2, #48]	@ 0x30
 8000742:	4b4b      	ldr	r3, [pc, #300]	@ (8000870 <MX_DMA_Init+0x160>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 800074e:	4b49      	ldr	r3, [pc, #292]	@ (8000874 <MX_DMA_Init+0x164>)
 8000750:	4a49      	ldr	r2, [pc, #292]	@ (8000878 <MX_DMA_Init+0x168>)
 8000752:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 8000754:	4b47      	ldr	r3, [pc, #284]	@ (8000874 <MX_DMA_Init+0x164>)
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800075a:	4b46      	ldr	r3, [pc, #280]	@ (8000874 <MX_DMA_Init+0x164>)
 800075c:	2280      	movs	r2, #128	@ 0x80
 800075e:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 8000760:	4b44      	ldr	r3, [pc, #272]	@ (8000874 <MX_DMA_Init+0x164>)
 8000762:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000766:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 8000768:	4b42      	ldr	r3, [pc, #264]	@ (8000874 <MX_DMA_Init+0x164>)
 800076a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800076e:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000770:	4b40      	ldr	r3, [pc, #256]	@ (8000874 <MX_DMA_Init+0x164>)
 8000772:	2200      	movs	r2, #0
 8000774:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000776:	4b3f      	ldr	r3, [pc, #252]	@ (8000874 <MX_DMA_Init+0x164>)
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 800077c:	4b3d      	ldr	r3, [pc, #244]	@ (8000874 <MX_DMA_Init+0x164>)
 800077e:	2200      	movs	r2, #0
 8000780:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000782:	4b3c      	ldr	r3, [pc, #240]	@ (8000874 <MX_DMA_Init+0x164>)
 8000784:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000788:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800078a:	4b3a      	ldr	r3, [pc, #232]	@ (8000874 <MX_DMA_Init+0x164>)
 800078c:	2204      	movs	r2, #4
 800078e:	625a      	str	r2, [r3, #36]	@ 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000790:	4b38      	ldr	r3, [pc, #224]	@ (8000874 <MX_DMA_Init+0x164>)
 8000792:	2203      	movs	r2, #3
 8000794:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8000796:	4b37      	ldr	r3, [pc, #220]	@ (8000874 <MX_DMA_Init+0x164>)
 8000798:	2200      	movs	r2, #0
 800079a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800079c:	4b35      	ldr	r3, [pc, #212]	@ (8000874 <MX_DMA_Init+0x164>)
 800079e:	2200      	movs	r2, #0
 80007a0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 80007a2:	4834      	ldr	r0, [pc, #208]	@ (8000874 <MX_DMA_Init+0x164>)
 80007a4:	f002 f884 	bl	80028b0 <HAL_DMA_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_DMA_Init+0xa2>
  {
    Error_Handler();
 80007ae:	f000 fe4f 	bl	8001450 <Error_Handler>
  }

  /* Configure DMA request hdma_memtomem_dma2_stream2 on DMA2_Stream2 */
  hdma_memtomem_dma2_stream2.Instance = DMA2_Stream2;
 80007b2:	4b32      	ldr	r3, [pc, #200]	@ (800087c <MX_DMA_Init+0x16c>)
 80007b4:	4a32      	ldr	r2, [pc, #200]	@ (8000880 <MX_DMA_Init+0x170>)
 80007b6:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream2.Init.Channel = DMA_CHANNEL_0;
 80007b8:	4b30      	ldr	r3, [pc, #192]	@ (800087c <MX_DMA_Init+0x16c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 80007be:	4b2f      	ldr	r3, [pc, #188]	@ (800087c <MX_DMA_Init+0x16c>)
 80007c0:	2280      	movs	r2, #128	@ 0x80
 80007c2:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream2.Init.PeriphInc = DMA_PINC_ENABLE;
 80007c4:	4b2d      	ldr	r3, [pc, #180]	@ (800087c <MX_DMA_Init+0x16c>)
 80007c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007ca:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream2.Init.MemInc = DMA_MINC_ENABLE;
 80007cc:	4b2b      	ldr	r3, [pc, #172]	@ (800087c <MX_DMA_Init+0x16c>)
 80007ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007d2:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007d4:	4b29      	ldr	r3, [pc, #164]	@ (800087c <MX_DMA_Init+0x16c>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007da:	4b28      	ldr	r3, [pc, #160]	@ (800087c <MX_DMA_Init+0x16c>)
 80007dc:	2200      	movs	r2, #0
 80007de:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream2.Init.Mode = DMA_NORMAL;
 80007e0:	4b26      	ldr	r3, [pc, #152]	@ (800087c <MX_DMA_Init+0x16c>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream2.Init.Priority = DMA_PRIORITY_MEDIUM;
 80007e6:	4b25      	ldr	r3, [pc, #148]	@ (800087c <MX_DMA_Init+0x16c>)
 80007e8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007ec:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80007ee:	4b23      	ldr	r3, [pc, #140]	@ (800087c <MX_DMA_Init+0x16c>)
 80007f0:	2204      	movs	r2, #4
 80007f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hdma_memtomem_dma2_stream2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80007f4:	4b21      	ldr	r3, [pc, #132]	@ (800087c <MX_DMA_Init+0x16c>)
 80007f6:	2203      	movs	r2, #3
 80007f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma_memtomem_dma2_stream2.Init.MemBurst = DMA_MBURST_SINGLE;
 80007fa:	4b20      	ldr	r3, [pc, #128]	@ (800087c <MX_DMA_Init+0x16c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma_memtomem_dma2_stream2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000800:	4b1e      	ldr	r3, [pc, #120]	@ (800087c <MX_DMA_Init+0x16c>)
 8000802:	2200      	movs	r2, #0
 8000804:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream2) != HAL_OK)
 8000806:	481d      	ldr	r0, [pc, #116]	@ (800087c <MX_DMA_Init+0x16c>)
 8000808:	f002 f852 	bl	80028b0 <HAL_DMA_Init>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <MX_DMA_Init+0x106>
  {
    Error_Handler();
 8000812:	f000 fe1d 	bl	8001450 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000816:	2200      	movs	r2, #0
 8000818:	2105      	movs	r1, #5
 800081a:	200c      	movs	r0, #12
 800081c:	f001 ffc2 	bl	80027a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000820:	200c      	movs	r0, #12
 8000822:	f001 ffeb 	bl	80027fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8000826:	2200      	movs	r2, #0
 8000828:	2105      	movs	r1, #5
 800082a:	200f      	movs	r0, #15
 800082c:	f001 ffba 	bl	80027a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000830:	200f      	movs	r0, #15
 8000832:	f001 ffe3 	bl	80027fc <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2105      	movs	r1, #5
 800083a:	2010      	movs	r0, #16
 800083c:	f001 ffb2 	bl	80027a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000840:	2010      	movs	r0, #16
 8000842:	f001 ffdb 	bl	80027fc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2105      	movs	r1, #5
 800084a:	2039      	movs	r0, #57	@ 0x39
 800084c:	f001 ffaa 	bl	80027a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000850:	2039      	movs	r0, #57	@ 0x39
 8000852:	f001 ffd3 	bl	80027fc <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8000856:	2200      	movs	r2, #0
 8000858:	2105      	movs	r1, #5
 800085a:	2045      	movs	r0, #69	@ 0x45
 800085c:	f001 ffa2 	bl	80027a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000860:	2045      	movs	r0, #69	@ 0x45
 8000862:	f001 ffcb 	bl	80027fc <HAL_NVIC_EnableIRQ>

}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40023800 	.word	0x40023800
 8000874:	200005d8 	.word	0x200005d8
 8000878:	40026410 	.word	0x40026410
 800087c:	20000638 	.word	0x20000638
 8000880:	40026440 	.word	0x40026440

08000884 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000888:	4a0c      	ldr	r2, [pc, #48]	@ (80008bc <MX_FREERTOS_Init+0x38>)
 800088a:	2100      	movs	r1, #0
 800088c:	480c      	ldr	r0, [pc, #48]	@ (80008c0 <MX_FREERTOS_Init+0x3c>)
 800088e:	f00f faa6 	bl	800fdde <osThreadNew>
 8000892:	4603      	mov	r3, r0
 8000894:	4a0b      	ldr	r2, [pc, #44]	@ (80008c4 <MX_FREERTOS_Init+0x40>)
 8000896:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  LED_TaskHandle = osThreadNew(Start_LED_Task, NULL, &LED_Task_attributes);
 8000898:	4a0b      	ldr	r2, [pc, #44]	@ (80008c8 <MX_FREERTOS_Init+0x44>)
 800089a:	2100      	movs	r1, #0
 800089c:	480b      	ldr	r0, [pc, #44]	@ (80008cc <MX_FREERTOS_Init+0x48>)
 800089e:	f00f fa9e 	bl	800fdde <osThreadNew>
 80008a2:	4603      	mov	r3, r0
 80008a4:	4a0a      	ldr	r2, [pc, #40]	@ (80008d0 <MX_FREERTOS_Init+0x4c>)
 80008a6:	6013      	str	r3, [r2, #0]
  KeyScan_TaskHandle = osThreadNew(Start_KeyScan_Task, NULL, &KeyScan_Task_attributes);
 80008a8:	4a0a      	ldr	r2, [pc, #40]	@ (80008d4 <MX_FREERTOS_Init+0x50>)
 80008aa:	2100      	movs	r1, #0
 80008ac:	480a      	ldr	r0, [pc, #40]	@ (80008d8 <MX_FREERTOS_Init+0x54>)
 80008ae:	f00f fa96 	bl	800fdde <osThreadNew>
 80008b2:	4603      	mov	r3, r0
 80008b4:	4a09      	ldr	r2, [pc, #36]	@ (80008dc <MX_FREERTOS_Init+0x58>)
 80008b6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80008b8:	bf00      	nop
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	0801e390 	.word	0x0801e390
 80008c0:	080008e1 	.word	0x080008e1
 80008c4:	20000778 	.word	0x20000778
 80008c8:	0801e348 	.word	0x0801e348
 80008cc:	08000965 	.word	0x08000965
 80008d0:	20000770 	.word	0x20000770
 80008d4:	0801e36c 	.word	0x0801e36c
 80008d8:	080009e5 	.word	0x080009e5
 80008dc:	20000774 	.word	0x20000774

080008e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	static TickType_t lasttick;
	// static uint8_t KeyHidReportFull[KeyHidReportLen+1] = {0};
  static uint8_t ConHidReportFull[ConHidReportLen+1] = {0};
  static uint8_t LastReport = 0;
  volatile uint8_t i = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	73fb      	strb	r3, [r7, #15]

  MX_USB_DEVICE_Init();
 80008ec:	f00d f8a0 	bl	800da30 <MX_USB_DEVICE_Init>
  ComposedHidReport[0] = KeyHidReportID;
 80008f0:	4b17      	ldr	r3, [pc, #92]	@ (8000950 <StartDefaultTask+0x70>)
 80008f2:	2201      	movs	r2, #1
 80008f4:	701a      	strb	r2, [r3, #0]
  ConHidReportFull[0] = ConHidReportID;
 80008f6:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <StartDefaultTask+0x74>)
 80008f8:	2203      	movs	r2, #3
 80008fa:	701a      	strb	r2, [r3, #0]

  lasttick = xTaskGetTickCount();
 80008fc:	f011 f8b0 	bl	8011a60 <xTaskGetTickCount>
 8000900:	4603      	mov	r3, r0
 8000902:	4a15      	ldr	r2, [pc, #84]	@ (8000958 <StartDefaultTask+0x78>)
 8000904:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  for(;;)
  {
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 8000906:	2101      	movs	r1, #1
 8000908:	4813      	ldr	r0, [pc, #76]	@ (8000958 <StartDefaultTask+0x78>)
 800090a:	f010 fedf 	bl	80116cc <vTaskDelayUntil>

    // 发送媒体键
    if (ComposedHidReport[ConHidReportOffset+1] != LastReport)
 800090e:	4b10      	ldr	r3, [pc, #64]	@ (8000950 <StartDefaultTask+0x70>)
 8000910:	7c5a      	ldrb	r2, [r3, #17]
 8000912:	4b12      	ldr	r3, [pc, #72]	@ (800095c <StartDefaultTask+0x7c>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	429a      	cmp	r2, r3
 8000918:	d011      	beq.n	800093e <StartDefaultTask+0x5e>
    {
      memcpy(&ConHidReportFull[1], &ComposedHidReport[ConHidReportOffset+1], ConHidReportLen);
 800091a:	4b0d      	ldr	r3, [pc, #52]	@ (8000950 <StartDefaultTask+0x70>)
 800091c:	7c5a      	ldrb	r2, [r3, #17]
 800091e:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <StartDefaultTask+0x74>)
 8000920:	705a      	strb	r2, [r3, #1]
      while (USBD_CUSTOM_HID_SendReport(&hUsbDevice, ConHidReportFull, ConHidReportLen+1)!=USBD_OK);
 8000922:	bf00      	nop
 8000924:	2202      	movs	r2, #2
 8000926:	490b      	ldr	r1, [pc, #44]	@ (8000954 <StartDefaultTask+0x74>)
 8000928:	480d      	ldr	r0, [pc, #52]	@ (8000960 <StartDefaultTask+0x80>)
 800092a:	f00f f837 	bl	800f99c <USBD_CUSTOM_HID_SendReport>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d1f7      	bne.n	8000924 <StartDefaultTask+0x44>
      LastReport = ConHidReportFull[1];
 8000934:	4b07      	ldr	r3, [pc, #28]	@ (8000954 <StartDefaultTask+0x74>)
 8000936:	785a      	ldrb	r2, [r3, #1]
 8000938:	4b08      	ldr	r3, [pc, #32]	@ (800095c <StartDefaultTask+0x7c>)
 800093a:	701a      	strb	r2, [r3, #0]
      continue;
 800093c:	e006      	b.n	800094c <StartDefaultTask+0x6c>
    }

    // 发送键盘按键
    USBD_CUSTOM_HID_SendReport(&hUsbDevice, ComposedHidReport, KeyHidReportLen+1);
 800093e:	2211      	movs	r2, #17
 8000940:	4903      	ldr	r1, [pc, #12]	@ (8000950 <StartDefaultTask+0x70>)
 8000942:	4807      	ldr	r0, [pc, #28]	@ (8000960 <StartDefaultTask+0x80>)
 8000944:	f00f f82a 	bl	800f99c <USBD_CUSTOM_HID_SendReport>

    // 如果usart缓冲区不空则发送；
    zuart_tx_process();
 8000948:	f000 f9de 	bl	8000d08 <zuart_tx_process>
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 800094c:	e7db      	b.n	8000906 <StartDefaultTask+0x26>
 800094e:	bf00      	nop
 8000950:	20000698 	.word	0x20000698
 8000954:	2000077c 	.word	0x2000077c
 8000958:	20000780 	.word	0x20000780
 800095c:	20000784 	.word	0x20000784
 8000960:	2000968c 	.word	0x2000968c

08000964 <Start_LED_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void Start_LED_Task(void *argument)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af02      	add	r7, sp, #8
 800096a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_LED_Task */

  HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin, GPIO_PIN_RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	2140      	movs	r1, #64	@ 0x40
 8000970:	4818      	ldr	r0, [pc, #96]	@ (80009d4 <Start_LED_Task+0x70>)
 8000972:	f003 f9b1 	bl	8003cd8 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 8000976:	2140      	movs	r1, #64	@ 0x40
 8000978:	4816      	ldr	r0, [pc, #88]	@ (80009d4 <Start_LED_Task+0x70>)
 800097a:	f003 f9d9 	bl	8003d30 <HAL_GPIO_TogglePin>
    // CDC_Transmit(0,dat,4);
    //HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
    if(LED2_Blink_Int == LED2_Blink_OFF){
 800097e:	4b16      	ldr	r3, [pc, #88]	@ (80009d8 <Start_LED_Task+0x74>)
 8000980:	881b      	ldrh	r3, [r3, #0]
 8000982:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000986:	4293      	cmp	r3, r2
 8000988:	d109      	bne.n	800099e <Start_LED_Task+0x3a>
      HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 800098a:	2201      	movs	r2, #1
 800098c:	2140      	movs	r1, #64	@ 0x40
 800098e:	4811      	ldr	r0, [pc, #68]	@ (80009d4 <Start_LED_Task+0x70>)
 8000990:	f003 f9a2 	bl	8003cd8 <HAL_GPIO_WritePin>
      osDelay(1000);
 8000994:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000998:	f00f fab3 	bl	800ff02 <osDelay>
      continue;
 800099c:	e019      	b.n	80009d2 <Start_LED_Task+0x6e>
    }

    osDelay((uint32_t)LED2_Blink_Int);
 800099e:	4b0e      	ldr	r3, [pc, #56]	@ (80009d8 <Start_LED_Task+0x74>)
 80009a0:	881b      	ldrh	r3, [r3, #0]
 80009a2:	4618      	mov	r0, r3
 80009a4:	f00f faad 	bl	800ff02 <osDelay>


    if (if_show_pic){
 80009a8:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <Start_LED_Task+0x78>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d00d      	beq.n	80009cc <Start_LED_Task+0x68>
        LCD_ShowPicture(0,10,240,91,gImage_DOG);
 80009b0:	4b0b      	ldr	r3, [pc, #44]	@ (80009e0 <Start_LED_Task+0x7c>)
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	235b      	movs	r3, #91	@ 0x5b
 80009b6:	22f0      	movs	r2, #240	@ 0xf0
 80009b8:	210a      	movs	r1, #10
 80009ba:	2000      	movs	r0, #0
 80009bc:	f00b f958 	bl	800bc70 <LCD_ShowPicture>
        if_show_pic = 0;
 80009c0:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <Start_LED_Task+0x78>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	701a      	strb	r2, [r3, #0]
        DRAW_FRAME(0);
 80009c6:	2000      	movs	r0, #0
 80009c8:	f000 f832 	bl	8000a30 <DRAW_FRAME>
    }

    DRAW_DATA(0);
 80009cc:	2000      	movs	r0, #0
 80009ce:	f000 f891 	bl	8000af4 <DRAW_DATA>
    HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 80009d2:	e7d0      	b.n	8000976 <Start_LED_Task+0x12>
 80009d4:	40020000 	.word	0x40020000
 80009d8:	2000000e 	.word	0x2000000e
 80009dc:	20000000 	.word	0x20000000
 80009e0:	080138a8 	.word	0x080138a8

080009e4 <Start_KeyScan_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void Start_KeyScan_Task(void *argument)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_KeyScan_Task */
  static TickType_t lasttick;
  static uint8_t ScanCount = 0;

  lasttick = xTaskGetTickCount();
 80009ec:	f011 f838 	bl	8011a60 <xTaskGetTickCount>
 80009f0:	4603      	mov	r3, r0
 80009f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000a24 <Start_KeyScan_Task+0x40>)
 80009f4:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  for(;;)
  {
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 80009f6:	2101      	movs	r1, #1
 80009f8:	480a      	ldr	r0, [pc, #40]	@ (8000a24 <Start_KeyScan_Task+0x40>)
 80009fa:	f010 fe67 	bl	80116cc <vTaskDelayUntil>

    /* 每轮扫描扫描 ScanCountPerms 次 */
    for ( ScanCount = 0; ScanCount < ScanCountPerms; ScanCount++)
 80009fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000a28 <Start_KeyScan_Task+0x44>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	701a      	strb	r2, [r3, #0]
 8000a04:	e008      	b.n	8000a18 <Start_KeyScan_Task+0x34>
    {
      SingleScan(&ComposedHidReport[1]);// 每轮扫描大概需要 1/10 ms
 8000a06:	4809      	ldr	r0, [pc, #36]	@ (8000a2c <Start_KeyScan_Task+0x48>)
 8000a08:	f00b fb18 	bl	800c03c <SingleScan>
    for ( ScanCount = 0; ScanCount < ScanCountPerms; ScanCount++)
 8000a0c:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <Start_KeyScan_Task+0x44>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	3301      	adds	r3, #1
 8000a12:	b2da      	uxtb	r2, r3
 8000a14:	4b04      	ldr	r3, [pc, #16]	@ (8000a28 <Start_KeyScan_Task+0x44>)
 8000a16:	701a      	strb	r2, [r3, #0]
 8000a18:	4b03      	ldr	r3, [pc, #12]	@ (8000a28 <Start_KeyScan_Task+0x44>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	d9f2      	bls.n	8000a06 <Start_KeyScan_Task+0x22>
    vTaskDelayUntil(&lasttick, 0x01U); // 每隔 1ms 扫描一次
 8000a20:	e7e9      	b.n	80009f6 <Start_KeyScan_Task+0x12>
 8000a22:	bf00      	nop
 8000a24:	20000788 	.word	0x20000788
 8000a28:	2000078c 	.word	0x2000078c
 8000a2c:	20000699 	.word	0x20000699

08000a30 <DRAW_FRAME>:
#define FRAME_COLOR_0 GRAYBLUE
#define CMD_IN_COLOR (HEX_DISP) ? BLUE:GREEN
#define CMD_OUT_COLOR (HEX_DISP) ? MAGENTA:RED

void DRAW_FRAME(uint8_t mode)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b086      	sub	sp, #24
 8000a34:	af04      	add	r7, sp, #16
 8000a36:	4603      	mov	r3, r0
 8000a38:	71fb      	strb	r3, [r7, #7]
  // uint8_t pos;

  switch (mode)
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d14e      	bne.n	8000ade <DRAW_FRAME+0xae>
  {
    case 0:
      /* 进出指令框 */
      LCD_DrawLine(0,MODE_0_START_X, 240,MODE_0_START_X, FRAME_COLOR_0);      // 命令行下方横线
 8000a40:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a44:	9300      	str	r3, [sp, #0]
 8000a46:	23ff      	movs	r3, #255	@ 0xff
 8000a48:	22f0      	movs	r2, #240	@ 0xf0
 8000a4a:	21ff      	movs	r1, #255	@ 0xff
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	f00a fe8a 	bl	800b766 <LCD_DrawLine>
      LCD_DrawLine(0,DOG_END+2, 240,DOG_END+2, FRAME_COLOR_0);                // 命令行顶横线
 8000a52:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a56:	9300      	str	r3, [sp, #0]
 8000a58:	2367      	movs	r3, #103	@ 0x67
 8000a5a:	22f0      	movs	r2, #240	@ 0xf0
 8000a5c:	2167      	movs	r1, #103	@ 0x67
 8000a5e:	2000      	movs	r0, #0
 8000a60:	f00a fe81 	bl	800b766 <LCD_DrawLine>
      LCD_DrawLine(0,DOG_END+2, 0,MODE_0_START_X - 1, FRAME_COLOR_0);         // 命令行左侧横线
 8000a64:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a68:	9300      	str	r3, [sp, #0]
 8000a6a:	23fe      	movs	r3, #254	@ 0xfe
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2167      	movs	r1, #103	@ 0x67
 8000a70:	2000      	movs	r0, #0
 8000a72:	f00a fe78 	bl	800b766 <LCD_DrawLine>
      LCD_DrawLine(239,DOG_END+2, 239,MODE_0_START_X - 1, FRAME_COLOR_0);     // 命令行右侧横线
 8000a76:	f245 4358 	movw	r3, #21592	@ 0x5458
 8000a7a:	9300      	str	r3, [sp, #0]
 8000a7c:	23fe      	movs	r3, #254	@ 0xfe
 8000a7e:	22ef      	movs	r2, #239	@ 0xef
 8000a80:	2167      	movs	r1, #103	@ 0x67
 8000a82:	20ef      	movs	r0, #239	@ 0xef
 8000a84:	f00a fe6f 	bl	800b766 <LCD_DrawLine>

      /* 串口参数显示 */
      LCD_ShowString(20,MODE_0_START_X+3,"BaudRate:",WHITE,BLACK,24,0);// 字高24
 8000a88:	2300      	movs	r3, #0
 8000a8a:	9302      	str	r3, [sp, #8]
 8000a8c:	2318      	movs	r3, #24
 8000a8e:	9301      	str	r3, [sp, #4]
 8000a90:	2300      	movs	r3, #0
 8000a92:	9300      	str	r3, [sp, #0]
 8000a94:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a98:	4a13      	ldr	r2, [pc, #76]	@ (8000ae8 <DRAW_FRAME+0xb8>)
 8000a9a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000a9e:	2014      	movs	r0, #20
 8000aa0:	f00a ffc6 	bl	800ba30 <LCD_ShowString>
      LCD_ShowString(30,MODE_0_START_X+27,"TX:",WHITE,BLACK,16,0);// 字高16
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	9302      	str	r3, [sp, #8]
 8000aa8:	2310      	movs	r3, #16
 8000aaa:	9301      	str	r3, [sp, #4]
 8000aac:	2300      	movs	r3, #0
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8000aec <DRAW_FRAME+0xbc>)
 8000ab6:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000aba:	201e      	movs	r0, #30
 8000abc:	f00a ffb8 	bl	800ba30 <LCD_ShowString>
      LCD_ShowString(133,MODE_0_START_X+27,"RX:",WHITE,BLACK,16,0);// 字高16
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	9302      	str	r3, [sp, #8]
 8000ac4:	2310      	movs	r3, #16
 8000ac6:	9301      	str	r3, [sp, #4]
 8000ac8:	2300      	movs	r3, #0
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ad0:	4a07      	ldr	r2, [pc, #28]	@ (8000af0 <DRAW_FRAME+0xc0>)
 8000ad2:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000ad6:	2085      	movs	r0, #133	@ 0x85
 8000ad8:	f00a ffaa 	bl	800ba30 <LCD_ShowString>
      break;
 8000adc:	e000      	b.n	8000ae0 <DRAW_FRAME+0xb0>

    default:
      break;
 8000ade:	bf00      	nop
  }

}
 8000ae0:	bf00      	nop
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	0801335c 	.word	0x0801335c
 8000aec:	08013368 	.word	0x08013368
 8000af0:	0801336c 	.word	0x0801336c

08000af4 <DRAW_DATA>:

void DRAW_DATA(uint8_t mode)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08e      	sub	sp, #56	@ 0x38
 8000af8:	af04      	add	r7, sp, #16
 8000afa:	4603      	mov	r3, r0
 8000afc:	71fb      	strb	r3, [r7, #7]
  uint8_t pos, i;
  uint8_t temp_word[3*MAX_DISP_HEX+4] = {'\0'}; //! 需要保证这个长度至少为 (3 * MAX_DISP_HEX + 4)才能保证正常刷新
 8000afe:	f107 0308 	add.w	r3, r7, #8
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]
 8000b0c:	611a      	str	r2, [r3, #16]
 8000b0e:	615a      	str	r2, [r3, #20]
 8000b10:	619a      	str	r2, [r3, #24]

  extern _Bool HEX_DISP; // 当前是否按照16进制格式显示

  switch (mode)
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	f040 80df 	bne.w	8000cd8 <DRAW_DATA+0x1e4>
  {
    case 0x00:
      LCD_ShowIntNum(129, MODE_0_START_X+3, huart6.Init.BaudRate, 7, WHITE, BLACK, 24);
 8000b1a:	4b72      	ldr	r3, [pc, #456]	@ (8000ce4 <DRAW_DATA+0x1f0>)
 8000b1c:	685a      	ldr	r2, [r3, #4]
 8000b1e:	2318      	movs	r3, #24
 8000b20:	9302      	str	r3, [sp, #8]
 8000b22:	2300      	movs	r3, #0
 8000b24:	9301      	str	r3, [sp, #4]
 8000b26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b2a:	9300      	str	r3, [sp, #0]
 8000b2c:	2307      	movs	r3, #7
 8000b2e:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000b32:	2081      	movs	r0, #129	@ 0x81
 8000b34:	f00b f822 	bl	800bb7c <LCD_ShowIntNum>
      LCD_ShowIntNum(54, MODE_0_START_X+27, TX_CNT, 5, WHITE, BLACK, 16);
 8000b38:	4b6b      	ldr	r3, [pc, #428]	@ (8000ce8 <DRAW_DATA+0x1f4>)
 8000b3a:	881b      	ldrh	r3, [r3, #0]
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	2310      	movs	r3, #16
 8000b40:	9302      	str	r3, [sp, #8]
 8000b42:	2300      	movs	r3, #0
 8000b44:	9301      	str	r3, [sp, #4]
 8000b46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b4a:	9300      	str	r3, [sp, #0]
 8000b4c:	2305      	movs	r3, #5
 8000b4e:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000b52:	2036      	movs	r0, #54	@ 0x36
 8000b54:	f00b f812 	bl	800bb7c <LCD_ShowIntNum>
      LCD_ShowIntNum(157, MODE_0_START_X+27, RX_CNT, 5, WHITE, BLACK, 16);
 8000b58:	4b64      	ldr	r3, [pc, #400]	@ (8000cec <DRAW_DATA+0x1f8>)
 8000b5a:	881b      	ldrh	r3, [r3, #0]
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	2310      	movs	r3, #16
 8000b60:	9302      	str	r3, [sp, #8]
 8000b62:	2300      	movs	r3, #0
 8000b64:	9301      	str	r3, [sp, #4]
 8000b66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	2305      	movs	r3, #5
 8000b6e:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 8000b72:	209d      	movs	r0, #157	@ 0x9d
 8000b74:	f00b f802 	bl	800bb7c <LCD_ShowIntNum>

      // LCD_Fill(1,DOG_END+3,238,MODE_0_START_X-1,BLACK);
      /* 进出指令显示 */
      for ( i = 0; i < MAX_DISP_ROW; i++)
 8000b78:	2300      	movs	r3, #0
 8000b7a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000b7e:	e0a5      	b.n	8000ccc <DRAW_DATA+0x1d8>
      {
        if (i > CMD_POINTER-1){
 8000b80:	4b5b      	ldr	r3, [pc, #364]	@ (8000cf0 <DRAW_DATA+0x1fc>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	d309      	bcc.n	8000ba0 <DRAW_DATA+0xac>
          pos = MAX_DISP_ROW - i - 1 + CMD_POINTER;
 8000b8c:	4b58      	ldr	r3, [pc, #352]	@ (8000cf0 <DRAW_DATA+0x1fc>)
 8000b8e:	781a      	ldrb	r2, [r3, #0]
 8000b90:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	3306      	adds	r3, #6
 8000b9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000b9e:	e008      	b.n	8000bb2 <DRAW_DATA+0xbe>
        }
        else{
          pos = CMD_POINTER - i - 1;
 8000ba0:	4b53      	ldr	r3, [pc, #332]	@ (8000cf0 <DRAW_DATA+0x1fc>)
 8000ba2:	781a      	ldrb	r2, [r3, #0]
 8000ba4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	3b01      	subs	r3, #1
 8000bae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (CMD_DIR[pos] != 0)
 8000bb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bb6:	4a4f      	ldr	r2, [pc, #316]	@ (8000cf4 <DRAW_DATA+0x200>)
 8000bb8:	5cd3      	ldrb	r3, [r2, r3]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d07e      	beq.n	8000cbc <DRAW_DATA+0x1c8>
        {
          if (HEX_DISP)
 8000bbe:	4b4e      	ldr	r3, [pc, #312]	@ (8000cf8 <DRAW_DATA+0x204>)
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d03e      	beq.n	8000c44 <DRAW_DATA+0x150>
          {
            memset(temp_word, ' ', sizeof(temp_word)-1);
 8000bc6:	f107 0308 	add.w	r3, r7, #8
 8000bca:	221b      	movs	r2, #27
 8000bcc:	2120      	movs	r1, #32
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f011 ff26 	bl	8012a20 <memset>
            temp_word[0] = '\0';
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	723b      	strb	r3, [r7, #8]
            for (uint8_t j = 0; j < MAX_DISP_HEX + 1; j++)
 8000bd8:	2300      	movs	r3, #0
 8000bda:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8000bde:	e020      	b.n	8000c22 <DRAW_DATA+0x12e>
            {
              if(j+1 > CMD_LEN[pos] ) break;
 8000be0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000be4:	4a45      	ldr	r2, [pc, #276]	@ (8000cfc <DRAW_DATA+0x208>)
 8000be6:	5cd3      	ldrb	r3, [r2, r3]
 8000be8:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d21d      	bcs.n	8000c2c <DRAW_DATA+0x138>
              sprintf((char *) temp_word, "%s %02X",(char *) temp_word, CMD_BUFFER[pos][j]);
 8000bf0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000bf4:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8000bf8:	4841      	ldr	r0, [pc, #260]	@ (8000d00 <DRAW_DATA+0x20c>)
 8000bfa:	4613      	mov	r3, r2
 8000bfc:	009b      	lsls	r3, r3, #2
 8000bfe:	4413      	add	r3, r2
 8000c00:	009a      	lsls	r2, r3, #2
 8000c02:	4413      	add	r3, r2
 8000c04:	4403      	add	r3, r0
 8000c06:	440b      	add	r3, r1
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	f107 0208 	add.w	r2, r7, #8
 8000c0e:	f107 0008 	add.w	r0, r7, #8
 8000c12:	493c      	ldr	r1, [pc, #240]	@ (8000d04 <DRAW_DATA+0x210>)
 8000c14:	f011 fee2 	bl	80129dc <siprintf>
            for (uint8_t j = 0; j < MAX_DISP_HEX + 1; j++)
 8000c18:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8000c22:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000c26:	2b08      	cmp	r3, #8
 8000c28:	d9da      	bls.n	8000be0 <DRAW_DATA+0xec>
 8000c2a:	e000      	b.n	8000c2e <DRAW_DATA+0x13a>
              if(j+1 > CMD_LEN[pos] ) break;
 8000c2c:	bf00      	nop
            }
            temp_word[strlen((char *) temp_word)] = ' ';
 8000c2e:	f107 0308 	add.w	r3, r7, #8
 8000c32:	4618      	mov	r0, r3
 8000c34:	f7ff fad4 	bl	80001e0 <strlen>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	3328      	adds	r3, #40	@ 0x28
 8000c3c:	443b      	add	r3, r7
 8000c3e:	2220      	movs	r2, #32
 8000c40:	f803 2c20 	strb.w	r2, [r3, #-32]
          }

          LCD_ShowString_CL(2,                                             // x
 8000c44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000c48:	b29b      	uxth	r3, r3
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	0092      	lsls	r2, r2, #2
 8000c4e:	4413      	add	r3, r2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	3369      	adds	r3, #105	@ 0x69
 8000c56:	b299      	uxth	r1, r3
              DOG_END + 4 + 20*i,                                       // y
              (HEX_DISP) ? (const uint8_t *) &temp_word[1]:(const uint8_t *) CMD_BUFFER[pos],
 8000c58:	4b27      	ldr	r3, [pc, #156]	@ (8000cf8 <DRAW_DATA+0x204>)
 8000c5a:	781b      	ldrb	r3, [r3, #0]
          LCD_ShowString_CL(2,                                             // x
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d003      	beq.n	8000c68 <DRAW_DATA+0x174>
 8000c60:	f107 0308 	add.w	r3, r7, #8
 8000c64:	1c5a      	adds	r2, r3, #1
 8000c66:	e008      	b.n	8000c7a <DRAW_DATA+0x186>
              (HEX_DISP) ? (const uint8_t *) &temp_word[1]:(const uint8_t *) CMD_BUFFER[pos],
 8000c68:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
          LCD_ShowString_CL(2,                                             // x
 8000c6c:	4613      	mov	r3, r2
 8000c6e:	009b      	lsls	r3, r3, #2
 8000c70:	4413      	add	r3, r2
 8000c72:	009a      	lsls	r2, r3, #2
 8000c74:	4413      	add	r3, r2
 8000c76:	4a22      	ldr	r2, [pc, #136]	@ (8000d00 <DRAW_DATA+0x20c>)
 8000c78:	441a      	add	r2, r3
              (CMD_DIR[pos] == 1) ? CMD_IN_COLOR : CMD_OUT_COLOR ,      // 字符颜色
 8000c7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c7e:	481d      	ldr	r0, [pc, #116]	@ (8000cf4 <DRAW_DATA+0x200>)
 8000c80:	5cc3      	ldrb	r3, [r0, r3]
          LCD_ShowString_CL(2,                                             // x
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d108      	bne.n	8000c98 <DRAW_DATA+0x1a4>
              (CMD_DIR[pos] == 1) ? CMD_IN_COLOR : CMD_OUT_COLOR ,      // 字符颜色
 8000c86:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <DRAW_DATA+0x204>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
          LCD_ShowString_CL(2,                                             // x
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <DRAW_DATA+0x19e>
 8000c8e:	231f      	movs	r3, #31
 8000c90:	e00b      	b.n	8000caa <DRAW_DATA+0x1b6>
 8000c92:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8000c96:	e008      	b.n	8000caa <DRAW_DATA+0x1b6>
              (CMD_DIR[pos] == 1) ? CMD_IN_COLOR : CMD_OUT_COLOR ,      // 字符颜色
 8000c98:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <DRAW_DATA+0x204>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
          LCD_ShowString_CL(2,                                             // x
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d002      	beq.n	8000ca6 <DRAW_DATA+0x1b2>
 8000ca0:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8000ca4:	e001      	b.n	8000caa <DRAW_DATA+0x1b6>
 8000ca6:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000caa:	2000      	movs	r0, #0
 8000cac:	9002      	str	r0, [sp, #8]
 8000cae:	2010      	movs	r0, #16
 8000cb0:	9001      	str	r0, [sp, #4]
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	9000      	str	r0, [sp, #0]
 8000cb6:	2002      	movs	r0, #2
 8000cb8:	f00a feef 	bl	800ba9a <LCD_ShowString_CL>
              BLACK,16,0);
        }

        osDelay(1); // 每行刷新延迟一些来为按键服务
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	f00f f920 	bl	800ff02 <osDelay>
      for ( i = 0; i < MAX_DISP_ROW; i++)
 8000cc2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000ccc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000cd0:	2b06      	cmp	r3, #6
 8000cd2:	f67f af55 	bls.w	8000b80 <DRAW_DATA+0x8c>
      }
      break;
 8000cd6:	e000      	b.n	8000cda <DRAW_DATA+0x1e6>

    default:
      break;
 8000cd8:	bf00      	nop
  }
}
 8000cda:	bf00      	nop
 8000cdc:	3728      	adds	r7, #40	@ 0x28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	200049a8 	.word	0x200049a8
 8000ce8:	2000076c 	.word	0x2000076c
 8000cec:	2000076e 	.word	0x2000076e
 8000cf0:	2000076b 	.word	0x2000076b
 8000cf4:	20000764 	.word	0x20000764
 8000cf8:	20005016 	.word	0x20005016
 8000cfc:	2000075c 	.word	0x2000075c
 8000d00:	200006ac 	.word	0x200006ac
 8000d04:	08013370 	.word	0x08013370

08000d08 <zuart_tx_process>:

void zuart_tx_process(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
	extern uint8_t CMD_POINTER;

	extern uint16_t TX_CNT;

	HAL_StatusTypeDef ret, rett;
    if (!uart_busy && fifo_cnt > 0)
 8000d0e:	4b50      	ldr	r3, [pc, #320]	@ (8000e50 <zuart_tx_process+0x148>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8089 	bne.w	8000e2a <zuart_tx_process+0x122>
 8000d18:	4b4e      	ldr	r3, [pc, #312]	@ (8000e54 <zuart_tx_process+0x14c>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	f000 8084 	beq.w	8000e2a <zuart_tx_process+0x122>
    {
        uint8_t idx = fifo_r;
 8000d22:	4b4d      	ldr	r3, [pc, #308]	@ (8000e58 <zuart_tx_process+0x150>)
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	71fb      	strb	r3, [r7, #7]

        fifo_r = (fifo_r + 1) % MAX_CDC_DEPTH;
 8000d28:	4b4b      	ldr	r3, [pc, #300]	@ (8000e58 <zuart_tx_process+0x150>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	425a      	negs	r2, r3
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	b2d2      	uxtb	r2, r2
 8000d34:	bf58      	it	pl
 8000d36:	4253      	negpl	r3, r2
 8000d38:	b2da      	uxtb	r2, r3
 8000d3a:	4b47      	ldr	r3, [pc, #284]	@ (8000e58 <zuart_tx_process+0x150>)
 8000d3c:	701a      	strb	r2, [r3, #0]
        fifo_cnt--;
 8000d3e:	4b45      	ldr	r3, [pc, #276]	@ (8000e54 <zuart_tx_process+0x14c>)
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	3b01      	subs	r3, #1
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	4b43      	ldr	r3, [pc, #268]	@ (8000e54 <zuart_tx_process+0x14c>)
 8000d48:	701a      	strb	r2, [r3, #0]

        uart_busy = 1;
 8000d4a:	4b41      	ldr	r3, [pc, #260]	@ (8000e50 <zuart_tx_process+0x148>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]
        if (cdc_len[idx] == 0){
 8000d50:	79fb      	ldrb	r3, [r7, #7]
 8000d52:	4a42      	ldr	r2, [pc, #264]	@ (8000e5c <zuart_tx_process+0x154>)
 8000d54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d074      	beq.n	8000e46 <zuart_tx_process+0x13e>
        	return;
        }
        ret = HAL_UART_Transmit_DMA(&huart6,
                              cdc_fifo[idx],
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	019b      	lsls	r3, r3, #6
 8000d60:	4a3f      	ldr	r2, [pc, #252]	@ (8000e60 <zuart_tx_process+0x158>)
 8000d62:	1899      	adds	r1, r3, r2
        ret = HAL_UART_Transmit_DMA(&huart6,
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	4a3d      	ldr	r2, [pc, #244]	@ (8000e5c <zuart_tx_process+0x154>)
 8000d68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	483d      	ldr	r0, [pc, #244]	@ (8000e64 <zuart_tx_process+0x15c>)
 8000d70:	f007 fdd8 	bl	8008924 <HAL_UART_Transmit_DMA>
 8000d74:	4603      	mov	r3, r0
 8000d76:	71bb      	strb	r3, [r7, #6]
                              cdc_len[idx]);

        memset(CMD_BUFFER[CMD_POINTER], ' ' , MAX_DISP_LEN);    // 清屏，所以需要用空格填充
 8000d78:	4b3b      	ldr	r3, [pc, #236]	@ (8000e68 <zuart_tx_process+0x160>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4613      	mov	r3, r2
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	4413      	add	r3, r2
 8000d84:	009a      	lsls	r2, r3, #2
 8000d86:	4413      	add	r3, r2
 8000d88:	4a38      	ldr	r2, [pc, #224]	@ (8000e6c <zuart_tx_process+0x164>)
 8000d8a:	4413      	add	r3, r2
 8000d8c:	2218      	movs	r2, #24
 8000d8e:	2120      	movs	r1, #32
 8000d90:	4618      	mov	r0, r3
 8000d92:	f011 fe45 	bl	8012a20 <memset>
	    memcpy(CMD_BUFFER[CMD_POINTER],  cdc_fifo[idx], ((int) cdc_len[idx]>MAX_DISP_LEN) ? MAX_DISP_LEN:cdc_len[idx]);
 8000d96:	4b34      	ldr	r3, [pc, #208]	@ (8000e68 <zuart_tx_process+0x160>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	4413      	add	r3, r2
 8000da2:	009a      	lsls	r2, r3, #2
 8000da4:	4413      	add	r3, r2
 8000da6:	4a31      	ldr	r2, [pc, #196]	@ (8000e6c <zuart_tx_process+0x164>)
 8000da8:	1898      	adds	r0, r3, r2
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	019b      	lsls	r3, r3, #6
 8000dae:	4a2c      	ldr	r2, [pc, #176]	@ (8000e60 <zuart_tx_process+0x158>)
 8000db0:	1899      	adds	r1, r3, r2
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	4a29      	ldr	r2, [pc, #164]	@ (8000e5c <zuart_tx_process+0x154>)
 8000db6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dba:	2b18      	cmp	r3, #24
 8000dbc:	bf28      	it	cs
 8000dbe:	2318      	movcs	r3, #24
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	f011 fe60 	bl	8012a88 <memcpy>
	    CMD_DIR[CMD_POINTER] = 1;
 8000dc8:	4b27      	ldr	r3, [pc, #156]	@ (8000e68 <zuart_tx_process+0x160>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b28      	ldr	r3, [pc, #160]	@ (8000e70 <zuart_tx_process+0x168>)
 8000dd0:	2101      	movs	r1, #1
 8000dd2:	5499      	strb	r1, [r3, r2]
	    CMD_LEN[CMD_POINTER] = cdc_len[idx];
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	4a21      	ldr	r2, [pc, #132]	@ (8000e5c <zuart_tx_process+0x154>)
 8000dd8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8000ddc:	4b22      	ldr	r3, [pc, #136]	@ (8000e68 <zuart_tx_process+0x160>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	461a      	mov	r2, r3
 8000de2:	b2c9      	uxtb	r1, r1
 8000de4:	4b23      	ldr	r3, [pc, #140]	@ (8000e74 <zuart_tx_process+0x16c>)
 8000de6:	5499      	strb	r1, [r3, r2]
	    TX_CNT+=cdc_len[idx];
 8000de8:	79fb      	ldrb	r3, [r7, #7]
 8000dea:	4a1c      	ldr	r2, [pc, #112]	@ (8000e5c <zuart_tx_process+0x154>)
 8000dec:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000df0:	4b21      	ldr	r3, [pc, #132]	@ (8000e78 <zuart_tx_process+0x170>)
 8000df2:	881b      	ldrh	r3, [r3, #0]
 8000df4:	4413      	add	r3, r2
 8000df6:	b29a      	uxth	r2, r3
 8000df8:	4b1f      	ldr	r3, [pc, #124]	@ (8000e78 <zuart_tx_process+0x170>)
 8000dfa:	801a      	strh	r2, [r3, #0]
	    CMD_POINTER = (CMD_POINTER + 1) % MAX_DISP_ROW;
 8000dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e68 <zuart_tx_process+0x160>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	1c5a      	adds	r2, r3, #1
 8000e02:	4b1e      	ldr	r3, [pc, #120]	@ (8000e7c <zuart_tx_process+0x174>)
 8000e04:	fb83 1302 	smull	r1, r3, r3, r2
 8000e08:	4413      	add	r3, r2
 8000e0a:	1099      	asrs	r1, r3, #2
 8000e0c:	17d3      	asrs	r3, r2, #31
 8000e0e:	1ac9      	subs	r1, r1, r3
 8000e10:	460b      	mov	r3, r1
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	1ad1      	subs	r1, r2, r3
 8000e18:	b2ca      	uxtb	r2, r1
 8000e1a:	4b13      	ldr	r3, [pc, #76]	@ (8000e68 <zuart_tx_process+0x160>)
 8000e1c:	701a      	strb	r2, [r3, #0]

        if (ret != HAL_OK)
 8000e1e:	79bb      	ldrb	r3, [r7, #6]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d002      	beq.n	8000e2a <zuart_tx_process+0x122>
        {
        	rett = ret;
 8000e24:	79bb      	ldrb	r3, [r7, #6]
 8000e26:	717b      	strb	r3, [r7, #5]
        	return;
 8000e28:	e00e      	b.n	8000e48 <zuart_tx_process+0x140>
        }
    }

    if (uart_busy && huart6.gState != HAL_UART_STATE_BUSY_TX)
 8000e2a:	4b09      	ldr	r3, [pc, #36]	@ (8000e50 <zuart_tx_process+0x148>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d00a      	beq.n	8000e48 <zuart_tx_process+0x140>
 8000e32:	4b0c      	ldr	r3, [pc, #48]	@ (8000e64 <zuart_tx_process+0x15c>)
 8000e34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	2b21      	cmp	r3, #33	@ 0x21
 8000e3c:	d004      	beq.n	8000e48 <zuart_tx_process+0x140>
    {
        uart_busy = 0;
 8000e3e:	4b04      	ldr	r3, [pc, #16]	@ (8000e50 <zuart_tx_process+0x148>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	701a      	strb	r2, [r3, #0]
 8000e44:	e000      	b.n	8000e48 <zuart_tx_process+0x140>
        	return;
 8000e46:	bf00      	nop
    }
}
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	200094eb 	.word	0x200094eb
 8000e54:	200094ea 	.word	0x200094ea
 8000e58:	200094e9 	.word	0x200094e9
 8000e5c:	200092e8 	.word	0x200092e8
 8000e60:	200052e8 	.word	0x200052e8
 8000e64:	200049a8 	.word	0x200049a8
 8000e68:	2000076b 	.word	0x2000076b
 8000e6c:	200006ac 	.word	0x200006ac
 8000e70:	20000764 	.word	0x20000764
 8000e74:	2000075c 	.word	0x2000075c
 8000e78:	2000076c 	.word	0x2000076c
 8000e7c:	92492493 	.word	0x92492493

08000e80 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b08a      	sub	sp, #40	@ 0x28
 8000e84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e86:	f107 0314 	add.w	r3, r7, #20
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	609a      	str	r2, [r3, #8]
 8000e92:	60da      	str	r2, [r3, #12]
 8000e94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	613b      	str	r3, [r7, #16]
 8000e9a:	4b8b      	ldr	r3, [pc, #556]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9e:	4a8a      	ldr	r2, [pc, #552]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000ea0:	f043 0304 	orr.w	r3, r3, #4
 8000ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea6:	4b88      	ldr	r3, [pc, #544]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eaa:	f003 0304 	and.w	r3, r3, #4
 8000eae:	613b      	str	r3, [r7, #16]
 8000eb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	4b84      	ldr	r3, [pc, #528]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eba:	4a83      	ldr	r2, [pc, #524]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000ebc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec2:	4b81      	ldr	r3, [pc, #516]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60bb      	str	r3, [r7, #8]
 8000ed2:	4b7d      	ldr	r3, [pc, #500]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed6:	4a7c      	ldr	r2, [pc, #496]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ede:	4b7a      	ldr	r3, [pc, #488]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	f003 0301 	and.w	r3, r3, #1
 8000ee6:	60bb      	str	r3, [r7, #8]
 8000ee8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]
 8000eee:	4b76      	ldr	r3, [pc, #472]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a75      	ldr	r2, [pc, #468]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000ef4:	f043 0302 	orr.w	r3, r3, #2
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b73      	ldr	r3, [pc, #460]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f003 0302 	and.w	r3, r3, #2
 8000f02:	607b      	str	r3, [r7, #4]
 8000f04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	603b      	str	r3, [r7, #0]
 8000f0a:	4b6f      	ldr	r3, [pc, #444]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	4a6e      	ldr	r2, [pc, #440]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000f10:	f043 0308 	orr.w	r3, r3, #8
 8000f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f16:	4b6c      	ldr	r3, [pc, #432]	@ (80010c8 <MX_GPIO_Init+0x248>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1a:	f003 0308 	and.w	r3, r3, #8
 8000f1e:	603b      	str	r3, [r7, #0]
 8000f20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ROW4_Pin|ROW2_Pin, GPIO_PIN_SET);
 8000f22:	2201      	movs	r2, #1
 8000f24:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8000f28:	4868      	ldr	r0, [pc, #416]	@ (80010cc <MX_GPIO_Init+0x24c>)
 8000f2a:	f002 fed5 	bl	8003cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ROW5_Pin|LED1_Pin|LED2_Pin|ROW1_Pin, GPIO_PIN_SET);
 8000f2e:	2201      	movs	r2, #1
 8000f30:	f248 01c1 	movw	r1, #32961	@ 0x80c1
 8000f34:	4866      	ldr	r0, [pc, #408]	@ (80010d0 <MX_GPIO_Init+0x250>)
 8000f36:	f002 fecf 	bl	8003cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_14, GPIO_PIN_RESET);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 8000f40:	4864      	ldr	r0, [pc, #400]	@ (80010d4 <MX_GPIO_Init+0x254>)
 8000f42:	f002 fec9 	bl	8003cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f4c:	485f      	ldr	r0, [pc, #380]	@ (80010cc <MX_GPIO_Init+0x24c>)
 8000f4e:	f002 fec3 	bl	8003cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ROW3_GPIO_Port, ROW3_Pin, GPIO_PIN_SET);
 8000f52:	2201      	movs	r2, #1
 8000f54:	2120      	movs	r1, #32
 8000f56:	485f      	ldr	r0, [pc, #380]	@ (80010d4 <MX_GPIO_Init+0x254>)
 8000f58:	f002 febe 	bl	8003cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROW4_Pin;
 8000f5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f62:	2301      	movs	r3, #1
 8000f64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f66:	2301      	movs	r3, #1
 8000f68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ROW4_GPIO_Port, &GPIO_InitStruct);
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	4619      	mov	r1, r3
 8000f74:	4855      	ldr	r0, [pc, #340]	@ (80010cc <MX_GPIO_Init+0x24c>)
 8000f76:	f002 fafb 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PC3 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8000f7a:	f24c 033f 	movw	r3, #49215	@ 0xc03f
 8000f7e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f80:	2303      	movs	r3, #3
 8000f82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	484f      	ldr	r0, [pc, #316]	@ (80010cc <MX_GPIO_Init+0x24c>)
 8000f90:	f002 faee 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ROW5_Pin|ROW1_Pin;
 8000f94:	f248 0301 	movw	r3, #32769	@ 0x8001
 8000f98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa6:	f107 0314 	add.w	r3, r7, #20
 8000faa:	4619      	mov	r1, r3
 8000fac:	4848      	ldr	r0, [pc, #288]	@ (80010d0 <MX_GPIO_Init+0x250>)
 8000fae:	f002 fadf 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = COL5_Pin|COL4_Pin|COL1_Pin|COL2_Pin
 8000fb2:	233e      	movs	r3, #62	@ 0x3e
 8000fb4:	617b      	str	r3, [r7, #20]
                          |COL3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4842      	ldr	r0, [pc, #264]	@ (80010d0 <MX_GPIO_Init+0x250>)
 8000fc6:	f002 fad3 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000fca:	23c0      	movs	r3, #192	@ 0xc0
 8000fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000fce:	2311      	movs	r3, #17
 8000fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fda:	f107 0314 	add.w	r3, r7, #20
 8000fde:	4619      	mov	r1, r3
 8000fe0:	483b      	ldr	r0, [pc, #236]	@ (80010d0 <MX_GPIO_Init+0x250>)
 8000fe2:	f002 fac5 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10;
 8000fe6:	f240 4307 	movw	r3, #1031	@ 0x407
 8000fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fec:	2303      	movs	r3, #3
 8000fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4836      	ldr	r0, [pc, #216]	@ (80010d4 <MX_GPIO_Init+0x254>)
 8000ffc:	f002 fab8 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB14 PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|ROW3_Pin;
 8001000:	f245 0320 	movw	r3, #20512	@ 0x5020
 8001004:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001006:	2301      	movs	r3, #1
 8001008:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100e:	2303      	movs	r3, #3
 8001010:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001012:	f107 0314 	add.w	r3, r7, #20
 8001016:	4619      	mov	r1, r3
 8001018:	482e      	ldr	r0, [pc, #184]	@ (80010d4 <MX_GPIO_Init+0x254>)
 800101a:	f002 faa9 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800101e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001024:	2301      	movs	r3, #1
 8001026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102c:	2303      	movs	r3, #3
 800102e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001030:	f107 0314 	add.w	r3, r7, #20
 8001034:	4619      	mov	r1, r3
 8001036:	4825      	ldr	r0, [pc, #148]	@ (80010cc <MX_GPIO_Init+0x24c>)
 8001038:	f002 fa9a 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800103c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001040:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001042:	2303      	movs	r3, #3
 8001044:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	481f      	ldr	r0, [pc, #124]	@ (80010d0 <MX_GPIO_Init+0x250>)
 8001052:	f002 fa8d 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROW2_Pin;
 8001056:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800105a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105c:	2301      	movs	r3, #1
 800105e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001060:	2301      	movs	r3, #1
 8001062:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ROW2_GPIO_Port, &GPIO_InitStruct);
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	4619      	mov	r1, r3
 800106e:	4817      	ldr	r0, [pc, #92]	@ (80010cc <MX_GPIO_Init+0x24c>)
 8001070:	f002 fa7e 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = COL10_Pin|COL11_Pin;
 8001074:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001078:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800107a:	2300      	movs	r3, #0
 800107c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800107e:	2301      	movs	r3, #1
 8001080:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001082:	f107 0314 	add.w	r3, r7, #20
 8001086:	4619      	mov	r1, r3
 8001088:	4810      	ldr	r0, [pc, #64]	@ (80010cc <MX_GPIO_Init+0x24c>)
 800108a:	f002 fa71 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = COL12_Pin;
 800108e:	2304      	movs	r3, #4
 8001090:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001092:	2300      	movs	r3, #0
 8001094:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001096:	2301      	movs	r3, #1
 8001098:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(COL12_GPIO_Port, &GPIO_InitStruct);
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	4619      	mov	r1, r3
 80010a0:	480d      	ldr	r0, [pc, #52]	@ (80010d8 <MX_GPIO_Init+0x258>)
 80010a2:	f002 fa65 	bl	8003570 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = COL13_Pin|COL14_Pin|COL6_Pin|COL7_Pin
 80010a6:	f44f 7376 	mov.w	r3, #984	@ 0x3d8
 80010aa:	617b      	str	r3, [r7, #20]
                          |COL8_Pin|COL9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010ac:	2300      	movs	r3, #0
 80010ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010b0:	2301      	movs	r3, #1
 80010b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	4619      	mov	r1, r3
 80010ba:	4806      	ldr	r0, [pc, #24]	@ (80010d4 <MX_GPIO_Init+0x254>)
 80010bc:	f002 fa58 	bl	8003570 <HAL_GPIO_Init>

}
 80010c0:	bf00      	nop
 80010c2:	3728      	adds	r7, #40	@ 0x28
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40023800 	.word	0x40023800
 80010cc:	40020800 	.word	0x40020800
 80010d0:	40020000 	.word	0x40020000
 80010d4:	40020400 	.word	0x40020400
 80010d8:	40020c00 	.word	0x40020c00

080010dc <MX_I2C3_Init>:
DMA_HandleTypeDef hdma_i2c3_rx;
DMA_HandleTypeDef hdma_i2c3_tx;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80010e0:	4b12      	ldr	r3, [pc, #72]	@ (800112c <MX_I2C3_Init+0x50>)
 80010e2:	4a13      	ldr	r2, [pc, #76]	@ (8001130 <MX_I2C3_Init+0x54>)
 80010e4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80010e6:	4b11      	ldr	r3, [pc, #68]	@ (800112c <MX_I2C3_Init+0x50>)
 80010e8:	4a12      	ldr	r2, [pc, #72]	@ (8001134 <MX_I2C3_Init+0x58>)
 80010ea:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010ec:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <MX_I2C3_Init+0x50>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80010f2:	4b0e      	ldr	r3, [pc, #56]	@ (800112c <MX_I2C3_Init+0x50>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010f8:	4b0c      	ldr	r3, [pc, #48]	@ (800112c <MX_I2C3_Init+0x50>)
 80010fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010fe:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001100:	4b0a      	ldr	r3, [pc, #40]	@ (800112c <MX_I2C3_Init+0x50>)
 8001102:	2200      	movs	r2, #0
 8001104:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001106:	4b09      	ldr	r3, [pc, #36]	@ (800112c <MX_I2C3_Init+0x50>)
 8001108:	2200      	movs	r2, #0
 800110a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800110c:	4b07      	ldr	r3, [pc, #28]	@ (800112c <MX_I2C3_Init+0x50>)
 800110e:	2200      	movs	r2, #0
 8001110:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001112:	4b06      	ldr	r3, [pc, #24]	@ (800112c <MX_I2C3_Init+0x50>)
 8001114:	2200      	movs	r2, #0
 8001116:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001118:	4804      	ldr	r0, [pc, #16]	@ (800112c <MX_I2C3_Init+0x50>)
 800111a:	f002 fe2b 	bl	8003d74 <HAL_I2C_Init>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001124:	f000 f994 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000790 	.word	0x20000790
 8001130:	40005c00 	.word	0x40005c00
 8001134:	000186a0 	.word	0x000186a0

08001138 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b08a      	sub	sp, #40	@ 0x28
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a5c      	ldr	r2, [pc, #368]	@ (80012c8 <HAL_I2C_MspInit+0x190>)
 8001156:	4293      	cmp	r3, r2
 8001158:	f040 80b2 	bne.w	80012c0 <HAL_I2C_MspInit+0x188>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800115c:	2300      	movs	r3, #0
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	4b5a      	ldr	r3, [pc, #360]	@ (80012cc <HAL_I2C_MspInit+0x194>)
 8001162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001164:	4a59      	ldr	r2, [pc, #356]	@ (80012cc <HAL_I2C_MspInit+0x194>)
 8001166:	f043 0304 	orr.w	r3, r3, #4
 800116a:	6313      	str	r3, [r2, #48]	@ 0x30
 800116c:	4b57      	ldr	r3, [pc, #348]	@ (80012cc <HAL_I2C_MspInit+0x194>)
 800116e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001170:	f003 0304 	and.w	r3, r3, #4
 8001174:	613b      	str	r3, [r7, #16]
 8001176:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001178:	2300      	movs	r3, #0
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	4b53      	ldr	r3, [pc, #332]	@ (80012cc <HAL_I2C_MspInit+0x194>)
 800117e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001180:	4a52      	ldr	r2, [pc, #328]	@ (80012cc <HAL_I2C_MspInit+0x194>)
 8001182:	f043 0301 	orr.w	r3, r3, #1
 8001186:	6313      	str	r3, [r2, #48]	@ 0x30
 8001188:	4b50      	ldr	r3, [pc, #320]	@ (80012cc <HAL_I2C_MspInit+0x194>)
 800118a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = SDA3_Pin;
 8001194:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800119a:	2312      	movs	r3, #18
 800119c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a2:	2303      	movs	r3, #3
 80011a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80011a6:	2304      	movs	r3, #4
 80011a8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDA3_GPIO_Port, &GPIO_InitStruct);
 80011aa:	f107 0314 	add.w	r3, r7, #20
 80011ae:	4619      	mov	r1, r3
 80011b0:	4847      	ldr	r0, [pc, #284]	@ (80012d0 <HAL_I2C_MspInit+0x198>)
 80011b2:	f002 f9dd 	bl	8003570 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SCL3_Pin;
 80011b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011bc:	2312      	movs	r3, #18
 80011be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c0:	2300      	movs	r3, #0
 80011c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c4:	2303      	movs	r3, #3
 80011c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80011c8:	2304      	movs	r3, #4
 80011ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SCL3_GPIO_Port, &GPIO_InitStruct);
 80011cc:	f107 0314 	add.w	r3, r7, #20
 80011d0:	4619      	mov	r1, r3
 80011d2:	4840      	ldr	r0, [pc, #256]	@ (80012d4 <HAL_I2C_MspInit+0x19c>)
 80011d4:	f002 f9cc 	bl	8003570 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	4b3b      	ldr	r3, [pc, #236]	@ (80012cc <HAL_I2C_MspInit+0x194>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e0:	4a3a      	ldr	r2, [pc, #232]	@ (80012cc <HAL_I2C_MspInit+0x194>)
 80011e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80011e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e8:	4b38      	ldr	r3, [pc, #224]	@ (80012cc <HAL_I2C_MspInit+0x194>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80011f0:	60bb      	str	r3, [r7, #8]
 80011f2:	68bb      	ldr	r3, [r7, #8]

    /* I2C3 DMA Init */
    /* I2C3_RX Init */
    hdma_i2c3_rx.Instance = DMA1_Stream1;
 80011f4:	4b38      	ldr	r3, [pc, #224]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 80011f6:	4a39      	ldr	r2, [pc, #228]	@ (80012dc <HAL_I2C_MspInit+0x1a4>)
 80011f8:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_1;
 80011fa:	4b37      	ldr	r3, [pc, #220]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 80011fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001200:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001202:	4b35      	ldr	r3, [pc, #212]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001208:	4b33      	ldr	r3, [pc, #204]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800120e:	4b32      	ldr	r3, [pc, #200]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 8001210:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001214:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001216:	4b30      	ldr	r3, [pc, #192]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 8001218:	2200      	movs	r2, #0
 800121a:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800121c:	4b2e      	ldr	r3, [pc, #184]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 800121e:	2200      	movs	r2, #0
 8001220:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 8001222:	4b2d      	ldr	r3, [pc, #180]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 8001224:	2200      	movs	r2, #0
 8001226:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001228:	4b2b      	ldr	r3, [pc, #172]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 800122a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800122e:	621a      	str	r2, [r3, #32]
    hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001230:	4b29      	ldr	r3, [pc, #164]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 8001232:	2200      	movs	r2, #0
 8001234:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8001236:	4828      	ldr	r0, [pc, #160]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 8001238:	f001 fb3a 	bl	80028b0 <HAL_DMA_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 8001242:	f000 f905 	bl	8001450 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c3_rx);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a23      	ldr	r2, [pc, #140]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 800124a:	639a      	str	r2, [r3, #56]	@ 0x38
 800124c:	4a22      	ldr	r2, [pc, #136]	@ (80012d8 <HAL_I2C_MspInit+0x1a0>)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C3_TX Init */
    hdma_i2c3_tx.Instance = DMA1_Stream5;
 8001252:	4b23      	ldr	r3, [pc, #140]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 8001254:	4a23      	ldr	r2, [pc, #140]	@ (80012e4 <HAL_I2C_MspInit+0x1ac>)
 8001256:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_6;
 8001258:	4b21      	ldr	r3, [pc, #132]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 800125a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800125e:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001260:	4b1f      	ldr	r3, [pc, #124]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 8001262:	2240      	movs	r2, #64	@ 0x40
 8001264:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001266:	4b1e      	ldr	r3, [pc, #120]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 8001268:	2200      	movs	r2, #0
 800126a:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800126c:	4b1c      	ldr	r3, [pc, #112]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 800126e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001272:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001274:	4b1a      	ldr	r3, [pc, #104]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 8001276:	2200      	movs	r2, #0
 8001278:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800127a:	4b19      	ldr	r3, [pc, #100]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 800127c:	2200      	movs	r2, #0
 800127e:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 8001280:	4b17      	ldr	r3, [pc, #92]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 8001282:	2200      	movs	r2, #0
 8001284:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001286:	4b16      	ldr	r3, [pc, #88]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 8001288:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800128c:	621a      	str	r2, [r3, #32]
    hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800128e:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 8001290:	2200      	movs	r2, #0
 8001292:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 8001294:	4812      	ldr	r0, [pc, #72]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 8001296:	f001 fb0b 	bl	80028b0 <HAL_DMA_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <HAL_I2C_MspInit+0x16c>
    {
      Error_Handler();
 80012a0:	f000 f8d6 	bl	8001450 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c3_tx);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4a0e      	ldr	r2, [pc, #56]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 80012a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80012aa:	4a0d      	ldr	r2, [pc, #52]	@ (80012e0 <HAL_I2C_MspInit+0x1a8>)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 80012b0:	2200      	movs	r2, #0
 80012b2:	2105      	movs	r1, #5
 80012b4:	2048      	movs	r0, #72	@ 0x48
 80012b6:	f001 fa75 	bl	80027a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80012ba:	2048      	movs	r0, #72	@ 0x48
 80012bc:	f001 fa9e 	bl	80027fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80012c0:	bf00      	nop
 80012c2:	3728      	adds	r7, #40	@ 0x28
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40005c00 	.word	0x40005c00
 80012cc:	40023800 	.word	0x40023800
 80012d0:	40020800 	.word	0x40020800
 80012d4:	40020000 	.word	0x40020000
 80012d8:	200007e4 	.word	0x200007e4
 80012dc:	40026028 	.word	0x40026028
 80012e0:	20000844 	.word	0x20000844
 80012e4:	40026088 	.word	0x40026088

080012e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e8:	b590      	push	{r4, r7, lr}
 80012ea:	b093      	sub	sp, #76	@ 0x4c
 80012ec:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ee:	f000 fd3b 	bl	8001d68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f2:	f000 f82f 	bl	8001354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012f6:	f7ff fdc3 	bl	8000e80 <MX_GPIO_Init>
  MX_DMA_Init();
 80012fa:	f7ff fa09 	bl	8000710 <MX_DMA_Init>
  MX_ADC1_Init();
 80012fe:	f7ff f95d 	bl	80005bc <MX_ADC1_Init>
  MX_CRC_Init();
 8001302:	f7ff f9cf 	bl	80006a4 <MX_CRC_Init>
  MX_I2C3_Init();
 8001306:	f7ff fee9 	bl	80010dc <MX_I2C3_Init>
  MX_SPI2_Init();
 800130a:	f000 f8b3 	bl	8001474 <MX_SPI2_Init>
  MX_USART6_UART_Init();
 800130e:	f000 faab 	bl	8001868 <MX_USART6_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001312:	f000 fc6b 	bl	8001bec <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  // 屏幕显示初始化
  LCD_Init(hspi2);//LCD初始化
 8001316:	4c0e      	ldr	r4, [pc, #56]	@ (8001350 <main+0x68>)
 8001318:	4668      	mov	r0, sp
 800131a:	f104 0310 	add.w	r3, r4, #16
 800131e:	2248      	movs	r2, #72	@ 0x48
 8001320:	4619      	mov	r1, r3
 8001322:	f011 fbb1 	bl	8012a88 <memcpy>
 8001326:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800132a:	f00a fd8f 	bl	800be4c <LCD_Init>
  LCD_Fill(0,0,LCD_W,LCD_H,BLACK);
 800132e:	2300      	movs	r3, #0
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001336:	22f0      	movs	r2, #240	@ 0xf0
 8001338:	2100      	movs	r1, #0
 800133a:	2000      	movs	r0, #0
 800133c:	f00a f9c6 	bl	800b6cc <LCD_Fill>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001340:	f00e fcee 	bl	800fd20 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001344:	f7ff fa9e 	bl	8000884 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001348:	f00e fd0e 	bl	800fd68 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <main+0x64>
 8001350:	200008a4 	.word	0x200008a4

08001354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b094      	sub	sp, #80	@ 0x50
 8001358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800135a:	f107 0320 	add.w	r3, r7, #32
 800135e:	2230      	movs	r2, #48	@ 0x30
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f011 fb5c 	bl	8012a20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001368:	f107 030c 	add.w	r3, r7, #12
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
 8001376:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	4b29      	ldr	r3, [pc, #164]	@ (8001424 <SystemClock_Config+0xd0>)
 800137e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001380:	4a28      	ldr	r2, [pc, #160]	@ (8001424 <SystemClock_Config+0xd0>)
 8001382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001386:	6413      	str	r3, [r2, #64]	@ 0x40
 8001388:	4b26      	ldr	r3, [pc, #152]	@ (8001424 <SystemClock_Config+0xd0>)
 800138a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800138c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001390:	60bb      	str	r3, [r7, #8]
 8001392:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001394:	2300      	movs	r3, #0
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	4b23      	ldr	r3, [pc, #140]	@ (8001428 <SystemClock_Config+0xd4>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013a0:	4a21      	ldr	r2, [pc, #132]	@ (8001428 <SystemClock_Config+0xd4>)
 80013a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80013a6:	6013      	str	r3, [r2, #0]
 80013a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001428 <SystemClock_Config+0xd4>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013b4:	2301      	movs	r3, #1
 80013b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013be:	2302      	movs	r3, #2
 80013c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80013c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80013c8:	2319      	movs	r3, #25
 80013ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80013cc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80013d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80013d2:	2304      	movs	r3, #4
 80013d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80013d6:	2307      	movs	r3, #7
 80013d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013da:	f107 0320 	add.w	r3, r7, #32
 80013de:	4618      	mov	r0, r3
 80013e0:	f005 fcde 	bl	8006da0 <HAL_RCC_OscConfig>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80013ea:	f000 f831 	bl	8001450 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ee:	230f      	movs	r3, #15
 80013f0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013f2:	2302      	movs	r3, #2
 80013f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013f6:	2300      	movs	r3, #0
 80013f8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001400:	2300      	movs	r3, #0
 8001402:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001404:	f107 030c 	add.w	r3, r7, #12
 8001408:	2102      	movs	r1, #2
 800140a:	4618      	mov	r0, r3
 800140c:	f005 fff0 	bl	80073f0 <HAL_RCC_ClockConfig>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001416:	f000 f81b 	bl	8001450 <Error_Handler>
  }
}
 800141a:	bf00      	nop
 800141c:	3750      	adds	r7, #80	@ 0x50
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40023800 	.word	0x40023800
 8001428:	40007000 	.word	0x40007000

0800142c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a04      	ldr	r2, [pc, #16]	@ (800144c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d101      	bne.n	8001442 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800143e:	f000 fcb5 	bl	8001dac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40010000 	.word	0x40010000

08001450 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001454:	b672      	cpsid	i
}
 8001456:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001458:	bf00      	nop
 800145a:	e7fd      	b.n	8001458 <Error_Handler+0x8>

0800145c <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001466:	bf00      	nop
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
	...

08001474 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001478:	4b17      	ldr	r3, [pc, #92]	@ (80014d8 <MX_SPI2_Init+0x64>)
 800147a:	4a18      	ldr	r2, [pc, #96]	@ (80014dc <MX_SPI2_Init+0x68>)
 800147c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800147e:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <MX_SPI2_Init+0x64>)
 8001480:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001484:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001486:	4b14      	ldr	r3, [pc, #80]	@ (80014d8 <MX_SPI2_Init+0x64>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800148c:	4b12      	ldr	r3, [pc, #72]	@ (80014d8 <MX_SPI2_Init+0x64>)
 800148e:	2200      	movs	r2, #0
 8001490:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001492:	4b11      	ldr	r3, [pc, #68]	@ (80014d8 <MX_SPI2_Init+0x64>)
 8001494:	2202      	movs	r2, #2
 8001496:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001498:	4b0f      	ldr	r3, [pc, #60]	@ (80014d8 <MX_SPI2_Init+0x64>)
 800149a:	2201      	movs	r2, #1
 800149c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800149e:	4b0e      	ldr	r3, [pc, #56]	@ (80014d8 <MX_SPI2_Init+0x64>)
 80014a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014a4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80014a6:	4b0c      	ldr	r3, [pc, #48]	@ (80014d8 <MX_SPI2_Init+0x64>)
 80014a8:	2218      	movs	r2, #24
 80014aa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014ac:	4b0a      	ldr	r3, [pc, #40]	@ (80014d8 <MX_SPI2_Init+0x64>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014b2:	4b09      	ldr	r3, [pc, #36]	@ (80014d8 <MX_SPI2_Init+0x64>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014b8:	4b07      	ldr	r3, [pc, #28]	@ (80014d8 <MX_SPI2_Init+0x64>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80014be:	4b06      	ldr	r3, [pc, #24]	@ (80014d8 <MX_SPI2_Init+0x64>)
 80014c0:	220a      	movs	r2, #10
 80014c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014c4:	4804      	ldr	r0, [pc, #16]	@ (80014d8 <MX_SPI2_Init+0x64>)
 80014c6:	f006 fa4d 	bl	8007964 <HAL_SPI_Init>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80014d0:	f7ff ffbe 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80014d4:	bf00      	nop
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	200008a4 	.word	0x200008a4
 80014dc:	40003800 	.word	0x40003800

080014e0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08a      	sub	sp, #40	@ 0x28
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e8:	f107 0314 	add.w	r3, r7, #20
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a30      	ldr	r2, [pc, #192]	@ (80015c0 <HAL_SPI_MspInit+0xe0>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d159      	bne.n	80015b6 <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	613b      	str	r3, [r7, #16]
 8001506:	4b2f      	ldr	r3, [pc, #188]	@ (80015c4 <HAL_SPI_MspInit+0xe4>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150a:	4a2e      	ldr	r2, [pc, #184]	@ (80015c4 <HAL_SPI_MspInit+0xe4>)
 800150c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001510:	6413      	str	r3, [r2, #64]	@ 0x40
 8001512:	4b2c      	ldr	r3, [pc, #176]	@ (80015c4 <HAL_SPI_MspInit+0xe4>)
 8001514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001516:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800151a:	613b      	str	r3, [r7, #16]
 800151c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
 8001522:	4b28      	ldr	r3, [pc, #160]	@ (80015c4 <HAL_SPI_MspInit+0xe4>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001526:	4a27      	ldr	r2, [pc, #156]	@ (80015c4 <HAL_SPI_MspInit+0xe4>)
 8001528:	f043 0302 	orr.w	r3, r3, #2
 800152c:	6313      	str	r3, [r2, #48]	@ 0x30
 800152e:	4b25      	ldr	r3, [pc, #148]	@ (80015c4 <HAL_SPI_MspInit+0xe4>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SCK2_Pin|MOSI2_Pin;
 800153a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800153e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001540:	2302      	movs	r3, #2
 8001542:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001548:	2303      	movs	r3, #3
 800154a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800154c:	2305      	movs	r3, #5
 800154e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	4619      	mov	r1, r3
 8001556:	481c      	ldr	r0, [pc, #112]	@ (80015c8 <HAL_SPI_MspInit+0xe8>)
 8001558:	f002 f80a 	bl	8003570 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800155c:	4b1b      	ldr	r3, [pc, #108]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 800155e:	4a1c      	ldr	r2, [pc, #112]	@ (80015d0 <HAL_SPI_MspInit+0xf0>)
 8001560:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001562:	4b1a      	ldr	r3, [pc, #104]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 8001564:	2200      	movs	r2, #0
 8001566:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001568:	4b18      	ldr	r3, [pc, #96]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 800156a:	2240      	movs	r2, #64	@ 0x40
 800156c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800156e:	4b17      	ldr	r3, [pc, #92]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 8001570:	2200      	movs	r2, #0
 8001572:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001574:	4b15      	ldr	r3, [pc, #84]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 8001576:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800157a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800157c:	4b13      	ldr	r3, [pc, #76]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 800157e:	2200      	movs	r2, #0
 8001580:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001582:	4b12      	ldr	r3, [pc, #72]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 8001584:	2200      	movs	r2, #0
 8001586:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001588:	4b10      	ldr	r3, [pc, #64]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 800158a:	2200      	movs	r2, #0
 800158c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800158e:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 8001590:	2200      	movs	r2, #0
 8001592:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001594:	4b0d      	ldr	r3, [pc, #52]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 8001596:	2200      	movs	r2, #0
 8001598:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800159a:	480c      	ldr	r0, [pc, #48]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 800159c:	f001 f988 	bl	80028b0 <HAL_DMA_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 80015a6:	f7ff ff53 	bl	8001450 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4a07      	ldr	r2, [pc, #28]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 80015ae:	649a      	str	r2, [r3, #72]	@ 0x48
 80015b0:	4a06      	ldr	r2, [pc, #24]	@ (80015cc <HAL_SPI_MspInit+0xec>)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80015b6:	bf00      	nop
 80015b8:	3728      	adds	r7, #40	@ 0x28
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40003800 	.word	0x40003800
 80015c4:	40023800 	.word	0x40023800
 80015c8:	40020400 	.word	0x40020400
 80015cc:	200008fc 	.word	0x200008fc
 80015d0:	40026070 	.word	0x40026070

080015d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	607b      	str	r3, [r7, #4]
 80015de:	4b12      	ldr	r3, [pc, #72]	@ (8001628 <HAL_MspInit+0x54>)
 80015e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e2:	4a11      	ldr	r2, [pc, #68]	@ (8001628 <HAL_MspInit+0x54>)
 80015e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001628 <HAL_MspInit+0x54>)
 80015ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	603b      	str	r3, [r7, #0]
 80015fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001628 <HAL_MspInit+0x54>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001628 <HAL_MspInit+0x54>)
 8001600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001604:	6413      	str	r3, [r2, #64]	@ 0x40
 8001606:	4b08      	ldr	r3, [pc, #32]	@ (8001628 <HAL_MspInit+0x54>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800160e:	603b      	str	r3, [r7, #0]
 8001610:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001612:	2200      	movs	r2, #0
 8001614:	210f      	movs	r1, #15
 8001616:	f06f 0001 	mvn.w	r0, #1
 800161a:	f001 f8c3 	bl	80027a4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40023800 	.word	0x40023800

0800162c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b08c      	sub	sp, #48	@ 0x30
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001634:	2300      	movs	r3, #0
 8001636:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001638:	2300      	movs	r3, #0
 800163a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800163c:	2300      	movs	r3, #0
 800163e:	60bb      	str	r3, [r7, #8]
 8001640:	4b2e      	ldr	r3, [pc, #184]	@ (80016fc <HAL_InitTick+0xd0>)
 8001642:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001644:	4a2d      	ldr	r2, [pc, #180]	@ (80016fc <HAL_InitTick+0xd0>)
 8001646:	f043 0301 	orr.w	r3, r3, #1
 800164a:	6453      	str	r3, [r2, #68]	@ 0x44
 800164c:	4b2b      	ldr	r3, [pc, #172]	@ (80016fc <HAL_InitTick+0xd0>)
 800164e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001650:	f003 0301 	and.w	r3, r3, #1
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001658:	f107 020c 	add.w	r2, r7, #12
 800165c:	f107 0310 	add.w	r3, r7, #16
 8001660:	4611      	mov	r1, r2
 8001662:	4618      	mov	r0, r3
 8001664:	f006 f94c 	bl	8007900 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001668:	f006 f936 	bl	80078d8 <HAL_RCC_GetPCLK2Freq>
 800166c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800166e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001670:	4a23      	ldr	r2, [pc, #140]	@ (8001700 <HAL_InitTick+0xd4>)
 8001672:	fba2 2303 	umull	r2, r3, r2, r3
 8001676:	0c9b      	lsrs	r3, r3, #18
 8001678:	3b01      	subs	r3, #1
 800167a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800167c:	4b21      	ldr	r3, [pc, #132]	@ (8001704 <HAL_InitTick+0xd8>)
 800167e:	4a22      	ldr	r2, [pc, #136]	@ (8001708 <HAL_InitTick+0xdc>)
 8001680:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001682:	4b20      	ldr	r3, [pc, #128]	@ (8001704 <HAL_InitTick+0xd8>)
 8001684:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001688:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800168a:	4a1e      	ldr	r2, [pc, #120]	@ (8001704 <HAL_InitTick+0xd8>)
 800168c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001690:	4b1c      	ldr	r3, [pc, #112]	@ (8001704 <HAL_InitTick+0xd8>)
 8001692:	2200      	movs	r2, #0
 8001694:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001696:	4b1b      	ldr	r3, [pc, #108]	@ (8001704 <HAL_InitTick+0xd8>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800169c:	4b19      	ldr	r3, [pc, #100]	@ (8001704 <HAL_InitTick+0xd8>)
 800169e:	2200      	movs	r2, #0
 80016a0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80016a2:	4818      	ldr	r0, [pc, #96]	@ (8001704 <HAL_InitTick+0xd8>)
 80016a4:	f006 fd16 	bl	80080d4 <HAL_TIM_Base_Init>
 80016a8:	4603      	mov	r3, r0
 80016aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80016ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d11b      	bne.n	80016ee <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80016b6:	4813      	ldr	r0, [pc, #76]	@ (8001704 <HAL_InitTick+0xd8>)
 80016b8:	f006 fddc 	bl	8008274 <HAL_TIM_Base_Start_IT>
 80016bc:	4603      	mov	r3, r0
 80016be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80016c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d111      	bne.n	80016ee <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80016ca:	2019      	movs	r0, #25
 80016cc:	f001 f896 	bl	80027fc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2b0f      	cmp	r3, #15
 80016d4:	d808      	bhi.n	80016e8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80016d6:	2200      	movs	r2, #0
 80016d8:	6879      	ldr	r1, [r7, #4]
 80016da:	2019      	movs	r0, #25
 80016dc:	f001 f862 	bl	80027a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016e0:	4a0a      	ldr	r2, [pc, #40]	@ (800170c <HAL_InitTick+0xe0>)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6013      	str	r3, [r2, #0]
 80016e6:	e002      	b.n	80016ee <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80016ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3730      	adds	r7, #48	@ 0x30
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40023800 	.word	0x40023800
 8001700:	431bde83 	.word	0x431bde83
 8001704:	2000095c 	.word	0x2000095c
 8001708:	40010000 	.word	0x40010000
 800170c:	20000008 	.word	0x20000008

08001710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <NMI_Handler+0x4>

08001718 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <HardFault_Handler+0x4>

08001720 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <MemManage_Handler+0x4>

08001728 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <BusFault_Handler+0x4>

08001730 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001734:	bf00      	nop
 8001736:	e7fd      	b.n	8001734 <UsageFault_Handler+0x4>

08001738 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
	...

08001748 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 800174c:	4802      	ldr	r0, [pc, #8]	@ (8001758 <DMA1_Stream1_IRQHandler+0x10>)
 800174e:	f001 fc97 	bl	8003080 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	200007e4 	.word	0x200007e4

0800175c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001760:	4802      	ldr	r0, [pc, #8]	@ (800176c <DMA1_Stream4_IRQHandler+0x10>)
 8001762:	f001 fc8d 	bl	8003080 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	200008fc 	.word	0x200008fc

08001770 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 8001774:	4802      	ldr	r0, [pc, #8]	@ (8001780 <DMA1_Stream5_IRQHandler+0x10>)
 8001776:	f001 fc83 	bl	8003080 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000844 	.word	0x20000844

08001784 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001788:	4802      	ldr	r0, [pc, #8]	@ (8001794 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800178a:	f006 fe05 	bl	8008398 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	2000095c 	.word	0x2000095c

08001798 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800179c:	4802      	ldr	r0, [pc, #8]	@ (80017a8 <DMA2_Stream1_IRQHandler+0x10>)
 800179e:	f001 fc6f 	bl	8003080 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	200049ec 	.word	0x200049ec

080017ac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80017b0:	4802      	ldr	r0, [pc, #8]	@ (80017bc <OTG_FS_IRQHandler+0x10>)
 80017b2:	f004 f9c8 	bl	8005b46 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20004aac 	.word	0x20004aac

080017c0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80017c4:	4802      	ldr	r0, [pc, #8]	@ (80017d0 <DMA2_Stream6_IRQHandler+0x10>)
 80017c6:	f001 fc5b 	bl	8003080 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20004a4c 	.word	0x20004a4c

080017d4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80017d8:	4802      	ldr	r0, [pc, #8]	@ (80017e4 <USART6_IRQHandler+0x10>)
 80017da:	f007 fa05 	bl	8008be8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	200049a8 	.word	0x200049a8

080017e8 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80017ec:	4802      	ldr	r0, [pc, #8]	@ (80017f8 <I2C3_EV_IRQHandler+0x10>)
 80017ee:	f002 fc89 	bl	8004104 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20000790 	.word	0x20000790

080017fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001804:	4a14      	ldr	r2, [pc, #80]	@ (8001858 <_sbrk+0x5c>)
 8001806:	4b15      	ldr	r3, [pc, #84]	@ (800185c <_sbrk+0x60>)
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001810:	4b13      	ldr	r3, [pc, #76]	@ (8001860 <_sbrk+0x64>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d102      	bne.n	800181e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001818:	4b11      	ldr	r3, [pc, #68]	@ (8001860 <_sbrk+0x64>)
 800181a:	4a12      	ldr	r2, [pc, #72]	@ (8001864 <_sbrk+0x68>)
 800181c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800181e:	4b10      	ldr	r3, [pc, #64]	@ (8001860 <_sbrk+0x64>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4413      	add	r3, r2
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	429a      	cmp	r2, r3
 800182a:	d207      	bcs.n	800183c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800182c:	f011 f900 	bl	8012a30 <__errno>
 8001830:	4603      	mov	r3, r0
 8001832:	220c      	movs	r2, #12
 8001834:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001836:	f04f 33ff 	mov.w	r3, #4294967295
 800183a:	e009      	b.n	8001850 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800183c:	4b08      	ldr	r3, [pc, #32]	@ (8001860 <_sbrk+0x64>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001842:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <_sbrk+0x64>)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4413      	add	r3, r2
 800184a:	4a05      	ldr	r2, [pc, #20]	@ (8001860 <_sbrk+0x64>)
 800184c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800184e:	68fb      	ldr	r3, [r7, #12]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3718      	adds	r7, #24
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20010000 	.word	0x20010000
 800185c:	00000800 	.word	0x00000800
 8001860:	200009a4 	.word	0x200009a4
 8001864:	2000e668 	.word	0x2000e668

08001868 <MX_USART6_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800186c:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <MX_USART6_UART_Init+0x4c>)
 800186e:	4a12      	ldr	r2, [pc, #72]	@ (80018b8 <MX_USART6_UART_Init+0x50>)
 8001870:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001872:	4b10      	ldr	r3, [pc, #64]	@ (80018b4 <MX_USART6_UART_Init+0x4c>)
 8001874:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001878:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800187a:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <MX_USART6_UART_Init+0x4c>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001880:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <MX_USART6_UART_Init+0x4c>)
 8001882:	2200      	movs	r2, #0
 8001884:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001886:	4b0b      	ldr	r3, [pc, #44]	@ (80018b4 <MX_USART6_UART_Init+0x4c>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800188c:	4b09      	ldr	r3, [pc, #36]	@ (80018b4 <MX_USART6_UART_Init+0x4c>)
 800188e:	220c      	movs	r2, #12
 8001890:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001892:	4b08      	ldr	r3, [pc, #32]	@ (80018b4 <MX_USART6_UART_Init+0x4c>)
 8001894:	2200      	movs	r2, #0
 8001896:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001898:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <MX_USART6_UART_Init+0x4c>)
 800189a:	2200      	movs	r2, #0
 800189c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800189e:	4805      	ldr	r0, [pc, #20]	@ (80018b4 <MX_USART6_UART_Init+0x4c>)
 80018a0:	f006 ff3e 	bl	8008720 <HAL_UART_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80018aa:	f7ff fdd1 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	200049a8 	.word	0x200049a8
 80018b8:	40011400 	.word	0x40011400

080018bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b08a      	sub	sp, #40	@ 0x28
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c4:	f107 0314 	add.w	r3, r7, #20
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	60da      	str	r2, [r3, #12]
 80018d2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a4c      	ldr	r2, [pc, #304]	@ (8001a0c <HAL_UART_MspInit+0x150>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	f040 8092 	bne.w	8001a04 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80018e0:	2300      	movs	r3, #0
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001a10 <HAL_UART_MspInit+0x154>)
 80018e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018e8:	4a49      	ldr	r2, [pc, #292]	@ (8001a10 <HAL_UART_MspInit+0x154>)
 80018ea:	f043 0320 	orr.w	r3, r3, #32
 80018ee:	6453      	str	r3, [r2, #68]	@ 0x44
 80018f0:	4b47      	ldr	r3, [pc, #284]	@ (8001a10 <HAL_UART_MspInit+0x154>)
 80018f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018f4:	f003 0320 	and.w	r3, r3, #32
 80018f8:	613b      	str	r3, [r7, #16]
 80018fa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018fc:	2300      	movs	r3, #0
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	4b43      	ldr	r3, [pc, #268]	@ (8001a10 <HAL_UART_MspInit+0x154>)
 8001902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001904:	4a42      	ldr	r2, [pc, #264]	@ (8001a10 <HAL_UART_MspInit+0x154>)
 8001906:	f043 0304 	orr.w	r3, r3, #4
 800190a:	6313      	str	r3, [r2, #48]	@ 0x30
 800190c:	4b40      	ldr	r3, [pc, #256]	@ (8001a10 <HAL_UART_MspInit+0x154>)
 800190e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = TX6_Pin|RX6_Pin;
 8001918:	23c0      	movs	r3, #192	@ 0xc0
 800191a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191c:	2302      	movs	r3, #2
 800191e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001928:	2308      	movs	r3, #8
 800192a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	4619      	mov	r1, r3
 8001932:	4838      	ldr	r0, [pc, #224]	@ (8001a14 <HAL_UART_MspInit+0x158>)
 8001934:	f001 fe1c 	bl	8003570 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001938:	4b37      	ldr	r3, [pc, #220]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 800193a:	4a38      	ldr	r2, [pc, #224]	@ (8001a1c <HAL_UART_MspInit+0x160>)
 800193c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800193e:	4b36      	ldr	r3, [pc, #216]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 8001940:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001944:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001946:	4b34      	ldr	r3, [pc, #208]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800194c:	4b32      	ldr	r3, [pc, #200]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 800194e:	2200      	movs	r2, #0
 8001950:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001952:	4b31      	ldr	r3, [pc, #196]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 8001954:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001958:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800195a:	4b2f      	ldr	r3, [pc, #188]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 800195c:	2200      	movs	r2, #0
 800195e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001960:	4b2d      	ldr	r3, [pc, #180]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 8001962:	2200      	movs	r2, #0
 8001964:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8001966:	4b2c      	ldr	r3, [pc, #176]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 8001968:	2200      	movs	r2, #0
 800196a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800196c:	4b2a      	ldr	r3, [pc, #168]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 800196e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001972:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001974:	4b28      	ldr	r3, [pc, #160]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 8001976:	2200      	movs	r2, #0
 8001978:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800197a:	4827      	ldr	r0, [pc, #156]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 800197c:	f000 ff98 	bl	80028b0 <HAL_DMA_Init>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001986:	f7ff fd63 	bl	8001450 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a22      	ldr	r2, [pc, #136]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 800198e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001990:	4a21      	ldr	r2, [pc, #132]	@ (8001a18 <HAL_UART_MspInit+0x15c>)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8001996:	4b22      	ldr	r3, [pc, #136]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 8001998:	4a22      	ldr	r2, [pc, #136]	@ (8001a24 <HAL_UART_MspInit+0x168>)
 800199a:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800199c:	4b20      	ldr	r3, [pc, #128]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 800199e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80019a2:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 80019a6:	2240      	movs	r2, #64	@ 0x40
 80019a8:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 80019b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019b6:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019b8:	4b19      	ldr	r3, [pc, #100]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019be:	4b18      	ldr	r3, [pc, #96]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 80019c4:	4b16      	ldr	r3, [pc, #88]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80019ca:	4b15      	ldr	r3, [pc, #84]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 80019cc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80019d0:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019d2:	4b13      	ldr	r3, [pc, #76]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80019d8:	4811      	ldr	r0, [pc, #68]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 80019da:	f000 ff69 	bl	80028b0 <HAL_DMA_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 80019e4:	f7ff fd34 	bl	8001450 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	4a0d      	ldr	r2, [pc, #52]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 80019ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80019ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001a20 <HAL_UART_MspInit+0x164>)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80019f4:	2200      	movs	r2, #0
 80019f6:	2105      	movs	r1, #5
 80019f8:	2047      	movs	r0, #71	@ 0x47
 80019fa:	f000 fed3 	bl	80027a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80019fe:	2047      	movs	r0, #71	@ 0x47
 8001a00:	f000 fefc 	bl	80027fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001a04:	bf00      	nop
 8001a06:	3728      	adds	r7, #40	@ 0x28
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40011400 	.word	0x40011400
 8001a10:	40023800 	.word	0x40023800
 8001a14:	40020800 	.word	0x40020800
 8001a18:	200049ec 	.word	0x200049ec
 8001a1c:	40026428 	.word	0x40026428
 8001a20:	20004a4c 	.word	0x20004a4c
 8001a24:	400264a0 	.word	0x400264a0

08001a28 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART6)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a0e      	ldr	r2, [pc, #56]	@ (8001a70 <HAL_UART_MspDeInit+0x48>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d116      	bne.n	8001a68 <HAL_UART_MspDeInit+0x40>
  {
  /* USER CODE BEGIN USART6_MspDeInit 0 */

  /* USER CODE END USART6_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART6_CLK_DISABLE();
 8001a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a74 <HAL_UART_MspDeInit+0x4c>)
 8001a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3e:	4a0d      	ldr	r2, [pc, #52]	@ (8001a74 <HAL_UART_MspDeInit+0x4c>)
 8001a40:	f023 0320 	bic.w	r3, r3, #32
 8001a44:	6453      	str	r3, [r2, #68]	@ 0x44

    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    HAL_GPIO_DeInit(GPIOC, TX6_Pin|RX6_Pin);
 8001a46:	21c0      	movs	r1, #192	@ 0xc0
 8001a48:	480b      	ldr	r0, [pc, #44]	@ (8001a78 <HAL_UART_MspDeInit+0x50>)
 8001a4a:	f002 f823 	bl	8003a94 <HAL_GPIO_DeInit>

    /* USART6 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a52:	4618      	mov	r0, r3
 8001a54:	f001 f946 	bl	8002ce4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f001 f941 	bl	8002ce4 <HAL_DMA_DeInit>

    /* USART6 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8001a62:	2047      	movs	r0, #71	@ 0x47
 8001a64:	f000 fee2 	bl	800282c <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }
}
 8001a68:	bf00      	nop
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40011400 	.word	0x40011400
 8001a74:	40023800 	.word	0x40023800
 8001a78:	40020800 	.word	0x40020800

08001a7c <UpDateUart>:
 * @param uart 要重新设定的uart handle
 * @param baudrate 重设波特率
 * @return HAL_StatusTypeDef 
 */
HAL_StatusTypeDef UpDateUart(UART_HandleTypeDef * uart, uint32_t baudrate)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
  uint8_t if_change = 0;
 8001a86:	2300      	movs	r3, #0
 8001a88:	73fb      	strb	r3, [r7, #15]

  if (baudrate != uart->Init.BaudRate)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	683a      	ldr	r2, [r7, #0]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d004      	beq.n	8001a9e <UpDateUart+0x22>
  {
    uart -> Init.BaudRate = baudrate;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	683a      	ldr	r2, [r7, #0]
 8001a98:	605a      	str	r2, [r3, #4]
    if_change = 1;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	73fb      	strb	r3, [r7, #15]
  }
  

  if (if_change)
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d005      	beq.n	8001ab0 <UpDateUart+0x34>
  {
    HAL_UART_DeInit(uart);
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f006 fef1 	bl	800888c <HAL_UART_DeInit>
    HAL_UART_Init(uart);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f006 fe38 	bl	8008720 <HAL_UART_Init>
  }
  return HAL_UARTEx_ReceiveToIdle_DMA(&huart6, UART6_RX_BUFFER, UART6_MAX_RX_LEN);
 8001ab0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ab4:	4904      	ldr	r1, [pc, #16]	@ (8001ac8 <UpDateUart+0x4c>)
 8001ab6:	4805      	ldr	r0, [pc, #20]	@ (8001acc <UpDateUart+0x50>)
 8001ab8:	f007 f831 	bl	8008b1e <HAL_UARTEx_ReceiveToIdle_DMA>
 8001abc:	4603      	mov	r3, r0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200009a8 	.word	0x200009a8
 8001acc:	200049a8 	.word	0x200049a8

08001ad0 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	460b      	mov	r3, r1
 8001ada:	807b      	strh	r3, [r7, #2]
  // uint8_t len;
	// uint8_t data[25];
	if(huart->Instance == USART6)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a2e      	ldr	r2, [pc, #184]	@ (8001b9c <HAL_UARTEx_RxEventCallback+0xcc>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d155      	bne.n	8001b92 <HAL_UARTEx_RxEventCallback+0xc2>
	{
		HAL_UART_DMAStop(huart);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f006 ff9a 	bl	8008a20 <HAL_UART_DMAStop>
		CDC_Transmit(0, UART6_RX_BUFFER, Size);
 8001aec:	887b      	ldrh	r3, [r7, #2]
 8001aee:	461a      	mov	r2, r3
 8001af0:	492b      	ldr	r1, [pc, #172]	@ (8001ba0 <HAL_UARTEx_RxEventCallback+0xd0>)
 8001af2:	2000      	movs	r0, #0
 8001af4:	f00b fc90 	bl	800d418 <CDC_Transmit>
    memset(CMD_BUFFER[CMD_POINTER], ' ' , MAX_DISP_LEN);    // 清屏，所以需要用空格填充！
 8001af8:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	461a      	mov	r2, r3
 8001afe:	4613      	mov	r3, r2
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4413      	add	r3, r2
 8001b04:	009a      	lsls	r2, r3, #2
 8001b06:	4413      	add	r3, r2
 8001b08:	4a27      	ldr	r2, [pc, #156]	@ (8001ba8 <HAL_UARTEx_RxEventCallback+0xd8>)
 8001b0a:	4413      	add	r3, r2
 8001b0c:	2218      	movs	r2, #24
 8001b0e:	2120      	movs	r1, #32
 8001b10:	4618      	mov	r0, r3
 8001b12:	f010 ff85 	bl	8012a20 <memset>
    memcpy(CMD_BUFFER[CMD_POINTER], UART6_RX_BUFFER, ((int)Size>MAX_DISP_LEN) ? MAX_DISP_LEN:(int)Size);
 8001b16:	4b23      	ldr	r3, [pc, #140]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	4413      	add	r3, r2
 8001b22:	009a      	lsls	r2, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	4a20      	ldr	r2, [pc, #128]	@ (8001ba8 <HAL_UARTEx_RxEventCallback+0xd8>)
 8001b28:	1898      	adds	r0, r3, r2
 8001b2a:	887b      	ldrh	r3, [r7, #2]
 8001b2c:	2b18      	cmp	r3, #24
 8001b2e:	bf28      	it	cs
 8001b30:	2318      	movcs	r3, #24
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	461a      	mov	r2, r3
 8001b36:	491a      	ldr	r1, [pc, #104]	@ (8001ba0 <HAL_UARTEx_RxEventCallback+0xd0>)
 8001b38:	f010 ffa6 	bl	8012a88 <memcpy>
    CMD_DIR[CMD_POINTER] = 2;
 8001b3c:	4b19      	ldr	r3, [pc, #100]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	461a      	mov	r2, r3
 8001b42:	4b1a      	ldr	r3, [pc, #104]	@ (8001bac <HAL_UARTEx_RxEventCallback+0xdc>)
 8001b44:	2102      	movs	r1, #2
 8001b46:	5499      	strb	r1, [r3, r2]
    CMD_LEN[CMD_POINTER] = Size;
 8001b48:	4b16      	ldr	r3, [pc, #88]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	887b      	ldrh	r3, [r7, #2]
 8001b50:	b2d9      	uxtb	r1, r3
 8001b52:	4b17      	ldr	r3, [pc, #92]	@ (8001bb0 <HAL_UARTEx_RxEventCallback+0xe0>)
 8001b54:	5499      	strb	r1, [r3, r2]
    RX_CNT+=Size;
 8001b56:	4b17      	ldr	r3, [pc, #92]	@ (8001bb4 <HAL_UARTEx_RxEventCallback+0xe4>)
 8001b58:	881a      	ldrh	r2, [r3, #0]
 8001b5a:	887b      	ldrh	r3, [r7, #2]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	b29a      	uxth	r2, r3
 8001b60:	4b14      	ldr	r3, [pc, #80]	@ (8001bb4 <HAL_UARTEx_RxEventCallback+0xe4>)
 8001b62:	801a      	strh	r2, [r3, #0]
    CMD_POINTER = (CMD_POINTER + 1) % MAX_DISP_ROW;
 8001b64:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	1c5a      	adds	r2, r3, #1
 8001b6a:	4b13      	ldr	r3, [pc, #76]	@ (8001bb8 <HAL_UARTEx_RxEventCallback+0xe8>)
 8001b6c:	fb83 1302 	smull	r1, r3, r3, r2
 8001b70:	4413      	add	r3, r2
 8001b72:	1099      	asrs	r1, r3, #2
 8001b74:	17d3      	asrs	r3, r2, #31
 8001b76:	1ac9      	subs	r1, r1, r3
 8001b78:	460b      	mov	r3, r1
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	1a5b      	subs	r3, r3, r1
 8001b7e:	1ad1      	subs	r1, r2, r3
 8001b80:	b2ca      	uxtb	r2, r1
 8001b82:	4b08      	ldr	r3, [pc, #32]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0xd4>)
 8001b84:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, UART6_RX_BUFFER, UART6_MAX_RX_LEN);
 8001b86:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b8a:	4905      	ldr	r1, [pc, #20]	@ (8001ba0 <HAL_UARTEx_RxEventCallback+0xd0>)
 8001b8c:	480b      	ldr	r0, [pc, #44]	@ (8001bbc <HAL_UARTEx_RxEventCallback+0xec>)
 8001b8e:	f006 ffc6 	bl	8008b1e <HAL_UARTEx_ReceiveToIdle_DMA>
	}

}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40011400 	.word	0x40011400
 8001ba0:	200009a8 	.word	0x200009a8
 8001ba4:	2000076b 	.word	0x2000076b
 8001ba8:	200006ac 	.word	0x200006ac
 8001bac:	20000764 	.word	0x20000764
 8001bb0:	2000075c 	.word	0x2000075c
 8001bb4:	2000076e 	.word	0x2000076e
 8001bb8:	92492493 	.word	0x92492493
 8001bbc:	200049a8 	.word	0x200049a8

08001bc0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
	extern uint8_t uart_busy;

	if (huart == &huart6)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4a06      	ldr	r2, [pc, #24]	@ (8001be4 <HAL_UART_TxCpltCallback+0x24>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d102      	bne.n	8001bd6 <HAL_UART_TxCpltCallback+0x16>
	{
		uart_busy = 0;
 8001bd0:	4b05      	ldr	r3, [pc, #20]	@ (8001be8 <HAL_UART_TxCpltCallback+0x28>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	701a      	strb	r2, [r3, #0]
	}
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	200049a8 	.word	0x200049a8
 8001be8:	200094eb 	.word	0x200094eb

08001bec <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001bf0:	4b14      	ldr	r3, [pc, #80]	@ (8001c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bf2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001bf6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001bf8:	4b12      	ldr	r3, [pc, #72]	@ (8001c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001bfa:	2204      	movs	r2, #4
 8001bfc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001bfe:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c00:	2202      	movs	r2, #2
 8001c02:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001c04:	4b0f      	ldr	r3, [pc, #60]	@ (8001c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001c10:	4b0c      	ldr	r3, [pc, #48]	@ (8001c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001c16:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001c1c:	4b09      	ldr	r3, [pc, #36]	@ (8001c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001c22:	4b08      	ldr	r3, [pc, #32]	@ (8001c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001c28:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001c2e:	4805      	ldr	r0, [pc, #20]	@ (8001c44 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001c30:	f003 fe2e 	bl	8005890 <HAL_PCD_Init>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001c3a:	f7ff fc09 	bl	8001450 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20004aac 	.word	0x20004aac

08001c48 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b08a      	sub	sp, #40	@ 0x28
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c50:	f107 0314 	add.w	r3, r7, #20
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	605a      	str	r2, [r3, #4]
 8001c5a:	609a      	str	r2, [r3, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
 8001c5e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c68:	d13a      	bne.n	8001ce0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce8 <HAL_PCD_MspInit+0xa0>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	4a1d      	ldr	r2, [pc, #116]	@ (8001ce8 <HAL_PCD_MspInit+0xa0>)
 8001c74:	f043 0301 	orr.w	r3, r3, #1
 8001c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ce8 <HAL_PCD_MspInit+0xa0>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_N_Pin|USB_P_Pin;
 8001c86:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001c8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c94:	2303      	movs	r3, #3
 8001c96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c98:	230a      	movs	r3, #10
 8001c9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9c:	f107 0314 	add.w	r3, r7, #20
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4812      	ldr	r0, [pc, #72]	@ (8001cec <HAL_PCD_MspInit+0xa4>)
 8001ca4:	f001 fc64 	bl	8003570 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <HAL_PCD_MspInit+0xa0>)
 8001caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cac:	4a0e      	ldr	r2, [pc, #56]	@ (8001ce8 <HAL_PCD_MspInit+0xa0>)
 8001cae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cb2:	6353      	str	r3, [r2, #52]	@ 0x34
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <HAL_PCD_MspInit+0xa0>)
 8001cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce8 <HAL_PCD_MspInit+0xa0>)
 8001cbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cc2:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cc4:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <HAL_PCD_MspInit+0xa0>)
 8001cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	68fb      	ldr	r3, [r7, #12]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	2105      	movs	r1, #5
 8001cd4:	2043      	movs	r0, #67	@ 0x43
 8001cd6:	f000 fd65 	bl	80027a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001cda:	2043      	movs	r0, #67	@ 0x43
 8001cdc:	f000 fd8e 	bl	80027fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	3728      	adds	r7, #40	@ 0x28
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40020000 	.word	0x40020000

08001cf0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cf0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d28 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cf4:	480d      	ldr	r0, [pc, #52]	@ (8001d2c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001cf6:	490e      	ldr	r1, [pc, #56]	@ (8001d30 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001cf8:	4a0e      	ldr	r2, [pc, #56]	@ (8001d34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cfc:	e002      	b.n	8001d04 <LoopCopyDataInit>

08001cfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d02:	3304      	adds	r3, #4

08001d04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d08:	d3f9      	bcc.n	8001cfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d0a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d38 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d0c:	4c0b      	ldr	r4, [pc, #44]	@ (8001d3c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d10:	e001      	b.n	8001d16 <LoopFillZerobss>

08001d12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d14:	3204      	adds	r2, #4

08001d16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d18:	d3fb      	bcc.n	8001d12 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d1a:	f000 f813 	bl	8001d44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d1e:	f010 fe8d 	bl	8012a3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d22:	f7ff fae1 	bl	80012e8 <main>
  bx  lr    
 8001d26:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d28:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d30:	2000056c 	.word	0x2000056c
  ldr r2, =_sidata
 8001d34:	0802180c 	.word	0x0802180c
  ldr r2, =_sbss
 8001d38:	2000056c 	.word	0x2000056c
  ldr r4, =_ebss
 8001d3c:	2000e668 	.word	0x2000e668

08001d40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d40:	e7fe      	b.n	8001d40 <ADC_IRQHandler>
	...

08001d44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d48:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <SystemInit+0x20>)
 8001d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d4e:	4a05      	ldr	r2, [pc, #20]	@ (8001d64 <SystemInit+0x20>)
 8001d50:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d54:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001da8 <HAL_Init+0x40>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a0d      	ldr	r2, [pc, #52]	@ (8001da8 <HAL_Init+0x40>)
 8001d72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d78:	4b0b      	ldr	r3, [pc, #44]	@ (8001da8 <HAL_Init+0x40>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001da8 <HAL_Init+0x40>)
 8001d7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d84:	4b08      	ldr	r3, [pc, #32]	@ (8001da8 <HAL_Init+0x40>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a07      	ldr	r2, [pc, #28]	@ (8001da8 <HAL_Init+0x40>)
 8001d8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d90:	2003      	movs	r0, #3
 8001d92:	f000 fce7 	bl	8002764 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d96:	200f      	movs	r0, #15
 8001d98:	f7ff fc48 	bl	800162c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d9c:	f7ff fc1a 	bl	80015d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40023c00 	.word	0x40023c00

08001dac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001db0:	4b06      	ldr	r3, [pc, #24]	@ (8001dcc <HAL_IncTick+0x20>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	461a      	mov	r2, r3
 8001db6:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <HAL_IncTick+0x24>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4413      	add	r3, r2
 8001dbc:	4a04      	ldr	r2, [pc, #16]	@ (8001dd0 <HAL_IncTick+0x24>)
 8001dbe:	6013      	str	r3, [r2, #0]
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	2000000c 	.word	0x2000000c
 8001dd0:	20004fb8 	.word	0x20004fb8

08001dd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd8:	4b03      	ldr	r3, [pc, #12]	@ (8001de8 <HAL_GetTick+0x14>)
 8001dda:	681b      	ldr	r3, [r3, #0]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	20004fb8 	.word	0x20004fb8

08001dec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001df4:	f7ff ffee 	bl	8001dd4 <HAL_GetTick>
 8001df8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e04:	d005      	beq.n	8001e12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e06:	4b0a      	ldr	r3, [pc, #40]	@ (8001e30 <HAL_Delay+0x44>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	4413      	add	r3, r2
 8001e10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e12:	bf00      	nop
 8001e14:	f7ff ffde 	bl	8001dd4 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d8f7      	bhi.n	8001e14 <HAL_Delay+0x28>
  {
  }
}
 8001e24:	bf00      	nop
 8001e26:	bf00      	nop
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	2000000c 	.word	0x2000000c

08001e34 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d101      	bne.n	8001e4a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e14e      	b.n	80020e8 <HAL_ADC_Init+0x2b4>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a90      	ldr	r2, [pc, #576]	@ (8002090 <HAL_ADC_Init+0x25c>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d004      	beq.n	8001e5e <HAL_ADC_Init+0x2a>
 8001e54:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 8001e58:	488e      	ldr	r0, [pc, #568]	@ (8002094 <HAL_ADC_Init+0x260>)
 8001e5a:	f7ff faff 	bl	800145c <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d013      	beq.n	8001e8e <HAL_ADC_Init+0x5a>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e6e:	d00e      	beq.n	8001e8e <HAL_ADC_Init+0x5a>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001e78:	d009      	beq.n	8001e8e <HAL_ADC_Init+0x5a>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8001e82:	d004      	beq.n	8001e8e <HAL_ADC_Init+0x5a>
 8001e84:	f240 1143 	movw	r1, #323	@ 0x143
 8001e88:	4882      	ldr	r0, [pc, #520]	@ (8002094 <HAL_ADC_Init+0x260>)
 8001e8a:	f7ff fae7 	bl	800145c <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d013      	beq.n	8001ebe <HAL_ADC_Init+0x8a>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e9e:	d00e      	beq.n	8001ebe <HAL_ADC_Init+0x8a>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001ea8:	d009      	beq.n	8001ebe <HAL_ADC_Init+0x8a>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001eb2:	d004      	beq.n	8001ebe <HAL_ADC_Init+0x8a>
 8001eb4:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8001eb8:	4876      	ldr	r0, [pc, #472]	@ (8002094 <HAL_ADC_Init+0x260>)
 8001eba:	f7ff facf 	bl	800145c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d008      	beq.n	8001ed8 <HAL_ADC_Init+0xa4>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	691b      	ldr	r3, [r3, #16]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d004      	beq.n	8001ed8 <HAL_ADC_Init+0xa4>
 8001ece:	f240 1145 	movw	r1, #325	@ 0x145
 8001ed2:	4870      	ldr	r0, [pc, #448]	@ (8002094 <HAL_ADC_Init+0x260>)
 8001ed4:	f7ff fac2 	bl	800145c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	7e1b      	ldrb	r3, [r3, #24]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d008      	beq.n	8001ef2 <HAL_ADC_Init+0xbe>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	7e1b      	ldrb	r3, [r3, #24]
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d004      	beq.n	8001ef2 <HAL_ADC_Init+0xbe>
 8001ee8:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 8001eec:	4869      	ldr	r0, [pc, #420]	@ (8002094 <HAL_ADC_Init+0x260>)
 8001eee:	f7ff fab5 	bl	800145c <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d054      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001efe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f02:	d04f      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f08:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001f0c:	d04a      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f12:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001f16:	d045      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f1c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001f20:	d040      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f26:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8001f2a:	d03b      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f30:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8001f34:	d036      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f3a:	f1b3 6fe0 	cmp.w	r3, #117440512	@ 0x7000000
 8001f3e:	d031      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001f48:	d02c      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f4e:	f1b3 6f10 	cmp.w	r3, #150994944	@ 0x9000000
 8001f52:	d027      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f58:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 8001f5c:	d022      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f62:	f1b3 6f30 	cmp.w	r3, #184549376	@ 0xb000000
 8001f66:	d01d      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f6c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8001f70:	d018      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f76:	f1b3 6f50 	cmp.w	r3, #218103808	@ 0xd000000
 8001f7a:	d013      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f80:	f1b3 6f60 	cmp.w	r3, #234881024	@ 0xe000000
 8001f84:	d00e      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f8a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8001f8e:	d009      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f94:	4a40      	ldr	r2, [pc, #256]	@ (8002098 <HAL_ADC_Init+0x264>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d004      	beq.n	8001fa4 <HAL_ADC_Init+0x170>
 8001f9a:	f240 1147 	movw	r1, #327	@ 0x147
 8001f9e:	483d      	ldr	r0, [pc, #244]	@ (8002094 <HAL_ADC_Init+0x260>)
 8001fa0:	f7ff fa5c 	bl	800145c <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d009      	beq.n	8001fc0 <HAL_ADC_Init+0x18c>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001fb4:	d004      	beq.n	8001fc0 <HAL_ADC_Init+0x18c>
 8001fb6:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8001fba:	4836      	ldr	r0, [pc, #216]	@ (8002094 <HAL_ADC_Init+0x260>)
 8001fbc:	f7ff fa4e 	bl	800145c <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	69db      	ldr	r3, [r3, #28]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d003      	beq.n	8001fd0 <HAL_ADC_Init+0x19c>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	69db      	ldr	r3, [r3, #28]
 8001fcc:	2b10      	cmp	r3, #16
 8001fce:	d904      	bls.n	8001fda <HAL_ADC_Init+0x1a6>
 8001fd0:	f240 1149 	movw	r1, #329	@ 0x149
 8001fd4:	482f      	ldr	r0, [pc, #188]	@ (8002094 <HAL_ADC_Init+0x260>)
 8001fd6:	f7ff fa41 	bl	800145c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d009      	beq.n	8001ff8 <HAL_ADC_Init+0x1c4>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d004      	beq.n	8001ff8 <HAL_ADC_Init+0x1c4>
 8001fee:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8001ff2:	4828      	ldr	r0, [pc, #160]	@ (8002094 <HAL_ADC_Init+0x260>)
 8001ff4:	f7ff fa32 	bl	800145c <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	695b      	ldr	r3, [r3, #20]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d00c      	beq.n	800201a <HAL_ADC_Init+0x1e6>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	695b      	ldr	r3, [r3, #20]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d008      	beq.n	800201a <HAL_ADC_Init+0x1e6>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	695b      	ldr	r3, [r3, #20]
 800200c:	2b02      	cmp	r3, #2
 800200e:	d004      	beq.n	800201a <HAL_ADC_Init+0x1e6>
 8002010:	f240 114b 	movw	r1, #331	@ 0x14b
 8002014:	481f      	ldr	r0, [pc, #124]	@ (8002094 <HAL_ADC_Init+0x260>)
 8002016:	f7ff fa21 	bl	800145c <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d009      	beq.n	8002038 <HAL_ADC_Init+0x204>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f893 3020 	ldrb.w	r3, [r3, #32]
 800202a:	2b01      	cmp	r3, #1
 800202c:	d004      	beq.n	8002038 <HAL_ADC_Init+0x204>
 800202e:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8002032:	4818      	ldr	r0, [pc, #96]	@ (8002094 <HAL_ADC_Init+0x260>)
 8002034:	f7ff fa12 	bl	800145c <assert_failed>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800203c:	4a16      	ldr	r2, [pc, #88]	@ (8002098 <HAL_ADC_Init+0x264>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d017      	beq.n	8002072 <HAL_ADC_Init+0x23e>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002046:	2b00      	cmp	r3, #0
 8002048:	d013      	beq.n	8002072 <HAL_ADC_Init+0x23e>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002052:	d00e      	beq.n	8002072 <HAL_ADC_Init+0x23e>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002058:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800205c:	d009      	beq.n	8002072 <HAL_ADC_Init+0x23e>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002062:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002066:	d004      	beq.n	8002072 <HAL_ADC_Init+0x23e>
 8002068:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 800206c:	4809      	ldr	r0, [pc, #36]	@ (8002094 <HAL_ADC_Init+0x260>)
 800206e:	f7ff f9f5 	bl	800145c <assert_failed>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002076:	2b00      	cmp	r3, #0
 8002078:	d110      	bne.n	800209c <HAL_ADC_Init+0x268>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7fe faf0 	bl	8000660 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800208e:	e005      	b.n	800209c <HAL_ADC_Init+0x268>
 8002090:	40012000 	.word	0x40012000
 8002094:	08013378 	.word	0x08013378
 8002098:	0f000001 	.word	0x0f000001
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a0:	f003 0310 	and.w	r3, r3, #16
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d118      	bne.n	80020da <HAL_ADC_Init+0x2a6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ac:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020b0:	f023 0302 	bic.w	r3, r3, #2
 80020b4:	f043 0202 	orr.w	r2, r3, #2
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f000 f975 	bl	80023ac <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020cc:	f023 0303 	bic.w	r3, r3, #3
 80020d0:	f043 0201 	orr.w	r2, r3, #1
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	641a      	str	r2, [r3, #64]	@ 0x40
 80020d8:	e001      	b.n	80020de <HAL_ADC_Init+0x2aa>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3710      	adds	r7, #16
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	60bb      	str	r3, [r7, #8]
  ADC_Common_TypeDef *tmpADC_Common;
  
  /* Check the parameters */
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b12      	cmp	r3, #18
 8002104:	d904      	bls.n	8002110 <HAL_ADC_ConfigChannel+0x20>
 8002106:	f240 618b 	movw	r1, #1675	@ 0x68b
 800210a:	486f      	ldr	r0, [pc, #444]	@ (80022c8 <HAL_ADC_ConfigChannel+0x1d8>)
 800210c:	f7ff f9a6 	bl	800145c <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d003      	beq.n	8002120 <HAL_ADC_ConfigChannel+0x30>
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	2b10      	cmp	r3, #16
 800211e:	d904      	bls.n	800212a <HAL_ADC_ConfigChannel+0x3a>
 8002120:	f240 618c 	movw	r1, #1676	@ 0x68c
 8002124:	4868      	ldr	r0, [pc, #416]	@ (80022c8 <HAL_ADC_ConfigChannel+0x1d8>)
 8002126:	f7ff f999 	bl	800145c <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d020      	beq.n	8002174 <HAL_ADC_ConfigChannel+0x84>
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d01c      	beq.n	8002174 <HAL_ADC_ConfigChannel+0x84>
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	2b02      	cmp	r3, #2
 8002140:	d018      	beq.n	8002174 <HAL_ADC_ConfigChannel+0x84>
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	2b03      	cmp	r3, #3
 8002148:	d014      	beq.n	8002174 <HAL_ADC_ConfigChannel+0x84>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	2b04      	cmp	r3, #4
 8002150:	d010      	beq.n	8002174 <HAL_ADC_ConfigChannel+0x84>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2b05      	cmp	r3, #5
 8002158:	d00c      	beq.n	8002174 <HAL_ADC_ConfigChannel+0x84>
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	2b06      	cmp	r3, #6
 8002160:	d008      	beq.n	8002174 <HAL_ADC_ConfigChannel+0x84>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	2b07      	cmp	r3, #7
 8002168:	d004      	beq.n	8002174 <HAL_ADC_ConfigChannel+0x84>
 800216a:	f240 618d 	movw	r1, #1677	@ 0x68d
 800216e:	4856      	ldr	r0, [pc, #344]	@ (80022c8 <HAL_ADC_ConfigChannel+0x1d8>)
 8002170:	f7ff f974 	bl	800145c <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800217a:	2b01      	cmp	r3, #1
 800217c:	d101      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x92>
 800217e:	2302      	movs	r3, #2
 8002180:	e107      	b.n	8002392 <HAL_ADC_ConfigChannel+0x2a2>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2201      	movs	r2, #1
 8002186:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2b09      	cmp	r3, #9
 8002190:	d925      	bls.n	80021de <HAL_ADC_ConfigChannel+0xee>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68d9      	ldr	r1, [r3, #12]
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	b29b      	uxth	r3, r3
 800219e:	461a      	mov	r2, r3
 80021a0:	4613      	mov	r3, r2
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	4413      	add	r3, r2
 80021a6:	3b1e      	subs	r3, #30
 80021a8:	2207      	movs	r2, #7
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43da      	mvns	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	400a      	ands	r2, r1
 80021b6:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68d9      	ldr	r1, [r3, #12]
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	689a      	ldr	r2, [r3, #8]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	4618      	mov	r0, r3
 80021ca:	4603      	mov	r3, r0
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	4403      	add	r3, r0
 80021d0:	3b1e      	subs	r3, #30
 80021d2:	409a      	lsls	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	60da      	str	r2, [r3, #12]
 80021dc:	e022      	b.n	8002224 <HAL_ADC_ConfigChannel+0x134>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	6919      	ldr	r1, [r3, #16]
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	461a      	mov	r2, r3
 80021ec:	4613      	mov	r3, r2
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	4413      	add	r3, r2
 80021f2:	2207      	movs	r2, #7
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43da      	mvns	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	400a      	ands	r2, r1
 8002200:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6919      	ldr	r1, [r3, #16]
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	b29b      	uxth	r3, r3
 8002212:	4618      	mov	r0, r3
 8002214:	4603      	mov	r3, r0
 8002216:	005b      	lsls	r3, r3, #1
 8002218:	4403      	add	r3, r0
 800221a:	409a      	lsls	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	430a      	orrs	r2, r1
 8002222:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	2b06      	cmp	r3, #6
 800222a:	d824      	bhi.n	8002276 <HAL_ADC_ConfigChannel+0x186>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685a      	ldr	r2, [r3, #4]
 8002236:	4613      	mov	r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	4413      	add	r3, r2
 800223c:	3b05      	subs	r3, #5
 800223e:	221f      	movs	r2, #31
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	43da      	mvns	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	400a      	ands	r2, r1
 800224c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	b29b      	uxth	r3, r3
 800225a:	4618      	mov	r0, r3
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	4613      	mov	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	4413      	add	r3, r2
 8002266:	3b05      	subs	r3, #5
 8002268:	fa00 f203 	lsl.w	r2, r0, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	430a      	orrs	r2, r1
 8002272:	635a      	str	r2, [r3, #52]	@ 0x34
 8002274:	e04e      	b.n	8002314 <HAL_ADC_ConfigChannel+0x224>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b0c      	cmp	r3, #12
 800227c:	d826      	bhi.n	80022cc <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	4413      	add	r3, r2
 800228e:	3b23      	subs	r3, #35	@ 0x23
 8002290:	221f      	movs	r2, #31
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43da      	mvns	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	400a      	ands	r2, r1
 800229e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	4618      	mov	r0, r3
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	4413      	add	r3, r2
 80022b8:	3b23      	subs	r3, #35	@ 0x23
 80022ba:	fa00 f203 	lsl.w	r2, r0, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80022c6:	e025      	b.n	8002314 <HAL_ADC_ConfigChannel+0x224>
 80022c8:	08013378 	.word	0x08013378
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685a      	ldr	r2, [r3, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	3b41      	subs	r3, #65	@ 0x41
 80022de:	221f      	movs	r2, #31
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	43da      	mvns	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	400a      	ands	r2, r1
 80022ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	4618      	mov	r0, r3
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	3b41      	subs	r3, #65	@ 0x41
 8002308:	fa00 f203 	lsl.w	r2, r0, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	430a      	orrs	r2, r1
 8002312:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002314:	4b21      	ldr	r3, [pc, #132]	@ (800239c <HAL_ADC_ConfigChannel+0x2ac>)
 8002316:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a20      	ldr	r2, [pc, #128]	@ (80023a0 <HAL_ADC_ConfigChannel+0x2b0>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d109      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x246>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2b12      	cmp	r3, #18
 8002328:	d105      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x246>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a19      	ldr	r2, [pc, #100]	@ (80023a0 <HAL_ADC_ConfigChannel+0x2b0>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d123      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x298>
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b10      	cmp	r3, #16
 8002346:	d003      	beq.n	8002350 <HAL_ADC_ConfigChannel+0x260>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2b11      	cmp	r3, #17
 800234e:	d11b      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x298>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2b10      	cmp	r3, #16
 8002362:	d111      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x298>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002364:	4b0f      	ldr	r3, [pc, #60]	@ (80023a4 <HAL_ADC_ConfigChannel+0x2b4>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a0f      	ldr	r2, [pc, #60]	@ (80023a8 <HAL_ADC_ConfigChannel+0x2b8>)
 800236a:	fba2 2303 	umull	r2, r3, r2, r3
 800236e:	0c9a      	lsrs	r2, r3, #18
 8002370:	4613      	mov	r3, r2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	4413      	add	r3, r2
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800237a:	e002      	b.n	8002382 <HAL_ADC_ConfigChannel+0x292>
      {
        counter--;
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	3b01      	subs	r3, #1
 8002380:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d1f9      	bne.n	800237c <HAL_ADC_ConfigChannel+0x28c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40012300 	.word	0x40012300
 80023a0:	40012000 	.word	0x40012000
 80023a4:	20000004 	.word	0x20000004
 80023a8:	431bde83 	.word	0x431bde83

080023ac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023b4:	4b7f      	ldr	r3, [pc, #508]	@ (80025b4 <ADC_Init+0x208>)
 80023b6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	685a      	ldr	r2, [r3, #4]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	431a      	orrs	r2, r3
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	685a      	ldr	r2, [r3, #4]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6859      	ldr	r1, [r3, #4]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	021a      	lsls	r2, r3, #8
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	430a      	orrs	r2, r1
 80023f4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	685a      	ldr	r2, [r3, #4]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002404:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6859      	ldr	r1, [r3, #4]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	430a      	orrs	r2, r1
 8002416:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002426:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6899      	ldr	r1, [r3, #8]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	430a      	orrs	r2, r1
 8002438:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243e:	4a5e      	ldr	r2, [pc, #376]	@ (80025b8 <ADC_Init+0x20c>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d022      	beq.n	800248a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	689a      	ldr	r2, [r3, #8]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002452:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6899      	ldr	r1, [r3, #8]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	430a      	orrs	r2, r1
 8002464:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002474:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6899      	ldr	r1, [r3, #8]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	430a      	orrs	r2, r1
 8002486:	609a      	str	r2, [r3, #8]
 8002488:	e00f      	b.n	80024aa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002498:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024a8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 0202 	bic.w	r2, r2, #2
 80024b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	6899      	ldr	r1, [r3, #8]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	7e1b      	ldrb	r3, [r3, #24]
 80024c4:	005a      	lsls	r2, r3, #1
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	430a      	orrs	r2, r1
 80024cc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d028      	beq.n	800252a <ADC_Init+0x17e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d003      	beq.n	80024e8 <ADC_Init+0x13c>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e4:	2b08      	cmp	r3, #8
 80024e6:	d904      	bls.n	80024f2 <ADC_Init+0x146>
 80024e8:	f44f 61f5 	mov.w	r1, #1960	@ 0x7a8
 80024ec:	4833      	ldr	r0, [pc, #204]	@ (80025bc <ADC_Init+0x210>)
 80024ee:	f7fe ffb5 	bl	800145c <assert_failed>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002500:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002510:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	6859      	ldr	r1, [r3, #4]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800251c:	3b01      	subs	r3, #1
 800251e:	035a      	lsls	r2, r3, #13
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	430a      	orrs	r2, r1
 8002526:	605a      	str	r2, [r3, #4]
 8002528:	e007      	b.n	800253a <ADC_Init+0x18e>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	685a      	ldr	r2, [r3, #4]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002538:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002548:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	69db      	ldr	r3, [r3, #28]
 8002554:	3b01      	subs	r3, #1
 8002556:	051a      	lsls	r2, r3, #20
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	430a      	orrs	r2, r1
 800255e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	689a      	ldr	r2, [r3, #8]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800256e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6899      	ldr	r1, [r3, #8]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800257c:	025a      	lsls	r2, r3, #9
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	430a      	orrs	r2, r1
 8002584:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002594:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	6899      	ldr	r1, [r3, #8]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	029a      	lsls	r2, r3, #10
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	430a      	orrs	r2, r1
 80025a8:	609a      	str	r2, [r3, #8]
}
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	40012300 	.word	0x40012300
 80025b8:	0f000001 	.word	0x0f000001
 80025bc:	08013378 	.word	0x08013378

080025c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f003 0307 	and.w	r3, r3, #7
 80025ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002604 <__NVIC_SetPriorityGrouping+0x44>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025d6:	68ba      	ldr	r2, [r7, #8]
 80025d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025dc:	4013      	ands	r3, r2
 80025de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025f2:	4a04      	ldr	r2, [pc, #16]	@ (8002604 <__NVIC_SetPriorityGrouping+0x44>)
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	60d3      	str	r3, [r2, #12]
}
 80025f8:	bf00      	nop
 80025fa:	3714      	adds	r7, #20
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr
 8002604:	e000ed00 	.word	0xe000ed00

08002608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800260c:	4b04      	ldr	r3, [pc, #16]	@ (8002620 <__NVIC_GetPriorityGrouping+0x18>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	0a1b      	lsrs	r3, r3, #8
 8002612:	f003 0307 	and.w	r3, r3, #7
}
 8002616:	4618      	mov	r0, r3
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr
 8002620:	e000ed00 	.word	0xe000ed00

08002624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	4603      	mov	r3, r0
 800262c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800262e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002632:	2b00      	cmp	r3, #0
 8002634:	db0b      	blt.n	800264e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	f003 021f 	and.w	r2, r3, #31
 800263c:	4907      	ldr	r1, [pc, #28]	@ (800265c <__NVIC_EnableIRQ+0x38>)
 800263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002642:	095b      	lsrs	r3, r3, #5
 8002644:	2001      	movs	r0, #1
 8002646:	fa00 f202 	lsl.w	r2, r0, r2
 800264a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800264e:	bf00      	nop
 8002650:	370c      	adds	r7, #12
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	e000e100 	.word	0xe000e100

08002660 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800266a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266e:	2b00      	cmp	r3, #0
 8002670:	db12      	blt.n	8002698 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	f003 021f 	and.w	r2, r3, #31
 8002678:	490a      	ldr	r1, [pc, #40]	@ (80026a4 <__NVIC_DisableIRQ+0x44>)
 800267a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267e:	095b      	lsrs	r3, r3, #5
 8002680:	2001      	movs	r0, #1
 8002682:	fa00 f202 	lsl.w	r2, r0, r2
 8002686:	3320      	adds	r3, #32
 8002688:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800268c:	f3bf 8f4f 	dsb	sy
}
 8002690:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002692:	f3bf 8f6f 	isb	sy
}
 8002696:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	e000e100 	.word	0xe000e100

080026a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	4603      	mov	r3, r0
 80026b0:	6039      	str	r1, [r7, #0]
 80026b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	db0a      	blt.n	80026d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	b2da      	uxtb	r2, r3
 80026c0:	490c      	ldr	r1, [pc, #48]	@ (80026f4 <__NVIC_SetPriority+0x4c>)
 80026c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c6:	0112      	lsls	r2, r2, #4
 80026c8:	b2d2      	uxtb	r2, r2
 80026ca:	440b      	add	r3, r1
 80026cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026d0:	e00a      	b.n	80026e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	b2da      	uxtb	r2, r3
 80026d6:	4908      	ldr	r1, [pc, #32]	@ (80026f8 <__NVIC_SetPriority+0x50>)
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	f003 030f 	and.w	r3, r3, #15
 80026de:	3b04      	subs	r3, #4
 80026e0:	0112      	lsls	r2, r2, #4
 80026e2:	b2d2      	uxtb	r2, r2
 80026e4:	440b      	add	r3, r1
 80026e6:	761a      	strb	r2, [r3, #24]
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	e000e100 	.word	0xe000e100
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b089      	sub	sp, #36	@ 0x24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	f1c3 0307 	rsb	r3, r3, #7
 8002716:	2b04      	cmp	r3, #4
 8002718:	bf28      	it	cs
 800271a:	2304      	movcs	r3, #4
 800271c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	3304      	adds	r3, #4
 8002722:	2b06      	cmp	r3, #6
 8002724:	d902      	bls.n	800272c <NVIC_EncodePriority+0x30>
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	3b03      	subs	r3, #3
 800272a:	e000      	b.n	800272e <NVIC_EncodePriority+0x32>
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002730:	f04f 32ff 	mov.w	r2, #4294967295
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	43da      	mvns	r2, r3
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	401a      	ands	r2, r3
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002744:	f04f 31ff 	mov.w	r1, #4294967295
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	fa01 f303 	lsl.w	r3, r1, r3
 800274e:	43d9      	mvns	r1, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002754:	4313      	orrs	r3, r2
         );
}
 8002756:	4618      	mov	r0, r3
 8002758:	3724      	adds	r7, #36	@ 0x24
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
	...

08002764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2b07      	cmp	r3, #7
 8002770:	d00f      	beq.n	8002792 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b06      	cmp	r3, #6
 8002776:	d00c      	beq.n	8002792 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2b05      	cmp	r3, #5
 800277c:	d009      	beq.n	8002792 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b04      	cmp	r3, #4
 8002782:	d006      	beq.n	8002792 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2b03      	cmp	r3, #3
 8002788:	d003      	beq.n	8002792 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800278a:	2190      	movs	r1, #144	@ 0x90
 800278c:	4804      	ldr	r0, [pc, #16]	@ (80027a0 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800278e:	f7fe fe65 	bl	800145c <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7ff ff14 	bl	80025c0 <__NVIC_SetPriorityGrouping>
}
 8002798:	bf00      	nop
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	080133e4 	.word	0x080133e4

080027a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b086      	sub	sp, #24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	4603      	mov	r3, r0
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
 80027b0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2b0f      	cmp	r3, #15
 80027ba:	d903      	bls.n	80027c4 <HAL_NVIC_SetPriority+0x20>
 80027bc:	21a8      	movs	r1, #168	@ 0xa8
 80027be:	480e      	ldr	r0, [pc, #56]	@ (80027f8 <HAL_NVIC_SetPriority+0x54>)
 80027c0:	f7fe fe4c 	bl	800145c <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	2b0f      	cmp	r3, #15
 80027c8:	d903      	bls.n	80027d2 <HAL_NVIC_SetPriority+0x2e>
 80027ca:	21a9      	movs	r1, #169	@ 0xa9
 80027cc:	480a      	ldr	r0, [pc, #40]	@ (80027f8 <HAL_NVIC_SetPriority+0x54>)
 80027ce:	f7fe fe45 	bl	800145c <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027d2:	f7ff ff19 	bl	8002608 <__NVIC_GetPriorityGrouping>
 80027d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	68b9      	ldr	r1, [r7, #8]
 80027dc:	6978      	ldr	r0, [r7, #20]
 80027de:	f7ff ff8d 	bl	80026fc <NVIC_EncodePriority>
 80027e2:	4602      	mov	r2, r0
 80027e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027e8:	4611      	mov	r1, r2
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff ff5c 	bl	80026a8 <__NVIC_SetPriority>
}
 80027f0:	bf00      	nop
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	080133e4 	.word	0x080133e4

080027fc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280a:	2b00      	cmp	r3, #0
 800280c:	da03      	bge.n	8002816 <HAL_NVIC_EnableIRQ+0x1a>
 800280e:	21bc      	movs	r1, #188	@ 0xbc
 8002810:	4805      	ldr	r0, [pc, #20]	@ (8002828 <HAL_NVIC_EnableIRQ+0x2c>)
 8002812:	f7fe fe23 	bl	800145c <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff ff02 	bl	8002624 <__NVIC_EnableIRQ>
}
 8002820:	bf00      	nop
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	080133e4 	.word	0x080133e4

0800282c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283a:	2b00      	cmp	r3, #0
 800283c:	da03      	bge.n	8002846 <HAL_NVIC_DisableIRQ+0x1a>
 800283e:	21cc      	movs	r1, #204	@ 0xcc
 8002840:	4805      	ldr	r0, [pc, #20]	@ (8002858 <HAL_NVIC_DisableIRQ+0x2c>)
 8002842:	f7fe fe0b 	bl	800145c <assert_failed>
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff ff08 	bl	8002660 <__NVIC_DisableIRQ>
}
 8002850:	bf00      	nop
 8002852:	3708      	adds	r7, #8
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	080133e4 	.word	0x080133e4

0800285c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d101      	bne.n	800286e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e017      	b.n	800289e <HAL_CRC_Init+0x42>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a0d      	ldr	r2, [pc, #52]	@ (80028a8 <HAL_CRC_Init+0x4c>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d003      	beq.n	8002880 <HAL_CRC_Init+0x24>
 8002878:	2168      	movs	r1, #104	@ 0x68
 800287a:	480c      	ldr	r0, [pc, #48]	@ (80028ac <HAL_CRC_Init+0x50>)
 800287c:	f7fe fdee 	bl	800145c <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	795b      	ldrb	r3, [r3, #5]
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b00      	cmp	r3, #0
 8002888:	d105      	bne.n	8002896 <HAL_CRC_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f7fd ff1b 	bl	80006cc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2201      	movs	r2, #1
 800289a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	40023000 	.word	0x40023000
 80028ac:	08013450 	.word	0x08013450

080028b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80028b8:	2300      	movs	r3, #0
 80028ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80028bc:	f7ff fa8a 	bl	8001dd4 <HAL_GetTick>
 80028c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d101      	bne.n	80028cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e203      	b.n	8002cd4 <HAL_DMA_Init+0x424>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a8b      	ldr	r2, [pc, #556]	@ (8002b00 <HAL_DMA_Init+0x250>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d04e      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a8a      	ldr	r2, [pc, #552]	@ (8002b04 <HAL_DMA_Init+0x254>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d049      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a88      	ldr	r2, [pc, #544]	@ (8002b08 <HAL_DMA_Init+0x258>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d044      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a87      	ldr	r2, [pc, #540]	@ (8002b0c <HAL_DMA_Init+0x25c>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d03f      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a85      	ldr	r2, [pc, #532]	@ (8002b10 <HAL_DMA_Init+0x260>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d03a      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a84      	ldr	r2, [pc, #528]	@ (8002b14 <HAL_DMA_Init+0x264>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d035      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a82      	ldr	r2, [pc, #520]	@ (8002b18 <HAL_DMA_Init+0x268>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d030      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a81      	ldr	r2, [pc, #516]	@ (8002b1c <HAL_DMA_Init+0x26c>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d02b      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a7f      	ldr	r2, [pc, #508]	@ (8002b20 <HAL_DMA_Init+0x270>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d026      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a7e      	ldr	r2, [pc, #504]	@ (8002b24 <HAL_DMA_Init+0x274>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d021      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a7c      	ldr	r2, [pc, #496]	@ (8002b28 <HAL_DMA_Init+0x278>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d01c      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a7b      	ldr	r2, [pc, #492]	@ (8002b2c <HAL_DMA_Init+0x27c>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d017      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a79      	ldr	r2, [pc, #484]	@ (8002b30 <HAL_DMA_Init+0x280>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d012      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a78      	ldr	r2, [pc, #480]	@ (8002b34 <HAL_DMA_Init+0x284>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d00d      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a76      	ldr	r2, [pc, #472]	@ (8002b38 <HAL_DMA_Init+0x288>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d008      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a75      	ldr	r2, [pc, #468]	@ (8002b3c <HAL_DMA_Init+0x28c>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d003      	beq.n	8002974 <HAL_DMA_Init+0xc4>
 800296c:	21b7      	movs	r1, #183	@ 0xb7
 800296e:	4874      	ldr	r0, [pc, #464]	@ (8002b40 <HAL_DMA_Init+0x290>)
 8002970:	f7fe fd74 	bl	800145c <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d026      	beq.n	80029ca <HAL_DMA_Init+0x11a>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002984:	d021      	beq.n	80029ca <HAL_DMA_Init+0x11a>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800298e:	d01c      	beq.n	80029ca <HAL_DMA_Init+0x11a>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8002998:	d017      	beq.n	80029ca <HAL_DMA_Init+0x11a>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029a2:	d012      	beq.n	80029ca <HAL_DMA_Init+0x11a>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 80029ac:	d00d      	beq.n	80029ca <HAL_DMA_Init+0x11a>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80029b6:	d008      	beq.n	80029ca <HAL_DMA_Init+0x11a>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f1b3 6f60 	cmp.w	r3, #234881024	@ 0xe000000
 80029c0:	d003      	beq.n	80029ca <HAL_DMA_Init+0x11a>
 80029c2:	21b8      	movs	r1, #184	@ 0xb8
 80029c4:	485e      	ldr	r0, [pc, #376]	@ (8002b40 <HAL_DMA_Init+0x290>)
 80029c6:	f7fe fd49 	bl	800145c <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00b      	beq.n	80029ea <HAL_DMA_Init+0x13a>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	2b40      	cmp	r3, #64	@ 0x40
 80029d8:	d007      	beq.n	80029ea <HAL_DMA_Init+0x13a>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	2b80      	cmp	r3, #128	@ 0x80
 80029e0:	d003      	beq.n	80029ea <HAL_DMA_Init+0x13a>
 80029e2:	21b9      	movs	r1, #185	@ 0xb9
 80029e4:	4856      	ldr	r0, [pc, #344]	@ (8002b40 <HAL_DMA_Init+0x290>)
 80029e6:	f7fe fd39 	bl	800145c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029f2:	d007      	beq.n	8002a04 <HAL_DMA_Init+0x154>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d003      	beq.n	8002a04 <HAL_DMA_Init+0x154>
 80029fc:	21ba      	movs	r1, #186	@ 0xba
 80029fe:	4850      	ldr	r0, [pc, #320]	@ (8002b40 <HAL_DMA_Init+0x290>)
 8002a00:	f7fe fd2c 	bl	800145c <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	691b      	ldr	r3, [r3, #16]
 8002a08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a0c:	d007      	beq.n	8002a1e <HAL_DMA_Init+0x16e>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	691b      	ldr	r3, [r3, #16]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d003      	beq.n	8002a1e <HAL_DMA_Init+0x16e>
 8002a16:	21bb      	movs	r1, #187	@ 0xbb
 8002a18:	4849      	ldr	r0, [pc, #292]	@ (8002b40 <HAL_DMA_Init+0x290>)
 8002a1a:	f7fe fd1f 	bl	800145c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00d      	beq.n	8002a42 <HAL_DMA_Init+0x192>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a2e:	d008      	beq.n	8002a42 <HAL_DMA_Init+0x192>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	695b      	ldr	r3, [r3, #20]
 8002a34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a38:	d003      	beq.n	8002a42 <HAL_DMA_Init+0x192>
 8002a3a:	21bc      	movs	r1, #188	@ 0xbc
 8002a3c:	4840      	ldr	r0, [pc, #256]	@ (8002b40 <HAL_DMA_Init+0x290>)
 8002a3e:	f7fe fd0d 	bl	800145c <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	699b      	ldr	r3, [r3, #24]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00d      	beq.n	8002a66 <HAL_DMA_Init+0x1b6>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	699b      	ldr	r3, [r3, #24]
 8002a4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a52:	d008      	beq.n	8002a66 <HAL_DMA_Init+0x1b6>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a5c:	d003      	beq.n	8002a66 <HAL_DMA_Init+0x1b6>
 8002a5e:	21bd      	movs	r1, #189	@ 0xbd
 8002a60:	4837      	ldr	r0, [pc, #220]	@ (8002b40 <HAL_DMA_Init+0x290>)
 8002a62:	f7fe fcfb 	bl	800145c <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00c      	beq.n	8002a88 <HAL_DMA_Init+0x1d8>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a76:	d007      	beq.n	8002a88 <HAL_DMA_Init+0x1d8>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	69db      	ldr	r3, [r3, #28]
 8002a7c:	2b20      	cmp	r3, #32
 8002a7e:	d003      	beq.n	8002a88 <HAL_DMA_Init+0x1d8>
 8002a80:	21be      	movs	r1, #190	@ 0xbe
 8002a82:	482f      	ldr	r0, [pc, #188]	@ (8002b40 <HAL_DMA_Init+0x290>)
 8002a84:	f7fe fcea 	bl	800145c <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a1b      	ldr	r3, [r3, #32]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d012      	beq.n	8002ab6 <HAL_DMA_Init+0x206>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a1b      	ldr	r3, [r3, #32]
 8002a94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a98:	d00d      	beq.n	8002ab6 <HAL_DMA_Init+0x206>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a1b      	ldr	r3, [r3, #32]
 8002a9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002aa2:	d008      	beq.n	8002ab6 <HAL_DMA_Init+0x206>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a1b      	ldr	r3, [r3, #32]
 8002aa8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002aac:	d003      	beq.n	8002ab6 <HAL_DMA_Init+0x206>
 8002aae:	21bf      	movs	r1, #191	@ 0xbf
 8002ab0:	4823      	ldr	r0, [pc, #140]	@ (8002b40 <HAL_DMA_Init+0x290>)
 8002ab2:	f7fe fcd3 	bl	800145c <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d007      	beq.n	8002ace <HAL_DMA_Init+0x21e>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac2:	2b04      	cmp	r3, #4
 8002ac4:	d003      	beq.n	8002ace <HAL_DMA_Init+0x21e>
 8002ac6:	21c0      	movs	r1, #192	@ 0xc0
 8002ac8:	481d      	ldr	r0, [pc, #116]	@ (8002b40 <HAL_DMA_Init+0x290>)
 8002aca:	f7fe fcc7 	bl	800145c <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d064      	beq.n	8002ba0 <HAL_DMA_Init+0x2f0>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d032      	beq.n	8002b44 <HAL_DMA_Init+0x294>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d02e      	beq.n	8002b44 <HAL_DMA_Init+0x294>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d02a      	beq.n	8002b44 <HAL_DMA_Init+0x294>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af2:	2b03      	cmp	r3, #3
 8002af4:	d026      	beq.n	8002b44 <HAL_DMA_Init+0x294>
 8002af6:	21c5      	movs	r1, #197	@ 0xc5
 8002af8:	4811      	ldr	r0, [pc, #68]	@ (8002b40 <HAL_DMA_Init+0x290>)
 8002afa:	f7fe fcaf 	bl	800145c <assert_failed>
 8002afe:	e021      	b.n	8002b44 <HAL_DMA_Init+0x294>
 8002b00:	40026010 	.word	0x40026010
 8002b04:	40026028 	.word	0x40026028
 8002b08:	40026040 	.word	0x40026040
 8002b0c:	40026058 	.word	0x40026058
 8002b10:	40026070 	.word	0x40026070
 8002b14:	40026088 	.word	0x40026088
 8002b18:	400260a0 	.word	0x400260a0
 8002b1c:	400260b8 	.word	0x400260b8
 8002b20:	40026410 	.word	0x40026410
 8002b24:	40026428 	.word	0x40026428
 8002b28:	40026440 	.word	0x40026440
 8002b2c:	40026458 	.word	0x40026458
 8002b30:	40026470 	.word	0x40026470
 8002b34:	40026488 	.word	0x40026488
 8002b38:	400264a0 	.word	0x400264a0
 8002b3c:	400264b8 	.word	0x400264b8
 8002b40:	080134bc 	.word	0x080134bc
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d012      	beq.n	8002b72 <HAL_DMA_Init+0x2c2>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b50:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002b54:	d00d      	beq.n	8002b72 <HAL_DMA_Init+0x2c2>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b5e:	d008      	beq.n	8002b72 <HAL_DMA_Init+0x2c2>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b64:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b68:	d003      	beq.n	8002b72 <HAL_DMA_Init+0x2c2>
 8002b6a:	21c6      	movs	r1, #198	@ 0xc6
 8002b6c:	485b      	ldr	r0, [pc, #364]	@ (8002cdc <HAL_DMA_Init+0x42c>)
 8002b6e:	f7fe fc75 	bl	800145c <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d012      	beq.n	8002ba0 <HAL_DMA_Init+0x2f0>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b82:	d00d      	beq.n	8002ba0 <HAL_DMA_Init+0x2f0>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b8c:	d008      	beq.n	8002ba0 <HAL_DMA_Init+0x2f0>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b92:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002b96:	d003      	beq.n	8002ba0 <HAL_DMA_Init+0x2f0>
 8002b98:	21c7      	movs	r1, #199	@ 0xc7
 8002b9a:	4850      	ldr	r0, [pc, #320]	@ (8002cdc <HAL_DMA_Init+0x42c>)
 8002b9c:	f7fe fc5e 	bl	800145c <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2202      	movs	r2, #2
 8002ba4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f022 0201 	bic.w	r2, r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bc0:	e00f      	b.n	8002be2 <HAL_DMA_Init+0x332>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bc2:	f7ff f907 	bl	8001dd4 <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b05      	cmp	r3, #5
 8002bce:	d908      	bls.n	8002be2 <HAL_DMA_Init+0x332>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2203      	movs	r2, #3
 8002bda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e078      	b.n	8002cd4 <HAL_DMA_Init+0x424>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0301 	and.w	r3, r3, #1
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1e8      	bne.n	8002bc2 <HAL_DMA_Init+0x312>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bf8:	697a      	ldr	r2, [r7, #20]
 8002bfa:	4b39      	ldr	r3, [pc, #228]	@ (8002ce0 <HAL_DMA_Init+0x430>)
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	685a      	ldr	r2, [r3, #4]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c2e:	697a      	ldr	r2, [r7, #20]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c38:	2b04      	cmp	r3, #4
 8002c3a:	d107      	bne.n	8002c4c <HAL_DMA_Init+0x39c>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c44:	4313      	orrs	r3, r2
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	697a      	ldr	r2, [r7, #20]
 8002c52:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	695b      	ldr	r3, [r3, #20]
 8002c5a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	f023 0307 	bic.w	r3, r3, #7
 8002c62:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c68:	697a      	ldr	r2, [r7, #20]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	d117      	bne.n	8002ca6 <HAL_DMA_Init+0x3f6>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d00e      	beq.n	8002ca6 <HAL_DMA_Init+0x3f6>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 fbf5 	bl	8003478 <DMA_CheckFifoParam>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d008      	beq.n	8002ca6 <HAL_DMA_Init+0x3f6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2240      	movs	r2, #64	@ 0x40
 8002c98:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e016      	b.n	8002cd4 <HAL_DMA_Init+0x424>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	697a      	ldr	r2, [r7, #20]
 8002cac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 fbac 	bl	800340c <DMA_CalcBaseAndBitshift>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cbc:	223f      	movs	r2, #63	@ 0x3f
 8002cbe:	409a      	lsls	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002cd2:	2300      	movs	r3, #0
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3718      	adds	r7, #24
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	080134bc 	.word	0x080134bc
 8002ce0:	f010803f 	.word	0xf010803f

08002ce4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e0a5      	b.n	8002e42 <HAL_DMA_DeInit+0x15e>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d101      	bne.n	8002d06 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002d02:	2302      	movs	r3, #2
 8002d04:	e09d      	b.n	8002e42 <HAL_DMA_DeInit+0x15e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a50      	ldr	r2, [pc, #320]	@ (8002e4c <HAL_DMA_DeInit+0x168>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d04f      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a4e      	ldr	r2, [pc, #312]	@ (8002e50 <HAL_DMA_DeInit+0x16c>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d04a      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a4d      	ldr	r2, [pc, #308]	@ (8002e54 <HAL_DMA_DeInit+0x170>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d045      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a4b      	ldr	r2, [pc, #300]	@ (8002e58 <HAL_DMA_DeInit+0x174>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d040      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a4a      	ldr	r2, [pc, #296]	@ (8002e5c <HAL_DMA_DeInit+0x178>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d03b      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a48      	ldr	r2, [pc, #288]	@ (8002e60 <HAL_DMA_DeInit+0x17c>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d036      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a47      	ldr	r2, [pc, #284]	@ (8002e64 <HAL_DMA_DeInit+0x180>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d031      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a45      	ldr	r2, [pc, #276]	@ (8002e68 <HAL_DMA_DeInit+0x184>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d02c      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a44      	ldr	r2, [pc, #272]	@ (8002e6c <HAL_DMA_DeInit+0x188>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d027      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a42      	ldr	r2, [pc, #264]	@ (8002e70 <HAL_DMA_DeInit+0x18c>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d022      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a41      	ldr	r2, [pc, #260]	@ (8002e74 <HAL_DMA_DeInit+0x190>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d01d      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a3f      	ldr	r2, [pc, #252]	@ (8002e78 <HAL_DMA_DeInit+0x194>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d018      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a3e      	ldr	r2, [pc, #248]	@ (8002e7c <HAL_DMA_DeInit+0x198>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d013      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a3c      	ldr	r2, [pc, #240]	@ (8002e80 <HAL_DMA_DeInit+0x19c>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d00e      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a3b      	ldr	r2, [pc, #236]	@ (8002e84 <HAL_DMA_DeInit+0x1a0>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d009      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a39      	ldr	r2, [pc, #228]	@ (8002e88 <HAL_DMA_DeInit+0x1a4>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d004      	beq.n	8002db0 <HAL_DMA_DeInit+0xcc>
 8002da6:	f240 1147 	movw	r1, #327	@ 0x147
 8002daa:	4838      	ldr	r0, [pc, #224]	@ (8002e8c <HAL_DMA_DeInit+0x1a8>)
 8002dac:	f7fe fb56 	bl	800145c <assert_failed>

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0201 	bic.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2200      	movs	r2, #0
 8002de6:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2221      	movs	r2, #33	@ 0x21
 8002dee:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f000 fb0b 	bl	800340c <DMA_CalcBaseAndBitshift>
 8002df6:	4603      	mov	r3, r0
 8002df8:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e22:	223f      	movs	r2, #63	@ 0x3f
 8002e24:	409a      	lsls	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	40026010 	.word	0x40026010
 8002e50:	40026028 	.word	0x40026028
 8002e54:	40026040 	.word	0x40026040
 8002e58:	40026058 	.word	0x40026058
 8002e5c:	40026070 	.word	0x40026070
 8002e60:	40026088 	.word	0x40026088
 8002e64:	400260a0 	.word	0x400260a0
 8002e68:	400260b8 	.word	0x400260b8
 8002e6c:	40026410 	.word	0x40026410
 8002e70:	40026428 	.word	0x40026428
 8002e74:	40026440 	.word	0x40026440
 8002e78:	40026458 	.word	0x40026458
 8002e7c:	40026470 	.word	0x40026470
 8002e80:	40026488 	.word	0x40026488
 8002e84:	400264a0 	.word	0x400264a0
 8002e88:	400264b8 	.word	0x400264b8
 8002e8c:	080134bc 	.word	0x080134bc

08002e90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
 8002e9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d003      	beq.n	8002eb6 <HAL_DMA_Start_IT+0x26>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eb4:	d304      	bcc.n	8002ec0 <HAL_DMA_Start_IT+0x30>
 8002eb6:	f240 11cb 	movw	r1, #459	@ 0x1cb
 8002eba:	4827      	ldr	r0, [pc, #156]	@ (8002f58 <HAL_DMA_Start_IT+0xc8>)
 8002ebc:	f7fe face 	bl	800145c <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d101      	bne.n	8002ece <HAL_DMA_Start_IT+0x3e>
 8002eca:	2302      	movs	r3, #2
 8002ecc:	e040      	b.n	8002f50 <HAL_DMA_Start_IT+0xc0>
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d12f      	bne.n	8002f42 <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2202      	movs	r2, #2
 8002ee6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2200      	movs	r2, #0
 8002eee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	68b9      	ldr	r1, [r7, #8]
 8002ef6:	68f8      	ldr	r0, [r7, #12]
 8002ef8:	f000 fa5a 	bl	80033b0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f00:	223f      	movs	r2, #63	@ 0x3f
 8002f02:	409a      	lsls	r2, r3
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 0216 	orr.w	r2, r2, #22
 8002f16:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d007      	beq.n	8002f30 <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f042 0208 	orr.w	r2, r2, #8
 8002f2e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f042 0201 	orr.w	r2, r2, #1
 8002f3e:	601a      	str	r2, [r3, #0]
 8002f40:	e005      	b.n	8002f4e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3718      	adds	r7, #24
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	080134bc 	.word	0x080134bc

08002f5c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f68:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f6a:	f7fe ff33 	bl	8001dd4 <HAL_GetTick>
 8002f6e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d008      	beq.n	8002f8e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2280      	movs	r2, #128	@ 0x80
 8002f80:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e052      	b.n	8003034 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 0216 	bic.w	r2, r2, #22
 8002f9c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	695a      	ldr	r2, [r3, #20]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d103      	bne.n	8002fbe <HAL_DMA_Abort+0x62>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d007      	beq.n	8002fce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f022 0208 	bic.w	r2, r2, #8
 8002fcc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f022 0201 	bic.w	r2, r2, #1
 8002fdc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fde:	e013      	b.n	8003008 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fe0:	f7fe fef8 	bl	8001dd4 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b05      	cmp	r3, #5
 8002fec:	d90c      	bls.n	8003008 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2220      	movs	r2, #32
 8002ff2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2203      	movs	r2, #3
 8002ff8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e015      	b.n	8003034 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1e4      	bne.n	8002fe0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800301a:	223f      	movs	r2, #63	@ 0x3f
 800301c:	409a      	lsls	r2, r3
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2201      	movs	r2, #1
 8003026:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2b02      	cmp	r3, #2
 800304e:	d004      	beq.n	800305a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2280      	movs	r2, #128	@ 0x80
 8003054:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e00c      	b.n	8003074 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2205      	movs	r2, #5
 800305e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f022 0201 	bic.w	r2, r2, #1
 8003070:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	4618      	mov	r0, r3
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003088:	2300      	movs	r3, #0
 800308a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800308c:	4b8e      	ldr	r3, [pc, #568]	@ (80032c8 <HAL_DMA_IRQHandler+0x248>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a8e      	ldr	r2, [pc, #568]	@ (80032cc <HAL_DMA_IRQHandler+0x24c>)
 8003092:	fba2 2303 	umull	r2, r3, r2, r3
 8003096:	0a9b      	lsrs	r3, r3, #10
 8003098:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800309e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030aa:	2208      	movs	r2, #8
 80030ac:	409a      	lsls	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4013      	ands	r3, r2
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d01a      	beq.n	80030ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0304 	and.w	r3, r3, #4
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d013      	beq.n	80030ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f022 0204 	bic.w	r2, r2, #4
 80030d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d8:	2208      	movs	r2, #8
 80030da:	409a      	lsls	r2, r3
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030e4:	f043 0201 	orr.w	r2, r3, #1
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f0:	2201      	movs	r2, #1
 80030f2:	409a      	lsls	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4013      	ands	r3, r2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d012      	beq.n	8003122 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00b      	beq.n	8003122 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800310e:	2201      	movs	r2, #1
 8003110:	409a      	lsls	r2, r3
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800311a:	f043 0202 	orr.w	r2, r3, #2
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003126:	2204      	movs	r2, #4
 8003128:	409a      	lsls	r2, r3
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	4013      	ands	r3, r2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d012      	beq.n	8003158 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d00b      	beq.n	8003158 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003144:	2204      	movs	r2, #4
 8003146:	409a      	lsls	r2, r3
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003150:	f043 0204 	orr.w	r2, r3, #4
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800315c:	2210      	movs	r2, #16
 800315e:	409a      	lsls	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4013      	ands	r3, r2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d043      	beq.n	80031f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0308 	and.w	r3, r3, #8
 8003172:	2b00      	cmp	r3, #0
 8003174:	d03c      	beq.n	80031f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800317a:	2210      	movs	r2, #16
 800317c:	409a      	lsls	r2, r3
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d018      	beq.n	80031c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d108      	bne.n	80031b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d024      	beq.n	80031f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	4798      	blx	r3
 80031ae:	e01f      	b.n	80031f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d01b      	beq.n	80031f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	4798      	blx	r3
 80031c0:	e016      	b.n	80031f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d107      	bne.n	80031e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0208 	bic.w	r2, r2, #8
 80031de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d003      	beq.n	80031f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f4:	2220      	movs	r2, #32
 80031f6:	409a      	lsls	r2, r3
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	4013      	ands	r3, r2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f000 808f 	beq.w	8003320 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0310 	and.w	r3, r3, #16
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 8087 	beq.w	8003320 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003216:	2220      	movs	r2, #32
 8003218:	409a      	lsls	r2, r3
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b05      	cmp	r3, #5
 8003228:	d136      	bne.n	8003298 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 0216 	bic.w	r2, r2, #22
 8003238:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	695a      	ldr	r2, [r3, #20]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003248:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324e:	2b00      	cmp	r3, #0
 8003250:	d103      	bne.n	800325a <HAL_DMA_IRQHandler+0x1da>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003256:	2b00      	cmp	r3, #0
 8003258:	d007      	beq.n	800326a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f022 0208 	bic.w	r2, r2, #8
 8003268:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800326e:	223f      	movs	r2, #63	@ 0x3f
 8003270:	409a      	lsls	r2, r3
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2201      	movs	r2, #1
 800327a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800328a:	2b00      	cmp	r3, #0
 800328c:	d07e      	beq.n	800338c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	4798      	blx	r3
        }
        return;
 8003296:	e079      	b.n	800338c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d01d      	beq.n	80032e2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10d      	bne.n	80032d0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d031      	beq.n	8003320 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	4798      	blx	r3
 80032c4:	e02c      	b.n	8003320 <HAL_DMA_IRQHandler+0x2a0>
 80032c6:	bf00      	nop
 80032c8:	20000004 	.word	0x20000004
 80032cc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d023      	beq.n	8003320 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	4798      	blx	r3
 80032e0:	e01e      	b.n	8003320 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d10f      	bne.n	8003310 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 0210 	bic.w	r2, r2, #16
 80032fe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003314:	2b00      	cmp	r3, #0
 8003316:	d003      	beq.n	8003320 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003324:	2b00      	cmp	r3, #0
 8003326:	d032      	beq.n	800338e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800332c:	f003 0301 	and.w	r3, r3, #1
 8003330:	2b00      	cmp	r3, #0
 8003332:	d022      	beq.n	800337a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2205      	movs	r2, #5
 8003338:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 0201 	bic.w	r2, r2, #1
 800334a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	3301      	adds	r3, #1
 8003350:	60bb      	str	r3, [r7, #8]
 8003352:	697a      	ldr	r2, [r7, #20]
 8003354:	429a      	cmp	r2, r3
 8003356:	d307      	bcc.n	8003368 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1f2      	bne.n	800334c <HAL_DMA_IRQHandler+0x2cc>
 8003366:	e000      	b.n	800336a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003368:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2201      	movs	r2, #1
 800336e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800337e:	2b00      	cmp	r3, #0
 8003380:	d005      	beq.n	800338e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	4798      	blx	r3
 800338a:	e000      	b.n	800338e <HAL_DMA_IRQHandler+0x30e>
        return;
 800338c:	bf00      	nop
    }
  }
}
 800338e:	3718      	adds	r7, #24
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033a2:	b2db      	uxtb	r3, r3
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
 80033bc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80033cc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	683a      	ldr	r2, [r7, #0]
 80033d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	2b40      	cmp	r3, #64	@ 0x40
 80033dc:	d108      	bne.n	80033f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68ba      	ldr	r2, [r7, #8]
 80033ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80033ee:	e007      	b.n	8003400 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	60da      	str	r2, [r3, #12]
}
 8003400:	bf00      	nop
 8003402:	3714      	adds	r7, #20
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	b2db      	uxtb	r3, r3
 800341a:	3b10      	subs	r3, #16
 800341c:	4a14      	ldr	r2, [pc, #80]	@ (8003470 <DMA_CalcBaseAndBitshift+0x64>)
 800341e:	fba2 2303 	umull	r2, r3, r2, r3
 8003422:	091b      	lsrs	r3, r3, #4
 8003424:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003426:	4a13      	ldr	r2, [pc, #76]	@ (8003474 <DMA_CalcBaseAndBitshift+0x68>)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	4413      	add	r3, r2
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	461a      	mov	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2b03      	cmp	r3, #3
 8003438:	d909      	bls.n	800344e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003442:	f023 0303 	bic.w	r3, r3, #3
 8003446:	1d1a      	adds	r2, r3, #4
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	659a      	str	r2, [r3, #88]	@ 0x58
 800344c:	e007      	b.n	800345e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003456:	f023 0303 	bic.w	r3, r3, #3
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003462:	4618      	mov	r0, r3
 8003464:	3714      	adds	r7, #20
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	aaaaaaab 	.word	0xaaaaaaab
 8003474:	0801e3cc 	.word	0x0801e3cc

08003478 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003480:	2300      	movs	r3, #0
 8003482:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	699b      	ldr	r3, [r3, #24]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d11f      	bne.n	80034d2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	2b03      	cmp	r3, #3
 8003496:	d856      	bhi.n	8003546 <DMA_CheckFifoParam+0xce>
 8003498:	a201      	add	r2, pc, #4	@ (adr r2, 80034a0 <DMA_CheckFifoParam+0x28>)
 800349a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800349e:	bf00      	nop
 80034a0:	080034b1 	.word	0x080034b1
 80034a4:	080034c3 	.word	0x080034c3
 80034a8:	080034b1 	.word	0x080034b1
 80034ac:	08003547 	.word	0x08003547
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d046      	beq.n	800354a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034c0:	e043      	b.n	800354a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034ca:	d140      	bne.n	800354e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034d0:	e03d      	b.n	800354e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034da:	d121      	bne.n	8003520 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	2b03      	cmp	r3, #3
 80034e0:	d837      	bhi.n	8003552 <DMA_CheckFifoParam+0xda>
 80034e2:	a201      	add	r2, pc, #4	@ (adr r2, 80034e8 <DMA_CheckFifoParam+0x70>)
 80034e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034e8:	080034f9 	.word	0x080034f9
 80034ec:	080034ff 	.word	0x080034ff
 80034f0:	080034f9 	.word	0x080034f9
 80034f4:	08003511 	.word	0x08003511
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	73fb      	strb	r3, [r7, #15]
      break;
 80034fc:	e030      	b.n	8003560 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003502:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d025      	beq.n	8003556 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800350e:	e022      	b.n	8003556 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003514:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003518:	d11f      	bne.n	800355a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800351e:	e01c      	b.n	800355a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	2b02      	cmp	r3, #2
 8003524:	d903      	bls.n	800352e <DMA_CheckFifoParam+0xb6>
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	2b03      	cmp	r3, #3
 800352a:	d003      	beq.n	8003534 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800352c:	e018      	b.n	8003560 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	73fb      	strb	r3, [r7, #15]
      break;
 8003532:	e015      	b.n	8003560 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003538:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00e      	beq.n	800355e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	73fb      	strb	r3, [r7, #15]
      break;
 8003544:	e00b      	b.n	800355e <DMA_CheckFifoParam+0xe6>
      break;
 8003546:	bf00      	nop
 8003548:	e00a      	b.n	8003560 <DMA_CheckFifoParam+0xe8>
      break;
 800354a:	bf00      	nop
 800354c:	e008      	b.n	8003560 <DMA_CheckFifoParam+0xe8>
      break;
 800354e:	bf00      	nop
 8003550:	e006      	b.n	8003560 <DMA_CheckFifoParam+0xe8>
      break;
 8003552:	bf00      	nop
 8003554:	e004      	b.n	8003560 <DMA_CheckFifoParam+0xe8>
      break;
 8003556:	bf00      	nop
 8003558:	e002      	b.n	8003560 <DMA_CheckFifoParam+0xe8>
      break;   
 800355a:	bf00      	nop
 800355c:	e000      	b.n	8003560 <DMA_CheckFifoParam+0xe8>
      break;
 800355e:	bf00      	nop
    }
  } 
  
  return status; 
 8003560:	7bfb      	ldrb	r3, [r7, #15]
}
 8003562:	4618      	mov	r0, r3
 8003564:	3714      	adds	r7, #20
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop

08003570 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b088      	sub	sp, #32
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800357a:	2300      	movs	r3, #0
 800357c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800357e:	2300      	movs	r3, #0
 8003580:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003582:	2300      	movs	r3, #0
 8003584:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a32      	ldr	r2, [pc, #200]	@ (8003654 <HAL_GPIO_Init+0xe4>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d017      	beq.n	80035be <HAL_GPIO_Init+0x4e>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a31      	ldr	r2, [pc, #196]	@ (8003658 <HAL_GPIO_Init+0xe8>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d013      	beq.n	80035be <HAL_GPIO_Init+0x4e>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a30      	ldr	r2, [pc, #192]	@ (800365c <HAL_GPIO_Init+0xec>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00f      	beq.n	80035be <HAL_GPIO_Init+0x4e>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a2f      	ldr	r2, [pc, #188]	@ (8003660 <HAL_GPIO_Init+0xf0>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d00b      	beq.n	80035be <HAL_GPIO_Init+0x4e>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a2e      	ldr	r2, [pc, #184]	@ (8003664 <HAL_GPIO_Init+0xf4>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d007      	beq.n	80035be <HAL_GPIO_Init+0x4e>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a2d      	ldr	r2, [pc, #180]	@ (8003668 <HAL_GPIO_Init+0xf8>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d003      	beq.n	80035be <HAL_GPIO_Init+0x4e>
 80035b6:	21ac      	movs	r1, #172	@ 0xac
 80035b8:	482c      	ldr	r0, [pc, #176]	@ (800366c <HAL_GPIO_Init+0xfc>)
 80035ba:	f7fd ff4f 	bl	800145c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d004      	beq.n	80035d2 <HAL_GPIO_Init+0x62>
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035d0:	d303      	bcc.n	80035da <HAL_GPIO_Init+0x6a>
 80035d2:	21ad      	movs	r1, #173	@ 0xad
 80035d4:	4825      	ldr	r0, [pc, #148]	@ (800366c <HAL_GPIO_Init+0xfc>)
 80035d6:	f7fd ff41 	bl	800145c <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d035      	beq.n	800364e <HAL_GPIO_Init+0xde>
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d031      	beq.n	800364e <HAL_GPIO_Init+0xde>
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b11      	cmp	r3, #17
 80035f0:	d02d      	beq.n	800364e <HAL_GPIO_Init+0xde>
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d029      	beq.n	800364e <HAL_GPIO_Init+0xde>
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	2b12      	cmp	r3, #18
 8003600:	d025      	beq.n	800364e <HAL_GPIO_Init+0xde>
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 800360a:	d020      	beq.n	800364e <HAL_GPIO_Init+0xde>
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8003614:	d01b      	beq.n	800364e <HAL_GPIO_Init+0xde>
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 800361e:	d016      	beq.n	800364e <HAL_GPIO_Init+0xde>
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8003628:	d011      	beq.n	800364e <HAL_GPIO_Init+0xde>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8003632:	d00c      	beq.n	800364e <HAL_GPIO_Init+0xde>
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 800363c:	d007      	beq.n	800364e <HAL_GPIO_Init+0xde>
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	2b03      	cmp	r3, #3
 8003644:	d003      	beq.n	800364e <HAL_GPIO_Init+0xde>
 8003646:	21ae      	movs	r1, #174	@ 0xae
 8003648:	4808      	ldr	r0, [pc, #32]	@ (800366c <HAL_GPIO_Init+0xfc>)
 800364a:	f7fd ff07 	bl	800145c <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800364e:	2300      	movs	r3, #0
 8003650:	61fb      	str	r3, [r7, #28]
 8003652:	e205      	b.n	8003a60 <HAL_GPIO_Init+0x4f0>
 8003654:	40020000 	.word	0x40020000
 8003658:	40020400 	.word	0x40020400
 800365c:	40020800 	.word	0x40020800
 8003660:	40020c00 	.word	0x40020c00
 8003664:	40021000 	.word	0x40021000
 8003668:	40021c00 	.word	0x40021c00
 800366c:	08013528 	.word	0x08013528
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003670:	2201      	movs	r2, #1
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	fa02 f303 	lsl.w	r3, r2, r3
 8003678:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	697a      	ldr	r2, [r7, #20]
 8003680:	4013      	ands	r3, r2
 8003682:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	429a      	cmp	r2, r3
 800368a:	f040 81e6 	bne.w	8003a5a <HAL_GPIO_Init+0x4ea>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	f003 0303 	and.w	r3, r3, #3
 8003696:	2b01      	cmp	r3, #1
 8003698:	d005      	beq.n	80036a6 <HAL_GPIO_Init+0x136>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d144      	bne.n	8003730 <HAL_GPIO_Init+0x1c0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00f      	beq.n	80036ce <HAL_GPIO_Init+0x15e>
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d00b      	beq.n	80036ce <HAL_GPIO_Init+0x15e>
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d007      	beq.n	80036ce <HAL_GPIO_Init+0x15e>
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	2b03      	cmp	r3, #3
 80036c4:	d003      	beq.n	80036ce <HAL_GPIO_Init+0x15e>
 80036c6:	21c0      	movs	r1, #192	@ 0xc0
 80036c8:	4894      	ldr	r0, [pc, #592]	@ (800391c <HAL_GPIO_Init+0x3ac>)
 80036ca:	f7fd fec7 	bl	800145c <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	2203      	movs	r2, #3
 80036da:	fa02 f303 	lsl.w	r3, r2, r3
 80036de:	43db      	mvns	r3, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4013      	ands	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	68da      	ldr	r2, [r3, #12]
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	fa02 f303 	lsl.w	r3, r2, r3
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	69ba      	ldr	r2, [r7, #24]
 80036fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003704:	2201      	movs	r2, #1
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	43db      	mvns	r3, r3
 800370e:	69ba      	ldr	r2, [r7, #24]
 8003710:	4013      	ands	r3, r2
 8003712:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	091b      	lsrs	r3, r3, #4
 800371a:	f003 0201 	and.w	r2, r3, #1
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	fa02 f303 	lsl.w	r3, r2, r3
 8003724:	69ba      	ldr	r2, [r7, #24]
 8003726:	4313      	orrs	r3, r2
 8003728:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f003 0303 	and.w	r3, r3, #3
 8003738:	2b03      	cmp	r3, #3
 800373a:	d027      	beq.n	800378c <HAL_GPIO_Init+0x21c>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d00b      	beq.n	800375c <HAL_GPIO_Init+0x1ec>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	2b01      	cmp	r3, #1
 800374a:	d007      	beq.n	800375c <HAL_GPIO_Init+0x1ec>
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	2b02      	cmp	r3, #2
 8003752:	d003      	beq.n	800375c <HAL_GPIO_Init+0x1ec>
 8003754:	21d1      	movs	r1, #209	@ 0xd1
 8003756:	4871      	ldr	r0, [pc, #452]	@ (800391c <HAL_GPIO_Init+0x3ac>)
 8003758:	f7fd fe80 	bl	800145c <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	005b      	lsls	r3, r3, #1
 8003766:	2203      	movs	r2, #3
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	43db      	mvns	r3, r3
 800376e:	69ba      	ldr	r2, [r7, #24]
 8003770:	4013      	ands	r3, r2
 8003772:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	fa02 f303 	lsl.w	r3, r2, r3
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	4313      	orrs	r3, r2
 8003784:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f003 0303 	and.w	r3, r3, #3
 8003794:	2b02      	cmp	r3, #2
 8003796:	f040 8098 	bne.w	80038ca <HAL_GPIO_Init+0x35a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d06f      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	2b0c      	cmp	r3, #12
 80037a8:	d06b      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d067      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	691b      	ldr	r3, [r3, #16]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d063      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d05f      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d05b      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d057      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d053      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d04f      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d04b      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	691b      	ldr	r3, [r3, #16]
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d047      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	691b      	ldr	r3, [r3, #16]
 80037f6:	2b03      	cmp	r3, #3
 80037f8:	d043      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	2b03      	cmp	r3, #3
 8003800:	d03f      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	2b03      	cmp	r3, #3
 8003808:	d03b      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	2b04      	cmp	r3, #4
 8003810:	d037      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	2b04      	cmp	r3, #4
 8003818:	d033      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	2b04      	cmp	r3, #4
 8003820:	d02f      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	2b05      	cmp	r3, #5
 8003828:	d02b      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	2b05      	cmp	r3, #5
 8003830:	d027      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	2b05      	cmp	r3, #5
 8003838:	d023      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	2b06      	cmp	r3, #6
 8003840:	d01f      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	691b      	ldr	r3, [r3, #16]
 8003846:	2b07      	cmp	r3, #7
 8003848:	d01b      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	2b07      	cmp	r3, #7
 8003850:	d017      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	2b08      	cmp	r3, #8
 8003858:	d013      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	2b09      	cmp	r3, #9
 8003860:	d00f      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	2b09      	cmp	r3, #9
 8003868:	d00b      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	691b      	ldr	r3, [r3, #16]
 800386e:	2b0a      	cmp	r3, #10
 8003870:	d007      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	2b0f      	cmp	r3, #15
 8003878:	d003      	beq.n	8003882 <HAL_GPIO_Init+0x312>
 800387a:	21de      	movs	r1, #222	@ 0xde
 800387c:	4827      	ldr	r0, [pc, #156]	@ (800391c <HAL_GPIO_Init+0x3ac>)
 800387e:	f7fd fded 	bl	800145c <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	08da      	lsrs	r2, r3, #3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	3208      	adds	r2, #8
 800388a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800388e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	f003 0307 	and.w	r3, r3, #7
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	220f      	movs	r2, #15
 800389a:	fa02 f303 	lsl.w	r3, r2, r3
 800389e:	43db      	mvns	r3, r3
 80038a0:	69ba      	ldr	r2, [r7, #24]
 80038a2:	4013      	ands	r3, r2
 80038a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	691a      	ldr	r2, [r3, #16]
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	69ba      	ldr	r2, [r7, #24]
 80038b8:	4313      	orrs	r3, r2
 80038ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	08da      	lsrs	r2, r3, #3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	3208      	adds	r2, #8
 80038c4:	69b9      	ldr	r1, [r7, #24]
 80038c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	2203      	movs	r2, #3
 80038d6:	fa02 f303 	lsl.w	r3, r2, r3
 80038da:	43db      	mvns	r3, r3
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4013      	ands	r3, r2
 80038e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	f003 0203 	and.w	r2, r3, #3
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	005b      	lsls	r3, r3, #1
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	69ba      	ldr	r2, [r7, #24]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	69ba      	ldr	r2, [r7, #24]
 80038fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003906:	2b00      	cmp	r3, #0
 8003908:	f000 80a7 	beq.w	8003a5a <HAL_GPIO_Init+0x4ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800390c:	2300      	movs	r3, #0
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	4b03      	ldr	r3, [pc, #12]	@ (8003920 <HAL_GPIO_Init+0x3b0>)
 8003912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003914:	4a02      	ldr	r2, [pc, #8]	@ (8003920 <HAL_GPIO_Init+0x3b0>)
 8003916:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800391a:	e003      	b.n	8003924 <HAL_GPIO_Init+0x3b4>
 800391c:	08013528 	.word	0x08013528
 8003920:	40023800 	.word	0x40023800
 8003924:	6453      	str	r3, [r2, #68]	@ 0x44
 8003926:	4b53      	ldr	r3, [pc, #332]	@ (8003a74 <HAL_GPIO_Init+0x504>)
 8003928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800392e:	60fb      	str	r3, [r7, #12]
 8003930:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003932:	4a51      	ldr	r2, [pc, #324]	@ (8003a78 <HAL_GPIO_Init+0x508>)
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	089b      	lsrs	r3, r3, #2
 8003938:	3302      	adds	r3, #2
 800393a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800393e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	f003 0303 	and.w	r3, r3, #3
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	220f      	movs	r2, #15
 800394a:	fa02 f303 	lsl.w	r3, r2, r3
 800394e:	43db      	mvns	r3, r3
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	4013      	ands	r3, r2
 8003954:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a48      	ldr	r2, [pc, #288]	@ (8003a7c <HAL_GPIO_Init+0x50c>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d019      	beq.n	8003992 <HAL_GPIO_Init+0x422>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a47      	ldr	r2, [pc, #284]	@ (8003a80 <HAL_GPIO_Init+0x510>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d013      	beq.n	800398e <HAL_GPIO_Init+0x41e>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a46      	ldr	r2, [pc, #280]	@ (8003a84 <HAL_GPIO_Init+0x514>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d00d      	beq.n	800398a <HAL_GPIO_Init+0x41a>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a45      	ldr	r2, [pc, #276]	@ (8003a88 <HAL_GPIO_Init+0x518>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d007      	beq.n	8003986 <HAL_GPIO_Init+0x416>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a44      	ldr	r2, [pc, #272]	@ (8003a8c <HAL_GPIO_Init+0x51c>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d101      	bne.n	8003982 <HAL_GPIO_Init+0x412>
 800397e:	2304      	movs	r3, #4
 8003980:	e008      	b.n	8003994 <HAL_GPIO_Init+0x424>
 8003982:	2307      	movs	r3, #7
 8003984:	e006      	b.n	8003994 <HAL_GPIO_Init+0x424>
 8003986:	2303      	movs	r3, #3
 8003988:	e004      	b.n	8003994 <HAL_GPIO_Init+0x424>
 800398a:	2302      	movs	r3, #2
 800398c:	e002      	b.n	8003994 <HAL_GPIO_Init+0x424>
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <HAL_GPIO_Init+0x424>
 8003992:	2300      	movs	r3, #0
 8003994:	69fa      	ldr	r2, [r7, #28]
 8003996:	f002 0203 	and.w	r2, r2, #3
 800399a:	0092      	lsls	r2, r2, #2
 800399c:	4093      	lsls	r3, r2
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039a4:	4934      	ldr	r1, [pc, #208]	@ (8003a78 <HAL_GPIO_Init+0x508>)
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	089b      	lsrs	r3, r3, #2
 80039aa:	3302      	adds	r3, #2
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039b2:	4b37      	ldr	r3, [pc, #220]	@ (8003a90 <HAL_GPIO_Init+0x520>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	43db      	mvns	r3, r3
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	4013      	ands	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_GPIO_Init+0x466>
        {
          temp |= iocurrent;
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039d6:	4a2e      	ldr	r2, [pc, #184]	@ (8003a90 <HAL_GPIO_Init+0x520>)
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039dc:	4b2c      	ldr	r3, [pc, #176]	@ (8003a90 <HAL_GPIO_Init+0x520>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	43db      	mvns	r3, r3
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	4013      	ands	r3, r2
 80039ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <HAL_GPIO_Init+0x490>
        {
          temp |= iocurrent;
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a00:	4a23      	ldr	r2, [pc, #140]	@ (8003a90 <HAL_GPIO_Init+0x520>)
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a06:	4b22      	ldr	r3, [pc, #136]	@ (8003a90 <HAL_GPIO_Init+0x520>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4013      	ands	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_GPIO_Init+0x4ba>
        {
          temp |= iocurrent;
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a2a:	4a19      	ldr	r2, [pc, #100]	@ (8003a90 <HAL_GPIO_Init+0x520>)
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a30:	4b17      	ldr	r3, [pc, #92]	@ (8003a90 <HAL_GPIO_Init+0x520>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d003      	beq.n	8003a54 <HAL_GPIO_Init+0x4e4>
        {
          temp |= iocurrent;
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a54:	4a0e      	ldr	r2, [pc, #56]	@ (8003a90 <HAL_GPIO_Init+0x520>)
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	61fb      	str	r3, [r7, #28]
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	2b0f      	cmp	r3, #15
 8003a64:	f67f ae04 	bls.w	8003670 <HAL_GPIO_Init+0x100>
      }
    }
  }
}
 8003a68:	bf00      	nop
 8003a6a:	bf00      	nop
 8003a6c:	3720      	adds	r7, #32
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	40023800 	.word	0x40023800
 8003a78:	40013800 	.word	0x40013800
 8003a7c:	40020000 	.word	0x40020000
 8003a80:	40020400 	.word	0x40020400
 8003a84:	40020800 	.word	0x40020800
 8003a88:	40020c00 	.word	0x40020c00
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	40013c00 	.word	0x40013c00

08003a94 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a71      	ldr	r2, [pc, #452]	@ (8003c74 <HAL_GPIO_DeInit+0x1e0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d018      	beq.n	8003ae4 <HAL_GPIO_DeInit+0x50>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a70      	ldr	r2, [pc, #448]	@ (8003c78 <HAL_GPIO_DeInit+0x1e4>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d014      	beq.n	8003ae4 <HAL_GPIO_DeInit+0x50>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a6f      	ldr	r2, [pc, #444]	@ (8003c7c <HAL_GPIO_DeInit+0x1e8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d010      	beq.n	8003ae4 <HAL_GPIO_DeInit+0x50>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a6e      	ldr	r2, [pc, #440]	@ (8003c80 <HAL_GPIO_DeInit+0x1ec>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d00c      	beq.n	8003ae4 <HAL_GPIO_DeInit+0x50>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a6d      	ldr	r2, [pc, #436]	@ (8003c84 <HAL_GPIO_DeInit+0x1f0>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d008      	beq.n	8003ae4 <HAL_GPIO_DeInit+0x50>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a6c      	ldr	r2, [pc, #432]	@ (8003c88 <HAL_GPIO_DeInit+0x1f4>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d004      	beq.n	8003ae4 <HAL_GPIO_DeInit+0x50>
 8003ada:	f44f 7197 	mov.w	r1, #302	@ 0x12e
 8003ade:	486b      	ldr	r0, [pc, #428]	@ (8003c8c <HAL_GPIO_DeInit+0x1f8>)
 8003ae0:	f7fd fcbc 	bl	800145c <assert_failed>
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	617b      	str	r3, [r7, #20]
 8003ae8:	e0bb      	b.n	8003c62 <HAL_GPIO_DeInit+0x1ce>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003aea:	2201      	movs	r2, #1
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	fa02 f303 	lsl.w	r3, r2, r3
 8003af2:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003af4:	683a      	ldr	r2, [r7, #0]
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	4013      	ands	r3, r2
 8003afa:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003afc:	68fa      	ldr	r2, [r7, #12]
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	f040 80ab 	bne.w	8003c5c <HAL_GPIO_DeInit+0x1c8>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003b06:	4a62      	ldr	r2, [pc, #392]	@ (8003c90 <HAL_GPIO_DeInit+0x1fc>)
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	089b      	lsrs	r3, r3, #2
 8003b0c:	3302      	adds	r3, #2
 8003b0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b12:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	f003 0303 	and.w	r3, r3, #3
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	220f      	movs	r2, #15
 8003b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b22:	68ba      	ldr	r2, [r7, #8]
 8003b24:	4013      	ands	r3, r2
 8003b26:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	4a52      	ldr	r2, [pc, #328]	@ (8003c74 <HAL_GPIO_DeInit+0x1e0>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d019      	beq.n	8003b64 <HAL_GPIO_DeInit+0xd0>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4a51      	ldr	r2, [pc, #324]	@ (8003c78 <HAL_GPIO_DeInit+0x1e4>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d013      	beq.n	8003b60 <HAL_GPIO_DeInit+0xcc>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a50      	ldr	r2, [pc, #320]	@ (8003c7c <HAL_GPIO_DeInit+0x1e8>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d00d      	beq.n	8003b5c <HAL_GPIO_DeInit+0xc8>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4a4f      	ldr	r2, [pc, #316]	@ (8003c80 <HAL_GPIO_DeInit+0x1ec>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d007      	beq.n	8003b58 <HAL_GPIO_DeInit+0xc4>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a4e      	ldr	r2, [pc, #312]	@ (8003c84 <HAL_GPIO_DeInit+0x1f0>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d101      	bne.n	8003b54 <HAL_GPIO_DeInit+0xc0>
 8003b50:	2304      	movs	r3, #4
 8003b52:	e008      	b.n	8003b66 <HAL_GPIO_DeInit+0xd2>
 8003b54:	2307      	movs	r3, #7
 8003b56:	e006      	b.n	8003b66 <HAL_GPIO_DeInit+0xd2>
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e004      	b.n	8003b66 <HAL_GPIO_DeInit+0xd2>
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	e002      	b.n	8003b66 <HAL_GPIO_DeInit+0xd2>
 8003b60:	2301      	movs	r3, #1
 8003b62:	e000      	b.n	8003b66 <HAL_GPIO_DeInit+0xd2>
 8003b64:	2300      	movs	r3, #0
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	f002 0203 	and.w	r2, r2, #3
 8003b6c:	0092      	lsls	r2, r2, #2
 8003b6e:	4093      	lsls	r3, r2
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d132      	bne.n	8003bdc <HAL_GPIO_DeInit+0x148>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003b76:	4b47      	ldr	r3, [pc, #284]	@ (8003c94 <HAL_GPIO_DeInit+0x200>)
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	43db      	mvns	r3, r3
 8003b7e:	4945      	ldr	r1, [pc, #276]	@ (8003c94 <HAL_GPIO_DeInit+0x200>)
 8003b80:	4013      	ands	r3, r2
 8003b82:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003b84:	4b43      	ldr	r3, [pc, #268]	@ (8003c94 <HAL_GPIO_DeInit+0x200>)
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	43db      	mvns	r3, r3
 8003b8c:	4941      	ldr	r1, [pc, #260]	@ (8003c94 <HAL_GPIO_DeInit+0x200>)
 8003b8e:	4013      	ands	r3, r2
 8003b90:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003b92:	4b40      	ldr	r3, [pc, #256]	@ (8003c94 <HAL_GPIO_DeInit+0x200>)
 8003b94:	68da      	ldr	r2, [r3, #12]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	493e      	ldr	r1, [pc, #248]	@ (8003c94 <HAL_GPIO_DeInit+0x200>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003ba0:	4b3c      	ldr	r3, [pc, #240]	@ (8003c94 <HAL_GPIO_DeInit+0x200>)
 8003ba2:	689a      	ldr	r2, [r3, #8]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	43db      	mvns	r3, r3
 8003ba8:	493a      	ldr	r1, [pc, #232]	@ (8003c94 <HAL_GPIO_DeInit+0x200>)
 8003baa:	4013      	ands	r3, r2
 8003bac:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f003 0303 	and.w	r3, r3, #3
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	220f      	movs	r2, #15
 8003bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bbc:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003bbe:	4a34      	ldr	r2, [pc, #208]	@ (8003c90 <HAL_GPIO_DeInit+0x1fc>)
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	089b      	lsrs	r3, r3, #2
 8003bc4:	3302      	adds	r3, #2
 8003bc6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	43da      	mvns	r2, r3
 8003bce:	4830      	ldr	r0, [pc, #192]	@ (8003c90 <HAL_GPIO_DeInit+0x1fc>)
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	089b      	lsrs	r3, r3, #2
 8003bd4:	400a      	ands	r2, r1
 8003bd6:	3302      	adds	r3, #2
 8003bd8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	2103      	movs	r1, #3
 8003be6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bea:	43db      	mvns	r3, r3
 8003bec:	401a      	ands	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	08da      	lsrs	r2, r3, #3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	3208      	adds	r2, #8
 8003bfa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	f003 0307 	and.w	r3, r3, #7
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	220f      	movs	r2, #15
 8003c08:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0c:	43db      	mvns	r3, r3
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	08d2      	lsrs	r2, r2, #3
 8003c12:	4019      	ands	r1, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	3208      	adds	r2, #8
 8003c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	005b      	lsls	r3, r3, #1
 8003c24:	2103      	movs	r1, #3
 8003c26:	fa01 f303 	lsl.w	r3, r1, r3
 8003c2a:	43db      	mvns	r3, r3
 8003c2c:	401a      	ands	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685a      	ldr	r2, [r3, #4]
 8003c36:	2101      	movs	r1, #1
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c3e:	43db      	mvns	r3, r3
 8003c40:	401a      	ands	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689a      	ldr	r2, [r3, #8]
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	005b      	lsls	r3, r3, #1
 8003c4e:	2103      	movs	r1, #3
 8003c50:	fa01 f303 	lsl.w	r3, r1, r3
 8003c54:	43db      	mvns	r3, r3
 8003c56:	401a      	ands	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	617b      	str	r3, [r7, #20]
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	2b0f      	cmp	r3, #15
 8003c66:	f67f af40 	bls.w	8003aea <HAL_GPIO_DeInit+0x56>
    }
  }
}
 8003c6a:	bf00      	nop
 8003c6c:	bf00      	nop
 8003c6e:	3718      	adds	r7, #24
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40020000 	.word	0x40020000
 8003c78:	40020400 	.word	0x40020400
 8003c7c:	40020800 	.word	0x40020800
 8003c80:	40020c00 	.word	0x40020c00
 8003c84:	40021000 	.word	0x40021000
 8003c88:	40021c00 	.word	0x40021c00
 8003c8c:	08013528 	.word	0x08013528
 8003c90:	40013800 	.word	0x40013800
 8003c94:	40013c00 	.word	0x40013c00

08003c98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003ca4:	887b      	ldrh	r3, [r7, #2]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d104      	bne.n	8003cb4 <HAL_GPIO_ReadPin+0x1c>
 8003caa:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 8003cae:	4809      	ldr	r0, [pc, #36]	@ (8003cd4 <HAL_GPIO_ReadPin+0x3c>)
 8003cb0:	f7fd fbd4 	bl	800145c <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	691a      	ldr	r2, [r3, #16]
 8003cb8:	887b      	ldrh	r3, [r7, #2]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d002      	beq.n	8003cc6 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	73fb      	strb	r3, [r7, #15]
 8003cc4:	e001      	b.n	8003cca <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	08013528 	.word	0x08013528

08003cd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	807b      	strh	r3, [r7, #2]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003ce8:	887b      	ldrh	r3, [r7, #2]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d104      	bne.n	8003cf8 <HAL_GPIO_WritePin+0x20>
 8003cee:	f240 119d 	movw	r1, #413	@ 0x19d
 8003cf2:	480e      	ldr	r0, [pc, #56]	@ (8003d2c <HAL_GPIO_WritePin+0x54>)
 8003cf4:	f7fd fbb2 	bl	800145c <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003cf8:	787b      	ldrb	r3, [r7, #1]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d007      	beq.n	8003d0e <HAL_GPIO_WritePin+0x36>
 8003cfe:	787b      	ldrb	r3, [r7, #1]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d004      	beq.n	8003d0e <HAL_GPIO_WritePin+0x36>
 8003d04:	f44f 71cf 	mov.w	r1, #414	@ 0x19e
 8003d08:	4808      	ldr	r0, [pc, #32]	@ (8003d2c <HAL_GPIO_WritePin+0x54>)
 8003d0a:	f7fd fba7 	bl	800145c <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8003d0e:	787b      	ldrb	r3, [r7, #1]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d003      	beq.n	8003d1c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d14:	887a      	ldrh	r2, [r7, #2]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d1a:	e003      	b.n	8003d24 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d1c:	887b      	ldrh	r3, [r7, #2]
 8003d1e:	041a      	lsls	r2, r3, #16
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	619a      	str	r2, [r3, #24]
}
 8003d24:	bf00      	nop
 8003d26:	3708      	adds	r7, #8
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	08013528 	.word	0x08013528

08003d30 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	460b      	mov	r3, r1
 8003d3a:	807b      	strh	r3, [r7, #2]
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003d3c:	887b      	ldrh	r3, [r7, #2]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d104      	bne.n	8003d4c <HAL_GPIO_TogglePin+0x1c>
 8003d42:	f44f 71db 	mov.w	r1, #438	@ 0x1b6
 8003d46:	480a      	ldr	r0, [pc, #40]	@ (8003d70 <HAL_GPIO_TogglePin+0x40>)
 8003d48:	f7fd fb88 	bl	800145c <assert_failed>

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d52:	887a      	ldrh	r2, [r7, #2]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	4013      	ands	r3, r2
 8003d58:	041a      	lsls	r2, r3, #16
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	43d9      	mvns	r1, r3
 8003d5e:	887b      	ldrh	r3, [r7, #2]
 8003d60:	400b      	ands	r3, r1
 8003d62:	431a      	orrs	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	619a      	str	r2, [r3, #24]
}
 8003d68:	bf00      	nop
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	08013528 	.word	0x08013528

08003d74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d101      	bne.n	8003d86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e1ba      	b.n	80040fc <HAL_I2C_Init+0x388>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a9d      	ldr	r2, [pc, #628]	@ (8004000 <HAL_I2C_Init+0x28c>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d00e      	beq.n	8003dae <HAL_I2C_Init+0x3a>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a9b      	ldr	r2, [pc, #620]	@ (8004004 <HAL_I2C_Init+0x290>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d009      	beq.n	8003dae <HAL_I2C_Init+0x3a>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a9a      	ldr	r2, [pc, #616]	@ (8004008 <HAL_I2C_Init+0x294>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d004      	beq.n	8003dae <HAL_I2C_Init+0x3a>
 8003da4:	f44f 71df 	mov.w	r1, #446	@ 0x1be
 8003da8:	4898      	ldr	r0, [pc, #608]	@ (800400c <HAL_I2C_Init+0x298>)
 8003daa:	f7fd fb57 	bl	800145c <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d004      	beq.n	8003dc0 <HAL_I2C_Init+0x4c>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	4a95      	ldr	r2, [pc, #596]	@ (8004010 <HAL_I2C_Init+0x29c>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d904      	bls.n	8003dca <HAL_I2C_Init+0x56>
 8003dc0:	f240 11bf 	movw	r1, #447	@ 0x1bf
 8003dc4:	4891      	ldr	r0, [pc, #580]	@ (800400c <HAL_I2C_Init+0x298>)
 8003dc6:	f7fd fb49 	bl	800145c <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d009      	beq.n	8003de6 <HAL_I2C_Init+0x72>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dda:	d004      	beq.n	8003de6 <HAL_I2C_Init+0x72>
 8003ddc:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8003de0:	488a      	ldr	r0, [pc, #552]	@ (800400c <HAL_I2C_Init+0x298>)
 8003de2:	f7fd fb3b 	bl	800145c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dee:	d304      	bcc.n	8003dfa <HAL_I2C_Init+0x86>
 8003df0:	f240 11c1 	movw	r1, #449	@ 0x1c1
 8003df4:	4885      	ldr	r0, [pc, #532]	@ (800400c <HAL_I2C_Init+0x298>)
 8003df6:	f7fd fb31 	bl	800145c <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e02:	d009      	beq.n	8003e18 <HAL_I2C_Init+0xa4>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	691b      	ldr	r3, [r3, #16]
 8003e08:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003e0c:	d004      	beq.n	8003e18 <HAL_I2C_Init+0xa4>
 8003e0e:	f44f 71e1 	mov.w	r1, #450	@ 0x1c2
 8003e12:	487e      	ldr	r0, [pc, #504]	@ (800400c <HAL_I2C_Init+0x298>)
 8003e14:	f7fd fb22 	bl	800145c <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d008      	beq.n	8003e32 <HAL_I2C_Init+0xbe>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d004      	beq.n	8003e32 <HAL_I2C_Init+0xbe>
 8003e28:	f240 11c3 	movw	r1, #451	@ 0x1c3
 8003e2c:	4877      	ldr	r0, [pc, #476]	@ (800400c <HAL_I2C_Init+0x298>)
 8003e2e:	f7fd fb15 	bl	800145c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d004      	beq.n	8003e48 <HAL_I2C_Init+0xd4>
 8003e3e:	f44f 71e2 	mov.w	r1, #452	@ 0x1c4
 8003e42:	4872      	ldr	r0, [pc, #456]	@ (800400c <HAL_I2C_Init+0x298>)
 8003e44:	f7fd fb0a 	bl	800145c <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	69db      	ldr	r3, [r3, #28]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d008      	beq.n	8003e62 <HAL_I2C_Init+0xee>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	69db      	ldr	r3, [r3, #28]
 8003e54:	2b40      	cmp	r3, #64	@ 0x40
 8003e56:	d004      	beq.n	8003e62 <HAL_I2C_Init+0xee>
 8003e58:	f240 11c5 	movw	r1, #453	@ 0x1c5
 8003e5c:	486b      	ldr	r0, [pc, #428]	@ (800400c <HAL_I2C_Init+0x298>)
 8003e5e:	f7fd fafd 	bl	800145c <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d008      	beq.n	8003e7c <HAL_I2C_Init+0x108>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	2b80      	cmp	r3, #128	@ 0x80
 8003e70:	d004      	beq.n	8003e7c <HAL_I2C_Init+0x108>
 8003e72:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 8003e76:	4865      	ldr	r0, [pc, #404]	@ (800400c <HAL_I2C_Init+0x298>)
 8003e78:	f7fd faf0 	bl	800145c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d106      	bne.n	8003e96 <HAL_I2C_Init+0x122>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f7fd f951 	bl	8001138 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2224      	movs	r2, #36	@ 0x24
 8003e9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f022 0201 	bic.w	r2, r2, #1
 8003eac:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003ebc:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ecc:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ece:	f003 fcef 	bl	80078b0 <HAL_RCC_GetPCLK1Freq>
 8003ed2:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	4a4e      	ldr	r2, [pc, #312]	@ (8004014 <HAL_I2C_Init+0x2a0>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d807      	bhi.n	8003eee <HAL_I2C_Init+0x17a>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	4a4d      	ldr	r2, [pc, #308]	@ (8004018 <HAL_I2C_Init+0x2a4>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	bf94      	ite	ls
 8003ee6:	2301      	movls	r3, #1
 8003ee8:	2300      	movhi	r3, #0
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	e006      	b.n	8003efc <HAL_I2C_Init+0x188>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	4a4a      	ldr	r2, [pc, #296]	@ (800401c <HAL_I2C_Init+0x2a8>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	bf94      	ite	ls
 8003ef6:	2301      	movls	r3, #1
 8003ef8:	2300      	movhi	r3, #0
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d001      	beq.n	8003f04 <HAL_I2C_Init+0x190>
  {
    return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e0fb      	b.n	80040fc <HAL_I2C_Init+0x388>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	4a46      	ldr	r2, [pc, #280]	@ (8004020 <HAL_I2C_Init+0x2ac>)
 8003f08:	fba2 2303 	umull	r2, r3, r2, r3
 8003f0c:	0c9b      	lsrs	r3, r3, #18
 8003f0e:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68ba      	ldr	r2, [r7, #8]
 8003f20:	430a      	orrs	r2, r1
 8003f22:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	6a1b      	ldr	r3, [r3, #32]
 8003f2a:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	4a38      	ldr	r2, [pc, #224]	@ (8004014 <HAL_I2C_Init+0x2a0>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d802      	bhi.n	8003f3e <HAL_I2C_Init+0x1ca>
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	e009      	b.n	8003f52 <HAL_I2C_Init+0x1de>
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003f44:	fb02 f303 	mul.w	r3, r2, r3
 8003f48:	4a36      	ldr	r2, [pc, #216]	@ (8004024 <HAL_I2C_Init+0x2b0>)
 8003f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f4e:	099b      	lsrs	r3, r3, #6
 8003f50:	3301      	adds	r3, #1
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	6812      	ldr	r2, [r2, #0]
 8003f56:	430b      	orrs	r3, r1
 8003f58:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	69db      	ldr	r3, [r3, #28]
 8003f60:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003f64:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	4929      	ldr	r1, [pc, #164]	@ (8004014 <HAL_I2C_Init+0x2a0>)
 8003f6e:	428b      	cmp	r3, r1
 8003f70:	d819      	bhi.n	8003fa6 <HAL_I2C_Init+0x232>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	1e59      	subs	r1, r3, #1
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	005b      	lsls	r3, r3, #1
 8003f7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f80:	1c59      	adds	r1, r3, #1
 8003f82:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003f86:	400b      	ands	r3, r1
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00a      	beq.n	8003fa2 <HAL_I2C_Init+0x22e>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	1e59      	subs	r1, r3, #1
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	005b      	lsls	r3, r3, #1
 8003f96:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f9a:	3301      	adds	r3, #1
 8003f9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fa0:	e065      	b.n	800406e <HAL_I2C_Init+0x2fa>
 8003fa2:	2304      	movs	r3, #4
 8003fa4:	e063      	b.n	800406e <HAL_I2C_Init+0x2fa>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d111      	bne.n	8003fd2 <HAL_I2C_Init+0x25e>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	1e58      	subs	r0, r3, #1
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6859      	ldr	r1, [r3, #4]
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	005b      	lsls	r3, r3, #1
 8003fba:	440b      	add	r3, r1
 8003fbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fc0:	3301      	adds	r3, #1
 8003fc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	bf0c      	ite	eq
 8003fca:	2301      	moveq	r3, #1
 8003fcc:	2300      	movne	r3, #0
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	e012      	b.n	8003ff8 <HAL_I2C_Init+0x284>
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	1e58      	subs	r0, r3, #1
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6859      	ldr	r1, [r3, #4]
 8003fda:	460b      	mov	r3, r1
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	440b      	add	r3, r1
 8003fe0:	0099      	lsls	r1, r3, #2
 8003fe2:	440b      	add	r3, r1
 8003fe4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003fe8:	3301      	adds	r3, #1
 8003fea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	bf0c      	ite	eq
 8003ff2:	2301      	moveq	r3, #1
 8003ff4:	2300      	movne	r3, #0
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d015      	beq.n	8004028 <HAL_I2C_Init+0x2b4>
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e036      	b.n	800406e <HAL_I2C_Init+0x2fa>
 8004000:	40005400 	.word	0x40005400
 8004004:	40005800 	.word	0x40005800
 8004008:	40005c00 	.word	0x40005c00
 800400c:	08013594 	.word	0x08013594
 8004010:	00061a80 	.word	0x00061a80
 8004014:	000186a0 	.word	0x000186a0
 8004018:	001e847f 	.word	0x001e847f
 800401c:	003d08ff 	.word	0x003d08ff
 8004020:	431bde83 	.word	0x431bde83
 8004024:	10624dd3 	.word	0x10624dd3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d10e      	bne.n	800404e <HAL_I2C_Init+0x2da>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	1e58      	subs	r0, r3, #1
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6859      	ldr	r1, [r3, #4]
 8004038:	460b      	mov	r3, r1
 800403a:	005b      	lsls	r3, r3, #1
 800403c:	440b      	add	r3, r1
 800403e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004042:	3301      	adds	r3, #1
 8004044:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004048:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800404c:	e00f      	b.n	800406e <HAL_I2C_Init+0x2fa>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	1e58      	subs	r0, r3, #1
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6859      	ldr	r1, [r3, #4]
 8004056:	460b      	mov	r3, r1
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	440b      	add	r3, r1
 800405c:	0099      	lsls	r1, r3, #2
 800405e:	440b      	add	r3, r1
 8004060:	fbb0 f3f3 	udiv	r3, r0, r3
 8004064:	3301      	adds	r3, #1
 8004066:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800406a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800406e:	6879      	ldr	r1, [r7, #4]
 8004070:	6809      	ldr	r1, [r1, #0]
 8004072:	4313      	orrs	r3, r2
 8004074:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	69da      	ldr	r2, [r3, #28]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a1b      	ldr	r3, [r3, #32]
 8004088:	431a      	orrs	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	430a      	orrs	r2, r1
 8004090:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800409c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	6911      	ldr	r1, [r2, #16]
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	68d2      	ldr	r2, [r2, #12]
 80040a8:	4311      	orrs	r1, r2
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	6812      	ldr	r2, [r2, #0]
 80040ae:	430b      	orrs	r3, r1
 80040b0:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	695a      	ldr	r2, [r3, #20]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	699b      	ldr	r3, [r3, #24]
 80040c4:	431a      	orrs	r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	430a      	orrs	r2, r1
 80040cc:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f042 0201 	orr.w	r2, r2, #1
 80040dc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2220      	movs	r2, #32
 80040e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3710      	adds	r7, #16
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}

08004104 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b088      	sub	sp, #32
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800410c:	2300      	movs	r3, #0
 800410e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800411c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004124:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800412c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800412e:	7bfb      	ldrb	r3, [r7, #15]
 8004130:	2b10      	cmp	r3, #16
 8004132:	d003      	beq.n	800413c <HAL_I2C_EV_IRQHandler+0x38>
 8004134:	7bfb      	ldrb	r3, [r7, #15]
 8004136:	2b40      	cmp	r3, #64	@ 0x40
 8004138:	f040 80c1 	bne.w	80042be <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10d      	bne.n	8004172 <HAL_I2C_EV_IRQHandler+0x6e>
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800415c:	d003      	beq.n	8004166 <HAL_I2C_EV_IRQHandler+0x62>
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004164:	d101      	bne.n	800416a <HAL_I2C_EV_IRQHandler+0x66>
 8004166:	2301      	movs	r3, #1
 8004168:	e000      	b.n	800416c <HAL_I2C_EV_IRQHandler+0x68>
 800416a:	2300      	movs	r3, #0
 800416c:	2b01      	cmp	r3, #1
 800416e:	f000 8132 	beq.w	80043d6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b00      	cmp	r3, #0
 800417a:	d00c      	beq.n	8004196 <HAL_I2C_EV_IRQHandler+0x92>
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	0a5b      	lsrs	r3, r3, #9
 8004180:	f003 0301 	and.w	r3, r3, #1
 8004184:	2b00      	cmp	r3, #0
 8004186:	d006      	beq.n	8004196 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f001 fb65 	bl	8005858 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 fcdc 	bl	8004b4c <I2C_Master_SB>
 8004194:	e092      	b.n	80042bc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	08db      	lsrs	r3, r3, #3
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d009      	beq.n	80041b6 <HAL_I2C_EV_IRQHandler+0xb2>
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	0a5b      	lsrs	r3, r3, #9
 80041a6:	f003 0301 	and.w	r3, r3, #1
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 fd52 	bl	8004c58 <I2C_Master_ADD10>
 80041b4:	e082      	b.n	80042bc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	085b      	lsrs	r3, r3, #1
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d009      	beq.n	80041d6 <HAL_I2C_EV_IRQHandler+0xd2>
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	0a5b      	lsrs	r3, r3, #9
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d003      	beq.n	80041d6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 fd6c 	bl	8004cac <I2C_Master_ADDR>
 80041d4:	e072      	b.n	80042bc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80041d6:	69bb      	ldr	r3, [r7, #24]
 80041d8:	089b      	lsrs	r3, r3, #2
 80041da:	f003 0301 	and.w	r3, r3, #1
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d03b      	beq.n	800425a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041f0:	f000 80f3 	beq.w	80043da <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	09db      	lsrs	r3, r3, #7
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00f      	beq.n	8004220 <HAL_I2C_EV_IRQHandler+0x11c>
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	0a9b      	lsrs	r3, r3, #10
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b00      	cmp	r3, #0
 800420a:	d009      	beq.n	8004220 <HAL_I2C_EV_IRQHandler+0x11c>
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	089b      	lsrs	r3, r3, #2
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b00      	cmp	r3, #0
 8004216:	d103      	bne.n	8004220 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 f94c 	bl	80044b6 <I2C_MasterTransmit_TXE>
 800421e:	e04d      	b.n	80042bc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	089b      	lsrs	r3, r3, #2
 8004224:	f003 0301 	and.w	r3, r3, #1
 8004228:	2b00      	cmp	r3, #0
 800422a:	f000 80d6 	beq.w	80043da <HAL_I2C_EV_IRQHandler+0x2d6>
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	0a5b      	lsrs	r3, r3, #9
 8004232:	f003 0301 	and.w	r3, r3, #1
 8004236:	2b00      	cmp	r3, #0
 8004238:	f000 80cf 	beq.w	80043da <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800423c:	7bbb      	ldrb	r3, [r7, #14]
 800423e:	2b21      	cmp	r3, #33	@ 0x21
 8004240:	d103      	bne.n	800424a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 f9d3 	bl	80045ee <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004248:	e0c7      	b.n	80043da <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800424a:	7bfb      	ldrb	r3, [r7, #15]
 800424c:	2b40      	cmp	r3, #64	@ 0x40
 800424e:	f040 80c4 	bne.w	80043da <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 fa41 	bl	80046da <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004258:	e0bf      	b.n	80043da <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004264:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004268:	f000 80b7 	beq.w	80043da <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	099b      	lsrs	r3, r3, #6
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00f      	beq.n	8004298 <HAL_I2C_EV_IRQHandler+0x194>
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	0a9b      	lsrs	r3, r3, #10
 800427c:	f003 0301 	and.w	r3, r3, #1
 8004280:	2b00      	cmp	r3, #0
 8004282:	d009      	beq.n	8004298 <HAL_I2C_EV_IRQHandler+0x194>
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	089b      	lsrs	r3, r3, #2
 8004288:	f003 0301 	and.w	r3, r3, #1
 800428c:	2b00      	cmp	r3, #0
 800428e:	d103      	bne.n	8004298 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	f000 fab6 	bl	8004802 <I2C_MasterReceive_RXNE>
 8004296:	e011      	b.n	80042bc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	089b      	lsrs	r3, r3, #2
 800429c:	f003 0301 	and.w	r3, r3, #1
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	f000 809a 	beq.w	80043da <HAL_I2C_EV_IRQHandler+0x2d6>
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	0a5b      	lsrs	r3, r3, #9
 80042aa:	f003 0301 	and.w	r3, r3, #1
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f000 8093 	beq.w	80043da <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 fb5f 	bl	8004978 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042ba:	e08e      	b.n	80043da <HAL_I2C_EV_IRQHandler+0x2d6>
 80042bc:	e08d      	b.n	80043da <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d004      	beq.n	80042d0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	61fb      	str	r3, [r7, #28]
 80042ce:	e007      	b.n	80042e0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	085b      	lsrs	r3, r3, #1
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d012      	beq.n	8004312 <HAL_I2C_EV_IRQHandler+0x20e>
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	0a5b      	lsrs	r3, r3, #9
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d00c      	beq.n	8004312 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d003      	beq.n	8004308 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	699b      	ldr	r3, [r3, #24]
 8004306:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004308:	69b9      	ldr	r1, [r7, #24]
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 ff1d 	bl	800514a <I2C_Slave_ADDR>
 8004310:	e066      	b.n	80043e0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	091b      	lsrs	r3, r3, #4
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d009      	beq.n	8004332 <HAL_I2C_EV_IRQHandler+0x22e>
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	0a5b      	lsrs	r3, r3, #9
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d003      	beq.n	8004332 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 ff58 	bl	80051e0 <I2C_Slave_STOPF>
 8004330:	e056      	b.n	80043e0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004332:	7bbb      	ldrb	r3, [r7, #14]
 8004334:	2b21      	cmp	r3, #33	@ 0x21
 8004336:	d002      	beq.n	800433e <HAL_I2C_EV_IRQHandler+0x23a>
 8004338:	7bbb      	ldrb	r3, [r7, #14]
 800433a:	2b29      	cmp	r3, #41	@ 0x29
 800433c:	d125      	bne.n	800438a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	09db      	lsrs	r3, r3, #7
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00f      	beq.n	800436a <HAL_I2C_EV_IRQHandler+0x266>
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	0a9b      	lsrs	r3, r3, #10
 800434e:	f003 0301 	and.w	r3, r3, #1
 8004352:	2b00      	cmp	r3, #0
 8004354:	d009      	beq.n	800436a <HAL_I2C_EV_IRQHandler+0x266>
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	089b      	lsrs	r3, r3, #2
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d103      	bne.n	800436a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 fe33 	bl	8004fce <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004368:	e039      	b.n	80043de <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	089b      	lsrs	r3, r3, #2
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	d033      	beq.n	80043de <HAL_I2C_EV_IRQHandler+0x2da>
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	0a5b      	lsrs	r3, r3, #9
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	2b00      	cmp	r3, #0
 8004380:	d02d      	beq.n	80043de <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f000 fe60 	bl	8005048 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004388:	e029      	b.n	80043de <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	099b      	lsrs	r3, r3, #6
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00f      	beq.n	80043b6 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	0a9b      	lsrs	r3, r3, #10
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d009      	beq.n	80043b6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	089b      	lsrs	r3, r3, #2
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d103      	bne.n	80043b6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f000 fe6b 	bl	800508a <I2C_SlaveReceive_RXNE>
 80043b4:	e014      	b.n	80043e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	089b      	lsrs	r3, r3, #2
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d00e      	beq.n	80043e0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	0a5b      	lsrs	r3, r3, #9
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d008      	beq.n	80043e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 fe99 	bl	8005106 <I2C_SlaveReceive_BTF>
 80043d4:	e004      	b.n	80043e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80043d6:	bf00      	nop
 80043d8:	e002      	b.n	80043e0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043da:	bf00      	nop
 80043dc:	e000      	b.n	80043e0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80043de:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80043e0:	3720      	adds	r7, #32
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}

080043e6 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b083      	sub	sp, #12
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80043ee:	bf00      	nop
 80043f0:	370c      	adds	r7, #12
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr

080043fa <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800440e:	b480      	push	{r7}
 8004410:	b083      	sub	sp, #12
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004416:	bf00      	nop
 8004418:	370c      	adds	r7, #12
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr

08004422 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004422:	b480      	push	{r7}
 8004424:	b083      	sub	sp, #12
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800442a:	bf00      	nop
 800442c:	370c      	adds	r7, #12
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr

08004436 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004436:	b480      	push	{r7}
 8004438:	b083      	sub	sp, #12
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
 800443e:	460b      	mov	r3, r1
 8004440:	70fb      	strb	r3, [r7, #3]
 8004442:	4613      	mov	r3, r2
 8004444:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004446:	bf00      	nop
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004450:	4770      	bx	lr

08004452 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004452:	b480      	push	{r7}
 8004454:	b083      	sub	sp, #12
 8004456:	af00      	add	r7, sp, #0
 8004458:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800445a:	bf00      	nop
 800445c:	370c      	adds	r7, #12
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr

08004466 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004466:	b480      	push	{r7}
 8004468:	b083      	sub	sp, #12
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800446e:	bf00      	nop
 8004470:	370c      	adds	r7, #12
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr

0800447a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800447a:	b480      	push	{r7}
 800447c:	b083      	sub	sp, #12
 800447e:	af00      	add	r7, sp, #0
 8004480:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800448e:	b480      	push	{r7}
 8004490:	b083      	sub	sp, #12
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004496:	bf00      	nop
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr

080044a2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044a2:	b480      	push	{r7}
 80044a4:	b083      	sub	sp, #12
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80044aa:	bf00      	nop
 80044ac:	370c      	adds	r7, #12
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr

080044b6 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80044b6:	b580      	push	{r7, lr}
 80044b8:	b084      	sub	sp, #16
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044c4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044cc:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d2:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d150      	bne.n	800457e <I2C_MasterTransmit_TXE+0xc8>
 80044dc:	7bfb      	ldrb	r3, [r7, #15]
 80044de:	2b21      	cmp	r3, #33	@ 0x21
 80044e0:	d14d      	bne.n	800457e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	2b08      	cmp	r3, #8
 80044e6:	d01d      	beq.n	8004524 <I2C_MasterTransmit_TXE+0x6e>
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	2b20      	cmp	r3, #32
 80044ec:	d01a      	beq.n	8004524 <I2C_MasterTransmit_TXE+0x6e>
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80044f4:	d016      	beq.n	8004524 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	685a      	ldr	r2, [r3, #4]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004504:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2211      	movs	r2, #17
 800450a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2220      	movs	r2, #32
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f7ff ff62 	bl	80043e6 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004522:	e060      	b.n	80045e6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004532:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004542:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2220      	movs	r2, #32
 800454e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004558:	b2db      	uxtb	r3, r3
 800455a:	2b40      	cmp	r3, #64	@ 0x40
 800455c:	d107      	bne.n	800456e <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7ff ff7d 	bl	8004466 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800456c:	e03b      	b.n	80045e6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f7ff ff35 	bl	80043e6 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800457c:	e033      	b.n	80045e6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800457e:	7bfb      	ldrb	r3, [r7, #15]
 8004580:	2b21      	cmp	r3, #33	@ 0x21
 8004582:	d005      	beq.n	8004590 <I2C_MasterTransmit_TXE+0xda>
 8004584:	7bbb      	ldrb	r3, [r7, #14]
 8004586:	2b40      	cmp	r3, #64	@ 0x40
 8004588:	d12d      	bne.n	80045e6 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800458a:	7bfb      	ldrb	r3, [r7, #15]
 800458c:	2b22      	cmp	r3, #34	@ 0x22
 800458e:	d12a      	bne.n	80045e6 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004594:	b29b      	uxth	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d108      	bne.n	80045ac <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	685a      	ldr	r2, [r3, #4]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045a8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80045aa:	e01c      	b.n	80045e6 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	2b40      	cmp	r3, #64	@ 0x40
 80045b6:	d103      	bne.n	80045c0 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f000 f88e 	bl	80046da <I2C_MemoryTransmit_TXE_BTF>
}
 80045be:	e012      	b.n	80045e6 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c4:	781a      	ldrb	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d0:	1c5a      	adds	r2, r3, #1
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045da:	b29b      	uxth	r3, r3
 80045dc:	3b01      	subs	r3, #1
 80045de:	b29a      	uxth	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80045e4:	e7ff      	b.n	80045e6 <I2C_MasterTransmit_TXE+0x130>
 80045e6:	bf00      	nop
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b084      	sub	sp, #16
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045fa:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2b21      	cmp	r3, #33	@ 0x21
 8004606:	d164      	bne.n	80046d2 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800460c:	b29b      	uxth	r3, r3
 800460e:	2b00      	cmp	r3, #0
 8004610:	d012      	beq.n	8004638 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004616:	781a      	ldrb	r2, [r3, #0]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004622:	1c5a      	adds	r2, r3, #1
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800462c:	b29b      	uxth	r3, r3
 800462e:	3b01      	subs	r3, #1
 8004630:	b29a      	uxth	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004636:	e04c      	b.n	80046d2 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2b08      	cmp	r3, #8
 800463c:	d01d      	beq.n	800467a <I2C_MasterTransmit_BTF+0x8c>
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2b20      	cmp	r3, #32
 8004642:	d01a      	beq.n	800467a <I2C_MasterTransmit_BTF+0x8c>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800464a:	d016      	beq.n	800467a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685a      	ldr	r2, [r3, #4]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800465a:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2211      	movs	r2, #17
 8004660:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2220      	movs	r2, #32
 800466e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7ff feb7 	bl	80043e6 <HAL_I2C_MasterTxCpltCallback>
}
 8004678:	e02b      	b.n	80046d2 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	685a      	ldr	r2, [r3, #4]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004688:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004698:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b40      	cmp	r3, #64	@ 0x40
 80046b2:	d107      	bne.n	80046c4 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f7ff fed2 	bl	8004466 <HAL_I2C_MemTxCpltCallback>
}
 80046c2:	e006      	b.n	80046d2 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f7ff fe8a 	bl	80043e6 <HAL_I2C_MasterTxCpltCallback>
}
 80046d2:	bf00      	nop
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}

080046da <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b084      	sub	sp, #16
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046e8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d11d      	bne.n	800472e <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d10b      	bne.n	8004712 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046fe:	b2da      	uxtb	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800470a:	1c9a      	adds	r2, r3, #2
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004710:	e073      	b.n	80047fa <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004716:	b29b      	uxth	r3, r3
 8004718:	121b      	asrs	r3, r3, #8
 800471a:	b2da      	uxtb	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004726:	1c5a      	adds	r2, r3, #1
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800472c:	e065      	b.n	80047fa <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004732:	2b01      	cmp	r3, #1
 8004734:	d10b      	bne.n	800474e <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800473a:	b2da      	uxtb	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004746:	1c5a      	adds	r2, r3, #1
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800474c:	e055      	b.n	80047fa <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004752:	2b02      	cmp	r3, #2
 8004754:	d151      	bne.n	80047fa <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004756:	7bfb      	ldrb	r3, [r7, #15]
 8004758:	2b22      	cmp	r3, #34	@ 0x22
 800475a:	d10d      	bne.n	8004778 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800476a:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004770:	1c5a      	adds	r2, r3, #1
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004776:	e040      	b.n	80047fa <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800477c:	b29b      	uxth	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d015      	beq.n	80047ae <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004782:	7bfb      	ldrb	r3, [r7, #15]
 8004784:	2b21      	cmp	r3, #33	@ 0x21
 8004786:	d112      	bne.n	80047ae <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478c:	781a      	ldrb	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004798:	1c5a      	adds	r2, r3, #1
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	3b01      	subs	r3, #1
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80047ac:	e025      	b.n	80047fa <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d120      	bne.n	80047fa <I2C_MemoryTransmit_TXE_BTF+0x120>
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
 80047ba:	2b21      	cmp	r3, #33	@ 0x21
 80047bc:	d11d      	bne.n	80047fa <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	685a      	ldr	r2, [r3, #4]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80047cc:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047dc:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2220      	movs	r2, #32
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f7ff fe36 	bl	8004466 <HAL_I2C_MemTxCpltCallback>
}
 80047fa:	bf00      	nop
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b084      	sub	sp, #16
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b22      	cmp	r3, #34	@ 0x22
 8004814:	f040 80ac 	bne.w	8004970 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800481c:	b29b      	uxth	r3, r3
 800481e:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2b03      	cmp	r3, #3
 8004824:	d921      	bls.n	800486a <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	691a      	ldr	r2, [r3, #16]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004830:	b2d2      	uxtb	r2, r2
 8004832:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004838:	1c5a      	adds	r2, r3, #1
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004842:	b29b      	uxth	r3, r3
 8004844:	3b01      	subs	r3, #1
 8004846:	b29a      	uxth	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004850:	b29b      	uxth	r3, r3
 8004852:	2b03      	cmp	r3, #3
 8004854:	f040 808c 	bne.w	8004970 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004866:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004868:	e082      	b.n	8004970 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800486e:	2b02      	cmp	r3, #2
 8004870:	d075      	beq.n	800495e <I2C_MasterReceive_RXNE+0x15c>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2b01      	cmp	r3, #1
 8004876:	d002      	beq.n	800487e <I2C_MasterReceive_RXNE+0x7c>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d16f      	bne.n	800495e <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f000 ffb8 	bl	80057f4 <I2C_WaitOnSTOPRequestThroughIT>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	d142      	bne.n	8004910 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004898:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	685a      	ldr	r2, [r3, #4]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80048a8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	691a      	ldr	r2, [r3, #16]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b4:	b2d2      	uxtb	r2, r2
 80048b6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048bc:	1c5a      	adds	r2, r3, #1
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2220      	movs	r2, #32
 80048d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	2b40      	cmp	r3, #64	@ 0x40
 80048e2:	d10a      	bne.n	80048fa <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7ff fdc1 	bl	800447a <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80048f8:	e03a      	b.n	8004970 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2212      	movs	r2, #18
 8004906:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7ff fd76 	bl	80043fa <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800490e:	e02f      	b.n	8004970 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800491e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	691a      	ldr	r2, [r3, #16]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492a:	b2d2      	uxtb	r2, r2
 800492c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004932:	1c5a      	adds	r2, r3, #1
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800493c:	b29b      	uxth	r3, r3
 800493e:	3b01      	subs	r3, #1
 8004940:	b29a      	uxth	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2220      	movs	r2, #32
 800494a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f7ff fd99 	bl	800448e <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800495c:	e008      	b.n	8004970 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	685a      	ldr	r2, [r3, #4]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800496c:	605a      	str	r2, [r3, #4]
}
 800496e:	e7ff      	b.n	8004970 <I2C_MasterReceive_RXNE+0x16e>
 8004970:	bf00      	nop
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004984:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800498a:	b29b      	uxth	r3, r3
 800498c:	2b04      	cmp	r3, #4
 800498e:	d11b      	bne.n	80049c8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	685a      	ldr	r2, [r3, #4]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800499e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	691a      	ldr	r2, [r3, #16]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049aa:	b2d2      	uxtb	r2, r2
 80049ac:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b2:	1c5a      	adds	r2, r3, #1
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049bc:	b29b      	uxth	r3, r3
 80049be:	3b01      	subs	r3, #1
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80049c6:	e0bd      	b.n	8004b44 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b03      	cmp	r3, #3
 80049d0:	d129      	bne.n	8004a26 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	685a      	ldr	r2, [r3, #4]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049e0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2b04      	cmp	r3, #4
 80049e6:	d00a      	beq.n	80049fe <I2C_MasterReceive_BTF+0x86>
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d007      	beq.n	80049fe <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049fc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	691a      	ldr	r2, [r3, #16]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a08:	b2d2      	uxtb	r2, r2
 8004a0a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a10:	1c5a      	adds	r2, r3, #1
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004a24:	e08e      	b.n	8004b44 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d176      	bne.n	8004b1e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d002      	beq.n	8004a3c <I2C_MasterReceive_BTF+0xc4>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2b10      	cmp	r3, #16
 8004a3a:	d108      	bne.n	8004a4e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	e019      	b.n	8004a82 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2b04      	cmp	r3, #4
 8004a52:	d002      	beq.n	8004a5a <I2C_MasterReceive_BTF+0xe2>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d108      	bne.n	8004a6c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a68:	601a      	str	r2, [r3, #0]
 8004a6a:	e00a      	b.n	8004a82 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2b10      	cmp	r3, #16
 8004a70:	d007      	beq.n	8004a82 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a80:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	691a      	ldr	r2, [r3, #16]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a8c:	b2d2      	uxtb	r2, r2
 8004a8e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a94:	1c5a      	adds	r2, r3, #1
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	b29a      	uxth	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	691a      	ldr	r2, [r3, #16]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab2:	b2d2      	uxtb	r2, r2
 8004ab4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aba:	1c5a      	adds	r2, r3, #1
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004adc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2220      	movs	r2, #32
 8004ae2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b40      	cmp	r3, #64	@ 0x40
 8004af0:	d10a      	bne.n	8004b08 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f7ff fcba 	bl	800447a <HAL_I2C_MemRxCpltCallback>
}
 8004b06:	e01d      	b.n	8004b44 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2212      	movs	r2, #18
 8004b14:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7ff fc6f 	bl	80043fa <HAL_I2C_MasterRxCpltCallback>
}
 8004b1c:	e012      	b.n	8004b44 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	691a      	ldr	r2, [r3, #16]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b28:	b2d2      	uxtb	r2, r2
 8004b2a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b30:	1c5a      	adds	r2, r3, #1
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004b44:	bf00      	nop
 8004b46:	3710      	adds	r7, #16
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}

08004b4c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	2b40      	cmp	r3, #64	@ 0x40
 8004b5e:	d117      	bne.n	8004b90 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d109      	bne.n	8004b7c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	461a      	mov	r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004b78:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004b7a:	e067      	b.n	8004c4c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	f043 0301 	orr.w	r3, r3, #1
 8004b86:	b2da      	uxtb	r2, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	611a      	str	r2, [r3, #16]
}
 8004b8e:	e05d      	b.n	8004c4c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	691b      	ldr	r3, [r3, #16]
 8004b94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b98:	d133      	bne.n	8004c02 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b21      	cmp	r3, #33	@ 0x21
 8004ba4:	d109      	bne.n	8004bba <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	461a      	mov	r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004bb6:	611a      	str	r2, [r3, #16]
 8004bb8:	e008      	b.n	8004bcc <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	f043 0301 	orr.w	r3, r3, #1
 8004bc4:	b2da      	uxtb	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d004      	beq.n	8004bde <I2C_Master_SB+0x92>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d108      	bne.n	8004bf0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d032      	beq.n	8004c4c <I2C_Master_SB+0x100>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d02d      	beq.n	8004c4c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004bfe:	605a      	str	r2, [r3, #4]
}
 8004c00:	e024      	b.n	8004c4c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d10e      	bne.n	8004c28 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	11db      	asrs	r3, r3, #7
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	f003 0306 	and.w	r3, r3, #6
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	f063 030f 	orn	r3, r3, #15
 8004c1e:	b2da      	uxtb	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	611a      	str	r2, [r3, #16]
}
 8004c26:	e011      	b.n	8004c4c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d10d      	bne.n	8004c4c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	11db      	asrs	r3, r3, #7
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	f003 0306 	and.w	r3, r3, #6
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	f063 030e 	orn	r3, r3, #14
 8004c44:	b2da      	uxtb	r2, r3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	611a      	str	r2, [r3, #16]
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c64:	b2da      	uxtb	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d004      	beq.n	8004c7e <I2C_Master_ADD10+0x26>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d108      	bne.n	8004c90 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d00c      	beq.n	8004ca0 <I2C_Master_ADD10+0x48>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d007      	beq.n	8004ca0 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	685a      	ldr	r2, [r3, #4]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c9e:	605a      	str	r2, [r3, #4]
  }
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b091      	sub	sp, #68	@ 0x44
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc8:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	2b22      	cmp	r3, #34	@ 0x22
 8004cd4:	f040 8169 	bne.w	8004faa <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d10f      	bne.n	8004d00 <I2C_Master_ADDR+0x54>
 8004ce0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004ce4:	2b40      	cmp	r3, #64	@ 0x40
 8004ce6:	d10b      	bne.n	8004d00 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ce8:	2300      	movs	r3, #0
 8004cea:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cfe:	e160      	b.n	8004fc2 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d11d      	bne.n	8004d44 <I2C_Master_ADDR+0x98>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	691b      	ldr	r3, [r3, #16]
 8004d0c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004d10:	d118      	bne.n	8004d44 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d12:	2300      	movs	r3, #0
 8004d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	695b      	ldr	r3, [r3, #20]
 8004d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d36:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d3c:	1c5a      	adds	r2, r3, #1
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d42:	e13e      	b.n	8004fc2 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d48:	b29b      	uxth	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d113      	bne.n	8004d76 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d4e:	2300      	movs	r3, #0
 8004d50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	695b      	ldr	r3, [r3, #20]
 8004d58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	e115      	b.n	8004fa2 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	f040 808a 	bne.w	8004e96 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d84:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d88:	d137      	bne.n	8004dfa <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d98:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004da4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004da8:	d113      	bne.n	8004dd2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004db8:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dba:	2300      	movs	r3, #0
 8004dbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	695b      	ldr	r3, [r3, #20]
 8004dc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd0:	e0e7      	b.n	8004fa2 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	623b      	str	r3, [r7, #32]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	623b      	str	r3, [r7, #32]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	699b      	ldr	r3, [r3, #24]
 8004de4:	623b      	str	r3, [r7, #32]
 8004de6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004df6:	601a      	str	r2, [r3, #0]
 8004df8:	e0d3      	b.n	8004fa2 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d02e      	beq.n	8004e5e <I2C_Master_ADDR+0x1b2>
 8004e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e02:	2b20      	cmp	r3, #32
 8004e04:	d02b      	beq.n	8004e5e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e08:	2b12      	cmp	r3, #18
 8004e0a:	d102      	bne.n	8004e12 <I2C_Master_ADDR+0x166>
 8004e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d125      	bne.n	8004e5e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e14:	2b04      	cmp	r3, #4
 8004e16:	d00e      	beq.n	8004e36 <I2C_Master_ADDR+0x18a>
 8004e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d00b      	beq.n	8004e36 <I2C_Master_ADDR+0x18a>
 8004e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e20:	2b10      	cmp	r3, #16
 8004e22:	d008      	beq.n	8004e36 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e32:	601a      	str	r2, [r3, #0]
 8004e34:	e007      	b.n	8004e46 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e44:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e46:	2300      	movs	r3, #0
 8004e48:	61fb      	str	r3, [r7, #28]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	61fb      	str	r3, [r7, #28]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	61fb      	str	r3, [r7, #28]
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	e0a1      	b.n	8004fa2 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e6c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e6e:	2300      	movs	r3, #0
 8004e70:	61bb      	str	r3, [r7, #24]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	61bb      	str	r3, [r7, #24]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	699b      	ldr	r3, [r3, #24]
 8004e80:	61bb      	str	r3, [r7, #24]
 8004e82:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e92:	601a      	str	r2, [r3, #0]
 8004e94:	e085      	b.n	8004fa2 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d14d      	bne.n	8004f3c <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea2:	2b04      	cmp	r3, #4
 8004ea4:	d016      	beq.n	8004ed4 <I2C_Master_ADDR+0x228>
 8004ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	d013      	beq.n	8004ed4 <I2C_Master_ADDR+0x228>
 8004eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eae:	2b10      	cmp	r3, #16
 8004eb0:	d010      	beq.n	8004ed4 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ec0:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ed0:	601a      	str	r2, [r3, #0]
 8004ed2:	e007      	b.n	8004ee4 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ee2:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004eee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ef2:	d117      	bne.n	8004f24 <I2C_Master_ADDR+0x278>
 8004ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ef6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004efa:	d00b      	beq.n	8004f14 <I2C_Master_ADDR+0x268>
 8004efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d008      	beq.n	8004f14 <I2C_Master_ADDR+0x268>
 8004f02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f04:	2b08      	cmp	r3, #8
 8004f06:	d005      	beq.n	8004f14 <I2C_Master_ADDR+0x268>
 8004f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f0a:	2b10      	cmp	r3, #16
 8004f0c:	d002      	beq.n	8004f14 <I2C_Master_ADDR+0x268>
 8004f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f10:	2b20      	cmp	r3, #32
 8004f12:	d107      	bne.n	8004f24 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	685a      	ldr	r2, [r3, #4]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004f22:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f24:	2300      	movs	r3, #0
 8004f26:	617b      	str	r3, [r7, #20]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	617b      	str	r3, [r7, #20]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	617b      	str	r3, [r7, #20]
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	e032      	b.n	8004fa2 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f4a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f5a:	d117      	bne.n	8004f8c <I2C_Master_ADDR+0x2e0>
 8004f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f5e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004f62:	d00b      	beq.n	8004f7c <I2C_Master_ADDR+0x2d0>
 8004f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d008      	beq.n	8004f7c <I2C_Master_ADDR+0x2d0>
 8004f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f6c:	2b08      	cmp	r3, #8
 8004f6e:	d005      	beq.n	8004f7c <I2C_Master_ADDR+0x2d0>
 8004f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f72:	2b10      	cmp	r3, #16
 8004f74:	d002      	beq.n	8004f7c <I2C_Master_ADDR+0x2d0>
 8004f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f78:	2b20      	cmp	r3, #32
 8004f7a:	d107      	bne.n	8004f8c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	685a      	ldr	r2, [r3, #4]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004f8a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	613b      	str	r3, [r7, #16]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	695b      	ldr	r3, [r3, #20]
 8004f96:	613b      	str	r3, [r7, #16]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	699b      	ldr	r3, [r3, #24]
 8004f9e:	613b      	str	r3, [r7, #16]
 8004fa0:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004fa8:	e00b      	b.n	8004fc2 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004faa:	2300      	movs	r3, #0
 8004fac:	60fb      	str	r3, [r7, #12]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	60fb      	str	r3, [r7, #12]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	699b      	ldr	r3, [r3, #24]
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
}
 8004fc0:	e7ff      	b.n	8004fc2 <I2C_Master_ADDR+0x316>
 8004fc2:	bf00      	nop
 8004fc4:	3744      	adds	r7, #68	@ 0x44
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b084      	sub	sp, #16
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fdc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d02b      	beq.n	8005040 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fec:	781a      	ldrb	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff8:	1c5a      	adds	r2, r3, #1
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005002:	b29b      	uxth	r3, r3
 8005004:	3b01      	subs	r3, #1
 8005006:	b29a      	uxth	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005010:	b29b      	uxth	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d114      	bne.n	8005040 <I2C_SlaveTransmit_TXE+0x72>
 8005016:	7bfb      	ldrb	r3, [r7, #15]
 8005018:	2b29      	cmp	r3, #41	@ 0x29
 800501a:	d111      	bne.n	8005040 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800502a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2221      	movs	r2, #33	@ 0x21
 8005030:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2228      	movs	r2, #40	@ 0x28
 8005036:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f7ff f9e7 	bl	800440e <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005040:	bf00      	nop
 8005042:	3710      	adds	r7, #16
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005054:	b29b      	uxth	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d011      	beq.n	800507e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800505e:	781a      	ldrb	r2, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506a:	1c5a      	adds	r2, r3, #1
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005074:	b29b      	uxth	r3, r3
 8005076:	3b01      	subs	r3, #1
 8005078:	b29a      	uxth	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800507e:	bf00      	nop
 8005080:	370c      	adds	r7, #12
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr

0800508a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b084      	sub	sp, #16
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005098:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800509e:	b29b      	uxth	r3, r3
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d02c      	beq.n	80050fe <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	691a      	ldr	r2, [r3, #16]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ae:	b2d2      	uxtb	r2, r2
 80050b0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b6:	1c5a      	adds	r2, r3, #1
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	3b01      	subs	r3, #1
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d114      	bne.n	80050fe <I2C_SlaveReceive_RXNE+0x74>
 80050d4:	7bfb      	ldrb	r3, [r7, #15]
 80050d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80050d8:	d111      	bne.n	80050fe <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	685a      	ldr	r2, [r3, #4]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050e8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2222      	movs	r2, #34	@ 0x22
 80050ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2228      	movs	r2, #40	@ 0x28
 80050f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	f7ff f992 	bl	8004422 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80050fe:	bf00      	nop
 8005100:	3710      	adds	r7, #16
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}

08005106 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005106:	b480      	push	{r7}
 8005108:	b083      	sub	sp, #12
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005112:	b29b      	uxth	r3, r3
 8005114:	2b00      	cmp	r3, #0
 8005116:	d012      	beq.n	800513e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	691a      	ldr	r2, [r3, #16]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005122:	b2d2      	uxtb	r2, r2
 8005124:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512a:	1c5a      	adds	r2, r3, #1
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005134:	b29b      	uxth	r3, r3
 8005136:	3b01      	subs	r3, #1
 8005138:	b29a      	uxth	r2, r3
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800513e:	bf00      	nop
 8005140:	370c      	adds	r7, #12
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800514a:	b580      	push	{r7, lr}
 800514c:	b084      	sub	sp, #16
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
 8005152:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005154:	2300      	movs	r3, #0
 8005156:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800515e:	b2db      	uxtb	r3, r3
 8005160:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005164:	2b28      	cmp	r3, #40	@ 0x28
 8005166:	d127      	bne.n	80051b8 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685a      	ldr	r2, [r3, #4]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005176:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	089b      	lsrs	r3, r3, #2
 800517c:	f003 0301 	and.w	r3, r3, #1
 8005180:	2b00      	cmp	r3, #0
 8005182:	d101      	bne.n	8005188 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005184:	2301      	movs	r3, #1
 8005186:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	09db      	lsrs	r3, r3, #7
 800518c:	f003 0301 	and.w	r3, r3, #1
 8005190:	2b00      	cmp	r3, #0
 8005192:	d103      	bne.n	800519c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	68db      	ldr	r3, [r3, #12]
 8005198:	81bb      	strh	r3, [r7, #12]
 800519a:	e002      	b.n	80051a2 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80051aa:	89ba      	ldrh	r2, [r7, #12]
 80051ac:	7bfb      	ldrb	r3, [r7, #15]
 80051ae:	4619      	mov	r1, r3
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f7ff f940 	bl	8004436 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80051b6:	e00e      	b.n	80051d6 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051b8:	2300      	movs	r3, #0
 80051ba:	60bb      	str	r3, [r7, #8]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	60bb      	str	r3, [r7, #8]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	699b      	ldr	r3, [r3, #24]
 80051ca:	60bb      	str	r3, [r7, #8]
 80051cc:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80051d6:	bf00      	nop
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
	...

080051e0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ee:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	685a      	ldr	r2, [r3, #4]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80051fe:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005200:	2300      	movs	r3, #0
 8005202:	60bb      	str	r3, [r7, #8]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	60bb      	str	r3, [r7, #8]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 0201 	orr.w	r2, r2, #1
 800521a:	601a      	str	r2, [r3, #0]
 800521c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800522c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005238:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800523c:	d172      	bne.n	8005324 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800523e:	7bfb      	ldrb	r3, [r7, #15]
 8005240:	2b22      	cmp	r3, #34	@ 0x22
 8005242:	d002      	beq.n	800524a <I2C_Slave_STOPF+0x6a>
 8005244:	7bfb      	ldrb	r3, [r7, #15]
 8005246:	2b2a      	cmp	r3, #42	@ 0x2a
 8005248:	d135      	bne.n	80052b6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	b29a      	uxth	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800525c:	b29b      	uxth	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d005      	beq.n	800526e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005266:	f043 0204 	orr.w	r2, r3, #4
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	685a      	ldr	r2, [r3, #4]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800527c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005282:	4618      	mov	r0, r3
 8005284:	f7fe f886 	bl	8003394 <HAL_DMA_GetState>
 8005288:	4603      	mov	r3, r0
 800528a:	2b01      	cmp	r3, #1
 800528c:	d049      	beq.n	8005322 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005292:	4a69      	ldr	r2, [pc, #420]	@ (8005438 <I2C_Slave_STOPF+0x258>)
 8005294:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529a:	4618      	mov	r0, r3
 800529c:	f7fd fece 	bl	800303c <HAL_DMA_Abort_IT>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d03d      	beq.n	8005322 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80052b0:	4610      	mov	r0, r2
 80052b2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80052b4:	e035      	b.n	8005322 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	b29a      	uxth	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d005      	beq.n	80052da <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d2:	f043 0204 	orr.w	r2, r3, #4
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	685a      	ldr	r2, [r3, #4]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80052e8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7fe f850 	bl	8003394 <HAL_DMA_GetState>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d014      	beq.n	8005324 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052fe:	4a4e      	ldr	r2, [pc, #312]	@ (8005438 <I2C_Slave_STOPF+0x258>)
 8005300:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005306:	4618      	mov	r0, r3
 8005308:	f7fd fe98 	bl	800303c <HAL_DMA_Abort_IT>
 800530c:	4603      	mov	r3, r0
 800530e:	2b00      	cmp	r3, #0
 8005310:	d008      	beq.n	8005324 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005316:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005318:	687a      	ldr	r2, [r7, #4]
 800531a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800531c:	4610      	mov	r0, r2
 800531e:	4798      	blx	r3
 8005320:	e000      	b.n	8005324 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005322:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005328:	b29b      	uxth	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d03e      	beq.n	80053ac <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	f003 0304 	and.w	r3, r3, #4
 8005338:	2b04      	cmp	r3, #4
 800533a:	d112      	bne.n	8005362 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	691a      	ldr	r2, [r3, #16]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005346:	b2d2      	uxtb	r2, r2
 8005348:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534e:	1c5a      	adds	r2, r3, #1
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005358:	b29b      	uxth	r3, r3
 800535a:	3b01      	subs	r3, #1
 800535c:	b29a      	uxth	r2, r3
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	695b      	ldr	r3, [r3, #20]
 8005368:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800536c:	2b40      	cmp	r3, #64	@ 0x40
 800536e:	d112      	bne.n	8005396 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	691a      	ldr	r2, [r3, #16]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537a:	b2d2      	uxtb	r2, r2
 800537c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005382:	1c5a      	adds	r2, r3, #1
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800538c:	b29b      	uxth	r3, r3
 800538e:	3b01      	subs	r3, #1
 8005390:	b29a      	uxth	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800539a:	b29b      	uxth	r3, r3
 800539c:	2b00      	cmp	r3, #0
 800539e:	d005      	beq.n	80053ac <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a4:	f043 0204 	orr.w	r2, r3, #4
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d003      	beq.n	80053bc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 f843 	bl	8005440 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80053ba:	e039      	b.n	8005430 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80053bc:	7bfb      	ldrb	r3, [r7, #15]
 80053be:	2b2a      	cmp	r3, #42	@ 0x2a
 80053c0:	d109      	bne.n	80053d6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2228      	movs	r2, #40	@ 0x28
 80053cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f7ff f826 	bl	8004422 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b28      	cmp	r3, #40	@ 0x28
 80053e0:	d111      	bne.n	8005406 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a15      	ldr	r2, [pc, #84]	@ (800543c <I2C_Slave_STOPF+0x25c>)
 80053e6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2220      	movs	r2, #32
 80053f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f7ff f827 	bl	8004452 <HAL_I2C_ListenCpltCallback>
}
 8005404:	e014      	b.n	8005430 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800540a:	2b22      	cmp	r3, #34	@ 0x22
 800540c:	d002      	beq.n	8005414 <I2C_Slave_STOPF+0x234>
 800540e:	7bfb      	ldrb	r3, [r7, #15]
 8005410:	2b22      	cmp	r3, #34	@ 0x22
 8005412:	d10d      	bne.n	8005430 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2220      	movs	r2, #32
 800541e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f7fe fff9 	bl	8004422 <HAL_I2C_SlaveRxCpltCallback>
}
 8005430:	bf00      	nop
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	080056a5 	.word	0x080056a5
 800543c:	ffff0000 	.word	0xffff0000

08005440 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800544e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005456:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005458:	7bbb      	ldrb	r3, [r7, #14]
 800545a:	2b10      	cmp	r3, #16
 800545c:	d002      	beq.n	8005464 <I2C_ITError+0x24>
 800545e:	7bbb      	ldrb	r3, [r7, #14]
 8005460:	2b40      	cmp	r3, #64	@ 0x40
 8005462:	d10a      	bne.n	800547a <I2C_ITError+0x3a>
 8005464:	7bfb      	ldrb	r3, [r7, #15]
 8005466:	2b22      	cmp	r3, #34	@ 0x22
 8005468:	d107      	bne.n	800547a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005478:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800547a:	7bfb      	ldrb	r3, [r7, #15]
 800547c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005480:	2b28      	cmp	r3, #40	@ 0x28
 8005482:	d107      	bne.n	8005494 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2228      	movs	r2, #40	@ 0x28
 800548e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005492:	e015      	b.n	80054c0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800549e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054a2:	d00a      	beq.n	80054ba <I2C_ITError+0x7a>
 80054a4:	7bfb      	ldrb	r3, [r7, #15]
 80054a6:	2b60      	cmp	r3, #96	@ 0x60
 80054a8:	d007      	beq.n	80054ba <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2220      	movs	r2, #32
 80054ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054ce:	d162      	bne.n	8005596 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	685a      	ldr	r2, [r3, #4]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054de:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d020      	beq.n	8005530 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054f2:	4a6a      	ldr	r2, [pc, #424]	@ (800569c <I2C_ITError+0x25c>)
 80054f4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7fd fd9e 	bl	800303c <HAL_DMA_Abort_IT>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	f000 8089 	beq.w	800561a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 0201 	bic.w	r2, r2, #1
 8005516:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2220      	movs	r2, #32
 800551c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005524:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005526:	687a      	ldr	r2, [r7, #4]
 8005528:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800552a:	4610      	mov	r0, r2
 800552c:	4798      	blx	r3
 800552e:	e074      	b.n	800561a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005534:	4a59      	ldr	r2, [pc, #356]	@ (800569c <I2C_ITError+0x25c>)
 8005536:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800553c:	4618      	mov	r0, r3
 800553e:	f7fd fd7d 	bl	800303c <HAL_DMA_Abort_IT>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d068      	beq.n	800561a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005552:	2b40      	cmp	r3, #64	@ 0x40
 8005554:	d10b      	bne.n	800556e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	691a      	ldr	r2, [r3, #16]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005560:	b2d2      	uxtb	r2, r2
 8005562:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f022 0201 	bic.w	r2, r2, #1
 800557c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2220      	movs	r2, #32
 8005582:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005590:	4610      	mov	r0, r2
 8005592:	4798      	blx	r3
 8005594:	e041      	b.n	800561a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800559c:	b2db      	uxtb	r3, r3
 800559e:	2b60      	cmp	r3, #96	@ 0x60
 80055a0:	d125      	bne.n	80055ee <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2220      	movs	r2, #32
 80055a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ba:	2b40      	cmp	r3, #64	@ 0x40
 80055bc:	d10b      	bne.n	80055d6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	691a      	ldr	r2, [r3, #16]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c8:	b2d2      	uxtb	r2, r2
 80055ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d0:	1c5a      	adds	r2, r3, #1
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f022 0201 	bic.w	r2, r2, #1
 80055e4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7fe ff5b 	bl	80044a2 <HAL_I2C_AbortCpltCallback>
 80055ec:	e015      	b.n	800561a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	695b      	ldr	r3, [r3, #20]
 80055f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055f8:	2b40      	cmp	r3, #64	@ 0x40
 80055fa:	d10b      	bne.n	8005614 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	691a      	ldr	r2, [r3, #16]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005606:	b2d2      	uxtb	r2, r2
 8005608:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560e:	1c5a      	adds	r2, r3, #1
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f7fe ff3a 	bl	800448e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d10e      	bne.n	8005648 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005630:	2b00      	cmp	r3, #0
 8005632:	d109      	bne.n	8005648 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800563a:	2b00      	cmp	r3, #0
 800563c:	d104      	bne.n	8005648 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005644:	2b00      	cmp	r3, #0
 8005646:	d007      	beq.n	8005658 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	685a      	ldr	r2, [r3, #4]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005656:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800565e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005664:	f003 0304 	and.w	r3, r3, #4
 8005668:	2b04      	cmp	r3, #4
 800566a:	d113      	bne.n	8005694 <I2C_ITError+0x254>
 800566c:	7bfb      	ldrb	r3, [r7, #15]
 800566e:	2b28      	cmp	r3, #40	@ 0x28
 8005670:	d110      	bne.n	8005694 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a0a      	ldr	r2, [pc, #40]	@ (80056a0 <I2C_ITError+0x260>)
 8005676:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2220      	movs	r2, #32
 8005682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f7fe fedf 	bl	8004452 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005694:	bf00      	nop
 8005696:	3710      	adds	r7, #16
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	080056a5 	.word	0x080056a5
 80056a0:	ffff0000 	.word	0xffff0000

080056a4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b086      	sub	sp, #24
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80056ac:	2300      	movs	r3, #0
 80056ae:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056bc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80056be:	4b4b      	ldr	r3, [pc, #300]	@ (80057ec <I2C_DMAAbort+0x148>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	08db      	lsrs	r3, r3, #3
 80056c4:	4a4a      	ldr	r2, [pc, #296]	@ (80057f0 <I2C_DMAAbort+0x14c>)
 80056c6:	fba2 2303 	umull	r2, r3, r2, r3
 80056ca:	0a1a      	lsrs	r2, r3, #8
 80056cc:	4613      	mov	r3, r2
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4413      	add	r3, r2
 80056d2:	00da      	lsls	r2, r3, #3
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d106      	bne.n	80056ec <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e2:	f043 0220 	orr.w	r2, r3, #32
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80056ea:	e00a      	b.n	8005702 <I2C_DMAAbort+0x5e>
    }
    count--;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	3b01      	subs	r3, #1
 80056f0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005700:	d0ea      	beq.n	80056d8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800570e:	2200      	movs	r2, #0
 8005710:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571e:	2200      	movs	r2, #0
 8005720:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005730:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	2200      	movs	r2, #0
 8005736:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800573c:	2b00      	cmp	r3, #0
 800573e:	d003      	beq.n	8005748 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005744:	2200      	movs	r2, #0
 8005746:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800574c:	2b00      	cmp	r3, #0
 800574e:	d003      	beq.n	8005758 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005754:	2200      	movs	r2, #0
 8005756:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 0201 	bic.w	r2, r2, #1
 8005766:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b60      	cmp	r3, #96	@ 0x60
 8005772:	d10e      	bne.n	8005792 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	2220      	movs	r2, #32
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	2200      	movs	r2, #0
 8005788:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800578a:	6978      	ldr	r0, [r7, #20]
 800578c:	f7fe fe89 	bl	80044a2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005790:	e027      	b.n	80057e2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005792:	7cfb      	ldrb	r3, [r7, #19]
 8005794:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005798:	2b28      	cmp	r3, #40	@ 0x28
 800579a:	d117      	bne.n	80057cc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f042 0201 	orr.w	r2, r2, #1
 80057aa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80057ba:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	2200      	movs	r2, #0
 80057c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	2228      	movs	r2, #40	@ 0x28
 80057c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80057ca:	e007      	b.n	80057dc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	2220      	movs	r2, #32
 80057d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80057dc:	6978      	ldr	r0, [r7, #20]
 80057de:	f7fe fe56 	bl	800448e <HAL_I2C_ErrorCallback>
}
 80057e2:	bf00      	nop
 80057e4:	3718      	adds	r7, #24
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	20000004 	.word	0x20000004
 80057f0:	14f8b589 	.word	0x14f8b589

080057f4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057fc:	2300      	movs	r3, #0
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005800:	4b13      	ldr	r3, [pc, #76]	@ (8005850 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	08db      	lsrs	r3, r3, #3
 8005806:	4a13      	ldr	r2, [pc, #76]	@ (8005854 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005808:	fba2 2303 	umull	r2, r3, r2, r3
 800580c:	0a1a      	lsrs	r2, r3, #8
 800580e:	4613      	mov	r3, r2
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	4413      	add	r3, r2
 8005814:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	3b01      	subs	r3, #1
 800581a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d107      	bne.n	8005832 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005826:	f043 0220 	orr.w	r2, r3, #32
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e008      	b.n	8005844 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800583c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005840:	d0e9      	beq.n	8005816 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	3714      	adds	r7, #20
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr
 8005850:	20000004 	.word	0x20000004
 8005854:	14f8b589 	.word	0x14f8b589

08005858 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005864:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005868:	d103      	bne.n	8005872 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005870:	e007      	b.n	8005882 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005876:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800587a:	d102      	bne.n	8005882 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2208      	movs	r2, #8
 8005880:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005882:	bf00      	nop
 8005884:	370c      	adds	r7, #12
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr
	...

08005890 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005892:	b08f      	sub	sp, #60	@ 0x3c
 8005894:	af0a      	add	r7, sp, #40	@ 0x28
 8005896:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d101      	bne.n	80058a2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e118      	b.n	8005ad4 <HAL_PCD_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058aa:	d003      	beq.n	80058b4 <HAL_PCD_Init+0x24>
 80058ac:	2187      	movs	r1, #135	@ 0x87
 80058ae:	488b      	ldr	r0, [pc, #556]	@ (8005adc <HAL_PCD_Init+0x24c>)
 80058b0:	f7fb fdd4 	bl	800145c <assert_failed>

  USBx = hpcd->Instance;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d106      	bne.n	80058d4 <HAL_PCD_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f7fc f9ba 	bl	8001c48 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2203      	movs	r2, #3
 80058d8:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d102      	bne.n	80058ee <HAL_PCD_Init+0x5e>
  {
    hpcd->Init.dma_enable = 0U;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4618      	mov	r0, r3
 80058f4:	f004 fbb1 	bl	800a05a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	603b      	str	r3, [r7, #0]
 80058fe:	687e      	ldr	r6, [r7, #4]
 8005900:	466d      	mov	r5, sp
 8005902:	f106 0410 	add.w	r4, r6, #16
 8005906:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005908:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800590a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800590c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800590e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005912:	e885 0003 	stmia.w	r5, {r0, r1}
 8005916:	1d33      	adds	r3, r6, #4
 8005918:	cb0e      	ldmia	r3, {r1, r2, r3}
 800591a:	6838      	ldr	r0, [r7, #0]
 800591c:	f004 fa88 	bl	8009e30 <USB_CoreInit>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d005      	beq.n	8005932 <HAL_PCD_Init+0xa2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2202      	movs	r2, #2
 800592a:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e0d0      	b.n	8005ad4 <HAL_PCD_Init+0x244>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	2100      	movs	r1, #0
 8005938:	4618      	mov	r0, r3
 800593a:	f004 fb9f 	bl	800a07c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800593e:	2300      	movs	r3, #0
 8005940:	73fb      	strb	r3, [r7, #15]
 8005942:	e04a      	b.n	80059da <HAL_PCD_Init+0x14a>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005944:	7bfa      	ldrb	r2, [r7, #15]
 8005946:	6879      	ldr	r1, [r7, #4]
 8005948:	4613      	mov	r3, r2
 800594a:	00db      	lsls	r3, r3, #3
 800594c:	4413      	add	r3, r2
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	440b      	add	r3, r1
 8005952:	333d      	adds	r3, #61	@ 0x3d
 8005954:	2201      	movs	r2, #1
 8005956:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005958:	7bfa      	ldrb	r2, [r7, #15]
 800595a:	6879      	ldr	r1, [r7, #4]
 800595c:	4613      	mov	r3, r2
 800595e:	00db      	lsls	r3, r3, #3
 8005960:	4413      	add	r3, r2
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	440b      	add	r3, r1
 8005966:	333c      	adds	r3, #60	@ 0x3c
 8005968:	7bfa      	ldrb	r2, [r7, #15]
 800596a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800596c:	7bfa      	ldrb	r2, [r7, #15]
 800596e:	7bfb      	ldrb	r3, [r7, #15]
 8005970:	b298      	uxth	r0, r3
 8005972:	6879      	ldr	r1, [r7, #4]
 8005974:	4613      	mov	r3, r2
 8005976:	00db      	lsls	r3, r3, #3
 8005978:	4413      	add	r3, r2
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	440b      	add	r3, r1
 800597e:	3344      	adds	r3, #68	@ 0x44
 8005980:	4602      	mov	r2, r0
 8005982:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005984:	7bfa      	ldrb	r2, [r7, #15]
 8005986:	6879      	ldr	r1, [r7, #4]
 8005988:	4613      	mov	r3, r2
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	4413      	add	r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	440b      	add	r3, r1
 8005992:	3340      	adds	r3, #64	@ 0x40
 8005994:	2200      	movs	r2, #0
 8005996:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005998:	7bfa      	ldrb	r2, [r7, #15]
 800599a:	6879      	ldr	r1, [r7, #4]
 800599c:	4613      	mov	r3, r2
 800599e:	00db      	lsls	r3, r3, #3
 80059a0:	4413      	add	r3, r2
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	440b      	add	r3, r1
 80059a6:	3348      	adds	r3, #72	@ 0x48
 80059a8:	2200      	movs	r2, #0
 80059aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80059ac:	7bfa      	ldrb	r2, [r7, #15]
 80059ae:	6879      	ldr	r1, [r7, #4]
 80059b0:	4613      	mov	r3, r2
 80059b2:	00db      	lsls	r3, r3, #3
 80059b4:	4413      	add	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	440b      	add	r3, r1
 80059ba:	334c      	adds	r3, #76	@ 0x4c
 80059bc:	2200      	movs	r2, #0
 80059be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80059c0:	7bfa      	ldrb	r2, [r7, #15]
 80059c2:	6879      	ldr	r1, [r7, #4]
 80059c4:	4613      	mov	r3, r2
 80059c6:	00db      	lsls	r3, r3, #3
 80059c8:	4413      	add	r3, r2
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	440b      	add	r3, r1
 80059ce:	3354      	adds	r3, #84	@ 0x54
 80059d0:	2200      	movs	r2, #0
 80059d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059d4:	7bfb      	ldrb	r3, [r7, #15]
 80059d6:	3301      	adds	r3, #1
 80059d8:	73fb      	strb	r3, [r7, #15]
 80059da:	7bfa      	ldrb	r2, [r7, #15]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d3af      	bcc.n	8005944 <HAL_PCD_Init+0xb4>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059e4:	2300      	movs	r3, #0
 80059e6:	73fb      	strb	r3, [r7, #15]
 80059e8:	e044      	b.n	8005a74 <HAL_PCD_Init+0x1e4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80059ea:	7bfa      	ldrb	r2, [r7, #15]
 80059ec:	6879      	ldr	r1, [r7, #4]
 80059ee:	4613      	mov	r3, r2
 80059f0:	00db      	lsls	r3, r3, #3
 80059f2:	4413      	add	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	440b      	add	r3, r1
 80059f8:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 80059fc:	2200      	movs	r2, #0
 80059fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005a00:	7bfa      	ldrb	r2, [r7, #15]
 8005a02:	6879      	ldr	r1, [r7, #4]
 8005a04:	4613      	mov	r3, r2
 8005a06:	00db      	lsls	r3, r3, #3
 8005a08:	4413      	add	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	440b      	add	r3, r1
 8005a0e:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8005a12:	7bfa      	ldrb	r2, [r7, #15]
 8005a14:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005a16:	7bfa      	ldrb	r2, [r7, #15]
 8005a18:	6879      	ldr	r1, [r7, #4]
 8005a1a:	4613      	mov	r3, r2
 8005a1c:	00db      	lsls	r3, r3, #3
 8005a1e:	4413      	add	r3, r2
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	440b      	add	r3, r1
 8005a24:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8005a28:	2200      	movs	r2, #0
 8005a2a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005a2c:	7bfa      	ldrb	r2, [r7, #15]
 8005a2e:	6879      	ldr	r1, [r7, #4]
 8005a30:	4613      	mov	r3, r2
 8005a32:	00db      	lsls	r3, r3, #3
 8005a34:	4413      	add	r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	440b      	add	r3, r1
 8005a3a:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8005a3e:	2200      	movs	r2, #0
 8005a40:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005a42:	7bfa      	ldrb	r2, [r7, #15]
 8005a44:	6879      	ldr	r1, [r7, #4]
 8005a46:	4613      	mov	r3, r2
 8005a48:	00db      	lsls	r3, r3, #3
 8005a4a:	4413      	add	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	440b      	add	r3, r1
 8005a50:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8005a54:	2200      	movs	r2, #0
 8005a56:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005a58:	7bfa      	ldrb	r2, [r7, #15]
 8005a5a:	6879      	ldr	r1, [r7, #4]
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	00db      	lsls	r3, r3, #3
 8005a60:	4413      	add	r3, r2
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	440b      	add	r3, r1
 8005a66:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a6e:	7bfb      	ldrb	r3, [r7, #15]
 8005a70:	3301      	adds	r3, #1
 8005a72:	73fb      	strb	r3, [r7, #15]
 8005a74:	7bfa      	ldrb	r2, [r7, #15]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d3b5      	bcc.n	80059ea <HAL_PCD_Init+0x15a>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	603b      	str	r3, [r7, #0]
 8005a84:	687e      	ldr	r6, [r7, #4]
 8005a86:	466d      	mov	r5, sp
 8005a88:	f106 0410 	add.w	r4, r6, #16
 8005a8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a94:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005a98:	e885 0003 	stmia.w	r5, {r0, r1}
 8005a9c:	1d33      	adds	r3, r6, #4
 8005a9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005aa0:	6838      	ldr	r0, [r7, #0]
 8005aa2:	f004 fb37 	bl	800a114 <USB_DevInit>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d005      	beq.n	8005ab8 <HAL_PCD_Init+0x228>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2202      	movs	r2, #2
 8005ab0:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	e00d      	b.n	8005ad4 <HAL_PCD_Init+0x244>
  }

  hpcd->USB_Address = 0U;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4618      	mov	r0, r3
 8005ace:	f005 fc86 	bl	800b3de <USB_DevDisconnect>

  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3714      	adds	r7, #20
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005adc:	08013600 	.word	0x08013600

08005ae0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d101      	bne.n	8005afc <HAL_PCD_Start+0x1c>
 8005af8:	2302      	movs	r3, #2
 8005afa:	e020      	b.n	8005b3e <HAL_PCD_Start+0x5e>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d109      	bne.n	8005b20 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d005      	beq.n	8005b20 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b18:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4618      	mov	r0, r3
 8005b26:	f004 fa87 	bl	800a038 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f005 fc34 	bl	800b39c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
}
 8005b3e:	4618      	mov	r0, r3
 8005b40:	3710      	adds	r7, #16
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005b46:	b590      	push	{r4, r7, lr}
 8005b48:	b08d      	sub	sp, #52	@ 0x34
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b54:	6a3b      	ldr	r3, [r7, #32]
 8005b56:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f005 fcf2 	bl	800b546 <USB_GetMode>
 8005b62:	4603      	mov	r3, r0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f040 848a 	bne.w	800647e <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f005 fc56 	bl	800b420 <USB_ReadInterrupts>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f000 8480 	beq.w	800647c <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	0a1b      	lsrs	r3, r3, #8
 8005b86:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4618      	mov	r0, r3
 8005b96:	f005 fc43 	bl	800b420 <USB_ReadInterrupts>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	f003 0302 	and.w	r3, r3, #2
 8005ba0:	2b02      	cmp	r3, #2
 8005ba2:	d107      	bne.n	8005bb4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	695a      	ldr	r2, [r3, #20]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f002 0202 	and.w	r2, r2, #2
 8005bb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f005 fc31 	bl	800b420 <USB_ReadInterrupts>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	f003 0310 	and.w	r3, r3, #16
 8005bc4:	2b10      	cmp	r3, #16
 8005bc6:	d161      	bne.n	8005c8c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	699a      	ldr	r2, [r3, #24]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f022 0210 	bic.w	r2, r2, #16
 8005bd6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005bd8:	6a3b      	ldr	r3, [r7, #32]
 8005bda:	6a1b      	ldr	r3, [r3, #32]
 8005bdc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	f003 020f 	and.w	r2, r3, #15
 8005be4:	4613      	mov	r3, r2
 8005be6:	00db      	lsls	r3, r3, #3
 8005be8:	4413      	add	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	4413      	add	r3, r2
 8005bf4:	3304      	adds	r3, #4
 8005bf6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005bfe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c02:	d124      	bne.n	8005c4e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005c04:	69ba      	ldr	r2, [r7, #24]
 8005c06:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d035      	beq.n	8005c7c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	091b      	lsrs	r3, r3, #4
 8005c18:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005c1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	461a      	mov	r2, r3
 8005c22:	6a38      	ldr	r0, [r7, #32]
 8005c24:	f005 fa68 	bl	800b0f8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	691a      	ldr	r2, [r3, #16]
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	091b      	lsrs	r3, r3, #4
 8005c30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c34:	441a      	add	r2, r3
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	6a1a      	ldr	r2, [r3, #32]
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	091b      	lsrs	r3, r3, #4
 8005c42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c46:	441a      	add	r2, r3
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	621a      	str	r2, [r3, #32]
 8005c4c:	e016      	b.n	8005c7c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005c54:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005c58:	d110      	bne.n	8005c7c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005c60:	2208      	movs	r2, #8
 8005c62:	4619      	mov	r1, r3
 8005c64:	6a38      	ldr	r0, [r7, #32]
 8005c66:	f005 fa47 	bl	800b0f8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	6a1a      	ldr	r2, [r3, #32]
 8005c6e:	69bb      	ldr	r3, [r7, #24]
 8005c70:	091b      	lsrs	r3, r3, #4
 8005c72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c76:	441a      	add	r2, r3
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	699a      	ldr	r2, [r3, #24]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 0210 	orr.w	r2, r2, #16
 8005c8a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4618      	mov	r0, r3
 8005c92:	f005 fbc5 	bl	800b420 <USB_ReadInterrupts>
 8005c96:	4603      	mov	r3, r0
 8005c98:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c9c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005ca0:	f040 80a7 	bne.w	8005df2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f005 fbca 	bl	800b446 <USB_ReadDevAllOutEpInterrupt>
 8005cb2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005cb4:	e099      	b.n	8005dea <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb8:	f003 0301 	and.w	r3, r3, #1
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	f000 808e 	beq.w	8005dde <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cc8:	b2d2      	uxtb	r2, r2
 8005cca:	4611      	mov	r1, r2
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f005 fbee 	bl	800b4ae <USB_ReadDevOutEPInterrupt>
 8005cd2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	f003 0301 	and.w	r3, r3, #1
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00c      	beq.n	8005cf8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce0:	015a      	lsls	r2, r3, #5
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cea:	461a      	mov	r2, r3
 8005cec:	2301      	movs	r3, #1
 8005cee:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005cf0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 fec2 	bl	8006a7c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	f003 0308 	and.w	r3, r3, #8
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d00c      	beq.n	8005d1c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d04:	015a      	lsls	r2, r3, #5
 8005d06:	69fb      	ldr	r3, [r7, #28]
 8005d08:	4413      	add	r3, r2
 8005d0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d0e:	461a      	mov	r2, r3
 8005d10:	2308      	movs	r3, #8
 8005d12:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005d14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 ff98 	bl	8006c4c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	f003 0310 	and.w	r3, r3, #16
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d008      	beq.n	8005d38 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d28:	015a      	lsls	r2, r3, #5
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d32:	461a      	mov	r2, r3
 8005d34:	2310      	movs	r3, #16
 8005d36:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	f003 0302 	and.w	r3, r3, #2
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d030      	beq.n	8005da4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005d42:	6a3b      	ldr	r3, [r7, #32]
 8005d44:	695b      	ldr	r3, [r3, #20]
 8005d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d4a:	2b80      	cmp	r3, #128	@ 0x80
 8005d4c:	d109      	bne.n	8005d62 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	69fa      	ldr	r2, [r7, #28]
 8005d58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d5c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005d60:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005d62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d64:	4613      	mov	r3, r2
 8005d66:	00db      	lsls	r3, r3, #3
 8005d68:	4413      	add	r3, r2
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	4413      	add	r3, r2
 8005d74:	3304      	adds	r3, #4
 8005d76:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	78db      	ldrb	r3, [r3, #3]
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d108      	bne.n	8005d92 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	2200      	movs	r2, #0
 8005d84:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f007 ff65 	bl	800dc5c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d94:	015a      	lsls	r2, r3, #5
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	4413      	add	r3, r2
 8005d9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d9e:	461a      	mov	r2, r3
 8005da0:	2302      	movs	r3, #2
 8005da2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	f003 0320 	and.w	r3, r3, #32
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d008      	beq.n	8005dc0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db0:	015a      	lsls	r2, r3, #5
 8005db2:	69fb      	ldr	r3, [r7, #28]
 8005db4:	4413      	add	r3, r2
 8005db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dba:	461a      	mov	r2, r3
 8005dbc:	2320      	movs	r3, #32
 8005dbe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d009      	beq.n	8005dde <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dcc:	015a      	lsls	r2, r3, #5
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005ddc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de0:	3301      	adds	r3, #1
 8005de2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de6:	085b      	lsrs	r3, r3, #1
 8005de8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	f47f af62 	bne.w	8005cb6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4618      	mov	r0, r3
 8005df8:	f005 fb12 	bl	800b420 <USB_ReadInterrupts>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e02:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005e06:	f040 80db 	bne.w	8005fc0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f005 fb33 	bl	800b47a <USB_ReadDevAllInEpInterrupt>
 8005e14:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005e16:	2300      	movs	r3, #0
 8005e18:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005e1a:	e0cd      	b.n	8005fb8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1e:	f003 0301 	and.w	r3, r3, #1
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	f000 80c2 	beq.w	8005fac <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e2e:	b2d2      	uxtb	r2, r2
 8005e30:	4611      	mov	r1, r2
 8005e32:	4618      	mov	r0, r3
 8005e34:	f005 fb59 	bl	800b4ea <USB_ReadDevInEPInterrupt>
 8005e38:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	f003 0301 	and.w	r3, r3, #1
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d057      	beq.n	8005ef4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e46:	f003 030f 	and.w	r3, r3, #15
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e50:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005e52:	69fb      	ldr	r3, [r7, #28]
 8005e54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	43db      	mvns	r3, r3
 8005e5e:	69f9      	ldr	r1, [r7, #28]
 8005e60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e64:	4013      	ands	r3, r2
 8005e66:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6a:	015a      	lsls	r2, r3, #5
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	4413      	add	r3, r2
 8005e70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e74:	461a      	mov	r2, r3
 8005e76:	2301      	movs	r3, #1
 8005e78:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d132      	bne.n	8005ee8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005e82:	6879      	ldr	r1, [r7, #4]
 8005e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e86:	4613      	mov	r3, r2
 8005e88:	00db      	lsls	r3, r3, #3
 8005e8a:	4413      	add	r3, r2
 8005e8c:	009b      	lsls	r3, r3, #2
 8005e8e:	440b      	add	r3, r1
 8005e90:	334c      	adds	r3, #76	@ 0x4c
 8005e92:	6819      	ldr	r1, [r3, #0]
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e98:	4613      	mov	r3, r2
 8005e9a:	00db      	lsls	r3, r3, #3
 8005e9c:	4413      	add	r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	4403      	add	r3, r0
 8005ea2:	3348      	adds	r3, #72	@ 0x48
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4419      	add	r1, r3
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eac:	4613      	mov	r3, r2
 8005eae:	00db      	lsls	r3, r3, #3
 8005eb0:	4413      	add	r3, r2
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	4403      	add	r3, r0
 8005eb6:	334c      	adds	r3, #76	@ 0x4c
 8005eb8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d113      	bne.n	8005ee8 <HAL_PCD_IRQHandler+0x3a2>
 8005ec0:	6879      	ldr	r1, [r7, #4]
 8005ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	00db      	lsls	r3, r3, #3
 8005ec8:	4413      	add	r3, r2
 8005eca:	009b      	lsls	r3, r3, #2
 8005ecc:	440b      	add	r3, r1
 8005ece:	3354      	adds	r3, #84	@ 0x54
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d108      	bne.n	8005ee8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6818      	ldr	r0, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8005ee0:	461a      	mov	r2, r3
 8005ee2:	2101      	movs	r1, #1
 8005ee4:	f005 fb60 	bl	800b5a8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	4619      	mov	r1, r3
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f007 fe30 	bl	800db54 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	f003 0308 	and.w	r3, r3, #8
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d008      	beq.n	8005f10 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f00:	015a      	lsls	r2, r3, #5
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	4413      	add	r3, r2
 8005f06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	2308      	movs	r3, #8
 8005f0e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	f003 0310 	and.w	r3, r3, #16
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d008      	beq.n	8005f2c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1c:	015a      	lsls	r2, r3, #5
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	4413      	add	r3, r2
 8005f22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f26:	461a      	mov	r2, r3
 8005f28:	2310      	movs	r3, #16
 8005f2a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d008      	beq.n	8005f48 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f38:	015a      	lsls	r2, r3, #5
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	4413      	add	r3, r2
 8005f3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f42:	461a      	mov	r2, r3
 8005f44:	2340      	movs	r3, #64	@ 0x40
 8005f46:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	f003 0302 	and.w	r3, r3, #2
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d023      	beq.n	8005f9a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005f52:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005f54:	6a38      	ldr	r0, [r7, #32]
 8005f56:	f004 fa41 	bl	800a3dc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005f5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f5c:	4613      	mov	r3, r2
 8005f5e:	00db      	lsls	r3, r3, #3
 8005f60:	4413      	add	r3, r2
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	3338      	adds	r3, #56	@ 0x38
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	4413      	add	r3, r2
 8005f6a:	3304      	adds	r3, #4
 8005f6c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	78db      	ldrb	r3, [r3, #3]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d108      	bne.n	8005f88 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	4619      	mov	r1, r3
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f007 fe7c 	bl	800dc80 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8a:	015a      	lsls	r2, r3, #5
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	4413      	add	r3, r2
 8005f90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f94:	461a      	mov	r2, r3
 8005f96:	2302      	movs	r3, #2
 8005f98:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d003      	beq.n	8005fac <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005fa4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 fcdb 	bl	8006962 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fae:	3301      	adds	r3, #1
 8005fb0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb4:	085b      	lsrs	r3, r3, #1
 8005fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f47f af2e 	bne.w	8005e1c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f005 fa2b 	bl	800b420 <USB_ReadInterrupts>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fd4:	d122      	bne.n	800601c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	69fa      	ldr	r2, [r7, #28]
 8005fe0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fe4:	f023 0301 	bic.w	r3, r3, #1
 8005fe8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d108      	bne.n	8006006 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 fec2 	bl	8006d88 <HAL_PCDEx_LPM_Callback>
 8006004:	e002      	b.n	800600c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f007 fe1a 	bl	800dc40 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	695a      	ldr	r2, [r3, #20]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800601a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4618      	mov	r0, r3
 8006022:	f005 f9fd 	bl	800b420 <USB_ReadInterrupts>
 8006026:	4603      	mov	r3, r0
 8006028:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800602c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006030:	d112      	bne.n	8006058 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006038:	689b      	ldr	r3, [r3, #8]
 800603a:	f003 0301 	and.w	r3, r3, #1
 800603e:	2b01      	cmp	r3, #1
 8006040:	d102      	bne.n	8006048 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f007 fdd6 	bl	800dbf4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	695a      	ldr	r2, [r3, #20]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006056:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4618      	mov	r0, r3
 800605e:	f005 f9df 	bl	800b420 <USB_ReadInterrupts>
 8006062:	4603      	mov	r3, r0
 8006064:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006068:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800606c:	f040 80b7 	bne.w	80061de <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	69fa      	ldr	r2, [r7, #28]
 800607a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800607e:	f023 0301 	bic.w	r3, r3, #1
 8006082:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2110      	movs	r1, #16
 800608a:	4618      	mov	r0, r3
 800608c:	f004 f9a6 	bl	800a3dc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006090:	2300      	movs	r3, #0
 8006092:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006094:	e046      	b.n	8006124 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006098:	015a      	lsls	r2, r3, #5
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	4413      	add	r3, r2
 800609e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060a2:	461a      	mov	r2, r3
 80060a4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80060a8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80060aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ac:	015a      	lsls	r2, r3, #5
 80060ae:	69fb      	ldr	r3, [r7, #28]
 80060b0:	4413      	add	r3, r2
 80060b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060ba:	0151      	lsls	r1, r2, #5
 80060bc:	69fa      	ldr	r2, [r7, #28]
 80060be:	440a      	add	r2, r1
 80060c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060c4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060c8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80060ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060cc:	015a      	lsls	r2, r3, #5
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	4413      	add	r3, r2
 80060d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060d6:	461a      	mov	r2, r3
 80060d8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80060dc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80060de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060e0:	015a      	lsls	r2, r3, #5
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	4413      	add	r3, r2
 80060e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060ee:	0151      	lsls	r1, r2, #5
 80060f0:	69fa      	ldr	r2, [r7, #28]
 80060f2:	440a      	add	r2, r1
 80060f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060f8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060fc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80060fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006100:	015a      	lsls	r2, r3, #5
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	4413      	add	r3, r2
 8006106:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800610e:	0151      	lsls	r1, r2, #5
 8006110:	69fa      	ldr	r2, [r7, #28]
 8006112:	440a      	add	r2, r1
 8006114:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006118:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800611c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800611e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006120:	3301      	adds	r3, #1
 8006122:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800612a:	429a      	cmp	r2, r3
 800612c:	d3b3      	bcc.n	8006096 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006134:	69db      	ldr	r3, [r3, #28]
 8006136:	69fa      	ldr	r2, [r7, #28]
 8006138:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800613c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006140:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006146:	2b00      	cmp	r3, #0
 8006148:	d016      	beq.n	8006178 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006150:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006154:	69fa      	ldr	r2, [r7, #28]
 8006156:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800615a:	f043 030b 	orr.w	r3, r3, #11
 800615e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800616a:	69fa      	ldr	r2, [r7, #28]
 800616c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006170:	f043 030b 	orr.w	r3, r3, #11
 8006174:	6453      	str	r3, [r2, #68]	@ 0x44
 8006176:	e015      	b.n	80061a4 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006178:	69fb      	ldr	r3, [r7, #28]
 800617a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800617e:	695b      	ldr	r3, [r3, #20]
 8006180:	69fa      	ldr	r2, [r7, #28]
 8006182:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006186:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800618a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800618e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	69fa      	ldr	r2, [r7, #28]
 800619a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800619e:	f043 030b 	orr.w	r3, r3, #11
 80061a2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	69fa      	ldr	r2, [r7, #28]
 80061ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061b2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80061b6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6818      	ldr	r0, [r3, #0]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80061c8:	461a      	mov	r2, r3
 80061ca:	f005 f9ed 	bl	800b5a8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	695a      	ldr	r2, [r3, #20]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80061dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4618      	mov	r0, r3
 80061e4:	f005 f91c 	bl	800b420 <USB_ReadInterrupts>
 80061e8:	4603      	mov	r3, r0
 80061ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061f2:	d124      	bne.n	800623e <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4618      	mov	r0, r3
 80061fa:	f005 f9b2 	bl	800b562 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4618      	mov	r0, r3
 8006204:	f004 f967 	bl	800a4d6 <USB_GetDevSpeed>
 8006208:	4603      	mov	r3, r0
 800620a:	461a      	mov	r2, r3
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681c      	ldr	r4, [r3, #0]
 8006214:	f001 fb40 	bl	8007898 <HAL_RCC_GetHCLKFreq>
 8006218:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800621e:	b2db      	uxtb	r3, r3
 8006220:	461a      	mov	r2, r3
 8006222:	4620      	mov	r0, r4
 8006224:	f003 fe66 	bl	8009ef4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f007 fcbb 	bl	800dba4 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	695a      	ldr	r2, [r3, #20]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800623c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4618      	mov	r0, r3
 8006244:	f005 f8ec 	bl	800b420 <USB_ReadInterrupts>
 8006248:	4603      	mov	r3, r0
 800624a:	f003 0308 	and.w	r3, r3, #8
 800624e:	2b08      	cmp	r3, #8
 8006250:	d10a      	bne.n	8006268 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f007 fc98 	bl	800db88 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	695a      	ldr	r2, [r3, #20]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f002 0208 	and.w	r2, r2, #8
 8006266:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4618      	mov	r0, r3
 800626e:	f005 f8d7 	bl	800b420 <USB_ReadInterrupts>
 8006272:	4603      	mov	r3, r0
 8006274:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006278:	2b80      	cmp	r3, #128	@ 0x80
 800627a:	d122      	bne.n	80062c2 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800627c:	6a3b      	ldr	r3, [r7, #32]
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006284:	6a3b      	ldr	r3, [r7, #32]
 8006286:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006288:	2301      	movs	r3, #1
 800628a:	627b      	str	r3, [r7, #36]	@ 0x24
 800628c:	e014      	b.n	80062b8 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800628e:	6879      	ldr	r1, [r7, #4]
 8006290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006292:	4613      	mov	r3, r2
 8006294:	00db      	lsls	r3, r3, #3
 8006296:	4413      	add	r3, r2
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	440b      	add	r3, r1
 800629c:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	2b01      	cmp	r3, #1
 80062a4:	d105      	bne.n	80062b2 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80062a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	4619      	mov	r1, r3
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 fb27 	bl	8006900 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b4:	3301      	adds	r3, #1
 80062b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062be:	429a      	cmp	r2, r3
 80062c0:	d3e5      	bcc.n	800628e <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4618      	mov	r0, r3
 80062c8:	f005 f8aa 	bl	800b420 <USB_ReadInterrupts>
 80062cc:	4603      	mov	r3, r0
 80062ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062d6:	d13b      	bne.n	8006350 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062d8:	2301      	movs	r3, #1
 80062da:	627b      	str	r3, [r7, #36]	@ 0x24
 80062dc:	e02b      	b.n	8006336 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	015a      	lsls	r2, r3, #5
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	4413      	add	r3, r2
 80062e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80062ee:	6879      	ldr	r1, [r7, #4]
 80062f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062f2:	4613      	mov	r3, r2
 80062f4:	00db      	lsls	r3, r3, #3
 80062f6:	4413      	add	r3, r2
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	440b      	add	r3, r1
 80062fc:	3340      	adds	r3, #64	@ 0x40
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	2b01      	cmp	r3, #1
 8006302:	d115      	bne.n	8006330 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006304:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006306:	2b00      	cmp	r3, #0
 8006308:	da12      	bge.n	8006330 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800630a:	6879      	ldr	r1, [r7, #4]
 800630c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800630e:	4613      	mov	r3, r2
 8006310:	00db      	lsls	r3, r3, #3
 8006312:	4413      	add	r3, r2
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	440b      	add	r3, r1
 8006318:	333f      	adds	r3, #63	@ 0x3f
 800631a:	2201      	movs	r2, #1
 800631c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800631e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006320:	b2db      	uxtb	r3, r3
 8006322:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006326:	b2db      	uxtb	r3, r3
 8006328:	4619      	mov	r1, r3
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 fae8 	bl	8006900 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006332:	3301      	adds	r3, #1
 8006334:	627b      	str	r3, [r7, #36]	@ 0x24
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800633c:	429a      	cmp	r2, r3
 800633e:	d3ce      	bcc.n	80062de <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	695a      	ldr	r2, [r3, #20]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800634e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4618      	mov	r0, r3
 8006356:	f005 f863 	bl	800b420 <USB_ReadInterrupts>
 800635a:	4603      	mov	r3, r0
 800635c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006360:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006364:	d155      	bne.n	8006412 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006366:	2301      	movs	r3, #1
 8006368:	627b      	str	r3, [r7, #36]	@ 0x24
 800636a:	e045      	b.n	80063f8 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800636c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800636e:	015a      	lsls	r2, r3, #5
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	4413      	add	r3, r2
 8006374:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800637c:	6879      	ldr	r1, [r7, #4]
 800637e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006380:	4613      	mov	r3, r2
 8006382:	00db      	lsls	r3, r3, #3
 8006384:	4413      	add	r3, r2
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	440b      	add	r3, r1
 800638a:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 800638e:	781b      	ldrb	r3, [r3, #0]
 8006390:	2b01      	cmp	r3, #1
 8006392:	d12e      	bne.n	80063f2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006394:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006396:	2b00      	cmp	r3, #0
 8006398:	da2b      	bge.n	80063f2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 80063a6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d121      	bne.n	80063f2 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80063ae:	6879      	ldr	r1, [r7, #4]
 80063b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063b2:	4613      	mov	r3, r2
 80063b4:	00db      	lsls	r3, r3, #3
 80063b6:	4413      	add	r3, r2
 80063b8:	009b      	lsls	r3, r3, #2
 80063ba:	440b      	add	r3, r1
 80063bc:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 80063c0:	2201      	movs	r2, #1
 80063c2:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80063c4:	6a3b      	ldr	r3, [r7, #32]
 80063c6:	699b      	ldr	r3, [r3, #24]
 80063c8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80063cc:	6a3b      	ldr	r3, [r7, #32]
 80063ce:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80063d0:	6a3b      	ldr	r3, [r7, #32]
 80063d2:	695b      	ldr	r3, [r3, #20]
 80063d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10a      	bne.n	80063f2 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	69fa      	ldr	r2, [r7, #28]
 80063e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80063ee:	6053      	str	r3, [r2, #4]
            break;
 80063f0:	e007      	b.n	8006402 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80063f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f4:	3301      	adds	r3, #1
 80063f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063fe:	429a      	cmp	r2, r3
 8006400:	d3b4      	bcc.n	800636c <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	695a      	ldr	r2, [r3, #20]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006410:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4618      	mov	r0, r3
 8006418:	f005 f802 	bl	800b420 <USB_ReadInterrupts>
 800641c:	4603      	mov	r3, r0
 800641e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006422:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006426:	d10a      	bne.n	800643e <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006428:	6878      	ldr	r0, [r7, #4]
 800642a:	f007 fc3b 	bl	800dca4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	695a      	ldr	r2, [r3, #20]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800643c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4618      	mov	r0, r3
 8006444:	f004 ffec 	bl	800b420 <USB_ReadInterrupts>
 8006448:	4603      	mov	r3, r0
 800644a:	f003 0304 	and.w	r3, r3, #4
 800644e:	2b04      	cmp	r3, #4
 8006450:	d115      	bne.n	800647e <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800645a:	69bb      	ldr	r3, [r7, #24]
 800645c:	f003 0304 	and.w	r3, r3, #4
 8006460:	2b00      	cmp	r3, #0
 8006462:	d002      	beq.n	800646a <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f007 fc2b 	bl	800dcc0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	6859      	ldr	r1, [r3, #4]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	69ba      	ldr	r2, [r7, #24]
 8006476:	430a      	orrs	r2, r1
 8006478:	605a      	str	r2, [r3, #4]
 800647a:	e000      	b.n	800647e <HAL_PCD_IRQHandler+0x938>
      return;
 800647c:	bf00      	nop
    }
  }
}
 800647e:	3734      	adds	r7, #52	@ 0x34
 8006480:	46bd      	mov	sp, r7
 8006482:	bd90      	pop	{r4, r7, pc}

08006484 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b082      	sub	sp, #8
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	460b      	mov	r3, r1
 800648e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006496:	2b01      	cmp	r3, #1
 8006498:	d101      	bne.n	800649e <HAL_PCD_SetAddress+0x1a>
 800649a:	2302      	movs	r3, #2
 800649c:	e013      	b.n	80064c6 <HAL_PCD_SetAddress+0x42>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	78fa      	ldrb	r2, [r7, #3]
 80064aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	78fa      	ldrb	r2, [r7, #3]
 80064b4:	4611      	mov	r1, r2
 80064b6:	4618      	mov	r0, r3
 80064b8:	f004 ff4a 	bl	800b350 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80064c4:	2300      	movs	r3, #0
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3708      	adds	r7, #8
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}

080064ce <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80064ce:	b580      	push	{r7, lr}
 80064d0:	b084      	sub	sp, #16
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
 80064d6:	4608      	mov	r0, r1
 80064d8:	4611      	mov	r1, r2
 80064da:	461a      	mov	r2, r3
 80064dc:	4603      	mov	r3, r0
 80064de:	70fb      	strb	r3, [r7, #3]
 80064e0:	460b      	mov	r3, r1
 80064e2:	803b      	strh	r3, [r7, #0]
 80064e4:	4613      	mov	r3, r2
 80064e6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80064e8:	2300      	movs	r3, #0
 80064ea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80064ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	da0f      	bge.n	8006514 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064f4:	78fb      	ldrb	r3, [r7, #3]
 80064f6:	f003 020f 	and.w	r2, r3, #15
 80064fa:	4613      	mov	r3, r2
 80064fc:	00db      	lsls	r3, r3, #3
 80064fe:	4413      	add	r3, r2
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	3338      	adds	r3, #56	@ 0x38
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	4413      	add	r3, r2
 8006508:	3304      	adds	r3, #4
 800650a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2201      	movs	r2, #1
 8006510:	705a      	strb	r2, [r3, #1]
 8006512:	e00f      	b.n	8006534 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006514:	78fb      	ldrb	r3, [r7, #3]
 8006516:	f003 020f 	and.w	r2, r3, #15
 800651a:	4613      	mov	r3, r2
 800651c:	00db      	lsls	r3, r3, #3
 800651e:	4413      	add	r3, r2
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	4413      	add	r3, r2
 800652a:	3304      	adds	r3, #4
 800652c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006534:	78fb      	ldrb	r3, [r7, #3]
 8006536:	f003 030f 	and.w	r3, r3, #15
 800653a:	b2da      	uxtb	r2, r3
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006540:	883a      	ldrh	r2, [r7, #0]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	78ba      	ldrb	r2, [r7, #2]
 800654a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	785b      	ldrb	r3, [r3, #1]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d004      	beq.n	800655e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	461a      	mov	r2, r3
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800655e:	78bb      	ldrb	r3, [r7, #2]
 8006560:	2b02      	cmp	r3, #2
 8006562:	d102      	bne.n	800656a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2200      	movs	r2, #0
 8006568:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006570:	2b01      	cmp	r3, #1
 8006572:	d101      	bne.n	8006578 <HAL_PCD_EP_Open+0xaa>
 8006574:	2302      	movs	r3, #2
 8006576:	e00e      	b.n	8006596 <HAL_PCD_EP_Open+0xc8>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	68f9      	ldr	r1, [r7, #12]
 8006586:	4618      	mov	r0, r3
 8006588:	f003 ffca 	bl	800a520 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 8006594:	7afb      	ldrb	r3, [r7, #11]
}
 8006596:	4618      	mov	r0, r3
 8006598:	3710      	adds	r7, #16
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b084      	sub	sp, #16
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
 80065a6:	460b      	mov	r3, r1
 80065a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80065aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	da0f      	bge.n	80065d2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065b2:	78fb      	ldrb	r3, [r7, #3]
 80065b4:	f003 020f 	and.w	r2, r3, #15
 80065b8:	4613      	mov	r3, r2
 80065ba:	00db      	lsls	r3, r3, #3
 80065bc:	4413      	add	r3, r2
 80065be:	009b      	lsls	r3, r3, #2
 80065c0:	3338      	adds	r3, #56	@ 0x38
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	4413      	add	r3, r2
 80065c6:	3304      	adds	r3, #4
 80065c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2201      	movs	r2, #1
 80065ce:	705a      	strb	r2, [r3, #1]
 80065d0:	e00f      	b.n	80065f2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80065d2:	78fb      	ldrb	r3, [r7, #3]
 80065d4:	f003 020f 	and.w	r2, r3, #15
 80065d8:	4613      	mov	r3, r2
 80065da:	00db      	lsls	r3, r3, #3
 80065dc:	4413      	add	r3, r2
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80065e4:	687a      	ldr	r2, [r7, #4]
 80065e6:	4413      	add	r3, r2
 80065e8:	3304      	adds	r3, #4
 80065ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80065f2:	78fb      	ldrb	r3, [r7, #3]
 80065f4:	f003 030f 	and.w	r3, r3, #15
 80065f8:	b2da      	uxtb	r2, r3
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006604:	2b01      	cmp	r3, #1
 8006606:	d101      	bne.n	800660c <HAL_PCD_EP_Close+0x6e>
 8006608:	2302      	movs	r3, #2
 800660a:	e00e      	b.n	800662a <HAL_PCD_EP_Close+0x8c>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68f9      	ldr	r1, [r7, #12]
 800661a:	4618      	mov	r0, r3
 800661c:	f004 f808 	bl	800a630 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	3710      	adds	r7, #16
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}

08006632 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006632:	b580      	push	{r7, lr}
 8006634:	b086      	sub	sp, #24
 8006636:	af00      	add	r7, sp, #0
 8006638:	60f8      	str	r0, [r7, #12]
 800663a:	607a      	str	r2, [r7, #4]
 800663c:	603b      	str	r3, [r7, #0]
 800663e:	460b      	mov	r3, r1
 8006640:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006642:	7afb      	ldrb	r3, [r7, #11]
 8006644:	f003 020f 	and.w	r2, r3, #15
 8006648:	4613      	mov	r3, r2
 800664a:	00db      	lsls	r3, r3, #3
 800664c:	4413      	add	r3, r2
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006654:	68fa      	ldr	r2, [r7, #12]
 8006656:	4413      	add	r3, r2
 8006658:	3304      	adds	r3, #4
 800665a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	683a      	ldr	r2, [r7, #0]
 8006666:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	2200      	movs	r2, #0
 800666c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	2200      	movs	r2, #0
 8006672:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006674:	7afb      	ldrb	r3, [r7, #11]
 8006676:	f003 030f 	and.w	r3, r3, #15
 800667a:	b2da      	uxtb	r2, r3
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	691b      	ldr	r3, [r3, #16]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d102      	bne.n	800668e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800668e:	7afb      	ldrb	r3, [r7, #11]
 8006690:	f003 030f 	and.w	r3, r3, #15
 8006694:	2b00      	cmp	r3, #0
 8006696:	d109      	bne.n	80066ac <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6818      	ldr	r0, [r3, #0]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	691b      	ldr	r3, [r3, #16]
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	461a      	mov	r2, r3
 80066a4:	6979      	ldr	r1, [r7, #20]
 80066a6:	f004 fae7 	bl	800ac78 <USB_EP0StartXfer>
 80066aa:	e008      	b.n	80066be <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6818      	ldr	r0, [r3, #0]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	691b      	ldr	r3, [r3, #16]
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	461a      	mov	r2, r3
 80066b8:	6979      	ldr	r1, [r7, #20]
 80066ba:	f004 f895 	bl	800a7e8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3718      	adds	r7, #24
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b083      	sub	sp, #12
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	460b      	mov	r3, r1
 80066d2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80066d4:	78fb      	ldrb	r3, [r7, #3]
 80066d6:	f003 020f 	and.w	r2, r3, #15
 80066da:	6879      	ldr	r1, [r7, #4]
 80066dc:	4613      	mov	r3, r2
 80066de:	00db      	lsls	r3, r3, #3
 80066e0:	4413      	add	r3, r2
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	440b      	add	r3, r1
 80066e6:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 80066ea:	681b      	ldr	r3, [r3, #0]
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	370c      	adds	r7, #12
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	607a      	str	r2, [r7, #4]
 8006702:	603b      	str	r3, [r7, #0]
 8006704:	460b      	mov	r3, r1
 8006706:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006708:	7afb      	ldrb	r3, [r7, #11]
 800670a:	f003 020f 	and.w	r2, r3, #15
 800670e:	4613      	mov	r3, r2
 8006710:	00db      	lsls	r3, r3, #3
 8006712:	4413      	add	r3, r2
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	3338      	adds	r3, #56	@ 0x38
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	4413      	add	r3, r2
 800671c:	3304      	adds	r3, #4
 800671e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	683a      	ldr	r2, [r7, #0]
 800672a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	2200      	movs	r2, #0
 8006730:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	2201      	movs	r2, #1
 8006736:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006738:	7afb      	ldrb	r3, [r7, #11]
 800673a:	f003 030f 	and.w	r3, r3, #15
 800673e:	b2da      	uxtb	r2, r3
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	691b      	ldr	r3, [r3, #16]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d102      	bne.n	8006752 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800674c:	687a      	ldr	r2, [r7, #4]
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006752:	7afb      	ldrb	r3, [r7, #11]
 8006754:	f003 030f 	and.w	r3, r3, #15
 8006758:	2b00      	cmp	r3, #0
 800675a:	d109      	bne.n	8006770 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6818      	ldr	r0, [r3, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	691b      	ldr	r3, [r3, #16]
 8006764:	b2db      	uxtb	r3, r3
 8006766:	461a      	mov	r2, r3
 8006768:	6979      	ldr	r1, [r7, #20]
 800676a:	f004 fa85 	bl	800ac78 <USB_EP0StartXfer>
 800676e:	e008      	b.n	8006782 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	6818      	ldr	r0, [r3, #0]
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	691b      	ldr	r3, [r3, #16]
 8006778:	b2db      	uxtb	r3, r3
 800677a:	461a      	mov	r2, r3
 800677c:	6979      	ldr	r1, [r7, #20]
 800677e:	f004 f833 	bl	800a7e8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3718      	adds	r7, #24
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	460b      	mov	r3, r1
 8006796:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006798:	78fb      	ldrb	r3, [r7, #3]
 800679a:	f003 020f 	and.w	r2, r3, #15
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d901      	bls.n	80067aa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e050      	b.n	800684c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80067aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	da0f      	bge.n	80067d2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80067b2:	78fb      	ldrb	r3, [r7, #3]
 80067b4:	f003 020f 	and.w	r2, r3, #15
 80067b8:	4613      	mov	r3, r2
 80067ba:	00db      	lsls	r3, r3, #3
 80067bc:	4413      	add	r3, r2
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	3338      	adds	r3, #56	@ 0x38
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	4413      	add	r3, r2
 80067c6:	3304      	adds	r3, #4
 80067c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2201      	movs	r2, #1
 80067ce:	705a      	strb	r2, [r3, #1]
 80067d0:	e00d      	b.n	80067ee <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80067d2:	78fa      	ldrb	r2, [r7, #3]
 80067d4:	4613      	mov	r3, r2
 80067d6:	00db      	lsls	r3, r3, #3
 80067d8:	4413      	add	r3, r2
 80067da:	009b      	lsls	r3, r3, #2
 80067dc:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	4413      	add	r3, r2
 80067e4:	3304      	adds	r3, #4
 80067e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2200      	movs	r2, #0
 80067ec:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2201      	movs	r2, #1
 80067f2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80067f4:	78fb      	ldrb	r3, [r7, #3]
 80067f6:	f003 030f 	and.w	r3, r3, #15
 80067fa:	b2da      	uxtb	r2, r3
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8006806:	2b01      	cmp	r3, #1
 8006808:	d101      	bne.n	800680e <HAL_PCD_EP_SetStall+0x82>
 800680a:	2302      	movs	r3, #2
 800680c:	e01e      	b.n	800684c <HAL_PCD_EP_SetStall+0xc0>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68f9      	ldr	r1, [r7, #12]
 800681c:	4618      	mov	r0, r3
 800681e:	f004 fcc3 	bl	800b1a8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006822:	78fb      	ldrb	r3, [r7, #3]
 8006824:	f003 030f 	and.w	r3, r3, #15
 8006828:	2b00      	cmp	r3, #0
 800682a:	d10a      	bne.n	8006842 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6818      	ldr	r0, [r3, #0]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	b2d9      	uxtb	r1, r3
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800683c:	461a      	mov	r2, r3
 800683e:	f004 feb3 	bl	800b5a8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3710      	adds	r7, #16
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	460b      	mov	r3, r1
 800685e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006860:	78fb      	ldrb	r3, [r7, #3]
 8006862:	f003 020f 	and.w	r2, r3, #15
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	429a      	cmp	r2, r3
 800686c:	d901      	bls.n	8006872 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	e042      	b.n	80068f8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006872:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006876:	2b00      	cmp	r3, #0
 8006878:	da0f      	bge.n	800689a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800687a:	78fb      	ldrb	r3, [r7, #3]
 800687c:	f003 020f 	and.w	r2, r3, #15
 8006880:	4613      	mov	r3, r2
 8006882:	00db      	lsls	r3, r3, #3
 8006884:	4413      	add	r3, r2
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	3338      	adds	r3, #56	@ 0x38
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	4413      	add	r3, r2
 800688e:	3304      	adds	r3, #4
 8006890:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2201      	movs	r2, #1
 8006896:	705a      	strb	r2, [r3, #1]
 8006898:	e00f      	b.n	80068ba <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800689a:	78fb      	ldrb	r3, [r7, #3]
 800689c:	f003 020f 	and.w	r2, r3, #15
 80068a0:	4613      	mov	r3, r2
 80068a2:	00db      	lsls	r3, r3, #3
 80068a4:	4413      	add	r3, r2
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	4413      	add	r3, r2
 80068b0:	3304      	adds	r3, #4
 80068b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2200      	movs	r2, #0
 80068b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2200      	movs	r2, #0
 80068be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80068c0:	78fb      	ldrb	r3, [r7, #3]
 80068c2:	f003 030f 	and.w	r3, r3, #15
 80068c6:	b2da      	uxtb	r2, r3
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d101      	bne.n	80068da <HAL_PCD_EP_ClrStall+0x86>
 80068d6:	2302      	movs	r3, #2
 80068d8:	e00e      	b.n	80068f8 <HAL_PCD_EP_ClrStall+0xa4>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2201      	movs	r2, #1
 80068de:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68f9      	ldr	r1, [r7, #12]
 80068e8:	4618      	mov	r0, r3
 80068ea:	f004 fccb 	bl	800b284 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80068f6:	2300      	movs	r3, #0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3710      	adds	r7, #16
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	460b      	mov	r3, r1
 800690a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800690c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006910:	2b00      	cmp	r3, #0
 8006912:	da0c      	bge.n	800692e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006914:	78fb      	ldrb	r3, [r7, #3]
 8006916:	f003 020f 	and.w	r2, r3, #15
 800691a:	4613      	mov	r3, r2
 800691c:	00db      	lsls	r3, r3, #3
 800691e:	4413      	add	r3, r2
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	3338      	adds	r3, #56	@ 0x38
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	4413      	add	r3, r2
 8006928:	3304      	adds	r3, #4
 800692a:	60fb      	str	r3, [r7, #12]
 800692c:	e00c      	b.n	8006948 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800692e:	78fb      	ldrb	r3, [r7, #3]
 8006930:	f003 020f 	and.w	r2, r3, #15
 8006934:	4613      	mov	r3, r2
 8006936:	00db      	lsls	r3, r3, #3
 8006938:	4413      	add	r3, r2
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	4413      	add	r3, r2
 8006944:	3304      	adds	r3, #4
 8006946:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	68f9      	ldr	r1, [r7, #12]
 800694e:	4618      	mov	r0, r3
 8006950:	f004 faea 	bl	800af28 <USB_EPStopXfer>
 8006954:	4603      	mov	r3, r0
 8006956:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006958:	7afb      	ldrb	r3, [r7, #11]
}
 800695a:	4618      	mov	r0, r3
 800695c:	3710      	adds	r7, #16
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}

08006962 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006962:	b580      	push	{r7, lr}
 8006964:	b08a      	sub	sp, #40	@ 0x28
 8006966:	af02      	add	r7, sp, #8
 8006968:	6078      	str	r0, [r7, #4]
 800696a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006976:	683a      	ldr	r2, [r7, #0]
 8006978:	4613      	mov	r3, r2
 800697a:	00db      	lsls	r3, r3, #3
 800697c:	4413      	add	r3, r2
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	3338      	adds	r3, #56	@ 0x38
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	4413      	add	r3, r2
 8006986:	3304      	adds	r3, #4
 8006988:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6a1a      	ldr	r2, [r3, #32]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	429a      	cmp	r2, r3
 8006994:	d901      	bls.n	800699a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e06c      	b.n	8006a74 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	699a      	ldr	r2, [r3, #24]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6a1b      	ldr	r3, [r3, #32]
 80069a2:	1ad3      	subs	r3, r2, r3
 80069a4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	69fa      	ldr	r2, [r7, #28]
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d902      	bls.n	80069b6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80069b6:	69fb      	ldr	r3, [r7, #28]
 80069b8:	3303      	adds	r3, #3
 80069ba:	089b      	lsrs	r3, r3, #2
 80069bc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80069be:	e02b      	b.n	8006a18 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	699a      	ldr	r2, [r3, #24]
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6a1b      	ldr	r3, [r3, #32]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	69fa      	ldr	r2, [r7, #28]
 80069d2:	429a      	cmp	r2, r3
 80069d4:	d902      	bls.n	80069dc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	3303      	adds	r3, #3
 80069e0:	089b      	lsrs	r3, r3, #2
 80069e2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6919      	ldr	r1, [r3, #16]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	b2da      	uxtb	r2, r3
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	9300      	str	r3, [sp, #0]
 80069f8:	4603      	mov	r3, r0
 80069fa:	6978      	ldr	r0, [r7, #20]
 80069fc:	f004 fb3e 	bl	800b07c <USB_WritePacket>

    ep->xfer_buff  += len;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	691a      	ldr	r2, [r3, #16]
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	441a      	add	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6a1a      	ldr	r2, [r3, #32]
 8006a10:	69fb      	ldr	r3, [r7, #28]
 8006a12:	441a      	add	r2, r3
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	015a      	lsls	r2, r3, #5
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	4413      	add	r3, r2
 8006a20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006a28:	69ba      	ldr	r2, [r7, #24]
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d809      	bhi.n	8006a42 <PCD_WriteEmptyTxFifo+0xe0>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6a1a      	ldr	r2, [r3, #32]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006a36:	429a      	cmp	r2, r3
 8006a38:	d203      	bcs.n	8006a42 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1be      	bne.n	80069c0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	699a      	ldr	r2, [r3, #24]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6a1b      	ldr	r3, [r3, #32]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d811      	bhi.n	8006a72 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	f003 030f 	and.w	r3, r3, #15
 8006a54:	2201      	movs	r2, #1
 8006a56:	fa02 f303 	lsl.w	r3, r2, r3
 8006a5a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	43db      	mvns	r3, r3
 8006a68:	6939      	ldr	r1, [r7, #16]
 8006a6a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a6e:	4013      	ands	r3, r2
 8006a70:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3720      	adds	r7, #32
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}

08006a7c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b088      	sub	sp, #32
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006a90:	69fb      	ldr	r3, [r7, #28]
 8006a92:	333c      	adds	r3, #60	@ 0x3c
 8006a94:	3304      	adds	r3, #4
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	015a      	lsls	r2, r3, #5
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	691b      	ldr	r3, [r3, #16]
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d17b      	bne.n	8006baa <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	f003 0308 	and.w	r3, r3, #8
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d015      	beq.n	8006ae8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	4a61      	ldr	r2, [pc, #388]	@ (8006c44 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	f240 80b9 	bls.w	8006c38 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	f000 80b3 	beq.w	8006c38 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	015a      	lsls	r2, r3, #5
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	4413      	add	r3, r2
 8006ada:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ade:	461a      	mov	r2, r3
 8006ae0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ae4:	6093      	str	r3, [r2, #8]
 8006ae6:	e0a7      	b.n	8006c38 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	f003 0320 	and.w	r3, r3, #32
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d009      	beq.n	8006b06 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	015a      	lsls	r2, r3, #5
 8006af6:	69bb      	ldr	r3, [r7, #24]
 8006af8:	4413      	add	r3, r2
 8006afa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006afe:	461a      	mov	r2, r3
 8006b00:	2320      	movs	r3, #32
 8006b02:	6093      	str	r3, [r2, #8]
 8006b04:	e098      	b.n	8006c38 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f040 8093 	bne.w	8006c38 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	4a4b      	ldr	r2, [pc, #300]	@ (8006c44 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d90f      	bls.n	8006b3a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d00a      	beq.n	8006b3a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	015a      	lsls	r2, r3, #5
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	4413      	add	r3, r2
 8006b2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b30:	461a      	mov	r2, r3
 8006b32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b36:	6093      	str	r3, [r2, #8]
 8006b38:	e07e      	b.n	8006c38 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006b3a:	683a      	ldr	r2, [r7, #0]
 8006b3c:	4613      	mov	r3, r2
 8006b3e:	00db      	lsls	r3, r3, #3
 8006b40:	4413      	add	r3, r2
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	4413      	add	r3, r2
 8006b4c:	3304      	adds	r3, #4
 8006b4e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	69da      	ldr	r2, [r3, #28]
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	0159      	lsls	r1, r3, #5
 8006b58:	69bb      	ldr	r3, [r7, #24]
 8006b5a:	440b      	add	r3, r1
 8006b5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b66:	1ad2      	subs	r2, r2, r3
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d114      	bne.n	8006b9c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d109      	bne.n	8006b8e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6818      	ldr	r0, [r3, #0]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006b84:	461a      	mov	r2, r3
 8006b86:	2101      	movs	r1, #1
 8006b88:	f004 fd0e 	bl	800b5a8 <USB_EP0_OutStart>
 8006b8c:	e006      	b.n	8006b9c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	691a      	ldr	r2, [r3, #16]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6a1b      	ldr	r3, [r3, #32]
 8006b96:	441a      	add	r2, r3
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	b2db      	uxtb	r3, r3
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f006 ffbb 	bl	800db1e <HAL_PCD_DataOutStageCallback>
 8006ba8:	e046      	b.n	8006c38 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	4a26      	ldr	r2, [pc, #152]	@ (8006c48 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d124      	bne.n	8006bfc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d00a      	beq.n	8006bd2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	015a      	lsls	r2, r3, #5
 8006bc0:	69bb      	ldr	r3, [r7, #24]
 8006bc2:	4413      	add	r3, r2
 8006bc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bc8:	461a      	mov	r2, r3
 8006bca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bce:	6093      	str	r3, [r2, #8]
 8006bd0:	e032      	b.n	8006c38 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	f003 0320 	and.w	r3, r3, #32
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d008      	beq.n	8006bee <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	015a      	lsls	r2, r3, #5
 8006be0:	69bb      	ldr	r3, [r7, #24]
 8006be2:	4413      	add	r3, r2
 8006be4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006be8:	461a      	mov	r2, r3
 8006bea:	2320      	movs	r3, #32
 8006bec:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f006 ff92 	bl	800db1e <HAL_PCD_DataOutStageCallback>
 8006bfa:	e01d      	b.n	8006c38 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d114      	bne.n	8006c2c <PCD_EP_OutXfrComplete_int+0x1b0>
 8006c02:	6879      	ldr	r1, [r7, #4]
 8006c04:	683a      	ldr	r2, [r7, #0]
 8006c06:	4613      	mov	r3, r2
 8006c08:	00db      	lsls	r3, r3, #3
 8006c0a:	4413      	add	r3, r2
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	440b      	add	r3, r1
 8006c10:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d108      	bne.n	8006c2c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6818      	ldr	r0, [r3, #0]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006c24:	461a      	mov	r2, r3
 8006c26:	2100      	movs	r1, #0
 8006c28:	f004 fcbe 	bl	800b5a8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	4619      	mov	r1, r3
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f006 ff73 	bl	800db1e <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006c38:	2300      	movs	r3, #0
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3720      	adds	r7, #32
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	4f54300a 	.word	0x4f54300a
 8006c48:	4f54310a 	.word	0x4f54310a

08006c4c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b086      	sub	sp, #24
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	333c      	adds	r3, #60	@ 0x3c
 8006c64:	3304      	adds	r3, #4
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	015a      	lsls	r2, r3, #5
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	4413      	add	r3, r2
 8006c72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	4a15      	ldr	r2, [pc, #84]	@ (8006cd4 <PCD_EP_OutSetupPacket_int+0x88>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d90e      	bls.n	8006ca0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d009      	beq.n	8006ca0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	015a      	lsls	r2, r3, #5
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	4413      	add	r3, r2
 8006c94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c98:	461a      	mov	r2, r3
 8006c9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c9e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f006 ff2a 	bl	800dafa <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	4a0a      	ldr	r2, [pc, #40]	@ (8006cd4 <PCD_EP_OutSetupPacket_int+0x88>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d90c      	bls.n	8006cc8 <PCD_EP_OutSetupPacket_int+0x7c>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	691b      	ldr	r3, [r3, #16]
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d108      	bne.n	8006cc8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6818      	ldr	r0, [r3, #0]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	2101      	movs	r1, #1
 8006cc4:	f004 fc70 	bl	800b5a8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3718      	adds	r7, #24
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	4f54300a 	.word	0x4f54300a

08006cd8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b085      	sub	sp, #20
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	70fb      	strb	r3, [r7, #3]
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cee:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006cf0:	78fb      	ldrb	r3, [r7, #3]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d107      	bne.n	8006d06 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006cf6:	883b      	ldrh	r3, [r7, #0]
 8006cf8:	0419      	lsls	r1, r3, #16
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68ba      	ldr	r2, [r7, #8]
 8006d00:	430a      	orrs	r2, r1
 8006d02:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d04:	e028      	b.n	8006d58 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d0c:	0c1b      	lsrs	r3, r3, #16
 8006d0e:	68ba      	ldr	r2, [r7, #8]
 8006d10:	4413      	add	r3, r2
 8006d12:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006d14:	2300      	movs	r3, #0
 8006d16:	73fb      	strb	r3, [r7, #15]
 8006d18:	e00d      	b.n	8006d36 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	7bfb      	ldrb	r3, [r7, #15]
 8006d20:	3340      	adds	r3, #64	@ 0x40
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	4413      	add	r3, r2
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	0c1b      	lsrs	r3, r3, #16
 8006d2a:	68ba      	ldr	r2, [r7, #8]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006d30:	7bfb      	ldrb	r3, [r7, #15]
 8006d32:	3301      	adds	r3, #1
 8006d34:	73fb      	strb	r3, [r7, #15]
 8006d36:	7bfa      	ldrb	r2, [r7, #15]
 8006d38:	78fb      	ldrb	r3, [r7, #3]
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d3ec      	bcc.n	8006d1a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006d40:	883b      	ldrh	r3, [r7, #0]
 8006d42:	0418      	lsls	r0, r3, #16
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6819      	ldr	r1, [r3, #0]
 8006d48:	78fb      	ldrb	r3, [r7, #3]
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	4302      	orrs	r2, r0
 8006d50:	3340      	adds	r3, #64	@ 0x40
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	440b      	add	r3, r1
 8006d56:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006d58:	2300      	movs	r3, #0
}
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	3714      	adds	r7, #20
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr

08006d66 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006d66:	b480      	push	{r7}
 8006d68:	b083      	sub	sp, #12
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
 8006d6e:	460b      	mov	r3, r1
 8006d70:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	887a      	ldrh	r2, [r7, #2]
 8006d78:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
 8006d90:	460b      	mov	r3, r1
 8006d92:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006d94:	bf00      	nop
 8006d96:	370c      	adds	r7, #12
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr

08006da0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b086      	sub	sp, #24
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d101      	bne.n	8006db2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e314      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b0f      	cmp	r3, #15
 8006db8:	d903      	bls.n	8006dc2 <HAL_RCC_OscConfig+0x22>
 8006dba:	21e6      	movs	r1, #230	@ 0xe6
 8006dbc:	4897      	ldr	r0, [pc, #604]	@ (800701c <HAL_RCC_OscConfig+0x27c>)
 8006dbe:	f7fa fb4d 	bl	800145c <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f003 0301 	and.w	r3, r3, #1
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	f000 8088 	beq.w	8006ee0 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d00d      	beq.n	8006df4 <HAL_RCC_OscConfig+0x54>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006de0:	d008      	beq.n	8006df4 <HAL_RCC_OscConfig+0x54>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006dea:	d003      	beq.n	8006df4 <HAL_RCC_OscConfig+0x54>
 8006dec:	21eb      	movs	r1, #235	@ 0xeb
 8006dee:	488b      	ldr	r0, [pc, #556]	@ (800701c <HAL_RCC_OscConfig+0x27c>)
 8006df0:	f7fa fb34 	bl	800145c <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006df4:	4b8a      	ldr	r3, [pc, #552]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	f003 030c 	and.w	r3, r3, #12
 8006dfc:	2b04      	cmp	r3, #4
 8006dfe:	d00c      	beq.n	8006e1a <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e00:	4b87      	ldr	r3, [pc, #540]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006e08:	2b08      	cmp	r3, #8
 8006e0a:	d112      	bne.n	8006e32 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e0c:	4b84      	ldr	r3, [pc, #528]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e18:	d10b      	bne.n	8006e32 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e1a:	4b81      	ldr	r3, [pc, #516]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d05b      	beq.n	8006ede <HAL_RCC_OscConfig+0x13e>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d157      	bne.n	8006ede <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e2d4      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e3a:	d106      	bne.n	8006e4a <HAL_RCC_OscConfig+0xaa>
 8006e3c:	4b78      	ldr	r3, [pc, #480]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a77      	ldr	r2, [pc, #476]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e46:	6013      	str	r3, [r2, #0]
 8006e48:	e01d      	b.n	8006e86 <HAL_RCC_OscConfig+0xe6>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006e52:	d10c      	bne.n	8006e6e <HAL_RCC_OscConfig+0xce>
 8006e54:	4b72      	ldr	r3, [pc, #456]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a71      	ldr	r2, [pc, #452]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e5a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e5e:	6013      	str	r3, [r2, #0]
 8006e60:	4b6f      	ldr	r3, [pc, #444]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a6e      	ldr	r2, [pc, #440]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e6a:	6013      	str	r3, [r2, #0]
 8006e6c:	e00b      	b.n	8006e86 <HAL_RCC_OscConfig+0xe6>
 8006e6e:	4b6c      	ldr	r3, [pc, #432]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a6b      	ldr	r2, [pc, #428]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e78:	6013      	str	r3, [r2, #0]
 8006e7a:	4b69      	ldr	r3, [pc, #420]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a68      	ldr	r2, [pc, #416]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006e80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e84:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d013      	beq.n	8006eb6 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e8e:	f7fa ffa1 	bl	8001dd4 <HAL_GetTick>
 8006e92:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e94:	e008      	b.n	8006ea8 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006e96:	f7fa ff9d 	bl	8001dd4 <HAL_GetTick>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	1ad3      	subs	r3, r2, r3
 8006ea0:	2b64      	cmp	r3, #100	@ 0x64
 8006ea2:	d901      	bls.n	8006ea8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	e299      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ea8:	4b5d      	ldr	r3, [pc, #372]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d0f0      	beq.n	8006e96 <HAL_RCC_OscConfig+0xf6>
 8006eb4:	e014      	b.n	8006ee0 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006eb6:	f7fa ff8d 	bl	8001dd4 <HAL_GetTick>
 8006eba:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ebc:	e008      	b.n	8006ed0 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006ebe:	f7fa ff89 	bl	8001dd4 <HAL_GetTick>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	1ad3      	subs	r3, r2, r3
 8006ec8:	2b64      	cmp	r3, #100	@ 0x64
 8006eca:	d901      	bls.n	8006ed0 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8006ecc:	2303      	movs	r3, #3
 8006ece:	e285      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ed0:	4b53      	ldr	r3, [pc, #332]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d1f0      	bne.n	8006ebe <HAL_RCC_OscConfig+0x11e>
 8006edc:	e000      	b.n	8006ee0 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ede:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f003 0302 	and.w	r3, r3, #2
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d079      	beq.n	8006fe0 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	68db      	ldr	r3, [r3, #12]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d008      	beq.n	8006f06 <HAL_RCC_OscConfig+0x166>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	d004      	beq.n	8006f06 <HAL_RCC_OscConfig+0x166>
 8006efc:	f240 111d 	movw	r1, #285	@ 0x11d
 8006f00:	4846      	ldr	r0, [pc, #280]	@ (800701c <HAL_RCC_OscConfig+0x27c>)
 8006f02:	f7fa faab 	bl	800145c <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	691b      	ldr	r3, [r3, #16]
 8006f0a:	2b1f      	cmp	r3, #31
 8006f0c:	d904      	bls.n	8006f18 <HAL_RCC_OscConfig+0x178>
 8006f0e:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8006f12:	4842      	ldr	r0, [pc, #264]	@ (800701c <HAL_RCC_OscConfig+0x27c>)
 8006f14:	f7fa faa2 	bl	800145c <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006f18:	4b41      	ldr	r3, [pc, #260]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	f003 030c 	and.w	r3, r3, #12
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d00b      	beq.n	8006f3c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f24:	4b3e      	ldr	r3, [pc, #248]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006f2c:	2b08      	cmp	r3, #8
 8006f2e:	d11c      	bne.n	8006f6a <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f30:	4b3b      	ldr	r3, [pc, #236]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d116      	bne.n	8006f6a <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f3c:	4b38      	ldr	r3, [pc, #224]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f003 0302 	and.w	r3, r3, #2
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d005      	beq.n	8006f54 <HAL_RCC_OscConfig+0x1b4>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	d001      	beq.n	8006f54 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e243      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f54:	4b32      	ldr	r3, [pc, #200]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	691b      	ldr	r3, [r3, #16]
 8006f60:	00db      	lsls	r3, r3, #3
 8006f62:	492f      	ldr	r1, [pc, #188]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006f64:	4313      	orrs	r3, r2
 8006f66:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f68:	e03a      	b.n	8006fe0 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d020      	beq.n	8006fb4 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f72:	4b2c      	ldr	r3, [pc, #176]	@ (8007024 <HAL_RCC_OscConfig+0x284>)
 8006f74:	2201      	movs	r2, #1
 8006f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f78:	f7fa ff2c 	bl	8001dd4 <HAL_GetTick>
 8006f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f7e:	e008      	b.n	8006f92 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006f80:	f7fa ff28 	bl	8001dd4 <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d901      	bls.n	8006f92 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e224      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f92:	4b23      	ldr	r3, [pc, #140]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f003 0302 	and.w	r3, r3, #2
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d0f0      	beq.n	8006f80 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f9e:	4b20      	ldr	r3, [pc, #128]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	00db      	lsls	r3, r3, #3
 8006fac:	491c      	ldr	r1, [pc, #112]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	600b      	str	r3, [r1, #0]
 8006fb2:	e015      	b.n	8006fe0 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8007024 <HAL_RCC_OscConfig+0x284>)
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fba:	f7fa ff0b 	bl	8001dd4 <HAL_GetTick>
 8006fbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006fc0:	e008      	b.n	8006fd4 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006fc2:	f7fa ff07 	bl	8001dd4 <HAL_GetTick>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	1ad3      	subs	r3, r2, r3
 8006fcc:	2b02      	cmp	r3, #2
 8006fce:	d901      	bls.n	8006fd4 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8006fd0:	2303      	movs	r3, #3
 8006fd2:	e203      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006fd4:	4b12      	ldr	r3, [pc, #72]	@ (8007020 <HAL_RCC_OscConfig+0x280>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f003 0302 	and.w	r3, r3, #2
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d1f0      	bne.n	8006fc2 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0308 	and.w	r3, r3, #8
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d045      	beq.n	8007078 <HAL_RCC_OscConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	695b      	ldr	r3, [r3, #20]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d008      	beq.n	8007006 <HAL_RCC_OscConfig+0x266>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	695b      	ldr	r3, [r3, #20]
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d004      	beq.n	8007006 <HAL_RCC_OscConfig+0x266>
 8006ffc:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8007000:	4806      	ldr	r0, [pc, #24]	@ (800701c <HAL_RCC_OscConfig+0x27c>)
 8007002:	f7fa fa2b 	bl	800145c <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	695b      	ldr	r3, [r3, #20]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d01e      	beq.n	800704c <HAL_RCC_OscConfig+0x2ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800700e:	4b06      	ldr	r3, [pc, #24]	@ (8007028 <HAL_RCC_OscConfig+0x288>)
 8007010:	2201      	movs	r2, #1
 8007012:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007014:	f7fa fede 	bl	8001dd4 <HAL_GetTick>
 8007018:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800701a:	e010      	b.n	800703e <HAL_RCC_OscConfig+0x29e>
 800701c:	0801366c 	.word	0x0801366c
 8007020:	40023800 	.word	0x40023800
 8007024:	42470000 	.word	0x42470000
 8007028:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800702c:	f7fa fed2 	bl	8001dd4 <HAL_GetTick>
 8007030:	4602      	mov	r2, r0
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	1ad3      	subs	r3, r2, r3
 8007036:	2b02      	cmp	r3, #2
 8007038:	d901      	bls.n	800703e <HAL_RCC_OscConfig+0x29e>
        {
          return HAL_TIMEOUT;
 800703a:	2303      	movs	r3, #3
 800703c:	e1ce      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800703e:	4b5e      	ldr	r3, [pc, #376]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 8007040:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d0f0      	beq.n	800702c <HAL_RCC_OscConfig+0x28c>
 800704a:	e015      	b.n	8007078 <HAL_RCC_OscConfig+0x2d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800704c:	4b5b      	ldr	r3, [pc, #364]	@ (80071bc <HAL_RCC_OscConfig+0x41c>)
 800704e:	2200      	movs	r2, #0
 8007050:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007052:	f7fa febf 	bl	8001dd4 <HAL_GetTick>
 8007056:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007058:	e008      	b.n	800706c <HAL_RCC_OscConfig+0x2cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800705a:	f7fa febb 	bl	8001dd4 <HAL_GetTick>
 800705e:	4602      	mov	r2, r0
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	1ad3      	subs	r3, r2, r3
 8007064:	2b02      	cmp	r3, #2
 8007066:	d901      	bls.n	800706c <HAL_RCC_OscConfig+0x2cc>
        {
          return HAL_TIMEOUT;
 8007068:	2303      	movs	r3, #3
 800706a:	e1b7      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800706c:	4b52      	ldr	r3, [pc, #328]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 800706e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007070:	f003 0302 	and.w	r3, r3, #2
 8007074:	2b00      	cmp	r3, #0
 8007076:	d1f0      	bne.n	800705a <HAL_RCC_OscConfig+0x2ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f003 0304 	and.w	r3, r3, #4
 8007080:	2b00      	cmp	r3, #0
 8007082:	f000 80b0 	beq.w	80071e6 <HAL_RCC_OscConfig+0x446>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007086:	2300      	movs	r3, #0
 8007088:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d00c      	beq.n	80070ac <HAL_RCC_OscConfig+0x30c>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	2b01      	cmp	r3, #1
 8007098:	d008      	beq.n	80070ac <HAL_RCC_OscConfig+0x30c>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	2b05      	cmp	r3, #5
 80070a0:	d004      	beq.n	80070ac <HAL_RCC_OscConfig+0x30c>
 80070a2:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 80070a6:	4846      	ldr	r0, [pc, #280]	@ (80071c0 <HAL_RCC_OscConfig+0x420>)
 80070a8:	f7fa f9d8 	bl	800145c <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070ac:	4b42      	ldr	r3, [pc, #264]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 80070ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d10f      	bne.n	80070d8 <HAL_RCC_OscConfig+0x338>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80070b8:	2300      	movs	r3, #0
 80070ba:	60bb      	str	r3, [r7, #8]
 80070bc:	4b3e      	ldr	r3, [pc, #248]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 80070be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c0:	4a3d      	ldr	r2, [pc, #244]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 80070c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80070c8:	4b3b      	ldr	r3, [pc, #236]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 80070ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070d0:	60bb      	str	r3, [r7, #8]
 80070d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80070d4:	2301      	movs	r3, #1
 80070d6:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070d8:	4b3a      	ldr	r3, [pc, #232]	@ (80071c4 <HAL_RCC_OscConfig+0x424>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d118      	bne.n	8007116 <HAL_RCC_OscConfig+0x376>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80070e4:	4b37      	ldr	r3, [pc, #220]	@ (80071c4 <HAL_RCC_OscConfig+0x424>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a36      	ldr	r2, [pc, #216]	@ (80071c4 <HAL_RCC_OscConfig+0x424>)
 80070ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80070f0:	f7fa fe70 	bl	8001dd4 <HAL_GetTick>
 80070f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070f6:	e008      	b.n	800710a <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070f8:	f7fa fe6c 	bl	8001dd4 <HAL_GetTick>
 80070fc:	4602      	mov	r2, r0
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	2b02      	cmp	r3, #2
 8007104:	d901      	bls.n	800710a <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e168      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800710a:	4b2e      	ldr	r3, [pc, #184]	@ (80071c4 <HAL_RCC_OscConfig+0x424>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007112:	2b00      	cmp	r3, #0
 8007114:	d0f0      	beq.n	80070f8 <HAL_RCC_OscConfig+0x358>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	2b01      	cmp	r3, #1
 800711c:	d106      	bne.n	800712c <HAL_RCC_OscConfig+0x38c>
 800711e:	4b26      	ldr	r3, [pc, #152]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 8007120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007122:	4a25      	ldr	r2, [pc, #148]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 8007124:	f043 0301 	orr.w	r3, r3, #1
 8007128:	6713      	str	r3, [r2, #112]	@ 0x70
 800712a:	e01c      	b.n	8007166 <HAL_RCC_OscConfig+0x3c6>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	2b05      	cmp	r3, #5
 8007132:	d10c      	bne.n	800714e <HAL_RCC_OscConfig+0x3ae>
 8007134:	4b20      	ldr	r3, [pc, #128]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 8007136:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007138:	4a1f      	ldr	r2, [pc, #124]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 800713a:	f043 0304 	orr.w	r3, r3, #4
 800713e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007140:	4b1d      	ldr	r3, [pc, #116]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 8007142:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007144:	4a1c      	ldr	r2, [pc, #112]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 8007146:	f043 0301 	orr.w	r3, r3, #1
 800714a:	6713      	str	r3, [r2, #112]	@ 0x70
 800714c:	e00b      	b.n	8007166 <HAL_RCC_OscConfig+0x3c6>
 800714e:	4b1a      	ldr	r3, [pc, #104]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 8007150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007152:	4a19      	ldr	r2, [pc, #100]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 8007154:	f023 0301 	bic.w	r3, r3, #1
 8007158:	6713      	str	r3, [r2, #112]	@ 0x70
 800715a:	4b17      	ldr	r3, [pc, #92]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 800715c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800715e:	4a16      	ldr	r2, [pc, #88]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 8007160:	f023 0304 	bic.w	r3, r3, #4
 8007164:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d015      	beq.n	800719a <HAL_RCC_OscConfig+0x3fa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800716e:	f7fa fe31 	bl	8001dd4 <HAL_GetTick>
 8007172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007174:	e00a      	b.n	800718c <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007176:	f7fa fe2d 	bl	8001dd4 <HAL_GetTick>
 800717a:	4602      	mov	r2, r0
 800717c:	693b      	ldr	r3, [r7, #16]
 800717e:	1ad3      	subs	r3, r2, r3
 8007180:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007184:	4293      	cmp	r3, r2
 8007186:	d901      	bls.n	800718c <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8007188:	2303      	movs	r3, #3
 800718a:	e127      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800718c:	4b0a      	ldr	r3, [pc, #40]	@ (80071b8 <HAL_RCC_OscConfig+0x418>)
 800718e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007190:	f003 0302 	and.w	r3, r3, #2
 8007194:	2b00      	cmp	r3, #0
 8007196:	d0ee      	beq.n	8007176 <HAL_RCC_OscConfig+0x3d6>
 8007198:	e01c      	b.n	80071d4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800719a:	f7fa fe1b 	bl	8001dd4 <HAL_GetTick>
 800719e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071a0:	e012      	b.n	80071c8 <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071a2:	f7fa fe17 	bl	8001dd4 <HAL_GetTick>
 80071a6:	4602      	mov	r2, r0
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	1ad3      	subs	r3, r2, r3
 80071ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d909      	bls.n	80071c8 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 80071b4:	2303      	movs	r3, #3
 80071b6:	e111      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
 80071b8:	40023800 	.word	0x40023800
 80071bc:	42470e80 	.word	0x42470e80
 80071c0:	0801366c 	.word	0x0801366c
 80071c4:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071c8:	4b86      	ldr	r3, [pc, #536]	@ (80073e4 <HAL_RCC_OscConfig+0x644>)
 80071ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071cc:	f003 0302 	and.w	r3, r3, #2
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d1e6      	bne.n	80071a2 <HAL_RCC_OscConfig+0x402>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80071d4:	7dfb      	ldrb	r3, [r7, #23]
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d105      	bne.n	80071e6 <HAL_RCC_OscConfig+0x446>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80071da:	4b82      	ldr	r3, [pc, #520]	@ (80073e4 <HAL_RCC_OscConfig+0x644>)
 80071dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071de:	4a81      	ldr	r2, [pc, #516]	@ (80073e4 <HAL_RCC_OscConfig+0x644>)
 80071e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071e4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	699b      	ldr	r3, [r3, #24]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d00c      	beq.n	8007208 <HAL_RCC_OscConfig+0x468>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	699b      	ldr	r3, [r3, #24]
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d008      	beq.n	8007208 <HAL_RCC_OscConfig+0x468>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	699b      	ldr	r3, [r3, #24]
 80071fa:	2b02      	cmp	r3, #2
 80071fc:	d004      	beq.n	8007208 <HAL_RCC_OscConfig+0x468>
 80071fe:	f240 11cd 	movw	r1, #461	@ 0x1cd
 8007202:	4879      	ldr	r0, [pc, #484]	@ (80073e8 <HAL_RCC_OscConfig+0x648>)
 8007204:	f7fa f92a 	bl	800145c <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	699b      	ldr	r3, [r3, #24]
 800720c:	2b00      	cmp	r3, #0
 800720e:	f000 80e4 	beq.w	80073da <HAL_RCC_OscConfig+0x63a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007212:	4b74      	ldr	r3, [pc, #464]	@ (80073e4 <HAL_RCC_OscConfig+0x644>)
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	f003 030c 	and.w	r3, r3, #12
 800721a:	2b08      	cmp	r3, #8
 800721c:	f000 80a5 	beq.w	800736a <HAL_RCC_OscConfig+0x5ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	699b      	ldr	r3, [r3, #24]
 8007224:	2b02      	cmp	r3, #2
 8007226:	f040 8089 	bne.w	800733c <HAL_RCC_OscConfig+0x59c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	69db      	ldr	r3, [r3, #28]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d009      	beq.n	8007246 <HAL_RCC_OscConfig+0x4a6>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	69db      	ldr	r3, [r3, #28]
 8007236:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800723a:	d004      	beq.n	8007246 <HAL_RCC_OscConfig+0x4a6>
 800723c:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
 8007240:	4869      	ldr	r0, [pc, #420]	@ (80073e8 <HAL_RCC_OscConfig+0x648>)
 8007242:	f7fa f90b 	bl	800145c <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6a1b      	ldr	r3, [r3, #32]
 800724a:	2b3f      	cmp	r3, #63	@ 0x3f
 800724c:	d904      	bls.n	8007258 <HAL_RCC_OscConfig+0x4b8>
 800724e:	f240 11d7 	movw	r1, #471	@ 0x1d7
 8007252:	4865      	ldr	r0, [pc, #404]	@ (80073e8 <HAL_RCC_OscConfig+0x648>)
 8007254:	f7fa f902 	bl	800145c <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800725c:	2b31      	cmp	r3, #49	@ 0x31
 800725e:	d904      	bls.n	800726a <HAL_RCC_OscConfig+0x4ca>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007264:	f5b3 7fd8 	cmp.w	r3, #432	@ 0x1b0
 8007268:	d904      	bls.n	8007274 <HAL_RCC_OscConfig+0x4d4>
 800726a:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 800726e:	485e      	ldr	r0, [pc, #376]	@ (80073e8 <HAL_RCC_OscConfig+0x648>)
 8007270:	f7fa f8f4 	bl	800145c <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007278:	2b02      	cmp	r3, #2
 800727a:	d010      	beq.n	800729e <HAL_RCC_OscConfig+0x4fe>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007280:	2b04      	cmp	r3, #4
 8007282:	d00c      	beq.n	800729e <HAL_RCC_OscConfig+0x4fe>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007288:	2b06      	cmp	r3, #6
 800728a:	d008      	beq.n	800729e <HAL_RCC_OscConfig+0x4fe>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007290:	2b08      	cmp	r3, #8
 8007292:	d004      	beq.n	800729e <HAL_RCC_OscConfig+0x4fe>
 8007294:	f240 11d9 	movw	r1, #473	@ 0x1d9
 8007298:	4853      	ldr	r0, [pc, #332]	@ (80073e8 <HAL_RCC_OscConfig+0x648>)
 800729a:	f7fa f8df 	bl	800145c <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d903      	bls.n	80072ae <HAL_RCC_OscConfig+0x50e>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072aa:	2b0f      	cmp	r3, #15
 80072ac:	d904      	bls.n	80072b8 <HAL_RCC_OscConfig+0x518>
 80072ae:	f44f 71ed 	mov.w	r1, #474	@ 0x1da
 80072b2:	484d      	ldr	r0, [pc, #308]	@ (80073e8 <HAL_RCC_OscConfig+0x648>)
 80072b4:	f7fa f8d2 	bl	800145c <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072b8:	4b4c      	ldr	r3, [pc, #304]	@ (80073ec <HAL_RCC_OscConfig+0x64c>)
 80072ba:	2200      	movs	r2, #0
 80072bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072be:	f7fa fd89 	bl	8001dd4 <HAL_GetTick>
 80072c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072c4:	e008      	b.n	80072d8 <HAL_RCC_OscConfig+0x538>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072c6:	f7fa fd85 	bl	8001dd4 <HAL_GetTick>
 80072ca:	4602      	mov	r2, r0
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	2b02      	cmp	r3, #2
 80072d2:	d901      	bls.n	80072d8 <HAL_RCC_OscConfig+0x538>
          {
            return HAL_TIMEOUT;
 80072d4:	2303      	movs	r3, #3
 80072d6:	e081      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072d8:	4b42      	ldr	r3, [pc, #264]	@ (80073e4 <HAL_RCC_OscConfig+0x644>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d1f0      	bne.n	80072c6 <HAL_RCC_OscConfig+0x526>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	69da      	ldr	r2, [r3, #28]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a1b      	ldr	r3, [r3, #32]
 80072ec:	431a      	orrs	r2, r3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072f2:	019b      	lsls	r3, r3, #6
 80072f4:	431a      	orrs	r2, r3
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fa:	085b      	lsrs	r3, r3, #1
 80072fc:	3b01      	subs	r3, #1
 80072fe:	041b      	lsls	r3, r3, #16
 8007300:	431a      	orrs	r2, r3
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007306:	061b      	lsls	r3, r3, #24
 8007308:	4936      	ldr	r1, [pc, #216]	@ (80073e4 <HAL_RCC_OscConfig+0x644>)
 800730a:	4313      	orrs	r3, r2
 800730c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800730e:	4b37      	ldr	r3, [pc, #220]	@ (80073ec <HAL_RCC_OscConfig+0x64c>)
 8007310:	2201      	movs	r2, #1
 8007312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007314:	f7fa fd5e 	bl	8001dd4 <HAL_GetTick>
 8007318:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800731a:	e008      	b.n	800732e <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800731c:	f7fa fd5a 	bl	8001dd4 <HAL_GetTick>
 8007320:	4602      	mov	r2, r0
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	1ad3      	subs	r3, r2, r3
 8007326:	2b02      	cmp	r3, #2
 8007328:	d901      	bls.n	800732e <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 800732a:	2303      	movs	r3, #3
 800732c:	e056      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800732e:	4b2d      	ldr	r3, [pc, #180]	@ (80073e4 <HAL_RCC_OscConfig+0x644>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007336:	2b00      	cmp	r3, #0
 8007338:	d0f0      	beq.n	800731c <HAL_RCC_OscConfig+0x57c>
 800733a:	e04e      	b.n	80073da <HAL_RCC_OscConfig+0x63a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800733c:	4b2b      	ldr	r3, [pc, #172]	@ (80073ec <HAL_RCC_OscConfig+0x64c>)
 800733e:	2200      	movs	r2, #0
 8007340:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007342:	f7fa fd47 	bl	8001dd4 <HAL_GetTick>
 8007346:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007348:	e008      	b.n	800735c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800734a:	f7fa fd43 	bl	8001dd4 <HAL_GetTick>
 800734e:	4602      	mov	r2, r0
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	1ad3      	subs	r3, r2, r3
 8007354:	2b02      	cmp	r3, #2
 8007356:	d901      	bls.n	800735c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8007358:	2303      	movs	r3, #3
 800735a:	e03f      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800735c:	4b21      	ldr	r3, [pc, #132]	@ (80073e4 <HAL_RCC_OscConfig+0x644>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007364:	2b00      	cmp	r3, #0
 8007366:	d1f0      	bne.n	800734a <HAL_RCC_OscConfig+0x5aa>
 8007368:	e037      	b.n	80073da <HAL_RCC_OscConfig+0x63a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	699b      	ldr	r3, [r3, #24]
 800736e:	2b01      	cmp	r3, #1
 8007370:	d101      	bne.n	8007376 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e032      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007376:	4b1b      	ldr	r3, [pc, #108]	@ (80073e4 <HAL_RCC_OscConfig+0x644>)
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	699b      	ldr	r3, [r3, #24]
 8007380:	2b01      	cmp	r3, #1
 8007382:	d028      	beq.n	80073d6 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800738e:	429a      	cmp	r2, r3
 8007390:	d121      	bne.n	80073d6 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800739c:	429a      	cmp	r2, r3
 800739e:	d11a      	bne.n	80073d6 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80073a6:	4013      	ands	r3, r2
 80073a8:	687a      	ldr	r2, [r7, #4]
 80073aa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80073ac:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d111      	bne.n	80073d6 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073bc:	085b      	lsrs	r3, r3, #1
 80073be:	3b01      	subs	r3, #1
 80073c0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d107      	bne.n	80073d6 <HAL_RCC_OscConfig+0x636>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d001      	beq.n	80073da <HAL_RCC_OscConfig+0x63a>
#endif
        {
          return HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	e000      	b.n	80073dc <HAL_RCC_OscConfig+0x63c>
        }
      }
    }
  }
  return HAL_OK;
 80073da:	2300      	movs	r3, #0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3718      	adds	r7, #24
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}
 80073e4:	40023800 	.word	0x40023800
 80073e8:	0801366c 	.word	0x0801366c
 80073ec:	42470060 	.word	0x42470060

080073f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d101      	bne.n	8007404 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007400:	2301      	movs	r3, #1
 8007402:	e174      	b.n	80076ee <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d003      	beq.n	8007414 <HAL_RCC_ClockConfig+0x24>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2b0f      	cmp	r3, #15
 8007412:	d904      	bls.n	800741e <HAL_RCC_ClockConfig+0x2e>
 8007414:	f240 215a 	movw	r1, #602	@ 0x25a
 8007418:	487b      	ldr	r0, [pc, #492]	@ (8007608 <HAL_RCC_ClockConfig+0x218>)
 800741a:	f7fa f81f 	bl	800145c <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d019      	beq.n	8007458 <HAL_RCC_ClockConfig+0x68>
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	2b01      	cmp	r3, #1
 8007428:	d016      	beq.n	8007458 <HAL_RCC_ClockConfig+0x68>
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	2b02      	cmp	r3, #2
 800742e:	d013      	beq.n	8007458 <HAL_RCC_ClockConfig+0x68>
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	2b03      	cmp	r3, #3
 8007434:	d010      	beq.n	8007458 <HAL_RCC_ClockConfig+0x68>
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	2b04      	cmp	r3, #4
 800743a:	d00d      	beq.n	8007458 <HAL_RCC_ClockConfig+0x68>
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	2b05      	cmp	r3, #5
 8007440:	d00a      	beq.n	8007458 <HAL_RCC_ClockConfig+0x68>
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	2b06      	cmp	r3, #6
 8007446:	d007      	beq.n	8007458 <HAL_RCC_ClockConfig+0x68>
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	2b07      	cmp	r3, #7
 800744c:	d004      	beq.n	8007458 <HAL_RCC_ClockConfig+0x68>
 800744e:	f240 215b 	movw	r1, #603	@ 0x25b
 8007452:	486d      	ldr	r0, [pc, #436]	@ (8007608 <HAL_RCC_ClockConfig+0x218>)
 8007454:	f7fa f802 	bl	800145c <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007458:	4b6c      	ldr	r3, [pc, #432]	@ (800760c <HAL_RCC_ClockConfig+0x21c>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0307 	and.w	r3, r3, #7
 8007460:	683a      	ldr	r2, [r7, #0]
 8007462:	429a      	cmp	r2, r3
 8007464:	d90c      	bls.n	8007480 <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007466:	4b69      	ldr	r3, [pc, #420]	@ (800760c <HAL_RCC_ClockConfig+0x21c>)
 8007468:	683a      	ldr	r2, [r7, #0]
 800746a:	b2d2      	uxtb	r2, r2
 800746c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800746e:	4b67      	ldr	r3, [pc, #412]	@ (800760c <HAL_RCC_ClockConfig+0x21c>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f003 0307 	and.w	r3, r3, #7
 8007476:	683a      	ldr	r2, [r7, #0]
 8007478:	429a      	cmp	r2, r3
 800747a:	d001      	beq.n	8007480 <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e136      	b.n	80076ee <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f003 0302 	and.w	r3, r3, #2
 8007488:	2b00      	cmp	r3, #0
 800748a:	d049      	beq.n	8007520 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0304 	and.w	r3, r3, #4
 8007494:	2b00      	cmp	r3, #0
 8007496:	d005      	beq.n	80074a4 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007498:	4b5d      	ldr	r3, [pc, #372]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	4a5c      	ldr	r2, [pc, #368]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 800749e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80074a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 0308 	and.w	r3, r3, #8
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d005      	beq.n	80074bc <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80074b0:	4b57      	ldr	r3, [pc, #348]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	4a56      	ldr	r2, [pc, #344]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 80074b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80074ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d024      	beq.n	800750e <HAL_RCC_ClockConfig+0x11e>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	2b80      	cmp	r3, #128	@ 0x80
 80074ca:	d020      	beq.n	800750e <HAL_RCC_ClockConfig+0x11e>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	2b90      	cmp	r3, #144	@ 0x90
 80074d2:	d01c      	beq.n	800750e <HAL_RCC_ClockConfig+0x11e>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	2ba0      	cmp	r3, #160	@ 0xa0
 80074da:	d018      	beq.n	800750e <HAL_RCC_ClockConfig+0x11e>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	2bb0      	cmp	r3, #176	@ 0xb0
 80074e2:	d014      	beq.n	800750e <HAL_RCC_ClockConfig+0x11e>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	2bc0      	cmp	r3, #192	@ 0xc0
 80074ea:	d010      	beq.n	800750e <HAL_RCC_ClockConfig+0x11e>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	2bd0      	cmp	r3, #208	@ 0xd0
 80074f2:	d00c      	beq.n	800750e <HAL_RCC_ClockConfig+0x11e>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	2be0      	cmp	r3, #224	@ 0xe0
 80074fa:	d008      	beq.n	800750e <HAL_RCC_ClockConfig+0x11e>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	2bf0      	cmp	r3, #240	@ 0xf0
 8007502:	d004      	beq.n	800750e <HAL_RCC_ClockConfig+0x11e>
 8007504:	f240 217e 	movw	r1, #638	@ 0x27e
 8007508:	483f      	ldr	r0, [pc, #252]	@ (8007608 <HAL_RCC_ClockConfig+0x218>)
 800750a:	f7f9 ffa7 	bl	800145c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800750e:	4b40      	ldr	r3, [pc, #256]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 8007510:	689b      	ldr	r3, [r3, #8]
 8007512:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	689b      	ldr	r3, [r3, #8]
 800751a:	493d      	ldr	r1, [pc, #244]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 800751c:	4313      	orrs	r3, r2
 800751e:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 0301 	and.w	r3, r3, #1
 8007528:	2b00      	cmp	r3, #0
 800752a:	d059      	beq.n	80075e0 <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d010      	beq.n	8007556 <HAL_RCC_ClockConfig+0x166>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	2b01      	cmp	r3, #1
 800753a:	d00c      	beq.n	8007556 <HAL_RCC_ClockConfig+0x166>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	2b02      	cmp	r3, #2
 8007542:	d008      	beq.n	8007556 <HAL_RCC_ClockConfig+0x166>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	2b03      	cmp	r3, #3
 800754a:	d004      	beq.n	8007556 <HAL_RCC_ClockConfig+0x166>
 800754c:	f240 2185 	movw	r1, #645	@ 0x285
 8007550:	482d      	ldr	r0, [pc, #180]	@ (8007608 <HAL_RCC_ClockConfig+0x218>)
 8007552:	f7f9 ff83 	bl	800145c <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	2b01      	cmp	r3, #1
 800755c:	d107      	bne.n	800756e <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800755e:	4b2c      	ldr	r3, [pc, #176]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007566:	2b00      	cmp	r3, #0
 8007568:	d119      	bne.n	800759e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	e0bf      	b.n	80076ee <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	2b02      	cmp	r3, #2
 8007574:	d003      	beq.n	800757e <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800757a:	2b03      	cmp	r3, #3
 800757c:	d107      	bne.n	800758e <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800757e:	4b24      	ldr	r3, [pc, #144]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007586:	2b00      	cmp	r3, #0
 8007588:	d109      	bne.n	800759e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	e0af      	b.n	80076ee <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800758e:	4b20      	ldr	r3, [pc, #128]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f003 0302 	and.w	r3, r3, #2
 8007596:	2b00      	cmp	r3, #0
 8007598:	d101      	bne.n	800759e <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e0a7      	b.n	80076ee <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800759e:	4b1c      	ldr	r3, [pc, #112]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 80075a0:	689b      	ldr	r3, [r3, #8]
 80075a2:	f023 0203 	bic.w	r2, r3, #3
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	4919      	ldr	r1, [pc, #100]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 80075ac:	4313      	orrs	r3, r2
 80075ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80075b0:	f7fa fc10 	bl	8001dd4 <HAL_GetTick>
 80075b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075b6:	e00a      	b.n	80075ce <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075b8:	f7fa fc0c 	bl	8001dd4 <HAL_GetTick>
 80075bc:	4602      	mov	r2, r0
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	1ad3      	subs	r3, r2, r3
 80075c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d901      	bls.n	80075ce <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80075ca:	2303      	movs	r3, #3
 80075cc:	e08f      	b.n	80076ee <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075ce:	4b10      	ldr	r3, [pc, #64]	@ (8007610 <HAL_RCC_ClockConfig+0x220>)
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	f003 020c 	and.w	r2, r3, #12
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	009b      	lsls	r3, r3, #2
 80075dc:	429a      	cmp	r2, r3
 80075de:	d1eb      	bne.n	80075b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80075e0:	4b0a      	ldr	r3, [pc, #40]	@ (800760c <HAL_RCC_ClockConfig+0x21c>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f003 0307 	and.w	r3, r3, #7
 80075e8:	683a      	ldr	r2, [r7, #0]
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d212      	bcs.n	8007614 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075ee:	4b07      	ldr	r3, [pc, #28]	@ (800760c <HAL_RCC_ClockConfig+0x21c>)
 80075f0:	683a      	ldr	r2, [r7, #0]
 80075f2:	b2d2      	uxtb	r2, r2
 80075f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80075f6:	4b05      	ldr	r3, [pc, #20]	@ (800760c <HAL_RCC_ClockConfig+0x21c>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f003 0307 	and.w	r3, r3, #7
 80075fe:	683a      	ldr	r2, [r7, #0]
 8007600:	429a      	cmp	r2, r3
 8007602:	d007      	beq.n	8007614 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 8007604:	2301      	movs	r3, #1
 8007606:	e072      	b.n	80076ee <HAL_RCC_ClockConfig+0x2fe>
 8007608:	0801366c 	.word	0x0801366c
 800760c:	40023c00 	.word	0x40023c00
 8007610:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f003 0304 	and.w	r3, r3, #4
 800761c:	2b00      	cmp	r3, #0
 800761e:	d025      	beq.n	800766c <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	68db      	ldr	r3, [r3, #12]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d018      	beq.n	800765a <HAL_RCC_ClockConfig+0x26a>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007630:	d013      	beq.n	800765a <HAL_RCC_ClockConfig+0x26a>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	68db      	ldr	r3, [r3, #12]
 8007636:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800763a:	d00e      	beq.n	800765a <HAL_RCC_ClockConfig+0x26a>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8007644:	d009      	beq.n	800765a <HAL_RCC_ClockConfig+0x26a>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	68db      	ldr	r3, [r3, #12]
 800764a:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 800764e:	d004      	beq.n	800765a <HAL_RCC_ClockConfig+0x26a>
 8007650:	f240 21c3 	movw	r1, #707	@ 0x2c3
 8007654:	4828      	ldr	r0, [pc, #160]	@ (80076f8 <HAL_RCC_ClockConfig+0x308>)
 8007656:	f7f9 ff01 	bl	800145c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800765a:	4b28      	ldr	r3, [pc, #160]	@ (80076fc <HAL_RCC_ClockConfig+0x30c>)
 800765c:	689b      	ldr	r3, [r3, #8]
 800765e:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68db      	ldr	r3, [r3, #12]
 8007666:	4925      	ldr	r1, [pc, #148]	@ (80076fc <HAL_RCC_ClockConfig+0x30c>)
 8007668:	4313      	orrs	r3, r2
 800766a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f003 0308 	and.w	r3, r3, #8
 8007674:	2b00      	cmp	r3, #0
 8007676:	d026      	beq.n	80076c6 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	691b      	ldr	r3, [r3, #16]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d018      	beq.n	80076b2 <HAL_RCC_ClockConfig+0x2c2>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007688:	d013      	beq.n	80076b2 <HAL_RCC_ClockConfig+0x2c2>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	691b      	ldr	r3, [r3, #16]
 800768e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007692:	d00e      	beq.n	80076b2 <HAL_RCC_ClockConfig+0x2c2>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	691b      	ldr	r3, [r3, #16]
 8007698:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 800769c:	d009      	beq.n	80076b2 <HAL_RCC_ClockConfig+0x2c2>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	691b      	ldr	r3, [r3, #16]
 80076a2:	f5b3 5fe0 	cmp.w	r3, #7168	@ 0x1c00
 80076a6:	d004      	beq.n	80076b2 <HAL_RCC_ClockConfig+0x2c2>
 80076a8:	f240 21ca 	movw	r1, #714	@ 0x2ca
 80076ac:	4812      	ldr	r0, [pc, #72]	@ (80076f8 <HAL_RCC_ClockConfig+0x308>)
 80076ae:	f7f9 fed5 	bl	800145c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80076b2:	4b12      	ldr	r3, [pc, #72]	@ (80076fc <HAL_RCC_ClockConfig+0x30c>)
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	00db      	lsls	r3, r3, #3
 80076c0:	490e      	ldr	r1, [pc, #56]	@ (80076fc <HAL_RCC_ClockConfig+0x30c>)
 80076c2:	4313      	orrs	r3, r2
 80076c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80076c6:	f000 f821 	bl	800770c <HAL_RCC_GetSysClockFreq>
 80076ca:	4602      	mov	r2, r0
 80076cc:	4b0b      	ldr	r3, [pc, #44]	@ (80076fc <HAL_RCC_ClockConfig+0x30c>)
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	091b      	lsrs	r3, r3, #4
 80076d2:	f003 030f 	and.w	r3, r3, #15
 80076d6:	490a      	ldr	r1, [pc, #40]	@ (8007700 <HAL_RCC_ClockConfig+0x310>)
 80076d8:	5ccb      	ldrb	r3, [r1, r3]
 80076da:	fa22 f303 	lsr.w	r3, r2, r3
 80076de:	4a09      	ldr	r2, [pc, #36]	@ (8007704 <HAL_RCC_ClockConfig+0x314>)
 80076e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80076e2:	4b09      	ldr	r3, [pc, #36]	@ (8007708 <HAL_RCC_ClockConfig+0x318>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7f9 ffa0 	bl	800162c <HAL_InitTick>

  return HAL_OK;
 80076ec:	2300      	movs	r3, #0
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3710      	adds	r7, #16
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop
 80076f8:	0801366c 	.word	0x0801366c
 80076fc:	40023800 	.word	0x40023800
 8007700:	0801e3b4 	.word	0x0801e3b4
 8007704:	20000004 	.word	0x20000004
 8007708:	20000008 	.word	0x20000008

0800770c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800770c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007710:	b090      	sub	sp, #64	@ 0x40
 8007712:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007714:	2300      	movs	r3, #0
 8007716:	637b      	str	r3, [r7, #52]	@ 0x34
 8007718:	2300      	movs	r3, #0
 800771a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800771c:	2300      	movs	r3, #0
 800771e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007720:	2300      	movs	r3, #0
 8007722:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007724:	4b59      	ldr	r3, [pc, #356]	@ (800788c <HAL_RCC_GetSysClockFreq+0x180>)
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	f003 030c 	and.w	r3, r3, #12
 800772c:	2b08      	cmp	r3, #8
 800772e:	d00d      	beq.n	800774c <HAL_RCC_GetSysClockFreq+0x40>
 8007730:	2b08      	cmp	r3, #8
 8007732:	f200 80a1 	bhi.w	8007878 <HAL_RCC_GetSysClockFreq+0x16c>
 8007736:	2b00      	cmp	r3, #0
 8007738:	d002      	beq.n	8007740 <HAL_RCC_GetSysClockFreq+0x34>
 800773a:	2b04      	cmp	r3, #4
 800773c:	d003      	beq.n	8007746 <HAL_RCC_GetSysClockFreq+0x3a>
 800773e:	e09b      	b.n	8007878 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007740:	4b53      	ldr	r3, [pc, #332]	@ (8007890 <HAL_RCC_GetSysClockFreq+0x184>)
 8007742:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8007744:	e09b      	b.n	800787e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007746:	4b53      	ldr	r3, [pc, #332]	@ (8007894 <HAL_RCC_GetSysClockFreq+0x188>)
 8007748:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800774a:	e098      	b.n	800787e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800774c:	4b4f      	ldr	r3, [pc, #316]	@ (800788c <HAL_RCC_GetSysClockFreq+0x180>)
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007754:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007756:	4b4d      	ldr	r3, [pc, #308]	@ (800788c <HAL_RCC_GetSysClockFreq+0x180>)
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d028      	beq.n	80077b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007762:	4b4a      	ldr	r3, [pc, #296]	@ (800788c <HAL_RCC_GetSysClockFreq+0x180>)
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	099b      	lsrs	r3, r3, #6
 8007768:	2200      	movs	r2, #0
 800776a:	623b      	str	r3, [r7, #32]
 800776c:	627a      	str	r2, [r7, #36]	@ 0x24
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007774:	2100      	movs	r1, #0
 8007776:	4b47      	ldr	r3, [pc, #284]	@ (8007894 <HAL_RCC_GetSysClockFreq+0x188>)
 8007778:	fb03 f201 	mul.w	r2, r3, r1
 800777c:	2300      	movs	r3, #0
 800777e:	fb00 f303 	mul.w	r3, r0, r3
 8007782:	4413      	add	r3, r2
 8007784:	4a43      	ldr	r2, [pc, #268]	@ (8007894 <HAL_RCC_GetSysClockFreq+0x188>)
 8007786:	fba0 1202 	umull	r1, r2, r0, r2
 800778a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800778c:	460a      	mov	r2, r1
 800778e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007790:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007792:	4413      	add	r3, r2
 8007794:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007798:	2200      	movs	r2, #0
 800779a:	61bb      	str	r3, [r7, #24]
 800779c:	61fa      	str	r2, [r7, #28]
 800779e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80077a6:	f7f8 fd73 	bl	8000290 <__aeabi_uldivmod>
 80077aa:	4602      	mov	r2, r0
 80077ac:	460b      	mov	r3, r1
 80077ae:	4613      	mov	r3, r2
 80077b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077b2:	e053      	b.n	800785c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80077b4:	4b35      	ldr	r3, [pc, #212]	@ (800788c <HAL_RCC_GetSysClockFreq+0x180>)
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	099b      	lsrs	r3, r3, #6
 80077ba:	2200      	movs	r2, #0
 80077bc:	613b      	str	r3, [r7, #16]
 80077be:	617a      	str	r2, [r7, #20]
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80077c6:	f04f 0b00 	mov.w	fp, #0
 80077ca:	4652      	mov	r2, sl
 80077cc:	465b      	mov	r3, fp
 80077ce:	f04f 0000 	mov.w	r0, #0
 80077d2:	f04f 0100 	mov.w	r1, #0
 80077d6:	0159      	lsls	r1, r3, #5
 80077d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80077dc:	0150      	lsls	r0, r2, #5
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	ebb2 080a 	subs.w	r8, r2, sl
 80077e6:	eb63 090b 	sbc.w	r9, r3, fp
 80077ea:	f04f 0200 	mov.w	r2, #0
 80077ee:	f04f 0300 	mov.w	r3, #0
 80077f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80077f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80077fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80077fe:	ebb2 0408 	subs.w	r4, r2, r8
 8007802:	eb63 0509 	sbc.w	r5, r3, r9
 8007806:	f04f 0200 	mov.w	r2, #0
 800780a:	f04f 0300 	mov.w	r3, #0
 800780e:	00eb      	lsls	r3, r5, #3
 8007810:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007814:	00e2      	lsls	r2, r4, #3
 8007816:	4614      	mov	r4, r2
 8007818:	461d      	mov	r5, r3
 800781a:	eb14 030a 	adds.w	r3, r4, sl
 800781e:	603b      	str	r3, [r7, #0]
 8007820:	eb45 030b 	adc.w	r3, r5, fp
 8007824:	607b      	str	r3, [r7, #4]
 8007826:	f04f 0200 	mov.w	r2, #0
 800782a:	f04f 0300 	mov.w	r3, #0
 800782e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007832:	4629      	mov	r1, r5
 8007834:	028b      	lsls	r3, r1, #10
 8007836:	4621      	mov	r1, r4
 8007838:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800783c:	4621      	mov	r1, r4
 800783e:	028a      	lsls	r2, r1, #10
 8007840:	4610      	mov	r0, r2
 8007842:	4619      	mov	r1, r3
 8007844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007846:	2200      	movs	r2, #0
 8007848:	60bb      	str	r3, [r7, #8]
 800784a:	60fa      	str	r2, [r7, #12]
 800784c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007850:	f7f8 fd1e 	bl	8000290 <__aeabi_uldivmod>
 8007854:	4602      	mov	r2, r0
 8007856:	460b      	mov	r3, r1
 8007858:	4613      	mov	r3, r2
 800785a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800785c:	4b0b      	ldr	r3, [pc, #44]	@ (800788c <HAL_RCC_GetSysClockFreq+0x180>)
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	0c1b      	lsrs	r3, r3, #16
 8007862:	f003 0303 	and.w	r3, r3, #3
 8007866:	3301      	adds	r3, #1
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800786c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800786e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007870:	fbb2 f3f3 	udiv	r3, r2, r3
 8007874:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007876:	e002      	b.n	800787e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007878:	4b05      	ldr	r3, [pc, #20]	@ (8007890 <HAL_RCC_GetSysClockFreq+0x184>)
 800787a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800787c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800787e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007880:	4618      	mov	r0, r3
 8007882:	3740      	adds	r7, #64	@ 0x40
 8007884:	46bd      	mov	sp, r7
 8007886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800788a:	bf00      	nop
 800788c:	40023800 	.word	0x40023800
 8007890:	00f42400 	.word	0x00f42400
 8007894:	017d7840 	.word	0x017d7840

08007898 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007898:	b480      	push	{r7}
 800789a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800789c:	4b03      	ldr	r3, [pc, #12]	@ (80078ac <HAL_RCC_GetHCLKFreq+0x14>)
 800789e:	681b      	ldr	r3, [r3, #0]
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	46bd      	mov	sp, r7
 80078a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a8:	4770      	bx	lr
 80078aa:	bf00      	nop
 80078ac:	20000004 	.word	0x20000004

080078b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80078b4:	f7ff fff0 	bl	8007898 <HAL_RCC_GetHCLKFreq>
 80078b8:	4602      	mov	r2, r0
 80078ba:	4b05      	ldr	r3, [pc, #20]	@ (80078d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	0a9b      	lsrs	r3, r3, #10
 80078c0:	f003 0307 	and.w	r3, r3, #7
 80078c4:	4903      	ldr	r1, [pc, #12]	@ (80078d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80078c6:	5ccb      	ldrb	r3, [r1, r3]
 80078c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078cc:	4618      	mov	r0, r3
 80078ce:	bd80      	pop	{r7, pc}
 80078d0:	40023800 	.word	0x40023800
 80078d4:	0801e3c4 	.word	0x0801e3c4

080078d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80078dc:	f7ff ffdc 	bl	8007898 <HAL_RCC_GetHCLKFreq>
 80078e0:	4602      	mov	r2, r0
 80078e2:	4b05      	ldr	r3, [pc, #20]	@ (80078f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	0b5b      	lsrs	r3, r3, #13
 80078e8:	f003 0307 	and.w	r3, r3, #7
 80078ec:	4903      	ldr	r1, [pc, #12]	@ (80078fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80078ee:	5ccb      	ldrb	r3, [r1, r3]
 80078f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	bd80      	pop	{r7, pc}
 80078f8:	40023800 	.word	0x40023800
 80078fc:	0801e3c4 	.word	0x0801e3c4

08007900 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007900:	b480      	push	{r7}
 8007902:	b083      	sub	sp, #12
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	220f      	movs	r2, #15
 800790e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007910:	4b12      	ldr	r3, [pc, #72]	@ (800795c <HAL_RCC_GetClockConfig+0x5c>)
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	f003 0203 	and.w	r2, r3, #3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800791c:	4b0f      	ldr	r3, [pc, #60]	@ (800795c <HAL_RCC_GetClockConfig+0x5c>)
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007928:	4b0c      	ldr	r3, [pc, #48]	@ (800795c <HAL_RCC_GetClockConfig+0x5c>)
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007934:	4b09      	ldr	r3, [pc, #36]	@ (800795c <HAL_RCC_GetClockConfig+0x5c>)
 8007936:	689b      	ldr	r3, [r3, #8]
 8007938:	08db      	lsrs	r3, r3, #3
 800793a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007942:	4b07      	ldr	r3, [pc, #28]	@ (8007960 <HAL_RCC_GetClockConfig+0x60>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f003 0207 	and.w	r2, r3, #7
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	601a      	str	r2, [r3, #0]
}
 800794e:	bf00      	nop
 8007950:	370c      	adds	r7, #12
 8007952:	46bd      	mov	sp, r7
 8007954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007958:	4770      	bx	lr
 800795a:	bf00      	nop
 800795c:	40023800 	.word	0x40023800
 8007960:	40023c00 	.word	0x40023c00

08007964 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b082      	sub	sp, #8
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d101      	bne.n	8007976 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	e184      	b.n	8007c80 <HAL_SPI_Init+0x31c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a72      	ldr	r2, [pc, #456]	@ (8007b44 <HAL_SPI_Init+0x1e0>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d013      	beq.n	80079a8 <HAL_SPI_Init+0x44>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a70      	ldr	r2, [pc, #448]	@ (8007b48 <HAL_SPI_Init+0x1e4>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d00e      	beq.n	80079a8 <HAL_SPI_Init+0x44>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a6f      	ldr	r2, [pc, #444]	@ (8007b4c <HAL_SPI_Init+0x1e8>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d009      	beq.n	80079a8 <HAL_SPI_Init+0x44>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a6d      	ldr	r2, [pc, #436]	@ (8007b50 <HAL_SPI_Init+0x1ec>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d004      	beq.n	80079a8 <HAL_SPI_Init+0x44>
 800799e:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80079a2:	486c      	ldr	r0, [pc, #432]	@ (8007b54 <HAL_SPI_Init+0x1f0>)
 80079a4:	f7f9 fd5a 	bl	800145c <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d009      	beq.n	80079c4 <HAL_SPI_Init+0x60>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80079b8:	d004      	beq.n	80079c4 <HAL_SPI_Init+0x60>
 80079ba:	f240 1141 	movw	r1, #321	@ 0x141
 80079be:	4865      	ldr	r0, [pc, #404]	@ (8007b54 <HAL_SPI_Init+0x1f0>)
 80079c0:	f7f9 fd4c 	bl	800145c <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d00e      	beq.n	80079ea <HAL_SPI_Init+0x86>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80079d4:	d009      	beq.n	80079ea <HAL_SPI_Init+0x86>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079de:	d004      	beq.n	80079ea <HAL_SPI_Init+0x86>
 80079e0:	f44f 71a1 	mov.w	r1, #322	@ 0x142
 80079e4:	485b      	ldr	r0, [pc, #364]	@ (8007b54 <HAL_SPI_Init+0x1f0>)
 80079e6:	f7f9 fd39 	bl	800145c <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	68db      	ldr	r3, [r3, #12]
 80079ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079f2:	d008      	beq.n	8007a06 <HAL_SPI_Init+0xa2>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	68db      	ldr	r3, [r3, #12]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d004      	beq.n	8007a06 <HAL_SPI_Init+0xa2>
 80079fc:	f240 1143 	movw	r1, #323	@ 0x143
 8007a00:	4854      	ldr	r0, [pc, #336]	@ (8007b54 <HAL_SPI_Init+0x1f0>)
 8007a02:	f7f9 fd2b 	bl	800145c <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	699b      	ldr	r3, [r3, #24]
 8007a0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a0e:	d00d      	beq.n	8007a2c <HAL_SPI_Init+0xc8>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	699b      	ldr	r3, [r3, #24]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d009      	beq.n	8007a2c <HAL_SPI_Init+0xc8>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	699b      	ldr	r3, [r3, #24]
 8007a1c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007a20:	d004      	beq.n	8007a2c <HAL_SPI_Init+0xc8>
 8007a22:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 8007a26:	484b      	ldr	r0, [pc, #300]	@ (8007b54 <HAL_SPI_Init+0x1f0>)
 8007a28:	f7f9 fd18 	bl	800145c <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	69db      	ldr	r3, [r3, #28]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d020      	beq.n	8007a76 <HAL_SPI_Init+0x112>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	69db      	ldr	r3, [r3, #28]
 8007a38:	2b08      	cmp	r3, #8
 8007a3a:	d01c      	beq.n	8007a76 <HAL_SPI_Init+0x112>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	69db      	ldr	r3, [r3, #28]
 8007a40:	2b10      	cmp	r3, #16
 8007a42:	d018      	beq.n	8007a76 <HAL_SPI_Init+0x112>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	69db      	ldr	r3, [r3, #28]
 8007a48:	2b18      	cmp	r3, #24
 8007a4a:	d014      	beq.n	8007a76 <HAL_SPI_Init+0x112>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	69db      	ldr	r3, [r3, #28]
 8007a50:	2b20      	cmp	r3, #32
 8007a52:	d010      	beq.n	8007a76 <HAL_SPI_Init+0x112>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	69db      	ldr	r3, [r3, #28]
 8007a58:	2b28      	cmp	r3, #40	@ 0x28
 8007a5a:	d00c      	beq.n	8007a76 <HAL_SPI_Init+0x112>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	69db      	ldr	r3, [r3, #28]
 8007a60:	2b30      	cmp	r3, #48	@ 0x30
 8007a62:	d008      	beq.n	8007a76 <HAL_SPI_Init+0x112>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	69db      	ldr	r3, [r3, #28]
 8007a68:	2b38      	cmp	r3, #56	@ 0x38
 8007a6a:	d004      	beq.n	8007a76 <HAL_SPI_Init+0x112>
 8007a6c:	f240 1145 	movw	r1, #325	@ 0x145
 8007a70:	4838      	ldr	r0, [pc, #224]	@ (8007b54 <HAL_SPI_Init+0x1f0>)
 8007a72:	f7f9 fcf3 	bl	800145c <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6a1b      	ldr	r3, [r3, #32]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d008      	beq.n	8007a90 <HAL_SPI_Init+0x12c>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a1b      	ldr	r3, [r3, #32]
 8007a82:	2b80      	cmp	r3, #128	@ 0x80
 8007a84:	d004      	beq.n	8007a90 <HAL_SPI_Init+0x12c>
 8007a86:	f44f 71a3 	mov.w	r1, #326	@ 0x146
 8007a8a:	4832      	ldr	r0, [pc, #200]	@ (8007b54 <HAL_SPI_Init+0x1f0>)
 8007a8c:	f7f9 fce6 	bl	800145c <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d008      	beq.n	8007aaa <HAL_SPI_Init+0x146>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a9c:	2b10      	cmp	r3, #16
 8007a9e:	d004      	beq.n	8007aaa <HAL_SPI_Init+0x146>
 8007aa0:	f240 1147 	movw	r1, #327	@ 0x147
 8007aa4:	482b      	ldr	r0, [pc, #172]	@ (8007b54 <HAL_SPI_Init+0x1f0>)
 8007aa6:	f7f9 fcd9 	bl	800145c <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d152      	bne.n	8007b58 <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	691b      	ldr	r3, [r3, #16]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d008      	beq.n	8007acc <HAL_SPI_Init+0x168>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	2b02      	cmp	r3, #2
 8007ac0:	d004      	beq.n	8007acc <HAL_SPI_Init+0x168>
 8007ac2:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8007ac6:	4823      	ldr	r0, [pc, #140]	@ (8007b54 <HAL_SPI_Init+0x1f0>)
 8007ac8:	f7f9 fcc8 	bl	800145c <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	695b      	ldr	r3, [r3, #20]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d008      	beq.n	8007ae6 <HAL_SPI_Init+0x182>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	695b      	ldr	r3, [r3, #20]
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d004      	beq.n	8007ae6 <HAL_SPI_Init+0x182>
 8007adc:	f240 114b 	movw	r1, #331	@ 0x14b
 8007ae0:	481c      	ldr	r0, [pc, #112]	@ (8007b54 <HAL_SPI_Init+0x1f0>)
 8007ae2:	f7f9 fcbb 	bl	800145c <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007aee:	d125      	bne.n	8007b3c <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	69db      	ldr	r3, [r3, #28]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d05a      	beq.n	8007bae <HAL_SPI_Init+0x24a>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	69db      	ldr	r3, [r3, #28]
 8007afc:	2b08      	cmp	r3, #8
 8007afe:	d056      	beq.n	8007bae <HAL_SPI_Init+0x24a>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	69db      	ldr	r3, [r3, #28]
 8007b04:	2b10      	cmp	r3, #16
 8007b06:	d052      	beq.n	8007bae <HAL_SPI_Init+0x24a>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	69db      	ldr	r3, [r3, #28]
 8007b0c:	2b18      	cmp	r3, #24
 8007b0e:	d04e      	beq.n	8007bae <HAL_SPI_Init+0x24a>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	69db      	ldr	r3, [r3, #28]
 8007b14:	2b20      	cmp	r3, #32
 8007b16:	d04a      	beq.n	8007bae <HAL_SPI_Init+0x24a>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	69db      	ldr	r3, [r3, #28]
 8007b1c:	2b28      	cmp	r3, #40	@ 0x28
 8007b1e:	d046      	beq.n	8007bae <HAL_SPI_Init+0x24a>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	69db      	ldr	r3, [r3, #28]
 8007b24:	2b30      	cmp	r3, #48	@ 0x30
 8007b26:	d042      	beq.n	8007bae <HAL_SPI_Init+0x24a>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	69db      	ldr	r3, [r3, #28]
 8007b2c:	2b38      	cmp	r3, #56	@ 0x38
 8007b2e:	d03e      	beq.n	8007bae <HAL_SPI_Init+0x24a>
 8007b30:	f240 114f 	movw	r1, #335	@ 0x14f
 8007b34:	4807      	ldr	r0, [pc, #28]	@ (8007b54 <HAL_SPI_Init+0x1f0>)
 8007b36:	f7f9 fc91 	bl	800145c <assert_failed>
 8007b3a:	e038      	b.n	8007bae <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	61da      	str	r2, [r3, #28]
 8007b42:	e034      	b.n	8007bae <HAL_SPI_Init+0x24a>
 8007b44:	40013000 	.word	0x40013000
 8007b48:	40003800 	.word	0x40003800
 8007b4c:	40003c00 	.word	0x40003c00
 8007b50:	40013400 	.word	0x40013400
 8007b54:	080136d8 	.word	0x080136d8
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	69db      	ldr	r3, [r3, #28]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d020      	beq.n	8007ba2 <HAL_SPI_Init+0x23e>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	69db      	ldr	r3, [r3, #28]
 8007b64:	2b08      	cmp	r3, #8
 8007b66:	d01c      	beq.n	8007ba2 <HAL_SPI_Init+0x23e>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	69db      	ldr	r3, [r3, #28]
 8007b6c:	2b10      	cmp	r3, #16
 8007b6e:	d018      	beq.n	8007ba2 <HAL_SPI_Init+0x23e>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	69db      	ldr	r3, [r3, #28]
 8007b74:	2b18      	cmp	r3, #24
 8007b76:	d014      	beq.n	8007ba2 <HAL_SPI_Init+0x23e>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	69db      	ldr	r3, [r3, #28]
 8007b7c:	2b20      	cmp	r3, #32
 8007b7e:	d010      	beq.n	8007ba2 <HAL_SPI_Init+0x23e>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	69db      	ldr	r3, [r3, #28]
 8007b84:	2b28      	cmp	r3, #40	@ 0x28
 8007b86:	d00c      	beq.n	8007ba2 <HAL_SPI_Init+0x23e>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	69db      	ldr	r3, [r3, #28]
 8007b8c:	2b30      	cmp	r3, #48	@ 0x30
 8007b8e:	d008      	beq.n	8007ba2 <HAL_SPI_Init+0x23e>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	69db      	ldr	r3, [r3, #28]
 8007b94:	2b38      	cmp	r3, #56	@ 0x38
 8007b96:	d004      	beq.n	8007ba2 <HAL_SPI_Init+0x23e>
 8007b98:	f240 1159 	movw	r1, #345	@ 0x159
 8007b9c:	483a      	ldr	r0, [pc, #232]	@ (8007c88 <HAL_SPI_Init+0x324>)
 8007b9e:	f7f9 fc5d 	bl	800145c <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2200      	movs	r2, #0
 8007bac:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007bba:	b2db      	uxtb	r3, r3
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d106      	bne.n	8007bce <HAL_SPI_Init+0x26a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f7f9 fc89 	bl	80014e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2202      	movs	r2, #2
 8007bd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007be4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007bf6:	431a      	orrs	r2, r3
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	68db      	ldr	r3, [r3, #12]
 8007bfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c00:	431a      	orrs	r2, r3
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	691b      	ldr	r3, [r3, #16]
 8007c06:	f003 0302 	and.w	r3, r3, #2
 8007c0a:	431a      	orrs	r2, r3
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	695b      	ldr	r3, [r3, #20]
 8007c10:	f003 0301 	and.w	r3, r3, #1
 8007c14:	431a      	orrs	r2, r3
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	699b      	ldr	r3, [r3, #24]
 8007c1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c1e:	431a      	orrs	r2, r3
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	69db      	ldr	r3, [r3, #28]
 8007c24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c28:	431a      	orrs	r2, r3
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6a1b      	ldr	r3, [r3, #32]
 8007c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c32:	ea42 0103 	orr.w	r1, r2, r3
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c3a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	430a      	orrs	r2, r1
 8007c44:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	699b      	ldr	r3, [r3, #24]
 8007c4a:	0c1b      	lsrs	r3, r3, #16
 8007c4c:	f003 0104 	and.w	r1, r3, #4
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c54:	f003 0210 	and.w	r2, r3, #16
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	430a      	orrs	r2, r1
 8007c5e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	69da      	ldr	r2, [r3, #28]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c6e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007c7e:	2300      	movs	r3, #0
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3708      	adds	r7, #8
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}
 8007c88:	080136d8 	.word	0x080136d8

08007c8c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b088      	sub	sp, #32
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	603b      	str	r3, [r7, #0]
 8007c98:	4613      	mov	r3, r2
 8007c9a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d009      	beq.n	8007cbc <HAL_SPI_Transmit+0x30>
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cb0:	d004      	beq.n	8007cbc <HAL_SPI_Transmit+0x30>
 8007cb2:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8007cb6:	4880      	ldr	r0, [pc, #512]	@ (8007eb8 <HAL_SPI_Transmit+0x22c>)
 8007cb8:	f7f9 fbd0 	bl	800145c <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d101      	bne.n	8007cca <HAL_SPI_Transmit+0x3e>
 8007cc6:	2302      	movs	r3, #2
 8007cc8:	e128      	b.n	8007f1c <HAL_SPI_Transmit+0x290>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2201      	movs	r2, #1
 8007cce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007cd2:	f7fa f87f 	bl	8001dd4 <HAL_GetTick>
 8007cd6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007cd8:	88fb      	ldrh	r3, [r7, #6]
 8007cda:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ce2:	b2db      	uxtb	r3, r3
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d002      	beq.n	8007cee <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 8007ce8:	2302      	movs	r3, #2
 8007cea:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007cec:	e10d      	b.n	8007f0a <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d002      	beq.n	8007cfa <HAL_SPI_Transmit+0x6e>
 8007cf4:	88fb      	ldrh	r3, [r7, #6]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d102      	bne.n	8007d00 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007cfe:	e104      	b.n	8007f0a <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2203      	movs	r2, #3
 8007d04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	68ba      	ldr	r2, [r7, #8]
 8007d12:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	88fa      	ldrh	r2, [r7, #6]
 8007d18:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	88fa      	ldrh	r2, [r7, #6]
 8007d1e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d46:	d10f      	bne.n	8007d68 <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d56:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	681a      	ldr	r2, [r3, #0]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d66:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d72:	2b40      	cmp	r3, #64	@ 0x40
 8007d74:	d007      	beq.n	8007d86 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d84:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	68db      	ldr	r3, [r3, #12]
 8007d8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d8e:	d14b      	bne.n	8007e28 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d002      	beq.n	8007d9e <HAL_SPI_Transmit+0x112>
 8007d98:	8afb      	ldrh	r3, [r7, #22]
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d13e      	bne.n	8007e1c <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007da2:	881a      	ldrh	r2, [r3, #0]
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dae:	1c9a      	adds	r2, r3, #2
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	b29a      	uxth	r2, r3
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007dc2:	e02b      	b.n	8007e1c <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	f003 0302 	and.w	r3, r3, #2
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	d112      	bne.n	8007df8 <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dd6:	881a      	ldrh	r2, [r3, #0]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007de2:	1c9a      	adds	r2, r3, #2
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	3b01      	subs	r3, #1
 8007df0:	b29a      	uxth	r2, r3
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007df6:	e011      	b.n	8007e1c <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007df8:	f7f9 ffec 	bl	8001dd4 <HAL_GetTick>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	69bb      	ldr	r3, [r7, #24]
 8007e00:	1ad3      	subs	r3, r2, r3
 8007e02:	683a      	ldr	r2, [r7, #0]
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d803      	bhi.n	8007e10 <HAL_SPI_Transmit+0x184>
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e0e:	d102      	bne.n	8007e16 <HAL_SPI_Transmit+0x18a>
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d102      	bne.n	8007e1c <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007e1a:	e076      	b.n	8007f0a <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d1ce      	bne.n	8007dc4 <HAL_SPI_Transmit+0x138>
 8007e26:	e04e      	b.n	8007ec6 <HAL_SPI_Transmit+0x23a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d002      	beq.n	8007e36 <HAL_SPI_Transmit+0x1aa>
 8007e30:	8afb      	ldrh	r3, [r7, #22]
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d142      	bne.n	8007ebc <HAL_SPI_Transmit+0x230>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	330c      	adds	r3, #12
 8007e40:	7812      	ldrb	r2, [r2, #0]
 8007e42:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e48:	1c5a      	adds	r2, r3, #1
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e52:	b29b      	uxth	r3, r3
 8007e54:	3b01      	subs	r3, #1
 8007e56:	b29a      	uxth	r2, r3
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007e5c:	e02e      	b.n	8007ebc <HAL_SPI_Transmit+0x230>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	f003 0302 	and.w	r3, r3, #2
 8007e68:	2b02      	cmp	r3, #2
 8007e6a:	d113      	bne.n	8007e94 <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	330c      	adds	r3, #12
 8007e76:	7812      	ldrb	r2, [r2, #0]
 8007e78:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e7e:	1c5a      	adds	r2, r3, #1
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	b29a      	uxth	r2, r3
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007e92:	e013      	b.n	8007ebc <HAL_SPI_Transmit+0x230>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e94:	f7f9 ff9e 	bl	8001dd4 <HAL_GetTick>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	69bb      	ldr	r3, [r7, #24]
 8007e9c:	1ad3      	subs	r3, r2, r3
 8007e9e:	683a      	ldr	r2, [r7, #0]
 8007ea0:	429a      	cmp	r2, r3
 8007ea2:	d803      	bhi.n	8007eac <HAL_SPI_Transmit+0x220>
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eaa:	d102      	bne.n	8007eb2 <HAL_SPI_Transmit+0x226>
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d104      	bne.n	8007ebc <HAL_SPI_Transmit+0x230>
        {
          errorcode = HAL_TIMEOUT;
 8007eb2:	2303      	movs	r3, #3
 8007eb4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007eb6:	e028      	b.n	8007f0a <HAL_SPI_Transmit+0x27e>
 8007eb8:	080136d8 	.word	0x080136d8
    while (hspi->TxXferCount > 0U)
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1cb      	bne.n	8007e5e <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ec6:	69ba      	ldr	r2, [r7, #24]
 8007ec8:	6839      	ldr	r1, [r7, #0]
 8007eca:	68f8      	ldr	r0, [r7, #12]
 8007ecc:	f000 f8c0 	bl	8008050 <SPI_EndRxTxTransaction>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d002      	beq.n	8007edc <HAL_SPI_Transmit+0x250>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2220      	movs	r2, #32
 8007eda:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d10a      	bne.n	8007efa <HAL_SPI_Transmit+0x26e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	613b      	str	r3, [r7, #16]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	68db      	ldr	r3, [r3, #12]
 8007eee:	613b      	str	r3, [r7, #16]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	689b      	ldr	r3, [r3, #8]
 8007ef6:	613b      	str	r3, [r7, #16]
 8007ef8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d002      	beq.n	8007f08 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8007f02:	2301      	movs	r3, #1
 8007f04:	77fb      	strb	r3, [r7, #31]
 8007f06:	e000      	b.n	8007f0a <HAL_SPI_Transmit+0x27e>
  }

error:
 8007f08:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2201      	movs	r2, #1
 8007f0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2200      	movs	r2, #0
 8007f16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007f1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3720      	adds	r7, #32
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}

08007f24 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f32:	b2db      	uxtb	r3, r3
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr

08007f40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b088      	sub	sp, #32
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	60f8      	str	r0, [r7, #12]
 8007f48:	60b9      	str	r1, [r7, #8]
 8007f4a:	603b      	str	r3, [r7, #0]
 8007f4c:	4613      	mov	r3, r2
 8007f4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007f50:	f7f9 ff40 	bl	8001dd4 <HAL_GetTick>
 8007f54:	4602      	mov	r2, r0
 8007f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f58:	1a9b      	subs	r3, r3, r2
 8007f5a:	683a      	ldr	r2, [r7, #0]
 8007f5c:	4413      	add	r3, r2
 8007f5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007f60:	f7f9 ff38 	bl	8001dd4 <HAL_GetTick>
 8007f64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007f66:	4b39      	ldr	r3, [pc, #228]	@ (800804c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	015b      	lsls	r3, r3, #5
 8007f6c:	0d1b      	lsrs	r3, r3, #20
 8007f6e:	69fa      	ldr	r2, [r7, #28]
 8007f70:	fb02 f303 	mul.w	r3, r2, r3
 8007f74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f76:	e054      	b.n	8008022 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f7e:	d050      	beq.n	8008022 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007f80:	f7f9 ff28 	bl	8001dd4 <HAL_GetTick>
 8007f84:	4602      	mov	r2, r0
 8007f86:	69bb      	ldr	r3, [r7, #24]
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	69fa      	ldr	r2, [r7, #28]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d902      	bls.n	8007f96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d13d      	bne.n	8008012 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	685a      	ldr	r2, [r3, #4]
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007fa4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fae:	d111      	bne.n	8007fd4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fb8:	d004      	beq.n	8007fc4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	689b      	ldr	r3, [r3, #8]
 8007fbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fc2:	d107      	bne.n	8007fd4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fdc:	d10f      	bne.n	8007ffe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007fec:	601a      	str	r2, [r3, #0]
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ffc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2201      	movs	r2, #1
 8008002:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2200      	movs	r2, #0
 800800a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800800e:	2303      	movs	r3, #3
 8008010:	e017      	b.n	8008042 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d101      	bne.n	800801c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008018:	2300      	movs	r3, #0
 800801a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	3b01      	subs	r3, #1
 8008020:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	689a      	ldr	r2, [r3, #8]
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	4013      	ands	r3, r2
 800802c:	68ba      	ldr	r2, [r7, #8]
 800802e:	429a      	cmp	r2, r3
 8008030:	bf0c      	ite	eq
 8008032:	2301      	moveq	r3, #1
 8008034:	2300      	movne	r3, #0
 8008036:	b2db      	uxtb	r3, r3
 8008038:	461a      	mov	r2, r3
 800803a:	79fb      	ldrb	r3, [r7, #7]
 800803c:	429a      	cmp	r2, r3
 800803e:	d19b      	bne.n	8007f78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008040:	2300      	movs	r3, #0
}
 8008042:	4618      	mov	r0, r3
 8008044:	3720      	adds	r7, #32
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}
 800804a:	bf00      	nop
 800804c:	20000004 	.word	0x20000004

08008050 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b088      	sub	sp, #32
 8008054:	af02      	add	r7, sp, #8
 8008056:	60f8      	str	r0, [r7, #12]
 8008058:	60b9      	str	r1, [r7, #8]
 800805a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800805c:	4b1b      	ldr	r3, [pc, #108]	@ (80080cc <SPI_EndRxTxTransaction+0x7c>)
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a1b      	ldr	r2, [pc, #108]	@ (80080d0 <SPI_EndRxTxTransaction+0x80>)
 8008062:	fba2 2303 	umull	r2, r3, r2, r3
 8008066:	0d5b      	lsrs	r3, r3, #21
 8008068:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800806c:	fb02 f303 	mul.w	r3, r2, r3
 8008070:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800807a:	d112      	bne.n	80080a2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	2200      	movs	r2, #0
 8008084:	2180      	movs	r1, #128	@ 0x80
 8008086:	68f8      	ldr	r0, [r7, #12]
 8008088:	f7ff ff5a 	bl	8007f40 <SPI_WaitFlagStateUntilTimeout>
 800808c:	4603      	mov	r3, r0
 800808e:	2b00      	cmp	r3, #0
 8008090:	d016      	beq.n	80080c0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008096:	f043 0220 	orr.w	r2, r3, #32
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800809e:	2303      	movs	r3, #3
 80080a0:	e00f      	b.n	80080c2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80080a2:	697b      	ldr	r3, [r7, #20]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d00a      	beq.n	80080be <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	3b01      	subs	r3, #1
 80080ac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080b8:	2b80      	cmp	r3, #128	@ 0x80
 80080ba:	d0f2      	beq.n	80080a2 <SPI_EndRxTxTransaction+0x52>
 80080bc:	e000      	b.n	80080c0 <SPI_EndRxTxTransaction+0x70>
        break;
 80080be:	bf00      	nop
  }

  return HAL_OK;
 80080c0:	2300      	movs	r3, #0
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3718      	adds	r7, #24
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
 80080ca:	bf00      	nop
 80080cc:	20000004 	.word	0x20000004
 80080d0:	165e9f81 	.word	0x165e9f81

080080d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b082      	sub	sp, #8
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d101      	bne.n	80080e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	e0a7      	b.n	8008236 <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a55      	ldr	r2, [pc, #340]	@ (8008240 <HAL_TIM_Base_Init+0x16c>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d027      	beq.n	8008140 <HAL_TIM_Base_Init+0x6c>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080f8:	d022      	beq.n	8008140 <HAL_TIM_Base_Init+0x6c>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a51      	ldr	r2, [pc, #324]	@ (8008244 <HAL_TIM_Base_Init+0x170>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d01d      	beq.n	8008140 <HAL_TIM_Base_Init+0x6c>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a4f      	ldr	r2, [pc, #316]	@ (8008248 <HAL_TIM_Base_Init+0x174>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d018      	beq.n	8008140 <HAL_TIM_Base_Init+0x6c>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a4e      	ldr	r2, [pc, #312]	@ (800824c <HAL_TIM_Base_Init+0x178>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d013      	beq.n	8008140 <HAL_TIM_Base_Init+0x6c>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a4c      	ldr	r2, [pc, #304]	@ (8008250 <HAL_TIM_Base_Init+0x17c>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d00e      	beq.n	8008140 <HAL_TIM_Base_Init+0x6c>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a4b      	ldr	r2, [pc, #300]	@ (8008254 <HAL_TIM_Base_Init+0x180>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d009      	beq.n	8008140 <HAL_TIM_Base_Init+0x6c>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a49      	ldr	r2, [pc, #292]	@ (8008258 <HAL_TIM_Base_Init+0x184>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d004      	beq.n	8008140 <HAL_TIM_Base_Init+0x6c>
 8008136:	f240 1113 	movw	r1, #275	@ 0x113
 800813a:	4848      	ldr	r0, [pc, #288]	@ (800825c <HAL_TIM_Base_Init+0x188>)
 800813c:	f7f9 f98e 	bl	800145c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d014      	beq.n	8008172 <HAL_TIM_Base_Init+0x9e>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	689b      	ldr	r3, [r3, #8]
 800814c:	2b10      	cmp	r3, #16
 800814e:	d010      	beq.n	8008172 <HAL_TIM_Base_Init+0x9e>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	689b      	ldr	r3, [r3, #8]
 8008154:	2b20      	cmp	r3, #32
 8008156:	d00c      	beq.n	8008172 <HAL_TIM_Base_Init+0x9e>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	2b40      	cmp	r3, #64	@ 0x40
 800815e:	d008      	beq.n	8008172 <HAL_TIM_Base_Init+0x9e>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	689b      	ldr	r3, [r3, #8]
 8008164:	2b60      	cmp	r3, #96	@ 0x60
 8008166:	d004      	beq.n	8008172 <HAL_TIM_Base_Init+0x9e>
 8008168:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800816c:	483b      	ldr	r0, [pc, #236]	@ (800825c <HAL_TIM_Base_Init+0x188>)
 800816e:	f7f9 f975 	bl	800145c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	691b      	ldr	r3, [r3, #16]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00e      	beq.n	8008198 <HAL_TIM_Base_Init+0xc4>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	691b      	ldr	r3, [r3, #16]
 800817e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008182:	d009      	beq.n	8008198 <HAL_TIM_Base_Init+0xc4>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	691b      	ldr	r3, [r3, #16]
 8008188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800818c:	d004      	beq.n	8008198 <HAL_TIM_Base_Init+0xc4>
 800818e:	f240 1115 	movw	r1, #277	@ 0x115
 8008192:	4832      	ldr	r0, [pc, #200]	@ (800825c <HAL_TIM_Base_Init+0x188>)
 8008194:	f7f9 f962 	bl	800145c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	699b      	ldr	r3, [r3, #24]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d008      	beq.n	80081b2 <HAL_TIM_Base_Init+0xde>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	699b      	ldr	r3, [r3, #24]
 80081a4:	2b80      	cmp	r3, #128	@ 0x80
 80081a6:	d004      	beq.n	80081b2 <HAL_TIM_Base_Init+0xde>
 80081a8:	f44f 718b 	mov.w	r1, #278	@ 0x116
 80081ac:	482b      	ldr	r0, [pc, #172]	@ (800825c <HAL_TIM_Base_Init+0x188>)
 80081ae:	f7f9 f955 	bl	800145c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081b8:	b2db      	uxtb	r3, r3
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d106      	bne.n	80081cc <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2200      	movs	r2, #0
 80081c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f000 f84a 	bl	8008260 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2202      	movs	r2, #2
 80081d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681a      	ldr	r2, [r3, #0]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	3304      	adds	r3, #4
 80081dc:	4619      	mov	r1, r3
 80081de:	4610      	mov	r0, r2
 80081e0:	f000 fa0a 	bl	80085f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2201      	movs	r2, #1
 8008200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2201      	movs	r2, #1
 8008218:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2201      	movs	r2, #1
 8008228:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2201      	movs	r2, #1
 8008230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008234:	2300      	movs	r3, #0
}
 8008236:	4618      	mov	r0, r3
 8008238:	3708      	adds	r7, #8
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}
 800823e:	bf00      	nop
 8008240:	40010000 	.word	0x40010000
 8008244:	40000400 	.word	0x40000400
 8008248:	40000800 	.word	0x40000800
 800824c:	40000c00 	.word	0x40000c00
 8008250:	40014000 	.word	0x40014000
 8008254:	40014400 	.word	0x40014400
 8008258:	40014800 	.word	0x40014800
 800825c:	08013744 	.word	0x08013744

08008260 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008260:	b480      	push	{r7}
 8008262:	b083      	sub	sp, #12
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008268:	bf00      	nop
 800826a:	370c      	adds	r7, #12
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr

08008274 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a3d      	ldr	r2, [pc, #244]	@ (8008378 <HAL_TIM_Base_Start_IT+0x104>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d027      	beq.n	80082d6 <HAL_TIM_Base_Start_IT+0x62>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800828e:	d022      	beq.n	80082d6 <HAL_TIM_Base_Start_IT+0x62>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a39      	ldr	r2, [pc, #228]	@ (800837c <HAL_TIM_Base_Start_IT+0x108>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d01d      	beq.n	80082d6 <HAL_TIM_Base_Start_IT+0x62>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a38      	ldr	r2, [pc, #224]	@ (8008380 <HAL_TIM_Base_Start_IT+0x10c>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d018      	beq.n	80082d6 <HAL_TIM_Base_Start_IT+0x62>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a36      	ldr	r2, [pc, #216]	@ (8008384 <HAL_TIM_Base_Start_IT+0x110>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d013      	beq.n	80082d6 <HAL_TIM_Base_Start_IT+0x62>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a35      	ldr	r2, [pc, #212]	@ (8008388 <HAL_TIM_Base_Start_IT+0x114>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d00e      	beq.n	80082d6 <HAL_TIM_Base_Start_IT+0x62>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a33      	ldr	r2, [pc, #204]	@ (800838c <HAL_TIM_Base_Start_IT+0x118>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d009      	beq.n	80082d6 <HAL_TIM_Base_Start_IT+0x62>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a32      	ldr	r2, [pc, #200]	@ (8008390 <HAL_TIM_Base_Start_IT+0x11c>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d004      	beq.n	80082d6 <HAL_TIM_Base_Start_IT+0x62>
 80082cc:	f240 11cf 	movw	r1, #463	@ 0x1cf
 80082d0:	4830      	ldr	r0, [pc, #192]	@ (8008394 <HAL_TIM_Base_Start_IT+0x120>)
 80082d2:	f7f9 f8c3 	bl	800145c <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d001      	beq.n	80082e6 <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 80082e2:	2301      	movs	r3, #1
 80082e4:	e044      	b.n	8008370 <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2202      	movs	r2, #2
 80082ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68da      	ldr	r2, [r3, #12]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f042 0201 	orr.w	r2, r2, #1
 80082fc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a1d      	ldr	r2, [pc, #116]	@ (8008378 <HAL_TIM_Base_Start_IT+0x104>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d018      	beq.n	800833a <HAL_TIM_Base_Start_IT+0xc6>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008310:	d013      	beq.n	800833a <HAL_TIM_Base_Start_IT+0xc6>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a19      	ldr	r2, [pc, #100]	@ (800837c <HAL_TIM_Base_Start_IT+0x108>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d00e      	beq.n	800833a <HAL_TIM_Base_Start_IT+0xc6>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a17      	ldr	r2, [pc, #92]	@ (8008380 <HAL_TIM_Base_Start_IT+0x10c>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d009      	beq.n	800833a <HAL_TIM_Base_Start_IT+0xc6>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a16      	ldr	r2, [pc, #88]	@ (8008384 <HAL_TIM_Base_Start_IT+0x110>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d004      	beq.n	800833a <HAL_TIM_Base_Start_IT+0xc6>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a14      	ldr	r2, [pc, #80]	@ (8008388 <HAL_TIM_Base_Start_IT+0x114>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d111      	bne.n	800835e <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	689b      	ldr	r3, [r3, #8]
 8008340:	f003 0307 	and.w	r3, r3, #7
 8008344:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2b06      	cmp	r3, #6
 800834a:	d010      	beq.n	800836e <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	681a      	ldr	r2, [r3, #0]
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f042 0201 	orr.w	r2, r2, #1
 800835a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800835c:	e007      	b.n	800836e <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f042 0201 	orr.w	r2, r2, #1
 800836c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800836e:	2300      	movs	r3, #0
}
 8008370:	4618      	mov	r0, r3
 8008372:	3710      	adds	r7, #16
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}
 8008378:	40010000 	.word	0x40010000
 800837c:	40000400 	.word	0x40000400
 8008380:	40000800 	.word	0x40000800
 8008384:	40000c00 	.word	0x40000c00
 8008388:	40014000 	.word	0x40014000
 800838c:	40014400 	.word	0x40014400
 8008390:	40014800 	.word	0x40014800
 8008394:	08013744 	.word	0x08013744

08008398 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	691b      	ldr	r3, [r3, #16]
 80083a6:	f003 0302 	and.w	r3, r3, #2
 80083aa:	2b02      	cmp	r3, #2
 80083ac:	d122      	bne.n	80083f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	68db      	ldr	r3, [r3, #12]
 80083b4:	f003 0302 	and.w	r3, r3, #2
 80083b8:	2b02      	cmp	r3, #2
 80083ba:	d11b      	bne.n	80083f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f06f 0202 	mvn.w	r2, #2
 80083c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2201      	movs	r2, #1
 80083ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	699b      	ldr	r3, [r3, #24]
 80083d2:	f003 0303 	and.w	r3, r3, #3
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d003      	beq.n	80083e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 f8ee 	bl	80085bc <HAL_TIM_IC_CaptureCallback>
 80083e0:	e005      	b.n	80083ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 f8e0 	bl	80085a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083e8:	6878      	ldr	r0, [r7, #4]
 80083ea:	f000 f8f1 	bl	80085d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	691b      	ldr	r3, [r3, #16]
 80083fa:	f003 0304 	and.w	r3, r3, #4
 80083fe:	2b04      	cmp	r3, #4
 8008400:	d122      	bne.n	8008448 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	68db      	ldr	r3, [r3, #12]
 8008408:	f003 0304 	and.w	r3, r3, #4
 800840c:	2b04      	cmp	r3, #4
 800840e:	d11b      	bne.n	8008448 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f06f 0204 	mvn.w	r2, #4
 8008418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2202      	movs	r2, #2
 800841e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800842a:	2b00      	cmp	r3, #0
 800842c:	d003      	beq.n	8008436 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 f8c4 	bl	80085bc <HAL_TIM_IC_CaptureCallback>
 8008434:	e005      	b.n	8008442 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 f8b6 	bl	80085a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f000 f8c7 	bl	80085d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	2200      	movs	r2, #0
 8008446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	691b      	ldr	r3, [r3, #16]
 800844e:	f003 0308 	and.w	r3, r3, #8
 8008452:	2b08      	cmp	r3, #8
 8008454:	d122      	bne.n	800849c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	68db      	ldr	r3, [r3, #12]
 800845c:	f003 0308 	and.w	r3, r3, #8
 8008460:	2b08      	cmp	r3, #8
 8008462:	d11b      	bne.n	800849c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f06f 0208 	mvn.w	r2, #8
 800846c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2204      	movs	r2, #4
 8008472:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	69db      	ldr	r3, [r3, #28]
 800847a:	f003 0303 	and.w	r3, r3, #3
 800847e:	2b00      	cmp	r3, #0
 8008480:	d003      	beq.n	800848a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 f89a 	bl	80085bc <HAL_TIM_IC_CaptureCallback>
 8008488:	e005      	b.n	8008496 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f000 f88c 	bl	80085a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f000 f89d 	bl	80085d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2200      	movs	r2, #0
 800849a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	691b      	ldr	r3, [r3, #16]
 80084a2:	f003 0310 	and.w	r3, r3, #16
 80084a6:	2b10      	cmp	r3, #16
 80084a8:	d122      	bne.n	80084f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	f003 0310 	and.w	r3, r3, #16
 80084b4:	2b10      	cmp	r3, #16
 80084b6:	d11b      	bne.n	80084f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f06f 0210 	mvn.w	r2, #16
 80084c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2208      	movs	r2, #8
 80084c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	69db      	ldr	r3, [r3, #28]
 80084ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d003      	beq.n	80084de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f000 f870 	bl	80085bc <HAL_TIM_IC_CaptureCallback>
 80084dc:	e005      	b.n	80084ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f000 f862 	bl	80085a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 f873 	bl	80085d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	691b      	ldr	r3, [r3, #16]
 80084f6:	f003 0301 	and.w	r3, r3, #1
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d10e      	bne.n	800851c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	68db      	ldr	r3, [r3, #12]
 8008504:	f003 0301 	and.w	r3, r3, #1
 8008508:	2b01      	cmp	r3, #1
 800850a:	d107      	bne.n	800851c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f06f 0201 	mvn.w	r2, #1
 8008514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f7f8 ff88 	bl	800142c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	691b      	ldr	r3, [r3, #16]
 8008522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008526:	2b80      	cmp	r3, #128	@ 0x80
 8008528:	d10e      	bne.n	8008548 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008534:	2b80      	cmp	r3, #128	@ 0x80
 8008536:	d107      	bne.n	8008548 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f000 f8e2 	bl	800870c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008552:	2b40      	cmp	r3, #64	@ 0x40
 8008554:	d10e      	bne.n	8008574 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	68db      	ldr	r3, [r3, #12]
 800855c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008560:	2b40      	cmp	r3, #64	@ 0x40
 8008562:	d107      	bne.n	8008574 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800856c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f000 f838 	bl	80085e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	691b      	ldr	r3, [r3, #16]
 800857a:	f003 0320 	and.w	r3, r3, #32
 800857e:	2b20      	cmp	r3, #32
 8008580:	d10e      	bne.n	80085a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	f003 0320 	and.w	r3, r3, #32
 800858c:	2b20      	cmp	r3, #32
 800858e:	d107      	bne.n	80085a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f06f 0220 	mvn.w	r2, #32
 8008598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 f8ac 	bl	80086f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80085a0:	bf00      	nop
 80085a2:	3708      	adds	r7, #8
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80085b0:	bf00      	nop
 80085b2:	370c      	adds	r7, #12
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80085c4:	bf00      	nop
 80085c6:	370c      	adds	r7, #12
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80085d8:	bf00      	nop
 80085da:	370c      	adds	r7, #12
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80085ec:	bf00      	nop
 80085ee:	370c      	adds	r7, #12
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b085      	sub	sp, #20
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	4a34      	ldr	r2, [pc, #208]	@ (80086dc <TIM_Base_SetConfig+0xe4>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d00f      	beq.n	8008630 <TIM_Base_SetConfig+0x38>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008616:	d00b      	beq.n	8008630 <TIM_Base_SetConfig+0x38>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	4a31      	ldr	r2, [pc, #196]	@ (80086e0 <TIM_Base_SetConfig+0xe8>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d007      	beq.n	8008630 <TIM_Base_SetConfig+0x38>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4a30      	ldr	r2, [pc, #192]	@ (80086e4 <TIM_Base_SetConfig+0xec>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d003      	beq.n	8008630 <TIM_Base_SetConfig+0x38>
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	4a2f      	ldr	r2, [pc, #188]	@ (80086e8 <TIM_Base_SetConfig+0xf0>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d108      	bne.n	8008642 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008636:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	68fa      	ldr	r2, [r7, #12]
 800863e:	4313      	orrs	r3, r2
 8008640:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4a25      	ldr	r2, [pc, #148]	@ (80086dc <TIM_Base_SetConfig+0xe4>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d01b      	beq.n	8008682 <TIM_Base_SetConfig+0x8a>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008650:	d017      	beq.n	8008682 <TIM_Base_SetConfig+0x8a>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a22      	ldr	r2, [pc, #136]	@ (80086e0 <TIM_Base_SetConfig+0xe8>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d013      	beq.n	8008682 <TIM_Base_SetConfig+0x8a>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a21      	ldr	r2, [pc, #132]	@ (80086e4 <TIM_Base_SetConfig+0xec>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d00f      	beq.n	8008682 <TIM_Base_SetConfig+0x8a>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a20      	ldr	r2, [pc, #128]	@ (80086e8 <TIM_Base_SetConfig+0xf0>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d00b      	beq.n	8008682 <TIM_Base_SetConfig+0x8a>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4a1f      	ldr	r2, [pc, #124]	@ (80086ec <TIM_Base_SetConfig+0xf4>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d007      	beq.n	8008682 <TIM_Base_SetConfig+0x8a>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a1e      	ldr	r2, [pc, #120]	@ (80086f0 <TIM_Base_SetConfig+0xf8>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d003      	beq.n	8008682 <TIM_Base_SetConfig+0x8a>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a1d      	ldr	r2, [pc, #116]	@ (80086f4 <TIM_Base_SetConfig+0xfc>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d108      	bne.n	8008694 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008688:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	68db      	ldr	r3, [r3, #12]
 800868e:	68fa      	ldr	r2, [r7, #12]
 8008690:	4313      	orrs	r3, r2
 8008692:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	695b      	ldr	r3, [r3, #20]
 800869e:	4313      	orrs	r3, r2
 80086a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	689a      	ldr	r2, [r3, #8]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	4a08      	ldr	r2, [pc, #32]	@ (80086dc <TIM_Base_SetConfig+0xe4>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d103      	bne.n	80086c8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	691a      	ldr	r2, [r3, #16]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	615a      	str	r2, [r3, #20]
}
 80086ce:	bf00      	nop
 80086d0:	3714      	adds	r7, #20
 80086d2:	46bd      	mov	sp, r7
 80086d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	40010000 	.word	0x40010000
 80086e0:	40000400 	.word	0x40000400
 80086e4:	40000800 	.word	0x40000800
 80086e8:	40000c00 	.word	0x40000c00
 80086ec:	40014000 	.word	0x40014000
 80086f0:	40014400 	.word	0x40014400
 80086f4:	40014800 	.word	0x40014800

080086f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80086f8:	b480      	push	{r7}
 80086fa:	b083      	sub	sp, #12
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008700:	bf00      	nop
 8008702:	370c      	adds	r7, #12
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr

0800870c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800870c:	b480      	push	{r7}
 800870e:	b083      	sub	sp, #12
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008714:	bf00      	nop
 8008716:	370c      	adds	r7, #12
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr

08008720 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b082      	sub	sp, #8
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d101      	bne.n	8008732 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	e0a0      	b.n	8008874 <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	699b      	ldr	r3, [r3, #24]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d02c      	beq.n	8008794 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a4f      	ldr	r2, [pc, #316]	@ (800887c <HAL_UART_Init+0x15c>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d00e      	beq.n	8008762 <HAL_UART_Init+0x42>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a4d      	ldr	r2, [pc, #308]	@ (8008880 <HAL_UART_Init+0x160>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d009      	beq.n	8008762 <HAL_UART_Init+0x42>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a4c      	ldr	r2, [pc, #304]	@ (8008884 <HAL_UART_Init+0x164>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d004      	beq.n	8008762 <HAL_UART_Init+0x42>
 8008758:	f240 1173 	movw	r1, #371	@ 0x173
 800875c:	484a      	ldr	r0, [pc, #296]	@ (8008888 <HAL_UART_Init+0x168>)
 800875e:	f7f8 fe7d 	bl	800145c <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	699b      	ldr	r3, [r3, #24]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d028      	beq.n	80087bc <HAL_UART_Init+0x9c>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	699b      	ldr	r3, [r3, #24]
 800876e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008772:	d023      	beq.n	80087bc <HAL_UART_Init+0x9c>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	699b      	ldr	r3, [r3, #24]
 8008778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800877c:	d01e      	beq.n	80087bc <HAL_UART_Init+0x9c>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	699b      	ldr	r3, [r3, #24]
 8008782:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008786:	d019      	beq.n	80087bc <HAL_UART_Init+0x9c>
 8008788:	f44f 71ba 	mov.w	r1, #372	@ 0x174
 800878c:	483e      	ldr	r0, [pc, #248]	@ (8008888 <HAL_UART_Init+0x168>)
 800878e:	f7f8 fe65 	bl	800145c <assert_failed>
 8008792:	e013      	b.n	80087bc <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a38      	ldr	r2, [pc, #224]	@ (800887c <HAL_UART_Init+0x15c>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d00e      	beq.n	80087bc <HAL_UART_Init+0x9c>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4a37      	ldr	r2, [pc, #220]	@ (8008880 <HAL_UART_Init+0x160>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d009      	beq.n	80087bc <HAL_UART_Init+0x9c>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a35      	ldr	r2, [pc, #212]	@ (8008884 <HAL_UART_Init+0x164>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d004      	beq.n	80087bc <HAL_UART_Init+0x9c>
 80087b2:	f44f 71bc 	mov.w	r1, #376	@ 0x178
 80087b6:	4834      	ldr	r0, [pc, #208]	@ (8008888 <HAL_UART_Init+0x168>)
 80087b8:	f7f8 fe50 	bl	800145c <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d009      	beq.n	80087d8 <HAL_UART_Init+0xb8>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	689b      	ldr	r3, [r3, #8]
 80087c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087cc:	d004      	beq.n	80087d8 <HAL_UART_Init+0xb8>
 80087ce:	f44f 71bd 	mov.w	r1, #378	@ 0x17a
 80087d2:	482d      	ldr	r0, [pc, #180]	@ (8008888 <HAL_UART_Init+0x168>)
 80087d4:	f7f8 fe42 	bl	800145c <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	69db      	ldr	r3, [r3, #28]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d009      	beq.n	80087f4 <HAL_UART_Init+0xd4>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	69db      	ldr	r3, [r3, #28]
 80087e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087e8:	d004      	beq.n	80087f4 <HAL_UART_Init+0xd4>
 80087ea:	f240 117b 	movw	r1, #379	@ 0x17b
 80087ee:	4826      	ldr	r0, [pc, #152]	@ (8008888 <HAL_UART_Init+0x168>)
 80087f0:	f7f8 fe34 	bl	800145c <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d106      	bne.n	800880e <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f7f9 f857 	bl	80018bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2224      	movs	r2, #36	@ 0x24
 8008812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	68da      	ldr	r2, [r3, #12]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008824:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f001 f848 	bl	80098bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	691a      	ldr	r2, [r3, #16]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800883a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	695a      	ldr	r2, [r3, #20]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800884a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	68da      	ldr	r2, [r3, #12]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800885a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2200      	movs	r2, #0
 8008860:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2220      	movs	r2, #32
 8008866:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2220      	movs	r2, #32
 800886e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8008872:	2300      	movs	r3, #0
}
 8008874:	4618      	mov	r0, r3
 8008876:	3708      	adds	r7, #8
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}
 800887c:	40011000 	.word	0x40011000
 8008880:	40004400 	.word	0x40004400
 8008884:	40011400 	.word	0x40011400
 8008888:	080137b0 	.word	0x080137b0

0800888c <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b082      	sub	sp, #8
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d101      	bne.n	800889e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800889a:	2301      	movs	r3, #1
 800889c:	e035      	b.n	800890a <HAL_UART_DeInit+0x7e>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4a1c      	ldr	r2, [pc, #112]	@ (8008914 <HAL_UART_DeInit+0x88>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d00e      	beq.n	80088c6 <HAL_UART_DeInit+0x3a>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a1a      	ldr	r2, [pc, #104]	@ (8008918 <HAL_UART_DeInit+0x8c>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d009      	beq.n	80088c6 <HAL_UART_DeInit+0x3a>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a19      	ldr	r2, [pc, #100]	@ (800891c <HAL_UART_DeInit+0x90>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d004      	beq.n	80088c6 <HAL_UART_DeInit+0x3a>
 80088bc:	f240 21a2 	movw	r1, #674	@ 0x2a2
 80088c0:	4817      	ldr	r0, [pc, #92]	@ (8008920 <HAL_UART_DeInit+0x94>)
 80088c2:	f7f8 fdcb 	bl	800145c <assert_failed>

  huart->gState = HAL_UART_STATE_BUSY;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2224      	movs	r2, #36	@ 0x24
 80088ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	68da      	ldr	r2, [r3, #12]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80088dc:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f7f9 f8a2 	bl	8001a28 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2200      	movs	r2, #0
 80088e8:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_RESET;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2200      	movs	r2, #0
 8008904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	3708      	adds	r7, #8
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}
 8008912:	bf00      	nop
 8008914:	40011000 	.word	0x40011000
 8008918:	40004400 	.word	0x40004400
 800891c:	40011400 	.word	0x40011400
 8008920:	080137b0 	.word	0x080137b0

08008924 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b08c      	sub	sp, #48	@ 0x30
 8008928:	af00      	add	r7, sp, #0
 800892a:	60f8      	str	r0, [r7, #12]
 800892c:	60b9      	str	r1, [r7, #8]
 800892e:	4613      	mov	r3, r2
 8008930:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008938:	b2db      	uxtb	r3, r3
 800893a:	2b20      	cmp	r3, #32
 800893c:	d165      	bne.n	8008a0a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d002      	beq.n	800894a <HAL_UART_Transmit_DMA+0x26>
 8008944:	88fb      	ldrh	r3, [r7, #6]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d101      	bne.n	800894e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	e05e      	b.n	8008a0c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008954:	2b01      	cmp	r3, #1
 8008956:	d101      	bne.n	800895c <HAL_UART_Transmit_DMA+0x38>
 8008958:	2302      	movs	r3, #2
 800895a:	e057      	b.n	8008a0c <HAL_UART_Transmit_DMA+0xe8>
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 8008964:	68ba      	ldr	r2, [r7, #8]
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	88fa      	ldrh	r2, [r7, #6]
 800896e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	88fa      	ldrh	r2, [r7, #6]
 8008974:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2200      	movs	r2, #0
 800897a:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2221      	movs	r2, #33	@ 0x21
 8008980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008988:	4a22      	ldr	r2, [pc, #136]	@ (8008a14 <HAL_UART_Transmit_DMA+0xf0>)
 800898a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008990:	4a21      	ldr	r2, [pc, #132]	@ (8008a18 <HAL_UART_Transmit_DMA+0xf4>)
 8008992:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008998:	4a20      	ldr	r2, [pc, #128]	@ (8008a1c <HAL_UART_Transmit_DMA+0xf8>)
 800899a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089a0:	2200      	movs	r2, #0
 80089a2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80089a4:	f107 0308 	add.w	r3, r7, #8
 80089a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80089ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b0:	6819      	ldr	r1, [r3, #0]
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	3304      	adds	r3, #4
 80089b8:	461a      	mov	r2, r3
 80089ba:	88fb      	ldrh	r3, [r7, #6]
 80089bc:	f7fa fa68 	bl	8002e90 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80089c8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2200      	movs	r2, #0
 80089ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	3314      	adds	r3, #20
 80089d8:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089da:	69bb      	ldr	r3, [r7, #24]
 80089dc:	e853 3f00 	ldrex	r3, [r3]
 80089e0:	617b      	str	r3, [r7, #20]
   return(result);
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	3314      	adds	r3, #20
 80089f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80089f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80089f4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f6:	6a39      	ldr	r1, [r7, #32]
 80089f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089fa:	e841 2300 	strex	r3, r2, [r1]
 80089fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a00:	69fb      	ldr	r3, [r7, #28]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d1e5      	bne.n	80089d2 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8008a06:	2300      	movs	r3, #0
 8008a08:	e000      	b.n	8008a0c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8008a0a:	2302      	movs	r3, #2
  }
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3730      	adds	r7, #48	@ 0x30
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}
 8008a14:	08009155 	.word	0x08009155
 8008a18:	080091ef 	.word	0x080091ef
 8008a1c:	08009367 	.word	0x08009367

08008a20 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b090      	sub	sp, #64	@ 0x40
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	695b      	ldr	r3, [r3, #20]
 8008a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a36:	2b80      	cmp	r3, #128	@ 0x80
 8008a38:	bf0c      	ite	eq
 8008a3a:	2301      	moveq	r3, #1
 8008a3c:	2300      	movne	r3, #0
 8008a3e:	b2db      	uxtb	r3, r3
 8008a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a48:	b2db      	uxtb	r3, r3
 8008a4a:	2b21      	cmp	r3, #33	@ 0x21
 8008a4c:	d128      	bne.n	8008aa0 <HAL_UART_DMAStop+0x80>
 8008a4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d025      	beq.n	8008aa0 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	3314      	adds	r3, #20
 8008a5a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a5e:	e853 3f00 	ldrex	r3, [r3]
 8008a62:	623b      	str	r3, [r7, #32]
   return(result);
 8008a64:	6a3b      	ldr	r3, [r7, #32]
 8008a66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	3314      	adds	r3, #20
 8008a72:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a74:	633a      	str	r2, [r7, #48]	@ 0x30
 8008a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a7c:	e841 2300 	strex	r3, r2, [r1]
 8008a80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d1e5      	bne.n	8008a54 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d004      	beq.n	8008a9a <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a94:	4618      	mov	r0, r3
 8008a96:	f7fa fa61 	bl	8002f5c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 fd4c 	bl	8009538 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	695b      	ldr	r3, [r3, #20]
 8008aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008aaa:	2b40      	cmp	r3, #64	@ 0x40
 8008aac:	bf0c      	ite	eq
 8008aae:	2301      	moveq	r3, #1
 8008ab0:	2300      	movne	r3, #0
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	2b22      	cmp	r3, #34	@ 0x22
 8008ac0:	d128      	bne.n	8008b14 <HAL_UART_DMAStop+0xf4>
 8008ac2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d025      	beq.n	8008b14 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	3314      	adds	r3, #20
 8008ace:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	e853 3f00 	ldrex	r3, [r3]
 8008ad6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ade:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	3314      	adds	r3, #20
 8008ae6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ae8:	61fa      	str	r2, [r7, #28]
 8008aea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aec:	69b9      	ldr	r1, [r7, #24]
 8008aee:	69fa      	ldr	r2, [r7, #28]
 8008af0:	e841 2300 	strex	r3, r2, [r1]
 8008af4:	617b      	str	r3, [r7, #20]
   return(result);
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d1e5      	bne.n	8008ac8 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d004      	beq.n	8008b0e <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f7fa fa27 	bl	8002f5c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 fd3a 	bl	8009588 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008b14:	2300      	movs	r3, #0
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3740      	adds	r7, #64	@ 0x40
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}

08008b1e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b08c      	sub	sp, #48	@ 0x30
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	60f8      	str	r0, [r7, #12]
 8008b26:	60b9      	str	r1, [r7, #8]
 8008b28:	4613      	mov	r3, r2
 8008b2a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008b32:	b2db      	uxtb	r3, r3
 8008b34:	2b20      	cmp	r3, #32
 8008b36:	d152      	bne.n	8008bde <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b38:	68bb      	ldr	r3, [r7, #8]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d002      	beq.n	8008b44 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008b3e:	88fb      	ldrh	r3, [r7, #6]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d101      	bne.n	8008b48 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008b44:	2301      	movs	r3, #1
 8008b46:	e04b      	b.n	8008be0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b4e:	2b01      	cmp	r3, #1
 8008b50:	d101      	bne.n	8008b56 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8008b52:	2302      	movs	r3, #2
 8008b54:	e044      	b.n	8008be0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2201      	movs	r2, #1
 8008b62:	631a      	str	r2, [r3, #48]	@ 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008b64:	88fb      	ldrh	r3, [r7, #6]
 8008b66:	461a      	mov	r2, r3
 8008b68:	68b9      	ldr	r1, [r7, #8]
 8008b6a:	68f8      	ldr	r0, [r7, #12]
 8008b6c:	f000 fc46 	bl	80093fc <UART_Start_Receive_DMA>
 8008b70:	4603      	mov	r3, r0
 8008b72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008b76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d12c      	bne.n	8008bd8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b82:	2b01      	cmp	r3, #1
 8008b84:	d125      	bne.n	8008bd2 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b86:	2300      	movs	r3, #0
 8008b88:	613b      	str	r3, [r7, #16]
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	613b      	str	r3, [r7, #16]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	685b      	ldr	r3, [r3, #4]
 8008b98:	613b      	str	r3, [r7, #16]
 8008b9a:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	330c      	adds	r3, #12
 8008ba2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba4:	69bb      	ldr	r3, [r7, #24]
 8008ba6:	e853 3f00 	ldrex	r3, [r3]
 8008baa:	617b      	str	r3, [r7, #20]
   return(result);
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	f043 0310 	orr.w	r3, r3, #16
 8008bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	330c      	adds	r3, #12
 8008bba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008bbc:	627a      	str	r2, [r7, #36]	@ 0x24
 8008bbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc0:	6a39      	ldr	r1, [r7, #32]
 8008bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bc4:	e841 2300 	strex	r3, r2, [r1]
 8008bc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bca:	69fb      	ldr	r3, [r7, #28]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d1e5      	bne.n	8008b9c <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8008bd0:	e002      	b.n	8008bd8 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008bd8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008bdc:	e000      	b.n	8008be0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8008bde:	2302      	movs	r3, #2
  }
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3730      	adds	r7, #48	@ 0x30
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b0ba      	sub	sp, #232	@ 0xe8
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	695b      	ldr	r3, [r3, #20]
 8008c0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008c14:	2300      	movs	r3, #0
 8008c16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c1e:	f003 030f 	and.w	r3, r3, #15
 8008c22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008c26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d10f      	bne.n	8008c4e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c32:	f003 0320 	and.w	r3, r3, #32
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d009      	beq.n	8008c4e <HAL_UART_IRQHandler+0x66>
 8008c3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c3e:	f003 0320 	and.w	r3, r3, #32
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d003      	beq.n	8008c4e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 fd7d 	bl	8009746 <UART_Receive_IT>
      return;
 8008c4c:	e256      	b.n	80090fc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008c4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	f000 80de 	beq.w	8008e14 <HAL_UART_IRQHandler+0x22c>
 8008c58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c5c:	f003 0301 	and.w	r3, r3, #1
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d106      	bne.n	8008c72 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c68:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	f000 80d1 	beq.w	8008e14 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c76:	f003 0301 	and.w	r3, r3, #1
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d00b      	beq.n	8008c96 <HAL_UART_IRQHandler+0xae>
 8008c7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d005      	beq.n	8008c96 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c8e:	f043 0201 	orr.w	r2, r3, #1
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c9a:	f003 0304 	and.w	r3, r3, #4
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00b      	beq.n	8008cba <HAL_UART_IRQHandler+0xd2>
 8008ca2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ca6:	f003 0301 	and.w	r3, r3, #1
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d005      	beq.n	8008cba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cb2:	f043 0202 	orr.w	r2, r3, #2
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cbe:	f003 0302 	and.w	r3, r3, #2
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00b      	beq.n	8008cde <HAL_UART_IRQHandler+0xf6>
 8008cc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cca:	f003 0301 	and.w	r3, r3, #1
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d005      	beq.n	8008cde <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cd6:	f043 0204 	orr.w	r2, r3, #4
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008cde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ce2:	f003 0308 	and.w	r3, r3, #8
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d011      	beq.n	8008d0e <HAL_UART_IRQHandler+0x126>
 8008cea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cee:	f003 0320 	and.w	r3, r3, #32
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d105      	bne.n	8008d02 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008cf6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cfa:	f003 0301 	and.w	r3, r3, #1
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d005      	beq.n	8008d0e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d06:	f043 0208 	orr.w	r2, r3, #8
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	f000 81ed 	beq.w	80090f2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d1c:	f003 0320 	and.w	r3, r3, #32
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d008      	beq.n	8008d36 <HAL_UART_IRQHandler+0x14e>
 8008d24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d28:	f003 0320 	and.w	r3, r3, #32
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d002      	beq.n	8008d36 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f000 fd08 	bl	8009746 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	695b      	ldr	r3, [r3, #20]
 8008d3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d40:	2b40      	cmp	r3, #64	@ 0x40
 8008d42:	bf0c      	ite	eq
 8008d44:	2301      	moveq	r3, #1
 8008d46:	2300      	movne	r3, #0
 8008d48:	b2db      	uxtb	r3, r3
 8008d4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d52:	f003 0308 	and.w	r3, r3, #8
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d103      	bne.n	8008d62 <HAL_UART_IRQHandler+0x17a>
 8008d5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d04f      	beq.n	8008e02 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f000 fc10 	bl	8009588 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	695b      	ldr	r3, [r3, #20]
 8008d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d72:	2b40      	cmp	r3, #64	@ 0x40
 8008d74:	d141      	bne.n	8008dfa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	3314      	adds	r3, #20
 8008d7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008d84:	e853 3f00 	ldrex	r3, [r3]
 8008d88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008d8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	3314      	adds	r3, #20
 8008d9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008da2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008da6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008daa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008dae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008db2:	e841 2300 	strex	r3, r2, [r1]
 8008db6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008dba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d1d9      	bne.n	8008d76 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d013      	beq.n	8008df2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dce:	4a7d      	ldr	r2, [pc, #500]	@ (8008fc4 <HAL_UART_IRQHandler+0x3dc>)
 8008dd0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f7fa f930 	bl	800303c <HAL_DMA_Abort_IT>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d016      	beq.n	8008e10 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008dec:	4610      	mov	r0, r2
 8008dee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008df0:	e00e      	b.n	8008e10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 f9a4 	bl	8009140 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008df8:	e00a      	b.n	8008e10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 f9a0 	bl	8009140 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e00:	e006      	b.n	8008e10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 f99c 	bl	8009140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8008e0e:	e170      	b.n	80090f2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e10:	bf00      	nop
    return;
 8008e12:	e16e      	b.n	80090f2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e18:	2b01      	cmp	r3, #1
 8008e1a:	f040 814a 	bne.w	80090b2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e22:	f003 0310 	and.w	r3, r3, #16
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	f000 8143 	beq.w	80090b2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008e2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e30:	f003 0310 	and.w	r3, r3, #16
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	f000 813c 	beq.w	80090b2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	60bb      	str	r3, [r7, #8]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	60bb      	str	r3, [r7, #8]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	60bb      	str	r3, [r7, #8]
 8008e4e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	695b      	ldr	r3, [r3, #20]
 8008e56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e5a:	2b40      	cmp	r3, #64	@ 0x40
 8008e5c:	f040 80b4 	bne.w	8008fc8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	685b      	ldr	r3, [r3, #4]
 8008e68:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008e6c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	f000 8140 	beq.w	80090f6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008e7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	f080 8139 	bcs.w	80090f6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e8a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e90:	69db      	ldr	r3, [r3, #28]
 8008e92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e96:	f000 8088 	beq.w	8008faa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	330c      	adds	r3, #12
 8008ea0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ea8:	e853 3f00 	ldrex	r3, [r3]
 8008eac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008eb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008eb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008eb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	330c      	adds	r3, #12
 8008ec2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008ec6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008eca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ece:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008ed2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008ed6:	e841 2300 	strex	r3, r2, [r1]
 8008eda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008ede:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1d9      	bne.n	8008e9a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	3314      	adds	r3, #20
 8008eec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ef0:	e853 3f00 	ldrex	r3, [r3]
 8008ef4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008ef6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ef8:	f023 0301 	bic.w	r3, r3, #1
 8008efc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	3314      	adds	r3, #20
 8008f06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008f0a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008f0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f10:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008f12:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008f16:	e841 2300 	strex	r3, r2, [r1]
 8008f1a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008f1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d1e1      	bne.n	8008ee6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	3314      	adds	r3, #20
 8008f28:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f2c:	e853 3f00 	ldrex	r3, [r3]
 8008f30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008f32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	3314      	adds	r3, #20
 8008f42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008f46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008f48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f4a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008f4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008f4e:	e841 2300 	strex	r3, r2, [r1]
 8008f52:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008f54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d1e3      	bne.n	8008f22 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2220      	movs	r2, #32
 8008f5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	330c      	adds	r3, #12
 8008f6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f72:	e853 3f00 	ldrex	r3, [r3]
 8008f76:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008f78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f7a:	f023 0310 	bic.w	r3, r3, #16
 8008f7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	330c      	adds	r3, #12
 8008f88:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008f8c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008f8e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008f92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008f94:	e841 2300 	strex	r3, r2, [r1]
 8008f98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008f9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d1e3      	bne.n	8008f68 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f7f9 ffd9 	bl	8002f5c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fb2:	b29b      	uxth	r3, r3
 8008fb4:	1ad3      	subs	r3, r2, r3
 8008fb6:	b29b      	uxth	r3, r3
 8008fb8:	4619      	mov	r1, r3
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f7f8 fd88 	bl	8001ad0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008fc0:	e099      	b.n	80090f6 <HAL_UART_IRQHandler+0x50e>
 8008fc2:	bf00      	nop
 8008fc4:	0800964f 	.word	0x0800964f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fd0:	b29b      	uxth	r3, r3
 8008fd2:	1ad3      	subs	r3, r2, r3
 8008fd4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008fdc:	b29b      	uxth	r3, r3
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	f000 808b 	beq.w	80090fa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008fe4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f000 8086 	beq.w	80090fa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	330c      	adds	r3, #12
 8008ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ff8:	e853 3f00 	ldrex	r3, [r3]
 8008ffc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009000:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009004:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	330c      	adds	r3, #12
 800900e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009012:	647a      	str	r2, [r7, #68]	@ 0x44
 8009014:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009016:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009018:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800901a:	e841 2300 	strex	r3, r2, [r1]
 800901e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009020:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009022:	2b00      	cmp	r3, #0
 8009024:	d1e3      	bne.n	8008fee <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	3314      	adds	r3, #20
 800902c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009030:	e853 3f00 	ldrex	r3, [r3]
 8009034:	623b      	str	r3, [r7, #32]
   return(result);
 8009036:	6a3b      	ldr	r3, [r7, #32]
 8009038:	f023 0301 	bic.w	r3, r3, #1
 800903c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	3314      	adds	r3, #20
 8009046:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800904a:	633a      	str	r2, [r7, #48]	@ 0x30
 800904c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800904e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009052:	e841 2300 	strex	r3, r2, [r1]
 8009056:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1e3      	bne.n	8009026 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2220      	movs	r2, #32
 8009062:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	330c      	adds	r3, #12
 8009072:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	e853 3f00 	ldrex	r3, [r3]
 800907a:	60fb      	str	r3, [r7, #12]
   return(result);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f023 0310 	bic.w	r3, r3, #16
 8009082:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	330c      	adds	r3, #12
 800908c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009090:	61fa      	str	r2, [r7, #28]
 8009092:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009094:	69b9      	ldr	r1, [r7, #24]
 8009096:	69fa      	ldr	r2, [r7, #28]
 8009098:	e841 2300 	strex	r3, r2, [r1]
 800909c:	617b      	str	r3, [r7, #20]
   return(result);
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d1e3      	bne.n	800906c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80090a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80090a8:	4619      	mov	r1, r3
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f7f8 fd10 	bl	8001ad0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80090b0:	e023      	b.n	80090fa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80090b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d009      	beq.n	80090d2 <HAL_UART_IRQHandler+0x4ea>
 80090be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d003      	beq.n	80090d2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f000 fad3 	bl	8009676 <UART_Transmit_IT>
    return;
 80090d0:	e014      	b.n	80090fc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80090d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d00e      	beq.n	80090fc <HAL_UART_IRQHandler+0x514>
 80090de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d008      	beq.n	80090fc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f000 fb13 	bl	8009716 <UART_EndTransmit_IT>
    return;
 80090f0:	e004      	b.n	80090fc <HAL_UART_IRQHandler+0x514>
    return;
 80090f2:	bf00      	nop
 80090f4:	e002      	b.n	80090fc <HAL_UART_IRQHandler+0x514>
      return;
 80090f6:	bf00      	nop
 80090f8:	e000      	b.n	80090fc <HAL_UART_IRQHandler+0x514>
      return;
 80090fa:	bf00      	nop
  }
}
 80090fc:	37e8      	adds	r7, #232	@ 0xe8
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}
 8009102:	bf00      	nop

08009104 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800910c:	bf00      	nop
 800910e:	370c      	adds	r7, #12
 8009110:	46bd      	mov	sp, r7
 8009112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009116:	4770      	bx	lr

08009118 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009118:	b480      	push	{r7}
 800911a:	b083      	sub	sp, #12
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009120:	bf00      	nop
 8009122:	370c      	adds	r7, #12
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009134:	bf00      	nop
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr

08009140 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009140:	b480      	push	{r7}
 8009142:	b083      	sub	sp, #12
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009148:	bf00      	nop
 800914a:	370c      	adds	r7, #12
 800914c:	46bd      	mov	sp, r7
 800914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009152:	4770      	bx	lr

08009154 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b090      	sub	sp, #64	@ 0x40
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009160:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800916c:	2b00      	cmp	r3, #0
 800916e:	d137      	bne.n	80091e0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009170:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009172:	2200      	movs	r2, #0
 8009174:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009176:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	3314      	adds	r3, #20
 800917c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009180:	e853 3f00 	ldrex	r3, [r3]
 8009184:	623b      	str	r3, [r7, #32]
   return(result);
 8009186:	6a3b      	ldr	r3, [r7, #32]
 8009188:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800918c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800918e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	3314      	adds	r3, #20
 8009194:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009196:	633a      	str	r2, [r7, #48]	@ 0x30
 8009198:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800919a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800919c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800919e:	e841 2300 	strex	r3, r2, [r1]
 80091a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80091a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d1e5      	bne.n	8009176 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	330c      	adds	r3, #12
 80091b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b2:	693b      	ldr	r3, [r7, #16]
 80091b4:	e853 3f00 	ldrex	r3, [r3]
 80091b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80091c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	330c      	adds	r3, #12
 80091c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80091ca:	61fa      	str	r2, [r7, #28]
 80091cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ce:	69b9      	ldr	r1, [r7, #24]
 80091d0:	69fa      	ldr	r2, [r7, #28]
 80091d2:	e841 2300 	strex	r3, r2, [r1]
 80091d6:	617b      	str	r3, [r7, #20]
   return(result);
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d1e5      	bne.n	80091aa <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80091de:	e002      	b.n	80091e6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80091e0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80091e2:	f7f8 fced 	bl	8001bc0 <HAL_UART_TxCpltCallback>
}
 80091e6:	bf00      	nop
 80091e8:	3740      	adds	r7, #64	@ 0x40
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}

080091ee <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80091ee:	b580      	push	{r7, lr}
 80091f0:	b084      	sub	sp, #16
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091fa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80091fc:	68f8      	ldr	r0, [r7, #12]
 80091fe:	f7ff ff81 	bl	8009104 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009202:	bf00      	nop
 8009204:	3710      	adds	r7, #16
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}

0800920a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800920a:	b580      	push	{r7, lr}
 800920c:	b09c      	sub	sp, #112	@ 0x70
 800920e:	af00      	add	r7, sp, #0
 8009210:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009216:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009222:	2b00      	cmp	r3, #0
 8009224:	d172      	bne.n	800930c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009226:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009228:	2200      	movs	r2, #0
 800922a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800922c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	330c      	adds	r3, #12
 8009232:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009234:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009236:	e853 3f00 	ldrex	r3, [r3]
 800923a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800923c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800923e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009242:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009244:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	330c      	adds	r3, #12
 800924a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800924c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800924e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009250:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009252:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009254:	e841 2300 	strex	r3, r2, [r1]
 8009258:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800925a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800925c:	2b00      	cmp	r3, #0
 800925e:	d1e5      	bne.n	800922c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009260:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	3314      	adds	r3, #20
 8009266:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800926a:	e853 3f00 	ldrex	r3, [r3]
 800926e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009272:	f023 0301 	bic.w	r3, r3, #1
 8009276:	667b      	str	r3, [r7, #100]	@ 0x64
 8009278:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	3314      	adds	r3, #20
 800927e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009280:	647a      	str	r2, [r7, #68]	@ 0x44
 8009282:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009284:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009286:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009288:	e841 2300 	strex	r3, r2, [r1]
 800928c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800928e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009290:	2b00      	cmp	r3, #0
 8009292:	d1e5      	bne.n	8009260 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009294:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	3314      	adds	r3, #20
 800929a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800929c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800929e:	e853 3f00 	ldrex	r3, [r3]
 80092a2:	623b      	str	r3, [r7, #32]
   return(result);
 80092a4:	6a3b      	ldr	r3, [r7, #32]
 80092a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80092ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	3314      	adds	r3, #20
 80092b2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80092b4:	633a      	str	r2, [r7, #48]	@ 0x30
 80092b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092bc:	e841 2300 	strex	r3, r2, [r1]
 80092c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d1e5      	bne.n	8009294 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80092c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092ca:	2220      	movs	r2, #32
 80092cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d119      	bne.n	800930c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	330c      	adds	r3, #12
 80092de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	e853 3f00 	ldrex	r3, [r3]
 80092e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f023 0310 	bic.w	r3, r3, #16
 80092ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80092f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	330c      	adds	r3, #12
 80092f6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80092f8:	61fa      	str	r2, [r7, #28]
 80092fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092fc:	69b9      	ldr	r1, [r7, #24]
 80092fe:	69fa      	ldr	r2, [r7, #28]
 8009300:	e841 2300 	strex	r3, r2, [r1]
 8009304:	617b      	str	r3, [r7, #20]
   return(result);
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1e5      	bne.n	80092d8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800930c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800930e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009310:	2b01      	cmp	r3, #1
 8009312:	d106      	bne.n	8009322 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009314:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009316:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009318:	4619      	mov	r1, r3
 800931a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800931c:	f7f8 fbd8 	bl	8001ad0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009320:	e002      	b.n	8009328 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009322:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009324:	f7ff fef8 	bl	8009118 <HAL_UART_RxCpltCallback>
}
 8009328:	bf00      	nop
 800932a:	3770      	adds	r7, #112	@ 0x70
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b084      	sub	sp, #16
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800933c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009342:	2b01      	cmp	r3, #1
 8009344:	d108      	bne.n	8009358 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800934a:	085b      	lsrs	r3, r3, #1
 800934c:	b29b      	uxth	r3, r3
 800934e:	4619      	mov	r1, r3
 8009350:	68f8      	ldr	r0, [r7, #12]
 8009352:	f7f8 fbbd 	bl	8001ad0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009356:	e002      	b.n	800935e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009358:	68f8      	ldr	r0, [r7, #12]
 800935a:	f7ff fee7 	bl	800912c <HAL_UART_RxHalfCpltCallback>
}
 800935e:	bf00      	nop
 8009360:	3710      	adds	r7, #16
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}

08009366 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009366:	b580      	push	{r7, lr}
 8009368:	b084      	sub	sp, #16
 800936a:	af00      	add	r7, sp, #0
 800936c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800936e:	2300      	movs	r3, #0
 8009370:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009376:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	695b      	ldr	r3, [r3, #20]
 800937e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009382:	2b80      	cmp	r3, #128	@ 0x80
 8009384:	bf0c      	ite	eq
 8009386:	2301      	moveq	r3, #1
 8009388:	2300      	movne	r3, #0
 800938a:	b2db      	uxtb	r3, r3
 800938c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009394:	b2db      	uxtb	r3, r3
 8009396:	2b21      	cmp	r3, #33	@ 0x21
 8009398:	d108      	bne.n	80093ac <UART_DMAError+0x46>
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d005      	beq.n	80093ac <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	2200      	movs	r2, #0
 80093a4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80093a6:	68b8      	ldr	r0, [r7, #8]
 80093a8:	f000 f8c6 	bl	8009538 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	695b      	ldr	r3, [r3, #20]
 80093b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80093b6:	2b40      	cmp	r3, #64	@ 0x40
 80093b8:	bf0c      	ite	eq
 80093ba:	2301      	moveq	r3, #1
 80093bc:	2300      	movne	r3, #0
 80093be:	b2db      	uxtb	r3, r3
 80093c0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	2b22      	cmp	r3, #34	@ 0x22
 80093cc:	d108      	bne.n	80093e0 <UART_DMAError+0x7a>
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d005      	beq.n	80093e0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	2200      	movs	r2, #0
 80093d8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80093da:	68b8      	ldr	r0, [r7, #8]
 80093dc:	f000 f8d4 	bl	8009588 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093e4:	f043 0210 	orr.w	r2, r3, #16
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80093ec:	68b8      	ldr	r0, [r7, #8]
 80093ee:	f7ff fea7 	bl	8009140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80093f2:	bf00      	nop
 80093f4:	3710      	adds	r7, #16
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
	...

080093fc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b098      	sub	sp, #96	@ 0x60
 8009400:	af00      	add	r7, sp, #0
 8009402:	60f8      	str	r0, [r7, #12]
 8009404:	60b9      	str	r1, [r7, #8]
 8009406:	4613      	mov	r3, r2
 8009408:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800940a:	68ba      	ldr	r2, [r7, #8]
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	88fa      	ldrh	r2, [r7, #6]
 8009414:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	2200      	movs	r2, #0
 800941a:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2222      	movs	r2, #34	@ 0x22
 8009420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009428:	4a40      	ldr	r2, [pc, #256]	@ (800952c <UART_Start_Receive_DMA+0x130>)
 800942a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009430:	4a3f      	ldr	r2, [pc, #252]	@ (8009530 <UART_Start_Receive_DMA+0x134>)
 8009432:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009438:	4a3e      	ldr	r2, [pc, #248]	@ (8009534 <UART_Start_Receive_DMA+0x138>)
 800943a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009440:	2200      	movs	r2, #0
 8009442:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009444:	f107 0308 	add.w	r3, r7, #8
 8009448:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	3304      	adds	r3, #4
 8009454:	4619      	mov	r1, r3
 8009456:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	88fb      	ldrh	r3, [r7, #6]
 800945c:	f7f9 fd18 	bl	8002e90 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009460:	2300      	movs	r3, #0
 8009462:	613b      	str	r3, [r7, #16]
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	613b      	str	r3, [r7, #16]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	613b      	str	r3, [r7, #16]
 8009474:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2200      	movs	r2, #0
 800947a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	691b      	ldr	r3, [r3, #16]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d019      	beq.n	80094ba <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	330c      	adds	r3, #12
 800948c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009490:	e853 3f00 	ldrex	r3, [r3]
 8009494:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009496:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009498:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800949c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	330c      	adds	r3, #12
 80094a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094a6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80094a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094aa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80094ac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80094ae:	e841 2300 	strex	r3, r2, [r1]
 80094b2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80094b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d1e5      	bne.n	8009486 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	3314      	adds	r3, #20
 80094c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c4:	e853 3f00 	ldrex	r3, [r3]
 80094c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80094ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094cc:	f043 0301 	orr.w	r3, r3, #1
 80094d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	3314      	adds	r3, #20
 80094d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80094da:	63ba      	str	r2, [r7, #56]	@ 0x38
 80094dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094de:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80094e0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80094e2:	e841 2300 	strex	r3, r2, [r1]
 80094e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80094e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d1e5      	bne.n	80094ba <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	3314      	adds	r3, #20
 80094f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094f6:	69bb      	ldr	r3, [r7, #24]
 80094f8:	e853 3f00 	ldrex	r3, [r3]
 80094fc:	617b      	str	r3, [r7, #20]
   return(result);
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009504:	653b      	str	r3, [r7, #80]	@ 0x50
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	3314      	adds	r3, #20
 800950c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800950e:	627a      	str	r2, [r7, #36]	@ 0x24
 8009510:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009512:	6a39      	ldr	r1, [r7, #32]
 8009514:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009516:	e841 2300 	strex	r3, r2, [r1]
 800951a:	61fb      	str	r3, [r7, #28]
   return(result);
 800951c:	69fb      	ldr	r3, [r7, #28]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d1e5      	bne.n	80094ee <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8009522:	2300      	movs	r3, #0
}
 8009524:	4618      	mov	r0, r3
 8009526:	3760      	adds	r7, #96	@ 0x60
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}
 800952c:	0800920b 	.word	0x0800920b
 8009530:	08009331 	.word	0x08009331
 8009534:	08009367 	.word	0x08009367

08009538 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009538:	b480      	push	{r7}
 800953a:	b089      	sub	sp, #36	@ 0x24
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	330c      	adds	r3, #12
 8009546:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	e853 3f00 	ldrex	r3, [r3]
 800954e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009556:	61fb      	str	r3, [r7, #28]
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	330c      	adds	r3, #12
 800955e:	69fa      	ldr	r2, [r7, #28]
 8009560:	61ba      	str	r2, [r7, #24]
 8009562:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009564:	6979      	ldr	r1, [r7, #20]
 8009566:	69ba      	ldr	r2, [r7, #24]
 8009568:	e841 2300 	strex	r3, r2, [r1]
 800956c:	613b      	str	r3, [r7, #16]
   return(result);
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d1e5      	bne.n	8009540 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2220      	movs	r2, #32
 8009578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 800957c:	bf00      	nop
 800957e:	3724      	adds	r7, #36	@ 0x24
 8009580:	46bd      	mov	sp, r7
 8009582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009586:	4770      	bx	lr

08009588 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009588:	b480      	push	{r7}
 800958a:	b095      	sub	sp, #84	@ 0x54
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	330c      	adds	r3, #12
 8009596:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800959a:	e853 3f00 	ldrex	r3, [r3]
 800959e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80095a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	330c      	adds	r3, #12
 80095ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80095b0:	643a      	str	r2, [r7, #64]	@ 0x40
 80095b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095b8:	e841 2300 	strex	r3, r2, [r1]
 80095bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d1e5      	bne.n	8009590 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	3314      	adds	r3, #20
 80095ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095cc:	6a3b      	ldr	r3, [r7, #32]
 80095ce:	e853 3f00 	ldrex	r3, [r3]
 80095d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80095d4:	69fb      	ldr	r3, [r7, #28]
 80095d6:	f023 0301 	bic.w	r3, r3, #1
 80095da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	3314      	adds	r3, #20
 80095e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80095e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80095ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095ec:	e841 2300 	strex	r3, r2, [r1]
 80095f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80095f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d1e5      	bne.n	80095c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095fc:	2b01      	cmp	r3, #1
 80095fe:	d119      	bne.n	8009634 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	330c      	adds	r3, #12
 8009606:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	e853 3f00 	ldrex	r3, [r3]
 800960e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	f023 0310 	bic.w	r3, r3, #16
 8009616:	647b      	str	r3, [r7, #68]	@ 0x44
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	330c      	adds	r3, #12
 800961e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009620:	61ba      	str	r2, [r7, #24]
 8009622:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009624:	6979      	ldr	r1, [r7, #20]
 8009626:	69ba      	ldr	r2, [r7, #24]
 8009628:	e841 2300 	strex	r3, r2, [r1]
 800962c:	613b      	str	r3, [r7, #16]
   return(result);
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d1e5      	bne.n	8009600 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2220      	movs	r2, #32
 8009638:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009642:	bf00      	nop
 8009644:	3754      	adds	r7, #84	@ 0x54
 8009646:	46bd      	mov	sp, r7
 8009648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964c:	4770      	bx	lr

0800964e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800964e:	b580      	push	{r7, lr}
 8009650:	b084      	sub	sp, #16
 8009652:	af00      	add	r7, sp, #0
 8009654:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800965a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	2200      	movs	r2, #0
 8009660:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	2200      	movs	r2, #0
 8009666:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009668:	68f8      	ldr	r0, [r7, #12]
 800966a:	f7ff fd69 	bl	8009140 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800966e:	bf00      	nop
 8009670:	3710      	adds	r7, #16
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}

08009676 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009676:	b480      	push	{r7}
 8009678:	b085      	sub	sp, #20
 800967a:	af00      	add	r7, sp, #0
 800967c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009684:	b2db      	uxtb	r3, r3
 8009686:	2b21      	cmp	r3, #33	@ 0x21
 8009688:	d13e      	bne.n	8009708 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	689b      	ldr	r3, [r3, #8]
 800968e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009692:	d114      	bne.n	80096be <UART_Transmit_IT+0x48>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	691b      	ldr	r3, [r3, #16]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d110      	bne.n	80096be <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	6a1b      	ldr	r3, [r3, #32]
 80096a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	881b      	ldrh	r3, [r3, #0]
 80096a6:	461a      	mov	r2, r3
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80096b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6a1b      	ldr	r3, [r3, #32]
 80096b6:	1c9a      	adds	r2, r3, #2
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	621a      	str	r2, [r3, #32]
 80096bc:	e008      	b.n	80096d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6a1b      	ldr	r3, [r3, #32]
 80096c2:	1c59      	adds	r1, r3, #1
 80096c4:	687a      	ldr	r2, [r7, #4]
 80096c6:	6211      	str	r1, [r2, #32]
 80096c8:	781a      	ldrb	r2, [r3, #0]
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80096d4:	b29b      	uxth	r3, r3
 80096d6:	3b01      	subs	r3, #1
 80096d8:	b29b      	uxth	r3, r3
 80096da:	687a      	ldr	r2, [r7, #4]
 80096dc:	4619      	mov	r1, r3
 80096de:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d10f      	bne.n	8009704 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	68da      	ldr	r2, [r3, #12]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80096f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	68da      	ldr	r2, [r3, #12]
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009702:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009704:	2300      	movs	r3, #0
 8009706:	e000      	b.n	800970a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009708:	2302      	movs	r3, #2
  }
}
 800970a:	4618      	mov	r0, r3
 800970c:	3714      	adds	r7, #20
 800970e:	46bd      	mov	sp, r7
 8009710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009714:	4770      	bx	lr

08009716 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b082      	sub	sp, #8
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	68da      	ldr	r2, [r3, #12]
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800972c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	2220      	movs	r2, #32
 8009732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f7f8 fa42 	bl	8001bc0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800973c:	2300      	movs	r3, #0
}
 800973e:	4618      	mov	r0, r3
 8009740:	3708      	adds	r7, #8
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}

08009746 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009746:	b580      	push	{r7, lr}
 8009748:	b08c      	sub	sp, #48	@ 0x30
 800974a:	af00      	add	r7, sp, #0
 800974c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009754:	b2db      	uxtb	r3, r3
 8009756:	2b22      	cmp	r3, #34	@ 0x22
 8009758:	f040 80ab 	bne.w	80098b2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	689b      	ldr	r3, [r3, #8]
 8009760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009764:	d117      	bne.n	8009796 <UART_Receive_IT+0x50>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	691b      	ldr	r3, [r3, #16]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d113      	bne.n	8009796 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800976e:	2300      	movs	r3, #0
 8009770:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009776:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	b29b      	uxth	r3, r3
 8009780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009784:	b29a      	uxth	r2, r3
 8009786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009788:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800978e:	1c9a      	adds	r2, r3, #2
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	629a      	str	r2, [r3, #40]	@ 0x28
 8009794:	e026      	b.n	80097e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800979a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800979c:	2300      	movs	r3, #0
 800979e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	689b      	ldr	r3, [r3, #8]
 80097a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80097a8:	d007      	beq.n	80097ba <UART_Receive_IT+0x74>
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	689b      	ldr	r3, [r3, #8]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d10a      	bne.n	80097c8 <UART_Receive_IT+0x82>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	691b      	ldr	r3, [r3, #16]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d106      	bne.n	80097c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	685b      	ldr	r3, [r3, #4]
 80097c0:	b2da      	uxtb	r2, r3
 80097c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097c4:	701a      	strb	r2, [r3, #0]
 80097c6:	e008      	b.n	80097da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	685b      	ldr	r3, [r3, #4]
 80097ce:	b2db      	uxtb	r3, r3
 80097d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80097d4:	b2da      	uxtb	r2, r3
 80097d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097de:	1c5a      	adds	r2, r3, #1
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	3b01      	subs	r3, #1
 80097ec:	b29b      	uxth	r3, r3
 80097ee:	687a      	ldr	r2, [r7, #4]
 80097f0:	4619      	mov	r1, r3
 80097f2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d15a      	bne.n	80098ae <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	68da      	ldr	r2, [r3, #12]
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f022 0220 	bic.w	r2, r2, #32
 8009806:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	68da      	ldr	r2, [r3, #12]
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009816:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	695a      	ldr	r2, [r3, #20]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f022 0201 	bic.w	r2, r2, #1
 8009826:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2220      	movs	r2, #32
 800982c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009834:	2b01      	cmp	r3, #1
 8009836:	d135      	bne.n	80098a4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2200      	movs	r2, #0
 800983c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	330c      	adds	r3, #12
 8009844:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	e853 3f00 	ldrex	r3, [r3]
 800984c:	613b      	str	r3, [r7, #16]
   return(result);
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	f023 0310 	bic.w	r3, r3, #16
 8009854:	627b      	str	r3, [r7, #36]	@ 0x24
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	330c      	adds	r3, #12
 800985c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800985e:	623a      	str	r2, [r7, #32]
 8009860:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009862:	69f9      	ldr	r1, [r7, #28]
 8009864:	6a3a      	ldr	r2, [r7, #32]
 8009866:	e841 2300 	strex	r3, r2, [r1]
 800986a:	61bb      	str	r3, [r7, #24]
   return(result);
 800986c:	69bb      	ldr	r3, [r7, #24]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d1e5      	bne.n	800983e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f003 0310 	and.w	r3, r3, #16
 800987c:	2b10      	cmp	r3, #16
 800987e:	d10a      	bne.n	8009896 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009880:	2300      	movs	r3, #0
 8009882:	60fb      	str	r3, [r7, #12]
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	60fb      	str	r3, [r7, #12]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	685b      	ldr	r3, [r3, #4]
 8009892:	60fb      	str	r3, [r7, #12]
 8009894:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800989a:	4619      	mov	r1, r3
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f7f8 f917 	bl	8001ad0 <HAL_UARTEx_RxEventCallback>
 80098a2:	e002      	b.n	80098aa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f7ff fc37 	bl	8009118 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80098aa:	2300      	movs	r3, #0
 80098ac:	e002      	b.n	80098b4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80098ae:	2300      	movs	r3, #0
 80098b0:	e000      	b.n	80098b4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80098b2:	2302      	movs	r3, #2
  }
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3730      	adds	r7, #48	@ 0x30
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80098bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80098c0:	b0c0      	sub	sp, #256	@ 0x100
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80098c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098cc:	685a      	ldr	r2, [r3, #4]
 80098ce:	4bcf      	ldr	r3, [pc, #828]	@ (8009c0c <UART_SetConfig+0x350>)
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d904      	bls.n	80098de <UART_SetConfig+0x22>
 80098d4:	f640 6161 	movw	r1, #3681	@ 0xe61
 80098d8:	48cd      	ldr	r0, [pc, #820]	@ (8009c10 <UART_SetConfig+0x354>)
 80098da:	f7f7 fdbf 	bl	800145c <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80098de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098e2:	68db      	ldr	r3, [r3, #12]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00a      	beq.n	80098fe <UART_SetConfig+0x42>
 80098e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098ec:	68db      	ldr	r3, [r3, #12]
 80098ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80098f2:	d004      	beq.n	80098fe <UART_SetConfig+0x42>
 80098f4:	f640 6162 	movw	r1, #3682	@ 0xe62
 80098f8:	48c5      	ldr	r0, [pc, #788]	@ (8009c10 <UART_SetConfig+0x354>)
 80098fa:	f7f7 fdaf 	bl	800145c <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80098fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009902:	691b      	ldr	r3, [r3, #16]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d010      	beq.n	800992a <UART_SetConfig+0x6e>
 8009908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800990c:	691b      	ldr	r3, [r3, #16]
 800990e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009912:	d00a      	beq.n	800992a <UART_SetConfig+0x6e>
 8009914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009918:	691b      	ldr	r3, [r3, #16]
 800991a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800991e:	d004      	beq.n	800992a <UART_SetConfig+0x6e>
 8009920:	f640 6163 	movw	r1, #3683	@ 0xe63
 8009924:	48ba      	ldr	r0, [pc, #744]	@ (8009c10 <UART_SetConfig+0x354>)
 8009926:	f7f7 fd99 	bl	800145c <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800992a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800992e:	695a      	ldr	r2, [r3, #20]
 8009930:	f64f 73f3 	movw	r3, #65523	@ 0xfff3
 8009934:	4013      	ands	r3, r2
 8009936:	2b00      	cmp	r3, #0
 8009938:	d104      	bne.n	8009944 <UART_SetConfig+0x88>
 800993a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800993e:	695b      	ldr	r3, [r3, #20]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d104      	bne.n	800994e <UART_SetConfig+0x92>
 8009944:	f640 6164 	movw	r1, #3684	@ 0xe64
 8009948:	48b1      	ldr	r0, [pc, #708]	@ (8009c10 <UART_SetConfig+0x354>)
 800994a:	f7f7 fd87 	bl	800145c <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800994e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	691b      	ldr	r3, [r3, #16]
 8009956:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800995a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800995e:	68d9      	ldr	r1, [r3, #12]
 8009960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009964:	681a      	ldr	r2, [r3, #0]
 8009966:	ea40 0301 	orr.w	r3, r0, r1
 800996a:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800996c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009970:	689a      	ldr	r2, [r3, #8]
 8009972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009976:	691b      	ldr	r3, [r3, #16]
 8009978:	431a      	orrs	r2, r3
 800997a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800997e:	695b      	ldr	r3, [r3, #20]
 8009980:	431a      	orrs	r2, r3
 8009982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009986:	69db      	ldr	r3, [r3, #28]
 8009988:	4313      	orrs	r3, r2
 800998a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800998e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	68db      	ldr	r3, [r3, #12]
 8009996:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800999a:	f021 010c 	bic.w	r1, r1, #12
 800999e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80099a8:	430b      	orrs	r3, r1
 80099aa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80099ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	695b      	ldr	r3, [r3, #20]
 80099b4:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80099b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099bc:	6999      	ldr	r1, [r3, #24]
 80099be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099c2:	681a      	ldr	r2, [r3, #0]
 80099c4:	ea40 0301 	orr.w	r3, r0, r1
 80099c8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80099ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099ce:	681a      	ldr	r2, [r3, #0]
 80099d0:	4b90      	ldr	r3, [pc, #576]	@ (8009c14 <UART_SetConfig+0x358>)
 80099d2:	429a      	cmp	r2, r3
 80099d4:	d005      	beq.n	80099e2 <UART_SetConfig+0x126>
 80099d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099da:	681a      	ldr	r2, [r3, #0]
 80099dc:	4b8e      	ldr	r3, [pc, #568]	@ (8009c18 <UART_SetConfig+0x35c>)
 80099de:	429a      	cmp	r2, r3
 80099e0:	d104      	bne.n	80099ec <UART_SetConfig+0x130>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80099e2:	f7fd ff79 	bl	80078d8 <HAL_RCC_GetPCLK2Freq>
 80099e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80099ea:	e003      	b.n	80099f4 <UART_SetConfig+0x138>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80099ec:	f7fd ff60 	bl	80078b0 <HAL_RCC_GetPCLK1Freq>
 80099f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80099f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099f8:	69db      	ldr	r3, [r3, #28]
 80099fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80099fe:	f040 810f 	bne.w	8009c20 <UART_SetConfig+0x364>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009a02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a06:	2200      	movs	r2, #0
 8009a08:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009a0c:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009a10:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009a14:	4622      	mov	r2, r4
 8009a16:	462b      	mov	r3, r5
 8009a18:	1891      	adds	r1, r2, r2
 8009a1a:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009a1c:	415b      	adcs	r3, r3
 8009a1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009a20:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009a24:	4621      	mov	r1, r4
 8009a26:	eb12 0801 	adds.w	r8, r2, r1
 8009a2a:	4629      	mov	r1, r5
 8009a2c:	eb43 0901 	adc.w	r9, r3, r1
 8009a30:	f04f 0200 	mov.w	r2, #0
 8009a34:	f04f 0300 	mov.w	r3, #0
 8009a38:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009a3c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009a40:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009a44:	4690      	mov	r8, r2
 8009a46:	4699      	mov	r9, r3
 8009a48:	4623      	mov	r3, r4
 8009a4a:	eb18 0303 	adds.w	r3, r8, r3
 8009a4e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009a52:	462b      	mov	r3, r5
 8009a54:	eb49 0303 	adc.w	r3, r9, r3
 8009a58:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a60:	685b      	ldr	r3, [r3, #4]
 8009a62:	2200      	movs	r2, #0
 8009a64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009a68:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009a6c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009a70:	460b      	mov	r3, r1
 8009a72:	18db      	adds	r3, r3, r3
 8009a74:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a76:	4613      	mov	r3, r2
 8009a78:	eb42 0303 	adc.w	r3, r2, r3
 8009a7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8009a7e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009a82:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009a86:	f7f6 fc03 	bl	8000290 <__aeabi_uldivmod>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	460b      	mov	r3, r1
 8009a8e:	4b63      	ldr	r3, [pc, #396]	@ (8009c1c <UART_SetConfig+0x360>)
 8009a90:	fba3 2302 	umull	r2, r3, r3, r2
 8009a94:	095b      	lsrs	r3, r3, #5
 8009a96:	011c      	lsls	r4, r3, #4
 8009a98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009aa2:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009aa6:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009aaa:	4642      	mov	r2, r8
 8009aac:	464b      	mov	r3, r9
 8009aae:	1891      	adds	r1, r2, r2
 8009ab0:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009ab2:	415b      	adcs	r3, r3
 8009ab4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ab6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009aba:	4641      	mov	r1, r8
 8009abc:	eb12 0a01 	adds.w	sl, r2, r1
 8009ac0:	4649      	mov	r1, r9
 8009ac2:	eb43 0b01 	adc.w	fp, r3, r1
 8009ac6:	f04f 0200 	mov.w	r2, #0
 8009aca:	f04f 0300 	mov.w	r3, #0
 8009ace:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009ad2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009ad6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009ada:	4692      	mov	sl, r2
 8009adc:	469b      	mov	fp, r3
 8009ade:	4643      	mov	r3, r8
 8009ae0:	eb1a 0303 	adds.w	r3, sl, r3
 8009ae4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009ae8:	464b      	mov	r3, r9
 8009aea:	eb4b 0303 	adc.w	r3, fp, r3
 8009aee:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	2200      	movs	r2, #0
 8009afa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009afe:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009b02:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009b06:	460b      	mov	r3, r1
 8009b08:	18db      	adds	r3, r3, r3
 8009b0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b0c:	4613      	mov	r3, r2
 8009b0e:	eb42 0303 	adc.w	r3, r2, r3
 8009b12:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b14:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009b18:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009b1c:	f7f6 fbb8 	bl	8000290 <__aeabi_uldivmod>
 8009b20:	4602      	mov	r2, r0
 8009b22:	460b      	mov	r3, r1
 8009b24:	4611      	mov	r1, r2
 8009b26:	4b3d      	ldr	r3, [pc, #244]	@ (8009c1c <UART_SetConfig+0x360>)
 8009b28:	fba3 2301 	umull	r2, r3, r3, r1
 8009b2c:	095b      	lsrs	r3, r3, #5
 8009b2e:	2264      	movs	r2, #100	@ 0x64
 8009b30:	fb02 f303 	mul.w	r3, r2, r3
 8009b34:	1acb      	subs	r3, r1, r3
 8009b36:	00db      	lsls	r3, r3, #3
 8009b38:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009b3c:	4b37      	ldr	r3, [pc, #220]	@ (8009c1c <UART_SetConfig+0x360>)
 8009b3e:	fba3 2302 	umull	r2, r3, r3, r2
 8009b42:	095b      	lsrs	r3, r3, #5
 8009b44:	005b      	lsls	r3, r3, #1
 8009b46:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009b4a:	441c      	add	r4, r3
 8009b4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b50:	2200      	movs	r2, #0
 8009b52:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009b56:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009b5a:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009b5e:	4642      	mov	r2, r8
 8009b60:	464b      	mov	r3, r9
 8009b62:	1891      	adds	r1, r2, r2
 8009b64:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009b66:	415b      	adcs	r3, r3
 8009b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b6a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009b6e:	4641      	mov	r1, r8
 8009b70:	1851      	adds	r1, r2, r1
 8009b72:	6339      	str	r1, [r7, #48]	@ 0x30
 8009b74:	4649      	mov	r1, r9
 8009b76:	414b      	adcs	r3, r1
 8009b78:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b7a:	f04f 0200 	mov.w	r2, #0
 8009b7e:	f04f 0300 	mov.w	r3, #0
 8009b82:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009b86:	4659      	mov	r1, fp
 8009b88:	00cb      	lsls	r3, r1, #3
 8009b8a:	4651      	mov	r1, sl
 8009b8c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009b90:	4651      	mov	r1, sl
 8009b92:	00ca      	lsls	r2, r1, #3
 8009b94:	4610      	mov	r0, r2
 8009b96:	4619      	mov	r1, r3
 8009b98:	4603      	mov	r3, r0
 8009b9a:	4642      	mov	r2, r8
 8009b9c:	189b      	adds	r3, r3, r2
 8009b9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009ba2:	464b      	mov	r3, r9
 8009ba4:	460a      	mov	r2, r1
 8009ba6:	eb42 0303 	adc.w	r3, r2, r3
 8009baa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009bba:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009bbe:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	18db      	adds	r3, r3, r3
 8009bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009bc8:	4613      	mov	r3, r2
 8009bca:	eb42 0303 	adc.w	r3, r2, r3
 8009bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009bd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009bd4:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009bd8:	f7f6 fb5a 	bl	8000290 <__aeabi_uldivmod>
 8009bdc:	4602      	mov	r2, r0
 8009bde:	460b      	mov	r3, r1
 8009be0:	4b0e      	ldr	r3, [pc, #56]	@ (8009c1c <UART_SetConfig+0x360>)
 8009be2:	fba3 1302 	umull	r1, r3, r3, r2
 8009be6:	095b      	lsrs	r3, r3, #5
 8009be8:	2164      	movs	r1, #100	@ 0x64
 8009bea:	fb01 f303 	mul.w	r3, r1, r3
 8009bee:	1ad3      	subs	r3, r2, r3
 8009bf0:	00db      	lsls	r3, r3, #3
 8009bf2:	3332      	adds	r3, #50	@ 0x32
 8009bf4:	4a09      	ldr	r2, [pc, #36]	@ (8009c1c <UART_SetConfig+0x360>)
 8009bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8009bfa:	095b      	lsrs	r3, r3, #5
 8009bfc:	f003 0207 	and.w	r2, r3, #7
 8009c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4422      	add	r2, r4
 8009c08:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009c0a:	e109      	b.n	8009e20 <UART_SetConfig+0x564>
 8009c0c:	00a037a0 	.word	0x00a037a0
 8009c10:	080137b0 	.word	0x080137b0
 8009c14:	40011000 	.word	0x40011000
 8009c18:	40011400 	.word	0x40011400
 8009c1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009c20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c24:	2200      	movs	r2, #0
 8009c26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009c2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009c2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009c32:	4642      	mov	r2, r8
 8009c34:	464b      	mov	r3, r9
 8009c36:	1891      	adds	r1, r2, r2
 8009c38:	6239      	str	r1, [r7, #32]
 8009c3a:	415b      	adcs	r3, r3
 8009c3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009c42:	4641      	mov	r1, r8
 8009c44:	1854      	adds	r4, r2, r1
 8009c46:	4649      	mov	r1, r9
 8009c48:	eb43 0501 	adc.w	r5, r3, r1
 8009c4c:	f04f 0200 	mov.w	r2, #0
 8009c50:	f04f 0300 	mov.w	r3, #0
 8009c54:	00eb      	lsls	r3, r5, #3
 8009c56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009c5a:	00e2      	lsls	r2, r4, #3
 8009c5c:	4614      	mov	r4, r2
 8009c5e:	461d      	mov	r5, r3
 8009c60:	4643      	mov	r3, r8
 8009c62:	18e3      	adds	r3, r4, r3
 8009c64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009c68:	464b      	mov	r3, r9
 8009c6a:	eb45 0303 	adc.w	r3, r5, r3
 8009c6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009c7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009c82:	f04f 0200 	mov.w	r2, #0
 8009c86:	f04f 0300 	mov.w	r3, #0
 8009c8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009c8e:	4629      	mov	r1, r5
 8009c90:	008b      	lsls	r3, r1, #2
 8009c92:	4621      	mov	r1, r4
 8009c94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009c98:	4621      	mov	r1, r4
 8009c9a:	008a      	lsls	r2, r1, #2
 8009c9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009ca0:	f7f6 faf6 	bl	8000290 <__aeabi_uldivmod>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	460b      	mov	r3, r1
 8009ca8:	4b60      	ldr	r3, [pc, #384]	@ (8009e2c <UART_SetConfig+0x570>)
 8009caa:	fba3 2302 	umull	r2, r3, r3, r2
 8009cae:	095b      	lsrs	r3, r3, #5
 8009cb0:	011c      	lsls	r4, r3, #4
 8009cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009cbc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009cc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009cc4:	4642      	mov	r2, r8
 8009cc6:	464b      	mov	r3, r9
 8009cc8:	1891      	adds	r1, r2, r2
 8009cca:	61b9      	str	r1, [r7, #24]
 8009ccc:	415b      	adcs	r3, r3
 8009cce:	61fb      	str	r3, [r7, #28]
 8009cd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009cd4:	4641      	mov	r1, r8
 8009cd6:	1851      	adds	r1, r2, r1
 8009cd8:	6139      	str	r1, [r7, #16]
 8009cda:	4649      	mov	r1, r9
 8009cdc:	414b      	adcs	r3, r1
 8009cde:	617b      	str	r3, [r7, #20]
 8009ce0:	f04f 0200 	mov.w	r2, #0
 8009ce4:	f04f 0300 	mov.w	r3, #0
 8009ce8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009cec:	4659      	mov	r1, fp
 8009cee:	00cb      	lsls	r3, r1, #3
 8009cf0:	4651      	mov	r1, sl
 8009cf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009cf6:	4651      	mov	r1, sl
 8009cf8:	00ca      	lsls	r2, r1, #3
 8009cfa:	4610      	mov	r0, r2
 8009cfc:	4619      	mov	r1, r3
 8009cfe:	4603      	mov	r3, r0
 8009d00:	4642      	mov	r2, r8
 8009d02:	189b      	adds	r3, r3, r2
 8009d04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009d08:	464b      	mov	r3, r9
 8009d0a:	460a      	mov	r2, r1
 8009d0c:	eb42 0303 	adc.w	r3, r2, r3
 8009d10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009d1e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009d20:	f04f 0200 	mov.w	r2, #0
 8009d24:	f04f 0300 	mov.w	r3, #0
 8009d28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009d2c:	4649      	mov	r1, r9
 8009d2e:	008b      	lsls	r3, r1, #2
 8009d30:	4641      	mov	r1, r8
 8009d32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009d36:	4641      	mov	r1, r8
 8009d38:	008a      	lsls	r2, r1, #2
 8009d3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009d3e:	f7f6 faa7 	bl	8000290 <__aeabi_uldivmod>
 8009d42:	4602      	mov	r2, r0
 8009d44:	460b      	mov	r3, r1
 8009d46:	4611      	mov	r1, r2
 8009d48:	4b38      	ldr	r3, [pc, #224]	@ (8009e2c <UART_SetConfig+0x570>)
 8009d4a:	fba3 2301 	umull	r2, r3, r3, r1
 8009d4e:	095b      	lsrs	r3, r3, #5
 8009d50:	2264      	movs	r2, #100	@ 0x64
 8009d52:	fb02 f303 	mul.w	r3, r2, r3
 8009d56:	1acb      	subs	r3, r1, r3
 8009d58:	011b      	lsls	r3, r3, #4
 8009d5a:	3332      	adds	r3, #50	@ 0x32
 8009d5c:	4a33      	ldr	r2, [pc, #204]	@ (8009e2c <UART_SetConfig+0x570>)
 8009d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8009d62:	095b      	lsrs	r3, r3, #5
 8009d64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009d68:	441c      	add	r4, r3
 8009d6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d6e:	2200      	movs	r2, #0
 8009d70:	673b      	str	r3, [r7, #112]	@ 0x70
 8009d72:	677a      	str	r2, [r7, #116]	@ 0x74
 8009d74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009d78:	4642      	mov	r2, r8
 8009d7a:	464b      	mov	r3, r9
 8009d7c:	1891      	adds	r1, r2, r2
 8009d7e:	60b9      	str	r1, [r7, #8]
 8009d80:	415b      	adcs	r3, r3
 8009d82:	60fb      	str	r3, [r7, #12]
 8009d84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009d88:	4641      	mov	r1, r8
 8009d8a:	1851      	adds	r1, r2, r1
 8009d8c:	6039      	str	r1, [r7, #0]
 8009d8e:	4649      	mov	r1, r9
 8009d90:	414b      	adcs	r3, r1
 8009d92:	607b      	str	r3, [r7, #4]
 8009d94:	f04f 0200 	mov.w	r2, #0
 8009d98:	f04f 0300 	mov.w	r3, #0
 8009d9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009da0:	4659      	mov	r1, fp
 8009da2:	00cb      	lsls	r3, r1, #3
 8009da4:	4651      	mov	r1, sl
 8009da6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009daa:	4651      	mov	r1, sl
 8009dac:	00ca      	lsls	r2, r1, #3
 8009dae:	4610      	mov	r0, r2
 8009db0:	4619      	mov	r1, r3
 8009db2:	4603      	mov	r3, r0
 8009db4:	4642      	mov	r2, r8
 8009db6:	189b      	adds	r3, r3, r2
 8009db8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009dba:	464b      	mov	r3, r9
 8009dbc:	460a      	mov	r2, r1
 8009dbe:	eb42 0303 	adc.w	r3, r2, r3
 8009dc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	2200      	movs	r2, #0
 8009dcc:	663b      	str	r3, [r7, #96]	@ 0x60
 8009dce:	667a      	str	r2, [r7, #100]	@ 0x64
 8009dd0:	f04f 0200 	mov.w	r2, #0
 8009dd4:	f04f 0300 	mov.w	r3, #0
 8009dd8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009ddc:	4649      	mov	r1, r9
 8009dde:	008b      	lsls	r3, r1, #2
 8009de0:	4641      	mov	r1, r8
 8009de2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009de6:	4641      	mov	r1, r8
 8009de8:	008a      	lsls	r2, r1, #2
 8009dea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009dee:	f7f6 fa4f 	bl	8000290 <__aeabi_uldivmod>
 8009df2:	4602      	mov	r2, r0
 8009df4:	460b      	mov	r3, r1
 8009df6:	4b0d      	ldr	r3, [pc, #52]	@ (8009e2c <UART_SetConfig+0x570>)
 8009df8:	fba3 1302 	umull	r1, r3, r3, r2
 8009dfc:	095b      	lsrs	r3, r3, #5
 8009dfe:	2164      	movs	r1, #100	@ 0x64
 8009e00:	fb01 f303 	mul.w	r3, r1, r3
 8009e04:	1ad3      	subs	r3, r2, r3
 8009e06:	011b      	lsls	r3, r3, #4
 8009e08:	3332      	adds	r3, #50	@ 0x32
 8009e0a:	4a08      	ldr	r2, [pc, #32]	@ (8009e2c <UART_SetConfig+0x570>)
 8009e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8009e10:	095b      	lsrs	r3, r3, #5
 8009e12:	f003 020f 	and.w	r2, r3, #15
 8009e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	4422      	add	r2, r4
 8009e1e:	609a      	str	r2, [r3, #8]
}
 8009e20:	bf00      	nop
 8009e22:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009e26:	46bd      	mov	sp, r7
 8009e28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e2c:	51eb851f 	.word	0x51eb851f

08009e30 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009e30:	b084      	sub	sp, #16
 8009e32:	b580      	push	{r7, lr}
 8009e34:	b084      	sub	sp, #16
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
 8009e3a:	f107 001c 	add.w	r0, r7, #28
 8009e3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e44:	2b01      	cmp	r3, #1
 8009e46:	d122      	bne.n	8009e8e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e4c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	68db      	ldr	r3, [r3, #12]
 8009e58:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009e5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	68db      	ldr	r3, [r3, #12]
 8009e68:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009e70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d105      	bne.n	8009e82 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f001 fbee 	bl	800b664 <USB_CoreReset>
 8009e88:	4603      	mov	r3, r0
 8009e8a:	73fb      	strb	r3, [r7, #15]
 8009e8c:	e01a      	b.n	8009ec4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	68db      	ldr	r3, [r3, #12]
 8009e92:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f001 fbe2 	bl	800b664 <USB_CoreReset>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009ea4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d106      	bne.n	8009eb8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eae:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	639a      	str	r2, [r3, #56]	@ 0x38
 8009eb6:	e005      	b.n	8009ec4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ebc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ec6:	2b01      	cmp	r3, #1
 8009ec8:	d10b      	bne.n	8009ee2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	689b      	ldr	r3, [r3, #8]
 8009ece:	f043 0206 	orr.w	r2, r3, #6
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	689b      	ldr	r3, [r3, #8]
 8009eda:	f043 0220 	orr.w	r2, r3, #32
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3710      	adds	r7, #16
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009eee:	b004      	add	sp, #16
 8009ef0:	4770      	bx	lr
	...

08009ef4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009ef4:	b480      	push	{r7}
 8009ef6:	b087      	sub	sp, #28
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	60f8      	str	r0, [r7, #12]
 8009efc:	60b9      	str	r1, [r7, #8]
 8009efe:	4613      	mov	r3, r2
 8009f00:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009f02:	79fb      	ldrb	r3, [r7, #7]
 8009f04:	2b02      	cmp	r3, #2
 8009f06:	d165      	bne.n	8009fd4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	4a41      	ldr	r2, [pc, #260]	@ (800a010 <USB_SetTurnaroundTime+0x11c>)
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	d906      	bls.n	8009f1e <USB_SetTurnaroundTime+0x2a>
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	4a40      	ldr	r2, [pc, #256]	@ (800a014 <USB_SetTurnaroundTime+0x120>)
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d202      	bcs.n	8009f1e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009f18:	230f      	movs	r3, #15
 8009f1a:	617b      	str	r3, [r7, #20]
 8009f1c:	e062      	b.n	8009fe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	4a3c      	ldr	r2, [pc, #240]	@ (800a014 <USB_SetTurnaroundTime+0x120>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d306      	bcc.n	8009f34 <USB_SetTurnaroundTime+0x40>
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	4a3b      	ldr	r2, [pc, #236]	@ (800a018 <USB_SetTurnaroundTime+0x124>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d202      	bcs.n	8009f34 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009f2e:	230e      	movs	r3, #14
 8009f30:	617b      	str	r3, [r7, #20]
 8009f32:	e057      	b.n	8009fe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	4a38      	ldr	r2, [pc, #224]	@ (800a018 <USB_SetTurnaroundTime+0x124>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d306      	bcc.n	8009f4a <USB_SetTurnaroundTime+0x56>
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	4a37      	ldr	r2, [pc, #220]	@ (800a01c <USB_SetTurnaroundTime+0x128>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d202      	bcs.n	8009f4a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009f44:	230d      	movs	r3, #13
 8009f46:	617b      	str	r3, [r7, #20]
 8009f48:	e04c      	b.n	8009fe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	4a33      	ldr	r2, [pc, #204]	@ (800a01c <USB_SetTurnaroundTime+0x128>)
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d306      	bcc.n	8009f60 <USB_SetTurnaroundTime+0x6c>
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	4a32      	ldr	r2, [pc, #200]	@ (800a020 <USB_SetTurnaroundTime+0x12c>)
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d802      	bhi.n	8009f60 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009f5a:	230c      	movs	r3, #12
 8009f5c:	617b      	str	r3, [r7, #20]
 8009f5e:	e041      	b.n	8009fe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	4a2f      	ldr	r2, [pc, #188]	@ (800a020 <USB_SetTurnaroundTime+0x12c>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d906      	bls.n	8009f76 <USB_SetTurnaroundTime+0x82>
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	4a2e      	ldr	r2, [pc, #184]	@ (800a024 <USB_SetTurnaroundTime+0x130>)
 8009f6c:	4293      	cmp	r3, r2
 8009f6e:	d802      	bhi.n	8009f76 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009f70:	230b      	movs	r3, #11
 8009f72:	617b      	str	r3, [r7, #20]
 8009f74:	e036      	b.n	8009fe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009f76:	68bb      	ldr	r3, [r7, #8]
 8009f78:	4a2a      	ldr	r2, [pc, #168]	@ (800a024 <USB_SetTurnaroundTime+0x130>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d906      	bls.n	8009f8c <USB_SetTurnaroundTime+0x98>
 8009f7e:	68bb      	ldr	r3, [r7, #8]
 8009f80:	4a29      	ldr	r2, [pc, #164]	@ (800a028 <USB_SetTurnaroundTime+0x134>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d802      	bhi.n	8009f8c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009f86:	230a      	movs	r3, #10
 8009f88:	617b      	str	r3, [r7, #20]
 8009f8a:	e02b      	b.n	8009fe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	4a26      	ldr	r2, [pc, #152]	@ (800a028 <USB_SetTurnaroundTime+0x134>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d906      	bls.n	8009fa2 <USB_SetTurnaroundTime+0xae>
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	4a25      	ldr	r2, [pc, #148]	@ (800a02c <USB_SetTurnaroundTime+0x138>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d202      	bcs.n	8009fa2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009f9c:	2309      	movs	r3, #9
 8009f9e:	617b      	str	r3, [r7, #20]
 8009fa0:	e020      	b.n	8009fe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	4a21      	ldr	r2, [pc, #132]	@ (800a02c <USB_SetTurnaroundTime+0x138>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d306      	bcc.n	8009fb8 <USB_SetTurnaroundTime+0xc4>
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	4a20      	ldr	r2, [pc, #128]	@ (800a030 <USB_SetTurnaroundTime+0x13c>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d802      	bhi.n	8009fb8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009fb2:	2308      	movs	r3, #8
 8009fb4:	617b      	str	r3, [r7, #20]
 8009fb6:	e015      	b.n	8009fe4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	4a1d      	ldr	r2, [pc, #116]	@ (800a030 <USB_SetTurnaroundTime+0x13c>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d906      	bls.n	8009fce <USB_SetTurnaroundTime+0xda>
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	4a1c      	ldr	r2, [pc, #112]	@ (800a034 <USB_SetTurnaroundTime+0x140>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d202      	bcs.n	8009fce <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009fc8:	2307      	movs	r3, #7
 8009fca:	617b      	str	r3, [r7, #20]
 8009fcc:	e00a      	b.n	8009fe4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009fce:	2306      	movs	r3, #6
 8009fd0:	617b      	str	r3, [r7, #20]
 8009fd2:	e007      	b.n	8009fe4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009fd4:	79fb      	ldrb	r3, [r7, #7]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d102      	bne.n	8009fe0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009fda:	2309      	movs	r3, #9
 8009fdc:	617b      	str	r3, [r7, #20]
 8009fde:	e001      	b.n	8009fe4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009fe0:	2309      	movs	r3, #9
 8009fe2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	68db      	ldr	r3, [r3, #12]
 8009fe8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	68da      	ldr	r2, [r3, #12]
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	029b      	lsls	r3, r3, #10
 8009ff8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009ffc:	431a      	orrs	r2, r3
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a002:	2300      	movs	r3, #0
}
 800a004:	4618      	mov	r0, r3
 800a006:	371c      	adds	r7, #28
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr
 800a010:	00d8acbf 	.word	0x00d8acbf
 800a014:	00e4e1c0 	.word	0x00e4e1c0
 800a018:	00f42400 	.word	0x00f42400
 800a01c:	01067380 	.word	0x01067380
 800a020:	011a499f 	.word	0x011a499f
 800a024:	01312cff 	.word	0x01312cff
 800a028:	014ca43f 	.word	0x014ca43f
 800a02c:	016e3600 	.word	0x016e3600
 800a030:	01a6ab1f 	.word	0x01a6ab1f
 800a034:	01e84800 	.word	0x01e84800

0800a038 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a038:	b480      	push	{r7}
 800a03a:	b083      	sub	sp, #12
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	f043 0201 	orr.w	r2, r3, #1
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	370c      	adds	r7, #12
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr

0800a05a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a05a:	b480      	push	{r7}
 800a05c:	b083      	sub	sp, #12
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	689b      	ldr	r3, [r3, #8]
 800a066:	f023 0201 	bic.w	r2, r3, #1
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a06e:	2300      	movs	r3, #0
}
 800a070:	4618      	mov	r0, r3
 800a072:	370c      	adds	r7, #12
 800a074:	46bd      	mov	sp, r7
 800a076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07a:	4770      	bx	lr

0800a07c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b084      	sub	sp, #16
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	460b      	mov	r3, r1
 800a086:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a088:	2300      	movs	r3, #0
 800a08a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	68db      	ldr	r3, [r3, #12]
 800a090:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a098:	78fb      	ldrb	r3, [r7, #3]
 800a09a:	2b01      	cmp	r3, #1
 800a09c:	d115      	bne.n	800a0ca <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	68db      	ldr	r3, [r3, #12]
 800a0a2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a0aa:	2001      	movs	r0, #1
 800a0ac:	f7f7 fe9e 	bl	8001dec <HAL_Delay>
      ms++;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f001 fa45 	bl	800b546 <USB_GetMode>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	d01e      	beq.n	800a100 <USB_SetCurrentMode+0x84>
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2b31      	cmp	r3, #49	@ 0x31
 800a0c6:	d9f0      	bls.n	800a0aa <USB_SetCurrentMode+0x2e>
 800a0c8:	e01a      	b.n	800a100 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a0ca:	78fb      	ldrb	r3, [r7, #3]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d115      	bne.n	800a0fc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	68db      	ldr	r3, [r3, #12]
 800a0d4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a0dc:	2001      	movs	r0, #1
 800a0de:	f7f7 fe85 	bl	8001dec <HAL_Delay>
      ms++;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f001 fa2c 	bl	800b546 <USB_GetMode>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d005      	beq.n	800a100 <USB_SetCurrentMode+0x84>
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2b31      	cmp	r3, #49	@ 0x31
 800a0f8:	d9f0      	bls.n	800a0dc <USB_SetCurrentMode+0x60>
 800a0fa:	e001      	b.n	800a100 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	e005      	b.n	800a10c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2b32      	cmp	r3, #50	@ 0x32
 800a104:	d101      	bne.n	800a10a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a106:	2301      	movs	r3, #1
 800a108:	e000      	b.n	800a10c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a10a:	2300      	movs	r3, #0
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3710      	adds	r7, #16
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a114:	b084      	sub	sp, #16
 800a116:	b580      	push	{r7, lr}
 800a118:	b086      	sub	sp, #24
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
 800a11e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a122:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a126:	2300      	movs	r3, #0
 800a128:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a12e:	2300      	movs	r3, #0
 800a130:	613b      	str	r3, [r7, #16]
 800a132:	e009      	b.n	800a148 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a134:	687a      	ldr	r2, [r7, #4]
 800a136:	693b      	ldr	r3, [r7, #16]
 800a138:	3340      	adds	r3, #64	@ 0x40
 800a13a:	009b      	lsls	r3, r3, #2
 800a13c:	4413      	add	r3, r2
 800a13e:	2200      	movs	r2, #0
 800a140:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a142:	693b      	ldr	r3, [r7, #16]
 800a144:	3301      	adds	r3, #1
 800a146:	613b      	str	r3, [r7, #16]
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	2b0e      	cmp	r3, #14
 800a14c:	d9f2      	bls.n	800a134 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a14e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a150:	2b00      	cmp	r3, #0
 800a152:	d11c      	bne.n	800a18e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	68fa      	ldr	r2, [r7, #12]
 800a15e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a162:	f043 0302 	orr.w	r3, r3, #2
 800a166:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a16c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a178:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a184:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	639a      	str	r2, [r3, #56]	@ 0x38
 800a18c:	e00b      	b.n	800a1a6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a192:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a19e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a1ac:	461a      	mov	r2, r3
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1b8:	4619      	mov	r1, r3
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1c0:	461a      	mov	r2, r3
 800a1c2:	680b      	ldr	r3, [r1, #0]
 800a1c4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a1c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1c8:	2b01      	cmp	r3, #1
 800a1ca:	d10c      	bne.n	800a1e6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a1cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d104      	bne.n	800a1dc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a1d2:	2100      	movs	r1, #0
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f000 f965 	bl	800a4a4 <USB_SetDevSpeed>
 800a1da:	e008      	b.n	800a1ee <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a1dc:	2101      	movs	r1, #1
 800a1de:	6878      	ldr	r0, [r7, #4]
 800a1e0:	f000 f960 	bl	800a4a4 <USB_SetDevSpeed>
 800a1e4:	e003      	b.n	800a1ee <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a1e6:	2103      	movs	r1, #3
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f000 f95b 	bl	800a4a4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a1ee:	2110      	movs	r1, #16
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 f8f3 	bl	800a3dc <USB_FlushTxFifo>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d001      	beq.n	800a200 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a200:	6878      	ldr	r0, [r7, #4]
 800a202:	f000 f91f 	bl	800a444 <USB_FlushRxFifo>
 800a206:	4603      	mov	r3, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d001      	beq.n	800a210 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800a20c:	2301      	movs	r3, #1
 800a20e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a216:	461a      	mov	r2, r3
 800a218:	2300      	movs	r3, #0
 800a21a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a222:	461a      	mov	r2, r3
 800a224:	2300      	movs	r3, #0
 800a226:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a22e:	461a      	mov	r2, r3
 800a230:	2300      	movs	r3, #0
 800a232:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a234:	2300      	movs	r3, #0
 800a236:	613b      	str	r3, [r7, #16]
 800a238:	e043      	b.n	800a2c2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a23a:	693b      	ldr	r3, [r7, #16]
 800a23c:	015a      	lsls	r2, r3, #5
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	4413      	add	r3, r2
 800a242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a24c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a250:	d118      	bne.n	800a284 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d10a      	bne.n	800a26e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a258:	693b      	ldr	r3, [r7, #16]
 800a25a:	015a      	lsls	r2, r3, #5
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	4413      	add	r3, r2
 800a260:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a264:	461a      	mov	r2, r3
 800a266:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a26a:	6013      	str	r3, [r2, #0]
 800a26c:	e013      	b.n	800a296 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	015a      	lsls	r2, r3, #5
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	4413      	add	r3, r2
 800a276:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a27a:	461a      	mov	r2, r3
 800a27c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a280:	6013      	str	r3, [r2, #0]
 800a282:	e008      	b.n	800a296 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	015a      	lsls	r2, r3, #5
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	4413      	add	r3, r2
 800a28c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a290:	461a      	mov	r2, r3
 800a292:	2300      	movs	r3, #0
 800a294:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a296:	693b      	ldr	r3, [r7, #16]
 800a298:	015a      	lsls	r2, r3, #5
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	4413      	add	r3, r2
 800a29e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a2a8:	693b      	ldr	r3, [r7, #16]
 800a2aa:	015a      	lsls	r2, r3, #5
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	4413      	add	r3, r2
 800a2b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2b4:	461a      	mov	r2, r3
 800a2b6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a2ba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a2bc:	693b      	ldr	r3, [r7, #16]
 800a2be:	3301      	adds	r3, #1
 800a2c0:	613b      	str	r3, [r7, #16]
 800a2c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c4:	693a      	ldr	r2, [r7, #16]
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d3b7      	bcc.n	800a23a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	613b      	str	r3, [r7, #16]
 800a2ce:	e043      	b.n	800a358 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	015a      	lsls	r2, r3, #5
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	4413      	add	r3, r2
 800a2d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a2e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2e6:	d118      	bne.n	800a31a <USB_DevInit+0x206>
    {
      if (i == 0U)
 800a2e8:	693b      	ldr	r3, [r7, #16]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d10a      	bne.n	800a304 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	015a      	lsls	r2, r3, #5
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	4413      	add	r3, r2
 800a2f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a300:	6013      	str	r3, [r2, #0]
 800a302:	e013      	b.n	800a32c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	015a      	lsls	r2, r3, #5
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	4413      	add	r3, r2
 800a30c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a310:	461a      	mov	r2, r3
 800a312:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a316:	6013      	str	r3, [r2, #0]
 800a318:	e008      	b.n	800a32c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a31a:	693b      	ldr	r3, [r7, #16]
 800a31c:	015a      	lsls	r2, r3, #5
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	4413      	add	r3, r2
 800a322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a326:	461a      	mov	r2, r3
 800a328:	2300      	movs	r3, #0
 800a32a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	015a      	lsls	r2, r3, #5
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	4413      	add	r3, r2
 800a334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a338:	461a      	mov	r2, r3
 800a33a:	2300      	movs	r3, #0
 800a33c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	015a      	lsls	r2, r3, #5
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	4413      	add	r3, r2
 800a346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a34a:	461a      	mov	r2, r3
 800a34c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a350:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	3301      	adds	r3, #1
 800a356:	613b      	str	r3, [r7, #16]
 800a358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a35a:	693a      	ldr	r2, [r7, #16]
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d3b7      	bcc.n	800a2d0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a366:	691b      	ldr	r3, [r3, #16]
 800a368:	68fa      	ldr	r2, [r7, #12]
 800a36a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a36e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a372:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2200      	movs	r2, #0
 800a378:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a380:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a384:	2b00      	cmp	r3, #0
 800a386:	d105      	bne.n	800a394 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	699b      	ldr	r3, [r3, #24]
 800a38c:	f043 0210 	orr.w	r2, r3, #16
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	699a      	ldr	r2, [r3, #24]
 800a398:	4b0f      	ldr	r3, [pc, #60]	@ (800a3d8 <USB_DevInit+0x2c4>)
 800a39a:	4313      	orrs	r3, r2
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a3a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d005      	beq.n	800a3b2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	699b      	ldr	r3, [r3, #24]
 800a3aa:	f043 0208 	orr.w	r2, r3, #8
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a3b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3b4:	2b01      	cmp	r3, #1
 800a3b6:	d107      	bne.n	800a3c8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	699b      	ldr	r3, [r3, #24]
 800a3bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a3c0:	f043 0304 	orr.w	r3, r3, #4
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a3c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3718      	adds	r7, #24
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a3d4:	b004      	add	sp, #16
 800a3d6:	4770      	bx	lr
 800a3d8:	803c3800 	.word	0x803c3800

0800a3dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b085      	sub	sp, #20
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	3301      	adds	r3, #1
 800a3ee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	4a13      	ldr	r2, [pc, #76]	@ (800a440 <USB_FlushTxFifo+0x64>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d901      	bls.n	800a3fc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a3f8:	2303      	movs	r3, #3
 800a3fa:	e01b      	b.n	800a434 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	691b      	ldr	r3, [r3, #16]
 800a400:	2b00      	cmp	r3, #0
 800a402:	daf2      	bge.n	800a3ea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a404:	2300      	movs	r3, #0
 800a406:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	019b      	lsls	r3, r3, #6
 800a40c:	f043 0220 	orr.w	r2, r3, #32
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	3301      	adds	r3, #1
 800a418:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	4a08      	ldr	r2, [pc, #32]	@ (800a440 <USB_FlushTxFifo+0x64>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d901      	bls.n	800a426 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a422:	2303      	movs	r3, #3
 800a424:	e006      	b.n	800a434 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	691b      	ldr	r3, [r3, #16]
 800a42a:	f003 0320 	and.w	r3, r3, #32
 800a42e:	2b20      	cmp	r3, #32
 800a430:	d0f0      	beq.n	800a414 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a432:	2300      	movs	r3, #0
}
 800a434:	4618      	mov	r0, r3
 800a436:	3714      	adds	r7, #20
 800a438:	46bd      	mov	sp, r7
 800a43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43e:	4770      	bx	lr
 800a440:	00030d40 	.word	0x00030d40

0800a444 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a444:	b480      	push	{r7}
 800a446:	b085      	sub	sp, #20
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a44c:	2300      	movs	r3, #0
 800a44e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	3301      	adds	r3, #1
 800a454:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	4a11      	ldr	r2, [pc, #68]	@ (800a4a0 <USB_FlushRxFifo+0x5c>)
 800a45a:	4293      	cmp	r3, r2
 800a45c:	d901      	bls.n	800a462 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a45e:	2303      	movs	r3, #3
 800a460:	e018      	b.n	800a494 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	691b      	ldr	r3, [r3, #16]
 800a466:	2b00      	cmp	r3, #0
 800a468:	daf2      	bge.n	800a450 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a46a:	2300      	movs	r3, #0
 800a46c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2210      	movs	r2, #16
 800a472:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	3301      	adds	r3, #1
 800a478:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	4a08      	ldr	r2, [pc, #32]	@ (800a4a0 <USB_FlushRxFifo+0x5c>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d901      	bls.n	800a486 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a482:	2303      	movs	r3, #3
 800a484:	e006      	b.n	800a494 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	691b      	ldr	r3, [r3, #16]
 800a48a:	f003 0310 	and.w	r3, r3, #16
 800a48e:	2b10      	cmp	r3, #16
 800a490:	d0f0      	beq.n	800a474 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a492:	2300      	movs	r3, #0
}
 800a494:	4618      	mov	r0, r3
 800a496:	3714      	adds	r7, #20
 800a498:	46bd      	mov	sp, r7
 800a49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49e:	4770      	bx	lr
 800a4a0:	00030d40 	.word	0x00030d40

0800a4a4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b085      	sub	sp, #20
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	460b      	mov	r3, r1
 800a4ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4ba:	681a      	ldr	r2, [r3, #0]
 800a4bc:	78fb      	ldrb	r3, [r7, #3]
 800a4be:	68f9      	ldr	r1, [r7, #12]
 800a4c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a4c8:	2300      	movs	r3, #0
}
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	3714      	adds	r7, #20
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d4:	4770      	bx	lr

0800a4d6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a4d6:	b480      	push	{r7}
 800a4d8:	b087      	sub	sp, #28
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a4e2:	693b      	ldr	r3, [r7, #16]
 800a4e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4e8:	689b      	ldr	r3, [r3, #8]
 800a4ea:	f003 0306 	and.w	r3, r3, #6
 800a4ee:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d102      	bne.n	800a4fc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	75fb      	strb	r3, [r7, #23]
 800a4fa:	e00a      	b.n	800a512 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	2b02      	cmp	r3, #2
 800a500:	d002      	beq.n	800a508 <USB_GetDevSpeed+0x32>
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2b06      	cmp	r3, #6
 800a506:	d102      	bne.n	800a50e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a508:	2302      	movs	r3, #2
 800a50a:	75fb      	strb	r3, [r7, #23]
 800a50c:	e001      	b.n	800a512 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a50e:	230f      	movs	r3, #15
 800a510:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a512:	7dfb      	ldrb	r3, [r7, #23]
}
 800a514:	4618      	mov	r0, r3
 800a516:	371c      	adds	r7, #28
 800a518:	46bd      	mov	sp, r7
 800a51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51e:	4770      	bx	lr

0800a520 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a520:	b480      	push	{r7}
 800a522:	b085      	sub	sp, #20
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	781b      	ldrb	r3, [r3, #0]
 800a532:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	785b      	ldrb	r3, [r3, #1]
 800a538:	2b01      	cmp	r3, #1
 800a53a:	d13a      	bne.n	800a5b2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a542:	69da      	ldr	r2, [r3, #28]
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	781b      	ldrb	r3, [r3, #0]
 800a548:	f003 030f 	and.w	r3, r3, #15
 800a54c:	2101      	movs	r1, #1
 800a54e:	fa01 f303 	lsl.w	r3, r1, r3
 800a552:	b29b      	uxth	r3, r3
 800a554:	68f9      	ldr	r1, [r7, #12]
 800a556:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a55a:	4313      	orrs	r3, r2
 800a55c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	015a      	lsls	r2, r3, #5
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	4413      	add	r3, r2
 800a566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a570:	2b00      	cmp	r3, #0
 800a572:	d155      	bne.n	800a620 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	015a      	lsls	r2, r3, #5
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	4413      	add	r3, r2
 800a57c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a580:	681a      	ldr	r2, [r3, #0]
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	68db      	ldr	r3, [r3, #12]
 800a586:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	791b      	ldrb	r3, [r3, #4]
 800a58e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a590:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	059b      	lsls	r3, r3, #22
 800a596:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a598:	4313      	orrs	r3, r2
 800a59a:	68ba      	ldr	r2, [r7, #8]
 800a59c:	0151      	lsls	r1, r2, #5
 800a59e:	68fa      	ldr	r2, [r7, #12]
 800a5a0:	440a      	add	r2, r1
 800a5a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5ae:	6013      	str	r3, [r2, #0]
 800a5b0:	e036      	b.n	800a620 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5b8:	69da      	ldr	r2, [r3, #28]
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	781b      	ldrb	r3, [r3, #0]
 800a5be:	f003 030f 	and.w	r3, r3, #15
 800a5c2:	2101      	movs	r1, #1
 800a5c4:	fa01 f303 	lsl.w	r3, r1, r3
 800a5c8:	041b      	lsls	r3, r3, #16
 800a5ca:	68f9      	ldr	r1, [r7, #12]
 800a5cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a5d0:	4313      	orrs	r3, r2
 800a5d2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	015a      	lsls	r2, r3, #5
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	4413      	add	r3, r2
 800a5dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d11a      	bne.n	800a620 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a5ea:	68bb      	ldr	r3, [r7, #8]
 800a5ec:	015a      	lsls	r2, r3, #5
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	4413      	add	r3, r2
 800a5f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5f6:	681a      	ldr	r2, [r3, #0]
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	68db      	ldr	r3, [r3, #12]
 800a5fc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	791b      	ldrb	r3, [r3, #4]
 800a604:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a606:	430b      	orrs	r3, r1
 800a608:	4313      	orrs	r3, r2
 800a60a:	68ba      	ldr	r2, [r7, #8]
 800a60c:	0151      	lsls	r1, r2, #5
 800a60e:	68fa      	ldr	r2, [r7, #12]
 800a610:	440a      	add	r2, r1
 800a612:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a616:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a61a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a61e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a620:	2300      	movs	r3, #0
}
 800a622:	4618      	mov	r0, r3
 800a624:	3714      	adds	r7, #20
 800a626:	46bd      	mov	sp, r7
 800a628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62c:	4770      	bx	lr
	...

0800a630 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a630:	b480      	push	{r7}
 800a632:	b085      	sub	sp, #20
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
 800a638:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	781b      	ldrb	r3, [r3, #0]
 800a642:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	785b      	ldrb	r3, [r3, #1]
 800a648:	2b01      	cmp	r3, #1
 800a64a:	d161      	bne.n	800a710 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	015a      	lsls	r2, r3, #5
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	4413      	add	r3, r2
 800a654:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a65e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a662:	d11f      	bne.n	800a6a4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	015a      	lsls	r2, r3, #5
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	4413      	add	r3, r2
 800a66c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	68ba      	ldr	r2, [r7, #8]
 800a674:	0151      	lsls	r1, r2, #5
 800a676:	68fa      	ldr	r2, [r7, #12]
 800a678:	440a      	add	r2, r1
 800a67a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a67e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a682:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	015a      	lsls	r2, r3, #5
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	4413      	add	r3, r2
 800a68c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	68ba      	ldr	r2, [r7, #8]
 800a694:	0151      	lsls	r1, r2, #5
 800a696:	68fa      	ldr	r2, [r7, #12]
 800a698:	440a      	add	r2, r1
 800a69a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a69e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a6a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	781b      	ldrb	r3, [r3, #0]
 800a6b0:	f003 030f 	and.w	r3, r3, #15
 800a6b4:	2101      	movs	r1, #1
 800a6b6:	fa01 f303 	lsl.w	r3, r1, r3
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	43db      	mvns	r3, r3
 800a6be:	68f9      	ldr	r1, [r7, #12]
 800a6c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6c4:	4013      	ands	r3, r2
 800a6c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6ce:	69da      	ldr	r2, [r3, #28]
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	781b      	ldrb	r3, [r3, #0]
 800a6d4:	f003 030f 	and.w	r3, r3, #15
 800a6d8:	2101      	movs	r1, #1
 800a6da:	fa01 f303 	lsl.w	r3, r1, r3
 800a6de:	b29b      	uxth	r3, r3
 800a6e0:	43db      	mvns	r3, r3
 800a6e2:	68f9      	ldr	r1, [r7, #12]
 800a6e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6e8:	4013      	ands	r3, r2
 800a6ea:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	015a      	lsls	r2, r3, #5
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	0159      	lsls	r1, r3, #5
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	440b      	add	r3, r1
 800a702:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a706:	4619      	mov	r1, r3
 800a708:	4b35      	ldr	r3, [pc, #212]	@ (800a7e0 <USB_DeactivateEndpoint+0x1b0>)
 800a70a:	4013      	ands	r3, r2
 800a70c:	600b      	str	r3, [r1, #0]
 800a70e:	e060      	b.n	800a7d2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	015a      	lsls	r2, r3, #5
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	4413      	add	r3, r2
 800a718:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a722:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a726:	d11f      	bne.n	800a768 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	015a      	lsls	r2, r3, #5
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	4413      	add	r3, r2
 800a730:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	68ba      	ldr	r2, [r7, #8]
 800a738:	0151      	lsls	r1, r2, #5
 800a73a:	68fa      	ldr	r2, [r7, #12]
 800a73c:	440a      	add	r2, r1
 800a73e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a742:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a746:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	015a      	lsls	r2, r3, #5
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	4413      	add	r3, r2
 800a750:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	68ba      	ldr	r2, [r7, #8]
 800a758:	0151      	lsls	r1, r2, #5
 800a75a:	68fa      	ldr	r2, [r7, #12]
 800a75c:	440a      	add	r2, r1
 800a75e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a762:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a766:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a76e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	781b      	ldrb	r3, [r3, #0]
 800a774:	f003 030f 	and.w	r3, r3, #15
 800a778:	2101      	movs	r1, #1
 800a77a:	fa01 f303 	lsl.w	r3, r1, r3
 800a77e:	041b      	lsls	r3, r3, #16
 800a780:	43db      	mvns	r3, r3
 800a782:	68f9      	ldr	r1, [r7, #12]
 800a784:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a788:	4013      	ands	r3, r2
 800a78a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a792:	69da      	ldr	r2, [r3, #28]
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	781b      	ldrb	r3, [r3, #0]
 800a798:	f003 030f 	and.w	r3, r3, #15
 800a79c:	2101      	movs	r1, #1
 800a79e:	fa01 f303 	lsl.w	r3, r1, r3
 800a7a2:	041b      	lsls	r3, r3, #16
 800a7a4:	43db      	mvns	r3, r3
 800a7a6:	68f9      	ldr	r1, [r7, #12]
 800a7a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a7ac:	4013      	ands	r3, r2
 800a7ae:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a7b0:	68bb      	ldr	r3, [r7, #8]
 800a7b2:	015a      	lsls	r2, r3, #5
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	4413      	add	r3, r2
 800a7b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7bc:	681a      	ldr	r2, [r3, #0]
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	0159      	lsls	r1, r3, #5
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	440b      	add	r3, r1
 800a7c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a7ca:	4619      	mov	r1, r3
 800a7cc:	4b05      	ldr	r3, [pc, #20]	@ (800a7e4 <USB_DeactivateEndpoint+0x1b4>)
 800a7ce:	4013      	ands	r3, r2
 800a7d0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a7d2:	2300      	movs	r3, #0
}
 800a7d4:	4618      	mov	r0, r3
 800a7d6:	3714      	adds	r7, #20
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7de:	4770      	bx	lr
 800a7e0:	ec337800 	.word	0xec337800
 800a7e4:	eff37800 	.word	0xeff37800

0800a7e8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b08a      	sub	sp, #40	@ 0x28
 800a7ec:	af02      	add	r7, sp, #8
 800a7ee:	60f8      	str	r0, [r7, #12]
 800a7f0:	60b9      	str	r1, [r7, #8]
 800a7f2:	4613      	mov	r3, r2
 800a7f4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	781b      	ldrb	r3, [r3, #0]
 800a7fe:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	785b      	ldrb	r3, [r3, #1]
 800a804:	2b01      	cmp	r3, #1
 800a806:	f040 815c 	bne.w	800aac2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	699b      	ldr	r3, [r3, #24]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d132      	bne.n	800a878 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a812:	69bb      	ldr	r3, [r7, #24]
 800a814:	015a      	lsls	r2, r3, #5
 800a816:	69fb      	ldr	r3, [r7, #28]
 800a818:	4413      	add	r3, r2
 800a81a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a81e:	691b      	ldr	r3, [r3, #16]
 800a820:	69ba      	ldr	r2, [r7, #24]
 800a822:	0151      	lsls	r1, r2, #5
 800a824:	69fa      	ldr	r2, [r7, #28]
 800a826:	440a      	add	r2, r1
 800a828:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a82c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a830:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a834:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a836:	69bb      	ldr	r3, [r7, #24]
 800a838:	015a      	lsls	r2, r3, #5
 800a83a:	69fb      	ldr	r3, [r7, #28]
 800a83c:	4413      	add	r3, r2
 800a83e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a842:	691b      	ldr	r3, [r3, #16]
 800a844:	69ba      	ldr	r2, [r7, #24]
 800a846:	0151      	lsls	r1, r2, #5
 800a848:	69fa      	ldr	r2, [r7, #28]
 800a84a:	440a      	add	r2, r1
 800a84c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a850:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a854:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a856:	69bb      	ldr	r3, [r7, #24]
 800a858:	015a      	lsls	r2, r3, #5
 800a85a:	69fb      	ldr	r3, [r7, #28]
 800a85c:	4413      	add	r3, r2
 800a85e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a862:	691b      	ldr	r3, [r3, #16]
 800a864:	69ba      	ldr	r2, [r7, #24]
 800a866:	0151      	lsls	r1, r2, #5
 800a868:	69fa      	ldr	r2, [r7, #28]
 800a86a:	440a      	add	r2, r1
 800a86c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a870:	0cdb      	lsrs	r3, r3, #19
 800a872:	04db      	lsls	r3, r3, #19
 800a874:	6113      	str	r3, [r2, #16]
 800a876:	e074      	b.n	800a962 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a878:	69bb      	ldr	r3, [r7, #24]
 800a87a:	015a      	lsls	r2, r3, #5
 800a87c:	69fb      	ldr	r3, [r7, #28]
 800a87e:	4413      	add	r3, r2
 800a880:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a884:	691b      	ldr	r3, [r3, #16]
 800a886:	69ba      	ldr	r2, [r7, #24]
 800a888:	0151      	lsls	r1, r2, #5
 800a88a:	69fa      	ldr	r2, [r7, #28]
 800a88c:	440a      	add	r2, r1
 800a88e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a892:	0cdb      	lsrs	r3, r3, #19
 800a894:	04db      	lsls	r3, r3, #19
 800a896:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a898:	69bb      	ldr	r3, [r7, #24]
 800a89a:	015a      	lsls	r2, r3, #5
 800a89c:	69fb      	ldr	r3, [r7, #28]
 800a89e:	4413      	add	r3, r2
 800a8a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8a4:	691b      	ldr	r3, [r3, #16]
 800a8a6:	69ba      	ldr	r2, [r7, #24]
 800a8a8:	0151      	lsls	r1, r2, #5
 800a8aa:	69fa      	ldr	r2, [r7, #28]
 800a8ac:	440a      	add	r2, r1
 800a8ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a8b2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a8b6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a8ba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a8bc:	69bb      	ldr	r3, [r7, #24]
 800a8be:	015a      	lsls	r2, r3, #5
 800a8c0:	69fb      	ldr	r3, [r7, #28]
 800a8c2:	4413      	add	r3, r2
 800a8c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8c8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	6999      	ldr	r1, [r3, #24]
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	68db      	ldr	r3, [r3, #12]
 800a8d2:	440b      	add	r3, r1
 800a8d4:	1e59      	subs	r1, r3, #1
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	68db      	ldr	r3, [r3, #12]
 800a8da:	fbb1 f3f3 	udiv	r3, r1, r3
 800a8de:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a8e0:	4b9d      	ldr	r3, [pc, #628]	@ (800ab58 <USB_EPStartXfer+0x370>)
 800a8e2:	400b      	ands	r3, r1
 800a8e4:	69b9      	ldr	r1, [r7, #24]
 800a8e6:	0148      	lsls	r0, r1, #5
 800a8e8:	69f9      	ldr	r1, [r7, #28]
 800a8ea:	4401      	add	r1, r0
 800a8ec:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a8f0:	4313      	orrs	r3, r2
 800a8f2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a8f4:	69bb      	ldr	r3, [r7, #24]
 800a8f6:	015a      	lsls	r2, r3, #5
 800a8f8:	69fb      	ldr	r3, [r7, #28]
 800a8fa:	4413      	add	r3, r2
 800a8fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a900:	691a      	ldr	r2, [r3, #16]
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	699b      	ldr	r3, [r3, #24]
 800a906:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a90a:	69b9      	ldr	r1, [r7, #24]
 800a90c:	0148      	lsls	r0, r1, #5
 800a90e:	69f9      	ldr	r1, [r7, #28]
 800a910:	4401      	add	r1, r0
 800a912:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a916:	4313      	orrs	r3, r2
 800a918:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	791b      	ldrb	r3, [r3, #4]
 800a91e:	2b01      	cmp	r3, #1
 800a920:	d11f      	bne.n	800a962 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a922:	69bb      	ldr	r3, [r7, #24]
 800a924:	015a      	lsls	r2, r3, #5
 800a926:	69fb      	ldr	r3, [r7, #28]
 800a928:	4413      	add	r3, r2
 800a92a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a92e:	691b      	ldr	r3, [r3, #16]
 800a930:	69ba      	ldr	r2, [r7, #24]
 800a932:	0151      	lsls	r1, r2, #5
 800a934:	69fa      	ldr	r2, [r7, #28]
 800a936:	440a      	add	r2, r1
 800a938:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a93c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a940:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a942:	69bb      	ldr	r3, [r7, #24]
 800a944:	015a      	lsls	r2, r3, #5
 800a946:	69fb      	ldr	r3, [r7, #28]
 800a948:	4413      	add	r3, r2
 800a94a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a94e:	691b      	ldr	r3, [r3, #16]
 800a950:	69ba      	ldr	r2, [r7, #24]
 800a952:	0151      	lsls	r1, r2, #5
 800a954:	69fa      	ldr	r2, [r7, #28]
 800a956:	440a      	add	r2, r1
 800a958:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a95c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a960:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800a962:	79fb      	ldrb	r3, [r7, #7]
 800a964:	2b01      	cmp	r3, #1
 800a966:	d14b      	bne.n	800aa00 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	695b      	ldr	r3, [r3, #20]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d009      	beq.n	800a984 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a970:	69bb      	ldr	r3, [r7, #24]
 800a972:	015a      	lsls	r2, r3, #5
 800a974:	69fb      	ldr	r3, [r7, #28]
 800a976:	4413      	add	r3, r2
 800a978:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a97c:	461a      	mov	r2, r3
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	695b      	ldr	r3, [r3, #20]
 800a982:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	791b      	ldrb	r3, [r3, #4]
 800a988:	2b01      	cmp	r3, #1
 800a98a:	d128      	bne.n	800a9de <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a98c:	69fb      	ldr	r3, [r7, #28]
 800a98e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a992:	689b      	ldr	r3, [r3, #8]
 800a994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d110      	bne.n	800a9be <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a99c:	69bb      	ldr	r3, [r7, #24]
 800a99e:	015a      	lsls	r2, r3, #5
 800a9a0:	69fb      	ldr	r3, [r7, #28]
 800a9a2:	4413      	add	r3, r2
 800a9a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	69ba      	ldr	r2, [r7, #24]
 800a9ac:	0151      	lsls	r1, r2, #5
 800a9ae:	69fa      	ldr	r2, [r7, #28]
 800a9b0:	440a      	add	r2, r1
 800a9b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a9ba:	6013      	str	r3, [r2, #0]
 800a9bc:	e00f      	b.n	800a9de <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a9be:	69bb      	ldr	r3, [r7, #24]
 800a9c0:	015a      	lsls	r2, r3, #5
 800a9c2:	69fb      	ldr	r3, [r7, #28]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	69ba      	ldr	r2, [r7, #24]
 800a9ce:	0151      	lsls	r1, r2, #5
 800a9d0:	69fa      	ldr	r2, [r7, #28]
 800a9d2:	440a      	add	r2, r1
 800a9d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a9dc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a9de:	69bb      	ldr	r3, [r7, #24]
 800a9e0:	015a      	lsls	r2, r3, #5
 800a9e2:	69fb      	ldr	r3, [r7, #28]
 800a9e4:	4413      	add	r3, r2
 800a9e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	69ba      	ldr	r2, [r7, #24]
 800a9ee:	0151      	lsls	r1, r2, #5
 800a9f0:	69fa      	ldr	r2, [r7, #28]
 800a9f2:	440a      	add	r2, r1
 800a9f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a9f8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a9fc:	6013      	str	r3, [r2, #0]
 800a9fe:	e133      	b.n	800ac68 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aa00:	69bb      	ldr	r3, [r7, #24]
 800aa02:	015a      	lsls	r2, r3, #5
 800aa04:	69fb      	ldr	r3, [r7, #28]
 800aa06:	4413      	add	r3, r2
 800aa08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	69ba      	ldr	r2, [r7, #24]
 800aa10:	0151      	lsls	r1, r2, #5
 800aa12:	69fa      	ldr	r2, [r7, #28]
 800aa14:	440a      	add	r2, r1
 800aa16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa1a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800aa1e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	791b      	ldrb	r3, [r3, #4]
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d015      	beq.n	800aa54 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	699b      	ldr	r3, [r3, #24]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	f000 811b 	beq.w	800ac68 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800aa32:	69fb      	ldr	r3, [r7, #28]
 800aa34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	f003 030f 	and.w	r3, r3, #15
 800aa42:	2101      	movs	r1, #1
 800aa44:	fa01 f303 	lsl.w	r3, r1, r3
 800aa48:	69f9      	ldr	r1, [r7, #28]
 800aa4a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800aa4e:	4313      	orrs	r3, r2
 800aa50:	634b      	str	r3, [r1, #52]	@ 0x34
 800aa52:	e109      	b.n	800ac68 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aa54:	69fb      	ldr	r3, [r7, #28]
 800aa56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa5a:	689b      	ldr	r3, [r3, #8]
 800aa5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d110      	bne.n	800aa86 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800aa64:	69bb      	ldr	r3, [r7, #24]
 800aa66:	015a      	lsls	r2, r3, #5
 800aa68:	69fb      	ldr	r3, [r7, #28]
 800aa6a:	4413      	add	r3, r2
 800aa6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	69ba      	ldr	r2, [r7, #24]
 800aa74:	0151      	lsls	r1, r2, #5
 800aa76:	69fa      	ldr	r2, [r7, #28]
 800aa78:	440a      	add	r2, r1
 800aa7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aa7e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800aa82:	6013      	str	r3, [r2, #0]
 800aa84:	e00f      	b.n	800aaa6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aa86:	69bb      	ldr	r3, [r7, #24]
 800aa88:	015a      	lsls	r2, r3, #5
 800aa8a:	69fb      	ldr	r3, [r7, #28]
 800aa8c:	4413      	add	r3, r2
 800aa8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	69ba      	ldr	r2, [r7, #24]
 800aa96:	0151      	lsls	r1, r2, #5
 800aa98:	69fa      	ldr	r2, [r7, #28]
 800aa9a:	440a      	add	r2, r1
 800aa9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aaa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800aaa4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	6919      	ldr	r1, [r3, #16]
 800aaaa:	68bb      	ldr	r3, [r7, #8]
 800aaac:	781a      	ldrb	r2, [r3, #0]
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	699b      	ldr	r3, [r3, #24]
 800aab2:	b298      	uxth	r0, r3
 800aab4:	79fb      	ldrb	r3, [r7, #7]
 800aab6:	9300      	str	r3, [sp, #0]
 800aab8:	4603      	mov	r3, r0
 800aaba:	68f8      	ldr	r0, [r7, #12]
 800aabc:	f000 fade 	bl	800b07c <USB_WritePacket>
 800aac0:	e0d2      	b.n	800ac68 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800aac2:	69bb      	ldr	r3, [r7, #24]
 800aac4:	015a      	lsls	r2, r3, #5
 800aac6:	69fb      	ldr	r3, [r7, #28]
 800aac8:	4413      	add	r3, r2
 800aaca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aace:	691b      	ldr	r3, [r3, #16]
 800aad0:	69ba      	ldr	r2, [r7, #24]
 800aad2:	0151      	lsls	r1, r2, #5
 800aad4:	69fa      	ldr	r2, [r7, #28]
 800aad6:	440a      	add	r2, r1
 800aad8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aadc:	0cdb      	lsrs	r3, r3, #19
 800aade:	04db      	lsls	r3, r3, #19
 800aae0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800aae2:	69bb      	ldr	r3, [r7, #24]
 800aae4:	015a      	lsls	r2, r3, #5
 800aae6:	69fb      	ldr	r3, [r7, #28]
 800aae8:	4413      	add	r3, r2
 800aaea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aaee:	691b      	ldr	r3, [r3, #16]
 800aaf0:	69ba      	ldr	r2, [r7, #24]
 800aaf2:	0151      	lsls	r1, r2, #5
 800aaf4:	69fa      	ldr	r2, [r7, #28]
 800aaf6:	440a      	add	r2, r1
 800aaf8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aafc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ab00:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ab04:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	699b      	ldr	r3, [r3, #24]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d126      	bne.n	800ab5c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ab0e:	69bb      	ldr	r3, [r7, #24]
 800ab10:	015a      	lsls	r2, r3, #5
 800ab12:	69fb      	ldr	r3, [r7, #28]
 800ab14:	4413      	add	r3, r2
 800ab16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab1a:	691a      	ldr	r2, [r3, #16]
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	68db      	ldr	r3, [r3, #12]
 800ab20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ab24:	69b9      	ldr	r1, [r7, #24]
 800ab26:	0148      	lsls	r0, r1, #5
 800ab28:	69f9      	ldr	r1, [r7, #28]
 800ab2a:	4401      	add	r1, r0
 800ab2c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ab30:	4313      	orrs	r3, r2
 800ab32:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ab34:	69bb      	ldr	r3, [r7, #24]
 800ab36:	015a      	lsls	r2, r3, #5
 800ab38:	69fb      	ldr	r3, [r7, #28]
 800ab3a:	4413      	add	r3, r2
 800ab3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab40:	691b      	ldr	r3, [r3, #16]
 800ab42:	69ba      	ldr	r2, [r7, #24]
 800ab44:	0151      	lsls	r1, r2, #5
 800ab46:	69fa      	ldr	r2, [r7, #28]
 800ab48:	440a      	add	r2, r1
 800ab4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab4e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ab52:	6113      	str	r3, [r2, #16]
 800ab54:	e03a      	b.n	800abcc <USB_EPStartXfer+0x3e4>
 800ab56:	bf00      	nop
 800ab58:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	699a      	ldr	r2, [r3, #24]
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	68db      	ldr	r3, [r3, #12]
 800ab64:	4413      	add	r3, r2
 800ab66:	1e5a      	subs	r2, r3, #1
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	68db      	ldr	r3, [r3, #12]
 800ab6c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab70:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	68db      	ldr	r3, [r3, #12]
 800ab76:	8afa      	ldrh	r2, [r7, #22]
 800ab78:	fb03 f202 	mul.w	r2, r3, r2
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ab80:	69bb      	ldr	r3, [r7, #24]
 800ab82:	015a      	lsls	r2, r3, #5
 800ab84:	69fb      	ldr	r3, [r7, #28]
 800ab86:	4413      	add	r3, r2
 800ab88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab8c:	691a      	ldr	r2, [r3, #16]
 800ab8e:	8afb      	ldrh	r3, [r7, #22]
 800ab90:	04d9      	lsls	r1, r3, #19
 800ab92:	4b38      	ldr	r3, [pc, #224]	@ (800ac74 <USB_EPStartXfer+0x48c>)
 800ab94:	400b      	ands	r3, r1
 800ab96:	69b9      	ldr	r1, [r7, #24]
 800ab98:	0148      	lsls	r0, r1, #5
 800ab9a:	69f9      	ldr	r1, [r7, #28]
 800ab9c:	4401      	add	r1, r0
 800ab9e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aba2:	4313      	orrs	r3, r2
 800aba4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800aba6:	69bb      	ldr	r3, [r7, #24]
 800aba8:	015a      	lsls	r2, r3, #5
 800abaa:	69fb      	ldr	r3, [r7, #28]
 800abac:	4413      	add	r3, r2
 800abae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abb2:	691a      	ldr	r2, [r3, #16]
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	69db      	ldr	r3, [r3, #28]
 800abb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800abbc:	69b9      	ldr	r1, [r7, #24]
 800abbe:	0148      	lsls	r0, r1, #5
 800abc0:	69f9      	ldr	r1, [r7, #28]
 800abc2:	4401      	add	r1, r0
 800abc4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800abc8:	4313      	orrs	r3, r2
 800abca:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800abcc:	79fb      	ldrb	r3, [r7, #7]
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d10d      	bne.n	800abee <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	691b      	ldr	r3, [r3, #16]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d009      	beq.n	800abee <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	6919      	ldr	r1, [r3, #16]
 800abde:	69bb      	ldr	r3, [r7, #24]
 800abe0:	015a      	lsls	r2, r3, #5
 800abe2:	69fb      	ldr	r3, [r7, #28]
 800abe4:	4413      	add	r3, r2
 800abe6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800abea:	460a      	mov	r2, r1
 800abec:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	791b      	ldrb	r3, [r3, #4]
 800abf2:	2b01      	cmp	r3, #1
 800abf4:	d128      	bne.n	800ac48 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800abf6:	69fb      	ldr	r3, [r7, #28]
 800abf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abfc:	689b      	ldr	r3, [r3, #8]
 800abfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d110      	bne.n	800ac28 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ac06:	69bb      	ldr	r3, [r7, #24]
 800ac08:	015a      	lsls	r2, r3, #5
 800ac0a:	69fb      	ldr	r3, [r7, #28]
 800ac0c:	4413      	add	r3, r2
 800ac0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	69ba      	ldr	r2, [r7, #24]
 800ac16:	0151      	lsls	r1, r2, #5
 800ac18:	69fa      	ldr	r2, [r7, #28]
 800ac1a:	440a      	add	r2, r1
 800ac1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac20:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ac24:	6013      	str	r3, [r2, #0]
 800ac26:	e00f      	b.n	800ac48 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ac28:	69bb      	ldr	r3, [r7, #24]
 800ac2a:	015a      	lsls	r2, r3, #5
 800ac2c:	69fb      	ldr	r3, [r7, #28]
 800ac2e:	4413      	add	r3, r2
 800ac30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	69ba      	ldr	r2, [r7, #24]
 800ac38:	0151      	lsls	r1, r2, #5
 800ac3a:	69fa      	ldr	r2, [r7, #28]
 800ac3c:	440a      	add	r2, r1
 800ac3e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ac46:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ac48:	69bb      	ldr	r3, [r7, #24]
 800ac4a:	015a      	lsls	r2, r3, #5
 800ac4c:	69fb      	ldr	r3, [r7, #28]
 800ac4e:	4413      	add	r3, r2
 800ac50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	69ba      	ldr	r2, [r7, #24]
 800ac58:	0151      	lsls	r1, r2, #5
 800ac5a:	69fa      	ldr	r2, [r7, #28]
 800ac5c:	440a      	add	r2, r1
 800ac5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac62:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ac66:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ac68:	2300      	movs	r3, #0
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3720      	adds	r7, #32
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}
 800ac72:	bf00      	nop
 800ac74:	1ff80000 	.word	0x1ff80000

0800ac78 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ac78:	b480      	push	{r7}
 800ac7a:	b087      	sub	sp, #28
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	60f8      	str	r0, [r7, #12]
 800ac80:	60b9      	str	r1, [r7, #8]
 800ac82:	4613      	mov	r3, r2
 800ac84:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	781b      	ldrb	r3, [r3, #0]
 800ac8e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	785b      	ldrb	r3, [r3, #1]
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	f040 80ce 	bne.w	800ae36 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ac9a:	68bb      	ldr	r3, [r7, #8]
 800ac9c:	699b      	ldr	r3, [r3, #24]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d132      	bne.n	800ad08 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	015a      	lsls	r2, r3, #5
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	4413      	add	r3, r2
 800acaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acae:	691b      	ldr	r3, [r3, #16]
 800acb0:	693a      	ldr	r2, [r7, #16]
 800acb2:	0151      	lsls	r1, r2, #5
 800acb4:	697a      	ldr	r2, [r7, #20]
 800acb6:	440a      	add	r2, r1
 800acb8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800acbc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800acc0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800acc4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	015a      	lsls	r2, r3, #5
 800acca:	697b      	ldr	r3, [r7, #20]
 800accc:	4413      	add	r3, r2
 800acce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acd2:	691b      	ldr	r3, [r3, #16]
 800acd4:	693a      	ldr	r2, [r7, #16]
 800acd6:	0151      	lsls	r1, r2, #5
 800acd8:	697a      	ldr	r2, [r7, #20]
 800acda:	440a      	add	r2, r1
 800acdc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ace0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ace4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	015a      	lsls	r2, r3, #5
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	4413      	add	r3, r2
 800acee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acf2:	691b      	ldr	r3, [r3, #16]
 800acf4:	693a      	ldr	r2, [r7, #16]
 800acf6:	0151      	lsls	r1, r2, #5
 800acf8:	697a      	ldr	r2, [r7, #20]
 800acfa:	440a      	add	r2, r1
 800acfc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad00:	0cdb      	lsrs	r3, r3, #19
 800ad02:	04db      	lsls	r3, r3, #19
 800ad04:	6113      	str	r3, [r2, #16]
 800ad06:	e04e      	b.n	800ada6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	015a      	lsls	r2, r3, #5
 800ad0c:	697b      	ldr	r3, [r7, #20]
 800ad0e:	4413      	add	r3, r2
 800ad10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad14:	691b      	ldr	r3, [r3, #16]
 800ad16:	693a      	ldr	r2, [r7, #16]
 800ad18:	0151      	lsls	r1, r2, #5
 800ad1a:	697a      	ldr	r2, [r7, #20]
 800ad1c:	440a      	add	r2, r1
 800ad1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad22:	0cdb      	lsrs	r3, r3, #19
 800ad24:	04db      	lsls	r3, r3, #19
 800ad26:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ad28:	693b      	ldr	r3, [r7, #16]
 800ad2a:	015a      	lsls	r2, r3, #5
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	4413      	add	r3, r2
 800ad30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad34:	691b      	ldr	r3, [r3, #16]
 800ad36:	693a      	ldr	r2, [r7, #16]
 800ad38:	0151      	lsls	r1, r2, #5
 800ad3a:	697a      	ldr	r2, [r7, #20]
 800ad3c:	440a      	add	r2, r1
 800ad3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad42:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ad46:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ad4a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	699a      	ldr	r2, [r3, #24]
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	68db      	ldr	r3, [r3, #12]
 800ad54:	429a      	cmp	r2, r3
 800ad56:	d903      	bls.n	800ad60 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	68da      	ldr	r2, [r3, #12]
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ad60:	693b      	ldr	r3, [r7, #16]
 800ad62:	015a      	lsls	r2, r3, #5
 800ad64:	697b      	ldr	r3, [r7, #20]
 800ad66:	4413      	add	r3, r2
 800ad68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad6c:	691b      	ldr	r3, [r3, #16]
 800ad6e:	693a      	ldr	r2, [r7, #16]
 800ad70:	0151      	lsls	r1, r2, #5
 800ad72:	697a      	ldr	r2, [r7, #20]
 800ad74:	440a      	add	r2, r1
 800ad76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ad7a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ad7e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	015a      	lsls	r2, r3, #5
 800ad84:	697b      	ldr	r3, [r7, #20]
 800ad86:	4413      	add	r3, r2
 800ad88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad8c:	691a      	ldr	r2, [r3, #16]
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	699b      	ldr	r3, [r3, #24]
 800ad92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad96:	6939      	ldr	r1, [r7, #16]
 800ad98:	0148      	lsls	r0, r1, #5
 800ad9a:	6979      	ldr	r1, [r7, #20]
 800ad9c:	4401      	add	r1, r0
 800ad9e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ada2:	4313      	orrs	r3, r2
 800ada4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ada6:	79fb      	ldrb	r3, [r7, #7]
 800ada8:	2b01      	cmp	r3, #1
 800adaa:	d11e      	bne.n	800adea <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800adac:	68bb      	ldr	r3, [r7, #8]
 800adae:	695b      	ldr	r3, [r3, #20]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d009      	beq.n	800adc8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800adb4:	693b      	ldr	r3, [r7, #16]
 800adb6:	015a      	lsls	r2, r3, #5
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	4413      	add	r3, r2
 800adbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adc0:	461a      	mov	r2, r3
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	695b      	ldr	r3, [r3, #20]
 800adc6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	015a      	lsls	r2, r3, #5
 800adcc:	697b      	ldr	r3, [r7, #20]
 800adce:	4413      	add	r3, r2
 800add0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	693a      	ldr	r2, [r7, #16]
 800add8:	0151      	lsls	r1, r2, #5
 800adda:	697a      	ldr	r2, [r7, #20]
 800addc:	440a      	add	r2, r1
 800adde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ade2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ade6:	6013      	str	r3, [r2, #0]
 800ade8:	e097      	b.n	800af1a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	015a      	lsls	r2, r3, #5
 800adee:	697b      	ldr	r3, [r7, #20]
 800adf0:	4413      	add	r3, r2
 800adf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	693a      	ldr	r2, [r7, #16]
 800adfa:	0151      	lsls	r1, r2, #5
 800adfc:	697a      	ldr	r2, [r7, #20]
 800adfe:	440a      	add	r2, r1
 800ae00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae04:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ae08:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	699b      	ldr	r3, [r3, #24]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	f000 8083 	beq.w	800af1a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ae14:	697b      	ldr	r3, [r7, #20]
 800ae16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ae1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	781b      	ldrb	r3, [r3, #0]
 800ae20:	f003 030f 	and.w	r3, r3, #15
 800ae24:	2101      	movs	r1, #1
 800ae26:	fa01 f303 	lsl.w	r3, r1, r3
 800ae2a:	6979      	ldr	r1, [r7, #20]
 800ae2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ae30:	4313      	orrs	r3, r2
 800ae32:	634b      	str	r3, [r1, #52]	@ 0x34
 800ae34:	e071      	b.n	800af1a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	015a      	lsls	r2, r3, #5
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae42:	691b      	ldr	r3, [r3, #16]
 800ae44:	693a      	ldr	r2, [r7, #16]
 800ae46:	0151      	lsls	r1, r2, #5
 800ae48:	697a      	ldr	r2, [r7, #20]
 800ae4a:	440a      	add	r2, r1
 800ae4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae50:	0cdb      	lsrs	r3, r3, #19
 800ae52:	04db      	lsls	r3, r3, #19
 800ae54:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ae56:	693b      	ldr	r3, [r7, #16]
 800ae58:	015a      	lsls	r2, r3, #5
 800ae5a:	697b      	ldr	r3, [r7, #20]
 800ae5c:	4413      	add	r3, r2
 800ae5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae62:	691b      	ldr	r3, [r3, #16]
 800ae64:	693a      	ldr	r2, [r7, #16]
 800ae66:	0151      	lsls	r1, r2, #5
 800ae68:	697a      	ldr	r2, [r7, #20]
 800ae6a:	440a      	add	r2, r1
 800ae6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae70:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800ae74:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800ae78:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	699b      	ldr	r3, [r3, #24]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d003      	beq.n	800ae8a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	68da      	ldr	r2, [r3, #12]
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800ae8a:	68bb      	ldr	r3, [r7, #8]
 800ae8c:	68da      	ldr	r2, [r3, #12]
 800ae8e:	68bb      	ldr	r3, [r7, #8]
 800ae90:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ae92:	693b      	ldr	r3, [r7, #16]
 800ae94:	015a      	lsls	r2, r3, #5
 800ae96:	697b      	ldr	r3, [r7, #20]
 800ae98:	4413      	add	r3, r2
 800ae9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae9e:	691b      	ldr	r3, [r3, #16]
 800aea0:	693a      	ldr	r2, [r7, #16]
 800aea2:	0151      	lsls	r1, r2, #5
 800aea4:	697a      	ldr	r2, [r7, #20]
 800aea6:	440a      	add	r2, r1
 800aea8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aeac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aeb0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	015a      	lsls	r2, r3, #5
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	4413      	add	r3, r2
 800aeba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aebe:	691a      	ldr	r2, [r3, #16]
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	69db      	ldr	r3, [r3, #28]
 800aec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aec8:	6939      	ldr	r1, [r7, #16]
 800aeca:	0148      	lsls	r0, r1, #5
 800aecc:	6979      	ldr	r1, [r7, #20]
 800aece:	4401      	add	r1, r0
 800aed0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aed4:	4313      	orrs	r3, r2
 800aed6:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800aed8:	79fb      	ldrb	r3, [r7, #7]
 800aeda:	2b01      	cmp	r3, #1
 800aedc:	d10d      	bne.n	800aefa <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800aede:	68bb      	ldr	r3, [r7, #8]
 800aee0:	691b      	ldr	r3, [r3, #16]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d009      	beq.n	800aefa <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	6919      	ldr	r1, [r3, #16]
 800aeea:	693b      	ldr	r3, [r7, #16]
 800aeec:	015a      	lsls	r2, r3, #5
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	4413      	add	r3, r2
 800aef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aef6:	460a      	mov	r2, r1
 800aef8:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800aefa:	693b      	ldr	r3, [r7, #16]
 800aefc:	015a      	lsls	r2, r3, #5
 800aefe:	697b      	ldr	r3, [r7, #20]
 800af00:	4413      	add	r3, r2
 800af02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	693a      	ldr	r2, [r7, #16]
 800af0a:	0151      	lsls	r1, r2, #5
 800af0c:	697a      	ldr	r2, [r7, #20]
 800af0e:	440a      	add	r2, r1
 800af10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af14:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800af18:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800af1a:	2300      	movs	r3, #0
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	371c      	adds	r7, #28
 800af20:	46bd      	mov	sp, r7
 800af22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af26:	4770      	bx	lr

0800af28 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800af28:	b480      	push	{r7}
 800af2a:	b087      	sub	sp, #28
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800af32:	2300      	movs	r3, #0
 800af34:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800af36:	2300      	movs	r3, #0
 800af38:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	785b      	ldrb	r3, [r3, #1]
 800af42:	2b01      	cmp	r3, #1
 800af44:	d14a      	bne.n	800afdc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	781b      	ldrb	r3, [r3, #0]
 800af4a:	015a      	lsls	r2, r3, #5
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	4413      	add	r3, r2
 800af50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800af5a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800af5e:	f040 8086 	bne.w	800b06e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	781b      	ldrb	r3, [r3, #0]
 800af66:	015a      	lsls	r2, r3, #5
 800af68:	693b      	ldr	r3, [r7, #16]
 800af6a:	4413      	add	r3, r2
 800af6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	683a      	ldr	r2, [r7, #0]
 800af74:	7812      	ldrb	r2, [r2, #0]
 800af76:	0151      	lsls	r1, r2, #5
 800af78:	693a      	ldr	r2, [r7, #16]
 800af7a:	440a      	add	r2, r1
 800af7c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af80:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800af84:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	015a      	lsls	r2, r3, #5
 800af8c:	693b      	ldr	r3, [r7, #16]
 800af8e:	4413      	add	r3, r2
 800af90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	683a      	ldr	r2, [r7, #0]
 800af98:	7812      	ldrb	r2, [r2, #0]
 800af9a:	0151      	lsls	r1, r2, #5
 800af9c:	693a      	ldr	r2, [r7, #16]
 800af9e:	440a      	add	r2, r1
 800afa0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800afa4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800afa8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	3301      	adds	r3, #1
 800afae:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d902      	bls.n	800afc0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800afba:	2301      	movs	r3, #1
 800afbc:	75fb      	strb	r3, [r7, #23]
          break;
 800afbe:	e056      	b.n	800b06e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	781b      	ldrb	r3, [r3, #0]
 800afc4:	015a      	lsls	r2, r3, #5
 800afc6:	693b      	ldr	r3, [r7, #16]
 800afc8:	4413      	add	r3, r2
 800afca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800afd4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800afd8:	d0e7      	beq.n	800afaa <USB_EPStopXfer+0x82>
 800afda:	e048      	b.n	800b06e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	781b      	ldrb	r3, [r3, #0]
 800afe0:	015a      	lsls	r2, r3, #5
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	4413      	add	r3, r2
 800afe6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aff0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aff4:	d13b      	bne.n	800b06e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	781b      	ldrb	r3, [r3, #0]
 800affa:	015a      	lsls	r2, r3, #5
 800affc:	693b      	ldr	r3, [r7, #16]
 800affe:	4413      	add	r3, r2
 800b000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	683a      	ldr	r2, [r7, #0]
 800b008:	7812      	ldrb	r2, [r2, #0]
 800b00a:	0151      	lsls	r1, r2, #5
 800b00c:	693a      	ldr	r2, [r7, #16]
 800b00e:	440a      	add	r2, r1
 800b010:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b014:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b018:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	781b      	ldrb	r3, [r3, #0]
 800b01e:	015a      	lsls	r2, r3, #5
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	4413      	add	r3, r2
 800b024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	683a      	ldr	r2, [r7, #0]
 800b02c:	7812      	ldrb	r2, [r2, #0]
 800b02e:	0151      	lsls	r1, r2, #5
 800b030:	693a      	ldr	r2, [r7, #16]
 800b032:	440a      	add	r2, r1
 800b034:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b038:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b03c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	3301      	adds	r3, #1
 800b042:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b04a:	4293      	cmp	r3, r2
 800b04c:	d902      	bls.n	800b054 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b04e:	2301      	movs	r3, #1
 800b050:	75fb      	strb	r3, [r7, #23]
          break;
 800b052:	e00c      	b.n	800b06e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	781b      	ldrb	r3, [r3, #0]
 800b058:	015a      	lsls	r2, r3, #5
 800b05a:	693b      	ldr	r3, [r7, #16]
 800b05c:	4413      	add	r3, r2
 800b05e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b068:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b06c:	d0e7      	beq.n	800b03e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b06e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b070:	4618      	mov	r0, r3
 800b072:	371c      	adds	r7, #28
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr

0800b07c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b07c:	b480      	push	{r7}
 800b07e:	b089      	sub	sp, #36	@ 0x24
 800b080:	af00      	add	r7, sp, #0
 800b082:	60f8      	str	r0, [r7, #12]
 800b084:	60b9      	str	r1, [r7, #8]
 800b086:	4611      	mov	r1, r2
 800b088:	461a      	mov	r2, r3
 800b08a:	460b      	mov	r3, r1
 800b08c:	71fb      	strb	r3, [r7, #7]
 800b08e:	4613      	mov	r3, r2
 800b090:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b09a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d123      	bne.n	800b0ea <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b0a2:	88bb      	ldrh	r3, [r7, #4]
 800b0a4:	3303      	adds	r3, #3
 800b0a6:	089b      	lsrs	r3, r3, #2
 800b0a8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	61bb      	str	r3, [r7, #24]
 800b0ae:	e018      	b.n	800b0e2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b0b0:	79fb      	ldrb	r3, [r7, #7]
 800b0b2:	031a      	lsls	r2, r3, #12
 800b0b4:	697b      	ldr	r3, [r7, #20]
 800b0b6:	4413      	add	r3, r2
 800b0b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b0bc:	461a      	mov	r2, r3
 800b0be:	69fb      	ldr	r3, [r7, #28]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b0c4:	69fb      	ldr	r3, [r7, #28]
 800b0c6:	3301      	adds	r3, #1
 800b0c8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b0ca:	69fb      	ldr	r3, [r7, #28]
 800b0cc:	3301      	adds	r3, #1
 800b0ce:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b0d0:	69fb      	ldr	r3, [r7, #28]
 800b0d2:	3301      	adds	r3, #1
 800b0d4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b0d6:	69fb      	ldr	r3, [r7, #28]
 800b0d8:	3301      	adds	r3, #1
 800b0da:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b0dc:	69bb      	ldr	r3, [r7, #24]
 800b0de:	3301      	adds	r3, #1
 800b0e0:	61bb      	str	r3, [r7, #24]
 800b0e2:	69ba      	ldr	r2, [r7, #24]
 800b0e4:	693b      	ldr	r3, [r7, #16]
 800b0e6:	429a      	cmp	r2, r3
 800b0e8:	d3e2      	bcc.n	800b0b0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b0ea:	2300      	movs	r3, #0
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3724      	adds	r7, #36	@ 0x24
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f6:	4770      	bx	lr

0800b0f8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b08b      	sub	sp, #44	@ 0x2c
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	60f8      	str	r0, [r7, #12]
 800b100:	60b9      	str	r1, [r7, #8]
 800b102:	4613      	mov	r3, r2
 800b104:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b10e:	88fb      	ldrh	r3, [r7, #6]
 800b110:	089b      	lsrs	r3, r3, #2
 800b112:	b29b      	uxth	r3, r3
 800b114:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b116:	88fb      	ldrh	r3, [r7, #6]
 800b118:	f003 0303 	and.w	r3, r3, #3
 800b11c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b11e:	2300      	movs	r3, #0
 800b120:	623b      	str	r3, [r7, #32]
 800b122:	e014      	b.n	800b14e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b124:	69bb      	ldr	r3, [r7, #24]
 800b126:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b12a:	681a      	ldr	r2, [r3, #0]
 800b12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b12e:	601a      	str	r2, [r3, #0]
    pDest++;
 800b130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b132:	3301      	adds	r3, #1
 800b134:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b138:	3301      	adds	r3, #1
 800b13a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b13c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b13e:	3301      	adds	r3, #1
 800b140:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b144:	3301      	adds	r3, #1
 800b146:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b148:	6a3b      	ldr	r3, [r7, #32]
 800b14a:	3301      	adds	r3, #1
 800b14c:	623b      	str	r3, [r7, #32]
 800b14e:	6a3a      	ldr	r2, [r7, #32]
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	429a      	cmp	r2, r3
 800b154:	d3e6      	bcc.n	800b124 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b156:	8bfb      	ldrh	r3, [r7, #30]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d01e      	beq.n	800b19a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b15c:	2300      	movs	r3, #0
 800b15e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b160:	69bb      	ldr	r3, [r7, #24]
 800b162:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b166:	461a      	mov	r2, r3
 800b168:	f107 0310 	add.w	r3, r7, #16
 800b16c:	6812      	ldr	r2, [r2, #0]
 800b16e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b170:	693a      	ldr	r2, [r7, #16]
 800b172:	6a3b      	ldr	r3, [r7, #32]
 800b174:	b2db      	uxtb	r3, r3
 800b176:	00db      	lsls	r3, r3, #3
 800b178:	fa22 f303 	lsr.w	r3, r2, r3
 800b17c:	b2da      	uxtb	r2, r3
 800b17e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b180:	701a      	strb	r2, [r3, #0]
      i++;
 800b182:	6a3b      	ldr	r3, [r7, #32]
 800b184:	3301      	adds	r3, #1
 800b186:	623b      	str	r3, [r7, #32]
      pDest++;
 800b188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b18a:	3301      	adds	r3, #1
 800b18c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b18e:	8bfb      	ldrh	r3, [r7, #30]
 800b190:	3b01      	subs	r3, #1
 800b192:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b194:	8bfb      	ldrh	r3, [r7, #30]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d1ea      	bne.n	800b170 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b19a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	372c      	adds	r7, #44	@ 0x2c
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr

0800b1a8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b1a8:	b480      	push	{r7}
 800b1aa:	b085      	sub	sp, #20
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
 800b1b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	781b      	ldrb	r3, [r3, #0]
 800b1ba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b1bc:	683b      	ldr	r3, [r7, #0]
 800b1be:	785b      	ldrb	r3, [r3, #1]
 800b1c0:	2b01      	cmp	r3, #1
 800b1c2:	d12c      	bne.n	800b21e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	015a      	lsls	r2, r3, #5
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	4413      	add	r3, r2
 800b1cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	db12      	blt.n	800b1fc <USB_EPSetStall+0x54>
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d00f      	beq.n	800b1fc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	015a      	lsls	r2, r3, #5
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	4413      	add	r3, r2
 800b1e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	68ba      	ldr	r2, [r7, #8]
 800b1ec:	0151      	lsls	r1, r2, #5
 800b1ee:	68fa      	ldr	r2, [r7, #12]
 800b1f0:	440a      	add	r2, r1
 800b1f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1f6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b1fa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b1fc:	68bb      	ldr	r3, [r7, #8]
 800b1fe:	015a      	lsls	r2, r3, #5
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	4413      	add	r3, r2
 800b204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	68ba      	ldr	r2, [r7, #8]
 800b20c:	0151      	lsls	r1, r2, #5
 800b20e:	68fa      	ldr	r2, [r7, #12]
 800b210:	440a      	add	r2, r1
 800b212:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b216:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b21a:	6013      	str	r3, [r2, #0]
 800b21c:	e02b      	b.n	800b276 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	015a      	lsls	r2, r3, #5
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	4413      	add	r3, r2
 800b226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	db12      	blt.n	800b256 <USB_EPSetStall+0xae>
 800b230:	68bb      	ldr	r3, [r7, #8]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d00f      	beq.n	800b256 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	015a      	lsls	r2, r3, #5
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	4413      	add	r3, r2
 800b23e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	68ba      	ldr	r2, [r7, #8]
 800b246:	0151      	lsls	r1, r2, #5
 800b248:	68fa      	ldr	r2, [r7, #12]
 800b24a:	440a      	add	r2, r1
 800b24c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b250:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b254:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	015a      	lsls	r2, r3, #5
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	4413      	add	r3, r2
 800b25e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	68ba      	ldr	r2, [r7, #8]
 800b266:	0151      	lsls	r1, r2, #5
 800b268:	68fa      	ldr	r2, [r7, #12]
 800b26a:	440a      	add	r2, r1
 800b26c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b270:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b274:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b276:	2300      	movs	r3, #0
}
 800b278:	4618      	mov	r0, r3
 800b27a:	3714      	adds	r7, #20
 800b27c:	46bd      	mov	sp, r7
 800b27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b282:	4770      	bx	lr

0800b284 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b284:	b480      	push	{r7}
 800b286:	b085      	sub	sp, #20
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
 800b28c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	781b      	ldrb	r3, [r3, #0]
 800b296:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	785b      	ldrb	r3, [r3, #1]
 800b29c:	2b01      	cmp	r3, #1
 800b29e:	d128      	bne.n	800b2f2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b2a0:	68bb      	ldr	r3, [r7, #8]
 800b2a2:	015a      	lsls	r2, r3, #5
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	4413      	add	r3, r2
 800b2a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	68ba      	ldr	r2, [r7, #8]
 800b2b0:	0151      	lsls	r1, r2, #5
 800b2b2:	68fa      	ldr	r2, [r7, #12]
 800b2b4:	440a      	add	r2, r1
 800b2b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b2ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b2be:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	791b      	ldrb	r3, [r3, #4]
 800b2c4:	2b03      	cmp	r3, #3
 800b2c6:	d003      	beq.n	800b2d0 <USB_EPClearStall+0x4c>
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	791b      	ldrb	r3, [r3, #4]
 800b2cc:	2b02      	cmp	r3, #2
 800b2ce:	d138      	bne.n	800b342 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b2d0:	68bb      	ldr	r3, [r7, #8]
 800b2d2:	015a      	lsls	r2, r3, #5
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	4413      	add	r3, r2
 800b2d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	68ba      	ldr	r2, [r7, #8]
 800b2e0:	0151      	lsls	r1, r2, #5
 800b2e2:	68fa      	ldr	r2, [r7, #12]
 800b2e4:	440a      	add	r2, r1
 800b2e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b2ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b2ee:	6013      	str	r3, [r2, #0]
 800b2f0:	e027      	b.n	800b342 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b2f2:	68bb      	ldr	r3, [r7, #8]
 800b2f4:	015a      	lsls	r2, r3, #5
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	4413      	add	r3, r2
 800b2fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	68ba      	ldr	r2, [r7, #8]
 800b302:	0151      	lsls	r1, r2, #5
 800b304:	68fa      	ldr	r2, [r7, #12]
 800b306:	440a      	add	r2, r1
 800b308:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b30c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b310:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	791b      	ldrb	r3, [r3, #4]
 800b316:	2b03      	cmp	r3, #3
 800b318:	d003      	beq.n	800b322 <USB_EPClearStall+0x9e>
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	791b      	ldrb	r3, [r3, #4]
 800b31e:	2b02      	cmp	r3, #2
 800b320:	d10f      	bne.n	800b342 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	015a      	lsls	r2, r3, #5
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	4413      	add	r3, r2
 800b32a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	68ba      	ldr	r2, [r7, #8]
 800b332:	0151      	lsls	r1, r2, #5
 800b334:	68fa      	ldr	r2, [r7, #12]
 800b336:	440a      	add	r2, r1
 800b338:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b33c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b340:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b342:	2300      	movs	r3, #0
}
 800b344:	4618      	mov	r0, r3
 800b346:	3714      	adds	r7, #20
 800b348:	46bd      	mov	sp, r7
 800b34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34e:	4770      	bx	lr

0800b350 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b350:	b480      	push	{r7}
 800b352:	b085      	sub	sp, #20
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	460b      	mov	r3, r1
 800b35a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	68fa      	ldr	r2, [r7, #12]
 800b36a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b36e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800b372:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b37a:	681a      	ldr	r2, [r3, #0]
 800b37c:	78fb      	ldrb	r3, [r7, #3]
 800b37e:	011b      	lsls	r3, r3, #4
 800b380:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800b384:	68f9      	ldr	r1, [r7, #12]
 800b386:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b38a:	4313      	orrs	r3, r2
 800b38c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b38e:	2300      	movs	r3, #0
}
 800b390:	4618      	mov	r0, r3
 800b392:	3714      	adds	r7, #20
 800b394:	46bd      	mov	sp, r7
 800b396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39a:	4770      	bx	lr

0800b39c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b085      	sub	sp, #20
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	68fa      	ldr	r2, [r7, #12]
 800b3b2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b3b6:	f023 0303 	bic.w	r3, r3, #3
 800b3ba:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	68fa      	ldr	r2, [r7, #12]
 800b3c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b3ca:	f023 0302 	bic.w	r3, r3, #2
 800b3ce:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b3d0:	2300      	movs	r3, #0
}
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	3714      	adds	r7, #20
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3dc:	4770      	bx	lr

0800b3de <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b3de:	b480      	push	{r7}
 800b3e0:	b085      	sub	sp, #20
 800b3e2:	af00      	add	r7, sp, #0
 800b3e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	68fa      	ldr	r2, [r7, #12]
 800b3f4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b3f8:	f023 0303 	bic.w	r3, r3, #3
 800b3fc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b404:	685b      	ldr	r3, [r3, #4]
 800b406:	68fa      	ldr	r2, [r7, #12]
 800b408:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b40c:	f043 0302 	orr.w	r3, r3, #2
 800b410:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b412:	2300      	movs	r3, #0
}
 800b414:	4618      	mov	r0, r3
 800b416:	3714      	adds	r7, #20
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr

0800b420 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b420:	b480      	push	{r7}
 800b422:	b085      	sub	sp, #20
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	695b      	ldr	r3, [r3, #20]
 800b42c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	699b      	ldr	r3, [r3, #24]
 800b432:	68fa      	ldr	r2, [r7, #12]
 800b434:	4013      	ands	r3, r2
 800b436:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b438:	68fb      	ldr	r3, [r7, #12]
}
 800b43a:	4618      	mov	r0, r3
 800b43c:	3714      	adds	r7, #20
 800b43e:	46bd      	mov	sp, r7
 800b440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b444:	4770      	bx	lr

0800b446 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b446:	b480      	push	{r7}
 800b448:	b085      	sub	sp, #20
 800b44a:	af00      	add	r7, sp, #0
 800b44c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b458:	699b      	ldr	r3, [r3, #24]
 800b45a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b462:	69db      	ldr	r3, [r3, #28]
 800b464:	68ba      	ldr	r2, [r7, #8]
 800b466:	4013      	ands	r3, r2
 800b468:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b46a:	68bb      	ldr	r3, [r7, #8]
 800b46c:	0c1b      	lsrs	r3, r3, #16
}
 800b46e:	4618      	mov	r0, r3
 800b470:	3714      	adds	r7, #20
 800b472:	46bd      	mov	sp, r7
 800b474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b478:	4770      	bx	lr

0800b47a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b47a:	b480      	push	{r7}
 800b47c:	b085      	sub	sp, #20
 800b47e:	af00      	add	r7, sp, #0
 800b480:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b48c:	699b      	ldr	r3, [r3, #24]
 800b48e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b496:	69db      	ldr	r3, [r3, #28]
 800b498:	68ba      	ldr	r2, [r7, #8]
 800b49a:	4013      	ands	r3, r2
 800b49c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b49e:	68bb      	ldr	r3, [r7, #8]
 800b4a0:	b29b      	uxth	r3, r3
}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	3714      	adds	r7, #20
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ac:	4770      	bx	lr

0800b4ae <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b4ae:	b480      	push	{r7}
 800b4b0:	b085      	sub	sp, #20
 800b4b2:	af00      	add	r7, sp, #0
 800b4b4:	6078      	str	r0, [r7, #4]
 800b4b6:	460b      	mov	r3, r1
 800b4b8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b4be:	78fb      	ldrb	r3, [r7, #3]
 800b4c0:	015a      	lsls	r2, r3, #5
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	4413      	add	r3, r2
 800b4c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4ca:	689b      	ldr	r3, [r3, #8]
 800b4cc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4d4:	695b      	ldr	r3, [r3, #20]
 800b4d6:	68ba      	ldr	r2, [r7, #8]
 800b4d8:	4013      	ands	r3, r2
 800b4da:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b4dc:	68bb      	ldr	r3, [r7, #8]
}
 800b4de:	4618      	mov	r0, r3
 800b4e0:	3714      	adds	r7, #20
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e8:	4770      	bx	lr

0800b4ea <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b4ea:	b480      	push	{r7}
 800b4ec:	b087      	sub	sp, #28
 800b4ee:	af00      	add	r7, sp, #0
 800b4f0:	6078      	str	r0, [r7, #4]
 800b4f2:	460b      	mov	r3, r1
 800b4f4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b4fa:	697b      	ldr	r3, [r7, #20]
 800b4fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b500:	691b      	ldr	r3, [r3, #16]
 800b502:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b504:	697b      	ldr	r3, [r7, #20]
 800b506:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b50a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b50c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b50e:	78fb      	ldrb	r3, [r7, #3]
 800b510:	f003 030f 	and.w	r3, r3, #15
 800b514:	68fa      	ldr	r2, [r7, #12]
 800b516:	fa22 f303 	lsr.w	r3, r2, r3
 800b51a:	01db      	lsls	r3, r3, #7
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	693a      	ldr	r2, [r7, #16]
 800b520:	4313      	orrs	r3, r2
 800b522:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b524:	78fb      	ldrb	r3, [r7, #3]
 800b526:	015a      	lsls	r2, r3, #5
 800b528:	697b      	ldr	r3, [r7, #20]
 800b52a:	4413      	add	r3, r2
 800b52c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b530:	689b      	ldr	r3, [r3, #8]
 800b532:	693a      	ldr	r2, [r7, #16]
 800b534:	4013      	ands	r3, r2
 800b536:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b538:	68bb      	ldr	r3, [r7, #8]
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	371c      	adds	r7, #28
 800b53e:	46bd      	mov	sp, r7
 800b540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b544:	4770      	bx	lr

0800b546 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b546:	b480      	push	{r7}
 800b548:	b083      	sub	sp, #12
 800b54a:	af00      	add	r7, sp, #0
 800b54c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	695b      	ldr	r3, [r3, #20]
 800b552:	f003 0301 	and.w	r3, r3, #1
}
 800b556:	4618      	mov	r0, r3
 800b558:	370c      	adds	r7, #12
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr

0800b562 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b562:	b480      	push	{r7}
 800b564:	b085      	sub	sp, #20
 800b566:	af00      	add	r7, sp, #0
 800b568:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	68fa      	ldr	r2, [r7, #12]
 800b578:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b57c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b580:	f023 0307 	bic.w	r3, r3, #7
 800b584:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b58c:	685b      	ldr	r3, [r3, #4]
 800b58e:	68fa      	ldr	r2, [r7, #12]
 800b590:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b594:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b598:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b59a:	2300      	movs	r3, #0
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3714      	adds	r7, #20
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr

0800b5a8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b5a8:	b480      	push	{r7}
 800b5aa:	b087      	sub	sp, #28
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	60f8      	str	r0, [r7, #12]
 800b5b0:	460b      	mov	r3, r1
 800b5b2:	607a      	str	r2, [r7, #4]
 800b5b4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	333c      	adds	r3, #60	@ 0x3c
 800b5be:	3304      	adds	r3, #4
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b5c4:	693b      	ldr	r3, [r7, #16]
 800b5c6:	4a26      	ldr	r2, [pc, #152]	@ (800b660 <USB_EP0_OutStart+0xb8>)
 800b5c8:	4293      	cmp	r3, r2
 800b5ca:	d90a      	bls.n	800b5e2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b5d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b5dc:	d101      	bne.n	800b5e2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b5de:	2300      	movs	r3, #0
 800b5e0:	e037      	b.n	800b652 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5e8:	461a      	mov	r2, r3
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b5ee:	697b      	ldr	r3, [r7, #20]
 800b5f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5f4:	691b      	ldr	r3, [r3, #16]
 800b5f6:	697a      	ldr	r2, [r7, #20]
 800b5f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b5fc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b600:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b608:	691b      	ldr	r3, [r3, #16]
 800b60a:	697a      	ldr	r2, [r7, #20]
 800b60c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b610:	f043 0318 	orr.w	r3, r3, #24
 800b614:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b61c:	691b      	ldr	r3, [r3, #16]
 800b61e:	697a      	ldr	r2, [r7, #20]
 800b620:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b624:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b628:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b62a:	7afb      	ldrb	r3, [r7, #11]
 800b62c:	2b01      	cmp	r3, #1
 800b62e:	d10f      	bne.n	800b650 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b630:	697b      	ldr	r3, [r7, #20]
 800b632:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b636:	461a      	mov	r2, r3
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	697a      	ldr	r2, [r7, #20]
 800b646:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b64a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b64e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b650:	2300      	movs	r3, #0
}
 800b652:	4618      	mov	r0, r3
 800b654:	371c      	adds	r7, #28
 800b656:	46bd      	mov	sp, r7
 800b658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop
 800b660:	4f54300a 	.word	0x4f54300a

0800b664 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b664:	b480      	push	{r7}
 800b666:	b085      	sub	sp, #20
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b66c:	2300      	movs	r3, #0
 800b66e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	3301      	adds	r3, #1
 800b674:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	4a13      	ldr	r2, [pc, #76]	@ (800b6c8 <USB_CoreReset+0x64>)
 800b67a:	4293      	cmp	r3, r2
 800b67c:	d901      	bls.n	800b682 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b67e:	2303      	movs	r3, #3
 800b680:	e01b      	b.n	800b6ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	691b      	ldr	r3, [r3, #16]
 800b686:	2b00      	cmp	r3, #0
 800b688:	daf2      	bge.n	800b670 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b68a:	2300      	movs	r3, #0
 800b68c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	691b      	ldr	r3, [r3, #16]
 800b692:	f043 0201 	orr.w	r2, r3, #1
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	3301      	adds	r3, #1
 800b69e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	4a09      	ldr	r2, [pc, #36]	@ (800b6c8 <USB_CoreReset+0x64>)
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d901      	bls.n	800b6ac <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b6a8:	2303      	movs	r3, #3
 800b6aa:	e006      	b.n	800b6ba <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	691b      	ldr	r3, [r3, #16]
 800b6b0:	f003 0301 	and.w	r3, r3, #1
 800b6b4:	2b01      	cmp	r3, #1
 800b6b6:	d0f0      	beq.n	800b69a <USB_CoreReset+0x36>

  return HAL_OK;
 800b6b8:	2300      	movs	r3, #0
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3714      	adds	r7, #20
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c4:	4770      	bx	lr
 800b6c6:	bf00      	nop
 800b6c8:	00030d40 	.word	0x00030d40

0800b6cc <LCD_Fill>:
* @param xend,yend 终止坐标
* @param color 要填充的颜色
* @return None
*/
void LCD_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color)
{          
 800b6cc:	b590      	push	{r4, r7, lr}
 800b6ce:	b085      	sub	sp, #20
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	4604      	mov	r4, r0
 800b6d4:	4608      	mov	r0, r1
 800b6d6:	4611      	mov	r1, r2
 800b6d8:	461a      	mov	r2, r3
 800b6da:	4623      	mov	r3, r4
 800b6dc:	80fb      	strh	r3, [r7, #6]
 800b6de:	4603      	mov	r3, r0
 800b6e0:	80bb      	strh	r3, [r7, #4]
 800b6e2:	460b      	mov	r3, r1
 800b6e4:	807b      	strh	r3, [r7, #2]
 800b6e6:	4613      	mov	r3, r2
 800b6e8:	803b      	strh	r3, [r7, #0]
	uint16_t i,j; 
	LCD_Address_Set(xsta,ysta,xend-1,yend-1);//设置显示范围
 800b6ea:	887b      	ldrh	r3, [r7, #2]
 800b6ec:	3b01      	subs	r3, #1
 800b6ee:	b29a      	uxth	r2, r3
 800b6f0:	883b      	ldrh	r3, [r7, #0]
 800b6f2:	3b01      	subs	r3, #1
 800b6f4:	b29b      	uxth	r3, r3
 800b6f6:	88b9      	ldrh	r1, [r7, #4]
 800b6f8:	88f8      	ldrh	r0, [r7, #6]
 800b6fa:	f000 fb7b 	bl	800bdf4 <LCD_Address_Set>
	for(i=ysta;i<yend;i++)
 800b6fe:	88bb      	ldrh	r3, [r7, #4]
 800b700:	81fb      	strh	r3, [r7, #14]
 800b702:	e010      	b.n	800b726 <LCD_Fill+0x5a>
	{													   	 	
		for(j=xsta;j<xend;j++)
 800b704:	88fb      	ldrh	r3, [r7, #6]
 800b706:	81bb      	strh	r3, [r7, #12]
 800b708:	e006      	b.n	800b718 <LCD_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 800b70a:	8c3b      	ldrh	r3, [r7, #32]
 800b70c:	4618      	mov	r0, r3
 800b70e:	f000 fb3d 	bl	800bd8c <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 800b712:	89bb      	ldrh	r3, [r7, #12]
 800b714:	3301      	adds	r3, #1
 800b716:	81bb      	strh	r3, [r7, #12]
 800b718:	89ba      	ldrh	r2, [r7, #12]
 800b71a:	887b      	ldrh	r3, [r7, #2]
 800b71c:	429a      	cmp	r2, r3
 800b71e:	d3f4      	bcc.n	800b70a <LCD_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 800b720:	89fb      	ldrh	r3, [r7, #14]
 800b722:	3301      	adds	r3, #1
 800b724:	81fb      	strh	r3, [r7, #14]
 800b726:	89fa      	ldrh	r2, [r7, #14]
 800b728:	883b      	ldrh	r3, [r7, #0]
 800b72a:	429a      	cmp	r2, r3
 800b72c:	d3ea      	bcc.n	800b704 <LCD_Fill+0x38>
		}
	} 					  	    
}
 800b72e:	bf00      	nop
 800b730:	bf00      	nop
 800b732:	3714      	adds	r7, #20
 800b734:	46bd      	mov	sp, r7
 800b736:	bd90      	pop	{r4, r7, pc}

0800b738 <LCD_DrawPoint>:
* @param x,y 画点坐标
* @param color 颜色
* @return None
*/
void LCD_DrawPoint(uint16_t x,uint16_t y,uint16_t color)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b082      	sub	sp, #8
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	4603      	mov	r3, r0
 800b740:	80fb      	strh	r3, [r7, #6]
 800b742:	460b      	mov	r3, r1
 800b744:	80bb      	strh	r3, [r7, #4]
 800b746:	4613      	mov	r3, r2
 800b748:	807b      	strh	r3, [r7, #2]
	LCD_Address_Set(x,y,x,y);//?è????±ê???? 
 800b74a:	88bb      	ldrh	r3, [r7, #4]
 800b74c:	88fa      	ldrh	r2, [r7, #6]
 800b74e:	88b9      	ldrh	r1, [r7, #4]
 800b750:	88f8      	ldrh	r0, [r7, #6]
 800b752:	f000 fb4f 	bl	800bdf4 <LCD_Address_Set>
	LCD_WR_DATA(color);
 800b756:	887b      	ldrh	r3, [r7, #2]
 800b758:	4618      	mov	r0, r3
 800b75a:	f000 fb17 	bl	800bd8c <LCD_WR_DATA>
} 
 800b75e:	bf00      	nop
 800b760:	3708      	adds	r7, #8
 800b762:	46bd      	mov	sp, r7
 800b764:	bd80      	pop	{r7, pc}

0800b766 <LCD_DrawLine>:
* @param x2,y2 终止坐标
* @param color 颜色
* @return None
*/
void LCD_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color)
{
 800b766:	b590      	push	{r4, r7, lr}
 800b768:	b08d      	sub	sp, #52	@ 0x34
 800b76a:	af00      	add	r7, sp, #0
 800b76c:	4604      	mov	r4, r0
 800b76e:	4608      	mov	r0, r1
 800b770:	4611      	mov	r1, r2
 800b772:	461a      	mov	r2, r3
 800b774:	4623      	mov	r3, r4
 800b776:	80fb      	strh	r3, [r7, #6]
 800b778:	4603      	mov	r3, r0
 800b77a:	80bb      	strh	r3, [r7, #4]
 800b77c:	460b      	mov	r3, r1
 800b77e:	807b      	strh	r3, [r7, #2]
 800b780:	4613      	mov	r3, r2
 800b782:	803b      	strh	r3, [r7, #0]
	uint16_t t; 
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 800b784:	2300      	movs	r3, #0
 800b786:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b788:	2300      	movs	r3, #0
 800b78a:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1; //????×?±ê???? 
 800b78c:	887a      	ldrh	r2, [r7, #2]
 800b78e:	88fb      	ldrh	r3, [r7, #6]
 800b790:	1ad3      	subs	r3, r2, r3
 800b792:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 800b794:	883a      	ldrh	r2, [r7, #0]
 800b796:	88bb      	ldrh	r3, [r7, #4]
 800b798:	1ad3      	subs	r3, r2, r3
 800b79a:	61fb      	str	r3, [r7, #28]
	uRow=x1;//????????×?±ê
 800b79c:	88fb      	ldrh	r3, [r7, #6]
 800b79e:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 800b7a0:	88bb      	ldrh	r3, [r7, #4]
 800b7a2:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1; //?è??????·??ò 
 800b7a4:	6a3b      	ldr	r3, [r7, #32]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	dd02      	ble.n	800b7b0 <LCD_DrawLine+0x4a>
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	617b      	str	r3, [r7, #20]
 800b7ae:	e00b      	b.n	800b7c8 <LCD_DrawLine+0x62>
	else if (delta_x==0)incx=0;//???±?? 
 800b7b0:	6a3b      	ldr	r3, [r7, #32]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d102      	bne.n	800b7bc <LCD_DrawLine+0x56>
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	617b      	str	r3, [r7, #20]
 800b7ba:	e005      	b.n	800b7c8 <LCD_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 800b7bc:	f04f 33ff 	mov.w	r3, #4294967295
 800b7c0:	617b      	str	r3, [r7, #20]
 800b7c2:	6a3b      	ldr	r3, [r7, #32]
 800b7c4:	425b      	negs	r3, r3
 800b7c6:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 800b7c8:	69fb      	ldr	r3, [r7, #28]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	dd02      	ble.n	800b7d4 <LCD_DrawLine+0x6e>
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	613b      	str	r3, [r7, #16]
 800b7d2:	e00b      	b.n	800b7ec <LCD_DrawLine+0x86>
	else if (delta_y==0)incy=0;//?????? 
 800b7d4:	69fb      	ldr	r3, [r7, #28]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d102      	bne.n	800b7e0 <LCD_DrawLine+0x7a>
 800b7da:	2300      	movs	r3, #0
 800b7dc:	613b      	str	r3, [r7, #16]
 800b7de:	e005      	b.n	800b7ec <LCD_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 800b7e0:	f04f 33ff 	mov.w	r3, #4294967295
 800b7e4:	613b      	str	r3, [r7, #16]
 800b7e6:	69fb      	ldr	r3, [r7, #28]
 800b7e8:	425b      	negs	r3, r3
 800b7ea:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x; //?????ù±?????×?±ê?á 
 800b7ec:	6a3a      	ldr	r2, [r7, #32]
 800b7ee:	69fb      	ldr	r3, [r7, #28]
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	dd02      	ble.n	800b7fa <LCD_DrawLine+0x94>
 800b7f4:	6a3b      	ldr	r3, [r7, #32]
 800b7f6:	61bb      	str	r3, [r7, #24]
 800b7f8:	e001      	b.n	800b7fe <LCD_DrawLine+0x98>
	else distance=delta_y;
 800b7fa:	69fb      	ldr	r3, [r7, #28]
 800b7fc:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 800b7fe:	2300      	movs	r3, #0
 800b800:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b802:	e02b      	b.n	800b85c <LCD_DrawLine+0xf6>
	{
		LCD_DrawPoint(uRow,uCol,color);//????
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	b29b      	uxth	r3, r3
 800b808:	68ba      	ldr	r2, [r7, #8]
 800b80a:	b291      	uxth	r1, r2
 800b80c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800b810:	4618      	mov	r0, r3
 800b812:	f7ff ff91 	bl	800b738 <LCD_DrawPoint>
		xerr+=delta_x;
 800b816:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b818:	6a3b      	ldr	r3, [r7, #32]
 800b81a:	4413      	add	r3, r2
 800b81c:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr+=delta_y;
 800b81e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b820:	69fb      	ldr	r3, [r7, #28]
 800b822:	4413      	add	r3, r2
 800b824:	627b      	str	r3, [r7, #36]	@ 0x24
		if(xerr>distance)
 800b826:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b828:	69bb      	ldr	r3, [r7, #24]
 800b82a:	429a      	cmp	r2, r3
 800b82c:	dd07      	ble.n	800b83e <LCD_DrawLine+0xd8>
		{
			xerr-=distance;
 800b82e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b830:	69bb      	ldr	r3, [r7, #24]
 800b832:	1ad3      	subs	r3, r2, r3
 800b834:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow+=incx;
 800b836:	68fa      	ldr	r2, [r7, #12]
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	4413      	add	r3, r2
 800b83c:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 800b83e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b840:	69bb      	ldr	r3, [r7, #24]
 800b842:	429a      	cmp	r2, r3
 800b844:	dd07      	ble.n	800b856 <LCD_DrawLine+0xf0>
		{
			yerr-=distance;
 800b846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b848:	69bb      	ldr	r3, [r7, #24]
 800b84a:	1ad3      	subs	r3, r2, r3
 800b84c:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol+=incy;
 800b84e:	68ba      	ldr	r2, [r7, #8]
 800b850:	693b      	ldr	r3, [r7, #16]
 800b852:	4413      	add	r3, r2
 800b854:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 800b856:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b858:	3301      	adds	r3, #1
 800b85a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b85c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b85e:	69ba      	ldr	r2, [r7, #24]
 800b860:	429a      	cmp	r2, r3
 800b862:	dacf      	bge.n	800b804 <LCD_DrawLine+0x9e>
		}
	}
}
 800b864:	bf00      	nop
 800b866:	bf00      	nop
 800b868:	3734      	adds	r7, #52	@ 0x34
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd90      	pop	{r4, r7, pc}
	...

0800b870 <LCD_ShowChar>:
* @param sizey 字的大小 
* @param Mode 1-叠加 0-非叠加
* @return None
*/
void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{
 800b870:	b590      	push	{r4, r7, lr}
 800b872:	b087      	sub	sp, #28
 800b874:	af00      	add	r7, sp, #0
 800b876:	4604      	mov	r4, r0
 800b878:	4608      	mov	r0, r1
 800b87a:	4611      	mov	r1, r2
 800b87c:	461a      	mov	r2, r3
 800b87e:	4623      	mov	r3, r4
 800b880:	80fb      	strh	r3, [r7, #6]
 800b882:	4603      	mov	r3, r0
 800b884:	80bb      	strh	r3, [r7, #4]
 800b886:	460b      	mov	r3, r1
 800b888:	70fb      	strb	r3, [r7, #3]
 800b88a:	4613      	mov	r3, r2
 800b88c:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 800b88e:	2300      	movs	r3, #0
 800b890:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;//????×?·??ù??×????ó??
	uint16_t x0=x;
 800b892:	88fb      	ldrh	r3, [r7, #6]
 800b894:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 800b896:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b89a:	085b      	lsrs	r3, r3, #1
 800b89c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 800b89e:	7bfb      	ldrb	r3, [r7, #15]
 800b8a0:	08db      	lsrs	r3, r3, #3
 800b8a2:	b2db      	uxtb	r3, r3
 800b8a4:	461a      	mov	r2, r3
 800b8a6:	7bfb      	ldrb	r3, [r7, #15]
 800b8a8:	f003 0307 	and.w	r3, r3, #7
 800b8ac:	b2db      	uxtb	r3, r3
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	bf14      	ite	ne
 800b8b2:	2301      	movne	r3, #1
 800b8b4:	2300      	moveq	r3, #0
 800b8b6:	b2db      	uxtb	r3, r3
 800b8b8:	4413      	add	r3, r2
 800b8ba:	b29a      	uxth	r2, r3
 800b8bc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b8c0:	b29b      	uxth	r3, r3
 800b8c2:	fb12 f303 	smulbb	r3, r2, r3
 800b8c6:	81bb      	strh	r3, [r7, #12]
	num=num-' ';    //?????????ó????
 800b8c8:	78fb      	ldrb	r3, [r7, #3]
 800b8ca:	3b20      	subs	r3, #32
 800b8cc:	70fb      	strb	r3, [r7, #3]
	LCD_Address_Set(x,y,x+sizex-1,y+sizey-1);  //?è????±ê???? 
 800b8ce:	7bfb      	ldrb	r3, [r7, #15]
 800b8d0:	b29a      	uxth	r2, r3
 800b8d2:	88fb      	ldrh	r3, [r7, #6]
 800b8d4:	4413      	add	r3, r2
 800b8d6:	b29b      	uxth	r3, r3
 800b8d8:	3b01      	subs	r3, #1
 800b8da:	b29c      	uxth	r4, r3
 800b8dc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b8e0:	b29a      	uxth	r2, r3
 800b8e2:	88bb      	ldrh	r3, [r7, #4]
 800b8e4:	4413      	add	r3, r2
 800b8e6:	b29b      	uxth	r3, r3
 800b8e8:	3b01      	subs	r3, #1
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	88b9      	ldrh	r1, [r7, #4]
 800b8ee:	88f8      	ldrh	r0, [r7, #6]
 800b8f0:	4622      	mov	r2, r4
 800b8f2:	f000 fa7f 	bl	800bdf4 <LCD_Address_Set>
	for(i=0;i<TypefaceNum;i++)
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	827b      	strh	r3, [r7, #18]
 800b8fa:	e086      	b.n	800ba0a <LCD_ShowChar+0x19a>
	{ 
		if(sizey==12)temp=ascii_1206[num][i];		       //?÷??6x12×???
 800b8fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b900:	2b0c      	cmp	r3, #12
 800b902:	d10b      	bne.n	800b91c <LCD_ShowChar+0xac>
 800b904:	78fa      	ldrb	r2, [r7, #3]
 800b906:	8a79      	ldrh	r1, [r7, #18]
 800b908:	4845      	ldr	r0, [pc, #276]	@ (800ba20 <LCD_ShowChar+0x1b0>)
 800b90a:	4613      	mov	r3, r2
 800b90c:	005b      	lsls	r3, r3, #1
 800b90e:	4413      	add	r3, r2
 800b910:	009b      	lsls	r3, r3, #2
 800b912:	4403      	add	r3, r0
 800b914:	440b      	add	r3, r1
 800b916:	781b      	ldrb	r3, [r3, #0]
 800b918:	75fb      	strb	r3, [r7, #23]
 800b91a:	e028      	b.n	800b96e <LCD_ShowChar+0xfe>
		else if(sizey==16)temp=ascii_1608[num][i];		 //?÷??8x16×???
 800b91c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b920:	2b10      	cmp	r3, #16
 800b922:	d108      	bne.n	800b936 <LCD_ShowChar+0xc6>
 800b924:	78fa      	ldrb	r2, [r7, #3]
 800b926:	8a7b      	ldrh	r3, [r7, #18]
 800b928:	493e      	ldr	r1, [pc, #248]	@ (800ba24 <LCD_ShowChar+0x1b4>)
 800b92a:	0112      	lsls	r2, r2, #4
 800b92c:	440a      	add	r2, r1
 800b92e:	4413      	add	r3, r2
 800b930:	781b      	ldrb	r3, [r3, #0]
 800b932:	75fb      	strb	r3, [r7, #23]
 800b934:	e01b      	b.n	800b96e <LCD_ShowChar+0xfe>
		else if(sizey==24)temp=ascii_2412[num][i];		 //?÷??12x24×???
 800b936:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b93a:	2b18      	cmp	r3, #24
 800b93c:	d10b      	bne.n	800b956 <LCD_ShowChar+0xe6>
 800b93e:	78fa      	ldrb	r2, [r7, #3]
 800b940:	8a79      	ldrh	r1, [r7, #18]
 800b942:	4839      	ldr	r0, [pc, #228]	@ (800ba28 <LCD_ShowChar+0x1b8>)
 800b944:	4613      	mov	r3, r2
 800b946:	005b      	lsls	r3, r3, #1
 800b948:	4413      	add	r3, r2
 800b94a:	011b      	lsls	r3, r3, #4
 800b94c:	4403      	add	r3, r0
 800b94e:	440b      	add	r3, r1
 800b950:	781b      	ldrb	r3, [r3, #0]
 800b952:	75fb      	strb	r3, [r7, #23]
 800b954:	e00b      	b.n	800b96e <LCD_ShowChar+0xfe>
		else if(sizey==32)temp=ascii_3216[num][i];		 //?÷??16x32×???
 800b956:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800b95a:	2b20      	cmp	r3, #32
 800b95c:	d15b      	bne.n	800ba16 <LCD_ShowChar+0x1a6>
 800b95e:	78fa      	ldrb	r2, [r7, #3]
 800b960:	8a7b      	ldrh	r3, [r7, #18]
 800b962:	4932      	ldr	r1, [pc, #200]	@ (800ba2c <LCD_ShowChar+0x1bc>)
 800b964:	0192      	lsls	r2, r2, #6
 800b966:	440a      	add	r2, r1
 800b968:	4413      	add	r3, r2
 800b96a:	781b      	ldrb	r3, [r3, #0]
 800b96c:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 800b96e:	2300      	movs	r3, #0
 800b970:	75bb      	strb	r3, [r7, #22]
 800b972:	e044      	b.n	800b9fe <LCD_ShowChar+0x18e>
		{
			if(!mode)//·?????????
 800b974:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d120      	bne.n	800b9be <LCD_ShowChar+0x14e>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 800b97c:	7dfa      	ldrb	r2, [r7, #23]
 800b97e:	7dbb      	ldrb	r3, [r7, #22]
 800b980:	fa42 f303 	asr.w	r3, r2, r3
 800b984:	f003 0301 	and.w	r3, r3, #1
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d004      	beq.n	800b996 <LCD_ShowChar+0x126>
 800b98c:	883b      	ldrh	r3, [r7, #0]
 800b98e:	4618      	mov	r0, r3
 800b990:	f000 f9fc 	bl	800bd8c <LCD_WR_DATA>
 800b994:	e003      	b.n	800b99e <LCD_ShowChar+0x12e>
				else LCD_WR_DATA(bc);
 800b996:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b998:	4618      	mov	r0, r3
 800b99a:	f000 f9f7 	bl	800bd8c <LCD_WR_DATA>
				m++;
 800b99e:	7d7b      	ldrb	r3, [r7, #21]
 800b9a0:	3301      	adds	r3, #1
 800b9a2:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 800b9a4:	7d7b      	ldrb	r3, [r7, #21]
 800b9a6:	7bfa      	ldrb	r2, [r7, #15]
 800b9a8:	fbb3 f1f2 	udiv	r1, r3, r2
 800b9ac:	fb01 f202 	mul.w	r2, r1, r2
 800b9b0:	1a9b      	subs	r3, r3, r2
 800b9b2:	b2db      	uxtb	r3, r3
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d11f      	bne.n	800b9f8 <LCD_ShowChar+0x188>
				{
					m=0;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	757b      	strb	r3, [r7, #21]
					break;
 800b9bc:	e022      	b.n	800ba04 <LCD_ShowChar+0x194>
				}
			}
			else//????????
			{
				if(temp&(0x01<<t))LCD_DrawPoint(x,y,fc);//????????
 800b9be:	7dfa      	ldrb	r2, [r7, #23]
 800b9c0:	7dbb      	ldrb	r3, [r7, #22]
 800b9c2:	fa42 f303 	asr.w	r3, r2, r3
 800b9c6:	f003 0301 	and.w	r3, r3, #1
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d005      	beq.n	800b9da <LCD_ShowChar+0x16a>
 800b9ce:	883a      	ldrh	r2, [r7, #0]
 800b9d0:	88b9      	ldrh	r1, [r7, #4]
 800b9d2:	88fb      	ldrh	r3, [r7, #6]
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	f7ff feaf 	bl	800b738 <LCD_DrawPoint>
				x++;
 800b9da:	88fb      	ldrh	r3, [r7, #6]
 800b9dc:	3301      	adds	r3, #1
 800b9de:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 800b9e0:	88fa      	ldrh	r2, [r7, #6]
 800b9e2:	8a3b      	ldrh	r3, [r7, #16]
 800b9e4:	1ad2      	subs	r2, r2, r3
 800b9e6:	7bfb      	ldrb	r3, [r7, #15]
 800b9e8:	429a      	cmp	r2, r3
 800b9ea:	d105      	bne.n	800b9f8 <LCD_ShowChar+0x188>
				{
					x=x0;
 800b9ec:	8a3b      	ldrh	r3, [r7, #16]
 800b9ee:	80fb      	strh	r3, [r7, #6]
					y++;
 800b9f0:	88bb      	ldrh	r3, [r7, #4]
 800b9f2:	3301      	adds	r3, #1
 800b9f4:	80bb      	strh	r3, [r7, #4]
					break;
 800b9f6:	e005      	b.n	800ba04 <LCD_ShowChar+0x194>
		for(t=0;t<8;t++)
 800b9f8:	7dbb      	ldrb	r3, [r7, #22]
 800b9fa:	3301      	adds	r3, #1
 800b9fc:	75bb      	strb	r3, [r7, #22]
 800b9fe:	7dbb      	ldrb	r3, [r7, #22]
 800ba00:	2b07      	cmp	r3, #7
 800ba02:	d9b7      	bls.n	800b974 <LCD_ShowChar+0x104>
	for(i=0;i<TypefaceNum;i++)
 800ba04:	8a7b      	ldrh	r3, [r7, #18]
 800ba06:	3301      	adds	r3, #1
 800ba08:	827b      	strh	r3, [r7, #18]
 800ba0a:	8a7a      	ldrh	r2, [r7, #18]
 800ba0c:	89bb      	ldrh	r3, [r7, #12]
 800ba0e:	429a      	cmp	r2, r3
 800ba10:	f4ff af74 	bcc.w	800b8fc <LCD_ShowChar+0x8c>
 800ba14:	e000      	b.n	800ba18 <LCD_ShowChar+0x1a8>
		else return;
 800ba16:	bf00      	nop
				}
			}
		}
	}   	 	  
}
 800ba18:	371c      	adds	r7, #28
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd90      	pop	{r4, r7, pc}
 800ba1e:	bf00      	nop
 800ba20:	0801e3d4 	.word	0x0801e3d4
 800ba24:	0801e848 	.word	0x0801e848
 800ba28:	0801ee38 	.word	0x0801ee38
 800ba2c:	08020008 	.word	0x08020008

0800ba30 <LCD_ShowString>:
* @param sizey 字的大小 
* @param Mode 1-叠加 0-非叠加
* @return None
*/
void LCD_ShowString(uint16_t x,uint16_t y,const uint8_t *p,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{         
 800ba30:	b590      	push	{r4, r7, lr}
 800ba32:	b089      	sub	sp, #36	@ 0x24
 800ba34:	af04      	add	r7, sp, #16
 800ba36:	60ba      	str	r2, [r7, #8]
 800ba38:	461a      	mov	r2, r3
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	81fb      	strh	r3, [r7, #14]
 800ba3e:	460b      	mov	r3, r1
 800ba40:	81bb      	strh	r3, [r7, #12]
 800ba42:	4613      	mov	r3, r2
 800ba44:	80fb      	strh	r3, [r7, #6]
	while(*p!='\0')
 800ba46:	e01f      	b.n	800ba88 <LCD_ShowString+0x58>
	{   
		if (*p<128)
 800ba48:	68bb      	ldr	r3, [r7, #8]
 800ba4a:	781b      	ldrb	r3, [r3, #0]
 800ba4c:	b25b      	sxtb	r3, r3
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	db17      	blt.n	800ba82 <LCD_ShowString+0x52>
		{
			LCD_ShowChar(x,y,*p,fc,bc,sizey,mode);
 800ba52:	68bb      	ldr	r3, [r7, #8]
 800ba54:	781a      	ldrb	r2, [r3, #0]
 800ba56:	88fc      	ldrh	r4, [r7, #6]
 800ba58:	89b9      	ldrh	r1, [r7, #12]
 800ba5a:	89f8      	ldrh	r0, [r7, #14]
 800ba5c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ba60:	9302      	str	r3, [sp, #8]
 800ba62:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ba66:	9301      	str	r3, [sp, #4]
 800ba68:	8c3b      	ldrh	r3, [r7, #32]
 800ba6a:	9300      	str	r3, [sp, #0]
 800ba6c:	4623      	mov	r3, r4
 800ba6e:	f7ff feff 	bl	800b870 <LCD_ShowChar>
			x+=sizey/2;
 800ba72:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ba76:	085b      	lsrs	r3, r3, #1
 800ba78:	b2db      	uxtb	r3, r3
 800ba7a:	461a      	mov	r2, r3
 800ba7c:	89fb      	ldrh	r3, [r7, #14]
 800ba7e:	4413      	add	r3, r2
 800ba80:	81fb      	strh	r3, [r7, #14]
		}
		p++;
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	3301      	adds	r3, #1
 800ba86:	60bb      	str	r3, [r7, #8]
	while(*p!='\0')
 800ba88:	68bb      	ldr	r3, [r7, #8]
 800ba8a:	781b      	ldrb	r3, [r3, #0]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d1db      	bne.n	800ba48 <LCD_ShowString+0x18>
	}  
}
 800ba90:	bf00      	nop
 800ba92:	bf00      	nop
 800ba94:	3714      	adds	r7, #20
 800ba96:	46bd      	mov	sp, r7
 800ba98:	bd90      	pop	{r4, r7, pc}

0800ba9a <LCD_ShowString_CL>:
* @param sizey 字的大小 
* @param Mode 1-叠加 0-非叠加
* @return None
*/
void LCD_ShowString_CL(uint16_t x,uint16_t y,const uint8_t *p,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode)
{         
 800ba9a:	b590      	push	{r4, r7, lr}
 800ba9c:	b089      	sub	sp, #36	@ 0x24
 800ba9e:	af04      	add	r7, sp, #16
 800baa0:	60ba      	str	r2, [r7, #8]
 800baa2:	461a      	mov	r2, r3
 800baa4:	4603      	mov	r3, r0
 800baa6:	81fb      	strh	r3, [r7, #14]
 800baa8:	460b      	mov	r3, r1
 800baaa:	81bb      	strh	r3, [r7, #12]
 800baac:	4613      	mov	r3, r2
 800baae:	80fb      	strh	r3, [r7, #6]
	while(*p!='\0')
 800bab0:	e01f      	b.n	800baf2 <LCD_ShowString_CL+0x58>
	{   
		if (*p<128)
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	781b      	ldrb	r3, [r3, #0]
 800bab6:	b25b      	sxtb	r3, r3
 800bab8:	2b00      	cmp	r3, #0
 800baba:	db17      	blt.n	800baec <LCD_ShowString_CL+0x52>
		{
			LCD_ShowChar(x,y,*p,fc,bc,sizey,mode);
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	781a      	ldrb	r2, [r3, #0]
 800bac0:	88fc      	ldrh	r4, [r7, #6]
 800bac2:	89b9      	ldrh	r1, [r7, #12]
 800bac4:	89f8      	ldrh	r0, [r7, #14]
 800bac6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800baca:	9302      	str	r3, [sp, #8]
 800bacc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bad0:	9301      	str	r3, [sp, #4]
 800bad2:	8c3b      	ldrh	r3, [r7, #32]
 800bad4:	9300      	str	r3, [sp, #0]
 800bad6:	4623      	mov	r3, r4
 800bad8:	f7ff feca 	bl	800b870 <LCD_ShowChar>
			x+=sizey/2;
 800badc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bae0:	085b      	lsrs	r3, r3, #1
 800bae2:	b2db      	uxtb	r3, r3
 800bae4:	461a      	mov	r2, r3
 800bae6:	89fb      	ldrh	r3, [r7, #14]
 800bae8:	4413      	add	r3, r2
 800baea:	81fb      	strh	r3, [r7, #14]
		}
		p++;
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	3301      	adds	r3, #1
 800baf0:	60bb      	str	r3, [r7, #8]
	while(*p!='\0')
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	781b      	ldrb	r3, [r3, #0]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d1db      	bne.n	800bab2 <LCD_ShowString_CL+0x18>
	}  
	while(x<240-sizey){
 800bafa:	e016      	b.n	800bb2a <LCD_ShowString_CL+0x90>
		LCD_ShowChar(x,y, 0x20,fc,bc,sizey,mode);
 800bafc:	88fa      	ldrh	r2, [r7, #6]
 800bafe:	89b9      	ldrh	r1, [r7, #12]
 800bb00:	89f8      	ldrh	r0, [r7, #14]
 800bb02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800bb06:	9302      	str	r3, [sp, #8]
 800bb08:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bb0c:	9301      	str	r3, [sp, #4]
 800bb0e:	8c3b      	ldrh	r3, [r7, #32]
 800bb10:	9300      	str	r3, [sp, #0]
 800bb12:	4613      	mov	r3, r2
 800bb14:	2220      	movs	r2, #32
 800bb16:	f7ff feab 	bl	800b870 <LCD_ShowChar>
		x += sizey/2;
 800bb1a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bb1e:	085b      	lsrs	r3, r3, #1
 800bb20:	b2db      	uxtb	r3, r3
 800bb22:	461a      	mov	r2, r3
 800bb24:	89fb      	ldrh	r3, [r7, #14]
 800bb26:	4413      	add	r3, r2
 800bb28:	81fb      	strh	r3, [r7, #14]
	while(x<240-sizey){
 800bb2a:	89fa      	ldrh	r2, [r7, #14]
 800bb2c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bb30:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 800bb34:	429a      	cmp	r2, r3
 800bb36:	dbe1      	blt.n	800bafc <LCD_ShowString_CL+0x62>
	}
}
 800bb38:	bf00      	nop
 800bb3a:	bf00      	nop
 800bb3c:	3714      	adds	r7, #20
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	bd90      	pop	{r4, r7, pc}

0800bb42 <mypow>:
* @param num 字符

* @return None
*/
uint32_t mypow(uint8_t m,uint8_t n)
{
 800bb42:	b480      	push	{r7}
 800bb44:	b085      	sub	sp, #20
 800bb46:	af00      	add	r7, sp, #0
 800bb48:	4603      	mov	r3, r0
 800bb4a:	460a      	mov	r2, r1
 800bb4c:	71fb      	strb	r3, [r7, #7]
 800bb4e:	4613      	mov	r3, r2
 800bb50:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;	 
 800bb52:	2301      	movs	r3, #1
 800bb54:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 800bb56:	e004      	b.n	800bb62 <mypow+0x20>
 800bb58:	79fa      	ldrb	r2, [r7, #7]
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	fb02 f303 	mul.w	r3, r2, r3
 800bb60:	60fb      	str	r3, [r7, #12]
 800bb62:	79bb      	ldrb	r3, [r7, #6]
 800bb64:	1e5a      	subs	r2, r3, #1
 800bb66:	71ba      	strb	r2, [r7, #6]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d1f5      	bne.n	800bb58 <mypow+0x16>
	return result;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
}
 800bb6e:	4618      	mov	r0, r3
 800bb70:	3714      	adds	r7, #20
 800bb72:	46bd      	mov	sp, r7
 800bb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb78:	4770      	bx	lr
	...

0800bb7c <LCD_ShowIntNum>:
* @param bc 背景颜色
* @param sizey 字的大小 
* @return None
*/
void LCD_ShowIntNum(uint16_t x,uint16_t y,uint32_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey)
{         	
 800bb7c:	b590      	push	{r4, r7, lr}
 800bb7e:	b08b      	sub	sp, #44	@ 0x2c
 800bb80:	af04      	add	r7, sp, #16
 800bb82:	60ba      	str	r2, [r7, #8]
 800bb84:	461a      	mov	r2, r3
 800bb86:	4603      	mov	r3, r0
 800bb88:	81fb      	strh	r3, [r7, #14]
 800bb8a:	460b      	mov	r3, r1
 800bb8c:	81bb      	strh	r3, [r7, #12]
 800bb8e:	4613      	mov	r3, r2
 800bb90:	71fb      	strb	r3, [r7, #7]
	uint8_t t,temp;
	uint8_t enshow=0;
 800bb92:	2300      	movs	r3, #0
 800bb94:	75bb      	strb	r3, [r7, #22]
	uint8_t sizex=sizey/2;
 800bb96:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bb9a:	085b      	lsrs	r3, r3, #1
 800bb9c:	757b      	strb	r3, [r7, #21]
	for(t=0;t<len;t++)
 800bb9e:	2300      	movs	r3, #0
 800bba0:	75fb      	strb	r3, [r7, #23]
 800bba2:	e059      	b.n	800bc58 <LCD_ShowIntNum+0xdc>
	{
		temp=(num/mypow(10,len-t-1))%10;
 800bba4:	79fa      	ldrb	r2, [r7, #7]
 800bba6:	7dfb      	ldrb	r3, [r7, #23]
 800bba8:	1ad3      	subs	r3, r2, r3
 800bbaa:	b2db      	uxtb	r3, r3
 800bbac:	3b01      	subs	r3, #1
 800bbae:	b2db      	uxtb	r3, r3
 800bbb0:	4619      	mov	r1, r3
 800bbb2:	200a      	movs	r0, #10
 800bbb4:	f7ff ffc5 	bl	800bb42 <mypow>
 800bbb8:	4602      	mov	r2, r0
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	fbb3 f1f2 	udiv	r1, r3, r2
 800bbc0:	4b2a      	ldr	r3, [pc, #168]	@ (800bc6c <LCD_ShowIntNum+0xf0>)
 800bbc2:	fba3 2301 	umull	r2, r3, r3, r1
 800bbc6:	08da      	lsrs	r2, r3, #3
 800bbc8:	4613      	mov	r3, r2
 800bbca:	009b      	lsls	r3, r3, #2
 800bbcc:	4413      	add	r3, r2
 800bbce:	005b      	lsls	r3, r3, #1
 800bbd0:	1aca      	subs	r2, r1, r3
 800bbd2:	4613      	mov	r3, r2
 800bbd4:	753b      	strb	r3, [r7, #20]
		if(enshow==0&&t<(len-1))
 800bbd6:	7dbb      	ldrb	r3, [r7, #22]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d121      	bne.n	800bc20 <LCD_ShowIntNum+0xa4>
 800bbdc:	7dfa      	ldrb	r2, [r7, #23]
 800bbde:	79fb      	ldrb	r3, [r7, #7]
 800bbe0:	3b01      	subs	r3, #1
 800bbe2:	429a      	cmp	r2, r3
 800bbe4:	da1c      	bge.n	800bc20 <LCD_ShowIntNum+0xa4>
		{
			if(temp==0)
 800bbe6:	7d3b      	ldrb	r3, [r7, #20]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d117      	bne.n	800bc1c <LCD_ShowIntNum+0xa0>
			{
				LCD_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 800bbec:	7dfb      	ldrb	r3, [r7, #23]
 800bbee:	b29a      	uxth	r2, r3
 800bbf0:	7d7b      	ldrb	r3, [r7, #21]
 800bbf2:	b29b      	uxth	r3, r3
 800bbf4:	fb12 f303 	smulbb	r3, r2, r3
 800bbf8:	b29a      	uxth	r2, r3
 800bbfa:	89fb      	ldrh	r3, [r7, #14]
 800bbfc:	4413      	add	r3, r2
 800bbfe:	b298      	uxth	r0, r3
 800bc00:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800bc02:	89b9      	ldrh	r1, [r7, #12]
 800bc04:	2300      	movs	r3, #0
 800bc06:	9302      	str	r3, [sp, #8]
 800bc08:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bc0c:	9301      	str	r3, [sp, #4]
 800bc0e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800bc10:	9300      	str	r3, [sp, #0]
 800bc12:	4613      	mov	r3, r2
 800bc14:	2220      	movs	r2, #32
 800bc16:	f7ff fe2b 	bl	800b870 <LCD_ShowChar>
				continue;
 800bc1a:	e01a      	b.n	800bc52 <LCD_ShowIntNum+0xd6>
			}else enshow=1; 
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	75bb      	strb	r3, [r7, #22]
		 	 
		}
	 	LCD_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 800bc20:	7dfb      	ldrb	r3, [r7, #23]
 800bc22:	b29a      	uxth	r2, r3
 800bc24:	7d7b      	ldrb	r3, [r7, #21]
 800bc26:	b29b      	uxth	r3, r3
 800bc28:	fb12 f303 	smulbb	r3, r2, r3
 800bc2c:	b29a      	uxth	r2, r3
 800bc2e:	89fb      	ldrh	r3, [r7, #14]
 800bc30:	4413      	add	r3, r2
 800bc32:	b298      	uxth	r0, r3
 800bc34:	7d3b      	ldrb	r3, [r7, #20]
 800bc36:	3330      	adds	r3, #48	@ 0x30
 800bc38:	b2da      	uxtb	r2, r3
 800bc3a:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 800bc3c:	89b9      	ldrh	r1, [r7, #12]
 800bc3e:	2300      	movs	r3, #0
 800bc40:	9302      	str	r3, [sp, #8]
 800bc42:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bc46:	9301      	str	r3, [sp, #4]
 800bc48:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800bc4a:	9300      	str	r3, [sp, #0]
 800bc4c:	4623      	mov	r3, r4
 800bc4e:	f7ff fe0f 	bl	800b870 <LCD_ShowChar>
	for(t=0;t<len;t++)
 800bc52:	7dfb      	ldrb	r3, [r7, #23]
 800bc54:	3301      	adds	r3, #1
 800bc56:	75fb      	strb	r3, [r7, #23]
 800bc58:	7dfa      	ldrb	r2, [r7, #23]
 800bc5a:	79fb      	ldrb	r3, [r7, #7]
 800bc5c:	429a      	cmp	r2, r3
 800bc5e:	d3a1      	bcc.n	800bba4 <LCD_ShowIntNum+0x28>
	}
} 
 800bc60:	bf00      	nop
 800bc62:	bf00      	nop
 800bc64:	371c      	adds	r7, #28
 800bc66:	46bd      	mov	sp, r7
 800bc68:	bd90      	pop	{r4, r7, pc}
 800bc6a:	bf00      	nop
 800bc6c:	cccccccd 	.word	0xcccccccd

0800bc70 <LCD_ShowPicture>:
                width  ?????í??
                pic[]  ??????×é    
      ·???????  ??
******************************************************************************/
void LCD_ShowPicture(uint16_t x,uint16_t y,uint16_t length,uint16_t width,const uint8_t pic[])
{
 800bc70:	b590      	push	{r4, r7, lr}
 800bc72:	b085      	sub	sp, #20
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	4604      	mov	r4, r0
 800bc78:	4608      	mov	r0, r1
 800bc7a:	4611      	mov	r1, r2
 800bc7c:	461a      	mov	r2, r3
 800bc7e:	4623      	mov	r3, r4
 800bc80:	80fb      	strh	r3, [r7, #6]
 800bc82:	4603      	mov	r3, r0
 800bc84:	80bb      	strh	r3, [r7, #4]
 800bc86:	460b      	mov	r3, r1
 800bc88:	807b      	strh	r3, [r7, #2]
 800bc8a:	4613      	mov	r3, r2
 800bc8c:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	uint32_t k=0;
 800bc8e:	2300      	movs	r3, #0
 800bc90:	60bb      	str	r3, [r7, #8]
	LCD_Address_Set(x,y,x+length-1,y+width-1);
 800bc92:	88fa      	ldrh	r2, [r7, #6]
 800bc94:	887b      	ldrh	r3, [r7, #2]
 800bc96:	4413      	add	r3, r2
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	3b01      	subs	r3, #1
 800bc9c:	b29c      	uxth	r4, r3
 800bc9e:	88ba      	ldrh	r2, [r7, #4]
 800bca0:	883b      	ldrh	r3, [r7, #0]
 800bca2:	4413      	add	r3, r2
 800bca4:	b29b      	uxth	r3, r3
 800bca6:	3b01      	subs	r3, #1
 800bca8:	b29b      	uxth	r3, r3
 800bcaa:	88b9      	ldrh	r1, [r7, #4]
 800bcac:	88f8      	ldrh	r0, [r7, #6]
 800bcae:	4622      	mov	r2, r4
 800bcb0:	f000 f8a0 	bl	800bdf4 <LCD_Address_Set>
	for(i=0;i<length;i++)
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	81fb      	strh	r3, [r7, #14]
 800bcb8:	e020      	b.n	800bcfc <LCD_ShowPicture+0x8c>
	{
		for(j=0;j<width;j++)
 800bcba:	2300      	movs	r3, #0
 800bcbc:	81bb      	strh	r3, [r7, #12]
 800bcbe:	e016      	b.n	800bcee <LCD_ShowPicture+0x7e>
		{
			LCD_WR_DATA8(pic[k*2]);
 800bcc0:	68bb      	ldr	r3, [r7, #8]
 800bcc2:	005b      	lsls	r3, r3, #1
 800bcc4:	6a3a      	ldr	r2, [r7, #32]
 800bcc6:	4413      	add	r3, r2
 800bcc8:	781b      	ldrb	r3, [r3, #0]
 800bcca:	4618      	mov	r0, r3
 800bccc:	f000 f848 	bl	800bd60 <LCD_WR_DATA8>
			LCD_WR_DATA8(pic[k*2+1]);
 800bcd0:	68bb      	ldr	r3, [r7, #8]
 800bcd2:	005b      	lsls	r3, r3, #1
 800bcd4:	3301      	adds	r3, #1
 800bcd6:	6a3a      	ldr	r2, [r7, #32]
 800bcd8:	4413      	add	r3, r2
 800bcda:	781b      	ldrb	r3, [r3, #0]
 800bcdc:	4618      	mov	r0, r3
 800bcde:	f000 f83f 	bl	800bd60 <LCD_WR_DATA8>
			k++;
 800bce2:	68bb      	ldr	r3, [r7, #8]
 800bce4:	3301      	adds	r3, #1
 800bce6:	60bb      	str	r3, [r7, #8]
		for(j=0;j<width;j++)
 800bce8:	89bb      	ldrh	r3, [r7, #12]
 800bcea:	3301      	adds	r3, #1
 800bcec:	81bb      	strh	r3, [r7, #12]
 800bcee:	89ba      	ldrh	r2, [r7, #12]
 800bcf0:	883b      	ldrh	r3, [r7, #0]
 800bcf2:	429a      	cmp	r2, r3
 800bcf4:	d3e4      	bcc.n	800bcc0 <LCD_ShowPicture+0x50>
	for(i=0;i<length;i++)
 800bcf6:	89fb      	ldrh	r3, [r7, #14]
 800bcf8:	3301      	adds	r3, #1
 800bcfa:	81fb      	strh	r3, [r7, #14]
 800bcfc:	89fa      	ldrh	r2, [r7, #14]
 800bcfe:	887b      	ldrh	r3, [r7, #2]
 800bd00:	429a      	cmp	r2, r3
 800bd02:	d3da      	bcc.n	800bcba <LCD_ShowPicture+0x4a>
		}
	}			
}
 800bd04:	bf00      	nop
 800bd06:	bf00      	nop
 800bd08:	3714      	adds	r7, #20
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd90      	pop	{r4, r7, pc}
	...

0800bd10 <LCD_Writ_Bus>:
      函数说明：LCD串行数据写入函数
      入口数据：dat  要写入的串行数据
      返回值：  无
******************************************************************************/
void LCD_Writ_Bus(uint8_t dat) 
{	
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b082      	sub	sp, #8
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	4603      	mov	r3, r0
 800bd18:	71fb      	strb	r3, [r7, #7]
	// uint8_t i;
	LCD_CS_Clr();
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bd20:	480d      	ldr	r0, [pc, #52]	@ (800bd58 <LCD_Writ_Bus+0x48>)
 800bd22:	f7f7 ffd9 	bl	8003cd8 <HAL_GPIO_WritePin>
		}
		LCD_SCLK_Set();
		dat<<=1;
	}	
	*/
	while(HAL_SPI_GetState(&LCD_SPI) != HAL_SPI_STATE_READY);//?ì?é????±ê????
 800bd26:	bf00      	nop
 800bd28:	480c      	ldr	r0, [pc, #48]	@ (800bd5c <LCD_Writ_Bus+0x4c>)
 800bd2a:	f7fc f8fb 	bl	8007f24 <HAL_SPI_GetState>
 800bd2e:	4603      	mov	r3, r0
 800bd30:	2b01      	cmp	r3, #1
 800bd32:	d1f9      	bne.n	800bd28 <LCD_Writ_Bus+0x18>
	HAL_SPI_Transmit(&LCD_SPI, &dat, 1, 10000);
 800bd34:	1df9      	adds	r1, r7, #7
 800bd36:	f242 7310 	movw	r3, #10000	@ 0x2710
 800bd3a:	2201      	movs	r2, #1
 800bd3c:	4807      	ldr	r0, [pc, #28]	@ (800bd5c <LCD_Writ_Bus+0x4c>)
 800bd3e:	f7fb ffa5 	bl	8007c8c <HAL_SPI_Transmit>

  LCD_CS_Set();	
 800bd42:	2201      	movs	r2, #1
 800bd44:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800bd48:	4803      	ldr	r0, [pc, #12]	@ (800bd58 <LCD_Writ_Bus+0x48>)
 800bd4a:	f7f7 ffc5 	bl	8003cd8 <HAL_GPIO_WritePin>
	
}
 800bd4e:	bf00      	nop
 800bd50:	3708      	adds	r7, #8
 800bd52:	46bd      	mov	sp, r7
 800bd54:	bd80      	pop	{r7, pc}
 800bd56:	bf00      	nop
 800bd58:	40020800 	.word	0x40020800
 800bd5c:	20004fbc 	.word	0x20004fbc

0800bd60 <LCD_WR_DATA8>:
      函数说明：LCD写入数据
      入口数据：dat 写入的数据
      返回值：  无
******************************************************************************/
void LCD_WR_DATA8(uint8_t dat)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b082      	sub	sp, #8
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	4603      	mov	r3, r0
 800bd68:	71fb      	strb	r3, [r7, #7]
	LCD_DC_Set();//写数据
 800bd6a:	2201      	movs	r2, #1
 800bd6c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bd70:	4805      	ldr	r0, [pc, #20]	@ (800bd88 <LCD_WR_DATA8+0x28>)
 800bd72:	f7f7 ffb1 	bl	8003cd8 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat);
 800bd76:	79fb      	ldrb	r3, [r7, #7]
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f7ff ffc9 	bl	800bd10 <LCD_Writ_Bus>
}
 800bd7e:	bf00      	nop
 800bd80:	3708      	adds	r7, #8
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}
 800bd86:	bf00      	nop
 800bd88:	40020400 	.word	0x40020400

0800bd8c <LCD_WR_DATA>:
      函数说明：LCD写入数据
      入口数据：dat 写入的数据
      返回值：  无
******************************************************************************/
void LCD_WR_DATA(uint16_t dat)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b082      	sub	sp, #8
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	4603      	mov	r3, r0
 800bd94:	80fb      	strh	r3, [r7, #6]
	LCD_DC_Set();//写数据
 800bd96:	2201      	movs	r2, #1
 800bd98:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bd9c:	4809      	ldr	r0, [pc, #36]	@ (800bdc4 <LCD_WR_DATA+0x38>)
 800bd9e:	f7f7 ff9b 	bl	8003cd8 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat>>8);
 800bda2:	88fb      	ldrh	r3, [r7, #6]
 800bda4:	0a1b      	lsrs	r3, r3, #8
 800bda6:	b29b      	uxth	r3, r3
 800bda8:	b2db      	uxtb	r3, r3
 800bdaa:	4618      	mov	r0, r3
 800bdac:	f7ff ffb0 	bl	800bd10 <LCD_Writ_Bus>
	LCD_Writ_Bus(dat);
 800bdb0:	88fb      	ldrh	r3, [r7, #6]
 800bdb2:	b2db      	uxtb	r3, r3
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	f7ff ffab 	bl	800bd10 <LCD_Writ_Bus>
}
 800bdba:	bf00      	nop
 800bdbc:	3708      	adds	r7, #8
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	bd80      	pop	{r7, pc}
 800bdc2:	bf00      	nop
 800bdc4:	40020400 	.word	0x40020400

0800bdc8 <LCD_WR_REG>:
      函数说明：LCD写入命令
      入口数据：dat 写入的命令
      返回值：  无
******************************************************************************/
void LCD_WR_REG(uint8_t dat)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b082      	sub	sp, #8
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	4603      	mov	r3, r0
 800bdd0:	71fb      	strb	r3, [r7, #7]
	LCD_DC_Clr();//写命令
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800bdd8:	4805      	ldr	r0, [pc, #20]	@ (800bdf0 <LCD_WR_REG+0x28>)
 800bdda:	f7f7 ff7d 	bl	8003cd8 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat);
 800bdde:	79fb      	ldrb	r3, [r7, #7]
 800bde0:	4618      	mov	r0, r3
 800bde2:	f7ff ff95 	bl	800bd10 <LCD_Writ_Bus>
	//LCD_DC_Set();//写数据
}
 800bde6:	bf00      	nop
 800bde8:	3708      	adds	r7, #8
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}
 800bdee:	bf00      	nop
 800bdf0:	40020400 	.word	0x40020400

0800bdf4 <LCD_Address_Set>:
      入口数据：x1,x2 设置列的起始和结束地址
                y1,y2 设置行的起始和结束地址
      返回值：  无
******************************************************************************/
void LCD_Address_Set(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 800bdf4:	b590      	push	{r4, r7, lr}
 800bdf6:	b083      	sub	sp, #12
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	4604      	mov	r4, r0
 800bdfc:	4608      	mov	r0, r1
 800bdfe:	4611      	mov	r1, r2
 800be00:	461a      	mov	r2, r3
 800be02:	4623      	mov	r3, r4
 800be04:	80fb      	strh	r3, [r7, #6]
 800be06:	4603      	mov	r3, r0
 800be08:	80bb      	strh	r3, [r7, #4]
 800be0a:	460b      	mov	r3, r1
 800be0c:	807b      	strh	r3, [r7, #2]
 800be0e:	4613      	mov	r3, r2
 800be10:	803b      	strh	r3, [r7, #0]
	if(USE_HORIZONTAL==0)
	{
		LCD_WR_REG(0x2a);//列地址设置
 800be12:	202a      	movs	r0, #42	@ 0x2a
 800be14:	f7ff ffd8 	bl	800bdc8 <LCD_WR_REG>
		LCD_WR_DATA(x1);
 800be18:	88fb      	ldrh	r3, [r7, #6]
 800be1a:	4618      	mov	r0, r3
 800be1c:	f7ff ffb6 	bl	800bd8c <LCD_WR_DATA>
		LCD_WR_DATA(x2);
 800be20:	887b      	ldrh	r3, [r7, #2]
 800be22:	4618      	mov	r0, r3
 800be24:	f7ff ffb2 	bl	800bd8c <LCD_WR_DATA>
		LCD_WR_REG(0x2b);//行地址设置
 800be28:	202b      	movs	r0, #43	@ 0x2b
 800be2a:	f7ff ffcd 	bl	800bdc8 <LCD_WR_REG>
		LCD_WR_DATA(y1);
 800be2e:	88bb      	ldrh	r3, [r7, #4]
 800be30:	4618      	mov	r0, r3
 800be32:	f7ff ffab 	bl	800bd8c <LCD_WR_DATA>
		LCD_WR_DATA(y2);
 800be36:	883b      	ldrh	r3, [r7, #0]
 800be38:	4618      	mov	r0, r3
 800be3a:	f7ff ffa7 	bl	800bd8c <LCD_WR_DATA>
		LCD_WR_REG(0x2c);//储存器写
 800be3e:	202c      	movs	r0, #44	@ 0x2c
 800be40:	f7ff ffc2 	bl	800bdc8 <LCD_WR_REG>
		LCD_WR_REG(0x2b);//行地址设置
		LCD_WR_DATA(y1);
		LCD_WR_DATA(y2);
		LCD_WR_REG(0x2c);//储存器写
	}
}
 800be44:	bf00      	nop
 800be46:	370c      	adds	r7, #12
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd90      	pop	{r4, r7, pc}

0800be4c <LCD_Init>:
* @brief 初始化led显示
* @param SPI_LCD 使用的硬件spi口
*/

void LCD_Init(SPI_HandleTypeDef SPI_LCD)
{
 800be4c:	b084      	sub	sp, #16
 800be4e:	b580      	push	{r7, lr}
 800be50:	af00      	add	r7, sp, #0
 800be52:	f107 0c08 	add.w	ip, r7, #8
 800be56:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	//SPI1_Init();
	//LCD_GPIO_Init();//初始化GPIO
	//MX_SPI1_Init();
	LCD_SPI = SPI_LCD;
 800be5a:	4b75      	ldr	r3, [pc, #468]	@ (800c030 <LCD_Init+0x1e4>)
 800be5c:	4618      	mov	r0, r3
 800be5e:	f107 0308 	add.w	r3, r7, #8
 800be62:	2258      	movs	r2, #88	@ 0x58
 800be64:	4619      	mov	r1, r3
 800be66:	f006 fe0f 	bl	8012a88 <memcpy>
	
	LCD_RES_Clr();//复位
 800be6a:	2200      	movs	r2, #0
 800be6c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800be70:	4870      	ldr	r0, [pc, #448]	@ (800c034 <LCD_Init+0x1e8>)
 800be72:	f7f7 ff31 	bl	8003cd8 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800be76:	2064      	movs	r0, #100	@ 0x64
 800be78:	f7f5 ffb8 	bl	8001dec <HAL_Delay>
	LCD_RES_Set();
 800be7c:	2201      	movs	r2, #1
 800be7e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800be82:	486c      	ldr	r0, [pc, #432]	@ (800c034 <LCD_Init+0x1e8>)
 800be84:	f7f7 ff28 	bl	8003cd8 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800be88:	2064      	movs	r0, #100	@ 0x64
 800be8a:	f7f5 ffaf 	bl	8001dec <HAL_Delay>
	
	LCD_BLK_Set();//打开背光
 800be8e:	2201      	movs	r2, #1
 800be90:	2110      	movs	r1, #16
 800be92:	4869      	ldr	r0, [pc, #420]	@ (800c038 <LCD_Init+0x1ec>)
 800be94:	f7f7 ff20 	bl	8003cd8 <HAL_GPIO_WritePin>
  	HAL_Delay(100);
 800be98:	2064      	movs	r0, #100	@ 0x64
 800be9a:	f7f5 ffa7 	bl	8001dec <HAL_Delay>
	
	//return;
	//************* Start Initial Sequence **********//
	LCD_WR_REG(0x11);                                             //无此指令，不能正常初始化芯片，无显示
 800be9e:	2011      	movs	r0, #17
 800bea0:	f7ff ff92 	bl	800bdc8 <LCD_WR_REG>
	HAL_Delay(120); 
 800bea4:	2078      	movs	r0, #120	@ 0x78
 800bea6:	f7f5 ffa1 	bl	8001dec <HAL_Delay>
	LCD_WR_REG(0x11);                                             //! 执行两遍才比较稳定，否则有几率启动不起来
 800beaa:	2011      	movs	r0, #17
 800beac:	f7ff ff8c 	bl	800bdc8 <LCD_WR_REG>
	HAL_Delay(120); 
 800beb0:	2078      	movs	r0, #120	@ 0x78
 800beb2:	f7f5 ff9b 	bl	8001dec <HAL_Delay>

	LCD_WR_REG(0x36);                                             //设置内存扫描方向，0X00正常扫描，从上往下，从左往右，RGB方式
 800beb6:	2036      	movs	r0, #54	@ 0x36
 800beb8:	f7ff ff86 	bl	800bdc8 <LCD_WR_REG>
	if(USE_HORIZONTAL==0)LCD_WR_DATA8(0x00);
 800bebc:	2000      	movs	r0, #0
 800bebe:	f7ff ff4f 	bl	800bd60 <LCD_WR_DATA8>
	else if(USE_HORIZONTAL==1)LCD_WR_DATA8(0xC0);
	else if(USE_HORIZONTAL==2)LCD_WR_DATA8(0x70);
	else LCD_WR_DATA8(0xA0);
 
	LCD_WR_REG(0x3A);                                             //数据格式，65K色,565
 800bec2:	203a      	movs	r0, #58	@ 0x3a
 800bec4:	f7ff ff80 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 800bec8:	2005      	movs	r0, #5
 800beca:	f7ff ff49 	bl	800bd60 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xB2);                                             //帧频设置
 800bece:	20b2      	movs	r0, #178	@ 0xb2
 800bed0:	f7ff ff7a 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0x0C);
 800bed4:	200c      	movs	r0, #12
 800bed6:	f7ff ff43 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0C);
 800beda:	200c      	movs	r0, #12
 800bedc:	f7ff ff40 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 800bee0:	2000      	movs	r0, #0
 800bee2:	f7ff ff3d 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x33);
 800bee6:	2033      	movs	r0, #51	@ 0x33
 800bee8:	f7ff ff3a 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x33); 
 800beec:	2033      	movs	r0, #51	@ 0x33
 800beee:	f7ff ff37 	bl	800bd60 <LCD_WR_DATA8>
 
  LCD_WR_REG(0xC6);                                               //正常模式下的帧速率控制
 800bef2:	20c6      	movs	r0, #198	@ 0xc6
 800bef4:	f7ff ff68 	bl	800bdc8 <LCD_WR_REG>
//  LCD_WR_DATA8(0x01);                                            //正常模式下：屏幕刷新率 111Hz
  LCD_WR_DATA8(0x1F);                                            //正常模式下：屏幕刷新率 39Hz
 800bef8:	201f      	movs	r0, #31
 800befa:	f7ff ff31 	bl	800bd60 <LCD_WR_DATA8>
  
	LCD_WR_REG(0xB7);                                             //GATE 设置
 800befe:	20b7      	movs	r0, #183	@ 0xb7
 800bf00:	f7ff ff62 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0x35);  
 800bf04:	2035      	movs	r0, #53	@ 0x35
 800bf06:	f7ff ff2b 	bl	800bd60 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xBB);                                             //VCOM设置 
 800bf0a:	20bb      	movs	r0, #187	@ 0xbb
 800bf0c:	f7ff ff5c 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0x19);
 800bf10:	2019      	movs	r0, #25
 800bf12:	f7ff ff25 	bl	800bd60 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC0);                                             //LCM设置,默认0x2c
 800bf16:	20c0      	movs	r0, #192	@ 0xc0
 800bf18:	f7ff ff56 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0x2C);
 800bf1c:	202c      	movs	r0, #44	@ 0x2c
 800bf1e:	f7ff ff1f 	bl	800bd60 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC2);                                             //VDV&VRH SET ,默认0x01
 800bf22:	20c2      	movs	r0, #194	@ 0xc2
 800bf24:	f7ff ff50 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0x01);
 800bf28:	2001      	movs	r0, #1
 800bf2a:	f7ff ff19 	bl	800bd60 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC3);                                             //VRHS SET，默认0x0b
 800bf2e:	20c3      	movs	r0, #195	@ 0xc3
 800bf30:	f7ff ff4a 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0x12);                                           //此处根据实际情况修正
 800bf34:	2012      	movs	r0, #18
 800bf36:	f7ff ff13 	bl	800bd60 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC4);                                             //VDV SET，默认0x20
 800bf3a:	20c4      	movs	r0, #196	@ 0xc4
 800bf3c:	f7ff ff44 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0x20);  
 800bf40:	2020      	movs	r0, #32
 800bf42:	f7ff ff0d 	bl	800bd60 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xC6);                                             // FR SET, 默认0x0F
 800bf46:	20c6      	movs	r0, #198	@ 0xc6
 800bf48:	f7ff ff3e 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0x0F);    
 800bf4c:	200f      	movs	r0, #15
 800bf4e:	f7ff ff07 	bl	800bd60 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xD0);                                             //电源控制1
 800bf52:	20d0      	movs	r0, #208	@ 0xd0
 800bf54:	f7ff ff38 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0xA4);                                           //该参数不变  
 800bf58:	20a4      	movs	r0, #164	@ 0xa4
 800bf5a:	f7ff ff01 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0xA1);                                           //此处根据实际情况修改
 800bf5e:	20a1      	movs	r0, #161	@ 0xa1
 800bf60:	f7ff fefe 	bl	800bd60 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xE0);                                             //正极性GAMMA调整 
 800bf64:	20e0      	movs	r0, #224	@ 0xe0
 800bf66:	f7ff ff2f 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0xD0);
 800bf6a:	20d0      	movs	r0, #208	@ 0xd0
 800bf6c:	f7ff fef8 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 800bf70:	2004      	movs	r0, #4
 800bf72:	f7ff fef5 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0D);
 800bf76:	200d      	movs	r0, #13
 800bf78:	f7ff fef2 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x11);
 800bf7c:	2011      	movs	r0, #17
 800bf7e:	f7ff feef 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x13);
 800bf82:	2013      	movs	r0, #19
 800bf84:	f7ff feec 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2B);
 800bf88:	202b      	movs	r0, #43	@ 0x2b
 800bf8a:	f7ff fee9 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3F);
 800bf8e:	203f      	movs	r0, #63	@ 0x3f
 800bf90:	f7ff fee6 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x54);
 800bf94:	2054      	movs	r0, #84	@ 0x54
 800bf96:	f7ff fee3 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x4C);
 800bf9a:	204c      	movs	r0, #76	@ 0x4c
 800bf9c:	f7ff fee0 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x18);
 800bfa0:	2018      	movs	r0, #24
 800bfa2:	f7ff fedd 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0D);
 800bfa6:	200d      	movs	r0, #13
 800bfa8:	f7ff feda 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0B);
 800bfac:	200b      	movs	r0, #11
 800bfae:	f7ff fed7 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 800bfb2:	201f      	movs	r0, #31
 800bfb4:	f7ff fed4 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x23);
 800bfb8:	2023      	movs	r0, #35	@ 0x23
 800bfba:	f7ff fed1 	bl	800bd60 <LCD_WR_DATA8>
 
	LCD_WR_REG(0xE1);                                              //负极性GAMMA调整
 800bfbe:	20e1      	movs	r0, #225	@ 0xe1
 800bfc0:	f7ff ff02 	bl	800bdc8 <LCD_WR_REG>
	LCD_WR_DATA8(0xD0);
 800bfc4:	20d0      	movs	r0, #208	@ 0xd0
 800bfc6:	f7ff fecb 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 800bfca:	2004      	movs	r0, #4
 800bfcc:	f7ff fec8 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0C);
 800bfd0:	200c      	movs	r0, #12
 800bfd2:	f7ff fec5 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x11);
 800bfd6:	2011      	movs	r0, #17
 800bfd8:	f7ff fec2 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x13);
 800bfdc:	2013      	movs	r0, #19
 800bfde:	f7ff febf 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2C);
 800bfe2:	202c      	movs	r0, #44	@ 0x2c
 800bfe4:	f7ff febc 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3F);
 800bfe8:	203f      	movs	r0, #63	@ 0x3f
 800bfea:	f7ff feb9 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x44);
 800bfee:	2044      	movs	r0, #68	@ 0x44
 800bff0:	f7ff feb6 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x51);
 800bff4:	2051      	movs	r0, #81	@ 0x51
 800bff6:	f7ff feb3 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x2F);
 800bffa:	202f      	movs	r0, #47	@ 0x2f
 800bffc:	f7ff feb0 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 800c000:	201f      	movs	r0, #31
 800c002:	f7ff fead 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x1F);
 800c006:	201f      	movs	r0, #31
 800c008:	f7ff feaa 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x20);
 800c00c:	2020      	movs	r0, #32
 800c00e:	f7ff fea7 	bl	800bd60 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x23);
 800c012:	2023      	movs	r0, #35	@ 0x23
 800c014:	f7ff fea4 	bl	800bd60 <LCD_WR_DATA8>
 
	LCD_WR_REG(0x21);                                             //反显开，默认是0X20，正常模式
 800c018:	2021      	movs	r0, #33	@ 0x21
 800c01a:	f7ff fed5 	bl	800bdc8 <LCD_WR_REG>
  
	LCD_WR_REG(0x29);                                             //显示开，等待MCU数传送
 800c01e:	2029      	movs	r0, #41	@ 0x29
 800c020:	f7ff fed2 	bl	800bdc8 <LCD_WR_REG>
} 
 800c024:	bf00      	nop
 800c026:	46bd      	mov	sp, r7
 800c028:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c02c:	b004      	add	sp, #16
 800c02e:	4770      	bx	lr
 800c030:	20004fbc 	.word	0x20004fbc
 800c034:	40020400 	.word	0x40020400
 800c038:	40020000 	.word	0x40020000

0800c03c <SingleScan>:
key is pressed (may be a bounce), KeyScan[i][j] += 1. #2 When (KeyScan[i][j]/DebonuceTime > 0) is true, set keypressed[i][j] = 1(Pressed). #3 If keypressed[i][j] == 1
and the io think the key is released, directly set keypressed[i][j] = 0 (Released). ## DebounceTime is defined in Layout.h
  *  @param KeyRep[] List contains Hid Report Data.
  *  @return If any key has changed
*/
_Bool SingleScan(uint8_t KeyRep[]){
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b084      	sub	sp, #16
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
    static _Bool gpio_value, keypressed[KeyBoardRowCount][KeyBoardColCount] = {0};
    static uint8_t KeyScan[KeyBoardRowCount][KeyBoardColCount] = {0};

    keyChange = 0;
 800c044:	4b93      	ldr	r3, [pc, #588]	@ (800c294 <SingleScan+0x258>)
 800c046:	2200      	movs	r2, #0
 800c048:	701a      	strb	r2, [r3, #0]

    /* 扫描键盘矩阵 CODE START*/
    for (int i = 0; i < KeyBoardRowCount; i++)
 800c04a:	2300      	movs	r3, #0
 800c04c:	60fb      	str	r3, [r7, #12]
 800c04e:	e117      	b.n	800c280 <SingleScan+0x244>
    {
        /* 将上一行置高+将当前行置低 CODE START */
        if (i > 0)
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	2b00      	cmp	r3, #0
 800c054:	dd0e      	ble.n	800c074 <SingleScan+0x38>
        {
            HAL_GPIO_WritePin(KeyboardRowListPort[i-1],KeyboardRowListPin[i-1], GPIO_PIN_SET);
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	3b01      	subs	r3, #1
 800c05a:	4a8f      	ldr	r2, [pc, #572]	@ (800c298 <SingleScan+0x25c>)
 800c05c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	3b01      	subs	r3, #1
 800c064:	4a8d      	ldr	r2, [pc, #564]	@ (800c29c <SingleScan+0x260>)
 800c066:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c06a:	2201      	movs	r2, #1
 800c06c:	4619      	mov	r1, r3
 800c06e:	f7f7 fe33 	bl	8003cd8 <HAL_GPIO_WritePin>
 800c072:	e007      	b.n	800c084 <SingleScan+0x48>
        }
        else
        {
            HAL_GPIO_WritePin(KeyboardRowListPort[KeyBoardRowCount-1],KeyboardRowListPin[KeyBoardRowCount-1], GPIO_PIN_SET);
 800c074:	4b88      	ldr	r3, [pc, #544]	@ (800c298 <SingleScan+0x25c>)
 800c076:	691b      	ldr	r3, [r3, #16]
 800c078:	4a88      	ldr	r2, [pc, #544]	@ (800c29c <SingleScan+0x260>)
 800c07a:	8911      	ldrh	r1, [r2, #8]
 800c07c:	2201      	movs	r2, #1
 800c07e:	4618      	mov	r0, r3
 800c080:	f7f7 fe2a 	bl	8003cd8 <HAL_GPIO_WritePin>
        }
        HAL_GPIO_WritePin(KeyboardRowListPort[i],KeyboardRowListPin[i], GPIO_PIN_RESET);
 800c084:	4a84      	ldr	r2, [pc, #528]	@ (800c298 <SingleScan+0x25c>)
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c08c:	4a83      	ldr	r2, [pc, #524]	@ (800c29c <SingleScan+0x260>)
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c094:	2200      	movs	r2, #0
 800c096:	4619      	mov	r1, r3
 800c098:	f7f7 fe1e 	bl	8003cd8 <HAL_GPIO_WritePin>
        /* 将上一行置高+将当前行置低 CODE END */

        /* 读取每一列的电平 CODE START */
        for (int j = 0; j < KeyBoardColCount; j++)
 800c09c:	2300      	movs	r3, #0
 800c09e:	60bb      	str	r3, [r7, #8]
 800c0a0:	e0e7      	b.n	800c272 <SingleScan+0x236>
        {
            /* 读取当前引脚电平 */
            gpio_value = HAL_GPIO_ReadPin(KeyboardColListPort[j],KeyboardColListPin[j]);
 800c0a2:	4a7f      	ldr	r2, [pc, #508]	@ (800c2a0 <SingleScan+0x264>)
 800c0a4:	68bb      	ldr	r3, [r7, #8]
 800c0a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c0aa:	497e      	ldr	r1, [pc, #504]	@ (800c2a4 <SingleScan+0x268>)
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c0b2:	4619      	mov	r1, r3
 800c0b4:	4610      	mov	r0, r2
 800c0b6:	f7f7 fdef 	bl	8003c98 <HAL_GPIO_ReadPin>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	bf14      	ite	ne
 800c0c0:	2301      	movne	r3, #1
 800c0c2:	2300      	moveq	r3, #0
 800c0c4:	b2da      	uxtb	r2, r3
 800c0c6:	4b78      	ldr	r3, [pc, #480]	@ (800c2a8 <SingleScan+0x26c>)
 800c0c8:	701a      	strb	r2, [r3, #0]

            /* 键盘按下需要滞后滤波，但是松开立即执行 */
            /* 如果当前没有认为该键按下，但是引脚电平为低（被按下），则keyScan[i][j]+=1 */
            /* 并且需要保证其值不会太大（<= DebonuceTime) 防止其溢出 */
            if(gpio_value == 0 && keypressed[i][j] == 0)
 800c0ca:	4b77      	ldr	r3, [pc, #476]	@ (800c2a8 <SingleScan+0x26c>)
 800c0cc:	781b      	ldrb	r3, [r3, #0]
 800c0ce:	f083 0301 	eor.w	r3, r3, #1
 800c0d2:	b2db      	uxtb	r3, r3
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d034      	beq.n	800c142 <SingleScan+0x106>
 800c0d8:	4974      	ldr	r1, [pc, #464]	@ (800c2ac <SingleScan+0x270>)
 800c0da:	68fa      	ldr	r2, [r7, #12]
 800c0dc:	4613      	mov	r3, r2
 800c0de:	00db      	lsls	r3, r3, #3
 800c0e0:	1a9b      	subs	r3, r3, r2
 800c0e2:	005b      	lsls	r3, r3, #1
 800c0e4:	18ca      	adds	r2, r1, r3
 800c0e6:	68bb      	ldr	r3, [r7, #8]
 800c0e8:	4413      	add	r3, r2
 800c0ea:	781b      	ldrb	r3, [r3, #0]
 800c0ec:	f083 0301 	eor.w	r3, r3, #1
 800c0f0:	b2db      	uxtb	r3, r3
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d025      	beq.n	800c142 <SingleScan+0x106>
            {
                KeyScan[i][j] = ( (KeyScan[i][j] + 1) > (DebonuceTime+1) ) ? DebonuceTime :  (KeyScan[i][j] + 1) ;      // 要认为按下需要滤波
 800c0f6:	496e      	ldr	r1, [pc, #440]	@ (800c2b0 <SingleScan+0x274>)
 800c0f8:	68fa      	ldr	r2, [r7, #12]
 800c0fa:	4613      	mov	r3, r2
 800c0fc:	00db      	lsls	r3, r3, #3
 800c0fe:	1a9b      	subs	r3, r3, r2
 800c100:	005b      	lsls	r3, r3, #1
 800c102:	18ca      	adds	r2, r1, r3
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	4413      	add	r3, r2
 800c108:	781b      	ldrb	r3, [r3, #0]
 800c10a:	2b0f      	cmp	r3, #15
 800c10c:	d80c      	bhi.n	800c128 <SingleScan+0xec>
 800c10e:	4968      	ldr	r1, [pc, #416]	@ (800c2b0 <SingleScan+0x274>)
 800c110:	68fa      	ldr	r2, [r7, #12]
 800c112:	4613      	mov	r3, r2
 800c114:	00db      	lsls	r3, r3, #3
 800c116:	1a9b      	subs	r3, r3, r2
 800c118:	005b      	lsls	r3, r3, #1
 800c11a:	18ca      	adds	r2, r1, r3
 800c11c:	68bb      	ldr	r3, [r7, #8]
 800c11e:	4413      	add	r3, r2
 800c120:	781b      	ldrb	r3, [r3, #0]
 800c122:	3301      	adds	r3, #1
 800c124:	b2d9      	uxtb	r1, r3
 800c126:	e000      	b.n	800c12a <SingleScan+0xee>
 800c128:	210f      	movs	r1, #15
 800c12a:	4861      	ldr	r0, [pc, #388]	@ (800c2b0 <SingleScan+0x274>)
 800c12c:	68fa      	ldr	r2, [r7, #12]
 800c12e:	4613      	mov	r3, r2
 800c130:	00db      	lsls	r3, r3, #3
 800c132:	1a9b      	subs	r3, r3, r2
 800c134:	005b      	lsls	r3, r3, #1
 800c136:	18c2      	adds	r2, r0, r3
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	4413      	add	r3, r2
 800c13c:	460a      	mov	r2, r1
 800c13e:	701a      	strb	r2, [r3, #0]
 800c140:	e034      	b.n	800c1ac <SingleScan+0x170>
            }
            /* 如果当前认为该键按下，但是引脚电平为高（被释放），则keyScan[i][j] = 0 */
            else if (gpio_value == 1 && keypressed[i][j] == 1){
 800c142:	4b59      	ldr	r3, [pc, #356]	@ (800c2a8 <SingleScan+0x26c>)
 800c144:	781b      	ldrb	r3, [r3, #0]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d030      	beq.n	800c1ac <SingleScan+0x170>
 800c14a:	4958      	ldr	r1, [pc, #352]	@ (800c2ac <SingleScan+0x270>)
 800c14c:	68fa      	ldr	r2, [r7, #12]
 800c14e:	4613      	mov	r3, r2
 800c150:	00db      	lsls	r3, r3, #3
 800c152:	1a9b      	subs	r3, r3, r2
 800c154:	005b      	lsls	r3, r3, #1
 800c156:	18ca      	adds	r2, r1, r3
 800c158:	68bb      	ldr	r3, [r7, #8]
 800c15a:	4413      	add	r3, r2
 800c15c:	781b      	ldrb	r3, [r3, #0]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d024      	beq.n	800c1ac <SingleScan+0x170>
                // KeyScan[i][j] = 0;
                KeyScan[i][j] = ( (KeyScan[i][j] == 0) ) ? 0 :  (KeyScan[i][j] - 1) ;
 800c162:	4953      	ldr	r1, [pc, #332]	@ (800c2b0 <SingleScan+0x274>)
 800c164:	68fa      	ldr	r2, [r7, #12]
 800c166:	4613      	mov	r3, r2
 800c168:	00db      	lsls	r3, r3, #3
 800c16a:	1a9b      	subs	r3, r3, r2
 800c16c:	005b      	lsls	r3, r3, #1
 800c16e:	18ca      	adds	r2, r1, r3
 800c170:	68bb      	ldr	r3, [r7, #8]
 800c172:	4413      	add	r3, r2
 800c174:	781b      	ldrb	r3, [r3, #0]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d00c      	beq.n	800c194 <SingleScan+0x158>
 800c17a:	494d      	ldr	r1, [pc, #308]	@ (800c2b0 <SingleScan+0x274>)
 800c17c:	68fa      	ldr	r2, [r7, #12]
 800c17e:	4613      	mov	r3, r2
 800c180:	00db      	lsls	r3, r3, #3
 800c182:	1a9b      	subs	r3, r3, r2
 800c184:	005b      	lsls	r3, r3, #1
 800c186:	18ca      	adds	r2, r1, r3
 800c188:	68bb      	ldr	r3, [r7, #8]
 800c18a:	4413      	add	r3, r2
 800c18c:	781b      	ldrb	r3, [r3, #0]
 800c18e:	3b01      	subs	r3, #1
 800c190:	b2d9      	uxtb	r1, r3
 800c192:	e000      	b.n	800c196 <SingleScan+0x15a>
 800c194:	2100      	movs	r1, #0
 800c196:	4846      	ldr	r0, [pc, #280]	@ (800c2b0 <SingleScan+0x274>)
 800c198:	68fa      	ldr	r2, [r7, #12]
 800c19a:	4613      	mov	r3, r2
 800c19c:	00db      	lsls	r3, r3, #3
 800c19e:	1a9b      	subs	r3, r3, r2
 800c1a0:	005b      	lsls	r3, r3, #1
 800c1a2:	18c2      	adds	r2, r0, r3
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	4413      	add	r3, r2
 800c1a8:	460a      	mov	r2, r1
 800c1aa:	701a      	strb	r2, [r3, #0]

            /* 获取防抖后的值 CODE START*/

            /* 如果KeyScan[i][j] >= DebonuceTime 并且原先认为其没有按下 */
            /* 认为其按下，并且生成新的HidReport */
            if (KeyScan[i][j] >= DebonuceTime && keypressed[i][j] == 0)
 800c1ac:	4940      	ldr	r1, [pc, #256]	@ (800c2b0 <SingleScan+0x274>)
 800c1ae:	68fa      	ldr	r2, [r7, #12]
 800c1b0:	4613      	mov	r3, r2
 800c1b2:	00db      	lsls	r3, r3, #3
 800c1b4:	1a9b      	subs	r3, r3, r2
 800c1b6:	005b      	lsls	r3, r3, #1
 800c1b8:	18ca      	adds	r2, r1, r3
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	4413      	add	r3, r2
 800c1be:	781b      	ldrb	r3, [r3, #0]
 800c1c0:	2b0e      	cmp	r3, #14
 800c1c2:	d925      	bls.n	800c210 <SingleScan+0x1d4>
 800c1c4:	4939      	ldr	r1, [pc, #228]	@ (800c2ac <SingleScan+0x270>)
 800c1c6:	68fa      	ldr	r2, [r7, #12]
 800c1c8:	4613      	mov	r3, r2
 800c1ca:	00db      	lsls	r3, r3, #3
 800c1cc:	1a9b      	subs	r3, r3, r2
 800c1ce:	005b      	lsls	r3, r3, #1
 800c1d0:	18ca      	adds	r2, r1, r3
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	4413      	add	r3, r2
 800c1d6:	781b      	ldrb	r3, [r3, #0]
 800c1d8:	f083 0301 	eor.w	r3, r3, #1
 800c1dc:	b2db      	uxtb	r3, r3
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d016      	beq.n	800c210 <SingleScan+0x1d4>
            {
                keypressed[i][j] = 1;
 800c1e2:	4932      	ldr	r1, [pc, #200]	@ (800c2ac <SingleScan+0x270>)
 800c1e4:	68fa      	ldr	r2, [r7, #12]
 800c1e6:	4613      	mov	r3, r2
 800c1e8:	00db      	lsls	r3, r3, #3
 800c1ea:	1a9b      	subs	r3, r3, r2
 800c1ec:	005b      	lsls	r3, r3, #1
 800c1ee:	18ca      	adds	r2, r1, r3
 800c1f0:	68bb      	ldr	r3, [r7, #8]
 800c1f2:	4413      	add	r3, r2
 800c1f4:	2201      	movs	r2, #1
 800c1f6:	701a      	strb	r2, [r3, #0]
                KeyReportConstructFunc(KeyRep,i,j,1);
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	b2d9      	uxtb	r1, r3
 800c1fc:	68bb      	ldr	r3, [r7, #8]
 800c1fe:	b2da      	uxtb	r2, r3
 800c200:	2301      	movs	r3, #1
 800c202:	6878      	ldr	r0, [r7, #4]
 800c204:	f000 f856 	bl	800c2b4 <KeyReportConstructFunc>
                keyChange = 1;
 800c208:	4b22      	ldr	r3, [pc, #136]	@ (800c294 <SingleScan+0x258>)
 800c20a:	2201      	movs	r2, #1
 800c20c:	701a      	strb	r2, [r3, #0]
 800c20e:	e02d      	b.n	800c26c <SingleScan+0x230>
            }

            /*  KeyScan[i][j] < DebonuceRelaseTime 并且原先认为其按下 */
            /* 认为其没有按下，并且生成新的HidReport */
            else if (KeyScan[i][j] < DebonuceRelaseTime && keypressed[i][j] == 1)
 800c210:	4927      	ldr	r1, [pc, #156]	@ (800c2b0 <SingleScan+0x274>)
 800c212:	68fa      	ldr	r2, [r7, #12]
 800c214:	4613      	mov	r3, r2
 800c216:	00db      	lsls	r3, r3, #3
 800c218:	1a9b      	subs	r3, r3, r2
 800c21a:	005b      	lsls	r3, r3, #1
 800c21c:	18ca      	adds	r2, r1, r3
 800c21e:	68bb      	ldr	r3, [r7, #8]
 800c220:	4413      	add	r3, r2
 800c222:	781b      	ldrb	r3, [r3, #0]
 800c224:	2b06      	cmp	r3, #6
 800c226:	d821      	bhi.n	800c26c <SingleScan+0x230>
 800c228:	4920      	ldr	r1, [pc, #128]	@ (800c2ac <SingleScan+0x270>)
 800c22a:	68fa      	ldr	r2, [r7, #12]
 800c22c:	4613      	mov	r3, r2
 800c22e:	00db      	lsls	r3, r3, #3
 800c230:	1a9b      	subs	r3, r3, r2
 800c232:	005b      	lsls	r3, r3, #1
 800c234:	18ca      	adds	r2, r1, r3
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	4413      	add	r3, r2
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d015      	beq.n	800c26c <SingleScan+0x230>
            {
                keypressed[i][j] = 0;
 800c240:	491a      	ldr	r1, [pc, #104]	@ (800c2ac <SingleScan+0x270>)
 800c242:	68fa      	ldr	r2, [r7, #12]
 800c244:	4613      	mov	r3, r2
 800c246:	00db      	lsls	r3, r3, #3
 800c248:	1a9b      	subs	r3, r3, r2
 800c24a:	005b      	lsls	r3, r3, #1
 800c24c:	18ca      	adds	r2, r1, r3
 800c24e:	68bb      	ldr	r3, [r7, #8]
 800c250:	4413      	add	r3, r2
 800c252:	2200      	movs	r2, #0
 800c254:	701a      	strb	r2, [r3, #0]
                KeyReportConstructFunc(KeyRep,i,j,0);
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	b2d9      	uxtb	r1, r3
 800c25a:	68bb      	ldr	r3, [r7, #8]
 800c25c:	b2da      	uxtb	r2, r3
 800c25e:	2300      	movs	r3, #0
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f000 f827 	bl	800c2b4 <KeyReportConstructFunc>
                keyChange = 1;
 800c266:	4b0b      	ldr	r3, [pc, #44]	@ (800c294 <SingleScan+0x258>)
 800c268:	2201      	movs	r2, #1
 800c26a:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < KeyBoardColCount; j++)
 800c26c:	68bb      	ldr	r3, [r7, #8]
 800c26e:	3301      	adds	r3, #1
 800c270:	60bb      	str	r3, [r7, #8]
 800c272:	68bb      	ldr	r3, [r7, #8]
 800c274:	2b0d      	cmp	r3, #13
 800c276:	f77f af14 	ble.w	800c0a2 <SingleScan+0x66>
    for (int i = 0; i < KeyBoardRowCount; i++)
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	3301      	adds	r3, #1
 800c27e:	60fb      	str	r3, [r7, #12]
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	2b04      	cmp	r3, #4
 800c284:	f77f aee4 	ble.w	800c050 <SingleScan+0x14>
        }
        /* 读取每一列的电平 CODE END*/
    }
    /* 扫描键盘矩阵 CODE END*/

    return keyChange;
 800c288:	4b02      	ldr	r3, [pc, #8]	@ (800c294 <SingleScan+0x258>)
 800c28a:	781b      	ldrb	r3, [r3, #0]
}
 800c28c:	4618      	mov	r0, r3
 800c28e:	3710      	adds	r7, #16
 800c290:	46bd      	mov	sp, r7
 800c292:	bd80      	pop	{r7, pc}
 800c294:	20005014 	.word	0x20005014
 800c298:	20000064 	.word	0x20000064
 800c29c:	20000078 	.word	0x20000078
 800c2a0:	20000010 	.word	0x20000010
 800c2a4:	20000048 	.word	0x20000048
 800c2a8:	20005017 	.word	0x20005017
 800c2ac:	20005018 	.word	0x20005018
 800c2b0:	20005060 	.word	0x20005060

0800c2b4 <KeyReportConstructFunc>:
    @param KeyReport[] List contains Hid Report Data. 
    @param Row Position of the changed key.
    @param Col Position of the changed key.
    @param IfPress True if the key is pressed, False if the key is released.
*/
void KeyReportConstructFunc(uint8_t KeyReport[], uint8_t Row, uint8_t Col, _Bool IfPress){
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b086      	sub	sp, #24
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	6078      	str	r0, [r7, #4]
 800c2bc:	4608      	mov	r0, r1
 800c2be:	4611      	mov	r1, r2
 800c2c0:	461a      	mov	r2, r3
 800c2c2:	4603      	mov	r3, r0
 800c2c4:	70fb      	strb	r3, [r7, #3]
 800c2c6:	460b      	mov	r3, r1
 800c2c8:	70bb      	strb	r3, [r7, #2]
 800c2ca:	4613      	mov	r3, r2
 800c2cc:	707b      	strb	r3, [r7, #1]
    static uint8_t keyval, temp;
    static _Bool ifFn=0, ifPn=0;


    /* 第一次按下PN CODE START */
    if (Row == PN_ROW && Col == PN_COL && ifPn == 0 && IfPress == 1){ 
 800c2ce:	78fb      	ldrb	r3, [r7, #3]
 800c2d0:	2b04      	cmp	r3, #4
 800c2d2:	d121      	bne.n	800c318 <KeyReportConstructFunc+0x64>
 800c2d4:	78bb      	ldrb	r3, [r7, #2]
 800c2d6:	2b09      	cmp	r3, #9
 800c2d8:	d11e      	bne.n	800c318 <KeyReportConstructFunc+0x64>
 800c2da:	4b86      	ldr	r3, [pc, #536]	@ (800c4f4 <KeyReportConstructFunc+0x240>)
 800c2dc:	781b      	ldrb	r3, [r3, #0]
 800c2de:	f083 0301 	eor.w	r3, r3, #1
 800c2e2:	b2db      	uxtb	r3, r3
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d017      	beq.n	800c318 <KeyReportConstructFunc+0x64>
 800c2e8:	787b      	ldrb	r3, [r7, #1]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d014      	beq.n	800c318 <KeyReportConstructFunc+0x64>
        ifPn = 1;
 800c2ee:	4b81      	ldr	r3, [pc, #516]	@ (800c4f4 <KeyReportConstructFunc+0x240>)
 800c2f0:	2201      	movs	r2, #1
 800c2f2:	701a      	strb	r2, [r3, #0]
        LED2_Blink_Int = LED2_Blink_PN;
 800c2f4:	4b80      	ldr	r3, [pc, #512]	@ (800c4f8 <KeyReportConstructFunc+0x244>)
 800c2f6:	220a      	movs	r2, #10
 800c2f8:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	617b      	str	r3, [r7, #20]
 800c2fe:	e007      	b.n	800c310 <KeyReportConstructFunc+0x5c>
            KeyReport[i] = 0;
 800c300:	697b      	ldr	r3, [r7, #20]
 800c302:	687a      	ldr	r2, [r7, #4]
 800c304:	4413      	add	r3, r2
 800c306:	2200      	movs	r2, #0
 800c308:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c30a:	697b      	ldr	r3, [r7, #20]
 800c30c:	3301      	adds	r3, #1
 800c30e:	617b      	str	r3, [r7, #20]
 800c310:	697b      	ldr	r3, [r7, #20]
 800c312:	2b10      	cmp	r3, #16
 800c314:	ddf4      	ble.n	800c300 <KeyReportConstructFunc+0x4c>
        }
        return ;
 800c316:	e1d4      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
    }
    /* 第一次按下PN  CODE END */

    /* 第一次松开PN CODE START */
    if (Row == PN_ROW && Col == PN_COL && ifPn == 1 && IfPress == 0){ 
 800c318:	78fb      	ldrb	r3, [r7, #3]
 800c31a:	2b04      	cmp	r3, #4
 800c31c:	d128      	bne.n	800c370 <KeyReportConstructFunc+0xbc>
 800c31e:	78bb      	ldrb	r3, [r7, #2]
 800c320:	2b09      	cmp	r3, #9
 800c322:	d125      	bne.n	800c370 <KeyReportConstructFunc+0xbc>
 800c324:	4b73      	ldr	r3, [pc, #460]	@ (800c4f4 <KeyReportConstructFunc+0x240>)
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d021      	beq.n	800c370 <KeyReportConstructFunc+0xbc>
 800c32c:	787b      	ldrb	r3, [r7, #1]
 800c32e:	f083 0301 	eor.w	r3, r3, #1
 800c332:	b2db      	uxtb	r3, r3
 800c334:	2b00      	cmp	r3, #0
 800c336:	d01b      	beq.n	800c370 <KeyReportConstructFunc+0xbc>
        ifPn = 0;
 800c338:	4b6e      	ldr	r3, [pc, #440]	@ (800c4f4 <KeyReportConstructFunc+0x240>)
 800c33a:	2200      	movs	r2, #0
 800c33c:	701a      	strb	r2, [r3, #0]
        if(LED2_Blink_Int != LED2_Blink_OFF) LED2_Blink_Int = LED2_Blink_Idle;
 800c33e:	4b6e      	ldr	r3, [pc, #440]	@ (800c4f8 <KeyReportConstructFunc+0x244>)
 800c340:	881b      	ldrh	r3, [r3, #0]
 800c342:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c346:	4293      	cmp	r3, r2
 800c348:	d003      	beq.n	800c352 <KeyReportConstructFunc+0x9e>
 800c34a:	4b6b      	ldr	r3, [pc, #428]	@ (800c4f8 <KeyReportConstructFunc+0x244>)
 800c34c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c350:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c352:	2300      	movs	r3, #0
 800c354:	613b      	str	r3, [r7, #16]
 800c356:	e007      	b.n	800c368 <KeyReportConstructFunc+0xb4>
            KeyReport[i] = 0;
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	687a      	ldr	r2, [r7, #4]
 800c35c:	4413      	add	r3, r2
 800c35e:	2200      	movs	r2, #0
 800c360:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c362:	693b      	ldr	r3, [r7, #16]
 800c364:	3301      	adds	r3, #1
 800c366:	613b      	str	r3, [r7, #16]
 800c368:	693b      	ldr	r3, [r7, #16]
 800c36a:	2b10      	cmp	r3, #16
 800c36c:	ddf4      	ble.n	800c358 <KeyReportConstructFunc+0xa4>
        }
        return ;
 800c36e:	e1a8      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
    }
    /* 第一次松开PN CODE END */

    if(KEYBOARD_LOCK && !ifPn) return;
 800c370:	4b62      	ldr	r3, [pc, #392]	@ (800c4fc <KeyReportConstructFunc+0x248>)
 800c372:	781b      	ldrb	r3, [r3, #0]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d007      	beq.n	800c388 <KeyReportConstructFunc+0xd4>
 800c378:	4b5e      	ldr	r3, [pc, #376]	@ (800c4f4 <KeyReportConstructFunc+0x240>)
 800c37a:	781b      	ldrb	r3, [r3, #0]
 800c37c:	f083 0301 	eor.w	r3, r3, #1
 800c380:	b2db      	uxtb	r3, r3
 800c382:	2b00      	cmp	r3, #0
 800c384:	f040 8198 	bne.w	800c6b8 <KeyReportConstructFunc+0x404>

    /* 第一次按下FN CODE START */
    if (Row == FN_ROW && Col == FN_COL && ifFn == 0 && IfPress == 1){ 
 800c388:	78fb      	ldrb	r3, [r7, #3]
 800c38a:	2b04      	cmp	r3, #4
 800c38c:	d12a      	bne.n	800c3e4 <KeyReportConstructFunc+0x130>
 800c38e:	78bb      	ldrb	r3, [r7, #2]
 800c390:	2b02      	cmp	r3, #2
 800c392:	d127      	bne.n	800c3e4 <KeyReportConstructFunc+0x130>
 800c394:	4b5a      	ldr	r3, [pc, #360]	@ (800c500 <KeyReportConstructFunc+0x24c>)
 800c396:	781b      	ldrb	r3, [r3, #0]
 800c398:	f083 0301 	eor.w	r3, r3, #1
 800c39c:	b2db      	uxtb	r3, r3
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d020      	beq.n	800c3e4 <KeyReportConstructFunc+0x130>
 800c3a2:	787b      	ldrb	r3, [r7, #1]
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d01d      	beq.n	800c3e4 <KeyReportConstructFunc+0x130>
        ifFn = 1;
 800c3a8:	4b55      	ldr	r3, [pc, #340]	@ (800c500 <KeyReportConstructFunc+0x24c>)
 800c3aa:	2201      	movs	r2, #1
 800c3ac:	701a      	strb	r2, [r3, #0]
        LED2_Blink_Int = LED2_Blink_FN;
 800c3ae:	4b52      	ldr	r3, [pc, #328]	@ (800c4f8 <KeyReportConstructFunc+0x244>)
 800c3b0:	2264      	movs	r2, #100	@ 0x64
 800c3b2:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	60fb      	str	r3, [r7, #12]
 800c3b8:	e010      	b.n	800c3dc <KeyReportConstructFunc+0x128>
            KeyReport[i] &= FN_NORMAL_DIF_HID_REP_LIST[i];
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	687a      	ldr	r2, [r7, #4]
 800c3be:	4413      	add	r3, r2
 800c3c0:	7819      	ldrb	r1, [r3, #0]
 800c3c2:	4a50      	ldr	r2, [pc, #320]	@ (800c504 <KeyReportConstructFunc+0x250>)
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	4413      	add	r3, r2
 800c3c8:	781a      	ldrb	r2, [r3, #0]
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	6878      	ldr	r0, [r7, #4]
 800c3ce:	4403      	add	r3, r0
 800c3d0:	400a      	ands	r2, r1
 800c3d2:	b2d2      	uxtb	r2, r2
 800c3d4:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	3301      	adds	r3, #1
 800c3da:	60fb      	str	r3, [r7, #12]
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	2b10      	cmp	r3, #16
 800c3e0:	ddeb      	ble.n	800c3ba <KeyReportConstructFunc+0x106>
        }
        return ;
 800c3e2:	e16e      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
    }
    /* 第一次按下FN  CODE END */

    /* 第一次松开FN CODE START */
    if (Row == FN_ROW && Col == FN_COL && ifFn == 1 && IfPress == 0){ 
 800c3e4:	78fb      	ldrb	r3, [r7, #3]
 800c3e6:	2b04      	cmp	r3, #4
 800c3e8:	d12b      	bne.n	800c442 <KeyReportConstructFunc+0x18e>
 800c3ea:	78bb      	ldrb	r3, [r7, #2]
 800c3ec:	2b02      	cmp	r3, #2
 800c3ee:	d128      	bne.n	800c442 <KeyReportConstructFunc+0x18e>
 800c3f0:	4b43      	ldr	r3, [pc, #268]	@ (800c500 <KeyReportConstructFunc+0x24c>)
 800c3f2:	781b      	ldrb	r3, [r3, #0]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d024      	beq.n	800c442 <KeyReportConstructFunc+0x18e>
 800c3f8:	787b      	ldrb	r3, [r7, #1]
 800c3fa:	f083 0301 	eor.w	r3, r3, #1
 800c3fe:	b2db      	uxtb	r3, r3
 800c400:	2b00      	cmp	r3, #0
 800c402:	d01e      	beq.n	800c442 <KeyReportConstructFunc+0x18e>
        ifFn = 0;
 800c404:	4b3e      	ldr	r3, [pc, #248]	@ (800c500 <KeyReportConstructFunc+0x24c>)
 800c406:	2200      	movs	r2, #0
 800c408:	701a      	strb	r2, [r3, #0]
        LED2_Blink_Int = LED2_Blink_Idle;
 800c40a:	4b3b      	ldr	r3, [pc, #236]	@ (800c4f8 <KeyReportConstructFunc+0x244>)
 800c40c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c410:	801a      	strh	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c412:	2300      	movs	r3, #0
 800c414:	60bb      	str	r3, [r7, #8]
 800c416:	e010      	b.n	800c43a <KeyReportConstructFunc+0x186>
            KeyReport[i] &= FN_NORMAL_DIF_HID_REP_LIST[i];
 800c418:	68bb      	ldr	r3, [r7, #8]
 800c41a:	687a      	ldr	r2, [r7, #4]
 800c41c:	4413      	add	r3, r2
 800c41e:	7819      	ldrb	r1, [r3, #0]
 800c420:	4a38      	ldr	r2, [pc, #224]	@ (800c504 <KeyReportConstructFunc+0x250>)
 800c422:	68bb      	ldr	r3, [r7, #8]
 800c424:	4413      	add	r3, r2
 800c426:	781a      	ldrb	r2, [r3, #0]
 800c428:	68bb      	ldr	r3, [r7, #8]
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	4403      	add	r3, r0
 800c42e:	400a      	ands	r2, r1
 800c430:	b2d2      	uxtb	r2, r2
 800c432:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < ComposedHidReportLen - 1; i++){
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	3301      	adds	r3, #1
 800c438:	60bb      	str	r3, [r7, #8]
 800c43a:	68bb      	ldr	r3, [r7, #8]
 800c43c:	2b10      	cmp	r3, #16
 800c43e:	ddeb      	ble.n	800c418 <KeyReportConstructFunc+0x164>
        }
        return ;
 800c440:	e13f      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
    }
    /* 第一次松开FN CODE END */

    /* 正常键值 (没有按下PN) CODE START */
    if (ifPn==0){
 800c442:	4b2c      	ldr	r3, [pc, #176]	@ (800c4f4 <KeyReportConstructFunc+0x240>)
 800c444:	781b      	ldrb	r3, [r3, #0]
 800c446:	f083 0301 	eor.w	r3, r3, #1
 800c44a:	b2db      	uxtb	r3, r3
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	f000 811b 	beq.w	800c688 <KeyReportConstructFunc+0x3d4>
        if (ifFn==0){
 800c452:	4b2b      	ldr	r3, [pc, #172]	@ (800c500 <KeyReportConstructFunc+0x24c>)
 800c454:	781b      	ldrb	r3, [r3, #0]
 800c456:	f083 0301 	eor.w	r3, r3, #1
 800c45a:	b2db      	uxtb	r3, r3
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d00c      	beq.n	800c47a <KeyReportConstructFunc+0x1c6>
            keyval = Normal_Value[Row][Col];
 800c460:	78fa      	ldrb	r2, [r7, #3]
 800c462:	78b9      	ldrb	r1, [r7, #2]
 800c464:	4828      	ldr	r0, [pc, #160]	@ (800c508 <KeyReportConstructFunc+0x254>)
 800c466:	4613      	mov	r3, r2
 800c468:	00db      	lsls	r3, r3, #3
 800c46a:	1a9b      	subs	r3, r3, r2
 800c46c:	005b      	lsls	r3, r3, #1
 800c46e:	4403      	add	r3, r0
 800c470:	440b      	add	r3, r1
 800c472:	781a      	ldrb	r2, [r3, #0]
 800c474:	4b25      	ldr	r3, [pc, #148]	@ (800c50c <KeyReportConstructFunc+0x258>)
 800c476:	701a      	strb	r2, [r3, #0]
 800c478:	e00b      	b.n	800c492 <KeyReportConstructFunc+0x1de>
        }
        else{
            keyval = FN_Press_Value[Row][Col];
 800c47a:	78fa      	ldrb	r2, [r7, #3]
 800c47c:	78b9      	ldrb	r1, [r7, #2]
 800c47e:	4824      	ldr	r0, [pc, #144]	@ (800c510 <KeyReportConstructFunc+0x25c>)
 800c480:	4613      	mov	r3, r2
 800c482:	00db      	lsls	r3, r3, #3
 800c484:	1a9b      	subs	r3, r3, r2
 800c486:	005b      	lsls	r3, r3, #1
 800c488:	4403      	add	r3, r0
 800c48a:	440b      	add	r3, r1
 800c48c:	781a      	ldrb	r2, [r3, #0]
 800c48e:	4b1f      	ldr	r3, [pc, #124]	@ (800c50c <KeyReportConstructFunc+0x258>)
 800c490:	701a      	strb	r2, [r3, #0]
        }
        #ifdef DBG
            printf("Key Value = 0x%02X\n", keyval);
        #endif

        if(keyval == 0xff){
 800c492:	4b1e      	ldr	r3, [pc, #120]	@ (800c50c <KeyReportConstructFunc+0x258>)
 800c494:	781b      	ldrb	r3, [r3, #0]
 800c496:	2bff      	cmp	r3, #255	@ 0xff
 800c498:	f000 8110 	beq.w	800c6bc <KeyReportConstructFunc+0x408>
            return;
        }

        /* 按下的是修饰键 CODE START */
        if (keyval > ModifierStart){
 800c49c:	4b1b      	ldr	r3, [pc, #108]	@ (800c50c <KeyReportConstructFunc+0x258>)
 800c49e:	781b      	ldrb	r3, [r3, #0]
 800c4a0:	2bdf      	cmp	r3, #223	@ 0xdf
 800c4a2:	d939      	bls.n	800c518 <KeyReportConstructFunc+0x264>
            temp = keyval - ModifierStart - 1;
 800c4a4:	4b19      	ldr	r3, [pc, #100]	@ (800c50c <KeyReportConstructFunc+0x258>)
 800c4a6:	781b      	ldrb	r3, [r3, #0]
 800c4a8:	3320      	adds	r3, #32
 800c4aa:	b2da      	uxtb	r2, r3
 800c4ac:	4b19      	ldr	r3, [pc, #100]	@ (800c514 <KeyReportConstructFunc+0x260>)
 800c4ae:	701a      	strb	r2, [r3, #0]
            temp = 0x01<<temp;
 800c4b0:	4b18      	ldr	r3, [pc, #96]	@ (800c514 <KeyReportConstructFunc+0x260>)
 800c4b2:	781b      	ldrb	r3, [r3, #0]
 800c4b4:	461a      	mov	r2, r3
 800c4b6:	2301      	movs	r3, #1
 800c4b8:	4093      	lsls	r3, r2
 800c4ba:	b2da      	uxtb	r2, r3
 800c4bc:	4b15      	ldr	r3, [pc, #84]	@ (800c514 <KeyReportConstructFunc+0x260>)
 800c4be:	701a      	strb	r2, [r3, #0]
            if (IfPress){
 800c4c0:	787b      	ldrb	r3, [r7, #1]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d008      	beq.n	800c4d8 <KeyReportConstructFunc+0x224>
                KeyReport[0] = KeyReport[0] | temp;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	781a      	ldrb	r2, [r3, #0]
 800c4ca:	4b12      	ldr	r3, [pc, #72]	@ (800c514 <KeyReportConstructFunc+0x260>)
 800c4cc:	781b      	ldrb	r3, [r3, #0]
 800c4ce:	4313      	orrs	r3, r2
 800c4d0:	b2da      	uxtb	r2, r3
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	701a      	strb	r2, [r3, #0]
            }
            #ifdef DBG
                printf("Modifiers = 0x%02X\n", KeyReport[0]);
            #endif

            return;
 800c4d6:	e0f4      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
                KeyReport[0] = KeyReport[0] & (~temp);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	781b      	ldrb	r3, [r3, #0]
 800c4dc:	b25a      	sxtb	r2, r3
 800c4de:	4b0d      	ldr	r3, [pc, #52]	@ (800c514 <KeyReportConstructFunc+0x260>)
 800c4e0:	781b      	ldrb	r3, [r3, #0]
 800c4e2:	b25b      	sxtb	r3, r3
 800c4e4:	43db      	mvns	r3, r3
 800c4e6:	b25b      	sxtb	r3, r3
 800c4e8:	4013      	ands	r3, r2
 800c4ea:	b25b      	sxtb	r3, r3
 800c4ec:	b2da      	uxtb	r2, r3
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	701a      	strb	r2, [r3, #0]
            return;
 800c4f2:	e0e6      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
 800c4f4:	200050a6 	.word	0x200050a6
 800c4f8:	2000000e 	.word	0x2000000e
 800c4fc:	20005015 	.word	0x20005015
 800c500:	200050a7 	.word	0x200050a7
 800c504:	2000022c 	.word	0x2000022c
 800c508:	20000084 	.word	0x20000084
 800c50c:	200050a8 	.word	0x200050a8
 800c510:	200000cc 	.word	0x200000cc
 800c514:	200050a9 	.word	0x200050a9
        }
        /* 按下的是修饰键 CODE END */

        /* 按下的是普通按键 CODE START */
        if (keyval < MAX_NORMAL_KEY)
 800c518:	4b6b      	ldr	r3, [pc, #428]	@ (800c6c8 <KeyReportConstructFunc+0x414>)
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	2b53      	cmp	r3, #83	@ 0x53
 800c51e:	d840      	bhi.n	800c5a2 <KeyReportConstructFunc+0x2ee>
        {
            
            temp = (keyval)%0x08;
 800c520:	4b69      	ldr	r3, [pc, #420]	@ (800c6c8 <KeyReportConstructFunc+0x414>)
 800c522:	781b      	ldrb	r3, [r3, #0]
 800c524:	f003 0307 	and.w	r3, r3, #7
 800c528:	b2da      	uxtb	r2, r3
 800c52a:	4b68      	ldr	r3, [pc, #416]	@ (800c6cc <KeyReportConstructFunc+0x418>)
 800c52c:	701a      	strb	r2, [r3, #0]
            temp = 0x01<<temp; 
 800c52e:	4b67      	ldr	r3, [pc, #412]	@ (800c6cc <KeyReportConstructFunc+0x418>)
 800c530:	781b      	ldrb	r3, [r3, #0]
 800c532:	461a      	mov	r2, r3
 800c534:	2301      	movs	r3, #1
 800c536:	4093      	lsls	r3, r2
 800c538:	b2da      	uxtb	r2, r3
 800c53a:	4b64      	ldr	r3, [pc, #400]	@ (800c6cc <KeyReportConstructFunc+0x418>)
 800c53c:	701a      	strb	r2, [r3, #0]
            if (IfPress){
 800c53e:	787b      	ldrb	r3, [r7, #1]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d014      	beq.n	800c56e <KeyReportConstructFunc+0x2ba>
                KeyReport[1 + (keyval)/0x08] |= temp;
 800c544:	4b60      	ldr	r3, [pc, #384]	@ (800c6c8 <KeyReportConstructFunc+0x414>)
 800c546:	781b      	ldrb	r3, [r3, #0]
 800c548:	08db      	lsrs	r3, r3, #3
 800c54a:	b2d8      	uxtb	r0, r3
 800c54c:	4603      	mov	r3, r0
 800c54e:	3301      	adds	r3, #1
 800c550:	461a      	mov	r2, r3
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	4413      	add	r3, r2
 800c556:	7819      	ldrb	r1, [r3, #0]
 800c558:	4b5c      	ldr	r3, [pc, #368]	@ (800c6cc <KeyReportConstructFunc+0x418>)
 800c55a:	781a      	ldrb	r2, [r3, #0]
 800c55c:	4603      	mov	r3, r0
 800c55e:	3301      	adds	r3, #1
 800c560:	4618      	mov	r0, r3
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	4403      	add	r3, r0
 800c566:	430a      	orrs	r2, r1
 800c568:	b2d2      	uxtb	r2, r2
 800c56a:	701a      	strb	r2, [r3, #0]
                KeyReport[1 + (keyval)/0x08] &= (~temp);
            }
            #ifdef DBG
                printf("Report No.%d = 0x%02X\n", (1 + (keyval)/0x08), KeyReport[1 + (keyval)/0x08]);
            #endif
            return;
 800c56c:	e0a9      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
                KeyReport[1 + (keyval)/0x08] &= (~temp);
 800c56e:	4b56      	ldr	r3, [pc, #344]	@ (800c6c8 <KeyReportConstructFunc+0x414>)
 800c570:	781b      	ldrb	r3, [r3, #0]
 800c572:	08db      	lsrs	r3, r3, #3
 800c574:	b2d9      	uxtb	r1, r3
 800c576:	460b      	mov	r3, r1
 800c578:	3301      	adds	r3, #1
 800c57a:	461a      	mov	r2, r3
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	4413      	add	r3, r2
 800c580:	781b      	ldrb	r3, [r3, #0]
 800c582:	b25a      	sxtb	r2, r3
 800c584:	4b51      	ldr	r3, [pc, #324]	@ (800c6cc <KeyReportConstructFunc+0x418>)
 800c586:	781b      	ldrb	r3, [r3, #0]
 800c588:	b25b      	sxtb	r3, r3
 800c58a:	43db      	mvns	r3, r3
 800c58c:	b25b      	sxtb	r3, r3
 800c58e:	4013      	ands	r3, r2
 800c590:	b25a      	sxtb	r2, r3
 800c592:	460b      	mov	r3, r1
 800c594:	3301      	adds	r3, #1
 800c596:	4619      	mov	r1, r3
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	440b      	add	r3, r1
 800c59c:	b2d2      	uxtb	r2, r2
 800c59e:	701a      	strb	r2, [r3, #0]
            return;
 800c5a0:	e08f      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
        }
        /* 普通按键 END */
        
        /* 按下的是媒体控制 CODE START */
        switch (keyval)
 800c5a2:	4b49      	ldr	r3, [pc, #292]	@ (800c6c8 <KeyReportConstructFunc+0x414>)
 800c5a4:	781b      	ldrb	r3, [r3, #0]
 800c5a6:	3b77      	subs	r3, #119	@ 0x77
 800c5a8:	2b06      	cmp	r3, #6
 800c5aa:	f200 8089 	bhi.w	800c6c0 <KeyReportConstructFunc+0x40c>
 800c5ae:	a201      	add	r2, pc, #4	@ (adr r2, 800c5b4 <KeyReportConstructFunc+0x300>)
 800c5b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5b4:	0800c62d 	.word	0x0800c62d
 800c5b8:	0800c5d1 	.word	0x0800c5d1
 800c5bc:	0800c5ff 	.word	0x0800c5ff
 800c5c0:	0800c6c1 	.word	0x0800c6c1
 800c5c4:	0800c6c1 	.word	0x0800c6c1
 800c5c8:	0800c6c1 	.word	0x0800c6c1
 800c5cc:	0800c65b 	.word	0x0800c65b
        {
        case KeyVolUp:
            if (IfPress){
 800c5d0:	787b      	ldrb	r3, [r7, #1]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d009      	beq.n	800c5ea <KeyReportConstructFunc+0x336>
                KeyReport[ConHidReportOffset] |=  KeyVolUpReport;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	3310      	adds	r3, #16
 800c5da:	781a      	ldrb	r2, [r3, #0]
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	3310      	adds	r3, #16
 800c5e0:	f042 0201 	orr.w	r2, r2, #1
 800c5e4:	b2d2      	uxtb	r2, r2
 800c5e6:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyVolUpReport);
            }
            return;
 800c5e8:	e06b      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyVolUpReport);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	3310      	adds	r3, #16
 800c5ee:	781a      	ldrb	r2, [r3, #0]
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	3310      	adds	r3, #16
 800c5f4:	f022 0201 	bic.w	r2, r2, #1
 800c5f8:	b2d2      	uxtb	r2, r2
 800c5fa:	701a      	strb	r2, [r3, #0]
            return;
 800c5fc:	e061      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
        case KeyVolDown:
            if (IfPress){
 800c5fe:	787b      	ldrb	r3, [r7, #1]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d009      	beq.n	800c618 <KeyReportConstructFunc+0x364>
                KeyReport[ConHidReportOffset] |= KeyVolDownReport;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	3310      	adds	r3, #16
 800c608:	781a      	ldrb	r2, [r3, #0]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	3310      	adds	r3, #16
 800c60e:	f042 0202 	orr.w	r2, r2, #2
 800c612:	b2d2      	uxtb	r2, r2
 800c614:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyVolDownReport);
            }
            return;
 800c616:	e054      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyVolDownReport);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	3310      	adds	r3, #16
 800c61c:	781a      	ldrb	r2, [r3, #0]
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	3310      	adds	r3, #16
 800c622:	f022 0203 	bic.w	r2, r2, #3
 800c626:	b2d2      	uxtb	r2, r2
 800c628:	701a      	strb	r2, [r3, #0]
            return;
 800c62a:	e04a      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
        case KeyMute:
            if (IfPress){
 800c62c:	787b      	ldrb	r3, [r7, #1]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d009      	beq.n	800c646 <KeyReportConstructFunc+0x392>
                KeyReport[ConHidReportOffset] |= KeyMuteReport;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	3310      	adds	r3, #16
 800c636:	781a      	ldrb	r2, [r3, #0]
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	3310      	adds	r3, #16
 800c63c:	f042 0204 	orr.w	r2, r2, #4
 800c640:	b2d2      	uxtb	r2, r2
 800c642:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyMuteReport);
            }
            return;
 800c644:	e03d      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyMuteReport);
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	3310      	adds	r3, #16
 800c64a:	781a      	ldrb	r2, [r3, #0]
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	3310      	adds	r3, #16
 800c650:	f022 0207 	bic.w	r2, r2, #7
 800c654:	b2d2      	uxtb	r2, r2
 800c656:	701a      	strb	r2, [r3, #0]
            return;
 800c658:	e033      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
        case KeyPlay:
            if (IfPress){
 800c65a:	787b      	ldrb	r3, [r7, #1]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d009      	beq.n	800c674 <KeyReportConstructFunc+0x3c0>
                KeyReport[ConHidReportOffset] |= KeyPlayReport;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	3310      	adds	r3, #16
 800c664:	781a      	ldrb	r2, [r3, #0]
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	3310      	adds	r3, #16
 800c66a:	f042 0208 	orr.w	r2, r2, #8
 800c66e:	b2d2      	uxtb	r2, r2
 800c670:	701a      	strb	r2, [r3, #0]
            }
            else{
                KeyReport[ConHidReportOffset] &= (~KeyPlayReport);
            }
            return;
 800c672:	e026      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
                KeyReport[ConHidReportOffset] &= (~KeyPlayReport);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	3310      	adds	r3, #16
 800c678:	781a      	ldrb	r2, [r3, #0]
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	3310      	adds	r3, #16
 800c67e:	f022 020f 	bic.w	r2, r2, #15
 800c682:	b2d2      	uxtb	r2, r2
 800c684:	701a      	strb	r2, [r3, #0]
            return;
 800c686:	e01c      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
    }
    /* 按下的是普通按键 CODE END */
    
    /* PN被按下情况的键值 CODE START */
    else{
        if (PN_Press_FUNC[Row][Col] != NULL){
 800c688:	78fa      	ldrb	r2, [r7, #3]
 800c68a:	78b9      	ldrb	r1, [r7, #2]
 800c68c:	4810      	ldr	r0, [pc, #64]	@ (800c6d0 <KeyReportConstructFunc+0x41c>)
 800c68e:	4613      	mov	r3, r2
 800c690:	00db      	lsls	r3, r3, #3
 800c692:	1a9b      	subs	r3, r3, r2
 800c694:	005b      	lsls	r3, r3, #1
 800c696:	440b      	add	r3, r1
 800c698:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d010      	beq.n	800c6c2 <KeyReportConstructFunc+0x40e>
            PN_Press_FUNC[Row][Col]();
 800c6a0:	78fa      	ldrb	r2, [r7, #3]
 800c6a2:	78b9      	ldrb	r1, [r7, #2]
 800c6a4:	480a      	ldr	r0, [pc, #40]	@ (800c6d0 <KeyReportConstructFunc+0x41c>)
 800c6a6:	4613      	mov	r3, r2
 800c6a8:	00db      	lsls	r3, r3, #3
 800c6aa:	1a9b      	subs	r3, r3, r2
 800c6ac:	005b      	lsls	r3, r3, #1
 800c6ae:	440b      	add	r3, r1
 800c6b0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800c6b4:	4798      	blx	r3
 800c6b6:	e004      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
    if(KEYBOARD_LOCK && !ifPn) return;
 800c6b8:	bf00      	nop
 800c6ba:	e002      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
            return;
 800c6bc:	bf00      	nop
 800c6be:	e000      	b.n	800c6c2 <KeyReportConstructFunc+0x40e>
            break;
 800c6c0:	bf00      	nop
        }
    }
    /* PN被按下情况的键值 CODE END */
	
}
 800c6c2:	3718      	adds	r7, #24
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	bd80      	pop	{r7, pc}
 800c6c8:	200050a8 	.word	0x200050a8
 800c6cc:	200050a9 	.word	0x200050a9
 800c6d0:	20000114 	.word	0x20000114

0800c6d4 <LOCK_KEYBOARD>:
/**
 * @brief 切换键盘锁定状态
 * 
 */
void LOCK_KEYBOARD(void)
{
 800c6d4:	b580      	push	{r7, lr}
 800c6d6:	af00      	add	r7, sp, #0
    static uint32_t L_TIME = 0;
    if(osKernelGetTickCount() - L_TIME < 1000){
 800c6d8:	f003 fb6c 	bl	800fdb4 <osKernelGetTickCount>
 800c6dc:	4602      	mov	r2, r0
 800c6de:	4b15      	ldr	r3, [pc, #84]	@ (800c734 <LOCK_KEYBOARD+0x60>)
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	1ad3      	subs	r3, r2, r3
 800c6e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c6e8:	d321      	bcc.n	800c72e <LOCK_KEYBOARD+0x5a>
        return;
    }
    L_TIME = osKernelGetTickCount();
 800c6ea:	f003 fb63 	bl	800fdb4 <osKernelGetTickCount>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	4a10      	ldr	r2, [pc, #64]	@ (800c734 <LOCK_KEYBOARD+0x60>)
 800c6f2:	6013      	str	r3, [r2, #0]
    KEYBOARD_LOCK = !KEYBOARD_LOCK;
 800c6f4:	4b10      	ldr	r3, [pc, #64]	@ (800c738 <LOCK_KEYBOARD+0x64>)
 800c6f6:	781b      	ldrb	r3, [r3, #0]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	bf14      	ite	ne
 800c6fc:	2301      	movne	r3, #1
 800c6fe:	2300      	moveq	r3, #0
 800c700:	b2db      	uxtb	r3, r3
 800c702:	f083 0301 	eor.w	r3, r3, #1
 800c706:	b2db      	uxtb	r3, r3
 800c708:	f003 0301 	and.w	r3, r3, #1
 800c70c:	b2da      	uxtb	r2, r3
 800c70e:	4b0a      	ldr	r3, [pc, #40]	@ (800c738 <LOCK_KEYBOARD+0x64>)
 800c710:	701a      	strb	r2, [r3, #0]
    if (KEYBOARD_LOCK)
 800c712:	4b09      	ldr	r3, [pc, #36]	@ (800c738 <LOCK_KEYBOARD+0x64>)
 800c714:	781b      	ldrb	r3, [r3, #0]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d004      	beq.n	800c724 <LOCK_KEYBOARD+0x50>
    {
        LED2_Blink_Int = LED2_Blink_OFF;
 800c71a:	4b08      	ldr	r3, [pc, #32]	@ (800c73c <LOCK_KEYBOARD+0x68>)
 800c71c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c720:	801a      	strh	r2, [r3, #0]
    else{
        LED2_Blink_Int = LED2_Blink_Idle;
    }
    
    
    return;
 800c722:	e005      	b.n	800c730 <LOCK_KEYBOARD+0x5c>
        LED2_Blink_Int = LED2_Blink_Idle;
 800c724:	4b05      	ldr	r3, [pc, #20]	@ (800c73c <LOCK_KEYBOARD+0x68>)
 800c726:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800c72a:	801a      	strh	r2, [r3, #0]
    return;
 800c72c:	e000      	b.n	800c730 <LOCK_KEYBOARD+0x5c>
        return;
 800c72e:	bf00      	nop
}
 800c730:	bd80      	pop	{r7, pc}
 800c732:	bf00      	nop
 800c734:	200050ac 	.word	0x200050ac
 800c738:	20005015 	.word	0x20005015
 800c73c:	2000000e 	.word	0x2000000e

0800c740 <HexDispSwitch>:
/**
 * @brief 切换HEX或ASCII显示
 * 
 */
void HexDispSwitch(void)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	af00      	add	r7, sp, #0
    extern _Bool HEX_DISP;
    static uint32_t L_TIME = 0;
    if(osKernelGetTickCount() - L_TIME < 1000){
 800c744:	f003 fb36 	bl	800fdb4 <osKernelGetTickCount>
 800c748:	4602      	mov	r2, r0
 800c74a:	4b0e      	ldr	r3, [pc, #56]	@ (800c784 <HexDispSwitch+0x44>)
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	1ad3      	subs	r3, r2, r3
 800c750:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c754:	d314      	bcc.n	800c780 <HexDispSwitch+0x40>
        return;
    }
    L_TIME = osKernelGetTickCount();
 800c756:	f003 fb2d 	bl	800fdb4 <osKernelGetTickCount>
 800c75a:	4603      	mov	r3, r0
 800c75c:	4a09      	ldr	r2, [pc, #36]	@ (800c784 <HexDispSwitch+0x44>)
 800c75e:	6013      	str	r3, [r2, #0]
    HEX_DISP = !HEX_DISP;
 800c760:	4b09      	ldr	r3, [pc, #36]	@ (800c788 <HexDispSwitch+0x48>)
 800c762:	781b      	ldrb	r3, [r3, #0]
 800c764:	2b00      	cmp	r3, #0
 800c766:	bf14      	ite	ne
 800c768:	2301      	movne	r3, #1
 800c76a:	2300      	moveq	r3, #0
 800c76c:	b2db      	uxtb	r3, r3
 800c76e:	f083 0301 	eor.w	r3, r3, #1
 800c772:	b2db      	uxtb	r3, r3
 800c774:	f003 0301 	and.w	r3, r3, #1
 800c778:	b2da      	uxtb	r2, r3
 800c77a:	4b03      	ldr	r3, [pc, #12]	@ (800c788 <HexDispSwitch+0x48>)
 800c77c:	701a      	strb	r2, [r3, #0]
    return;
 800c77e:	e000      	b.n	800c782 <HexDispSwitch+0x42>
        return;
 800c780:	bf00      	nop
}
 800c782:	bd80      	pop	{r7, pc}
 800c784:	200050b0 	.word	0x200050b0
 800c788:	20005016 	.word	0x20005016

0800c78c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b084      	sub	sp, #16
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
 800c794:	460b      	mov	r3, r1
 800c796:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800c798:	2300      	movs	r3, #0
 800c79a:	60bb      	str	r3, [r7, #8]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c79c:	2300      	movs	r3, #0
 800c79e:	73fb      	strb	r3, [r7, #15]
 800c7a0:	e0c6      	b.n	800c930 <USBD_CDC_Init+0x1a4>
  {
    hcdc = &CDC_ACM_Class_Data[i];
 800c7a2:	7bfb      	ldrb	r3, [r7, #15]
 800c7a4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800c7a8:	fb02 f303 	mul.w	r3, r2, r3
 800c7ac:	4a65      	ldr	r2, [pc, #404]	@ (800c944 <USBD_CDC_Init+0x1b8>)
 800c7ae:	4413      	add	r3, r2
 800c7b0:	60bb      	str	r3, [r7, #8]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	7c1b      	ldrb	r3, [r3, #16]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d13d      	bne.n	800c836 <USBD_CDC_Init+0xaa>
    {
      /* Open EP IN */
      (void)USBD_LL_OpenEP(pdev, CDC_IN_EP[i], USBD_EP_TYPE_BULK,
 800c7ba:	7bfb      	ldrb	r3, [r7, #15]
 800c7bc:	4a62      	ldr	r2, [pc, #392]	@ (800c948 <USBD_CDC_Init+0x1bc>)
 800c7be:	5cd1      	ldrb	r1, [r2, r3]
 800c7c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c7c4:	2202      	movs	r2, #2
 800c7c6:	6878      	ldr	r0, [r7, #4]
 800c7c8:	f001 fb01 	bl	800ddce <USBD_LL_OpenEP>
                           CDC_DATA_HS_IN_PACKET_SIZE);

      pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 1U;
 800c7cc:	7bfb      	ldrb	r3, [r7, #15]
 800c7ce:	4a5e      	ldr	r2, [pc, #376]	@ (800c948 <USBD_CDC_Init+0x1bc>)
 800c7d0:	5cd3      	ldrb	r3, [r2, r3]
 800c7d2:	f003 020f 	and.w	r2, r3, #15
 800c7d6:	6879      	ldr	r1, [r7, #4]
 800c7d8:	4613      	mov	r3, r2
 800c7da:	009b      	lsls	r3, r3, #2
 800c7dc:	4413      	add	r3, r2
 800c7de:	009b      	lsls	r3, r3, #2
 800c7e0:	440b      	add	r3, r1
 800c7e2:	3324      	adds	r3, #36	@ 0x24
 800c7e4:	2201      	movs	r2, #1
 800c7e6:	801a      	strh	r2, [r3, #0]

      /* Open EP OUT */
      (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP[i], USBD_EP_TYPE_BULK,
 800c7e8:	7bfb      	ldrb	r3, [r7, #15]
 800c7ea:	4a58      	ldr	r2, [pc, #352]	@ (800c94c <USBD_CDC_Init+0x1c0>)
 800c7ec:	5cd1      	ldrb	r1, [r2, r3]
 800c7ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c7f2:	2202      	movs	r2, #2
 800c7f4:	6878      	ldr	r0, [r7, #4]
 800c7f6:	f001 faea 	bl	800ddce <USBD_LL_OpenEP>
                           CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 1U;
 800c7fa:	7bfb      	ldrb	r3, [r7, #15]
 800c7fc:	4a53      	ldr	r2, [pc, #332]	@ (800c94c <USBD_CDC_Init+0x1c0>)
 800c7fe:	5cd3      	ldrb	r3, [r2, r3]
 800c800:	f003 020f 	and.w	r2, r3, #15
 800c804:	6879      	ldr	r1, [r7, #4]
 800c806:	4613      	mov	r3, r2
 800c808:	009b      	lsls	r3, r3, #2
 800c80a:	4413      	add	r3, r2
 800c80c:	009b      	lsls	r3, r3, #2
 800c80e:	440b      	add	r3, r1
 800c810:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c814:	2201      	movs	r2, #1
 800c816:	801a      	strh	r2, [r3, #0]

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c818:	7bfb      	ldrb	r3, [r7, #15]
 800c81a:	4a4d      	ldr	r2, [pc, #308]	@ (800c950 <USBD_CDC_Init+0x1c4>)
 800c81c:	5cd3      	ldrb	r3, [r2, r3]
 800c81e:	f003 020f 	and.w	r2, r3, #15
 800c822:	6879      	ldr	r1, [r7, #4]
 800c824:	4613      	mov	r3, r2
 800c826:	009b      	lsls	r3, r3, #2
 800c828:	4413      	add	r3, r2
 800c82a:	009b      	lsls	r3, r3, #2
 800c82c:	440b      	add	r3, r1
 800c82e:	3326      	adds	r3, #38	@ 0x26
 800c830:	2210      	movs	r2, #16
 800c832:	801a      	strh	r2, [r3, #0]
 800c834:	e03a      	b.n	800c8ac <USBD_CDC_Init+0x120>
    }
    else
    {
      /* Open EP IN */
      (void)USBD_LL_OpenEP(pdev, CDC_IN_EP[i], USBD_EP_TYPE_BULK,
 800c836:	7bfb      	ldrb	r3, [r7, #15]
 800c838:	4a43      	ldr	r2, [pc, #268]	@ (800c948 <USBD_CDC_Init+0x1bc>)
 800c83a:	5cd1      	ldrb	r1, [r2, r3]
 800c83c:	2340      	movs	r3, #64	@ 0x40
 800c83e:	2202      	movs	r2, #2
 800c840:	6878      	ldr	r0, [r7, #4]
 800c842:	f001 fac4 	bl	800ddce <USBD_LL_OpenEP>
                           CDC_DATA_FS_IN_PACKET_SIZE);

      pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 1U;
 800c846:	7bfb      	ldrb	r3, [r7, #15]
 800c848:	4a3f      	ldr	r2, [pc, #252]	@ (800c948 <USBD_CDC_Init+0x1bc>)
 800c84a:	5cd3      	ldrb	r3, [r2, r3]
 800c84c:	f003 020f 	and.w	r2, r3, #15
 800c850:	6879      	ldr	r1, [r7, #4]
 800c852:	4613      	mov	r3, r2
 800c854:	009b      	lsls	r3, r3, #2
 800c856:	4413      	add	r3, r2
 800c858:	009b      	lsls	r3, r3, #2
 800c85a:	440b      	add	r3, r1
 800c85c:	3324      	adds	r3, #36	@ 0x24
 800c85e:	2201      	movs	r2, #1
 800c860:	801a      	strh	r2, [r3, #0]

      /* Open EP OUT */
      (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP[i], USBD_EP_TYPE_BULK,
 800c862:	7bfb      	ldrb	r3, [r7, #15]
 800c864:	4a39      	ldr	r2, [pc, #228]	@ (800c94c <USBD_CDC_Init+0x1c0>)
 800c866:	5cd1      	ldrb	r1, [r2, r3]
 800c868:	2340      	movs	r3, #64	@ 0x40
 800c86a:	2202      	movs	r2, #2
 800c86c:	6878      	ldr	r0, [r7, #4]
 800c86e:	f001 faae 	bl	800ddce <USBD_LL_OpenEP>
                           CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 1U;
 800c872:	7bfb      	ldrb	r3, [r7, #15]
 800c874:	4a35      	ldr	r2, [pc, #212]	@ (800c94c <USBD_CDC_Init+0x1c0>)
 800c876:	5cd3      	ldrb	r3, [r2, r3]
 800c878:	f003 020f 	and.w	r2, r3, #15
 800c87c:	6879      	ldr	r1, [r7, #4]
 800c87e:	4613      	mov	r3, r2
 800c880:	009b      	lsls	r3, r3, #2
 800c882:	4413      	add	r3, r2
 800c884:	009b      	lsls	r3, r3, #2
 800c886:	440b      	add	r3, r1
 800c888:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c88c:	2201      	movs	r2, #1
 800c88e:	801a      	strh	r2, [r3, #0]

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c890:	7bfb      	ldrb	r3, [r7, #15]
 800c892:	4a2f      	ldr	r2, [pc, #188]	@ (800c950 <USBD_CDC_Init+0x1c4>)
 800c894:	5cd3      	ldrb	r3, [r2, r3]
 800c896:	f003 020f 	and.w	r2, r3, #15
 800c89a:	6879      	ldr	r1, [r7, #4]
 800c89c:	4613      	mov	r3, r2
 800c89e:	009b      	lsls	r3, r3, #2
 800c8a0:	4413      	add	r3, r2
 800c8a2:	009b      	lsls	r3, r3, #2
 800c8a4:	440b      	add	r3, r1
 800c8a6:	3326      	adds	r3, #38	@ 0x26
 800c8a8:	2210      	movs	r2, #16
 800c8aa:	801a      	strh	r2, [r3, #0]
    }

    /* Open Command IN EP */
    (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP[i], USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c8ac:	7bfb      	ldrb	r3, [r7, #15]
 800c8ae:	4a28      	ldr	r2, [pc, #160]	@ (800c950 <USBD_CDC_Init+0x1c4>)
 800c8b0:	5cd1      	ldrb	r1, [r2, r3]
 800c8b2:	2308      	movs	r3, #8
 800c8b4:	2203      	movs	r2, #3
 800c8b6:	6878      	ldr	r0, [r7, #4]
 800c8b8:	f001 fa89 	bl	800ddce <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].is_used = 1U;
 800c8bc:	7bfb      	ldrb	r3, [r7, #15]
 800c8be:	4a24      	ldr	r2, [pc, #144]	@ (800c950 <USBD_CDC_Init+0x1c4>)
 800c8c0:	5cd3      	ldrb	r3, [r2, r3]
 800c8c2:	f003 020f 	and.w	r2, r3, #15
 800c8c6:	6879      	ldr	r1, [r7, #4]
 800c8c8:	4613      	mov	r3, r2
 800c8ca:	009b      	lsls	r3, r3, #2
 800c8cc:	4413      	add	r3, r2
 800c8ce:	009b      	lsls	r3, r3, #2
 800c8d0:	440b      	add	r3, r1
 800c8d2:	3324      	adds	r3, #36	@ 0x24
 800c8d4:	2201      	movs	r2, #1
 800c8d6:	801a      	strh	r2, [r3, #0]

    /* Init  physical Interface components */
    ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Init(i);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	7bfa      	ldrb	r2, [r7, #15]
 800c8e2:	4610      	mov	r0, r2
 800c8e4:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	7c1b      	ldrb	r3, [r3, #16]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d10b      	bne.n	800c916 <USBD_CDC_Init+0x18a>
    {
      /* Prepare Out endpoint to receive next packet */
      (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[i], hcdc->RxBuffer,
 800c8fe:	7bfb      	ldrb	r3, [r7, #15]
 800c900:	4a12      	ldr	r2, [pc, #72]	@ (800c94c <USBD_CDC_Init+0x1c0>)
 800c902:	5cd1      	ldrb	r1, [r2, r3]
 800c904:	68bb      	ldr	r3, [r7, #8]
 800c906:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c90a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c90e:	6878      	ldr	r0, [r7, #4]
 800c910:	f001 fb4c 	bl	800dfac <USBD_LL_PrepareReceive>
 800c914:	e009      	b.n	800c92a <USBD_CDC_Init+0x19e>
                                   CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[i], hcdc->RxBuffer,
 800c916:	7bfb      	ldrb	r3, [r7, #15]
 800c918:	4a0c      	ldr	r2, [pc, #48]	@ (800c94c <USBD_CDC_Init+0x1c0>)
 800c91a:	5cd1      	ldrb	r1, [r2, r3]
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c922:	2340      	movs	r3, #64	@ 0x40
 800c924:	6878      	ldr	r0, [r7, #4]
 800c926:	f001 fb41 	bl	800dfac <USBD_LL_PrepareReceive>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c92a:	7bfb      	ldrb	r3, [r7, #15]
 800c92c:	3301      	adds	r3, #1
 800c92e:	73fb      	strb	r3, [r7, #15]
 800c930:	7bfb      	ldrb	r3, [r7, #15]
 800c932:	2b00      	cmp	r3, #0
 800c934:	f43f af35 	beq.w	800c7a2 <USBD_CDC_Init+0x16>
                                   CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return (uint8_t)USBD_OK;
 800c938:	2300      	movs	r3, #0
}
 800c93a:	4618      	mov	r0, r3
 800c93c:	3710      	adds	r7, #16
 800c93e:	46bd      	mov	sp, r7
 800c940:	bd80      	pop	{r7, pc}
 800c942:	bf00      	nop
 800c944:	200050cc 	.word	0x200050cc
 800c948:	200050b4 	.word	0x200050b4
 800c94c:	200050b8 	.word	0x200050b8
 800c950:	200050bc 	.word	0x200050bc

0800c954 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b084      	sub	sp, #16
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
 800c95c:	460b      	mov	r3, r1
 800c95e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800c960:	2300      	movs	r3, #0
 800c962:	73fb      	strb	r3, [r7, #15]
 800c964:	e057      	b.n	800ca16 <USBD_CDC_DeInit+0xc2>
  {
    /* Close EP IN */
    (void)USBD_LL_CloseEP(pdev, CDC_IN_EP[i]);
 800c966:	7bfb      	ldrb	r3, [r7, #15]
 800c968:	4a2f      	ldr	r2, [pc, #188]	@ (800ca28 <USBD_CDC_DeInit+0xd4>)
 800c96a:	5cd3      	ldrb	r3, [r2, r3]
 800c96c:	4619      	mov	r1, r3
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f001 fa53 	bl	800de1a <USBD_LL_CloseEP>
    pdev->ep_in[CDC_IN_EP[i] & 0xFU].is_used = 0U;
 800c974:	7bfb      	ldrb	r3, [r7, #15]
 800c976:	4a2c      	ldr	r2, [pc, #176]	@ (800ca28 <USBD_CDC_DeInit+0xd4>)
 800c978:	5cd3      	ldrb	r3, [r2, r3]
 800c97a:	f003 020f 	and.w	r2, r3, #15
 800c97e:	6879      	ldr	r1, [r7, #4]
 800c980:	4613      	mov	r3, r2
 800c982:	009b      	lsls	r3, r3, #2
 800c984:	4413      	add	r3, r2
 800c986:	009b      	lsls	r3, r3, #2
 800c988:	440b      	add	r3, r1
 800c98a:	3324      	adds	r3, #36	@ 0x24
 800c98c:	2200      	movs	r2, #0
 800c98e:	801a      	strh	r2, [r3, #0]

    /* Close EP OUT */
    (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP[i]);
 800c990:	7bfb      	ldrb	r3, [r7, #15]
 800c992:	4a26      	ldr	r2, [pc, #152]	@ (800ca2c <USBD_CDC_DeInit+0xd8>)
 800c994:	5cd3      	ldrb	r3, [r2, r3]
 800c996:	4619      	mov	r1, r3
 800c998:	6878      	ldr	r0, [r7, #4]
 800c99a:	f001 fa3e 	bl	800de1a <USBD_LL_CloseEP>
    pdev->ep_out[CDC_OUT_EP[i] & 0xFU].is_used = 0U;
 800c99e:	7bfb      	ldrb	r3, [r7, #15]
 800c9a0:	4a22      	ldr	r2, [pc, #136]	@ (800ca2c <USBD_CDC_DeInit+0xd8>)
 800c9a2:	5cd3      	ldrb	r3, [r2, r3]
 800c9a4:	f003 020f 	and.w	r2, r3, #15
 800c9a8:	6879      	ldr	r1, [r7, #4]
 800c9aa:	4613      	mov	r3, r2
 800c9ac:	009b      	lsls	r3, r3, #2
 800c9ae:	4413      	add	r3, r2
 800c9b0:	009b      	lsls	r3, r3, #2
 800c9b2:	440b      	add	r3, r1
 800c9b4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	801a      	strh	r2, [r3, #0]

    /* Close Command IN EP */
    (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP[i]);
 800c9bc:	7bfb      	ldrb	r3, [r7, #15]
 800c9be:	4a1c      	ldr	r2, [pc, #112]	@ (800ca30 <USBD_CDC_DeInit+0xdc>)
 800c9c0:	5cd3      	ldrb	r3, [r2, r3]
 800c9c2:	4619      	mov	r1, r3
 800c9c4:	6878      	ldr	r0, [r7, #4]
 800c9c6:	f001 fa28 	bl	800de1a <USBD_LL_CloseEP>
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].is_used = 0U;
 800c9ca:	7bfb      	ldrb	r3, [r7, #15]
 800c9cc:	4a18      	ldr	r2, [pc, #96]	@ (800ca30 <USBD_CDC_DeInit+0xdc>)
 800c9ce:	5cd3      	ldrb	r3, [r2, r3]
 800c9d0:	f003 020f 	and.w	r2, r3, #15
 800c9d4:	6879      	ldr	r1, [r7, #4]
 800c9d6:	4613      	mov	r3, r2
 800c9d8:	009b      	lsls	r3, r3, #2
 800c9da:	4413      	add	r3, r2
 800c9dc:	009b      	lsls	r3, r3, #2
 800c9de:	440b      	add	r3, r1
 800c9e0:	3324      	adds	r3, #36	@ 0x24
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	801a      	strh	r2, [r3, #0]
    pdev->ep_in[CDC_CMD_EP[i] & 0xFU].bInterval = 0U;
 800c9e6:	7bfb      	ldrb	r3, [r7, #15]
 800c9e8:	4a11      	ldr	r2, [pc, #68]	@ (800ca30 <USBD_CDC_DeInit+0xdc>)
 800c9ea:	5cd3      	ldrb	r3, [r2, r3]
 800c9ec:	f003 020f 	and.w	r2, r3, #15
 800c9f0:	6879      	ldr	r1, [r7, #4]
 800c9f2:	4613      	mov	r3, r2
 800c9f4:	009b      	lsls	r3, r3, #2
 800c9f6:	4413      	add	r3, r2
 800c9f8:	009b      	lsls	r3, r3, #2
 800c9fa:	440b      	add	r3, r1
 800c9fc:	3326      	adds	r3, #38	@ 0x26
 800c9fe:	2200      	movs	r2, #0
 800ca00:	801a      	strh	r2, [r3, #0]

    /* DeInit  physical Interface components */
    ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->DeInit(i);
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ca08:	685b      	ldr	r3, [r3, #4]
 800ca0a:	7bfa      	ldrb	r2, [r7, #15]
 800ca0c:	4610      	mov	r0, r2
 800ca0e:	4798      	blx	r3
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800ca10:	7bfb      	ldrb	r3, [r7, #15]
 800ca12:	3301      	adds	r3, #1
 800ca14:	73fb      	strb	r3, [r7, #15]
 800ca16:	7bfb      	ldrb	r3, [r7, #15]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d0a4      	beq.n	800c966 <USBD_CDC_DeInit+0x12>
  }
  return (uint8_t)USBD_OK;
 800ca1c:	2300      	movs	r3, #0
}
 800ca1e:	4618      	mov	r0, r3
 800ca20:	3710      	adds	r7, #16
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}
 800ca26:	bf00      	nop
 800ca28:	200050b4 	.word	0x200050b4
 800ca2c:	200050b8 	.word	0x200050b8
 800ca30:	200050bc 	.word	0x200050bc

0800ca34 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ca34:	b590      	push	{r4, r7, lr}
 800ca36:	b087      	sub	sp, #28
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
 800ca3c:	6039      	str	r1, [r7, #0]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ca42:	2300      	movs	r3, #0
 800ca44:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ca46:	2300      	movs	r3, #0
 800ca48:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	75fb      	strb	r3, [r7, #23]

  uint8_t windex_to_ch = 0;
 800ca4e:	2300      	movs	r3, #0
 800ca50:	75bb      	strb	r3, [r7, #22]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800ca52:	2300      	movs	r3, #0
 800ca54:	757b      	strb	r3, [r7, #21]
 800ca56:	e015      	b.n	800ca84 <USBD_CDC_Setup+0x50>
  {
    if (LOBYTE(req->wIndex) == CDC_CMD_ITF_NBR[i] || LOBYTE(req->wIndex) == CDC_COM_ITF_NBR[i])
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	889b      	ldrh	r3, [r3, #4]
 800ca5c:	b2da      	uxtb	r2, r3
 800ca5e:	7d7b      	ldrb	r3, [r7, #21]
 800ca60:	496d      	ldr	r1, [pc, #436]	@ (800cc18 <USBD_CDC_Setup+0x1e4>)
 800ca62:	5ccb      	ldrb	r3, [r1, r3]
 800ca64:	429a      	cmp	r2, r3
 800ca66:	d007      	beq.n	800ca78 <USBD_CDC_Setup+0x44>
 800ca68:	683b      	ldr	r3, [r7, #0]
 800ca6a:	889b      	ldrh	r3, [r3, #4]
 800ca6c:	b2da      	uxtb	r2, r3
 800ca6e:	7d7b      	ldrb	r3, [r7, #21]
 800ca70:	496a      	ldr	r1, [pc, #424]	@ (800cc1c <USBD_CDC_Setup+0x1e8>)
 800ca72:	5ccb      	ldrb	r3, [r1, r3]
 800ca74:	429a      	cmp	r2, r3
 800ca76:	d102      	bne.n	800ca7e <USBD_CDC_Setup+0x4a>
    {
      windex_to_ch = i;
 800ca78:	7d7b      	ldrb	r3, [r7, #21]
 800ca7a:	75bb      	strb	r3, [r7, #22]
      break;
 800ca7c:	e005      	b.n	800ca8a <USBD_CDC_Setup+0x56>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800ca7e:	7d7b      	ldrb	r3, [r7, #21]
 800ca80:	3301      	adds	r3, #1
 800ca82:	757b      	strb	r3, [r7, #21]
 800ca84:	7d7b      	ldrb	r3, [r7, #21]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d0e6      	beq.n	800ca58 <USBD_CDC_Setup+0x24>
    }
  }

  hcdc = &CDC_ACM_Class_Data[windex_to_ch];
 800ca8a:	7dbb      	ldrb	r3, [r7, #22]
 800ca8c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800ca90:	fb02 f303 	mul.w	r3, r2, r3
 800ca94:	4a62      	ldr	r2, [pc, #392]	@ (800cc20 <USBD_CDC_Setup+0x1ec>)
 800ca96:	4413      	add	r3, r2
 800ca98:	613b      	str	r3, [r7, #16]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	781b      	ldrb	r3, [r3, #0]
 800ca9e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d04a      	beq.n	800cb3c <USBD_CDC_Setup+0x108>
 800caa6:	2b20      	cmp	r3, #32
 800caa8:	f040 80aa 	bne.w	800cc00 <USBD_CDC_Setup+0x1cc>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	88db      	ldrh	r3, [r3, #6]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d038      	beq.n	800cb26 <USBD_CDC_Setup+0xf2>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	781b      	ldrb	r3, [r3, #0]
 800cab8:	b25b      	sxtb	r3, r3
 800caba:	2b00      	cmp	r3, #0
 800cabc:	da1d      	bge.n	800cafa <USBD_CDC_Setup+0xc6>
      {
        ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)hcdc->data[windex_to_ch], req->wLength);
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cac4:	689c      	ldr	r4, [r3, #8]
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	7859      	ldrb	r1, [r3, #1]
 800caca:	7dbb      	ldrb	r3, [r7, #22]
 800cacc:	025b      	lsls	r3, r3, #9
 800cace:	693a      	ldr	r2, [r7, #16]
 800cad0:	441a      	add	r2, r3
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	88db      	ldrh	r3, [r3, #6]
 800cad6:	7db8      	ldrb	r0, [r7, #22]
 800cad8:	47a0      	blx	r4

        len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	88db      	ldrh	r3, [r3, #6]
 800cade:	2b07      	cmp	r3, #7
 800cae0:	bf28      	it	cs
 800cae2:	2307      	movcs	r3, #7
 800cae4:	81fb      	strh	r3, [r7, #14]
        (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data[windex_to_ch], len);
 800cae6:	7dbb      	ldrb	r3, [r7, #22]
 800cae8:	025b      	lsls	r3, r3, #9
 800caea:	693a      	ldr	r2, [r7, #16]
 800caec:	4413      	add	r3, r2
 800caee:	89fa      	ldrh	r2, [r7, #14]
 800caf0:	4619      	mov	r1, r3
 800caf2:	6878      	ldr	r0, [r7, #4]
 800caf4:	f002 fcd3 	bl	800f49e <USBD_CtlSendData>
    }
    else
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)req, 0U);
    }
    break;
 800caf8:	e089      	b.n	800cc0e <USBD_CDC_Setup+0x1da>
        hcdc->CmdOpCode = req->bRequest;
 800cafa:	683b      	ldr	r3, [r7, #0]
 800cafc:	785a      	ldrb	r2, [r3, #1]
 800cafe:	693b      	ldr	r3, [r7, #16]
 800cb00:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800cb04:	683b      	ldr	r3, [r7, #0]
 800cb06:	88db      	ldrh	r3, [r3, #6]
 800cb08:	b2da      	uxtb	r2, r3
 800cb0a:	693b      	ldr	r3, [r7, #16]
 800cb0c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data[windex_to_ch], req->wLength);
 800cb10:	7dbb      	ldrb	r3, [r7, #22]
 800cb12:	025b      	lsls	r3, r3, #9
 800cb14:	693a      	ldr	r2, [r7, #16]
 800cb16:	18d1      	adds	r1, r2, r3
 800cb18:	683b      	ldr	r3, [r7, #0]
 800cb1a:	88db      	ldrh	r3, [r3, #6]
 800cb1c:	461a      	mov	r2, r3
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f002 fce9 	bl	800f4f6 <USBD_CtlPrepareRx>
    break;
 800cb24:	e073      	b.n	800cc0e <USBD_CDC_Setup+0x1da>
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(windex_to_ch, req->bRequest, (uint8_t *)req, 0U);
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cb2c:	689c      	ldr	r4, [r3, #8]
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	7859      	ldrb	r1, [r3, #1]
 800cb32:	7db8      	ldrb	r0, [r7, #22]
 800cb34:	2300      	movs	r3, #0
 800cb36:	683a      	ldr	r2, [r7, #0]
 800cb38:	47a0      	blx	r4
    break;
 800cb3a:	e068      	b.n	800cc0e <USBD_CDC_Setup+0x1da>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800cb3c:	683b      	ldr	r3, [r7, #0]
 800cb3e:	785b      	ldrb	r3, [r3, #1]
 800cb40:	2b0b      	cmp	r3, #11
 800cb42:	d852      	bhi.n	800cbea <USBD_CDC_Setup+0x1b6>
 800cb44:	a201      	add	r2, pc, #4	@ (adr r2, 800cb4c <USBD_CDC_Setup+0x118>)
 800cb46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb4a:	bf00      	nop
 800cb4c:	0800cb7d 	.word	0x0800cb7d
 800cb50:	0800cbf9 	.word	0x0800cbf9
 800cb54:	0800cbeb 	.word	0x0800cbeb
 800cb58:	0800cbeb 	.word	0x0800cbeb
 800cb5c:	0800cbeb 	.word	0x0800cbeb
 800cb60:	0800cbeb 	.word	0x0800cbeb
 800cb64:	0800cbeb 	.word	0x0800cbeb
 800cb68:	0800cbeb 	.word	0x0800cbeb
 800cb6c:	0800cbeb 	.word	0x0800cbeb
 800cb70:	0800cbeb 	.word	0x0800cbeb
 800cb74:	0800cba7 	.word	0x0800cba7
 800cb78:	0800cbd1 	.word	0x0800cbd1
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb82:	b2db      	uxtb	r3, r3
 800cb84:	2b03      	cmp	r3, #3
 800cb86:	d107      	bne.n	800cb98 <USBD_CDC_Setup+0x164>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cb88:	f107 030a 	add.w	r3, r7, #10
 800cb8c:	2202      	movs	r2, #2
 800cb8e:	4619      	mov	r1, r3
 800cb90:	6878      	ldr	r0, [r7, #4]
 800cb92:	f002 fc84 	bl	800f49e <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800cb96:	e032      	b.n	800cbfe <USBD_CDC_Setup+0x1ca>
        USBD_CtlError(pdev, req);
 800cb98:	6839      	ldr	r1, [r7, #0]
 800cb9a:	6878      	ldr	r0, [r7, #4]
 800cb9c:	f002 fafe 	bl	800f19c <USBD_CtlError>
        ret = USBD_FAIL;
 800cba0:	2303      	movs	r3, #3
 800cba2:	75fb      	strb	r3, [r7, #23]
      break;
 800cba4:	e02b      	b.n	800cbfe <USBD_CDC_Setup+0x1ca>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbac:	b2db      	uxtb	r3, r3
 800cbae:	2b03      	cmp	r3, #3
 800cbb0:	d107      	bne.n	800cbc2 <USBD_CDC_Setup+0x18e>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800cbb2:	f107 030d 	add.w	r3, r7, #13
 800cbb6:	2201      	movs	r2, #1
 800cbb8:	4619      	mov	r1, r3
 800cbba:	6878      	ldr	r0, [r7, #4]
 800cbbc:	f002 fc6f 	bl	800f49e <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800cbc0:	e01d      	b.n	800cbfe <USBD_CDC_Setup+0x1ca>
        USBD_CtlError(pdev, req);
 800cbc2:	6839      	ldr	r1, [r7, #0]
 800cbc4:	6878      	ldr	r0, [r7, #4]
 800cbc6:	f002 fae9 	bl	800f19c <USBD_CtlError>
        ret = USBD_FAIL;
 800cbca:	2303      	movs	r3, #3
 800cbcc:	75fb      	strb	r3, [r7, #23]
      break;
 800cbce:	e016      	b.n	800cbfe <USBD_CDC_Setup+0x1ca>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbd6:	b2db      	uxtb	r3, r3
 800cbd8:	2b03      	cmp	r3, #3
 800cbda:	d00f      	beq.n	800cbfc <USBD_CDC_Setup+0x1c8>
      {
        USBD_CtlError(pdev, req);
 800cbdc:	6839      	ldr	r1, [r7, #0]
 800cbde:	6878      	ldr	r0, [r7, #4]
 800cbe0:	f002 fadc 	bl	800f19c <USBD_CtlError>
        ret = USBD_FAIL;
 800cbe4:	2303      	movs	r3, #3
 800cbe6:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800cbe8:	e008      	b.n	800cbfc <USBD_CDC_Setup+0x1c8>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800cbea:	6839      	ldr	r1, [r7, #0]
 800cbec:	6878      	ldr	r0, [r7, #4]
 800cbee:	f002 fad5 	bl	800f19c <USBD_CtlError>
      ret = USBD_FAIL;
 800cbf2:	2303      	movs	r3, #3
 800cbf4:	75fb      	strb	r3, [r7, #23]
      break;
 800cbf6:	e002      	b.n	800cbfe <USBD_CDC_Setup+0x1ca>
      break;
 800cbf8:	bf00      	nop
 800cbfa:	e008      	b.n	800cc0e <USBD_CDC_Setup+0x1da>
      break;
 800cbfc:	bf00      	nop
    }
    break;
 800cbfe:	e006      	b.n	800cc0e <USBD_CDC_Setup+0x1da>

  default:
    USBD_CtlError(pdev, req);
 800cc00:	6839      	ldr	r1, [r7, #0]
 800cc02:	6878      	ldr	r0, [r7, #4]
 800cc04:	f002 faca 	bl	800f19c <USBD_CtlError>
    ret = USBD_FAIL;
 800cc08:	2303      	movs	r3, #3
 800cc0a:	75fb      	strb	r3, [r7, #23]
    break;
 800cc0c:	bf00      	nop
  }

  return (uint8_t)ret;
 800cc0e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc10:	4618      	mov	r0, r3
 800cc12:	371c      	adds	r7, #28
 800cc14:	46bd      	mov	sp, r7
 800cc16:	bd90      	pop	{r4, r7, pc}
 800cc18:	200050c0 	.word	0x200050c0
 800cc1c:	200050c4 	.word	0x200050c4
 800cc20:	200050cc 	.word	0x200050cc

0800cc24 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cc24:	b590      	push	{r4, r7, lr}
 800cc26:	b087      	sub	sp, #28
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	6078      	str	r0, [r7, #4]
 800cc2c:	460b      	mov	r3, r1
 800cc2e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cc30:	2300      	movs	r3, #0
 800cc32:	613b      	str	r3, [r7, #16]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800cc3a:	60fb      	str	r3, [r7, #12]
  uint8_t ep_to_ch = 0;
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cc40:	2300      	movs	r3, #0
 800cc42:	75bb      	strb	r3, [r7, #22]
 800cc44:	e00d      	b.n	800cc62 <USBD_CDC_DataIn+0x3e>
  {
    if (epnum == (CDC_IN_EP[i] & 0x0F))
 800cc46:	78fa      	ldrb	r2, [r7, #3]
 800cc48:	7dbb      	ldrb	r3, [r7, #22]
 800cc4a:	4934      	ldr	r1, [pc, #208]	@ (800cd1c <USBD_CDC_DataIn+0xf8>)
 800cc4c:	5ccb      	ldrb	r3, [r1, r3]
 800cc4e:	f003 030f 	and.w	r3, r3, #15
 800cc52:	429a      	cmp	r2, r3
 800cc54:	d102      	bne.n	800cc5c <USBD_CDC_DataIn+0x38>
    {
      ep_to_ch = i;
 800cc56:	7dbb      	ldrb	r3, [r7, #22]
 800cc58:	75fb      	strb	r3, [r7, #23]
      break;
 800cc5a:	e005      	b.n	800cc68 <USBD_CDC_DataIn+0x44>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cc5c:	7dbb      	ldrb	r3, [r7, #22]
 800cc5e:	3301      	adds	r3, #1
 800cc60:	75bb      	strb	r3, [r7, #22]
 800cc62:	7dbb      	ldrb	r3, [r7, #22]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d0ee      	beq.n	800cc46 <USBD_CDC_DataIn+0x22>
    }
  }

  hcdc = &CDC_ACM_Class_Data[ep_to_ch];
 800cc68:	7dfb      	ldrb	r3, [r7, #23]
 800cc6a:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cc6e:	fb02 f303 	mul.w	r3, r2, r3
 800cc72:	4a2b      	ldr	r2, [pc, #172]	@ (800cd20 <USBD_CDC_DataIn+0xfc>)
 800cc74:	4413      	add	r3, r2
 800cc76:	613b      	str	r3, [r7, #16]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800cc78:	78fa      	ldrb	r2, [r7, #3]
 800cc7a:	6879      	ldr	r1, [r7, #4]
 800cc7c:	4613      	mov	r3, r2
 800cc7e:	009b      	lsls	r3, r3, #2
 800cc80:	4413      	add	r3, r2
 800cc82:	009b      	lsls	r3, r3, #2
 800cc84:	440b      	add	r3, r1
 800cc86:	3318      	adds	r3, #24
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d029      	beq.n	800cce2 <USBD_CDC_DataIn+0xbe>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800cc8e:	78fa      	ldrb	r2, [r7, #3]
 800cc90:	6879      	ldr	r1, [r7, #4]
 800cc92:	4613      	mov	r3, r2
 800cc94:	009b      	lsls	r3, r3, #2
 800cc96:	4413      	add	r3, r2
 800cc98:	009b      	lsls	r3, r3, #2
 800cc9a:	440b      	add	r3, r1
 800cc9c:	3318      	adds	r3, #24
 800cc9e:	681a      	ldr	r2, [r3, #0]
 800cca0:	78f9      	ldrb	r1, [r7, #3]
 800cca2:	68f8      	ldr	r0, [r7, #12]
 800cca4:	460b      	mov	r3, r1
 800cca6:	00db      	lsls	r3, r3, #3
 800cca8:	440b      	add	r3, r1
 800ccaa:	009b      	lsls	r3, r3, #2
 800ccac:	4403      	add	r3, r0
 800ccae:	3348      	adds	r3, #72	@ 0x48
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	fbb2 f1f3 	udiv	r1, r2, r3
 800ccb6:	fb01 f303 	mul.w	r3, r1, r3
 800ccba:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d110      	bne.n	800cce2 <USBD_CDC_DataIn+0xbe>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800ccc0:	78fa      	ldrb	r2, [r7, #3]
 800ccc2:	6879      	ldr	r1, [r7, #4]
 800ccc4:	4613      	mov	r3, r2
 800ccc6:	009b      	lsls	r3, r3, #2
 800ccc8:	4413      	add	r3, r2
 800ccca:	009b      	lsls	r3, r3, #2
 800cccc:	440b      	add	r3, r1
 800ccce:	3318      	adds	r3, #24
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ccd4:	78f9      	ldrb	r1, [r7, #3]
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	2200      	movs	r2, #0
 800ccda:	6878      	ldr	r0, [r7, #4]
 800ccdc:	f001 f945 	bl	800df6a <USBD_LL_Transmit>
 800cce0:	e016      	b.n	800cd10 <USBD_CDC_DataIn+0xec>
  }
  else
  {
    hcdc->TxState = 0U;
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	2200      	movs	r2, #0
 800cce6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->TransmitCplt != NULL)
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ccf0:	691b      	ldr	r3, [r3, #16]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d00c      	beq.n	800cd10 <USBD_CDC_DataIn+0xec>
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->TransmitCplt(ep_to_ch, hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ccfc:	691c      	ldr	r4, [r3, #16]
 800ccfe:	693b      	ldr	r3, [r7, #16]
 800cd00:	f8d3 1208 	ldr.w	r1, [r3, #520]	@ 0x208
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800cd0a:	78fb      	ldrb	r3, [r7, #3]
 800cd0c:	7df8      	ldrb	r0, [r7, #23]
 800cd0e:	47a0      	blx	r4
    }
  }

  return (uint8_t)USBD_OK;
 800cd10:	2300      	movs	r3, #0
}
 800cd12:	4618      	mov	r0, r3
 800cd14:	371c      	adds	r7, #28
 800cd16:	46bd      	mov	sp, r7
 800cd18:	bd90      	pop	{r4, r7, pc}
 800cd1a:	bf00      	nop
 800cd1c:	200050b4 	.word	0x200050b4
 800cd20:	200050cc 	.word	0x200050cc

0800cd24 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b084      	sub	sp, #16
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	6078      	str	r0, [r7, #4]
 800cd2c:	460b      	mov	r3, r1
 800cd2e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cd30:	2300      	movs	r3, #0
 800cd32:	60bb      	str	r3, [r7, #8]
  uint8_t ep_to_ch = 0;
 800cd34:	2300      	movs	r3, #0
 800cd36:	73fb      	strb	r3, [r7, #15]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cd38:	2300      	movs	r3, #0
 800cd3a:	73bb      	strb	r3, [r7, #14]
 800cd3c:	e00b      	b.n	800cd56 <USBD_CDC_DataOut+0x32>
  {
    if (epnum == CDC_OUT_EP[i])
 800cd3e:	7bbb      	ldrb	r3, [r7, #14]
 800cd40:	4a17      	ldr	r2, [pc, #92]	@ (800cda0 <USBD_CDC_DataOut+0x7c>)
 800cd42:	5cd3      	ldrb	r3, [r2, r3]
 800cd44:	78fa      	ldrb	r2, [r7, #3]
 800cd46:	429a      	cmp	r2, r3
 800cd48:	d102      	bne.n	800cd50 <USBD_CDC_DataOut+0x2c>
    {
      ep_to_ch = i;
 800cd4a:	7bbb      	ldrb	r3, [r7, #14]
 800cd4c:	73fb      	strb	r3, [r7, #15]
      break;
 800cd4e:	e005      	b.n	800cd5c <USBD_CDC_DataOut+0x38>
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cd50:	7bbb      	ldrb	r3, [r7, #14]
 800cd52:	3301      	adds	r3, #1
 800cd54:	73bb      	strb	r3, [r7, #14]
 800cd56:	7bbb      	ldrb	r3, [r7, #14]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d0f0      	beq.n	800cd3e <USBD_CDC_DataOut+0x1a>
    }
  }

  hcdc = &CDC_ACM_Class_Data[ep_to_ch];
 800cd5c:	7bfb      	ldrb	r3, [r7, #15]
 800cd5e:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cd62:	fb02 f303 	mul.w	r3, r2, r3
 800cd66:	4a0f      	ldr	r2, [pc, #60]	@ (800cda4 <USBD_CDC_DataOut+0x80>)
 800cd68:	4413      	add	r3, r2
 800cd6a:	60bb      	str	r3, [r7, #8]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800cd6c:	78fb      	ldrb	r3, [r7, #3]
 800cd6e:	4619      	mov	r1, r3
 800cd70:	6878      	ldr	r0, [r7, #4]
 800cd72:	f001 f93c 	bl	800dfee <USBD_LL_GetRxDataSize>
 800cd76:	4602      	mov	r2, r0
 800cd78:	68bb      	ldr	r3, [r7, #8]
 800cd7a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Receive(ep_to_ch, hcdc->RxBuffer, &hcdc->RxLength);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cd84:	68db      	ldr	r3, [r3, #12]
 800cd86:	68ba      	ldr	r2, [r7, #8]
 800cd88:	f8d2 1204 	ldr.w	r1, [r2, #516]	@ 0x204
 800cd8c:	68ba      	ldr	r2, [r7, #8]
 800cd8e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800cd92:	7bf8      	ldrb	r0, [r7, #15]
 800cd94:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800cd96:	2300      	movs	r3, #0
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	3710      	adds	r7, #16
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	bd80      	pop	{r7, pc}
 800cda0:	200050b8 	.word	0x200050b8
 800cda4:	200050cc 	.word	0x200050cc

0800cda8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cda8:	b590      	push	{r4, r7, lr}
 800cdaa:	b085      	sub	sp, #20
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	60bb      	str	r3, [r7, #8]

  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	73fb      	strb	r3, [r7, #15]
 800cdb8:	e02d      	b.n	800ce16 <USBD_CDC_EP0_RxReady+0x6e>
  {
    hcdc = &CDC_ACM_Class_Data[i];
 800cdba:	7bfb      	ldrb	r3, [r7, #15]
 800cdbc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cdc0:	fb02 f303 	mul.w	r3, r2, r3
 800cdc4:	4a18      	ldr	r2, [pc, #96]	@ (800ce28 <USBD_CDC_EP0_RxReady+0x80>)
 800cdc6:	4413      	add	r3, r2
 800cdc8:	60bb      	str	r3, [r7, #8]

    if (hcdc == NULL)
 800cdca:	68bb      	ldr	r3, [r7, #8]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d101      	bne.n	800cdd4 <USBD_CDC_EP0_RxReady+0x2c>
    {
      return (uint8_t)USBD_FAIL;
 800cdd0:	2303      	movs	r3, #3
 800cdd2:	e024      	b.n	800ce1e <USBD_CDC_EP0_RxReady+0x76>
    }

    if ((pdev->pUserData_CDC_ACM != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d018      	beq.n	800ce10 <USBD_CDC_EP0_RxReady+0x68>
 800cdde:	68bb      	ldr	r3, [r7, #8]
 800cde0:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800cde4:	2bff      	cmp	r3, #255	@ 0xff
 800cde6:	d013      	beq.n	800ce10 <USBD_CDC_EP0_RxReady+0x68>
    {
      ((USBD_CDC_ACM_ItfTypeDef *)pdev->pUserData_CDC_ACM)->Control(i, hcdc->CmdOpCode, (uint8_t *)hcdc->data[i], (uint16_t)hcdc->CmdLength);
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cdee:	689c      	ldr	r4, [r3, #8]
 800cdf0:	68bb      	ldr	r3, [r7, #8]
 800cdf2:	f893 1200 	ldrb.w	r1, [r3, #512]	@ 0x200
 800cdf6:	7bfb      	ldrb	r3, [r7, #15]
 800cdf8:	025b      	lsls	r3, r3, #9
 800cdfa:	68ba      	ldr	r2, [r7, #8]
 800cdfc:	441a      	add	r2, r3
 800cdfe:	68bb      	ldr	r3, [r7, #8]
 800ce00:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800ce04:	7bf8      	ldrb	r0, [r7, #15]
 800ce06:	47a0      	blx	r4
      hcdc->CmdOpCode = 0xFFU;
 800ce08:	68bb      	ldr	r3, [r7, #8]
 800ce0a:	22ff      	movs	r2, #255	@ 0xff
 800ce0c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800ce10:	7bfb      	ldrb	r3, [r7, #15]
 800ce12:	3301      	adds	r3, #1
 800ce14:	73fb      	strb	r3, [r7, #15]
 800ce16:	7bfb      	ldrb	r3, [r7, #15]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d0ce      	beq.n	800cdba <USBD_CDC_EP0_RxReady+0x12>
    }
  }

  return (uint8_t)USBD_OK;
 800ce1c:	2300      	movs	r3, #0
}
 800ce1e:	4618      	mov	r0, r3
 800ce20:	3714      	adds	r7, #20
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bd90      	pop	{r4, r7, pc}
 800ce26:	bf00      	nop
 800ce28:	200050cc 	.word	0x200050cc

0800ce2c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ce2c:	b480      	push	{r7}
 800ce2e:	b083      	sub	sp, #12
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	224b      	movs	r2, #75	@ 0x4b
 800ce38:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ce3a:	4b03      	ldr	r3, [pc, #12]	@ (800ce48 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	370c      	adds	r7, #12
 800ce40:	46bd      	mov	sp, r7
 800ce42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce46:	4770      	bx	lr
 800ce48:	200002d0 	.word	0x200002d0

0800ce4c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ce4c:	b480      	push	{r7}
 800ce4e:	b083      	sub	sp, #12
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	224b      	movs	r2, #75	@ 0x4b
 800ce58:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800ce5a:	4b03      	ldr	r3, [pc, #12]	@ (800ce68 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	370c      	adds	r7, #12
 800ce60:	46bd      	mov	sp, r7
 800ce62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce66:	4770      	bx	lr
 800ce68:	20000284 	.word	0x20000284

0800ce6c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ce6c:	b480      	push	{r7}
 800ce6e:	b083      	sub	sp, #12
 800ce70:	af00      	add	r7, sp, #0
 800ce72:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	224b      	movs	r2, #75	@ 0x4b
 800ce78:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ce7a:	4b03      	ldr	r3, [pc, #12]	@ (800ce88 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	370c      	adds	r7, #12
 800ce80:	46bd      	mov	sp, r7
 800ce82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce86:	4770      	bx	lr
 800ce88:	200002d0 	.word	0x200002d0

0800ce8c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ce8c:	b480      	push	{r7}
 800ce8e:	b083      	sub	sp, #12
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	220a      	movs	r2, #10
 800ce98:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ce9a:	4b03      	ldr	r3, [pc, #12]	@ (800cea8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	370c      	adds	r7, #12
 800cea0:	46bd      	mov	sp, r7
 800cea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea6:	4770      	bx	lr
 800cea8:	2000023c 	.word	0x2000023c

0800ceac <USBD_CDC_ACM_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_ACM_RegisterInterface(USBD_HandleTypeDef *pdev,
                                       USBD_CDC_ACM_ItfTypeDef *fops)
{
 800ceac:	b480      	push	{r7}
 800ceae:	b083      	sub	sp, #12
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d101      	bne.n	800cec0 <USBD_CDC_ACM_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cebc:	2303      	movs	r3, #3
 800cebe:	e004      	b.n	800ceca <USBD_CDC_ACM_RegisterInterface+0x1e>
  }

  pdev->pUserData_CDC_ACM = fops;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	683a      	ldr	r2, [r7, #0]
 800cec4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  return (uint8_t)USBD_OK;
 800cec8:	2300      	movs	r3, #0
}
 800ceca:	4618      	mov	r0, r3
 800cecc:	370c      	adds	r7, #12
 800cece:	46bd      	mov	sp, r7
 800ced0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced4:	4770      	bx	lr
	...

0800ced8 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(uint8_t ch, USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ced8:	b480      	push	{r7}
 800ceda:	b087      	sub	sp, #28
 800cedc:	af00      	add	r7, sp, #0
 800cede:	60b9      	str	r1, [r7, #8]
 800cee0:	607a      	str	r2, [r7, #4]
 800cee2:	603b      	str	r3, [r7, #0]
 800cee4:	4603      	mov	r3, r0
 800cee6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cee8:	2300      	movs	r3, #0
 800ceea:	617b      	str	r3, [r7, #20]

  hcdc = &CDC_ACM_Class_Data[ch];
 800ceec:	7bfb      	ldrb	r3, [r7, #15]
 800ceee:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cef2:	fb02 f303 	mul.w	r3, r2, r3
 800cef6:	4a09      	ldr	r2, [pc, #36]	@ (800cf1c <USBD_CDC_SetTxBuffer+0x44>)
 800cef8:	4413      	add	r3, r2
 800cefa:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800cefc:	697b      	ldr	r3, [r7, #20]
 800cefe:	687a      	ldr	r2, [r7, #4]
 800cf00:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800cf04:	697b      	ldr	r3, [r7, #20]
 800cf06:	683a      	ldr	r2, [r7, #0]
 800cf08:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800cf0c:	2300      	movs	r3, #0
}
 800cf0e:	4618      	mov	r0, r3
 800cf10:	371c      	adds	r7, #28
 800cf12:	46bd      	mov	sp, r7
 800cf14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf18:	4770      	bx	lr
 800cf1a:	bf00      	nop
 800cf1c:	200050cc 	.word	0x200050cc

0800cf20 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(uint8_t ch, USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800cf20:	b480      	push	{r7}
 800cf22:	b087      	sub	sp, #28
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	4603      	mov	r3, r0
 800cf28:	60b9      	str	r1, [r7, #8]
 800cf2a:	607a      	str	r2, [r7, #4]
 800cf2c:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cf2e:	2300      	movs	r3, #0
 800cf30:	617b      	str	r3, [r7, #20]

  hcdc = &CDC_ACM_Class_Data[ch];
 800cf32:	7bfb      	ldrb	r3, [r7, #15]
 800cf34:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cf38:	fb02 f303 	mul.w	r3, r2, r3
 800cf3c:	4a06      	ldr	r2, [pc, #24]	@ (800cf58 <USBD_CDC_SetRxBuffer+0x38>)
 800cf3e:	4413      	add	r3, r2
 800cf40:	617b      	str	r3, [r7, #20]

  hcdc->RxBuffer = pbuff;
 800cf42:	697b      	ldr	r3, [r7, #20]
 800cf44:	687a      	ldr	r2, [r7, #4]
 800cf46:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800cf4a:	2300      	movs	r3, #0
}
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	371c      	adds	r7, #28
 800cf50:	46bd      	mov	sp, r7
 800cf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf56:	4770      	bx	lr
 800cf58:	200050cc 	.word	0x200050cc

0800cf5c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(uint8_t ch, USBD_HandleTypeDef *pdev)
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b084      	sub	sp, #16
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	4603      	mov	r3, r0
 800cf64:	6039      	str	r1, [r7, #0]
 800cf66:	71fb      	strb	r3, [r7, #7]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cf68:	2300      	movs	r3, #0
 800cf6a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	73fb      	strb	r3, [r7, #15]

  hcdc = &CDC_ACM_Class_Data[ch];
 800cf70:	79fb      	ldrb	r3, [r7, #7]
 800cf72:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cf76:	fb02 f303 	mul.w	r3, r2, r3
 800cf7a:	4a17      	ldr	r2, [pc, #92]	@ (800cfd8 <USBD_CDC_TransmitPacket+0x7c>)
 800cf7c:	4413      	add	r3, r2
 800cf7e:	60bb      	str	r3, [r7, #8]

  if (hcdc->TxState == 0U)
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d121      	bne.n	800cfce <USBD_CDC_TransmitPacket+0x72>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800cf8a:	68bb      	ldr	r3, [r7, #8]
 800cf8c:	2201      	movs	r2, #1
 800cf8e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP[ch] & 0xFU].total_length = hcdc->TxLength;
 800cf92:	79fb      	ldrb	r3, [r7, #7]
 800cf94:	4a11      	ldr	r2, [pc, #68]	@ (800cfdc <USBD_CDC_TransmitPacket+0x80>)
 800cf96:	5cd3      	ldrb	r3, [r2, r3]
 800cf98:	f003 020f 	and.w	r2, r3, #15
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800cfa2:	6838      	ldr	r0, [r7, #0]
 800cfa4:	4613      	mov	r3, r2
 800cfa6:	009b      	lsls	r3, r3, #2
 800cfa8:	4413      	add	r3, r2
 800cfaa:	009b      	lsls	r3, r3, #2
 800cfac:	4403      	add	r3, r0
 800cfae:	3318      	adds	r3, #24
 800cfb0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP[ch], hcdc->TxBuffer, hcdc->TxLength);
 800cfb2:	79fb      	ldrb	r3, [r7, #7]
 800cfb4:	4a09      	ldr	r2, [pc, #36]	@ (800cfdc <USBD_CDC_TransmitPacket+0x80>)
 800cfb6:	5cd1      	ldrb	r1, [r2, r3]
 800cfb8:	68bb      	ldr	r3, [r7, #8]
 800cfba:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800cfbe:	68bb      	ldr	r3, [r7, #8]
 800cfc0:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800cfc4:	6838      	ldr	r0, [r7, #0]
 800cfc6:	f000 ffd0 	bl	800df6a <USBD_LL_Transmit>

    ret = USBD_OK;
 800cfca:	2300      	movs	r3, #0
 800cfcc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800cfce:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	3710      	adds	r7, #16
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	bd80      	pop	{r7, pc}
 800cfd8:	200050cc 	.word	0x200050cc
 800cfdc:	200050b4 	.word	0x200050b4

0800cfe0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(uint8_t ch, USBD_HandleTypeDef *pdev)
{
 800cfe0:	b580      	push	{r7, lr}
 800cfe2:	b084      	sub	sp, #16
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	6039      	str	r1, [r7, #0]
 800cfea:	71fb      	strb	r3, [r7, #7]
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800cfec:	2300      	movs	r3, #0
 800cfee:	60fb      	str	r3, [r7, #12]

  hcdc = &CDC_ACM_Class_Data[ch];
 800cff0:	79fb      	ldrb	r3, [r7, #7]
 800cff2:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cff6:	fb02 f303 	mul.w	r3, r2, r3
 800cffa:	4a11      	ldr	r2, [pc, #68]	@ (800d040 <USBD_CDC_ReceivePacket+0x60>)
 800cffc:	4413      	add	r3, r2
 800cffe:	60fb      	str	r3, [r7, #12]

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d000:	683b      	ldr	r3, [r7, #0]
 800d002:	7c1b      	ldrb	r3, [r3, #16]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d10b      	bne.n	800d020 <USBD_CDC_ReceivePacket+0x40>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[ch], hcdc->RxBuffer,
 800d008:	79fb      	ldrb	r3, [r7, #7]
 800d00a:	4a0e      	ldr	r2, [pc, #56]	@ (800d044 <USBD_CDC_ReceivePacket+0x64>)
 800d00c:	5cd1      	ldrb	r1, [r2, r3]
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d014:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d018:	6838      	ldr	r0, [r7, #0]
 800d01a:	f000 ffc7 	bl	800dfac <USBD_LL_PrepareReceive>
 800d01e:	e009      	b.n	800d034 <USBD_CDC_ReceivePacket+0x54>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP[ch], hcdc->RxBuffer,
 800d020:	79fb      	ldrb	r3, [r7, #7]
 800d022:	4a08      	ldr	r2, [pc, #32]	@ (800d044 <USBD_CDC_ReceivePacket+0x64>)
 800d024:	5cd1      	ldrb	r1, [r2, r3]
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d02c:	2340      	movs	r3, #64	@ 0x40
 800d02e:	6838      	ldr	r0, [r7, #0]
 800d030:	f000 ffbc 	bl	800dfac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d034:	2300      	movs	r3, #0
}
 800d036:	4618      	mov	r0, r3
 800d038:	3710      	adds	r7, #16
 800d03a:	46bd      	mov	sp, r7
 800d03c:	bd80      	pop	{r7, pc}
 800d03e:	bf00      	nop
 800d040:	200050cc 	.word	0x200050cc
 800d044:	200050b8 	.word	0x200050b8

0800d048 <USBD_Update_CDC_ACM_DESC>:
                              uint8_t com_itf,
                              uint8_t in_ep,
                              uint8_t cmd_ep,
                              uint8_t out_ep,
                              uint8_t str_idx)
{
 800d048:	b480      	push	{r7}
 800d04a:	b085      	sub	sp, #20
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
 800d050:	4608      	mov	r0, r1
 800d052:	4611      	mov	r1, r2
 800d054:	461a      	mov	r2, r3
 800d056:	4603      	mov	r3, r0
 800d058:	70fb      	strb	r3, [r7, #3]
 800d05a:	460b      	mov	r3, r1
 800d05c:	70bb      	strb	r3, [r7, #2]
 800d05e:	4613      	mov	r3, r2
 800d060:	707b      	strb	r3, [r7, #1]
  desc += 9;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	3309      	adds	r3, #9
 800d066:	607b      	str	r3, [r7, #4]
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800d068:	2300      	movs	r3, #0
 800d06a:	73fb      	strb	r3, [r7, #15]
 800d06c:	e05b      	b.n	800d126 <USBD_Update_CDC_ACM_DESC+0xde>
  {
    desc[2] = cmd_itf;
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	3302      	adds	r3, #2
 800d072:	78fa      	ldrb	r2, [r7, #3]
 800d074:	701a      	strb	r2, [r3, #0]
    desc[16] = str_idx;
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	3310      	adds	r3, #16
 800d07a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d07e:	701a      	strb	r2, [r3, #0]
    desc[10] = cmd_itf;
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	330a      	adds	r3, #10
 800d084:	78fa      	ldrb	r2, [r7, #3]
 800d086:	701a      	strb	r2, [r3, #0]
    desc[26] = com_itf;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	331a      	adds	r3, #26
 800d08c:	78ba      	ldrb	r2, [r7, #2]
 800d08e:	701a      	strb	r2, [r3, #0]
    desc[34] = cmd_itf;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	3322      	adds	r3, #34	@ 0x22
 800d094:	78fa      	ldrb	r2, [r7, #3]
 800d096:	701a      	strb	r2, [r3, #0]
    desc[35] = com_itf;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	3323      	adds	r3, #35	@ 0x23
 800d09c:	78ba      	ldrb	r2, [r7, #2]
 800d09e:	701a      	strb	r2, [r3, #0]
    desc[38] = cmd_ep;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	3326      	adds	r3, #38	@ 0x26
 800d0a4:	7e3a      	ldrb	r2, [r7, #24]
 800d0a6:	701a      	strb	r2, [r3, #0]
    desc[45] = com_itf;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	332d      	adds	r3, #45	@ 0x2d
 800d0ac:	78ba      	ldrb	r2, [r7, #2]
 800d0ae:	701a      	strb	r2, [r3, #0]
    desc[54] = out_ep;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	3336      	adds	r3, #54	@ 0x36
 800d0b4:	7f3a      	ldrb	r2, [r7, #28]
 800d0b6:	701a      	strb	r2, [r3, #0]
    desc[61] = in_ep;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	333d      	adds	r3, #61	@ 0x3d
 800d0bc:	787a      	ldrb	r2, [r7, #1]
 800d0be:	701a      	strb	r2, [r3, #0]

    desc += 66;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	3342      	adds	r3, #66	@ 0x42
 800d0c4:	607b      	str	r3, [r7, #4]
    CDC_IN_EP[i] = in_ep;
 800d0c6:	7bfb      	ldrb	r3, [r7, #15]
 800d0c8:	491c      	ldr	r1, [pc, #112]	@ (800d13c <USBD_Update_CDC_ACM_DESC+0xf4>)
 800d0ca:	787a      	ldrb	r2, [r7, #1]
 800d0cc:	54ca      	strb	r2, [r1, r3]
    CDC_OUT_EP[i] = out_ep;
 800d0ce:	7bfb      	ldrb	r3, [r7, #15]
 800d0d0:	491b      	ldr	r1, [pc, #108]	@ (800d140 <USBD_Update_CDC_ACM_DESC+0xf8>)
 800d0d2:	7f3a      	ldrb	r2, [r7, #28]
 800d0d4:	54ca      	strb	r2, [r1, r3]
    CDC_CMD_EP[i] = cmd_ep;
 800d0d6:	7bfb      	ldrb	r3, [r7, #15]
 800d0d8:	491a      	ldr	r1, [pc, #104]	@ (800d144 <USBD_Update_CDC_ACM_DESC+0xfc>)
 800d0da:	7e3a      	ldrb	r2, [r7, #24]
 800d0dc:	54ca      	strb	r2, [r1, r3]
    CDC_CMD_ITF_NBR[i] = cmd_itf;
 800d0de:	7bfb      	ldrb	r3, [r7, #15]
 800d0e0:	4919      	ldr	r1, [pc, #100]	@ (800d148 <USBD_Update_CDC_ACM_DESC+0x100>)
 800d0e2:	78fa      	ldrb	r2, [r7, #3]
 800d0e4:	54ca      	strb	r2, [r1, r3]
    CDC_COM_ITF_NBR[i] = com_itf;
 800d0e6:	7bfb      	ldrb	r3, [r7, #15]
 800d0e8:	4918      	ldr	r1, [pc, #96]	@ (800d14c <USBD_Update_CDC_ACM_DESC+0x104>)
 800d0ea:	78ba      	ldrb	r2, [r7, #2]
 800d0ec:	54ca      	strb	r2, [r1, r3]
    CDC_STR_DESC_IDX[i] = str_idx;
 800d0ee:	7bfb      	ldrb	r3, [r7, #15]
 800d0f0:	4917      	ldr	r1, [pc, #92]	@ (800d150 <USBD_Update_CDC_ACM_DESC+0x108>)
 800d0f2:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d0f6:	54ca      	strb	r2, [r1, r3]

    in_ep += 2;
 800d0f8:	787b      	ldrb	r3, [r7, #1]
 800d0fa:	3302      	adds	r3, #2
 800d0fc:	707b      	strb	r3, [r7, #1]
    cmd_ep = in_ep + 1;
 800d0fe:	787b      	ldrb	r3, [r7, #1]
 800d100:	3301      	adds	r3, #1
 800d102:	763b      	strb	r3, [r7, #24]
    out_ep++;
 800d104:	7f3b      	ldrb	r3, [r7, #28]
 800d106:	3301      	adds	r3, #1
 800d108:	773b      	strb	r3, [r7, #28]
    str_idx++;
 800d10a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d10e:	3301      	adds	r3, #1
 800d110:	f887 3020 	strb.w	r3, [r7, #32]

    cmd_itf += 2;
 800d114:	78fb      	ldrb	r3, [r7, #3]
 800d116:	3302      	adds	r3, #2
 800d118:	70fb      	strb	r3, [r7, #3]
    com_itf = cmd_itf + 1;
 800d11a:	78fb      	ldrb	r3, [r7, #3]
 800d11c:	3301      	adds	r3, #1
 800d11e:	70bb      	strb	r3, [r7, #2]
  for (uint8_t i = 0; i < NUMBER_OF_CDC; i++)
 800d120:	7bfb      	ldrb	r3, [r7, #15]
 800d122:	3301      	adds	r3, #1
 800d124:	73fb      	strb	r3, [r7, #15]
 800d126:	7bfb      	ldrb	r3, [r7, #15]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d0a0      	beq.n	800d06e <USBD_Update_CDC_ACM_DESC+0x26>
  }
}
 800d12c:	bf00      	nop
 800d12e:	bf00      	nop
 800d130:	3714      	adds	r7, #20
 800d132:	46bd      	mov	sp, r7
 800d134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d138:	4770      	bx	lr
 800d13a:	bf00      	nop
 800d13c:	200050b4 	.word	0x200050b4
 800d140:	200050b8 	.word	0x200050b8
 800d144:	200050bc 	.word	0x200050bc
 800d148:	200050c0 	.word	0x200050c0
 800d14c:	200050c4 	.word	0x200050c4
 800d150:	200050c8 	.word	0x200050c8

0800d154 <CDC_Init>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init(uint8_t cdc_ch)
{
 800d154:	b580      	push	{r7, lr}
 800d156:	b082      	sub	sp, #8
 800d158:	af00      	add	r7, sp, #0
 800d15a:	4603      	mov	r3, r0
 800d15c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */

  /* ##-1- Set Application Buffers */
  USBD_CDC_SetRxBuffer(cdc_ch, &hUsbDevice, RX_Buffer[cdc_ch]);
 800d15e:	79fb      	ldrb	r3, [r7, #7]
 800d160:	01db      	lsls	r3, r3, #7
 800d162:	4a06      	ldr	r2, [pc, #24]	@ (800d17c <CDC_Init+0x28>)
 800d164:	441a      	add	r2, r3
 800d166:	79fb      	ldrb	r3, [r7, #7]
 800d168:	4905      	ldr	r1, [pc, #20]	@ (800d180 <CDC_Init+0x2c>)
 800d16a:	4618      	mov	r0, r3
 800d16c:	f7ff fed8 	bl	800cf20 <USBD_CDC_SetRxBuffer>
  //  {
  //    /* Starting Error */
  //    Error_Handler();
  //  }

  return (USBD_OK);
 800d170:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d172:	4618      	mov	r0, r3
 800d174:	3708      	adds	r7, #8
 800d176:	46bd      	mov	sp, r7
 800d178:	bd80      	pop	{r7, pc}
 800d17a:	bf00      	nop
 800d17c:	200094ec 	.word	0x200094ec
 800d180:	2000968c 	.word	0x2000968c

0800d184 <CDC_DeInit>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit(uint8_t cdc_ch)
{
 800d184:	b480      	push	{r7}
 800d186:	b083      	sub	sp, #12
 800d188:	af00      	add	r7, sp, #0
 800d18a:	4603      	mov	r3, r0
 800d18c:	71fb      	strb	r3, [r7, #7]
  //  if (HAL_UART_DeInit(CDC_CH_To_UART_Handle(cdc_ch)) != HAL_OK)
  //  {
  //    /* Initialization Error */
  //    Error_Handler();
  //  }
  return (USBD_OK);
 800d18e:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d190:	4618      	mov	r0, r3
 800d192:	370c      	adds	r7, #12
 800d194:	46bd      	mov	sp, r7
 800d196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19a:	4770      	bx	lr

0800d19c <CDC_Control>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control(uint8_t cdc_ch, uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b082      	sub	sp, #8
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	603a      	str	r2, [r7, #0]
 800d1a4:	461a      	mov	r2, r3
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	71fb      	strb	r3, [r7, #7]
 800d1aa:	460b      	mov	r3, r1
 800d1ac:	71bb      	strb	r3, [r7, #6]
 800d1ae:	4613      	mov	r3, r2
 800d1b0:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch (cmd)
 800d1b2:	79bb      	ldrb	r3, [r7, #6]
 800d1b4:	2b23      	cmp	r3, #35	@ 0x23
 800d1b6:	f200 80c3 	bhi.w	800d340 <CDC_Control+0x1a4>
 800d1ba:	a201      	add	r2, pc, #4	@ (adr r2, 800d1c0 <CDC_Control+0x24>)
 800d1bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1c0:	0800d341 	.word	0x0800d341
 800d1c4:	0800d341 	.word	0x0800d341
 800d1c8:	0800d341 	.word	0x0800d341
 800d1cc:	0800d341 	.word	0x0800d341
 800d1d0:	0800d341 	.word	0x0800d341
 800d1d4:	0800d341 	.word	0x0800d341
 800d1d8:	0800d341 	.word	0x0800d341
 800d1dc:	0800d341 	.word	0x0800d341
 800d1e0:	0800d341 	.word	0x0800d341
 800d1e4:	0800d341 	.word	0x0800d341
 800d1e8:	0800d341 	.word	0x0800d341
 800d1ec:	0800d341 	.word	0x0800d341
 800d1f0:	0800d341 	.word	0x0800d341
 800d1f4:	0800d341 	.word	0x0800d341
 800d1f8:	0800d341 	.word	0x0800d341
 800d1fc:	0800d341 	.word	0x0800d341
 800d200:	0800d341 	.word	0x0800d341
 800d204:	0800d341 	.word	0x0800d341
 800d208:	0800d341 	.word	0x0800d341
 800d20c:	0800d341 	.word	0x0800d341
 800d210:	0800d341 	.word	0x0800d341
 800d214:	0800d341 	.word	0x0800d341
 800d218:	0800d341 	.word	0x0800d341
 800d21c:	0800d341 	.word	0x0800d341
 800d220:	0800d341 	.word	0x0800d341
 800d224:	0800d341 	.word	0x0800d341
 800d228:	0800d341 	.word	0x0800d341
 800d22c:	0800d341 	.word	0x0800d341
 800d230:	0800d341 	.word	0x0800d341
 800d234:	0800d341 	.word	0x0800d341
 800d238:	0800d341 	.word	0x0800d341
 800d23c:	0800d341 	.word	0x0800d341
 800d240:	0800d251 	.word	0x0800d251
 800d244:	0800d2cb 	.word	0x0800d2cb
 800d248:	0800d341 	.word	0x0800d341
 800d24c:	0800d341 	.word	0x0800d341
    /*                                        3 - Mark                             */
    /*                                        4 - Space                            */
    /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
    /*******************************************************************************/
  case CDC_SET_LINE_CODING:
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800d250:	683b      	ldr	r3, [r7, #0]
 800d252:	781b      	ldrb	r3, [r3, #0]
 800d254:	461a      	mov	r2, r3
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	3301      	adds	r3, #1
 800d25a:	781b      	ldrb	r3, [r3, #0]
 800d25c:	021b      	lsls	r3, r3, #8
 800d25e:	431a      	orrs	r2, r3
                                             (pbuf[2] << 16) | (pbuf[3] << 24));
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	3302      	adds	r3, #2
 800d264:	781b      	ldrb	r3, [r3, #0]
 800d266:	041b      	lsls	r3, r3, #16
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800d268:	431a      	orrs	r2, r3
                                             (pbuf[2] << 16) | (pbuf[3] << 24));
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	3303      	adds	r3, #3
 800d26e:	781b      	ldrb	r3, [r3, #0]
 800d270:	061b      	lsls	r3, r3, #24
 800d272:	431a      	orrs	r2, r3
    Line_Coding[cdc_ch].bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |
 800d274:	79fb      	ldrb	r3, [r7, #7]
 800d276:	4611      	mov	r1, r2
 800d278:	4a34      	ldr	r2, [pc, #208]	@ (800d34c <CDC_Control+0x1b0>)
 800d27a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    Line_Coding[cdc_ch].format = pbuf[4];
 800d27e:	79fb      	ldrb	r3, [r7, #7]
 800d280:	683a      	ldr	r2, [r7, #0]
 800d282:	7911      	ldrb	r1, [r2, #4]
 800d284:	4a31      	ldr	r2, [pc, #196]	@ (800d34c <CDC_Control+0x1b0>)
 800d286:	00db      	lsls	r3, r3, #3
 800d288:	4413      	add	r3, r2
 800d28a:	460a      	mov	r2, r1
 800d28c:	711a      	strb	r2, [r3, #4]
    Line_Coding[cdc_ch].paritytype = pbuf[5];
 800d28e:	79fb      	ldrb	r3, [r7, #7]
 800d290:	683a      	ldr	r2, [r7, #0]
 800d292:	7951      	ldrb	r1, [r2, #5]
 800d294:	4a2d      	ldr	r2, [pc, #180]	@ (800d34c <CDC_Control+0x1b0>)
 800d296:	00db      	lsls	r3, r3, #3
 800d298:	4413      	add	r3, r2
 800d29a:	460a      	mov	r2, r1
 800d29c:	715a      	strb	r2, [r3, #5]
    Line_Coding[cdc_ch].datatype = pbuf[6];
 800d29e:	79fb      	ldrb	r3, [r7, #7]
 800d2a0:	683a      	ldr	r2, [r7, #0]
 800d2a2:	7991      	ldrb	r1, [r2, #6]
 800d2a4:	4a29      	ldr	r2, [pc, #164]	@ (800d34c <CDC_Control+0x1b0>)
 800d2a6:	00db      	lsls	r3, r3, #3
 800d2a8:	4413      	add	r3, r2
 800d2aa:	460a      	mov	r2, r1
 800d2ac:	719a      	strb	r2, [r3, #6]

    switch (cdc_ch)
 800d2ae:	79fb      	ldrb	r3, [r7, #7]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d108      	bne.n	800d2c6 <CDC_Control+0x12a>
    {
    case 0:
      UpDateUart(&huart6, Line_Coding[cdc_ch].bitrate);
 800d2b4:	79fb      	ldrb	r3, [r7, #7]
 800d2b6:	4a25      	ldr	r2, [pc, #148]	@ (800d34c <CDC_Control+0x1b0>)
 800d2b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d2bc:	4619      	mov	r1, r3
 800d2be:	4824      	ldr	r0, [pc, #144]	@ (800d350 <CDC_Control+0x1b4>)
 800d2c0:	f7f4 fbdc 	bl	8001a7c <UpDateUart>
      break;
 800d2c4:	e000      	b.n	800d2c8 <CDC_Control+0x12c>
    
    default:
      break;
 800d2c6:	bf00      	nop
    }
    // Change_UART_Setting(cdc_ch);
    break;
 800d2c8:	e03b      	b.n	800d342 <CDC_Control+0x1a6>

  case CDC_GET_LINE_CODING:
    pbuf[0] = (uint8_t)(Line_Coding[cdc_ch].bitrate);
 800d2ca:	79fb      	ldrb	r3, [r7, #7]
 800d2cc:	4a1f      	ldr	r2, [pc, #124]	@ (800d34c <CDC_Control+0x1b0>)
 800d2ce:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d2d2:	b2da      	uxtb	r2, r3
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	701a      	strb	r2, [r3, #0]
    pbuf[1] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 8);
 800d2d8:	79fb      	ldrb	r3, [r7, #7]
 800d2da:	4a1c      	ldr	r2, [pc, #112]	@ (800d34c <CDC_Control+0x1b0>)
 800d2dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d2e0:	0a1a      	lsrs	r2, r3, #8
 800d2e2:	683b      	ldr	r3, [r7, #0]
 800d2e4:	3301      	adds	r3, #1
 800d2e6:	b2d2      	uxtb	r2, r2
 800d2e8:	701a      	strb	r2, [r3, #0]
    pbuf[2] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 16);
 800d2ea:	79fb      	ldrb	r3, [r7, #7]
 800d2ec:	4a17      	ldr	r2, [pc, #92]	@ (800d34c <CDC_Control+0x1b0>)
 800d2ee:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d2f2:	0c1a      	lsrs	r2, r3, #16
 800d2f4:	683b      	ldr	r3, [r7, #0]
 800d2f6:	3302      	adds	r3, #2
 800d2f8:	b2d2      	uxtb	r2, r2
 800d2fa:	701a      	strb	r2, [r3, #0]
    pbuf[3] = (uint8_t)(Line_Coding[cdc_ch].bitrate >> 24);
 800d2fc:	79fb      	ldrb	r3, [r7, #7]
 800d2fe:	4a13      	ldr	r2, [pc, #76]	@ (800d34c <CDC_Control+0x1b0>)
 800d300:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d304:	0e1a      	lsrs	r2, r3, #24
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	3303      	adds	r3, #3
 800d30a:	b2d2      	uxtb	r2, r2
 800d30c:	701a      	strb	r2, [r3, #0]
    pbuf[4] = Line_Coding[cdc_ch].format;
 800d30e:	79fb      	ldrb	r3, [r7, #7]
 800d310:	683a      	ldr	r2, [r7, #0]
 800d312:	3204      	adds	r2, #4
 800d314:	490d      	ldr	r1, [pc, #52]	@ (800d34c <CDC_Control+0x1b0>)
 800d316:	00db      	lsls	r3, r3, #3
 800d318:	440b      	add	r3, r1
 800d31a:	791b      	ldrb	r3, [r3, #4]
 800d31c:	7013      	strb	r3, [r2, #0]
    pbuf[5] = Line_Coding[cdc_ch].paritytype;
 800d31e:	79fb      	ldrb	r3, [r7, #7]
 800d320:	683a      	ldr	r2, [r7, #0]
 800d322:	3205      	adds	r2, #5
 800d324:	4909      	ldr	r1, [pc, #36]	@ (800d34c <CDC_Control+0x1b0>)
 800d326:	00db      	lsls	r3, r3, #3
 800d328:	440b      	add	r3, r1
 800d32a:	795b      	ldrb	r3, [r3, #5]
 800d32c:	7013      	strb	r3, [r2, #0]
    pbuf[6] = Line_Coding[cdc_ch].datatype;
 800d32e:	79fb      	ldrb	r3, [r7, #7]
 800d330:	683a      	ldr	r2, [r7, #0]
 800d332:	3206      	adds	r2, #6
 800d334:	4905      	ldr	r1, [pc, #20]	@ (800d34c <CDC_Control+0x1b0>)
 800d336:	00db      	lsls	r3, r3, #3
 800d338:	440b      	add	r3, r1
 800d33a:	799b      	ldrb	r3, [r3, #6]
 800d33c:	7013      	strb	r3, [r2, #0]
    break;
 800d33e:	e000      	b.n	800d342 <CDC_Control+0x1a6>
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d340:	bf00      	nop
  }

  return (USBD_OK);
 800d342:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d344:	4618      	mov	r0, r3
 800d346:	3708      	adds	r7, #8
 800d348:	46bd      	mov	sp, r7
 800d34a:	bd80      	pop	{r7, pc}
 800d34c:	2000956c 	.word	0x2000956c
 800d350:	200049a8 	.word	0x200049a8

0800d354 <CDC_Receive>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive(uint8_t cdc_ch, uint8_t *Buf, uint32_t *Len)
{
 800d354:	b580      	push	{r7, lr}
 800d356:	b086      	sub	sp, #24
 800d358:	af00      	add	r7, sp, #0
 800d35a:	4603      	mov	r3, r0
 800d35c:	60b9      	str	r1, [r7, #8]
 800d35e:	607a      	str	r2, [r7, #4]
 800d360:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 6 */
  uint32_t l = (*Len > MAX_CDC_PKT_SIZE) ? MAX_CDC_PKT_SIZE : *Len;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	2b40      	cmp	r3, #64	@ 0x40
 800d368:	bf28      	it	cs
 800d36a:	2340      	movcs	r3, #64	@ 0x40
 800d36c:	617b      	str	r3, [r7, #20]

  if (fifo_cnt < MAX_CDC_DEPTH)
 800d36e:	4b1c      	ldr	r3, [pc, #112]	@ (800d3e0 <CDC_Receive+0x8c>)
 800d370:	781b      	ldrb	r3, [r3, #0]
  {
      memcpy(cdc_fifo[fifo_w], Buf, l);
 800d372:	4b1c      	ldr	r3, [pc, #112]	@ (800d3e4 <CDC_Receive+0x90>)
 800d374:	781b      	ldrb	r3, [r3, #0]
 800d376:	b2db      	uxtb	r3, r3
 800d378:	019b      	lsls	r3, r3, #6
 800d37a:	4a1b      	ldr	r2, [pc, #108]	@ (800d3e8 <CDC_Receive+0x94>)
 800d37c:	4413      	add	r3, r2
 800d37e:	697a      	ldr	r2, [r7, #20]
 800d380:	68b9      	ldr	r1, [r7, #8]
 800d382:	4618      	mov	r0, r3
 800d384:	f005 fb80 	bl	8012a88 <memcpy>
      cdc_len[fifo_w] = l;
 800d388:	4b16      	ldr	r3, [pc, #88]	@ (800d3e4 <CDC_Receive+0x90>)
 800d38a:	781b      	ldrb	r3, [r3, #0]
 800d38c:	b2db      	uxtb	r3, r3
 800d38e:	461a      	mov	r2, r3
 800d390:	697b      	ldr	r3, [r7, #20]
 800d392:	b299      	uxth	r1, r3
 800d394:	4b15      	ldr	r3, [pc, #84]	@ (800d3ec <CDC_Receive+0x98>)
 800d396:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      fifo_w = (fifo_w + 1) % MAX_CDC_DEPTH;
 800d39a:	4b12      	ldr	r3, [pc, #72]	@ (800d3e4 <CDC_Receive+0x90>)
 800d39c:	781b      	ldrb	r3, [r3, #0]
 800d39e:	b2db      	uxtb	r3, r3
 800d3a0:	3301      	adds	r3, #1
 800d3a2:	425a      	negs	r2, r3
 800d3a4:	b2db      	uxtb	r3, r3
 800d3a6:	b2d2      	uxtb	r2, r2
 800d3a8:	bf58      	it	pl
 800d3aa:	4253      	negpl	r3, r2
 800d3ac:	b2da      	uxtb	r2, r3
 800d3ae:	4b0d      	ldr	r3, [pc, #52]	@ (800d3e4 <CDC_Receive+0x90>)
 800d3b0:	701a      	strb	r2, [r3, #0]
      fifo_cnt++;
 800d3b2:	4b0b      	ldr	r3, [pc, #44]	@ (800d3e0 <CDC_Receive+0x8c>)
 800d3b4:	781b      	ldrb	r3, [r3, #0]
 800d3b6:	b2db      	uxtb	r3, r3
 800d3b8:	3301      	adds	r3, #1
 800d3ba:	b2da      	uxtb	r2, r3
 800d3bc:	4b08      	ldr	r3, [pc, #32]	@ (800d3e0 <CDC_Receive+0x8c>)
 800d3be:	701a      	strb	r2, [r3, #0]
  }

  USBD_CDC_SetRxBuffer(cdc_ch, &hUsbDevice, &Buf[0]);
 800d3c0:	7bfb      	ldrb	r3, [r7, #15]
 800d3c2:	68ba      	ldr	r2, [r7, #8]
 800d3c4:	490a      	ldr	r1, [pc, #40]	@ (800d3f0 <CDC_Receive+0x9c>)
 800d3c6:	4618      	mov	r0, r3
 800d3c8:	f7ff fdaa 	bl	800cf20 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(cdc_ch, &hUsbDevice);
 800d3cc:	7bfb      	ldrb	r3, [r7, #15]
 800d3ce:	4908      	ldr	r1, [pc, #32]	@ (800d3f0 <CDC_Receive+0x9c>)
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	f7ff fe05 	bl	800cfe0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d3d6:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d3d8:	4618      	mov	r0, r3
 800d3da:	3718      	adds	r7, #24
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	bd80      	pop	{r7, pc}
 800d3e0:	200094ea 	.word	0x200094ea
 800d3e4:	200094e8 	.word	0x200094e8
 800d3e8:	200052e8 	.word	0x200052e8
 800d3ec:	200092e8 	.word	0x200092e8
 800d3f0:	2000968c 	.word	0x2000968c

0800d3f4 <CDC_TransmitCplt>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt(uint8_t cdc_ch, uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d3f4:	b480      	push	{r7}
 800d3f6:	b085      	sub	sp, #20
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	60b9      	str	r1, [r7, #8]
 800d3fc:	607a      	str	r2, [r7, #4]
 800d3fe:	461a      	mov	r2, r3
 800d400:	4603      	mov	r3, r0
 800d402:	73fb      	strb	r3, [r7, #15]
 800d404:	4613      	mov	r3, r2
 800d406:	73bb      	strb	r3, [r7, #14]
  return (USBD_OK);
 800d408:	2300      	movs	r3, #0
}
 800d40a:	4618      	mov	r0, r3
 800d40c:	3714      	adds	r7, #20
 800d40e:	46bd      	mov	sp, r7
 800d410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d414:	4770      	bx	lr
	...

0800d418 <CDC_Transmit>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit(uint8_t ch, uint8_t *Buf, uint16_t Len)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b084      	sub	sp, #16
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	4603      	mov	r3, r0
 800d420:	6039      	str	r1, [r7, #0]
 800d422:	71fb      	strb	r3, [r7, #7]
 800d424:	4613      	mov	r3, r2
 800d426:	80bb      	strh	r3, [r7, #4]
  uint8_t result = USBD_OK;
 800d428:	2300      	movs	r3, #0
 800d42a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  extern USBD_CDC_ACM_HandleTypeDef CDC_ACM_Class_Data[];
  USBD_CDC_ACM_HandleTypeDef *hcdc = NULL;
 800d42c:	2300      	movs	r3, #0
 800d42e:	60bb      	str	r3, [r7, #8]
  hcdc = &CDC_ACM_Class_Data[ch];
 800d430:	79fb      	ldrb	r3, [r7, #7]
 800d432:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800d436:	fb02 f303 	mul.w	r3, r2, r3
 800d43a:	4a0e      	ldr	r2, [pc, #56]	@ (800d474 <CDC_Transmit+0x5c>)
 800d43c:	4413      	add	r3, r2
 800d43e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0)
 800d440:	68bb      	ldr	r3, [r7, #8]
 800d442:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d446:	2b00      	cmp	r3, #0
 800d448:	d001      	beq.n	800d44e <CDC_Transmit+0x36>
  {
    return USBD_BUSY;
 800d44a:	2301      	movs	r3, #1
 800d44c:	e00d      	b.n	800d46a <CDC_Transmit+0x52>
  }
  USBD_CDC_SetTxBuffer(ch, &hUsbDevice, Buf, Len);
 800d44e:	88bb      	ldrh	r3, [r7, #4]
 800d450:	79f8      	ldrb	r0, [r7, #7]
 800d452:	683a      	ldr	r2, [r7, #0]
 800d454:	4908      	ldr	r1, [pc, #32]	@ (800d478 <CDC_Transmit+0x60>)
 800d456:	f7ff fd3f 	bl	800ced8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(ch, &hUsbDevice);
 800d45a:	79fb      	ldrb	r3, [r7, #7]
 800d45c:	4906      	ldr	r1, [pc, #24]	@ (800d478 <CDC_Transmit+0x60>)
 800d45e:	4618      	mov	r0, r3
 800d460:	f7ff fd7c 	bl	800cf5c <USBD_CDC_TransmitPacket>
 800d464:	4603      	mov	r3, r0
 800d466:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d468:	7bfb      	ldrb	r3, [r7, #15]
}
 800d46a:	4618      	mov	r0, r3
 800d46c:	3710      	adds	r7, #16
 800d46e:	46bd      	mov	sp, r7
 800d470:	bd80      	pop	{r7, pc}
 800d472:	bf00      	nop
 800d474:	200050cc 	.word	0x200050cc
 800d478:	2000968c 	.word	0x2000968c

0800d47c <USBD_COMPOSITE_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	b082      	sub	sp, #8
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
 800d484:	460b      	mov	r3, r1
 800d486:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.Init(pdev, cfgidx);
 800d488:	4b08      	ldr	r3, [pc, #32]	@ (800d4ac <USBD_COMPOSITE_Init+0x30>)
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	78fa      	ldrb	r2, [r7, #3]
 800d48e:	4611      	mov	r1, r2
 800d490:	6878      	ldr	r0, [r7, #4]
 800d492:	4798      	blx	r3
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
  USBD_HID_KEYBOARD.Init(pdev, cfgidx);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.Init(pdev, cfgidx);
 800d494:	4b06      	ldr	r3, [pc, #24]	@ (800d4b0 <USBD_COMPOSITE_Init+0x34>)
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	78fa      	ldrb	r2, [r7, #3]
 800d49a:	4611      	mov	r1, r2
 800d49c:	6878      	ldr	r0, [r7, #4]
 800d49e:	4798      	blx	r3
#endif
#if (USBD_USE_PRNTR == 1)
  USBD_PRNT.Init(pdev, cfgidx);
#endif

  return (uint8_t)USBD_OK;
 800d4a0:	2300      	movs	r3, #0
}
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	3708      	adds	r7, #8
 800d4a6:	46bd      	mov	sp, r7
 800d4a8:	bd80      	pop	{r7, pc}
 800d4aa:	bf00      	nop
 800d4ac:	20000248 	.word	0x20000248
 800d4b0:	200003cc 	.word	0x200003cc

0800d4b4 <USBD_COMPOSITE_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b082      	sub	sp, #8
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
 800d4bc:	460b      	mov	r3, r1
 800d4be:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.DeInit(pdev, cfgidx);
 800d4c0:	4b08      	ldr	r3, [pc, #32]	@ (800d4e4 <USBD_COMPOSITE_DeInit+0x30>)
 800d4c2:	685b      	ldr	r3, [r3, #4]
 800d4c4:	78fa      	ldrb	r2, [r7, #3]
 800d4c6:	4611      	mov	r1, r2
 800d4c8:	6878      	ldr	r0, [r7, #4]
 800d4ca:	4798      	blx	r3
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
  USBD_HID_KEYBOARD.DeInit(pdev, cfgidx);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.DeInit(pdev, cfgidx);
 800d4cc:	4b06      	ldr	r3, [pc, #24]	@ (800d4e8 <USBD_COMPOSITE_DeInit+0x34>)
 800d4ce:	685b      	ldr	r3, [r3, #4]
 800d4d0:	78fa      	ldrb	r2, [r7, #3]
 800d4d2:	4611      	mov	r1, r2
 800d4d4:	6878      	ldr	r0, [r7, #4]
 800d4d6:	4798      	blx	r3
#endif
#if (USBD_USE_PRNTR == 1)
  USBD_PRNT.DeInit(pdev, cfgidx);
#endif

  return (uint8_t)USBD_OK;
 800d4d8:	2300      	movs	r3, #0
}
 800d4da:	4618      	mov	r0, r3
 800d4dc:	3708      	adds	r7, #8
 800d4de:	46bd      	mov	sp, r7
 800d4e0:	bd80      	pop	{r7, pc}
 800d4e2:	bf00      	nop
 800d4e4:	20000248 	.word	0x20000248
 800d4e8:	200003cc 	.word	0x200003cc

0800d4ec <USBD_COMPOSITE_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_COMPOSITE_Setup(USBD_HandleTypeDef *pdev,
                                    USBD_SetupReqTypedef *req)
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b084      	sub	sp, #16
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	6078      	str	r0, [r7, #4]
 800d4f4:	6039      	str	r1, [r7, #0]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d4f6:	2300      	movs	r3, #0
 800d4f8:	73fb      	strb	r3, [r7, #15]
 800d4fa:	e019      	b.n	800d530 <USBD_COMPOSITE_Setup+0x44>
  {
    if (LOBYTE(req->wIndex) == CDC_CMD_ITF_NBR[i] || LOBYTE(req->wIndex) == CDC_COM_ITF_NBR[i])
 800d4fc:	683b      	ldr	r3, [r7, #0]
 800d4fe:	889b      	ldrh	r3, [r3, #4]
 800d500:	b2da      	uxtb	r2, r3
 800d502:	7bfb      	ldrb	r3, [r7, #15]
 800d504:	4915      	ldr	r1, [pc, #84]	@ (800d55c <USBD_COMPOSITE_Setup+0x70>)
 800d506:	5ccb      	ldrb	r3, [r1, r3]
 800d508:	429a      	cmp	r2, r3
 800d50a:	d007      	beq.n	800d51c <USBD_COMPOSITE_Setup+0x30>
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	889b      	ldrh	r3, [r3, #4]
 800d510:	b2da      	uxtb	r2, r3
 800d512:	7bfb      	ldrb	r3, [r7, #15]
 800d514:	4912      	ldr	r1, [pc, #72]	@ (800d560 <USBD_COMPOSITE_Setup+0x74>)
 800d516:	5ccb      	ldrb	r3, [r1, r3]
 800d518:	429a      	cmp	r2, r3
 800d51a:	d106      	bne.n	800d52a <USBD_COMPOSITE_Setup+0x3e>
    {
      return USBD_CDC_ACM.Setup(pdev, req);
 800d51c:	4b11      	ldr	r3, [pc, #68]	@ (800d564 <USBD_COMPOSITE_Setup+0x78>)
 800d51e:	689b      	ldr	r3, [r3, #8]
 800d520:	6839      	ldr	r1, [r7, #0]
 800d522:	6878      	ldr	r0, [r7, #4]
 800d524:	4798      	blx	r3
 800d526:	4603      	mov	r3, r0
 800d528:	e014      	b.n	800d554 <USBD_COMPOSITE_Setup+0x68>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d52a:	7bfb      	ldrb	r3, [r7, #15]
 800d52c:	3301      	adds	r3, #1
 800d52e:	73fb      	strb	r3, [r7, #15]
 800d530:	7bfb      	ldrb	r3, [r7, #15]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d0e2      	beq.n	800d4fc <USBD_COMPOSITE_Setup+0x10>
  {
    return USBD_HID_KEYBOARD.Setup(pdev, req);
  }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (LOBYTE(req->wIndex) == CUSTOM_HID_ITF_NBR)
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	889b      	ldrh	r3, [r3, #4]
 800d53a:	b2da      	uxtb	r2, r3
 800d53c:	4b0a      	ldr	r3, [pc, #40]	@ (800d568 <USBD_COMPOSITE_Setup+0x7c>)
 800d53e:	781b      	ldrb	r3, [r3, #0]
 800d540:	429a      	cmp	r2, r3
 800d542:	d106      	bne.n	800d552 <USBD_COMPOSITE_Setup+0x66>
  {
    return USBD_HID_CUSTOM.Setup(pdev, req);
 800d544:	4b09      	ldr	r3, [pc, #36]	@ (800d56c <USBD_COMPOSITE_Setup+0x80>)
 800d546:	689b      	ldr	r3, [r3, #8]
 800d548:	6839      	ldr	r1, [r7, #0]
 800d54a:	6878      	ldr	r0, [r7, #4]
 800d54c:	4798      	blx	r3
 800d54e:	4603      	mov	r3, r0
 800d550:	e000      	b.n	800d554 <USBD_COMPOSITE_Setup+0x68>
  {
    USBD_PRNT.Setup(pdev, req);
  }
#endif

  return USBD_FAIL;
 800d552:	2303      	movs	r3, #3
}
 800d554:	4618      	mov	r0, r3
 800d556:	3710      	adds	r7, #16
 800d558:	46bd      	mov	sp, r7
 800d55a:	bd80      	pop	{r7, pc}
 800d55c:	200050c0 	.word	0x200050c0
 800d560:	200050c4 	.word	0x200050c4
 800d564:	20000248 	.word	0x20000248
 800d568:	20009bb0 	.word	0x20009bb0
 800d56c:	200003cc 	.word	0x200003cc

0800d570 <USBD_COMPOSITE_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d570:	b580      	push	{r7, lr}
 800d572:	b084      	sub	sp, #16
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
 800d578:	460b      	mov	r3, r1
 800d57a:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d57c:	2300      	movs	r3, #0
 800d57e:	73fb      	strb	r3, [r7, #15]
 800d580:	e01a      	b.n	800d5b8 <USBD_COMPOSITE_DataIn+0x48>
  {
    if (epnum == (CDC_IN_EP[i] & 0x7F) || epnum == (CDC_CMD_EP[i] & 0x7F))
 800d582:	78fa      	ldrb	r2, [r7, #3]
 800d584:	7bfb      	ldrb	r3, [r7, #15]
 800d586:	4918      	ldr	r1, [pc, #96]	@ (800d5e8 <USBD_COMPOSITE_DataIn+0x78>)
 800d588:	5ccb      	ldrb	r3, [r1, r3]
 800d58a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d58e:	429a      	cmp	r2, r3
 800d590:	d007      	beq.n	800d5a2 <USBD_COMPOSITE_DataIn+0x32>
 800d592:	78fa      	ldrb	r2, [r7, #3]
 800d594:	7bfb      	ldrb	r3, [r7, #15]
 800d596:	4915      	ldr	r1, [pc, #84]	@ (800d5ec <USBD_COMPOSITE_DataIn+0x7c>)
 800d598:	5ccb      	ldrb	r3, [r1, r3]
 800d59a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d59e:	429a      	cmp	r2, r3
 800d5a0:	d107      	bne.n	800d5b2 <USBD_COMPOSITE_DataIn+0x42>
    {
      return USBD_CDC_ACM.DataIn(pdev, epnum);
 800d5a2:	4b13      	ldr	r3, [pc, #76]	@ (800d5f0 <USBD_COMPOSITE_DataIn+0x80>)
 800d5a4:	695b      	ldr	r3, [r3, #20]
 800d5a6:	78fa      	ldrb	r2, [r7, #3]
 800d5a8:	4611      	mov	r1, r2
 800d5aa:	6878      	ldr	r0, [r7, #4]
 800d5ac:	4798      	blx	r3
 800d5ae:	4603      	mov	r3, r0
 800d5b0:	e015      	b.n	800d5de <USBD_COMPOSITE_DataIn+0x6e>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d5b2:	7bfb      	ldrb	r3, [r7, #15]
 800d5b4:	3301      	adds	r3, #1
 800d5b6:	73fb      	strb	r3, [r7, #15]
 800d5b8:	7bfb      	ldrb	r3, [r7, #15]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d0e1      	beq.n	800d582 <USBD_COMPOSITE_DataIn+0x12>
  {
    return USBD_HID_KEYBOARD.DataIn(pdev, epnum);
  }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (epnum == (CUSTOM_HID_IN_EP & 0x7F))
 800d5be:	78fa      	ldrb	r2, [r7, #3]
 800d5c0:	4b0c      	ldr	r3, [pc, #48]	@ (800d5f4 <USBD_COMPOSITE_DataIn+0x84>)
 800d5c2:	781b      	ldrb	r3, [r3, #0]
 800d5c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d5c8:	429a      	cmp	r2, r3
 800d5ca:	d107      	bne.n	800d5dc <USBD_COMPOSITE_DataIn+0x6c>
  {
    return USBD_HID_CUSTOM.DataIn(pdev, epnum);
 800d5cc:	4b0a      	ldr	r3, [pc, #40]	@ (800d5f8 <USBD_COMPOSITE_DataIn+0x88>)
 800d5ce:	695b      	ldr	r3, [r3, #20]
 800d5d0:	78fa      	ldrb	r2, [r7, #3]
 800d5d2:	4611      	mov	r1, r2
 800d5d4:	6878      	ldr	r0, [r7, #4]
 800d5d6:	4798      	blx	r3
 800d5d8:	4603      	mov	r3, r0
 800d5da:	e000      	b.n	800d5de <USBD_COMPOSITE_DataIn+0x6e>
  {
    USBD_PRNT.DataIn(pdev, epnum);
  }
#endif

  return USBD_FAIL;
 800d5dc:	2303      	movs	r3, #3
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3710      	adds	r7, #16
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	bd80      	pop	{r7, pc}
 800d5e6:	bf00      	nop
 800d5e8:	200050b4 	.word	0x200050b4
 800d5ec:	200050bc 	.word	0x200050bc
 800d5f0:	20000248 	.word	0x20000248
 800d5f4:	200003ca 	.word	0x200003ca
 800d5f8:	200003cc 	.word	0x200003cc

0800d5fc <USBD_COMPOSITE_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b082      	sub	sp, #8
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
#if (USBD_USE_CDC_ACM == 1)
  USBD_CDC_ACM.EP0_RxReady(pdev);
 800d604:	4b06      	ldr	r3, [pc, #24]	@ (800d620 <USBD_COMPOSITE_EP0_RxReady+0x24>)
 800d606:	691b      	ldr	r3, [r3, #16]
 800d608:	6878      	ldr	r0, [r7, #4]
 800d60a:	4798      	blx	r3
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  USBD_HID_CUSTOM.EP0_RxReady(pdev);
 800d60c:	4b05      	ldr	r3, [pc, #20]	@ (800d624 <USBD_COMPOSITE_EP0_RxReady+0x28>)
 800d60e:	691b      	ldr	r3, [r3, #16]
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	4798      	blx	r3
  USBD_DFU.EP0_RxReady(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d614:	2300      	movs	r3, #0
}
 800d616:	4618      	mov	r0, r3
 800d618:	3708      	adds	r7, #8
 800d61a:	46bd      	mov	sp, r7
 800d61c:	bd80      	pop	{r7, pc}
 800d61e:	bf00      	nop
 800d620:	20000248 	.word	0x20000248
 800d624:	200003cc 	.word	0x200003cc

0800d628 <USBD_COMPOSITE_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 800d628:	b480      	push	{r7}
 800d62a:	b083      	sub	sp, #12
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
  USBD_DFU.EP0_TxSent(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d630:	2300      	movs	r3, #0
}
 800d632:	4618      	mov	r0, r3
 800d634:	370c      	adds	r7, #12
 800d636:	46bd      	mov	sp, r7
 800d638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d63c:	4770      	bx	lr

0800d63e <USBD_COMPOSITE_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_COMPOSITE_SOF(USBD_HandleTypeDef *pdev)
{
 800d63e:	b480      	push	{r7}
 800d640:	b083      	sub	sp, #12
 800d642:	af00      	add	r7, sp, #0
 800d644:	6078      	str	r0, [r7, #4]
  USBD_DFU.SOF(pdev);
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d646:	2300      	movs	r3, #0
}
 800d648:	4618      	mov	r0, r3
 800d64a:	370c      	adds	r7, #12
 800d64c:	46bd      	mov	sp, r7
 800d64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d652:	4770      	bx	lr

0800d654 <USBD_COMPOSITE_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d654:	b480      	push	{r7}
 800d656:	b083      	sub	sp, #12
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
 800d65c:	460b      	mov	r3, r1
 800d65e:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_DFU == 1)
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d660:	2300      	movs	r3, #0
}
 800d662:	4618      	mov	r0, r3
 800d664:	370c      	adds	r7, #12
 800d666:	46bd      	mov	sp, r7
 800d668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66c:	4770      	bx	lr

0800d66e <USBD_COMPOSITE_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d66e:	b480      	push	{r7}
 800d670:	b083      	sub	sp, #12
 800d672:	af00      	add	r7, sp, #0
 800d674:	6078      	str	r0, [r7, #4]
 800d676:	460b      	mov	r3, r1
 800d678:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_DFU == 1)
#endif
#if (USBD_USE_PRNTR == 1)
#endif

  return (uint8_t)USBD_OK;
 800d67a:	2300      	movs	r3, #0
}
 800d67c:	4618      	mov	r0, r3
 800d67e:	370c      	adds	r7, #12
 800d680:	46bd      	mov	sp, r7
 800d682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d686:	4770      	bx	lr

0800d688 <USBD_COMPOSITE_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_COMPOSITE_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d688:	b580      	push	{r7, lr}
 800d68a:	b084      	sub	sp, #16
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]
 800d690:	460b      	mov	r3, r1
 800d692:	70fb      	strb	r3, [r7, #3]
#if (USBD_USE_CDC_ACM == 1)
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d694:	2300      	movs	r3, #0
 800d696:	73fb      	strb	r3, [r7, #15]
 800d698:	e010      	b.n	800d6bc <USBD_COMPOSITE_DataOut+0x34>
  {
    if (epnum == CDC_OUT_EP[i])
 800d69a:	7bfb      	ldrb	r3, [r7, #15]
 800d69c:	4a12      	ldr	r2, [pc, #72]	@ (800d6e8 <USBD_COMPOSITE_DataOut+0x60>)
 800d69e:	5cd3      	ldrb	r3, [r2, r3]
 800d6a0:	78fa      	ldrb	r2, [r7, #3]
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	d107      	bne.n	800d6b6 <USBD_COMPOSITE_DataOut+0x2e>
    {
      return USBD_CDC_ACM.DataOut(pdev, epnum);
 800d6a6:	4b11      	ldr	r3, [pc, #68]	@ (800d6ec <USBD_COMPOSITE_DataOut+0x64>)
 800d6a8:	699b      	ldr	r3, [r3, #24]
 800d6aa:	78fa      	ldrb	r2, [r7, #3]
 800d6ac:	4611      	mov	r1, r2
 800d6ae:	6878      	ldr	r0, [r7, #4]
 800d6b0:	4798      	blx	r3
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	e013      	b.n	800d6de <USBD_COMPOSITE_DataOut+0x56>
  for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d6b6:	7bfb      	ldrb	r3, [r7, #15]
 800d6b8:	3301      	adds	r3, #1
 800d6ba:	73fb      	strb	r3, [r7, #15]
 800d6bc:	7bfb      	ldrb	r3, [r7, #15]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d0eb      	beq.n	800d69a <USBD_COMPOSITE_DataOut+0x12>
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (epnum == CUSTOM_HID_OUT_EP)
 800d6c2:	4b0b      	ldr	r3, [pc, #44]	@ (800d6f0 <USBD_COMPOSITE_DataOut+0x68>)
 800d6c4:	781b      	ldrb	r3, [r3, #0]
 800d6c6:	78fa      	ldrb	r2, [r7, #3]
 800d6c8:	429a      	cmp	r2, r3
 800d6ca:	d107      	bne.n	800d6dc <USBD_COMPOSITE_DataOut+0x54>
  {
    return USBD_HID_CUSTOM.DataOut(pdev, epnum);
 800d6cc:	4b09      	ldr	r3, [pc, #36]	@ (800d6f4 <USBD_COMPOSITE_DataOut+0x6c>)
 800d6ce:	699b      	ldr	r3, [r3, #24]
 800d6d0:	78fa      	ldrb	r2, [r7, #3]
 800d6d2:	4611      	mov	r1, r2
 800d6d4:	6878      	ldr	r0, [r7, #4]
 800d6d6:	4798      	blx	r3
 800d6d8:	4603      	mov	r3, r0
 800d6da:	e000      	b.n	800d6de <USBD_COMPOSITE_DataOut+0x56>
  {
    USBD_PRNT.DataOut(pdev, epnum);
  }
#endif

  return USBD_FAIL;
 800d6dc:	2303      	movs	r3, #3
}
 800d6de:	4618      	mov	r0, r3
 800d6e0:	3710      	adds	r7, #16
 800d6e2:	46bd      	mov	sp, r7
 800d6e4:	bd80      	pop	{r7, pc}
 800d6e6:	bf00      	nop
 800d6e8:	200050b8 	.word	0x200050b8
 800d6ec:	20000248 	.word	0x20000248
 800d6f0:	200003cb 	.word	0x200003cb
 800d6f4:	200003cc 	.word	0x200003cc

0800d6f8 <USBD_COMPOSITE_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetHSCfgDesc(uint16_t *length)
{
 800d6f8:	b480      	push	{r7}
 800d6fa:	b083      	sub	sp, #12
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_HSCfgDesc);
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	226b      	movs	r2, #107	@ 0x6b
 800d704:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_HSCfgDesc;
 800d706:	4b03      	ldr	r3, [pc, #12]	@ (800d714 <USBD_COMPOSITE_GetHSCfgDesc+0x1c>)
}
 800d708:	4618      	mov	r0, r3
 800d70a:	370c      	adds	r7, #12
 800d70c:	46bd      	mov	sp, r7
 800d70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d712:	4770      	bx	lr
 800d714:	200095e0 	.word	0x200095e0

0800d718 <USBD_COMPOSITE_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetFSCfgDesc(uint16_t *length)
{
 800d718:	b480      	push	{r7}
 800d71a:	b083      	sub	sp, #12
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_FSCfgDesc);
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	226b      	movs	r2, #107	@ 0x6b
 800d724:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_FSCfgDesc;
 800d726:	4b03      	ldr	r3, [pc, #12]	@ (800d734 <USBD_COMPOSITE_GetFSCfgDesc+0x1c>)
}
 800d728:	4618      	mov	r0, r3
 800d72a:	370c      	adds	r7, #12
 800d72c:	46bd      	mov	sp, r7
 800d72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d732:	4770      	bx	lr
 800d734:	20009574 	.word	0x20009574

0800d738 <USBD_COMPOSITE_GetOtherSpeedCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_COMPOSITE_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d738:	b480      	push	{r7}
 800d73a:	b083      	sub	sp, #12
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
#if (USBD_USE_HS == 1)
  *length = (uint16_t)sizeof(USBD_COMPOSITE_FSCfgDesc);
  return (uint8_t *)&USBD_COMPOSITE_FSCfgDesc;
#else
  *length = (uint16_t)sizeof(USBD_COMPOSITE_HSCfgDesc);
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	226b      	movs	r2, #107	@ 0x6b
 800d744:	801a      	strh	r2, [r3, #0]
  return (uint8_t *)&USBD_COMPOSITE_HSCfgDesc;
 800d746:	4b03      	ldr	r3, [pc, #12]	@ (800d754 <USBD_COMPOSITE_GetOtherSpeedCfgDesc+0x1c>)
#endif
}
 800d748:	4618      	mov	r0, r3
 800d74a:	370c      	adds	r7, #12
 800d74c:	46bd      	mov	sp, r7
 800d74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d752:	4770      	bx	lr
 800d754:	200095e0 	.word	0x200095e0

0800d758 <USBD_COMPOSITE_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_COMPOSITE_GetDeviceQualifierDesc(uint16_t *length)
{
 800d758:	b480      	push	{r7}
 800d75a:	b083      	sub	sp, #12
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_COMPOSITE_DeviceQualifierDesc);
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	220a      	movs	r2, #10
 800d764:	801a      	strh	r2, [r3, #0]
  return USBD_COMPOSITE_DeviceQualifierDesc;
 800d766:	4b03      	ldr	r3, [pc, #12]	@ (800d774 <USBD_COMPOSITE_GetDeviceQualifierDesc+0x1c>)
}
 800d768:	4618      	mov	r0, r3
 800d76a:	370c      	adds	r7, #12
 800d76c:	46bd      	mov	sp, r7
 800d76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d772:	4770      	bx	lr
 800d774:	20000370 	.word	0x20000370

0800d778 <USBD_COMPOSITE_GetUsrStringDesc>:
  * @param  length : pointer data length
  * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
  */
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
static uint8_t *USBD_COMPOSITE_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b08a      	sub	sp, #40	@ 0x28
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	60f8      	str	r0, [r7, #12]
 800d780:	460b      	mov	r3, r1
 800d782:	607a      	str	r2, [r7, #4]
 800d784:	72fb      	strb	r3, [r7, #11]
  static uint8_t USBD_StrDesc[64];

  /* Check if the requested string interface is supported */
  if (index <= USBD_Track_String_Index)
 800d786:	4b20      	ldr	r3, [pc, #128]	@ (800d808 <USBD_COMPOSITE_GetUsrStringDesc+0x90>)
 800d788:	781b      	ldrb	r3, [r3, #0]
 800d78a:	7afa      	ldrb	r2, [r7, #11]
 800d78c:	429a      	cmp	r2, r3
 800d78e:	d835      	bhi.n	800d7fc <USBD_COMPOSITE_GetUsrStringDesc+0x84>
  {
#if (USBD_USE_CDC_ACM == 1)
    char str_buffer[16] = "";
 800d790:	f107 0314 	add.w	r3, r7, #20
 800d794:	2200      	movs	r2, #0
 800d796:	601a      	str	r2, [r3, #0]
 800d798:	605a      	str	r2, [r3, #4]
 800d79a:	609a      	str	r2, [r3, #8]
 800d79c:	60da      	str	r2, [r3, #12]
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d79e:	2300      	movs	r3, #0
 800d7a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d7a4:	e01a      	b.n	800d7dc <USBD_COMPOSITE_GetUsrStringDesc+0x64>
    {
      if (index == CDC_STR_DESC_IDX[i])
 800d7a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7aa:	4a18      	ldr	r2, [pc, #96]	@ (800d80c <USBD_COMPOSITE_GetUsrStringDesc+0x94>)
 800d7ac:	5cd3      	ldrb	r3, [r2, r3]
 800d7ae:	7afa      	ldrb	r2, [r7, #11]
 800d7b0:	429a      	cmp	r2, r3
 800d7b2:	d10e      	bne.n	800d7d2 <USBD_COMPOSITE_GetUsrStringDesc+0x5a>
      {
        snprintf(str_buffer, sizeof(str_buffer), CDC_ACM_STR_DESC, i);
 800d7b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7b8:	f107 0014 	add.w	r0, r7, #20
 800d7bc:	4a14      	ldr	r2, [pc, #80]	@ (800d810 <USBD_COMPOSITE_GetUsrStringDesc+0x98>)
 800d7be:	2110      	movs	r1, #16
 800d7c0:	f005 f8d6 	bl	8012970 <sniprintf>
        USBD_GetString((uint8_t *)str_buffer, USBD_StrDesc, length);
 800d7c4:	f107 0314 	add.w	r3, r7, #20
 800d7c8:	687a      	ldr	r2, [r7, #4]
 800d7ca:	4912      	ldr	r1, [pc, #72]	@ (800d814 <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	f001 fcf6 	bl	800f1be <USBD_GetString>
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800d7d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7d6:	3301      	adds	r3, #1
 800d7d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d7dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d0e0      	beq.n	800d7a6 <USBD_COMPOSITE_GetUsrStringDesc+0x2e>
    {
      USBD_GetString((uint8_t *)HID_KEYBOARD_STR_DESC, USBD_StrDesc, length);
    }
#endif
#if (USBD_USE_HID_CUSTOM == 1)
    if (index == CUSTOM_HID_STR_DESC_IDX)
 800d7e4:	4b0c      	ldr	r3, [pc, #48]	@ (800d818 <USBD_COMPOSITE_GetUsrStringDesc+0xa0>)
 800d7e6:	781b      	ldrb	r3, [r3, #0]
 800d7e8:	7afa      	ldrb	r2, [r7, #11]
 800d7ea:	429a      	cmp	r2, r3
 800d7ec:	d104      	bne.n	800d7f8 <USBD_COMPOSITE_GetUsrStringDesc+0x80>
    {
      USBD_GetString((uint8_t *)CUSTOM_HID_STR_DESC, USBD_StrDesc, length);
 800d7ee:	687a      	ldr	r2, [r7, #4]
 800d7f0:	4908      	ldr	r1, [pc, #32]	@ (800d814 <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d7f2:	480a      	ldr	r0, [pc, #40]	@ (800d81c <USBD_COMPOSITE_GetUsrStringDesc+0xa4>)
 800d7f4:	f001 fce3 	bl	800f1be <USBD_GetString>
    if (index == PRINTER_STR_DESC_IDX)
    {
      USBD_GetString((uint8_t *)PRNT_STR_DESC, USBD_StrDesc, length);
    }
#endif
    return USBD_StrDesc;
 800d7f8:	4b06      	ldr	r3, [pc, #24]	@ (800d814 <USBD_COMPOSITE_GetUsrStringDesc+0x9c>)
 800d7fa:	e000      	b.n	800d7fe <USBD_COMPOSITE_GetUsrStringDesc+0x86>
  }
  else
  {
    /* Not supported Interface Descriptor index */
    return NULL;
 800d7fc:	2300      	movs	r3, #0
  }
}
 800d7fe:	4618      	mov	r0, r3
 800d800:	3728      	adds	r7, #40	@ 0x28
 800d802:	46bd      	mov	sp, r7
 800d804:	bd80      	pop	{r7, pc}
 800d806:	bf00      	nop
 800d808:	2000036c 	.word	0x2000036c
 800d80c:	200050c8 	.word	0x200050c8
 800d810:	0801381c 	.word	0x0801381c
 800d814:	2000964c 	.word	0x2000964c
 800d818:	20009bb1 	.word	0x20009bb1
 800d81c:	0801382c 	.word	0x0801382c

0800d820 <USBD_COMPOSITE_Mount_Class>:
#endif

void USBD_COMPOSITE_Mount_Class(void)
{
 800d820:	b590      	push	{r4, r7, lr}
 800d822:	b089      	sub	sp, #36	@ 0x24
 800d824:	af04      	add	r7, sp, #16
  uint16_t len = 0;
 800d826:	2300      	movs	r3, #0
 800d828:	80bb      	strh	r3, [r7, #4]
  uint8_t *ptr = NULL;
 800d82a:	2300      	movs	r3, #0
 800d82c:	60fb      	str	r3, [r7, #12]

  uint8_t in_ep_track = 0x81;
 800d82e:	2381      	movs	r3, #129	@ 0x81
 800d830:	72fb      	strb	r3, [r7, #11]
  uint8_t out_ep_track = 0x01;
 800d832:	2301      	movs	r3, #1
 800d834:	72bb      	strb	r3, [r7, #10]
  uint8_t interface_no_track = 0x00;
 800d836:	2300      	movs	r3, #0
 800d838:	727b      	strb	r3, [r7, #9]
  interface_no_track += 1;
  USBD_Track_String_Index += 1;
#endif

#if (USBD_USE_HID_CUSTOM == 1)
  ptr = USBD_HID_CUSTOM.GetFSConfigDescriptor(&len);
 800d83a:	4b74      	ldr	r3, [pc, #464]	@ (800da0c <USBD_COMPOSITE_Mount_Class+0x1ec>)
 800d83c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d83e:	1d3a      	adds	r2, r7, #4
 800d840:	4610      	mov	r0, r2
 800d842:	4798      	blx	r3
 800d844:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800d846:	4b72      	ldr	r3, [pc, #456]	@ (800da10 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d848:	781b      	ldrb	r3, [r3, #0]
 800d84a:	7ab8      	ldrb	r0, [r7, #10]
 800d84c:	7afa      	ldrb	r2, [r7, #11]
 800d84e:	7a79      	ldrb	r1, [r7, #9]
 800d850:	9300      	str	r3, [sp, #0]
 800d852:	4603      	mov	r3, r0
 800d854:	68f8      	ldr	r0, [r7, #12]
 800d856:	f002 f99b 	bl	800fb90 <USBD_Update_HID_Custom_DESC>
  memcpy(USBD_COMPOSITE_FSCfgDesc.USBD_HID_CUSTOM_DESC, ptr + 0x09, len - 0x09);
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	3309      	adds	r3, #9
 800d85e:	88ba      	ldrh	r2, [r7, #4]
 800d860:	3a09      	subs	r2, #9
 800d862:	4619      	mov	r1, r3
 800d864:	486b      	ldr	r0, [pc, #428]	@ (800da14 <USBD_COMPOSITE_Mount_Class+0x1f4>)
 800d866:	f005 f90f 	bl	8012a88 <memcpy>

  ptr = USBD_HID_CUSTOM.GetHSConfigDescriptor(&len);
 800d86a:	4b68      	ldr	r3, [pc, #416]	@ (800da0c <USBD_COMPOSITE_Mount_Class+0x1ec>)
 800d86c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d86e:	1d3a      	adds	r2, r7, #4
 800d870:	4610      	mov	r0, r2
 800d872:	4798      	blx	r3
 800d874:	60f8      	str	r0, [r7, #12]
  USBD_Update_HID_Custom_DESC(ptr, interface_no_track, in_ep_track, out_ep_track, USBD_Track_String_Index);
 800d876:	4b66      	ldr	r3, [pc, #408]	@ (800da10 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d878:	781b      	ldrb	r3, [r3, #0]
 800d87a:	7ab8      	ldrb	r0, [r7, #10]
 800d87c:	7afa      	ldrb	r2, [r7, #11]
 800d87e:	7a79      	ldrb	r1, [r7, #9]
 800d880:	9300      	str	r3, [sp, #0]
 800d882:	4603      	mov	r3, r0
 800d884:	68f8      	ldr	r0, [r7, #12]
 800d886:	f002 f983 	bl	800fb90 <USBD_Update_HID_Custom_DESC>
  memcpy(USBD_COMPOSITE_HSCfgDesc.USBD_HID_CUSTOM_DESC, ptr + 0x09, len - 0x09);
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	3309      	adds	r3, #9
 800d88e:	88ba      	ldrh	r2, [r7, #4]
 800d890:	3a09      	subs	r2, #9
 800d892:	4619      	mov	r1, r3
 800d894:	4860      	ldr	r0, [pc, #384]	@ (800da18 <USBD_COMPOSITE_Mount_Class+0x1f8>)
 800d896:	f005 f8f7 	bl	8012a88 <memcpy>

  in_ep_track += 1;
 800d89a:	7afb      	ldrb	r3, [r7, #11]
 800d89c:	3301      	adds	r3, #1
 800d89e:	72fb      	strb	r3, [r7, #11]
  out_ep_track += 1;
 800d8a0:	7abb      	ldrb	r3, [r7, #10]
 800d8a2:	3301      	adds	r3, #1
 800d8a4:	72bb      	strb	r3, [r7, #10]
  interface_no_track += 1;
 800d8a6:	7a7b      	ldrb	r3, [r7, #9]
 800d8a8:	3301      	adds	r3, #1
 800d8aa:	727b      	strb	r3, [r7, #9]
  USBD_Track_String_Index += 1;
 800d8ac:	4b58      	ldr	r3, [pc, #352]	@ (800da10 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d8ae:	781b      	ldrb	r3, [r3, #0]
 800d8b0:	3301      	adds	r3, #1
 800d8b2:	b2da      	uxtb	r2, r3
 800d8b4:	4b56      	ldr	r3, [pc, #344]	@ (800da10 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d8b6:	701a      	strb	r2, [r3, #0]
  interface_no_track += 1;
  USBD_Track_String_Index += 1;
#endif

#if (USBD_USE_CDC_ACM == 1)
  ptr = USBD_CDC_ACM.GetFSConfigDescriptor(&len);
 800d8b8:	4b58      	ldr	r3, [pc, #352]	@ (800da1c <USBD_COMPOSITE_Mount_Class+0x1fc>)
 800d8ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8bc:	1d3a      	adds	r2, r7, #4
 800d8be:	4610      	mov	r0, r2
 800d8c0:	4798      	blx	r3
 800d8c2:	60f8      	str	r0, [r7, #12]
  USBD_Update_CDC_ACM_DESC(ptr,
 800d8c4:	7a7b      	ldrb	r3, [r7, #9]
 800d8c6:	3301      	adds	r3, #1
 800d8c8:	b2d8      	uxtb	r0, r3
 800d8ca:	7afb      	ldrb	r3, [r7, #11]
 800d8cc:	3301      	adds	r3, #1
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	4a4f      	ldr	r2, [pc, #316]	@ (800da10 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d8d2:	7812      	ldrb	r2, [r2, #0]
 800d8d4:	7afc      	ldrb	r4, [r7, #11]
 800d8d6:	7a79      	ldrb	r1, [r7, #9]
 800d8d8:	9202      	str	r2, [sp, #8]
 800d8da:	7aba      	ldrb	r2, [r7, #10]
 800d8dc:	9201      	str	r2, [sp, #4]
 800d8de:	9300      	str	r3, [sp, #0]
 800d8e0:	4623      	mov	r3, r4
 800d8e2:	4602      	mov	r2, r0
 800d8e4:	68f8      	ldr	r0, [r7, #12]
 800d8e6:	f7ff fbaf 	bl	800d048 <USBD_Update_CDC_ACM_DESC>
                           interface_no_track + 1,
                           in_ep_track,
                           in_ep_track + 1,
                           out_ep_track,
                           USBD_Track_String_Index);
  memcpy(USBD_COMPOSITE_FSCfgDesc.USBD_CDC_ACM_DESC, ptr + 0x09, len - 0x09);
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	3309      	adds	r3, #9
 800d8ee:	88ba      	ldrh	r2, [r7, #4]
 800d8f0:	3a09      	subs	r2, #9
 800d8f2:	4619      	mov	r1, r3
 800d8f4:	484a      	ldr	r0, [pc, #296]	@ (800da20 <USBD_COMPOSITE_Mount_Class+0x200>)
 800d8f6:	f005 f8c7 	bl	8012a88 <memcpy>

  ptr = USBD_CDC_ACM.GetHSConfigDescriptor(&len);
 800d8fa:	4b48      	ldr	r3, [pc, #288]	@ (800da1c <USBD_COMPOSITE_Mount_Class+0x1fc>)
 800d8fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8fe:	1d3a      	adds	r2, r7, #4
 800d900:	4610      	mov	r0, r2
 800d902:	4798      	blx	r3
 800d904:	60f8      	str	r0, [r7, #12]
  USBD_Update_CDC_ACM_DESC(ptr,
 800d906:	7a7b      	ldrb	r3, [r7, #9]
 800d908:	3301      	adds	r3, #1
 800d90a:	b2d8      	uxtb	r0, r3
 800d90c:	7afb      	ldrb	r3, [r7, #11]
 800d90e:	3301      	adds	r3, #1
 800d910:	b2db      	uxtb	r3, r3
 800d912:	4a3f      	ldr	r2, [pc, #252]	@ (800da10 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d914:	7812      	ldrb	r2, [r2, #0]
 800d916:	7afc      	ldrb	r4, [r7, #11]
 800d918:	7a79      	ldrb	r1, [r7, #9]
 800d91a:	9202      	str	r2, [sp, #8]
 800d91c:	7aba      	ldrb	r2, [r7, #10]
 800d91e:	9201      	str	r2, [sp, #4]
 800d920:	9300      	str	r3, [sp, #0]
 800d922:	4623      	mov	r3, r4
 800d924:	4602      	mov	r2, r0
 800d926:	68f8      	ldr	r0, [r7, #12]
 800d928:	f7ff fb8e 	bl	800d048 <USBD_Update_CDC_ACM_DESC>
                           interface_no_track + 1,
                           in_ep_track,
                           in_ep_track + 1,
                           out_ep_track,
                           USBD_Track_String_Index);
  memcpy(USBD_COMPOSITE_HSCfgDesc.USBD_CDC_ACM_DESC, ptr + 0x09, len - 0x09);
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	3309      	adds	r3, #9
 800d930:	88ba      	ldrh	r2, [r7, #4]
 800d932:	3a09      	subs	r2, #9
 800d934:	4619      	mov	r1, r3
 800d936:	483b      	ldr	r0, [pc, #236]	@ (800da24 <USBD_COMPOSITE_Mount_Class+0x204>)
 800d938:	f005 f8a6 	bl	8012a88 <memcpy>

  in_ep_track += 2 * USBD_CDC_ACM_COUNT;
 800d93c:	7afb      	ldrb	r3, [r7, #11]
 800d93e:	3302      	adds	r3, #2
 800d940:	72fb      	strb	r3, [r7, #11]
  out_ep_track += 1 * USBD_CDC_ACM_COUNT;
 800d942:	7abb      	ldrb	r3, [r7, #10]
 800d944:	3301      	adds	r3, #1
 800d946:	72bb      	strb	r3, [r7, #10]
  interface_no_track += 2 * USBD_CDC_ACM_COUNT;
 800d948:	7a7b      	ldrb	r3, [r7, #9]
 800d94a:	3302      	adds	r3, #2
 800d94c:	727b      	strb	r3, [r7, #9]
  USBD_Track_String_Index += USBD_CDC_ACM_COUNT;
 800d94e:	4b30      	ldr	r3, [pc, #192]	@ (800da10 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d950:	781b      	ldrb	r3, [r3, #0]
 800d952:	3301      	adds	r3, #1
 800d954:	b2da      	uxtb	r2, r3
 800d956:	4b2e      	ldr	r3, [pc, #184]	@ (800da10 <USBD_COMPOSITE_Mount_Class+0x1f0>)
 800d958:	701a      	strb	r2, [r3, #0]
#endif

  uint16_t CFG_SIZE = sizeof(USBD_COMPOSITE_CFG_DESC_t);
 800d95a:	236b      	movs	r3, #107	@ 0x6b
 800d95c:	80fb      	strh	r3, [r7, #6]
  ptr = USBD_COMPOSITE_HSCfgDesc.CONFIG_DESC;
 800d95e:	4b32      	ldr	r3, [pc, #200]	@ (800da28 <USBD_COMPOSITE_Mount_Class+0x208>)
 800d960:	60fb      	str	r3, [r7, #12]
  /* Configuration Descriptor */
  ptr[0] = 0x09;                        /* bLength: Configuration Descriptor size */
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	2209      	movs	r2, #9
 800d966:	701a      	strb	r2, [r3, #0]
  ptr[1] = USB_DESC_TYPE_CONFIGURATION; /* bDescriptorType: Configuration */
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	3301      	adds	r3, #1
 800d96c:	2202      	movs	r2, #2
 800d96e:	701a      	strb	r2, [r3, #0]
  ptr[2] = LOBYTE(CFG_SIZE);            /* wTotalLength:no of returned bytes */
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	3302      	adds	r3, #2
 800d974:	88fa      	ldrh	r2, [r7, #6]
 800d976:	b2d2      	uxtb	r2, r2
 800d978:	701a      	strb	r2, [r3, #0]
  ptr[3] = HIBYTE(CFG_SIZE);
 800d97a:	88fb      	ldrh	r3, [r7, #6]
 800d97c:	0a1b      	lsrs	r3, r3, #8
 800d97e:	b29a      	uxth	r2, r3
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	3303      	adds	r3, #3
 800d984:	b2d2      	uxtb	r2, r2
 800d986:	701a      	strb	r2, [r3, #0]
  ptr[4] = interface_no_track; /* bNumInterfaces: 2 interface */
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	3304      	adds	r3, #4
 800d98c:	7a7a      	ldrb	r2, [r7, #9]
 800d98e:	701a      	strb	r2, [r3, #0]
  ptr[5] = 0x01;               /* bConfigurationValue: Configuration value */
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	3305      	adds	r3, #5
 800d994:	2201      	movs	r2, #1
 800d996:	701a      	strb	r2, [r3, #0]
  ptr[6] = 0x00;               /* iConfiguration: Index of string descriptor describing the configuration */
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	3306      	adds	r3, #6
 800d99c:	2200      	movs	r2, #0
 800d99e:	701a      	strb	r2, [r3, #0]
#if (USBD_SELF_POWERED == 1U)
  ptr[7] = 0xC0; /* bmAttributes: Bus Powered according to user configuration */
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	3307      	adds	r3, #7
 800d9a4:	22c0      	movs	r2, #192	@ 0xc0
 800d9a6:	701a      	strb	r2, [r3, #0]
#else
  ptr[7] = 0x80; /* bmAttributes: Bus Powered according to user configuration */
#endif
  ptr[8] = USBD_MAX_POWER; /* MaxPower 100 mA */
 800d9a8:	68fb      	ldr	r3, [r7, #12]
 800d9aa:	3308      	adds	r3, #8
 800d9ac:	2232      	movs	r2, #50	@ 0x32
 800d9ae:	701a      	strb	r2, [r3, #0]

  ptr = USBD_COMPOSITE_FSCfgDesc.CONFIG_DESC;
 800d9b0:	4b1e      	ldr	r3, [pc, #120]	@ (800da2c <USBD_COMPOSITE_Mount_Class+0x20c>)
 800d9b2:	60fb      	str	r3, [r7, #12]
  /* Configuration Descriptor */
  ptr[0] = 0x09;                        /* bLength: Configuration Descriptor size */
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	2209      	movs	r2, #9
 800d9b8:	701a      	strb	r2, [r3, #0]
  ptr[1] = USB_DESC_TYPE_CONFIGURATION; /* bDescriptorType: Configuration */
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	3301      	adds	r3, #1
 800d9be:	2202      	movs	r2, #2
 800d9c0:	701a      	strb	r2, [r3, #0]
  ptr[2] = LOBYTE(CFG_SIZE);            /* wTotalLength:no of returned bytes */
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	3302      	adds	r3, #2
 800d9c6:	88fa      	ldrh	r2, [r7, #6]
 800d9c8:	b2d2      	uxtb	r2, r2
 800d9ca:	701a      	strb	r2, [r3, #0]
  ptr[3] = HIBYTE(CFG_SIZE);
 800d9cc:	88fb      	ldrh	r3, [r7, #6]
 800d9ce:	0a1b      	lsrs	r3, r3, #8
 800d9d0:	b29a      	uxth	r2, r3
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	3303      	adds	r3, #3
 800d9d6:	b2d2      	uxtb	r2, r2
 800d9d8:	701a      	strb	r2, [r3, #0]
  ptr[4] = interface_no_track; /* bNumInterfaces: 2 interface */
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	3304      	adds	r3, #4
 800d9de:	7a7a      	ldrb	r2, [r7, #9]
 800d9e0:	701a      	strb	r2, [r3, #0]
  ptr[5] = 0x01;               /* bConfigurationValue: Configuration value */
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	3305      	adds	r3, #5
 800d9e6:	2201      	movs	r2, #1
 800d9e8:	701a      	strb	r2, [r3, #0]
  ptr[6] = 0x00;               /* iConfiguration: Index of string descriptor describing the configuration */
 800d9ea:	68fb      	ldr	r3, [r7, #12]
 800d9ec:	3306      	adds	r3, #6
 800d9ee:	2200      	movs	r2, #0
 800d9f0:	701a      	strb	r2, [r3, #0]
#if (USBD_SELF_POWERED == 1U)
  ptr[7] = 0xC0; /* bmAttributes: Bus Powered according to user configuration */
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	3307      	adds	r3, #7
 800d9f6:	22c0      	movs	r2, #192	@ 0xc0
 800d9f8:	701a      	strb	r2, [r3, #0]
#else
  ptr[7] = 0x80; /* bmAttributes: Bus Powered according to user configuration */
#endif
  ptr[8] = USBD_MAX_POWER; /* MaxPower 100 mA */
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	3308      	adds	r3, #8
 800d9fe:	2232      	movs	r2, #50	@ 0x32
 800da00:	701a      	strb	r2, [r3, #0]

  (void)out_ep_track;
  (void)in_ep_track;
}
 800da02:	bf00      	nop
 800da04:	3714      	adds	r7, #20
 800da06:	46bd      	mov	sp, r7
 800da08:	bd90      	pop	{r4, r7, pc}
 800da0a:	bf00      	nop
 800da0c:	200003cc 	.word	0x200003cc
 800da10:	2000036c 	.word	0x2000036c
 800da14:	2000957d 	.word	0x2000957d
 800da18:	200095e9 	.word	0x200095e9
 800da1c:	20000248 	.word	0x20000248
 800da20:	2000959d 	.word	0x2000959d
 800da24:	20009609 	.word	0x20009609
 800da28:	200095e0 	.word	0x200095e0
 800da2c:	20009574 	.word	0x20009574

0800da30 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800da30:	b580      	push	{r7, lr}
 800da32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  USBD_COMPOSITE_Mount_Class();
 800da34:	f7ff fef4 	bl	800d820 <USBD_COMPOSITE_Mount_Class>
  if (USBD_Init(&hUsbDevice, &USBD_Desc, DEVICE_HS) != USBD_OK)
  {
    Error_Handler();
  }
#else
  if (USBD_Init(&hUsbDevice, &USBD_Desc, DEVICE_FS) != USBD_OK)
 800da38:	2200      	movs	r2, #0
 800da3a:	4917      	ldr	r1, [pc, #92]	@ (800da98 <MX_USB_DEVICE_Init+0x68>)
 800da3c:	4817      	ldr	r0, [pc, #92]	@ (800da9c <MX_USB_DEVICE_Init+0x6c>)
 800da3e:	f000 fb15 	bl	800e06c <USBD_Init>
 800da42:	4603      	mov	r3, r0
 800da44:	2b00      	cmp	r3, #0
 800da46:	d001      	beq.n	800da4c <MX_USB_DEVICE_Init+0x1c>
  {
    Error_Handler();
 800da48:	f7f3 fd02 	bl	8001450 <Error_Handler>
  }
#endif
  if (USBD_RegisterClass(&hUsbDevice, &USBD_COMPOSITE) != USBD_OK)
 800da4c:	4914      	ldr	r1, [pc, #80]	@ (800daa0 <MX_USB_DEVICE_Init+0x70>)
 800da4e:	4813      	ldr	r0, [pc, #76]	@ (800da9c <MX_USB_DEVICE_Init+0x6c>)
 800da50:	f000 fb38 	bl	800e0c4 <USBD_RegisterClass>
 800da54:	4603      	mov	r3, r0
 800da56:	2b00      	cmp	r3, #0
 800da58:	d001      	beq.n	800da5e <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 800da5a:	f7f3 fcf9 	bl	8001450 <Error_Handler>
  }
#if (USBD_USE_CDC_ACM == 1)
  if (USBD_CDC_ACM_RegisterInterface(&hUsbDevice, &USBD_CDC_ACM_fops) != USBD_OK)
 800da5e:	4911      	ldr	r1, [pc, #68]	@ (800daa4 <MX_USB_DEVICE_Init+0x74>)
 800da60:	480e      	ldr	r0, [pc, #56]	@ (800da9c <MX_USB_DEVICE_Init+0x6c>)
 800da62:	f7ff fa23 	bl	800ceac <USBD_CDC_ACM_RegisterInterface>
 800da66:	4603      	mov	r3, r0
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d001      	beq.n	800da70 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800da6c:	f7f3 fcf0 	bl	8001450 <Error_Handler>
#if (USBD_USE_HID_MOUSE == 1)
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
#endif
#if (USBD_USE_HID_CUSTOM == 1)
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDevice, &USBD_CustomHID_fops) != USBD_OK)
 800da70:	490d      	ldr	r1, [pc, #52]	@ (800daa8 <MX_USB_DEVICE_Init+0x78>)
 800da72:	480a      	ldr	r0, [pc, #40]	@ (800da9c <MX_USB_DEVICE_Init+0x6c>)
 800da74:	f002 f876 	bl	800fb64 <USBD_CUSTOM_HID_RegisterInterface>
 800da78:	4603      	mov	r3, r0
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d001      	beq.n	800da82 <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
 800da7e:	f7f3 fce7 	bl	8001450 <Error_Handler>
  if (USBD_PRNT_RegisterInterface(&hUsbDevice, &USBD_PRNT_fops) != USBD_OK)
  {
    Error_Handler();
  }
#endif
  if (USBD_Start(&hUsbDevice) != USBD_OK)
 800da82:	4806      	ldr	r0, [pc, #24]	@ (800da9c <MX_USB_DEVICE_Init+0x6c>)
 800da84:	f000 fb5c 	bl	800e140 <USBD_Start>
 800da88:	4603      	mov	r3, r0
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d001      	beq.n	800da92 <MX_USB_DEVICE_Init+0x62>
  {
    Error_Handler();
 800da8e:	f7f3 fcdf 	bl	8001450 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800da92:	bf00      	nop
 800da94:	bd80      	pop	{r7, pc}
 800da96:	bf00      	nop
 800da98:	2000037c 	.word	0x2000037c
 800da9c:	2000968c 	.word	0x2000968c
 800daa0:	20000330 	.word	0x20000330
 800daa4:	2000031c 	.word	0x2000031c
 800daa8:	20000508 	.word	0x20000508

0800daac <HAL_PCDEx_SetTxFiFoInBytes>:
/* Private functions ---------------------------------------------------------*/

/* USER CODE BEGIN 1 */
#if(!STM32F1_DEVICE)
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFoInBytes(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b082      	sub	sp, #8
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
 800dab4:	460b      	mov	r3, r1
 800dab6:	70fb      	strb	r3, [r7, #3]
 800dab8:	4613      	mov	r3, r2
 800daba:	803b      	strh	r3, [r7, #0]
	return HAL_PCDEx_SetTxFiFo(hpcd, fifo, (size/4));
 800dabc:	883b      	ldrh	r3, [r7, #0]
 800dabe:	089b      	lsrs	r3, r3, #2
 800dac0:	b29a      	uxth	r2, r3
 800dac2:	78fb      	ldrb	r3, [r7, #3]
 800dac4:	4619      	mov	r1, r3
 800dac6:	6878      	ldr	r0, [r7, #4]
 800dac8:	f7f9 f906 	bl	8006cd8 <HAL_PCDEx_SetTxFiFo>
 800dacc:	4603      	mov	r3, r0
}
 800dace:	4618      	mov	r0, r3
 800dad0:	3708      	adds	r7, #8
 800dad2:	46bd      	mov	sp, r7
 800dad4:	bd80      	pop	{r7, pc}

0800dad6 <HAL_PCDEx_SetRxFiFoInBytes>:

HAL_StatusTypeDef HAL_PCDEx_SetRxFiFoInBytes(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800dad6:	b580      	push	{r7, lr}
 800dad8:	b082      	sub	sp, #8
 800dada:	af00      	add	r7, sp, #0
 800dadc:	6078      	str	r0, [r7, #4]
 800dade:	460b      	mov	r3, r1
 800dae0:	807b      	strh	r3, [r7, #2]
	return HAL_PCDEx_SetRxFiFo(hpcd, (size/4));
 800dae2:	887b      	ldrh	r3, [r7, #2]
 800dae4:	089b      	lsrs	r3, r3, #2
 800dae6:	b29b      	uxth	r3, r3
 800dae8:	4619      	mov	r1, r3
 800daea:	6878      	ldr	r0, [r7, #4]
 800daec:	f7f9 f93b 	bl	8006d66 <HAL_PCDEx_SetRxFiFo>
 800daf0:	4603      	mov	r3, r0
}
 800daf2:	4618      	mov	r0, r3
 800daf4:	3708      	adds	r7, #8
 800daf6:	46bd      	mov	sp, r7
 800daf8:	bd80      	pop	{r7, pc}

0800dafa <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dafa:	b580      	push	{r7, lr}
 800dafc:	b082      	sub	sp, #8
 800dafe:	af00      	add	r7, sp, #0
 800db00:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef *)hpcd->pData, (uint8_t *)hpcd->Setup);
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800db0e:	4619      	mov	r1, r3
 800db10:	4610      	mov	r0, r2
 800db12:	f000 fb60 	bl	800e1d6 <USBD_LL_SetupStage>
}
 800db16:	bf00      	nop
 800db18:	3708      	adds	r7, #8
 800db1a:	46bd      	mov	sp, r7
 800db1c:	bd80      	pop	{r7, pc}

0800db1e <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db1e:	b580      	push	{r7, lr}
 800db20:	b082      	sub	sp, #8
 800db22:	af00      	add	r7, sp, #0
 800db24:	6078      	str	r0, [r7, #4]
 800db26:	460b      	mov	r3, r1
 800db28:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800db30:	78fa      	ldrb	r2, [r7, #3]
 800db32:	6879      	ldr	r1, [r7, #4]
 800db34:	4613      	mov	r3, r2
 800db36:	00db      	lsls	r3, r3, #3
 800db38:	4413      	add	r3, r2
 800db3a:	009b      	lsls	r3, r3, #2
 800db3c:	440b      	add	r3, r1
 800db3e:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800db42:	681a      	ldr	r2, [r3, #0]
 800db44:	78fb      	ldrb	r3, [r7, #3]
 800db46:	4619      	mov	r1, r3
 800db48:	f000 fb9a 	bl	800e280 <USBD_LL_DataOutStage>
}
 800db4c:	bf00      	nop
 800db4e:	3708      	adds	r7, #8
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}

0800db54 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b082      	sub	sp, #8
 800db58:	af00      	add	r7, sp, #0
 800db5a:	6078      	str	r0, [r7, #4]
 800db5c:	460b      	mov	r3, r1
 800db5e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800db66:	78fa      	ldrb	r2, [r7, #3]
 800db68:	6879      	ldr	r1, [r7, #4]
 800db6a:	4613      	mov	r3, r2
 800db6c:	00db      	lsls	r3, r3, #3
 800db6e:	4413      	add	r3, r2
 800db70:	009b      	lsls	r3, r3, #2
 800db72:	440b      	add	r3, r1
 800db74:	334c      	adds	r3, #76	@ 0x4c
 800db76:	681a      	ldr	r2, [r3, #0]
 800db78:	78fb      	ldrb	r3, [r7, #3]
 800db7a:	4619      	mov	r1, r3
 800db7c:	f000 fbe3 	bl	800e346 <USBD_LL_DataInStage>
}
 800db80:	bf00      	nop
 800db82:	3708      	adds	r7, #8
 800db84:	46bd      	mov	sp, r7
 800db86:	bd80      	pop	{r7, pc}

0800db88 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800db88:	b580      	push	{r7, lr}
 800db8a:	b082      	sub	sp, #8
 800db8c:	af00      	add	r7, sp, #0
 800db8e:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef *)hpcd->pData);
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800db96:	4618      	mov	r0, r3
 800db98:	f000 fcf2 	bl	800e580 <USBD_LL_SOF>
}
 800db9c:	bf00      	nop
 800db9e:	3708      	adds	r7, #8
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bd80      	pop	{r7, pc}

0800dba4 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	b084      	sub	sp, #16
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800dbac:	2301      	movs	r3, #1
 800dbae:	73fb      	strb	r3, [r7, #15]

  if (hpcd->Init.speed == PCD_SPEED_FULL)
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	68db      	ldr	r3, [r3, #12]
 800dbb4:	2b02      	cmp	r3, #2
 800dbb6:	d102      	bne.n	800dbbe <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_FULL; 
 800dbb8:	2301      	movs	r3, #1
 800dbba:	73fb      	strb	r3, [r7, #15]
 800dbbc:	e008      	b.n	800dbd0 <HAL_PCD_ResetCallback+0x2c>
  }
  #if(!STM32F1_DEVICE)
  else if (hpcd->Init.speed == PCD_SPEED_HIGH)
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	68db      	ldr	r3, [r3, #12]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d102      	bne.n	800dbcc <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_HIGH;
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	73fb      	strb	r3, [r7, #15]
 800dbca:	e001      	b.n	800dbd0 <HAL_PCD_ResetCallback+0x2c>
  }
  #endif
  else
  {
    Error_Handler();
 800dbcc:	f7f3 fc40 	bl	8001450 <Error_Handler>
  }
  /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef *)hpcd->pData, speed);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dbd6:	7bfa      	ldrb	r2, [r7, #15]
 800dbd8:	4611      	mov	r1, r2
 800dbda:	4618      	mov	r0, r3
 800dbdc:	f000 fc92 	bl	800e504 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef *)hpcd->pData);
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	f000 fc43 	bl	800e472 <USBD_LL_Reset>
}
 800dbec:	bf00      	nop
 800dbee:	3710      	adds	r7, #16
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}

0800dbf4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dbf4:	b580      	push	{r7, lr}
 800dbf6:	b082      	sub	sp, #8
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef *)hpcd->pData);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dc02:	4618      	mov	r0, r3
 800dc04:	f000 fc8e 	bl	800e524 <USBD_LL_Suspend>
#if (!STM32F1_DEVICE)
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	687a      	ldr	r2, [r7, #4]
 800dc14:	6812      	ldr	r2, [r2, #0]
 800dc16:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dc1a:	f043 0301 	orr.w	r3, r3, #1
 800dc1e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	6a1b      	ldr	r3, [r3, #32]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d005      	beq.n	800dc34 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dc28:	4b04      	ldr	r3, [pc, #16]	@ (800dc3c <HAL_PCD_SuspendCallback+0x48>)
 800dc2a:	691b      	ldr	r3, [r3, #16]
 800dc2c:	4a03      	ldr	r2, [pc, #12]	@ (800dc3c <HAL_PCD_SuspendCallback+0x48>)
 800dc2e:	f043 0306 	orr.w	r3, r3, #6
 800dc32:	6113      	str	r3, [r2, #16]
  }
#endif
  /* USER CODE END 2 */
}
 800dc34:	bf00      	nop
 800dc36:	3708      	adds	r7, #8
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}
 800dc3c:	e000ed00 	.word	0xe000ed00

0800dc40 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b082      	sub	sp, #8
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef *)hpcd->pData);
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dc4e:	4618      	mov	r0, r3
 800dc50:	f000 fc7e 	bl	800e550 <USBD_LL_Resume>
}
 800dc54:	bf00      	nop
 800dc56:	3708      	adds	r7, #8
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}

0800dc5c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b082      	sub	sp, #8
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	6078      	str	r0, [r7, #4]
 800dc64:	460b      	mov	r3, r1
 800dc66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dc6e:	78fa      	ldrb	r2, [r7, #3]
 800dc70:	4611      	mov	r1, r2
 800dc72:	4618      	mov	r0, r3
 800dc74:	f000 fccc 	bl	800e610 <USBD_LL_IsoOUTIncomplete>
}
 800dc78:	bf00      	nop
 800dc7a:	3708      	adds	r7, #8
 800dc7c:	46bd      	mov	sp, r7
 800dc7e:	bd80      	pop	{r7, pc}

0800dc80 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b082      	sub	sp, #8
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]
 800dc88:	460b      	mov	r3, r1
 800dc8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dc92:	78fa      	ldrb	r2, [r7, #3]
 800dc94:	4611      	mov	r1, r2
 800dc96:	4618      	mov	r0, r3
 800dc98:	f000 fc94 	bl	800e5c4 <USBD_LL_IsoINIncomplete>
}
 800dc9c:	bf00      	nop
 800dc9e:	3708      	adds	r7, #8
 800dca0:	46bd      	mov	sp, r7
 800dca2:	bd80      	pop	{r7, pc}

0800dca4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b082      	sub	sp, #8
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef *)hpcd->pData);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f000 fcd2 	bl	800e65c <USBD_LL_DevConnected>
}
 800dcb8:	bf00      	nop
 800dcba:	3708      	adds	r7, #8
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	bd80      	pop	{r7, pc}

0800dcc0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b082      	sub	sp, #8
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef *)hpcd->pData);
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800dcce:	4618      	mov	r0, r3
 800dcd0:	f000 fccf 	bl	800e672 <USBD_LL_DevDisconnected>
}
 800dcd4:	bf00      	nop
 800dcd6:	3708      	adds	r7, #8
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}

0800dcdc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b084      	sub	sp, #16
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
#else
  /**FULL SPEED USB */
#if (STM32F1_DEVICE) /** for STM32F1 or similar */
  hpcd_USB_OTG_PTR = &hpcd_USB_FS;  /** hpcd_USB_FS or hpcd_USB_OTG_FS*/
#else
  hpcd_USB_OTG_PTR = &hpcd_USB_OTG_FS;  /** hpcd_USB_FS or hpcd_USB_OTG_FS*/
 800dce4:	4b27      	ldr	r3, [pc, #156]	@ (800dd84 <USBD_LL_Init+0xa8>)
 800dce6:	4a28      	ldr	r2, [pc, #160]	@ (800dd88 <USBD_LL_Init+0xac>)
 800dce8:	601a      	str	r2, [r3, #0]
#endif

  if (pdev->id == DEVICE_FS)
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	781b      	ldrb	r3, [r3, #0]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d143      	bne.n	800dd7a <USBD_LL_Init+0x9e>
  {
    /* Link the driver to the stack. */
    hpcd_USB_OTG_PTR->pData = pdev;
 800dcf2:	4b24      	ldr	r3, [pc, #144]	@ (800dd84 <USBD_LL_Init+0xa8>)
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	687a      	ldr	r2, [r7, #4]
 800dcf8:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
    pdev->pData = hpcd_USB_OTG_PTR;
 800dcfc:	4b21      	ldr	r3, [pc, #132]	@ (800dd84 <USBD_LL_Init+0xa8>)
 800dcfe:	681a      	ldr	r2, [r3, #0]
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	f8c3 2310 	str.w	r2, [r3, #784]	@ 0x310
      pma_track += 8;
    }
#endif
#else /** if HAL_PCDEx_SetRxFiFo() is used by HAL driver */

    HAL_PCDEx_SetRxFiFoInBytes(hpcd_USB_OTG_PTR, 512); // ALL OUT EP Buffer
 800dd06:	4b1f      	ldr	r3, [pc, #124]	@ (800dd84 <USBD_LL_Init+0xa8>)
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800dd0e:	4618      	mov	r0, r3
 800dd10:	f7ff fee1 	bl	800dad6 <HAL_PCDEx_SetRxFiFoInBytes>

    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, 0, 64); // EP0 IN
 800dd14:	4b1b      	ldr	r3, [pc, #108]	@ (800dd84 <USBD_LL_Init+0xa8>)
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	2240      	movs	r2, #64	@ 0x40
 800dd1a:	2100      	movs	r1, #0
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	f7ff fec5 	bl	800daac <HAL_PCDEx_SetTxFiFoInBytes>
#endif
#if (USBD_USE_HID_KEYBOARD == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (HID_KEYBOARD_IN_EP & 0x7F), 64);
#endif
#if (USBD_USE_HID_CUSTOM == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CUSTOM_HID_IN_EP & 0x7F), 64);
 800dd22:	4b18      	ldr	r3, [pc, #96]	@ (800dd84 <USBD_LL_Init+0xa8>)
 800dd24:	6818      	ldr	r0, [r3, #0]
 800dd26:	4b19      	ldr	r3, [pc, #100]	@ (800dd8c <USBD_LL_Init+0xb0>)
 800dd28:	781b      	ldrb	r3, [r3, #0]
 800dd2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd2e:	b2db      	uxtb	r3, r3
 800dd30:	2240      	movs	r2, #64	@ 0x40
 800dd32:	4619      	mov	r1, r3
 800dd34:	f7ff feba 	bl	800daac <HAL_PCDEx_SetTxFiFoInBytes>
#endif
#if (USBD_USE_PRNTR == 1)
    HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (PRNT_IN_EP & 0x7F), 128);
#endif
#if (USBD_USE_CDC_ACM == 1)
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800dd38:	2300      	movs	r3, #0
 800dd3a:	73fb      	strb	r3, [r7, #15]
 800dd3c:	e01a      	b.n	800dd74 <USBD_LL_Init+0x98>
    {
      HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CDC_IN_EP[i] & 0x7F), 128);
 800dd3e:	4b11      	ldr	r3, [pc, #68]	@ (800dd84 <USBD_LL_Init+0xa8>)
 800dd40:	6818      	ldr	r0, [r3, #0]
 800dd42:	7bfb      	ldrb	r3, [r7, #15]
 800dd44:	4a12      	ldr	r2, [pc, #72]	@ (800dd90 <USBD_LL_Init+0xb4>)
 800dd46:	5cd3      	ldrb	r3, [r2, r3]
 800dd48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd4c:	b2db      	uxtb	r3, r3
 800dd4e:	2280      	movs	r2, #128	@ 0x80
 800dd50:	4619      	mov	r1, r3
 800dd52:	f7ff feab 	bl	800daac <HAL_PCDEx_SetTxFiFoInBytes>
      HAL_PCDEx_SetTxFiFoInBytes(hpcd_USB_OTG_PTR, (CDC_CMD_EP[i] & 0x7F), 64);
 800dd56:	4b0b      	ldr	r3, [pc, #44]	@ (800dd84 <USBD_LL_Init+0xa8>)
 800dd58:	6818      	ldr	r0, [r3, #0]
 800dd5a:	7bfb      	ldrb	r3, [r7, #15]
 800dd5c:	4a0d      	ldr	r2, [pc, #52]	@ (800dd94 <USBD_LL_Init+0xb8>)
 800dd5e:	5cd3      	ldrb	r3, [r2, r3]
 800dd60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dd64:	b2db      	uxtb	r3, r3
 800dd66:	2240      	movs	r2, #64	@ 0x40
 800dd68:	4619      	mov	r1, r3
 800dd6a:	f7ff fe9f 	bl	800daac <HAL_PCDEx_SetTxFiFoInBytes>
    for (uint8_t i = 0; i < USBD_CDC_ACM_COUNT; i++)
 800dd6e:	7bfb      	ldrb	r3, [r7, #15]
 800dd70:	3301      	adds	r3, #1
 800dd72:	73fb      	strb	r3, [r7, #15]
 800dd74:	7bfb      	ldrb	r3, [r7, #15]
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d0e1      	beq.n	800dd3e <USBD_LL_Init+0x62>
  HAL_PCD_RegisterDataOutStageCallback(hpcd_USB_OTG_PTR, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(hpcd_USB_OTG_PTR, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(hpcd_USB_OTG_PTR, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(hpcd_USB_OTG_PTR, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  return USBD_OK;
 800dd7a:	2300      	movs	r3, #0
}
 800dd7c:	4618      	mov	r0, r3
 800dd7e:	3710      	adds	r7, #16
 800dd80:	46bd      	mov	sp, r7
 800dd82:	bd80      	pop	{r7, pc}
 800dd84:	200099a8 	.word	0x200099a8
 800dd88:	20004aac 	.word	0x20004aac
 800dd8c:	200003ca 	.word	0x200003ca
 800dd90:	200050b4 	.word	0x200050b4
 800dd94:	200050bc 	.word	0x200050bc

0800dd98 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b084      	sub	sp, #16
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dda0:	2300      	movs	r3, #0
 800dda2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dda4:	2300      	movs	r3, #0
 800dda6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800ddae:	4618      	mov	r0, r3
 800ddb0:	f7f7 fe96 	bl	8005ae0 <HAL_PCD_Start>
 800ddb4:	4603      	mov	r3, r0
 800ddb6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800ddb8:	7bfb      	ldrb	r3, [r7, #15]
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f000 f92a 	bl	800e014 <USBD_Get_USB_Status>
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ddc4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	3710      	adds	r7, #16
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	bd80      	pop	{r7, pc}

0800ddce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ddce:	b580      	push	{r7, lr}
 800ddd0:	b084      	sub	sp, #16
 800ddd2:	af00      	add	r7, sp, #0
 800ddd4:	6078      	str	r0, [r7, #4]
 800ddd6:	4608      	mov	r0, r1
 800ddd8:	4611      	mov	r1, r2
 800ddda:	461a      	mov	r2, r3
 800dddc:	4603      	mov	r3, r0
 800ddde:	70fb      	strb	r3, [r7, #3]
 800dde0:	460b      	mov	r3, r1
 800dde2:	70bb      	strb	r3, [r7, #2]
 800dde4:	4613      	mov	r3, r2
 800dde6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dde8:	2300      	movs	r3, #0
 800ddea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ddec:	2300      	movs	r3, #0
 800ddee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800ddf6:	78bb      	ldrb	r3, [r7, #2]
 800ddf8:	883a      	ldrh	r2, [r7, #0]
 800ddfa:	78f9      	ldrb	r1, [r7, #3]
 800ddfc:	f7f8 fb67 	bl	80064ce <HAL_PCD_EP_Open>
 800de00:	4603      	mov	r3, r0
 800de02:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800de04:	7bfb      	ldrb	r3, [r7, #15]
 800de06:	4618      	mov	r0, r3
 800de08:	f000 f904 	bl	800e014 <USBD_Get_USB_Status>
 800de0c:	4603      	mov	r3, r0
 800de0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de10:	7bbb      	ldrb	r3, [r7, #14]
}
 800de12:	4618      	mov	r0, r3
 800de14:	3710      	adds	r7, #16
 800de16:	46bd      	mov	sp, r7
 800de18:	bd80      	pop	{r7, pc}

0800de1a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de1a:	b580      	push	{r7, lr}
 800de1c:	b084      	sub	sp, #16
 800de1e:	af00      	add	r7, sp, #0
 800de20:	6078      	str	r0, [r7, #4]
 800de22:	460b      	mov	r3, r1
 800de24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de26:	2300      	movs	r3, #0
 800de28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de2a:	2300      	movs	r3, #0
 800de2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800de34:	78fa      	ldrb	r2, [r7, #3]
 800de36:	4611      	mov	r1, r2
 800de38:	4618      	mov	r0, r3
 800de3a:	f7f8 fbb0 	bl	800659e <HAL_PCD_EP_Close>
 800de3e:	4603      	mov	r3, r0
 800de40:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800de42:	7bfb      	ldrb	r3, [r7, #15]
 800de44:	4618      	mov	r0, r3
 800de46:	f000 f8e5 	bl	800e014 <USBD_Get_USB_Status>
 800de4a:	4603      	mov	r3, r0
 800de4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de4e:	7bbb      	ldrb	r3, [r7, #14]
}
 800de50:	4618      	mov	r0, r3
 800de52:	3710      	adds	r7, #16
 800de54:	46bd      	mov	sp, r7
 800de56:	bd80      	pop	{r7, pc}

0800de58 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de58:	b580      	push	{r7, lr}
 800de5a:	b084      	sub	sp, #16
 800de5c:	af00      	add	r7, sp, #0
 800de5e:	6078      	str	r0, [r7, #4]
 800de60:	460b      	mov	r3, r1
 800de62:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800de64:	2300      	movs	r3, #0
 800de66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800de68:	2300      	movs	r3, #0
 800de6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800de72:	78fa      	ldrb	r2, [r7, #3]
 800de74:	4611      	mov	r1, r2
 800de76:	4618      	mov	r0, r3
 800de78:	f7f8 fc88 	bl	800678c <HAL_PCD_EP_SetStall>
 800de7c:	4603      	mov	r3, r0
 800de7e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800de80:	7bfb      	ldrb	r3, [r7, #15]
 800de82:	4618      	mov	r0, r3
 800de84:	f000 f8c6 	bl	800e014 <USBD_Get_USB_Status>
 800de88:	4603      	mov	r3, r0
 800de8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800de8c:	7bbb      	ldrb	r3, [r7, #14]
}
 800de8e:	4618      	mov	r0, r3
 800de90:	3710      	adds	r7, #16
 800de92:	46bd      	mov	sp, r7
 800de94:	bd80      	pop	{r7, pc}

0800de96 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800de96:	b580      	push	{r7, lr}
 800de98:	b084      	sub	sp, #16
 800de9a:	af00      	add	r7, sp, #0
 800de9c:	6078      	str	r0, [r7, #4]
 800de9e:	460b      	mov	r3, r1
 800dea0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dea2:	2300      	movs	r3, #0
 800dea4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dea6:	2300      	movs	r3, #0
 800dea8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800deb0:	78fa      	ldrb	r2, [r7, #3]
 800deb2:	4611      	mov	r1, r2
 800deb4:	4618      	mov	r0, r3
 800deb6:	f7f8 fccd 	bl	8006854 <HAL_PCD_EP_ClrStall>
 800deba:	4603      	mov	r3, r0
 800debc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800debe:	7bfb      	ldrb	r3, [r7, #15]
 800dec0:	4618      	mov	r0, r3
 800dec2:	f000 f8a7 	bl	800e014 <USBD_Get_USB_Status>
 800dec6:	4603      	mov	r3, r0
 800dec8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800deca:	7bbb      	ldrb	r3, [r7, #14]
}
 800decc:	4618      	mov	r0, r3
 800dece:	3710      	adds	r7, #16
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bd80      	pop	{r7, pc}

0800ded4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ded4:	b480      	push	{r7}
 800ded6:	b085      	sub	sp, #20
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
 800dedc:	460b      	mov	r3, r1
 800dede:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800dee6:	60fb      	str	r3, [r7, #12]

  if ((ep_addr & 0x80) == 0x80)
 800dee8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800deec:	2b00      	cmp	r3, #0
 800deee:	da0b      	bge.n	800df08 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800def0:	78fb      	ldrb	r3, [r7, #3]
 800def2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800def6:	68f9      	ldr	r1, [r7, #12]
 800def8:	4613      	mov	r3, r2
 800defa:	00db      	lsls	r3, r3, #3
 800defc:	4413      	add	r3, r2
 800defe:	009b      	lsls	r3, r3, #2
 800df00:	440b      	add	r3, r1
 800df02:	333e      	adds	r3, #62	@ 0x3e
 800df04:	781b      	ldrb	r3, [r3, #0]
 800df06:	e00b      	b.n	800df20 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800df08:	78fb      	ldrb	r3, [r7, #3]
 800df0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800df0e:	68f9      	ldr	r1, [r7, #12]
 800df10:	4613      	mov	r3, r2
 800df12:	00db      	lsls	r3, r3, #3
 800df14:	4413      	add	r3, r2
 800df16:	009b      	lsls	r3, r3, #2
 800df18:	440b      	add	r3, r1
 800df1a:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800df1e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800df20:	4618      	mov	r0, r3
 800df22:	3714      	adds	r7, #20
 800df24:	46bd      	mov	sp, r7
 800df26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df2a:	4770      	bx	lr

0800df2c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800df2c:	b580      	push	{r7, lr}
 800df2e:	b084      	sub	sp, #16
 800df30:	af00      	add	r7, sp, #0
 800df32:	6078      	str	r0, [r7, #4]
 800df34:	460b      	mov	r3, r1
 800df36:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df38:	2300      	movs	r3, #0
 800df3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df3c:	2300      	movs	r3, #0
 800df3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800df46:	78fa      	ldrb	r2, [r7, #3]
 800df48:	4611      	mov	r1, r2
 800df4a:	4618      	mov	r0, r3
 800df4c:	f7f8 fa9a 	bl	8006484 <HAL_PCD_SetAddress>
 800df50:	4603      	mov	r3, r0
 800df52:	73fb      	strb	r3, [r7, #15]

  usb_status = USBD_Get_USB_Status(hal_status);
 800df54:	7bfb      	ldrb	r3, [r7, #15]
 800df56:	4618      	mov	r0, r3
 800df58:	f000 f85c 	bl	800e014 <USBD_Get_USB_Status>
 800df5c:	4603      	mov	r3, r0
 800df5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800df60:	7bbb      	ldrb	r3, [r7, #14]
}
 800df62:	4618      	mov	r0, r3
 800df64:	3710      	adds	r7, #16
 800df66:	46bd      	mov	sp, r7
 800df68:	bd80      	pop	{r7, pc}

0800df6a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800df6a:	b580      	push	{r7, lr}
 800df6c:	b086      	sub	sp, #24
 800df6e:	af00      	add	r7, sp, #0
 800df70:	60f8      	str	r0, [r7, #12]
 800df72:	607a      	str	r2, [r7, #4]
 800df74:	603b      	str	r3, [r7, #0]
 800df76:	460b      	mov	r3, r1
 800df78:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df7a:	2300      	movs	r3, #0
 800df7c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df7e:	2300      	movs	r3, #0
 800df80:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800df88:	7af9      	ldrb	r1, [r7, #11]
 800df8a:	683b      	ldr	r3, [r7, #0]
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	f7f8 fbb3 	bl	80066f8 <HAL_PCD_EP_Transmit>
 800df92:	4603      	mov	r3, r0
 800df94:	75fb      	strb	r3, [r7, #23]

  usb_status = USBD_Get_USB_Status(hal_status);
 800df96:	7dfb      	ldrb	r3, [r7, #23]
 800df98:	4618      	mov	r0, r3
 800df9a:	f000 f83b 	bl	800e014 <USBD_Get_USB_Status>
 800df9e:	4603      	mov	r3, r0
 800dfa0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dfa2:	7dbb      	ldrb	r3, [r7, #22]
}
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	3718      	adds	r7, #24
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	bd80      	pop	{r7, pc}

0800dfac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dfac:	b580      	push	{r7, lr}
 800dfae:	b086      	sub	sp, #24
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	60f8      	str	r0, [r7, #12]
 800dfb4:	607a      	str	r2, [r7, #4]
 800dfb6:	603b      	str	r3, [r7, #0]
 800dfb8:	460b      	mov	r3, r1
 800dfba:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	f8d3 0310 	ldr.w	r0, [r3, #784]	@ 0x310
 800dfca:	7af9      	ldrb	r1, [r7, #11]
 800dfcc:	683b      	ldr	r3, [r7, #0]
 800dfce:	687a      	ldr	r2, [r7, #4]
 800dfd0:	f7f8 fb2f 	bl	8006632 <HAL_PCD_EP_Receive>
 800dfd4:	4603      	mov	r3, r0
 800dfd6:	75fb      	strb	r3, [r7, #23]

  usb_status = USBD_Get_USB_Status(hal_status);
 800dfd8:	7dfb      	ldrb	r3, [r7, #23]
 800dfda:	4618      	mov	r0, r3
 800dfdc:	f000 f81a 	bl	800e014 <USBD_Get_USB_Status>
 800dfe0:	4603      	mov	r3, r0
 800dfe2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dfe4:	7dbb      	ldrb	r3, [r7, #22]
}
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	3718      	adds	r7, #24
 800dfea:	46bd      	mov	sp, r7
 800dfec:	bd80      	pop	{r7, pc}

0800dfee <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dfee:	b580      	push	{r7, lr}
 800dff0:	b082      	sub	sp, #8
 800dff2:	af00      	add	r7, sp, #0
 800dff4:	6078      	str	r0, [r7, #4]
 800dff6:	460b      	mov	r3, r1
 800dff8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef *)pdev->pData, ep_addr);
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	f8d3 3310 	ldr.w	r3, [r3, #784]	@ 0x310
 800e000:	78fa      	ldrb	r2, [r7, #3]
 800e002:	4611      	mov	r1, r2
 800e004:	4618      	mov	r0, r3
 800e006:	f7f8 fb5f 	bl	80066c8 <HAL_PCD_EP_GetRxCount>
 800e00a:	4603      	mov	r3, r0
}
 800e00c:	4618      	mov	r0, r3
 800e00e:	3708      	adds	r7, #8
 800e010:	46bd      	mov	sp, r7
 800e012:	bd80      	pop	{r7, pc}

0800e014 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e014:	b480      	push	{r7}
 800e016:	b085      	sub	sp, #20
 800e018:	af00      	add	r7, sp, #0
 800e01a:	4603      	mov	r3, r0
 800e01c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e01e:	2300      	movs	r3, #0
 800e020:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e022:	79fb      	ldrb	r3, [r7, #7]
 800e024:	2b03      	cmp	r3, #3
 800e026:	d817      	bhi.n	800e058 <USBD_Get_USB_Status+0x44>
 800e028:	a201      	add	r2, pc, #4	@ (adr r2, 800e030 <USBD_Get_USB_Status+0x1c>)
 800e02a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e02e:	bf00      	nop
 800e030:	0800e041 	.word	0x0800e041
 800e034:	0800e047 	.word	0x0800e047
 800e038:	0800e04d 	.word	0x0800e04d
 800e03c:	0800e053 	.word	0x0800e053
  {
  case HAL_OK:
    usb_status = USBD_OK;
 800e040:	2300      	movs	r3, #0
 800e042:	73fb      	strb	r3, [r7, #15]
    break;
 800e044:	e00b      	b.n	800e05e <USBD_Get_USB_Status+0x4a>
  case HAL_ERROR:
    usb_status = USBD_FAIL;
 800e046:	2303      	movs	r3, #3
 800e048:	73fb      	strb	r3, [r7, #15]
    break;
 800e04a:	e008      	b.n	800e05e <USBD_Get_USB_Status+0x4a>
  case HAL_BUSY:
    usb_status = USBD_BUSY;
 800e04c:	2301      	movs	r3, #1
 800e04e:	73fb      	strb	r3, [r7, #15]
    break;
 800e050:	e005      	b.n	800e05e <USBD_Get_USB_Status+0x4a>
  case HAL_TIMEOUT:
    usb_status = USBD_FAIL;
 800e052:	2303      	movs	r3, #3
 800e054:	73fb      	strb	r3, [r7, #15]
    break;
 800e056:	e002      	b.n	800e05e <USBD_Get_USB_Status+0x4a>
  default:
    usb_status = USBD_FAIL;
 800e058:	2303      	movs	r3, #3
 800e05a:	73fb      	strb	r3, [r7, #15]
    break;
 800e05c:	bf00      	nop
  }
  return usb_status;
 800e05e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e060:	4618      	mov	r0, r3
 800e062:	3714      	adds	r7, #20
 800e064:	46bd      	mov	sp, r7
 800e066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e06a:	4770      	bx	lr

0800e06c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e06c:	b580      	push	{r7, lr}
 800e06e:	b086      	sub	sp, #24
 800e070:	af00      	add	r7, sp, #0
 800e072:	60f8      	str	r0, [r7, #12]
 800e074:	60b9      	str	r1, [r7, #8]
 800e076:	4613      	mov	r3, r2
 800e078:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d101      	bne.n	800e084 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e080:	2303      	movs	r3, #3
 800e082:	e01b      	b.n	800e0bc <USBD_Init+0x50>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	2200      	movs	r2, #0
 800e088:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pConfDesc = NULL;
 800e08c:	68fb      	ldr	r3, [r7, #12]
 800e08e:	2200      	movs	r2, #0
 800e090:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e094:	68bb      	ldr	r3, [r7, #8]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d003      	beq.n	800e0a2 <USBD_Init+0x36>
  {
    pdev->pDesc = pdesc;
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	68ba      	ldr	r2, [r7, #8]
 800e09e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	2201      	movs	r2, #1
 800e0a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	79fa      	ldrb	r2, [r7, #7]
 800e0ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e0b0:	68f8      	ldr	r0, [r7, #12]
 800e0b2:	f7ff fe13 	bl	800dcdc <USBD_LL_Init>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e0ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0bc:	4618      	mov	r0, r3
 800e0be:	3718      	adds	r7, #24
 800e0c0:	46bd      	mov	sp, r7
 800e0c2:	bd80      	pop	{r7, pc}

0800e0c4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	b084      	sub	sp, #16
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	6078      	str	r0, [r7, #4]
 800e0cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d101      	bne.n	800e0dc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800e0d8:	2303      	movs	r3, #3
 800e0da:	e02d      	b.n	800e138 <USBD_RegisterClass+0x74>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	683a      	ldr	r2, [r7, #0]
 800e0e0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  /* Get Device Configuration Descriptor */
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	7c1b      	ldrb	r3, [r3, #16]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d112      	bne.n	800e112 <USBD_RegisterClass+0x4e>
  {
	  if (pdev->pClass->GetHSConfigDescriptor != NULL)
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d01e      	beq.n	800e136 <USBD_RegisterClass+0x72>
	  {
		  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e100:	f107 020e 	add.w	r2, r7, #14
 800e104:	4610      	mov	r0, r2
 800e106:	4798      	blx	r3
 800e108:	4602      	mov	r2, r0
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
 800e110:	e011      	b.n	800e136 <USBD_RegisterClass+0x72>
	  }
  }
  else if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d00b      	beq.n	800e136 <USBD_RegisterClass+0x72>
  {
	  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e126:	f107 020e 	add.w	r2, r7, #14
 800e12a:	4610      	mov	r0, r2
 800e12c:	4798      	blx	r3
 800e12e:	4602      	mov	r2, r0
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318
  }

  return USBD_OK;
 800e136:	2300      	movs	r3, #0
}
 800e138:	4618      	mov	r0, r3
 800e13a:	3710      	adds	r7, #16
 800e13c:	46bd      	mov	sp, r7
 800e13e:	bd80      	pop	{r7, pc}

0800e140 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e140:	b580      	push	{r7, lr}
 800e142:	b082      	sub	sp, #8
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e148:	6878      	ldr	r0, [r7, #4]
 800e14a:	f7ff fe25 	bl	800dd98 <USBD_LL_Start>
 800e14e:	4603      	mov	r3, r0
}
 800e150:	4618      	mov	r0, r3
 800e152:	3708      	adds	r7, #8
 800e154:	46bd      	mov	sp, r7
 800e156:	bd80      	pop	{r7, pc}

0800e158 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e158:	b480      	push	{r7}
 800e15a:	b083      	sub	sp, #12
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e160:	2300      	movs	r3, #0
}
 800e162:	4618      	mov	r0, r3
 800e164:	370c      	adds	r7, #12
 800e166:	46bd      	mov	sp, r7
 800e168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16c:	4770      	bx	lr

0800e16e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e16e:	b580      	push	{r7, lr}
 800e170:	b084      	sub	sp, #16
 800e172:	af00      	add	r7, sp, #0
 800e174:	6078      	str	r0, [r7, #4]
 800e176:	460b      	mov	r3, r1
 800e178:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e17a:	2303      	movs	r3, #3
 800e17c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e184:	2b00      	cmp	r3, #0
 800e186:	d009      	beq.n	800e19c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	78fa      	ldrb	r2, [r7, #3]
 800e192:	4611      	mov	r1, r2
 800e194:	6878      	ldr	r0, [r7, #4]
 800e196:	4798      	blx	r3
 800e198:	4603      	mov	r3, r0
 800e19a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e19c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e19e:	4618      	mov	r0, r3
 800e1a0:	3710      	adds	r7, #16
 800e1a2:	46bd      	mov	sp, r7
 800e1a4:	bd80      	pop	{r7, pc}

0800e1a6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e1a6:	b580      	push	{r7, lr}
 800e1a8:	b082      	sub	sp, #8
 800e1aa:	af00      	add	r7, sp, #0
 800e1ac:	6078      	str	r0, [r7, #4]
 800e1ae:	460b      	mov	r3, r1
 800e1b0:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d007      	beq.n	800e1cc <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1c2:	685b      	ldr	r3, [r3, #4]
 800e1c4:	78fa      	ldrb	r2, [r7, #3]
 800e1c6:	4611      	mov	r1, r2
 800e1c8:	6878      	ldr	r0, [r7, #4]
 800e1ca:	4798      	blx	r3
  }

  return USBD_OK;
 800e1cc:	2300      	movs	r3, #0
}
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	3708      	adds	r7, #8
 800e1d2:	46bd      	mov	sp, r7
 800e1d4:	bd80      	pop	{r7, pc}

0800e1d6 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e1d6:	b580      	push	{r7, lr}
 800e1d8:	b084      	sub	sp, #16
 800e1da:	af00      	add	r7, sp, #0
 800e1dc:	6078      	str	r0, [r7, #4]
 800e1de:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e1e6:	6839      	ldr	r1, [r7, #0]
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	f000 ff9d 	bl	800f128 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	2201      	movs	r2, #1
 800e1f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e1fc:	461a      	mov	r2, r3
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e20a:	f003 031f 	and.w	r3, r3, #31
 800e20e:	2b02      	cmp	r3, #2
 800e210:	d01a      	beq.n	800e248 <USBD_LL_SetupStage+0x72>
 800e212:	2b02      	cmp	r3, #2
 800e214:	d822      	bhi.n	800e25c <USBD_LL_SetupStage+0x86>
 800e216:	2b00      	cmp	r3, #0
 800e218:	d002      	beq.n	800e220 <USBD_LL_SetupStage+0x4a>
 800e21a:	2b01      	cmp	r3, #1
 800e21c:	d00a      	beq.n	800e234 <USBD_LL_SetupStage+0x5e>
 800e21e:	e01d      	b.n	800e25c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e226:	4619      	mov	r1, r3
 800e228:	6878      	ldr	r0, [r7, #4]
 800e22a:	f000 fa5d 	bl	800e6e8 <USBD_StdDevReq>
 800e22e:	4603      	mov	r3, r0
 800e230:	73fb      	strb	r3, [r7, #15]
      break;
 800e232:	e020      	b.n	800e276 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e23a:	4619      	mov	r1, r3
 800e23c:	6878      	ldr	r0, [r7, #4]
 800e23e:	f000 fac1 	bl	800e7c4 <USBD_StdItfReq>
 800e242:	4603      	mov	r3, r0
 800e244:	73fb      	strb	r3, [r7, #15]
      break;
 800e246:	e016      	b.n	800e276 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e24e:	4619      	mov	r1, r3
 800e250:	6878      	ldr	r0, [r7, #4]
 800e252:	f000 fb00 	bl	800e856 <USBD_StdEPReq>
 800e256:	4603      	mov	r3, r0
 800e258:	73fb      	strb	r3, [r7, #15]
      break;
 800e25a:	e00c      	b.n	800e276 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e262:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e266:	b2db      	uxtb	r3, r3
 800e268:	4619      	mov	r1, r3
 800e26a:	6878      	ldr	r0, [r7, #4]
 800e26c:	f7ff fdf4 	bl	800de58 <USBD_LL_StallEP>
 800e270:	4603      	mov	r3, r0
 800e272:	73fb      	strb	r3, [r7, #15]
      break;
 800e274:	bf00      	nop
  }

  return ret;
 800e276:	7bfb      	ldrb	r3, [r7, #15]
}
 800e278:	4618      	mov	r0, r3
 800e27a:	3710      	adds	r7, #16
 800e27c:	46bd      	mov	sp, r7
 800e27e:	bd80      	pop	{r7, pc}

0800e280 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b086      	sub	sp, #24
 800e284:	af00      	add	r7, sp, #0
 800e286:	60f8      	str	r0, [r7, #12]
 800e288:	460b      	mov	r3, r1
 800e28a:	607a      	str	r2, [r7, #4]
 800e28c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e28e:	7afb      	ldrb	r3, [r7, #11]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d138      	bne.n	800e306 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e29a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e2a2:	2b03      	cmp	r3, #3
 800e2a4:	d14a      	bne.n	800e33c <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800e2a6:	693b      	ldr	r3, [r7, #16]
 800e2a8:	689a      	ldr	r2, [r3, #8]
 800e2aa:	693b      	ldr	r3, [r7, #16]
 800e2ac:	68db      	ldr	r3, [r3, #12]
 800e2ae:	429a      	cmp	r2, r3
 800e2b0:	d913      	bls.n	800e2da <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e2b2:	693b      	ldr	r3, [r7, #16]
 800e2b4:	689a      	ldr	r2, [r3, #8]
 800e2b6:	693b      	ldr	r3, [r7, #16]
 800e2b8:	68db      	ldr	r3, [r3, #12]
 800e2ba:	1ad2      	subs	r2, r2, r3
 800e2bc:	693b      	ldr	r3, [r7, #16]
 800e2be:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e2c0:	693b      	ldr	r3, [r7, #16]
 800e2c2:	68da      	ldr	r2, [r3, #12]
 800e2c4:	693b      	ldr	r3, [r7, #16]
 800e2c6:	689b      	ldr	r3, [r3, #8]
 800e2c8:	4293      	cmp	r3, r2
 800e2ca:	bf28      	it	cs
 800e2cc:	4613      	movcs	r3, r2
 800e2ce:	461a      	mov	r2, r3
 800e2d0:	6879      	ldr	r1, [r7, #4]
 800e2d2:	68f8      	ldr	r0, [r7, #12]
 800e2d4:	f001 f92c 	bl	800f530 <USBD_CtlContinueRx>
 800e2d8:	e030      	b.n	800e33c <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e2e0:	b2db      	uxtb	r3, r3
 800e2e2:	2b03      	cmp	r3, #3
 800e2e4:	d10b      	bne.n	800e2fe <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2ec:	691b      	ldr	r3, [r3, #16]
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d005      	beq.n	800e2fe <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800e2f2:	68fb      	ldr	r3, [r7, #12]
 800e2f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2f8:	691b      	ldr	r3, [r3, #16]
 800e2fa:	68f8      	ldr	r0, [r7, #12]
 800e2fc:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e2fe:	68f8      	ldr	r0, [r7, #12]
 800e300:	f001 f927 	bl	800f552 <USBD_CtlSendStatus>
 800e304:	e01a      	b.n	800e33c <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e30c:	b2db      	uxtb	r3, r3
 800e30e:	2b03      	cmp	r3, #3
 800e310:	d114      	bne.n	800e33c <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e318:	699b      	ldr	r3, [r3, #24]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d00e      	beq.n	800e33c <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e324:	699b      	ldr	r3, [r3, #24]
 800e326:	7afa      	ldrb	r2, [r7, #11]
 800e328:	4611      	mov	r1, r2
 800e32a:	68f8      	ldr	r0, [r7, #12]
 800e32c:	4798      	blx	r3
 800e32e:	4603      	mov	r3, r0
 800e330:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e332:	7dfb      	ldrb	r3, [r7, #23]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d001      	beq.n	800e33c <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800e338:	7dfb      	ldrb	r3, [r7, #23]
 800e33a:	e000      	b.n	800e33e <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800e33c:	2300      	movs	r3, #0
}
 800e33e:	4618      	mov	r0, r3
 800e340:	3718      	adds	r7, #24
 800e342:	46bd      	mov	sp, r7
 800e344:	bd80      	pop	{r7, pc}

0800e346 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e346:	b580      	push	{r7, lr}
 800e348:	b086      	sub	sp, #24
 800e34a:	af00      	add	r7, sp, #0
 800e34c:	60f8      	str	r0, [r7, #12]
 800e34e:	460b      	mov	r3, r1
 800e350:	607a      	str	r2, [r7, #4]
 800e352:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e354:	7afb      	ldrb	r3, [r7, #11]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d16b      	bne.n	800e432 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	3314      	adds	r3, #20
 800e35e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e366:	2b02      	cmp	r3, #2
 800e368:	d156      	bne.n	800e418 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800e36a:	693b      	ldr	r3, [r7, #16]
 800e36c:	689a      	ldr	r2, [r3, #8]
 800e36e:	693b      	ldr	r3, [r7, #16]
 800e370:	68db      	ldr	r3, [r3, #12]
 800e372:	429a      	cmp	r2, r3
 800e374:	d914      	bls.n	800e3a0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e376:	693b      	ldr	r3, [r7, #16]
 800e378:	689a      	ldr	r2, [r3, #8]
 800e37a:	693b      	ldr	r3, [r7, #16]
 800e37c:	68db      	ldr	r3, [r3, #12]
 800e37e:	1ad2      	subs	r2, r2, r3
 800e380:	693b      	ldr	r3, [r7, #16]
 800e382:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e384:	693b      	ldr	r3, [r7, #16]
 800e386:	689b      	ldr	r3, [r3, #8]
 800e388:	461a      	mov	r2, r3
 800e38a:	6879      	ldr	r1, [r7, #4]
 800e38c:	68f8      	ldr	r0, [r7, #12]
 800e38e:	f001 f8a1 	bl	800f4d4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e392:	2300      	movs	r3, #0
 800e394:	2200      	movs	r2, #0
 800e396:	2100      	movs	r1, #0
 800e398:	68f8      	ldr	r0, [r7, #12]
 800e39a:	f7ff fe07 	bl	800dfac <USBD_LL_PrepareReceive>
 800e39e:	e03b      	b.n	800e418 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e3a0:	693b      	ldr	r3, [r7, #16]
 800e3a2:	68da      	ldr	r2, [r3, #12]
 800e3a4:	693b      	ldr	r3, [r7, #16]
 800e3a6:	689b      	ldr	r3, [r3, #8]
 800e3a8:	429a      	cmp	r2, r3
 800e3aa:	d11c      	bne.n	800e3e6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e3ac:	693b      	ldr	r3, [r7, #16]
 800e3ae:	685a      	ldr	r2, [r3, #4]
 800e3b0:	693b      	ldr	r3, [r7, #16]
 800e3b2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e3b4:	429a      	cmp	r2, r3
 800e3b6:	d316      	bcc.n	800e3e6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e3b8:	693b      	ldr	r3, [r7, #16]
 800e3ba:	685a      	ldr	r2, [r3, #4]
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e3c2:	429a      	cmp	r2, r3
 800e3c4:	d20f      	bcs.n	800e3e6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e3c6:	2200      	movs	r2, #0
 800e3c8:	2100      	movs	r1, #0
 800e3ca:	68f8      	ldr	r0, [r7, #12]
 800e3cc:	f001 f882 	bl	800f4d4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e3d8:	2300      	movs	r3, #0
 800e3da:	2200      	movs	r2, #0
 800e3dc:	2100      	movs	r1, #0
 800e3de:	68f8      	ldr	r0, [r7, #12]
 800e3e0:	f7ff fde4 	bl	800dfac <USBD_LL_PrepareReceive>
 800e3e4:	e018      	b.n	800e418 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3ec:	b2db      	uxtb	r3, r3
 800e3ee:	2b03      	cmp	r3, #3
 800e3f0:	d10b      	bne.n	800e40a <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800e3f2:	68fb      	ldr	r3, [r7, #12]
 800e3f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e3f8:	68db      	ldr	r3, [r3, #12]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d005      	beq.n	800e40a <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e404:	68db      	ldr	r3, [r3, #12]
 800e406:	68f8      	ldr	r0, [r7, #12]
 800e408:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e40a:	2180      	movs	r1, #128	@ 0x80
 800e40c:	68f8      	ldr	r0, [r7, #12]
 800e40e:	f7ff fd23 	bl	800de58 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e412:	68f8      	ldr	r0, [r7, #12]
 800e414:	f001 f8b0 	bl	800f578 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e41e:	2b01      	cmp	r3, #1
 800e420:	d122      	bne.n	800e468 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800e422:	68f8      	ldr	r0, [r7, #12]
 800e424:	f7ff fe98 	bl	800e158 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	2200      	movs	r2, #0
 800e42c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e430:	e01a      	b.n	800e468 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e438:	b2db      	uxtb	r3, r3
 800e43a:	2b03      	cmp	r3, #3
 800e43c:	d114      	bne.n	800e468 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e444:	695b      	ldr	r3, [r3, #20]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d00e      	beq.n	800e468 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e450:	695b      	ldr	r3, [r3, #20]
 800e452:	7afa      	ldrb	r2, [r7, #11]
 800e454:	4611      	mov	r1, r2
 800e456:	68f8      	ldr	r0, [r7, #12]
 800e458:	4798      	blx	r3
 800e45a:	4603      	mov	r3, r0
 800e45c:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800e45e:	7dfb      	ldrb	r3, [r7, #23]
 800e460:	2b00      	cmp	r3, #0
 800e462:	d001      	beq.n	800e468 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800e464:	7dfb      	ldrb	r3, [r7, #23]
 800e466:	e000      	b.n	800e46a <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800e468:	2300      	movs	r3, #0
}
 800e46a:	4618      	mov	r0, r3
 800e46c:	3718      	adds	r7, #24
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}

0800e472 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e472:	b580      	push	{r7, lr}
 800e474:	b082      	sub	sp, #8
 800e476:	af00      	add	r7, sp, #0
 800e478:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	2201      	movs	r2, #1
 800e47e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	2200      	movs	r2, #0
 800e486:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	2200      	movs	r2, #0
 800e48e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	2200      	movs	r2, #0
 800e494:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d101      	bne.n	800e4a6 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800e4a2:	2303      	movs	r3, #3
 800e4a4:	e02a      	b.n	800e4fc <USBD_LL_Reset+0x8a>
  }

	if (pdev->pClass->DeInit != NULL)
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4ac:	685b      	ldr	r3, [r3, #4]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d009      	beq.n	800e4c6 <USBD_LL_Reset+0x54>
	{
	  (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4b8:	685b      	ldr	r3, [r3, #4]
 800e4ba:	687a      	ldr	r2, [r7, #4]
 800e4bc:	6852      	ldr	r2, [r2, #4]
 800e4be:	b2d2      	uxtb	r2, r2
 800e4c0:	4611      	mov	r1, r2
 800e4c2:	6878      	ldr	r0, [r7, #4]
 800e4c4:	4798      	blx	r3
	}

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e4c6:	2340      	movs	r3, #64	@ 0x40
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	2100      	movs	r1, #0
 800e4cc:	6878      	ldr	r0, [r7, #4]
 800e4ce:	f7ff fc7e 	bl	800ddce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	2201      	movs	r2, #1
 800e4d6:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	2240      	movs	r2, #64	@ 0x40
 800e4de:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e4e2:	2340      	movs	r3, #64	@ 0x40
 800e4e4:	2200      	movs	r2, #0
 800e4e6:	2180      	movs	r1, #128	@ 0x80
 800e4e8:	6878      	ldr	r0, [r7, #4]
 800e4ea:	f7ff fc70 	bl	800ddce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	2201      	movs	r2, #1
 800e4f2:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	2240      	movs	r2, #64	@ 0x40
 800e4f8:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e4fa:	2300      	movs	r3, #0
}
 800e4fc:	4618      	mov	r0, r3
 800e4fe:	3708      	adds	r7, #8
 800e500:	46bd      	mov	sp, r7
 800e502:	bd80      	pop	{r7, pc}

0800e504 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e504:	b480      	push	{r7}
 800e506:	b083      	sub	sp, #12
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
 800e50c:	460b      	mov	r3, r1
 800e50e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	78fa      	ldrb	r2, [r7, #3]
 800e514:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e516:	2300      	movs	r3, #0
}
 800e518:	4618      	mov	r0, r3
 800e51a:	370c      	adds	r7, #12
 800e51c:	46bd      	mov	sp, r7
 800e51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e522:	4770      	bx	lr

0800e524 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e524:	b480      	push	{r7}
 800e526:	b083      	sub	sp, #12
 800e528:	af00      	add	r7, sp, #0
 800e52a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e532:	b2da      	uxtb	r2, r3
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	2204      	movs	r2, #4
 800e53e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e542:	2300      	movs	r3, #0
}
 800e544:	4618      	mov	r0, r3
 800e546:	370c      	adds	r7, #12
 800e548:	46bd      	mov	sp, r7
 800e54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e54e:	4770      	bx	lr

0800e550 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e550:	b480      	push	{r7}
 800e552:	b083      	sub	sp, #12
 800e554:	af00      	add	r7, sp, #0
 800e556:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e55e:	b2db      	uxtb	r3, r3
 800e560:	2b04      	cmp	r3, #4
 800e562:	d106      	bne.n	800e572 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e56a:	b2da      	uxtb	r2, r3
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e572:	2300      	movs	r3, #0
}
 800e574:	4618      	mov	r0, r3
 800e576:	370c      	adds	r7, #12
 800e578:	46bd      	mov	sp, r7
 800e57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e57e:	4770      	bx	lr

0800e580 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e580:	b580      	push	{r7, lr}
 800e582:	b082      	sub	sp, #8
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d101      	bne.n	800e596 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800e592:	2303      	movs	r3, #3
 800e594:	e012      	b.n	800e5bc <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e59c:	b2db      	uxtb	r3, r3
 800e59e:	2b03      	cmp	r3, #3
 800e5a0:	d10b      	bne.n	800e5ba <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5a8:	69db      	ldr	r3, [r3, #28]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d005      	beq.n	800e5ba <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5b4:	69db      	ldr	r3, [r3, #28]
 800e5b6:	6878      	ldr	r0, [r7, #4]
 800e5b8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e5ba:	2300      	movs	r3, #0
}
 800e5bc:	4618      	mov	r0, r3
 800e5be:	3708      	adds	r7, #8
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	bd80      	pop	{r7, pc}

0800e5c4 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b082      	sub	sp, #8
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
 800e5cc:	460b      	mov	r3, r1
 800e5ce:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d101      	bne.n	800e5de <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800e5da:	2303      	movs	r3, #3
 800e5dc:	e014      	b.n	800e608 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e5e4:	b2db      	uxtb	r3, r3
 800e5e6:	2b03      	cmp	r3, #3
 800e5e8:	d10d      	bne.n	800e606 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5f0:	6a1b      	ldr	r3, [r3, #32]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d007      	beq.n	800e606 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5fc:	6a1b      	ldr	r3, [r3, #32]
 800e5fe:	78fa      	ldrb	r2, [r7, #3]
 800e600:	4611      	mov	r1, r2
 800e602:	6878      	ldr	r0, [r7, #4]
 800e604:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e606:	2300      	movs	r3, #0
}
 800e608:	4618      	mov	r0, r3
 800e60a:	3708      	adds	r7, #8
 800e60c:	46bd      	mov	sp, r7
 800e60e:	bd80      	pop	{r7, pc}

0800e610 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e610:	b580      	push	{r7, lr}
 800e612:	b082      	sub	sp, #8
 800e614:	af00      	add	r7, sp, #0
 800e616:	6078      	str	r0, [r7, #4]
 800e618:	460b      	mov	r3, r1
 800e61a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e622:	2b00      	cmp	r3, #0
 800e624:	d101      	bne.n	800e62a <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800e626:	2303      	movs	r3, #3
 800e628:	e014      	b.n	800e654 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e630:	b2db      	uxtb	r3, r3
 800e632:	2b03      	cmp	r3, #3
 800e634:	d10d      	bne.n	800e652 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e63c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d007      	beq.n	800e652 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e64a:	78fa      	ldrb	r2, [r7, #3]
 800e64c:	4611      	mov	r1, r2
 800e64e:	6878      	ldr	r0, [r7, #4]
 800e650:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e652:	2300      	movs	r3, #0
}
 800e654:	4618      	mov	r0, r3
 800e656:	3708      	adds	r7, #8
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}

0800e65c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e65c:	b480      	push	{r7}
 800e65e:	b083      	sub	sp, #12
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e664:	2300      	movs	r3, #0
}
 800e666:	4618      	mov	r0, r3
 800e668:	370c      	adds	r7, #12
 800e66a:	46bd      	mov	sp, r7
 800e66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e670:	4770      	bx	lr

0800e672 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e672:	b580      	push	{r7, lr}
 800e674:	b082      	sub	sp, #8
 800e676:	af00      	add	r7, sp, #0
 800e678:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	2201      	movs	r2, #1
 800e67e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  if (pdev->pClass != NULL)
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d009      	beq.n	800e6a0 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e692:	685b      	ldr	r3, [r3, #4]
 800e694:	687a      	ldr	r2, [r7, #4]
 800e696:	6852      	ldr	r2, [r2, #4]
 800e698:	b2d2      	uxtb	r2, r2
 800e69a:	4611      	mov	r1, r2
 800e69c:	6878      	ldr	r0, [r7, #4]
 800e69e:	4798      	blx	r3
  }

  return USBD_OK;
 800e6a0:	2300      	movs	r3, #0
}
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	3708      	adds	r7, #8
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	bd80      	pop	{r7, pc}

0800e6aa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e6aa:	b480      	push	{r7}
 800e6ac:	b087      	sub	sp, #28
 800e6ae:	af00      	add	r7, sp, #0
 800e6b0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e6b6:	697b      	ldr	r3, [r7, #20]
 800e6b8:	781b      	ldrb	r3, [r3, #0]
 800e6ba:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e6bc:	697b      	ldr	r3, [r7, #20]
 800e6be:	3301      	adds	r3, #1
 800e6c0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e6c2:	697b      	ldr	r3, [r7, #20]
 800e6c4:	781b      	ldrb	r3, [r3, #0]
 800e6c6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e6c8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e6cc:	021b      	lsls	r3, r3, #8
 800e6ce:	b21a      	sxth	r2, r3
 800e6d0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e6d4:	4313      	orrs	r3, r2
 800e6d6:	b21b      	sxth	r3, r3
 800e6d8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e6da:	89fb      	ldrh	r3, [r7, #14]
}
 800e6dc:	4618      	mov	r0, r3
 800e6de:	371c      	adds	r7, #28
 800e6e0:	46bd      	mov	sp, r7
 800e6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e6:	4770      	bx	lr

0800e6e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b084      	sub	sp, #16
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	6078      	str	r0, [r7, #4]
 800e6f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e6f6:	683b      	ldr	r3, [r7, #0]
 800e6f8:	781b      	ldrb	r3, [r3, #0]
 800e6fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e6fe:	2b40      	cmp	r3, #64	@ 0x40
 800e700:	d005      	beq.n	800e70e <USBD_StdDevReq+0x26>
 800e702:	2b40      	cmp	r3, #64	@ 0x40
 800e704:	d853      	bhi.n	800e7ae <USBD_StdDevReq+0xc6>
 800e706:	2b00      	cmp	r3, #0
 800e708:	d00b      	beq.n	800e722 <USBD_StdDevReq+0x3a>
 800e70a:	2b20      	cmp	r3, #32
 800e70c:	d14f      	bne.n	800e7ae <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e714:	689b      	ldr	r3, [r3, #8]
 800e716:	6839      	ldr	r1, [r7, #0]
 800e718:	6878      	ldr	r0, [r7, #4]
 800e71a:	4798      	blx	r3
 800e71c:	4603      	mov	r3, r0
 800e71e:	73fb      	strb	r3, [r7, #15]
      break;
 800e720:	e04a      	b.n	800e7b8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e722:	683b      	ldr	r3, [r7, #0]
 800e724:	785b      	ldrb	r3, [r3, #1]
 800e726:	2b09      	cmp	r3, #9
 800e728:	d83b      	bhi.n	800e7a2 <USBD_StdDevReq+0xba>
 800e72a:	a201      	add	r2, pc, #4	@ (adr r2, 800e730 <USBD_StdDevReq+0x48>)
 800e72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e730:	0800e785 	.word	0x0800e785
 800e734:	0800e799 	.word	0x0800e799
 800e738:	0800e7a3 	.word	0x0800e7a3
 800e73c:	0800e78f 	.word	0x0800e78f
 800e740:	0800e7a3 	.word	0x0800e7a3
 800e744:	0800e763 	.word	0x0800e763
 800e748:	0800e759 	.word	0x0800e759
 800e74c:	0800e7a3 	.word	0x0800e7a3
 800e750:	0800e77b 	.word	0x0800e77b
 800e754:	0800e76d 	.word	0x0800e76d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e758:	6839      	ldr	r1, [r7, #0]
 800e75a:	6878      	ldr	r0, [r7, #4]
 800e75c:	f000 f9de 	bl	800eb1c <USBD_GetDescriptor>
          break;
 800e760:	e024      	b.n	800e7ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e762:	6839      	ldr	r1, [r7, #0]
 800e764:	6878      	ldr	r0, [r7, #4]
 800e766:	f000 fb55 	bl	800ee14 <USBD_SetAddress>
          break;
 800e76a:	e01f      	b.n	800e7ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e76c:	6839      	ldr	r1, [r7, #0]
 800e76e:	6878      	ldr	r0, [r7, #4]
 800e770:	f000 fb94 	bl	800ee9c <USBD_SetConfig>
 800e774:	4603      	mov	r3, r0
 800e776:	73fb      	strb	r3, [r7, #15]
          break;
 800e778:	e018      	b.n	800e7ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e77a:	6839      	ldr	r1, [r7, #0]
 800e77c:	6878      	ldr	r0, [r7, #4]
 800e77e:	f000 fc33 	bl	800efe8 <USBD_GetConfig>
          break;
 800e782:	e013      	b.n	800e7ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e784:	6839      	ldr	r1, [r7, #0]
 800e786:	6878      	ldr	r0, [r7, #4]
 800e788:	f000 fc64 	bl	800f054 <USBD_GetStatus>
          break;
 800e78c:	e00e      	b.n	800e7ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e78e:	6839      	ldr	r1, [r7, #0]
 800e790:	6878      	ldr	r0, [r7, #4]
 800e792:	f000 fc93 	bl	800f0bc <USBD_SetFeature>
          break;
 800e796:	e009      	b.n	800e7ac <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e798:	6839      	ldr	r1, [r7, #0]
 800e79a:	6878      	ldr	r0, [r7, #4]
 800e79c:	f000 fca2 	bl	800f0e4 <USBD_ClrFeature>
          break;
 800e7a0:	e004      	b.n	800e7ac <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800e7a2:	6839      	ldr	r1, [r7, #0]
 800e7a4:	6878      	ldr	r0, [r7, #4]
 800e7a6:	f000 fcf9 	bl	800f19c <USBD_CtlError>
          break;
 800e7aa:	bf00      	nop
      }
      break;
 800e7ac:	e004      	b.n	800e7b8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800e7ae:	6839      	ldr	r1, [r7, #0]
 800e7b0:	6878      	ldr	r0, [r7, #4]
 800e7b2:	f000 fcf3 	bl	800f19c <USBD_CtlError>
      break;
 800e7b6:	bf00      	nop
  }

  return ret;
 800e7b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7ba:	4618      	mov	r0, r3
 800e7bc:	3710      	adds	r7, #16
 800e7be:	46bd      	mov	sp, r7
 800e7c0:	bd80      	pop	{r7, pc}
 800e7c2:	bf00      	nop

0800e7c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e7c4:	b580      	push	{r7, lr}
 800e7c6:	b084      	sub	sp, #16
 800e7c8:	af00      	add	r7, sp, #0
 800e7ca:	6078      	str	r0, [r7, #4]
 800e7cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e7d2:	683b      	ldr	r3, [r7, #0]
 800e7d4:	781b      	ldrb	r3, [r3, #0]
 800e7d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e7da:	2b40      	cmp	r3, #64	@ 0x40
 800e7dc:	d005      	beq.n	800e7ea <USBD_StdItfReq+0x26>
 800e7de:	2b40      	cmp	r3, #64	@ 0x40
 800e7e0:	d82f      	bhi.n	800e842 <USBD_StdItfReq+0x7e>
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d001      	beq.n	800e7ea <USBD_StdItfReq+0x26>
 800e7e6:	2b20      	cmp	r3, #32
 800e7e8:	d12b      	bne.n	800e842 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7f0:	b2db      	uxtb	r3, r3
 800e7f2:	3b01      	subs	r3, #1
 800e7f4:	2b02      	cmp	r3, #2
 800e7f6:	d81d      	bhi.n	800e834 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e7f8:	683b      	ldr	r3, [r7, #0]
 800e7fa:	889b      	ldrh	r3, [r3, #4]
 800e7fc:	b2db      	uxtb	r3, r3
 800e7fe:	2b0f      	cmp	r3, #15
 800e800:	d813      	bhi.n	800e82a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e808:	689b      	ldr	r3, [r3, #8]
 800e80a:	6839      	ldr	r1, [r7, #0]
 800e80c:	6878      	ldr	r0, [r7, #4]
 800e80e:	4798      	blx	r3
 800e810:	4603      	mov	r3, r0
 800e812:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e814:	683b      	ldr	r3, [r7, #0]
 800e816:	88db      	ldrh	r3, [r3, #6]
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d110      	bne.n	800e83e <USBD_StdItfReq+0x7a>
 800e81c:	7bfb      	ldrb	r3, [r7, #15]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d10d      	bne.n	800e83e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e822:	6878      	ldr	r0, [r7, #4]
 800e824:	f000 fe95 	bl	800f552 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e828:	e009      	b.n	800e83e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800e82a:	6839      	ldr	r1, [r7, #0]
 800e82c:	6878      	ldr	r0, [r7, #4]
 800e82e:	f000 fcb5 	bl	800f19c <USBD_CtlError>
          break;
 800e832:	e004      	b.n	800e83e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800e834:	6839      	ldr	r1, [r7, #0]
 800e836:	6878      	ldr	r0, [r7, #4]
 800e838:	f000 fcb0 	bl	800f19c <USBD_CtlError>
          break;
 800e83c:	e000      	b.n	800e840 <USBD_StdItfReq+0x7c>
          break;
 800e83e:	bf00      	nop
      }
      break;
 800e840:	e004      	b.n	800e84c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800e842:	6839      	ldr	r1, [r7, #0]
 800e844:	6878      	ldr	r0, [r7, #4]
 800e846:	f000 fca9 	bl	800f19c <USBD_CtlError>
      break;
 800e84a:	bf00      	nop
  }

  return ret;
 800e84c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e84e:	4618      	mov	r0, r3
 800e850:	3710      	adds	r7, #16
 800e852:	46bd      	mov	sp, r7
 800e854:	bd80      	pop	{r7, pc}

0800e856 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e856:	b580      	push	{r7, lr}
 800e858:	b084      	sub	sp, #16
 800e85a:	af00      	add	r7, sp, #0
 800e85c:	6078      	str	r0, [r7, #4]
 800e85e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e860:	2300      	movs	r3, #0
 800e862:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800e864:	683b      	ldr	r3, [r7, #0]
 800e866:	889b      	ldrh	r3, [r3, #4]
 800e868:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e86a:	683b      	ldr	r3, [r7, #0]
 800e86c:	781b      	ldrb	r3, [r3, #0]
 800e86e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e872:	2b40      	cmp	r3, #64	@ 0x40
 800e874:	d007      	beq.n	800e886 <USBD_StdEPReq+0x30>
 800e876:	2b40      	cmp	r3, #64	@ 0x40
 800e878:	f200 8145 	bhi.w	800eb06 <USBD_StdEPReq+0x2b0>
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d00c      	beq.n	800e89a <USBD_StdEPReq+0x44>
 800e880:	2b20      	cmp	r3, #32
 800e882:	f040 8140 	bne.w	800eb06 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e88c:	689b      	ldr	r3, [r3, #8]
 800e88e:	6839      	ldr	r1, [r7, #0]
 800e890:	6878      	ldr	r0, [r7, #4]
 800e892:	4798      	blx	r3
 800e894:	4603      	mov	r3, r0
 800e896:	73fb      	strb	r3, [r7, #15]
      break;
 800e898:	e13a      	b.n	800eb10 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e89a:	683b      	ldr	r3, [r7, #0]
 800e89c:	785b      	ldrb	r3, [r3, #1]
 800e89e:	2b03      	cmp	r3, #3
 800e8a0:	d007      	beq.n	800e8b2 <USBD_StdEPReq+0x5c>
 800e8a2:	2b03      	cmp	r3, #3
 800e8a4:	f300 8129 	bgt.w	800eafa <USBD_StdEPReq+0x2a4>
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d07f      	beq.n	800e9ac <USBD_StdEPReq+0x156>
 800e8ac:	2b01      	cmp	r3, #1
 800e8ae:	d03c      	beq.n	800e92a <USBD_StdEPReq+0xd4>
 800e8b0:	e123      	b.n	800eafa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e8b8:	b2db      	uxtb	r3, r3
 800e8ba:	2b02      	cmp	r3, #2
 800e8bc:	d002      	beq.n	800e8c4 <USBD_StdEPReq+0x6e>
 800e8be:	2b03      	cmp	r3, #3
 800e8c0:	d016      	beq.n	800e8f0 <USBD_StdEPReq+0x9a>
 800e8c2:	e02c      	b.n	800e91e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e8c4:	7bbb      	ldrb	r3, [r7, #14]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d00d      	beq.n	800e8e6 <USBD_StdEPReq+0x90>
 800e8ca:	7bbb      	ldrb	r3, [r7, #14]
 800e8cc:	2b80      	cmp	r3, #128	@ 0x80
 800e8ce:	d00a      	beq.n	800e8e6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e8d0:	7bbb      	ldrb	r3, [r7, #14]
 800e8d2:	4619      	mov	r1, r3
 800e8d4:	6878      	ldr	r0, [r7, #4]
 800e8d6:	f7ff fabf 	bl	800de58 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e8da:	2180      	movs	r1, #128	@ 0x80
 800e8dc:	6878      	ldr	r0, [r7, #4]
 800e8de:	f7ff fabb 	bl	800de58 <USBD_LL_StallEP>
 800e8e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e8e4:	e020      	b.n	800e928 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800e8e6:	6839      	ldr	r1, [r7, #0]
 800e8e8:	6878      	ldr	r0, [r7, #4]
 800e8ea:	f000 fc57 	bl	800f19c <USBD_CtlError>
              break;
 800e8ee:	e01b      	b.n	800e928 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e8f0:	683b      	ldr	r3, [r7, #0]
 800e8f2:	885b      	ldrh	r3, [r3, #2]
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d10e      	bne.n	800e916 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e8f8:	7bbb      	ldrb	r3, [r7, #14]
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d00b      	beq.n	800e916 <USBD_StdEPReq+0xc0>
 800e8fe:	7bbb      	ldrb	r3, [r7, #14]
 800e900:	2b80      	cmp	r3, #128	@ 0x80
 800e902:	d008      	beq.n	800e916 <USBD_StdEPReq+0xc0>
 800e904:	683b      	ldr	r3, [r7, #0]
 800e906:	88db      	ldrh	r3, [r3, #6]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d104      	bne.n	800e916 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e90c:	7bbb      	ldrb	r3, [r7, #14]
 800e90e:	4619      	mov	r1, r3
 800e910:	6878      	ldr	r0, [r7, #4]
 800e912:	f7ff faa1 	bl	800de58 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e916:	6878      	ldr	r0, [r7, #4]
 800e918:	f000 fe1b 	bl	800f552 <USBD_CtlSendStatus>

              break;
 800e91c:	e004      	b.n	800e928 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800e91e:	6839      	ldr	r1, [r7, #0]
 800e920:	6878      	ldr	r0, [r7, #4]
 800e922:	f000 fc3b 	bl	800f19c <USBD_CtlError>
              break;
 800e926:	bf00      	nop
          }
          break;
 800e928:	e0ec      	b.n	800eb04 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e930:	b2db      	uxtb	r3, r3
 800e932:	2b02      	cmp	r3, #2
 800e934:	d002      	beq.n	800e93c <USBD_StdEPReq+0xe6>
 800e936:	2b03      	cmp	r3, #3
 800e938:	d016      	beq.n	800e968 <USBD_StdEPReq+0x112>
 800e93a:	e030      	b.n	800e99e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e93c:	7bbb      	ldrb	r3, [r7, #14]
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d00d      	beq.n	800e95e <USBD_StdEPReq+0x108>
 800e942:	7bbb      	ldrb	r3, [r7, #14]
 800e944:	2b80      	cmp	r3, #128	@ 0x80
 800e946:	d00a      	beq.n	800e95e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e948:	7bbb      	ldrb	r3, [r7, #14]
 800e94a:	4619      	mov	r1, r3
 800e94c:	6878      	ldr	r0, [r7, #4]
 800e94e:	f7ff fa83 	bl	800de58 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e952:	2180      	movs	r1, #128	@ 0x80
 800e954:	6878      	ldr	r0, [r7, #4]
 800e956:	f7ff fa7f 	bl	800de58 <USBD_LL_StallEP>
 800e95a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e95c:	e025      	b.n	800e9aa <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800e95e:	6839      	ldr	r1, [r7, #0]
 800e960:	6878      	ldr	r0, [r7, #4]
 800e962:	f000 fc1b 	bl	800f19c <USBD_CtlError>
              break;
 800e966:	e020      	b.n	800e9aa <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e968:	683b      	ldr	r3, [r7, #0]
 800e96a:	885b      	ldrh	r3, [r3, #2]
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d11b      	bne.n	800e9a8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e970:	7bbb      	ldrb	r3, [r7, #14]
 800e972:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e976:	2b00      	cmp	r3, #0
 800e978:	d004      	beq.n	800e984 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e97a:	7bbb      	ldrb	r3, [r7, #14]
 800e97c:	4619      	mov	r1, r3
 800e97e:	6878      	ldr	r0, [r7, #4]
 800e980:	f7ff fa89 	bl	800de96 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e984:	6878      	ldr	r0, [r7, #4]
 800e986:	f000 fde4 	bl	800f552 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e990:	689b      	ldr	r3, [r3, #8]
 800e992:	6839      	ldr	r1, [r7, #0]
 800e994:	6878      	ldr	r0, [r7, #4]
 800e996:	4798      	blx	r3
 800e998:	4603      	mov	r3, r0
 800e99a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800e99c:	e004      	b.n	800e9a8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800e99e:	6839      	ldr	r1, [r7, #0]
 800e9a0:	6878      	ldr	r0, [r7, #4]
 800e9a2:	f000 fbfb 	bl	800f19c <USBD_CtlError>
              break;
 800e9a6:	e000      	b.n	800e9aa <USBD_StdEPReq+0x154>
              break;
 800e9a8:	bf00      	nop
          }
          break;
 800e9aa:	e0ab      	b.n	800eb04 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e9b2:	b2db      	uxtb	r3, r3
 800e9b4:	2b02      	cmp	r3, #2
 800e9b6:	d002      	beq.n	800e9be <USBD_StdEPReq+0x168>
 800e9b8:	2b03      	cmp	r3, #3
 800e9ba:	d032      	beq.n	800ea22 <USBD_StdEPReq+0x1cc>
 800e9bc:	e097      	b.n	800eaee <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e9be:	7bbb      	ldrb	r3, [r7, #14]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d007      	beq.n	800e9d4 <USBD_StdEPReq+0x17e>
 800e9c4:	7bbb      	ldrb	r3, [r7, #14]
 800e9c6:	2b80      	cmp	r3, #128	@ 0x80
 800e9c8:	d004      	beq.n	800e9d4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800e9ca:	6839      	ldr	r1, [r7, #0]
 800e9cc:	6878      	ldr	r0, [r7, #4]
 800e9ce:	f000 fbe5 	bl	800f19c <USBD_CtlError>
                break;
 800e9d2:	e091      	b.n	800eaf8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e9d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	da0b      	bge.n	800e9f4 <USBD_StdEPReq+0x19e>
 800e9dc:	7bbb      	ldrb	r3, [r7, #14]
 800e9de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e9e2:	4613      	mov	r3, r2
 800e9e4:	009b      	lsls	r3, r3, #2
 800e9e6:	4413      	add	r3, r2
 800e9e8:	009b      	lsls	r3, r3, #2
 800e9ea:	3310      	adds	r3, #16
 800e9ec:	687a      	ldr	r2, [r7, #4]
 800e9ee:	4413      	add	r3, r2
 800e9f0:	3304      	adds	r3, #4
 800e9f2:	e00b      	b.n	800ea0c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e9f4:	7bbb      	ldrb	r3, [r7, #14]
 800e9f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e9fa:	4613      	mov	r3, r2
 800e9fc:	009b      	lsls	r3, r3, #2
 800e9fe:	4413      	add	r3, r2
 800ea00:	009b      	lsls	r3, r3, #2
 800ea02:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ea06:	687a      	ldr	r2, [r7, #4]
 800ea08:	4413      	add	r3, r2
 800ea0a:	3304      	adds	r3, #4
 800ea0c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ea0e:	68bb      	ldr	r3, [r7, #8]
 800ea10:	2200      	movs	r2, #0
 800ea12:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ea14:	68bb      	ldr	r3, [r7, #8]
 800ea16:	2202      	movs	r2, #2
 800ea18:	4619      	mov	r1, r3
 800ea1a:	6878      	ldr	r0, [r7, #4]
 800ea1c:	f000 fd3f 	bl	800f49e <USBD_CtlSendData>
              break;
 800ea20:	e06a      	b.n	800eaf8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ea22:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	da11      	bge.n	800ea4e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ea2a:	7bbb      	ldrb	r3, [r7, #14]
 800ea2c:	f003 020f 	and.w	r2, r3, #15
 800ea30:	6879      	ldr	r1, [r7, #4]
 800ea32:	4613      	mov	r3, r2
 800ea34:	009b      	lsls	r3, r3, #2
 800ea36:	4413      	add	r3, r2
 800ea38:	009b      	lsls	r3, r3, #2
 800ea3a:	440b      	add	r3, r1
 800ea3c:	3324      	adds	r3, #36	@ 0x24
 800ea3e:	881b      	ldrh	r3, [r3, #0]
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d117      	bne.n	800ea74 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ea44:	6839      	ldr	r1, [r7, #0]
 800ea46:	6878      	ldr	r0, [r7, #4]
 800ea48:	f000 fba8 	bl	800f19c <USBD_CtlError>
                  break;
 800ea4c:	e054      	b.n	800eaf8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ea4e:	7bbb      	ldrb	r3, [r7, #14]
 800ea50:	f003 020f 	and.w	r2, r3, #15
 800ea54:	6879      	ldr	r1, [r7, #4]
 800ea56:	4613      	mov	r3, r2
 800ea58:	009b      	lsls	r3, r3, #2
 800ea5a:	4413      	add	r3, r2
 800ea5c:	009b      	lsls	r3, r3, #2
 800ea5e:	440b      	add	r3, r1
 800ea60:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ea64:	881b      	ldrh	r3, [r3, #0]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d104      	bne.n	800ea74 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800ea6a:	6839      	ldr	r1, [r7, #0]
 800ea6c:	6878      	ldr	r0, [r7, #4]
 800ea6e:	f000 fb95 	bl	800f19c <USBD_CtlError>
                  break;
 800ea72:	e041      	b.n	800eaf8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ea74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	da0b      	bge.n	800ea94 <USBD_StdEPReq+0x23e>
 800ea7c:	7bbb      	ldrb	r3, [r7, #14]
 800ea7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ea82:	4613      	mov	r3, r2
 800ea84:	009b      	lsls	r3, r3, #2
 800ea86:	4413      	add	r3, r2
 800ea88:	009b      	lsls	r3, r3, #2
 800ea8a:	3310      	adds	r3, #16
 800ea8c:	687a      	ldr	r2, [r7, #4]
 800ea8e:	4413      	add	r3, r2
 800ea90:	3304      	adds	r3, #4
 800ea92:	e00b      	b.n	800eaac <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ea94:	7bbb      	ldrb	r3, [r7, #14]
 800ea96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ea9a:	4613      	mov	r3, r2
 800ea9c:	009b      	lsls	r3, r3, #2
 800ea9e:	4413      	add	r3, r2
 800eaa0:	009b      	lsls	r3, r3, #2
 800eaa2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800eaa6:	687a      	ldr	r2, [r7, #4]
 800eaa8:	4413      	add	r3, r2
 800eaaa:	3304      	adds	r3, #4
 800eaac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800eaae:	7bbb      	ldrb	r3, [r7, #14]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d002      	beq.n	800eaba <USBD_StdEPReq+0x264>
 800eab4:	7bbb      	ldrb	r3, [r7, #14]
 800eab6:	2b80      	cmp	r3, #128	@ 0x80
 800eab8:	d103      	bne.n	800eac2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800eaba:	68bb      	ldr	r3, [r7, #8]
 800eabc:	2200      	movs	r2, #0
 800eabe:	601a      	str	r2, [r3, #0]
 800eac0:	e00e      	b.n	800eae0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800eac2:	7bbb      	ldrb	r3, [r7, #14]
 800eac4:	4619      	mov	r1, r3
 800eac6:	6878      	ldr	r0, [r7, #4]
 800eac8:	f7ff fa04 	bl	800ded4 <USBD_LL_IsStallEP>
 800eacc:	4603      	mov	r3, r0
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d003      	beq.n	800eada <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800ead2:	68bb      	ldr	r3, [r7, #8]
 800ead4:	2201      	movs	r2, #1
 800ead6:	601a      	str	r2, [r3, #0]
 800ead8:	e002      	b.n	800eae0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800eada:	68bb      	ldr	r3, [r7, #8]
 800eadc:	2200      	movs	r2, #0
 800eade:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800eae0:	68bb      	ldr	r3, [r7, #8]
 800eae2:	2202      	movs	r2, #2
 800eae4:	4619      	mov	r1, r3
 800eae6:	6878      	ldr	r0, [r7, #4]
 800eae8:	f000 fcd9 	bl	800f49e <USBD_CtlSendData>
              break;
 800eaec:	e004      	b.n	800eaf8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800eaee:	6839      	ldr	r1, [r7, #0]
 800eaf0:	6878      	ldr	r0, [r7, #4]
 800eaf2:	f000 fb53 	bl	800f19c <USBD_CtlError>
              break;
 800eaf6:	bf00      	nop
          }
          break;
 800eaf8:	e004      	b.n	800eb04 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800eafa:	6839      	ldr	r1, [r7, #0]
 800eafc:	6878      	ldr	r0, [r7, #4]
 800eafe:	f000 fb4d 	bl	800f19c <USBD_CtlError>
          break;
 800eb02:	bf00      	nop
      }
      break;
 800eb04:	e004      	b.n	800eb10 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800eb06:	6839      	ldr	r1, [r7, #0]
 800eb08:	6878      	ldr	r0, [r7, #4]
 800eb0a:	f000 fb47 	bl	800f19c <USBD_CtlError>
      break;
 800eb0e:	bf00      	nop
  }

  return ret;
 800eb10:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb12:	4618      	mov	r0, r3
 800eb14:	3710      	adds	r7, #16
 800eb16:	46bd      	mov	sp, r7
 800eb18:	bd80      	pop	{r7, pc}
	...

0800eb1c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb1c:	b580      	push	{r7, lr}
 800eb1e:	b084      	sub	sp, #16
 800eb20:	af00      	add	r7, sp, #0
 800eb22:	6078      	str	r0, [r7, #4]
 800eb24:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800eb26:	2300      	movs	r3, #0
 800eb28:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800eb2e:	2300      	movs	r3, #0
 800eb30:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800eb32:	683b      	ldr	r3, [r7, #0]
 800eb34:	885b      	ldrh	r3, [r3, #2]
 800eb36:	0a1b      	lsrs	r3, r3, #8
 800eb38:	b29b      	uxth	r3, r3
 800eb3a:	3b01      	subs	r3, #1
 800eb3c:	2b06      	cmp	r3, #6
 800eb3e:	f200 813b 	bhi.w	800edb8 <USBD_GetDescriptor+0x29c>
 800eb42:	a201      	add	r2, pc, #4	@ (adr r2, 800eb48 <USBD_GetDescriptor+0x2c>)
 800eb44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb48:	0800eb65 	.word	0x0800eb65
 800eb4c:	0800eb7d 	.word	0x0800eb7d
 800eb50:	0800ebbd 	.word	0x0800ebbd
 800eb54:	0800edb9 	.word	0x0800edb9
 800eb58:	0800edb9 	.word	0x0800edb9
 800eb5c:	0800ed59 	.word	0x0800ed59
 800eb60:	0800ed85 	.word	0x0800ed85
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	687a      	ldr	r2, [r7, #4]
 800eb6e:	7c12      	ldrb	r2, [r2, #16]
 800eb70:	f107 0108 	add.w	r1, r7, #8
 800eb74:	4610      	mov	r0, r2
 800eb76:	4798      	blx	r3
 800eb78:	60f8      	str	r0, [r7, #12]
      break;
 800eb7a:	e125      	b.n	800edc8 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	7c1b      	ldrb	r3, [r3, #16]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d10d      	bne.n	800eba0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eb8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb8c:	f107 0208 	add.w	r2, r7, #8
 800eb90:	4610      	mov	r0, r2
 800eb92:	4798      	blx	r3
 800eb94:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	3301      	adds	r3, #1
 800eb9a:	2202      	movs	r2, #2
 800eb9c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800eb9e:	e113      	b.n	800edc8 <USBD_GetDescriptor+0x2ac>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eba8:	f107 0208 	add.w	r2, r7, #8
 800ebac:	4610      	mov	r0, r2
 800ebae:	4798      	blx	r3
 800ebb0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	3301      	adds	r3, #1
 800ebb6:	2202      	movs	r2, #2
 800ebb8:	701a      	strb	r2, [r3, #0]
      break;
 800ebba:	e105      	b.n	800edc8 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ebbc:	683b      	ldr	r3, [r7, #0]
 800ebbe:	885b      	ldrh	r3, [r3, #2]
 800ebc0:	b2db      	uxtb	r3, r3
 800ebc2:	2b05      	cmp	r3, #5
 800ebc4:	f200 80ac 	bhi.w	800ed20 <USBD_GetDescriptor+0x204>
 800ebc8:	a201      	add	r2, pc, #4	@ (adr r2, 800ebd0 <USBD_GetDescriptor+0xb4>)
 800ebca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebce:	bf00      	nop
 800ebd0:	0800ebe9 	.word	0x0800ebe9
 800ebd4:	0800ec1d 	.word	0x0800ec1d
 800ebd8:	0800ec51 	.word	0x0800ec51
 800ebdc:	0800ec85 	.word	0x0800ec85
 800ebe0:	0800ecb9 	.word	0x0800ecb9
 800ebe4:	0800eced 	.word	0x0800eced
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ebee:	685b      	ldr	r3, [r3, #4]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d00b      	beq.n	800ec0c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ebfa:	685b      	ldr	r3, [r3, #4]
 800ebfc:	687a      	ldr	r2, [r7, #4]
 800ebfe:	7c12      	ldrb	r2, [r2, #16]
 800ec00:	f107 0108 	add.w	r1, r7, #8
 800ec04:	4610      	mov	r0, r2
 800ec06:	4798      	blx	r3
 800ec08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ec0a:	e0a4      	b.n	800ed56 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ec0c:	6839      	ldr	r1, [r7, #0]
 800ec0e:	6878      	ldr	r0, [r7, #4]
 800ec10:	f000 fac4 	bl	800f19c <USBD_CtlError>
            err++;
 800ec14:	7afb      	ldrb	r3, [r7, #11]
 800ec16:	3301      	adds	r3, #1
 800ec18:	72fb      	strb	r3, [r7, #11]
          break;
 800ec1a:	e09c      	b.n	800ed56 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec22:	689b      	ldr	r3, [r3, #8]
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d00b      	beq.n	800ec40 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec2e:	689b      	ldr	r3, [r3, #8]
 800ec30:	687a      	ldr	r2, [r7, #4]
 800ec32:	7c12      	ldrb	r2, [r2, #16]
 800ec34:	f107 0108 	add.w	r1, r7, #8
 800ec38:	4610      	mov	r0, r2
 800ec3a:	4798      	blx	r3
 800ec3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ec3e:	e08a      	b.n	800ed56 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ec40:	6839      	ldr	r1, [r7, #0]
 800ec42:	6878      	ldr	r0, [r7, #4]
 800ec44:	f000 faaa 	bl	800f19c <USBD_CtlError>
            err++;
 800ec48:	7afb      	ldrb	r3, [r7, #11]
 800ec4a:	3301      	adds	r3, #1
 800ec4c:	72fb      	strb	r3, [r7, #11]
          break;
 800ec4e:	e082      	b.n	800ed56 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec56:	68db      	ldr	r3, [r3, #12]
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d00b      	beq.n	800ec74 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec62:	68db      	ldr	r3, [r3, #12]
 800ec64:	687a      	ldr	r2, [r7, #4]
 800ec66:	7c12      	ldrb	r2, [r2, #16]
 800ec68:	f107 0108 	add.w	r1, r7, #8
 800ec6c:	4610      	mov	r0, r2
 800ec6e:	4798      	blx	r3
 800ec70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ec72:	e070      	b.n	800ed56 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ec74:	6839      	ldr	r1, [r7, #0]
 800ec76:	6878      	ldr	r0, [r7, #4]
 800ec78:	f000 fa90 	bl	800f19c <USBD_CtlError>
            err++;
 800ec7c:	7afb      	ldrb	r3, [r7, #11]
 800ec7e:	3301      	adds	r3, #1
 800ec80:	72fb      	strb	r3, [r7, #11]
          break;
 800ec82:	e068      	b.n	800ed56 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec8a:	691b      	ldr	r3, [r3, #16]
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d00b      	beq.n	800eca8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ec96:	691b      	ldr	r3, [r3, #16]
 800ec98:	687a      	ldr	r2, [r7, #4]
 800ec9a:	7c12      	ldrb	r2, [r2, #16]
 800ec9c:	f107 0108 	add.w	r1, r7, #8
 800eca0:	4610      	mov	r0, r2
 800eca2:	4798      	blx	r3
 800eca4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800eca6:	e056      	b.n	800ed56 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800eca8:	6839      	ldr	r1, [r7, #0]
 800ecaa:	6878      	ldr	r0, [r7, #4]
 800ecac:	f000 fa76 	bl	800f19c <USBD_CtlError>
            err++;
 800ecb0:	7afb      	ldrb	r3, [r7, #11]
 800ecb2:	3301      	adds	r3, #1
 800ecb4:	72fb      	strb	r3, [r7, #11]
          break;
 800ecb6:	e04e      	b.n	800ed56 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ecbe:	695b      	ldr	r3, [r3, #20]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d00b      	beq.n	800ecdc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ecca:	695b      	ldr	r3, [r3, #20]
 800eccc:	687a      	ldr	r2, [r7, #4]
 800ecce:	7c12      	ldrb	r2, [r2, #16]
 800ecd0:	f107 0108 	add.w	r1, r7, #8
 800ecd4:	4610      	mov	r0, r2
 800ecd6:	4798      	blx	r3
 800ecd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ecda:	e03c      	b.n	800ed56 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ecdc:	6839      	ldr	r1, [r7, #0]
 800ecde:	6878      	ldr	r0, [r7, #4]
 800ece0:	f000 fa5c 	bl	800f19c <USBD_CtlError>
            err++;
 800ece4:	7afb      	ldrb	r3, [r7, #11]
 800ece6:	3301      	adds	r3, #1
 800ece8:	72fb      	strb	r3, [r7, #11]
          break;
 800ecea:	e034      	b.n	800ed56 <USBD_GetDescriptor+0x23a>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ecf2:	699b      	ldr	r3, [r3, #24]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d00b      	beq.n	800ed10 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ecfe:	699b      	ldr	r3, [r3, #24]
 800ed00:	687a      	ldr	r2, [r7, #4]
 800ed02:	7c12      	ldrb	r2, [r2, #16]
 800ed04:	f107 0108 	add.w	r1, r7, #8
 800ed08:	4610      	mov	r0, r2
 800ed0a:	4798      	blx	r3
 800ed0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ed0e:	e022      	b.n	800ed56 <USBD_GetDescriptor+0x23a>
            USBD_CtlError(pdev, req);
 800ed10:	6839      	ldr	r1, [r7, #0]
 800ed12:	6878      	ldr	r0, [r7, #4]
 800ed14:	f000 fa42 	bl	800f19c <USBD_CtlError>
            err++;
 800ed18:	7afb      	ldrb	r3, [r7, #11]
 800ed1a:	3301      	adds	r3, #1
 800ed1c:	72fb      	strb	r3, [r7, #11]
          break;
 800ed1e:	e01a      	b.n	800ed56 <USBD_GetDescriptor+0x23a>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          if (pdev->pClass->GetUsrStrDescriptor != NULL)
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d00c      	beq.n	800ed46 <USBD_GetDescriptor+0x22a>
          {
            pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue), &len);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed34:	683a      	ldr	r2, [r7, #0]
 800ed36:	8852      	ldrh	r2, [r2, #2]
 800ed38:	b2d1      	uxtb	r1, r2
 800ed3a:	f107 0208 	add.w	r2, r7, #8
 800ed3e:	6878      	ldr	r0, [r7, #4]
 800ed40:	4798      	blx	r3
 800ed42:	60f8      	str	r0, [r7, #12]

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif
          break;
 800ed44:	e006      	b.n	800ed54 <USBD_GetDescriptor+0x238>
            USBD_CtlError(pdev, req);
 800ed46:	6839      	ldr	r1, [r7, #0]
 800ed48:	6878      	ldr	r0, [r7, #4]
 800ed4a:	f000 fa27 	bl	800f19c <USBD_CtlError>
            err++;
 800ed4e:	7afb      	ldrb	r3, [r7, #11]
 800ed50:	3301      	adds	r3, #1
 800ed52:	72fb      	strb	r3, [r7, #11]
          break;
 800ed54:	bf00      	nop
      }
      break;
 800ed56:	e037      	b.n	800edc8 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	7c1b      	ldrb	r3, [r3, #16]
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	d109      	bne.n	800ed74 <USBD_GetDescriptor+0x258>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed68:	f107 0208 	add.w	r2, r7, #8
 800ed6c:	4610      	mov	r0, r2
 800ed6e:	4798      	blx	r3
 800ed70:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ed72:	e029      	b.n	800edc8 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 800ed74:	6839      	ldr	r1, [r7, #0]
 800ed76:	6878      	ldr	r0, [r7, #4]
 800ed78:	f000 fa10 	bl	800f19c <USBD_CtlError>
        err++;
 800ed7c:	7afb      	ldrb	r3, [r7, #11]
 800ed7e:	3301      	adds	r3, #1
 800ed80:	72fb      	strb	r3, [r7, #11]
      break;
 800ed82:	e021      	b.n	800edc8 <USBD_GetDescriptor+0x2ac>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	7c1b      	ldrb	r3, [r3, #16]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d10d      	bne.n	800eda8 <USBD_GetDescriptor+0x28c>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ed92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed94:	f107 0208 	add.w	r2, r7, #8
 800ed98:	4610      	mov	r0, r2
 800ed9a:	4798      	blx	r3
 800ed9c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	3301      	adds	r3, #1
 800eda2:	2207      	movs	r2, #7
 800eda4:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800eda6:	e00f      	b.n	800edc8 <USBD_GetDescriptor+0x2ac>
        USBD_CtlError(pdev, req);
 800eda8:	6839      	ldr	r1, [r7, #0]
 800edaa:	6878      	ldr	r0, [r7, #4]
 800edac:	f000 f9f6 	bl	800f19c <USBD_CtlError>
        err++;
 800edb0:	7afb      	ldrb	r3, [r7, #11]
 800edb2:	3301      	adds	r3, #1
 800edb4:	72fb      	strb	r3, [r7, #11]
      break;
 800edb6:	e007      	b.n	800edc8 <USBD_GetDescriptor+0x2ac>

    default:
      USBD_CtlError(pdev, req);
 800edb8:	6839      	ldr	r1, [r7, #0]
 800edba:	6878      	ldr	r0, [r7, #4]
 800edbc:	f000 f9ee 	bl	800f19c <USBD_CtlError>
      err++;
 800edc0:	7afb      	ldrb	r3, [r7, #11]
 800edc2:	3301      	adds	r3, #1
 800edc4:	72fb      	strb	r3, [r7, #11]
      break;
 800edc6:	bf00      	nop
  }

  if (err != 0U)
 800edc8:	7afb      	ldrb	r3, [r7, #11]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d11e      	bne.n	800ee0c <USBD_GetDescriptor+0x2f0>
  {
    return;
  }

  if (req->wLength != 0U)
 800edce:	683b      	ldr	r3, [r7, #0]
 800edd0:	88db      	ldrh	r3, [r3, #6]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d016      	beq.n	800ee04 <USBD_GetDescriptor+0x2e8>
  {
    if (len != 0U)
 800edd6:	893b      	ldrh	r3, [r7, #8]
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d00e      	beq.n	800edfa <USBD_GetDescriptor+0x2de>
    {
      len = MIN(len, req->wLength);
 800eddc:	683b      	ldr	r3, [r7, #0]
 800edde:	88da      	ldrh	r2, [r3, #6]
 800ede0:	893b      	ldrh	r3, [r7, #8]
 800ede2:	4293      	cmp	r3, r2
 800ede4:	bf28      	it	cs
 800ede6:	4613      	movcs	r3, r2
 800ede8:	b29b      	uxth	r3, r3
 800edea:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800edec:	893b      	ldrh	r3, [r7, #8]
 800edee:	461a      	mov	r2, r3
 800edf0:	68f9      	ldr	r1, [r7, #12]
 800edf2:	6878      	ldr	r0, [r7, #4]
 800edf4:	f000 fb53 	bl	800f49e <USBD_CtlSendData>
 800edf8:	e009      	b.n	800ee0e <USBD_GetDescriptor+0x2f2>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800edfa:	6839      	ldr	r1, [r7, #0]
 800edfc:	6878      	ldr	r0, [r7, #4]
 800edfe:	f000 f9cd 	bl	800f19c <USBD_CtlError>
 800ee02:	e004      	b.n	800ee0e <USBD_GetDescriptor+0x2f2>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ee04:	6878      	ldr	r0, [r7, #4]
 800ee06:	f000 fba4 	bl	800f552 <USBD_CtlSendStatus>
 800ee0a:	e000      	b.n	800ee0e <USBD_GetDescriptor+0x2f2>
    return;
 800ee0c:	bf00      	nop
  }
}
 800ee0e:	3710      	adds	r7, #16
 800ee10:	46bd      	mov	sp, r7
 800ee12:	bd80      	pop	{r7, pc}

0800ee14 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ee14:	b580      	push	{r7, lr}
 800ee16:	b084      	sub	sp, #16
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
 800ee1c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	889b      	ldrh	r3, [r3, #4]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d131      	bne.n	800ee8a <USBD_SetAddress+0x76>
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	88db      	ldrh	r3, [r3, #6]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d12d      	bne.n	800ee8a <USBD_SetAddress+0x76>
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	885b      	ldrh	r3, [r3, #2]
 800ee32:	2b7f      	cmp	r3, #127	@ 0x7f
 800ee34:	d829      	bhi.n	800ee8a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ee36:	683b      	ldr	r3, [r7, #0]
 800ee38:	885b      	ldrh	r3, [r3, #2]
 800ee3a:	b2db      	uxtb	r3, r3
 800ee3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ee40:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee48:	b2db      	uxtb	r3, r3
 800ee4a:	2b03      	cmp	r3, #3
 800ee4c:	d104      	bne.n	800ee58 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ee4e:	6839      	ldr	r1, [r7, #0]
 800ee50:	6878      	ldr	r0, [r7, #4]
 800ee52:	f000 f9a3 	bl	800f19c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee56:	e01d      	b.n	800ee94 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	7bfa      	ldrb	r2, [r7, #15]
 800ee5c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ee60:	7bfb      	ldrb	r3, [r7, #15]
 800ee62:	4619      	mov	r1, r3
 800ee64:	6878      	ldr	r0, [r7, #4]
 800ee66:	f7ff f861 	bl	800df2c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ee6a:	6878      	ldr	r0, [r7, #4]
 800ee6c:	f000 fb71 	bl	800f552 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ee70:	7bfb      	ldrb	r3, [r7, #15]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d004      	beq.n	800ee80 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	2202      	movs	r2, #2
 800ee7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee7e:	e009      	b.n	800ee94 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	2201      	movs	r2, #1
 800ee84:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee88:	e004      	b.n	800ee94 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ee8a:	6839      	ldr	r1, [r7, #0]
 800ee8c:	6878      	ldr	r0, [r7, #4]
 800ee8e:	f000 f985 	bl	800f19c <USBD_CtlError>
  }
}
 800ee92:	bf00      	nop
 800ee94:	bf00      	nop
 800ee96:	3710      	adds	r7, #16
 800ee98:	46bd      	mov	sp, r7
 800ee9a:	bd80      	pop	{r7, pc}

0800ee9c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ee9c:	b580      	push	{r7, lr}
 800ee9e:	b084      	sub	sp, #16
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	6078      	str	r0, [r7, #4]
 800eea4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800eea6:	2300      	movs	r3, #0
 800eea8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800eeaa:	683b      	ldr	r3, [r7, #0]
 800eeac:	885b      	ldrh	r3, [r3, #2]
 800eeae:	b2da      	uxtb	r2, r3
 800eeb0:	4b4c      	ldr	r3, [pc, #304]	@ (800efe4 <USBD_SetConfig+0x148>)
 800eeb2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800eeb4:	4b4b      	ldr	r3, [pc, #300]	@ (800efe4 <USBD_SetConfig+0x148>)
 800eeb6:	781b      	ldrb	r3, [r3, #0]
 800eeb8:	2b01      	cmp	r3, #1
 800eeba:	d905      	bls.n	800eec8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800eebc:	6839      	ldr	r1, [r7, #0]
 800eebe:	6878      	ldr	r0, [r7, #4]
 800eec0:	f000 f96c 	bl	800f19c <USBD_CtlError>
    return USBD_FAIL;
 800eec4:	2303      	movs	r3, #3
 800eec6:	e088      	b.n	800efda <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eece:	b2db      	uxtb	r3, r3
 800eed0:	2b02      	cmp	r3, #2
 800eed2:	d002      	beq.n	800eeda <USBD_SetConfig+0x3e>
 800eed4:	2b03      	cmp	r3, #3
 800eed6:	d025      	beq.n	800ef24 <USBD_SetConfig+0x88>
 800eed8:	e071      	b.n	800efbe <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800eeda:	4b42      	ldr	r3, [pc, #264]	@ (800efe4 <USBD_SetConfig+0x148>)
 800eedc:	781b      	ldrb	r3, [r3, #0]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d01c      	beq.n	800ef1c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800eee2:	4b40      	ldr	r3, [pc, #256]	@ (800efe4 <USBD_SetConfig+0x148>)
 800eee4:	781b      	ldrb	r3, [r3, #0]
 800eee6:	461a      	mov	r2, r3
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800eeec:	4b3d      	ldr	r3, [pc, #244]	@ (800efe4 <USBD_SetConfig+0x148>)
 800eeee:	781b      	ldrb	r3, [r3, #0]
 800eef0:	4619      	mov	r1, r3
 800eef2:	6878      	ldr	r0, [r7, #4]
 800eef4:	f7ff f93b 	bl	800e16e <USBD_SetClassConfig>
 800eef8:	4603      	mov	r3, r0
 800eefa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800eefc:	7bfb      	ldrb	r3, [r7, #15]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d004      	beq.n	800ef0c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800ef02:	6839      	ldr	r1, [r7, #0]
 800ef04:	6878      	ldr	r0, [r7, #4]
 800ef06:	f000 f949 	bl	800f19c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ef0a:	e065      	b.n	800efd8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800ef0c:	6878      	ldr	r0, [r7, #4]
 800ef0e:	f000 fb20 	bl	800f552 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	2203      	movs	r2, #3
 800ef16:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ef1a:	e05d      	b.n	800efd8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ef1c:	6878      	ldr	r0, [r7, #4]
 800ef1e:	f000 fb18 	bl	800f552 <USBD_CtlSendStatus>
      break;
 800ef22:	e059      	b.n	800efd8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ef24:	4b2f      	ldr	r3, [pc, #188]	@ (800efe4 <USBD_SetConfig+0x148>)
 800ef26:	781b      	ldrb	r3, [r3, #0]
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d112      	bne.n	800ef52 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	2202      	movs	r2, #2
 800ef30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ef34:	4b2b      	ldr	r3, [pc, #172]	@ (800efe4 <USBD_SetConfig+0x148>)
 800ef36:	781b      	ldrb	r3, [r3, #0]
 800ef38:	461a      	mov	r2, r3
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ef3e:	4b29      	ldr	r3, [pc, #164]	@ (800efe4 <USBD_SetConfig+0x148>)
 800ef40:	781b      	ldrb	r3, [r3, #0]
 800ef42:	4619      	mov	r1, r3
 800ef44:	6878      	ldr	r0, [r7, #4]
 800ef46:	f7ff f92e 	bl	800e1a6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ef4a:	6878      	ldr	r0, [r7, #4]
 800ef4c:	f000 fb01 	bl	800f552 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ef50:	e042      	b.n	800efd8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800ef52:	4b24      	ldr	r3, [pc, #144]	@ (800efe4 <USBD_SetConfig+0x148>)
 800ef54:	781b      	ldrb	r3, [r3, #0]
 800ef56:	461a      	mov	r2, r3
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	685b      	ldr	r3, [r3, #4]
 800ef5c:	429a      	cmp	r2, r3
 800ef5e:	d02a      	beq.n	800efb6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	685b      	ldr	r3, [r3, #4]
 800ef64:	b2db      	uxtb	r3, r3
 800ef66:	4619      	mov	r1, r3
 800ef68:	6878      	ldr	r0, [r7, #4]
 800ef6a:	f7ff f91c 	bl	800e1a6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ef6e:	4b1d      	ldr	r3, [pc, #116]	@ (800efe4 <USBD_SetConfig+0x148>)
 800ef70:	781b      	ldrb	r3, [r3, #0]
 800ef72:	461a      	mov	r2, r3
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ef78:	4b1a      	ldr	r3, [pc, #104]	@ (800efe4 <USBD_SetConfig+0x148>)
 800ef7a:	781b      	ldrb	r3, [r3, #0]
 800ef7c:	4619      	mov	r1, r3
 800ef7e:	6878      	ldr	r0, [r7, #4]
 800ef80:	f7ff f8f5 	bl	800e16e <USBD_SetClassConfig>
 800ef84:	4603      	mov	r3, r0
 800ef86:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ef88:	7bfb      	ldrb	r3, [r7, #15]
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d00f      	beq.n	800efae <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800ef8e:	6839      	ldr	r1, [r7, #0]
 800ef90:	6878      	ldr	r0, [r7, #4]
 800ef92:	f000 f903 	bl	800f19c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	685b      	ldr	r3, [r3, #4]
 800ef9a:	b2db      	uxtb	r3, r3
 800ef9c:	4619      	mov	r1, r3
 800ef9e:	6878      	ldr	r0, [r7, #4]
 800efa0:	f7ff f901 	bl	800e1a6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	2202      	movs	r2, #2
 800efa8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800efac:	e014      	b.n	800efd8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800efae:	6878      	ldr	r0, [r7, #4]
 800efb0:	f000 facf 	bl	800f552 <USBD_CtlSendStatus>
      break;
 800efb4:	e010      	b.n	800efd8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800efb6:	6878      	ldr	r0, [r7, #4]
 800efb8:	f000 facb 	bl	800f552 <USBD_CtlSendStatus>
      break;
 800efbc:	e00c      	b.n	800efd8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800efbe:	6839      	ldr	r1, [r7, #0]
 800efc0:	6878      	ldr	r0, [r7, #4]
 800efc2:	f000 f8eb 	bl	800f19c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800efc6:	4b07      	ldr	r3, [pc, #28]	@ (800efe4 <USBD_SetConfig+0x148>)
 800efc8:	781b      	ldrb	r3, [r3, #0]
 800efca:	4619      	mov	r1, r3
 800efcc:	6878      	ldr	r0, [r7, #4]
 800efce:	f7ff f8ea 	bl	800e1a6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800efd2:	2303      	movs	r3, #3
 800efd4:	73fb      	strb	r3, [r7, #15]
      break;
 800efd6:	bf00      	nop
  }

  return ret;
 800efd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800efda:	4618      	mov	r0, r3
 800efdc:	3710      	adds	r7, #16
 800efde:	46bd      	mov	sp, r7
 800efe0:	bd80      	pop	{r7, pc}
 800efe2:	bf00      	nop
 800efe4:	200099ac 	.word	0x200099ac

0800efe8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800efe8:	b580      	push	{r7, lr}
 800efea:	b082      	sub	sp, #8
 800efec:	af00      	add	r7, sp, #0
 800efee:	6078      	str	r0, [r7, #4]
 800eff0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800eff2:	683b      	ldr	r3, [r7, #0]
 800eff4:	88db      	ldrh	r3, [r3, #6]
 800eff6:	2b01      	cmp	r3, #1
 800eff8:	d004      	beq.n	800f004 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800effa:	6839      	ldr	r1, [r7, #0]
 800effc:	6878      	ldr	r0, [r7, #4]
 800effe:	f000 f8cd 	bl	800f19c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f002:	e023      	b.n	800f04c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f00a:	b2db      	uxtb	r3, r3
 800f00c:	2b02      	cmp	r3, #2
 800f00e:	dc02      	bgt.n	800f016 <USBD_GetConfig+0x2e>
 800f010:	2b00      	cmp	r3, #0
 800f012:	dc03      	bgt.n	800f01c <USBD_GetConfig+0x34>
 800f014:	e015      	b.n	800f042 <USBD_GetConfig+0x5a>
 800f016:	2b03      	cmp	r3, #3
 800f018:	d00b      	beq.n	800f032 <USBD_GetConfig+0x4a>
 800f01a:	e012      	b.n	800f042 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	2200      	movs	r2, #0
 800f020:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	3308      	adds	r3, #8
 800f026:	2201      	movs	r2, #1
 800f028:	4619      	mov	r1, r3
 800f02a:	6878      	ldr	r0, [r7, #4]
 800f02c:	f000 fa37 	bl	800f49e <USBD_CtlSendData>
        break;
 800f030:	e00c      	b.n	800f04c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	3304      	adds	r3, #4
 800f036:	2201      	movs	r2, #1
 800f038:	4619      	mov	r1, r3
 800f03a:	6878      	ldr	r0, [r7, #4]
 800f03c:	f000 fa2f 	bl	800f49e <USBD_CtlSendData>
        break;
 800f040:	e004      	b.n	800f04c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f042:	6839      	ldr	r1, [r7, #0]
 800f044:	6878      	ldr	r0, [r7, #4]
 800f046:	f000 f8a9 	bl	800f19c <USBD_CtlError>
        break;
 800f04a:	bf00      	nop
}
 800f04c:	bf00      	nop
 800f04e:	3708      	adds	r7, #8
 800f050:	46bd      	mov	sp, r7
 800f052:	bd80      	pop	{r7, pc}

0800f054 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f054:	b580      	push	{r7, lr}
 800f056:	b082      	sub	sp, #8
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
 800f05c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f064:	b2db      	uxtb	r3, r3
 800f066:	3b01      	subs	r3, #1
 800f068:	2b02      	cmp	r3, #2
 800f06a:	d81e      	bhi.n	800f0aa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	88db      	ldrh	r3, [r3, #6]
 800f070:	2b02      	cmp	r3, #2
 800f072:	d004      	beq.n	800f07e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f074:	6839      	ldr	r1, [r7, #0]
 800f076:	6878      	ldr	r0, [r7, #4]
 800f078:	f000 f890 	bl	800f19c <USBD_CtlError>
        break;
 800f07c:	e01a      	b.n	800f0b4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	2201      	movs	r2, #1
 800f082:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d005      	beq.n	800f09a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	68db      	ldr	r3, [r3, #12]
 800f092:	f043 0202 	orr.w	r2, r3, #2
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	330c      	adds	r3, #12
 800f09e:	2202      	movs	r2, #2
 800f0a0:	4619      	mov	r1, r3
 800f0a2:	6878      	ldr	r0, [r7, #4]
 800f0a4:	f000 f9fb 	bl	800f49e <USBD_CtlSendData>
      break;
 800f0a8:	e004      	b.n	800f0b4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f0aa:	6839      	ldr	r1, [r7, #0]
 800f0ac:	6878      	ldr	r0, [r7, #4]
 800f0ae:	f000 f875 	bl	800f19c <USBD_CtlError>
      break;
 800f0b2:	bf00      	nop
  }
}
 800f0b4:	bf00      	nop
 800f0b6:	3708      	adds	r7, #8
 800f0b8:	46bd      	mov	sp, r7
 800f0ba:	bd80      	pop	{r7, pc}

0800f0bc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f0bc:	b580      	push	{r7, lr}
 800f0be:	b082      	sub	sp, #8
 800f0c0:	af00      	add	r7, sp, #0
 800f0c2:	6078      	str	r0, [r7, #4]
 800f0c4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	885b      	ldrh	r3, [r3, #2]
 800f0ca:	2b01      	cmp	r3, #1
 800f0cc:	d106      	bne.n	800f0dc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	2201      	movs	r2, #1
 800f0d2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f0d6:	6878      	ldr	r0, [r7, #4]
 800f0d8:	f000 fa3b 	bl	800f552 <USBD_CtlSendStatus>
  }
}
 800f0dc:	bf00      	nop
 800f0de:	3708      	adds	r7, #8
 800f0e0:	46bd      	mov	sp, r7
 800f0e2:	bd80      	pop	{r7, pc}

0800f0e4 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f0e4:	b580      	push	{r7, lr}
 800f0e6:	b082      	sub	sp, #8
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	6078      	str	r0, [r7, #4]
 800f0ec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f0f4:	b2db      	uxtb	r3, r3
 800f0f6:	3b01      	subs	r3, #1
 800f0f8:	2b02      	cmp	r3, #2
 800f0fa:	d80b      	bhi.n	800f114 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f0fc:	683b      	ldr	r3, [r7, #0]
 800f0fe:	885b      	ldrh	r3, [r3, #2]
 800f100:	2b01      	cmp	r3, #1
 800f102:	d10c      	bne.n	800f11e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	2200      	movs	r2, #0
 800f108:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f10c:	6878      	ldr	r0, [r7, #4]
 800f10e:	f000 fa20 	bl	800f552 <USBD_CtlSendStatus>
      }
      break;
 800f112:	e004      	b.n	800f11e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f114:	6839      	ldr	r1, [r7, #0]
 800f116:	6878      	ldr	r0, [r7, #4]
 800f118:	f000 f840 	bl	800f19c <USBD_CtlError>
      break;
 800f11c:	e000      	b.n	800f120 <USBD_ClrFeature+0x3c>
      break;
 800f11e:	bf00      	nop
  }
}
 800f120:	bf00      	nop
 800f122:	3708      	adds	r7, #8
 800f124:	46bd      	mov	sp, r7
 800f126:	bd80      	pop	{r7, pc}

0800f128 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b084      	sub	sp, #16
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	6078      	str	r0, [r7, #4]
 800f130:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f132:	683b      	ldr	r3, [r7, #0]
 800f134:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	781a      	ldrb	r2, [r3, #0]
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	3301      	adds	r3, #1
 800f142:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	781a      	ldrb	r2, [r3, #0]
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	3301      	adds	r3, #1
 800f150:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f152:	68f8      	ldr	r0, [r7, #12]
 800f154:	f7ff faa9 	bl	800e6aa <SWAPBYTE>
 800f158:	4603      	mov	r3, r0
 800f15a:	461a      	mov	r2, r3
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	3301      	adds	r3, #1
 800f164:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	3301      	adds	r3, #1
 800f16a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f16c:	68f8      	ldr	r0, [r7, #12]
 800f16e:	f7ff fa9c 	bl	800e6aa <SWAPBYTE>
 800f172:	4603      	mov	r3, r0
 800f174:	461a      	mov	r2, r3
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	3301      	adds	r3, #1
 800f17e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	3301      	adds	r3, #1
 800f184:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f186:	68f8      	ldr	r0, [r7, #12]
 800f188:	f7ff fa8f 	bl	800e6aa <SWAPBYTE>
 800f18c:	4603      	mov	r3, r0
 800f18e:	461a      	mov	r2, r3
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	80da      	strh	r2, [r3, #6]
}
 800f194:	bf00      	nop
 800f196:	3710      	adds	r7, #16
 800f198:	46bd      	mov	sp, r7
 800f19a:	bd80      	pop	{r7, pc}

0800f19c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f19c:	b580      	push	{r7, lr}
 800f19e:	b082      	sub	sp, #8
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	6078      	str	r0, [r7, #4]
 800f1a4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f1a6:	2180      	movs	r1, #128	@ 0x80
 800f1a8:	6878      	ldr	r0, [r7, #4]
 800f1aa:	f7fe fe55 	bl	800de58 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f1ae:	2100      	movs	r1, #0
 800f1b0:	6878      	ldr	r0, [r7, #4]
 800f1b2:	f7fe fe51 	bl	800de58 <USBD_LL_StallEP>
}
 800f1b6:	bf00      	nop
 800f1b8:	3708      	adds	r7, #8
 800f1ba:	46bd      	mov	sp, r7
 800f1bc:	bd80      	pop	{r7, pc}

0800f1be <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f1be:	b580      	push	{r7, lr}
 800f1c0:	b086      	sub	sp, #24
 800f1c2:	af00      	add	r7, sp, #0
 800f1c4:	60f8      	str	r0, [r7, #12]
 800f1c6:	60b9      	str	r1, [r7, #8]
 800f1c8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f1ca:	2300      	movs	r3, #0
 800f1cc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d036      	beq.n	800f242 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f1d8:	6938      	ldr	r0, [r7, #16]
 800f1da:	f000 f836 	bl	800f24a <USBD_GetLen>
 800f1de:	4603      	mov	r3, r0
 800f1e0:	3301      	adds	r3, #1
 800f1e2:	b29b      	uxth	r3, r3
 800f1e4:	005b      	lsls	r3, r3, #1
 800f1e6:	b29a      	uxth	r2, r3
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f1ec:	7dfb      	ldrb	r3, [r7, #23]
 800f1ee:	68ba      	ldr	r2, [r7, #8]
 800f1f0:	4413      	add	r3, r2
 800f1f2:	687a      	ldr	r2, [r7, #4]
 800f1f4:	7812      	ldrb	r2, [r2, #0]
 800f1f6:	701a      	strb	r2, [r3, #0]
  idx++;
 800f1f8:	7dfb      	ldrb	r3, [r7, #23]
 800f1fa:	3301      	adds	r3, #1
 800f1fc:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f1fe:	7dfb      	ldrb	r3, [r7, #23]
 800f200:	68ba      	ldr	r2, [r7, #8]
 800f202:	4413      	add	r3, r2
 800f204:	2203      	movs	r2, #3
 800f206:	701a      	strb	r2, [r3, #0]
  idx++;
 800f208:	7dfb      	ldrb	r3, [r7, #23]
 800f20a:	3301      	adds	r3, #1
 800f20c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f20e:	e013      	b.n	800f238 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800f210:	7dfb      	ldrb	r3, [r7, #23]
 800f212:	68ba      	ldr	r2, [r7, #8]
 800f214:	4413      	add	r3, r2
 800f216:	693a      	ldr	r2, [r7, #16]
 800f218:	7812      	ldrb	r2, [r2, #0]
 800f21a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f21c:	693b      	ldr	r3, [r7, #16]
 800f21e:	3301      	adds	r3, #1
 800f220:	613b      	str	r3, [r7, #16]
    idx++;
 800f222:	7dfb      	ldrb	r3, [r7, #23]
 800f224:	3301      	adds	r3, #1
 800f226:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f228:	7dfb      	ldrb	r3, [r7, #23]
 800f22a:	68ba      	ldr	r2, [r7, #8]
 800f22c:	4413      	add	r3, r2
 800f22e:	2200      	movs	r2, #0
 800f230:	701a      	strb	r2, [r3, #0]
    idx++;
 800f232:	7dfb      	ldrb	r3, [r7, #23]
 800f234:	3301      	adds	r3, #1
 800f236:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f238:	693b      	ldr	r3, [r7, #16]
 800f23a:	781b      	ldrb	r3, [r3, #0]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d1e7      	bne.n	800f210 <USBD_GetString+0x52>
 800f240:	e000      	b.n	800f244 <USBD_GetString+0x86>
    return;
 800f242:	bf00      	nop
  }
}
 800f244:	3718      	adds	r7, #24
 800f246:	46bd      	mov	sp, r7
 800f248:	bd80      	pop	{r7, pc}

0800f24a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f24a:	b480      	push	{r7}
 800f24c:	b085      	sub	sp, #20
 800f24e:	af00      	add	r7, sp, #0
 800f250:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f252:	2300      	movs	r3, #0
 800f254:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f25a:	e005      	b.n	800f268 <USBD_GetLen+0x1e>
  {
    len++;
 800f25c:	7bfb      	ldrb	r3, [r7, #15]
 800f25e:	3301      	adds	r3, #1
 800f260:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f262:	68bb      	ldr	r3, [r7, #8]
 800f264:	3301      	adds	r3, #1
 800f266:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f268:	68bb      	ldr	r3, [r7, #8]
 800f26a:	781b      	ldrb	r3, [r3, #0]
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d1f5      	bne.n	800f25c <USBD_GetLen+0x12>
  }

  return len;
 800f270:	7bfb      	ldrb	r3, [r7, #15]
}
 800f272:	4618      	mov	r0, r3
 800f274:	3714      	adds	r7, #20
 800f276:	46bd      	mov	sp, r7
 800f278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f27c:	4770      	bx	lr
	...

0800f280 <USBD_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f280:	b480      	push	{r7}
 800f282:	b083      	sub	sp, #12
 800f284:	af00      	add	r7, sp, #0
 800f286:	4603      	mov	r3, r0
 800f288:	6039      	str	r1, [r7, #0]
 800f28a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_DeviceDesc);
 800f28c:	683b      	ldr	r3, [r7, #0]
 800f28e:	2212      	movs	r2, #18
 800f290:	801a      	strh	r2, [r3, #0]
  return USBD_DeviceDesc;
 800f292:	4b03      	ldr	r3, [pc, #12]	@ (800f2a0 <USBD_DeviceDescriptor+0x20>)
}
 800f294:	4618      	mov	r0, r3
 800f296:	370c      	adds	r7, #12
 800f298:	46bd      	mov	sp, r7
 800f29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f29e:	4770      	bx	lr
 800f2a0:	20000398 	.word	0x20000398

0800f2a4 <USBD_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f2a4:	b480      	push	{r7}
 800f2a6:	b083      	sub	sp, #12
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	6039      	str	r1, [r7, #0]
 800f2ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f2b0:	683b      	ldr	r3, [r7, #0]
 800f2b2:	2204      	movs	r2, #4
 800f2b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f2b6:	4b03      	ldr	r3, [pc, #12]	@ (800f2c4 <USBD_LangIDStrDescriptor+0x20>)
}
 800f2b8:	4618      	mov	r0, r3
 800f2ba:	370c      	adds	r7, #12
 800f2bc:	46bd      	mov	sp, r7
 800f2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2c2:	4770      	bx	lr
 800f2c4:	200003ac 	.word	0x200003ac

0800f2c8 <USBD_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f2c8:	b580      	push	{r7, lr}
 800f2ca:	b082      	sub	sp, #8
 800f2cc:	af00      	add	r7, sp, #0
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	6039      	str	r1, [r7, #0]
 800f2d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f2d4:	79fb      	ldrb	r3, [r7, #7]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d105      	bne.n	800f2e6 <USBD_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f2da:	683a      	ldr	r2, [r7, #0]
 800f2dc:	4907      	ldr	r1, [pc, #28]	@ (800f2fc <USBD_ProductStrDescriptor+0x34>)
 800f2de:	4808      	ldr	r0, [pc, #32]	@ (800f300 <USBD_ProductStrDescriptor+0x38>)
 800f2e0:	f7ff ff6d 	bl	800f1be <USBD_GetString>
 800f2e4:	e004      	b.n	800f2f0 <USBD_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800f2e6:	683a      	ldr	r2, [r7, #0]
 800f2e8:	4904      	ldr	r1, [pc, #16]	@ (800f2fc <USBD_ProductStrDescriptor+0x34>)
 800f2ea:	4805      	ldr	r0, [pc, #20]	@ (800f300 <USBD_ProductStrDescriptor+0x38>)
 800f2ec:	f7ff ff67 	bl	800f1be <USBD_GetString>
  }
  return USBD_StrDesc;
 800f2f0:	4b02      	ldr	r3, [pc, #8]	@ (800f2fc <USBD_ProductStrDescriptor+0x34>)
}
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	3708      	adds	r7, #8
 800f2f6:	46bd      	mov	sp, r7
 800f2f8:	bd80      	pop	{r7, pc}
 800f2fa:	bf00      	nop
 800f2fc:	200099b0 	.word	0x200099b0
 800f300:	08013840 	.word	0x08013840

0800f304 <USBD_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f304:	b580      	push	{r7, lr}
 800f306:	b082      	sub	sp, #8
 800f308:	af00      	add	r7, sp, #0
 800f30a:	4603      	mov	r3, r0
 800f30c:	6039      	str	r1, [r7, #0]
 800f30e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f310:	683a      	ldr	r2, [r7, #0]
 800f312:	4904      	ldr	r1, [pc, #16]	@ (800f324 <USBD_ManufacturerStrDescriptor+0x20>)
 800f314:	4804      	ldr	r0, [pc, #16]	@ (800f328 <USBD_ManufacturerStrDescriptor+0x24>)
 800f316:	f7ff ff52 	bl	800f1be <USBD_GetString>
  return USBD_StrDesc;
 800f31a:	4b02      	ldr	r3, [pc, #8]	@ (800f324 <USBD_ManufacturerStrDescriptor+0x20>)
}
 800f31c:	4618      	mov	r0, r3
 800f31e:	3708      	adds	r7, #8
 800f320:	46bd      	mov	sp, r7
 800f322:	bd80      	pop	{r7, pc}
 800f324:	200099b0 	.word	0x200099b0
 800f328:	08013858 	.word	0x08013858

0800f32c <USBD_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f32c:	b580      	push	{r7, lr}
 800f32e:	b082      	sub	sp, #8
 800f330:	af00      	add	r7, sp, #0
 800f332:	4603      	mov	r3, r0
 800f334:	6039      	str	r1, [r7, #0]
 800f336:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f338:	683b      	ldr	r3, [r7, #0]
 800f33a:	221a      	movs	r2, #26
 800f33c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f33e:	f000 f843 	bl	800f3c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_SerialStrDescriptor */

  /* USER CODE END USBD_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800f342:	4b02      	ldr	r3, [pc, #8]	@ (800f34c <USBD_SerialStrDescriptor+0x20>)
}
 800f344:	4618      	mov	r0, r3
 800f346:	3708      	adds	r7, #8
 800f348:	46bd      	mov	sp, r7
 800f34a:	bd80      	pop	{r7, pc}
 800f34c:	200003b0 	.word	0x200003b0

0800f350 <USBD_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f350:	b580      	push	{r7, lr}
 800f352:	b082      	sub	sp, #8
 800f354:	af00      	add	r7, sp, #0
 800f356:	4603      	mov	r3, r0
 800f358:	6039      	str	r1, [r7, #0]
 800f35a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f35c:	79fb      	ldrb	r3, [r7, #7]
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d105      	bne.n	800f36e <USBD_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f362:	683a      	ldr	r2, [r7, #0]
 800f364:	4907      	ldr	r1, [pc, #28]	@ (800f384 <USBD_ConfigStrDescriptor+0x34>)
 800f366:	4808      	ldr	r0, [pc, #32]	@ (800f388 <USBD_ConfigStrDescriptor+0x38>)
 800f368:	f7ff ff29 	bl	800f1be <USBD_GetString>
 800f36c:	e004      	b.n	800f378 <USBD_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800f36e:	683a      	ldr	r2, [r7, #0]
 800f370:	4904      	ldr	r1, [pc, #16]	@ (800f384 <USBD_ConfigStrDescriptor+0x34>)
 800f372:	4805      	ldr	r0, [pc, #20]	@ (800f388 <USBD_ConfigStrDescriptor+0x38>)
 800f374:	f7ff ff23 	bl	800f1be <USBD_GetString>
  }
  return USBD_StrDesc;
 800f378:	4b02      	ldr	r3, [pc, #8]	@ (800f384 <USBD_ConfigStrDescriptor+0x34>)
}
 800f37a:	4618      	mov	r0, r3
 800f37c:	3708      	adds	r7, #8
 800f37e:	46bd      	mov	sp, r7
 800f380:	bd80      	pop	{r7, pc}
 800f382:	bf00      	nop
 800f384:	200099b0 	.word	0x200099b0
 800f388:	0801386c 	.word	0x0801386c

0800f38c <USBD_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f38c:	b580      	push	{r7, lr}
 800f38e:	b082      	sub	sp, #8
 800f390:	af00      	add	r7, sp, #0
 800f392:	4603      	mov	r3, r0
 800f394:	6039      	str	r1, [r7, #0]
 800f396:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f398:	79fb      	ldrb	r3, [r7, #7]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d105      	bne.n	800f3aa <USBD_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f39e:	683a      	ldr	r2, [r7, #0]
 800f3a0:	4907      	ldr	r1, [pc, #28]	@ (800f3c0 <USBD_InterfaceStrDescriptor+0x34>)
 800f3a2:	4808      	ldr	r0, [pc, #32]	@ (800f3c4 <USBD_InterfaceStrDescriptor+0x38>)
 800f3a4:	f7ff ff0b 	bl	800f1be <USBD_GetString>
 800f3a8:	e004      	b.n	800f3b4 <USBD_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800f3aa:	683a      	ldr	r2, [r7, #0]
 800f3ac:	4904      	ldr	r1, [pc, #16]	@ (800f3c0 <USBD_InterfaceStrDescriptor+0x34>)
 800f3ae:	4805      	ldr	r0, [pc, #20]	@ (800f3c4 <USBD_InterfaceStrDescriptor+0x38>)
 800f3b0:	f7ff ff05 	bl	800f1be <USBD_GetString>
  }
  return USBD_StrDesc;
 800f3b4:	4b02      	ldr	r3, [pc, #8]	@ (800f3c0 <USBD_InterfaceStrDescriptor+0x34>)
}
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	3708      	adds	r7, #8
 800f3ba:	46bd      	mov	sp, r7
 800f3bc:	bd80      	pop	{r7, pc}
 800f3be:	bf00      	nop
 800f3c0:	200099b0 	.word	0x200099b0
 800f3c4:	0801387c 	.word	0x0801387c

0800f3c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f3c8:	b580      	push	{r7, lr}
 800f3ca:	b084      	sub	sp, #16
 800f3cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f3ce:	4b0f      	ldr	r3, [pc, #60]	@ (800f40c <Get_SerialNum+0x44>)
 800f3d0:	681b      	ldr	r3, [r3, #0]
 800f3d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f3d4:	4b0e      	ldr	r3, [pc, #56]	@ (800f410 <Get_SerialNum+0x48>)
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f3da:	4b0e      	ldr	r3, [pc, #56]	@ (800f414 <Get_SerialNum+0x4c>)
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f3e0:	68fa      	ldr	r2, [r7, #12]
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	4413      	add	r3, r2
 800f3e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d009      	beq.n	800f402 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f3ee:	2208      	movs	r2, #8
 800f3f0:	4909      	ldr	r1, [pc, #36]	@ (800f418 <Get_SerialNum+0x50>)
 800f3f2:	68f8      	ldr	r0, [r7, #12]
 800f3f4:	f000 f814 	bl	800f420 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f3f8:	2204      	movs	r2, #4
 800f3fa:	4908      	ldr	r1, [pc, #32]	@ (800f41c <Get_SerialNum+0x54>)
 800f3fc:	68b8      	ldr	r0, [r7, #8]
 800f3fe:	f000 f80f 	bl	800f420 <IntToUnicode>
  }
}
 800f402:	bf00      	nop
 800f404:	3710      	adds	r7, #16
 800f406:	46bd      	mov	sp, r7
 800f408:	bd80      	pop	{r7, pc}
 800f40a:	bf00      	nop
 800f40c:	1fff7a10 	.word	0x1fff7a10
 800f410:	1fff7a14 	.word	0x1fff7a14
 800f414:	1fff7a18 	.word	0x1fff7a18
 800f418:	200003b2 	.word	0x200003b2
 800f41c:	200003c2 	.word	0x200003c2

0800f420 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f420:	b480      	push	{r7}
 800f422:	b087      	sub	sp, #28
 800f424:	af00      	add	r7, sp, #0
 800f426:	60f8      	str	r0, [r7, #12]
 800f428:	60b9      	str	r1, [r7, #8]
 800f42a:	4613      	mov	r3, r2
 800f42c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f42e:	2300      	movs	r3, #0
 800f430:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f432:	2300      	movs	r3, #0
 800f434:	75fb      	strb	r3, [r7, #23]
 800f436:	e027      	b.n	800f488 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	0f1b      	lsrs	r3, r3, #28
 800f43c:	2b09      	cmp	r3, #9
 800f43e:	d80b      	bhi.n	800f458 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	0f1b      	lsrs	r3, r3, #28
 800f444:	b2da      	uxtb	r2, r3
 800f446:	7dfb      	ldrb	r3, [r7, #23]
 800f448:	005b      	lsls	r3, r3, #1
 800f44a:	4619      	mov	r1, r3
 800f44c:	68bb      	ldr	r3, [r7, #8]
 800f44e:	440b      	add	r3, r1
 800f450:	3230      	adds	r2, #48	@ 0x30
 800f452:	b2d2      	uxtb	r2, r2
 800f454:	701a      	strb	r2, [r3, #0]
 800f456:	e00a      	b.n	800f46e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	0f1b      	lsrs	r3, r3, #28
 800f45c:	b2da      	uxtb	r2, r3
 800f45e:	7dfb      	ldrb	r3, [r7, #23]
 800f460:	005b      	lsls	r3, r3, #1
 800f462:	4619      	mov	r1, r3
 800f464:	68bb      	ldr	r3, [r7, #8]
 800f466:	440b      	add	r3, r1
 800f468:	3237      	adds	r2, #55	@ 0x37
 800f46a:	b2d2      	uxtb	r2, r2
 800f46c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f46e:	68fb      	ldr	r3, [r7, #12]
 800f470:	011b      	lsls	r3, r3, #4
 800f472:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f474:	7dfb      	ldrb	r3, [r7, #23]
 800f476:	005b      	lsls	r3, r3, #1
 800f478:	3301      	adds	r3, #1
 800f47a:	68ba      	ldr	r2, [r7, #8]
 800f47c:	4413      	add	r3, r2
 800f47e:	2200      	movs	r2, #0
 800f480:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f482:	7dfb      	ldrb	r3, [r7, #23]
 800f484:	3301      	adds	r3, #1
 800f486:	75fb      	strb	r3, [r7, #23]
 800f488:	7dfa      	ldrb	r2, [r7, #23]
 800f48a:	79fb      	ldrb	r3, [r7, #7]
 800f48c:	429a      	cmp	r2, r3
 800f48e:	d3d3      	bcc.n	800f438 <IntToUnicode+0x18>
  }
}
 800f490:	bf00      	nop
 800f492:	bf00      	nop
 800f494:	371c      	adds	r7, #28
 800f496:	46bd      	mov	sp, r7
 800f498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f49c:	4770      	bx	lr

0800f49e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f49e:	b580      	push	{r7, lr}
 800f4a0:	b084      	sub	sp, #16
 800f4a2:	af00      	add	r7, sp, #0
 800f4a4:	60f8      	str	r0, [r7, #12]
 800f4a6:	60b9      	str	r1, [r7, #8]
 800f4a8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	2202      	movs	r2, #2
 800f4ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	687a      	ldr	r2, [r7, #4]
 800f4b6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	687a      	ldr	r2, [r7, #4]
 800f4bc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	68ba      	ldr	r2, [r7, #8]
 800f4c2:	2100      	movs	r1, #0
 800f4c4:	68f8      	ldr	r0, [r7, #12]
 800f4c6:	f7fe fd50 	bl	800df6a <USBD_LL_Transmit>

  return USBD_OK;
 800f4ca:	2300      	movs	r3, #0
}
 800f4cc:	4618      	mov	r0, r3
 800f4ce:	3710      	adds	r7, #16
 800f4d0:	46bd      	mov	sp, r7
 800f4d2:	bd80      	pop	{r7, pc}

0800f4d4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f4d4:	b580      	push	{r7, lr}
 800f4d6:	b084      	sub	sp, #16
 800f4d8:	af00      	add	r7, sp, #0
 800f4da:	60f8      	str	r0, [r7, #12]
 800f4dc:	60b9      	str	r1, [r7, #8]
 800f4de:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	68ba      	ldr	r2, [r7, #8]
 800f4e4:	2100      	movs	r1, #0
 800f4e6:	68f8      	ldr	r0, [r7, #12]
 800f4e8:	f7fe fd3f 	bl	800df6a <USBD_LL_Transmit>

  return USBD_OK;
 800f4ec:	2300      	movs	r3, #0
}
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	3710      	adds	r7, #16
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	bd80      	pop	{r7, pc}

0800f4f6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f4f6:	b580      	push	{r7, lr}
 800f4f8:	b084      	sub	sp, #16
 800f4fa:	af00      	add	r7, sp, #0
 800f4fc:	60f8      	str	r0, [r7, #12]
 800f4fe:	60b9      	str	r1, [r7, #8]
 800f500:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	2203      	movs	r2, #3
 800f506:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	687a      	ldr	r2, [r7, #4]
 800f50e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	687a      	ldr	r2, [r7, #4]
 800f516:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	68ba      	ldr	r2, [r7, #8]
 800f51e:	2100      	movs	r1, #0
 800f520:	68f8      	ldr	r0, [r7, #12]
 800f522:	f7fe fd43 	bl	800dfac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f526:	2300      	movs	r3, #0
}
 800f528:	4618      	mov	r0, r3
 800f52a:	3710      	adds	r7, #16
 800f52c:	46bd      	mov	sp, r7
 800f52e:	bd80      	pop	{r7, pc}

0800f530 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f530:	b580      	push	{r7, lr}
 800f532:	b084      	sub	sp, #16
 800f534:	af00      	add	r7, sp, #0
 800f536:	60f8      	str	r0, [r7, #12]
 800f538:	60b9      	str	r1, [r7, #8]
 800f53a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	68ba      	ldr	r2, [r7, #8]
 800f540:	2100      	movs	r1, #0
 800f542:	68f8      	ldr	r0, [r7, #12]
 800f544:	f7fe fd32 	bl	800dfac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f548:	2300      	movs	r3, #0
}
 800f54a:	4618      	mov	r0, r3
 800f54c:	3710      	adds	r7, #16
 800f54e:	46bd      	mov	sp, r7
 800f550:	bd80      	pop	{r7, pc}

0800f552 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f552:	b580      	push	{r7, lr}
 800f554:	b082      	sub	sp, #8
 800f556:	af00      	add	r7, sp, #0
 800f558:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	2204      	movs	r2, #4
 800f55e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f562:	2300      	movs	r3, #0
 800f564:	2200      	movs	r2, #0
 800f566:	2100      	movs	r1, #0
 800f568:	6878      	ldr	r0, [r7, #4]
 800f56a:	f7fe fcfe 	bl	800df6a <USBD_LL_Transmit>

  return USBD_OK;
 800f56e:	2300      	movs	r3, #0
}
 800f570:	4618      	mov	r0, r3
 800f572:	3708      	adds	r7, #8
 800f574:	46bd      	mov	sp, r7
 800f576:	bd80      	pop	{r7, pc}

0800f578 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f578:	b580      	push	{r7, lr}
 800f57a:	b082      	sub	sp, #8
 800f57c:	af00      	add	r7, sp, #0
 800f57e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	2205      	movs	r2, #5
 800f584:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f588:	2300      	movs	r3, #0
 800f58a:	2200      	movs	r2, #0
 800f58c:	2100      	movs	r1, #0
 800f58e:	6878      	ldr	r0, [r7, #4]
 800f590:	f7fe fd0c 	bl	800dfac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f594:	2300      	movs	r3, #0
}
 800f596:	4618      	mov	r0, r3
 800f598:	3708      	adds	r7, #8
 800f59a:	46bd      	mov	sp, r7
 800f59c:	bd80      	pop	{r7, pc}
	...

0800f5a0 <USBD_CUSTOM_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	b084      	sub	sp, #16
 800f5a4:	af00      	add	r7, sp, #0
 800f5a6:	6078      	str	r0, [r7, #4]
 800f5a8:	460b      	mov	r3, r1
 800f5aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  hhid = &CUSTOM_HID_Instance;
 800f5ac:	4b43      	ldr	r3, [pc, #268]	@ (800f6bc <USBD_CUSTOM_HID_Init+0x11c>)
 800f5ae:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d105      	bne.n	800f5c2 <USBD_CUSTOM_HID_Init+0x22>
  {
    pdev->pClassData_HID_Custom = NULL;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	2200      	movs	r2, #0
 800f5ba:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
    return (uint8_t)USBD_EMEM;
 800f5be:	2302      	movs	r3, #2
 800f5c0:	e077      	b.n	800f6b2 <USBD_CUSTOM_HID_Init+0x112>
  }

  pdev->pClassData_HID_Custom = (void *)hhid;
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	68fa      	ldr	r2, [r7, #12]
 800f5c6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	7c1b      	ldrb	r3, [r3, #16]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d11b      	bne.n	800f60a <USBD_CUSTOM_HID_Init+0x6a>
  {
    pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800f5d2:	4b3b      	ldr	r3, [pc, #236]	@ (800f6c0 <USBD_CUSTOM_HID_Init+0x120>)
 800f5d4:	781b      	ldrb	r3, [r3, #0]
 800f5d6:	f003 020f 	and.w	r2, r3, #15
 800f5da:	6879      	ldr	r1, [r7, #4]
 800f5dc:	4613      	mov	r3, r2
 800f5de:	009b      	lsls	r3, r3, #2
 800f5e0:	4413      	add	r3, r2
 800f5e2:	009b      	lsls	r3, r3, #2
 800f5e4:	440b      	add	r3, r1
 800f5e6:	3326      	adds	r3, #38	@ 0x26
 800f5e8:	2205      	movs	r2, #5
 800f5ea:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 800f5ec:	4b35      	ldr	r3, [pc, #212]	@ (800f6c4 <USBD_CUSTOM_HID_Init+0x124>)
 800f5ee:	781b      	ldrb	r3, [r3, #0]
 800f5f0:	f003 020f 	and.w	r2, r3, #15
 800f5f4:	6879      	ldr	r1, [r7, #4]
 800f5f6:	4613      	mov	r3, r2
 800f5f8:	009b      	lsls	r3, r3, #2
 800f5fa:	4413      	add	r3, r2
 800f5fc:	009b      	lsls	r3, r3, #2
 800f5fe:	440b      	add	r3, r1
 800f600:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800f604:	2205      	movs	r2, #5
 800f606:	801a      	strh	r2, [r3, #0]
 800f608:	e01a      	b.n	800f640 <USBD_CUSTOM_HID_Init+0xa0>
  }
  else /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800f60a:	4b2d      	ldr	r3, [pc, #180]	@ (800f6c0 <USBD_CUSTOM_HID_Init+0x120>)
 800f60c:	781b      	ldrb	r3, [r3, #0]
 800f60e:	f003 020f 	and.w	r2, r3, #15
 800f612:	6879      	ldr	r1, [r7, #4]
 800f614:	4613      	mov	r3, r2
 800f616:	009b      	lsls	r3, r3, #2
 800f618:	4413      	add	r3, r2
 800f61a:	009b      	lsls	r3, r3, #2
 800f61c:	440b      	add	r3, r1
 800f61e:	3326      	adds	r3, #38	@ 0x26
 800f620:	2205      	movs	r2, #5
 800f622:	801a      	strh	r2, [r3, #0]
    pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 800f624:	4b27      	ldr	r3, [pc, #156]	@ (800f6c4 <USBD_CUSTOM_HID_Init+0x124>)
 800f626:	781b      	ldrb	r3, [r3, #0]
 800f628:	f003 020f 	and.w	r2, r3, #15
 800f62c:	6879      	ldr	r1, [r7, #4]
 800f62e:	4613      	mov	r3, r2
 800f630:	009b      	lsls	r3, r3, #2
 800f632:	4413      	add	r3, r2
 800f634:	009b      	lsls	r3, r3, #2
 800f636:	440b      	add	r3, r1
 800f638:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800f63c:	2205      	movs	r2, #5
 800f63e:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_IN_EP, USBD_EP_TYPE_INTR,
 800f640:	4b1f      	ldr	r3, [pc, #124]	@ (800f6c0 <USBD_CUSTOM_HID_Init+0x120>)
 800f642:	7819      	ldrb	r1, [r3, #0]
 800f644:	2340      	movs	r3, #64	@ 0x40
 800f646:	2203      	movs	r2, #3
 800f648:	6878      	ldr	r0, [r7, #4]
 800f64a:	f7fe fbc0 	bl	800ddce <USBD_LL_OpenEP>
                       CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].is_used = 1U;
 800f64e:	4b1c      	ldr	r3, [pc, #112]	@ (800f6c0 <USBD_CUSTOM_HID_Init+0x120>)
 800f650:	781b      	ldrb	r3, [r3, #0]
 800f652:	f003 020f 	and.w	r2, r3, #15
 800f656:	6879      	ldr	r1, [r7, #4]
 800f658:	4613      	mov	r3, r2
 800f65a:	009b      	lsls	r3, r3, #2
 800f65c:	4413      	add	r3, r2
 800f65e:	009b      	lsls	r3, r3, #2
 800f660:	440b      	add	r3, r1
 800f662:	3324      	adds	r3, #36	@ 0x24
 800f664:	2201      	movs	r2, #1
 800f666:	801a      	strh	r2, [r3, #0]

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_OUT_EP, USBD_EP_TYPE_INTR,
 800f668:	4b16      	ldr	r3, [pc, #88]	@ (800f6c4 <USBD_CUSTOM_HID_Init+0x124>)
 800f66a:	7819      	ldrb	r1, [r3, #0]
 800f66c:	2340      	movs	r3, #64	@ 0x40
 800f66e:	2203      	movs	r2, #3
 800f670:	6878      	ldr	r0, [r7, #4]
 800f672:	f7fe fbac 	bl	800ddce <USBD_LL_OpenEP>
                       CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].is_used = 1U;
 800f676:	4b13      	ldr	r3, [pc, #76]	@ (800f6c4 <USBD_CUSTOM_HID_Init+0x124>)
 800f678:	781b      	ldrb	r3, [r3, #0]
 800f67a:	f003 020f 	and.w	r2, r3, #15
 800f67e:	6879      	ldr	r1, [r7, #4]
 800f680:	4613      	mov	r3, r2
 800f682:	009b      	lsls	r3, r3, #2
 800f684:	4413      	add	r3, r2
 800f686:	009b      	lsls	r3, r3, #2
 800f688:	440b      	add	r3, r1
 800f68a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f68e:	2201      	movs	r2, #1
 800f690:	801a      	strh	r2, [r3, #0]

  hhid->state = CUSTOM_HID_IDLE;
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	2200      	movs	r2, #0
 800f696:	751a      	strb	r2, [r3, #20]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->Init();
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800f69e:	685b      	ldr	r3, [r3, #4]
 800f6a0:	4798      	blx	r3

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOM_HID_OUT_EP, hhid->Report_buf,
 800f6a2:	4b08      	ldr	r3, [pc, #32]	@ (800f6c4 <USBD_CUSTOM_HID_Init+0x124>)
 800f6a4:	7819      	ldrb	r1, [r3, #0]
 800f6a6:	68fa      	ldr	r2, [r7, #12]
 800f6a8:	2302      	movs	r3, #2
 800f6aa:	6878      	ldr	r0, [r7, #4]
 800f6ac:	f7fe fc7e 	bl	800dfac <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 800f6b0:	2300      	movs	r3, #0
}
 800f6b2:	4618      	mov	r0, r3
 800f6b4:	3710      	adds	r7, #16
 800f6b6:	46bd      	mov	sp, r7
 800f6b8:	bd80      	pop	{r7, pc}
 800f6ba:	bf00      	nop
 800f6bc:	20009bb4 	.word	0x20009bb4
 800f6c0:	200003ca 	.word	0x200003ca
 800f6c4:	200003cb 	.word	0x200003cb

0800f6c8 <USBD_CUSTOM_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b082      	sub	sp, #8
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
 800f6d0:	460b      	mov	r3, r1
 800f6d2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close CUSTOM_HID EP IN */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_IN_EP);
 800f6d4:	4b2a      	ldr	r3, [pc, #168]	@ (800f780 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800f6d6:	781b      	ldrb	r3, [r3, #0]
 800f6d8:	4619      	mov	r1, r3
 800f6da:	6878      	ldr	r0, [r7, #4]
 800f6dc:	f7fe fb9d 	bl	800de1a <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].is_used = 0U;
 800f6e0:	4b27      	ldr	r3, [pc, #156]	@ (800f780 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800f6e2:	781b      	ldrb	r3, [r3, #0]
 800f6e4:	f003 020f 	and.w	r2, r3, #15
 800f6e8:	6879      	ldr	r1, [r7, #4]
 800f6ea:	4613      	mov	r3, r2
 800f6ec:	009b      	lsls	r3, r3, #2
 800f6ee:	4413      	add	r3, r2
 800f6f0:	009b      	lsls	r3, r3, #2
 800f6f2:	440b      	add	r3, r1
 800f6f4:	3324      	adds	r3, #36	@ 0x24
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CUSTOM_HID_IN_EP & 0xFU].bInterval = 0U;
 800f6fa:	4b21      	ldr	r3, [pc, #132]	@ (800f780 <USBD_CUSTOM_HID_DeInit+0xb8>)
 800f6fc:	781b      	ldrb	r3, [r3, #0]
 800f6fe:	f003 020f 	and.w	r2, r3, #15
 800f702:	6879      	ldr	r1, [r7, #4]
 800f704:	4613      	mov	r3, r2
 800f706:	009b      	lsls	r3, r3, #2
 800f708:	4413      	add	r3, r2
 800f70a:	009b      	lsls	r3, r3, #2
 800f70c:	440b      	add	r3, r1
 800f70e:	3326      	adds	r3, #38	@ 0x26
 800f710:	2200      	movs	r2, #0
 800f712:	801a      	strh	r2, [r3, #0]

  /* Close CUSTOM_HID EP OUT */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_OUT_EP);
 800f714:	4b1b      	ldr	r3, [pc, #108]	@ (800f784 <USBD_CUSTOM_HID_DeInit+0xbc>)
 800f716:	781b      	ldrb	r3, [r3, #0]
 800f718:	4619      	mov	r1, r3
 800f71a:	6878      	ldr	r0, [r7, #4]
 800f71c:	f7fe fb7d 	bl	800de1a <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].is_used = 0U;
 800f720:	4b18      	ldr	r3, [pc, #96]	@ (800f784 <USBD_CUSTOM_HID_DeInit+0xbc>)
 800f722:	781b      	ldrb	r3, [r3, #0]
 800f724:	f003 020f 	and.w	r2, r3, #15
 800f728:	6879      	ldr	r1, [r7, #4]
 800f72a:	4613      	mov	r3, r2
 800f72c:	009b      	lsls	r3, r3, #2
 800f72e:	4413      	add	r3, r2
 800f730:	009b      	lsls	r3, r3, #2
 800f732:	440b      	add	r3, r1
 800f734:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f738:	2200      	movs	r2, #0
 800f73a:	801a      	strh	r2, [r3, #0]
  pdev->ep_out[CUSTOM_HID_OUT_EP & 0xFU].bInterval = 0U;
 800f73c:	4b11      	ldr	r3, [pc, #68]	@ (800f784 <USBD_CUSTOM_HID_DeInit+0xbc>)
 800f73e:	781b      	ldrb	r3, [r3, #0]
 800f740:	f003 020f 	and.w	r2, r3, #15
 800f744:	6879      	ldr	r1, [r7, #4]
 800f746:	4613      	mov	r3, r2
 800f748:	009b      	lsls	r3, r3, #2
 800f74a:	4413      	add	r3, r2
 800f74c:	009b      	lsls	r3, r3, #2
 800f74e:	440b      	add	r3, r1
 800f750:	f503 73b3 	add.w	r3, r3, #358	@ 0x166
 800f754:	2200      	movs	r2, #0
 800f756:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassData_HID_Custom != NULL)
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d008      	beq.n	800f774 <USBD_CUSTOM_HID_DeInit+0xac>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->DeInit();
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800f768:	689b      	ldr	r3, [r3, #8]
 800f76a:	4798      	blx	r3
#if (0)
    USBD_free(pdev->pClassData_HID_Custom);
#endif
    pdev->pClassData_HID_Custom = NULL;
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	2200      	movs	r2, #0
 800f770:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
  }

  return (uint8_t)USBD_OK;
 800f774:	2300      	movs	r3, #0
}
 800f776:	4618      	mov	r0, r3
 800f778:	3708      	adds	r7, #8
 800f77a:	46bd      	mov	sp, r7
 800f77c:	bd80      	pop	{r7, pc}
 800f77e:	bf00      	nop
 800f780:	200003ca 	.word	0x200003ca
 800f784:	200003cb 	.word	0x200003cb

0800f788 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                     USBD_SetupReqTypedef *req)
{
 800f788:	b580      	push	{r7, lr}
 800f78a:	b088      	sub	sp, #32
 800f78c:	af00      	add	r7, sp, #0
 800f78e:	6078      	str	r0, [r7, #4]
 800f790:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f798:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800f79a:	2300      	movs	r3, #0
 800f79c:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 800f79e:	2300      	movs	r3, #0
 800f7a0:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	75fb      	strb	r3, [r7, #23]

  if (hhid == NULL)
 800f7aa:	693b      	ldr	r3, [r7, #16]
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d101      	bne.n	800f7b4 <USBD_CUSTOM_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800f7b0:	2303      	movs	r3, #3
 800f7b2:	e0ed      	b.n	800f990 <USBD_CUSTOM_HID_Setup+0x208>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f7b4:	683b      	ldr	r3, [r7, #0]
 800f7b6:	781b      	ldrb	r3, [r3, #0]
 800f7b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d052      	beq.n	800f866 <USBD_CUSTOM_HID_Setup+0xde>
 800f7c0:	2b20      	cmp	r3, #32
 800f7c2:	f040 80dd 	bne.w	800f980 <USBD_CUSTOM_HID_Setup+0x1f8>
  {
  case USB_REQ_TYPE_CLASS:
    switch (req->bRequest)
 800f7c6:	683b      	ldr	r3, [r7, #0]
 800f7c8:	785b      	ldrb	r3, [r3, #1]
 800f7ca:	3b02      	subs	r3, #2
 800f7cc:	2b09      	cmp	r3, #9
 800f7ce:	d842      	bhi.n	800f856 <USBD_CUSTOM_HID_Setup+0xce>
 800f7d0:	a201      	add	r2, pc, #4	@ (adr r2, 800f7d8 <USBD_CUSTOM_HID_Setup+0x50>)
 800f7d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7d6:	bf00      	nop
 800f7d8:	0800f831 	.word	0x0800f831
 800f7dc:	0800f80f 	.word	0x0800f80f
 800f7e0:	0800f857 	.word	0x0800f857
 800f7e4:	0800f857 	.word	0x0800f857
 800f7e8:	0800f857 	.word	0x0800f857
 800f7ec:	0800f857 	.word	0x0800f857
 800f7f0:	0800f857 	.word	0x0800f857
 800f7f4:	0800f841 	.word	0x0800f841
 800f7f8:	0800f81f 	.word	0x0800f81f
 800f7fc:	0800f801 	.word	0x0800f801
    {
    case CUSTOM_HID_REQ_SET_PROTOCOL:
      hhid->Protocol = (uint8_t)(req->wValue);
 800f800:	683b      	ldr	r3, [r7, #0]
 800f802:	885b      	ldrh	r3, [r3, #2]
 800f804:	b2db      	uxtb	r3, r3
 800f806:	461a      	mov	r2, r3
 800f808:	693b      	ldr	r3, [r7, #16]
 800f80a:	605a      	str	r2, [r3, #4]
      break;
 800f80c:	e02a      	b.n	800f864 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_GET_PROTOCOL:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800f80e:	693b      	ldr	r3, [r7, #16]
 800f810:	3304      	adds	r3, #4
 800f812:	2201      	movs	r2, #1
 800f814:	4619      	mov	r1, r3
 800f816:	6878      	ldr	r0, [r7, #4]
 800f818:	f7ff fe41 	bl	800f49e <USBD_CtlSendData>
      break;
 800f81c:	e022      	b.n	800f864 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_SET_IDLE:
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800f81e:	683b      	ldr	r3, [r7, #0]
 800f820:	885b      	ldrh	r3, [r3, #2]
 800f822:	0a1b      	lsrs	r3, r3, #8
 800f824:	b29b      	uxth	r3, r3
 800f826:	b2db      	uxtb	r3, r3
 800f828:	461a      	mov	r2, r3
 800f82a:	693b      	ldr	r3, [r7, #16]
 800f82c:	609a      	str	r2, [r3, #8]
      break;
 800f82e:	e019      	b.n	800f864 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_GET_IDLE:
      (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800f830:	693b      	ldr	r3, [r7, #16]
 800f832:	3308      	adds	r3, #8
 800f834:	2201      	movs	r2, #1
 800f836:	4619      	mov	r1, r3
 800f838:	6878      	ldr	r0, [r7, #4]
 800f83a:	f7ff fe30 	bl	800f49e <USBD_CtlSendData>
      break;
 800f83e:	e011      	b.n	800f864 <USBD_CUSTOM_HID_Setup+0xdc>

    case CUSTOM_HID_REQ_SET_REPORT:
      hhid->IsReportAvailable = 1U;
 800f840:	693b      	ldr	r3, [r7, #16]
 800f842:	2201      	movs	r2, #1
 800f844:	611a      	str	r2, [r3, #16]
      (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800f846:	6939      	ldr	r1, [r7, #16]
 800f848:	683b      	ldr	r3, [r7, #0]
 800f84a:	88db      	ldrh	r3, [r3, #6]
 800f84c:	461a      	mov	r2, r3
 800f84e:	6878      	ldr	r0, [r7, #4]
 800f850:	f7ff fe51 	bl	800f4f6 <USBD_CtlPrepareRx>
      break;
 800f854:	e006      	b.n	800f864 <USBD_CUSTOM_HID_Setup+0xdc>

    default:
      USBD_CtlError(pdev, req);
 800f856:	6839      	ldr	r1, [r7, #0]
 800f858:	6878      	ldr	r0, [r7, #4]
 800f85a:	f7ff fc9f 	bl	800f19c <USBD_CtlError>
      ret = USBD_FAIL;
 800f85e:	2303      	movs	r3, #3
 800f860:	75fb      	strb	r3, [r7, #23]
      break;
 800f862:	bf00      	nop
    }
    break;
 800f864:	e093      	b.n	800f98e <USBD_CUSTOM_HID_Setup+0x206>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800f866:	683b      	ldr	r3, [r7, #0]
 800f868:	785b      	ldrb	r3, [r3, #1]
 800f86a:	2b0b      	cmp	r3, #11
 800f86c:	d87f      	bhi.n	800f96e <USBD_CUSTOM_HID_Setup+0x1e6>
 800f86e:	a201      	add	r2, pc, #4	@ (adr r2, 800f874 <USBD_CUSTOM_HID_Setup+0xec>)
 800f870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f874:	0800f8a5 	.word	0x0800f8a5
 800f878:	0800f97d 	.word	0x0800f97d
 800f87c:	0800f96f 	.word	0x0800f96f
 800f880:	0800f96f 	.word	0x0800f96f
 800f884:	0800f96f 	.word	0x0800f96f
 800f888:	0800f96f 	.word	0x0800f96f
 800f88c:	0800f8cf 	.word	0x0800f8cf
 800f890:	0800f96f 	.word	0x0800f96f
 800f894:	0800f96f 	.word	0x0800f96f
 800f898:	0800f96f 	.word	0x0800f96f
 800f89c:	0800f91d 	.word	0x0800f91d
 800f8a0:	0800f947 	.word	0x0800f947
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f8aa:	b2db      	uxtb	r3, r3
 800f8ac:	2b03      	cmp	r3, #3
 800f8ae:	d107      	bne.n	800f8c0 <USBD_CUSTOM_HID_Setup+0x138>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f8b0:	f107 030e 	add.w	r3, r7, #14
 800f8b4:	2202      	movs	r2, #2
 800f8b6:	4619      	mov	r1, r3
 800f8b8:	6878      	ldr	r0, [r7, #4]
 800f8ba:	f7ff fdf0 	bl	800f49e <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f8be:	e05e      	b.n	800f97e <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800f8c0:	6839      	ldr	r1, [r7, #0]
 800f8c2:	6878      	ldr	r0, [r7, #4]
 800f8c4:	f7ff fc6a 	bl	800f19c <USBD_CtlError>
        ret = USBD_FAIL;
 800f8c8:	2303      	movs	r3, #3
 800f8ca:	75fb      	strb	r3, [r7, #23]
      break;
 800f8cc:	e057      	b.n	800f97e <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_GET_DESCRIPTOR:
      if ((req->wValue >> 8) == CUSTOM_HID_REPORT_DESC)
 800f8ce:	683b      	ldr	r3, [r7, #0]
 800f8d0:	885b      	ldrh	r3, [r3, #2]
 800f8d2:	0a1b      	lsrs	r3, r3, #8
 800f8d4:	b29b      	uxth	r3, r3
 800f8d6:	2b22      	cmp	r3, #34	@ 0x22
 800f8d8:	d10b      	bne.n	800f8f2 <USBD_CUSTOM_HID_Setup+0x16a>
      {
        len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800f8da:	683b      	ldr	r3, [r7, #0]
 800f8dc:	88db      	ldrh	r3, [r3, #6]
 800f8de:	2b63      	cmp	r3, #99	@ 0x63
 800f8e0:	bf28      	it	cs
 800f8e2:	2363      	movcs	r3, #99	@ 0x63
 800f8e4:	83fb      	strh	r3, [r7, #30]
        pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->pReport;
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	61bb      	str	r3, [r7, #24]
 800f8f0:	e00d      	b.n	800f90e <USBD_CUSTOM_HID_Setup+0x186>
      }
      else
      {
        if ((req->wValue >> 8) == CUSTOM_HID_DESCRIPTOR_TYPE)
 800f8f2:	683b      	ldr	r3, [r7, #0]
 800f8f4:	885b      	ldrh	r3, [r3, #2]
 800f8f6:	0a1b      	lsrs	r3, r3, #8
 800f8f8:	b29b      	uxth	r3, r3
 800f8fa:	2b21      	cmp	r3, #33	@ 0x21
 800f8fc:	d107      	bne.n	800f90e <USBD_CUSTOM_HID_Setup+0x186>
        {
          pbuf = USBD_CUSTOM_HID_Desc;
 800f8fe:	4b26      	ldr	r3, [pc, #152]	@ (800f998 <USBD_CUSTOM_HID_Setup+0x210>)
 800f900:	61bb      	str	r3, [r7, #24]
          len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800f902:	683b      	ldr	r3, [r7, #0]
 800f904:	88db      	ldrh	r3, [r3, #6]
 800f906:	2b09      	cmp	r3, #9
 800f908:	bf28      	it	cs
 800f90a:	2309      	movcs	r3, #9
 800f90c:	83fb      	strh	r3, [r7, #30]
        }
      }

      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f90e:	8bfb      	ldrh	r3, [r7, #30]
 800f910:	461a      	mov	r2, r3
 800f912:	69b9      	ldr	r1, [r7, #24]
 800f914:	6878      	ldr	r0, [r7, #4]
 800f916:	f7ff fdc2 	bl	800f49e <USBD_CtlSendData>
      break;
 800f91a:	e030      	b.n	800f97e <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f922:	b2db      	uxtb	r3, r3
 800f924:	2b03      	cmp	r3, #3
 800f926:	d107      	bne.n	800f938 <USBD_CUSTOM_HID_Setup+0x1b0>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 800f928:	693b      	ldr	r3, [r7, #16]
 800f92a:	330c      	adds	r3, #12
 800f92c:	2201      	movs	r2, #1
 800f92e:	4619      	mov	r1, r3
 800f930:	6878      	ldr	r0, [r7, #4]
 800f932:	f7ff fdb4 	bl	800f49e <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f936:	e022      	b.n	800f97e <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800f938:	6839      	ldr	r1, [r7, #0]
 800f93a:	6878      	ldr	r0, [r7, #4]
 800f93c:	f7ff fc2e 	bl	800f19c <USBD_CtlError>
        ret = USBD_FAIL;
 800f940:	2303      	movs	r3, #3
 800f942:	75fb      	strb	r3, [r7, #23]
      break;
 800f944:	e01b      	b.n	800f97e <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f94c:	b2db      	uxtb	r3, r3
 800f94e:	2b03      	cmp	r3, #3
 800f950:	d106      	bne.n	800f960 <USBD_CUSTOM_HID_Setup+0x1d8>
      {
        hhid->AltSetting = (uint8_t)(req->wValue);
 800f952:	683b      	ldr	r3, [r7, #0]
 800f954:	885b      	ldrh	r3, [r3, #2]
 800f956:	b2db      	uxtb	r3, r3
 800f958:	461a      	mov	r2, r3
 800f95a:	693b      	ldr	r3, [r7, #16]
 800f95c:	60da      	str	r2, [r3, #12]
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f95e:	e00e      	b.n	800f97e <USBD_CUSTOM_HID_Setup+0x1f6>
        USBD_CtlError(pdev, req);
 800f960:	6839      	ldr	r1, [r7, #0]
 800f962:	6878      	ldr	r0, [r7, #4]
 800f964:	f7ff fc1a 	bl	800f19c <USBD_CtlError>
        ret = USBD_FAIL;
 800f968:	2303      	movs	r3, #3
 800f96a:	75fb      	strb	r3, [r7, #23]
      break;
 800f96c:	e007      	b.n	800f97e <USBD_CUSTOM_HID_Setup+0x1f6>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800f96e:	6839      	ldr	r1, [r7, #0]
 800f970:	6878      	ldr	r0, [r7, #4]
 800f972:	f7ff fc13 	bl	800f19c <USBD_CtlError>
      ret = USBD_FAIL;
 800f976:	2303      	movs	r3, #3
 800f978:	75fb      	strb	r3, [r7, #23]
      break;
 800f97a:	e000      	b.n	800f97e <USBD_CUSTOM_HID_Setup+0x1f6>
      break;
 800f97c:	bf00      	nop
    }
    break;
 800f97e:	e006      	b.n	800f98e <USBD_CUSTOM_HID_Setup+0x206>

  default:
    USBD_CtlError(pdev, req);
 800f980:	6839      	ldr	r1, [r7, #0]
 800f982:	6878      	ldr	r0, [r7, #4]
 800f984:	f7ff fc0a 	bl	800f19c <USBD_CtlError>
    ret = USBD_FAIL;
 800f988:	2303      	movs	r3, #3
 800f98a:	75fb      	strb	r3, [r7, #23]
    break;
 800f98c:	bf00      	nop
  }
  return (uint8_t)ret;
 800f98e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f990:	4618      	mov	r0, r3
 800f992:	3720      	adds	r7, #32
 800f994:	46bd      	mov	sp, r7
 800f996:	bd80      	pop	{r7, pc}
 800f998:	2000048c 	.word	0x2000048c

0800f99c <USBD_CUSTOM_HID_SendReport>:
  * @param  buff: pointer to report
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef *pdev,
                                   uint8_t *report, uint16_t len)
{
 800f99c:	b580      	push	{r7, lr}
 800f99e:	b086      	sub	sp, #24
 800f9a0:	af00      	add	r7, sp, #0
 800f9a2:	60f8      	str	r0, [r7, #12]
 800f9a4:	60b9      	str	r1, [r7, #8]
 800f9a6:	4613      	mov	r3, r2
 800f9a8:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d101      	bne.n	800f9b8 <USBD_CUSTOM_HID_SendReport+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800f9b4:	2303      	movs	r3, #3
 800f9b6:	e01b      	b.n	800f9f0 <USBD_CUSTOM_HID_SendReport+0x54>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800f9be:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f9c6:	b2db      	uxtb	r3, r3
 800f9c8:	2b03      	cmp	r3, #3
 800f9ca:	d110      	bne.n	800f9ee <USBD_CUSTOM_HID_SendReport+0x52>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 800f9cc:	697b      	ldr	r3, [r7, #20]
 800f9ce:	7d1b      	ldrb	r3, [r3, #20]
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d10a      	bne.n	800f9ea <USBD_CUSTOM_HID_SendReport+0x4e>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800f9d4:	697b      	ldr	r3, [r7, #20]
 800f9d6:	2201      	movs	r2, #1
 800f9d8:	751a      	strb	r2, [r3, #20]
      (void)USBD_LL_Transmit(pdev, CUSTOM_HID_IN_EP, report, len);
 800f9da:	4b07      	ldr	r3, [pc, #28]	@ (800f9f8 <USBD_CUSTOM_HID_SendReport+0x5c>)
 800f9dc:	7819      	ldrb	r1, [r3, #0]
 800f9de:	88fb      	ldrh	r3, [r7, #6]
 800f9e0:	68ba      	ldr	r2, [r7, #8]
 800f9e2:	68f8      	ldr	r0, [r7, #12]
 800f9e4:	f7fe fac1 	bl	800df6a <USBD_LL_Transmit>
 800f9e8:	e001      	b.n	800f9ee <USBD_CUSTOM_HID_SendReport+0x52>
    }
    else
    {
      return (uint8_t)USBD_BUSY;
 800f9ea:	2301      	movs	r3, #1
 800f9ec:	e000      	b.n	800f9f0 <USBD_CUSTOM_HID_SendReport+0x54>
    }
  }
  return (uint8_t)USBD_OK;
 800f9ee:	2300      	movs	r3, #0
}
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	3718      	adds	r7, #24
 800f9f4:	46bd      	mov	sp, r7
 800f9f6:	bd80      	pop	{r7, pc}
 800f9f8:	200003ca 	.word	0x200003ca

0800f9fc <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800f9fc:	b480      	push	{r7}
 800f9fe:	b083      	sub	sp, #12
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	2229      	movs	r2, #41	@ 0x29
 800fa08:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgFSDesc;
 800fa0a:	4b03      	ldr	r3, [pc, #12]	@ (800fa18 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 800fa0c:	4618      	mov	r0, r3
 800fa0e:	370c      	adds	r7, #12
 800fa10:	46bd      	mov	sp, r7
 800fa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa16:	4770      	bx	lr
 800fa18:	20000408 	.word	0x20000408

0800fa1c <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800fa1c:	b480      	push	{r7}
 800fa1e:	b083      	sub	sp, #12
 800fa20:	af00      	add	r7, sp, #0
 800fa22:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	2229      	movs	r2, #41	@ 0x29
 800fa28:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgHSDesc;
 800fa2a:	4b03      	ldr	r3, [pc, #12]	@ (800fa38 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	370c      	adds	r7, #12
 800fa30:	46bd      	mov	sp, r7
 800fa32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa36:	4770      	bx	lr
 800fa38:	20000434 	.word	0x20000434

0800fa3c <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800fa3c:	b480      	push	{r7}
 800fa3e:	b083      	sub	sp, #12
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	2229      	movs	r2, #41	@ 0x29
 800fa48:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800fa4a:	4b03      	ldr	r3, [pc, #12]	@ (800fa58 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800fa4c:	4618      	mov	r0, r3
 800fa4e:	370c      	adds	r7, #12
 800fa50:	46bd      	mov	sp, r7
 800fa52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa56:	4770      	bx	lr
 800fa58:	20000460 	.word	0x20000460

0800fa5c <USBD_CUSTOM_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fa5c:	b480      	push	{r7}
 800fa5e:	b083      	sub	sp, #12
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]
 800fa64:	460b      	mov	r3, r1
 800fa66:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom)->state = CUSTOM_HID_IDLE;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fa6e:	2200      	movs	r2, #0
 800fa70:	751a      	strb	r2, [r3, #20]

  return (uint8_t)USBD_OK;
 800fa72:	2300      	movs	r3, #0
}
 800fa74:	4618      	mov	r0, r3
 800fa76:	370c      	adds	r7, #12
 800fa78:	46bd      	mov	sp, r7
 800fa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa7e:	4770      	bx	lr

0800fa80 <USBD_CUSTOM_HID_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fa80:	b580      	push	{r7, lr}
 800fa82:	b084      	sub	sp, #16
 800fa84:	af00      	add	r7, sp, #0
 800fa86:	6078      	str	r0, [r7, #4]
 800fa88:	460b      	mov	r3, r1
 800fa8a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fa92:	2b00      	cmp	r3, #0
 800fa94:	d101      	bne.n	800fa9a <USBD_CUSTOM_HID_DataOut+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800fa96:	2303      	movs	r3, #3
 800fa98:	e00e      	b.n	800fab8 <USBD_CUSTOM_HID_DataOut+0x38>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800faa0:	60fb      	str	r3, [r7, #12]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application processing */
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800faa8:	68db      	ldr	r3, [r3, #12]
 800faaa:	68fa      	ldr	r2, [r7, #12]
 800faac:	7810      	ldrb	r0, [r2, #0]
 800faae:	68fa      	ldr	r2, [r7, #12]
 800fab0:	7852      	ldrb	r2, [r2, #1]
 800fab2:	4611      	mov	r1, r2
 800fab4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800fab6:	2300      	movs	r3, #0
}
 800fab8:	4618      	mov	r0, r3
 800faba:	3710      	adds	r7, #16
 800fabc:	46bd      	mov	sp, r7
 800fabe:	bd80      	pop	{r7, pc}

0800fac0 <USBD_CUSTOM_HID_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800fac0:	b580      	push	{r7, lr}
 800fac2:	b084      	sub	sp, #16
 800fac4:	af00      	add	r7, sp, #0
 800fac6:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData_HID_Custom == NULL)
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800face:	2b00      	cmp	r3, #0
 800fad0:	d101      	bne.n	800fad6 <USBD_CUSTOM_HID_ReceivePacket+0x16>
  {
    return (uint8_t)USBD_FAIL;
 800fad2:	2303      	movs	r3, #3
 800fad4:	e00b      	b.n	800faee <USBD_CUSTOM_HID_ReceivePacket+0x2e>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fadc:	60fb      	str	r3, [r7, #12]

  /* Resume USB Out process */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOM_HID_OUT_EP, hhid->Report_buf,
 800fade:	4b06      	ldr	r3, [pc, #24]	@ (800faf8 <USBD_CUSTOM_HID_ReceivePacket+0x38>)
 800fae0:	7819      	ldrb	r1, [r3, #0]
 800fae2:	68fa      	ldr	r2, [r7, #12]
 800fae4:	2302      	movs	r3, #2
 800fae6:	6878      	ldr	r0, [r7, #4]
 800fae8:	f7fe fa60 	bl	800dfac <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 800faec:	2300      	movs	r3, #0
}
 800faee:	4618      	mov	r0, r3
 800faf0:	3710      	adds	r7, #16
 800faf2:	46bd      	mov	sp, r7
 800faf4:	bd80      	pop	{r7, pc}
 800faf6:	bf00      	nop
 800faf8:	200003cb 	.word	0x200003cb

0800fafc <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800fafc:	b580      	push	{r7, lr}
 800fafe:	b084      	sub	sp, #16
 800fb00:	af00      	add	r7, sp, #0
 800fb02:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData_HID_Custom;
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800fb0a:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d101      	bne.n	800fb16 <USBD_CUSTOM_HID_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800fb12:	2303      	movs	r3, #3
 800fb14:	e011      	b.n	800fb3a <USBD_CUSTOM_HID_EP0_RxReady+0x3e>
  }

  if (hhid->IsReportAvailable == 1U)
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	691b      	ldr	r3, [r3, #16]
 800fb1a:	2b01      	cmp	r3, #1
 800fb1c:	d10c      	bne.n	800fb38 <USBD_CUSTOM_HID_EP0_RxReady+0x3c>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData_HID_Custom)->OutEvent(hhid->Report_buf[0], hhid->Report_buf[1]);
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 800fb24:	68db      	ldr	r3, [r3, #12]
 800fb26:	68fa      	ldr	r2, [r7, #12]
 800fb28:	7810      	ldrb	r0, [r2, #0]
 800fb2a:	68fa      	ldr	r2, [r7, #12]
 800fb2c:	7852      	ldrb	r2, [r2, #1]
 800fb2e:	4611      	mov	r1, r2
 800fb30:	4798      	blx	r3
    hhid->IsReportAvailable = 0U;
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	2200      	movs	r2, #0
 800fb36:	611a      	str	r2, [r3, #16]
  }

  return (uint8_t)USBD_OK;
 800fb38:	2300      	movs	r3, #0
}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	3710      	adds	r7, #16
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	bd80      	pop	{r7, pc}
	...

0800fb44 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800fb44:	b480      	push	{r7}
 800fb46:	b083      	sub	sp, #12
 800fb48:	af00      	add	r7, sp, #0
 800fb4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	220a      	movs	r2, #10
 800fb50:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800fb52:	4b03      	ldr	r3, [pc, #12]	@ (800fb60 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800fb54:	4618      	mov	r0, r3
 800fb56:	370c      	adds	r7, #12
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5e:	4770      	bx	lr
 800fb60:	20000498 	.word	0x20000498

0800fb64 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef *pdev,
                                          USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800fb64:	b480      	push	{r7}
 800fb66:	b083      	sub	sp, #12
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	6078      	str	r0, [r7, #4]
 800fb6c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800fb6e:	683b      	ldr	r3, [r7, #0]
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d101      	bne.n	800fb78 <USBD_CUSTOM_HID_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800fb74:	2303      	movs	r3, #3
 800fb76:	e004      	b.n	800fb82 <USBD_CUSTOM_HID_RegisterInterface+0x1e>
  }

  pdev->pUserData_HID_Custom = fops;
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	683a      	ldr	r2, [r7, #0]
 800fb7c:	f8c3 22dc 	str.w	r2, [r3, #732]	@ 0x2dc

  return (uint8_t)USBD_OK;
 800fb80:	2300      	movs	r3, #0
}
 800fb82:	4618      	mov	r0, r3
 800fb84:	370c      	adds	r7, #12
 800fb86:	46bd      	mov	sp, r7
 800fb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb8c:	4770      	bx	lr
	...

0800fb90 <USBD_Update_HID_Custom_DESC>:

void USBD_Update_HID_Custom_DESC(uint8_t *desc, uint8_t itf_no, uint8_t in_ep, uint8_t out_ep, uint8_t str_idx)
{
 800fb90:	b480      	push	{r7}
 800fb92:	b083      	sub	sp, #12
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]
 800fb98:	4608      	mov	r0, r1
 800fb9a:	4611      	mov	r1, r2
 800fb9c:	461a      	mov	r2, r3
 800fb9e:	4603      	mov	r3, r0
 800fba0:	70fb      	strb	r3, [r7, #3]
 800fba2:	460b      	mov	r3, r1
 800fba4:	70bb      	strb	r3, [r7, #2]
 800fba6:	4613      	mov	r3, r2
 800fba8:	707b      	strb	r3, [r7, #1]
  desc[11] = itf_no;
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	330b      	adds	r3, #11
 800fbae:	78fa      	ldrb	r2, [r7, #3]
 800fbb0:	701a      	strb	r2, [r3, #0]
  desc[17] = str_idx;
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	3311      	adds	r3, #17
 800fbb6:	7c3a      	ldrb	r2, [r7, #16]
 800fbb8:	701a      	strb	r2, [r3, #0]
  desc[29] = in_ep;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	331d      	adds	r3, #29
 800fbbe:	78ba      	ldrb	r2, [r7, #2]
 800fbc0:	701a      	strb	r2, [r3, #0]
  desc[36] = out_ep;
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	3324      	adds	r3, #36	@ 0x24
 800fbc6:	787a      	ldrb	r2, [r7, #1]
 800fbc8:	701a      	strb	r2, [r3, #0]

  CUSTOM_HID_IN_EP = in_ep;
 800fbca:	4a09      	ldr	r2, [pc, #36]	@ (800fbf0 <USBD_Update_HID_Custom_DESC+0x60>)
 800fbcc:	78bb      	ldrb	r3, [r7, #2]
 800fbce:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_OUT_EP = out_ep;
 800fbd0:	4a08      	ldr	r2, [pc, #32]	@ (800fbf4 <USBD_Update_HID_Custom_DESC+0x64>)
 800fbd2:	787b      	ldrb	r3, [r7, #1]
 800fbd4:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_ITF_NBR = itf_no;
 800fbd6:	4a08      	ldr	r2, [pc, #32]	@ (800fbf8 <USBD_Update_HID_Custom_DESC+0x68>)
 800fbd8:	78fb      	ldrb	r3, [r7, #3]
 800fbda:	7013      	strb	r3, [r2, #0]
  CUSTOM_HID_STR_DESC_IDX = str_idx;
 800fbdc:	4a07      	ldr	r2, [pc, #28]	@ (800fbfc <USBD_Update_HID_Custom_DESC+0x6c>)
 800fbde:	7c3b      	ldrb	r3, [r7, #16]
 800fbe0:	7013      	strb	r3, [r2, #0]
}
 800fbe2:	bf00      	nop
 800fbe4:	370c      	adds	r7, #12
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbec:	4770      	bx	lr
 800fbee:	bf00      	nop
 800fbf0:	200003ca 	.word	0x200003ca
 800fbf4:	200003cb 	.word	0x200003cb
 800fbf8:	20009bb0 	.word	0x20009bb0
 800fbfc:	20009bb1 	.word	0x20009bb1

0800fc00 <CUSTOM_HID_Init>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init(void)
{
 800fc00:	b480      	push	{r7}
 800fc02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fc04:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fc06:	4618      	mov	r0, r3
 800fc08:	46bd      	mov	sp, r7
 800fc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc0e:	4770      	bx	lr

0800fc10 <CUSTOM_HID_DeInit>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit(void)
{
 800fc10:	b480      	push	{r7}
 800fc12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800fc14:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800fc16:	4618      	mov	r0, r3
 800fc18:	46bd      	mov	sp, r7
 800fc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc1e:	4770      	bx	lr

0800fc20 <CUSTOM_HID_OutEvent>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent(uint8_t event_idx, uint8_t state)
{
 800fc20:	b580      	push	{r7, lr}
 800fc22:	b082      	sub	sp, #8
 800fc24:	af00      	add	r7, sp, #0
 800fc26:	4603      	mov	r3, r0
 800fc28:	460a      	mov	r2, r1
 800fc2a:	71fb      	strb	r3, [r7, #7]
 800fc2c:	4613      	mov	r3, r2
 800fc2e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  volatile static uint8_t a = 0;
  
  if (event_idx == 1) 
 800fc30:	79fb      	ldrb	r3, [r7, #7]
 800fc32:	2b01      	cmp	r3, #1
 800fc34:	d11b      	bne.n	800fc6e <CUSTOM_HID_OutEvent+0x4e>
  {
    /* Caps Lock */
    if ((state&CapsLockMask))// CapsLock ON
 800fc36:	79bb      	ldrb	r3, [r7, #6]
 800fc38:	f003 0302 	and.w	r3, r3, #2
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d005      	beq.n	800fc4c <CUSTOM_HID_OutEvent+0x2c>
    {
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800fc40:	2200      	movs	r2, #0
 800fc42:	2180      	movs	r1, #128	@ 0x80
 800fc44:	4811      	ldr	r0, [pc, #68]	@ (800fc8c <CUSTOM_HID_OutEvent+0x6c>)
 800fc46:	f7f4 f847 	bl	8003cd8 <HAL_GPIO_WritePin>
 800fc4a:	e009      	b.n	800fc60 <CUSTOM_HID_OutEvent+0x40>
    }
    else if ((~state)&CapsLockMask)// CapsLock OFF
 800fc4c:	79bb      	ldrb	r3, [r7, #6]
 800fc4e:	f003 0302 	and.w	r3, r3, #2
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d104      	bne.n	800fc60 <CUSTOM_HID_OutEvent+0x40>
    {
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 800fc56:	2201      	movs	r2, #1
 800fc58:	2180      	movs	r1, #128	@ 0x80
 800fc5a:	480c      	ldr	r0, [pc, #48]	@ (800fc8c <CUSTOM_HID_OutEvent+0x6c>)
 800fc5c:	f7f4 f83c 	bl	8003cd8 <HAL_GPIO_WritePin>
    {
      
    }
    #endif
    
    a += 1; 
 800fc60:	4b0b      	ldr	r3, [pc, #44]	@ (800fc90 <CUSTOM_HID_OutEvent+0x70>)
 800fc62:	781b      	ldrb	r3, [r3, #0]
 800fc64:	b2db      	uxtb	r3, r3
 800fc66:	3301      	adds	r3, #1
 800fc68:	b2da      	uxtb	r2, r3
 800fc6a:	4b09      	ldr	r3, [pc, #36]	@ (800fc90 <CUSTOM_HID_OutEvent+0x70>)
 800fc6c:	701a      	strb	r2, [r3, #0]
  
  //UNUSED(event_idx);
  //UNUSED(state);

  /* Start next USB packet transfer once data processing is completed */
  if (USBD_CUSTOM_HID_ReceivePacket(&hUsbDevice) != (uint8_t)USBD_OK)
 800fc6e:	4809      	ldr	r0, [pc, #36]	@ (800fc94 <CUSTOM_HID_OutEvent+0x74>)
 800fc70:	f7ff ff26 	bl	800fac0 <USBD_CUSTOM_HID_ReceivePacket>
 800fc74:	4603      	mov	r3, r0
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d002      	beq.n	800fc80 <CUSTOM_HID_OutEvent+0x60>
  {
    return -1;
 800fc7a:	f04f 33ff 	mov.w	r3, #4294967295
 800fc7e:	e000      	b.n	800fc82 <CUSTOM_HID_OutEvent+0x62>
  }

  return (USBD_OK);
 800fc80:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800fc82:	4618      	mov	r0, r3
 800fc84:	3708      	adds	r7, #8
 800fc86:	46bd      	mov	sp, r7
 800fc88:	bd80      	pop	{r7, pc}
 800fc8a:	bf00      	nop
 800fc8c:	40020000 	.word	0x40020000
 800fc90:	20009bcc 	.word	0x20009bcc
 800fc94:	2000968c 	.word	0x2000968c

0800fc98 <__NVIC_SetPriority>:
{
 800fc98:	b480      	push	{r7}
 800fc9a:	b083      	sub	sp, #12
 800fc9c:	af00      	add	r7, sp, #0
 800fc9e:	4603      	mov	r3, r0
 800fca0:	6039      	str	r1, [r7, #0]
 800fca2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800fca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	db0a      	blt.n	800fcc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fcac:	683b      	ldr	r3, [r7, #0]
 800fcae:	b2da      	uxtb	r2, r3
 800fcb0:	490c      	ldr	r1, [pc, #48]	@ (800fce4 <__NVIC_SetPriority+0x4c>)
 800fcb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fcb6:	0112      	lsls	r2, r2, #4
 800fcb8:	b2d2      	uxtb	r2, r2
 800fcba:	440b      	add	r3, r1
 800fcbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800fcc0:	e00a      	b.n	800fcd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fcc2:	683b      	ldr	r3, [r7, #0]
 800fcc4:	b2da      	uxtb	r2, r3
 800fcc6:	4908      	ldr	r1, [pc, #32]	@ (800fce8 <__NVIC_SetPriority+0x50>)
 800fcc8:	79fb      	ldrb	r3, [r7, #7]
 800fcca:	f003 030f 	and.w	r3, r3, #15
 800fcce:	3b04      	subs	r3, #4
 800fcd0:	0112      	lsls	r2, r2, #4
 800fcd2:	b2d2      	uxtb	r2, r2
 800fcd4:	440b      	add	r3, r1
 800fcd6:	761a      	strb	r2, [r3, #24]
}
 800fcd8:	bf00      	nop
 800fcda:	370c      	adds	r7, #12
 800fcdc:	46bd      	mov	sp, r7
 800fcde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fce2:	4770      	bx	lr
 800fce4:	e000e100 	.word	0xe000e100
 800fce8:	e000ed00 	.word	0xe000ed00

0800fcec <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800fcec:	b580      	push	{r7, lr}
 800fcee:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800fcf0:	4b05      	ldr	r3, [pc, #20]	@ (800fd08 <SysTick_Handler+0x1c>)
 800fcf2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800fcf4:	f002 fa00 	bl	80120f8 <xTaskGetSchedulerState>
 800fcf8:	4603      	mov	r3, r0
 800fcfa:	2b01      	cmp	r3, #1
 800fcfc:	d001      	beq.n	800fd02 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800fcfe:	f000 fdb3 	bl	8010868 <xPortSysTickHandler>
  }
}
 800fd02:	bf00      	nop
 800fd04:	bd80      	pop	{r7, pc}
 800fd06:	bf00      	nop
 800fd08:	e000e010 	.word	0xe000e010

0800fd0c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800fd0c:	b580      	push	{r7, lr}
 800fd0e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800fd10:	2100      	movs	r1, #0
 800fd12:	f06f 0004 	mvn.w	r0, #4
 800fd16:	f7ff ffbf 	bl	800fc98 <__NVIC_SetPriority>
#endif
}
 800fd1a:	bf00      	nop
 800fd1c:	bd80      	pop	{r7, pc}
	...

0800fd20 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800fd20:	b480      	push	{r7}
 800fd22:	b083      	sub	sp, #12
 800fd24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd26:	f3ef 8305 	mrs	r3, IPSR
 800fd2a:	603b      	str	r3, [r7, #0]
  return(result);
 800fd2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d003      	beq.n	800fd3a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800fd32:	f06f 0305 	mvn.w	r3, #5
 800fd36:	607b      	str	r3, [r7, #4]
 800fd38:	e00c      	b.n	800fd54 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800fd3a:	4b0a      	ldr	r3, [pc, #40]	@ (800fd64 <osKernelInitialize+0x44>)
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d105      	bne.n	800fd4e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800fd42:	4b08      	ldr	r3, [pc, #32]	@ (800fd64 <osKernelInitialize+0x44>)
 800fd44:	2201      	movs	r2, #1
 800fd46:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800fd48:	2300      	movs	r3, #0
 800fd4a:	607b      	str	r3, [r7, #4]
 800fd4c:	e002      	b.n	800fd54 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800fd4e:	f04f 33ff 	mov.w	r3, #4294967295
 800fd52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fd54:	687b      	ldr	r3, [r7, #4]
}
 800fd56:	4618      	mov	r0, r3
 800fd58:	370c      	adds	r7, #12
 800fd5a:	46bd      	mov	sp, r7
 800fd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd60:	4770      	bx	lr
 800fd62:	bf00      	nop
 800fd64:	20009bd0 	.word	0x20009bd0

0800fd68 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800fd68:	b580      	push	{r7, lr}
 800fd6a:	b082      	sub	sp, #8
 800fd6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fd6e:	f3ef 8305 	mrs	r3, IPSR
 800fd72:	603b      	str	r3, [r7, #0]
  return(result);
 800fd74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d003      	beq.n	800fd82 <osKernelStart+0x1a>
    stat = osErrorISR;
 800fd7a:	f06f 0305 	mvn.w	r3, #5
 800fd7e:	607b      	str	r3, [r7, #4]
 800fd80:	e010      	b.n	800fda4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800fd82:	4b0b      	ldr	r3, [pc, #44]	@ (800fdb0 <osKernelStart+0x48>)
 800fd84:	681b      	ldr	r3, [r3, #0]
 800fd86:	2b01      	cmp	r3, #1
 800fd88:	d109      	bne.n	800fd9e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800fd8a:	f7ff ffbf 	bl	800fd0c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800fd8e:	4b08      	ldr	r3, [pc, #32]	@ (800fdb0 <osKernelStart+0x48>)
 800fd90:	2202      	movs	r2, #2
 800fd92:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800fd94:	f001 fd50 	bl	8011838 <vTaskStartScheduler>
      stat = osOK;
 800fd98:	2300      	movs	r3, #0
 800fd9a:	607b      	str	r3, [r7, #4]
 800fd9c:	e002      	b.n	800fda4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800fd9e:	f04f 33ff 	mov.w	r3, #4294967295
 800fda2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800fda4:	687b      	ldr	r3, [r7, #4]
}
 800fda6:	4618      	mov	r0, r3
 800fda8:	3708      	adds	r7, #8
 800fdaa:	46bd      	mov	sp, r7
 800fdac:	bd80      	pop	{r7, pc}
 800fdae:	bf00      	nop
 800fdb0:	20009bd0 	.word	0x20009bd0

0800fdb4 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b082      	sub	sp, #8
 800fdb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fdba:	f3ef 8305 	mrs	r3, IPSR
 800fdbe:	603b      	str	r3, [r7, #0]
  return(result);
 800fdc0:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d003      	beq.n	800fdce <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800fdc6:	f001 fe5b 	bl	8011a80 <xTaskGetTickCountFromISR>
 800fdca:	6078      	str	r0, [r7, #4]
 800fdcc:	e002      	b.n	800fdd4 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800fdce:	f001 fe47 	bl	8011a60 <xTaskGetTickCount>
 800fdd2:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800fdd4:	687b      	ldr	r3, [r7, #4]
}
 800fdd6:	4618      	mov	r0, r3
 800fdd8:	3708      	adds	r7, #8
 800fdda:	46bd      	mov	sp, r7
 800fddc:	bd80      	pop	{r7, pc}

0800fdde <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800fdde:	b580      	push	{r7, lr}
 800fde0:	b08e      	sub	sp, #56	@ 0x38
 800fde2:	af04      	add	r7, sp, #16
 800fde4:	60f8      	str	r0, [r7, #12]
 800fde6:	60b9      	str	r1, [r7, #8]
 800fde8:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800fdea:	2300      	movs	r3, #0
 800fdec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fdee:	f3ef 8305 	mrs	r3, IPSR
 800fdf2:	617b      	str	r3, [r7, #20]
  return(result);
 800fdf4:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d17e      	bne.n	800fef8 <osThreadNew+0x11a>
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d07b      	beq.n	800fef8 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800fe00:	2380      	movs	r3, #128	@ 0x80
 800fe02:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800fe04:	2318      	movs	r3, #24
 800fe06:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800fe08:	2300      	movs	r3, #0
 800fe0a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800fe0c:	f04f 33ff 	mov.w	r3, #4294967295
 800fe10:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d045      	beq.n	800fea4 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	681b      	ldr	r3, [r3, #0]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d002      	beq.n	800fe26 <osThreadNew+0x48>
        name = attr->name;
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	699b      	ldr	r3, [r3, #24]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d002      	beq.n	800fe34 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	699b      	ldr	r3, [r3, #24]
 800fe32:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800fe34:	69fb      	ldr	r3, [r7, #28]
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d008      	beq.n	800fe4c <osThreadNew+0x6e>
 800fe3a:	69fb      	ldr	r3, [r7, #28]
 800fe3c:	2b38      	cmp	r3, #56	@ 0x38
 800fe3e:	d805      	bhi.n	800fe4c <osThreadNew+0x6e>
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	685b      	ldr	r3, [r3, #4]
 800fe44:	f003 0301 	and.w	r3, r3, #1
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d001      	beq.n	800fe50 <osThreadNew+0x72>
        return (NULL);
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	e054      	b.n	800fefa <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	695b      	ldr	r3, [r3, #20]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d003      	beq.n	800fe60 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	695b      	ldr	r3, [r3, #20]
 800fe5c:	089b      	lsrs	r3, r3, #2
 800fe5e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	689b      	ldr	r3, [r3, #8]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d00e      	beq.n	800fe86 <osThreadNew+0xa8>
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	68db      	ldr	r3, [r3, #12]
 800fe6c:	2b5b      	cmp	r3, #91	@ 0x5b
 800fe6e:	d90a      	bls.n	800fe86 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d006      	beq.n	800fe86 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	695b      	ldr	r3, [r3, #20]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d002      	beq.n	800fe86 <osThreadNew+0xa8>
        mem = 1;
 800fe80:	2301      	movs	r3, #1
 800fe82:	61bb      	str	r3, [r7, #24]
 800fe84:	e010      	b.n	800fea8 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	689b      	ldr	r3, [r3, #8]
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d10c      	bne.n	800fea8 <osThreadNew+0xca>
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	68db      	ldr	r3, [r3, #12]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d108      	bne.n	800fea8 <osThreadNew+0xca>
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	691b      	ldr	r3, [r3, #16]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d104      	bne.n	800fea8 <osThreadNew+0xca>
          mem = 0;
 800fe9e:	2300      	movs	r3, #0
 800fea0:	61bb      	str	r3, [r7, #24]
 800fea2:	e001      	b.n	800fea8 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800fea4:	2300      	movs	r3, #0
 800fea6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800fea8:	69bb      	ldr	r3, [r7, #24]
 800feaa:	2b01      	cmp	r3, #1
 800feac:	d110      	bne.n	800fed0 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800feb2:	687a      	ldr	r2, [r7, #4]
 800feb4:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800feb6:	9202      	str	r2, [sp, #8]
 800feb8:	9301      	str	r3, [sp, #4]
 800feba:	69fb      	ldr	r3, [r7, #28]
 800febc:	9300      	str	r3, [sp, #0]
 800febe:	68bb      	ldr	r3, [r7, #8]
 800fec0:	6a3a      	ldr	r2, [r7, #32]
 800fec2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fec4:	68f8      	ldr	r0, [r7, #12]
 800fec6:	f001 fa5b 	bl	8011380 <xTaskCreateStatic>
 800feca:	4603      	mov	r3, r0
 800fecc:	613b      	str	r3, [r7, #16]
 800fece:	e013      	b.n	800fef8 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800fed0:	69bb      	ldr	r3, [r7, #24]
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d110      	bne.n	800fef8 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800fed6:	6a3b      	ldr	r3, [r7, #32]
 800fed8:	b29a      	uxth	r2, r3
 800feda:	f107 0310 	add.w	r3, r7, #16
 800fede:	9301      	str	r3, [sp, #4]
 800fee0:	69fb      	ldr	r3, [r7, #28]
 800fee2:	9300      	str	r3, [sp, #0]
 800fee4:	68bb      	ldr	r3, [r7, #8]
 800fee6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800fee8:	68f8      	ldr	r0, [r7, #12]
 800feea:	f001 faa9 	bl	8011440 <xTaskCreate>
 800feee:	4603      	mov	r3, r0
 800fef0:	2b01      	cmp	r3, #1
 800fef2:	d001      	beq.n	800fef8 <osThreadNew+0x11a>
            hTask = NULL;
 800fef4:	2300      	movs	r3, #0
 800fef6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800fef8:	693b      	ldr	r3, [r7, #16]
}
 800fefa:	4618      	mov	r0, r3
 800fefc:	3728      	adds	r7, #40	@ 0x28
 800fefe:	46bd      	mov	sp, r7
 800ff00:	bd80      	pop	{r7, pc}

0800ff02 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ff02:	b580      	push	{r7, lr}
 800ff04:	b084      	sub	sp, #16
 800ff06:	af00      	add	r7, sp, #0
 800ff08:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ff0a:	f3ef 8305 	mrs	r3, IPSR
 800ff0e:	60bb      	str	r3, [r7, #8]
  return(result);
 800ff10:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d003      	beq.n	800ff1e <osDelay+0x1c>
    stat = osErrorISR;
 800ff16:	f06f 0305 	mvn.w	r3, #5
 800ff1a:	60fb      	str	r3, [r7, #12]
 800ff1c:	e007      	b.n	800ff2e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ff1e:	2300      	movs	r3, #0
 800ff20:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d002      	beq.n	800ff2e <osDelay+0x2c>
      vTaskDelay(ticks);
 800ff28:	6878      	ldr	r0, [r7, #4]
 800ff2a:	f001 fc4f 	bl	80117cc <vTaskDelay>
    }
  }

  return (stat);
 800ff2e:	68fb      	ldr	r3, [r7, #12]
}
 800ff30:	4618      	mov	r0, r3
 800ff32:	3710      	adds	r7, #16
 800ff34:	46bd      	mov	sp, r7
 800ff36:	bd80      	pop	{r7, pc}

0800ff38 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ff38:	b480      	push	{r7}
 800ff3a:	b085      	sub	sp, #20
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	60f8      	str	r0, [r7, #12]
 800ff40:	60b9      	str	r1, [r7, #8]
 800ff42:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	4a07      	ldr	r2, [pc, #28]	@ (800ff64 <vApplicationGetIdleTaskMemory+0x2c>)
 800ff48:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ff4a:	68bb      	ldr	r3, [r7, #8]
 800ff4c:	4a06      	ldr	r2, [pc, #24]	@ (800ff68 <vApplicationGetIdleTaskMemory+0x30>)
 800ff4e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	2280      	movs	r2, #128	@ 0x80
 800ff54:	601a      	str	r2, [r3, #0]
}
 800ff56:	bf00      	nop
 800ff58:	3714      	adds	r7, #20
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff60:	4770      	bx	lr
 800ff62:	bf00      	nop
 800ff64:	20009bd4 	.word	0x20009bd4
 800ff68:	20009c30 	.word	0x20009c30

0800ff6c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ff6c:	b480      	push	{r7}
 800ff6e:	b085      	sub	sp, #20
 800ff70:	af00      	add	r7, sp, #0
 800ff72:	60f8      	str	r0, [r7, #12]
 800ff74:	60b9      	str	r1, [r7, #8]
 800ff76:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	4a07      	ldr	r2, [pc, #28]	@ (800ff98 <vApplicationGetTimerTaskMemory+0x2c>)
 800ff7c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ff7e:	68bb      	ldr	r3, [r7, #8]
 800ff80:	4a06      	ldr	r2, [pc, #24]	@ (800ff9c <vApplicationGetTimerTaskMemory+0x30>)
 800ff82:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ff8a:	601a      	str	r2, [r3, #0]
}
 800ff8c:	bf00      	nop
 800ff8e:	3714      	adds	r7, #20
 800ff90:	46bd      	mov	sp, r7
 800ff92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff96:	4770      	bx	lr
 800ff98:	20009e30 	.word	0x20009e30
 800ff9c:	20009e8c 	.word	0x20009e8c

0800ffa0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ffa0:	b580      	push	{r7, lr}
 800ffa2:	b08a      	sub	sp, #40	@ 0x28
 800ffa4:	af00      	add	r7, sp, #0
 800ffa6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ffa8:	2300      	movs	r3, #0
 800ffaa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ffac:	f001 fcac 	bl	8011908 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ffb0:	4b5c      	ldr	r3, [pc, #368]	@ (8010124 <pvPortMalloc+0x184>)
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d101      	bne.n	800ffbc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ffb8:	f000 f924 	bl	8010204 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ffbc:	4b5a      	ldr	r3, [pc, #360]	@ (8010128 <pvPortMalloc+0x188>)
 800ffbe:	681a      	ldr	r2, [r3, #0]
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	4013      	ands	r3, r2
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	f040 8095 	bne.w	80100f4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d01e      	beq.n	801000e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ffd0:	2208      	movs	r2, #8
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	4413      	add	r3, r2
 800ffd6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f003 0307 	and.w	r3, r3, #7
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d015      	beq.n	801000e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	f023 0307 	bic.w	r3, r3, #7
 800ffe8:	3308      	adds	r3, #8
 800ffea:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	f003 0307 	and.w	r3, r3, #7
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d00b      	beq.n	801000e <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fffa:	f383 8811 	msr	BASEPRI, r3
 800fffe:	f3bf 8f6f 	isb	sy
 8010002:	f3bf 8f4f 	dsb	sy
 8010006:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8010008:	bf00      	nop
 801000a:	bf00      	nop
 801000c:	e7fd      	b.n	801000a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	2b00      	cmp	r3, #0
 8010012:	d06f      	beq.n	80100f4 <pvPortMalloc+0x154>
 8010014:	4b45      	ldr	r3, [pc, #276]	@ (801012c <pvPortMalloc+0x18c>)
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	687a      	ldr	r2, [r7, #4]
 801001a:	429a      	cmp	r2, r3
 801001c:	d86a      	bhi.n	80100f4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801001e:	4b44      	ldr	r3, [pc, #272]	@ (8010130 <pvPortMalloc+0x190>)
 8010020:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010022:	4b43      	ldr	r3, [pc, #268]	@ (8010130 <pvPortMalloc+0x190>)
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010028:	e004      	b.n	8010034 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 801002a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801002c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801002e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8010034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010036:	685b      	ldr	r3, [r3, #4]
 8010038:	687a      	ldr	r2, [r7, #4]
 801003a:	429a      	cmp	r2, r3
 801003c:	d903      	bls.n	8010046 <pvPortMalloc+0xa6>
 801003e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010040:	681b      	ldr	r3, [r3, #0]
 8010042:	2b00      	cmp	r3, #0
 8010044:	d1f1      	bne.n	801002a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8010046:	4b37      	ldr	r3, [pc, #220]	@ (8010124 <pvPortMalloc+0x184>)
 8010048:	681b      	ldr	r3, [r3, #0]
 801004a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801004c:	429a      	cmp	r2, r3
 801004e:	d051      	beq.n	80100f4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010050:	6a3b      	ldr	r3, [r7, #32]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	2208      	movs	r2, #8
 8010056:	4413      	add	r3, r2
 8010058:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 801005a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801005c:	681a      	ldr	r2, [r3, #0]
 801005e:	6a3b      	ldr	r3, [r7, #32]
 8010060:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010064:	685a      	ldr	r2, [r3, #4]
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	1ad2      	subs	r2, r2, r3
 801006a:	2308      	movs	r3, #8
 801006c:	005b      	lsls	r3, r3, #1
 801006e:	429a      	cmp	r2, r3
 8010070:	d920      	bls.n	80100b4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	4413      	add	r3, r2
 8010078:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 801007a:	69bb      	ldr	r3, [r7, #24]
 801007c:	f003 0307 	and.w	r3, r3, #7
 8010080:	2b00      	cmp	r3, #0
 8010082:	d00b      	beq.n	801009c <pvPortMalloc+0xfc>
	__asm volatile
 8010084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010088:	f383 8811 	msr	BASEPRI, r3
 801008c:	f3bf 8f6f 	isb	sy
 8010090:	f3bf 8f4f 	dsb	sy
 8010094:	613b      	str	r3, [r7, #16]
}
 8010096:	bf00      	nop
 8010098:	bf00      	nop
 801009a:	e7fd      	b.n	8010098 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801009c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801009e:	685a      	ldr	r2, [r3, #4]
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	1ad2      	subs	r2, r2, r3
 80100a4:	69bb      	ldr	r3, [r7, #24]
 80100a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80100a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100aa:	687a      	ldr	r2, [r7, #4]
 80100ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80100ae:	69b8      	ldr	r0, [r7, #24]
 80100b0:	f000 f90a 	bl	80102c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80100b4:	4b1d      	ldr	r3, [pc, #116]	@ (801012c <pvPortMalloc+0x18c>)
 80100b6:	681a      	ldr	r2, [r3, #0]
 80100b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100ba:	685b      	ldr	r3, [r3, #4]
 80100bc:	1ad3      	subs	r3, r2, r3
 80100be:	4a1b      	ldr	r2, [pc, #108]	@ (801012c <pvPortMalloc+0x18c>)
 80100c0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80100c2:	4b1a      	ldr	r3, [pc, #104]	@ (801012c <pvPortMalloc+0x18c>)
 80100c4:	681a      	ldr	r2, [r3, #0]
 80100c6:	4b1b      	ldr	r3, [pc, #108]	@ (8010134 <pvPortMalloc+0x194>)
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	429a      	cmp	r2, r3
 80100cc:	d203      	bcs.n	80100d6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80100ce:	4b17      	ldr	r3, [pc, #92]	@ (801012c <pvPortMalloc+0x18c>)
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	4a18      	ldr	r2, [pc, #96]	@ (8010134 <pvPortMalloc+0x194>)
 80100d4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80100d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100d8:	685a      	ldr	r2, [r3, #4]
 80100da:	4b13      	ldr	r3, [pc, #76]	@ (8010128 <pvPortMalloc+0x188>)
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	431a      	orrs	r2, r3
 80100e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100e2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80100e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100e6:	2200      	movs	r2, #0
 80100e8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80100ea:	4b13      	ldr	r3, [pc, #76]	@ (8010138 <pvPortMalloc+0x198>)
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	3301      	adds	r3, #1
 80100f0:	4a11      	ldr	r2, [pc, #68]	@ (8010138 <pvPortMalloc+0x198>)
 80100f2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80100f4:	f001 fc16 	bl	8011924 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80100f8:	69fb      	ldr	r3, [r7, #28]
 80100fa:	f003 0307 	and.w	r3, r3, #7
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d00b      	beq.n	801011a <pvPortMalloc+0x17a>
	__asm volatile
 8010102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010106:	f383 8811 	msr	BASEPRI, r3
 801010a:	f3bf 8f6f 	isb	sy
 801010e:	f3bf 8f4f 	dsb	sy
 8010112:	60fb      	str	r3, [r7, #12]
}
 8010114:	bf00      	nop
 8010116:	bf00      	nop
 8010118:	e7fd      	b.n	8010116 <pvPortMalloc+0x176>
	return pvReturn;
 801011a:	69fb      	ldr	r3, [r7, #28]
}
 801011c:	4618      	mov	r0, r3
 801011e:	3728      	adds	r7, #40	@ 0x28
 8010120:	46bd      	mov	sp, r7
 8010122:	bd80      	pop	{r7, pc}
 8010124:	2000de94 	.word	0x2000de94
 8010128:	2000dea8 	.word	0x2000dea8
 801012c:	2000de98 	.word	0x2000de98
 8010130:	2000de8c 	.word	0x2000de8c
 8010134:	2000de9c 	.word	0x2000de9c
 8010138:	2000dea0 	.word	0x2000dea0

0801013c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801013c:	b580      	push	{r7, lr}
 801013e:	b086      	sub	sp, #24
 8010140:	af00      	add	r7, sp, #0
 8010142:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d04f      	beq.n	80101ee <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801014e:	2308      	movs	r3, #8
 8010150:	425b      	negs	r3, r3
 8010152:	697a      	ldr	r2, [r7, #20]
 8010154:	4413      	add	r3, r2
 8010156:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010158:	697b      	ldr	r3, [r7, #20]
 801015a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801015c:	693b      	ldr	r3, [r7, #16]
 801015e:	685a      	ldr	r2, [r3, #4]
 8010160:	4b25      	ldr	r3, [pc, #148]	@ (80101f8 <vPortFree+0xbc>)
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	4013      	ands	r3, r2
 8010166:	2b00      	cmp	r3, #0
 8010168:	d10b      	bne.n	8010182 <vPortFree+0x46>
	__asm volatile
 801016a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801016e:	f383 8811 	msr	BASEPRI, r3
 8010172:	f3bf 8f6f 	isb	sy
 8010176:	f3bf 8f4f 	dsb	sy
 801017a:	60fb      	str	r3, [r7, #12]
}
 801017c:	bf00      	nop
 801017e:	bf00      	nop
 8010180:	e7fd      	b.n	801017e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010182:	693b      	ldr	r3, [r7, #16]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d00b      	beq.n	80101a2 <vPortFree+0x66>
	__asm volatile
 801018a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801018e:	f383 8811 	msr	BASEPRI, r3
 8010192:	f3bf 8f6f 	isb	sy
 8010196:	f3bf 8f4f 	dsb	sy
 801019a:	60bb      	str	r3, [r7, #8]
}
 801019c:	bf00      	nop
 801019e:	bf00      	nop
 80101a0:	e7fd      	b.n	801019e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80101a2:	693b      	ldr	r3, [r7, #16]
 80101a4:	685a      	ldr	r2, [r3, #4]
 80101a6:	4b14      	ldr	r3, [pc, #80]	@ (80101f8 <vPortFree+0xbc>)
 80101a8:	681b      	ldr	r3, [r3, #0]
 80101aa:	4013      	ands	r3, r2
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d01e      	beq.n	80101ee <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80101b0:	693b      	ldr	r3, [r7, #16]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	d11a      	bne.n	80101ee <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80101b8:	693b      	ldr	r3, [r7, #16]
 80101ba:	685a      	ldr	r2, [r3, #4]
 80101bc:	4b0e      	ldr	r3, [pc, #56]	@ (80101f8 <vPortFree+0xbc>)
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	43db      	mvns	r3, r3
 80101c2:	401a      	ands	r2, r3
 80101c4:	693b      	ldr	r3, [r7, #16]
 80101c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80101c8:	f001 fb9e 	bl	8011908 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80101cc:	693b      	ldr	r3, [r7, #16]
 80101ce:	685a      	ldr	r2, [r3, #4]
 80101d0:	4b0a      	ldr	r3, [pc, #40]	@ (80101fc <vPortFree+0xc0>)
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	4413      	add	r3, r2
 80101d6:	4a09      	ldr	r2, [pc, #36]	@ (80101fc <vPortFree+0xc0>)
 80101d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80101da:	6938      	ldr	r0, [r7, #16]
 80101dc:	f000 f874 	bl	80102c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80101e0:	4b07      	ldr	r3, [pc, #28]	@ (8010200 <vPortFree+0xc4>)
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	3301      	adds	r3, #1
 80101e6:	4a06      	ldr	r2, [pc, #24]	@ (8010200 <vPortFree+0xc4>)
 80101e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80101ea:	f001 fb9b 	bl	8011924 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80101ee:	bf00      	nop
 80101f0:	3718      	adds	r7, #24
 80101f2:	46bd      	mov	sp, r7
 80101f4:	bd80      	pop	{r7, pc}
 80101f6:	bf00      	nop
 80101f8:	2000dea8 	.word	0x2000dea8
 80101fc:	2000de98 	.word	0x2000de98
 8010200:	2000dea4 	.word	0x2000dea4

08010204 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8010204:	b480      	push	{r7}
 8010206:	b085      	sub	sp, #20
 8010208:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801020a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801020e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8010210:	4b27      	ldr	r3, [pc, #156]	@ (80102b0 <prvHeapInit+0xac>)
 8010212:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8010214:	68fb      	ldr	r3, [r7, #12]
 8010216:	f003 0307 	and.w	r3, r3, #7
 801021a:	2b00      	cmp	r3, #0
 801021c:	d00c      	beq.n	8010238 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	3307      	adds	r3, #7
 8010222:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	f023 0307 	bic.w	r3, r3, #7
 801022a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801022c:	68ba      	ldr	r2, [r7, #8]
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	1ad3      	subs	r3, r2, r3
 8010232:	4a1f      	ldr	r2, [pc, #124]	@ (80102b0 <prvHeapInit+0xac>)
 8010234:	4413      	add	r3, r2
 8010236:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010238:	68fb      	ldr	r3, [r7, #12]
 801023a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801023c:	4a1d      	ldr	r2, [pc, #116]	@ (80102b4 <prvHeapInit+0xb0>)
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010242:	4b1c      	ldr	r3, [pc, #112]	@ (80102b4 <prvHeapInit+0xb0>)
 8010244:	2200      	movs	r2, #0
 8010246:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	68ba      	ldr	r2, [r7, #8]
 801024c:	4413      	add	r3, r2
 801024e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010250:	2208      	movs	r2, #8
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	1a9b      	subs	r3, r3, r2
 8010256:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	f023 0307 	bic.w	r3, r3, #7
 801025e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	4a15      	ldr	r2, [pc, #84]	@ (80102b8 <prvHeapInit+0xb4>)
 8010264:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010266:	4b14      	ldr	r3, [pc, #80]	@ (80102b8 <prvHeapInit+0xb4>)
 8010268:	681b      	ldr	r3, [r3, #0]
 801026a:	2200      	movs	r2, #0
 801026c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801026e:	4b12      	ldr	r3, [pc, #72]	@ (80102b8 <prvHeapInit+0xb4>)
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	2200      	movs	r2, #0
 8010274:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801027a:	683b      	ldr	r3, [r7, #0]
 801027c:	68fa      	ldr	r2, [r7, #12]
 801027e:	1ad2      	subs	r2, r2, r3
 8010280:	683b      	ldr	r3, [r7, #0]
 8010282:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010284:	4b0c      	ldr	r3, [pc, #48]	@ (80102b8 <prvHeapInit+0xb4>)
 8010286:	681a      	ldr	r2, [r3, #0]
 8010288:	683b      	ldr	r3, [r7, #0]
 801028a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801028c:	683b      	ldr	r3, [r7, #0]
 801028e:	685b      	ldr	r3, [r3, #4]
 8010290:	4a0a      	ldr	r2, [pc, #40]	@ (80102bc <prvHeapInit+0xb8>)
 8010292:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010294:	683b      	ldr	r3, [r7, #0]
 8010296:	685b      	ldr	r3, [r3, #4]
 8010298:	4a09      	ldr	r2, [pc, #36]	@ (80102c0 <prvHeapInit+0xbc>)
 801029a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801029c:	4b09      	ldr	r3, [pc, #36]	@ (80102c4 <prvHeapInit+0xc0>)
 801029e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80102a2:	601a      	str	r2, [r3, #0]
}
 80102a4:	bf00      	nop
 80102a6:	3714      	adds	r7, #20
 80102a8:	46bd      	mov	sp, r7
 80102aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ae:	4770      	bx	lr
 80102b0:	2000a28c 	.word	0x2000a28c
 80102b4:	2000de8c 	.word	0x2000de8c
 80102b8:	2000de94 	.word	0x2000de94
 80102bc:	2000de9c 	.word	0x2000de9c
 80102c0:	2000de98 	.word	0x2000de98
 80102c4:	2000dea8 	.word	0x2000dea8

080102c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80102c8:	b480      	push	{r7}
 80102ca:	b085      	sub	sp, #20
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80102d0:	4b28      	ldr	r3, [pc, #160]	@ (8010374 <prvInsertBlockIntoFreeList+0xac>)
 80102d2:	60fb      	str	r3, [r7, #12]
 80102d4:	e002      	b.n	80102dc <prvInsertBlockIntoFreeList+0x14>
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	60fb      	str	r3, [r7, #12]
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	687a      	ldr	r2, [r7, #4]
 80102e2:	429a      	cmp	r2, r3
 80102e4:	d8f7      	bhi.n	80102d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	685b      	ldr	r3, [r3, #4]
 80102ee:	68ba      	ldr	r2, [r7, #8]
 80102f0:	4413      	add	r3, r2
 80102f2:	687a      	ldr	r2, [r7, #4]
 80102f4:	429a      	cmp	r2, r3
 80102f6:	d108      	bne.n	801030a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	685a      	ldr	r2, [r3, #4]
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	685b      	ldr	r3, [r3, #4]
 8010300:	441a      	add	r2, r3
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	685b      	ldr	r3, [r3, #4]
 8010312:	68ba      	ldr	r2, [r7, #8]
 8010314:	441a      	add	r2, r3
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	429a      	cmp	r2, r3
 801031c:	d118      	bne.n	8010350 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	681a      	ldr	r2, [r3, #0]
 8010322:	4b15      	ldr	r3, [pc, #84]	@ (8010378 <prvInsertBlockIntoFreeList+0xb0>)
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	429a      	cmp	r2, r3
 8010328:	d00d      	beq.n	8010346 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	685a      	ldr	r2, [r3, #4]
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	685b      	ldr	r3, [r3, #4]
 8010334:	441a      	add	r2, r3
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	681a      	ldr	r2, [r3, #0]
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	601a      	str	r2, [r3, #0]
 8010344:	e008      	b.n	8010358 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010346:	4b0c      	ldr	r3, [pc, #48]	@ (8010378 <prvInsertBlockIntoFreeList+0xb0>)
 8010348:	681a      	ldr	r2, [r3, #0]
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	601a      	str	r2, [r3, #0]
 801034e:	e003      	b.n	8010358 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	681a      	ldr	r2, [r3, #0]
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010358:	68fa      	ldr	r2, [r7, #12]
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	429a      	cmp	r2, r3
 801035e:	d002      	beq.n	8010366 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	687a      	ldr	r2, [r7, #4]
 8010364:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010366:	bf00      	nop
 8010368:	3714      	adds	r7, #20
 801036a:	46bd      	mov	sp, r7
 801036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010370:	4770      	bx	lr
 8010372:	bf00      	nop
 8010374:	2000de8c 	.word	0x2000de8c
 8010378:	2000de94 	.word	0x2000de94

0801037c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801037c:	b480      	push	{r7}
 801037e:	b083      	sub	sp, #12
 8010380:	af00      	add	r7, sp, #0
 8010382:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	f103 0208 	add.w	r2, r3, #8
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	f04f 32ff 	mov.w	r2, #4294967295
 8010394:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	f103 0208 	add.w	r2, r3, #8
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	f103 0208 	add.w	r2, r3, #8
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	2200      	movs	r2, #0
 80103ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80103b0:	bf00      	nop
 80103b2:	370c      	adds	r7, #12
 80103b4:	46bd      	mov	sp, r7
 80103b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ba:	4770      	bx	lr

080103bc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80103bc:	b480      	push	{r7}
 80103be:	b083      	sub	sp, #12
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	2200      	movs	r2, #0
 80103c8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80103ca:	bf00      	nop
 80103cc:	370c      	adds	r7, #12
 80103ce:	46bd      	mov	sp, r7
 80103d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d4:	4770      	bx	lr

080103d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80103d6:	b480      	push	{r7}
 80103d8:	b085      	sub	sp, #20
 80103da:	af00      	add	r7, sp, #0
 80103dc:	6078      	str	r0, [r7, #4]
 80103de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	685b      	ldr	r3, [r3, #4]
 80103e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80103e6:	683b      	ldr	r3, [r7, #0]
 80103e8:	68fa      	ldr	r2, [r7, #12]
 80103ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	689a      	ldr	r2, [r3, #8]
 80103f0:	683b      	ldr	r3, [r7, #0]
 80103f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	689b      	ldr	r3, [r3, #8]
 80103f8:	683a      	ldr	r2, [r7, #0]
 80103fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80103fc:	68fb      	ldr	r3, [r7, #12]
 80103fe:	683a      	ldr	r2, [r7, #0]
 8010400:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010402:	683b      	ldr	r3, [r7, #0]
 8010404:	687a      	ldr	r2, [r7, #4]
 8010406:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	1c5a      	adds	r2, r3, #1
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	601a      	str	r2, [r3, #0]
}
 8010412:	bf00      	nop
 8010414:	3714      	adds	r7, #20
 8010416:	46bd      	mov	sp, r7
 8010418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801041c:	4770      	bx	lr

0801041e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801041e:	b480      	push	{r7}
 8010420:	b085      	sub	sp, #20
 8010422:	af00      	add	r7, sp, #0
 8010424:	6078      	str	r0, [r7, #4]
 8010426:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010428:	683b      	ldr	r3, [r7, #0]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801042e:	68bb      	ldr	r3, [r7, #8]
 8010430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010434:	d103      	bne.n	801043e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	691b      	ldr	r3, [r3, #16]
 801043a:	60fb      	str	r3, [r7, #12]
 801043c:	e00c      	b.n	8010458 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	3308      	adds	r3, #8
 8010442:	60fb      	str	r3, [r7, #12]
 8010444:	e002      	b.n	801044c <vListInsert+0x2e>
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	685b      	ldr	r3, [r3, #4]
 801044a:	60fb      	str	r3, [r7, #12]
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	685b      	ldr	r3, [r3, #4]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	68ba      	ldr	r2, [r7, #8]
 8010454:	429a      	cmp	r2, r3
 8010456:	d2f6      	bcs.n	8010446 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	685a      	ldr	r2, [r3, #4]
 801045c:	683b      	ldr	r3, [r7, #0]
 801045e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8010460:	683b      	ldr	r3, [r7, #0]
 8010462:	685b      	ldr	r3, [r3, #4]
 8010464:	683a      	ldr	r2, [r7, #0]
 8010466:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010468:	683b      	ldr	r3, [r7, #0]
 801046a:	68fa      	ldr	r2, [r7, #12]
 801046c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	683a      	ldr	r2, [r7, #0]
 8010472:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010474:	683b      	ldr	r3, [r7, #0]
 8010476:	687a      	ldr	r2, [r7, #4]
 8010478:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	1c5a      	adds	r2, r3, #1
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	601a      	str	r2, [r3, #0]
}
 8010484:	bf00      	nop
 8010486:	3714      	adds	r7, #20
 8010488:	46bd      	mov	sp, r7
 801048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801048e:	4770      	bx	lr

08010490 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8010490:	b480      	push	{r7}
 8010492:	b085      	sub	sp, #20
 8010494:	af00      	add	r7, sp, #0
 8010496:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	691b      	ldr	r3, [r3, #16]
 801049c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	685b      	ldr	r3, [r3, #4]
 80104a2:	687a      	ldr	r2, [r7, #4]
 80104a4:	6892      	ldr	r2, [r2, #8]
 80104a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	689b      	ldr	r3, [r3, #8]
 80104ac:	687a      	ldr	r2, [r7, #4]
 80104ae:	6852      	ldr	r2, [r2, #4]
 80104b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	685b      	ldr	r3, [r3, #4]
 80104b6:	687a      	ldr	r2, [r7, #4]
 80104b8:	429a      	cmp	r2, r3
 80104ba:	d103      	bne.n	80104c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	689a      	ldr	r2, [r3, #8]
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	2200      	movs	r2, #0
 80104c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	1e5a      	subs	r2, r3, #1
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	681b      	ldr	r3, [r3, #0]
}
 80104d8:	4618      	mov	r0, r3
 80104da:	3714      	adds	r7, #20
 80104dc:	46bd      	mov	sp, r7
 80104de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e2:	4770      	bx	lr

080104e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80104e4:	b480      	push	{r7}
 80104e6:	b085      	sub	sp, #20
 80104e8:	af00      	add	r7, sp, #0
 80104ea:	60f8      	str	r0, [r7, #12]
 80104ec:	60b9      	str	r1, [r7, #8]
 80104ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	3b04      	subs	r3, #4
 80104f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80104fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	3b04      	subs	r3, #4
 8010502:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010504:	68bb      	ldr	r3, [r7, #8]
 8010506:	f023 0201 	bic.w	r2, r3, #1
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	3b04      	subs	r3, #4
 8010512:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010514:	4a0c      	ldr	r2, [pc, #48]	@ (8010548 <pxPortInitialiseStack+0x64>)
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	3b14      	subs	r3, #20
 801051e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010520:	687a      	ldr	r2, [r7, #4]
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010526:	68fb      	ldr	r3, [r7, #12]
 8010528:	3b04      	subs	r3, #4
 801052a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	f06f 0202 	mvn.w	r2, #2
 8010532:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	3b20      	subs	r3, #32
 8010538:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801053a:	68fb      	ldr	r3, [r7, #12]
}
 801053c:	4618      	mov	r0, r3
 801053e:	3714      	adds	r7, #20
 8010540:	46bd      	mov	sp, r7
 8010542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010546:	4770      	bx	lr
 8010548:	0801054d 	.word	0x0801054d

0801054c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801054c:	b480      	push	{r7}
 801054e:	b085      	sub	sp, #20
 8010550:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010552:	2300      	movs	r3, #0
 8010554:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010556:	4b13      	ldr	r3, [pc, #76]	@ (80105a4 <prvTaskExitError+0x58>)
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801055e:	d00b      	beq.n	8010578 <prvTaskExitError+0x2c>
	__asm volatile
 8010560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010564:	f383 8811 	msr	BASEPRI, r3
 8010568:	f3bf 8f6f 	isb	sy
 801056c:	f3bf 8f4f 	dsb	sy
 8010570:	60fb      	str	r3, [r7, #12]
}
 8010572:	bf00      	nop
 8010574:	bf00      	nop
 8010576:	e7fd      	b.n	8010574 <prvTaskExitError+0x28>
	__asm volatile
 8010578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801057c:	f383 8811 	msr	BASEPRI, r3
 8010580:	f3bf 8f6f 	isb	sy
 8010584:	f3bf 8f4f 	dsb	sy
 8010588:	60bb      	str	r3, [r7, #8]
}
 801058a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801058c:	bf00      	nop
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	2b00      	cmp	r3, #0
 8010592:	d0fc      	beq.n	801058e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010594:	bf00      	nop
 8010596:	bf00      	nop
 8010598:	3714      	adds	r7, #20
 801059a:	46bd      	mov	sp, r7
 801059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105a0:	4770      	bx	lr
 80105a2:	bf00      	nop
 80105a4:	20000518 	.word	0x20000518
	...

080105b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80105b0:	4b07      	ldr	r3, [pc, #28]	@ (80105d0 <pxCurrentTCBConst2>)
 80105b2:	6819      	ldr	r1, [r3, #0]
 80105b4:	6808      	ldr	r0, [r1, #0]
 80105b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105ba:	f380 8809 	msr	PSP, r0
 80105be:	f3bf 8f6f 	isb	sy
 80105c2:	f04f 0000 	mov.w	r0, #0
 80105c6:	f380 8811 	msr	BASEPRI, r0
 80105ca:	4770      	bx	lr
 80105cc:	f3af 8000 	nop.w

080105d0 <pxCurrentTCBConst2>:
 80105d0:	2000def4 	.word	0x2000def4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80105d4:	bf00      	nop
 80105d6:	bf00      	nop

080105d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80105d8:	4808      	ldr	r0, [pc, #32]	@ (80105fc <prvPortStartFirstTask+0x24>)
 80105da:	6800      	ldr	r0, [r0, #0]
 80105dc:	6800      	ldr	r0, [r0, #0]
 80105de:	f380 8808 	msr	MSP, r0
 80105e2:	f04f 0000 	mov.w	r0, #0
 80105e6:	f380 8814 	msr	CONTROL, r0
 80105ea:	b662      	cpsie	i
 80105ec:	b661      	cpsie	f
 80105ee:	f3bf 8f4f 	dsb	sy
 80105f2:	f3bf 8f6f 	isb	sy
 80105f6:	df00      	svc	0
 80105f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80105fa:	bf00      	nop
 80105fc:	e000ed08 	.word	0xe000ed08

08010600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010600:	b580      	push	{r7, lr}
 8010602:	b086      	sub	sp, #24
 8010604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010606:	4b47      	ldr	r3, [pc, #284]	@ (8010724 <xPortStartScheduler+0x124>)
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	4a47      	ldr	r2, [pc, #284]	@ (8010728 <xPortStartScheduler+0x128>)
 801060c:	4293      	cmp	r3, r2
 801060e:	d10b      	bne.n	8010628 <xPortStartScheduler+0x28>
	__asm volatile
 8010610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010614:	f383 8811 	msr	BASEPRI, r3
 8010618:	f3bf 8f6f 	isb	sy
 801061c:	f3bf 8f4f 	dsb	sy
 8010620:	60fb      	str	r3, [r7, #12]
}
 8010622:	bf00      	nop
 8010624:	bf00      	nop
 8010626:	e7fd      	b.n	8010624 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010628:	4b3e      	ldr	r3, [pc, #248]	@ (8010724 <xPortStartScheduler+0x124>)
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	4a3f      	ldr	r2, [pc, #252]	@ (801072c <xPortStartScheduler+0x12c>)
 801062e:	4293      	cmp	r3, r2
 8010630:	d10b      	bne.n	801064a <xPortStartScheduler+0x4a>
	__asm volatile
 8010632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010636:	f383 8811 	msr	BASEPRI, r3
 801063a:	f3bf 8f6f 	isb	sy
 801063e:	f3bf 8f4f 	dsb	sy
 8010642:	613b      	str	r3, [r7, #16]
}
 8010644:	bf00      	nop
 8010646:	bf00      	nop
 8010648:	e7fd      	b.n	8010646 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801064a:	4b39      	ldr	r3, [pc, #228]	@ (8010730 <xPortStartScheduler+0x130>)
 801064c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801064e:	697b      	ldr	r3, [r7, #20]
 8010650:	781b      	ldrb	r3, [r3, #0]
 8010652:	b2db      	uxtb	r3, r3
 8010654:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010656:	697b      	ldr	r3, [r7, #20]
 8010658:	22ff      	movs	r2, #255	@ 0xff
 801065a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801065c:	697b      	ldr	r3, [r7, #20]
 801065e:	781b      	ldrb	r3, [r3, #0]
 8010660:	b2db      	uxtb	r3, r3
 8010662:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010664:	78fb      	ldrb	r3, [r7, #3]
 8010666:	b2db      	uxtb	r3, r3
 8010668:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801066c:	b2da      	uxtb	r2, r3
 801066e:	4b31      	ldr	r3, [pc, #196]	@ (8010734 <xPortStartScheduler+0x134>)
 8010670:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010672:	4b31      	ldr	r3, [pc, #196]	@ (8010738 <xPortStartScheduler+0x138>)
 8010674:	2207      	movs	r2, #7
 8010676:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010678:	e009      	b.n	801068e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801067a:	4b2f      	ldr	r3, [pc, #188]	@ (8010738 <xPortStartScheduler+0x138>)
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	3b01      	subs	r3, #1
 8010680:	4a2d      	ldr	r2, [pc, #180]	@ (8010738 <xPortStartScheduler+0x138>)
 8010682:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010684:	78fb      	ldrb	r3, [r7, #3]
 8010686:	b2db      	uxtb	r3, r3
 8010688:	005b      	lsls	r3, r3, #1
 801068a:	b2db      	uxtb	r3, r3
 801068c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801068e:	78fb      	ldrb	r3, [r7, #3]
 8010690:	b2db      	uxtb	r3, r3
 8010692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010696:	2b80      	cmp	r3, #128	@ 0x80
 8010698:	d0ef      	beq.n	801067a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801069a:	4b27      	ldr	r3, [pc, #156]	@ (8010738 <xPortStartScheduler+0x138>)
 801069c:	681b      	ldr	r3, [r3, #0]
 801069e:	f1c3 0307 	rsb	r3, r3, #7
 80106a2:	2b04      	cmp	r3, #4
 80106a4:	d00b      	beq.n	80106be <xPortStartScheduler+0xbe>
	__asm volatile
 80106a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106aa:	f383 8811 	msr	BASEPRI, r3
 80106ae:	f3bf 8f6f 	isb	sy
 80106b2:	f3bf 8f4f 	dsb	sy
 80106b6:	60bb      	str	r3, [r7, #8]
}
 80106b8:	bf00      	nop
 80106ba:	bf00      	nop
 80106bc:	e7fd      	b.n	80106ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80106be:	4b1e      	ldr	r3, [pc, #120]	@ (8010738 <xPortStartScheduler+0x138>)
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	021b      	lsls	r3, r3, #8
 80106c4:	4a1c      	ldr	r2, [pc, #112]	@ (8010738 <xPortStartScheduler+0x138>)
 80106c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80106c8:	4b1b      	ldr	r3, [pc, #108]	@ (8010738 <xPortStartScheduler+0x138>)
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80106d0:	4a19      	ldr	r2, [pc, #100]	@ (8010738 <xPortStartScheduler+0x138>)
 80106d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	b2da      	uxtb	r2, r3
 80106d8:	697b      	ldr	r3, [r7, #20]
 80106da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80106dc:	4b17      	ldr	r3, [pc, #92]	@ (801073c <xPortStartScheduler+0x13c>)
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	4a16      	ldr	r2, [pc, #88]	@ (801073c <xPortStartScheduler+0x13c>)
 80106e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80106e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80106e8:	4b14      	ldr	r3, [pc, #80]	@ (801073c <xPortStartScheduler+0x13c>)
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	4a13      	ldr	r2, [pc, #76]	@ (801073c <xPortStartScheduler+0x13c>)
 80106ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80106f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80106f4:	f000 f8da 	bl	80108ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80106f8:	4b11      	ldr	r3, [pc, #68]	@ (8010740 <xPortStartScheduler+0x140>)
 80106fa:	2200      	movs	r2, #0
 80106fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80106fe:	f000 f8f9 	bl	80108f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010702:	4b10      	ldr	r3, [pc, #64]	@ (8010744 <xPortStartScheduler+0x144>)
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	4a0f      	ldr	r2, [pc, #60]	@ (8010744 <xPortStartScheduler+0x144>)
 8010708:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801070c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801070e:	f7ff ff63 	bl	80105d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010712:	f001 fa81 	bl	8011c18 <vTaskSwitchContext>
	prvTaskExitError();
 8010716:	f7ff ff19 	bl	801054c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801071a:	2300      	movs	r3, #0
}
 801071c:	4618      	mov	r0, r3
 801071e:	3718      	adds	r7, #24
 8010720:	46bd      	mov	sp, r7
 8010722:	bd80      	pop	{r7, pc}
 8010724:	e000ed00 	.word	0xe000ed00
 8010728:	410fc271 	.word	0x410fc271
 801072c:	410fc270 	.word	0x410fc270
 8010730:	e000e400 	.word	0xe000e400
 8010734:	2000deac 	.word	0x2000deac
 8010738:	2000deb0 	.word	0x2000deb0
 801073c:	e000ed20 	.word	0xe000ed20
 8010740:	20000518 	.word	0x20000518
 8010744:	e000ef34 	.word	0xe000ef34

08010748 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010748:	b480      	push	{r7}
 801074a:	b083      	sub	sp, #12
 801074c:	af00      	add	r7, sp, #0
	__asm volatile
 801074e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010752:	f383 8811 	msr	BASEPRI, r3
 8010756:	f3bf 8f6f 	isb	sy
 801075a:	f3bf 8f4f 	dsb	sy
 801075e:	607b      	str	r3, [r7, #4]
}
 8010760:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010762:	4b10      	ldr	r3, [pc, #64]	@ (80107a4 <vPortEnterCritical+0x5c>)
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	3301      	adds	r3, #1
 8010768:	4a0e      	ldr	r2, [pc, #56]	@ (80107a4 <vPortEnterCritical+0x5c>)
 801076a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801076c:	4b0d      	ldr	r3, [pc, #52]	@ (80107a4 <vPortEnterCritical+0x5c>)
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	2b01      	cmp	r3, #1
 8010772:	d110      	bne.n	8010796 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010774:	4b0c      	ldr	r3, [pc, #48]	@ (80107a8 <vPortEnterCritical+0x60>)
 8010776:	681b      	ldr	r3, [r3, #0]
 8010778:	b2db      	uxtb	r3, r3
 801077a:	2b00      	cmp	r3, #0
 801077c:	d00b      	beq.n	8010796 <vPortEnterCritical+0x4e>
	__asm volatile
 801077e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010782:	f383 8811 	msr	BASEPRI, r3
 8010786:	f3bf 8f6f 	isb	sy
 801078a:	f3bf 8f4f 	dsb	sy
 801078e:	603b      	str	r3, [r7, #0]
}
 8010790:	bf00      	nop
 8010792:	bf00      	nop
 8010794:	e7fd      	b.n	8010792 <vPortEnterCritical+0x4a>
	}
}
 8010796:	bf00      	nop
 8010798:	370c      	adds	r7, #12
 801079a:	46bd      	mov	sp, r7
 801079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a0:	4770      	bx	lr
 80107a2:	bf00      	nop
 80107a4:	20000518 	.word	0x20000518
 80107a8:	e000ed04 	.word	0xe000ed04

080107ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80107ac:	b480      	push	{r7}
 80107ae:	b083      	sub	sp, #12
 80107b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80107b2:	4b12      	ldr	r3, [pc, #72]	@ (80107fc <vPortExitCritical+0x50>)
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d10b      	bne.n	80107d2 <vPortExitCritical+0x26>
	__asm volatile
 80107ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107be:	f383 8811 	msr	BASEPRI, r3
 80107c2:	f3bf 8f6f 	isb	sy
 80107c6:	f3bf 8f4f 	dsb	sy
 80107ca:	607b      	str	r3, [r7, #4]
}
 80107cc:	bf00      	nop
 80107ce:	bf00      	nop
 80107d0:	e7fd      	b.n	80107ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80107d2:	4b0a      	ldr	r3, [pc, #40]	@ (80107fc <vPortExitCritical+0x50>)
 80107d4:	681b      	ldr	r3, [r3, #0]
 80107d6:	3b01      	subs	r3, #1
 80107d8:	4a08      	ldr	r2, [pc, #32]	@ (80107fc <vPortExitCritical+0x50>)
 80107da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80107dc:	4b07      	ldr	r3, [pc, #28]	@ (80107fc <vPortExitCritical+0x50>)
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d105      	bne.n	80107f0 <vPortExitCritical+0x44>
 80107e4:	2300      	movs	r3, #0
 80107e6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80107e8:	683b      	ldr	r3, [r7, #0]
 80107ea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80107ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80107f0:	bf00      	nop
 80107f2:	370c      	adds	r7, #12
 80107f4:	46bd      	mov	sp, r7
 80107f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107fa:	4770      	bx	lr
 80107fc:	20000518 	.word	0x20000518

08010800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010800:	f3ef 8009 	mrs	r0, PSP
 8010804:	f3bf 8f6f 	isb	sy
 8010808:	4b15      	ldr	r3, [pc, #84]	@ (8010860 <pxCurrentTCBConst>)
 801080a:	681a      	ldr	r2, [r3, #0]
 801080c:	f01e 0f10 	tst.w	lr, #16
 8010810:	bf08      	it	eq
 8010812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801081a:	6010      	str	r0, [r2, #0]
 801081c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010820:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8010824:	f380 8811 	msr	BASEPRI, r0
 8010828:	f3bf 8f4f 	dsb	sy
 801082c:	f3bf 8f6f 	isb	sy
 8010830:	f001 f9f2 	bl	8011c18 <vTaskSwitchContext>
 8010834:	f04f 0000 	mov.w	r0, #0
 8010838:	f380 8811 	msr	BASEPRI, r0
 801083c:	bc09      	pop	{r0, r3}
 801083e:	6819      	ldr	r1, [r3, #0]
 8010840:	6808      	ldr	r0, [r1, #0]
 8010842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010846:	f01e 0f10 	tst.w	lr, #16
 801084a:	bf08      	it	eq
 801084c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010850:	f380 8809 	msr	PSP, r0
 8010854:	f3bf 8f6f 	isb	sy
 8010858:	4770      	bx	lr
 801085a:	bf00      	nop
 801085c:	f3af 8000 	nop.w

08010860 <pxCurrentTCBConst>:
 8010860:	2000def4 	.word	0x2000def4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010864:	bf00      	nop
 8010866:	bf00      	nop

08010868 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010868:	b580      	push	{r7, lr}
 801086a:	b082      	sub	sp, #8
 801086c:	af00      	add	r7, sp, #0
	__asm volatile
 801086e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010872:	f383 8811 	msr	BASEPRI, r3
 8010876:	f3bf 8f6f 	isb	sy
 801087a:	f3bf 8f4f 	dsb	sy
 801087e:	607b      	str	r3, [r7, #4]
}
 8010880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010882:	f001 f90f 	bl	8011aa4 <xTaskIncrementTick>
 8010886:	4603      	mov	r3, r0
 8010888:	2b00      	cmp	r3, #0
 801088a:	d003      	beq.n	8010894 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801088c:	4b06      	ldr	r3, [pc, #24]	@ (80108a8 <xPortSysTickHandler+0x40>)
 801088e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010892:	601a      	str	r2, [r3, #0]
 8010894:	2300      	movs	r3, #0
 8010896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010898:	683b      	ldr	r3, [r7, #0]
 801089a:	f383 8811 	msr	BASEPRI, r3
}
 801089e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80108a0:	bf00      	nop
 80108a2:	3708      	adds	r7, #8
 80108a4:	46bd      	mov	sp, r7
 80108a6:	bd80      	pop	{r7, pc}
 80108a8:	e000ed04 	.word	0xe000ed04

080108ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80108ac:	b480      	push	{r7}
 80108ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80108b0:	4b0b      	ldr	r3, [pc, #44]	@ (80108e0 <vPortSetupTimerInterrupt+0x34>)
 80108b2:	2200      	movs	r2, #0
 80108b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80108b6:	4b0b      	ldr	r3, [pc, #44]	@ (80108e4 <vPortSetupTimerInterrupt+0x38>)
 80108b8:	2200      	movs	r2, #0
 80108ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80108bc:	4b0a      	ldr	r3, [pc, #40]	@ (80108e8 <vPortSetupTimerInterrupt+0x3c>)
 80108be:	681b      	ldr	r3, [r3, #0]
 80108c0:	4a0a      	ldr	r2, [pc, #40]	@ (80108ec <vPortSetupTimerInterrupt+0x40>)
 80108c2:	fba2 2303 	umull	r2, r3, r2, r3
 80108c6:	099b      	lsrs	r3, r3, #6
 80108c8:	4a09      	ldr	r2, [pc, #36]	@ (80108f0 <vPortSetupTimerInterrupt+0x44>)
 80108ca:	3b01      	subs	r3, #1
 80108cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80108ce:	4b04      	ldr	r3, [pc, #16]	@ (80108e0 <vPortSetupTimerInterrupt+0x34>)
 80108d0:	2207      	movs	r2, #7
 80108d2:	601a      	str	r2, [r3, #0]
}
 80108d4:	bf00      	nop
 80108d6:	46bd      	mov	sp, r7
 80108d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108dc:	4770      	bx	lr
 80108de:	bf00      	nop
 80108e0:	e000e010 	.word	0xe000e010
 80108e4:	e000e018 	.word	0xe000e018
 80108e8:	20000004 	.word	0x20000004
 80108ec:	10624dd3 	.word	0x10624dd3
 80108f0:	e000e014 	.word	0xe000e014

080108f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80108f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8010904 <vPortEnableVFP+0x10>
 80108f8:	6801      	ldr	r1, [r0, #0]
 80108fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80108fe:	6001      	str	r1, [r0, #0]
 8010900:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010902:	bf00      	nop
 8010904:	e000ed88 	.word	0xe000ed88

08010908 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8010908:	b480      	push	{r7}
 801090a:	b085      	sub	sp, #20
 801090c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801090e:	f3ef 8305 	mrs	r3, IPSR
 8010912:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010914:	68fb      	ldr	r3, [r7, #12]
 8010916:	2b0f      	cmp	r3, #15
 8010918:	d915      	bls.n	8010946 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801091a:	4a18      	ldr	r2, [pc, #96]	@ (801097c <vPortValidateInterruptPriority+0x74>)
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	4413      	add	r3, r2
 8010920:	781b      	ldrb	r3, [r3, #0]
 8010922:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010924:	4b16      	ldr	r3, [pc, #88]	@ (8010980 <vPortValidateInterruptPriority+0x78>)
 8010926:	781b      	ldrb	r3, [r3, #0]
 8010928:	7afa      	ldrb	r2, [r7, #11]
 801092a:	429a      	cmp	r2, r3
 801092c:	d20b      	bcs.n	8010946 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801092e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010932:	f383 8811 	msr	BASEPRI, r3
 8010936:	f3bf 8f6f 	isb	sy
 801093a:	f3bf 8f4f 	dsb	sy
 801093e:	607b      	str	r3, [r7, #4]
}
 8010940:	bf00      	nop
 8010942:	bf00      	nop
 8010944:	e7fd      	b.n	8010942 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8010946:	4b0f      	ldr	r3, [pc, #60]	@ (8010984 <vPortValidateInterruptPriority+0x7c>)
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801094e:	4b0e      	ldr	r3, [pc, #56]	@ (8010988 <vPortValidateInterruptPriority+0x80>)
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	429a      	cmp	r2, r3
 8010954:	d90b      	bls.n	801096e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8010956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801095a:	f383 8811 	msr	BASEPRI, r3
 801095e:	f3bf 8f6f 	isb	sy
 8010962:	f3bf 8f4f 	dsb	sy
 8010966:	603b      	str	r3, [r7, #0]
}
 8010968:	bf00      	nop
 801096a:	bf00      	nop
 801096c:	e7fd      	b.n	801096a <vPortValidateInterruptPriority+0x62>
	}
 801096e:	bf00      	nop
 8010970:	3714      	adds	r7, #20
 8010972:	46bd      	mov	sp, r7
 8010974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010978:	4770      	bx	lr
 801097a:	bf00      	nop
 801097c:	e000e3f0 	.word	0xe000e3f0
 8010980:	2000deac 	.word	0x2000deac
 8010984:	e000ed0c 	.word	0xe000ed0c
 8010988:	2000deb0 	.word	0x2000deb0

0801098c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801098c:	b580      	push	{r7, lr}
 801098e:	b084      	sub	sp, #16
 8010990:	af00      	add	r7, sp, #0
 8010992:	6078      	str	r0, [r7, #4]
 8010994:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d10b      	bne.n	80109b8 <xQueueGenericReset+0x2c>
	__asm volatile
 80109a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109a4:	f383 8811 	msr	BASEPRI, r3
 80109a8:	f3bf 8f6f 	isb	sy
 80109ac:	f3bf 8f4f 	dsb	sy
 80109b0:	60bb      	str	r3, [r7, #8]
}
 80109b2:	bf00      	nop
 80109b4:	bf00      	nop
 80109b6:	e7fd      	b.n	80109b4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80109b8:	f7ff fec6 	bl	8010748 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	681a      	ldr	r2, [r3, #0]
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109c4:	68f9      	ldr	r1, [r7, #12]
 80109c6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80109c8:	fb01 f303 	mul.w	r3, r1, r3
 80109cc:	441a      	add	r2, r3
 80109ce:	68fb      	ldr	r3, [r7, #12]
 80109d0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	2200      	movs	r2, #0
 80109d6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	681a      	ldr	r2, [r3, #0]
 80109dc:	68fb      	ldr	r3, [r7, #12]
 80109de:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	681a      	ldr	r2, [r3, #0]
 80109e4:	68fb      	ldr	r3, [r7, #12]
 80109e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109e8:	3b01      	subs	r3, #1
 80109ea:	68f9      	ldr	r1, [r7, #12]
 80109ec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80109ee:	fb01 f303 	mul.w	r3, r1, r3
 80109f2:	441a      	add	r2, r3
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	22ff      	movs	r2, #255	@ 0xff
 80109fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010a00:	68fb      	ldr	r3, [r7, #12]
 8010a02:	22ff      	movs	r2, #255	@ 0xff
 8010a04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8010a08:	683b      	ldr	r3, [r7, #0]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d114      	bne.n	8010a38 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	691b      	ldr	r3, [r3, #16]
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d01a      	beq.n	8010a4c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010a16:	68fb      	ldr	r3, [r7, #12]
 8010a18:	3310      	adds	r3, #16
 8010a1a:	4618      	mov	r0, r3
 8010a1c:	f001 f9ac 	bl	8011d78 <xTaskRemoveFromEventList>
 8010a20:	4603      	mov	r3, r0
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d012      	beq.n	8010a4c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010a26:	4b0d      	ldr	r3, [pc, #52]	@ (8010a5c <xQueueGenericReset+0xd0>)
 8010a28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a2c:	601a      	str	r2, [r3, #0]
 8010a2e:	f3bf 8f4f 	dsb	sy
 8010a32:	f3bf 8f6f 	isb	sy
 8010a36:	e009      	b.n	8010a4c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	3310      	adds	r3, #16
 8010a3c:	4618      	mov	r0, r3
 8010a3e:	f7ff fc9d 	bl	801037c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010a42:	68fb      	ldr	r3, [r7, #12]
 8010a44:	3324      	adds	r3, #36	@ 0x24
 8010a46:	4618      	mov	r0, r3
 8010a48:	f7ff fc98 	bl	801037c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8010a4c:	f7ff feae 	bl	80107ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010a50:	2301      	movs	r3, #1
}
 8010a52:	4618      	mov	r0, r3
 8010a54:	3710      	adds	r7, #16
 8010a56:	46bd      	mov	sp, r7
 8010a58:	bd80      	pop	{r7, pc}
 8010a5a:	bf00      	nop
 8010a5c:	e000ed04 	.word	0xe000ed04

08010a60 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010a60:	b580      	push	{r7, lr}
 8010a62:	b08e      	sub	sp, #56	@ 0x38
 8010a64:	af02      	add	r7, sp, #8
 8010a66:	60f8      	str	r0, [r7, #12]
 8010a68:	60b9      	str	r1, [r7, #8]
 8010a6a:	607a      	str	r2, [r7, #4]
 8010a6c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d10b      	bne.n	8010a8c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8010a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a78:	f383 8811 	msr	BASEPRI, r3
 8010a7c:	f3bf 8f6f 	isb	sy
 8010a80:	f3bf 8f4f 	dsb	sy
 8010a84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010a86:	bf00      	nop
 8010a88:	bf00      	nop
 8010a8a:	e7fd      	b.n	8010a88 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010a8c:	683b      	ldr	r3, [r7, #0]
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d10b      	bne.n	8010aaa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8010a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a96:	f383 8811 	msr	BASEPRI, r3
 8010a9a:	f3bf 8f6f 	isb	sy
 8010a9e:	f3bf 8f4f 	dsb	sy
 8010aa2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010aa4:	bf00      	nop
 8010aa6:	bf00      	nop
 8010aa8:	e7fd      	b.n	8010aa6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d002      	beq.n	8010ab6 <xQueueGenericCreateStatic+0x56>
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d001      	beq.n	8010aba <xQueueGenericCreateStatic+0x5a>
 8010ab6:	2301      	movs	r3, #1
 8010ab8:	e000      	b.n	8010abc <xQueueGenericCreateStatic+0x5c>
 8010aba:	2300      	movs	r3, #0
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d10b      	bne.n	8010ad8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8010ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ac4:	f383 8811 	msr	BASEPRI, r3
 8010ac8:	f3bf 8f6f 	isb	sy
 8010acc:	f3bf 8f4f 	dsb	sy
 8010ad0:	623b      	str	r3, [r7, #32]
}
 8010ad2:	bf00      	nop
 8010ad4:	bf00      	nop
 8010ad6:	e7fd      	b.n	8010ad4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d102      	bne.n	8010ae4 <xQueueGenericCreateStatic+0x84>
 8010ade:	68bb      	ldr	r3, [r7, #8]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d101      	bne.n	8010ae8 <xQueueGenericCreateStatic+0x88>
 8010ae4:	2301      	movs	r3, #1
 8010ae6:	e000      	b.n	8010aea <xQueueGenericCreateStatic+0x8a>
 8010ae8:	2300      	movs	r3, #0
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d10b      	bne.n	8010b06 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8010aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010af2:	f383 8811 	msr	BASEPRI, r3
 8010af6:	f3bf 8f6f 	isb	sy
 8010afa:	f3bf 8f4f 	dsb	sy
 8010afe:	61fb      	str	r3, [r7, #28]
}
 8010b00:	bf00      	nop
 8010b02:	bf00      	nop
 8010b04:	e7fd      	b.n	8010b02 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010b06:	2350      	movs	r3, #80	@ 0x50
 8010b08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010b0a:	697b      	ldr	r3, [r7, #20]
 8010b0c:	2b50      	cmp	r3, #80	@ 0x50
 8010b0e:	d00b      	beq.n	8010b28 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8010b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b14:	f383 8811 	msr	BASEPRI, r3
 8010b18:	f3bf 8f6f 	isb	sy
 8010b1c:	f3bf 8f4f 	dsb	sy
 8010b20:	61bb      	str	r3, [r7, #24]
}
 8010b22:	bf00      	nop
 8010b24:	bf00      	nop
 8010b26:	e7fd      	b.n	8010b24 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010b28:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010b2a:	683b      	ldr	r3, [r7, #0]
 8010b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8010b2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d00d      	beq.n	8010b50 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b36:	2201      	movs	r2, #1
 8010b38:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010b3c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8010b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b42:	9300      	str	r3, [sp, #0]
 8010b44:	4613      	mov	r3, r2
 8010b46:	687a      	ldr	r2, [r7, #4]
 8010b48:	68b9      	ldr	r1, [r7, #8]
 8010b4a:	68f8      	ldr	r0, [r7, #12]
 8010b4c:	f000 f805 	bl	8010b5a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8010b52:	4618      	mov	r0, r3
 8010b54:	3730      	adds	r7, #48	@ 0x30
 8010b56:	46bd      	mov	sp, r7
 8010b58:	bd80      	pop	{r7, pc}

08010b5a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010b5a:	b580      	push	{r7, lr}
 8010b5c:	b084      	sub	sp, #16
 8010b5e:	af00      	add	r7, sp, #0
 8010b60:	60f8      	str	r0, [r7, #12]
 8010b62:	60b9      	str	r1, [r7, #8]
 8010b64:	607a      	str	r2, [r7, #4]
 8010b66:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010b68:	68bb      	ldr	r3, [r7, #8]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d103      	bne.n	8010b76 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010b6e:	69bb      	ldr	r3, [r7, #24]
 8010b70:	69ba      	ldr	r2, [r7, #24]
 8010b72:	601a      	str	r2, [r3, #0]
 8010b74:	e002      	b.n	8010b7c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010b76:	69bb      	ldr	r3, [r7, #24]
 8010b78:	687a      	ldr	r2, [r7, #4]
 8010b7a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010b7c:	69bb      	ldr	r3, [r7, #24]
 8010b7e:	68fa      	ldr	r2, [r7, #12]
 8010b80:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010b82:	69bb      	ldr	r3, [r7, #24]
 8010b84:	68ba      	ldr	r2, [r7, #8]
 8010b86:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010b88:	2101      	movs	r1, #1
 8010b8a:	69b8      	ldr	r0, [r7, #24]
 8010b8c:	f7ff fefe 	bl	801098c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010b90:	69bb      	ldr	r3, [r7, #24]
 8010b92:	78fa      	ldrb	r2, [r7, #3]
 8010b94:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010b98:	bf00      	nop
 8010b9a:	3710      	adds	r7, #16
 8010b9c:	46bd      	mov	sp, r7
 8010b9e:	bd80      	pop	{r7, pc}

08010ba0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010ba0:	b580      	push	{r7, lr}
 8010ba2:	b08e      	sub	sp, #56	@ 0x38
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	60f8      	str	r0, [r7, #12]
 8010ba8:	60b9      	str	r1, [r7, #8]
 8010baa:	607a      	str	r2, [r7, #4]
 8010bac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010bae:	2300      	movs	r3, #0
 8010bb0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d10b      	bne.n	8010bd4 <xQueueGenericSend+0x34>
	__asm volatile
 8010bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bc0:	f383 8811 	msr	BASEPRI, r3
 8010bc4:	f3bf 8f6f 	isb	sy
 8010bc8:	f3bf 8f4f 	dsb	sy
 8010bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010bce:	bf00      	nop
 8010bd0:	bf00      	nop
 8010bd2:	e7fd      	b.n	8010bd0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010bd4:	68bb      	ldr	r3, [r7, #8]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d103      	bne.n	8010be2 <xQueueGenericSend+0x42>
 8010bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d101      	bne.n	8010be6 <xQueueGenericSend+0x46>
 8010be2:	2301      	movs	r3, #1
 8010be4:	e000      	b.n	8010be8 <xQueueGenericSend+0x48>
 8010be6:	2300      	movs	r3, #0
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d10b      	bne.n	8010c04 <xQueueGenericSend+0x64>
	__asm volatile
 8010bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bf0:	f383 8811 	msr	BASEPRI, r3
 8010bf4:	f3bf 8f6f 	isb	sy
 8010bf8:	f3bf 8f4f 	dsb	sy
 8010bfc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010bfe:	bf00      	nop
 8010c00:	bf00      	nop
 8010c02:	e7fd      	b.n	8010c00 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010c04:	683b      	ldr	r3, [r7, #0]
 8010c06:	2b02      	cmp	r3, #2
 8010c08:	d103      	bne.n	8010c12 <xQueueGenericSend+0x72>
 8010c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c0e:	2b01      	cmp	r3, #1
 8010c10:	d101      	bne.n	8010c16 <xQueueGenericSend+0x76>
 8010c12:	2301      	movs	r3, #1
 8010c14:	e000      	b.n	8010c18 <xQueueGenericSend+0x78>
 8010c16:	2300      	movs	r3, #0
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	d10b      	bne.n	8010c34 <xQueueGenericSend+0x94>
	__asm volatile
 8010c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c20:	f383 8811 	msr	BASEPRI, r3
 8010c24:	f3bf 8f6f 	isb	sy
 8010c28:	f3bf 8f4f 	dsb	sy
 8010c2c:	623b      	str	r3, [r7, #32]
}
 8010c2e:	bf00      	nop
 8010c30:	bf00      	nop
 8010c32:	e7fd      	b.n	8010c30 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010c34:	f001 fa60 	bl	80120f8 <xTaskGetSchedulerState>
 8010c38:	4603      	mov	r3, r0
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d102      	bne.n	8010c44 <xQueueGenericSend+0xa4>
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d101      	bne.n	8010c48 <xQueueGenericSend+0xa8>
 8010c44:	2301      	movs	r3, #1
 8010c46:	e000      	b.n	8010c4a <xQueueGenericSend+0xaa>
 8010c48:	2300      	movs	r3, #0
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d10b      	bne.n	8010c66 <xQueueGenericSend+0xc6>
	__asm volatile
 8010c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c52:	f383 8811 	msr	BASEPRI, r3
 8010c56:	f3bf 8f6f 	isb	sy
 8010c5a:	f3bf 8f4f 	dsb	sy
 8010c5e:	61fb      	str	r3, [r7, #28]
}
 8010c60:	bf00      	nop
 8010c62:	bf00      	nop
 8010c64:	e7fd      	b.n	8010c62 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010c66:	f7ff fd6f 	bl	8010748 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c72:	429a      	cmp	r2, r3
 8010c74:	d302      	bcc.n	8010c7c <xQueueGenericSend+0xdc>
 8010c76:	683b      	ldr	r3, [r7, #0]
 8010c78:	2b02      	cmp	r3, #2
 8010c7a:	d129      	bne.n	8010cd0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010c7c:	683a      	ldr	r2, [r7, #0]
 8010c7e:	68b9      	ldr	r1, [r7, #8]
 8010c80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c82:	f000 fa0f 	bl	80110a4 <prvCopyDataToQueue>
 8010c86:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d010      	beq.n	8010cb2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c92:	3324      	adds	r3, #36	@ 0x24
 8010c94:	4618      	mov	r0, r3
 8010c96:	f001 f86f 	bl	8011d78 <xTaskRemoveFromEventList>
 8010c9a:	4603      	mov	r3, r0
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d013      	beq.n	8010cc8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010ca0:	4b3f      	ldr	r3, [pc, #252]	@ (8010da0 <xQueueGenericSend+0x200>)
 8010ca2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010ca6:	601a      	str	r2, [r3, #0]
 8010ca8:	f3bf 8f4f 	dsb	sy
 8010cac:	f3bf 8f6f 	isb	sy
 8010cb0:	e00a      	b.n	8010cc8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d007      	beq.n	8010cc8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010cb8:	4b39      	ldr	r3, [pc, #228]	@ (8010da0 <xQueueGenericSend+0x200>)
 8010cba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010cbe:	601a      	str	r2, [r3, #0]
 8010cc0:	f3bf 8f4f 	dsb	sy
 8010cc4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010cc8:	f7ff fd70 	bl	80107ac <vPortExitCritical>
				return pdPASS;
 8010ccc:	2301      	movs	r3, #1
 8010cce:	e063      	b.n	8010d98 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d103      	bne.n	8010cde <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010cd6:	f7ff fd69 	bl	80107ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010cda:	2300      	movs	r3, #0
 8010cdc:	e05c      	b.n	8010d98 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d106      	bne.n	8010cf2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010ce4:	f107 0314 	add.w	r3, r7, #20
 8010ce8:	4618      	mov	r0, r3
 8010cea:	f001 f8a9 	bl	8011e40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010cee:	2301      	movs	r3, #1
 8010cf0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010cf2:	f7ff fd5b 	bl	80107ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010cf6:	f000 fe07 	bl	8011908 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010cfa:	f7ff fd25 	bl	8010748 <vPortEnterCritical>
 8010cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010d04:	b25b      	sxtb	r3, r3
 8010d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d0a:	d103      	bne.n	8010d14 <xQueueGenericSend+0x174>
 8010d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d0e:	2200      	movs	r2, #0
 8010d10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010d1a:	b25b      	sxtb	r3, r3
 8010d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d20:	d103      	bne.n	8010d2a <xQueueGenericSend+0x18a>
 8010d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d24:	2200      	movs	r2, #0
 8010d26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010d2a:	f7ff fd3f 	bl	80107ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010d2e:	1d3a      	adds	r2, r7, #4
 8010d30:	f107 0314 	add.w	r3, r7, #20
 8010d34:	4611      	mov	r1, r2
 8010d36:	4618      	mov	r0, r3
 8010d38:	f001 f898 	bl	8011e6c <xTaskCheckForTimeOut>
 8010d3c:	4603      	mov	r3, r0
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d124      	bne.n	8010d8c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010d42:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010d44:	f000 faa6 	bl	8011294 <prvIsQueueFull>
 8010d48:	4603      	mov	r3, r0
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d018      	beq.n	8010d80 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d50:	3310      	adds	r3, #16
 8010d52:	687a      	ldr	r2, [r7, #4]
 8010d54:	4611      	mov	r1, r2
 8010d56:	4618      	mov	r0, r3
 8010d58:	f000 ffbc 	bl	8011cd4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010d5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010d5e:	f000 fa31 	bl	80111c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010d62:	f000 fddf 	bl	8011924 <xTaskResumeAll>
 8010d66:	4603      	mov	r3, r0
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	f47f af7c 	bne.w	8010c66 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8010d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8010da0 <xQueueGenericSend+0x200>)
 8010d70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010d74:	601a      	str	r2, [r3, #0]
 8010d76:	f3bf 8f4f 	dsb	sy
 8010d7a:	f3bf 8f6f 	isb	sy
 8010d7e:	e772      	b.n	8010c66 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010d80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010d82:	f000 fa1f 	bl	80111c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010d86:	f000 fdcd 	bl	8011924 <xTaskResumeAll>
 8010d8a:	e76c      	b.n	8010c66 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010d8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010d8e:	f000 fa19 	bl	80111c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010d92:	f000 fdc7 	bl	8011924 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010d96:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010d98:	4618      	mov	r0, r3
 8010d9a:	3738      	adds	r7, #56	@ 0x38
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	bd80      	pop	{r7, pc}
 8010da0:	e000ed04 	.word	0xe000ed04

08010da4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010da4:	b580      	push	{r7, lr}
 8010da6:	b090      	sub	sp, #64	@ 0x40
 8010da8:	af00      	add	r7, sp, #0
 8010daa:	60f8      	str	r0, [r7, #12]
 8010dac:	60b9      	str	r1, [r7, #8]
 8010dae:	607a      	str	r2, [r7, #4]
 8010db0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8010db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d10b      	bne.n	8010dd4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8010dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dc0:	f383 8811 	msr	BASEPRI, r3
 8010dc4:	f3bf 8f6f 	isb	sy
 8010dc8:	f3bf 8f4f 	dsb	sy
 8010dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010dce:	bf00      	nop
 8010dd0:	bf00      	nop
 8010dd2:	e7fd      	b.n	8010dd0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010dd4:	68bb      	ldr	r3, [r7, #8]
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d103      	bne.n	8010de2 <xQueueGenericSendFromISR+0x3e>
 8010dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d101      	bne.n	8010de6 <xQueueGenericSendFromISR+0x42>
 8010de2:	2301      	movs	r3, #1
 8010de4:	e000      	b.n	8010de8 <xQueueGenericSendFromISR+0x44>
 8010de6:	2300      	movs	r3, #0
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d10b      	bne.n	8010e04 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8010dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010df0:	f383 8811 	msr	BASEPRI, r3
 8010df4:	f3bf 8f6f 	isb	sy
 8010df8:	f3bf 8f4f 	dsb	sy
 8010dfc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010dfe:	bf00      	nop
 8010e00:	bf00      	nop
 8010e02:	e7fd      	b.n	8010e00 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010e04:	683b      	ldr	r3, [r7, #0]
 8010e06:	2b02      	cmp	r3, #2
 8010e08:	d103      	bne.n	8010e12 <xQueueGenericSendFromISR+0x6e>
 8010e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e0e:	2b01      	cmp	r3, #1
 8010e10:	d101      	bne.n	8010e16 <xQueueGenericSendFromISR+0x72>
 8010e12:	2301      	movs	r3, #1
 8010e14:	e000      	b.n	8010e18 <xQueueGenericSendFromISR+0x74>
 8010e16:	2300      	movs	r3, #0
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d10b      	bne.n	8010e34 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8010e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e20:	f383 8811 	msr	BASEPRI, r3
 8010e24:	f3bf 8f6f 	isb	sy
 8010e28:	f3bf 8f4f 	dsb	sy
 8010e2c:	623b      	str	r3, [r7, #32]
}
 8010e2e:	bf00      	nop
 8010e30:	bf00      	nop
 8010e32:	e7fd      	b.n	8010e30 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010e34:	f7ff fd68 	bl	8010908 <vPortValidateInterruptPriority>
	__asm volatile
 8010e38:	f3ef 8211 	mrs	r2, BASEPRI
 8010e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e40:	f383 8811 	msr	BASEPRI, r3
 8010e44:	f3bf 8f6f 	isb	sy
 8010e48:	f3bf 8f4f 	dsb	sy
 8010e4c:	61fa      	str	r2, [r7, #28]
 8010e4e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8010e50:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010e52:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e5c:	429a      	cmp	r2, r3
 8010e5e:	d302      	bcc.n	8010e66 <xQueueGenericSendFromISR+0xc2>
 8010e60:	683b      	ldr	r3, [r7, #0]
 8010e62:	2b02      	cmp	r3, #2
 8010e64:	d12f      	bne.n	8010ec6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010e6c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010e76:	683a      	ldr	r2, [r7, #0]
 8010e78:	68b9      	ldr	r1, [r7, #8]
 8010e7a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010e7c:	f000 f912 	bl	80110a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010e80:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8010e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e88:	d112      	bne.n	8010eb0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d016      	beq.n	8010ec0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e94:	3324      	adds	r3, #36	@ 0x24
 8010e96:	4618      	mov	r0, r3
 8010e98:	f000 ff6e 	bl	8011d78 <xTaskRemoveFromEventList>
 8010e9c:	4603      	mov	r3, r0
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d00e      	beq.n	8010ec0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d00b      	beq.n	8010ec0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010ea8:	687b      	ldr	r3, [r7, #4]
 8010eaa:	2201      	movs	r2, #1
 8010eac:	601a      	str	r2, [r3, #0]
 8010eae:	e007      	b.n	8010ec0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010eb0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010eb4:	3301      	adds	r3, #1
 8010eb6:	b2db      	uxtb	r3, r3
 8010eb8:	b25a      	sxtb	r2, r3
 8010eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ebc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010ec0:	2301      	movs	r3, #1
 8010ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8010ec4:	e001      	b.n	8010eca <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010ec6:	2300      	movs	r3, #0
 8010ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ecc:	617b      	str	r3, [r7, #20]
	__asm volatile
 8010ece:	697b      	ldr	r3, [r7, #20]
 8010ed0:	f383 8811 	msr	BASEPRI, r3
}
 8010ed4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010ed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010ed8:	4618      	mov	r0, r3
 8010eda:	3740      	adds	r7, #64	@ 0x40
 8010edc:	46bd      	mov	sp, r7
 8010ede:	bd80      	pop	{r7, pc}

08010ee0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010ee0:	b580      	push	{r7, lr}
 8010ee2:	b08c      	sub	sp, #48	@ 0x30
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	60f8      	str	r0, [r7, #12]
 8010ee8:	60b9      	str	r1, [r7, #8]
 8010eea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010eec:	2300      	movs	r3, #0
 8010eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d10b      	bne.n	8010f12 <xQueueReceive+0x32>
	__asm volatile
 8010efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010efe:	f383 8811 	msr	BASEPRI, r3
 8010f02:	f3bf 8f6f 	isb	sy
 8010f06:	f3bf 8f4f 	dsb	sy
 8010f0a:	623b      	str	r3, [r7, #32]
}
 8010f0c:	bf00      	nop
 8010f0e:	bf00      	nop
 8010f10:	e7fd      	b.n	8010f0e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010f12:	68bb      	ldr	r3, [r7, #8]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d103      	bne.n	8010f20 <xQueueReceive+0x40>
 8010f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d101      	bne.n	8010f24 <xQueueReceive+0x44>
 8010f20:	2301      	movs	r3, #1
 8010f22:	e000      	b.n	8010f26 <xQueueReceive+0x46>
 8010f24:	2300      	movs	r3, #0
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d10b      	bne.n	8010f42 <xQueueReceive+0x62>
	__asm volatile
 8010f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f2e:	f383 8811 	msr	BASEPRI, r3
 8010f32:	f3bf 8f6f 	isb	sy
 8010f36:	f3bf 8f4f 	dsb	sy
 8010f3a:	61fb      	str	r3, [r7, #28]
}
 8010f3c:	bf00      	nop
 8010f3e:	bf00      	nop
 8010f40:	e7fd      	b.n	8010f3e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010f42:	f001 f8d9 	bl	80120f8 <xTaskGetSchedulerState>
 8010f46:	4603      	mov	r3, r0
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d102      	bne.n	8010f52 <xQueueReceive+0x72>
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d101      	bne.n	8010f56 <xQueueReceive+0x76>
 8010f52:	2301      	movs	r3, #1
 8010f54:	e000      	b.n	8010f58 <xQueueReceive+0x78>
 8010f56:	2300      	movs	r3, #0
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d10b      	bne.n	8010f74 <xQueueReceive+0x94>
	__asm volatile
 8010f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f60:	f383 8811 	msr	BASEPRI, r3
 8010f64:	f3bf 8f6f 	isb	sy
 8010f68:	f3bf 8f4f 	dsb	sy
 8010f6c:	61bb      	str	r3, [r7, #24]
}
 8010f6e:	bf00      	nop
 8010f70:	bf00      	nop
 8010f72:	e7fd      	b.n	8010f70 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010f74:	f7ff fbe8 	bl	8010748 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010f7c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	d01f      	beq.n	8010fc4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010f84:	68b9      	ldr	r1, [r7, #8]
 8010f86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010f88:	f000 f8f6 	bl	8011178 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f8e:	1e5a      	subs	r2, r3, #1
 8010f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f92:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010f94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f96:	691b      	ldr	r3, [r3, #16]
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d00f      	beq.n	8010fbc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f9e:	3310      	adds	r3, #16
 8010fa0:	4618      	mov	r0, r3
 8010fa2:	f000 fee9 	bl	8011d78 <xTaskRemoveFromEventList>
 8010fa6:	4603      	mov	r3, r0
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d007      	beq.n	8010fbc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010fac:	4b3c      	ldr	r3, [pc, #240]	@ (80110a0 <xQueueReceive+0x1c0>)
 8010fae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010fb2:	601a      	str	r2, [r3, #0]
 8010fb4:	f3bf 8f4f 	dsb	sy
 8010fb8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010fbc:	f7ff fbf6 	bl	80107ac <vPortExitCritical>
				return pdPASS;
 8010fc0:	2301      	movs	r3, #1
 8010fc2:	e069      	b.n	8011098 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d103      	bne.n	8010fd2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010fca:	f7ff fbef 	bl	80107ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010fce:	2300      	movs	r3, #0
 8010fd0:	e062      	b.n	8011098 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d106      	bne.n	8010fe6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010fd8:	f107 0310 	add.w	r3, r7, #16
 8010fdc:	4618      	mov	r0, r3
 8010fde:	f000 ff2f 	bl	8011e40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010fe2:	2301      	movs	r3, #1
 8010fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010fe6:	f7ff fbe1 	bl	80107ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010fea:	f000 fc8d 	bl	8011908 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010fee:	f7ff fbab 	bl	8010748 <vPortEnterCritical>
 8010ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ff4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010ff8:	b25b      	sxtb	r3, r3
 8010ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ffe:	d103      	bne.n	8011008 <xQueueReceive+0x128>
 8011000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011002:	2200      	movs	r2, #0
 8011004:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801100a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801100e:	b25b      	sxtb	r3, r3
 8011010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011014:	d103      	bne.n	801101e <xQueueReceive+0x13e>
 8011016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011018:	2200      	movs	r2, #0
 801101a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801101e:	f7ff fbc5 	bl	80107ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011022:	1d3a      	adds	r2, r7, #4
 8011024:	f107 0310 	add.w	r3, r7, #16
 8011028:	4611      	mov	r1, r2
 801102a:	4618      	mov	r0, r3
 801102c:	f000 ff1e 	bl	8011e6c <xTaskCheckForTimeOut>
 8011030:	4603      	mov	r3, r0
 8011032:	2b00      	cmp	r3, #0
 8011034:	d123      	bne.n	801107e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011036:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011038:	f000 f916 	bl	8011268 <prvIsQueueEmpty>
 801103c:	4603      	mov	r3, r0
 801103e:	2b00      	cmp	r3, #0
 8011040:	d017      	beq.n	8011072 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011044:	3324      	adds	r3, #36	@ 0x24
 8011046:	687a      	ldr	r2, [r7, #4]
 8011048:	4611      	mov	r1, r2
 801104a:	4618      	mov	r0, r3
 801104c:	f000 fe42 	bl	8011cd4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011050:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011052:	f000 f8b7 	bl	80111c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011056:	f000 fc65 	bl	8011924 <xTaskResumeAll>
 801105a:	4603      	mov	r3, r0
 801105c:	2b00      	cmp	r3, #0
 801105e:	d189      	bne.n	8010f74 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8011060:	4b0f      	ldr	r3, [pc, #60]	@ (80110a0 <xQueueReceive+0x1c0>)
 8011062:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011066:	601a      	str	r2, [r3, #0]
 8011068:	f3bf 8f4f 	dsb	sy
 801106c:	f3bf 8f6f 	isb	sy
 8011070:	e780      	b.n	8010f74 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011072:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011074:	f000 f8a6 	bl	80111c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011078:	f000 fc54 	bl	8011924 <xTaskResumeAll>
 801107c:	e77a      	b.n	8010f74 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801107e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011080:	f000 f8a0 	bl	80111c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011084:	f000 fc4e 	bl	8011924 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011088:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801108a:	f000 f8ed 	bl	8011268 <prvIsQueueEmpty>
 801108e:	4603      	mov	r3, r0
 8011090:	2b00      	cmp	r3, #0
 8011092:	f43f af6f 	beq.w	8010f74 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011096:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011098:	4618      	mov	r0, r3
 801109a:	3730      	adds	r7, #48	@ 0x30
 801109c:	46bd      	mov	sp, r7
 801109e:	bd80      	pop	{r7, pc}
 80110a0:	e000ed04 	.word	0xe000ed04

080110a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80110a4:	b580      	push	{r7, lr}
 80110a6:	b086      	sub	sp, #24
 80110a8:	af00      	add	r7, sp, #0
 80110aa:	60f8      	str	r0, [r7, #12]
 80110ac:	60b9      	str	r1, [r7, #8]
 80110ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80110b0:	2300      	movs	r3, #0
 80110b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80110b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80110be:	2b00      	cmp	r3, #0
 80110c0:	d10d      	bne.n	80110de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d14d      	bne.n	8011166 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	689b      	ldr	r3, [r3, #8]
 80110ce:	4618      	mov	r0, r3
 80110d0:	f001 f830 	bl	8012134 <xTaskPriorityDisinherit>
 80110d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80110d6:	68fb      	ldr	r3, [r7, #12]
 80110d8:	2200      	movs	r2, #0
 80110da:	609a      	str	r2, [r3, #8]
 80110dc:	e043      	b.n	8011166 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d119      	bne.n	8011118 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	6858      	ldr	r0, [r3, #4]
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80110ec:	461a      	mov	r2, r3
 80110ee:	68b9      	ldr	r1, [r7, #8]
 80110f0:	f001 fcca 	bl	8012a88 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	685a      	ldr	r2, [r3, #4]
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80110fc:	441a      	add	r2, r3
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011102:	68fb      	ldr	r3, [r7, #12]
 8011104:	685a      	ldr	r2, [r3, #4]
 8011106:	68fb      	ldr	r3, [r7, #12]
 8011108:	689b      	ldr	r3, [r3, #8]
 801110a:	429a      	cmp	r2, r3
 801110c:	d32b      	bcc.n	8011166 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	681a      	ldr	r2, [r3, #0]
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	605a      	str	r2, [r3, #4]
 8011116:	e026      	b.n	8011166 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	68d8      	ldr	r0, [r3, #12]
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011120:	461a      	mov	r2, r3
 8011122:	68b9      	ldr	r1, [r7, #8]
 8011124:	f001 fcb0 	bl	8012a88 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	68da      	ldr	r2, [r3, #12]
 801112c:	68fb      	ldr	r3, [r7, #12]
 801112e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011130:	425b      	negs	r3, r3
 8011132:	441a      	add	r2, r3
 8011134:	68fb      	ldr	r3, [r7, #12]
 8011136:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	68da      	ldr	r2, [r3, #12]
 801113c:	68fb      	ldr	r3, [r7, #12]
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	429a      	cmp	r2, r3
 8011142:	d207      	bcs.n	8011154 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011144:	68fb      	ldr	r3, [r7, #12]
 8011146:	689a      	ldr	r2, [r3, #8]
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801114c:	425b      	negs	r3, r3
 801114e:	441a      	add	r2, r3
 8011150:	68fb      	ldr	r3, [r7, #12]
 8011152:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	2b02      	cmp	r3, #2
 8011158:	d105      	bne.n	8011166 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801115a:	693b      	ldr	r3, [r7, #16]
 801115c:	2b00      	cmp	r3, #0
 801115e:	d002      	beq.n	8011166 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011160:	693b      	ldr	r3, [r7, #16]
 8011162:	3b01      	subs	r3, #1
 8011164:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011166:	693b      	ldr	r3, [r7, #16]
 8011168:	1c5a      	adds	r2, r3, #1
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801116e:	697b      	ldr	r3, [r7, #20]
}
 8011170:	4618      	mov	r0, r3
 8011172:	3718      	adds	r7, #24
 8011174:	46bd      	mov	sp, r7
 8011176:	bd80      	pop	{r7, pc}

08011178 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011178:	b580      	push	{r7, lr}
 801117a:	b082      	sub	sp, #8
 801117c:	af00      	add	r7, sp, #0
 801117e:	6078      	str	r0, [r7, #4]
 8011180:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011186:	2b00      	cmp	r3, #0
 8011188:	d018      	beq.n	80111bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	68da      	ldr	r2, [r3, #12]
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011192:	441a      	add	r2, r3
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	68da      	ldr	r2, [r3, #12]
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	689b      	ldr	r3, [r3, #8]
 80111a0:	429a      	cmp	r2, r3
 80111a2:	d303      	bcc.n	80111ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	681a      	ldr	r2, [r3, #0]
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	68d9      	ldr	r1, [r3, #12]
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80111b4:	461a      	mov	r2, r3
 80111b6:	6838      	ldr	r0, [r7, #0]
 80111b8:	f001 fc66 	bl	8012a88 <memcpy>
	}
}
 80111bc:	bf00      	nop
 80111be:	3708      	adds	r7, #8
 80111c0:	46bd      	mov	sp, r7
 80111c2:	bd80      	pop	{r7, pc}

080111c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	b084      	sub	sp, #16
 80111c8:	af00      	add	r7, sp, #0
 80111ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80111cc:	f7ff fabc 	bl	8010748 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80111d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80111d8:	e011      	b.n	80111fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d012      	beq.n	8011208 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	3324      	adds	r3, #36	@ 0x24
 80111e6:	4618      	mov	r0, r3
 80111e8:	f000 fdc6 	bl	8011d78 <xTaskRemoveFromEventList>
 80111ec:	4603      	mov	r3, r0
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d001      	beq.n	80111f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80111f2:	f000 fe9f 	bl	8011f34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80111f6:	7bfb      	ldrb	r3, [r7, #15]
 80111f8:	3b01      	subs	r3, #1
 80111fa:	b2db      	uxtb	r3, r3
 80111fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80111fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011202:	2b00      	cmp	r3, #0
 8011204:	dce9      	bgt.n	80111da <prvUnlockQueue+0x16>
 8011206:	e000      	b.n	801120a <prvUnlockQueue+0x46>
					break;
 8011208:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	22ff      	movs	r2, #255	@ 0xff
 801120e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8011212:	f7ff facb 	bl	80107ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011216:	f7ff fa97 	bl	8010748 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011220:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011222:	e011      	b.n	8011248 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	691b      	ldr	r3, [r3, #16]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d012      	beq.n	8011252 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	3310      	adds	r3, #16
 8011230:	4618      	mov	r0, r3
 8011232:	f000 fda1 	bl	8011d78 <xTaskRemoveFromEventList>
 8011236:	4603      	mov	r3, r0
 8011238:	2b00      	cmp	r3, #0
 801123a:	d001      	beq.n	8011240 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801123c:	f000 fe7a 	bl	8011f34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011240:	7bbb      	ldrb	r3, [r7, #14]
 8011242:	3b01      	subs	r3, #1
 8011244:	b2db      	uxtb	r3, r3
 8011246:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011248:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801124c:	2b00      	cmp	r3, #0
 801124e:	dce9      	bgt.n	8011224 <prvUnlockQueue+0x60>
 8011250:	e000      	b.n	8011254 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011252:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	22ff      	movs	r2, #255	@ 0xff
 8011258:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801125c:	f7ff faa6 	bl	80107ac <vPortExitCritical>
}
 8011260:	bf00      	nop
 8011262:	3710      	adds	r7, #16
 8011264:	46bd      	mov	sp, r7
 8011266:	bd80      	pop	{r7, pc}

08011268 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011268:	b580      	push	{r7, lr}
 801126a:	b084      	sub	sp, #16
 801126c:	af00      	add	r7, sp, #0
 801126e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011270:	f7ff fa6a 	bl	8010748 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011278:	2b00      	cmp	r3, #0
 801127a:	d102      	bne.n	8011282 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801127c:	2301      	movs	r3, #1
 801127e:	60fb      	str	r3, [r7, #12]
 8011280:	e001      	b.n	8011286 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011282:	2300      	movs	r3, #0
 8011284:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011286:	f7ff fa91 	bl	80107ac <vPortExitCritical>

	return xReturn;
 801128a:	68fb      	ldr	r3, [r7, #12]
}
 801128c:	4618      	mov	r0, r3
 801128e:	3710      	adds	r7, #16
 8011290:	46bd      	mov	sp, r7
 8011292:	bd80      	pop	{r7, pc}

08011294 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011294:	b580      	push	{r7, lr}
 8011296:	b084      	sub	sp, #16
 8011298:	af00      	add	r7, sp, #0
 801129a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801129c:	f7ff fa54 	bl	8010748 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80112a8:	429a      	cmp	r2, r3
 80112aa:	d102      	bne.n	80112b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80112ac:	2301      	movs	r3, #1
 80112ae:	60fb      	str	r3, [r7, #12]
 80112b0:	e001      	b.n	80112b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80112b2:	2300      	movs	r3, #0
 80112b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80112b6:	f7ff fa79 	bl	80107ac <vPortExitCritical>

	return xReturn;
 80112ba:	68fb      	ldr	r3, [r7, #12]
}
 80112bc:	4618      	mov	r0, r3
 80112be:	3710      	adds	r7, #16
 80112c0:	46bd      	mov	sp, r7
 80112c2:	bd80      	pop	{r7, pc}

080112c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80112c4:	b480      	push	{r7}
 80112c6:	b085      	sub	sp, #20
 80112c8:	af00      	add	r7, sp, #0
 80112ca:	6078      	str	r0, [r7, #4]
 80112cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80112ce:	2300      	movs	r3, #0
 80112d0:	60fb      	str	r3, [r7, #12]
 80112d2:	e014      	b.n	80112fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80112d4:	4a0f      	ldr	r2, [pc, #60]	@ (8011314 <vQueueAddToRegistry+0x50>)
 80112d6:	68fb      	ldr	r3, [r7, #12]
 80112d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d10b      	bne.n	80112f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80112e0:	490c      	ldr	r1, [pc, #48]	@ (8011314 <vQueueAddToRegistry+0x50>)
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	683a      	ldr	r2, [r7, #0]
 80112e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80112ea:	4a0a      	ldr	r2, [pc, #40]	@ (8011314 <vQueueAddToRegistry+0x50>)
 80112ec:	68fb      	ldr	r3, [r7, #12]
 80112ee:	00db      	lsls	r3, r3, #3
 80112f0:	4413      	add	r3, r2
 80112f2:	687a      	ldr	r2, [r7, #4]
 80112f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80112f6:	e006      	b.n	8011306 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80112f8:	68fb      	ldr	r3, [r7, #12]
 80112fa:	3301      	adds	r3, #1
 80112fc:	60fb      	str	r3, [r7, #12]
 80112fe:	68fb      	ldr	r3, [r7, #12]
 8011300:	2b07      	cmp	r3, #7
 8011302:	d9e7      	bls.n	80112d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011304:	bf00      	nop
 8011306:	bf00      	nop
 8011308:	3714      	adds	r7, #20
 801130a:	46bd      	mov	sp, r7
 801130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011310:	4770      	bx	lr
 8011312:	bf00      	nop
 8011314:	2000deb4 	.word	0x2000deb4

08011318 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011318:	b580      	push	{r7, lr}
 801131a:	b086      	sub	sp, #24
 801131c:	af00      	add	r7, sp, #0
 801131e:	60f8      	str	r0, [r7, #12]
 8011320:	60b9      	str	r1, [r7, #8]
 8011322:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011324:	68fb      	ldr	r3, [r7, #12]
 8011326:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011328:	f7ff fa0e 	bl	8010748 <vPortEnterCritical>
 801132c:	697b      	ldr	r3, [r7, #20]
 801132e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011332:	b25b      	sxtb	r3, r3
 8011334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011338:	d103      	bne.n	8011342 <vQueueWaitForMessageRestricted+0x2a>
 801133a:	697b      	ldr	r3, [r7, #20]
 801133c:	2200      	movs	r2, #0
 801133e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011342:	697b      	ldr	r3, [r7, #20]
 8011344:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011348:	b25b      	sxtb	r3, r3
 801134a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801134e:	d103      	bne.n	8011358 <vQueueWaitForMessageRestricted+0x40>
 8011350:	697b      	ldr	r3, [r7, #20]
 8011352:	2200      	movs	r2, #0
 8011354:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011358:	f7ff fa28 	bl	80107ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801135c:	697b      	ldr	r3, [r7, #20]
 801135e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011360:	2b00      	cmp	r3, #0
 8011362:	d106      	bne.n	8011372 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011364:	697b      	ldr	r3, [r7, #20]
 8011366:	3324      	adds	r3, #36	@ 0x24
 8011368:	687a      	ldr	r2, [r7, #4]
 801136a:	68b9      	ldr	r1, [r7, #8]
 801136c:	4618      	mov	r0, r3
 801136e:	f000 fcd7 	bl	8011d20 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011372:	6978      	ldr	r0, [r7, #20]
 8011374:	f7ff ff26 	bl	80111c4 <prvUnlockQueue>
	}
 8011378:	bf00      	nop
 801137a:	3718      	adds	r7, #24
 801137c:	46bd      	mov	sp, r7
 801137e:	bd80      	pop	{r7, pc}

08011380 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011380:	b580      	push	{r7, lr}
 8011382:	b08e      	sub	sp, #56	@ 0x38
 8011384:	af04      	add	r7, sp, #16
 8011386:	60f8      	str	r0, [r7, #12]
 8011388:	60b9      	str	r1, [r7, #8]
 801138a:	607a      	str	r2, [r7, #4]
 801138c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801138e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011390:	2b00      	cmp	r3, #0
 8011392:	d10b      	bne.n	80113ac <xTaskCreateStatic+0x2c>
	__asm volatile
 8011394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011398:	f383 8811 	msr	BASEPRI, r3
 801139c:	f3bf 8f6f 	isb	sy
 80113a0:	f3bf 8f4f 	dsb	sy
 80113a4:	623b      	str	r3, [r7, #32]
}
 80113a6:	bf00      	nop
 80113a8:	bf00      	nop
 80113aa:	e7fd      	b.n	80113a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80113ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d10b      	bne.n	80113ca <xTaskCreateStatic+0x4a>
	__asm volatile
 80113b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113b6:	f383 8811 	msr	BASEPRI, r3
 80113ba:	f3bf 8f6f 	isb	sy
 80113be:	f3bf 8f4f 	dsb	sy
 80113c2:	61fb      	str	r3, [r7, #28]
}
 80113c4:	bf00      	nop
 80113c6:	bf00      	nop
 80113c8:	e7fd      	b.n	80113c6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80113ca:	235c      	movs	r3, #92	@ 0x5c
 80113cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80113ce:	693b      	ldr	r3, [r7, #16]
 80113d0:	2b5c      	cmp	r3, #92	@ 0x5c
 80113d2:	d00b      	beq.n	80113ec <xTaskCreateStatic+0x6c>
	__asm volatile
 80113d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113d8:	f383 8811 	msr	BASEPRI, r3
 80113dc:	f3bf 8f6f 	isb	sy
 80113e0:	f3bf 8f4f 	dsb	sy
 80113e4:	61bb      	str	r3, [r7, #24]
}
 80113e6:	bf00      	nop
 80113e8:	bf00      	nop
 80113ea:	e7fd      	b.n	80113e8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80113ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80113ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d01e      	beq.n	8011432 <xTaskCreateStatic+0xb2>
 80113f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d01b      	beq.n	8011432 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80113fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113fc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80113fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011400:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011402:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011406:	2202      	movs	r2, #2
 8011408:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801140c:	2300      	movs	r3, #0
 801140e:	9303      	str	r3, [sp, #12]
 8011410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011412:	9302      	str	r3, [sp, #8]
 8011414:	f107 0314 	add.w	r3, r7, #20
 8011418:	9301      	str	r3, [sp, #4]
 801141a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801141c:	9300      	str	r3, [sp, #0]
 801141e:	683b      	ldr	r3, [r7, #0]
 8011420:	687a      	ldr	r2, [r7, #4]
 8011422:	68b9      	ldr	r1, [r7, #8]
 8011424:	68f8      	ldr	r0, [r7, #12]
 8011426:	f000 f850 	bl	80114ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801142a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801142c:	f000 f8de 	bl	80115ec <prvAddNewTaskToReadyList>
 8011430:	e001      	b.n	8011436 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8011432:	2300      	movs	r3, #0
 8011434:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8011436:	697b      	ldr	r3, [r7, #20]
	}
 8011438:	4618      	mov	r0, r3
 801143a:	3728      	adds	r7, #40	@ 0x28
 801143c:	46bd      	mov	sp, r7
 801143e:	bd80      	pop	{r7, pc}

08011440 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011440:	b580      	push	{r7, lr}
 8011442:	b08c      	sub	sp, #48	@ 0x30
 8011444:	af04      	add	r7, sp, #16
 8011446:	60f8      	str	r0, [r7, #12]
 8011448:	60b9      	str	r1, [r7, #8]
 801144a:	603b      	str	r3, [r7, #0]
 801144c:	4613      	mov	r3, r2
 801144e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011450:	88fb      	ldrh	r3, [r7, #6]
 8011452:	009b      	lsls	r3, r3, #2
 8011454:	4618      	mov	r0, r3
 8011456:	f7fe fda3 	bl	800ffa0 <pvPortMalloc>
 801145a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801145c:	697b      	ldr	r3, [r7, #20]
 801145e:	2b00      	cmp	r3, #0
 8011460:	d00e      	beq.n	8011480 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011462:	205c      	movs	r0, #92	@ 0x5c
 8011464:	f7fe fd9c 	bl	800ffa0 <pvPortMalloc>
 8011468:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801146a:	69fb      	ldr	r3, [r7, #28]
 801146c:	2b00      	cmp	r3, #0
 801146e:	d003      	beq.n	8011478 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8011470:	69fb      	ldr	r3, [r7, #28]
 8011472:	697a      	ldr	r2, [r7, #20]
 8011474:	631a      	str	r2, [r3, #48]	@ 0x30
 8011476:	e005      	b.n	8011484 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8011478:	6978      	ldr	r0, [r7, #20]
 801147a:	f7fe fe5f 	bl	801013c <vPortFree>
 801147e:	e001      	b.n	8011484 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011480:	2300      	movs	r3, #0
 8011482:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011484:	69fb      	ldr	r3, [r7, #28]
 8011486:	2b00      	cmp	r3, #0
 8011488:	d017      	beq.n	80114ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801148a:	69fb      	ldr	r3, [r7, #28]
 801148c:	2200      	movs	r2, #0
 801148e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011492:	88fa      	ldrh	r2, [r7, #6]
 8011494:	2300      	movs	r3, #0
 8011496:	9303      	str	r3, [sp, #12]
 8011498:	69fb      	ldr	r3, [r7, #28]
 801149a:	9302      	str	r3, [sp, #8]
 801149c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801149e:	9301      	str	r3, [sp, #4]
 80114a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80114a2:	9300      	str	r3, [sp, #0]
 80114a4:	683b      	ldr	r3, [r7, #0]
 80114a6:	68b9      	ldr	r1, [r7, #8]
 80114a8:	68f8      	ldr	r0, [r7, #12]
 80114aa:	f000 f80e 	bl	80114ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80114ae:	69f8      	ldr	r0, [r7, #28]
 80114b0:	f000 f89c 	bl	80115ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80114b4:	2301      	movs	r3, #1
 80114b6:	61bb      	str	r3, [r7, #24]
 80114b8:	e002      	b.n	80114c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80114ba:	f04f 33ff 	mov.w	r3, #4294967295
 80114be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80114c0:	69bb      	ldr	r3, [r7, #24]
	}
 80114c2:	4618      	mov	r0, r3
 80114c4:	3720      	adds	r7, #32
 80114c6:	46bd      	mov	sp, r7
 80114c8:	bd80      	pop	{r7, pc}

080114ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80114ca:	b580      	push	{r7, lr}
 80114cc:	b088      	sub	sp, #32
 80114ce:	af00      	add	r7, sp, #0
 80114d0:	60f8      	str	r0, [r7, #12]
 80114d2:	60b9      	str	r1, [r7, #8]
 80114d4:	607a      	str	r2, [r7, #4]
 80114d6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80114d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114da:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	009b      	lsls	r3, r3, #2
 80114e0:	461a      	mov	r2, r3
 80114e2:	21a5      	movs	r1, #165	@ 0xa5
 80114e4:	f001 fa9c 	bl	8012a20 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80114e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80114f2:	3b01      	subs	r3, #1
 80114f4:	009b      	lsls	r3, r3, #2
 80114f6:	4413      	add	r3, r2
 80114f8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80114fa:	69bb      	ldr	r3, [r7, #24]
 80114fc:	f023 0307 	bic.w	r3, r3, #7
 8011500:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011502:	69bb      	ldr	r3, [r7, #24]
 8011504:	f003 0307 	and.w	r3, r3, #7
 8011508:	2b00      	cmp	r3, #0
 801150a:	d00b      	beq.n	8011524 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801150c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011510:	f383 8811 	msr	BASEPRI, r3
 8011514:	f3bf 8f6f 	isb	sy
 8011518:	f3bf 8f4f 	dsb	sy
 801151c:	617b      	str	r3, [r7, #20]
}
 801151e:	bf00      	nop
 8011520:	bf00      	nop
 8011522:	e7fd      	b.n	8011520 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011524:	68bb      	ldr	r3, [r7, #8]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d01f      	beq.n	801156a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801152a:	2300      	movs	r3, #0
 801152c:	61fb      	str	r3, [r7, #28]
 801152e:	e012      	b.n	8011556 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011530:	68ba      	ldr	r2, [r7, #8]
 8011532:	69fb      	ldr	r3, [r7, #28]
 8011534:	4413      	add	r3, r2
 8011536:	7819      	ldrb	r1, [r3, #0]
 8011538:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801153a:	69fb      	ldr	r3, [r7, #28]
 801153c:	4413      	add	r3, r2
 801153e:	3334      	adds	r3, #52	@ 0x34
 8011540:	460a      	mov	r2, r1
 8011542:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011544:	68ba      	ldr	r2, [r7, #8]
 8011546:	69fb      	ldr	r3, [r7, #28]
 8011548:	4413      	add	r3, r2
 801154a:	781b      	ldrb	r3, [r3, #0]
 801154c:	2b00      	cmp	r3, #0
 801154e:	d006      	beq.n	801155e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011550:	69fb      	ldr	r3, [r7, #28]
 8011552:	3301      	adds	r3, #1
 8011554:	61fb      	str	r3, [r7, #28]
 8011556:	69fb      	ldr	r3, [r7, #28]
 8011558:	2b0f      	cmp	r3, #15
 801155a:	d9e9      	bls.n	8011530 <prvInitialiseNewTask+0x66>
 801155c:	e000      	b.n	8011560 <prvInitialiseNewTask+0x96>
			{
				break;
 801155e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011562:	2200      	movs	r2, #0
 8011564:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011568:	e003      	b.n	8011572 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801156a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801156c:	2200      	movs	r2, #0
 801156e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8011572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011574:	2b37      	cmp	r3, #55	@ 0x37
 8011576:	d901      	bls.n	801157c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8011578:	2337      	movs	r3, #55	@ 0x37
 801157a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801157c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801157e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011580:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011584:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011586:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8011588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801158a:	2200      	movs	r2, #0
 801158c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801158e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011590:	3304      	adds	r3, #4
 8011592:	4618      	mov	r0, r3
 8011594:	f7fe ff12 	bl	80103bc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8011598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801159a:	3318      	adds	r3, #24
 801159c:	4618      	mov	r0, r3
 801159e:	f7fe ff0d 	bl	80103bc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80115a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80115a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80115a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115aa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80115ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80115b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80115b6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80115b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115ba:	2200      	movs	r2, #0
 80115bc:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80115be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115c0:	2200      	movs	r2, #0
 80115c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80115c6:	683a      	ldr	r2, [r7, #0]
 80115c8:	68f9      	ldr	r1, [r7, #12]
 80115ca:	69b8      	ldr	r0, [r7, #24]
 80115cc:	f7fe ff8a 	bl	80104e4 <pxPortInitialiseStack>
 80115d0:	4602      	mov	r2, r0
 80115d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80115d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80115d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115d8:	2b00      	cmp	r3, #0
 80115da:	d002      	beq.n	80115e2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80115dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80115de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80115e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80115e2:	bf00      	nop
 80115e4:	3720      	adds	r7, #32
 80115e6:	46bd      	mov	sp, r7
 80115e8:	bd80      	pop	{r7, pc}
	...

080115ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80115ec:	b580      	push	{r7, lr}
 80115ee:	b082      	sub	sp, #8
 80115f0:	af00      	add	r7, sp, #0
 80115f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80115f4:	f7ff f8a8 	bl	8010748 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80115f8:	4b2d      	ldr	r3, [pc, #180]	@ (80116b0 <prvAddNewTaskToReadyList+0xc4>)
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	3301      	adds	r3, #1
 80115fe:	4a2c      	ldr	r2, [pc, #176]	@ (80116b0 <prvAddNewTaskToReadyList+0xc4>)
 8011600:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011602:	4b2c      	ldr	r3, [pc, #176]	@ (80116b4 <prvAddNewTaskToReadyList+0xc8>)
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	2b00      	cmp	r3, #0
 8011608:	d109      	bne.n	801161e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801160a:	4a2a      	ldr	r2, [pc, #168]	@ (80116b4 <prvAddNewTaskToReadyList+0xc8>)
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011610:	4b27      	ldr	r3, [pc, #156]	@ (80116b0 <prvAddNewTaskToReadyList+0xc4>)
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	2b01      	cmp	r3, #1
 8011616:	d110      	bne.n	801163a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011618:	f000 fcb0 	bl	8011f7c <prvInitialiseTaskLists>
 801161c:	e00d      	b.n	801163a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801161e:	4b26      	ldr	r3, [pc, #152]	@ (80116b8 <prvAddNewTaskToReadyList+0xcc>)
 8011620:	681b      	ldr	r3, [r3, #0]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d109      	bne.n	801163a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011626:	4b23      	ldr	r3, [pc, #140]	@ (80116b4 <prvAddNewTaskToReadyList+0xc8>)
 8011628:	681b      	ldr	r3, [r3, #0]
 801162a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011630:	429a      	cmp	r2, r3
 8011632:	d802      	bhi.n	801163a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011634:	4a1f      	ldr	r2, [pc, #124]	@ (80116b4 <prvAddNewTaskToReadyList+0xc8>)
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801163a:	4b20      	ldr	r3, [pc, #128]	@ (80116bc <prvAddNewTaskToReadyList+0xd0>)
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	3301      	adds	r3, #1
 8011640:	4a1e      	ldr	r2, [pc, #120]	@ (80116bc <prvAddNewTaskToReadyList+0xd0>)
 8011642:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011644:	4b1d      	ldr	r3, [pc, #116]	@ (80116bc <prvAddNewTaskToReadyList+0xd0>)
 8011646:	681a      	ldr	r2, [r3, #0]
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011650:	4b1b      	ldr	r3, [pc, #108]	@ (80116c0 <prvAddNewTaskToReadyList+0xd4>)
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	429a      	cmp	r2, r3
 8011656:	d903      	bls.n	8011660 <prvAddNewTaskToReadyList+0x74>
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801165c:	4a18      	ldr	r2, [pc, #96]	@ (80116c0 <prvAddNewTaskToReadyList+0xd4>)
 801165e:	6013      	str	r3, [r2, #0]
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011664:	4613      	mov	r3, r2
 8011666:	009b      	lsls	r3, r3, #2
 8011668:	4413      	add	r3, r2
 801166a:	009b      	lsls	r3, r3, #2
 801166c:	4a15      	ldr	r2, [pc, #84]	@ (80116c4 <prvAddNewTaskToReadyList+0xd8>)
 801166e:	441a      	add	r2, r3
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	3304      	adds	r3, #4
 8011674:	4619      	mov	r1, r3
 8011676:	4610      	mov	r0, r2
 8011678:	f7fe fead 	bl	80103d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801167c:	f7ff f896 	bl	80107ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011680:	4b0d      	ldr	r3, [pc, #52]	@ (80116b8 <prvAddNewTaskToReadyList+0xcc>)
 8011682:	681b      	ldr	r3, [r3, #0]
 8011684:	2b00      	cmp	r3, #0
 8011686:	d00e      	beq.n	80116a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8011688:	4b0a      	ldr	r3, [pc, #40]	@ (80116b4 <prvAddNewTaskToReadyList+0xc8>)
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011692:	429a      	cmp	r2, r3
 8011694:	d207      	bcs.n	80116a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8011696:	4b0c      	ldr	r3, [pc, #48]	@ (80116c8 <prvAddNewTaskToReadyList+0xdc>)
 8011698:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801169c:	601a      	str	r2, [r3, #0]
 801169e:	f3bf 8f4f 	dsb	sy
 80116a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80116a6:	bf00      	nop
 80116a8:	3708      	adds	r7, #8
 80116aa:	46bd      	mov	sp, r7
 80116ac:	bd80      	pop	{r7, pc}
 80116ae:	bf00      	nop
 80116b0:	2000e3c8 	.word	0x2000e3c8
 80116b4:	2000def4 	.word	0x2000def4
 80116b8:	2000e3d4 	.word	0x2000e3d4
 80116bc:	2000e3e4 	.word	0x2000e3e4
 80116c0:	2000e3d0 	.word	0x2000e3d0
 80116c4:	2000def8 	.word	0x2000def8
 80116c8:	e000ed04 	.word	0xe000ed04

080116cc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80116cc:	b580      	push	{r7, lr}
 80116ce:	b08a      	sub	sp, #40	@ 0x28
 80116d0:	af00      	add	r7, sp, #0
 80116d2:	6078      	str	r0, [r7, #4]
 80116d4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80116d6:	2300      	movs	r3, #0
 80116d8:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d10b      	bne.n	80116f8 <vTaskDelayUntil+0x2c>
	__asm volatile
 80116e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116e4:	f383 8811 	msr	BASEPRI, r3
 80116e8:	f3bf 8f6f 	isb	sy
 80116ec:	f3bf 8f4f 	dsb	sy
 80116f0:	617b      	str	r3, [r7, #20]
}
 80116f2:	bf00      	nop
 80116f4:	bf00      	nop
 80116f6:	e7fd      	b.n	80116f4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80116f8:	683b      	ldr	r3, [r7, #0]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d10b      	bne.n	8011716 <vTaskDelayUntil+0x4a>
	__asm volatile
 80116fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011702:	f383 8811 	msr	BASEPRI, r3
 8011706:	f3bf 8f6f 	isb	sy
 801170a:	f3bf 8f4f 	dsb	sy
 801170e:	613b      	str	r3, [r7, #16]
}
 8011710:	bf00      	nop
 8011712:	bf00      	nop
 8011714:	e7fd      	b.n	8011712 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8011716:	4b2a      	ldr	r3, [pc, #168]	@ (80117c0 <vTaskDelayUntil+0xf4>)
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	2b00      	cmp	r3, #0
 801171c:	d00b      	beq.n	8011736 <vTaskDelayUntil+0x6a>
	__asm volatile
 801171e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011722:	f383 8811 	msr	BASEPRI, r3
 8011726:	f3bf 8f6f 	isb	sy
 801172a:	f3bf 8f4f 	dsb	sy
 801172e:	60fb      	str	r3, [r7, #12]
}
 8011730:	bf00      	nop
 8011732:	bf00      	nop
 8011734:	e7fd      	b.n	8011732 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8011736:	f000 f8e7 	bl	8011908 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 801173a:	4b22      	ldr	r3, [pc, #136]	@ (80117c4 <vTaskDelayUntil+0xf8>)
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	681b      	ldr	r3, [r3, #0]
 8011744:	683a      	ldr	r2, [r7, #0]
 8011746:	4413      	add	r3, r2
 8011748:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	6a3a      	ldr	r2, [r7, #32]
 8011750:	429a      	cmp	r2, r3
 8011752:	d20b      	bcs.n	801176c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	69fa      	ldr	r2, [r7, #28]
 801175a:	429a      	cmp	r2, r3
 801175c:	d211      	bcs.n	8011782 <vTaskDelayUntil+0xb6>
 801175e:	69fa      	ldr	r2, [r7, #28]
 8011760:	6a3b      	ldr	r3, [r7, #32]
 8011762:	429a      	cmp	r2, r3
 8011764:	d90d      	bls.n	8011782 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8011766:	2301      	movs	r3, #1
 8011768:	627b      	str	r3, [r7, #36]	@ 0x24
 801176a:	e00a      	b.n	8011782 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	69fa      	ldr	r2, [r7, #28]
 8011772:	429a      	cmp	r2, r3
 8011774:	d303      	bcc.n	801177e <vTaskDelayUntil+0xb2>
 8011776:	69fa      	ldr	r2, [r7, #28]
 8011778:	6a3b      	ldr	r3, [r7, #32]
 801177a:	429a      	cmp	r2, r3
 801177c:	d901      	bls.n	8011782 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 801177e:	2301      	movs	r3, #1
 8011780:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	69fa      	ldr	r2, [r7, #28]
 8011786:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8011788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801178a:	2b00      	cmp	r3, #0
 801178c:	d006      	beq.n	801179c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 801178e:	69fa      	ldr	r2, [r7, #28]
 8011790:	6a3b      	ldr	r3, [r7, #32]
 8011792:	1ad3      	subs	r3, r2, r3
 8011794:	2100      	movs	r1, #0
 8011796:	4618      	mov	r0, r3
 8011798:	f000 fd3c 	bl	8012214 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 801179c:	f000 f8c2 	bl	8011924 <xTaskResumeAll>
 80117a0:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80117a2:	69bb      	ldr	r3, [r7, #24]
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d107      	bne.n	80117b8 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80117a8:	4b07      	ldr	r3, [pc, #28]	@ (80117c8 <vTaskDelayUntil+0xfc>)
 80117aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80117ae:	601a      	str	r2, [r3, #0]
 80117b0:	f3bf 8f4f 	dsb	sy
 80117b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80117b8:	bf00      	nop
 80117ba:	3728      	adds	r7, #40	@ 0x28
 80117bc:	46bd      	mov	sp, r7
 80117be:	bd80      	pop	{r7, pc}
 80117c0:	2000e3f0 	.word	0x2000e3f0
 80117c4:	2000e3cc 	.word	0x2000e3cc
 80117c8:	e000ed04 	.word	0xe000ed04

080117cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80117cc:	b580      	push	{r7, lr}
 80117ce:	b084      	sub	sp, #16
 80117d0:	af00      	add	r7, sp, #0
 80117d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80117d4:	2300      	movs	r3, #0
 80117d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d018      	beq.n	8011810 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80117de:	4b14      	ldr	r3, [pc, #80]	@ (8011830 <vTaskDelay+0x64>)
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d00b      	beq.n	80117fe <vTaskDelay+0x32>
	__asm volatile
 80117e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117ea:	f383 8811 	msr	BASEPRI, r3
 80117ee:	f3bf 8f6f 	isb	sy
 80117f2:	f3bf 8f4f 	dsb	sy
 80117f6:	60bb      	str	r3, [r7, #8]
}
 80117f8:	bf00      	nop
 80117fa:	bf00      	nop
 80117fc:	e7fd      	b.n	80117fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80117fe:	f000 f883 	bl	8011908 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011802:	2100      	movs	r1, #0
 8011804:	6878      	ldr	r0, [r7, #4]
 8011806:	f000 fd05 	bl	8012214 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801180a:	f000 f88b 	bl	8011924 <xTaskResumeAll>
 801180e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	2b00      	cmp	r3, #0
 8011814:	d107      	bne.n	8011826 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8011816:	4b07      	ldr	r3, [pc, #28]	@ (8011834 <vTaskDelay+0x68>)
 8011818:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801181c:	601a      	str	r2, [r3, #0]
 801181e:	f3bf 8f4f 	dsb	sy
 8011822:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011826:	bf00      	nop
 8011828:	3710      	adds	r7, #16
 801182a:	46bd      	mov	sp, r7
 801182c:	bd80      	pop	{r7, pc}
 801182e:	bf00      	nop
 8011830:	2000e3f0 	.word	0x2000e3f0
 8011834:	e000ed04 	.word	0xe000ed04

08011838 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011838:	b580      	push	{r7, lr}
 801183a:	b08a      	sub	sp, #40	@ 0x28
 801183c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801183e:	2300      	movs	r3, #0
 8011840:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011842:	2300      	movs	r3, #0
 8011844:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8011846:	463a      	mov	r2, r7
 8011848:	1d39      	adds	r1, r7, #4
 801184a:	f107 0308 	add.w	r3, r7, #8
 801184e:	4618      	mov	r0, r3
 8011850:	f7fe fb72 	bl	800ff38 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011854:	6839      	ldr	r1, [r7, #0]
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	68ba      	ldr	r2, [r7, #8]
 801185a:	9202      	str	r2, [sp, #8]
 801185c:	9301      	str	r3, [sp, #4]
 801185e:	2300      	movs	r3, #0
 8011860:	9300      	str	r3, [sp, #0]
 8011862:	2300      	movs	r3, #0
 8011864:	460a      	mov	r2, r1
 8011866:	4922      	ldr	r1, [pc, #136]	@ (80118f0 <vTaskStartScheduler+0xb8>)
 8011868:	4822      	ldr	r0, [pc, #136]	@ (80118f4 <vTaskStartScheduler+0xbc>)
 801186a:	f7ff fd89 	bl	8011380 <xTaskCreateStatic>
 801186e:	4603      	mov	r3, r0
 8011870:	4a21      	ldr	r2, [pc, #132]	@ (80118f8 <vTaskStartScheduler+0xc0>)
 8011872:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011874:	4b20      	ldr	r3, [pc, #128]	@ (80118f8 <vTaskStartScheduler+0xc0>)
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	2b00      	cmp	r3, #0
 801187a:	d002      	beq.n	8011882 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801187c:	2301      	movs	r3, #1
 801187e:	617b      	str	r3, [r7, #20]
 8011880:	e001      	b.n	8011886 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011882:	2300      	movs	r3, #0
 8011884:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011886:	697b      	ldr	r3, [r7, #20]
 8011888:	2b01      	cmp	r3, #1
 801188a:	d102      	bne.n	8011892 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801188c:	f000 fd16 	bl	80122bc <xTimerCreateTimerTask>
 8011890:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011892:	697b      	ldr	r3, [r7, #20]
 8011894:	2b01      	cmp	r3, #1
 8011896:	d116      	bne.n	80118c6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8011898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801189c:	f383 8811 	msr	BASEPRI, r3
 80118a0:	f3bf 8f6f 	isb	sy
 80118a4:	f3bf 8f4f 	dsb	sy
 80118a8:	613b      	str	r3, [r7, #16]
}
 80118aa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80118ac:	4b13      	ldr	r3, [pc, #76]	@ (80118fc <vTaskStartScheduler+0xc4>)
 80118ae:	f04f 32ff 	mov.w	r2, #4294967295
 80118b2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80118b4:	4b12      	ldr	r3, [pc, #72]	@ (8011900 <vTaskStartScheduler+0xc8>)
 80118b6:	2201      	movs	r2, #1
 80118b8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80118ba:	4b12      	ldr	r3, [pc, #72]	@ (8011904 <vTaskStartScheduler+0xcc>)
 80118bc:	2200      	movs	r2, #0
 80118be:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80118c0:	f7fe fe9e 	bl	8010600 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80118c4:	e00f      	b.n	80118e6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80118c6:	697b      	ldr	r3, [r7, #20]
 80118c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80118cc:	d10b      	bne.n	80118e6 <vTaskStartScheduler+0xae>
	__asm volatile
 80118ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118d2:	f383 8811 	msr	BASEPRI, r3
 80118d6:	f3bf 8f6f 	isb	sy
 80118da:	f3bf 8f4f 	dsb	sy
 80118de:	60fb      	str	r3, [r7, #12]
}
 80118e0:	bf00      	nop
 80118e2:	bf00      	nop
 80118e4:	e7fd      	b.n	80118e2 <vTaskStartScheduler+0xaa>
}
 80118e6:	bf00      	nop
 80118e8:	3718      	adds	r7, #24
 80118ea:	46bd      	mov	sp, r7
 80118ec:	bd80      	pop	{r7, pc}
 80118ee:	bf00      	nop
 80118f0:	08013890 	.word	0x08013890
 80118f4:	08011f4d 	.word	0x08011f4d
 80118f8:	2000e3ec 	.word	0x2000e3ec
 80118fc:	2000e3e8 	.word	0x2000e3e8
 8011900:	2000e3d4 	.word	0x2000e3d4
 8011904:	2000e3cc 	.word	0x2000e3cc

08011908 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011908:	b480      	push	{r7}
 801190a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801190c:	4b04      	ldr	r3, [pc, #16]	@ (8011920 <vTaskSuspendAll+0x18>)
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	3301      	adds	r3, #1
 8011912:	4a03      	ldr	r2, [pc, #12]	@ (8011920 <vTaskSuspendAll+0x18>)
 8011914:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011916:	bf00      	nop
 8011918:	46bd      	mov	sp, r7
 801191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801191e:	4770      	bx	lr
 8011920:	2000e3f0 	.word	0x2000e3f0

08011924 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011924:	b580      	push	{r7, lr}
 8011926:	b084      	sub	sp, #16
 8011928:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801192a:	2300      	movs	r3, #0
 801192c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801192e:	2300      	movs	r3, #0
 8011930:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011932:	4b42      	ldr	r3, [pc, #264]	@ (8011a3c <xTaskResumeAll+0x118>)
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	2b00      	cmp	r3, #0
 8011938:	d10b      	bne.n	8011952 <xTaskResumeAll+0x2e>
	__asm volatile
 801193a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801193e:	f383 8811 	msr	BASEPRI, r3
 8011942:	f3bf 8f6f 	isb	sy
 8011946:	f3bf 8f4f 	dsb	sy
 801194a:	603b      	str	r3, [r7, #0]
}
 801194c:	bf00      	nop
 801194e:	bf00      	nop
 8011950:	e7fd      	b.n	801194e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011952:	f7fe fef9 	bl	8010748 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011956:	4b39      	ldr	r3, [pc, #228]	@ (8011a3c <xTaskResumeAll+0x118>)
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	3b01      	subs	r3, #1
 801195c:	4a37      	ldr	r2, [pc, #220]	@ (8011a3c <xTaskResumeAll+0x118>)
 801195e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011960:	4b36      	ldr	r3, [pc, #216]	@ (8011a3c <xTaskResumeAll+0x118>)
 8011962:	681b      	ldr	r3, [r3, #0]
 8011964:	2b00      	cmp	r3, #0
 8011966:	d162      	bne.n	8011a2e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011968:	4b35      	ldr	r3, [pc, #212]	@ (8011a40 <xTaskResumeAll+0x11c>)
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d05e      	beq.n	8011a2e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011970:	e02f      	b.n	80119d2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011972:	4b34      	ldr	r3, [pc, #208]	@ (8011a44 <xTaskResumeAll+0x120>)
 8011974:	68db      	ldr	r3, [r3, #12]
 8011976:	68db      	ldr	r3, [r3, #12]
 8011978:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801197a:	68fb      	ldr	r3, [r7, #12]
 801197c:	3318      	adds	r3, #24
 801197e:	4618      	mov	r0, r3
 8011980:	f7fe fd86 	bl	8010490 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	3304      	adds	r3, #4
 8011988:	4618      	mov	r0, r3
 801198a:	f7fe fd81 	bl	8010490 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801198e:	68fb      	ldr	r3, [r7, #12]
 8011990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011992:	4b2d      	ldr	r3, [pc, #180]	@ (8011a48 <xTaskResumeAll+0x124>)
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	429a      	cmp	r2, r3
 8011998:	d903      	bls.n	80119a2 <xTaskResumeAll+0x7e>
 801199a:	68fb      	ldr	r3, [r7, #12]
 801199c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801199e:	4a2a      	ldr	r2, [pc, #168]	@ (8011a48 <xTaskResumeAll+0x124>)
 80119a0:	6013      	str	r3, [r2, #0]
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119a6:	4613      	mov	r3, r2
 80119a8:	009b      	lsls	r3, r3, #2
 80119aa:	4413      	add	r3, r2
 80119ac:	009b      	lsls	r3, r3, #2
 80119ae:	4a27      	ldr	r2, [pc, #156]	@ (8011a4c <xTaskResumeAll+0x128>)
 80119b0:	441a      	add	r2, r3
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	3304      	adds	r3, #4
 80119b6:	4619      	mov	r1, r3
 80119b8:	4610      	mov	r0, r2
 80119ba:	f7fe fd0c 	bl	80103d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119c2:	4b23      	ldr	r3, [pc, #140]	@ (8011a50 <xTaskResumeAll+0x12c>)
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119c8:	429a      	cmp	r2, r3
 80119ca:	d302      	bcc.n	80119d2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80119cc:	4b21      	ldr	r3, [pc, #132]	@ (8011a54 <xTaskResumeAll+0x130>)
 80119ce:	2201      	movs	r2, #1
 80119d0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80119d2:	4b1c      	ldr	r3, [pc, #112]	@ (8011a44 <xTaskResumeAll+0x120>)
 80119d4:	681b      	ldr	r3, [r3, #0]
 80119d6:	2b00      	cmp	r3, #0
 80119d8:	d1cb      	bne.n	8011972 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d001      	beq.n	80119e4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80119e0:	f000 fb6a 	bl	80120b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80119e4:	4b1c      	ldr	r3, [pc, #112]	@ (8011a58 <xTaskResumeAll+0x134>)
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d010      	beq.n	8011a12 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80119f0:	f000 f858 	bl	8011aa4 <xTaskIncrementTick>
 80119f4:	4603      	mov	r3, r0
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d002      	beq.n	8011a00 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80119fa:	4b16      	ldr	r3, [pc, #88]	@ (8011a54 <xTaskResumeAll+0x130>)
 80119fc:	2201      	movs	r2, #1
 80119fe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	3b01      	subs	r3, #1
 8011a04:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d1f1      	bne.n	80119f0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8011a0c:	4b12      	ldr	r3, [pc, #72]	@ (8011a58 <xTaskResumeAll+0x134>)
 8011a0e:	2200      	movs	r2, #0
 8011a10:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011a12:	4b10      	ldr	r3, [pc, #64]	@ (8011a54 <xTaskResumeAll+0x130>)
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	2b00      	cmp	r3, #0
 8011a18:	d009      	beq.n	8011a2e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011a1a:	2301      	movs	r3, #1
 8011a1c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011a1e:	4b0f      	ldr	r3, [pc, #60]	@ (8011a5c <xTaskResumeAll+0x138>)
 8011a20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a24:	601a      	str	r2, [r3, #0]
 8011a26:	f3bf 8f4f 	dsb	sy
 8011a2a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011a2e:	f7fe febd 	bl	80107ac <vPortExitCritical>

	return xAlreadyYielded;
 8011a32:	68bb      	ldr	r3, [r7, #8]
}
 8011a34:	4618      	mov	r0, r3
 8011a36:	3710      	adds	r7, #16
 8011a38:	46bd      	mov	sp, r7
 8011a3a:	bd80      	pop	{r7, pc}
 8011a3c:	2000e3f0 	.word	0x2000e3f0
 8011a40:	2000e3c8 	.word	0x2000e3c8
 8011a44:	2000e388 	.word	0x2000e388
 8011a48:	2000e3d0 	.word	0x2000e3d0
 8011a4c:	2000def8 	.word	0x2000def8
 8011a50:	2000def4 	.word	0x2000def4
 8011a54:	2000e3dc 	.word	0x2000e3dc
 8011a58:	2000e3d8 	.word	0x2000e3d8
 8011a5c:	e000ed04 	.word	0xe000ed04

08011a60 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011a60:	b480      	push	{r7}
 8011a62:	b083      	sub	sp, #12
 8011a64:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011a66:	4b05      	ldr	r3, [pc, #20]	@ (8011a7c <xTaskGetTickCount+0x1c>)
 8011a68:	681b      	ldr	r3, [r3, #0]
 8011a6a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011a6c:	687b      	ldr	r3, [r7, #4]
}
 8011a6e:	4618      	mov	r0, r3
 8011a70:	370c      	adds	r7, #12
 8011a72:	46bd      	mov	sp, r7
 8011a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a78:	4770      	bx	lr
 8011a7a:	bf00      	nop
 8011a7c:	2000e3cc 	.word	0x2000e3cc

08011a80 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8011a80:	b580      	push	{r7, lr}
 8011a82:	b082      	sub	sp, #8
 8011a84:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011a86:	f7fe ff3f 	bl	8010908 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8011a8a:	2300      	movs	r3, #0
 8011a8c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8011a8e:	4b04      	ldr	r3, [pc, #16]	@ (8011aa0 <xTaskGetTickCountFromISR+0x20>)
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011a94:	683b      	ldr	r3, [r7, #0]
}
 8011a96:	4618      	mov	r0, r3
 8011a98:	3708      	adds	r7, #8
 8011a9a:	46bd      	mov	sp, r7
 8011a9c:	bd80      	pop	{r7, pc}
 8011a9e:	bf00      	nop
 8011aa0:	2000e3cc 	.word	0x2000e3cc

08011aa4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	b086      	sub	sp, #24
 8011aa8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011aaa:	2300      	movs	r3, #0
 8011aac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011aae:	4b4f      	ldr	r3, [pc, #316]	@ (8011bec <xTaskIncrementTick+0x148>)
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	f040 8090 	bne.w	8011bd8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011ab8:	4b4d      	ldr	r3, [pc, #308]	@ (8011bf0 <xTaskIncrementTick+0x14c>)
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	3301      	adds	r3, #1
 8011abe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011ac0:	4a4b      	ldr	r2, [pc, #300]	@ (8011bf0 <xTaskIncrementTick+0x14c>)
 8011ac2:	693b      	ldr	r3, [r7, #16]
 8011ac4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011ac6:	693b      	ldr	r3, [r7, #16]
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	d121      	bne.n	8011b10 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011acc:	4b49      	ldr	r3, [pc, #292]	@ (8011bf4 <xTaskIncrementTick+0x150>)
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d00b      	beq.n	8011aee <xTaskIncrementTick+0x4a>
	__asm volatile
 8011ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ada:	f383 8811 	msr	BASEPRI, r3
 8011ade:	f3bf 8f6f 	isb	sy
 8011ae2:	f3bf 8f4f 	dsb	sy
 8011ae6:	603b      	str	r3, [r7, #0]
}
 8011ae8:	bf00      	nop
 8011aea:	bf00      	nop
 8011aec:	e7fd      	b.n	8011aea <xTaskIncrementTick+0x46>
 8011aee:	4b41      	ldr	r3, [pc, #260]	@ (8011bf4 <xTaskIncrementTick+0x150>)
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	60fb      	str	r3, [r7, #12]
 8011af4:	4b40      	ldr	r3, [pc, #256]	@ (8011bf8 <xTaskIncrementTick+0x154>)
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	4a3e      	ldr	r2, [pc, #248]	@ (8011bf4 <xTaskIncrementTick+0x150>)
 8011afa:	6013      	str	r3, [r2, #0]
 8011afc:	4a3e      	ldr	r2, [pc, #248]	@ (8011bf8 <xTaskIncrementTick+0x154>)
 8011afe:	68fb      	ldr	r3, [r7, #12]
 8011b00:	6013      	str	r3, [r2, #0]
 8011b02:	4b3e      	ldr	r3, [pc, #248]	@ (8011bfc <xTaskIncrementTick+0x158>)
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	3301      	adds	r3, #1
 8011b08:	4a3c      	ldr	r2, [pc, #240]	@ (8011bfc <xTaskIncrementTick+0x158>)
 8011b0a:	6013      	str	r3, [r2, #0]
 8011b0c:	f000 fad4 	bl	80120b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011b10:	4b3b      	ldr	r3, [pc, #236]	@ (8011c00 <xTaskIncrementTick+0x15c>)
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	693a      	ldr	r2, [r7, #16]
 8011b16:	429a      	cmp	r2, r3
 8011b18:	d349      	bcc.n	8011bae <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011b1a:	4b36      	ldr	r3, [pc, #216]	@ (8011bf4 <xTaskIncrementTick+0x150>)
 8011b1c:	681b      	ldr	r3, [r3, #0]
 8011b1e:	681b      	ldr	r3, [r3, #0]
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d104      	bne.n	8011b2e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011b24:	4b36      	ldr	r3, [pc, #216]	@ (8011c00 <xTaskIncrementTick+0x15c>)
 8011b26:	f04f 32ff 	mov.w	r2, #4294967295
 8011b2a:	601a      	str	r2, [r3, #0]
					break;
 8011b2c:	e03f      	b.n	8011bae <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b2e:	4b31      	ldr	r3, [pc, #196]	@ (8011bf4 <xTaskIncrementTick+0x150>)
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	68db      	ldr	r3, [r3, #12]
 8011b34:	68db      	ldr	r3, [r3, #12]
 8011b36:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011b38:	68bb      	ldr	r3, [r7, #8]
 8011b3a:	685b      	ldr	r3, [r3, #4]
 8011b3c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011b3e:	693a      	ldr	r2, [r7, #16]
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	429a      	cmp	r2, r3
 8011b44:	d203      	bcs.n	8011b4e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011b46:	4a2e      	ldr	r2, [pc, #184]	@ (8011c00 <xTaskIncrementTick+0x15c>)
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011b4c:	e02f      	b.n	8011bae <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011b4e:	68bb      	ldr	r3, [r7, #8]
 8011b50:	3304      	adds	r3, #4
 8011b52:	4618      	mov	r0, r3
 8011b54:	f7fe fc9c 	bl	8010490 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011b58:	68bb      	ldr	r3, [r7, #8]
 8011b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d004      	beq.n	8011b6a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011b60:	68bb      	ldr	r3, [r7, #8]
 8011b62:	3318      	adds	r3, #24
 8011b64:	4618      	mov	r0, r3
 8011b66:	f7fe fc93 	bl	8010490 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011b6a:	68bb      	ldr	r3, [r7, #8]
 8011b6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b6e:	4b25      	ldr	r3, [pc, #148]	@ (8011c04 <xTaskIncrementTick+0x160>)
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	429a      	cmp	r2, r3
 8011b74:	d903      	bls.n	8011b7e <xTaskIncrementTick+0xda>
 8011b76:	68bb      	ldr	r3, [r7, #8]
 8011b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b7a:	4a22      	ldr	r2, [pc, #136]	@ (8011c04 <xTaskIncrementTick+0x160>)
 8011b7c:	6013      	str	r3, [r2, #0]
 8011b7e:	68bb      	ldr	r3, [r7, #8]
 8011b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b82:	4613      	mov	r3, r2
 8011b84:	009b      	lsls	r3, r3, #2
 8011b86:	4413      	add	r3, r2
 8011b88:	009b      	lsls	r3, r3, #2
 8011b8a:	4a1f      	ldr	r2, [pc, #124]	@ (8011c08 <xTaskIncrementTick+0x164>)
 8011b8c:	441a      	add	r2, r3
 8011b8e:	68bb      	ldr	r3, [r7, #8]
 8011b90:	3304      	adds	r3, #4
 8011b92:	4619      	mov	r1, r3
 8011b94:	4610      	mov	r0, r2
 8011b96:	f7fe fc1e 	bl	80103d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011b9a:	68bb      	ldr	r3, [r7, #8]
 8011b9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8011c0c <xTaskIncrementTick+0x168>)
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ba4:	429a      	cmp	r2, r3
 8011ba6:	d3b8      	bcc.n	8011b1a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8011ba8:	2301      	movs	r3, #1
 8011baa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011bac:	e7b5      	b.n	8011b1a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011bae:	4b17      	ldr	r3, [pc, #92]	@ (8011c0c <xTaskIncrementTick+0x168>)
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011bb4:	4914      	ldr	r1, [pc, #80]	@ (8011c08 <xTaskIncrementTick+0x164>)
 8011bb6:	4613      	mov	r3, r2
 8011bb8:	009b      	lsls	r3, r3, #2
 8011bba:	4413      	add	r3, r2
 8011bbc:	009b      	lsls	r3, r3, #2
 8011bbe:	440b      	add	r3, r1
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	2b01      	cmp	r3, #1
 8011bc4:	d901      	bls.n	8011bca <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8011bc6:	2301      	movs	r3, #1
 8011bc8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011bca:	4b11      	ldr	r3, [pc, #68]	@ (8011c10 <xTaskIncrementTick+0x16c>)
 8011bcc:	681b      	ldr	r3, [r3, #0]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d007      	beq.n	8011be2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8011bd2:	2301      	movs	r3, #1
 8011bd4:	617b      	str	r3, [r7, #20]
 8011bd6:	e004      	b.n	8011be2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011bd8:	4b0e      	ldr	r3, [pc, #56]	@ (8011c14 <xTaskIncrementTick+0x170>)
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	3301      	adds	r3, #1
 8011bde:	4a0d      	ldr	r2, [pc, #52]	@ (8011c14 <xTaskIncrementTick+0x170>)
 8011be0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011be2:	697b      	ldr	r3, [r7, #20]
}
 8011be4:	4618      	mov	r0, r3
 8011be6:	3718      	adds	r7, #24
 8011be8:	46bd      	mov	sp, r7
 8011bea:	bd80      	pop	{r7, pc}
 8011bec:	2000e3f0 	.word	0x2000e3f0
 8011bf0:	2000e3cc 	.word	0x2000e3cc
 8011bf4:	2000e380 	.word	0x2000e380
 8011bf8:	2000e384 	.word	0x2000e384
 8011bfc:	2000e3e0 	.word	0x2000e3e0
 8011c00:	2000e3e8 	.word	0x2000e3e8
 8011c04:	2000e3d0 	.word	0x2000e3d0
 8011c08:	2000def8 	.word	0x2000def8
 8011c0c:	2000def4 	.word	0x2000def4
 8011c10:	2000e3dc 	.word	0x2000e3dc
 8011c14:	2000e3d8 	.word	0x2000e3d8

08011c18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011c18:	b480      	push	{r7}
 8011c1a:	b085      	sub	sp, #20
 8011c1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011c1e:	4b28      	ldr	r3, [pc, #160]	@ (8011cc0 <vTaskSwitchContext+0xa8>)
 8011c20:	681b      	ldr	r3, [r3, #0]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d003      	beq.n	8011c2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011c26:	4b27      	ldr	r3, [pc, #156]	@ (8011cc4 <vTaskSwitchContext+0xac>)
 8011c28:	2201      	movs	r2, #1
 8011c2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011c2c:	e042      	b.n	8011cb4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8011c2e:	4b25      	ldr	r3, [pc, #148]	@ (8011cc4 <vTaskSwitchContext+0xac>)
 8011c30:	2200      	movs	r2, #0
 8011c32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011c34:	4b24      	ldr	r3, [pc, #144]	@ (8011cc8 <vTaskSwitchContext+0xb0>)
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	60fb      	str	r3, [r7, #12]
 8011c3a:	e011      	b.n	8011c60 <vTaskSwitchContext+0x48>
 8011c3c:	68fb      	ldr	r3, [r7, #12]
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d10b      	bne.n	8011c5a <vTaskSwitchContext+0x42>
	__asm volatile
 8011c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c46:	f383 8811 	msr	BASEPRI, r3
 8011c4a:	f3bf 8f6f 	isb	sy
 8011c4e:	f3bf 8f4f 	dsb	sy
 8011c52:	607b      	str	r3, [r7, #4]
}
 8011c54:	bf00      	nop
 8011c56:	bf00      	nop
 8011c58:	e7fd      	b.n	8011c56 <vTaskSwitchContext+0x3e>
 8011c5a:	68fb      	ldr	r3, [r7, #12]
 8011c5c:	3b01      	subs	r3, #1
 8011c5e:	60fb      	str	r3, [r7, #12]
 8011c60:	491a      	ldr	r1, [pc, #104]	@ (8011ccc <vTaskSwitchContext+0xb4>)
 8011c62:	68fa      	ldr	r2, [r7, #12]
 8011c64:	4613      	mov	r3, r2
 8011c66:	009b      	lsls	r3, r3, #2
 8011c68:	4413      	add	r3, r2
 8011c6a:	009b      	lsls	r3, r3, #2
 8011c6c:	440b      	add	r3, r1
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d0e3      	beq.n	8011c3c <vTaskSwitchContext+0x24>
 8011c74:	68fa      	ldr	r2, [r7, #12]
 8011c76:	4613      	mov	r3, r2
 8011c78:	009b      	lsls	r3, r3, #2
 8011c7a:	4413      	add	r3, r2
 8011c7c:	009b      	lsls	r3, r3, #2
 8011c7e:	4a13      	ldr	r2, [pc, #76]	@ (8011ccc <vTaskSwitchContext+0xb4>)
 8011c80:	4413      	add	r3, r2
 8011c82:	60bb      	str	r3, [r7, #8]
 8011c84:	68bb      	ldr	r3, [r7, #8]
 8011c86:	685b      	ldr	r3, [r3, #4]
 8011c88:	685a      	ldr	r2, [r3, #4]
 8011c8a:	68bb      	ldr	r3, [r7, #8]
 8011c8c:	605a      	str	r2, [r3, #4]
 8011c8e:	68bb      	ldr	r3, [r7, #8]
 8011c90:	685a      	ldr	r2, [r3, #4]
 8011c92:	68bb      	ldr	r3, [r7, #8]
 8011c94:	3308      	adds	r3, #8
 8011c96:	429a      	cmp	r2, r3
 8011c98:	d104      	bne.n	8011ca4 <vTaskSwitchContext+0x8c>
 8011c9a:	68bb      	ldr	r3, [r7, #8]
 8011c9c:	685b      	ldr	r3, [r3, #4]
 8011c9e:	685a      	ldr	r2, [r3, #4]
 8011ca0:	68bb      	ldr	r3, [r7, #8]
 8011ca2:	605a      	str	r2, [r3, #4]
 8011ca4:	68bb      	ldr	r3, [r7, #8]
 8011ca6:	685b      	ldr	r3, [r3, #4]
 8011ca8:	68db      	ldr	r3, [r3, #12]
 8011caa:	4a09      	ldr	r2, [pc, #36]	@ (8011cd0 <vTaskSwitchContext+0xb8>)
 8011cac:	6013      	str	r3, [r2, #0]
 8011cae:	4a06      	ldr	r2, [pc, #24]	@ (8011cc8 <vTaskSwitchContext+0xb0>)
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	6013      	str	r3, [r2, #0]
}
 8011cb4:	bf00      	nop
 8011cb6:	3714      	adds	r7, #20
 8011cb8:	46bd      	mov	sp, r7
 8011cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cbe:	4770      	bx	lr
 8011cc0:	2000e3f0 	.word	0x2000e3f0
 8011cc4:	2000e3dc 	.word	0x2000e3dc
 8011cc8:	2000e3d0 	.word	0x2000e3d0
 8011ccc:	2000def8 	.word	0x2000def8
 8011cd0:	2000def4 	.word	0x2000def4

08011cd4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011cd4:	b580      	push	{r7, lr}
 8011cd6:	b084      	sub	sp, #16
 8011cd8:	af00      	add	r7, sp, #0
 8011cda:	6078      	str	r0, [r7, #4]
 8011cdc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d10b      	bne.n	8011cfc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8011ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ce8:	f383 8811 	msr	BASEPRI, r3
 8011cec:	f3bf 8f6f 	isb	sy
 8011cf0:	f3bf 8f4f 	dsb	sy
 8011cf4:	60fb      	str	r3, [r7, #12]
}
 8011cf6:	bf00      	nop
 8011cf8:	bf00      	nop
 8011cfa:	e7fd      	b.n	8011cf8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011cfc:	4b07      	ldr	r3, [pc, #28]	@ (8011d1c <vTaskPlaceOnEventList+0x48>)
 8011cfe:	681b      	ldr	r3, [r3, #0]
 8011d00:	3318      	adds	r3, #24
 8011d02:	4619      	mov	r1, r3
 8011d04:	6878      	ldr	r0, [r7, #4]
 8011d06:	f7fe fb8a 	bl	801041e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011d0a:	2101      	movs	r1, #1
 8011d0c:	6838      	ldr	r0, [r7, #0]
 8011d0e:	f000 fa81 	bl	8012214 <prvAddCurrentTaskToDelayedList>
}
 8011d12:	bf00      	nop
 8011d14:	3710      	adds	r7, #16
 8011d16:	46bd      	mov	sp, r7
 8011d18:	bd80      	pop	{r7, pc}
 8011d1a:	bf00      	nop
 8011d1c:	2000def4 	.word	0x2000def4

08011d20 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011d20:	b580      	push	{r7, lr}
 8011d22:	b086      	sub	sp, #24
 8011d24:	af00      	add	r7, sp, #0
 8011d26:	60f8      	str	r0, [r7, #12]
 8011d28:	60b9      	str	r1, [r7, #8]
 8011d2a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011d2c:	68fb      	ldr	r3, [r7, #12]
 8011d2e:	2b00      	cmp	r3, #0
 8011d30:	d10b      	bne.n	8011d4a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8011d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d36:	f383 8811 	msr	BASEPRI, r3
 8011d3a:	f3bf 8f6f 	isb	sy
 8011d3e:	f3bf 8f4f 	dsb	sy
 8011d42:	617b      	str	r3, [r7, #20]
}
 8011d44:	bf00      	nop
 8011d46:	bf00      	nop
 8011d48:	e7fd      	b.n	8011d46 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8011d74 <vTaskPlaceOnEventListRestricted+0x54>)
 8011d4c:	681b      	ldr	r3, [r3, #0]
 8011d4e:	3318      	adds	r3, #24
 8011d50:	4619      	mov	r1, r3
 8011d52:	68f8      	ldr	r0, [r7, #12]
 8011d54:	f7fe fb3f 	bl	80103d6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d002      	beq.n	8011d64 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8011d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8011d62:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011d64:	6879      	ldr	r1, [r7, #4]
 8011d66:	68b8      	ldr	r0, [r7, #8]
 8011d68:	f000 fa54 	bl	8012214 <prvAddCurrentTaskToDelayedList>
	}
 8011d6c:	bf00      	nop
 8011d6e:	3718      	adds	r7, #24
 8011d70:	46bd      	mov	sp, r7
 8011d72:	bd80      	pop	{r7, pc}
 8011d74:	2000def4 	.word	0x2000def4

08011d78 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011d78:	b580      	push	{r7, lr}
 8011d7a:	b086      	sub	sp, #24
 8011d7c:	af00      	add	r7, sp, #0
 8011d7e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	68db      	ldr	r3, [r3, #12]
 8011d84:	68db      	ldr	r3, [r3, #12]
 8011d86:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011d88:	693b      	ldr	r3, [r7, #16]
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d10b      	bne.n	8011da6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8011d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d92:	f383 8811 	msr	BASEPRI, r3
 8011d96:	f3bf 8f6f 	isb	sy
 8011d9a:	f3bf 8f4f 	dsb	sy
 8011d9e:	60fb      	str	r3, [r7, #12]
}
 8011da0:	bf00      	nop
 8011da2:	bf00      	nop
 8011da4:	e7fd      	b.n	8011da2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011da6:	693b      	ldr	r3, [r7, #16]
 8011da8:	3318      	adds	r3, #24
 8011daa:	4618      	mov	r0, r3
 8011dac:	f7fe fb70 	bl	8010490 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011db0:	4b1d      	ldr	r3, [pc, #116]	@ (8011e28 <xTaskRemoveFromEventList+0xb0>)
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d11d      	bne.n	8011df4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011db8:	693b      	ldr	r3, [r7, #16]
 8011dba:	3304      	adds	r3, #4
 8011dbc:	4618      	mov	r0, r3
 8011dbe:	f7fe fb67 	bl	8010490 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011dc2:	693b      	ldr	r3, [r7, #16]
 8011dc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011dc6:	4b19      	ldr	r3, [pc, #100]	@ (8011e2c <xTaskRemoveFromEventList+0xb4>)
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	429a      	cmp	r2, r3
 8011dcc:	d903      	bls.n	8011dd6 <xTaskRemoveFromEventList+0x5e>
 8011dce:	693b      	ldr	r3, [r7, #16]
 8011dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011dd2:	4a16      	ldr	r2, [pc, #88]	@ (8011e2c <xTaskRemoveFromEventList+0xb4>)
 8011dd4:	6013      	str	r3, [r2, #0]
 8011dd6:	693b      	ldr	r3, [r7, #16]
 8011dd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011dda:	4613      	mov	r3, r2
 8011ddc:	009b      	lsls	r3, r3, #2
 8011dde:	4413      	add	r3, r2
 8011de0:	009b      	lsls	r3, r3, #2
 8011de2:	4a13      	ldr	r2, [pc, #76]	@ (8011e30 <xTaskRemoveFromEventList+0xb8>)
 8011de4:	441a      	add	r2, r3
 8011de6:	693b      	ldr	r3, [r7, #16]
 8011de8:	3304      	adds	r3, #4
 8011dea:	4619      	mov	r1, r3
 8011dec:	4610      	mov	r0, r2
 8011dee:	f7fe faf2 	bl	80103d6 <vListInsertEnd>
 8011df2:	e005      	b.n	8011e00 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011df4:	693b      	ldr	r3, [r7, #16]
 8011df6:	3318      	adds	r3, #24
 8011df8:	4619      	mov	r1, r3
 8011dfa:	480e      	ldr	r0, [pc, #56]	@ (8011e34 <xTaskRemoveFromEventList+0xbc>)
 8011dfc:	f7fe faeb 	bl	80103d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011e00:	693b      	ldr	r3, [r7, #16]
 8011e02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011e04:	4b0c      	ldr	r3, [pc, #48]	@ (8011e38 <xTaskRemoveFromEventList+0xc0>)
 8011e06:	681b      	ldr	r3, [r3, #0]
 8011e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e0a:	429a      	cmp	r2, r3
 8011e0c:	d905      	bls.n	8011e1a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011e0e:	2301      	movs	r3, #1
 8011e10:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011e12:	4b0a      	ldr	r3, [pc, #40]	@ (8011e3c <xTaskRemoveFromEventList+0xc4>)
 8011e14:	2201      	movs	r2, #1
 8011e16:	601a      	str	r2, [r3, #0]
 8011e18:	e001      	b.n	8011e1e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8011e1a:	2300      	movs	r3, #0
 8011e1c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011e1e:	697b      	ldr	r3, [r7, #20]
}
 8011e20:	4618      	mov	r0, r3
 8011e22:	3718      	adds	r7, #24
 8011e24:	46bd      	mov	sp, r7
 8011e26:	bd80      	pop	{r7, pc}
 8011e28:	2000e3f0 	.word	0x2000e3f0
 8011e2c:	2000e3d0 	.word	0x2000e3d0
 8011e30:	2000def8 	.word	0x2000def8
 8011e34:	2000e388 	.word	0x2000e388
 8011e38:	2000def4 	.word	0x2000def4
 8011e3c:	2000e3dc 	.word	0x2000e3dc

08011e40 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011e40:	b480      	push	{r7}
 8011e42:	b083      	sub	sp, #12
 8011e44:	af00      	add	r7, sp, #0
 8011e46:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011e48:	4b06      	ldr	r3, [pc, #24]	@ (8011e64 <vTaskInternalSetTimeOutState+0x24>)
 8011e4a:	681a      	ldr	r2, [r3, #0]
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011e50:	4b05      	ldr	r3, [pc, #20]	@ (8011e68 <vTaskInternalSetTimeOutState+0x28>)
 8011e52:	681a      	ldr	r2, [r3, #0]
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	605a      	str	r2, [r3, #4]
}
 8011e58:	bf00      	nop
 8011e5a:	370c      	adds	r7, #12
 8011e5c:	46bd      	mov	sp, r7
 8011e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e62:	4770      	bx	lr
 8011e64:	2000e3e0 	.word	0x2000e3e0
 8011e68:	2000e3cc 	.word	0x2000e3cc

08011e6c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011e6c:	b580      	push	{r7, lr}
 8011e6e:	b088      	sub	sp, #32
 8011e70:	af00      	add	r7, sp, #0
 8011e72:	6078      	str	r0, [r7, #4]
 8011e74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d10b      	bne.n	8011e94 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8011e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e80:	f383 8811 	msr	BASEPRI, r3
 8011e84:	f3bf 8f6f 	isb	sy
 8011e88:	f3bf 8f4f 	dsb	sy
 8011e8c:	613b      	str	r3, [r7, #16]
}
 8011e8e:	bf00      	nop
 8011e90:	bf00      	nop
 8011e92:	e7fd      	b.n	8011e90 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011e94:	683b      	ldr	r3, [r7, #0]
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d10b      	bne.n	8011eb2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8011e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e9e:	f383 8811 	msr	BASEPRI, r3
 8011ea2:	f3bf 8f6f 	isb	sy
 8011ea6:	f3bf 8f4f 	dsb	sy
 8011eaa:	60fb      	str	r3, [r7, #12]
}
 8011eac:	bf00      	nop
 8011eae:	bf00      	nop
 8011eb0:	e7fd      	b.n	8011eae <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8011eb2:	f7fe fc49 	bl	8010748 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011eb6:	4b1d      	ldr	r3, [pc, #116]	@ (8011f2c <xTaskCheckForTimeOut+0xc0>)
 8011eb8:	681b      	ldr	r3, [r3, #0]
 8011eba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	685b      	ldr	r3, [r3, #4]
 8011ec0:	69ba      	ldr	r2, [r7, #24]
 8011ec2:	1ad3      	subs	r3, r2, r3
 8011ec4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011ec6:	683b      	ldr	r3, [r7, #0]
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011ece:	d102      	bne.n	8011ed6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011ed0:	2300      	movs	r3, #0
 8011ed2:	61fb      	str	r3, [r7, #28]
 8011ed4:	e023      	b.n	8011f1e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	681a      	ldr	r2, [r3, #0]
 8011eda:	4b15      	ldr	r3, [pc, #84]	@ (8011f30 <xTaskCheckForTimeOut+0xc4>)
 8011edc:	681b      	ldr	r3, [r3, #0]
 8011ede:	429a      	cmp	r2, r3
 8011ee0:	d007      	beq.n	8011ef2 <xTaskCheckForTimeOut+0x86>
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	685b      	ldr	r3, [r3, #4]
 8011ee6:	69ba      	ldr	r2, [r7, #24]
 8011ee8:	429a      	cmp	r2, r3
 8011eea:	d302      	bcc.n	8011ef2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011eec:	2301      	movs	r3, #1
 8011eee:	61fb      	str	r3, [r7, #28]
 8011ef0:	e015      	b.n	8011f1e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011ef2:	683b      	ldr	r3, [r7, #0]
 8011ef4:	681b      	ldr	r3, [r3, #0]
 8011ef6:	697a      	ldr	r2, [r7, #20]
 8011ef8:	429a      	cmp	r2, r3
 8011efa:	d20b      	bcs.n	8011f14 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011efc:	683b      	ldr	r3, [r7, #0]
 8011efe:	681a      	ldr	r2, [r3, #0]
 8011f00:	697b      	ldr	r3, [r7, #20]
 8011f02:	1ad2      	subs	r2, r2, r3
 8011f04:	683b      	ldr	r3, [r7, #0]
 8011f06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011f08:	6878      	ldr	r0, [r7, #4]
 8011f0a:	f7ff ff99 	bl	8011e40 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011f0e:	2300      	movs	r3, #0
 8011f10:	61fb      	str	r3, [r7, #28]
 8011f12:	e004      	b.n	8011f1e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8011f14:	683b      	ldr	r3, [r7, #0]
 8011f16:	2200      	movs	r2, #0
 8011f18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011f1a:	2301      	movs	r3, #1
 8011f1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011f1e:	f7fe fc45 	bl	80107ac <vPortExitCritical>

	return xReturn;
 8011f22:	69fb      	ldr	r3, [r7, #28]
}
 8011f24:	4618      	mov	r0, r3
 8011f26:	3720      	adds	r7, #32
 8011f28:	46bd      	mov	sp, r7
 8011f2a:	bd80      	pop	{r7, pc}
 8011f2c:	2000e3cc 	.word	0x2000e3cc
 8011f30:	2000e3e0 	.word	0x2000e3e0

08011f34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011f34:	b480      	push	{r7}
 8011f36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011f38:	4b03      	ldr	r3, [pc, #12]	@ (8011f48 <vTaskMissedYield+0x14>)
 8011f3a:	2201      	movs	r2, #1
 8011f3c:	601a      	str	r2, [r3, #0]
}
 8011f3e:	bf00      	nop
 8011f40:	46bd      	mov	sp, r7
 8011f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f46:	4770      	bx	lr
 8011f48:	2000e3dc 	.word	0x2000e3dc

08011f4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011f4c:	b580      	push	{r7, lr}
 8011f4e:	b082      	sub	sp, #8
 8011f50:	af00      	add	r7, sp, #0
 8011f52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011f54:	f000 f852 	bl	8011ffc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011f58:	4b06      	ldr	r3, [pc, #24]	@ (8011f74 <prvIdleTask+0x28>)
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	2b01      	cmp	r3, #1
 8011f5e:	d9f9      	bls.n	8011f54 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011f60:	4b05      	ldr	r3, [pc, #20]	@ (8011f78 <prvIdleTask+0x2c>)
 8011f62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011f66:	601a      	str	r2, [r3, #0]
 8011f68:	f3bf 8f4f 	dsb	sy
 8011f6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011f70:	e7f0      	b.n	8011f54 <prvIdleTask+0x8>
 8011f72:	bf00      	nop
 8011f74:	2000def8 	.word	0x2000def8
 8011f78:	e000ed04 	.word	0xe000ed04

08011f7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011f7c:	b580      	push	{r7, lr}
 8011f7e:	b082      	sub	sp, #8
 8011f80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011f82:	2300      	movs	r3, #0
 8011f84:	607b      	str	r3, [r7, #4]
 8011f86:	e00c      	b.n	8011fa2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011f88:	687a      	ldr	r2, [r7, #4]
 8011f8a:	4613      	mov	r3, r2
 8011f8c:	009b      	lsls	r3, r3, #2
 8011f8e:	4413      	add	r3, r2
 8011f90:	009b      	lsls	r3, r3, #2
 8011f92:	4a12      	ldr	r2, [pc, #72]	@ (8011fdc <prvInitialiseTaskLists+0x60>)
 8011f94:	4413      	add	r3, r2
 8011f96:	4618      	mov	r0, r3
 8011f98:	f7fe f9f0 	bl	801037c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	3301      	adds	r3, #1
 8011fa0:	607b      	str	r3, [r7, #4]
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	2b37      	cmp	r3, #55	@ 0x37
 8011fa6:	d9ef      	bls.n	8011f88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011fa8:	480d      	ldr	r0, [pc, #52]	@ (8011fe0 <prvInitialiseTaskLists+0x64>)
 8011faa:	f7fe f9e7 	bl	801037c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011fae:	480d      	ldr	r0, [pc, #52]	@ (8011fe4 <prvInitialiseTaskLists+0x68>)
 8011fb0:	f7fe f9e4 	bl	801037c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011fb4:	480c      	ldr	r0, [pc, #48]	@ (8011fe8 <prvInitialiseTaskLists+0x6c>)
 8011fb6:	f7fe f9e1 	bl	801037c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011fba:	480c      	ldr	r0, [pc, #48]	@ (8011fec <prvInitialiseTaskLists+0x70>)
 8011fbc:	f7fe f9de 	bl	801037c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011fc0:	480b      	ldr	r0, [pc, #44]	@ (8011ff0 <prvInitialiseTaskLists+0x74>)
 8011fc2:	f7fe f9db 	bl	801037c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8011ff4 <prvInitialiseTaskLists+0x78>)
 8011fc8:	4a05      	ldr	r2, [pc, #20]	@ (8011fe0 <prvInitialiseTaskLists+0x64>)
 8011fca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8011ff8 <prvInitialiseTaskLists+0x7c>)
 8011fce:	4a05      	ldr	r2, [pc, #20]	@ (8011fe4 <prvInitialiseTaskLists+0x68>)
 8011fd0:	601a      	str	r2, [r3, #0]
}
 8011fd2:	bf00      	nop
 8011fd4:	3708      	adds	r7, #8
 8011fd6:	46bd      	mov	sp, r7
 8011fd8:	bd80      	pop	{r7, pc}
 8011fda:	bf00      	nop
 8011fdc:	2000def8 	.word	0x2000def8
 8011fe0:	2000e358 	.word	0x2000e358
 8011fe4:	2000e36c 	.word	0x2000e36c
 8011fe8:	2000e388 	.word	0x2000e388
 8011fec:	2000e39c 	.word	0x2000e39c
 8011ff0:	2000e3b4 	.word	0x2000e3b4
 8011ff4:	2000e380 	.word	0x2000e380
 8011ff8:	2000e384 	.word	0x2000e384

08011ffc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011ffc:	b580      	push	{r7, lr}
 8011ffe:	b082      	sub	sp, #8
 8012000:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012002:	e019      	b.n	8012038 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012004:	f7fe fba0 	bl	8010748 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012008:	4b10      	ldr	r3, [pc, #64]	@ (801204c <prvCheckTasksWaitingTermination+0x50>)
 801200a:	68db      	ldr	r3, [r3, #12]
 801200c:	68db      	ldr	r3, [r3, #12]
 801200e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	3304      	adds	r3, #4
 8012014:	4618      	mov	r0, r3
 8012016:	f7fe fa3b 	bl	8010490 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801201a:	4b0d      	ldr	r3, [pc, #52]	@ (8012050 <prvCheckTasksWaitingTermination+0x54>)
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	3b01      	subs	r3, #1
 8012020:	4a0b      	ldr	r2, [pc, #44]	@ (8012050 <prvCheckTasksWaitingTermination+0x54>)
 8012022:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012024:	4b0b      	ldr	r3, [pc, #44]	@ (8012054 <prvCheckTasksWaitingTermination+0x58>)
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	3b01      	subs	r3, #1
 801202a:	4a0a      	ldr	r2, [pc, #40]	@ (8012054 <prvCheckTasksWaitingTermination+0x58>)
 801202c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801202e:	f7fe fbbd 	bl	80107ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012032:	6878      	ldr	r0, [r7, #4]
 8012034:	f000 f810 	bl	8012058 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012038:	4b06      	ldr	r3, [pc, #24]	@ (8012054 <prvCheckTasksWaitingTermination+0x58>)
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d1e1      	bne.n	8012004 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012040:	bf00      	nop
 8012042:	bf00      	nop
 8012044:	3708      	adds	r7, #8
 8012046:	46bd      	mov	sp, r7
 8012048:	bd80      	pop	{r7, pc}
 801204a:	bf00      	nop
 801204c:	2000e39c 	.word	0x2000e39c
 8012050:	2000e3c8 	.word	0x2000e3c8
 8012054:	2000e3b0 	.word	0x2000e3b0

08012058 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012058:	b580      	push	{r7, lr}
 801205a:	b084      	sub	sp, #16
 801205c:	af00      	add	r7, sp, #0
 801205e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8012066:	2b00      	cmp	r3, #0
 8012068:	d108      	bne.n	801207c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801206e:	4618      	mov	r0, r3
 8012070:	f7fe f864 	bl	801013c <vPortFree>
				vPortFree( pxTCB );
 8012074:	6878      	ldr	r0, [r7, #4]
 8012076:	f7fe f861 	bl	801013c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801207a:	e019      	b.n	80120b0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8012082:	2b01      	cmp	r3, #1
 8012084:	d103      	bne.n	801208e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8012086:	6878      	ldr	r0, [r7, #4]
 8012088:	f7fe f858 	bl	801013c <vPortFree>
	}
 801208c:	e010      	b.n	80120b0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8012094:	2b02      	cmp	r3, #2
 8012096:	d00b      	beq.n	80120b0 <prvDeleteTCB+0x58>
	__asm volatile
 8012098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801209c:	f383 8811 	msr	BASEPRI, r3
 80120a0:	f3bf 8f6f 	isb	sy
 80120a4:	f3bf 8f4f 	dsb	sy
 80120a8:	60fb      	str	r3, [r7, #12]
}
 80120aa:	bf00      	nop
 80120ac:	bf00      	nop
 80120ae:	e7fd      	b.n	80120ac <prvDeleteTCB+0x54>
	}
 80120b0:	bf00      	nop
 80120b2:	3710      	adds	r7, #16
 80120b4:	46bd      	mov	sp, r7
 80120b6:	bd80      	pop	{r7, pc}

080120b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80120b8:	b480      	push	{r7}
 80120ba:	b083      	sub	sp, #12
 80120bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80120be:	4b0c      	ldr	r3, [pc, #48]	@ (80120f0 <prvResetNextTaskUnblockTime+0x38>)
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d104      	bne.n	80120d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80120c8:	4b0a      	ldr	r3, [pc, #40]	@ (80120f4 <prvResetNextTaskUnblockTime+0x3c>)
 80120ca:	f04f 32ff 	mov.w	r2, #4294967295
 80120ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80120d0:	e008      	b.n	80120e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80120d2:	4b07      	ldr	r3, [pc, #28]	@ (80120f0 <prvResetNextTaskUnblockTime+0x38>)
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	68db      	ldr	r3, [r3, #12]
 80120d8:	68db      	ldr	r3, [r3, #12]
 80120da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	685b      	ldr	r3, [r3, #4]
 80120e0:	4a04      	ldr	r2, [pc, #16]	@ (80120f4 <prvResetNextTaskUnblockTime+0x3c>)
 80120e2:	6013      	str	r3, [r2, #0]
}
 80120e4:	bf00      	nop
 80120e6:	370c      	adds	r7, #12
 80120e8:	46bd      	mov	sp, r7
 80120ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ee:	4770      	bx	lr
 80120f0:	2000e380 	.word	0x2000e380
 80120f4:	2000e3e8 	.word	0x2000e3e8

080120f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80120f8:	b480      	push	{r7}
 80120fa:	b083      	sub	sp, #12
 80120fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80120fe:	4b0b      	ldr	r3, [pc, #44]	@ (801212c <xTaskGetSchedulerState+0x34>)
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	2b00      	cmp	r3, #0
 8012104:	d102      	bne.n	801210c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012106:	2301      	movs	r3, #1
 8012108:	607b      	str	r3, [r7, #4]
 801210a:	e008      	b.n	801211e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801210c:	4b08      	ldr	r3, [pc, #32]	@ (8012130 <xTaskGetSchedulerState+0x38>)
 801210e:	681b      	ldr	r3, [r3, #0]
 8012110:	2b00      	cmp	r3, #0
 8012112:	d102      	bne.n	801211a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012114:	2302      	movs	r3, #2
 8012116:	607b      	str	r3, [r7, #4]
 8012118:	e001      	b.n	801211e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801211a:	2300      	movs	r3, #0
 801211c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801211e:	687b      	ldr	r3, [r7, #4]
	}
 8012120:	4618      	mov	r0, r3
 8012122:	370c      	adds	r7, #12
 8012124:	46bd      	mov	sp, r7
 8012126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801212a:	4770      	bx	lr
 801212c:	2000e3d4 	.word	0x2000e3d4
 8012130:	2000e3f0 	.word	0x2000e3f0

08012134 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012134:	b580      	push	{r7, lr}
 8012136:	b086      	sub	sp, #24
 8012138:	af00      	add	r7, sp, #0
 801213a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012140:	2300      	movs	r3, #0
 8012142:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	2b00      	cmp	r3, #0
 8012148:	d058      	beq.n	80121fc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801214a:	4b2f      	ldr	r3, [pc, #188]	@ (8012208 <xTaskPriorityDisinherit+0xd4>)
 801214c:	681b      	ldr	r3, [r3, #0]
 801214e:	693a      	ldr	r2, [r7, #16]
 8012150:	429a      	cmp	r2, r3
 8012152:	d00b      	beq.n	801216c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8012154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012158:	f383 8811 	msr	BASEPRI, r3
 801215c:	f3bf 8f6f 	isb	sy
 8012160:	f3bf 8f4f 	dsb	sy
 8012164:	60fb      	str	r3, [r7, #12]
}
 8012166:	bf00      	nop
 8012168:	bf00      	nop
 801216a:	e7fd      	b.n	8012168 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801216c:	693b      	ldr	r3, [r7, #16]
 801216e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012170:	2b00      	cmp	r3, #0
 8012172:	d10b      	bne.n	801218c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8012174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012178:	f383 8811 	msr	BASEPRI, r3
 801217c:	f3bf 8f6f 	isb	sy
 8012180:	f3bf 8f4f 	dsb	sy
 8012184:	60bb      	str	r3, [r7, #8]
}
 8012186:	bf00      	nop
 8012188:	bf00      	nop
 801218a:	e7fd      	b.n	8012188 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801218c:	693b      	ldr	r3, [r7, #16]
 801218e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012190:	1e5a      	subs	r2, r3, #1
 8012192:	693b      	ldr	r3, [r7, #16]
 8012194:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012196:	693b      	ldr	r3, [r7, #16]
 8012198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801219a:	693b      	ldr	r3, [r7, #16]
 801219c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801219e:	429a      	cmp	r2, r3
 80121a0:	d02c      	beq.n	80121fc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80121a2:	693b      	ldr	r3, [r7, #16]
 80121a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d128      	bne.n	80121fc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80121aa:	693b      	ldr	r3, [r7, #16]
 80121ac:	3304      	adds	r3, #4
 80121ae:	4618      	mov	r0, r3
 80121b0:	f7fe f96e 	bl	8010490 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80121b4:	693b      	ldr	r3, [r7, #16]
 80121b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80121b8:	693b      	ldr	r3, [r7, #16]
 80121ba:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80121bc:	693b      	ldr	r3, [r7, #16]
 80121be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121c0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80121c4:	693b      	ldr	r3, [r7, #16]
 80121c6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80121c8:	693b      	ldr	r3, [r7, #16]
 80121ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121cc:	4b0f      	ldr	r3, [pc, #60]	@ (801220c <xTaskPriorityDisinherit+0xd8>)
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	429a      	cmp	r2, r3
 80121d2:	d903      	bls.n	80121dc <xTaskPriorityDisinherit+0xa8>
 80121d4:	693b      	ldr	r3, [r7, #16]
 80121d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121d8:	4a0c      	ldr	r2, [pc, #48]	@ (801220c <xTaskPriorityDisinherit+0xd8>)
 80121da:	6013      	str	r3, [r2, #0]
 80121dc:	693b      	ldr	r3, [r7, #16]
 80121de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121e0:	4613      	mov	r3, r2
 80121e2:	009b      	lsls	r3, r3, #2
 80121e4:	4413      	add	r3, r2
 80121e6:	009b      	lsls	r3, r3, #2
 80121e8:	4a09      	ldr	r2, [pc, #36]	@ (8012210 <xTaskPriorityDisinherit+0xdc>)
 80121ea:	441a      	add	r2, r3
 80121ec:	693b      	ldr	r3, [r7, #16]
 80121ee:	3304      	adds	r3, #4
 80121f0:	4619      	mov	r1, r3
 80121f2:	4610      	mov	r0, r2
 80121f4:	f7fe f8ef 	bl	80103d6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80121f8:	2301      	movs	r3, #1
 80121fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80121fc:	697b      	ldr	r3, [r7, #20]
	}
 80121fe:	4618      	mov	r0, r3
 8012200:	3718      	adds	r7, #24
 8012202:	46bd      	mov	sp, r7
 8012204:	bd80      	pop	{r7, pc}
 8012206:	bf00      	nop
 8012208:	2000def4 	.word	0x2000def4
 801220c:	2000e3d0 	.word	0x2000e3d0
 8012210:	2000def8 	.word	0x2000def8

08012214 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012214:	b580      	push	{r7, lr}
 8012216:	b084      	sub	sp, #16
 8012218:	af00      	add	r7, sp, #0
 801221a:	6078      	str	r0, [r7, #4]
 801221c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801221e:	4b21      	ldr	r3, [pc, #132]	@ (80122a4 <prvAddCurrentTaskToDelayedList+0x90>)
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012224:	4b20      	ldr	r3, [pc, #128]	@ (80122a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	3304      	adds	r3, #4
 801222a:	4618      	mov	r0, r3
 801222c:	f7fe f930 	bl	8010490 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012236:	d10a      	bne.n	801224e <prvAddCurrentTaskToDelayedList+0x3a>
 8012238:	683b      	ldr	r3, [r7, #0]
 801223a:	2b00      	cmp	r3, #0
 801223c:	d007      	beq.n	801224e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801223e:	4b1a      	ldr	r3, [pc, #104]	@ (80122a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8012240:	681b      	ldr	r3, [r3, #0]
 8012242:	3304      	adds	r3, #4
 8012244:	4619      	mov	r1, r3
 8012246:	4819      	ldr	r0, [pc, #100]	@ (80122ac <prvAddCurrentTaskToDelayedList+0x98>)
 8012248:	f7fe f8c5 	bl	80103d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801224c:	e026      	b.n	801229c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801224e:	68fa      	ldr	r2, [r7, #12]
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	4413      	add	r3, r2
 8012254:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012256:	4b14      	ldr	r3, [pc, #80]	@ (80122a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8012258:	681b      	ldr	r3, [r3, #0]
 801225a:	68ba      	ldr	r2, [r7, #8]
 801225c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801225e:	68ba      	ldr	r2, [r7, #8]
 8012260:	68fb      	ldr	r3, [r7, #12]
 8012262:	429a      	cmp	r2, r3
 8012264:	d209      	bcs.n	801227a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012266:	4b12      	ldr	r3, [pc, #72]	@ (80122b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8012268:	681a      	ldr	r2, [r3, #0]
 801226a:	4b0f      	ldr	r3, [pc, #60]	@ (80122a8 <prvAddCurrentTaskToDelayedList+0x94>)
 801226c:	681b      	ldr	r3, [r3, #0]
 801226e:	3304      	adds	r3, #4
 8012270:	4619      	mov	r1, r3
 8012272:	4610      	mov	r0, r2
 8012274:	f7fe f8d3 	bl	801041e <vListInsert>
}
 8012278:	e010      	b.n	801229c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801227a:	4b0e      	ldr	r3, [pc, #56]	@ (80122b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 801227c:	681a      	ldr	r2, [r3, #0]
 801227e:	4b0a      	ldr	r3, [pc, #40]	@ (80122a8 <prvAddCurrentTaskToDelayedList+0x94>)
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	3304      	adds	r3, #4
 8012284:	4619      	mov	r1, r3
 8012286:	4610      	mov	r0, r2
 8012288:	f7fe f8c9 	bl	801041e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801228c:	4b0a      	ldr	r3, [pc, #40]	@ (80122b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	68ba      	ldr	r2, [r7, #8]
 8012292:	429a      	cmp	r2, r3
 8012294:	d202      	bcs.n	801229c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012296:	4a08      	ldr	r2, [pc, #32]	@ (80122b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012298:	68bb      	ldr	r3, [r7, #8]
 801229a:	6013      	str	r3, [r2, #0]
}
 801229c:	bf00      	nop
 801229e:	3710      	adds	r7, #16
 80122a0:	46bd      	mov	sp, r7
 80122a2:	bd80      	pop	{r7, pc}
 80122a4:	2000e3cc 	.word	0x2000e3cc
 80122a8:	2000def4 	.word	0x2000def4
 80122ac:	2000e3b4 	.word	0x2000e3b4
 80122b0:	2000e384 	.word	0x2000e384
 80122b4:	2000e380 	.word	0x2000e380
 80122b8:	2000e3e8 	.word	0x2000e3e8

080122bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80122bc:	b580      	push	{r7, lr}
 80122be:	b08a      	sub	sp, #40	@ 0x28
 80122c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80122c2:	2300      	movs	r3, #0
 80122c4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80122c6:	f000 fb13 	bl	80128f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80122ca:	4b1d      	ldr	r3, [pc, #116]	@ (8012340 <xTimerCreateTimerTask+0x84>)
 80122cc:	681b      	ldr	r3, [r3, #0]
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d021      	beq.n	8012316 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80122d2:	2300      	movs	r3, #0
 80122d4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80122d6:	2300      	movs	r3, #0
 80122d8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80122da:	1d3a      	adds	r2, r7, #4
 80122dc:	f107 0108 	add.w	r1, r7, #8
 80122e0:	f107 030c 	add.w	r3, r7, #12
 80122e4:	4618      	mov	r0, r3
 80122e6:	f7fd fe41 	bl	800ff6c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80122ea:	6879      	ldr	r1, [r7, #4]
 80122ec:	68bb      	ldr	r3, [r7, #8]
 80122ee:	68fa      	ldr	r2, [r7, #12]
 80122f0:	9202      	str	r2, [sp, #8]
 80122f2:	9301      	str	r3, [sp, #4]
 80122f4:	2302      	movs	r3, #2
 80122f6:	9300      	str	r3, [sp, #0]
 80122f8:	2300      	movs	r3, #0
 80122fa:	460a      	mov	r2, r1
 80122fc:	4911      	ldr	r1, [pc, #68]	@ (8012344 <xTimerCreateTimerTask+0x88>)
 80122fe:	4812      	ldr	r0, [pc, #72]	@ (8012348 <xTimerCreateTimerTask+0x8c>)
 8012300:	f7ff f83e 	bl	8011380 <xTaskCreateStatic>
 8012304:	4603      	mov	r3, r0
 8012306:	4a11      	ldr	r2, [pc, #68]	@ (801234c <xTimerCreateTimerTask+0x90>)
 8012308:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801230a:	4b10      	ldr	r3, [pc, #64]	@ (801234c <xTimerCreateTimerTask+0x90>)
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	2b00      	cmp	r3, #0
 8012310:	d001      	beq.n	8012316 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8012312:	2301      	movs	r3, #1
 8012314:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8012316:	697b      	ldr	r3, [r7, #20]
 8012318:	2b00      	cmp	r3, #0
 801231a:	d10b      	bne.n	8012334 <xTimerCreateTimerTask+0x78>
	__asm volatile
 801231c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012320:	f383 8811 	msr	BASEPRI, r3
 8012324:	f3bf 8f6f 	isb	sy
 8012328:	f3bf 8f4f 	dsb	sy
 801232c:	613b      	str	r3, [r7, #16]
}
 801232e:	bf00      	nop
 8012330:	bf00      	nop
 8012332:	e7fd      	b.n	8012330 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8012334:	697b      	ldr	r3, [r7, #20]
}
 8012336:	4618      	mov	r0, r3
 8012338:	3718      	adds	r7, #24
 801233a:	46bd      	mov	sp, r7
 801233c:	bd80      	pop	{r7, pc}
 801233e:	bf00      	nop
 8012340:	2000e424 	.word	0x2000e424
 8012344:	08013898 	.word	0x08013898
 8012348:	08012489 	.word	0x08012489
 801234c:	2000e428 	.word	0x2000e428

08012350 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8012350:	b580      	push	{r7, lr}
 8012352:	b08a      	sub	sp, #40	@ 0x28
 8012354:	af00      	add	r7, sp, #0
 8012356:	60f8      	str	r0, [r7, #12]
 8012358:	60b9      	str	r1, [r7, #8]
 801235a:	607a      	str	r2, [r7, #4]
 801235c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801235e:	2300      	movs	r3, #0
 8012360:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8012362:	68fb      	ldr	r3, [r7, #12]
 8012364:	2b00      	cmp	r3, #0
 8012366:	d10b      	bne.n	8012380 <xTimerGenericCommand+0x30>
	__asm volatile
 8012368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801236c:	f383 8811 	msr	BASEPRI, r3
 8012370:	f3bf 8f6f 	isb	sy
 8012374:	f3bf 8f4f 	dsb	sy
 8012378:	623b      	str	r3, [r7, #32]
}
 801237a:	bf00      	nop
 801237c:	bf00      	nop
 801237e:	e7fd      	b.n	801237c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8012380:	4b19      	ldr	r3, [pc, #100]	@ (80123e8 <xTimerGenericCommand+0x98>)
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	2b00      	cmp	r3, #0
 8012386:	d02a      	beq.n	80123de <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012388:	68bb      	ldr	r3, [r7, #8]
 801238a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012394:	68bb      	ldr	r3, [r7, #8]
 8012396:	2b05      	cmp	r3, #5
 8012398:	dc18      	bgt.n	80123cc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801239a:	f7ff fead 	bl	80120f8 <xTaskGetSchedulerState>
 801239e:	4603      	mov	r3, r0
 80123a0:	2b02      	cmp	r3, #2
 80123a2:	d109      	bne.n	80123b8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80123a4:	4b10      	ldr	r3, [pc, #64]	@ (80123e8 <xTimerGenericCommand+0x98>)
 80123a6:	6818      	ldr	r0, [r3, #0]
 80123a8:	f107 0110 	add.w	r1, r7, #16
 80123ac:	2300      	movs	r3, #0
 80123ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80123b0:	f7fe fbf6 	bl	8010ba0 <xQueueGenericSend>
 80123b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80123b6:	e012      	b.n	80123de <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80123b8:	4b0b      	ldr	r3, [pc, #44]	@ (80123e8 <xTimerGenericCommand+0x98>)
 80123ba:	6818      	ldr	r0, [r3, #0]
 80123bc:	f107 0110 	add.w	r1, r7, #16
 80123c0:	2300      	movs	r3, #0
 80123c2:	2200      	movs	r2, #0
 80123c4:	f7fe fbec 	bl	8010ba0 <xQueueGenericSend>
 80123c8:	6278      	str	r0, [r7, #36]	@ 0x24
 80123ca:	e008      	b.n	80123de <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80123cc:	4b06      	ldr	r3, [pc, #24]	@ (80123e8 <xTimerGenericCommand+0x98>)
 80123ce:	6818      	ldr	r0, [r3, #0]
 80123d0:	f107 0110 	add.w	r1, r7, #16
 80123d4:	2300      	movs	r3, #0
 80123d6:	683a      	ldr	r2, [r7, #0]
 80123d8:	f7fe fce4 	bl	8010da4 <xQueueGenericSendFromISR>
 80123dc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80123de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80123e0:	4618      	mov	r0, r3
 80123e2:	3728      	adds	r7, #40	@ 0x28
 80123e4:	46bd      	mov	sp, r7
 80123e6:	bd80      	pop	{r7, pc}
 80123e8:	2000e424 	.word	0x2000e424

080123ec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80123ec:	b580      	push	{r7, lr}
 80123ee:	b088      	sub	sp, #32
 80123f0:	af02      	add	r7, sp, #8
 80123f2:	6078      	str	r0, [r7, #4]
 80123f4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80123f6:	4b23      	ldr	r3, [pc, #140]	@ (8012484 <prvProcessExpiredTimer+0x98>)
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	68db      	ldr	r3, [r3, #12]
 80123fc:	68db      	ldr	r3, [r3, #12]
 80123fe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012400:	697b      	ldr	r3, [r7, #20]
 8012402:	3304      	adds	r3, #4
 8012404:	4618      	mov	r0, r3
 8012406:	f7fe f843 	bl	8010490 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801240a:	697b      	ldr	r3, [r7, #20]
 801240c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012410:	f003 0304 	and.w	r3, r3, #4
 8012414:	2b00      	cmp	r3, #0
 8012416:	d023      	beq.n	8012460 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8012418:	697b      	ldr	r3, [r7, #20]
 801241a:	699a      	ldr	r2, [r3, #24]
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	18d1      	adds	r1, r2, r3
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	683a      	ldr	r2, [r7, #0]
 8012424:	6978      	ldr	r0, [r7, #20]
 8012426:	f000 f8d5 	bl	80125d4 <prvInsertTimerInActiveList>
 801242a:	4603      	mov	r3, r0
 801242c:	2b00      	cmp	r3, #0
 801242e:	d020      	beq.n	8012472 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012430:	2300      	movs	r3, #0
 8012432:	9300      	str	r3, [sp, #0]
 8012434:	2300      	movs	r3, #0
 8012436:	687a      	ldr	r2, [r7, #4]
 8012438:	2100      	movs	r1, #0
 801243a:	6978      	ldr	r0, [r7, #20]
 801243c:	f7ff ff88 	bl	8012350 <xTimerGenericCommand>
 8012440:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8012442:	693b      	ldr	r3, [r7, #16]
 8012444:	2b00      	cmp	r3, #0
 8012446:	d114      	bne.n	8012472 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8012448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801244c:	f383 8811 	msr	BASEPRI, r3
 8012450:	f3bf 8f6f 	isb	sy
 8012454:	f3bf 8f4f 	dsb	sy
 8012458:	60fb      	str	r3, [r7, #12]
}
 801245a:	bf00      	nop
 801245c:	bf00      	nop
 801245e:	e7fd      	b.n	801245c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012460:	697b      	ldr	r3, [r7, #20]
 8012462:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012466:	f023 0301 	bic.w	r3, r3, #1
 801246a:	b2da      	uxtb	r2, r3
 801246c:	697b      	ldr	r3, [r7, #20]
 801246e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012472:	697b      	ldr	r3, [r7, #20]
 8012474:	6a1b      	ldr	r3, [r3, #32]
 8012476:	6978      	ldr	r0, [r7, #20]
 8012478:	4798      	blx	r3
}
 801247a:	bf00      	nop
 801247c:	3718      	adds	r7, #24
 801247e:	46bd      	mov	sp, r7
 8012480:	bd80      	pop	{r7, pc}
 8012482:	bf00      	nop
 8012484:	2000e41c 	.word	0x2000e41c

08012488 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012488:	b580      	push	{r7, lr}
 801248a:	b084      	sub	sp, #16
 801248c:	af00      	add	r7, sp, #0
 801248e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012490:	f107 0308 	add.w	r3, r7, #8
 8012494:	4618      	mov	r0, r3
 8012496:	f000 f859 	bl	801254c <prvGetNextExpireTime>
 801249a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801249c:	68bb      	ldr	r3, [r7, #8]
 801249e:	4619      	mov	r1, r3
 80124a0:	68f8      	ldr	r0, [r7, #12]
 80124a2:	f000 f805 	bl	80124b0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80124a6:	f000 f8d7 	bl	8012658 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80124aa:	bf00      	nop
 80124ac:	e7f0      	b.n	8012490 <prvTimerTask+0x8>
	...

080124b0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80124b0:	b580      	push	{r7, lr}
 80124b2:	b084      	sub	sp, #16
 80124b4:	af00      	add	r7, sp, #0
 80124b6:	6078      	str	r0, [r7, #4]
 80124b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80124ba:	f7ff fa25 	bl	8011908 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80124be:	f107 0308 	add.w	r3, r7, #8
 80124c2:	4618      	mov	r0, r3
 80124c4:	f000 f866 	bl	8012594 <prvSampleTimeNow>
 80124c8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80124ca:	68bb      	ldr	r3, [r7, #8]
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d130      	bne.n	8012532 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80124d0:	683b      	ldr	r3, [r7, #0]
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d10a      	bne.n	80124ec <prvProcessTimerOrBlockTask+0x3c>
 80124d6:	687a      	ldr	r2, [r7, #4]
 80124d8:	68fb      	ldr	r3, [r7, #12]
 80124da:	429a      	cmp	r2, r3
 80124dc:	d806      	bhi.n	80124ec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80124de:	f7ff fa21 	bl	8011924 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80124e2:	68f9      	ldr	r1, [r7, #12]
 80124e4:	6878      	ldr	r0, [r7, #4]
 80124e6:	f7ff ff81 	bl	80123ec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80124ea:	e024      	b.n	8012536 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80124ec:	683b      	ldr	r3, [r7, #0]
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d008      	beq.n	8012504 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80124f2:	4b13      	ldr	r3, [pc, #76]	@ (8012540 <prvProcessTimerOrBlockTask+0x90>)
 80124f4:	681b      	ldr	r3, [r3, #0]
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	2b00      	cmp	r3, #0
 80124fa:	d101      	bne.n	8012500 <prvProcessTimerOrBlockTask+0x50>
 80124fc:	2301      	movs	r3, #1
 80124fe:	e000      	b.n	8012502 <prvProcessTimerOrBlockTask+0x52>
 8012500:	2300      	movs	r3, #0
 8012502:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8012504:	4b0f      	ldr	r3, [pc, #60]	@ (8012544 <prvProcessTimerOrBlockTask+0x94>)
 8012506:	6818      	ldr	r0, [r3, #0]
 8012508:	687a      	ldr	r2, [r7, #4]
 801250a:	68fb      	ldr	r3, [r7, #12]
 801250c:	1ad3      	subs	r3, r2, r3
 801250e:	683a      	ldr	r2, [r7, #0]
 8012510:	4619      	mov	r1, r3
 8012512:	f7fe ff01 	bl	8011318 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8012516:	f7ff fa05 	bl	8011924 <xTaskResumeAll>
 801251a:	4603      	mov	r3, r0
 801251c:	2b00      	cmp	r3, #0
 801251e:	d10a      	bne.n	8012536 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8012520:	4b09      	ldr	r3, [pc, #36]	@ (8012548 <prvProcessTimerOrBlockTask+0x98>)
 8012522:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012526:	601a      	str	r2, [r3, #0]
 8012528:	f3bf 8f4f 	dsb	sy
 801252c:	f3bf 8f6f 	isb	sy
}
 8012530:	e001      	b.n	8012536 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8012532:	f7ff f9f7 	bl	8011924 <xTaskResumeAll>
}
 8012536:	bf00      	nop
 8012538:	3710      	adds	r7, #16
 801253a:	46bd      	mov	sp, r7
 801253c:	bd80      	pop	{r7, pc}
 801253e:	bf00      	nop
 8012540:	2000e420 	.word	0x2000e420
 8012544:	2000e424 	.word	0x2000e424
 8012548:	e000ed04 	.word	0xe000ed04

0801254c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 801254c:	b480      	push	{r7}
 801254e:	b085      	sub	sp, #20
 8012550:	af00      	add	r7, sp, #0
 8012552:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012554:	4b0e      	ldr	r3, [pc, #56]	@ (8012590 <prvGetNextExpireTime+0x44>)
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	681b      	ldr	r3, [r3, #0]
 801255a:	2b00      	cmp	r3, #0
 801255c:	d101      	bne.n	8012562 <prvGetNextExpireTime+0x16>
 801255e:	2201      	movs	r2, #1
 8012560:	e000      	b.n	8012564 <prvGetNextExpireTime+0x18>
 8012562:	2200      	movs	r2, #0
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	2b00      	cmp	r3, #0
 801256e:	d105      	bne.n	801257c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012570:	4b07      	ldr	r3, [pc, #28]	@ (8012590 <prvGetNextExpireTime+0x44>)
 8012572:	681b      	ldr	r3, [r3, #0]
 8012574:	68db      	ldr	r3, [r3, #12]
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	60fb      	str	r3, [r7, #12]
 801257a:	e001      	b.n	8012580 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 801257c:	2300      	movs	r3, #0
 801257e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8012580:	68fb      	ldr	r3, [r7, #12]
}
 8012582:	4618      	mov	r0, r3
 8012584:	3714      	adds	r7, #20
 8012586:	46bd      	mov	sp, r7
 8012588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801258c:	4770      	bx	lr
 801258e:	bf00      	nop
 8012590:	2000e41c 	.word	0x2000e41c

08012594 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012594:	b580      	push	{r7, lr}
 8012596:	b084      	sub	sp, #16
 8012598:	af00      	add	r7, sp, #0
 801259a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 801259c:	f7ff fa60 	bl	8011a60 <xTaskGetTickCount>
 80125a0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80125a2:	4b0b      	ldr	r3, [pc, #44]	@ (80125d0 <prvSampleTimeNow+0x3c>)
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	68fa      	ldr	r2, [r7, #12]
 80125a8:	429a      	cmp	r2, r3
 80125aa:	d205      	bcs.n	80125b8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80125ac:	f000 f93a 	bl	8012824 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	2201      	movs	r2, #1
 80125b4:	601a      	str	r2, [r3, #0]
 80125b6:	e002      	b.n	80125be <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	2200      	movs	r2, #0
 80125bc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80125be:	4a04      	ldr	r2, [pc, #16]	@ (80125d0 <prvSampleTimeNow+0x3c>)
 80125c0:	68fb      	ldr	r3, [r7, #12]
 80125c2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80125c4:	68fb      	ldr	r3, [r7, #12]
}
 80125c6:	4618      	mov	r0, r3
 80125c8:	3710      	adds	r7, #16
 80125ca:	46bd      	mov	sp, r7
 80125cc:	bd80      	pop	{r7, pc}
 80125ce:	bf00      	nop
 80125d0:	2000e42c 	.word	0x2000e42c

080125d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80125d4:	b580      	push	{r7, lr}
 80125d6:	b086      	sub	sp, #24
 80125d8:	af00      	add	r7, sp, #0
 80125da:	60f8      	str	r0, [r7, #12]
 80125dc:	60b9      	str	r1, [r7, #8]
 80125de:	607a      	str	r2, [r7, #4]
 80125e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80125e2:	2300      	movs	r3, #0
 80125e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	68ba      	ldr	r2, [r7, #8]
 80125ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	68fa      	ldr	r2, [r7, #12]
 80125f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80125f2:	68ba      	ldr	r2, [r7, #8]
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	429a      	cmp	r2, r3
 80125f8:	d812      	bhi.n	8012620 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80125fa:	687a      	ldr	r2, [r7, #4]
 80125fc:	683b      	ldr	r3, [r7, #0]
 80125fe:	1ad2      	subs	r2, r2, r3
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	699b      	ldr	r3, [r3, #24]
 8012604:	429a      	cmp	r2, r3
 8012606:	d302      	bcc.n	801260e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8012608:	2301      	movs	r3, #1
 801260a:	617b      	str	r3, [r7, #20]
 801260c:	e01b      	b.n	8012646 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801260e:	4b10      	ldr	r3, [pc, #64]	@ (8012650 <prvInsertTimerInActiveList+0x7c>)
 8012610:	681a      	ldr	r2, [r3, #0]
 8012612:	68fb      	ldr	r3, [r7, #12]
 8012614:	3304      	adds	r3, #4
 8012616:	4619      	mov	r1, r3
 8012618:	4610      	mov	r0, r2
 801261a:	f7fd ff00 	bl	801041e <vListInsert>
 801261e:	e012      	b.n	8012646 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8012620:	687a      	ldr	r2, [r7, #4]
 8012622:	683b      	ldr	r3, [r7, #0]
 8012624:	429a      	cmp	r2, r3
 8012626:	d206      	bcs.n	8012636 <prvInsertTimerInActiveList+0x62>
 8012628:	68ba      	ldr	r2, [r7, #8]
 801262a:	683b      	ldr	r3, [r7, #0]
 801262c:	429a      	cmp	r2, r3
 801262e:	d302      	bcc.n	8012636 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8012630:	2301      	movs	r3, #1
 8012632:	617b      	str	r3, [r7, #20]
 8012634:	e007      	b.n	8012646 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012636:	4b07      	ldr	r3, [pc, #28]	@ (8012654 <prvInsertTimerInActiveList+0x80>)
 8012638:	681a      	ldr	r2, [r3, #0]
 801263a:	68fb      	ldr	r3, [r7, #12]
 801263c:	3304      	adds	r3, #4
 801263e:	4619      	mov	r1, r3
 8012640:	4610      	mov	r0, r2
 8012642:	f7fd feec 	bl	801041e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012646:	697b      	ldr	r3, [r7, #20]
}
 8012648:	4618      	mov	r0, r3
 801264a:	3718      	adds	r7, #24
 801264c:	46bd      	mov	sp, r7
 801264e:	bd80      	pop	{r7, pc}
 8012650:	2000e420 	.word	0x2000e420
 8012654:	2000e41c 	.word	0x2000e41c

08012658 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012658:	b580      	push	{r7, lr}
 801265a:	b08e      	sub	sp, #56	@ 0x38
 801265c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801265e:	e0ce      	b.n	80127fe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	2b00      	cmp	r3, #0
 8012664:	da19      	bge.n	801269a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012666:	1d3b      	adds	r3, r7, #4
 8012668:	3304      	adds	r3, #4
 801266a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801266c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801266e:	2b00      	cmp	r3, #0
 8012670:	d10b      	bne.n	801268a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8012672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012676:	f383 8811 	msr	BASEPRI, r3
 801267a:	f3bf 8f6f 	isb	sy
 801267e:	f3bf 8f4f 	dsb	sy
 8012682:	61fb      	str	r3, [r7, #28]
}
 8012684:	bf00      	nop
 8012686:	bf00      	nop
 8012688:	e7fd      	b.n	8012686 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801268a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012690:	6850      	ldr	r0, [r2, #4]
 8012692:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012694:	6892      	ldr	r2, [r2, #8]
 8012696:	4611      	mov	r1, r2
 8012698:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	2b00      	cmp	r3, #0
 801269e:	f2c0 80ae 	blt.w	80127fe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80126a2:	68fb      	ldr	r3, [r7, #12]
 80126a4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80126a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126a8:	695b      	ldr	r3, [r3, #20]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d004      	beq.n	80126b8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80126ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126b0:	3304      	adds	r3, #4
 80126b2:	4618      	mov	r0, r3
 80126b4:	f7fd feec 	bl	8010490 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80126b8:	463b      	mov	r3, r7
 80126ba:	4618      	mov	r0, r3
 80126bc:	f7ff ff6a 	bl	8012594 <prvSampleTimeNow>
 80126c0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	2b09      	cmp	r3, #9
 80126c6:	f200 8097 	bhi.w	80127f8 <prvProcessReceivedCommands+0x1a0>
 80126ca:	a201      	add	r2, pc, #4	@ (adr r2, 80126d0 <prvProcessReceivedCommands+0x78>)
 80126cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126d0:	080126f9 	.word	0x080126f9
 80126d4:	080126f9 	.word	0x080126f9
 80126d8:	080126f9 	.word	0x080126f9
 80126dc:	0801276f 	.word	0x0801276f
 80126e0:	08012783 	.word	0x08012783
 80126e4:	080127cf 	.word	0x080127cf
 80126e8:	080126f9 	.word	0x080126f9
 80126ec:	080126f9 	.word	0x080126f9
 80126f0:	0801276f 	.word	0x0801276f
 80126f4:	08012783 	.word	0x08012783
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80126f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80126fe:	f043 0301 	orr.w	r3, r3, #1
 8012702:	b2da      	uxtb	r2, r3
 8012704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012706:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801270a:	68ba      	ldr	r2, [r7, #8]
 801270c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801270e:	699b      	ldr	r3, [r3, #24]
 8012710:	18d1      	adds	r1, r2, r3
 8012712:	68bb      	ldr	r3, [r7, #8]
 8012714:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012716:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012718:	f7ff ff5c 	bl	80125d4 <prvInsertTimerInActiveList>
 801271c:	4603      	mov	r3, r0
 801271e:	2b00      	cmp	r3, #0
 8012720:	d06c      	beq.n	80127fc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012724:	6a1b      	ldr	r3, [r3, #32]
 8012726:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012728:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801272a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801272c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012730:	f003 0304 	and.w	r3, r3, #4
 8012734:	2b00      	cmp	r3, #0
 8012736:	d061      	beq.n	80127fc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012738:	68ba      	ldr	r2, [r7, #8]
 801273a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801273c:	699b      	ldr	r3, [r3, #24]
 801273e:	441a      	add	r2, r3
 8012740:	2300      	movs	r3, #0
 8012742:	9300      	str	r3, [sp, #0]
 8012744:	2300      	movs	r3, #0
 8012746:	2100      	movs	r1, #0
 8012748:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801274a:	f7ff fe01 	bl	8012350 <xTimerGenericCommand>
 801274e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012750:	6a3b      	ldr	r3, [r7, #32]
 8012752:	2b00      	cmp	r3, #0
 8012754:	d152      	bne.n	80127fc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8012756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801275a:	f383 8811 	msr	BASEPRI, r3
 801275e:	f3bf 8f6f 	isb	sy
 8012762:	f3bf 8f4f 	dsb	sy
 8012766:	61bb      	str	r3, [r7, #24]
}
 8012768:	bf00      	nop
 801276a:	bf00      	nop
 801276c:	e7fd      	b.n	801276a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801276e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012770:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012774:	f023 0301 	bic.w	r3, r3, #1
 8012778:	b2da      	uxtb	r2, r3
 801277a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801277c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012780:	e03d      	b.n	80127fe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012784:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012788:	f043 0301 	orr.w	r3, r3, #1
 801278c:	b2da      	uxtb	r2, r3
 801278e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012790:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012794:	68ba      	ldr	r2, [r7, #8]
 8012796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012798:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801279a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801279c:	699b      	ldr	r3, [r3, #24]
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d10b      	bne.n	80127ba <prvProcessReceivedCommands+0x162>
	__asm volatile
 80127a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80127a6:	f383 8811 	msr	BASEPRI, r3
 80127aa:	f3bf 8f6f 	isb	sy
 80127ae:	f3bf 8f4f 	dsb	sy
 80127b2:	617b      	str	r3, [r7, #20]
}
 80127b4:	bf00      	nop
 80127b6:	bf00      	nop
 80127b8:	e7fd      	b.n	80127b6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80127ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127bc:	699a      	ldr	r2, [r3, #24]
 80127be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127c0:	18d1      	adds	r1, r2, r3
 80127c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80127c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80127c8:	f7ff ff04 	bl	80125d4 <prvInsertTimerInActiveList>
					break;
 80127cc:	e017      	b.n	80127fe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80127ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80127d4:	f003 0302 	and.w	r3, r3, #2
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d103      	bne.n	80127e4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80127dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80127de:	f7fd fcad 	bl	801013c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80127e2:	e00c      	b.n	80127fe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80127e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80127ea:	f023 0301 	bic.w	r3, r3, #1
 80127ee:	b2da      	uxtb	r2, r3
 80127f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80127f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80127f6:	e002      	b.n	80127fe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80127f8:	bf00      	nop
 80127fa:	e000      	b.n	80127fe <prvProcessReceivedCommands+0x1a6>
					break;
 80127fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80127fe:	4b08      	ldr	r3, [pc, #32]	@ (8012820 <prvProcessReceivedCommands+0x1c8>)
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	1d39      	adds	r1, r7, #4
 8012804:	2200      	movs	r2, #0
 8012806:	4618      	mov	r0, r3
 8012808:	f7fe fb6a 	bl	8010ee0 <xQueueReceive>
 801280c:	4603      	mov	r3, r0
 801280e:	2b00      	cmp	r3, #0
 8012810:	f47f af26 	bne.w	8012660 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012814:	bf00      	nop
 8012816:	bf00      	nop
 8012818:	3730      	adds	r7, #48	@ 0x30
 801281a:	46bd      	mov	sp, r7
 801281c:	bd80      	pop	{r7, pc}
 801281e:	bf00      	nop
 8012820:	2000e424 	.word	0x2000e424

08012824 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012824:	b580      	push	{r7, lr}
 8012826:	b088      	sub	sp, #32
 8012828:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801282a:	e049      	b.n	80128c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801282c:	4b2e      	ldr	r3, [pc, #184]	@ (80128e8 <prvSwitchTimerLists+0xc4>)
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	68db      	ldr	r3, [r3, #12]
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012836:	4b2c      	ldr	r3, [pc, #176]	@ (80128e8 <prvSwitchTimerLists+0xc4>)
 8012838:	681b      	ldr	r3, [r3, #0]
 801283a:	68db      	ldr	r3, [r3, #12]
 801283c:	68db      	ldr	r3, [r3, #12]
 801283e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	3304      	adds	r3, #4
 8012844:	4618      	mov	r0, r3
 8012846:	f7fd fe23 	bl	8010490 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801284a:	68fb      	ldr	r3, [r7, #12]
 801284c:	6a1b      	ldr	r3, [r3, #32]
 801284e:	68f8      	ldr	r0, [r7, #12]
 8012850:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012852:	68fb      	ldr	r3, [r7, #12]
 8012854:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012858:	f003 0304 	and.w	r3, r3, #4
 801285c:	2b00      	cmp	r3, #0
 801285e:	d02f      	beq.n	80128c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012860:	68fb      	ldr	r3, [r7, #12]
 8012862:	699b      	ldr	r3, [r3, #24]
 8012864:	693a      	ldr	r2, [r7, #16]
 8012866:	4413      	add	r3, r2
 8012868:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801286a:	68ba      	ldr	r2, [r7, #8]
 801286c:	693b      	ldr	r3, [r7, #16]
 801286e:	429a      	cmp	r2, r3
 8012870:	d90e      	bls.n	8012890 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012872:	68fb      	ldr	r3, [r7, #12]
 8012874:	68ba      	ldr	r2, [r7, #8]
 8012876:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	68fa      	ldr	r2, [r7, #12]
 801287c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801287e:	4b1a      	ldr	r3, [pc, #104]	@ (80128e8 <prvSwitchTimerLists+0xc4>)
 8012880:	681a      	ldr	r2, [r3, #0]
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	3304      	adds	r3, #4
 8012886:	4619      	mov	r1, r3
 8012888:	4610      	mov	r0, r2
 801288a:	f7fd fdc8 	bl	801041e <vListInsert>
 801288e:	e017      	b.n	80128c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012890:	2300      	movs	r3, #0
 8012892:	9300      	str	r3, [sp, #0]
 8012894:	2300      	movs	r3, #0
 8012896:	693a      	ldr	r2, [r7, #16]
 8012898:	2100      	movs	r1, #0
 801289a:	68f8      	ldr	r0, [r7, #12]
 801289c:	f7ff fd58 	bl	8012350 <xTimerGenericCommand>
 80128a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d10b      	bne.n	80128c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80128a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80128ac:	f383 8811 	msr	BASEPRI, r3
 80128b0:	f3bf 8f6f 	isb	sy
 80128b4:	f3bf 8f4f 	dsb	sy
 80128b8:	603b      	str	r3, [r7, #0]
}
 80128ba:	bf00      	nop
 80128bc:	bf00      	nop
 80128be:	e7fd      	b.n	80128bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80128c0:	4b09      	ldr	r3, [pc, #36]	@ (80128e8 <prvSwitchTimerLists+0xc4>)
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	681b      	ldr	r3, [r3, #0]
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d1b0      	bne.n	801282c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80128ca:	4b07      	ldr	r3, [pc, #28]	@ (80128e8 <prvSwitchTimerLists+0xc4>)
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80128d0:	4b06      	ldr	r3, [pc, #24]	@ (80128ec <prvSwitchTimerLists+0xc8>)
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	4a04      	ldr	r2, [pc, #16]	@ (80128e8 <prvSwitchTimerLists+0xc4>)
 80128d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80128d8:	4a04      	ldr	r2, [pc, #16]	@ (80128ec <prvSwitchTimerLists+0xc8>)
 80128da:	697b      	ldr	r3, [r7, #20]
 80128dc:	6013      	str	r3, [r2, #0]
}
 80128de:	bf00      	nop
 80128e0:	3718      	adds	r7, #24
 80128e2:	46bd      	mov	sp, r7
 80128e4:	bd80      	pop	{r7, pc}
 80128e6:	bf00      	nop
 80128e8:	2000e41c 	.word	0x2000e41c
 80128ec:	2000e420 	.word	0x2000e420

080128f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80128f0:	b580      	push	{r7, lr}
 80128f2:	b082      	sub	sp, #8
 80128f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80128f6:	f7fd ff27 	bl	8010748 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80128fa:	4b15      	ldr	r3, [pc, #84]	@ (8012950 <prvCheckForValidListAndQueue+0x60>)
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d120      	bne.n	8012944 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012902:	4814      	ldr	r0, [pc, #80]	@ (8012954 <prvCheckForValidListAndQueue+0x64>)
 8012904:	f7fd fd3a 	bl	801037c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012908:	4813      	ldr	r0, [pc, #76]	@ (8012958 <prvCheckForValidListAndQueue+0x68>)
 801290a:	f7fd fd37 	bl	801037c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801290e:	4b13      	ldr	r3, [pc, #76]	@ (801295c <prvCheckForValidListAndQueue+0x6c>)
 8012910:	4a10      	ldr	r2, [pc, #64]	@ (8012954 <prvCheckForValidListAndQueue+0x64>)
 8012912:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012914:	4b12      	ldr	r3, [pc, #72]	@ (8012960 <prvCheckForValidListAndQueue+0x70>)
 8012916:	4a10      	ldr	r2, [pc, #64]	@ (8012958 <prvCheckForValidListAndQueue+0x68>)
 8012918:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801291a:	2300      	movs	r3, #0
 801291c:	9300      	str	r3, [sp, #0]
 801291e:	4b11      	ldr	r3, [pc, #68]	@ (8012964 <prvCheckForValidListAndQueue+0x74>)
 8012920:	4a11      	ldr	r2, [pc, #68]	@ (8012968 <prvCheckForValidListAndQueue+0x78>)
 8012922:	2110      	movs	r1, #16
 8012924:	200a      	movs	r0, #10
 8012926:	f7fe f89b 	bl	8010a60 <xQueueGenericCreateStatic>
 801292a:	4603      	mov	r3, r0
 801292c:	4a08      	ldr	r2, [pc, #32]	@ (8012950 <prvCheckForValidListAndQueue+0x60>)
 801292e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012930:	4b07      	ldr	r3, [pc, #28]	@ (8012950 <prvCheckForValidListAndQueue+0x60>)
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d005      	beq.n	8012944 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012938:	4b05      	ldr	r3, [pc, #20]	@ (8012950 <prvCheckForValidListAndQueue+0x60>)
 801293a:	681b      	ldr	r3, [r3, #0]
 801293c:	490b      	ldr	r1, [pc, #44]	@ (801296c <prvCheckForValidListAndQueue+0x7c>)
 801293e:	4618      	mov	r0, r3
 8012940:	f7fe fcc0 	bl	80112c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012944:	f7fd ff32 	bl	80107ac <vPortExitCritical>
}
 8012948:	bf00      	nop
 801294a:	46bd      	mov	sp, r7
 801294c:	bd80      	pop	{r7, pc}
 801294e:	bf00      	nop
 8012950:	2000e424 	.word	0x2000e424
 8012954:	2000e3f4 	.word	0x2000e3f4
 8012958:	2000e408 	.word	0x2000e408
 801295c:	2000e41c 	.word	0x2000e41c
 8012960:	2000e420 	.word	0x2000e420
 8012964:	2000e4d0 	.word	0x2000e4d0
 8012968:	2000e430 	.word	0x2000e430
 801296c:	080138a0 	.word	0x080138a0

08012970 <sniprintf>:
 8012970:	b40c      	push	{r2, r3}
 8012972:	b530      	push	{r4, r5, lr}
 8012974:	4b18      	ldr	r3, [pc, #96]	@ (80129d8 <sniprintf+0x68>)
 8012976:	1e0c      	subs	r4, r1, #0
 8012978:	681d      	ldr	r5, [r3, #0]
 801297a:	b09d      	sub	sp, #116	@ 0x74
 801297c:	da08      	bge.n	8012990 <sniprintf+0x20>
 801297e:	238b      	movs	r3, #139	@ 0x8b
 8012980:	602b      	str	r3, [r5, #0]
 8012982:	f04f 30ff 	mov.w	r0, #4294967295
 8012986:	b01d      	add	sp, #116	@ 0x74
 8012988:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801298c:	b002      	add	sp, #8
 801298e:	4770      	bx	lr
 8012990:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012994:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012998:	f04f 0300 	mov.w	r3, #0
 801299c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801299e:	bf14      	ite	ne
 80129a0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80129a4:	4623      	moveq	r3, r4
 80129a6:	9304      	str	r3, [sp, #16]
 80129a8:	9307      	str	r3, [sp, #28]
 80129aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80129ae:	9002      	str	r0, [sp, #8]
 80129b0:	9006      	str	r0, [sp, #24]
 80129b2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80129b6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80129b8:	ab21      	add	r3, sp, #132	@ 0x84
 80129ba:	a902      	add	r1, sp, #8
 80129bc:	4628      	mov	r0, r5
 80129be:	9301      	str	r3, [sp, #4]
 80129c0:	f000 f9c4 	bl	8012d4c <_svfiprintf_r>
 80129c4:	1c43      	adds	r3, r0, #1
 80129c6:	bfbc      	itt	lt
 80129c8:	238b      	movlt	r3, #139	@ 0x8b
 80129ca:	602b      	strlt	r3, [r5, #0]
 80129cc:	2c00      	cmp	r4, #0
 80129ce:	d0da      	beq.n	8012986 <sniprintf+0x16>
 80129d0:	9b02      	ldr	r3, [sp, #8]
 80129d2:	2200      	movs	r2, #0
 80129d4:	701a      	strb	r2, [r3, #0]
 80129d6:	e7d6      	b.n	8012986 <sniprintf+0x16>
 80129d8:	2000051c 	.word	0x2000051c

080129dc <siprintf>:
 80129dc:	b40e      	push	{r1, r2, r3}
 80129de:	b510      	push	{r4, lr}
 80129e0:	b09d      	sub	sp, #116	@ 0x74
 80129e2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80129e4:	9002      	str	r0, [sp, #8]
 80129e6:	9006      	str	r0, [sp, #24]
 80129e8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80129ec:	480a      	ldr	r0, [pc, #40]	@ (8012a18 <siprintf+0x3c>)
 80129ee:	9107      	str	r1, [sp, #28]
 80129f0:	9104      	str	r1, [sp, #16]
 80129f2:	490a      	ldr	r1, [pc, #40]	@ (8012a1c <siprintf+0x40>)
 80129f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80129f8:	9105      	str	r1, [sp, #20]
 80129fa:	2400      	movs	r4, #0
 80129fc:	a902      	add	r1, sp, #8
 80129fe:	6800      	ldr	r0, [r0, #0]
 8012a00:	9301      	str	r3, [sp, #4]
 8012a02:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012a04:	f000 f9a2 	bl	8012d4c <_svfiprintf_r>
 8012a08:	9b02      	ldr	r3, [sp, #8]
 8012a0a:	701c      	strb	r4, [r3, #0]
 8012a0c:	b01d      	add	sp, #116	@ 0x74
 8012a0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012a12:	b003      	add	sp, #12
 8012a14:	4770      	bx	lr
 8012a16:	bf00      	nop
 8012a18:	2000051c 	.word	0x2000051c
 8012a1c:	ffff0208 	.word	0xffff0208

08012a20 <memset>:
 8012a20:	4402      	add	r2, r0
 8012a22:	4603      	mov	r3, r0
 8012a24:	4293      	cmp	r3, r2
 8012a26:	d100      	bne.n	8012a2a <memset+0xa>
 8012a28:	4770      	bx	lr
 8012a2a:	f803 1b01 	strb.w	r1, [r3], #1
 8012a2e:	e7f9      	b.n	8012a24 <memset+0x4>

08012a30 <__errno>:
 8012a30:	4b01      	ldr	r3, [pc, #4]	@ (8012a38 <__errno+0x8>)
 8012a32:	6818      	ldr	r0, [r3, #0]
 8012a34:	4770      	bx	lr
 8012a36:	bf00      	nop
 8012a38:	2000051c 	.word	0x2000051c

08012a3c <__libc_init_array>:
 8012a3c:	b570      	push	{r4, r5, r6, lr}
 8012a3e:	4d0d      	ldr	r5, [pc, #52]	@ (8012a74 <__libc_init_array+0x38>)
 8012a40:	4c0d      	ldr	r4, [pc, #52]	@ (8012a78 <__libc_init_array+0x3c>)
 8012a42:	1b64      	subs	r4, r4, r5
 8012a44:	10a4      	asrs	r4, r4, #2
 8012a46:	2600      	movs	r6, #0
 8012a48:	42a6      	cmp	r6, r4
 8012a4a:	d109      	bne.n	8012a60 <__libc_init_array+0x24>
 8012a4c:	4d0b      	ldr	r5, [pc, #44]	@ (8012a7c <__libc_init_array+0x40>)
 8012a4e:	4c0c      	ldr	r4, [pc, #48]	@ (8012a80 <__libc_init_array+0x44>)
 8012a50:	f000 fc64 	bl	801331c <_init>
 8012a54:	1b64      	subs	r4, r4, r5
 8012a56:	10a4      	asrs	r4, r4, #2
 8012a58:	2600      	movs	r6, #0
 8012a5a:	42a6      	cmp	r6, r4
 8012a5c:	d105      	bne.n	8012a6a <__libc_init_array+0x2e>
 8012a5e:	bd70      	pop	{r4, r5, r6, pc}
 8012a60:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a64:	4798      	blx	r3
 8012a66:	3601      	adds	r6, #1
 8012a68:	e7ee      	b.n	8012a48 <__libc_init_array+0xc>
 8012a6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8012a6e:	4798      	blx	r3
 8012a70:	3601      	adds	r6, #1
 8012a72:	e7f2      	b.n	8012a5a <__libc_init_array+0x1e>
 8012a74:	08021804 	.word	0x08021804
 8012a78:	08021804 	.word	0x08021804
 8012a7c:	08021804 	.word	0x08021804
 8012a80:	08021808 	.word	0x08021808

08012a84 <__retarget_lock_acquire_recursive>:
 8012a84:	4770      	bx	lr

08012a86 <__retarget_lock_release_recursive>:
 8012a86:	4770      	bx	lr

08012a88 <memcpy>:
 8012a88:	440a      	add	r2, r1
 8012a8a:	4291      	cmp	r1, r2
 8012a8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8012a90:	d100      	bne.n	8012a94 <memcpy+0xc>
 8012a92:	4770      	bx	lr
 8012a94:	b510      	push	{r4, lr}
 8012a96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012a9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012a9e:	4291      	cmp	r1, r2
 8012aa0:	d1f9      	bne.n	8012a96 <memcpy+0xe>
 8012aa2:	bd10      	pop	{r4, pc}

08012aa4 <_free_r>:
 8012aa4:	b538      	push	{r3, r4, r5, lr}
 8012aa6:	4605      	mov	r5, r0
 8012aa8:	2900      	cmp	r1, #0
 8012aaa:	d041      	beq.n	8012b30 <_free_r+0x8c>
 8012aac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012ab0:	1f0c      	subs	r4, r1, #4
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	bfb8      	it	lt
 8012ab6:	18e4      	addlt	r4, r4, r3
 8012ab8:	f000 f8e0 	bl	8012c7c <__malloc_lock>
 8012abc:	4a1d      	ldr	r2, [pc, #116]	@ (8012b34 <_free_r+0x90>)
 8012abe:	6813      	ldr	r3, [r2, #0]
 8012ac0:	b933      	cbnz	r3, 8012ad0 <_free_r+0x2c>
 8012ac2:	6063      	str	r3, [r4, #4]
 8012ac4:	6014      	str	r4, [r2, #0]
 8012ac6:	4628      	mov	r0, r5
 8012ac8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012acc:	f000 b8dc 	b.w	8012c88 <__malloc_unlock>
 8012ad0:	42a3      	cmp	r3, r4
 8012ad2:	d908      	bls.n	8012ae6 <_free_r+0x42>
 8012ad4:	6820      	ldr	r0, [r4, #0]
 8012ad6:	1821      	adds	r1, r4, r0
 8012ad8:	428b      	cmp	r3, r1
 8012ada:	bf01      	itttt	eq
 8012adc:	6819      	ldreq	r1, [r3, #0]
 8012ade:	685b      	ldreq	r3, [r3, #4]
 8012ae0:	1809      	addeq	r1, r1, r0
 8012ae2:	6021      	streq	r1, [r4, #0]
 8012ae4:	e7ed      	b.n	8012ac2 <_free_r+0x1e>
 8012ae6:	461a      	mov	r2, r3
 8012ae8:	685b      	ldr	r3, [r3, #4]
 8012aea:	b10b      	cbz	r3, 8012af0 <_free_r+0x4c>
 8012aec:	42a3      	cmp	r3, r4
 8012aee:	d9fa      	bls.n	8012ae6 <_free_r+0x42>
 8012af0:	6811      	ldr	r1, [r2, #0]
 8012af2:	1850      	adds	r0, r2, r1
 8012af4:	42a0      	cmp	r0, r4
 8012af6:	d10b      	bne.n	8012b10 <_free_r+0x6c>
 8012af8:	6820      	ldr	r0, [r4, #0]
 8012afa:	4401      	add	r1, r0
 8012afc:	1850      	adds	r0, r2, r1
 8012afe:	4283      	cmp	r3, r0
 8012b00:	6011      	str	r1, [r2, #0]
 8012b02:	d1e0      	bne.n	8012ac6 <_free_r+0x22>
 8012b04:	6818      	ldr	r0, [r3, #0]
 8012b06:	685b      	ldr	r3, [r3, #4]
 8012b08:	6053      	str	r3, [r2, #4]
 8012b0a:	4408      	add	r0, r1
 8012b0c:	6010      	str	r0, [r2, #0]
 8012b0e:	e7da      	b.n	8012ac6 <_free_r+0x22>
 8012b10:	d902      	bls.n	8012b18 <_free_r+0x74>
 8012b12:	230c      	movs	r3, #12
 8012b14:	602b      	str	r3, [r5, #0]
 8012b16:	e7d6      	b.n	8012ac6 <_free_r+0x22>
 8012b18:	6820      	ldr	r0, [r4, #0]
 8012b1a:	1821      	adds	r1, r4, r0
 8012b1c:	428b      	cmp	r3, r1
 8012b1e:	bf04      	itt	eq
 8012b20:	6819      	ldreq	r1, [r3, #0]
 8012b22:	685b      	ldreq	r3, [r3, #4]
 8012b24:	6063      	str	r3, [r4, #4]
 8012b26:	bf04      	itt	eq
 8012b28:	1809      	addeq	r1, r1, r0
 8012b2a:	6021      	streq	r1, [r4, #0]
 8012b2c:	6054      	str	r4, [r2, #4]
 8012b2e:	e7ca      	b.n	8012ac6 <_free_r+0x22>
 8012b30:	bd38      	pop	{r3, r4, r5, pc}
 8012b32:	bf00      	nop
 8012b34:	2000e664 	.word	0x2000e664

08012b38 <sbrk_aligned>:
 8012b38:	b570      	push	{r4, r5, r6, lr}
 8012b3a:	4e0f      	ldr	r6, [pc, #60]	@ (8012b78 <sbrk_aligned+0x40>)
 8012b3c:	460c      	mov	r4, r1
 8012b3e:	6831      	ldr	r1, [r6, #0]
 8012b40:	4605      	mov	r5, r0
 8012b42:	b911      	cbnz	r1, 8012b4a <sbrk_aligned+0x12>
 8012b44:	f000 fba4 	bl	8013290 <_sbrk_r>
 8012b48:	6030      	str	r0, [r6, #0]
 8012b4a:	4621      	mov	r1, r4
 8012b4c:	4628      	mov	r0, r5
 8012b4e:	f000 fb9f 	bl	8013290 <_sbrk_r>
 8012b52:	1c43      	adds	r3, r0, #1
 8012b54:	d103      	bne.n	8012b5e <sbrk_aligned+0x26>
 8012b56:	f04f 34ff 	mov.w	r4, #4294967295
 8012b5a:	4620      	mov	r0, r4
 8012b5c:	bd70      	pop	{r4, r5, r6, pc}
 8012b5e:	1cc4      	adds	r4, r0, #3
 8012b60:	f024 0403 	bic.w	r4, r4, #3
 8012b64:	42a0      	cmp	r0, r4
 8012b66:	d0f8      	beq.n	8012b5a <sbrk_aligned+0x22>
 8012b68:	1a21      	subs	r1, r4, r0
 8012b6a:	4628      	mov	r0, r5
 8012b6c:	f000 fb90 	bl	8013290 <_sbrk_r>
 8012b70:	3001      	adds	r0, #1
 8012b72:	d1f2      	bne.n	8012b5a <sbrk_aligned+0x22>
 8012b74:	e7ef      	b.n	8012b56 <sbrk_aligned+0x1e>
 8012b76:	bf00      	nop
 8012b78:	2000e660 	.word	0x2000e660

08012b7c <_malloc_r>:
 8012b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b80:	1ccd      	adds	r5, r1, #3
 8012b82:	f025 0503 	bic.w	r5, r5, #3
 8012b86:	3508      	adds	r5, #8
 8012b88:	2d0c      	cmp	r5, #12
 8012b8a:	bf38      	it	cc
 8012b8c:	250c      	movcc	r5, #12
 8012b8e:	2d00      	cmp	r5, #0
 8012b90:	4606      	mov	r6, r0
 8012b92:	db01      	blt.n	8012b98 <_malloc_r+0x1c>
 8012b94:	42a9      	cmp	r1, r5
 8012b96:	d904      	bls.n	8012ba2 <_malloc_r+0x26>
 8012b98:	230c      	movs	r3, #12
 8012b9a:	6033      	str	r3, [r6, #0]
 8012b9c:	2000      	movs	r0, #0
 8012b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ba2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012c78 <_malloc_r+0xfc>
 8012ba6:	f000 f869 	bl	8012c7c <__malloc_lock>
 8012baa:	f8d8 3000 	ldr.w	r3, [r8]
 8012bae:	461c      	mov	r4, r3
 8012bb0:	bb44      	cbnz	r4, 8012c04 <_malloc_r+0x88>
 8012bb2:	4629      	mov	r1, r5
 8012bb4:	4630      	mov	r0, r6
 8012bb6:	f7ff ffbf 	bl	8012b38 <sbrk_aligned>
 8012bba:	1c43      	adds	r3, r0, #1
 8012bbc:	4604      	mov	r4, r0
 8012bbe:	d158      	bne.n	8012c72 <_malloc_r+0xf6>
 8012bc0:	f8d8 4000 	ldr.w	r4, [r8]
 8012bc4:	4627      	mov	r7, r4
 8012bc6:	2f00      	cmp	r7, #0
 8012bc8:	d143      	bne.n	8012c52 <_malloc_r+0xd6>
 8012bca:	2c00      	cmp	r4, #0
 8012bcc:	d04b      	beq.n	8012c66 <_malloc_r+0xea>
 8012bce:	6823      	ldr	r3, [r4, #0]
 8012bd0:	4639      	mov	r1, r7
 8012bd2:	4630      	mov	r0, r6
 8012bd4:	eb04 0903 	add.w	r9, r4, r3
 8012bd8:	f000 fb5a 	bl	8013290 <_sbrk_r>
 8012bdc:	4581      	cmp	r9, r0
 8012bde:	d142      	bne.n	8012c66 <_malloc_r+0xea>
 8012be0:	6821      	ldr	r1, [r4, #0]
 8012be2:	1a6d      	subs	r5, r5, r1
 8012be4:	4629      	mov	r1, r5
 8012be6:	4630      	mov	r0, r6
 8012be8:	f7ff ffa6 	bl	8012b38 <sbrk_aligned>
 8012bec:	3001      	adds	r0, #1
 8012bee:	d03a      	beq.n	8012c66 <_malloc_r+0xea>
 8012bf0:	6823      	ldr	r3, [r4, #0]
 8012bf2:	442b      	add	r3, r5
 8012bf4:	6023      	str	r3, [r4, #0]
 8012bf6:	f8d8 3000 	ldr.w	r3, [r8]
 8012bfa:	685a      	ldr	r2, [r3, #4]
 8012bfc:	bb62      	cbnz	r2, 8012c58 <_malloc_r+0xdc>
 8012bfe:	f8c8 7000 	str.w	r7, [r8]
 8012c02:	e00f      	b.n	8012c24 <_malloc_r+0xa8>
 8012c04:	6822      	ldr	r2, [r4, #0]
 8012c06:	1b52      	subs	r2, r2, r5
 8012c08:	d420      	bmi.n	8012c4c <_malloc_r+0xd0>
 8012c0a:	2a0b      	cmp	r2, #11
 8012c0c:	d917      	bls.n	8012c3e <_malloc_r+0xc2>
 8012c0e:	1961      	adds	r1, r4, r5
 8012c10:	42a3      	cmp	r3, r4
 8012c12:	6025      	str	r5, [r4, #0]
 8012c14:	bf18      	it	ne
 8012c16:	6059      	strne	r1, [r3, #4]
 8012c18:	6863      	ldr	r3, [r4, #4]
 8012c1a:	bf08      	it	eq
 8012c1c:	f8c8 1000 	streq.w	r1, [r8]
 8012c20:	5162      	str	r2, [r4, r5]
 8012c22:	604b      	str	r3, [r1, #4]
 8012c24:	4630      	mov	r0, r6
 8012c26:	f000 f82f 	bl	8012c88 <__malloc_unlock>
 8012c2a:	f104 000b 	add.w	r0, r4, #11
 8012c2e:	1d23      	adds	r3, r4, #4
 8012c30:	f020 0007 	bic.w	r0, r0, #7
 8012c34:	1ac2      	subs	r2, r0, r3
 8012c36:	bf1c      	itt	ne
 8012c38:	1a1b      	subne	r3, r3, r0
 8012c3a:	50a3      	strne	r3, [r4, r2]
 8012c3c:	e7af      	b.n	8012b9e <_malloc_r+0x22>
 8012c3e:	6862      	ldr	r2, [r4, #4]
 8012c40:	42a3      	cmp	r3, r4
 8012c42:	bf0c      	ite	eq
 8012c44:	f8c8 2000 	streq.w	r2, [r8]
 8012c48:	605a      	strne	r2, [r3, #4]
 8012c4a:	e7eb      	b.n	8012c24 <_malloc_r+0xa8>
 8012c4c:	4623      	mov	r3, r4
 8012c4e:	6864      	ldr	r4, [r4, #4]
 8012c50:	e7ae      	b.n	8012bb0 <_malloc_r+0x34>
 8012c52:	463c      	mov	r4, r7
 8012c54:	687f      	ldr	r7, [r7, #4]
 8012c56:	e7b6      	b.n	8012bc6 <_malloc_r+0x4a>
 8012c58:	461a      	mov	r2, r3
 8012c5a:	685b      	ldr	r3, [r3, #4]
 8012c5c:	42a3      	cmp	r3, r4
 8012c5e:	d1fb      	bne.n	8012c58 <_malloc_r+0xdc>
 8012c60:	2300      	movs	r3, #0
 8012c62:	6053      	str	r3, [r2, #4]
 8012c64:	e7de      	b.n	8012c24 <_malloc_r+0xa8>
 8012c66:	230c      	movs	r3, #12
 8012c68:	6033      	str	r3, [r6, #0]
 8012c6a:	4630      	mov	r0, r6
 8012c6c:	f000 f80c 	bl	8012c88 <__malloc_unlock>
 8012c70:	e794      	b.n	8012b9c <_malloc_r+0x20>
 8012c72:	6005      	str	r5, [r0, #0]
 8012c74:	e7d6      	b.n	8012c24 <_malloc_r+0xa8>
 8012c76:	bf00      	nop
 8012c78:	2000e664 	.word	0x2000e664

08012c7c <__malloc_lock>:
 8012c7c:	4801      	ldr	r0, [pc, #4]	@ (8012c84 <__malloc_lock+0x8>)
 8012c7e:	f7ff bf01 	b.w	8012a84 <__retarget_lock_acquire_recursive>
 8012c82:	bf00      	nop
 8012c84:	2000e65c 	.word	0x2000e65c

08012c88 <__malloc_unlock>:
 8012c88:	4801      	ldr	r0, [pc, #4]	@ (8012c90 <__malloc_unlock+0x8>)
 8012c8a:	f7ff befc 	b.w	8012a86 <__retarget_lock_release_recursive>
 8012c8e:	bf00      	nop
 8012c90:	2000e65c 	.word	0x2000e65c

08012c94 <__ssputs_r>:
 8012c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012c98:	688e      	ldr	r6, [r1, #8]
 8012c9a:	461f      	mov	r7, r3
 8012c9c:	42be      	cmp	r6, r7
 8012c9e:	680b      	ldr	r3, [r1, #0]
 8012ca0:	4682      	mov	sl, r0
 8012ca2:	460c      	mov	r4, r1
 8012ca4:	4690      	mov	r8, r2
 8012ca6:	d82d      	bhi.n	8012d04 <__ssputs_r+0x70>
 8012ca8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012cac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012cb0:	d026      	beq.n	8012d00 <__ssputs_r+0x6c>
 8012cb2:	6965      	ldr	r5, [r4, #20]
 8012cb4:	6909      	ldr	r1, [r1, #16]
 8012cb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012cba:	eba3 0901 	sub.w	r9, r3, r1
 8012cbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012cc2:	1c7b      	adds	r3, r7, #1
 8012cc4:	444b      	add	r3, r9
 8012cc6:	106d      	asrs	r5, r5, #1
 8012cc8:	429d      	cmp	r5, r3
 8012cca:	bf38      	it	cc
 8012ccc:	461d      	movcc	r5, r3
 8012cce:	0553      	lsls	r3, r2, #21
 8012cd0:	d527      	bpl.n	8012d22 <__ssputs_r+0x8e>
 8012cd2:	4629      	mov	r1, r5
 8012cd4:	f7ff ff52 	bl	8012b7c <_malloc_r>
 8012cd8:	4606      	mov	r6, r0
 8012cda:	b360      	cbz	r0, 8012d36 <__ssputs_r+0xa2>
 8012cdc:	6921      	ldr	r1, [r4, #16]
 8012cde:	464a      	mov	r2, r9
 8012ce0:	f7ff fed2 	bl	8012a88 <memcpy>
 8012ce4:	89a3      	ldrh	r3, [r4, #12]
 8012ce6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012cea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012cee:	81a3      	strh	r3, [r4, #12]
 8012cf0:	6126      	str	r6, [r4, #16]
 8012cf2:	6165      	str	r5, [r4, #20]
 8012cf4:	444e      	add	r6, r9
 8012cf6:	eba5 0509 	sub.w	r5, r5, r9
 8012cfa:	6026      	str	r6, [r4, #0]
 8012cfc:	60a5      	str	r5, [r4, #8]
 8012cfe:	463e      	mov	r6, r7
 8012d00:	42be      	cmp	r6, r7
 8012d02:	d900      	bls.n	8012d06 <__ssputs_r+0x72>
 8012d04:	463e      	mov	r6, r7
 8012d06:	6820      	ldr	r0, [r4, #0]
 8012d08:	4632      	mov	r2, r6
 8012d0a:	4641      	mov	r1, r8
 8012d0c:	f000 faa6 	bl	801325c <memmove>
 8012d10:	68a3      	ldr	r3, [r4, #8]
 8012d12:	1b9b      	subs	r3, r3, r6
 8012d14:	60a3      	str	r3, [r4, #8]
 8012d16:	6823      	ldr	r3, [r4, #0]
 8012d18:	4433      	add	r3, r6
 8012d1a:	6023      	str	r3, [r4, #0]
 8012d1c:	2000      	movs	r0, #0
 8012d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d22:	462a      	mov	r2, r5
 8012d24:	f000 fac4 	bl	80132b0 <_realloc_r>
 8012d28:	4606      	mov	r6, r0
 8012d2a:	2800      	cmp	r0, #0
 8012d2c:	d1e0      	bne.n	8012cf0 <__ssputs_r+0x5c>
 8012d2e:	6921      	ldr	r1, [r4, #16]
 8012d30:	4650      	mov	r0, sl
 8012d32:	f7ff feb7 	bl	8012aa4 <_free_r>
 8012d36:	230c      	movs	r3, #12
 8012d38:	f8ca 3000 	str.w	r3, [sl]
 8012d3c:	89a3      	ldrh	r3, [r4, #12]
 8012d3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012d42:	81a3      	strh	r3, [r4, #12]
 8012d44:	f04f 30ff 	mov.w	r0, #4294967295
 8012d48:	e7e9      	b.n	8012d1e <__ssputs_r+0x8a>
	...

08012d4c <_svfiprintf_r>:
 8012d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d50:	4698      	mov	r8, r3
 8012d52:	898b      	ldrh	r3, [r1, #12]
 8012d54:	061b      	lsls	r3, r3, #24
 8012d56:	b09d      	sub	sp, #116	@ 0x74
 8012d58:	4607      	mov	r7, r0
 8012d5a:	460d      	mov	r5, r1
 8012d5c:	4614      	mov	r4, r2
 8012d5e:	d510      	bpl.n	8012d82 <_svfiprintf_r+0x36>
 8012d60:	690b      	ldr	r3, [r1, #16]
 8012d62:	b973      	cbnz	r3, 8012d82 <_svfiprintf_r+0x36>
 8012d64:	2140      	movs	r1, #64	@ 0x40
 8012d66:	f7ff ff09 	bl	8012b7c <_malloc_r>
 8012d6a:	6028      	str	r0, [r5, #0]
 8012d6c:	6128      	str	r0, [r5, #16]
 8012d6e:	b930      	cbnz	r0, 8012d7e <_svfiprintf_r+0x32>
 8012d70:	230c      	movs	r3, #12
 8012d72:	603b      	str	r3, [r7, #0]
 8012d74:	f04f 30ff 	mov.w	r0, #4294967295
 8012d78:	b01d      	add	sp, #116	@ 0x74
 8012d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d7e:	2340      	movs	r3, #64	@ 0x40
 8012d80:	616b      	str	r3, [r5, #20]
 8012d82:	2300      	movs	r3, #0
 8012d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d86:	2320      	movs	r3, #32
 8012d88:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012d8c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012d90:	2330      	movs	r3, #48	@ 0x30
 8012d92:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012f30 <_svfiprintf_r+0x1e4>
 8012d96:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012d9a:	f04f 0901 	mov.w	r9, #1
 8012d9e:	4623      	mov	r3, r4
 8012da0:	469a      	mov	sl, r3
 8012da2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012da6:	b10a      	cbz	r2, 8012dac <_svfiprintf_r+0x60>
 8012da8:	2a25      	cmp	r2, #37	@ 0x25
 8012daa:	d1f9      	bne.n	8012da0 <_svfiprintf_r+0x54>
 8012dac:	ebba 0b04 	subs.w	fp, sl, r4
 8012db0:	d00b      	beq.n	8012dca <_svfiprintf_r+0x7e>
 8012db2:	465b      	mov	r3, fp
 8012db4:	4622      	mov	r2, r4
 8012db6:	4629      	mov	r1, r5
 8012db8:	4638      	mov	r0, r7
 8012dba:	f7ff ff6b 	bl	8012c94 <__ssputs_r>
 8012dbe:	3001      	adds	r0, #1
 8012dc0:	f000 80a7 	beq.w	8012f12 <_svfiprintf_r+0x1c6>
 8012dc4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012dc6:	445a      	add	r2, fp
 8012dc8:	9209      	str	r2, [sp, #36]	@ 0x24
 8012dca:	f89a 3000 	ldrb.w	r3, [sl]
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	f000 809f 	beq.w	8012f12 <_svfiprintf_r+0x1c6>
 8012dd4:	2300      	movs	r3, #0
 8012dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8012dda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012dde:	f10a 0a01 	add.w	sl, sl, #1
 8012de2:	9304      	str	r3, [sp, #16]
 8012de4:	9307      	str	r3, [sp, #28]
 8012de6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012dea:	931a      	str	r3, [sp, #104]	@ 0x68
 8012dec:	4654      	mov	r4, sl
 8012dee:	2205      	movs	r2, #5
 8012df0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012df4:	484e      	ldr	r0, [pc, #312]	@ (8012f30 <_svfiprintf_r+0x1e4>)
 8012df6:	f7ed f9fb 	bl	80001f0 <memchr>
 8012dfa:	9a04      	ldr	r2, [sp, #16]
 8012dfc:	b9d8      	cbnz	r0, 8012e36 <_svfiprintf_r+0xea>
 8012dfe:	06d0      	lsls	r0, r2, #27
 8012e00:	bf44      	itt	mi
 8012e02:	2320      	movmi	r3, #32
 8012e04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012e08:	0711      	lsls	r1, r2, #28
 8012e0a:	bf44      	itt	mi
 8012e0c:	232b      	movmi	r3, #43	@ 0x2b
 8012e0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012e12:	f89a 3000 	ldrb.w	r3, [sl]
 8012e16:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e18:	d015      	beq.n	8012e46 <_svfiprintf_r+0xfa>
 8012e1a:	9a07      	ldr	r2, [sp, #28]
 8012e1c:	4654      	mov	r4, sl
 8012e1e:	2000      	movs	r0, #0
 8012e20:	f04f 0c0a 	mov.w	ip, #10
 8012e24:	4621      	mov	r1, r4
 8012e26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012e2a:	3b30      	subs	r3, #48	@ 0x30
 8012e2c:	2b09      	cmp	r3, #9
 8012e2e:	d94b      	bls.n	8012ec8 <_svfiprintf_r+0x17c>
 8012e30:	b1b0      	cbz	r0, 8012e60 <_svfiprintf_r+0x114>
 8012e32:	9207      	str	r2, [sp, #28]
 8012e34:	e014      	b.n	8012e60 <_svfiprintf_r+0x114>
 8012e36:	eba0 0308 	sub.w	r3, r0, r8
 8012e3a:	fa09 f303 	lsl.w	r3, r9, r3
 8012e3e:	4313      	orrs	r3, r2
 8012e40:	9304      	str	r3, [sp, #16]
 8012e42:	46a2      	mov	sl, r4
 8012e44:	e7d2      	b.n	8012dec <_svfiprintf_r+0xa0>
 8012e46:	9b03      	ldr	r3, [sp, #12]
 8012e48:	1d19      	adds	r1, r3, #4
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	9103      	str	r1, [sp, #12]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	bfbb      	ittet	lt
 8012e52:	425b      	neglt	r3, r3
 8012e54:	f042 0202 	orrlt.w	r2, r2, #2
 8012e58:	9307      	strge	r3, [sp, #28]
 8012e5a:	9307      	strlt	r3, [sp, #28]
 8012e5c:	bfb8      	it	lt
 8012e5e:	9204      	strlt	r2, [sp, #16]
 8012e60:	7823      	ldrb	r3, [r4, #0]
 8012e62:	2b2e      	cmp	r3, #46	@ 0x2e
 8012e64:	d10a      	bne.n	8012e7c <_svfiprintf_r+0x130>
 8012e66:	7863      	ldrb	r3, [r4, #1]
 8012e68:	2b2a      	cmp	r3, #42	@ 0x2a
 8012e6a:	d132      	bne.n	8012ed2 <_svfiprintf_r+0x186>
 8012e6c:	9b03      	ldr	r3, [sp, #12]
 8012e6e:	1d1a      	adds	r2, r3, #4
 8012e70:	681b      	ldr	r3, [r3, #0]
 8012e72:	9203      	str	r2, [sp, #12]
 8012e74:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012e78:	3402      	adds	r4, #2
 8012e7a:	9305      	str	r3, [sp, #20]
 8012e7c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012f40 <_svfiprintf_r+0x1f4>
 8012e80:	7821      	ldrb	r1, [r4, #0]
 8012e82:	2203      	movs	r2, #3
 8012e84:	4650      	mov	r0, sl
 8012e86:	f7ed f9b3 	bl	80001f0 <memchr>
 8012e8a:	b138      	cbz	r0, 8012e9c <_svfiprintf_r+0x150>
 8012e8c:	9b04      	ldr	r3, [sp, #16]
 8012e8e:	eba0 000a 	sub.w	r0, r0, sl
 8012e92:	2240      	movs	r2, #64	@ 0x40
 8012e94:	4082      	lsls	r2, r0
 8012e96:	4313      	orrs	r3, r2
 8012e98:	3401      	adds	r4, #1
 8012e9a:	9304      	str	r3, [sp, #16]
 8012e9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012ea0:	4824      	ldr	r0, [pc, #144]	@ (8012f34 <_svfiprintf_r+0x1e8>)
 8012ea2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012ea6:	2206      	movs	r2, #6
 8012ea8:	f7ed f9a2 	bl	80001f0 <memchr>
 8012eac:	2800      	cmp	r0, #0
 8012eae:	d036      	beq.n	8012f1e <_svfiprintf_r+0x1d2>
 8012eb0:	4b21      	ldr	r3, [pc, #132]	@ (8012f38 <_svfiprintf_r+0x1ec>)
 8012eb2:	bb1b      	cbnz	r3, 8012efc <_svfiprintf_r+0x1b0>
 8012eb4:	9b03      	ldr	r3, [sp, #12]
 8012eb6:	3307      	adds	r3, #7
 8012eb8:	f023 0307 	bic.w	r3, r3, #7
 8012ebc:	3308      	adds	r3, #8
 8012ebe:	9303      	str	r3, [sp, #12]
 8012ec0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ec2:	4433      	add	r3, r6
 8012ec4:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ec6:	e76a      	b.n	8012d9e <_svfiprintf_r+0x52>
 8012ec8:	fb0c 3202 	mla	r2, ip, r2, r3
 8012ecc:	460c      	mov	r4, r1
 8012ece:	2001      	movs	r0, #1
 8012ed0:	e7a8      	b.n	8012e24 <_svfiprintf_r+0xd8>
 8012ed2:	2300      	movs	r3, #0
 8012ed4:	3401      	adds	r4, #1
 8012ed6:	9305      	str	r3, [sp, #20]
 8012ed8:	4619      	mov	r1, r3
 8012eda:	f04f 0c0a 	mov.w	ip, #10
 8012ede:	4620      	mov	r0, r4
 8012ee0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ee4:	3a30      	subs	r2, #48	@ 0x30
 8012ee6:	2a09      	cmp	r2, #9
 8012ee8:	d903      	bls.n	8012ef2 <_svfiprintf_r+0x1a6>
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d0c6      	beq.n	8012e7c <_svfiprintf_r+0x130>
 8012eee:	9105      	str	r1, [sp, #20]
 8012ef0:	e7c4      	b.n	8012e7c <_svfiprintf_r+0x130>
 8012ef2:	fb0c 2101 	mla	r1, ip, r1, r2
 8012ef6:	4604      	mov	r4, r0
 8012ef8:	2301      	movs	r3, #1
 8012efa:	e7f0      	b.n	8012ede <_svfiprintf_r+0x192>
 8012efc:	ab03      	add	r3, sp, #12
 8012efe:	9300      	str	r3, [sp, #0]
 8012f00:	462a      	mov	r2, r5
 8012f02:	4b0e      	ldr	r3, [pc, #56]	@ (8012f3c <_svfiprintf_r+0x1f0>)
 8012f04:	a904      	add	r1, sp, #16
 8012f06:	4638      	mov	r0, r7
 8012f08:	f3af 8000 	nop.w
 8012f0c:	1c42      	adds	r2, r0, #1
 8012f0e:	4606      	mov	r6, r0
 8012f10:	d1d6      	bne.n	8012ec0 <_svfiprintf_r+0x174>
 8012f12:	89ab      	ldrh	r3, [r5, #12]
 8012f14:	065b      	lsls	r3, r3, #25
 8012f16:	f53f af2d 	bmi.w	8012d74 <_svfiprintf_r+0x28>
 8012f1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012f1c:	e72c      	b.n	8012d78 <_svfiprintf_r+0x2c>
 8012f1e:	ab03      	add	r3, sp, #12
 8012f20:	9300      	str	r3, [sp, #0]
 8012f22:	462a      	mov	r2, r5
 8012f24:	4b05      	ldr	r3, [pc, #20]	@ (8012f3c <_svfiprintf_r+0x1f0>)
 8012f26:	a904      	add	r1, sp, #16
 8012f28:	4638      	mov	r0, r7
 8012f2a:	f000 f879 	bl	8013020 <_printf_i>
 8012f2e:	e7ed      	b.n	8012f0c <_svfiprintf_r+0x1c0>
 8012f30:	080217c8 	.word	0x080217c8
 8012f34:	080217d2 	.word	0x080217d2
 8012f38:	00000000 	.word	0x00000000
 8012f3c:	08012c95 	.word	0x08012c95
 8012f40:	080217ce 	.word	0x080217ce

08012f44 <_printf_common>:
 8012f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f48:	4616      	mov	r6, r2
 8012f4a:	4698      	mov	r8, r3
 8012f4c:	688a      	ldr	r2, [r1, #8]
 8012f4e:	690b      	ldr	r3, [r1, #16]
 8012f50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012f54:	4293      	cmp	r3, r2
 8012f56:	bfb8      	it	lt
 8012f58:	4613      	movlt	r3, r2
 8012f5a:	6033      	str	r3, [r6, #0]
 8012f5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012f60:	4607      	mov	r7, r0
 8012f62:	460c      	mov	r4, r1
 8012f64:	b10a      	cbz	r2, 8012f6a <_printf_common+0x26>
 8012f66:	3301      	adds	r3, #1
 8012f68:	6033      	str	r3, [r6, #0]
 8012f6a:	6823      	ldr	r3, [r4, #0]
 8012f6c:	0699      	lsls	r1, r3, #26
 8012f6e:	bf42      	ittt	mi
 8012f70:	6833      	ldrmi	r3, [r6, #0]
 8012f72:	3302      	addmi	r3, #2
 8012f74:	6033      	strmi	r3, [r6, #0]
 8012f76:	6825      	ldr	r5, [r4, #0]
 8012f78:	f015 0506 	ands.w	r5, r5, #6
 8012f7c:	d106      	bne.n	8012f8c <_printf_common+0x48>
 8012f7e:	f104 0a19 	add.w	sl, r4, #25
 8012f82:	68e3      	ldr	r3, [r4, #12]
 8012f84:	6832      	ldr	r2, [r6, #0]
 8012f86:	1a9b      	subs	r3, r3, r2
 8012f88:	42ab      	cmp	r3, r5
 8012f8a:	dc26      	bgt.n	8012fda <_printf_common+0x96>
 8012f8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012f90:	6822      	ldr	r2, [r4, #0]
 8012f92:	3b00      	subs	r3, #0
 8012f94:	bf18      	it	ne
 8012f96:	2301      	movne	r3, #1
 8012f98:	0692      	lsls	r2, r2, #26
 8012f9a:	d42b      	bmi.n	8012ff4 <_printf_common+0xb0>
 8012f9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012fa0:	4641      	mov	r1, r8
 8012fa2:	4638      	mov	r0, r7
 8012fa4:	47c8      	blx	r9
 8012fa6:	3001      	adds	r0, #1
 8012fa8:	d01e      	beq.n	8012fe8 <_printf_common+0xa4>
 8012faa:	6823      	ldr	r3, [r4, #0]
 8012fac:	6922      	ldr	r2, [r4, #16]
 8012fae:	f003 0306 	and.w	r3, r3, #6
 8012fb2:	2b04      	cmp	r3, #4
 8012fb4:	bf02      	ittt	eq
 8012fb6:	68e5      	ldreq	r5, [r4, #12]
 8012fb8:	6833      	ldreq	r3, [r6, #0]
 8012fba:	1aed      	subeq	r5, r5, r3
 8012fbc:	68a3      	ldr	r3, [r4, #8]
 8012fbe:	bf0c      	ite	eq
 8012fc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012fc4:	2500      	movne	r5, #0
 8012fc6:	4293      	cmp	r3, r2
 8012fc8:	bfc4      	itt	gt
 8012fca:	1a9b      	subgt	r3, r3, r2
 8012fcc:	18ed      	addgt	r5, r5, r3
 8012fce:	2600      	movs	r6, #0
 8012fd0:	341a      	adds	r4, #26
 8012fd2:	42b5      	cmp	r5, r6
 8012fd4:	d11a      	bne.n	801300c <_printf_common+0xc8>
 8012fd6:	2000      	movs	r0, #0
 8012fd8:	e008      	b.n	8012fec <_printf_common+0xa8>
 8012fda:	2301      	movs	r3, #1
 8012fdc:	4652      	mov	r2, sl
 8012fde:	4641      	mov	r1, r8
 8012fe0:	4638      	mov	r0, r7
 8012fe2:	47c8      	blx	r9
 8012fe4:	3001      	adds	r0, #1
 8012fe6:	d103      	bne.n	8012ff0 <_printf_common+0xac>
 8012fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8012fec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ff0:	3501      	adds	r5, #1
 8012ff2:	e7c6      	b.n	8012f82 <_printf_common+0x3e>
 8012ff4:	18e1      	adds	r1, r4, r3
 8012ff6:	1c5a      	adds	r2, r3, #1
 8012ff8:	2030      	movs	r0, #48	@ 0x30
 8012ffa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012ffe:	4422      	add	r2, r4
 8013000:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013004:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013008:	3302      	adds	r3, #2
 801300a:	e7c7      	b.n	8012f9c <_printf_common+0x58>
 801300c:	2301      	movs	r3, #1
 801300e:	4622      	mov	r2, r4
 8013010:	4641      	mov	r1, r8
 8013012:	4638      	mov	r0, r7
 8013014:	47c8      	blx	r9
 8013016:	3001      	adds	r0, #1
 8013018:	d0e6      	beq.n	8012fe8 <_printf_common+0xa4>
 801301a:	3601      	adds	r6, #1
 801301c:	e7d9      	b.n	8012fd2 <_printf_common+0x8e>
	...

08013020 <_printf_i>:
 8013020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013024:	7e0f      	ldrb	r7, [r1, #24]
 8013026:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013028:	2f78      	cmp	r7, #120	@ 0x78
 801302a:	4691      	mov	r9, r2
 801302c:	4680      	mov	r8, r0
 801302e:	460c      	mov	r4, r1
 8013030:	469a      	mov	sl, r3
 8013032:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013036:	d807      	bhi.n	8013048 <_printf_i+0x28>
 8013038:	2f62      	cmp	r7, #98	@ 0x62
 801303a:	d80a      	bhi.n	8013052 <_printf_i+0x32>
 801303c:	2f00      	cmp	r7, #0
 801303e:	f000 80d1 	beq.w	80131e4 <_printf_i+0x1c4>
 8013042:	2f58      	cmp	r7, #88	@ 0x58
 8013044:	f000 80b8 	beq.w	80131b8 <_printf_i+0x198>
 8013048:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801304c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013050:	e03a      	b.n	80130c8 <_printf_i+0xa8>
 8013052:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013056:	2b15      	cmp	r3, #21
 8013058:	d8f6      	bhi.n	8013048 <_printf_i+0x28>
 801305a:	a101      	add	r1, pc, #4	@ (adr r1, 8013060 <_printf_i+0x40>)
 801305c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013060:	080130b9 	.word	0x080130b9
 8013064:	080130cd 	.word	0x080130cd
 8013068:	08013049 	.word	0x08013049
 801306c:	08013049 	.word	0x08013049
 8013070:	08013049 	.word	0x08013049
 8013074:	08013049 	.word	0x08013049
 8013078:	080130cd 	.word	0x080130cd
 801307c:	08013049 	.word	0x08013049
 8013080:	08013049 	.word	0x08013049
 8013084:	08013049 	.word	0x08013049
 8013088:	08013049 	.word	0x08013049
 801308c:	080131cb 	.word	0x080131cb
 8013090:	080130f7 	.word	0x080130f7
 8013094:	08013185 	.word	0x08013185
 8013098:	08013049 	.word	0x08013049
 801309c:	08013049 	.word	0x08013049
 80130a0:	080131ed 	.word	0x080131ed
 80130a4:	08013049 	.word	0x08013049
 80130a8:	080130f7 	.word	0x080130f7
 80130ac:	08013049 	.word	0x08013049
 80130b0:	08013049 	.word	0x08013049
 80130b4:	0801318d 	.word	0x0801318d
 80130b8:	6833      	ldr	r3, [r6, #0]
 80130ba:	1d1a      	adds	r2, r3, #4
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	6032      	str	r2, [r6, #0]
 80130c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80130c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80130c8:	2301      	movs	r3, #1
 80130ca:	e09c      	b.n	8013206 <_printf_i+0x1e6>
 80130cc:	6833      	ldr	r3, [r6, #0]
 80130ce:	6820      	ldr	r0, [r4, #0]
 80130d0:	1d19      	adds	r1, r3, #4
 80130d2:	6031      	str	r1, [r6, #0]
 80130d4:	0606      	lsls	r6, r0, #24
 80130d6:	d501      	bpl.n	80130dc <_printf_i+0xbc>
 80130d8:	681d      	ldr	r5, [r3, #0]
 80130da:	e003      	b.n	80130e4 <_printf_i+0xc4>
 80130dc:	0645      	lsls	r5, r0, #25
 80130de:	d5fb      	bpl.n	80130d8 <_printf_i+0xb8>
 80130e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80130e4:	2d00      	cmp	r5, #0
 80130e6:	da03      	bge.n	80130f0 <_printf_i+0xd0>
 80130e8:	232d      	movs	r3, #45	@ 0x2d
 80130ea:	426d      	negs	r5, r5
 80130ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80130f0:	4858      	ldr	r0, [pc, #352]	@ (8013254 <_printf_i+0x234>)
 80130f2:	230a      	movs	r3, #10
 80130f4:	e011      	b.n	801311a <_printf_i+0xfa>
 80130f6:	6821      	ldr	r1, [r4, #0]
 80130f8:	6833      	ldr	r3, [r6, #0]
 80130fa:	0608      	lsls	r0, r1, #24
 80130fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8013100:	d402      	bmi.n	8013108 <_printf_i+0xe8>
 8013102:	0649      	lsls	r1, r1, #25
 8013104:	bf48      	it	mi
 8013106:	b2ad      	uxthmi	r5, r5
 8013108:	2f6f      	cmp	r7, #111	@ 0x6f
 801310a:	4852      	ldr	r0, [pc, #328]	@ (8013254 <_printf_i+0x234>)
 801310c:	6033      	str	r3, [r6, #0]
 801310e:	bf14      	ite	ne
 8013110:	230a      	movne	r3, #10
 8013112:	2308      	moveq	r3, #8
 8013114:	2100      	movs	r1, #0
 8013116:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801311a:	6866      	ldr	r6, [r4, #4]
 801311c:	60a6      	str	r6, [r4, #8]
 801311e:	2e00      	cmp	r6, #0
 8013120:	db05      	blt.n	801312e <_printf_i+0x10e>
 8013122:	6821      	ldr	r1, [r4, #0]
 8013124:	432e      	orrs	r6, r5
 8013126:	f021 0104 	bic.w	r1, r1, #4
 801312a:	6021      	str	r1, [r4, #0]
 801312c:	d04b      	beq.n	80131c6 <_printf_i+0x1a6>
 801312e:	4616      	mov	r6, r2
 8013130:	fbb5 f1f3 	udiv	r1, r5, r3
 8013134:	fb03 5711 	mls	r7, r3, r1, r5
 8013138:	5dc7      	ldrb	r7, [r0, r7]
 801313a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801313e:	462f      	mov	r7, r5
 8013140:	42bb      	cmp	r3, r7
 8013142:	460d      	mov	r5, r1
 8013144:	d9f4      	bls.n	8013130 <_printf_i+0x110>
 8013146:	2b08      	cmp	r3, #8
 8013148:	d10b      	bne.n	8013162 <_printf_i+0x142>
 801314a:	6823      	ldr	r3, [r4, #0]
 801314c:	07df      	lsls	r7, r3, #31
 801314e:	d508      	bpl.n	8013162 <_printf_i+0x142>
 8013150:	6923      	ldr	r3, [r4, #16]
 8013152:	6861      	ldr	r1, [r4, #4]
 8013154:	4299      	cmp	r1, r3
 8013156:	bfde      	ittt	le
 8013158:	2330      	movle	r3, #48	@ 0x30
 801315a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801315e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013162:	1b92      	subs	r2, r2, r6
 8013164:	6122      	str	r2, [r4, #16]
 8013166:	f8cd a000 	str.w	sl, [sp]
 801316a:	464b      	mov	r3, r9
 801316c:	aa03      	add	r2, sp, #12
 801316e:	4621      	mov	r1, r4
 8013170:	4640      	mov	r0, r8
 8013172:	f7ff fee7 	bl	8012f44 <_printf_common>
 8013176:	3001      	adds	r0, #1
 8013178:	d14a      	bne.n	8013210 <_printf_i+0x1f0>
 801317a:	f04f 30ff 	mov.w	r0, #4294967295
 801317e:	b004      	add	sp, #16
 8013180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013184:	6823      	ldr	r3, [r4, #0]
 8013186:	f043 0320 	orr.w	r3, r3, #32
 801318a:	6023      	str	r3, [r4, #0]
 801318c:	4832      	ldr	r0, [pc, #200]	@ (8013258 <_printf_i+0x238>)
 801318e:	2778      	movs	r7, #120	@ 0x78
 8013190:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013194:	6823      	ldr	r3, [r4, #0]
 8013196:	6831      	ldr	r1, [r6, #0]
 8013198:	061f      	lsls	r7, r3, #24
 801319a:	f851 5b04 	ldr.w	r5, [r1], #4
 801319e:	d402      	bmi.n	80131a6 <_printf_i+0x186>
 80131a0:	065f      	lsls	r7, r3, #25
 80131a2:	bf48      	it	mi
 80131a4:	b2ad      	uxthmi	r5, r5
 80131a6:	6031      	str	r1, [r6, #0]
 80131a8:	07d9      	lsls	r1, r3, #31
 80131aa:	bf44      	itt	mi
 80131ac:	f043 0320 	orrmi.w	r3, r3, #32
 80131b0:	6023      	strmi	r3, [r4, #0]
 80131b2:	b11d      	cbz	r5, 80131bc <_printf_i+0x19c>
 80131b4:	2310      	movs	r3, #16
 80131b6:	e7ad      	b.n	8013114 <_printf_i+0xf4>
 80131b8:	4826      	ldr	r0, [pc, #152]	@ (8013254 <_printf_i+0x234>)
 80131ba:	e7e9      	b.n	8013190 <_printf_i+0x170>
 80131bc:	6823      	ldr	r3, [r4, #0]
 80131be:	f023 0320 	bic.w	r3, r3, #32
 80131c2:	6023      	str	r3, [r4, #0]
 80131c4:	e7f6      	b.n	80131b4 <_printf_i+0x194>
 80131c6:	4616      	mov	r6, r2
 80131c8:	e7bd      	b.n	8013146 <_printf_i+0x126>
 80131ca:	6833      	ldr	r3, [r6, #0]
 80131cc:	6825      	ldr	r5, [r4, #0]
 80131ce:	6961      	ldr	r1, [r4, #20]
 80131d0:	1d18      	adds	r0, r3, #4
 80131d2:	6030      	str	r0, [r6, #0]
 80131d4:	062e      	lsls	r6, r5, #24
 80131d6:	681b      	ldr	r3, [r3, #0]
 80131d8:	d501      	bpl.n	80131de <_printf_i+0x1be>
 80131da:	6019      	str	r1, [r3, #0]
 80131dc:	e002      	b.n	80131e4 <_printf_i+0x1c4>
 80131de:	0668      	lsls	r0, r5, #25
 80131e0:	d5fb      	bpl.n	80131da <_printf_i+0x1ba>
 80131e2:	8019      	strh	r1, [r3, #0]
 80131e4:	2300      	movs	r3, #0
 80131e6:	6123      	str	r3, [r4, #16]
 80131e8:	4616      	mov	r6, r2
 80131ea:	e7bc      	b.n	8013166 <_printf_i+0x146>
 80131ec:	6833      	ldr	r3, [r6, #0]
 80131ee:	1d1a      	adds	r2, r3, #4
 80131f0:	6032      	str	r2, [r6, #0]
 80131f2:	681e      	ldr	r6, [r3, #0]
 80131f4:	6862      	ldr	r2, [r4, #4]
 80131f6:	2100      	movs	r1, #0
 80131f8:	4630      	mov	r0, r6
 80131fa:	f7ec fff9 	bl	80001f0 <memchr>
 80131fe:	b108      	cbz	r0, 8013204 <_printf_i+0x1e4>
 8013200:	1b80      	subs	r0, r0, r6
 8013202:	6060      	str	r0, [r4, #4]
 8013204:	6863      	ldr	r3, [r4, #4]
 8013206:	6123      	str	r3, [r4, #16]
 8013208:	2300      	movs	r3, #0
 801320a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801320e:	e7aa      	b.n	8013166 <_printf_i+0x146>
 8013210:	6923      	ldr	r3, [r4, #16]
 8013212:	4632      	mov	r2, r6
 8013214:	4649      	mov	r1, r9
 8013216:	4640      	mov	r0, r8
 8013218:	47d0      	blx	sl
 801321a:	3001      	adds	r0, #1
 801321c:	d0ad      	beq.n	801317a <_printf_i+0x15a>
 801321e:	6823      	ldr	r3, [r4, #0]
 8013220:	079b      	lsls	r3, r3, #30
 8013222:	d413      	bmi.n	801324c <_printf_i+0x22c>
 8013224:	68e0      	ldr	r0, [r4, #12]
 8013226:	9b03      	ldr	r3, [sp, #12]
 8013228:	4298      	cmp	r0, r3
 801322a:	bfb8      	it	lt
 801322c:	4618      	movlt	r0, r3
 801322e:	e7a6      	b.n	801317e <_printf_i+0x15e>
 8013230:	2301      	movs	r3, #1
 8013232:	4632      	mov	r2, r6
 8013234:	4649      	mov	r1, r9
 8013236:	4640      	mov	r0, r8
 8013238:	47d0      	blx	sl
 801323a:	3001      	adds	r0, #1
 801323c:	d09d      	beq.n	801317a <_printf_i+0x15a>
 801323e:	3501      	adds	r5, #1
 8013240:	68e3      	ldr	r3, [r4, #12]
 8013242:	9903      	ldr	r1, [sp, #12]
 8013244:	1a5b      	subs	r3, r3, r1
 8013246:	42ab      	cmp	r3, r5
 8013248:	dcf2      	bgt.n	8013230 <_printf_i+0x210>
 801324a:	e7eb      	b.n	8013224 <_printf_i+0x204>
 801324c:	2500      	movs	r5, #0
 801324e:	f104 0619 	add.w	r6, r4, #25
 8013252:	e7f5      	b.n	8013240 <_printf_i+0x220>
 8013254:	080217d9 	.word	0x080217d9
 8013258:	080217ea 	.word	0x080217ea

0801325c <memmove>:
 801325c:	4288      	cmp	r0, r1
 801325e:	b510      	push	{r4, lr}
 8013260:	eb01 0402 	add.w	r4, r1, r2
 8013264:	d902      	bls.n	801326c <memmove+0x10>
 8013266:	4284      	cmp	r4, r0
 8013268:	4623      	mov	r3, r4
 801326a:	d807      	bhi.n	801327c <memmove+0x20>
 801326c:	1e43      	subs	r3, r0, #1
 801326e:	42a1      	cmp	r1, r4
 8013270:	d008      	beq.n	8013284 <memmove+0x28>
 8013272:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013276:	f803 2f01 	strb.w	r2, [r3, #1]!
 801327a:	e7f8      	b.n	801326e <memmove+0x12>
 801327c:	4402      	add	r2, r0
 801327e:	4601      	mov	r1, r0
 8013280:	428a      	cmp	r2, r1
 8013282:	d100      	bne.n	8013286 <memmove+0x2a>
 8013284:	bd10      	pop	{r4, pc}
 8013286:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801328a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801328e:	e7f7      	b.n	8013280 <memmove+0x24>

08013290 <_sbrk_r>:
 8013290:	b538      	push	{r3, r4, r5, lr}
 8013292:	4d06      	ldr	r5, [pc, #24]	@ (80132ac <_sbrk_r+0x1c>)
 8013294:	2300      	movs	r3, #0
 8013296:	4604      	mov	r4, r0
 8013298:	4608      	mov	r0, r1
 801329a:	602b      	str	r3, [r5, #0]
 801329c:	f7ee faae 	bl	80017fc <_sbrk>
 80132a0:	1c43      	adds	r3, r0, #1
 80132a2:	d102      	bne.n	80132aa <_sbrk_r+0x1a>
 80132a4:	682b      	ldr	r3, [r5, #0]
 80132a6:	b103      	cbz	r3, 80132aa <_sbrk_r+0x1a>
 80132a8:	6023      	str	r3, [r4, #0]
 80132aa:	bd38      	pop	{r3, r4, r5, pc}
 80132ac:	2000e658 	.word	0x2000e658

080132b0 <_realloc_r>:
 80132b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132b4:	4607      	mov	r7, r0
 80132b6:	4614      	mov	r4, r2
 80132b8:	460d      	mov	r5, r1
 80132ba:	b921      	cbnz	r1, 80132c6 <_realloc_r+0x16>
 80132bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80132c0:	4611      	mov	r1, r2
 80132c2:	f7ff bc5b 	b.w	8012b7c <_malloc_r>
 80132c6:	b92a      	cbnz	r2, 80132d4 <_realloc_r+0x24>
 80132c8:	f7ff fbec 	bl	8012aa4 <_free_r>
 80132cc:	4625      	mov	r5, r4
 80132ce:	4628      	mov	r0, r5
 80132d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132d4:	f000 f81a 	bl	801330c <_malloc_usable_size_r>
 80132d8:	4284      	cmp	r4, r0
 80132da:	4606      	mov	r6, r0
 80132dc:	d802      	bhi.n	80132e4 <_realloc_r+0x34>
 80132de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80132e2:	d8f4      	bhi.n	80132ce <_realloc_r+0x1e>
 80132e4:	4621      	mov	r1, r4
 80132e6:	4638      	mov	r0, r7
 80132e8:	f7ff fc48 	bl	8012b7c <_malloc_r>
 80132ec:	4680      	mov	r8, r0
 80132ee:	b908      	cbnz	r0, 80132f4 <_realloc_r+0x44>
 80132f0:	4645      	mov	r5, r8
 80132f2:	e7ec      	b.n	80132ce <_realloc_r+0x1e>
 80132f4:	42b4      	cmp	r4, r6
 80132f6:	4622      	mov	r2, r4
 80132f8:	4629      	mov	r1, r5
 80132fa:	bf28      	it	cs
 80132fc:	4632      	movcs	r2, r6
 80132fe:	f7ff fbc3 	bl	8012a88 <memcpy>
 8013302:	4629      	mov	r1, r5
 8013304:	4638      	mov	r0, r7
 8013306:	f7ff fbcd 	bl	8012aa4 <_free_r>
 801330a:	e7f1      	b.n	80132f0 <_realloc_r+0x40>

0801330c <_malloc_usable_size_r>:
 801330c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013310:	1f18      	subs	r0, r3, #4
 8013312:	2b00      	cmp	r3, #0
 8013314:	bfbc      	itt	lt
 8013316:	580b      	ldrlt	r3, [r1, r0]
 8013318:	18c0      	addlt	r0, r0, r3
 801331a:	4770      	bx	lr

0801331c <_init>:
 801331c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801331e:	bf00      	nop
 8013320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013322:	bc08      	pop	{r3}
 8013324:	469e      	mov	lr, r3
 8013326:	4770      	bx	lr

08013328 <_fini>:
 8013328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801332a:	bf00      	nop
 801332c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801332e:	bc08      	pop	{r3}
 8013330:	469e      	mov	lr, r3
 8013332:	4770      	bx	lr
