
*** Running vivado
    with args -log DigitalClock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DigitalClock.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source DigitalClock.tcl -notrace
Command: synth_design -top DigitalClock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 719.621 ; gain = 177.836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DigitalClock' [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/DigitalClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourHundredHzClock' [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/FourHundredHzClock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FourHundredHzClock' (1#1) [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/FourHundredHzClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'OneHzClock' [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/OneHzClock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OneHzClock' (2#1) [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/OneHzClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'ZeroNineCounter' [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab11/ZeroNineCounter/ZeroNineCounter.srcs/sources_1/new/ZeroNineCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroNineCounter' (3#1) [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab11/ZeroNineCounter/ZeroNineCounter.srcs/sources_1/new/ZeroNineCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'ZeroFiveCounter' [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab11/ZeroFiveCounter/ZeroFiveCounter.srcs/sources_1/new/ZeroFiveCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ZeroFiveCounter' (4#1) [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab11/ZeroFiveCounter/ZeroFiveCounter.srcs/sources_1/new/ZeroFiveCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'ClockEnable' [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/ClockEnable.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockEnable' (5#1) [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/ClockEnable.v:23]
INFO: [Synth 8-6157] synthesizing module 'FiveNineSecondDetector' [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/FiveNineSecondDetector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FiveNineSecondDetector' (6#1) [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/FiveNineSecondDetector.v:23]
INFO: [Synth 8-6157] synthesizing module 'FourToOneMultiplexer' [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab11/FourToOneMultiplexer/FourToOneMultiplexer.srcs/sources_1/new/FourToOneMultiplexer.v:23]
INFO: [Synth 8-226] default block is never used [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab11/FourToOneMultiplexer/FourToOneMultiplexer.srcs/sources_1/new/FourToOneMultiplexer.v:31]
WARNING: [Synth 8-567] referenced signal 'IN0' should be on the sensitivity list [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab11/FourToOneMultiplexer/FourToOneMultiplexer.srcs/sources_1/new/FourToOneMultiplexer.v:30]
WARNING: [Synth 8-567] referenced signal 'IN1' should be on the sensitivity list [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab11/FourToOneMultiplexer/FourToOneMultiplexer.srcs/sources_1/new/FourToOneMultiplexer.v:30]
WARNING: [Synth 8-567] referenced signal 'IN2' should be on the sensitivity list [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab11/FourToOneMultiplexer/FourToOneMultiplexer.srcs/sources_1/new/FourToOneMultiplexer.v:30]
WARNING: [Synth 8-567] referenced signal 'IN3' should be on the sensitivity list [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab11/FourToOneMultiplexer/FourToOneMultiplexer.srcs/sources_1/new/FourToOneMultiplexer.v:30]
INFO: [Synth 8-6155] done synthesizing module 'FourToOneMultiplexer' (7#1) [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab11/FourToOneMultiplexer/FourToOneMultiplexer.srcs/sources_1/new/FourToOneMultiplexer.v:23]
INFO: [Synth 8-6157] synthesizing module 'UpCounter2Bit' [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/new/UpCounter2Bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UpCounter2Bit' (8#1) [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/new/UpCounter2Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'TwoFourDecoder' [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/TwoFourDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TwoFourDecoder' (9#1) [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/TwoFourDecoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'SevenSeg' [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab10N1/Lab10N1.srcs/sources_1/new/SevenSeg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SevenSeg' (10#1) [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/Lab10N1/Lab10N1.srcs/sources_1/new/SevenSeg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DigitalClock' (11#1) [D:/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/DigitalClock.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 782.746 ; gain = 240.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 782.746 ; gain = 240.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 782.746 ; gain = 240.961
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DigitalClock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DigitalClock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 891.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 891.512 ; gain = 349.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 891.512 ; gain = 349.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 891.512 ; gain = 349.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 891.512 ; gain = 349.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FourHundredHzClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module OneHzClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ZeroNineCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module ZeroFiveCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module FourToOneMultiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module UpCounter2Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module TwoFourDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design DigitalClock has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design DigitalClock has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design DigitalClock has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design DigitalClock has port AN[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.512 ; gain = 349.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 891.512 ; gain = 349.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 891.512 ; gain = 349.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 896.652 ; gain = 354.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 902.426 ; gain = 360.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 902.426 ; gain = 360.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 902.426 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 902.426 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 902.426 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 902.426 ; gain = 360.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     7|
|4     |LUT2   |    11|
|5     |LUT3   |     7|
|6     |LUT4   |    18|
|7     |LUT5   |     7|
|8     |LUT6   |    15|
|9     |FDRE   |    50|
|10    |IBUF   |     4|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------------------+------+
|      |Instance  |Module             |Cells |
+------+----------+-------------------+------+
|1     |top       |                   |   148|
|2     |  Cmin    |ZeroNineCounter    |    11|
|3     |  Csec    |ZeroNineCounter_0  |    10|
|4     |  Ctenmin |ZeroFiveCounter    |    10|
|5     |  Ctensec |ZeroFiveCounter_1  |    13|
|6     |  fHz     |FourHundredHzClock |    40|
|7     |  oHz     |OneHzClock         |    23|
|8     |  upcount |UpCounter2Bit      |    19|
+------+----------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 902.426 ; gain = 360.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 902.426 ; gain = 251.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 902.426 ; gain = 360.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 918.457 ; gain = 623.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.457 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Lab11/DigitalClock/DigitalClock.runs/synth_1/DigitalClock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DigitalClock_utilization_synth.rpt -pb DigitalClock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 20:04:05 2019...
