#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Wed Oct 21 14:37:38 2020
# Process ID: 25583
# Current directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111
# Command line: vivado -jou /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/vivado.jou -log /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/vivado.log -mode batch -source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/gogogo.tcl
# Log file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/vivado.log
# Journal file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/vivado.jou
#-----------------------------------------------------------
source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/gogogo.tcl
# puts "Starting tcl script"
Starting tcl script
# create_project -f myproj /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj -part xczu28dr-ffvg1517-2-e
# set_property target_language VHDL [current_project]
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/top.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'tx_fifo_ext' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'tx_fifo_ext' (customized with software release 2014.4) has a newer major version in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xc7k160tffg676-2' used to customize the IP 'tx_fifo_ext' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
WARNING: [IP_Flow 19-2162] IP 'arp_cache' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'arp_cache' (customized with software release 2016.1) has a newer minor version in the IP Catalog.
* IP definition 'Block Memory Generator (8.3)' for IP 'arp_cache' (customized with software release 2016.1) has a different revision in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xc7k160tffg676-2' used to customize the IP 'arp_cache' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'tx_packet_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'tx_packet_ctrl_fifo' (customized with software release 2014.4) has a newer major version in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xc7k160tffg676-2' used to customize the IP 'tx_packet_ctrl_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'rx_packet_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'rx_packet_ctrl_fifo' (customized with software release 2014.4) has a newer major version in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xc7k160tffg676-2' used to customize the IP 'rx_packet_ctrl_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
WARNING: [IP_Flow 19-2162] IP 'tx_packet_fifo' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'tx_packet_fifo' (customized with software release 2014.4) has a newer major version in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xc7k160tffg676-2' used to customize the IP 'tx_packet_fifo' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
WARNING: [IP_Flow 19-2162] IP 'rx_packet_fifo_bram' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'rx_packet_fifo_bram' (customized with software release 2014.4) has a newer major version in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xc7k160tffg676-2' used to customize the IP 'rx_packet_fifo_bram' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
WARNING: [IP_Flow 19-2162] IP 'cpu_buffer' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'cpu_buffer' (customized with software release 2016.1) has a newer minor version in the IP Catalog.
* IP definition 'Block Memory Generator (8.3)' for IP 'cpu_buffer' (customized with software release 2016.1) has a different revision in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xc7k160tffg676-2' used to customize the IP 'cpu_buffer' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
WARNING: [IP_Flow 19-2162] IP 'rx_packet_fifo_dist' is locked:
* IP definition 'FIFO Generator (12.0)' for IP 'rx_packet_fifo_dist' (customized with software release 2014.4) has a newer major version in the IP Catalog.
* Current project part 'xczu28dr-ffvg1517-2-e' and the part 'xc7k160tffg676-2' used to customize the IP 'rx_packet_fifo_dist' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
import_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2317.605 ; gain = 912.668 ; free physical = 4857 ; free virtual = 25882
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/sysgen/hdl_netlist/tengbe_test.srcs/sources_1/imports/sysgen
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/sysgen/hdl_netlist/tengbe_test.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i1/tengbe_test_c_counter_binary_v12_0_i1.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/sysgen/hdl_netlist/tengbe_test.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i0/tengbe_test_c_counter_binary_v12_0_i0.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/sysgen/hdl_netlist/tengbe_test.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i3/tengbe_test_c_counter_binary_v12_0_i3.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/sysgen/hdl_netlist/tengbe_test.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i2/tengbe_test_c_counter_binary_v12_0_i2.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/sysgen/hdl_netlist/tengbe_test.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i4/tengbe_test_c_counter_binary_v12_0_i4.xci
# import_files -force -fileset constrs_1 /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.3
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xczu28dr-ffvg1517-2-e
## }
## variable design_name
## set design_name zcu111
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <zcu111> in project, so creating one...
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
INFO: [BD_TCL-4] Making design <zcu111> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "zcu111".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_protocol_converter:2.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:zynq_ultra_ps_e:3.2\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_protocol_converter:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:zynq_ultra_ps_e:3.2  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set M_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI
##   set M_AXI_RFDC [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_RFDC ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.FREQ_HZ {99999001} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI_RFDC
## 
##   # Create ports
##   set axil_clk [ create_bd_port -dir O -type clk axil_clk ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {M_AXI} \
##  ] $axil_clk
##   set axil_rst [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst ]
##   set axil_rst_n [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst_n ]
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
## 
##   # Create instance: axi_protocol_convert_1, and set properties
##   set axi_protocol_convert_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_1 ]
## 
##   # Create instance: axi_protocol_convert_2, and set properties
##   set axi_protocol_convert_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_2 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {40} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.MI_PROTOCOL {AXI4LITE} \
##    CONFIG.SI_PROTOCOL {AXI4} \
##    CONFIG.TRANSLATION_MODE {2} \
##  ] $axi_protocol_convert_2
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: zynq_ultra_ps_e_0, and set properties
##   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0 ]
##   set_property -dict [ list \
##    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
##    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
##    CONFIG.PSU_MIO_0_DIRECTION {out} \
##    CONFIG.PSU_MIO_0_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_10_DIRECTION {inout} \
##    CONFIG.PSU_MIO_11_DIRECTION {inout} \
##    CONFIG.PSU_MIO_12_DIRECTION {out} \
##    CONFIG.PSU_MIO_12_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_13_DIRECTION {inout} \
##    CONFIG.PSU_MIO_14_DIRECTION {inout} \
##    CONFIG.PSU_MIO_15_DIRECTION {inout} \
##    CONFIG.PSU_MIO_16_DIRECTION {inout} \
##    CONFIG.PSU_MIO_17_DIRECTION {inout} \
##    CONFIG.PSU_MIO_18_DIRECTION {in} \
##    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_18_SLEW {slow} \
##    CONFIG.PSU_MIO_19_DIRECTION {out} \
##    CONFIG.PSU_MIO_19_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_1_DIRECTION {inout} \
##    CONFIG.PSU_MIO_20_DIRECTION {inout} \
##    CONFIG.PSU_MIO_21_DIRECTION {inout} \
##    CONFIG.PSU_MIO_22_DIRECTION {inout} \
##    CONFIG.PSU_MIO_23_DIRECTION {inout} \
##    CONFIG.PSU_MIO_24_DIRECTION {inout} \
##    CONFIG.PSU_MIO_25_DIRECTION {inout} \
##    CONFIG.PSU_MIO_26_DIRECTION {inout} \
##    CONFIG.PSU_MIO_27_DIRECTION {out} \
##    CONFIG.PSU_MIO_27_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_28_DIRECTION {in} \
##    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_28_SLEW {slow} \
##    CONFIG.PSU_MIO_29_DIRECTION {out} \
##    CONFIG.PSU_MIO_29_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_2_DIRECTION {inout} \
##    CONFIG.PSU_MIO_30_DIRECTION {in} \
##    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_30_SLEW {slow} \
##    CONFIG.PSU_MIO_31_DIRECTION {inout} \
##    CONFIG.PSU_MIO_32_DIRECTION {out} \
##    CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_33_DIRECTION {out} \
##    CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_34_DIRECTION {out} \
##    CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_35_DIRECTION {out} \
##    CONFIG.PSU_MIO_35_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_36_DIRECTION {out} \
##    CONFIG.PSU_MIO_36_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_37_DIRECTION {out} \
##    CONFIG.PSU_MIO_37_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_38_DIRECTION {inout} \
##    CONFIG.PSU_MIO_39_DIRECTION {inout} \
##    CONFIG.PSU_MIO_3_DIRECTION {inout} \
##    CONFIG.PSU_MIO_40_DIRECTION {inout} \
##    CONFIG.PSU_MIO_41_DIRECTION {inout} \
##    CONFIG.PSU_MIO_42_DIRECTION {inout} \
##    CONFIG.PSU_MIO_43_DIRECTION {inout} \
##    CONFIG.PSU_MIO_44_DIRECTION {inout} \
##    CONFIG.PSU_MIO_45_DIRECTION {in} \
##    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_45_SLEW {slow} \
##    CONFIG.PSU_MIO_46_DIRECTION {inout} \
##    CONFIG.PSU_MIO_47_DIRECTION {inout} \
##    CONFIG.PSU_MIO_48_DIRECTION {inout} \
##    CONFIG.PSU_MIO_49_DIRECTION {inout} \
##    CONFIG.PSU_MIO_4_DIRECTION {inout} \
##    CONFIG.PSU_MIO_50_DIRECTION {inout} \
##    CONFIG.PSU_MIO_51_DIRECTION {out} \
##    CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_52_DIRECTION {in} \
##    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_52_SLEW {slow} \
##    CONFIG.PSU_MIO_53_DIRECTION {in} \
##    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_53_SLEW {slow} \
##    CONFIG.PSU_MIO_54_DIRECTION {inout} \
##    CONFIG.PSU_MIO_55_DIRECTION {in} \
##    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_55_SLEW {slow} \
##    CONFIG.PSU_MIO_56_DIRECTION {inout} \
##    CONFIG.PSU_MIO_57_DIRECTION {inout} \
##    CONFIG.PSU_MIO_58_DIRECTION {out} \
##    CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_59_DIRECTION {inout} \
##    CONFIG.PSU_MIO_5_DIRECTION {out} \
##    CONFIG.PSU_MIO_5_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_60_DIRECTION {inout} \
##    CONFIG.PSU_MIO_61_DIRECTION {inout} \
##    CONFIG.PSU_MIO_62_DIRECTION {inout} \
##    CONFIG.PSU_MIO_63_DIRECTION {inout} \
##    CONFIG.PSU_MIO_64_DIRECTION {out} \
##    CONFIG.PSU_MIO_64_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_65_DIRECTION {out} \
##    CONFIG.PSU_MIO_65_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_66_DIRECTION {out} \
##    CONFIG.PSU_MIO_66_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_67_DIRECTION {out} \
##    CONFIG.PSU_MIO_67_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_68_DIRECTION {out} \
##    CONFIG.PSU_MIO_68_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_69_DIRECTION {out} \
##    CONFIG.PSU_MIO_69_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_6_DIRECTION {out} \
##    CONFIG.PSU_MIO_6_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_70_DIRECTION {in} \
##    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_70_SLEW {slow} \
##    CONFIG.PSU_MIO_71_DIRECTION {in} \
##    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_71_SLEW {slow} \
##    CONFIG.PSU_MIO_72_DIRECTION {in} \
##    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_72_SLEW {slow} \
##    CONFIG.PSU_MIO_73_DIRECTION {in} \
##    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_73_SLEW {slow} \
##    CONFIG.PSU_MIO_74_DIRECTION {in} \
##    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_74_SLEW {slow} \
##    CONFIG.PSU_MIO_75_DIRECTION {in} \
##    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_75_SLEW {slow} \
##    CONFIG.PSU_MIO_76_DIRECTION {out} \
##    CONFIG.PSU_MIO_76_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_77_DIRECTION {inout} \
##    CONFIG.PSU_MIO_7_DIRECTION {out} \
##    CONFIG.PSU_MIO_7_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_8_DIRECTION {inout} \
##    CONFIG.PSU_MIO_9_DIRECTION {inout} \
##    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
##    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} \
##    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
##    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
##    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
##    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
##    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
##    CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
##    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
##    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
##    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
##    CONFIG.PSU__DDRC__CL {15} \
##    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
##    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
##    CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
##    CONFIG.PSU__DDRC__CWL {14} \
##    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
##    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
##    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
##    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
##    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
##    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
##    CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
##    CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
##    CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
##    CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
##    CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
##    CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
##    CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
##    CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
##    CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
##    CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
##    CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
##    CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
##    CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
##    CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
##    CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
##    CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
##    CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
##    CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
##    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
##    CONFIG.PSU__DDRC__ECC {Disabled} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
##    CONFIG.PSU__DDRC__FGRM {1X} \
##    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
##    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
##    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
##    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
##    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
##    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
##    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
##    CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
##    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
##    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
##    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
##    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
##    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
##    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
##    CONFIG.PSU__DDRC__T_FAW {30.0} \
##    CONFIG.PSU__DDRC__T_RAS_MIN {33} \
##    CONFIG.PSU__DDRC__T_RC {47.06} \
##    CONFIG.PSU__DDRC__T_RCD {15} \
##    CONFIG.PSU__DDRC__T_RP {15} \
##    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
##    CONFIG.PSU__DDRC__VREF {1} \
##    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
##    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
##    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DLL__ISUSED {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
##    CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
##    CONFIG.PSU__DP__REF_CLK_FREQ {27} \
##    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
##    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
##    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
##    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
##    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
##    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
##    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
##    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
##    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
##    CONFIG.PSU__GEM3_COHERENCY {0} \
##    CONFIG.PSU__GEM__TSU__ENABLE {0} \
##    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
##    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
##    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GT__LINK_SPEED {HBR} \
##    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
##    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
##    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
##    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
##    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
##    CONFIG.PSU__MAXIGP1__DATA_WIDTH {32} \
##    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
##    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
##    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
##    CONFIG.PSU__PMU_COHERENCY {0} \
##    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO0__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
##    CONFIG.PSU__PMU__GPO1__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
##    CONFIG.PSU__PMU__GPO2__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
##    CONFIG.PSU__PMU__GPO2__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO3__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
##    CONFIG.PSU__PMU__GPO3__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO4__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO4__IO {MIO 36} \
##    CONFIG.PSU__PMU__GPO4__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO5__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO5__IO {MIO 37} \
##    CONFIG.PSU__PMU__GPO5__POLARITY {low} \
##    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
##    CONFIG.PSU__PRESET_APPLIED {1} \
##    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
##    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
##    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.PSU__QSPI_COHERENCY {0} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
##    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
##    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
##    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
##    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
##    CONFIG.PSU__SATA__LANE1__ENABLE {1} \
##    CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
##    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
##    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3} \
##    CONFIG.PSU__SD1_COHERENCY {0} \
##    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
##    CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
##    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
##    CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
##    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
##    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
##    CONFIG.PSU__SD1__RESET__ENABLE {0} \
##    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
##    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
##    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
##    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
##    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__UART0__BAUD_RATE {115200} \
##    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
##    CONFIG.PSU__UART1__BAUD_RATE {115200} \
##    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART1__PERIPHERAL__IO {EMIO} \
##    CONFIG.PSU__USB0_COHERENCY {0} \
##    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
##    CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
##    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
##    CONFIG.PSU__USB0__RESET__ENABLE {0} \
##    CONFIG.PSU__USB1__RESET__ENABLE {0} \
##    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
##    CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
##    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
##    CONFIG.PSU__USE__IRQ0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP1 {0} \
##    CONFIG.PSU__USE__M_AXI_GP2 {0} \
##    CONFIG.SUBPRESET1 {Custom} \
##  ] $zynq_ultra_ps_e_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_protocol_convert_1/S_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_protocol_convert_2/S_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_1_M_AXI [get_bd_intf_ports M_AXI_RFDC] [get_bd_intf_pins axi_protocol_convert_1/M_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_2_M_AXI [get_bd_intf_ports M_AXI] [get_bd_intf_pins axi_protocol_convert_2/M_AXI]
##   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
## 
##   # Create port connections
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins axi_protocol_convert_1/aresetn] [get_bd_pins axi_protocol_convert_2/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_ports axil_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_ports axil_rst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_ports axil_clk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_protocol_convert_1/aclk] [get_bd_pins axi_protocol_convert_2/aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00040000 -offset 0xA0800000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI_RFDC/Reg] SEG_M_AXI_RFDC_Reg
##   create_bd_addr_seg -range 0x00800000 -offset 0xA0000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI/Reg] SEG_M_AXI_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
## common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <zcu111> may result in errors during validation.
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/sim/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zcu111_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
Exporting to file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111.hwh
Generated Block Design Tcl file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111_bd.tcl
Generated Hardware Definition File /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2613.641 ; gain = 80.012 ; free physical = 4302 ; free virtual = 25394
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
# update_compile_order -fileset sources_1
# import_files {/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
# update_compile_order -fileset sources_1
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/axi4lite_ic_wrapper.vhdl
# import_files /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/xml2vhdl_hdl_output/
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rx_packet_fifo_dist'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rx_packet_fifo_bram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rx_packet_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tx_fifo_ext'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'arp_cache'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tx_packet_ctrl_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tx_packet_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tengbaser_phy_ultrascale'...
WARNING: [IP_Flow 19-650] IP license key 'x_eth_mac@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'x_eth_mac@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'x_eth_mac@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_mac_pcs@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_tsn_802d1cm@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_tsn_802d1cm@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_tsn_802d1cm@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'xxv_eth_basekr@2018.11' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'tengbaser_phy_ultrascale'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tengbe_test_c_counter_binary_v12_0_i4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tengbe_test_c_counter_binary_v12_0_i3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tengbe_test_c_counter_binary_v12_0_i2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tengbe_test_c_counter_binary_v12_0_i1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tengbe_test_c_counter_binary_v12_0_i0'...
[Wed Oct 21 14:39:01 2020] Launched rx_packet_ctrl_fifo_synth_1, tx_packet_fifo_synth_1, tx_fifo_ext_synth_1, tx_packet_ctrl_fifo_synth_1, arp_cache_synth_1, cpu_buffer_synth_1, rx_packet_fifo_bram_synth_1, rx_packet_fifo_dist_synth_1, tengbe_test_c_counter_binary_v12_0_i1_synth_1, tengbe_test_c_counter_binary_v12_0_i0_synth_1, tengbe_test_c_counter_binary_v12_0_i3_synth_1, tengbe_test_c_counter_binary_v12_0_i2_synth_1, tengbe_test_c_counter_binary_v12_0_i4_synth_1, zcu111_xbar_0_synth_1, zcu111_axi_protocol_convert_1_0_synth_1, zcu111_axi_protocol_convert_2_0_synth_1, zcu111_proc_sys_reset_0_0_synth_1, zcu111_zynq_ultra_ps_e_0_0_synth_1, zcu111_auto_ds_0_synth_1, zcu111_auto_ds_1_synth_1...
Run output will be captured here:
rx_packet_ctrl_fifo_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/rx_packet_ctrl_fifo_synth_1/runme.log
tx_packet_fifo_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/tx_packet_fifo_synth_1/runme.log
tx_fifo_ext_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/tx_fifo_ext_synth_1/runme.log
tx_packet_ctrl_fifo_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/tx_packet_ctrl_fifo_synth_1/runme.log
arp_cache_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/arp_cache_synth_1/runme.log
cpu_buffer_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/cpu_buffer_synth_1/runme.log
rx_packet_fifo_bram_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/rx_packet_fifo_bram_synth_1/runme.log
rx_packet_fifo_dist_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/rx_packet_fifo_dist_synth_1/runme.log
tengbe_test_c_counter_binary_v12_0_i1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/tengbe_test_c_counter_binary_v12_0_i1_synth_1/runme.log
tengbe_test_c_counter_binary_v12_0_i0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/tengbe_test_c_counter_binary_v12_0_i0_synth_1/runme.log
tengbe_test_c_counter_binary_v12_0_i3_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/tengbe_test_c_counter_binary_v12_0_i3_synth_1/runme.log
tengbe_test_c_counter_binary_v12_0_i2_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/tengbe_test_c_counter_binary_v12_0_i2_synth_1/runme.log
tengbe_test_c_counter_binary_v12_0_i4_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/tengbe_test_c_counter_binary_v12_0_i4_synth_1/runme.log
zcu111_xbar_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/zcu111_xbar_0_synth_1/runme.log
zcu111_axi_protocol_convert_1_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/zcu111_axi_protocol_convert_1_0_synth_1/runme.log
zcu111_axi_protocol_convert_2_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/zcu111_axi_protocol_convert_2_0_synth_1/runme.log
zcu111_proc_sys_reset_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/zcu111_proc_sys_reset_0_0_synth_1/runme.log
zcu111_zynq_ultra_ps_e_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/zcu111_zynq_ultra_ps_e_0_0_synth_1/runme.log
zcu111_auto_ds_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/zcu111_auto_ds_0_synth_1/runme.log
zcu111_auto_ds_1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/zcu111_auto_ds_1_synth_1/runme.log
[Wed Oct 21 14:39:01 2020] Launched synth_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2877.766 ; gain = 56.027 ; free physical = 4088 ; free virtual = 25344
# wait_on_run synth_1
[Wed Oct 21 14:39:01 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32569 
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v2_5_1_cl73autoneg_an_pcontrol with formal parameter declaration list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ipshared/c98d/hdl/xxv_ethernet_v2_5_vl_rfs.v:158168]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v2_5_1_cl73autoneg_an_pcontrol with formal parameter declaration list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ipshared/c98d/hdl/xxv_ethernet_v2_5_vl_rfs.v:158188]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v2_5_1_cl73autoneg_10G_an_pcontrol with formal parameter declaration list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ipshared/c98d/hdl/xxv_ethernet_v2_5_vl_rfs.v:161742]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v2_5_1_cl73autoneg_10G_an_pcontrol with formal parameter declaration list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ipshared/c98d/hdl/xxv_ethernet_v2_5_vl_rfs.v:161762]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v2_5_1_32b_cl73autoneg_an_pcontrol with formal parameter declaration list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ipshared/c98d/hdl/xxv_ethernet_v2_5_vl_rfs.v:195952]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v2_5_1_32b_cl73autoneg_an_pcontrol with formal parameter declaration list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ipshared/c98d/hdl/xxv_ethernet_v2_5_vl_rfs.v:195972]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v1_0_xilinx_cl73autoneg_an_pcontrol with formal parameter declaration list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ipshared/c98d/hdl/xxv_ethernet_v2_5_vl_rfs.v:249827]
WARNING: [Synth 8-2507] parameter declaration becomes local in xxv_ethernet_v1_0_xilinx_cl73autoneg_an_pcontrol with formal parameter declaration list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ipshared/c98d/hdl/xxv_ethernet_v2_5_vl_rfs.v:249838]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.270 ; gain = 225.496 ; free physical = 6023 ; free virtual = 26177
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:7]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (1#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (2#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'tengbe_test_dest_ip' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:300]
WARNING: [Synth 8-350] instance 'tengbe_test_dest_port' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:311]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0_rxbadctr' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:322]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0_rxctr' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:333]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0_rxeofctr' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:344]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0_rxofctr' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:355]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0_rxvldctr' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:366]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0_txctr' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:377]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0_txfullctr' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:388]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0_txofctr' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:399]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0_txvldctr' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:410]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0_linkup' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:421]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0_tx_cnt' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:432]
WARNING: [Synth 8-350] instance 'tengbe_test_pkt_sim_enable' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:443]
WARNING: [Synth 8-350] instance 'tengbe_test_pkt_sim_payload_len' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:454]
WARNING: [Synth 8-350] instance 'tengbe_test_pkt_sim_period' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:465]
WARNING: [Synth 8-350] instance 'tengbe_test_rst' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:476]
WARNING: [Synth 8-350] instance 'tengbe_test_tx_snapshot_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:487]
WARNING: [Synth 8-350] instance 'tengbe_test_tx_snapshot_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:498]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:108]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '17' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (3#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_tx_snapshot_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (4#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_tx_snapshot_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_tx_snapshot_ss_bram_muxdemux' (5#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_tx_snapshot_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 12 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 12 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-638] synthesizing module 'asym_bram_tdp' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter ADDRWIDTHA bound to: 12 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter ADDRWIDTHB bound to: 12 - type: integer 
	Parameter READLATA bound to: 1 - type: integer 
	Parameter READLATB bound to: 1 - type: integer 
	Parameter INIT bound to: 0'b 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regA_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regB_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'asym_bram_tdp' (6#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_tx_snapshot_ss_bram_dp_ram' (7#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_tx_snapshot_ss_bram' (8#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (10#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (11#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[dest_ip] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:114]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[dest_port] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:114]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[pkt_sim_enable] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:114]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[pkt_sim_payload_len] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:114]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[pkt_sim_period] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:114]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[rst] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:114]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[tx_snapshot_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:114]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[dest_ip] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:115]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[dest_port] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:115]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[pkt_sim_enable] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:115]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[pkt_sim_payload_len] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:115]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[pkt_sim_period] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:115]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[rst] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:115]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[tx_snapshot_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:115]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:118]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:119]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (13#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/axi4lite_ic_wrapper.vhdl:108]
WARNING: [Synth 8-689] width (40) of port connection 's_axi4lite_araddr' does not match port width (32) of module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:581]
WARNING: [Synth 8-689] width (40) of port connection 's_axi4lite_awaddr' does not match port width (32) of module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:584]
INFO: [Synth 8-638] synthesizing module 'tengbe_test' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:4606]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_default_clock_driver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:4536]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (14#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (15#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_default_clock_driver' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:4536]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_struct' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:4250]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_dest_ip' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:12]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_56009e55c0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_56009e55c0' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:147]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_7db9a153c3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_7db9a153c3' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_dest_ip' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:12]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_dest_port' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:59]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized0' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_ff3f193e14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_ff3f193e14' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_dest_port' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:59]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_gbe0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:912]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_rxbadctr' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:108]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_866ffbf598' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:596]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_866ffbf598' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:596]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_tengbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:231' bound to instance 'convert' of component 'convert_func_call_tengbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:339]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_tengbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_tengbe_test_xlconvert' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:355]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (26#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (27#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlconvert' (28#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:661]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_rxbadctr' (30#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:108]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_rxctr' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_rxctr' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:181]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_rxctr_ed' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:254]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xldelay' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:690]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:717]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized1' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xldelay' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:690]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_6c4c345efb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_6c4c345efb' (33#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:757]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_8e37be30a6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:800]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_8e37be30a6' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:800]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_rxctr_ed' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:254]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_rxeofctr' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_rxeofctr' (36#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:312]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_rxofctr' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_rxofctr' (37#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:385]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_rxvldctr' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:458]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_rxvldctr' (38#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:458]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_txctr' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:531]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_txctr' (39#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:531]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_txctr_ed' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:604]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_txctr_ed' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:604]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_txfullctr' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:662]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_txfullctr' (41#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:662]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_txofctr' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:735]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_txofctr' (42#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:735]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_txvldctr' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:808]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_txvldctr' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:808]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlconvert__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlconvert__parameterized0' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 64 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 64 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_tengbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:231' bound to instance 'convert' of component 'convert_func_call_tengbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:339]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
	Parameter din_width bound to: 64 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 64 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized1' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlconvert__parameterized1' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlconvert__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_tengbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:231' bound to instance 'convert' of component 'convert_func_call_tengbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:339]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlconvert__parameterized2' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_tengbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:231' bound to instance 'convert' of component 'convert_func_call_tengbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:339]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
	Parameter din_width bound to: 16 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized4' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlconvert__parameterized3' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_1f3ca107b2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_1f3ca107b2' (44#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:391]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_5e87ccb769' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_5e87ccb769' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:460]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_5fd57ab8af' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:505]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_5fd57ab8af' (46#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:505]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_20400b08a2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:551]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_20400b08a2' (47#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:551]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_8cb4d58114' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_8cb4d58114' (48#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_gbe0' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:912]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_gbe0_linkup' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1517]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_3616ed60d9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:828]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_3616ed60d9' (50#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:828]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlconvert__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_tengbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:231' bound to instance 'convert' of component 'convert_func_call_tengbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:339]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized6' (50#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlconvert__parameterized4' (50#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:661]
	Parameter din_width bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (50#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:661]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_208e9b9e41' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:850]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_208e9b9e41' (51#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:850]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_gbe0_linkup' (52#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1517]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_gbe0_tx_cnt' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_gbe0_tx_cnt' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_led0_gbe0_pulse_tx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1663]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlconvert__parameterized5' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_led0_gbe0_pulse_tx' (54#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1663]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_led1_gbe0_up' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1708]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_led1_gbe0_up' (55#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1708]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_pkt_sim' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2014]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_enable' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1751]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_enable' (56#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1751]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_negedge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1800]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_a2224c9998' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1107]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_a2224c9998' (57#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1107]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_negedge' (58#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1800]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_payload_len' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1856]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_payload_len' (59#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1856]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_period' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1903]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_period' (60#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1903]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_posedge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1952]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_posedge' (61#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:1952]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_9ab06ce657' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_9ab06ce657' (62#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:50]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_344ef0d131' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_344ef0d131' (63#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:873]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlcounter_free' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2140]
	Parameter core_name0 bound to: tengbe_test_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 32 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'tengbe_test_c_counter_binary_v12_0_i0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tengbe_test_c_counter_binary_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'tengbe_test_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2207]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tengbe_test_c_counter_binary_v12_0_i0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlcounter_free' (64#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2140]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlcounter_free__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2140]
	Parameter core_name0 bound to: tengbe_test_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 32 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'tengbe_test_c_counter_binary_v12_0_i1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tengbe_test_c_counter_binary_v12_0_i1_stub.vhdl:5' bound to instance 'core_instance1' of component 'tengbe_test_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2217]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tengbe_test_c_counter_binary_v12_0_i1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlcounter_free__parameterized0' (64#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2140]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlcounter_free__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2140]
	Parameter core_name0 bound to: tengbe_test_c_counter_binary_v12_0_i2 - type: string 
	Parameter op_width bound to: 64 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'tengbe_test_c_counter_binary_v12_0_i2' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tengbe_test_c_counter_binary_v12_0_i2_stub.vhdl:5' bound to instance 'core_instance2' of component 'tengbe_test_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2227]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tengbe_test_c_counter_binary_v12_0_i2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlcounter_free__parameterized1' (64#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2140]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_8b5cc3751a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:893]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_8b5cc3751a' (65#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:893]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_ab95c18e61' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:936]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_ab95c18e61' (66#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:936]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_0d2008ccd5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:996]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_0d2008ccd5' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:996]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_d04a94331e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1053]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_d04a94331e' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1053]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_3e5f2c8386' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1080]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_3e5f2c8386' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized1' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_pkt_sim' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2014]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_rst' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2299]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 1 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized2' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_rst' (71#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2299]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_tx_snapshot' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:4111]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_buscreate' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2352]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_e8957b4b7d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_e8957b4b7d' (72#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_59b22707e1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1163]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_59b22707e1' (73#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1163]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_buscreate' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2352]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_ss' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3880]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_add_gen' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2478]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_edge_detect' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2413]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_6f0b5b2f98' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1480]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_6f0b5b2f98' (75#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1480]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_edge_detect' (76#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2413]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_2f69a6967d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1255]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_2f69a6967d' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1255]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlconvert__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 17 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 17 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_tengbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:231' bound to instance 'convert' of component 'convert_func_call_tengbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:339]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 17 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized8' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlconvert__parameterized6' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xldelay__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:690]
	Parameter width bound to: 14 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 14 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:717]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 14 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 14 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 14 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized4' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xldelay__parameterized0' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:690]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_7e6cb4f22f' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1283]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_7e6cb4f22f' (78#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1283]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_24f933def1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1227]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_24f933def1' (79#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1227]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_ea2908d42d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1328]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_ea2908d42d' (80#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1328]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlregister' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1380]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1406]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (80#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (80#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlregister' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_1bfd080e1e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1434]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_1bfd080e1e' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlcounter_free__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2140]
	Parameter core_name0 bound to: tengbe_test_c_counter_binary_v12_0_i3 - type: string 
	Parameter op_width bound to: 15 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'tengbe_test_c_counter_binary_v12_0_i3' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tengbe_test_c_counter_binary_v12_0_i3_stub.vhdl:5' bound to instance 'core_instance3' of component 'tengbe_test_c_counter_binary_v12_0_i3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2237]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_c_counter_binary_v12_0_i3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tengbe_test_c_counter_binary_v12_0_i3_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlcounter_free__parameterized2' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2140]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 13 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 15 - type: integer 
	Parameter y_width bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized3' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 13 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 15 - type: integer 
	Parameter y_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized4' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 14 - type: integer 
	Parameter new_lsb bound to: 14 - type: integer 
	Parameter x_width bound to: 15 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized5' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_add_gen' (83#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2478]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_basic_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3102]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_dram_munge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2731]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_f61ad96977' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1552]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_f61ad96977' (84#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1552]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_95bee1506c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1581]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_95bee1506c' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1581]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_650323567a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1603]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_650323567a' (86#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1603]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlregister__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1380]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1406]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (86#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (86#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlregister__parameterized0' (86#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_b6d6d9a683' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1660]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_b6d6d9a683' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1660]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_4e12baed9d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1685]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_4e12baed9d' (88#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1685]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_32638e66b6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1704]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_32638e66b6' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1704]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_9eb6b6dc6e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1723]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_9eb6b6dc6e' (90#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1723]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_a01c396102' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1742]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_a01c396102' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_e3d1516c37' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1764]
WARNING: [Synth 8-3936] Found unconnected internal register 'unregy_join_6_1_reg' and it is trimmed from '80' to '32' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1782]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_e3d1516c37' (92#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1764]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_e3be422448' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1806]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_e3be422448' (93#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1806]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlcounter_free__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2140]
	Parameter core_name0 bound to: tengbe_test_c_counter_binary_v12_0_i4 - type: string 
	Parameter op_width bound to: 2 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'tengbe_test_c_counter_binary_v12_0_i4' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tengbe_test_c_counter_binary_v12_0_i4_stub.vhdl:5' bound to instance 'core_instance4' of component 'tengbe_test_c_counter_binary_v12_0_i4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2247]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_c_counter_binary_v12_0_i4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tengbe_test_c_counter_binary_v12_0_i4_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlcounter_free__parameterized3' (93#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2140]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_47698edb85' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1510]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_47698edb85' (94#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1510]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_dram_munge' (95#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:2731]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_edge_detect_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3037]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_edge_detect_x0' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3037]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlregister__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1380]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1406]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized5' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized5' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlregister__parameterized1' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized6' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_basic_ctrl' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3102]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3479]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_calc_add' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3333]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_d824d9a15f' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1876]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized7' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized6' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element op_mem_91_20_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1903]
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1914]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_d824d9a15f' (98#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1876]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_1c3bec801a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1964]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_1c3bec801a' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1964]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlconvert__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
	Parameter din_width bound to: 12 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 12 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 12 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 12 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_tengbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:231' bound to instance 'convert' of component 'convert_func_call_tengbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:339]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
	Parameter din_width bound to: 12 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 12 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized10' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlconvert__parameterized7' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 12 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized7' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 12 - type: integer 
	Parameter y_width bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized8' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_efdfb21973' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1992]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_efdfb21973' (100#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1992]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_calc_add' (101#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3333]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_munge_in' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3447]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_munge_in' (102#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3447]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlconvert__parameterized8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_tengbe_test_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:231' bound to instance 'convert' of component 'convert_func_call_tengbe_test_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:339]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_tengbe_test_xlconvert__parameterized12' (102#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlconvert__parameterized8' (102#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_bram' (103#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3479]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3586]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_ctrl' (104#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3586]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_ctrl_combine' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3636]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_76a380ffcf' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2032]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_76a380ffcf' (105#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2032]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_04724f2b65' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2062]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_04724f2b65' (106#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2062]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_7c28ac4e53' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2084]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_7c28ac4e53' (107#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:2084]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_ctrl_combine' (108#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3636]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_ctrl_split' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3710]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized9' (108#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 3 - type: integer 
	Parameter new_lsb bound to: 3 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized10' (108#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 4 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized11' (108#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_ctrl_split' (109#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3710]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_status' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3798]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_status' (110#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3798]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_970893a7d3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1185]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_970893a7d3' (111#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1185]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_ss' (112#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:3880]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:661]
	Parameter din_width bound to: 30 - type: integer 
	Parameter dout_width bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized1' (112#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_tx_snapshot' (113#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:4111]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 29 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 64 - type: integer 
	Parameter y_width bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized12' (113#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-638] synthesizing module 'tengbe_test_xlslice__parameterized13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 15 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_xlslice__parameterized13' (113#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test_struct' (114#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:4250]
INFO: [Synth 8-256] done synthesizing module 'tengbe_test' (115#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test.vhd:4606]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_infrastructure_ultrascale' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v:53]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_1_clocking_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v:53]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20600]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (116#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20600]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (117#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:767]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 6.400000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (118#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
WARNING: [Synth 8-350] instance 'clkgen_i' of module 'MMCM_BASE' requires 18 connections, but only 7 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v:99]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (119#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_1_clocking_wrapper' (120#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v:53]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_1_common_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v:51]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_1_gt_gtye4_common_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_common' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
	Parameter GTYE4_COMMON_AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter GTYE4_COMMON_AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter GTYE4_COMMON_AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_A_SDM0TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter GTYE4_COMMON_A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_A_SDM1TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_BIAS_CFG2 bound to: 16'b0000010100100100 
	Parameter GTYE4_COMMON_BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter GTYE4_COMMON_BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter GTYE4_COMMON_BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_POR_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_PPF0_CFG bound to: 16'b0000011000000000 
	Parameter GTYE4_COMMON_PPF1_CFG bound to: 16'b0000011000000000 
	Parameter GTYE4_COMMON_QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTYE4_COMMON_QPLL0_CFG0 bound to: 16'b0011001100011100 
	Parameter GTYE4_COMMON_QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter GTYE4_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter GTYE4_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter GTYE4_COMMON_QPLL0_CFG4 bound to: 16'b0000000000000010 
	Parameter GTYE4_COMMON_QPLL0_CP bound to: 10'b0011111111 
	Parameter GTYE4_COMMON_QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter GTYE4_COMMON_QPLL0_FBDIV bound to: 66 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter GTYE4_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter GTYE4_COMMON_QPLL0_LPF bound to: 10'b1000111111 
	Parameter GTYE4_COMMON_QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter GTYE4_COMMON_QPLL0_PCI_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTYE4_COMMON_QPLL1_CFG0 bound to: 16'b0011001100011100 
	Parameter GTYE4_COMMON_QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter GTYE4_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter GTYE4_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter GTYE4_COMMON_QPLL1_CFG4 bound to: 16'b0000000000000010 
	Parameter GTYE4_COMMON_QPLL1_CP bound to: 10'b0011111111 
	Parameter GTYE4_COMMON_QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter GTYE4_COMMON_QPLL1_FBDIV bound to: 66 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter GTYE4_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter GTYE4_COMMON_QPLL1_LPF bound to: 10'b1000011111 
	Parameter GTYE4_COMMON_QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL1_PCI_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter GTYE4_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter GTYE4_COMMON_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_COMMON_SARC_SEL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTYE4_COMMON_SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter GTYE4_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTYE4_COMMON_SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter GTYE4_COMMON_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_COMMON_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_COMMON_UB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG5 bound to: 16'b0000010000000000 
	Parameter GTYE4_COMMON_UB_CFG6 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_BGBYPASSB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGMONITORENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGPDB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGRCALOVRD_VAL bound to: 5'b10000 
	Parameter GTYE4_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_DRPADDR_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL0_VAL bound to: 3'b000 
	Parameter GTYE4_COMMON_PCIERATEQPLL1_VAL bound to: 3'b000 
	Parameter GTYE4_COMMON_PMARSVD0_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_PMARSVD1_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0FBDIV_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKEN_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL0PD_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_COMMON_QPLL0RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1FBDIV_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1PD_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_COMMON_QPLL1RESET_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLLRSVD2_VAL bound to: 5'b00000 
	Parameter GTYE4_COMMON_QPLLRSVD3_VAL bound to: 5'b00000 
	Parameter GTYE4_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_RCALENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_SDM0DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTYE4_COMMON_SDM0RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0TOGGLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0WIDTH_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_SDM1DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTYE4_COMMON_SDM1RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1TOGGLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1WIDTH_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBCFGSTREAMEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDO_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UBDRDY_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBENABLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBGPI_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBINTR_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBIOLMBRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMBRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMCAPTURE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGUPDATE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMREGEN_VAL bound to: 4'b0000 
	Parameter GTYE4_COMMON_UBMDMSHIFT_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSYSRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTCK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTDI_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_BGBYPASSB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGMONITORENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGPDB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PMARSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PMARSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0PD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1PD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_RCALENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0DATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1DATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBCFGSTREAMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDO_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBENABLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBGPI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBINTR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBIOLMBRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMBRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMCAPTURE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGUPDATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMREGEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSHIFT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSYSRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTDI_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:14872]
	Parameter AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter A_SDM0TOGGLE bound to: 1'b0 
	Parameter A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter A_SDM1TOGGLE bound to: 1'b0 
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0000010100100100 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000000 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter PPF1_CFG bound to: 16'b0000011000000000 
	Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL0_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000010 
	Parameter QPLL0_CP bound to: 10'b0011111111 
	Parameter QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter QPLL0_FBDIV bound to: 66 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL0_LPF bound to: 10'b1000111111 
	Parameter QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter QPLL0_PCI_EN bound to: 1'b0 
	Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL1_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000010 
	Parameter QPLL1_CP bound to: 10'b0011111111 
	Parameter QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter QPLL1_FBDIV bound to: 66 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL1_LPF bound to: 10'b1000011111 
	Parameter QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter QPLL1_PCI_EN bound to: 1'b0 
	Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_ENB bound to: 1'b0 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter UB_CFG0 bound to: 16'b0000000000000000 
	Parameter UB_CFG1 bound to: 16'b0000000000000000 
	Parameter UB_CFG2 bound to: 16'b0000000000000000 
	Parameter UB_CFG3 bound to: 16'b0000000000000000 
	Parameter UB_CFG4 bound to: 16'b0000000000000000 
	Parameter UB_CFG5 bound to: 16'b0000010000000000 
	Parameter UB_CFG6 bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (121#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:14872]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_common' (122#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_1_gt_gtye4_common_wrapper' (123#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v:4]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_1_common_wrapper' (124#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v:51]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_1_reset_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v:51]
INFO: [Synth 8-6157] synthesizing module 'xxv_ethernet_1_reset_wrapper_cdc_sync' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v:150]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v:151]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v:152]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_1_reset_wrapper_cdc_sync' (125#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v:143]
INFO: [Synth 8-6155] done synthesizing module 'xxv_ethernet_1_reset_wrapper' (126#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v:51]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_infrastructure_ultrascale' (127#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v:53]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.v:58]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:53]
	Parameter C_LINE_RATE bound to: 10 - type: integer 
	Parameter C_NUM_OF_CORES bound to: 1 - type: integer 
	Parameter C_CLOCKING bound to: Asynchronous - type: string 
	Parameter C_DATA_PATH_INTERFACE bound to: MII - type: string 
	Parameter C_BASE_R_KR bound to: BASE-R - type: string 
	Parameter C_INCLUDE_FEC_LOGIC bound to: 0 - type: integer 
	Parameter C_INCLUDE_RSFEC_LOGIC bound to: 0 - type: integer 
	Parameter C_INCLUDE_AUTO_NEG_LT_LOGIC bound to: None - type: string 
	Parameter C_INCLUDE_USER_FIFO bound to: 0 - type: string 
	Parameter C_ENABLE_TX_FLOW_CONTROL_LOGIC bound to: 0 - type: integer 
	Parameter C_ENABLE_RX_FLOW_CONTROL_LOGIC bound to: 0 - type: integer 
	Parameter C_ENABLE_TIME_STAMPING bound to: 0 - type: integer 
	Parameter C_PTP_OPERATION_MODE bound to: 2 - type: integer 
	Parameter C_PTP_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter C_TX_LATENCY_ADJUST bound to: 0 - type: integer 
	Parameter C_ENABLE_VLANE_ADJUST_MODE bound to: 0 - type: integer 
	Parameter C_GT_REF_CLK_FREQ bound to: 322.265625 - type: float 
	Parameter C_GT_DRP_CLK bound to: 100 - type: integer 
	Parameter C_GT_TYPE bound to: GTY - type: string 
	Parameter C_LANE1_GT_LOC bound to: X0Y0 - type: string 
	Parameter C_LANE2_GT_LOC bound to: X0Y1 - type: string 
	Parameter C_LANE3_GT_LOC bound to: X0Y2 - type: string 
	Parameter C_LANE4_GT_LOC bound to: X0Y3 - type: string 
	Parameter C_ENABLE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_ADD_GT_CNTRL_STS_PORTS bound to: 0 - type: integer 
	Parameter C_RUNTIME_SWITCH bound to: 0 - type: integer 
	Parameter C_INCLUDE_SHARED_LOGIC bound to: 1 - type: integer 
	Parameter MASTER_WATCHDOG_TIMER_RESET bound to: 29'b00110111111000010010110100000 
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_ultrascale_tx_userclk' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_ultrascale_tx_userclk.v:62]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_ultrascale_tx_userclk' (128#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_ultrascale_tx_userclk.v:62]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_ultrascale_rx_userclk' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_ultrascale_rx_userclk.v:62]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
	Parameter P_USRCLK_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK_DIV bound to: 3'b000 
	Parameter P_USRCLK2_INT_DIV bound to: 0 - type: integer 
	Parameter P_USRCLK2_DIV bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_ultrascale_rx_userclk' (129#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_ultrascale_rx_userclk.v:62]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_gt' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt.v:63]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_gt_gtwizard_top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt_gtwizard_top.v:175]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_TYPE bound to: 3 - type: integer 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 1 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 0 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000000 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_COMMA_M_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 4 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 5 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 156.250000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 4 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 5 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 156.250000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 156.250000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_gt_gtwizard_gtye4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt_gtwizard_gtye4.v:143]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2578.125000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 2 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 4 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 5 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 4 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 5 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001010000100100 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000110100 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001010111100110000100 
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_gt_gtye4_channel_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt_gtye4_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_channel' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1111101100011100 
	Parameter GTYE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTYE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXTERMINATION bound to: 1'b1 
	Parameter GTYE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100 
	Parameter GTYE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter GTYE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CH_HSPMUX bound to: 16'b0100000001000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter GTYE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter GTYE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTYE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_DELAY_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTYE4_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_GEARBOX_MODE bound to: 5'b10001 
	Parameter GTYE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTYE4_CHANNEL_LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_OOBDIVCTL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_OOB_PWRUP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTYE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter GTYE4_CHANNEL_PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter GTYE4_CHANNEL_PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b10 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter GTYE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter GTYE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTYE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter GTYE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTYE4_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTYE4_CHANNEL_PREIQ_FREQ_BST bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXBUF_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000001001101001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001101001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter GTYE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111010000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTYE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter GTYE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter GTYE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTYE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXOUT_DIV bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter GTYE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTYE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter GTYE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXPI_CFG0 bound to: 16'b0000000100000010 
	Parameter GTYE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000001010100 
	Parameter GTYE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_RXSLIDE_MODE bound to: OFF - type: string 
	Parameter GTYE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter GTYE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_INT_DATAWIDTH bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000101111 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_CFG bound to: 33.000000 - type: float 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter GTYE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_VREG_CTRL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b01 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter GTYE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTYE4_CHANNEL_RX_XMODE_SEL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SAS_12G_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTYE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter GTYE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_CHANNEL_SRSTMODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter GTYE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTYE4_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter GTYE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter GTYE4_CHANNEL_TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTYE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_TXOUT_DIV bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter GTYE4_CHANNEL_TXPH_CFG bound to: 16'b0000011100100011 
	Parameter GTYE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter GTYE4_CHANNEL_TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWBST_BST bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_EN bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_MAG bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter GTYE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH0 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DEEMPH1 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter GTYE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTYE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_INT_DATAWIDTH bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter GTYE4_CHANNEL_TX_PI_BIASSET bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_CFG bound to: 33.000000 - type: float 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_TX_SW_MEAS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TX_VREG_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter GTYE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter GTYE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter GTYE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter GTYE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter GTYE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter GTYE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter GTYE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter GTYE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTYE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_Y_ALL_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLPD_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_CHANNEL_CPLLRESET_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1010000 
	Parameter GTYE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTYE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:13711]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1111101100011100 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0100000001000000 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b10001 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010110010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 1 - type: integer 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 0 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001101001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001101001 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111010000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 3 - type: integer 
	Parameter RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 16'b0000000100000010 
	Parameter RXPI_CFG1 bound to: 16'b0000000001010100 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b111 
	Parameter RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter RX_INT_DATAWIDTH bound to: 2 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000101111 
	Parameter RX_PROGDIV_CFG bound to: 33.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_VREG_CTRL bound to: 3'b010 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b01 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b1 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter TERM_RCAL_OVRD bound to: 3'b001 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter TXPH_CFG bound to: 16'b0000011100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSWBST_BST bound to: 1 - type: integer 
	Parameter TXSWBST_EN bound to: 0 - type: integer 
	Parameter TXSWBST_MAG bound to: 4 - type: integer 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 2 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter TX_PI_BIASSET bound to: 1 - type: integer 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 33.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b011 
	Parameter TX_VREG_PDB bound to: 1'b1 
	Parameter TX_VREG_VREFSEL bound to: 2'b10 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (130#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:13711]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_channel' (131#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_gt_gtye4_channel_wrapper' (132#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_delay_powergood' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:87]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:89]
INFO: [Synth 8-226] default block is never used [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:137]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtye4_delay_powergood' (133#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_bit_synchronizer' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_bit_synchronizer' (134#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
	Parameter P_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter P_RX_PLL_TYPE bound to: 0 - type: integer 
	Parameter P_RX_LINE_RATE bound to: 10.312500 - type: float 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001010111100110000100 
	Parameter ST_RESET_ALL_INIT bound to: 3'b000 
	Parameter ST_RESET_ALL_BRANCH bound to: 3'b001 
	Parameter ST_RESET_ALL_TX_PLL bound to: 3'b010 
	Parameter ST_RESET_ALL_TX_PLL_WAIT bound to: 3'b011 
	Parameter ST_RESET_ALL_RX_DP bound to: 3'b100 
	Parameter ST_RESET_ALL_RX_PLL bound to: 3'b101 
	Parameter ST_RESET_ALL_RX_WAIT bound to: 3'b110 
	Parameter ST_RESET_ALL_DONE bound to: 3'b111 
	Parameter P_TX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111 
	Parameter ST_RESET_TX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_TX_PLL bound to: 3'b001 
	Parameter ST_RESET_TX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_TX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_TX_WAIT_USERRDY bound to: 3'b100 
	Parameter ST_RESET_TX_WAIT_RESETDONE bound to: 3'b101 
	Parameter ST_RESET_TX_IDLE bound to: 3'b110 
	Parameter P_RX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111 
	Parameter ST_RESET_RX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_RX_PLL bound to: 3'b001 
	Parameter ST_RESET_RX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_RX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_RX_WAIT_CDR bound to: 3'b100 
	Parameter ST_RESET_RX_WAIT_USERRDY bound to: 3'b101 
	Parameter ST_RESET_RX_WAIT_RESETDONE bound to: 3'b110 
	Parameter ST_RESET_RX_IDLE bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_synchronizer' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_synchronizer' (135#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer' (136#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset' (137#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_gt_gtwizard_gtye4' (138#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_gt_gtwizard_top' (139#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_gt' (140#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt.v:63]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_cdc_sync' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:728]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:734]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:735]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_cdc_sync' (141#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:728]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_retiming_sync' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:760]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_retiming_sync' (142#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:760]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_retiming_sync__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:760]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_retiming_sync__parameterized0' (142#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:760]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_retiming_sync__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:760]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_retiming_sync__parameterized1' (142#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:760]
INFO: [Synth 8-6157] synthesizing module 'tengbaser_phy_ultrascale_top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_top.v:51]
	Parameter SERDES_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45121]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (149#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:45121]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_top' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_top.v:51]
WARNING: [Synth 8-3848] Net gtwiz_reset_qpll1reset_out_0 in module/entity tengbaser_phy_ultrascale_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:185]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale_wrapper' (170#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/xxv_ethernet_v2_5_1/tengbaser_phy_ultrascale_wrapper.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tengbaser_phy_ultrascale' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.v:58]
INFO: [Synth 8-6157] synthesizing module 'kat_ten_gb_eth' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/kat_ten_gb_eth.v:2]
	Parameter FABRIC_MAC bound to: 48'b000100100011010001010110011110000000000000000000 
	Parameter FABRIC_IP bound to: -1062731500 - type: integer 
	Parameter FABRIC_PORT bound to: 10000 - type: integer 
	Parameter FABRIC_GATEWAY bound to: 8'b00000001 
	Parameter FABRIC_ENABLE bound to: 1 - type: integer 
	Parameter FABRIC_MC_RECV_IP bound to: -1 - type: integer 
	Parameter FABRIC_MC_RECV_IP_MASK bound to: -1 - type: integer 
	Parameter PREEMPHASIS bound to: 4'b0100 
	Parameter POSTEMPHASIS bound to: 5'b00000 
	Parameter DIFFCTRL bound to: 4'b1010 
	Parameter RXEQMIX bound to: 3'b111 
	Parameter CPU_TX_ENABLE bound to: 1 - type: integer 
	Parameter CPU_RX_ENABLE bound to: 1 - type: integer 
	Parameter RX_DIST_RAM bound to: 0 - type: integer 
	Parameter LARGE_PACKETS bound to: 1 - type: integer 
	Parameter TTL bound to: 255 - type: integer 
	Parameter LED_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_UCB' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd:99]
data -  crc -  -  - 
INFO: [Synth 8-226] default block is never used [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd:749]
INFO: [Synth 8-226] default block is never used [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd:754]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_UCB' (172#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd:99]
INFO: [Synth 8-6157] synthesizing module 'wb_attach' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/wb_attach.v:2]
	Parameter FABRIC_MAC bound to: 48'b000100100011010001010110011110000000000000000000 
	Parameter FABRIC_IP bound to: -1062731500 - type: integer 
	Parameter FABRIC_PORT bound to: 10000 - type: integer 
	Parameter FABRIC_GATEWAY bound to: 8'b00000001 
	Parameter FABRIC_ENABLE bound to: 1 - type: integer 
	Parameter MC_RECV_IP bound to: -1 - type: integer 
	Parameter MC_RECV_IP_MASK bound to: -1 - type: integer 
	Parameter PREEMPHASIS bound to: 4'b0100 
	Parameter POSTEMPHASIS bound to: 5'b00000 
	Parameter DIFFCTRL bound to: 4'b1010 
	Parameter RXEQMIX bound to: 3'b111 
	Parameter CPU_TX_ENABLE bound to: 1 - type: integer 
	Parameter CPU_RX_ENABLE bound to: 1 - type: integer 
	Parameter CORE_REV bound to: 8'b00000001 
	Parameter CORE_TYPE bound to: 8'b00000010 
	Parameter TX_WORD_SIZE bound to: 16'b0000000000001000 
	Parameter RX_WORD_SIZE bound to: 16'b0000000000001000 
	Parameter TX_MAX_SIZE bound to: 16'b0000100000000000 
	Parameter RX_MAX_SIZE bound to: 16'b0000100000000000 
	Parameter REGISTERS_OFFSET bound to: 0 - type: integer 
	Parameter REGISTERS_HIGH bound to: 4095 - type: integer 
	Parameter ARP_CACHE_OFFSET bound to: 4096 - type: integer 
	Parameter ARP_CACHE_HIGH bound to: 16383 - type: integer 
	Parameter TX_BUFFER_OFFSET bound to: 16384 - type: integer 
	Parameter TX_BUFFER_HIGH bound to: 32767 - type: integer 
	Parameter RX_BUFFER_OFFSET bound to: 32768 - type: integer 
	Parameter RX_BUFFER_HIGH bound to: 49151 - type: integer 
	Parameter REG_CORE_TYPE bound to: 8'b00000000 
	Parameter REG_TX_RX_MAX_BUF bound to: 8'b00000001 
	Parameter REG_WORD_LENGTHS bound to: 8'b00000010 
	Parameter REG_MAC_ADDR_1 bound to: 8'b00000011 
	Parameter REG_MAC_ADDR_0 bound to: 8'b00000100 
	Parameter REG_IP_ADDR bound to: 8'b00000101 
	Parameter REG_GATEWAY_ADDR bound to: 8'b00000110 
	Parameter REG_NETMASK bound to: 8'b00000111 
	Parameter REG_MC_RECV_IP bound to: 8'b00001000 
	Parameter REG_MC_RECV_IP_MASK bound to: 8'b00001001 
	Parameter REG_TX_RX_BUF bound to: 8'b00001010 
	Parameter REG_PROMIS_EN bound to: 8'b00001011 
	Parameter REG_PMASK_PORT bound to: 8'b00001100 
	Parameter REG_PHY_STATUS_1 bound to: 8'b00001101 
	Parameter REG_PHY_STATUS_0 bound to: 8'b00001110 
	Parameter REG_PHY_CONTROL_1 bound to: 8'b00001111 
	Parameter REG_PHY_CONTROL_0 bound to: 8'b00010000 
	Parameter REG_ARP_SIZE bound to: 8'b00010001 
WARNING: [Synth 8-3848] Net local_port_mask_reg in module/entity wb_attach does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/wb_attach.v:143]
INFO: [Synth 8-6155] done synthesizing module 'wb_attach' (173#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/wb_attach.v:2]
INFO: [Synth 8-6157] synthesizing module 'tge_tx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_tx.v:2]
	Parameter CPU_ENABLE bound to: 1 - type: integer 
	Parameter LARGE_PACKETS bound to: 1 - type: integer 
	Parameter TTL bound to: 255 - type: integer 
	Parameter TX_IDLE bound to: 4'b0000 
	Parameter TX_SEND_HDR_1 bound to: 4'b0001 
	Parameter TX_SEND_HDR_1_MULTICAST bound to: 4'b0010 
	Parameter TX_SEND_HDR_2 bound to: 4'b0011 
	Parameter TX_SEND_HDR_3 bound to: 4'b0100 
	Parameter TX_SEND_HDR_4 bound to: 4'b0101 
	Parameter TX_SEND_HDR_5 bound to: 4'b0110 
	Parameter TX_SEND_HDR_6 bound to: 4'b0111 
	Parameter TX_SEND_DATA bound to: 4'b1000 
	Parameter TX_SEND_LAST bound to: 4'b1001 
	Parameter TX_CPU_WAIT bound to: 4'b1010 
	Parameter TX_SEND_CPU bound to: 4'b1011 
INFO: [Synth 8-638] synthesizing module 'tx_fifo_ext' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tx_fifo_ext_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'cpu_buffer' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/cpu_buffer_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'tx_packet_fifo' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tx_packet_fifo_stub.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'tx_packet_ctrl_fifo' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/tx_packet_ctrl_fifo_stub.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'arp_cache' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/arp_cache_stub.vhdl:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_tx.v:386]
INFO: [Synth 8-6155] done synthesizing module 'tge_tx' (174#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'tge_rx' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:2]
	Parameter CPU_ENABLE bound to: 1 - type: integer 
	Parameter USE_DISTRIBUTED_RAM bound to: 0 - type: integer 
	Parameter RX_IDLE bound to: 3'b000 
	Parameter RX_HDR_WORD_2 bound to: 3'b001 
	Parameter RX_HDR_WORD_3 bound to: 3'b010 
	Parameter RX_HDR_WORD_4 bound to: 3'b011 
	Parameter RX_HDR_WORD_5 bound to: 3'b100 
	Parameter RX_HDR_WORD_6 bound to: 3'b101 
	Parameter RX_DATA bound to: 3'b110 
	Parameter CPU_BUFFERING bound to: 1'b0 
	Parameter CPU_WAIT bound to: 1'b1 
	Parameter APP_RUN bound to: 2'b00 
	Parameter APP_OVER bound to: 2'b10 
	Parameter APP_WAIT bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:341]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:342]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:362]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:363]
INFO: [Synth 8-638] synthesizing module 'rx_packet_fifo_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/rx_packet_fifo_bram_stub.vhdl:21]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:468]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:469]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:505]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:506]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:527]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:528]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:113]
INFO: [Synth 8-638] synthesizing module 'rx_packet_ctrl_fifo' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/rx_packet_ctrl_fifo_stub.vhdl:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:479]
INFO: [Synth 8-6155] done synthesizing module 'tge_rx' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/tge_rx.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/kat_ten_gb_eth.v:345]
INFO: [Synth 8-6155] done synthesizing module 'kat_ten_gb_eth' (176#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/kat_ten_gb_eth/kat_ten_gb_eth.v:2]
WARNING: [Synth 8-350] instance 'tengbe_test_gbe0' of module 'kat_ten_gb_eth' requires 44 connections, but only 43 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:756]
INFO: [Synth 8-638] synthesizing module 'axi_slave_wishbone_classic_master' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd:108]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net S_AXI_BUSER in module/entity axi_slave_wishbone_classic_master does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd:83]
WARNING: [Synth 8-3848] Net S_AXI_RUSER in module/entity axi_slave_wishbone_classic_master does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'axi_slave_wishbone_classic_master' (177#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd:108]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 4.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (178#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 7.812500 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE__parameterized0' (178#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE__parameterized1' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 7.812500 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.120000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE__parameterized1' (178#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (179#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (180#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (181#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/.Xil/Vivado-32519-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (184#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:888]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:892]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_arready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:220]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_awready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:224]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_bresp in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:227]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_bvalid in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:228]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rdata in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:229]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rresp in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:231]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_rvalid in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:232]
WARNING: [Synth 8-3848] Net M_AXI_RFDC_wready in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:234]
WARNING: [Synth 8-3848] Net user_rst in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:304]
WARNING: [Synth 8-3848] Net tengbe_test_gbe0_rxbadctr_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:104]
WARNING: [Synth 8-3848] Net tengbe_test_gbe0_rxctr_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:105]
WARNING: [Synth 8-3848] Net tengbe_test_gbe0_rxeofctr_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:106]
WARNING: [Synth 8-3848] Net tengbe_test_gbe0_rxofctr_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:107]
WARNING: [Synth 8-3848] Net tengbe_test_gbe0_rxvldctr_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:108]
WARNING: [Synth 8-3848] Net tengbe_test_gbe0_txctr_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:110]
WARNING: [Synth 8-3848] Net tengbe_test_gbe0_txfullctr_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:111]
WARNING: [Synth 8-3848] Net tengbe_test_gbe0_txofctr_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:112]
WARNING: [Synth 8-3848] Net tengbe_test_gbe0_txvldctr_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:113]
WARNING: [Synth 8-3848] Net tengbe_test_gbe0_linkup_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:103]
WARNING: [Synth 8-3848] Net tengbe_test_gbe0_tx_cnt_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:109]
WARNING: [Synth 8-3848] Net tengbe_test_tx_snapshot_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:133]
WARNING: [Synth 8-3848] Net tengbe_test_sys_board_id_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:118]
WARNING: [Synth 8-3848] Net tengbe_test_sys_board_id_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:119]
WARNING: [Synth 8-3848] Net tengbe_test_sys_rev_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:122]
WARNING: [Synth 8-3848] Net tengbe_test_sys_rev_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:123]
WARNING: [Synth 8-3848] Net tengbe_test_sys_rev_rcs_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:124]
WARNING: [Synth 8-3848] Net tengbe_test_sys_rev_rcs_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:125]
WARNING: [Synth 8-3848] Net tengbe_test_sys_clkcounter_in in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:120]
WARNING: [Synth 8-3848] Net tengbe_test_sys_clkcounter_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:121]
INFO: [Synth 8-6155] done synthesizing module 'top' (185#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:7]
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_16GXSXB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_9O4VJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_9O4VJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CG92RI has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design zcu111_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_BUSER[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_RUSER[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWBURST[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWBURST[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWLOCK
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWCACHE[3]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWCACHE[2]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWCACHE[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWCACHE[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWQOS[3]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWQOS[2]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWQOS[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWQOS[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWREGION[3]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWREGION[2]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWREGION[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWREGION[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARSIZE[2]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARSIZE[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARSIZE[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARBURST[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARBURST[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARLOCK
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARCACHE[3]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARCACHE[2]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARCACHE[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARCACHE[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARQOS[3]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARQOS[2]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARQOS[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARQOS[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARREGION[3]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARREGION[2]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARREGION[1]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARREGION[0]
WARNING: [Synth 8-3331] design axi_slave_wishbone_classic_master has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design tge_rx has unconnected port cpu_rst
WARNING: [Synth 8-3331] design wb_attach has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design wb_attach has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design wb_attach has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design wb_attach has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design wb_attach has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design wb_attach has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design wb_attach has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design wb_attach has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port tx_underrun
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port tx_ifg_delay[7]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port tx_ifg_delay[6]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port tx_ifg_delay[5]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port tx_ifg_delay[4]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port tx_ifg_delay[3]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port tx_ifg_delay[2]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port tx_ifg_delay[1]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port tx_ifg_delay[0]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port pause_val[15]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port pause_val[14]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port pause_val[13]
WARNING: [Synth 8-3331] design ten_gig_eth_mac_UCB has unconnected port pause_val[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1842.520 ; gain = 369.746 ; free physical = 6075 ; free virtual = 26232
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_dest_ip:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:300]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_dest_ip:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:300]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_dest_port:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:311]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_dest_port:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:311]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_gbe0_rxbadctr:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:322]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_gbe0_rxctr:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:333]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_gbe0_rxeofctr:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:344]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_gbe0_rxofctr:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:355]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_gbe0_rxvldctr:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:366]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_gbe0_txctr:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:377]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_gbe0_txfullctr:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:388]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_gbe0_txofctr:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:399]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_gbe0_txvldctr:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:410]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_gbe0_linkup:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:421]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_gbe0_tx_cnt:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:432]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_pkt_sim_enable:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:443]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_pkt_sim_enable:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:443]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_pkt_sim_payload_len:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:454]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_pkt_sim_payload_len:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:454]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_pkt_sim_period:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:465]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_pkt_sim_period:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:465]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_rst:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:476]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_rst:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:476]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_tx_snapshot_ss_ctrl:IP_RESET to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:487]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_tx_snapshot_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:487]
WARNING: [Synth 8-3295] tying undriven pin tengbe_test_tx_snapshot_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:498]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_gbe0_rxbadctr_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_gbe0_rxctr_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_gbe0_rxeofctr_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_gbe0_rxofctr_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_gbe0_rxvldctr_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_gbe0_txctr_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_gbe0_txfullctr_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_gbe0_txofctr_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_gbe0_txvldctr_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_gbe0_linkup_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_gbe0_tx_cnt_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sw_reg_tx_snapshot_ss_status_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[2] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_board_id_in_we to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[10] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[9] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[8] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[7] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[6] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[5] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[4] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
WARNING: [Synth 8-3295] tying undriven pin axi4lite_interconnect:axi4lite_sys_block_sys_rev_in[3] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/tengbe_test/top.v:507]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1842.520 ; gain = 369.746 ; free physical = 6107 ; free virtual = 26264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1842.520 ; gain = 369.746 ; free physical = 6107 ; free virtual = 26264
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 452 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo_in_context.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo_in_context.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_fifo/tx_packet_fifo/tx_packet_fifo_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_fifo/tx_packet_fifo/tx_packet_fifo_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_fifo_ext/tx_fifo_ext/tx_fifo_ext_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_fifo_ext/tx_fifo_ext/tx_fifo_ext_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_fifo_ext/tx_fifo_ext/tx_fifo_ext_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_fifo_ext/tx_fifo_ext/tx_fifo_ext_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/arp_cache/arp_cache/arp_cache_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/arp_cache_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/arp_cache/arp_cache/arp_cache_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/arp_cache_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/cpu_buffer/cpu_buffer/cpu_buffer_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/cpu_buffer/cpu_buffer/cpu_buffer_in_context.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/cpu_buffer/cpu_buffer/cpu_buffer_in_context.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/cpu_buffer/cpu_buffer/cpu_buffer_in_context.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram/rx_packet_fifo_bram_in_context.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram/rx_packet_fifo_bram_in_context.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i1/tengbe_test_c_counter_binary_v12_0_i1/tengbe_test_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/pkt_sim/counter1/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i1/tengbe_test_c_counter_binary_v12_0_i1/tengbe_test_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/pkt_sim/counter1/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i0/tengbe_test_c_counter_binary_v12_0_i0/tengbe_test_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/pkt_sim/counter/comp0.core_instance0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i0/tengbe_test_c_counter_binary_v12_0_i0/tengbe_test_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/pkt_sim/counter/comp0.core_instance0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i0/tengbe_test_c_counter_binary_v12_0_i0/tengbe_test_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/counter2/comp0.core_instance0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i0/tengbe_test_c_counter_binary_v12_0_i0/tengbe_test_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/counter2/comp0.core_instance0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i3/tengbe_test_c_counter_binary_v12_0_i3/tengbe_test_c_counter_binary_v12_0_i3_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/add_gen/comp3.core_instance3'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i3/tengbe_test_c_counter_binary_v12_0_i3/tengbe_test_c_counter_binary_v12_0_i3_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/add_gen/comp3.core_instance3'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i2/tengbe_test_c_counter_binary_v12_0_i2/tengbe_test_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/pkt_sim/counter2/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i2/tengbe_test_c_counter_binary_v12_0_i2/tengbe_test_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/pkt_sim/counter2/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i4/tengbe_test_c_counter_binary_v12_0_i4/tengbe_test_c_counter_binary_v12_0_i4_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/input_count/comp4.core_instance4'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i4/tengbe_test_c_counter_binary_v12_0_i4/tengbe_test_c_counter_binary_v12_0_i4_in_context.xdc] for cell 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/input_count/comp4.core_instance4'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale_board.xdc] for cell 'tengbaser_phy1/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale_board.xdc] for cell 'tengbaser_phy1/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale.xdc] for cell 'tengbaser_phy1/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale.xdc] for cell 'tengbaser_phy1/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt.xdc] for cell 'tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt.xdc] for cell 'tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2673.559 ; gain = 0.000 ; free physical = 5184 ; free virtual = 25341
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc:15]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc:15]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc:16]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc:24]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc:25]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.590 ; gain = 0.000 ; free physical = 5177 ; free virtual = 25334
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale_exceptions.xdc] for cell 'tengbaser_phy1/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale_exceptions.xdc] for cell 'tengbaser_phy1/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.590 ; gain = 0.000 ; free physical = 5178 ; free virtual = 25335
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 452 instances were transformed.
  BUFG => BUFGCE: 6 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 411 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 29 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.590 ; gain = 0.000 ; free physical = 5178 ; free virtual = 25335
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2680.590 ; gain = 0.000 ; free physical = 5178 ; free virtual = 25335
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tengbe_test_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst' at clock pin 'rd_clk' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tengbe_test_gbe0/tge_tx_inst/arp_cache_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext' at clock pin 'clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext' at clock pin 'clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tengbe_test_gbe0/tge_tx_inst/tx_cpu_enabled.cpu_tx_buffer' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tengbe_test_inst/tengbe_test_struct/counter2/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tengbe_test_inst/tengbe_test_struct/pkt_sim/counter/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tengbe_test_inst/tengbe_test_struct/pkt_sim/counter1/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tengbe_test_inst/tengbe_test_struct/pkt_sim/counter2/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/add_gen/comp3.core_instance3' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/input_count/comp4.core_instance4' at clock pin 'CLK' is different from the actual clock period '3.906', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2680.590 ; gain = 1207.816 ; free physical = 5316 ; free virtual = 25474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2680.590 ; gain = 1207.816 ; free physical = 5316 ; free virtual = 25474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for tengbaser_phy1/inst. (constraint file  /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbaser_phy1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_gbe0/tge_tx_inst/\large_packet_gen.tx_ctrl_fifo_ext . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_gbe0/tge_tx_inst/\large_packet_gen.tx_data_fifo_ext . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_gbe0/tge_tx_inst/arp_cache_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_gbe0/tge_rx_inst/\rx_cpu_enabled.cpu_rx_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_gbe0/tge_tx_inst/\tx_cpu_enabled.cpu_tx_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_gbe0/tge_rx_inst/\use_bram.rx_packet_fifo_bram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_inst/tengbe_test_struct/pkt_sim/counter1/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_inst/tengbe_test_struct/pkt_sim/counter/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_inst/tengbe_test_struct/counter2/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/add_gen/\comp3.core_instance3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_inst/tengbe_test_struct/pkt_sim/counter2/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/input_count/\comp4.core_instance4 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2680.590 ; gain = 1207.816 ; free physical = 5319 ; free virtual = 25476
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
INFO: [Synth 8-5544] ROM "sm_reset_all_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_tx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_tx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_rx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xxv_ethernet_v2_5_1_pcs_baser_tx_xgmii_64b66b_encoder'
INFO: [Synth 8-5546] ROM "ctrl_0_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_1_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_2_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_3_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_4_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_5_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_6_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_7_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "local_fault_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl_0_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_1_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_2_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_3_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_4_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_5_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_6_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_7_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "local_fault_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataout0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataout0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xxv_ethernet_v2_5_1_pcs_baser_tx_xgmii_scrambler'
INFO: [Synth 8-5546] ROM "framing_error_cnt_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xxv_ethernet_v2_5_1_pcs_baser_rx_xgmii_64b66b_decoder'
INFO: [Synth 8-5544] ROM "local_fault_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "os_ctrl_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "os_ctrl_70" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl_0_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_1_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_2_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_3_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_4_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_5_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_6_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_7_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'delete_state_reg' in module 'xxv_ethernet_v2_5_1_pcs_baser_clk_comp_cl49'
INFO: [Synth 8-802] inferred FSM for state register 'insert_state_reg' in module 'xxv_ethernet_v2_5_1_pcs_baser_clk_comp_cl49'
INFO: [Synth 8-5544] ROM "data_fifo" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delete_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "delete_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "insert_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "insert_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "master_watchdog_barking_0" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "stat_rx_valid_ctrl_code_5K_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'ten_gig_eth_mac_UCB'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'ten_gig_eth_mac_UCB'
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "xgmii_txc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cpu_rx_ack_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'tge_tx'
INFO: [Synth 8-5546] ROM "packet_rd_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_cpu_addr_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'tge_rx'
INFO: [Synth 8-5546] ROM "cpu_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cpu_frame" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_control_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'swr_state_reg' in module 'kat_ten_gb_eth'
INFO: [Synth 8-802] inferred FSM for state register 'current_axi_bridge_state_reg' in module 'axi_slave_wishbone_classic_master'
INFO: [Synth 8-5544] ROM "S_AXI_AWREADY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_WREADY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_BVALID" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_ARREADY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "S_AXI_RVALID" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_axi_bridge_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_5_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_INIT |                              000 |                              000
                  iSTATE |                              001 |                              100
*
                    TX_C |                              010 |                              001
                    TX_D |                              011 |                              010
                    TX_T |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xxv_ethernet_v2_5_1_pcs_baser_tx_xgmii_64b66b_encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               11
*
                      S0 |                               01 |                               00
                      S1 |                               10 |                               01
                      S2 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xxv_ethernet_v2_5_1_pcs_baser_tx_xgmii_scrambler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_INIT |                              000 |                              000
                  iSTATE |                              001 |                              100
*
                    RX_C |                              010 |                              001
                    RX_D |                              011 |                              010
                    RX_T |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xxv_ethernet_v2_5_1_pcs_baser_rx_xgmii_64b66b_decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                              000
                      S1 |                               01 |                              001
                      S2 |                               10 |                              010
                      S3 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'insert_state_reg' using encoding 'sequential' in module 'xxv_ethernet_v2_5_1_pcs_baser_clk_comp_cl49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S1 |                              001 |                              001
                      S6 |                              010 |                              110
                      S7 |                              011 |                              111
                      S2 |                              100 |                              010
                      S5 |                              101 |                              101
                      S3 |                              110 |                              011
                      S4 |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'delete_state_reg' using encoding 'sequential' in module 'xxv_ethernet_v2_5_1_pcs_baser_clk_comp_cl49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
           send_preamble |                              001 |                              010
               send_data |                              010 |                              011
        send_end_aligned |                              011 |                              100
    send_end_non_aligned |                              100 |                              101
      send_corrupted_crc |                              101 |                              110
              interframe |                              110 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'ten_gig_eth_mac_UCB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
            receive_data |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'ten_gig_eth_mac_UCB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                             0000 |                             0000
             TX_CPU_WAIT |                             0001 |                             1010
             TX_SEND_CPU |                             0010 |                             1011
 TX_SEND_HDR_1_MULTICAST |                             0011 |                             0010
           TX_SEND_HDR_1 |                             0100 |                             0001
           TX_SEND_HDR_2 |                             0101 |                             0011
           TX_SEND_HDR_3 |                             0110 |                             0100
           TX_SEND_HDR_4 |                             0111 |                             0101
           TX_SEND_HDR_5 |                             1000 |                             0110
           TX_SEND_HDR_6 |                             1001 |                             0111
            TX_SEND_DATA |                             1010 |                             1000
            TX_SEND_LAST |                             1011 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'tge_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                          0000001 |                              000
           RX_HDR_WORD_2 |                          0000010 |                              001
           RX_HDR_WORD_3 |                          0000100 |                              010
           RX_HDR_WORD_4 |                          0001000 |                              011
           RX_HDR_WORD_5 |                          0010000 |                              100
           RX_HDR_WORD_6 |                          0100000 |                              101
                 RX_DATA |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'tge_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'swr_state_reg' using encoding 'one-hot' in module 'kat_ten_gb_eth'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  t_idle |                        000000010 |                             0000
   t_latch_write_address |                        100000000 |                             0001
       t_write_axi_valid |                        001000000 |                             0010
          t_write_wb_ack |                        010000000 |                             0011
       t_write_axi_ready |                        000100000 |                             0100
            t_write_resp |                        000010000 |                             0101
    t_latch_read_address |                        000001000 |                             0110
           t_read_wb_ack |                        000000100 |                             0111
        t_read_axi_ready |                        000000001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_axi_bridge_state_reg' using encoding 'one-hot' in module 'axi_slave_wishbone_classic_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 2680.590 ; gain = 1207.816 ; free physical = 5295 ; free virtual = 25455
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1' (sysgen_delay_5e87ccb769) to 'tengbe_test_inst/tengbe_test_struct/gbe0/rxeofctr_del1'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1' (sysgen_delay_5e87ccb769) to 'tengbe_test_inst/tengbe_test_struct/gbe0/rxofctr_del1'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1' (sysgen_delay_5e87ccb769) to 'tengbe_test_inst/tengbe_test_struct/gbe0/rxvldctr_del1'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1' (sysgen_delay_5e87ccb769) to 'tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr_del1'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1' (sysgen_delay_5e87ccb769) to 'tengbe_test_inst/tengbe_test_struct/gbe0/txofctr_del1'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1' (sysgen_delay_5e87ccb769) to 'tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr_del1'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/gbe0/rxctr_del1' (sysgen_delay_8cb4d58114) to 'tengbe_test_inst/tengbe_test_struct/gbe0/txctr_del1'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/pkt_sim/constant1' (sysgen_constant_344ef0d131) to 'tengbe_test_inst/tengbe_test_struct/pkt_sim/constant2'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/pkt_sim/delay1' (sysgen_delay_8cb4d58114) to 'tengbe_test_inst/tengbe_test_struct/pkt_sim/delay2'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/constant_x0' (sysgen_constant_9ab06ce657) to 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/constant_x0' (sysgen_constant_9ab06ce657) to 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/bram/calc_add/const' (sysgen_constant_344ef0d131) to 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/arm' (sysgen_constant_344ef0d131) to 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/circ'
INFO: [Synth 8-223] decloning instance 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/arm' (sysgen_constant_344ef0d131) to 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/never'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   7 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
	  12 Input      6 Bit       Adders := 2     
	  11 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 9     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     66 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 135   
	   5 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 30    
	   3 Input      1 Bit         XORs := 102   
	  30 Input      1 Bit         XORs := 6     
	  35 Input      1 Bit         XORs := 2     
	  26 Input      1 Bit         XORs := 2     
	  34 Input      1 Bit         XORs := 1     
	  29 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 8     
	  24 Input      1 Bit         XORs := 1     
	  38 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 6     
	  36 Input      1 Bit         XORs := 1     
	  28 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 6     
	  20 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 1     
	  32 Input      1 Bit         XORs := 2     
	  39 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	  37 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 1     
+---XORs : 
	               33 Bit    Wide XORs := 65    
	               32 Bit    Wide XORs := 67    
	                2 Bit    Wide XORs := 3     
+---Registers : 
	              153 Bit    Registers := 1     
	               80 Bit    Registers := 15    
	               66 Bit    Registers := 5     
	               64 Bit    Registers := 27    
	               58 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 89    
	               31 Bit    Registers := 2     
	               26 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 11    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 53    
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 484   
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 7     
	   4 Input     80 Bit        Muxes := 2     
	   8 Input     80 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 35    
	   5 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 1     
	  12 Input     64 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 5     
	   4 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 5     
	   3 Input     48 Bit        Muxes := 1     
	   7 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 30    
	   7 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	  18 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 58    
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 9     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 23    
	   3 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 33    
	   7 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 3     
	  16 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	  18 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 210   
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 37    
	   7 Input      1 Bit        Muxes := 20    
	   8 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 7     
	  18 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module ipb_tx_snapshot_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
	                1 Bit    Registers := 19    
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module sysgen_delay_866ffbf598 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_5e87ccb769 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sysgen_delay_5fd57ab8af 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module sysgen_logical_20400b08a2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_8cb4d58114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_8b5cc3751a 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module sysgen_mux_ab95c18e61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_0d2008ccd5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_logical_6f0b5b2f98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_inverter_7e6cb4f22f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_1bfd080e1e 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module sysgen_mux_650323567a 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e3d1516c37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_e3be422448 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_47698edb85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_d824d9a15f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_efdfb21973 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module sysgen_delay_970893a7d3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module xxv_ethernet_1_reset_wrapper_cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xxv_ethernet_1_reset_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tengbaser_phy_ultrascale_ultrascale_tx_userclk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tengbaser_phy_ultrascale_ultrascale_rx_userclk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_5_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_bit_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_5_gtwiz_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 26    
Module gtwizard_ultrascale_v1_7_5_gtye4_delay_powergood 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module tengbaser_phy_ultrascale_cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module tengbaser_phy_ultrascale_retiming_sync 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
Module tengbaser_phy_ultrascale_retiming_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module tengbaser_phy_ultrascale_retiming_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xxv_ethernet_v2_5_1_pcs_baser_syncer_reset 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_prbs_gen 
Detailed RTL Component Info : 
+---XORs : 
	               32 Bit    Wide XORs := 66    
+---Registers : 
	               66 Bit    Registers := 1     
	               31 Bit    Registers := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_reset_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_tx_xgmii_64b66b_encoder 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 8     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 8     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      7 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_tx_xgmii_scrambler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 38    
	   4 Input      1 Bit         XORs := 19    
	   3 Input      1 Bit         XORs := 22    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     58 Bit        Muxes := 5     
	   4 Input     58 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_tx_core_striper 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_tx_ptp_tag_fifo_RAM_C1_P1_W16_D16_FL 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_tx_ptp_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xxv_ethernet_v2_5_1_pcs_baser_tx_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module xxv_ethernet_v2_5_1_pcs_baser_bit_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  12 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_bit_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	  11 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_prbs_chkr 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     66 Bit         XORs := 1     
+---XORs : 
	               33 Bit    Wide XORs := 65    
	               32 Bit    Wide XORs := 1     
+---Registers : 
	               66 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module xxv_ethernet_v2_5_1_pcs_baser_rx_xgmii_word_aligner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module xxv_ethernet_v2_5_1_pcs_baser_rx_hi_ber_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module xxv_ethernet_v2_5_1_pcs_baser_rx_descrambler 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               58 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_rx_xgmii_test_pattern_monitor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module xxv_ethernet_v2_5_1_pcs_baser_rx_xgmii_64b66b_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 3     
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 24    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_syncer_level 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module xxv_ethernet_v2_5_1_pcs_baser_xgmii_fifo_RAM_C2_P1_W153_D32 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_syncer_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module xxv_ethernet_v2_5_1_pcs_baser_syncer_level__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module xxv_ethernet_v2_5_1_pcs_baser_xgmii_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module xxv_ethernet_v2_5_1_pcs_baser_clk_comp_cl49 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 8     
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 6     
	   4 Input     80 Bit        Muxes := 2     
	   8 Input     80 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   4 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 4     
Module xxv_ethernet_v2_5_1_pcs_baser_rx_core_destriper 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_rx_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xxv_ethernet_v2_5_1_pcs_baser_hsec_cores 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tengbaser_phy_ultrascale_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module ten_gig_eth_mac_UCB 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 96    
	  30 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 16    
	  35 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 11    
	  26 Input      1 Bit         XORs := 2     
	  34 Input      1 Bit         XORs := 1     
	  29 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 1     
	  38 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 6     
	  36 Input      1 Bit         XORs := 1     
	  28 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 6     
	  20 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 1     
	  32 Input      1 Bit         XORs := 2     
	  39 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	  37 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
Module wb_attach 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   3 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 20    
	  18 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	  18 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24    
	  18 Input      8 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	  18 Input      1 Bit        Muxes := 8     
Module tge_tx 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	  12 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  12 Input      8 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 23    
	  12 Input      1 Bit        Muxes := 8     
Module tge_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   7 Input     48 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module kat_ten_gb_eth 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
+---Registers : 
	               26 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_slave_wishbone_classic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'axi4lite_sys_block_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr]' and it is trimmed from '32' to '5' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:85]
WARNING: [Synth 8-3936] Found unconnected internal register 'axi4lite_tx_snapshot_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr]' and it is trimmed from '32' to '14' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd:85]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-3971] The signal axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/mux1/pipe_16_22_reg[0]' and it is trimmed from '80' to '32' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/sysgen/tengbe_test_entity_declarations.vhd:1619]
INFO: [Synth 8-5546] ROM "ctrl_4_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_5_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_6_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_7_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_0_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_1_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_2_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_3_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "os_ctrl_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "os_ctrl_70" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl_0_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_1_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_2_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_3_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_4_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_5_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_6_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_7_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/framing_error_cnt_nxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stat_rx_valid_ctrl_code_5K_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "master_watchdog_barking_0" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_rx_ack_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_cpu_addr_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_data_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "packet_rd_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_rxctr/vBusValidTmp_reg' into 'tengbe_test_gbe0_rxbadctr/vBusValidTmp_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:191]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_rxctr/sBusValid_reg' into 'tengbe_test_gbe0_rxbadctr/sBusValid_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_rxeofctr/vBusValidTmp_reg' into 'tengbe_test_gbe0_rxbadctr/vBusValidTmp_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:191]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_rxeofctr/sBusValid_reg' into 'tengbe_test_gbe0_rxbadctr/sBusValid_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_rxofctr/vBusValidTmp_reg' into 'tengbe_test_gbe0_rxbadctr/vBusValidTmp_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:191]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_rxofctr/sBusValid_reg' into 'tengbe_test_gbe0_rxbadctr/sBusValid_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_rxvldctr/vBusValidTmp_reg' into 'tengbe_test_gbe0_rxbadctr/vBusValidTmp_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:191]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_rxvldctr/sBusValid_reg' into 'tengbe_test_gbe0_rxbadctr/sBusValid_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_txctr/vBusValidTmp_reg' into 'tengbe_test_gbe0_rxbadctr/vBusValidTmp_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:191]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_txctr/sBusValid_reg' into 'tengbe_test_gbe0_rxbadctr/sBusValid_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_txfullctr/vBusValidTmp_reg' into 'tengbe_test_gbe0_rxbadctr/vBusValidTmp_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:191]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_txfullctr/sBusValid_reg' into 'tengbe_test_gbe0_rxbadctr/sBusValid_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_txofctr/vBusValidTmp_reg' into 'tengbe_test_gbe0_rxbadctr/vBusValidTmp_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:191]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_txofctr/sBusValid_reg' into 'tengbe_test_gbe0_rxbadctr/sBusValid_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_txvldctr/vBusValidTmp_reg' into 'tengbe_test_gbe0_rxbadctr/vBusValidTmp_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:191]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_txvldctr/sBusValid_reg' into 'tengbe_test_gbe0_rxbadctr/sBusValid_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_linkup/vBusValidTmp_reg' into 'tengbe_test_gbe0_rxbadctr/vBusValidTmp_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:191]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_linkup/sBusValid_reg' into 'tengbe_test_gbe0_rxbadctr/sBusValid_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_tx_cnt/vBusValidTmp_reg' into 'tengbe_test_gbe0_rxbadctr/vBusValidTmp_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:191]
INFO: [Synth 8-4471] merging register 'tengbe_test_gbe0_tx_cnt/sBusValid_reg' into 'tengbe_test_gbe0_rxbadctr/sBusValid_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
INFO: [Synth 8-4471] merging register 'tengbe_test_tx_snapshot_ss_status/vBusValidTmp_reg' into 'tengbe_test_gbe0_rxbadctr/vBusValidTmp_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:191]
INFO: [Synth 8-4471] merging register 'tengbe_test_tx_snapshot_ss_status/sBusValid_reg' into 'tengbe_test_gbe0_rxbadctr/sBusValid_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:192]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-3971] The signal axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr_del1/op_mem_20_24_reg[0]' (FD) to 'tengbe_test_inst/tengbe_test_struct/gbe0/rxctr_del1/op_mem_20_24_reg[0]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[6]' (FDR) to 'tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[4]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[7]' (FDR) to 'tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[4]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[5]' (FDR) to 'tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_enable_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tengbe_test_gbe0/ten_gig_eth_mac_inst/rx_bad_frame_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/shift/op_mem_46_20_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[5].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[9].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[11].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[12].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[13].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[15].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[16].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[17].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[18].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[19].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[20].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[21].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[22].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[23].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[24].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[25].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[26].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[27].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[28].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[29].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[30].fde_used.u2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/delay3/op_mem_20_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[31].fde_used.u2 )
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[1]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[2]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[2]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[3]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[3]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[4]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[4]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[5]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[5]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[6]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[6]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[7]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[7]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[8]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[8]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[9]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[9]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[10]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[10]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[11]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[11]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[12]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[12]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[13]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[13]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[14]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[14]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[15]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[15]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[16]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[16]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[17]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[17]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[18]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[18]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[19]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[19]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[20]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[20]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[21]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[21]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[22]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[22]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[23]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[23]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[24]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[24]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[25]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[25]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[26]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[26]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[27]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[27]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[28]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[28]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[29]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[29]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[30]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_linkup/sBus_reg[30]' (FDE) to 'tengbe_test_gbe0_linkup/sBus_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][0] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][0]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][1] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][1]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][2] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][2]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][3] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][3]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][4] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][4]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][5] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][5]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][6] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][6]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][7] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][7]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tengbe_test_gbe0/wb_attach_inst/\local_gateway_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][8] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][8]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tengbe_test_gbe0/wb_attach_inst/\local_gateway_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][9] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][9]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tengbe_test_gbe0/wb_attach_inst/\local_gateway_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][10] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][10]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tengbe_test_gbe0/wb_attach_inst/\local_gateway_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][11] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][11]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tengbe_test_gbe0/wb_attach_inst/\local_gateway_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][12] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][12]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tengbe_test_gbe0/wb_attach_inst/\local_gateway_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][13] )
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][13]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tengbe_test_gbe0/wb_attach_inst/\local_gateway_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4lite_interconnect/\axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][14] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][14]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][15]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][15]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][16]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][16]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][17]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][17]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][18]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][18]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][19]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][19]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][20]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][20]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][21]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][21]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][22]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][22]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][23]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][23]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][24]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][24]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][25]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][25]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][26]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][26]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][27]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][27]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][28]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][28]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][29]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][29]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][30]'
INFO: [Synth 8-3886] merging instance 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][30]' (FDC) to 'axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][31]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[6]' (FDCE) to 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[7]' (FDCE) to 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[0]' (FDCE) to 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[1]' (FDCE) to 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[2]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[2]' (FDCE) to 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[3]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[3]' (FDCE) to 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[4]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[4]' (FDCE) to 'tengbe_test_gbe0_wb2axi4lite/burst_length_reg[5]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/ip_length_reg[0]' (FDR) to 'tengbe_test_gbe0/tge_tx_inst/ip_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[0]' (FDSE) to 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[1]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[1]' (FDSE) to 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[2]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[2]' (FDSE) to 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[3]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[3]' (FDSE) to 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[4]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[4]' (FDSE) to 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[5]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[5]' (FDSE) to 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[6]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[6]' (FDSE) to 'tengbe_test_gbe0/tge_tx_inst/tx_ip_ttl_reg[7]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/udp_length_reg[0]' (FDE) to 'tengbe_test_gbe0/tge_tx_inst/udp_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[6]' (FDRE) to 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[7]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[7]' (FDRE) to 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[5]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[5]' (FDRE) to 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[4]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[4]' (FDRE) to 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[3]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[3]' (FDRE) to 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[2]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[1]' (FDRE) to 'tengbe_test_gbe0/tge_tx_inst/mac_data_valid_reg[0]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_gbe0/tge_rx_inst/mac_rx_bad_frameR_reg' (FD) to 'tengbe_test_gbe0/tge_rx_inst/mac_rx_bad_frame_z_reg'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[15]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[16]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[16]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[17]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[17]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[18]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[18]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[19]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[19]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[20]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[20]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[21]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[21]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[22]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[22]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[23]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[23]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[24]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[24]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[25]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[25]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[26]'
INFO: [Synth 8-3886] merging instance 'tengbe_test_tx_snapshot_ss_status/sBus_reg[26]' (FDE) to 'tengbe_test_tx_snapshot_ss_status/sBus_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_default_clock_driver/clockdriver/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[5].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[6].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[9].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[11].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[12].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[13].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[15].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[16].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[17].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[18].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[19].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[20].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[21].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[22].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[23].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[24].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[25].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[26].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[27].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[28].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[29].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[30].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/gbe0_linkup/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[31].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 2680.590 ; gain = 1207.816 ; free physical = 5240 ; free virtual = 25418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------------------------+---------------------------+---------------+----------------+
|Module Name                              | RTL Object                | Depth x Width | Implemented As | 
+-----------------------------------------+---------------------------+---------------+----------------+
|xxv_ethernet_v2_5_1_pcs_baser_xgmii_fifo | xgmii_fifo_raddr_sync     | 32x5          | LUT            | 
|xxv_ethernet_v2_5_1_pcs_baser_xgmii_fifo | xgmii_fifo_raddr_gray_nxt | 32x5          | LUT            | 
|xxv_ethernet_v2_5_1_pcs_baser_xgmii_fifo | xgmii_fifo_waddr_gray_nxt | 32x5          | LUT            | 
|xxv_ethernet_v2_5_1_pcs_baser_xgmii_fifo | xgmii_fifo_raddr_gray_nxt | 32x5          | LUT            | 
|xxv_ethernet_v2_5_1_pcs_baser_xgmii_fifo | xgmii_fifo_waddr_gray_nxt | 32x5          | LUT            | 
|xxv_ethernet_v2_5_1_pcs_baser_xgmii_fifo | xgmii_fifo_raddr_sync     | 32x5          | LUT            | 
+-----------------------------------------+---------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+---------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object                                                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+---------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axi4lite_interconnect | axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 2               | 
+----------------------+---------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/i_17/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/i_17/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/i_17/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:38 . Memory (MB): peak = 2889.207 ; gain = 1416.434 ; free physical = 4828 ; free virtual = 25005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg
INFO: [Synth 8-3971] The signal axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:41 . Memory (MB): peak = 2958.387 ; gain = 1485.613 ; free physical = 4791 ; free virtual = 24968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+---------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object                                                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+---------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axi4lite_interconnect | axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 2               | 
+----------------------+---------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_tx_snapshot_ss_bram_inst/ipb_tx_snapshot_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:45 . Memory (MB): peak = 2979.402 ; gain = 1506.629 ; free physical = 4766 ; free virtual = 24944
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 1 on net \i_RX_TOP/i_RX_LANE/i_RESET_FLOP_WORD_ALIGNER/reset_flop_out . Fanout reduced from 12 to 1 by creating 11 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 1 on net \i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__CORE_CLK_COMP/reset_flop_out . Fanout reduced from 39 to 1 by creating 38 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 1 on net \i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__MII_CLK_COMP/reset_flop_out . Fanout reduced from 183 to 1 by creating 182 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 1 on net \i_RX_TOP/i_RX_DESTRIPER/i_RESET_BUFFER__DECODER/reset_flop_out . Fanout reduced from 89 to 1 by creating 88 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 1 on net \i_TX_TOP/i_TX_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out . Fanout reduced from 12 to 1 by creating 11 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:46 . Memory (MB): peak = 2979.402 ; gain = 1506.629 ; free physical = 4769 ; free virtual = 24946
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:46 . Memory (MB): peak = 2979.402 ; gain = 1506.629 ; free physical = 4769 ; free virtual = 24946
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 2979.402 ; gain = 1506.629 ; free physical = 4769 ; free virtual = 24946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 2979.402 ; gain = 1506.629 ; free physical = 4769 ; free virtual = 24946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 2979.402 ; gain = 1506.629 ; free physical = 4769 ; free virtual = 24946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 2979.402 ; gain = 1506.629 ; free physical = 4769 ; free virtual = 24946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | tengbe_test_inst/tengbe_test_struct/gbe0/rxbadctr/io_delay/op_mem_20_24_reg[0][31]  | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|top         | tengbe_test_inst/tengbe_test_struct/gbe0/rxctr/io_delay/op_mem_20_24_reg[0][31]     | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|top         | tengbe_test_inst/tengbe_test_struct/gbe0/rxeofctr/io_delay/op_mem_20_24_reg[0][31]  | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|top         | tengbe_test_inst/tengbe_test_struct/gbe0/rxofctr/io_delay/op_mem_20_24_reg[0][31]   | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|top         | tengbe_test_inst/tengbe_test_struct/gbe0/rxvldctr/io_delay/op_mem_20_24_reg[0][31]  | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|top         | tengbe_test_inst/tengbe_test_struct/gbe0/txctr/io_delay/op_mem_20_24_reg[0][31]     | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|top         | tengbe_test_inst/tengbe_test_struct/gbe0/txfullctr/io_delay/op_mem_20_24_reg[0][31] | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|top         | tengbe_test_inst/tengbe_test_struct/gbe0/txofctr/io_delay/op_mem_20_24_reg[0][31]   | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|top         | tengbe_test_inst/tengbe_test_struct/gbe0/txvldctr/io_delay/op_mem_20_24_reg[0][31]  | 3      | 32    | NO           | NO                 | NO                | 32     | 0       | 
+------------+-------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |zcu111_xbar_0                         |         1|
|2     |zcu111_auto_ds_0                      |         1|
|3     |zcu111_auto_ds_1                      |         1|
|4     |zcu111_axi_protocol_convert_1_0       |         1|
|5     |zcu111_axi_protocol_convert_2_0       |         1|
|6     |zcu111_proc_sys_reset_0_0             |         1|
|7     |zcu111_zynq_ultra_ps_e_0_0            |         1|
|8     |cpu_buffer                            |         2|
|9     |rx_packet_fifo_bram                   |         1|
|10    |rx_packet_ctrl_fifo                   |         1|
|11    |tx_fifo_ext                           |         2|
|12    |tx_packet_fifo                        |         1|
|13    |tx_packet_ctrl_fifo                   |         1|
|14    |arp_cache                             |         1|
|15    |tengbe_test_c_counter_binary_v12_0_i0 |         2|
|16    |tengbe_test_c_counter_binary_v12_0_i1 |         1|
|17    |tengbe_test_c_counter_binary_v12_0_i2 |         1|
|18    |tengbe_test_c_counter_binary_v12_0_i3 |         1|
|19    |tengbe_test_c_counter_binary_v12_0_i4 |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------+------+
|      |Cell                                            |Count |
+------+------------------------------------------------+------+
|1     |arp_cache_bbox_12                               |     1|
|2     |cpu_buffer_bbox_13                              |     1|
|3     |cpu_buffer_bbox_9                               |     1|
|4     |rx_packet_ctrl_fifo_bbox_15                     |     1|
|5     |rx_packet_fifo_bram_bbox_14                     |     1|
|6     |tengbe_test_c_counter_binary_v12_0_i0_bbox_2    |     1|
|7     |tengbe_test_c_counter_binary_v12_0_i0_bbox_2__2 |     1|
|8     |tengbe_test_c_counter_binary_v12_0_i1_bbox_3    |     1|
|9     |tengbe_test_c_counter_binary_v12_0_i2_bbox_4    |     1|
|10    |tengbe_test_c_counter_binary_v12_0_i3_bbox_5    |     1|
|11    |tengbe_test_c_counter_binary_v12_0_i4_bbox_6    |     1|
|12    |tx_fifo_ext_bbox_7                              |     1|
|13    |tx_fifo_ext_bbox_8                              |     1|
|14    |tx_packet_ctrl_fifo_bbox_11                     |     1|
|15    |tx_packet_fifo_bbox_10                          |     1|
|16    |zcu111_auto_ds_0_bbox_16                        |     1|
|17    |zcu111_auto_ds_1_bbox_17                        |     1|
|18    |zcu111_axi_protocol_convert_1_0_bbox_19         |     1|
|19    |zcu111_axi_protocol_convert_2_0_bbox_20         |     1|
|20    |zcu111_proc_sys_reset_0_0_bbox_21               |     1|
|21    |zcu111_xbar_0_bbox_18                           |     1|
|22    |zcu111_zynq_ultra_ps_e_0_0_bbox_22              |     1|
|23    |BUFG                                            |     6|
|24    |BUFG_GT                                         |     3|
|25    |CARRY8                                          |    93|
|26    |GTYE4_CHANNEL                                   |     1|
|27    |GTYE4_COMMON                                    |     1|
|28    |IBUFDS_GTE4                                     |     1|
|29    |LUT1                                            |   237|
|30    |LUT2                                            |   607|
|31    |LUT3                                            |   552|
|32    |LUT4                                            |   553|
|33    |LUT5                                            |   867|
|34    |LUT6                                            |  1786|
|35    |MMCM_BASE                                       |     3|
|36    |MUXF7                                           |    72|
|37    |RAM32M                                          |    12|
|38    |RAMB36E2_3                                      |     1|
|39    |RAMB36E2_4                                      |     1|
|40    |RAMB36E2_5                                      |     2|
|41    |SRL16E                                          |   288|
|42    |FD                                              |     2|
|43    |FDCE                                            |   780|
|44    |FDE                                             |   362|
|45    |FDPE                                            |    72|
|46    |FDRE                                            |  4623|
|47    |FDSE                                            |   383|
|48    |IBUFDS                                          |     1|
|49    |OBUF                                            |     2|
+------+------------------------------------------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                                                           |Module                                                         |Cells |
+------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                                                                |                                                               | 14463|
|2     |  tengbaser_phy1                                                                                                                   |tengbaser_phy_ultrascale                                       |  5555|
|3     |    inst                                                                                                                           |tengbaser_phy_ultrascale_wrapper                               |  5555|
|4     |      i_tengbaser_phy_ultrascale_gt                                                                                                |tengbaser_phy_ultrascale_gt                                    |   352|
|5     |        inst                                                                                                                       |tengbaser_phy_ultrascale_gt_gtwizard_top                       |   352|
|6     |          \gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst                                                  |tengbaser_phy_ultrascale_gt_gtwizard_gtye4                     |   352|
|7     |            \gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst                            |tengbaser_phy_ultrascale_gt_gtye4_channel_wrapper              |     2|
|8     |              channel_inst                                                                                                         |gtwizard_ultrascale_v1_7_5_gtye4_channel                       |     2|
|9     |            \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                     |gtwizard_ultrascale_v1_7_5_gtye4_delay_powergood               |    24|
|10    |            \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer                    |     5|
|11    |            \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_134                |     5|
|12    |            \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                 |gtwizard_ultrascale_v1_7_5_gtwiz_reset                         |   316|
|13    |              bit_synchronizer_gtpowergood_inst                                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_135                |     6|
|14    |              bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_136                |     7|
|15    |              bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                            |gtwizard_ultrascale_v1_7_5_bit_synchronizer_137                |     7|
|16    |              bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                    |gtwizard_ultrascale_v1_7_5_bit_synchronizer_138                |     5|
|17    |              bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                            |gtwizard_ultrascale_v1_7_5_bit_synchronizer_139                |     7|
|18    |              bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_140                |    10|
|19    |              bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                  |gtwizard_ultrascale_v1_7_5_bit_synchronizer_141                |    11|
|20    |              bit_synchronizer_plllock_rx_inst                                                                                     |gtwizard_ultrascale_v1_7_5_bit_synchronizer_142                |     9|
|21    |              bit_synchronizer_plllock_tx_inst                                                                                     |gtwizard_ultrascale_v1_7_5_bit_synchronizer_143                |    10|
|22    |              bit_synchronizer_rxcdrlock_inst                                                                                      |gtwizard_ultrascale_v1_7_5_bit_synchronizer_144                |     9|
|23    |              reset_synchronizer_gtwiz_reset_all_inst                                                                              |gtwizard_ultrascale_v1_7_5_reset_synchronizer                  |     5|
|24    |              reset_synchronizer_gtwiz_reset_rx_any_inst                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_145              |     9|
|25    |              reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_146              |     6|
|26    |              reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                              |gtwizard_ultrascale_v1_7_5_reset_synchronizer_147              |     6|
|27    |              reset_synchronizer_gtwiz_reset_tx_any_inst                                                                           |gtwizard_ultrascale_v1_7_5_reset_synchronizer_148              |     8|
|28    |              reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                      |gtwizard_ultrascale_v1_7_5_reset_synchronizer_149              |     5|
|29    |              reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                              |gtwizard_ultrascale_v1_7_5_reset_synchronizer_150              |     6|
|30    |              reset_synchronizer_rx_done_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer              |     6|
|31    |              reset_synchronizer_tx_done_inst                                                                                      |gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_151          |     6|
|32    |              reset_synchronizer_txprogdivreset_inst                                                                               |gtwizard_ultrascale_v1_7_5_reset_synchronizer_152              |     6|
|33    |      i_core_gtwiz_userclk_rx_inst_0                                                                                               |tengbaser_phy_ultrascale_ultrascale_rx_userclk                 |     3|
|34    |      i_core_gtwiz_userclk_tx_inst_0                                                                                               |tengbaser_phy_ultrascale_ultrascale_tx_userclk                 |     3|
|35    |      i_tengbaser_phy_ultrascale_core_cdc_sync_tx_resetdone_0                                                                      |tengbaser_phy_ultrascale_cdc_sync                              |     3|
|36    |      i_tengbaser_phy_ultrascale_core_cdc_sync_watchdog_barking_sync_0                                                             |tengbaser_phy_ultrascale_cdc_sync_115                          |     4|
|37    |      i_tengbaser_phy_ultrascale_rx_2bit_retiming_sync_serdes_data_valid0_0                                                        |tengbaser_phy_ultrascale_retiming_sync__parameterized1         |     2|
|38    |      i_tengbaser_phy_ultrascale_rx_2bit_retiming_sync_serdes_header0_0                                                            |tengbaser_phy_ultrascale_retiming_sync__parameterized0         |     4|
|39    |      i_tengbaser_phy_ultrascale_rx_64bit_retiming_sync_serdes_data0_0                                                             |tengbaser_phy_ultrascale_retiming_sync                         |   128|
|40    |      i_tengbaser_phy_ultrascale_top_0                                                                                             |tengbaser_phy_ultrascale_top                                   |  4823|
|41    |        i_tengbaser_phy_ultrascale_CORE                                                                                            |xxv_ethernet_v2_5_1_pcs_baser_hsec_cores                       |  4818|
|42    |          i_RX_TOP                                                                                                                 |xxv_ethernet_v2_5_1_pcs_baser_rx_top                           |  3591|
|43    |            i_RX_CORE_RESET_SYNC                                                                                                   |xxv_ethernet_v2_5_1_pcs_baser_syncer_reset_119                 |     8|
|44    |            i_RX_DESTRIPER                                                                                                         |xxv_ethernet_v2_5_1_pcs_baser_rx_core_destriper                |  2850|
|45    |              i_CLK_COMP                                                                                                           |xxv_ethernet_v2_5_1_pcs_baser_clk_comp_cl49                    |  1222|
|46    |                i_CLKIN_RESET_CLKOUT_SYNC                                                                                          |xxv_ethernet_v2_5_1_pcs_baser_syncer_reset_125                 |     8|
|47    |                i_CLKOUT_RESET_CLKIN_SYNC                                                                                          |xxv_ethernet_v2_5_1_pcs_baser_syncer_reset_126                 |     8|
|48    |                i_LOCAL_FAULT_CLKOUT_SYNC                                                                                          |xxv_ethernet_v2_5_1_pcs_baser_syncer_level                     |     5|
|49    |                i_XGMII_FIFO                                                                                                       |xxv_ethernet_v2_5_1_pcs_baser_xgmii_fifo                       |   435|
|50    |                  i_ALMOSTEMPTY_CLKOUT                                                                                             |xxv_ethernet_v2_5_1_pcs_baser_syncer_level_127                 |   122|
|51    |                  i_GMII_FIFO_ERR_PULSE_SYNC                                                                                       |xxv_ethernet_v2_5_1_pcs_baser_syncer_pulse                     |    23|
|52    |                    i_syncpls_ack                                                                                                  |xxv_ethernet_v2_5_1_pcs_baser_syncer_level_130                 |     3|
|53    |                    i_syncpls_clkin_rstsync                                                                                        |xxv_ethernet_v2_5_1_pcs_baser_syncer_reset_131                 |     7|
|54    |                    i_syncpls_clkout_rstsync                                                                                       |xxv_ethernet_v2_5_1_pcs_baser_syncer_reset_132                 |     7|
|55    |                    i_syncpls_req                                                                                                  |xxv_ethernet_v2_5_1_pcs_baser_syncer_level_133                 |     3|
|56    |                  i_GMII_FIFO_RADDR_WR_SYNC                                                                                        |xxv_ethernet_v2_5_1_pcs_baser_syncer_level__parameterized0     |    19|
|57    |                  i_GMII_FIFO_READY_RD_SYNC                                                                                        |xxv_ethernet_v2_5_1_pcs_baser_syncer_level_128                 |     4|
|58    |                  i_GMII_FIFO_WADDR_RD_SYNC                                                                                        |xxv_ethernet_v2_5_1_pcs_baser_syncer_level__parameterized0_129 |    15|
|59    |                  i_XGMII_FIFO_RAM_RX                                                                                              |xxv_ethernet_v2_5_1_pcs_baser_xgmii_fifo_RAM_C2_P1_W153_D32    |   189|
|60    |              i_DECODER                                                                                                            |xxv_ethernet_v2_5_1_pcs_baser_rx_xgmii_64b66b_decoder          |   885|
|61    |              i_RESET_BUFFER__CORE_CLK_COMP                                                                                        |xxv_ethernet_v2_5_1_pcs_baser_reset_flop_122                   |    40|
|62    |              i_RESET_BUFFER__DECODER                                                                                              |xxv_ethernet_v2_5_1_pcs_baser_reset_flop_123                   |    89|
|63    |              i_RESET_BUFFER__MII_CLK_COMP                                                                                         |xxv_ethernet_v2_5_1_pcs_baser_reset_flop_124                   |   186|
|64    |              i_RX_DESCRAMBLER                                                                                                     |xxv_ethernet_v2_5_1_pcs_baser_rx_descrambler                   |   306|
|65    |              i_RX_HI_BER_MONITOR                                                                                                  |xxv_ethernet_v2_5_1_pcs_baser_rx_hi_ber_monitor                |    82|
|66    |              i_TEST_MON                                                                                                           |xxv_ethernet_v2_5_1_pcs_baser_rx_xgmii_test_pattern_monitor    |    32|
|67    |            i_RX_LANE                                                                                                              |xxv_ethernet_v2_5_1_pcs_baser_rx_core_lane                     |   717|
|68    |              i_PRBS_CHKR                                                                                                          |xxv_ethernet_v2_5_1_pcs_baser_prbs_chkr                        |   632|
|69    |              i_RESET_FLOP_WORD_ALIGNER                                                                                            |xxv_ethernet_v2_5_1_pcs_baser_reset_flop_121                   |    16|
|70    |              i_RX_WD_ALIGN                                                                                                        |xxv_ethernet_v2_5_1_pcs_baser_rx_xgmii_word_aligner            |    69|
|71    |            i_RX_MII_RESET_SYNC                                                                                                    |xxv_ethernet_v2_5_1_pcs_baser_syncer_reset_120                 |     7|
|72    |          i_TX_TOP                                                                                                                 |xxv_ethernet_v2_5_1_pcs_baser_tx_top                           |  1227|
|73    |            i_CORE_RESET_SYNC                                                                                                      |xxv_ethernet_v2_5_1_pcs_baser_syncer_reset                     |     7|
|74    |            i_TX_MII_RESET_SYNC                                                                                                    |xxv_ethernet_v2_5_1_pcs_baser_syncer_reset_118                 |     6|
|75    |            i_TX_STRIPER                                                                                                           |xxv_ethernet_v2_5_1_pcs_baser_tx_core_striper                  |   947|
|76    |              i_RESET_FLOP_ENCODER                                                                                                 |xxv_ethernet_v2_5_1_pcs_baser_reset_flop                       |    13|
|77    |              i_TX_ENCODER                                                                                                         |xxv_ethernet_v2_5_1_pcs_baser_tx_xgmii_64b66b_encoder          |   655|
|78    |              i_TX_SCRAMBLER                                                                                                       |xxv_ethernet_v2_5_1_pcs_baser_tx_xgmii_scrambler               |   279|
|79    |            xxv_ethernet_v2_5_1_pcs_baser_prbs_gen                                                                                 |xxv_ethernet_v2_5_1_pcs_baser_prbs_gen                         |   260|
|80    |      i_tengbaser_phy_ultrascale_tx_2bit_retiming_sync_serdes_data0_0                                                              |tengbaser_phy_ultrascale_retiming_sync__parameterized0_116     |     4|
|81    |      i_tengbaser_phy_ultrascale_tx_64bit_retiming_sync_serdes_data0_0                                                             |tengbaser_phy_ultrascale_retiming_sync_117                     |   128|
|82    |  zcu111_inst                                                                                                                      |zcu111                                                         |  2232|
|83    |    axi_interconnect_0                                                                                                             |zcu111_axi_interconnect_0_0                                    |  1558|
|84    |      m00_couplers                                                                                                                 |m00_couplers_imp_1CG92RI                                       |   334|
|85    |      m01_couplers                                                                                                                 |m01_couplers_imp_9O4VJ                                         |   350|
|86    |  axi4lite_interconnect                                                                                                            |axi4lite_ic_wrapper                                            |  1246|
|87    |    axi4lite_axi4lite_ic_inst                                                                                                      |axi4lite_axi4lite_top_ic                                       |   103|
|88    |    axi4lite_sw_reg_inst                                                                                                           |axi4lite_sw_reg                                                |   905|
|89    |      axi4lite_slave_logic_inst                                                                                                    |axi4lite_slave_logic_114                                       |   331|
|90    |    axi4lite_sys_block_inst                                                                                                        |axi4lite_sys_block                                             |   124|
|91    |      axi4lite_slave_logic_inst                                                                                                    |axi4lite_slave_logic_113                                       |    92|
|92    |    axi4lite_tx_snapshot_ss_bram_inst                                                                                              |axi4lite_tx_snapshot_ss_bram                                   |   114|
|93    |      axi4lite_slave_logic_inst                                                                                                    |axi4lite_slave_logic                                           |   109|
|94    |      ipb_tx_snapshot_ss_bram_dp_ram_inst                                                                                          |ipb_tx_snapshot_ss_bram_dp_ram                                 |     5|
|95    |        asym_bram_tdp_inst                                                                                                         |asym_bram_tdp                                                  |     4|
|96    |  tengbaser_infra0_inst                                                                                                            |tengbaser_infrastructure_ultrascale                            |    20|
|97    |    i_xxv_ethernet_1_clocking_wrapper                                                                                              |xxv_ethernet_1_clocking_wrapper                                |     4|
|98    |    i_xxv_ethernet_1_common_wrapper                                                                                                |xxv_ethernet_1_common_wrapper                                  |     1|
|99    |      xxv_ethernet_1_gt_gtye4_common_wrapper_i                                                                                     |xxv_ethernet_1_gt_gtye4_common_wrapper                         |     1|
|100   |        common_inst                                                                                                                |gtwizard_ultrascale_v1_7_5_gtye4_common                        |     1|
|101   |    i_xxv_ethernet_1_reset_wrapper_0                                                                                               |xxv_ethernet_1_reset_wrapper                                   |    15|
|102   |      i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone                                                                                    |xxv_ethernet_1_reset_wrapper_cdc_sync                          |     4|
|103   |      i_xxv_ethernet_1_cdc_sync_gt_rx_resetdone_rx_core_clk                                                                        |xxv_ethernet_1_reset_wrapper_cdc_sync_110                      |     3|
|104   |      i_xxv_ethernet_1_cdc_sync_gt_rx_serdes_resetdone                                                                             |xxv_ethernet_1_reset_wrapper_cdc_sync_111                      |     3|
|105   |      i_xxv_ethernet_1_cdc_sync_gt_tx_resetdone                                                                                    |xxv_ethernet_1_reset_wrapper_cdc_sync_112                      |     4|
|106   |  tengbe_test_dest_ip                                                                                                              |cdc_synchroniser                                               |    34|
|107   |  tengbe_test_dest_port                                                                                                            |cdc_synchroniser_0                                             |    18|
|108   |  tengbe_test_gbe0                                                                                                                 |kat_ten_gb_eth                                                 |  3219|
|109   |    ten_gig_eth_mac_inst                                                                                                           |ten_gig_eth_mac_UCB                                            |   699|
|110   |    tge_rx_inst                                                                                                                    |tge_rx                                                         |   622|
|111   |    tge_tx_inst                                                                                                                    |tge_tx                                                         |  1236|
|112   |    wb_attach_inst                                                                                                                 |wb_attach                                                      |   565|
|113   |  tengbe_test_gbe0_linkup                                                                                                          |cdc_synchroniser_1                                             |     1|
|114   |  tengbe_test_gbe0_rxbadctr                                                                                                        |cdc_synchroniser_2                                             |    35|
|115   |  tengbe_test_gbe0_rxctr                                                                                                           |cdc_synchroniser_3                                             |    32|
|116   |  tengbe_test_gbe0_rxeofctr                                                                                                        |cdc_synchroniser_4                                             |    32|
|117   |  tengbe_test_gbe0_rxofctr                                                                                                         |cdc_synchroniser_5                                             |    32|
|118   |  tengbe_test_gbe0_rxvldctr                                                                                                        |cdc_synchroniser_6                                             |    32|
|119   |  tengbe_test_gbe0_tx_cnt                                                                                                          |cdc_synchroniser_7                                             |    32|
|120   |  tengbe_test_gbe0_txctr                                                                                                           |cdc_synchroniser_8                                             |    32|
|121   |  tengbe_test_gbe0_txfullctr                                                                                                       |cdc_synchroniser_9                                             |    32|
|122   |  tengbe_test_gbe0_txofctr                                                                                                         |cdc_synchroniser_10                                            |    32|
|123   |  tengbe_test_gbe0_txvldctr                                                                                                        |cdc_synchroniser_11                                            |    32|
|124   |  tengbe_test_gbe0_wb2axi4lite                                                                                                     |axi_slave_wishbone_classic_master                              |   300|
|125   |  tengbe_test_inst                                                                                                                 |tengbe_test                                                    |  1371|
|126   |    tengbe_test_struct                                                                                                             |tengbe_test_struct                                             |  1371|
|127   |      counter2                                                                                                                     |tengbe_test_xlcounter_free                                     |    32|
|128   |      delay                                                                                                                        |sysgen_delay_8cb4d58114                                        |     1|
|129   |      gbe0                                                                                                                         |tengbe_test_gbe0                                               |   917|
|130   |        rxbadctr                                                                                                                   |tengbe_test_rxbadctr                                           |    64|
|131   |          cast_gw                                                                                                                  |tengbe_test_xlconvert_106                                      |    32|
|132   |            \latency_test.reg                                                                                                      |synth_reg_108                                                  |    32|
|133   |              \partial_one.last_srlc33e                                                                                            |srlc33e_109                                                    |    32|
|134   |          io_delay                                                                                                                 |sysgen_delay_866ffbf598_107                                    |    32|
|135   |        rxbadctr_ctr                                                                                                               |sysgen_counter_1f3ca107b2                                      |    37|
|136   |        rxbadctr_del1                                                                                                              |sysgen_delay_5e87ccb769                                        |     1|
|137   |        rxctr                                                                                                                      |tengbe_test_rxctr                                              |    64|
|138   |          cast_gw                                                                                                                  |tengbe_test_xlconvert_102                                      |    32|
|139   |            \latency_test.reg                                                                                                      |synth_reg_104                                                  |    32|
|140   |              \partial_one.last_srlc33e                                                                                            |srlc33e_105                                                    |    32|
|141   |          io_delay                                                                                                                 |sysgen_delay_866ffbf598_103                                    |    32|
|142   |        rxctr_and                                                                                                                  |sysgen_logical_20400b08a2_57                                   |     2|
|143   |        rxctr_ctr                                                                                                                  |sysgen_counter_1f3ca107b2_58                                   |    37|
|144   |        rxctr_del1                                                                                                                 |sysgen_delay_8cb4d58114_59                                     |     1|
|145   |        rxctr_ed                                                                                                                   |tengbe_test_rxctr_ed                                           |     1|
|146   |          delay                                                                                                                    |tengbe_test_xldelay_99                                         |     1|
|147   |            \srl_delay.synth_reg_srl_inst                                                                                          |synth_reg__parameterized1_100                                  |     1|
|148   |              \partial_one.last_srlc33e                                                                                            |srlc33e__parameterized1_101                                    |     1|
|149   |        rxeofctr                                                                                                                   |tengbe_test_rxeofctr                                           |    64|
|150   |          cast_gw                                                                                                                  |tengbe_test_xlconvert_95                                       |    32|
|151   |            \latency_test.reg                                                                                                      |synth_reg_97                                                   |    32|
|152   |              \partial_one.last_srlc33e                                                                                            |srlc33e_98                                                     |    32|
|153   |          io_delay                                                                                                                 |sysgen_delay_866ffbf598_96                                     |    32|
|154   |        rxeofctr_ctr                                                                                                               |sysgen_counter_1f3ca107b2_60                                   |    37|
|155   |        rxofctr                                                                                                                    |tengbe_test_rxofctr                                            |    64|
|156   |          cast_gw                                                                                                                  |tengbe_test_xlconvert_91                                       |    32|
|157   |            \latency_test.reg                                                                                                      |synth_reg_93                                                   |    32|
|158   |              \partial_one.last_srlc33e                                                                                            |srlc33e_94                                                     |    32|
|159   |          io_delay                                                                                                                 |sysgen_delay_866ffbf598_92                                     |    32|
|160   |        rxofctr_ctr                                                                                                                |sysgen_counter_1f3ca107b2_61                                   |    37|
|161   |        rxvldctr                                                                                                                   |tengbe_test_rxvldctr                                           |    64|
|162   |          cast_gw                                                                                                                  |tengbe_test_xlconvert_87                                       |    32|
|163   |            \latency_test.reg                                                                                                      |synth_reg_89                                                   |    32|
|164   |              \partial_one.last_srlc33e                                                                                            |srlc33e_90                                                     |    32|
|165   |          io_delay                                                                                                                 |sysgen_delay_866ffbf598_88                                     |    32|
|166   |        rxvldctr_ctr                                                                                                               |sysgen_counter_1f3ca107b2_62                                   |    37|
|167   |        txctr                                                                                                                      |tengbe_test_txctr                                              |    64|
|168   |          cast_gw                                                                                                                  |tengbe_test_xlconvert_83                                       |    32|
|169   |            \latency_test.reg                                                                                                      |synth_reg_85                                                   |    32|
|170   |              \partial_one.last_srlc33e                                                                                            |srlc33e_86                                                     |    32|
|171   |          io_delay                                                                                                                 |sysgen_delay_866ffbf598_84                                     |    32|
|172   |        txctr_and                                                                                                                  |sysgen_logical_20400b08a2_63                                   |     2|
|173   |        txctr_ctr                                                                                                                  |sysgen_counter_1f3ca107b2_64                                   |    37|
|174   |        txctr_ed                                                                                                                   |tengbe_test_txctr_ed                                           |     1|
|175   |          delay                                                                                                                    |tengbe_test_xldelay_80                                         |     1|
|176   |            \srl_delay.synth_reg_srl_inst                                                                                          |synth_reg__parameterized1_81                                   |     1|
|177   |              \partial_one.last_srlc33e                                                                                            |srlc33e__parameterized1_82                                     |     1|
|178   |        txfullctr                                                                                                                  |tengbe_test_txfullctr                                          |    64|
|179   |          cast_gw                                                                                                                  |tengbe_test_xlconvert_76                                       |    32|
|180   |            \latency_test.reg                                                                                                      |synth_reg_78                                                   |    32|
|181   |              \partial_one.last_srlc33e                                                                                            |srlc33e_79                                                     |    32|
|182   |          io_delay                                                                                                                 |sysgen_delay_866ffbf598_77                                     |    32|
|183   |        txfullctr_ctr                                                                                                              |sysgen_counter_1f3ca107b2_65                                   |    37|
|184   |        txofctr                                                                                                                    |tengbe_test_txofctr                                            |    64|
|185   |          cast_gw                                                                                                                  |tengbe_test_xlconvert_72                                       |    32|
|186   |            \latency_test.reg                                                                                                      |synth_reg_74                                                   |    32|
|187   |              \partial_one.last_srlc33e                                                                                            |srlc33e_75                                                     |    32|
|188   |          io_delay                                                                                                                 |sysgen_delay_866ffbf598_73                                     |    32|
|189   |        txofctr_ctr                                                                                                                |sysgen_counter_1f3ca107b2_66                                   |    37|
|190   |        txvldctr                                                                                                                   |tengbe_test_txvldctr                                           |    64|
|191   |          cast_gw                                                                                                                  |tengbe_test_xlconvert_68                                       |    32|
|192   |            \latency_test.reg                                                                                                      |synth_reg_70                                                   |    32|
|193   |              \partial_one.last_srlc33e                                                                                            |srlc33e_71                                                     |    32|
|194   |          io_delay                                                                                                                 |sysgen_delay_866ffbf598_69                                     |    32|
|195   |        txvldctr_ctr                                                                                                               |sysgen_counter_1f3ca107b2_67                                   |    37|
|196   |      gbe0_linkup                                                                                                                  |tengbe_test_gbe0_linkup                                        |     1|
|197   |        cast_gw                                                                                                                    |tengbe_test_xlconvert__parameterized4                          |     1|
|198   |          \latency_test.reg                                                                                                        |synth_reg_55                                                   |     1|
|199   |            \partial_one.last_srlc33e                                                                                              |srlc33e_56                                                     |     1|
|200   |      gbe0_tx_cnt                                                                                                                  |tengbe_test_gbe0_tx_cnt                                        |    32|
|201   |        cast_gw                                                                                                                    |tengbe_test_xlconvert_52                                       |    32|
|202   |          \latency_test.reg                                                                                                        |synth_reg_53                                                   |    32|
|203   |            \partial_one.last_srlc33e                                                                                              |srlc33e_54                                                     |    32|
|204   |      led0_gbe0_pulse_tx                                                                                                           |tengbe_test_led0_gbe0_pulse_tx                                 |     1|
|205   |        convert                                                                                                                    |tengbe_test_xlconvert__parameterized5_49                       |     1|
|206   |          \latency_test.reg                                                                                                        |synth_reg__parameterized1_50                                   |     1|
|207   |            \partial_one.last_srlc33e                                                                                              |srlc33e__parameterized1_51                                     |     1|
|208   |      led1_gbe0_up                                                                                                                 |tengbe_test_led1_gbe0_up                                       |     1|
|209   |        convert                                                                                                                    |tengbe_test_xlconvert__parameterized5                          |     1|
|210   |          \latency_test.reg                                                                                                        |synth_reg__parameterized1_47                                   |     1|
|211   |            \partial_one.last_srlc33e                                                                                              |srlc33e__parameterized1_48                                     |     1|
|212   |      pkt_sim                                                                                                                      |tengbe_test_pkt_sim                                            |   238|
|213   |        counter                                                                                                                    |tengbe_test_xlcounter_free__xdcDup__1                          |    32|
|214   |        counter1                                                                                                                   |tengbe_test_xlcounter_free__parameterized0                     |    65|
|215   |        counter2                                                                                                                   |tengbe_test_xlcounter_free__parameterized1                     |    64|
|216   |        delay                                                                                                                      |sysgen_delay_8cb4d58114_38                                     |     1|
|217   |        delay1                                                                                                                     |sysgen_delay_8cb4d58114_39                                     |     1|
|218   |        delay3                                                                                                                     |sysgen_delay_8b5cc3751a                                        |    64|
|219   |        mux                                                                                                                        |sysgen_mux_ab95c18e61                                          |     1|
|220   |        mux1                                                                                                                       |sysgen_mux_0d2008ccd5                                          |     1|
|221   |        mux2                                                                                                                       |sysgen_mux_0d2008ccd5_40                                       |     2|
|222   |        \negedge                                                                                                                   |tengbe_test_negedge                                            |     2|
|223   |          delay                                                                                                                    |tengbe_test_xldelay_44                                         |     2|
|224   |            \srl_delay.synth_reg_srl_inst                                                                                          |synth_reg__parameterized1_45                                   |     2|
|225   |              \partial_one.last_srlc33e                                                                                            |srlc33e__parameterized1_46                                     |     2|
|226   |        \posedge                                                                                                                   |tengbe_test_posedge                                            |     1|
|227   |          delay                                                                                                                    |tengbe_test_xldelay_41                                         |     1|
|228   |            \srl_delay.synth_reg_srl_inst                                                                                          |synth_reg__parameterized1_42                                   |     1|
|229   |              \partial_one.last_srlc33e                                                                                            |srlc33e__parameterized1_43                                     |     1|
|230   |        relational                                                                                                                 |sysgen_relational_d04a94331e                                   |     2|
|231   |        relational1                                                                                                                |sysgen_relational_3e5f2c8386                                   |     2|
|232   |      tx_snapshot                                                                                                                  |tengbe_test_tx_snapshot                                        |   148|
|233   |        ss                                                                                                                         |tengbe_test_ss                                                 |   148|
|234   |          add_del                                                                                                                  |sysgen_delay_970893a7d3                                        |    13|
|235   |          add_gen                                                                                                                  |tengbe_test_add_gen                                            |    71|
|236   |            add_gen                                                                                                                |tengbe_test_xlcounter_free__parameterized2                     |    15|
|237   |            delay                                                                                                                  |sysgen_delay_8cb4d58114_32                                     |     1|
|238   |            delay1                                                                                                                 |tengbe_test_xldelay__parameterized0                            |    14|
|239   |              \srl_delay.synth_reg_srl_inst                                                                                        |synth_reg__parameterized4                                      |    14|
|240   |                \partial_one.last_srlc33e                                                                                          |srlc33e__parameterized3                                        |    14|
|241   |            delay4                                                                                                                 |sysgen_delay_8cb4d58114_33                                     |     1|
|242   |            delay6                                                                                                                 |sysgen_delay_866ffbf598_34                                     |    32|
|243   |            edge_detect                                                                                                            |tengbe_test_edge_detect                                        |     2|
|244   |              delay                                                                                                                |tengbe_test_xldelay_35                                         |     2|
|245   |                \srl_delay.synth_reg_srl_inst                                                                                      |synth_reg__parameterized1_36                                   |     2|
|246   |                  \partial_one.last_srlc33e                                                                                        |srlc33e__parameterized1_37                                     |     2|
|247   |            inverter                                                                                                               |sysgen_inverter_7e6cb4f22f                                     |     1|
|248   |            logical1                                                                                                               |sysgen_logical_20400b08a2                                      |     1|
|249   |            register5                                                                                                              |tengbe_test_xlregister                                         |     3|
|250   |              synth_reg_inst                                                                                                       |synth_reg_w_init__parameterized1                               |     3|
|251   |                \latency_gt_0.fd_array[1].reg_comp                                                                                 |single_reg_w_init__parameterized1                              |     3|
|252   |            shift                                                                                                                  |sysgen_shift_1bfd080e1e                                        |     1|
|253   |          basic_ctrl                                                                                                               |tengbe_test_basic_ctrl                                         |    13|
|254   |            delay1                                                                                                                 |tengbe_test_xldelay                                            |     2|
|255   |              \srl_delay.synth_reg_srl_inst                                                                                        |synth_reg__parameterized1_30                                   |     2|
|256   |                \partial_one.last_srlc33e                                                                                          |srlc33e__parameterized1_31                                     |     2|
|257   |            delay2                                                                                                                 |tengbe_test_xldelay_20                                         |     3|
|258   |              \srl_delay.synth_reg_srl_inst                                                                                        |synth_reg__parameterized1_28                                   |     3|
|259   |                \partial_one.last_srlc33e                                                                                          |srlc33e__parameterized1_29                                     |     3|
|260   |            delay3                                                                                                                 |tengbe_test_xldelay_21                                         |     3|
|261   |              \srl_delay.synth_reg_srl_inst                                                                                        |synth_reg__parameterized1_26                                   |     3|
|262   |                \partial_one.last_srlc33e                                                                                          |srlc33e__parameterized1_27                                     |     3|
|263   |            dram_munge                                                                                                             |tengbe_test_dram_munge                                         |     2|
|264   |              input_count                                                                                                          |tengbe_test_xlcounter_free__parameterized3                     |     2|
|265   |            edge_detect                                                                                                            |tengbe_test_edge_detect_x0                                     |     1|
|266   |              delay                                                                                                                |tengbe_test_xldelay_25                                         |     1|
|267   |                \srl_delay.synth_reg_srl_inst                                                                                      |synth_reg__parameterized1                                      |     1|
|268   |                  \partial_one.last_srlc33e                                                                                        |srlc33e__parameterized1                                        |     1|
|269   |            register1                                                                                                              |tengbe_test_xlregister__parameterized1                         |     1|
|270   |              synth_reg_inst                                                                                                       |synth_reg_w_init__parameterized5_23                            |     1|
|271   |                \latency_gt_0.fd_array[1].reg_comp                                                                                 |single_reg_w_init__parameterized5_24                           |     1|
|272   |            register6                                                                                                              |tengbe_test_xlregister__parameterized1_22                      |     1|
|273   |              synth_reg_inst                                                                                                       |synth_reg_w_init__parameterized5                               |     1|
|274   |                \latency_gt_0.fd_array[1].reg_comp                                                                                 |single_reg_w_init__parameterized5                              |     1|
|275   |          dat_del                                                                                                                  |sysgen_delay_866ffbf598                                        |    32|
|276   |          status                                                                                                                   |tengbe_test_status                                             |    16|
|277   |            cast_gw                                                                                                                |tengbe_test_xlconvert                                          |    16|
|278   |              \latency_test.reg                                                                                                    |synth_reg                                                      |    16|
|279   |                \partial_one.last_srlc33e                                                                                          |srlc33e                                                        |    16|
|280   |          we_del                                                                                                                   |sysgen_delay_8cb4d58114_19                                     |     3|
|281   |  tengbe_test_led0_gbe0_pulse_tx                                                                                                   |gpio_simulink2ext                                              |     1|
|282   |  tengbe_test_led1_gbe0_up                                                                                                         |gpio_simulink2ext_12                                           |     1|
|283   |  tengbe_test_pkt_sim_enable                                                                                                       |cdc_synchroniser_13                                            |     7|
|284   |  tengbe_test_pkt_sim_payload_len                                                                                                  |cdc_synchroniser_14                                            |    66|
|285   |  tengbe_test_pkt_sim_period                                                                                                       |cdc_synchroniser_15                                            |    34|
|286   |  tengbe_test_rst                                                                                                                  |cdc_synchroniser_16                                            |     4|
|287   |  tengbe_test_tx_snapshot_ss_ctrl                                                                                                  |cdc_synchroniser_17                                            |     5|
|288   |  tengbe_test_tx_snapshot_ss_status                                                                                                |cdc_synchroniser_18                                            |    16|
|289   |  zcu111_infr_inst                                                                                                                 |zcu111_infrastructure                                          |     8|
+------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 2979.402 ; gain = 1506.629 ; free physical = 4769 ; free virtual = 24946
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1452 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:27 . Memory (MB): peak = 2979.402 ; gain = 668.559 ; free physical = 4801 ; free virtual = 24978
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 2979.410 ; gain = 1506.629 ; free physical = 4806 ; free virtual = 24984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 551 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/clkgen_i with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_200m_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/BUFG_GT_SYNC for BUFG_GT tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/refclk_bufg_gt_i
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT tengbaser_phy1/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst/gen_gtwizard_gtye4_top.tengbaser_phy_ultrascale_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT tengbaser_phy1/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.418 ; gain = 0.000 ; free physical = 4734 ; free virtual = 24912
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 386 instances were transformed.
  BUFG => BUFGCE: 6 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 362 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
1063 Infos, 416 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:50 . Memory (MB): peak = 3011.418 ; gain = 1538.645 ; free physical = 4813 ; free virtual = 24991
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.418 ; gain = 0.000 ; free physical = 4813 ; free virtual = 24991
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 14:50:33 2020...
[Wed Oct 21 14:50:34 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:26:25 ; elapsed = 00:11:33 . Memory (MB): peak = 2877.766 ; gain = 0.000 ; free physical = 6581 ; free virtual = 26740
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/cpu_buffer/cpu_buffer.dcp' for cell 'tengbe_test_gbe0/tge_rx_inst/rx_cpu_enabled.cpu_rx_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo.dcp' for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram.dcp' for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/arp_cache/arp_cache.dcp' for cell 'tengbe_test_gbe0/tge_tx_inst/arp_cache_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_fifo_ext/tx_fifo_ext.dcp' for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo.dcp' for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_fifo/tx_packet_fifo.dcp' for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i0/tengbe_test_c_counter_binary_v12_0_i0.dcp' for cell 'tengbe_test_inst/tengbe_test_struct/counter2/comp0.core_instance0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i1/tengbe_test_c_counter_binary_v12_0_i1.dcp' for cell 'tengbe_test_inst/tengbe_test_struct/pkt_sim/counter1/comp1.core_instance1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i2/tengbe_test_c_counter_binary_v12_0_i2.dcp' for cell 'tengbe_test_inst/tengbe_test_struct/pkt_sim/counter2/comp2.core_instance2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i3/tengbe_test_c_counter_binary_v12_0_i3.dcp' for cell 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/add_gen/comp3.core_instance3'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbe_test_c_counter_binary_v12_0_i4/tengbe_test_c_counter_binary_v12_0_i4.dcp' for cell 'tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/basic_ctrl/dram_munge/input_count/comp4.core_instance4'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.dcp' for cell 'zcu111_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.dcp' for cell 'zcu111_inst/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1.dcp' for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt.xdc] for cell 'tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/ip_0/synth/tengbaser_phy_ultrascale_gt.xdc] for cell 'tengbaser_phy1/inst/i_tengbaser_phy_ultrascale_gt/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale_board.xdc] for cell 'tengbaser_phy1/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale_board.xdc] for cell 'tengbaser_phy1/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale.xdc] for cell 'tengbaser_phy1/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale.xdc] for cell 'tengbaser_phy1/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_fifo/tx_packet_fifo.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_fifo/tx_packet_fifo.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_fifo_ext/tx_fifo_ext.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_fifo_ext/tx_fifo_ext.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_fifo_ext/tx_fifo_ext.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_fifo_ext/tx_fifo_ext.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'rx_packet_fifo_dist'. The XDC file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_fifo_dist/rx_packet_fifo_dist.xdc will not be read for any cell of this module.
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc:15]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc:15]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3204.977 ; gain = 327.211 ; free physical = 6125 ; free virtual = 26283
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/constrs_1/imports/tengbe_test/user_const.xdc]
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale_exceptions.xdc] for cell 'tengbaser_phy1/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tengbaser_phy_ultrascale/synth/tengbaser_phy_ultrascale_exceptions.xdc] for cell 'tengbaser_phy1/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo_clocks.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_ctrl_fifo/rx_packet_ctrl_fifo_clocks.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_fifo/tx_packet_fifo_clocks.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_fifo/tx_packet_fifo_clocks.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo_clocks.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/tx_packet_ctrl_fifo/tx_packet_ctrl_fifo_clocks.xdc] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram_clocks.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_fifo_bram/rx_packet_fifo_bram_clocks.xdc] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'rx_packet_fifo_dist'. The XDC file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.srcs/sources_1/ip/rx_packet_fifo_dist/rx_packet_fifo_dist_clocks.xdc will not be read for any cell of this module.
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3502.121 ; gain = 0.000 ; free physical = 6140 ; free virtual = 26299
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 23 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 3502.121 ; gain = 624.355 ; free physical = 6140 ; free virtual = 26299
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3502.121 ; gain = 0.000 ; free physical = 6140 ; free virtual = 26299
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3502.121 ; gain = 0.000 ; free physical = 6128 ; free virtual = 26291
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3502.121 ; gain = 0.000 ; free physical = 6124 ; free virtual = 26288
[Wed Oct 21 14:50:58 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3502.121 ; gain = 0.000 ; free physical = 6114 ; free virtual = 26280
# wait_on_run impl_1
[Wed Oct 21 14:50:58 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 5948 ; free virtual = 26114
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2532.898 ; gain = 4.000 ; free physical = 4665 ; free virtual = 24830
Restored from archive | CPU: 0.120000 secs | Memory: 1.059448 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2532.898 ; gain = 4.000 ; free physical = 4665 ; free virtual = 24830
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.898 ; gain = 0.000 ; free physical = 4668 ; free virtual = 24834
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 23 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2532.898 ; gain = 1137.977 ; free physical = 4668 ; free virtual = 24834
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2618.934 ; gain = 77.031 ; free physical = 4659 ; free virtual = 24824

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1573d1f1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2730.934 ; gain = 112.000 ; free physical = 4621 ; free virtual = 24787

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 29 inverter(s) to 2226 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c4e8df06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4579 ; free virtual = 24744
INFO: [Opt 31-389] Phase Retarget created 281 cells and removed 680 cells
INFO: [Opt 31-1021] In phase Retarget, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 11c396ac1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4579 ; free virtual = 24744
INFO: [Opt 31-389] Phase Constant propagation created 246 cells and removed 1893 cells
INFO: [Opt 31-1021] In phase Constant propagation, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: a15e528c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4576 ; free virtual = 24742
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2249 cells
INFO: [Opt 31-1021] In phase Sweep, 305 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf_BUFG_inst to drive 0 load(s) on clock net tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf_BUFGCE
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1346953c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4575 ; free virtual = 24741
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14df5d662

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4574 ; free virtual = 24740
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14f2d8258

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4575 ; free virtual = 24740
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             281  |             680  |                                             79  |
|  Constant propagation         |             246  |            1893  |                                             56  |
|  Sweep                        |               0  |            2249  |                                            305  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             64  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2856.961 ; gain = 0.000 ; free physical = 4575 ; free virtual = 24740
Ending Logic Optimization Task | Checksum: 14e5eec61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4575 ; free virtual = 24740

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.401 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 7 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 175fc7337

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3585 ; free virtual = 23751
Ending Power Optimization Task | Checksum: 175fc7337

Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 4465.328 ; gain = 1608.367 ; free physical = 3610 ; free virtual = 23776

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: fe24705d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3618 ; free virtual = 23784
Ending Final Cleanup Task | Checksum: fe24705d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3618 ; free virtual = 23784

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3618 ; free virtual = 23784
Ending Netlist Obfuscation Task | Checksum: fe24705d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3618 ; free virtual = 23784
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 4465.328 ; gain = 1932.430 ; free physical = 3618 ; free virtual = 23784
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3618 ; free virtual = 23784
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3611 ; free virtual = 23780
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3612 ; free virtual = 23782
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3581 ; free virtual = 23751
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c1059db0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3581 ; free virtual = 23751
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3581 ; free virtual = 23751

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cf0a0c2f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3549 ; free virtual = 23721

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b8d4f210

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3523 ; free virtual = 23695

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b8d4f210

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3523 ; free virtual = 23695
Phase 1 Placer Initialization | Checksum: 1b8d4f210

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3524 ; free virtual = 23695

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19d576322

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3403 ; free virtual = 23575

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3392 ; free virtual = 23564

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14bce2b4a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:27 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3392 ; free virtual = 23564
Phase 2 Global Placement | Checksum: 11ef04f59

Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3396 ; free virtual = 23567

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11ef04f59

Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3396 ; free virtual = 23567

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20440d062

Time (s): cpu = 00:01:10 ; elapsed = 00:00:28 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3390 ; free virtual = 23561

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1662db13c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3391 ; free virtual = 23562

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1602f8a6b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3377 ; free virtual = 23548

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 16755b141

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3372 ; free virtual = 23544

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 17f07e544

Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3342 ; free virtual = 23514

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 119b120d1

Time (s): cpu = 00:01:17 ; elapsed = 00:00:32 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3364 ; free virtual = 23536

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 132e01dd7

Time (s): cpu = 00:01:17 ; elapsed = 00:00:32 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3362 ; free virtual = 23533

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 10e3fb027

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3366 ; free virtual = 23537
Phase 3 Detail Placement | Checksum: 10e3fb027

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3366 ; free virtual = 23537

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13ca1b1d7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 13ca1b1d7

Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3369 ; free virtual = 23541
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.991. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: af194618

Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3369 ; free virtual = 23541
Phase 4.1 Post Commit Optimization | Checksum: af194618

Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3369 ; free virtual = 23541

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: af194618

Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3388 ; free virtual = 23559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3343 ; free virtual = 23514

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: bc76353d

Time (s): cpu = 00:01:36 ; elapsed = 00:00:44 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3342 ; free virtual = 23514

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3342 ; free virtual = 23514
Phase 4.4 Final Placement Cleanup | Checksum: 118520590

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3342 ; free virtual = 23514
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 118520590

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3342 ; free virtual = 23514
Ending Placer Task | Checksum: c2020a0b

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3459 ; free virtual = 23631
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:47 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3459 ; free virtual = 23631
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3459 ; free virtual = 23631
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3452 ; free virtual = 23631
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3434 ; free virtual = 23629
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3410 ; free virtual = 23589
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3445 ; free virtual = 23625
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3412 ; free virtual = 23593
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3405 ; free virtual = 23592
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3386 ; free virtual = 23591
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4ca5669e ConstDB: 0 ShapeSum: 67ffb448 RouteDB: d5cef25

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: efef1341

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 4659.328 ; gain = 194.000 ; free physical = 3030 ; free virtual = 23218
Post Restoration Checksum: NetGraph: 68e2ed55 NumContArr: a81139d8 Constraints: c2e18b9f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d3d5b2cc

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 4659.328 ; gain = 194.000 ; free physical = 3031 ; free virtual = 23219

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d3d5b2cc

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 4692.121 ; gain = 226.793 ; free physical = 2954 ; free virtual = 23142

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d3d5b2cc

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 4692.121 ; gain = 226.793 ; free physical = 2954 ; free virtual = 23142

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1dda90fdb

Time (s): cpu = 00:01:21 ; elapsed = 00:01:05 . Memory (MB): peak = 4754.363 ; gain = 289.035 ; free physical = 2914 ; free virtual = 23102

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2911a2e10

Time (s): cpu = 00:01:28 ; elapsed = 00:01:06 . Memory (MB): peak = 4754.363 ; gain = 289.035 ; free physical = 2937 ; free virtual = 23125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.043  | TNS=0.000  | WHS=-2.668 | THS=-35.279|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 29373da4c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 4754.363 ; gain = 289.035 ; free physical = 2929 ; free virtual = 23117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.043  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 255a53b5f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 4754.363 ; gain = 289.035 ; free physical = 2928 ; free virtual = 23117
Phase 2 Router Initialization | Checksum: 227b45c87

Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 4754.363 ; gain = 289.035 ; free physical = 2928 ; free virtual = 23117

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2870ab88f

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2897 ; free virtual = 23085

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2542
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.797  | TNS=0.000  | WHS=-0.375 | THS=-0.550 |

Phase 4.1 Global Iteration 0 | Checksum: 296fc26ab

Time (s): cpu = 00:02:07 ; elapsed = 00:01:20 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2899 ; free virtual = 23088

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.797  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2a072685e

Time (s): cpu = 00:02:09 ; elapsed = 00:01:21 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2899 ; free virtual = 23088
Phase 4 Rip-up And Reroute | Checksum: 2a072685e

Time (s): cpu = 00:02:09 ; elapsed = 00:01:21 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2899 ; free virtual = 23088

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20798a090

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2912 ; free virtual = 23101
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.797  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1ecb0cf96

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2912 ; free virtual = 23101

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ecb0cf96

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2912 ; free virtual = 23101
Phase 5 Delay and Skew Optimization | Checksum: 1ecb0cf96

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2912 ; free virtual = 23101

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e9efeafc

Time (s): cpu = 00:02:15 ; elapsed = 00:01:23 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2911 ; free virtual = 23099
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.797  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22b65e721

Time (s): cpu = 00:02:15 ; elapsed = 00:01:23 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2911 ; free virtual = 23099
Phase 6 Post Hold Fix | Checksum: 22b65e721

Time (s): cpu = 00:02:15 ; elapsed = 00:01:23 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2911 ; free virtual = 23099

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.476549 %
  Global Horizontal Routing Utilization  = 0.411647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2ad415817

Time (s): cpu = 00:02:16 ; elapsed = 00:01:23 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2905 ; free virtual = 23094

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ad415817

Time (s): cpu = 00:02:16 ; elapsed = 00:01:23 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2905 ; free virtual = 23094

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin tengbaser_infra0_inst/i_xxv_ethernet_1_common_wrapper/xxv_ethernet_1_gt_gtye4_common_wrapper_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X0Y1/COM0_REFCLKOUT1
Phase 9 Depositing Routes | Checksum: 2ad415817

Time (s): cpu = 00:02:16 ; elapsed = 00:01:24 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2905 ; free virtual = 23094

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.797  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2ad415817

Time (s): cpu = 00:02:16 ; elapsed = 00:01:24 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2910 ; free virtual = 23099
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:16 ; elapsed = 00:01:24 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 3015 ; free virtual = 23203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 3015 ; free virtual = 23203
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4764.035 ; gain = 0.000 ; free physical = 3015 ; free virtual = 23203
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4764.035 ; gain = 0.000 ; free physical = 3003 ; free virtual = 23199
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4764.035 ; gain = 0.000 ; free physical = 2977 ; free virtual = 23195
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
117 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4852.078 ; gain = 0.000 ; free physical = 2869 ; free virtual = 23076
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4852.078 ; gain = 0.000 ; free physical = 2861 ; free virtual = 23073
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4852.078 ; gain = 0.000 ; free physical = 2849 ; free virtual = 23068
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4852.078 ; gain = 0.000 ; free physical = 2824 ; free virtual = 23065
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 14:55:25 2020...
[Wed Oct 21 14:55:31 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.84 ; elapsed = 00:04:33 . Memory (MB): peak = 3502.121 ; gain = 0.000 ; free physical = 5947 ; free virtual = 26176
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3521.602 ; gain = 19.480 ; free physical = 5627 ; free virtual = 25855
Restored from archive | CPU: 1.300000 secs | Memory: 17.301384 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3521.602 ; gain = 19.480 ; free physical = 5627 ; free virtual = 25855
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3521.602 ; gain = 0.000 ; free physical = 5631 ; free virtual = 25860
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3521.602 ; gain = 19.480 ; free physical = 5631 ; free virtual = 25860
# launch_runs impl_1 -to_step write_bitstream
[Wed Oct 21 14:55:40 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Oct 21 14:55:40 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 5948 ; free virtual = 26114
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2532.898 ; gain = 4.000 ; free physical = 4665 ; free virtual = 24830
Restored from archive | CPU: 0.120000 secs | Memory: 1.059448 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2532.898 ; gain = 4.000 ; free physical = 4665 ; free virtual = 24830
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.898 ; gain = 0.000 ; free physical = 4668 ; free virtual = 24834
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 23 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2532.898 ; gain = 1137.977 ; free physical = 4668 ; free virtual = 24834
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2618.934 ; gain = 77.031 ; free physical = 4659 ; free virtual = 24824

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1573d1f1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2730.934 ; gain = 112.000 ; free physical = 4621 ; free virtual = 24787

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 29 inverter(s) to 2226 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c4e8df06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4579 ; free virtual = 24744
INFO: [Opt 31-389] Phase Retarget created 281 cells and removed 680 cells
INFO: [Opt 31-1021] In phase Retarget, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 11c396ac1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4579 ; free virtual = 24744
INFO: [Opt 31-389] Phase Constant propagation created 246 cells and removed 1893 cells
INFO: [Opt 31-1021] In phase Constant propagation, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: a15e528c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4576 ; free virtual = 24742
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2249 cells
INFO: [Opt 31-1021] In phase Sweep, 305 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf_BUFG_inst to drive 0 load(s) on clock net tengbaser_infra0_inst/i_xxv_ethernet_1_clocking_wrapper/dclk_buf_BUFGCE
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1346953c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4575 ; free virtual = 24741
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14df5d662

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4574 ; free virtual = 24740
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14f2d8258

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4575 ; free virtual = 24740
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             281  |             680  |                                             79  |
|  Constant propagation         |             246  |            1893  |                                             56  |
|  Sweep                        |               0  |            2249  |                                            305  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             64  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2856.961 ; gain = 0.000 ; free physical = 4575 ; free virtual = 24740
Ending Logic Optimization Task | Checksum: 14e5eec61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2856.961 ; gain = 56.027 ; free physical = 4575 ; free virtual = 24740

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.401 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 7 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 175fc7337

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3585 ; free virtual = 23751
Ending Power Optimization Task | Checksum: 175fc7337

Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 4465.328 ; gain = 1608.367 ; free physical = 3610 ; free virtual = 23776

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: fe24705d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3618 ; free virtual = 23784
Ending Final Cleanup Task | Checksum: fe24705d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3618 ; free virtual = 23784

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3618 ; free virtual = 23784
Ending Netlist Obfuscation Task | Checksum: fe24705d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3618 ; free virtual = 23784
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 4465.328 ; gain = 1932.430 ; free physical = 3618 ; free virtual = 23784
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3618 ; free virtual = 23784
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3611 ; free virtual = 23780
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3612 ; free virtual = 23782
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3581 ; free virtual = 23751
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c1059db0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3581 ; free virtual = 23751
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3581 ; free virtual = 23751

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cf0a0c2f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3549 ; free virtual = 23721

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b8d4f210

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3523 ; free virtual = 23695

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b8d4f210

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3523 ; free virtual = 23695
Phase 1 Placer Initialization | Checksum: 1b8d4f210

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3524 ; free virtual = 23695

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19d576322

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3403 ; free virtual = 23575

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3392 ; free virtual = 23564

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14bce2b4a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:27 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3392 ; free virtual = 23564
Phase 2 Global Placement | Checksum: 11ef04f59

Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3396 ; free virtual = 23567

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11ef04f59

Time (s): cpu = 00:01:08 ; elapsed = 00:00:28 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3396 ; free virtual = 23567

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20440d062

Time (s): cpu = 00:01:10 ; elapsed = 00:00:28 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3390 ; free virtual = 23561

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1662db13c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:29 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3391 ; free virtual = 23562

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1602f8a6b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3377 ; free virtual = 23548

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 16755b141

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3372 ; free virtual = 23544

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 17f07e544

Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3342 ; free virtual = 23514

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 119b120d1

Time (s): cpu = 00:01:17 ; elapsed = 00:00:32 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3364 ; free virtual = 23536

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 132e01dd7

Time (s): cpu = 00:01:17 ; elapsed = 00:00:32 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3362 ; free virtual = 23533

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 10e3fb027

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3366 ; free virtual = 23537
Phase 3 Detail Placement | Checksum: 10e3fb027

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3366 ; free virtual = 23537

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13ca1b1d7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 13ca1b1d7

Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3369 ; free virtual = 23541
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.991. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: af194618

Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3369 ; free virtual = 23541
Phase 4.1 Post Commit Optimization | Checksum: af194618

Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3369 ; free virtual = 23541

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: af194618

Time (s): cpu = 00:01:26 ; elapsed = 00:00:35 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3388 ; free virtual = 23559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3343 ; free virtual = 23514

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: bc76353d

Time (s): cpu = 00:01:36 ; elapsed = 00:00:44 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3342 ; free virtual = 23514

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3342 ; free virtual = 23514
Phase 4.4 Final Placement Cleanup | Checksum: 118520590

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3342 ; free virtual = 23514
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 118520590

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3342 ; free virtual = 23514
Ending Placer Task | Checksum: c2020a0b

Time (s): cpu = 00:01:36 ; elapsed = 00:00:45 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3459 ; free virtual = 23631
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:47 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3459 ; free virtual = 23631
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3459 ; free virtual = 23631
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3452 ; free virtual = 23631
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3434 ; free virtual = 23629
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3410 ; free virtual = 23589
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3445 ; free virtual = 23625
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3412 ; free virtual = 23593
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3405 ; free virtual = 23592
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4465.328 ; gain = 0.000 ; free physical = 3386 ; free virtual = 23591
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4ca5669e ConstDB: 0 ShapeSum: 67ffb448 RouteDB: d5cef25

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: efef1341

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 4659.328 ; gain = 194.000 ; free physical = 3030 ; free virtual = 23218
Post Restoration Checksum: NetGraph: 68e2ed55 NumContArr: a81139d8 Constraints: c2e18b9f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d3d5b2cc

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 4659.328 ; gain = 194.000 ; free physical = 3031 ; free virtual = 23219

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d3d5b2cc

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 4692.121 ; gain = 226.793 ; free physical = 2954 ; free virtual = 23142

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d3d5b2cc

Time (s): cpu = 00:01:18 ; elapsed = 00:01:02 . Memory (MB): peak = 4692.121 ; gain = 226.793 ; free physical = 2954 ; free virtual = 23142

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1dda90fdb

Time (s): cpu = 00:01:21 ; elapsed = 00:01:05 . Memory (MB): peak = 4754.363 ; gain = 289.035 ; free physical = 2914 ; free virtual = 23102

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2911a2e10

Time (s): cpu = 00:01:28 ; elapsed = 00:01:06 . Memory (MB): peak = 4754.363 ; gain = 289.035 ; free physical = 2937 ; free virtual = 23125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.043  | TNS=0.000  | WHS=-2.668 | THS=-35.279|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 29373da4c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 4754.363 ; gain = 289.035 ; free physical = 2929 ; free virtual = 23117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.043  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 255a53b5f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 4754.363 ; gain = 289.035 ; free physical = 2928 ; free virtual = 23117
Phase 2 Router Initialization | Checksum: 227b45c87

Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 4754.363 ; gain = 289.035 ; free physical = 2928 ; free virtual = 23117

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2870ab88f

Time (s): cpu = 00:01:45 ; elapsed = 00:01:12 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2897 ; free virtual = 23085

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2542
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.797  | TNS=0.000  | WHS=-0.375 | THS=-0.550 |

Phase 4.1 Global Iteration 0 | Checksum: 296fc26ab

Time (s): cpu = 00:02:07 ; elapsed = 00:01:20 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2899 ; free virtual = 23088

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.797  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2a072685e

Time (s): cpu = 00:02:09 ; elapsed = 00:01:21 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2899 ; free virtual = 23088
Phase 4 Rip-up And Reroute | Checksum: 2a072685e

Time (s): cpu = 00:02:09 ; elapsed = 00:01:21 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2899 ; free virtual = 23088

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20798a090

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2912 ; free virtual = 23101
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.797  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1ecb0cf96

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2912 ; free virtual = 23101

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ecb0cf96

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2912 ; free virtual = 23101
Phase 5 Delay and Skew Optimization | Checksum: 1ecb0cf96

Time (s): cpu = 00:02:12 ; elapsed = 00:01:22 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2912 ; free virtual = 23101

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e9efeafc

Time (s): cpu = 00:02:15 ; elapsed = 00:01:23 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2911 ; free virtual = 23099
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.797  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22b65e721

Time (s): cpu = 00:02:15 ; elapsed = 00:01:23 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2911 ; free virtual = 23099
Phase 6 Post Hold Fix | Checksum: 22b65e721

Time (s): cpu = 00:02:15 ; elapsed = 00:01:23 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2911 ; free virtual = 23099

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.476549 %
  Global Horizontal Routing Utilization  = 0.411647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2ad415817

Time (s): cpu = 00:02:16 ; elapsed = 00:01:23 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2905 ; free virtual = 23094

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2ad415817

Time (s): cpu = 00:02:16 ; elapsed = 00:01:23 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2905 ; free virtual = 23094

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin tengbaser_infra0_inst/i_xxv_ethernet_1_common_wrapper/xxv_ethernet_1_gt_gtye4_common_wrapper_i/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X0Y1/COM0_REFCLKOUT1
Phase 9 Depositing Routes | Checksum: 2ad415817

Time (s): cpu = 00:02:16 ; elapsed = 00:01:24 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2905 ; free virtual = 23094

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.797  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2ad415817

Time (s): cpu = 00:02:16 ; elapsed = 00:01:24 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 2910 ; free virtual = 23099
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:16 ; elapsed = 00:01:24 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 3015 ; free virtual = 23203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:21 ; elapsed = 00:01:26 . Memory (MB): peak = 4764.035 ; gain = 298.707 ; free physical = 3015 ; free virtual = 23203
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4764.035 ; gain = 0.000 ; free physical = 3015 ; free virtual = 23203
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4764.035 ; gain = 0.000 ; free physical = 3003 ; free virtual = 23199
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4764.035 ; gain = 0.000 ; free physical = 2977 ; free virtual = 23195
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
117 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4852.078 ; gain = 0.000 ; free physical = 2869 ; free virtual = 23076
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4852.078 ; gain = 0.000 ; free physical = 2861 ; free virtual = 23073
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4852.078 ; gain = 0.000 ; free physical = 2849 ; free virtual = 23068
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4852.078 ; gain = 0.000 ; free physical = 2824 ; free virtual = 23065
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/tengbe_test/tengbe_test/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 14:55:25 2020...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 5471 ; free virtual = 25697
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2715.602 ; gain = 25.672 ; free physical = 4097 ; free virtual = 24322
Restored from archive | CPU: 1.380000 secs | Memory: 18.286392 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2715.602 ; gain = 25.672 ; free physical = 4097 ; free virtual = 24322
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.602 ; gain = 0.000 ; free physical = 4099 ; free virtual = 24325
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 20 instances
  SRLC32E => SRL16E: 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 2715.602 ; gain = 1320.680 ; free physical = 4099 ; free virtual = 24325
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.10' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'tengbaser_phy_ultrascale' (xxv_ethernet_v2_5_1) was generated with multiple features:
        IP feature 'x_eth_mac@2018.11' was enabled using a hardware_evaluation license.
        IP feature 'xxv_eth_basekr@2018.11' was enabled using a hardware_evaluation license.
        IP feature 'xxv_eth_mac_pcs@2018.11' was enabled using a hardware_evaluation license.
        IP feature 'xxv_tsn_802d1cm@2018.11' was enabled using a hardware_evaluation license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 61 net(s) have no routable loads. The problem bus(es) and/or net(s) are zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tengbe_test_gbe0/tge_tx_inst/tx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tengbe_test_gbe0/tge_tx_inst/tx_packet_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_ctrl_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tengbe_test_gbe0/tge_rx_inst/use_bram.rx_packet_fifo_bram_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tengbe_test_gbe0/tge_tx_inst/large_packet_gen.tx_data_fifo_ext/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, tengbe_test_gbe0/tge_rx_inst/rx_packet_ctrl_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i... and (the first 15 of 61 listed).
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: tengbe_test_inst/tengbe_test_struct/tx_snapshot/ss/add_gen/add_gen/comp3.core_instance3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 3597.695 ; gain = 882.094 ; free physical = 3667 ; free virtual = 23960
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 14:57:02 2020...
[Wed Oct 21 14:57:03 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3525.602 ; gain = 0.000 ; free physical = 5550 ; free virtual = 25844
# cd [get_property DIRECTORY [current_project]]
# if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Negative Slack: 1.798143 ns
# if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# }
No timing violations => Total Negative Slack: 0.000000 ns
# if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Hold Slack: 0.010000 ns
# if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# }
No timing violations => Total Hold Slack: 0.000000 ns
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 14:57:03 2020...
