

================================================================
== Vitis HLS Report for 'os_sift_up'
================================================================
* Date:           Thu May  8 19:36:31 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       74|  90.000 ns|  0.740 us|    9|   74|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SIFT_UP_COPY_LOOP  |        1|       16|         2|          1|          1|  1 ~ 16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1635|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        0|   -|    106|     16|    -|
|Multiplexer      |        -|   -|      -|   1956|    -|
|Register         |        -|   -|    627|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    733|   3607|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      2|     20|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |              Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |moves_node_f_score_V_U  |os_sift_up_moves_node_f_score_V  |        0|  22|   3|    0|    16|   11|     1|          176|
    |moves_node_g_score_V_U  |os_sift_up_moves_node_f_score_V  |        0|  22|   3|    0|    16|   11|     1|          176|
    |moves_node_x_V_U        |os_sift_up_moves_node_x_V        |        0|  18|   3|    0|    16|    9|     1|          144|
    |moves_node_y_V_U        |os_sift_up_moves_node_x_V        |        0|  18|   3|    0|    16|    9|     1|          144|
    |moves_target_U          |os_sift_up_moves_target          |        0|  26|   4|    0|    16|   13|     1|          208|
    +------------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                 |        0| 106|  16|    0|    80|   53|     5|          848|
    +------------------------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln203_10_fu_2621_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln203_11_fu_2694_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln203_12_fu_2767_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln203_13_fu_2840_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln203_14_fu_2913_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln203_15_fu_2989_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln203_16_fu_2995_p2     |         +|   0|  0|  17|          14|           2|
    |add_ln203_1_fu_1964_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln203_2_fu_2037_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln203_3_fu_2110_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln203_4_fu_2183_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln203_5_fu_2256_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln203_6_fu_2329_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln203_7_fu_2402_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln203_8_fu_2475_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln203_9_fu_2548_p2      |         +|   0|  0|  24|          17|           2|
    |add_ln203_fu_1891_p2        |         +|   0|  0|  24|          17|           2|
    |i_19_fu_3056_p2             |         +|   0|  0|  13|           5|           1|
    |sub_ln203_10_fu_2270_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln203_11_fu_2286_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln203_12_fu_2343_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln203_13_fu_2359_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln203_14_fu_2416_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln203_15_fu_2432_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln203_16_fu_2489_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln203_17_fu_2505_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln203_18_fu_2562_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln203_19_fu_2578_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln203_1_fu_1921_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln203_20_fu_2635_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln203_21_fu_2651_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln203_22_fu_2708_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln203_23_fu_2724_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln203_24_fu_2781_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln203_25_fu_2797_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln203_26_fu_2854_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln203_27_fu_2870_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln203_28_fu_2927_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln203_29_fu_2943_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln203_2_fu_1978_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln203_30_fu_3009_p2     |         -|   0|  0|  17|           1|          14|
    |sub_ln203_31_fu_3025_p2     |         -|   0|  0|  14|           1|          13|
    |sub_ln203_3_fu_1994_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln203_4_fu_2051_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln203_5_fu_2067_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln203_6_fu_2124_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln203_7_fu_2140_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln203_8_fu_2197_p2      |         -|   0|  0|  24|           1|          17|
    |sub_ln203_9_fu_2213_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln203_fu_1905_p2        |         -|   0|  0|  24|           1|          17|
    |grp_fu_1866_p2              |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln197_10_fu_2613_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_11_fu_2686_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_12_fu_2759_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_13_fu_2832_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_14_fu_2905_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_15_fu_2978_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_1_fu_1956_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_2_fu_2029_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_3_fu_2102_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_4_fu_2175_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_5_fu_2248_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_6_fu_2321_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_7_fu_2394_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_8_fu_2467_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_9_fu_2540_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln197_fu_1883_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln220_fu_3062_p2       |      icmp|   0|  0|   9|           5|           5|
    |select_ln203_10_fu_2667_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln203_11_fu_2740_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln203_12_fu_2813_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln203_13_fu_2886_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln203_14_fu_2959_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln203_15_fu_3041_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln203_1_fu_2010_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln203_2_fu_2083_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln203_3_fu_2156_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln203_4_fu_2229_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln203_5_fu_2302_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln203_6_fu_2375_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln203_7_fu_2448_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln203_8_fu_2521_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln203_9_fu_2594_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln203_fu_1937_p3     |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |       xor|   0|  0|   2|           2|           1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|1635|         614|         845|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  257|         60|    1|         60|
    |ap_enable_reg_pp0_iter1           |   14|          3|    1|          3|
    |current_lcssa_reg_1530            |   81|         17|   13|        221|
    |i_reg_1831                        |    9|          2|    5|         10|
    |indvars_iv1_lcssa_reg_1709        |   81|         17|    5|         85|
    |moves_node_f_score_V_address0     |   87|         18|    4|         72|
    |moves_node_f_score_V_address1     |   81|         17|    4|         68|
    |moves_node_f_score_V_d0           |   14|          3|   11|         33|
    |moves_node_f_score_V_d1           |   14|          3|   11|         33|
    |moves_node_g_score_V_address0     |   87|         18|    4|         72|
    |moves_node_g_score_V_address1     |   81|         17|    4|         68|
    |moves_node_g_score_V_d0           |   14|          3|   11|         33|
    |moves_node_g_score_V_d1           |   14|          3|   11|         33|
    |moves_node_x_V_address0           |   87|         18|    4|         72|
    |moves_node_x_V_address1           |   81|         17|    4|         68|
    |moves_node_x_V_d0                 |   14|          3|    9|         27|
    |moves_node_x_V_d1                 |   14|          3|    9|         27|
    |moves_node_y_V_address0           |   87|         18|    4|         72|
    |moves_node_y_V_address1           |   81|         17|    4|         68|
    |moves_node_y_V_d0                 |   14|          3|    9|         27|
    |moves_node_y_V_d1                 |   14|          3|    9|         27|
    |moves_target_address0             |   87|         18|    4|         72|
    |moves_target_address1             |   81|         17|    4|         68|
    |moves_target_d0                   |   53|         10|   13|        130|
    |moves_target_d1                   |   53|         10|   13|        130|
    |open_set_heap_f_score_V_address0  |  100|         20|   13|        260|
    |open_set_heap_f_score_V_d0        |   14|          3|   11|         33|
    |open_set_heap_g_score_V_address0  |  100|         20|   13|        260|
    |open_set_heap_g_score_V_d0        |   14|          3|   11|         33|
    |open_set_heap_x_V_address0        |  100|         20|   13|        260|
    |open_set_heap_x_V_d0              |   14|          3|    9|         27|
    |open_set_heap_y_V_address0        |  100|         20|   13|        260|
    |open_set_heap_y_V_d0              |   14|          3|    9|         27|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             | 1956|        410|  263|       2739|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  59|   0|   59|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |current_lcssa_reg_1530      |  13|   0|   13|          0|
    |empty_reg_3399              |  13|   0|   13|          0|
    |i_reg_1831                  |   5|   0|    5|          0|
    |icmp_ln220_reg_4185         |   1|   0|    1|          0|
    |indvars_iv1_lcssa_reg_1709  |   5|   0|    5|          0|
    |node_f_score_V_reg_3476     |  11|   0|   11|          0|
    |node_g_score_V_reg_3482     |  11|   0|   11|          0|
    |node_x_V_reg_3487           |   9|   0|    9|          0|
    |node_y_V_reg_3492           |   9|   0|    9|          0|
    |phi_ln219_reg_1602          |   1|   0|    1|          0|
    |reg_1842                    |  11|   0|   11|          0|
    |reg_1848                    |  11|   0|   11|          0|
    |reg_1854                    |   9|   0|    9|          0|
    |reg_1860                    |   9|   0|    9|          0|
    |select_ln203_10_reg_3950    |  16|   0|   16|          0|
    |select_ln203_11_reg_3990    |  16|   0|   16|          0|
    |select_ln203_12_reg_4030    |  16|   0|   16|          0|
    |select_ln203_13_reg_4070    |  16|   0|   16|          0|
    |select_ln203_14_reg_4110    |  16|   0|   16|          0|
    |select_ln203_15_reg_4151    |  13|   0|   13|          0|
    |select_ln203_1_reg_3590     |  16|   0|   16|          0|
    |select_ln203_2_reg_3630     |  16|   0|   16|          0|
    |select_ln203_3_reg_3670     |  16|   0|   16|          0|
    |select_ln203_4_reg_3710     |  16|   0|   16|          0|
    |select_ln203_5_reg_3750     |  16|   0|   16|          0|
    |select_ln203_6_reg_3790     |  16|   0|   16|          0|
    |select_ln203_7_reg_3830     |  16|   0|   16|          0|
    |select_ln203_8_reg_3870     |  16|   0|   16|          0|
    |select_ln203_9_reg_3910     |  16|   0|   16|          0|
    |select_ln203_reg_3550       |  16|   0|   16|          0|
    |trunc_ln204_10_reg_3957     |  13|   0|   13|          0|
    |trunc_ln204_11_reg_3997     |  13|   0|   13|          0|
    |trunc_ln204_12_reg_4037     |  13|   0|   13|          0|
    |trunc_ln204_13_reg_4077     |  13|   0|   13|          0|
    |trunc_ln204_14_reg_4118     |  13|   0|   13|          0|
    |trunc_ln204_1_reg_3597      |  13|   0|   13|          0|
    |trunc_ln204_2_reg_3637      |  13|   0|   13|          0|
    |trunc_ln204_3_reg_3677      |  13|   0|   13|          0|
    |trunc_ln204_4_reg_3717      |  13|   0|   13|          0|
    |trunc_ln204_5_reg_3757      |  13|   0|   13|          0|
    |trunc_ln204_6_reg_3797      |  13|   0|   13|          0|
    |trunc_ln204_7_reg_3837      |  13|   0|   13|          0|
    |trunc_ln204_8_reg_3877      |  13|   0|   13|          0|
    |trunc_ln204_9_reg_3917      |  13|   0|   13|          0|
    |trunc_ln204_reg_3557        |  13|   0|   13|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 627|   0|  627|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|               os_sift_up|  return value|
|idx                               |   in|   16|     ap_none|                      idx|        scalar|
|open_set_heap_f_score_V_address0  |  out|   13|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_ce0       |  out|    1|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_we0       |  out|    1|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_d0        |  out|   11|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_f_score_V_q0        |   in|   11|   ap_memory|  open_set_heap_f_score_V|         array|
|open_set_heap_g_score_V_address0  |  out|   13|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_ce0       |  out|    1|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_we0       |  out|    1|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_d0        |  out|   11|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_g_score_V_q0        |   in|   11|   ap_memory|  open_set_heap_g_score_V|         array|
|open_set_heap_x_V_address0        |  out|   13|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_ce0             |  out|    1|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_we0             |  out|    1|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_d0              |  out|    9|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_x_V_q0              |   in|    9|   ap_memory|        open_set_heap_x_V|         array|
|open_set_heap_y_V_address0        |  out|   13|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_ce0             |  out|    1|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_we0             |  out|    1|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_d0              |  out|    9|   ap_memory|        open_set_heap_y_V|         array|
|open_set_heap_y_V_q0              |   in|    9|   ap_memory|        open_set_heap_y_V|         array|
+----------------------------------+-----+-----+------------+-------------------------+--------------+

