<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/iordana/Documents/GitHub/RiscY/RISCY/impl/gwsynthesis/RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/iordana/Documents/GitHub/RiscY/RISCY/src/tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/iordana/Documents/GitHub/RiscY/RISCY/src/Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Dec  8 14:24:52 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17241</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8605</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>40</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1148</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>17</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.734</td>
<td>148.500
<td>0.000</td>
<td>3.367</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.734</td>
<td>148.500
<td>0.000</td>
<td>3.367</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>26.936</td>
<td>37.125
<td>0.000</td>
<td>13.468</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>20.202</td>
<td>49.500
<td>0.000</td>
<td>10.101</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">23.005(MHz)</td>
<td>21</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>43.675(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>82.117(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1166.834</td>
<td>355</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.431</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.068</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.430</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.067</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.417</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.055</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.398</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.365</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.002</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.362</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.999</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.301</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>flashController/data_out_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.297</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.160</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.284</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>43.147</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.275</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.912</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.267</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>flashController/data_out_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.904</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.219</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.856</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.184</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.142</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>flashController/data_out_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.779</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.127</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.990</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.103</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.092</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.045</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.027</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>flashController/data_out_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.013</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>flashController/data_out_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.650</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.009</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.646</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.959</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>flashController/data_out_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.596</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.929</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.792</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.916</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>cpu_1/MEMWB_DMemOut_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.553</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.901</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/Q</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>42.538</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.410</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>0.890</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.410</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>0.890</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.410</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>0.890</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.406</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>0.894</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.393</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>0.907</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.146</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.154</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.142</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.158</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.138</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.162</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.138</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.162</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.129</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.129</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.171</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.110</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.190</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.085</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.085</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.818</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.482</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.818</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.270</td>
<td>1.482</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.246</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_4_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CE</td>
<td>clk:[R]</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.911</td>
<td>0.907</td>
</tr>
<tr>
<td>18</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>19</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>20</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>22</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>23</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>24</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>25</td>
<td>0.570</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0/D</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_over_s6/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_5_s5/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_7_s3/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].times_reg_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_12_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_13_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.930</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_16_s1/CLEAR</td>
<td>clk:[R]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.758</td>
<td>4.466</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>2</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_3_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>3</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_2_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>4</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_5_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>5</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>6</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_3_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>7</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>8</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_3_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>9</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_2_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>10</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>11</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>12</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>13</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_5_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>14</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_6_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>15</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_8_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>16</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>17</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>18</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>19</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>20</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>21</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>22</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>23</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>24</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
<tr>
<td>25</td>
<td>0.759</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.897</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/rd_cycle_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_23_s1</td>
</tr>
<tr>
<td>5</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_22_s1</td>
</tr>
<tr>
<td>6</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_21_s1</td>
</tr>
<tr>
<td>7</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_5_s5</td>
</tr>
<tr>
<td>8</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3</td>
</tr>
<tr>
<td>9</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_over_s6</td>
</tr>
<tr>
<td>10</td>
<td>5.406</td>
<td>6.656</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_1_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.324</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>programMemory_inst/wen0_s7/I2</td>
</tr>
<tr>
<td>34.950</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s7/F</td>
</tr>
<tr>
<td>35.754</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>programMemory_inst/wen0_s4/I2</td>
</tr>
<tr>
<td>36.786</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s4/F</td>
</tr>
<tr>
<td>37.596</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>programMemory_inst/wen0_s1/I2</td>
</tr>
<tr>
<td>38.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s1/F</td>
</tr>
<tr>
<td>39.277</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>bu/data_read_31_s5/I2</td>
</tr>
<tr>
<td>39.903</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s5/F</td>
</tr>
<tr>
<td>42.706</td>
<td>2.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[2][B]</td>
<td>bu/data_read_13_s0/I1</td>
</tr>
<tr>
<td>43.332</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C21[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_13_s0/F</td>
</tr>
<tr>
<td>44.301</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>bu/data_read_13_s/I0</td>
</tr>
<tr>
<td>45.400</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_13_s/F</td>
</tr>
<tr>
<td>45.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C21[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.672, 36.389%; route: 26.937, 62.547%; tC2Q: 0.458, 1.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.474</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>bu/ram_ren_s6/I2</td>
</tr>
<tr>
<td>35.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s6/F</td>
</tr>
<tr>
<td>35.996</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>bu/ram_ren_s2/I3</td>
</tr>
<tr>
<td>36.818</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R23C37[0][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s2/F</td>
</tr>
<tr>
<td>39.812</td>
<td>2.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td>bu/data_read_25_s8/I2</td>
</tr>
<tr>
<td>40.873</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s8/F</td>
</tr>
<tr>
<td>41.292</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>bu/data_read_25_s5/I2</td>
</tr>
<tr>
<td>42.391</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s5/F</td>
</tr>
<tr>
<td>42.397</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td>bu/data_read_25_s1/I0</td>
</tr>
<tr>
<td>43.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s1/F</td>
</tr>
<tr>
<td>44.300</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>bu/data_read_25_s/I1</td>
</tr>
<tr>
<td>45.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_25_s/F</td>
</tr>
<tr>
<td>45.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_25_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.053, 39.596%; route: 25.556, 59.339%; tC2Q: 0.458, 1.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[2][B]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>5.391</td>
<td>2.601</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[0][A]</td>
<td>cpu_1/control_bypass_ex/n40_s0/I1</td>
</tr>
<tr>
<td>6.436</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n40_s0/COUT</td>
</tr>
<tr>
<td>6.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[0][B]</td>
<td>cpu_1/control_bypass_ex/n41_s0/CIN</td>
</tr>
<tr>
<td>6.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n41_s0/COUT</td>
</tr>
<tr>
<td>6.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/CIN</td>
</tr>
<tr>
<td>6.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C21[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>cpu_1/n2124_s8/I0</td>
</tr>
<tr>
<td>9.069</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>11.211</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>cpu_1/n2116_s4/I2</td>
</tr>
<tr>
<td>12.310</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2116_s4/F</td>
</tr>
<tr>
<td>14.089</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td>cpu_1/ALUInB_8_s5/I0</td>
</tr>
<tr>
<td>15.188</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_8_s5/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>cpu_1/ALUInB_8_s3/I2</td>
</tr>
<tr>
<td>16.984</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_8_s3/F</td>
</tr>
<tr>
<td>16.995</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>cpu_1/ALUInB_8_s7/I0</td>
</tr>
<tr>
<td>17.621</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_8_s7/F</td>
</tr>
<tr>
<td>19.565</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C12[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/I1</td>
</tr>
<tr>
<td>20.115</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C12[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.172</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C12[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C12[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.286</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.343</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.906</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>21.716</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[3][B]</td>
<td>cpu_1/data_addr_Z_12_s32/I2</td>
</tr>
<tr>
<td>22.518</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s32/F</td>
</tr>
<tr>
<td>22.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu_1/data_addr_Z_12_s24/I3</td>
</tr>
<tr>
<td>23.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s24/F</td>
</tr>
<tr>
<td>24.563</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu_1/data_addr_Z_12_s8/I3</td>
</tr>
<tr>
<td>25.662</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s8/F</td>
</tr>
<tr>
<td>27.115</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>cpu_1/data_addr_Z_12_s1/I3</td>
</tr>
<tr>
<td>28.147</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s1/F</td>
</tr>
<tr>
<td>29.940</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][A]</td>
<td>cpu_1/data_addr_Z_12_s/I1</td>
</tr>
<tr>
<td>30.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>33.871</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][B]</td>
<td>flashController/n7_s11/I0</td>
</tr>
<tr>
<td>34.497</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s11/F</td>
</tr>
<tr>
<td>34.998</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[3][B]</td>
<td>bu/n347_s18/I1</td>
</tr>
<tr>
<td>36.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n347_s18/F</td>
</tr>
<tr>
<td>36.103</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>bu/n347_s20/I3</td>
</tr>
<tr>
<td>37.135</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">bu/n347_s20/F</td>
</tr>
<tr>
<td>37.950</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>bu/data_read_31_s12/I0</td>
</tr>
<tr>
<td>39.049</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R26C36[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s12/F</td>
</tr>
<tr>
<td>42.006</td>
<td>2.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td>bu/data_read_20_s3/I2</td>
</tr>
<tr>
<td>43.105</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_20_s3/F</td>
</tr>
<tr>
<td>44.564</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>bu/data_read_20_s/I3</td>
</tr>
<tr>
<td>45.386</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_20_s/F</td>
</tr>
<tr>
<td>45.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_20_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.646, 40.985%; route: 24.950, 57.950%; tC2Q: 0.458, 1.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.474</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>bu/ram_ren_s6/I2</td>
</tr>
<tr>
<td>35.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s6/F</td>
</tr>
<tr>
<td>35.996</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>bu/ram_ren_s2/I3</td>
</tr>
<tr>
<td>36.818</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R23C37[0][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s2/F</td>
</tr>
<tr>
<td>39.469</td>
<td>2.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td>bu/data_read_18_s8/I2</td>
</tr>
<tr>
<td>40.291</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s8/F</td>
</tr>
<tr>
<td>40.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td>bu/data_read_18_s5/I2</td>
</tr>
<tr>
<td>41.396</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s5/F</td>
</tr>
<tr>
<td>42.855</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td>bu/data_read_18_s1/I0</td>
</tr>
<tr>
<td>43.916</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C26[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s1/F</td>
</tr>
<tr>
<td>44.335</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>bu/data_read_18_s/I1</td>
</tr>
<tr>
<td>45.367</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_18_s/F</td>
</tr>
<tr>
<td>45.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.709, 38.827%; route: 25.868, 60.108%; tC2Q: 0.458, 1.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.324</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>programMemory_inst/wen0_s7/I2</td>
</tr>
<tr>
<td>34.950</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s7/F</td>
</tr>
<tr>
<td>35.754</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>programMemory_inst/wen0_s4/I2</td>
</tr>
<tr>
<td>36.786</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s4/F</td>
</tr>
<tr>
<td>37.596</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>programMemory_inst/wen0_s1/I2</td>
</tr>
<tr>
<td>38.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s1/F</td>
</tr>
<tr>
<td>42.044</td>
<td>3.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>bu/data_read_28_s4/I3</td>
</tr>
<tr>
<td>42.866</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s4/F</td>
</tr>
<tr>
<td>42.872</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td>bu/data_read_28_s0/I0</td>
</tr>
<tr>
<td>43.904</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s0/F</td>
</tr>
<tr>
<td>44.708</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>bu/data_read_28_s/I0</td>
</tr>
<tr>
<td>45.334</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_28_s/F</td>
</tr>
<tr>
<td>45.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.801, 36.745%; route: 26.743, 62.189%; tC2Q: 0.458, 1.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.324</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>programMemory_inst/wen0_s7/I2</td>
</tr>
<tr>
<td>34.950</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s7/F</td>
</tr>
<tr>
<td>35.754</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>programMemory_inst/wen0_s4/I2</td>
</tr>
<tr>
<td>36.786</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s4/F</td>
</tr>
<tr>
<td>37.596</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>programMemory_inst/wen0_s1/I2</td>
</tr>
<tr>
<td>38.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s1/F</td>
</tr>
<tr>
<td>39.277</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>bu/data_read_31_s5/I2</td>
</tr>
<tr>
<td>39.903</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s5/F</td>
</tr>
<tr>
<td>42.855</td>
<td>2.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td>bu/data_read_27_s0/I1</td>
</tr>
<tr>
<td>43.881</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C24[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s0/F</td>
</tr>
<tr>
<td>44.299</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>bu/data_read_27_s/I0</td>
</tr>
<tr>
<td>45.331</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_27_s/F</td>
</tr>
<tr>
<td>45.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.005, 37.221%; route: 26.536, 61.713%; tC2Q: 0.458, 1.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.356</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/I1</td>
</tr>
<tr>
<td>20.906</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C13[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.963</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>21.526</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/SUM</td>
</tr>
<tr>
<td>22.506</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td>cpu_1/n2039_s15/I1</td>
</tr>
<tr>
<td>23.132</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s15/F</td>
</tr>
<tr>
<td>23.936</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>cpu_1/n2039_s9/I3</td>
</tr>
<tr>
<td>25.035</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s9/F</td>
</tr>
<tr>
<td>26.494</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>cpu_1/n2039_s4/I2</td>
</tr>
<tr>
<td>27.316</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s4/F</td>
</tr>
<tr>
<td>29.259</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>mem/cnt_4_s15/I0</td>
</tr>
<tr>
<td>30.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s15/F</td>
</tr>
<tr>
<td>31.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>mem/cnt_4_s12/I1</td>
</tr>
<tr>
<td>32.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>35.185</td>
<td>2.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>flashController/n7_s5/I2</td>
</tr>
<tr>
<td>35.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>36.615</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>flashController/n7_s3/I1</td>
</tr>
<tr>
<td>37.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>39.768</td>
<td>2.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>flashController/n575_s7/I0</td>
</tr>
<tr>
<td>40.394</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s7/F</td>
</tr>
<tr>
<td>42.369</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>flashController/n544_s16/I2</td>
</tr>
<tr>
<td>43.468</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">flashController/n544_s16/F</td>
</tr>
<tr>
<td>44.448</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>flashController/n544_s15/I0</td>
</tr>
<tr>
<td>45.270</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" background: #97FFFF;">flashController/n544_s15/F</td>
</tr>
<tr>
<td>45.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>flashController/data_out_29_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>flashController/data_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.588, 33.974%; route: 27.892, 64.958%; tC2Q: 0.458, 1.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.474</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>bu/ram_ren_s6/I2</td>
</tr>
<tr>
<td>35.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s6/F</td>
</tr>
<tr>
<td>35.996</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>bu/ram_ren_s2/I3</td>
</tr>
<tr>
<td>36.818</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R23C37[0][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s2/F</td>
</tr>
<tr>
<td>39.770</td>
<td>2.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>mem/n358_s9/I3</td>
</tr>
<tr>
<td>40.572</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">mem/n358_s9/F</td>
</tr>
<tr>
<td>40.994</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>mem/data_mem_0_s6/I1</td>
</tr>
<tr>
<td>41.816</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s6/F</td>
</tr>
<tr>
<td>43.298</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>mem/data_mem_2_s6/I2</td>
</tr>
<tr>
<td>43.923</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_2_s6/F</td>
</tr>
<tr>
<td>45.492</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">mem/data_mem_2_data_mem_2_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.944, 34.625%; route: 27.758, 64.313%; tC2Q: 0.458, 1.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.474</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>bu/ram_ren_s6/I2</td>
</tr>
<tr>
<td>35.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s6/F</td>
</tr>
<tr>
<td>35.996</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>bu/ram_ren_s2/I3</td>
</tr>
<tr>
<td>36.818</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R23C37[0][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s2/F</td>
</tr>
<tr>
<td>39.770</td>
<td>2.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>mem/n358_s9/I3</td>
</tr>
<tr>
<td>40.572</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">mem/n358_s9/F</td>
</tr>
<tr>
<td>40.994</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>mem/data_mem_0_s6/I1</td>
</tr>
<tr>
<td>41.816</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s6/F</td>
</tr>
<tr>
<td>42.643</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>mem/data_mem_0_s5/I1</td>
</tr>
<tr>
<td>43.445</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s5/F</td>
</tr>
<tr>
<td>45.479</td>
<td>2.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">mem/data_mem_0_data_mem_0_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>mem/data_mem_0_data_mem_0_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.121, 35.045%; route: 27.568, 63.893%; tC2Q: 0.458, 1.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.171</td>
<td>2.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[3][A]</td>
<td>cpu_1/ALUInA_7_s9/I1</td>
</tr>
<tr>
<td>9.203</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R16C19[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_7_s9/F</td>
</tr>
<tr>
<td>10.088</td>
<td>0.885</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>cpu_1/ALUInA_4_s2/I0</td>
</tr>
<tr>
<td>11.120</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_4_s2/F</td>
</tr>
<tr>
<td>11.126</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>cpu_1/ALUInA_4_s3/I3</td>
</tr>
<tr>
<td>12.225</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_4_s3/F</td>
</tr>
<tr>
<td>14.333</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>cpu_1/ALUInA_4_s0/I0</td>
</tr>
<tr>
<td>15.432</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_4_s0/F</td>
</tr>
<tr>
<td>17.732</td>
<td>2.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][B]</td>
<td>cpu_1/cpu_alu/n37_s4/I2</td>
</tr>
<tr>
<td>18.793</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n37_s4/F</td>
</tr>
<tr>
<td>19.218</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>cpu_1/cpu_alu/n35_s4/I0</td>
</tr>
<tr>
<td>20.317</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n35_s4/F</td>
</tr>
<tr>
<td>21.138</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>cpu_1/data_addr_Z_2_s29/I1</td>
</tr>
<tr>
<td>22.237</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s29/F</td>
</tr>
<tr>
<td>24.027</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td>cpu_1/data_addr_Z_2_s24/I0</td>
</tr>
<tr>
<td>24.653</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s24/F</td>
</tr>
<tr>
<td>25.457</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td>cpu_1/data_addr_Z_2_s17/I1</td>
</tr>
<tr>
<td>26.489</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s17/F</td>
</tr>
<tr>
<td>27.320</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>cpu_1/data_addr_Z_2_s15/I1</td>
</tr>
<tr>
<td>28.352</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R23C17[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_2_s15/F</td>
</tr>
<tr>
<td>31.046</td>
<td>2.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>bm/n15_s9/I1</td>
</tr>
<tr>
<td>32.078</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">bm/n15_s9/F</td>
</tr>
<tr>
<td>34.522</td>
<td>2.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>flashController/n1277_s2/I3</td>
</tr>
<tr>
<td>35.344</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C35[1][A]</td>
<td style=" background: #97FFFF;">flashController/n1277_s2/F</td>
</tr>
<tr>
<td>36.176</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>flashController/n542_s29/I3</td>
</tr>
<tr>
<td>37.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R18C36[0][A]</td>
<td style=" background: #97FFFF;">flashController/n542_s29/F</td>
</tr>
<tr>
<td>38.641</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>bu/n347_s12/I1</td>
</tr>
<tr>
<td>39.740</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R21C35[2][A]</td>
<td style=" background: #97FFFF;">bu/n347_s12/F</td>
</tr>
<tr>
<td>42.242</td>
<td>2.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>bu/data_read_9_s3/I1</td>
</tr>
<tr>
<td>43.341</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_9_s3/F</td>
</tr>
<tr>
<td>44.145</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>bu/data_read_9_s/I3</td>
</tr>
<tr>
<td>45.244</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_9_s/F</td>
</tr>
<tr>
<td>45.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_9_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>cpu_1/MEMWB_DMemOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.560, 40.921%; route: 24.894, 58.011%; tC2Q: 0.458, 1.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.474</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>flashController/n7_s9/I0</td>
</tr>
<tr>
<td>35.276</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s9/F</td>
</tr>
<tr>
<td>35.695</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>flashController/n7_s4/I3</td>
</tr>
<tr>
<td>36.727</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>59</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>37.952</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>flashController/n7_s1/I1</td>
</tr>
<tr>
<td>38.578</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s1/F</td>
</tr>
<tr>
<td>39.934</td>
<td>1.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>flashController/n543_s23/I3</td>
</tr>
<tr>
<td>40.966</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">flashController/n543_s23/F</td>
</tr>
<tr>
<td>42.787</td>
<td>1.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>flashController/n546_s19/I0</td>
</tr>
<tr>
<td>43.609</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">flashController/n546_s19/F</td>
</tr>
<tr>
<td>44.414</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>flashController/n546_s15/I3</td>
</tr>
<tr>
<td>45.236</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">flashController/n546_s15/F</td>
</tr>
<tr>
<td>45.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td style=" font-weight:bold;">flashController/data_out_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>flashController/data_out_27_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>flashController/data_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.977, 37.239%; route: 26.469, 61.693%; tC2Q: 0.458, 1.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.324</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>programMemory_inst/wen0_s7/I2</td>
</tr>
<tr>
<td>34.950</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s7/F</td>
</tr>
<tr>
<td>35.754</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>programMemory_inst/wen0_s4/I2</td>
</tr>
<tr>
<td>36.786</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s4/F</td>
</tr>
<tr>
<td>37.596</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>programMemory_inst/wen0_s1/I2</td>
</tr>
<tr>
<td>38.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s1/F</td>
</tr>
<tr>
<td>41.572</td>
<td>3.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>bu/data_read_15_s5/I0</td>
</tr>
<tr>
<td>42.633</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s5/F</td>
</tr>
<tr>
<td>43.052</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td>bu/data_read_15_s1/I0</td>
</tr>
<tr>
<td>44.084</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s1/F</td>
</tr>
<tr>
<td>44.089</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>bu/data_read_15_s/I1</td>
</tr>
<tr>
<td>45.188</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_15_s/F</td>
</tr>
<tr>
<td>45.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.513, 38.531%; route: 25.885, 60.399%; tC2Q: 0.458, 1.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.324</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>programMemory_inst/wen0_s7/I2</td>
</tr>
<tr>
<td>34.950</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s7/F</td>
</tr>
<tr>
<td>35.754</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>programMemory_inst/wen0_s4/I2</td>
</tr>
<tr>
<td>36.786</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s4/F</td>
</tr>
<tr>
<td>37.596</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>programMemory_inst/wen0_s1/I2</td>
</tr>
<tr>
<td>38.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s1/F</td>
</tr>
<tr>
<td>41.572</td>
<td>3.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>bu/data_read_12_s4/I3</td>
</tr>
<tr>
<td>42.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_12_s4/F</td>
</tr>
<tr>
<td>42.609</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>bu/data_read_12_s0/I0</td>
</tr>
<tr>
<td>43.635</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_12_s0/F</td>
</tr>
<tr>
<td>44.054</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>bu/data_read_12_s/I0</td>
</tr>
<tr>
<td>45.153</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_12_s/F</td>
</tr>
<tr>
<td>45.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_12_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.478, 38.481%; route: 25.885, 60.449%; tC2Q: 0.458, 1.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.474</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>flashController/n7_s9/I0</td>
</tr>
<tr>
<td>35.276</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s9/F</td>
</tr>
<tr>
<td>35.695</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>flashController/n7_s4/I3</td>
</tr>
<tr>
<td>36.727</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>59</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s4/F</td>
</tr>
<tr>
<td>37.952</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>flashController/n7_s1/I1</td>
</tr>
<tr>
<td>38.578</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s1/F</td>
</tr>
<tr>
<td>39.934</td>
<td>1.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[3][A]</td>
<td>flashController/n543_s23/I3</td>
</tr>
<tr>
<td>40.966</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C40[3][A]</td>
<td style=" background: #97FFFF;">flashController/n543_s23/F</td>
</tr>
<tr>
<td>42.632</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>flashController/n559_s17/I3</td>
</tr>
<tr>
<td>43.258</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">flashController/n559_s17/F</td>
</tr>
<tr>
<td>44.079</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>flashController/n559_s15/I1</td>
</tr>
<tr>
<td>45.111</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" background: #97FFFF;">flashController/n559_s15/F</td>
</tr>
<tr>
<td>45.111</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td style=" font-weight:bold;">flashController/data_out_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>flashController/data_out_14_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C37[0][A]</td>
<td>flashController/data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.991, 37.381%; route: 26.330, 61.548%; tC2Q: 0.458, 1.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.474</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>bu/ram_ren_s6/I2</td>
</tr>
<tr>
<td>35.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s6/F</td>
</tr>
<tr>
<td>35.996</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>bu/ram_ren_s2/I3</td>
</tr>
<tr>
<td>36.818</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R23C37[0][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s2/F</td>
</tr>
<tr>
<td>39.770</td>
<td>2.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>mem/n358_s9/I3</td>
</tr>
<tr>
<td>40.572</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">mem/n358_s9/F</td>
</tr>
<tr>
<td>40.994</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>mem/data_mem_0_s6/I1</td>
</tr>
<tr>
<td>41.816</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s6/F</td>
</tr>
<tr>
<td>43.127</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>mem/data_mem_3_s6/I3</td>
</tr>
<tr>
<td>43.752</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_3_s6/F</td>
</tr>
<tr>
<td>45.322</td>
<td>1.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">mem/data_mem_3_data_mem_3_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.944, 34.761%; route: 27.588, 64.172%; tC2Q: 0.458, 1.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.474</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>bu/ram_ren_s6/I2</td>
</tr>
<tr>
<td>35.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s6/F</td>
</tr>
<tr>
<td>35.996</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>bu/ram_ren_s2/I3</td>
</tr>
<tr>
<td>36.818</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R23C37[0][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s2/F</td>
</tr>
<tr>
<td>39.806</td>
<td>2.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>bu/data_read_3_s8/I2</td>
</tr>
<tr>
<td>40.432</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_3_s8/F</td>
</tr>
<tr>
<td>41.891</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td>bu/data_read_3_s5/I2</td>
</tr>
<tr>
<td>42.516</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_3_s5/F</td>
</tr>
<tr>
<td>42.935</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>bu/data_read_3_s1/I0</td>
</tr>
<tr>
<td>43.967</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_3_s1/F</td>
</tr>
<tr>
<td>43.973</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>bu/data_read_3_s/I1</td>
</tr>
<tr>
<td>45.072</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_3_s/F</td>
</tr>
<tr>
<td>45.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_3_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.077, 37.616%; route: 26.204, 61.312%; tC2Q: 0.458, 1.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.324</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>programMemory_inst/wen0_s7/I2</td>
</tr>
<tr>
<td>34.950</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s7/F</td>
</tr>
<tr>
<td>35.754</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>programMemory_inst/wen0_s4/I2</td>
</tr>
<tr>
<td>36.786</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s4/F</td>
</tr>
<tr>
<td>37.596</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>programMemory_inst/wen0_s1/I2</td>
</tr>
<tr>
<td>38.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s1/F</td>
</tr>
<tr>
<td>40.614</td>
<td>2.196</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>bu/data_read_1_s5/I0</td>
</tr>
<tr>
<td>41.640</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s5/F</td>
</tr>
<tr>
<td>42.059</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>bu/data_read_1_s1/I0</td>
</tr>
<tr>
<td>43.158</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s1/F</td>
</tr>
<tr>
<td>43.962</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>bu/data_read_1_s/I1</td>
</tr>
<tr>
<td>45.061</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_1_s/F</td>
</tr>
<tr>
<td>45.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>cpu_1/MEMWB_DMemOut_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.545, 38.720%; route: 25.726, 60.207%; tC2Q: 0.458, 1.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.324</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>programMemory_inst/wen0_s7/I2</td>
</tr>
<tr>
<td>34.950</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s7/F</td>
</tr>
<tr>
<td>35.754</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>programMemory_inst/wen0_s4/I2</td>
</tr>
<tr>
<td>36.786</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s4/F</td>
</tr>
<tr>
<td>37.596</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>programMemory_inst/wen0_s1/I2</td>
</tr>
<tr>
<td>38.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s1/F</td>
</tr>
<tr>
<td>39.277</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>bu/data_read_31_s5/I2</td>
</tr>
<tr>
<td>39.903</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s5/F</td>
</tr>
<tr>
<td>42.552</td>
<td>2.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][B]</td>
<td>bu/data_read_19_s0/I1</td>
</tr>
<tr>
<td>43.584</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][B]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s0/F</td>
</tr>
<tr>
<td>44.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>bu/data_read_19_s/I0</td>
</tr>
<tr>
<td>45.014</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_19_s/F</td>
</tr>
<tr>
<td>45.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>cpu_1/MEMWB_DMemOut_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.605, 36.561%; route: 26.619, 62.365%; tC2Q: 0.458, 1.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.356</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/I1</td>
</tr>
<tr>
<td>20.906</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C13[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.963</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>21.526</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/SUM</td>
</tr>
<tr>
<td>22.506</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td>cpu_1/n2039_s15/I1</td>
</tr>
<tr>
<td>23.132</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s15/F</td>
</tr>
<tr>
<td>23.936</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>cpu_1/n2039_s9/I3</td>
</tr>
<tr>
<td>25.035</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s9/F</td>
</tr>
<tr>
<td>26.494</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>cpu_1/n2039_s4/I2</td>
</tr>
<tr>
<td>27.316</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s4/F</td>
</tr>
<tr>
<td>29.259</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>mem/cnt_4_s15/I0</td>
</tr>
<tr>
<td>30.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s15/F</td>
</tr>
<tr>
<td>31.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>mem/cnt_4_s12/I1</td>
</tr>
<tr>
<td>32.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>35.185</td>
<td>2.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>flashController/n7_s5/I2</td>
</tr>
<tr>
<td>35.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>36.615</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>flashController/n7_s3/I1</td>
</tr>
<tr>
<td>37.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>39.768</td>
<td>2.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>flashController/n575_s7/I0</td>
</tr>
<tr>
<td>40.394</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s7/F</td>
</tr>
<tr>
<td>42.534</td>
<td>2.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>flashController/n556_s16/I2</td>
</tr>
<tr>
<td>43.160</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">flashController/n556_s16/F</td>
</tr>
<tr>
<td>43.964</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>flashController/n556_s15/I0</td>
</tr>
<tr>
<td>44.996</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">flashController/n556_s15/F</td>
</tr>
<tr>
<td>44.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" font-weight:bold;">flashController/data_out_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>flashController/data_out_17_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>flashController/data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.325, 33.576%; route: 27.881, 65.350%; tC2Q: 0.458, 1.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.356</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/I1</td>
</tr>
<tr>
<td>20.906</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C13[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.963</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>21.526</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/SUM</td>
</tr>
<tr>
<td>22.506</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td>cpu_1/n2039_s15/I1</td>
</tr>
<tr>
<td>23.132</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s15/F</td>
</tr>
<tr>
<td>23.936</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>cpu_1/n2039_s9/I3</td>
</tr>
<tr>
<td>25.035</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s9/F</td>
</tr>
<tr>
<td>26.494</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>cpu_1/n2039_s4/I2</td>
</tr>
<tr>
<td>27.316</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s4/F</td>
</tr>
<tr>
<td>29.259</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>mem/cnt_4_s15/I0</td>
</tr>
<tr>
<td>30.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s15/F</td>
</tr>
<tr>
<td>31.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>mem/cnt_4_s12/I1</td>
</tr>
<tr>
<td>32.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>35.185</td>
<td>2.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>flashController/n7_s5/I2</td>
</tr>
<tr>
<td>35.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>36.615</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>flashController/n7_s3/I1</td>
</tr>
<tr>
<td>37.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>39.768</td>
<td>2.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>flashController/n575_s7/I0</td>
</tr>
<tr>
<td>40.394</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s7/F</td>
</tr>
<tr>
<td>42.403</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td>flashController/n565_s17/I0</td>
</tr>
<tr>
<td>43.464</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[3][A]</td>
<td style=" background: #97FFFF;">flashController/n565_s17/F</td>
</tr>
<tr>
<td>43.883</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>flashController/n565_s15/I3</td>
</tr>
<tr>
<td>44.982</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">flashController/n565_s15/F</td>
</tr>
<tr>
<td>44.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" font-weight:bold;">flashController/data_out_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>flashController/data_out_8_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>flashController/data_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.827, 34.764%; route: 27.365, 64.161%; tC2Q: 0.458, 1.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.324</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>programMemory_inst/wen0_s7/I2</td>
</tr>
<tr>
<td>34.950</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s7/F</td>
</tr>
<tr>
<td>35.754</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>programMemory_inst/wen0_s4/I2</td>
</tr>
<tr>
<td>36.786</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s4/F</td>
</tr>
<tr>
<td>37.596</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>programMemory_inst/wen0_s1/I2</td>
</tr>
<tr>
<td>38.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s1/F</td>
</tr>
<tr>
<td>40.920</td>
<td>2.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C21[3][A]</td>
<td>bu/data_read_29_s4/I3</td>
</tr>
<tr>
<td>41.981</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C21[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s4/F</td>
</tr>
<tr>
<td>42.399</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>bu/data_read_29_s0/I0</td>
</tr>
<tr>
<td>43.460</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s0/F</td>
</tr>
<tr>
<td>43.879</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>bu/data_read_29_s/I0</td>
</tr>
<tr>
<td>44.978</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td style=" background: #97FFFF;">bu/data_read_29_s/F</td>
</tr>
<tr>
<td>44.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>cpu_1/MEMWB_DMemOut_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.542, 38.789%; route: 25.646, 60.137%; tC2Q: 0.458, 1.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>flashController/data_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.356</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/I1</td>
</tr>
<tr>
<td>20.906</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.906</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C13[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.963</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>21.526</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/SUM</td>
</tr>
<tr>
<td>22.506</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td>cpu_1/n2039_s15/I1</td>
</tr>
<tr>
<td>23.132</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s15/F</td>
</tr>
<tr>
<td>23.936</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td>cpu_1/n2039_s9/I3</td>
</tr>
<tr>
<td>25.035</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s9/F</td>
</tr>
<tr>
<td>26.494</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C18[1][A]</td>
<td>cpu_1/n2039_s4/I2</td>
</tr>
<tr>
<td>27.316</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2039_s4/F</td>
</tr>
<tr>
<td>29.259</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td>mem/cnt_4_s15/I0</td>
</tr>
<tr>
<td>30.358</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[3][B]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s15/F</td>
</tr>
<tr>
<td>31.162</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[3][B]</td>
<td>mem/cnt_4_s12/I1</td>
</tr>
<tr>
<td>32.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C20[3][B]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s12/F</td>
</tr>
<tr>
<td>35.185</td>
<td>2.924</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>flashController/n7_s5/I2</td>
</tr>
<tr>
<td>35.811</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s5/F</td>
</tr>
<tr>
<td>36.615</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>flashController/n7_s3/I1</td>
</tr>
<tr>
<td>37.437</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>126</td>
<td>R23C36[0][A]</td>
<td style=" background: #97FFFF;">flashController/n7_s3/F</td>
</tr>
<tr>
<td>39.768</td>
<td>2.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>flashController/n575_s7/I0</td>
</tr>
<tr>
<td>40.394</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">flashController/n575_s7/F</td>
</tr>
<tr>
<td>42.399</td>
<td>2.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td>flashController/n549_s18/I2</td>
</tr>
<tr>
<td>43.025</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[1][A]</td>
<td style=" background: #97FFFF;">flashController/n549_s18/F</td>
</tr>
<tr>
<td>43.829</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>flashController/n549_s15/I2</td>
</tr>
<tr>
<td>44.928</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">flashController/n549_s15/F</td>
</tr>
<tr>
<td>44.928</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" font-weight:bold;">flashController/data_out_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>flashController/data_out_24_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>flashController/data_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.392, 33.787%; route: 27.746, 65.137%; tC2Q: 0.458, 1.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.474</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td>bu/ram_ren_s6/I2</td>
</tr>
<tr>
<td>35.506</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C37[2][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s6/F</td>
</tr>
<tr>
<td>35.996</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[0][A]</td>
<td>bu/ram_ren_s2/I3</td>
</tr>
<tr>
<td>36.818</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R23C37[0][A]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s2/F</td>
</tr>
<tr>
<td>39.770</td>
<td>2.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>mem/n358_s9/I3</td>
</tr>
<tr>
<td>40.572</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C35[0][A]</td>
<td style=" background: #97FFFF;">mem/n358_s9/F</td>
</tr>
<tr>
<td>40.994</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][B]</td>
<td>mem/data_mem_0_s6/I1</td>
</tr>
<tr>
<td>41.816</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R25C35[2][B]</td>
<td style=" background: #97FFFF;">mem/data_mem_0_s6/F</td>
</tr>
<tr>
<td>43.298</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[3][A]</td>
<td>mem/data_mem_2_s6/I2</td>
</tr>
<tr>
<td>43.923</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C32[3][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_2_s6/F</td>
</tr>
<tr>
<td>45.124</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">mem/data_mem_2_data_mem_2_0_0_s0/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>mem/data_mem_2_data_mem_2_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.944, 34.922%; route: 27.390, 64.007%; tC2Q: 0.458, 1.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C12[0][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R16C12[0][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>4.596</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.007</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][B]</td>
<td>cpu_1/n2124_s10/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R20C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s10/F</td>
</tr>
<tr>
<td>11.891</td>
<td>2.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C9[3][A]</td>
<td>cpu_1/n2122_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R26C9[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2122_s3/F</td>
</tr>
<tr>
<td>15.170</td>
<td>2.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>cpu_1/ALUInB_14_s3/I1</td>
</tr>
<tr>
<td>15.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s3/F</td>
</tr>
<tr>
<td>16.796</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C26[3][A]</td>
<td>cpu_1/ALUInB_14_s2/I3</td>
</tr>
<tr>
<td>17.895</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R23C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_14_s2/F</td>
</tr>
<tr>
<td>20.323</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/I1</td>
</tr>
<tr>
<td>20.873</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>20.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C11[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>20.930</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C11[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>20.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>20.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>20.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C11[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>21.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>21.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>21.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>21.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>21.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>21.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>21.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>21.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>21.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>21.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>21.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>21.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C12[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>21.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>21.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>21.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>21.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>21.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>21.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>21.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/COUT</td>
</tr>
<tr>
<td>21.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[1][B]</td>
<td>cpu_1/cpu_alu/n405_s/CIN</td>
</tr>
<tr>
<td>21.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n405_s/COUT</td>
</tr>
<tr>
<td>21.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][A]</td>
<td>cpu_1/cpu_alu/n404_s/CIN</td>
</tr>
<tr>
<td>21.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n404_s/COUT</td>
</tr>
<tr>
<td>21.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C13[2][B]</td>
<td>cpu_1/cpu_alu/n403_s/CIN</td>
</tr>
<tr>
<td>21.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n403_s/COUT</td>
</tr>
<tr>
<td>21.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][A]</td>
<td>cpu_1/cpu_alu/n402_s/CIN</td>
</tr>
<tr>
<td>21.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n402_s/COUT</td>
</tr>
<tr>
<td>21.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C14[0][B]</td>
<td>cpu_1/cpu_alu/n401_s/CIN</td>
</tr>
<tr>
<td>22.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n401_s/SUM</td>
</tr>
<tr>
<td>23.169</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>cpu_1/n2023_s15/I1</td>
</tr>
<tr>
<td>23.795</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s15/F</td>
</tr>
<tr>
<td>25.418</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>cpu_1/n2023_s19/I3</td>
</tr>
<tr>
<td>26.044</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s19/F</td>
</tr>
<tr>
<td>27.019</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>cpu_1/n2023_s10/I3</td>
</tr>
<tr>
<td>28.051</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s10/F</td>
</tr>
<tr>
<td>28.872</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][A]</td>
<td>cpu_1/n2023_s4/I3</td>
</tr>
<tr>
<td>29.694</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2023_s4/F</td>
</tr>
<tr>
<td>31.493</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][B]</td>
<td>bu/ram_ren_s13/I1</td>
</tr>
<tr>
<td>32.525</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C22[3][B]</td>
<td style=" background: #97FFFF;">bu/ram_ren_s13/F</td>
</tr>
<tr>
<td>34.324</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td>programMemory_inst/wen0_s7/I2</td>
</tr>
<tr>
<td>34.950</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[3][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s7/F</td>
</tr>
<tr>
<td>35.754</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>programMemory_inst/wen0_s4/I2</td>
</tr>
<tr>
<td>36.786</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s4/F</td>
</tr>
<tr>
<td>37.596</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>programMemory_inst/wen0_s1/I2</td>
</tr>
<tr>
<td>38.418</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R24C34[0][A]</td>
<td style=" background: #97FFFF;">programMemory_inst/wen0_s1/F</td>
</tr>
<tr>
<td>39.277</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[3][A]</td>
<td>bu/data_read_31_s5/I2</td>
</tr>
<tr>
<td>39.903</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R22C35[3][A]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s5/F</td>
</tr>
<tr>
<td>41.742</td>
<td>1.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td>bu/data_read_14_s0/I1</td>
</tr>
<tr>
<td>42.774</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s0/F</td>
</tr>
<tr>
<td>44.063</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>bu/data_read_14_s/I0</td>
</tr>
<tr>
<td>44.885</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" background: #97FFFF;">bu/data_read_14_s/F</td>
</tr>
<tr>
<td>44.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_14_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[1][A]</td>
<td>cpu_1/MEMWB_DMemOut_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.801, 37.132%; route: 26.294, 61.791%; tC2Q: 0.458, 1.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td>cpu_1/IDEX_instr_rs2_0_s1/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C10[2][B]</td>
<td style=" font-weight:bold;">cpu_1/IDEX_instr_rs2_0_s1/Q</td>
</tr>
<tr>
<td>5.391</td>
<td>2.601</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[0][A]</td>
<td>cpu_1/control_bypass_ex/n40_s0/I1</td>
</tr>
<tr>
<td>6.436</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n40_s0/COUT</td>
</tr>
<tr>
<td>6.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[0][B]</td>
<td>cpu_1/control_bypass_ex/n41_s0/CIN</td>
</tr>
<tr>
<td>6.493</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n41_s0/COUT</td>
</tr>
<tr>
<td>6.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[1][A]</td>
<td>cpu_1/control_bypass_ex/n42_s0/CIN</td>
</tr>
<tr>
<td>6.550</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n42_s0/COUT</td>
</tr>
<tr>
<td>6.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[1][B]</td>
<td>cpu_1/control_bypass_ex/n43_s0/CIN</td>
</tr>
<tr>
<td>6.607</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n43_s0/COUT</td>
</tr>
<tr>
<td>6.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C21[2][A]</td>
<td>cpu_1/control_bypass_ex/n44_s0/CIN</td>
</tr>
<tr>
<td>6.664</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C21[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/control_bypass_ex/n44_s0/COUT</td>
</tr>
<tr>
<td>8.037</td>
<td>1.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>cpu_1/n2124_s8/I0</td>
</tr>
<tr>
<td>9.069</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2124_s8/F</td>
</tr>
<tr>
<td>11.211</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>cpu_1/n2116_s4/I2</td>
</tr>
<tr>
<td>12.310</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2116_s4/F</td>
</tr>
<tr>
<td>14.089</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td>cpu_1/ALUInB_8_s5/I0</td>
</tr>
<tr>
<td>15.188</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_8_s5/F</td>
</tr>
<tr>
<td>16.162</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[0][A]</td>
<td>cpu_1/ALUInB_8_s3/I2</td>
</tr>
<tr>
<td>16.984</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_8_s3/F</td>
</tr>
<tr>
<td>16.995</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C15[3][A]</td>
<td>cpu_1/ALUInB_8_s7/I0</td>
</tr>
<tr>
<td>17.621</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInB_8_s7/F</td>
</tr>
<tr>
<td>19.565</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C12[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/I1</td>
</tr>
<tr>
<td>20.115</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>20.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C12[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>20.172</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C12[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>20.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C12[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>20.229</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>20.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C12[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>20.286</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>20.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>20.343</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>20.343</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.906</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/SUM</td>
</tr>
<tr>
<td>21.716</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[3][B]</td>
<td>cpu_1/data_addr_Z_12_s32/I2</td>
</tr>
<tr>
<td>22.518</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s32/F</td>
</tr>
<tr>
<td>22.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td>cpu_1/data_addr_Z_12_s24/I3</td>
</tr>
<tr>
<td>23.758</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s24/F</td>
</tr>
<tr>
<td>24.563</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td>cpu_1/data_addr_Z_12_s8/I3</td>
</tr>
<tr>
<td>25.662</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s8/F</td>
</tr>
<tr>
<td>27.115</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>cpu_1/data_addr_Z_12_s1/I3</td>
</tr>
<tr>
<td>28.147</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s1/F</td>
</tr>
<tr>
<td>29.940</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][A]</td>
<td>cpu_1/data_addr_Z_12_s/I1</td>
</tr>
<tr>
<td>30.762</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R27C17[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/data_addr_Z_12_s/F</td>
</tr>
<tr>
<td>33.871</td>
<td>3.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[3][B]</td>
<td>flashController/n7_s11/I0</td>
</tr>
<tr>
<td>34.497</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C37[3][B]</td>
<td style=" background: #97FFFF;">flashController/n7_s11/F</td>
</tr>
<tr>
<td>34.998</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[3][B]</td>
<td>bu/n347_s18/I1</td>
</tr>
<tr>
<td>36.097</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C37[3][B]</td>
<td style=" background: #97FFFF;">bu/n347_s18/F</td>
</tr>
<tr>
<td>36.103</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>bu/n347_s20/I3</td>
</tr>
<tr>
<td>37.135</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C37[1][B]</td>
<td style=" background: #97FFFF;">bu/n347_s20/F</td>
</tr>
<tr>
<td>37.950</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>bu/data_read_31_s12/I0</td>
</tr>
<tr>
<td>39.049</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R26C36[1][B]</td>
<td style=" background: #97FFFF;">bu/data_read_31_s12/F</td>
</tr>
<tr>
<td>41.675</td>
<td>2.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>bu/data_read_23_s3/I2</td>
</tr>
<tr>
<td>42.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s3/F</td>
</tr>
<tr>
<td>44.244</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>bu/data_read_23_s/I3</td>
</tr>
<tr>
<td>44.870</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" background: #97FFFF;">bu/data_read_23_s/F</td>
</tr>
<tr>
<td>44.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_DMemOut_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>cpu_1/MEMWB_DMemOut_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.450, 41.022%; route: 24.630, 57.901%; tC2Q: 0.458, 1.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.405</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.557, 62.558%; tC2Q: 0.333, 37.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.405</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.557, 62.558%; tC2Q: 0.333, 37.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.405</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.557, 62.558%; tC2Q: 0.333, 37.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.409</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.561, 62.734%; tC2Q: 0.333, 37.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.422</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.259%; tC2Q: 0.333, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.669</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.821, 71.127%; tC2Q: 0.333, 28.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.673</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.825, 71.220%; tC2Q: 0.333, 28.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.677</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.829, 71.313%; tC2Q: 0.333, 28.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.677</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.829, 71.313%; tC2Q: 0.333, 28.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.686</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 71.539%; tC2Q: 0.333, 28.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.686</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 71.539%; tC2Q: 0.333, 28.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.705</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 71.991%; tC2Q: 0.333, 28.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.729</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.881, 72.560%; tC2Q: 0.333, 27.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.730</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.882, 72.571%; tC2Q: 0.333, 27.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.996</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 77.505%; tC2Q: 0.333, 22.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R6C5[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.996</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>2.700</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.785</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>2.815</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>2.815</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 77.505%; tC2Q: 0.333, 22.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.767</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>38.947</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/cs_memsync_4_s0/Q</td>
</tr>
<tr>
<td>39.521</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.524</td>
<td>2.487</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>ramData_inst/generate_memory_clk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>39.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>39.554</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p</td>
</tr>
<tr>
<td>39.767</td>
<td>0.213</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>-</td>
<td>ramData_inst/psrams_Interface/u_dhcen_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.259%; tC2Q: 0.333, 36.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi6_0_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/qi0_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C3[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C6[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_42_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q10_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_43_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q11_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C4[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C4[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C4[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q13_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C2[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_7_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C2[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C2[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_10_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0/CLK</td>
</tr>
<tr>
<td>0.515</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C2[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/shift_burst128_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_0_s3/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_0_s3</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C7[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_1_s3/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_1_s3</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C4[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_4_s3/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_4_s3</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C2[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_over_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_over_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_over_s6/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_over_s6</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_over_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C4[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C4[1][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_5_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_5_s5/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_5_s5</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C4[1][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C7[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_1_s3</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_4_s3</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C7[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_7_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_7_s3/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_7_s3</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C6[0][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/tvcs_cnt_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].times_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].times_reg_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].times_reg_0_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].times_reg_0_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C6[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].times_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].add_cnt0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_0_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_0_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C4[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C5[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_1_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_1_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C5[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C5[2][B]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_2_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_2_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C5[2][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_3_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_3_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C5[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_4_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_4_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C6[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C5[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_5_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_5_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C5[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C4[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C4[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_8_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_8_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C4[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C3[2][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C3[2][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_12_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_12_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C3[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_13_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_13_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C3[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>39.827</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>40.639</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[3][B]</td>
<td>ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/I1</td>
</tr>
<tr>
<td>41.671</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>672</td>
<td>R3C2[3][B]</td>
<td style=" background: #97FFFF;">ramData_inst/psrams_Interface/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>43.835</td>
<td>2.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td style=" font-weight:bold;">ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.734</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>731</td>
<td>LEFTSIDE[0]</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.978</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_16_s1/CLK</td>
</tr>
<tr>
<td>40.948</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_16_s1</td>
</tr>
<tr>
<td>40.905</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C6[1][A]</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 23.109%; route: 2.975, 66.627%; tC2Q: 0.458, 10.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td style=" font-weight:bold;">D1/R_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>D1/R_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C34[0][A]</td>
<td>D1/R_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][B]</td>
<td style=" font-weight:bold;">D1/R_tmp_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[0][B]</td>
<td>D1/R_tmp_3_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C34[0][B]</td>
<td>D1/R_tmp_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" font-weight:bold;">D1/R_tmp_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>D1/R_tmp_2_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>D1/R_tmp_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" font-weight:bold;">D1/G_tmp_5_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>D1/G_tmp_5_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>D1/G_tmp_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" font-weight:bold;">D1/G_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>D1/G_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>D1/G_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">D1/G_tmp_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>D1/G_tmp_3_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>D1/G_tmp_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">D1/B_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>D1/B_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>D1/B_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" font-weight:bold;">D1/B_tmp_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>D1/B_tmp_3_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_3_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>D1/B_tmp_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td style=" font-weight:bold;">D1/B_tmp_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td>D1/B_tmp_2_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_2_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C34[1][B]</td>
<td>D1/B_tmp_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>D1/LineCtr_0_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>D1/LineCtr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][B]</td>
<td>D1/LineCtr_1_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C35[1][B]</td>
<td>D1/LineCtr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>D1/LineCtr_3_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>D1/LineCtr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>D1/LineCtr_5_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>D1/LineCtr_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>D1/LineCtr_6_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>D1/LineCtr_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>D1/LineCtr_8_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>D1/LineCtr_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][B]</td>
<td>D1/PixelCtr_10_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C33[1][B]</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[2][A]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2133</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1849</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.547</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_L</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C34[0][B]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.983</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/rd_cycle_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/rd_cycle_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.983</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/rd_cycle_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.983</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/rd_data_d_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_23_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_23_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.983</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_23_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_22_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_22_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.983</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_22_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_21_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_21_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.983</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_calibration[0].id_reg_21_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_5_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_5_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.983</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_5_s5/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.983</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt0_4_s3/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_over_s6</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_over_s6/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.983</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/read_over_s6/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.406</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.656</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.983</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/timer_cnt1_1_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2133</td>
<td>clk_d</td>
<td>-6.431</td>
<td>0.262</td>
</tr>
<tr>
<td>1849</td>
<td>reset</td>
<td>-3.265</td>
<td>2.964</td>
</tr>
<tr>
<td>731</td>
<td>user_clk</td>
<td>-4.657</td>
<td>0.262</td>
</tr>
<tr>
<td>672</td>
<td>ddr_rsti</td>
<td>-2.930</td>
<td>2.164</td>
</tr>
<tr>
<td>518</td>
<td>imm_j[11]</td>
<td>15.830</td>
<td>4.171</td>
</tr>
<tr>
<td>516</td>
<td>imm_j[15]</td>
<td>18.954</td>
<td>4.074</td>
</tr>
<tr>
<td>274</td>
<td>EXMEM_ALUOut_31_9</td>
<td>27.767</td>
<td>2.479</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[1]</td>
<td>16.186</td>
<td>4.499</td>
</tr>
<tr>
<td>260</td>
<td>imm_j[16]</td>
<td>17.699</td>
<td>3.165</td>
</tr>
<tr>
<td>198</td>
<td>dataOutTxt[2]</td>
<td>5.755</td>
<td>2.980</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C33</td>
<td>97.22%</td>
</tr>
<tr>
<td>R9C21</td>
<td>95.83%</td>
</tr>
<tr>
<td>R21C29</td>
<td>95.83%</td>
</tr>
<tr>
<td>R17C27</td>
<td>95.83%</td>
</tr>
<tr>
<td>R18C26</td>
<td>95.83%</td>
</tr>
<tr>
<td>R18C29</td>
<td>95.83%</td>
</tr>
<tr>
<td>R15C25</td>
<td>95.83%</td>
</tr>
<tr>
<td>R17C20</td>
<td>94.44%</td>
</tr>
<tr>
<td>R18C20</td>
<td>94.44%</td>
</tr>
<tr>
<td>R17C21</td>
<td>94.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
