#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Tue Nov 13 13:15:29 2018
# Process ID: 16578
# Log file: /home/vguddad/private/Desktop/new/scalablity/vj/test/vivado.log
# Journal file: /home/vguddad/private/Desktop/new/scalablity/vj/test/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/ecad/xilinxise_14.6/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/home/vguddad/private/.Xilinx/Vivado/tclapp/manifest.tcl'
source invtransform.tcl
# read_vhdl ./design4_invtransform.vhd
# set outputDir ./design4_invtransform
# file mkdir $outputDir
# synth_design -top design4_invtransform -part xc7z020clg400-1
Command: synth_design -top design4_invtransform -part xc7z020clg400-1

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
Xilinx IP preload is disabled
starting synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 180.016 ; gain = 63.508
INFO: [Synth 8-638] synthesizing module 'design4_invtransform' [/home/vguddad/private/Desktop/new/scalablity/vj/test/design4_invtransform.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'design4_invtransform' (1#1) [/home/vguddad/private/Desktop/new/scalablity/vj/test/design4_invtransform.vhd:41]
finished synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 213.102 ; gain = 96.594
Start RTL Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 213.102 ; gain = 96.594
---------------------------------------------------------------------------------
Finished Compilation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 213.102 ; gain = 96.594
---------------------------------------------------------------------------------

INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/vguddad/private/Desktop/new/scalablity/vj/test/design4_invtransform.vhd:130]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/vguddad/private/Desktop/new/scalablity/vj/test/design4_invtransform.vhd:192]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/vguddad/private/Desktop/new/scalablity/vj/test/design4_invtransform.vhd:192]
Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
Loading clock regions from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /ecad/xilinxise_14.6/Vivado/2013.2/data/parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from /ecad/xilinxise_14.6/Vivado/2013.2/data/./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 518.637 ; gain = 402.129
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 22    
	   2 Input     16 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 36    
	               10 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module design4_invtransform 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 22    
	   2 Input     16 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 36    
	               10 Bit    Registers := 15    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 529.645 ; gain = 413.137
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 563.879 ; gain = 447.371
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 563.879 ; gain = 447.371
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Start control sets optimization
INFO: [Synth 8-4428] Reached the limit for maximum flops that can be modified (20). You can increase this by setting the parameter controlSetsOptMaxFlops
Finished control sets optimization. Modified 8 flops. Number of control sets: before: 24 after: 22
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 564.004 ; gain = 447.496
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 564.004 ; gain = 447.496
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 564.004 ; gain = 447.496
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 564.004 ; gain = 447.496
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+------+-----
     |Cell  |Count
-----+------+-----
1    |BUFG  |    1
2    |CARRY4|  112
3    |LUT1  |    2
4    |LUT2  |  384
5    |LUT3  |    9
6    |LUT4  |   63
7    |LUT5  |  129
8    |LUT6  |  266
9    |FDRE  |  775
10   |IBUF  |   18
11   |OBUF  |   41
-----+------+-----
Report Instance Areas: 
-----+--------+------+-----
     |Instance|Module|Cells
-----+--------+------+-----
1    |top     |      | 1800
-----+--------+------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 564.004 ; gain = 447.496
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 564.004 ; gain = 447.496
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design4_invtransform' is not ideal for floorplanning, since the cellview 'design4_invtransform' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 24f42914
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 811.613 ; gain = 659.910
# write_checkpoint -force $outputDir/post_synth
# report_utilization -file $outputDir/post_syth_util.rpt
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 811.613 ; gain = 0.000
# report_timing -sort_by group -max_paths 5 -path_type summary -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 5 -nworst 1 -delay_type max -sort_by group.
# opt_design
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 854.641 ; gain = 0.000

Starting Logic Optimization Task
Logic Optimization | Checksum: dfcdbdef
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 43f83c71

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 854.641 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 50ae568d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 854.641 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 336 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 87404760

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 854.641 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 87404760

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 854.641 ; gain = 0.000

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 87404760

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 854.641 ; gain = 0.000
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Begin power_opt_design optimizations | Netlist Checksum: 67476a54
INFO: [Pwropt 34-50] Optimizing power for module design4_invtransform ...
Pre-processing: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 920.773 ; gain = 2.008
INFO: [Pwropt 34-9] Applying IDT optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 920.773 ; gain = 2.008
IDT: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 922.773 ; gain = 2.000
Detect combinational loops Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 922.773 ; gain = 0.000
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-187] Skipped ODC enables for 0 flops in bus-based analysis
ODC: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 943.840 ; gain = 21.066
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 943.840 ; gain = 25.074

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 943.840 ; gain = 0.000

INFO: [Pwropt 34-26] Patching clock gating enable signals for design design4_invtransform ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 9 accepted clusters 0

Number of Slice Registers augmented: 0 newly gated: 0 Total: 775
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Patcher: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.59 . Memory (MB): peak = 943.840 ; gain = 0.000
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power_opt_design optimizations | Netlist Checksum: 67476a54
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 943.840 ; gain = 89.199
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 18282120 bytes

Starting Logic Optimization Task
Logic Optimization | Checksum: 87404760

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 87404760

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 943.840 ; gain = 0.000

Phase 2 Remap
INFO: [Opt 31-9] Eliminated 0 cells and 0 terminals.
Phase 2 Remap | Checksum: 2d1decf9

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 943.840 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2d1decf9

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 943.840 ; gain = 0.000
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 943.840 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Phase 1.1 Mandatory Logic Optimization | Checksum: 527e37df

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 943.840 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 527e37df

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 943.840 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 527e37df

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 943.840 ; gain = 0.000

Phase 1.4 Routing Based Site Exclusion
Phase 1.4 Routing Based Site Exclusion | Checksum: 527e37df

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 943.840 ; gain = 0.000

Phase 1.5 Build Macros
Phase 1.5 Build Macros | Checksum: 971f4c2d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 943.840 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
Phase 1.6 Implementation Feasibility check | Checksum: 971f4c2d

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 943.840 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 971f4c2d

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.24 . Memory (MB): peak = 943.840 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 971f4c2d

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.47 . Memory (MB): peak = 973.852 ; gain = 30.012

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design
Phase 1.9.1 Place Init Design | Checksum: ae57995b

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.52 . Memory (MB): peak = 973.852 ; gain = 30.012
Phase 1.9 Build Placer Netlist Model | Checksum: ae57995b

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.52 . Memory (MB): peak = 973.852 ; gain = 30.012

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: ae57995b

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.53 . Memory (MB): peak = 973.852 ; gain = 30.012
Phase 1.10 Constrain Clocks/Macros | Checksum: ae57995b

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.53 . Memory (MB): peak = 973.852 ; gain = 30.012
Phase 1 Placer Initialization | Checksum: ae57995b

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.53 . Memory (MB): peak = 973.852 ; gain = 30.012

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17f24c1bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 973.852 ; gain = 30.012

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17f24c1bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 973.852 ; gain = 30.012

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1134ebe3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 973.852 ; gain = 30.012

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a8a40c5e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 973.852 ; gain = 30.012

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1a8a40c5e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 973.852 ; gain = 30.012

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 146449690

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1003.863 ; gain = 60.023

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 146449690

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1003.863 ; gain = 60.023
Phase 3 Detail Placement | Checksum: 146449690

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1003.863 ; gain = 60.023

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Cleanup
Phase 4.1 Post Placement Cleanup | Checksum: 1b148d15b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1003.863 ; gain = 60.023

Phase 4.2 Placer Reporting
Phase 4.2 Placer Reporting | Checksum: 1b148d15b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1003.863 ; gain = 60.023

Phase 4.3 Final Placement Cleanup
Phase 4.3 Final Placement Cleanup | Checksum: 1b9de20f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1003.863 ; gain = 60.023
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b9de20f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1003.863 ; gain = 60.023
Ending Placer Task | Checksum: 15e92d135

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1003.863 ; gain = 60.023
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# write_checkpoint -force $outputDir/post_place
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1003.863 ; gain = 0.000
# phys_opt_design
Command: phys_opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route-design
invalid command name "route-design"
    while executing
"route-design"
    (file "invtransform.tcl" line 21)
INFO: [Common 17-206] Exiting Vivado at Tue Nov 13 13:15:56 2018...
