{"vcs1":{"timestamp_begin":1700155259.018091085, "rt":9.30, "ut":8.33, "st":0.58}}
{"vcselab":{"timestamp_begin":1700155268.406026730, "rt":1.16, "ut":0.36, "st":0.21}}
{"link":{"timestamp_begin":1700155269.645778087, "rt":0.43, "ut":0.16, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700155258.388920870}
{"VCS_COMP_START_TIME": 1700155258.388920870}
{"VCS_COMP_END_TIME": 1700155271.460043859}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370300}}
{"stitch_vcselab": {"peak_mem": 240012}}
