<!DOCTYPE html>
<html lang=" en-US">

<head>
  <link rel="icon" type="image/png" sizes="32x32" href="/favicon/favicon-32x32.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/favicon/favicon-16x16.png">
  <link rel="manifest" href="/favicon/site.webmanifest">

  <link rel="alternate" type="application/rss+xml" title="RSS Feed for Zhiwei Li"
    href="https://lzwjava.github.io/feeds/feed.xml" />

  <title>Verilog for Hardware Design and Verification</title>

  <script defer src='https://static.cloudflareinsights.com/beacon.min.js' 
          data-cf-beacon='{"token": "70fc8c466cc1445098b3fc6f209c22c2"}'>
  </script>

  <!-- 
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-66656236-1"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag() { dataLayer.push(arguments); }
    gtag('js', new Date());
    gtag('config', 'UA-66656236-1');
  </script>
   -->
  <meta charset="UTF-8">

  <!-- Begin Jekyll SEO tag v2.8.0 -->
<title>Verilog for Hardware Design and Verification | Zhiwei Li</title>
<meta name="generator" content="Jekyll v3.10.0" />
<meta property="og:title" content="Verilog for Hardware Design and Verification" />
<meta name="author" content="Zhiwei Li" />
<meta property="og:locale" content="en" />
<meta name="description" content="李智维" />
<meta property="og:description" content="李智维" />
<link rel="canonical" href="https://lzwjava.github.io/notes/2025-09-11-verilog-hardware-design-en" />
<meta property="og:url" content="https://lzwjava.github.io/notes/2025-09-11-verilog-hardware-design-en" />
<meta property="og:site_name" content="Zhiwei Li" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2025-09-11T00:00:00+08:00" />
<meta name="twitter:card" content="summary" />
<meta property="twitter:title" content="Verilog for Hardware Design and Verification" />
<meta name="twitter:site" content="@lzwjava" />
<meta name="twitter:creator" content="@lzwjava" />
<script type="application/ld+json">
{"@context":"https://schema.org","@type":"BlogPosting","author":{"@type":"Person","name":"Zhiwei Li"},"dateModified":"2025-09-11T00:00:00+08:00","datePublished":"2025-09-11T00:00:00+08:00","description":"李智维","headline":"Verilog for Hardware Design and Verification","mainEntityOfPage":{"@type":"WebPage","@id":"https://lzwjava.github.io/notes/2025-09-11-verilog-hardware-design-en"},"url":"https://lzwjava.github.io/notes/2025-09-11-verilog-hardware-design-en"}</script>
<!-- End Jekyll SEO tag -->


  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="theme-color" content="#157878">
  <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">

  <!-- Facebook Meta Tags -->
  <!-- <meta property="og:url" content="https://lzwjava.github.io"> -->
  <meta property="og:type" content="website">
  <!-- <meta property="og:title" content="Zhiwei Li's Blog">
  <meta property="og:description" content="A personal blog featuring programming insights and projects."> -->
  
  
  
  
  
  
  
  
  <meta property="og:image" content="https://lzwjava.github.io/assets/images/og/og4.jpg">

  <!-- Twitter Meta Tags -->
  <meta name="twitter:card" content="summary_large_image">
  <meta name="twitter:site" content="@lzwjava">
  <meta property="twitter:domain" content="lzwjava.github.io">
  <!-- <meta property="twitter:url" content="https://lzwjava.github.io"> -->
  <!-- <meta name="twitter:title" content="Zhiwei Li's Blog">
  <meta name="twitter:description" content="A personal blog featuring programming insights and projects."> -->
  <meta name="twitter:image" content="https://lzwjava.github.io/assets/images/og/og4.jpg">


  <link rel="stylesheet" href="/assets/css/style.css?v=5751e23df9d55a64adb0dd80b0394d9d4b6eb18e">

  <!-- for mathjax support -->
  <script type="text/x-mathjax-config">
        MathJax.Hub.Config({
          tex2jax: {
            inlineMath: [ ['\\(','\\)'], ['$', '$']],
            displayMath: [ ['$$','$$'], ['\\[','\\]']],
            processEscapes: false
          },
          "HTML-CSS": { linebreaks: { automatic: true } },
          "CommonHTML": {
            linebreaks: { automatic: true }
          },
          TeX: { equationNumbers: { autoNumber: "AMS" } }
        });
      </script>

  <script type="text/javascript" async
    src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js?config=TeX-MML-AM_CHTML"></script>

  <script src="https://cdn.jsdelivr.net/npm/marked/marked.min.js"></script>

  <!-- <script src="/assets/js/donatePopup.js?v=5751e23df9d55a64adb0dd80b0394d9d4b6eb18e" defer></script> -->
</head>

<body>
  <main id="content" class="main-content post-content" role="main">
  

  

  


  <div class="title-row post-title-row">
    <h2 class="title post-title">
       Verilog for Hardware Design and Verification | Generated by AI
    </h2>
  </div>

  <div class="button-container">
    <a href="/" class="button left-button">Home</a>

    <!-- PDF Button -->
     
    <!-- <a href="#" id="downloadPdfButton" class="button pdf-button" data-file-path="notes/2025-09-11-verilog-hardware-design-en.md">PDF</a> -->

    <!-- Audio Button -->



    <!--  -->

        <!-- Date Button -->
    
      
      <!-- <span>notes2025-09-11-verilog-hardware-design-en.md</span> -->
      

      <!-- <span></span> -->

      
        <a href="#" class="button">2025.09</a>
      
    

    <button id="themeTogglePost" class="button icon-button" aria-label="Toggle Theme" style="float: right;margin-bottom: 5px;">
      <!-- theme-icons.html -->
<svg id="sunIcon" xmlns="http://www.w3.org/2000/svg" width="24" height="24" fill="none" stroke="currentColor"
    stroke-width="2" stroke-linecap="round" stroke-linejoin="round" style="display: none;">
    <circle cx="12" cy="12" r="5"></circle>
    <line x1="12" y1="1" x2="12" y2="3"></line>
    <line x1="12" y1="21" x2="12" y2="23"></line>
    <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
    <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
    <line x1="1" y1="12" x2="3" y2="12"></line>
    <line x1="21" y1="12" x2="23" y2="12"></line>
    <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
    <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
</svg>

<svg id="moonIcon" xmlns="http://www.w3.org/2000/svg" width="24" height="24" fill="none" stroke="currentColor"
    stroke-width="2" stroke-linecap="round" stroke-linejoin="round" style="display: none;">
    <path d="M21 12.79A9 9 0 1 1 11.21 3a7 7 0 0 0 9.79 9.79z"></path>
</svg>
    </button>    

    <!-- Language Select Section -->
    
    
    
    
    
    
    

    
    <select id="languageSelect" class="button right-button">
        
        <option value="/verilog-hardware-design-en" selected>English</option>
        <option value="/verilog-hardware-design-zh" >中文</option>
        <option value="/verilog-hardware-design-ja" >日本語</option>
        <option value="/verilog-hardware-design-es" >Español</option>
        <option value="/verilog-hardware-design-hi" >हिंदी</option>
        <option value="/verilog-hardware-design-fr" >Français</option>
        <option value="/verilog-hardware-design-de" >Deutsch</option>
        <option value="/verilog-hardware-design-ar" >العربية</option>
        <option value="/verilog-hardware-design-hant" >繁體中文</option>
    </select>
  </div>

  <!-- Audio player for text-to-speech -->
  <div class="audio-container">
    <audio id="audioPlayer" controls loop style="display:none;">
      <source id="audioSource" src="" type="audio/mp3">
      Your browser does not support the audio element.
    </audio>
  </div>

  <hr>

  <p>Got it — here’s a comprehensive introduction to <strong>Verilog</strong>, one of the two most widely used HDLs (Hardware Description Languages), especially in the context of programmable logic devices like <strong>FPGAs</strong> and <strong>ASICs</strong>.</p>

<hr />

<h2 id="1-what-is-verilog">1. What is Verilog?</h2>
<p>Verilog is a <strong>Hardware Description Language (HDL)</strong> created in the 1980s (originally by Gateway Design Automation, later standardized as IEEE 1364). Unlike software languages, Verilog describes <strong>hardware structure and behavior</strong>, meaning the code you write eventually becomes actual circuits (gates, flip-flops, wires) on silicon.</p>

<p>It’s primarily used for:</p>
<ul>
  <li><strong>RTL (Register-Transfer Level) Design</strong> – describing logic at the register and combinational logic level.</li>
  <li><strong>Simulation</strong> – testing functionality before implementation.</li>
  <li><strong>Synthesis</strong> – converting HDL into gate-level netlists for FPGA/ASIC implementation.</li>
</ul>

<hr />

<h2 id="2-verilog-design-levels">2. Verilog Design Levels</h2>
<p>Verilog supports multiple abstraction levels of hardware design:</p>

<ul>
  <li>
    <p><strong>Behavioral Level</strong><br />
Describes what the circuit does using <code class="language-plaintext highlighter-rouge">always</code> blocks, <code class="language-plaintext highlighter-rouge">if</code> statements, loops, etc.<br />
Example: <code class="language-plaintext highlighter-rouge">sum = a + b;</code></p>
  </li>
  <li>
    <p><strong>Register-Transfer Level (RTL)</strong><br />
Specifies how data flows between registers and logic. Most real designs are written here.</p>
  </li>
  <li>
    <p><strong>Gate Level</strong><br />
Directly instantiates logic gates (<code class="language-plaintext highlighter-rouge">and</code>, <code class="language-plaintext highlighter-rouge">or</code>, <code class="language-plaintext highlighter-rouge">not</code>). Rarely used manually now.</p>
  </li>
  <li>
    <p><strong>Switch Level</strong><br />
Models transistors (MOSFET-level). Very low-level, used rarely.</p>
  </li>
</ul>

<hr />

<h2 id="3-key-verilog-concepts">3. Key Verilog Concepts</h2>

<h3 id="modules">Modules</h3>
<p>The building blocks of Verilog. Similar to classes or functions in software.</p>
<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">adder</span><span class="p">(</span><span class="kt">input</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="kt">output</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">sum</span><span class="p">);</span>
  <span class="k">assign</span> <span class="n">sum</span> <span class="o">=</span> <span class="n">a</span> <span class="o">+</span> <span class="n">b</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h3 id="data-types">Data Types</h3>
<ul>
  <li><code class="language-plaintext highlighter-rouge">wire</code> → represents connections (combinational signals).</li>
  <li><code class="language-plaintext highlighter-rouge">reg</code> → stores values (used in procedural blocks, like flip-flops).</li>
  <li><code class="language-plaintext highlighter-rouge">integer</code>, <code class="language-plaintext highlighter-rouge">real</code> → for testbenches, not synthesis.</li>
</ul>

<h3 id="procedural-blocks">Procedural Blocks</h3>
<ul>
  <li><code class="language-plaintext highlighter-rouge">always @(*)</code> → for combinational logic.</li>
  <li><code class="language-plaintext highlighter-rouge">always @(posedge clk)</code> → for sequential logic (triggered by clock).</li>
</ul>

<h3 id="operators">Operators</h3>
<ul>
  <li>Arithmetic: <code class="language-plaintext highlighter-rouge">+</code>, <code class="language-plaintext highlighter-rouge">-</code>, <code class="language-plaintext highlighter-rouge">*</code>, <code class="language-plaintext highlighter-rouge">/</code></li>
  <li>Logical: <code class="language-plaintext highlighter-rouge">&amp;&amp;</code>, <code class="language-plaintext highlighter-rouge">||</code>, <code class="language-plaintext highlighter-rouge">!</code></li>
  <li>Bitwise: <code class="language-plaintext highlighter-rouge">&amp;</code>, <code class="language-plaintext highlighter-rouge">|</code>, <code class="language-plaintext highlighter-rouge">^</code>, <code class="language-plaintext highlighter-rouge">~</code></li>
  <li>Shift: <code class="language-plaintext highlighter-rouge">&lt;&lt;</code>, <code class="language-plaintext highlighter-rouge">&gt;&gt;</code></li>
</ul>

<h3 id="continuous-assignment">Continuous Assignment</h3>
<ul>
  <li><code class="language-plaintext highlighter-rouge">assign y = a &amp; b;</code> → describes combinational logic directly.</li>
</ul>

<hr />

<h2 id="4-simulation-vs-synthesis">4. Simulation vs. Synthesis</h2>
<ul>
  <li><strong>Simulation</strong>: Run with testbenches to check logic behavior (timing, functionality).</li>
  <li><strong>Synthesis</strong>: Tools (like Synopsys Design Compiler, Xilinx Vivado, Intel Quartus) translate Verilog RTL into gate-level circuits.</li>
</ul>

<p>Some constructs (like <code class="language-plaintext highlighter-rouge">#delay</code>, <code class="language-plaintext highlighter-rouge">$display</code>, or file I/O) are <strong>simulation-only</strong> and cannot be synthesized.</p>

<hr />

<h2 id="5-testbenches">5. Testbenches</h2>
<p>A <strong>testbench</strong> is Verilog code written to simulate and verify a design.</p>
<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">module</span> <span class="n">tb_adder</span><span class="p">;</span>
  <span class="kt">reg</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">;</span>
  <span class="kt">wire</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">sum</span><span class="p">;</span>

  <span class="n">adder</span> <span class="n">uut</span> <span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">a</span><span class="p">),</span> <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b</span><span class="p">),</span> <span class="p">.</span><span class="n">sum</span><span class="p">(</span><span class="n">sum</span><span class="p">));</span> <span class="c1">// Unit Under Test</span>

  <span class="k">initial</span> <span class="k">begin</span>
    <span class="n">a</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="n">b</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="p">#</span><span class="mi">10</span><span class="p">;</span>
    <span class="n">a</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span> <span class="n">b</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span> <span class="p">#</span><span class="mi">10</span><span class="p">;</span>
    <span class="p">$</span><span class="nb">finish</span><span class="p">;</span>
  <span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<hr />

<h2 id="6-strengths-of-verilog">6. Strengths of Verilog</h2>
<ul>
  <li><strong>C-like syntax</strong> → easier for programmers familiar with C.</li>
  <li><strong>Industry standard</strong> → widely supported by FPGA/ASIC tools.</li>
  <li><strong>Efficient RTL design</strong> → concise for hardware engineers.</li>
</ul>

<hr />

<h2 id="7-limitations-of-verilog">7. Limitations of Verilog</h2>
<ul>
  <li>Less strict typing (compared to VHDL, which is verbose but safer).</li>
  <li>Harder to manage large, complex designs.</li>
  <li>Some ambiguities between simulation and synthesis (newer standards like SystemVerilog fix this).</li>
</ul>

<hr />

<h2 id="8-evolution-to-systemverilog">8. Evolution to SystemVerilog</h2>
<p>To overcome Verilog’s limitations, <strong>SystemVerilog</strong> (IEEE 1800) was introduced. It extends Verilog with:</p>
<ul>
  <li>Object-Oriented Programming for testbenches.</li>
  <li>Assertions (SVA).</li>
  <li>More powerful data types.</li>
  <li>Interfaces and packages for modularity.</li>
</ul>

<hr />

<h2 id="9-real-world-applications">9. Real-World Applications</h2>
<ul>
  <li><strong>FPGA design</strong>: Implement custom digital circuits (signal processing, AI accelerators).</li>
  <li><strong>ASIC design</strong>: Chips for CPUs, GPUs, networking, and telecom.</li>
  <li><strong>Verification</strong>: Used to simulate before spending millions on chip fabrication.</li>
</ul>

<hr />

<p>✅ In short: <strong>Verilog is the language that bridges human hardware design ideas with actual digital circuits.</strong></p>

<p>Would you like me to also create a <strong>side-by-side mini example</strong> comparing <strong>behavioral vs. RTL vs. gate-level Verilog</strong> for the same circuit (say, a 2-to-1 multiplexer)? That way you can see abstraction levels in action.</p>


  <hr>

  <div class="button-container">
    <a href="/" class="button left-button">Back</a>


    
      <p class="model">openai/gpt-5</p>
    

    
    
    <a href="/donate-en" class="button right-button">Donate</a>
  </div>
</main>

<script src="/assets/js/dark-mode.js"></script>
<script src="/assets/js/audio.js" defer></script>
<script src="/assets/js/pdf.js" defer></script>
<script>
    document.getElementById('languageSelect').addEventListener('change', function() {
        var selectedValue = this.value;
        if (selectedValue) {
            window.location.href = selectedValue;
        }
    });
</script>

</body>

</html>
