{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402416257259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402416257260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 11 00:04:07 2014 " "Processing started: Wed Jun 11 00:04:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402416257260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402416257260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402416257260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1402416260184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxs.v 3 3 " "Found 3 design units, including 3 entities, in source file muxs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Mux " "Found entity 1: Y_Mux" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/colab06/Muxs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260314 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_4Way " "Found entity 2: Mux_4Way" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/colab06/Muxs.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260314 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux_8Way " "Found entity 3: Mux_8Way" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/colab06/Muxs.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/colab06/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 5 5 " "Found 5 design units, including 5 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Op_Decoder " "Found entity 1: Op_Decoder" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260330 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260330 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU_Mux " "Found entity 3: ALU_Mux" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260330 ""} { "Info" "ISGN_ENTITY_NAME" "4 Leading_Counter " "Found entity 4: Leading_Counter" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260330 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/colab06/ALU.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/Documents/GitRepository/colab06/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc PipelineCPU.v(11) " "Verilog HDL Declaration information at PipelineCPU.v(11): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1402416260344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_count.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_count " "Found entity 1: PC_count" {  } { { "PC_count.v" "" { Text "D:/Documents/GitRepository/colab06/PC_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "D:/Documents/GitRepository/colab06/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "D:/Documents/GitRepository/colab06/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Ex " "Found entity 1: ID_Ex" {  } { { "ID_Ex.v" "" { Text "D:/Documents/GitRepository/colab06/ID_Ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "D:/Documents/GitRepository/colab06/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ex_Mem " "Found entity 1: Ex_Mem" {  } { { "Ex_Mem.v" "" { Text "D:/Documents/GitRepository/colab06/Ex_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsourcegen.v 1 1 " "Found 1 design units, including 1 entities, in source file pcsourcegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSourceGen " "Found entity 1: PCSourceGen" {  } { { "PCSourceGen.v" "" { Text "D:/Documents/GitRepository/colab06/PCSourceGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlhazard.v 1 1 " "Found 1 design units, including 1 entities, in source file controlhazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlHazard " "Found entity 1: ControlHazard" {  } { { "ControlHazard.v" "" { Text "D:/Documents/GitRepository/colab06/ControlHazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnit " "Found entity 1: ForwardUnit" {  } { { "ForwardUnit.v" "" { Text "D:/Documents/GitRepository/colab06/ForwardUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Wr " "Found entity 1: Mem_Wr" {  } { { "Mem_Wr.v" "" { Text "D:/Documents/GitRepository/colab06/Mem_Wr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadprocess.v 1 1 " "Found 1 design units, including 1 entities, in source file loadprocess.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadProcess " "Found entity 1: LoadProcess" {  } { { "LoadProcess.v" "" { Text "D:/Documents/GitRepository/colab06/LoadProcess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416260403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416260403 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keep PipelineCPU.v(20) " "Verilog HDL Implicit Net warning at PipelineCPU.v(20): created implicit net for \"keep\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402416260404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ex_top_ID PipelineCPU.v(56) " "Verilog HDL Implicit Net warning at PipelineCPU.v(56): created implicit net for \"Ex_top_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402416260404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Regdt0_ID PipelineCPU.v(70) " "Verilog HDL Implicit Net warning at PipelineCPU.v(70): created implicit net for \"Regdt0_ID\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402416260404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Regdt0_Ex PipelineCPU.v(75) " "Verilog HDL Implicit Net warning at PipelineCPU.v(75): created implicit net for \"Regdt0_Ex\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402416260405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset PipelineCPU.v(106) " "Verilog HDL Implicit Net warning at PipelineCPU.v(106): created implicit net for \"Reset\"" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1402416260405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1402416260627 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Result_out PipelineCPU.v(84) " "Verilog HDL warning at PipelineCPU.v(84): object Result_out used but never assigned" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 84 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1402416260632 "|PipelineCPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Result_out 0 PipelineCPU.v(84) " "Net \"Result_out\" at PipelineCPU.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1402416260667 "|PipelineCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_count PC_count:pc " "Elaborating entity \"PC_count\" for hierarchy \"PC_count:pc\"" {  } { { "PipelineCPU.v" "pc" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416260836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_ID_Reg " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_ID_Reg\"" {  } { { "PipelineCPU.v" "IF_ID_Reg" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416260873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:extend " "Elaborating entity \"Extender\" for hierarchy \"Extender:extend\"" {  } { { "PipelineCPU.v" "extend" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416260919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:register " "Elaborating entity \"Register\" for hierarchy \"Register:register\"" {  } { { "PipelineCPU.v" "register" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416260941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:control " "Elaborating entity \"Controller\" for hierarchy \"Controller:control\"" {  } { { "PipelineCPU.v" "control" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Ex ID_Ex:ID_Ex_Reg " "Elaborating entity \"ID_Ex\" for hierarchy \"ID_Ex:ID_Ex_Reg\"" {  } { { "PipelineCPU.v" "ID_Ex_Reg" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "PipelineCPU.v" "alu" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:alu\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"ALU:alu\|Adder:adder\"" {  } { { "ALU.v" "adder" { Text "D:/Documents/GitRepository/colab06/ALU.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_Mux ALU:alu\|Y_Mux:less_mux " "Elaborating entity \"Y_Mux\" for hierarchy \"ALU:alu\|Y_Mux:less_mux\"" {  } { { "ALU.v" "less_mux" { Text "D:/Documents/GitRepository/colab06/ALU.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_Mux ALU:alu\|Y_Mux:se_mux " "Elaborating entity \"Y_Mux\" for hierarchy \"ALU:alu\|Y_Mux:se_mux\"" {  } { { "ALU.v" "se_mux" { Text "D:/Documents/GitRepository/colab06/ALU.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Op_Decoder ALU:alu\|Op_Decoder:alu_controller " "Elaborating entity \"Op_Decoder\" for hierarchy \"ALU:alu\|Op_Decoder:alu_controller\"" {  } { { "ALU.v" "alu_controller" { Text "D:/Documents/GitRepository/colab06/ALU.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Leading_Counter ALU:alu\|Leading_Counter:lcz_counter " "Elaborating entity \"Leading_Counter\" for hierarchy \"ALU:alu\|Leading_Counter:lcz_counter\"" {  } { { "ALU.v" "lcz_counter" { Text "D:/Documents/GitRepository/colab06/ALU.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8Way ALU:alu\|Mux_8Way:rst_mux " "Elaborating entity \"Mux_8Way\" for hierarchy \"ALU:alu\|Mux_8Way:rst_mux\"" {  } { { "ALU.v" "rst_mux" { Text "D:/Documents/GitRepository/colab06/ALU.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:shifter " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:shifter\"" {  } { { "PipelineCPU.v" "shifter" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4Way Shifter:shifter\|Mux_4Way:header " "Elaborating entity \"Mux_4Way\" for hierarchy \"Shifter:shifter\|Mux_4Way:header\"" {  } { { "Shifter.v" "header" { Text "D:/Documents/GitRepository/colab06/Shifter.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4Way Shifter:shifter\|Mux_4Way:layer0 " "Elaborating entity \"Mux_4Way\" for hierarchy \"Shifter:shifter\|Mux_4Way:layer0\"" {  } { { "Shifter.v" "layer0" { Text "D:/Documents/GitRepository/colab06/Shifter.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ex_Mem Ex_Mem:Ex_mem_Reg " "Elaborating entity \"Ex_Mem\" for hierarchy \"Ex_Mem:Ex_mem_Reg\"" {  } { { "PipelineCPU.v" "Ex_mem_Reg" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSourceGen PCSourceGen:PCSrc " "Elaborating entity \"PCSourceGen\" for hierarchy \"PCSourceGen:PCSrc\"" {  } { { "PipelineCPU.v" "PCSrc" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Instr_Data_Mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:Instr_Data_Mem\"" {  } { { "PipelineCPU.v" "Instr_Data_Mem" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261666 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram Memory.v(10) " "Verilog HDL warning at Memory.v(10): initial value for variable ram should be constant" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1402416261674 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_Addr Memory.v(23) " "Verilog HDL Always Construct warning at Memory.v(23): variable \"Data_Addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1402416261674 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[0\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261722 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[0\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261722 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[0\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261722 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[0\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261722 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[0\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261723 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[0\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261723 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[0\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261723 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[0\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261723 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[1\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261724 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[1\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261724 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[1\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261724 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[1\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261724 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[1\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261725 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[1\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261725 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[1\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261725 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[1\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261726 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[2\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261726 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[2\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261726 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[2\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261726 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[2\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261727 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[2\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261727 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[2\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261727 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[2\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261727 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[2\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261729 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[3\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261730 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[3\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261730 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[3\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261731 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[3\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261732 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[3\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261732 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[3\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261733 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[3\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261733 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[3\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261733 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[4\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261733 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[4\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261734 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[4\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261734 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[4\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261735 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[4\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261735 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[4\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261735 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[4\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261735 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[4\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261736 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[5\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261736 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[5\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261736 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[5\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261737 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[5\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261737 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[5\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261737 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[5\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261738 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[5\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261738 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[5\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261738 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[6\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261739 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[6\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261739 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[6\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261739 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[6\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261739 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[6\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261740 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[6\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261740 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[6\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261740 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[6\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261740 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[7\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261741 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[7\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261741 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[7\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261741 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[7\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261741 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[7\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261742 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[7\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261742 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[7\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261742 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[7\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261743 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[8\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261743 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[8\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261744 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[8\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261744 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[8\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261744 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[8\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261744 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[8\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261745 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[8\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261745 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[8\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261746 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[9\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261746 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[9\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261746 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[9\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261746 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[9\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261747 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[9\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261747 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[9\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261747 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[9\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261747 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[9\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[9\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261748 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[10\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261748 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[10\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261748 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[10\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261749 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[10\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261750 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[10\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261751 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[10\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261751 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[10\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261751 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[10\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[10\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261752 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[11\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261752 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[11\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261752 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[11\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261752 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[11\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261753 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[11\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261753 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[11\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261753 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[11\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261754 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[11\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[11\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261754 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[12\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261755 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[12\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261755 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[12\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261755 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[12\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261755 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[12\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261757 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[12\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261757 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[12\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261757 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[12\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[12\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261758 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[13\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261758 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[13\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261758 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[13\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261759 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[13\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261759 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[13\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261759 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[13\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261760 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[13\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261760 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[13\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[13\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261760 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[14\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261761 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[14\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261761 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[14\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261761 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[14\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261762 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[14\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261762 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[14\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261763 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[14\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261763 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[14\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[14\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261763 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[15\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261764 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[15\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261764 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[15\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261765 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[15\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261765 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[15\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261765 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[15\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261765 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[15\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261766 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[15\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[15\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261766 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[16\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261767 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[16\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261767 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[16\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261767 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[16\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261767 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[16\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261768 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[16\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261768 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[16\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261769 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[16\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[16\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261769 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[17\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261769 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[17\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261769 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[17\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261770 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[17\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261770 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[17\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261770 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[17\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261771 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[17\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261771 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[17\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[17\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261771 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[18\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261771 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[18\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261772 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[18\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261772 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[18\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261773 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[18\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261774 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[18\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261774 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[18\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261774 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[18\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[18\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261774 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[19\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261775 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[19\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261775 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[19\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261775 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[19\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261775 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[19\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261776 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[19\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261776 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[19\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261777 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[19\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[19\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261777 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[20\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261777 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[20\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261778 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[20\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261778 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[20\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261779 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[20\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261779 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[20\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261779 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[20\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261779 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[20\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[20\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261780 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[21\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261780 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[21\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261781 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[21\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261781 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[21\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261781 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[21\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261782 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[21\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261782 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[21\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261782 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[21\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[21\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261782 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[22\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261783 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[22\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261783 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[22\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261783 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[22\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261783 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[22\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261784 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[22\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261784 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[22\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261784 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[22\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[22\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261785 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[23\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261785 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[23\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261785 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[23\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261785 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[23\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261786 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[23\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261786 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[23\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261786 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[23\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261786 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[23\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[23\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261787 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[24\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261787 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[24\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261787 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[24\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261788 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[24\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261789 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[24\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261789 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[24\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261790 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[24\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261790 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[24\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[24\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261790 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[25\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261790 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[25\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261791 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[25\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261791 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[25\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261791 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[25\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261792 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[25\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261792 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[25\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261792 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[25\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[25\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261793 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[26\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261793 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[26\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261793 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[26\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261793 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[26\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261794 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[26\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261794 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[26\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261794 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[26\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261795 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[26\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[26\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261795 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[27\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261795 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[27\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261796 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[27\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261796 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[27\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261796 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[27\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261797 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[27\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261797 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[27\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261797 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[27\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[27\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261798 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[28\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261798 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[28\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261798 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[28\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261798 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[28\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261799 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[28\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261799 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[28\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261799 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[28\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261800 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[28\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[28\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261800 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[29\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261800 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[29\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261801 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[29\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261801 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[29\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261801 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[29\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261801 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[29\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261802 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[29\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261802 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[29\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[29\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261802 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[30\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261803 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[30\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261803 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[30\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261803 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[30\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261803 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[30\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261804 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[30\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261804 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[30\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261804 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[30\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[30\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261806 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[31\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261806 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[31\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261806 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[31\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261807 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[31\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261807 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[31\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261807 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[31\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261807 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[31\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261808 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[31\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[31\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261808 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[0\] Memory.v(22) " "Inferred latch for \"ram\[32\]\[0\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261808 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[1\] Memory.v(22) " "Inferred latch for \"ram\[32\]\[1\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261809 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[2\] Memory.v(22) " "Inferred latch for \"ram\[32\]\[2\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261809 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[3\] Memory.v(22) " "Inferred latch for \"ram\[32\]\[3\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261809 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[4\] Memory.v(22) " "Inferred latch for \"ram\[32\]\[4\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261810 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[5\] Memory.v(22) " "Inferred latch for \"ram\[32\]\[5\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261810 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[6\] Memory.v(22) " "Inferred latch for \"ram\[32\]\[6\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261810 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[32\]\[7\] Memory.v(22) " "Inferred latch for \"ram\[32\]\[7\]\" at Memory.v(22)" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1402416261810 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadProcess LoadProcess:loadproc " "Elaborating entity \"LoadProcess\" for hierarchy \"LoadProcess:loadproc\"" {  } { { "PipelineCPU.v" "loadproc" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416261965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Wr Mem_Wr:Mem_Wr_Reg " "Elaborating entity \"Mem_Wr\" for hierarchy \"Mem_Wr:Mem_Wr_Reg\"" {  } { { "PipelineCPU.v" "Mem_Wr_Reg" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416262000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Mem_Wr.v(31) " "Verilog HDL assignment warning at Mem_Wr.v(31): truncated value with size 32 to match size of target (4)" {  } { { "Mem_Wr.v" "" { Text "D:/Documents/GitRepository/colab06/Mem_Wr.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402416262002 "|PipelineCPU|Mem_Wr:Mem_Wr_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlHazard ControlHazard:ch " "Elaborating entity \"ControlHazard\" for hierarchy \"ControlHazard:ch\"" {  } { { "PipelineCPU.v" "ch" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416262059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardUnit ForwardUnit:fw " "Elaborating entity \"ForwardUnit\" for hierarchy \"ForwardUnit:fw\"" {  } { { "PipelineCPU.v" "fw" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402416262082 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[0\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[0\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264699 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[0\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[0\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264699 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[0\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[0\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[0\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[0\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[1\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[1\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[1\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[1\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[1\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[1\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[1\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[1\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[2\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[2\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[2\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[2\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[2\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[2\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[2\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[2\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[3\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[3\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264701 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[3\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[3\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[3\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[3\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[3\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[3\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[4\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[4\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[4\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[4\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[4\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[4\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[4\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[4\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264702 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[5\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[5\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[5\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[5\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[5\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[5\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[5\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[5\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[6\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[6\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[6\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[6\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[6\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[6\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[6\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[6\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264703 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[7\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[7\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[7\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[7\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[7\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[7\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[7\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[7\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[8\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[8\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[8\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[8\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264704 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[8\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[8\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[8\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[8\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[9\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[9\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[9\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[9\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[9\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[9\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[9\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[9\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[10\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[10\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[10\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[10\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[10\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[10\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[10\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[10\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[11\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[11\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[11\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[11\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[11\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[11\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[11\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[11\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264706 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[12\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[12\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[12\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[12\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[12\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[12\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[12\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[12\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[13\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[13\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[13\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[13\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[13\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[13\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[13\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[13\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264708 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[14\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[14\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264708 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[14\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[14\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264708 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[14\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[14\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264708 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[14\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[14\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264708 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[15\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[15\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264708 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[15\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[15\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264708 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[15\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[15\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[15\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[15\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[16\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[16\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[16\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[16\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[16\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[16\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[16\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[16\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[17\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[17\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[17\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[17\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264709 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[17\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[17\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[17\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[17\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[18\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[18\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[18\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[18\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[18\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[18\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[18\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[18\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[19\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[19\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[19\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[19\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[19\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[19\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264711 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[19\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[19\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[20\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[20\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[20\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[20\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[20\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[20\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[20\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[20\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[21\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[21\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[21\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[21\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[21\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[21\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[21\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[21\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264713 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[22\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[22\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264713 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[22\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[22\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264713 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[22\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[22\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264713 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[22\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[22\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264713 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[23\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[23\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[23\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[23\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[23\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[23\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[23\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[23\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[24\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[24\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[24\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[24\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[24\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[24\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[24\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[24\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264714 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[25\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[25\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[25\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[25\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[25\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[25\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[25\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[25\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[26\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[26\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[26\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[26\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[26\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[26\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264715 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[26\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[26\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[27\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[27\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[27\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[27\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[27\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[27\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[27\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[27\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264716 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[28\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[28\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[28\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[28\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[28\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[28\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[28\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[28\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[29\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[29\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[29\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[29\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[29\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[29\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264717 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[29\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[29\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[30\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[30\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[30\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[30\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[30\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[30\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[30\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[30\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[31\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[31\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[31\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[31\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264718 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[31\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[31\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[31\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[31\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[32\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[32\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[32\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[32\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[32\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[32\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[32\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[32\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[0\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[0\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[1\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[1\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[2\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[2\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[3\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[3\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[4\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[4\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[5\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[5\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264723 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[6\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[6\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[7\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[7\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[8\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[8\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[9\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[9\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[10\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[10\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[11\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[11\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[12\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[12\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[13\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[13\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[14\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[14\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[15\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[15\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[16\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[16\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[17\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[17\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[18\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[18\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[19\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[19\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[20\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[20\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[21\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[21\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[22\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[22\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[23\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[23\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[24\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[24\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[25\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[25\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[26\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[26\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[27\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[27\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[28\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[28\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[29\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[29\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[30\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[30\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[31\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[31\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[32\]\[0\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[32\]\[0\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264728 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[0\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[0\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[0\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[0\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[0\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[0\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[0\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[0\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[1\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[1\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[1\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[1\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[1\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[1\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[1\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[1\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[2\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[2\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[2\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[2\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[2\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[2\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[2\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[2\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264787 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[3\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[3\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264787 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[3\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[3\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264787 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[3\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[3\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264787 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[3\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[3\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264787 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[4\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[4\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264787 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[4\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[4\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264787 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[4\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[4\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264787 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[4\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[4\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264788 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[5\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[5\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264788 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[5\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[5\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264788 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[5\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[5\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264788 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[5\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[5\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264788 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[6\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[6\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[6\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[6\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[6\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[6\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[6\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[6\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[7\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[7\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[7\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[7\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[7\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[7\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[7\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[7\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264789 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[8\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[8\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[8\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[8\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[8\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[8\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[8\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[8\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[9\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[9\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264790 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[9\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[9\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264791 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[9\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[9\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264791 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[9\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[9\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264792 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[10\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[10\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[10\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[10\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[10\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[10\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[10\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[10\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264793 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[11\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[11\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[11\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[11\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[11\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[11\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[11\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[11\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[12\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[12\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[12\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[12\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[12\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[12\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264794 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[12\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[12\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[13\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[13\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[13\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[13\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[13\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[13\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[13\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[13\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[14\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[14\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[14\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[14\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[14\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[14\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[14\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[14\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[15\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[15\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[15\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[15\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[15\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[15\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[15\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[15\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264796 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[16\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[16\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[16\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[16\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[16\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[16\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[16\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[16\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[17\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[17\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[17\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[17\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[17\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[17\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[17\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[17\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[18\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[18\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[18\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[18\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[18\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[18\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[18\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[18\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[19\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[19\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[19\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[19\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[19\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[19\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[19\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[19\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[20\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[20\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264799 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[20\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[20\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[20\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[20\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[20\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[20\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[21\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[21\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[21\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[21\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[21\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[21\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[21\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[21\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[22\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[22\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[22\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[22\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[22\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[22\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[22\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[22\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[23\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[23\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264801 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[23\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[23\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[23\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[23\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[23\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[23\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[24\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[24\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[24\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[24\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[24\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[24\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[24\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[24\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[25\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[25\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[25\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[25\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[25\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[25\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[25\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[25\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[26\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[26\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[26\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[26\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[26\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[26\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[26\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[26\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[27\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[27\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[27\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[27\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[27\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[27\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[27\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[27\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[28\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[28\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[28\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[28\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264805 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[28\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[28\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[28\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[28\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[29\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[29\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[29\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[29\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[29\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[29\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[29\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[29\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[30\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[30\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[30\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[30\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[30\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[30\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[30\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[30\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[31\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[31\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[31\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[31\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264807 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[31\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[31\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[31\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[31\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[32\]\[1\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[32\]\[1\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[32\]\[2\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[32\]\[2\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[32\]\[3\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[32\]\[3\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264808 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Memory:Instr_Data_Mem\|ram\[32\]\[4\] " "LATCH primitive \"Memory:Instr_Data_Mem\|ram\[32\]\[4\]\" is permanently disabled" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/colab06/Memory.v" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1 1402416264808 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Register:register\|register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Register:register\|register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 32 " "Parameter WIDTH_BYTEENA_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_B 32 " "Parameter WIDTH_BYTEENA_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "BYTEENA_REG_B CLOCK0 " "Parameter BYTEENA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PipelineCPU.ram0_Register_b87da43c.hdl.mif " "Parameter INIT_FILE set to db/PipelineCPU.ram0_Register_b87da43c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1402416265062 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1402416265062 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1402416265062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Register:register\|altsyncram:register_rtl_0 " "Elaborated megafunction instantiation \"Register:register\|altsyncram:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1402416265963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Register:register\|altsyncram:register_rtl_0 " "Instantiated megafunction \"Register:register\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 32 " "Parameter \"WIDTH_BYTEENA_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 32 " "Parameter \"WIDTH_BYTEENA_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK0 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PipelineCPU.ram0_Register_b87da43c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/PipelineCPU.ram0_Register_b87da43c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1402416265964 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1402416265964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7g02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7g02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7g02 " "Found entity 1: altsyncram_7g02" {  } { { "db/altsyncram_7g02.tdf" "" { Text "D:/Documents/GitRepository/colab06/db/altsyncram_7g02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402416266300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402416266300 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1402416267096 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[0\] GND " "Pin \"PC_out\[0\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|PC_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[1\] GND " "Pin \"PC_out\[1\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|PC_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[0\] GND " "Pin \"Inst_IF_out\[0\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[1\] GND " "Pin \"Inst_IF_out\[1\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[2\] GND " "Pin \"Inst_IF_out\[2\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[3\] GND " "Pin \"Inst_IF_out\[3\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[4\] GND " "Pin \"Inst_IF_out\[4\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[5\] GND " "Pin \"Inst_IF_out\[5\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[6\] GND " "Pin \"Inst_IF_out\[6\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[7\] GND " "Pin \"Inst_IF_out\[7\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[8\] GND " "Pin \"Inst_IF_out\[8\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[9\] GND " "Pin \"Inst_IF_out\[9\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[10\] GND " "Pin \"Inst_IF_out\[10\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[11\] GND " "Pin \"Inst_IF_out\[11\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[12\] GND " "Pin \"Inst_IF_out\[12\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[13\] GND " "Pin \"Inst_IF_out\[13\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[14\] GND " "Pin \"Inst_IF_out\[14\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[15\] GND " "Pin \"Inst_IF_out\[15\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[16\] GND " "Pin \"Inst_IF_out\[16\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[17\] GND " "Pin \"Inst_IF_out\[17\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[18\] GND " "Pin \"Inst_IF_out\[18\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[19\] GND " "Pin \"Inst_IF_out\[19\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[20\] GND " "Pin \"Inst_IF_out\[20\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[21\] GND " "Pin \"Inst_IF_out\[21\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[22\] GND " "Pin \"Inst_IF_out\[22\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[23\] GND " "Pin \"Inst_IF_out\[23\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[24\] GND " "Pin \"Inst_IF_out\[24\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[25\] GND " "Pin \"Inst_IF_out\[25\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[26\] GND " "Pin \"Inst_IF_out\[26\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[27\] GND " "Pin \"Inst_IF_out\[27\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[28\] GND " "Pin \"Inst_IF_out\[28\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[29\] GND " "Pin \"Inst_IF_out\[29\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[30\] GND " "Pin \"Inst_IF_out\[30\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_IF_out\[31\] GND " "Pin \"Inst_IF_out\[31\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_IF_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[0\] GND " "Pin \"Inst_ID_out\[0\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[1\] GND " "Pin \"Inst_ID_out\[1\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[2\] GND " "Pin \"Inst_ID_out\[2\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[3\] GND " "Pin \"Inst_ID_out\[3\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[4\] GND " "Pin \"Inst_ID_out\[4\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[5\] GND " "Pin \"Inst_ID_out\[5\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[6\] GND " "Pin \"Inst_ID_out\[6\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[7\] GND " "Pin \"Inst_ID_out\[7\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[8\] GND " "Pin \"Inst_ID_out\[8\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[9\] GND " "Pin \"Inst_ID_out\[9\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[10\] GND " "Pin \"Inst_ID_out\[10\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[11\] GND " "Pin \"Inst_ID_out\[11\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[12\] GND " "Pin \"Inst_ID_out\[12\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[13\] GND " "Pin \"Inst_ID_out\[13\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[14\] GND " "Pin \"Inst_ID_out\[14\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[15\] GND " "Pin \"Inst_ID_out\[15\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[16\] GND " "Pin \"Inst_ID_out\[16\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[17\] GND " "Pin \"Inst_ID_out\[17\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[18\] GND " "Pin \"Inst_ID_out\[18\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[19\] GND " "Pin \"Inst_ID_out\[19\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[20\] GND " "Pin \"Inst_ID_out\[20\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[21\] GND " "Pin \"Inst_ID_out\[21\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[22\] GND " "Pin \"Inst_ID_out\[22\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[23\] GND " "Pin \"Inst_ID_out\[23\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[24\] GND " "Pin \"Inst_ID_out\[24\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[25\] GND " "Pin \"Inst_ID_out\[25\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[26\] GND " "Pin \"Inst_ID_out\[26\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[27\] GND " "Pin \"Inst_ID_out\[27\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[28\] GND " "Pin \"Inst_ID_out\[28\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[29\] GND " "Pin \"Inst_ID_out\[29\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[30\] GND " "Pin \"Inst_ID_out\[30\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst_ID_out\[31\] GND " "Pin \"Inst_ID_out\[31\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Inst_ID_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_ID_out\[0\] GND " "Pin \"Rs_ID_out\[0\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Rs_ID_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_ID_out\[1\] GND " "Pin \"Rs_ID_out\[1\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Rs_ID_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_ID_out\[2\] GND " "Pin \"Rs_ID_out\[2\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Rs_ID_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_ID_out\[3\] GND " "Pin \"Rs_ID_out\[3\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Rs_ID_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rs_ID_out\[4\] GND " "Pin \"Rs_ID_out\[4\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Rs_ID_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shift_amount_out\[0\] GND " "Pin \"Shift_amount_out\[0\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Shift_amount_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shift_amount_out\[1\] GND " "Pin \"Shift_amount_out\[1\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Shift_amount_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shift_amount_out\[2\] GND " "Pin \"Shift_amount_out\[2\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Shift_amount_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shift_amount_out\[3\] GND " "Pin \"Shift_amount_out\[3\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Shift_amount_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shift_amount_out\[4\] GND " "Pin \"Shift_amount_out\[4\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Shift_amount_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUSrcB_Ex_out\[0\] GND " "Pin \"ALUSrcB_Ex_out\[0\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|ALUSrcB_Ex_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUSrcB_Ex_out\[1\] GND " "Pin \"ALUSrcB_Ex_out\[1\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|ALUSrcB_Ex_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shift_amountSrc_ID GND " "Pin \"Shift_amountSrc_ID\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Shift_amountSrc_ID"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shift_amountSrc_Ex GND " "Pin \"Shift_amountSrc_Ex\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|Shift_amountSrc_Ex"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCP4_IF\[0\] GND " "Pin \"PCP4_IF\[0\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|PCP4_IF[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCP4_IF\[1\] GND " "Pin \"PCP4_IF\[1\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/colab06/PipelineCPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1402416267168 "|PipelineCPU|PCP4_IF[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1402416267168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitRepository/colab06/PipelineCPU.map.smsg " "Generated suppressed messages file D:/Documents/GitRepository/colab06/PipelineCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1402416267734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1402416268693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1402416268693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "518 " "Implemented 518 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1402416268885 ""} { "Info" "ICUT_CUT_TM_OPINS" "334 " "Implemented 334 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1402416268885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1402416268885 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1402416268885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1402416268885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 391 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 391 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402416269010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 11 00:04:29 2014 " "Processing ended: Wed Jun 11 00:04:29 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402416269010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402416269010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402416269010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402416269010 ""}
