{
  "signal": [
    {
      "name": "sys_clk",
      "wave": "p................................"
    },
    {
      "name": "sdram_rst",
      "wave": "1...0............................"
    },
    {
      "name": "write",
      "wave": "0...1.0.1.0.1.0.1.....0.........."
    },
    {
      "name": "read",
      "wave": "0.........1.....0................"
    },
    {
      "name": "tim_wr[1:0]",
      "wave": "=.=.=.=.=.=.=.=.=.=.=.=.=........",
      "data": [
        "1",
        "0",
        "2",
        "0",
        "3",
        "1",
        "0",
        "3",
        "1",
        "3",
        "2",
        "1",
        "2"
      ]
    },
    {
      "name": "tim_cas",
      "wave": "0.................1.0.1.........."
    },
    {
      "name": "precharge_safe",
      "wave": "x1...0..........................."
    }
  ],
  "config": {
    "hscale": 2
  },
  "head": {
    "text": "SDRAM Bank Timer",
    "tick": 0
  },
  "foot": {
    "text": "Cycle numbers",
    "tick": 0
  }
}