

================================================================
== Vitis HLS Report for 'gammacorrection_9_9_1080_1920_1_Pipeline_colLoop'
================================================================
* Date:           Wed Sep  4 19:39:13 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  1.371 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1925|     1925|  6.352 us|  6.352 us|  1925|  1925|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- colLoop  |     1923|     1923|         5|          1|          1|  1920|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 8 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %p_dst_data244, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %aecin_data245, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read11 = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_read1"   --->   Operation 11 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %j_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc52.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_V_3 = load i11 %j_V"   --->   Operation 14 'load' 'j_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.94ns)   --->   "%icmp_ln75 = icmp_eq  i11 %j_V_3, i11 %p_read11" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:75]   --->   Operation 15 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%j_V_4 = add i11 %j_V_3, i11 1"   --->   Operation 16 'add' 'j_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc52.i.split, void %for.inc62.i.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:75]   --->   Operation 17 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln75 = store i11 %j_V_4, i11 %j_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:75]   --->   Operation 18 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 19 [1/1] (1.20ns)   --->   "%tmp_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %aecin_data245" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%val1 = trunc i24 %tmp_V"   --->   Operation 20 'trunc' 'val1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%val1_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 8, i32 15"   --->   Operation 21 'partselect' 'val1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%val1_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %tmp_V, i32 16, i32 23"   --->   Operation 22 'partselect' 'val1_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %val1"   --->   Operation 23 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%lut_p_addr = getelementptr i8 %lut_p, i64 0, i64 %zext_ln587" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 24 'getelementptr' 'lut_p_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (1.23ns)   --->   "%outval1 = load i8 %lut_p_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 25 'load' 'outval1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i8 %val1_1"   --->   Operation 26 'zext' 'zext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%lut_p_1_addr = getelementptr i8 %lut_p_1, i64 0, i64 %zext_ln587_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 27 'getelementptr' 'lut_p_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.23ns)   --->   "%outval1_1 = load i8 %lut_p_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 28 'load' 'outval1_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i8 %val1_2"   --->   Operation 29 'zext' 'zext_ln587_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%lut_p_2_addr = getelementptr i8 %lut_p_2, i64 0, i64 %zext_ln587_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 30 'getelementptr' 'lut_p_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (1.23ns)   --->   "%outval1_2 = load i8 %lut_p_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 31 'load' 'outval1_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 32 [1/2] (1.23ns)   --->   "%outval1 = load i8 %lut_p_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 32 'load' 'outval1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 33 [1/2] (1.23ns)   --->   "%outval1_1 = load i8 %lut_p_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 33 'load' 'outval1_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 34 [1/2] (1.23ns)   --->   "%outval1_2 = load i8 %lut_p_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89]   --->   Operation 34 'load' 'outval1_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:78]   --->   Operation 35 'specpipeline' 'specpipeline_ln78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:77]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:42]   --->   Operation 37 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %outval1_2, i8 %outval1_1, i8 %outval1"   --->   Operation 38 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %p_dst_data244, i24 %p_Result_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc52.i" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:75]   --->   Operation 40 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('j.V') [7]  (0 ns)
	'load' operation ('j.V') on local variable 'j.V' [14]  (0 ns)
	'add' operation ('j.V') [16]  (0.798 ns)
	'store' operation ('store_ln75', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:75) of variable 'j.V' on local variable 'j.V' [37]  (0.427 ns)
	blocking operation 0.146 ns on control path)

 <State 2>: 1.2ns
The critical path consists of the following:
	fifo read operation ('tmp.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'aecin_data245' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [22]  (1.2 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('lut_p_addr', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89) [25]  (0 ns)
	'load' operation ('outval1', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89) on array 'lut_p' [26]  (1.24 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'load' operation ('outval1', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_gammacorrection.hpp:89) on array 'lut_p' [26]  (1.24 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'p_dst_data244' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [36]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
