#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Nov  2 19:32:38 2024
# Process ID: 29984
# Current directory: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/synth_1
# Command line: vivado.exe -log mst_fifo_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mst_fifo_top.tcl
# Log file: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/synth_1/mst_fifo_top.vds
# Journal file: C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/synth_1\vivado.jou
# Running On: M_Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 33946 MB
#-----------------------------------------------------------
source mst_fifo_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.srcs/utils_1/imports/synth_1/mst_fifo_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.srcs/utils_1/imports/synth_1/mst_fifo_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mst_fifo_top -part xcku3p-ffva676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27748
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1982.203 ; gain = 420.059
---------------------------------------------------------------------------------
WARNING: [Synth 8-9400] empty statement in sequential block [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_fsm.v:389]
WARNING: [Synth 8-9400] empty statement in sequential block [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_fsm.v:391]
WARNING: [Synth 8-9400] empty statement in sequential block [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_fsm.v:392]
WARNING: [Synth 8-9400] empty statement in sequential block [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_fsm.v:393]
INFO: [Synth 8-6157] synthesizing module 'mst_fifo_top' [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'mst_fifo_io' [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_io.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mst_fifo_io' (0#1) [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_io.v:9]
INFO: [Synth 8-6157] synthesizing module 'mst_fifo_fsm' [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_fsm.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_fsm.v:185]
INFO: [Synth 8-6155] done synthesizing module 'mst_fifo_fsm' (0#1) [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_fsm.v:9]
INFO: [Synth 8-6157] synthesizing module 'mst_pre_fet' [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_pre_fet.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mst_pre_fet' (0#1) [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_pre_fet.v:10]
INFO: [Synth 8-6157] synthesizing module 'mst_data_chk' [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_data_chk.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mst_data_chk' (0#1) [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_data_chk.v:9]
INFO: [Synth 8-6157] synthesizing module 'mst_data_gen' [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_data_gen.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mst_data_gen' (0#1) [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_data_gen.v:10]
INFO: [Synth 8-6157] synthesizing module 'mst_fifo_ctl' [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_ctl.v:11]
INFO: [Synth 8-6155] done synthesizing module 'mst_fifo_ctl' (0#1) [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_ctl.v:11]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/synth_1/.Xil/Vivado-29984-M_Laptop/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/synth_1/.Xil/Vivado-29984-M_Laptop/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mst_fifo_top' (0#1) [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/src/mst_fifo_top.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2104.438 ; gain = 542.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2104.438 ; gain = 542.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2104.438 ; gain = 542.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2104.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'i6_ram'
Finished Parsing XDC File [c:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'i6_ram'
Parsing XDC File [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mst_fifo_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mst_fifo_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2211.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2211.297 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i6_ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.297 ; gain = 649.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku3p-ffva676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.297 ; gain = 649.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for i6_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.297 ; gain = 649.152
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'nxt_state_reg' in module 'mst_fifo_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                    MTRD |                             0010 |                             0010
                    MDLE |                             0100 |                             0100
                    MTWR |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'nxt_state_reg' in module 'mst_fifo_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2211.297 ; gain = 649.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 8     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 9     
	   2 Input    2 Bit       Adders := 5     
	   3 Input    2 Bit       Adders := 4     
+---Registers : 
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 16    
	               32 Bit    Registers := 10    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 6     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input   37 Bit        Muxes := 1     
	   4 Input   37 Bit        Muxes := 1     
	   4 Input   36 Bit        Muxes := 7     
	   2 Input   36 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 25    
	   2 Input   16 Bit        Muxes := 9     
	   2 Input   14 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 16    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 66    
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1368 (col length:96)
BRAMs: 720 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 2211.297 ; gain = 649.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Clock  not yet defined at line 47 of file {C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.srcs/constrs_1/new/constraints.xdc}
Clock  not yet defined at line 48 of file {C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.srcs/constrs_1/new/constraints.xdc}
Clock  not yet defined at line 49 of file {C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.srcs/constrs_1/new/constraints.xdc}
Clock  not yet defined at line 50 of file {C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.srcs/constrs_1/new/constraints.xdc}
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 2547.895 ; gain = 985.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 2643.652 ; gain = 1081.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2643.652 ; gain = 1081.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2643.652 ; gain = 1081.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2643.652 ; gain = 1081.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2643.652 ; gain = 1081.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2643.652 ; gain = 1081.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2643.652 ; gain = 1081.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2643.652 ; gain = 1081.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     1|
|3     |CARRY8      |    24|
|4     |LUT1        |    32|
|5     |LUT2        |   162|
|6     |LUT3        |    97|
|7     |LUT4        |    96|
|8     |LUT5        |   111|
|9     |LUT6        |   469|
|10    |MUXF7       |     1|
|11    |FDCE        |  1037|
|12    |FDPE        |   128|
|13    |IBUF        |    10|
|14    |IOBUF       |    18|
|15    |OBUF        |     7|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2643.652 ; gain = 1081.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:51 . Memory (MB): peak = 2643.652 ; gain = 974.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 2643.652 ; gain = 1081.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2643.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2660.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 18 instances

Synth Design complete | Checksum: 90bc7ca6
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2660.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600 Loopback/Project/FT600_Loopback.runs/synth_1/mst_fifo_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mst_fifo_top_utilization_synth.rpt -pb mst_fifo_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 19:33:58 2024...
