<html>
    <head>
        <META NAME = "Generator" CONTENT="XML_Publisher">
        <META http-equiv="content-type" CONTENT="text/html;charset=iso-8859-1">
        <META NAME = "Copyright" CONTENT="Copyright 2003 Apple Computer, Inc. All Rights Reserved.">
        <TITLE>Xserve: Block Diagram and Buses</TITLE>
        <base target="content">
        
    </head>
    
    <BODY bgcolor="#ffffff">
        <a name="top"></a>
        <!-- start of header -->
        <!--#include virtual="/includes/framesetheader" -->
        <!-- end of header -->
        
        <!-- start of path -->
<font face="Geneva,Helvetica,Arial" size="1"><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Documentation</a> &gt; <a href="../../../../Hardware.html" target="_top">Hardware</a> &gt; <a href="../0Preface/chapter_1_section_1.html#//apple_ref/doc/uid/TP30000322">Xserve</a> &gt; <a href="chapter_3_section_1.html#//apple_ref/doc/uid/TP30000324">Architecture</a></font><br><br>
<!-- end of path -->
        
        <!-- insert Show/Hide frames -->
        <script type="text/javascript" language="JavaScript"><!--
        function loadFrames(){
            if (top == self || (parent.frames[1].name != doc))
                top.location.href = 'index.html?' + location.href;
        }
            
        if (self != top) {
            // loaded in frames
            document.write('<a href="'+self.location+'" target="_top"><img src="../images/hideframes.gif" border="0" alt="Hide Frames"></a>');
        }
        else {
            // not loaded frames
            document.write('<a href="JavaScript:loadFrames()"><img src="../images/showframes.gif" border="0" alt="Show Frames"></a>');
        }
        //--></script>
        <!-- end Show/Hide frames -->
        
        <a href="chapter_3_section_1.html" target="_self"><img src="../images/previous.gif" border="0" alt="Previous"></a>&nbsp;
        <a href="chapter_3_section_3.html" target="_self"><img src="../images/next.gif" border="0" alt="Next"></a>
        
        <hr>
        
        <a name="//apple_ref/doc/uid/TP30000324-TPXREF102" title="Block Diagram and Buses"></a>
<a name="//apple_ref/doc/uid/TP30000324/TPXREF102" title="Block Diagram and Buses"></a>
<a name="TPXREF102" title="Block Diagram and Buses"></a>
<br><h2><font face="Lucida Grande,Helvetica,Arial">Block Diagram and Buses</font></h2>
<p><a href="chapter_3_section_2.html#//apple_ref/doc/uid/TP30000324/TPXREF127">Figure 2-1</a> is a simplified block diagram of the Xserve computer.
The diagram shows the main ICs and the buses that connect them together.</p>
<p>The architecture of Xserve is based on one or two PowerPC
G4 microprocessors and two custom ICs: the U2 memory controller
and bus bridge, and the KeyLargo I/O controller. </p>
<a name="//apple_ref/doc/uid/TP30000324-TPXREF127"></a>
<a name="//apple_ref/doc/uid/TP30000324/TPXREF127"></a>
<a name="TPXREF127"></a>
<p><b><font face="Geneva,Helvetica,Arial" size="2">Figure
2-1 Simplified block diagram  </font></b></p>
<img src = "../art/q28_01.gif" alt = "[image: ../art/q28_01.gif]">
<p>Xserve has the following separate buses, not counting the
processor&#8217;s dedicated interface to the backside cache. </p>
<ul><li>Processor
bus: 167 MHz, 64-bit bus (known as the MaxBus) connecting a processor module
with one or two microprocessors to the U2 IC</li><br>
<li>Memory bus: 167 MHz double data rate (DDR), 64-bit bus connecting
the main memory to the U2 IC.</li><br>
<li>PCI buses: 66 MHz, 64-bit main PCI bus connecting the PCI
card slots through a PCI-to-PCI bridge to the boot ROM, to the ATA-100
disk drive interfaces, and through another PCI-to-PCI bridge to
the KeyLargo I/O controller.</li><br>
<li>AGP/PCI combination bus: slot load configuration only &#8212;
either 4X AGP bus for a graphics card or a 66 MHz (only) 32-bit
PCI bus connected to the U2 IC </li><br>
<li>Ultra ATA bus: ATA-capable bus connecting the internal CD
drive to the KeyLargo I/O controller IC.</li><br>
<li>Hard disk bus: ATA-133 connected independently to each drive.</li><br></ul>
<p>The remainder of this chapter describes the architecture in
three sections centered around the processor module, the U2 memory
controller and bridge IC, and the KeyLargo I/O controller IC. </p>

        <br><br> 
        <!-- insert Show/Hide frames -->
        <script type="text/javascript" language="JavaScript"><!--
        function loadFrames(){
            if (top == self || (parent.frames[1].name != doc))
                top.location.href = 'index.html?' + location.href;
        }
            
        if (self != top) {
            // loaded in frames
            document.write('<a href="'+self.location+'" target="_top"><img src="../images/hideframes.gif" border="0" alt="Hide Frames"></a>');
        }
        else {
            // not loaded frames
            document.write('<a href="JavaScript:loadFrames()"><img src="../images/showframes.gif" border="0" alt="Show Frames"></a>');
        }
        //--></script>
        <!-- end Show/Hide frames -->
        <a href="chapter_3_section_1.html" target="_self"><img src="../images/previous.gif" border="0" alt="Previous"></a>&nbsp;
        <a href="chapter_3_section_3.html" target="_self"><img src="../images/next.gif" border="0" alt="Next"></a>

        <br><hr><font face="Geneva,Helvetica,Arial" size="2">&#169; 2003 Apple Computer, Inc. (Last Updated April 22, 2003)</font>

        
        <!-- start of footer -->
        <!--#include virtual="/includes/framesetfooter" -->
        <!-- end of footer -->
    </BODY>
</html>
