# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tryAgain.srcs/sources_1/imports/Lab 2/Audio_Codec_Wrapper.vhd" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 2/lab2_pack.vhdl" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 2/TWICtl.vhd" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 1 Imports/addrCounter.vhdl" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 1 Imports/counter.vhdl" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 1 Imports/counterVert.vhd" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 1 Imports/dvid.vhdl" \
"../../../../tryAgain.srcs/sources_1/imports/code/filterBlock.vhd" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 2/i2s_ctl.vhd" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 1 Imports/lab1.vhdl" \
"../../../../tryAgain.srcs/sources_1/new/lab2_datapath.vhd" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 1 Imports/scopeface.vhdl" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 1 Imports/tdms.vhdl" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 1 Imports/vga.vhdl" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 1 Imports/video.vhdl" \
"../../../../tryAgain.srcs/sources_1/imports/Lab 2/Lab2_datapath_tb.vhd" \

# Do not sort compile order
nosort
