// Seed: 1232558974
module module_0 (
    input wire id_0,
    input tri id_1
    , id_25,
    input tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    output wor id_6,
    output wire id_7,
    input tri id_8,
    output tri0 id_9,
    output tri id_10,
    output wor id_11,
    input tri1 id_12,
    output tri0 id_13,
    output tri id_14,
    input wand id_15,
    input tri id_16,
    output supply0 id_17,
    input supply0 id_18,
    output supply1 id_19,
    input supply1 id_20,
    input wire id_21,
    input tri0 id_22,
    input tri0 id_23
);
  wire id_26;
  ;
  wire [-1 'h0 ==  -1 : ""] id_27;
  assign id_19 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5,
    output uwire id_6,
    output supply0 id_7,
    output tri id_8,
    output wand id_9,
    input wire id_10,
    output wor id_11
);
  assign id_11 = 1'd0 == id_5;
  wire [1 : -1 'h0 !=  1] id_13;
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_5,
      id_3,
      id_5,
      id_2,
      id_6,
      id_8,
      id_10,
      id_6,
      id_8,
      id_9,
      id_2,
      id_11,
      id_11,
      id_2,
      id_1,
      id_11,
      id_3,
      id_4,
      id_0,
      id_1,
      id_10,
      id_10
  );
  assign modCall_1.id_14 = 0;
  logic [-1 : 1 'b0] id_15;
endmodule
