OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/tmp/routing/15-fill.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 37 pins.
[INFO ODB-0131]     Created 1464 components and 6947 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 5604 connections.
[INFO ODB-0133]     Created 542 nets and 1143 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/tmp/routing/15-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_clkgen_with_edgedetect
Die area:                 ( 0 0 ) ( 174000 64000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     1464
Number of terminals:      37
Number of snets:          4
Number of nets:           542

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 31.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 14124.
[INFO DRT-0033] mcon shape region query size = 16620.
[INFO DRT-0033] met1 shape region query size = 5782.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 404.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 423.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 156.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 37 pins.
[INFO DRT-0081]   Complete 15 unique inst patterns.
[INFO DRT-0084]   Complete 523 groups.
#scanned instances     = 1464
#unique  instances     = 31
#stdCellGenAp          = 303
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 236
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1129
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 112.61 (MB), peak = 112.61 (MB)

Number of guides:     2543

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 25 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 9 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1064.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 890.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 402.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1467 vertical wires in 1 frboxes and 897 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 173 vertical wires in 1 frboxes and 407 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 120.49 (MB), peak = 122.84 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 120.49 (MB), peak = 122.84 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 174.04 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 167.12 (MB).
    Completing 30% with 164 violations.
    elapsed time = 00:00:05, memory = 167.12 (MB).
    Completing 40% with 164 violations.
    elapsed time = 00:00:05, memory = 167.12 (MB).
    Completing 50% with 172 violations.
    elapsed time = 00:00:06, memory = 175.39 (MB).
    Completing 60% with 172 violations.
    elapsed time = 00:00:11, memory = 181.00 (MB).
    Completing 70% with 278 violations.
    elapsed time = 00:00:11, memory = 181.00 (MB).
    Completing 80% with 278 violations.
    elapsed time = 00:00:11, memory = 181.00 (MB).
[INFO DRT-0199]   Number of violations = 283.
Viol/Layer        met1   met2
Metal Spacing       41      6
Recheck              5      0
Short              179     52
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:12, memory = 496.50 (MB), peak = 508.27 (MB)
Total wire length = 16113 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6602 um.
Total wire length on LAYER met2 = 7985 um.
Total wire length on LAYER met3 = 1461 um.
Total wire length on LAYER met4 = 63 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2819.
Up-via summary (total 2819):.

-----------------------
 FR_MASTERSLICE       0
            li1    1143
           met1    1486
           met2     186
           met3       4
           met4       0
-----------------------
                   2819


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 283 violations.
    elapsed time = 00:00:01, memory = 499.52 (MB).
    Completing 20% with 283 violations.
    elapsed time = 00:00:02, memory = 499.52 (MB).
    Completing 30% with 274 violations.
    elapsed time = 00:00:02, memory = 499.52 (MB).
    Completing 40% with 274 violations.
    elapsed time = 00:00:02, memory = 499.52 (MB).
    Completing 50% with 257 violations.
    elapsed time = 00:00:04, memory = 499.52 (MB).
    Completing 60% with 257 violations.
    elapsed time = 00:00:06, memory = 499.52 (MB).
    Completing 70% with 153 violations.
    elapsed time = 00:00:06, memory = 499.52 (MB).
    Completing 80% with 153 violations.
    elapsed time = 00:00:07, memory = 499.52 (MB).
[INFO DRT-0199]   Number of violations = 149.
Viol/Layer        met1   met2
Metal Spacing        8      4
Short              125     12
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:08, memory = 511.49 (MB), peak = 511.49 (MB)
Total wire length = 15972 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6380 um.
Total wire length on LAYER met2 = 7896 um.
Total wire length on LAYER met3 = 1634 um.
Total wire length on LAYER met4 = 61 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2777.
Up-via summary (total 2777):.

-----------------------
 FR_MASTERSLICE       0
            li1    1143
           met1    1447
           met2     179
           met3       8
           met4       0
-----------------------
                   2777


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 149 violations.
    elapsed time = 00:00:00, memory = 511.49 (MB).
    Completing 20% with 149 violations.
    elapsed time = 00:00:00, memory = 511.49 (MB).
    Completing 30% with 144 violations.
    elapsed time = 00:00:00, memory = 511.49 (MB).
    Completing 40% with 144 violations.
    elapsed time = 00:00:00, memory = 511.49 (MB).
    Completing 50% with 144 violations.
    elapsed time = 00:00:03, memory = 518.64 (MB).
    Completing 60% with 140 violations.
    elapsed time = 00:00:04, memory = 518.64 (MB).
    Completing 70% with 140 violations.
    elapsed time = 00:00:05, memory = 518.64 (MB).
    Completing 80% with 134 violations.
    elapsed time = 00:00:08, memory = 519.42 (MB).
    Completing 90% with 134 violations.
    elapsed time = 00:00:09, memory = 519.42 (MB).
    Completing 100% with 131 violations.
    elapsed time = 00:00:09, memory = 519.42 (MB).
[INFO DRT-0199]   Number of violations = 131.
Viol/Layer        met1   met2
Metal Spacing       15      7
Short              107      2
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:09, memory = 519.42 (MB), peak = 519.42 (MB)
Total wire length = 15915 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6350 um.
Total wire length on LAYER met2 = 7838 um.
Total wire length on LAYER met3 = 1682 um.
Total wire length on LAYER met4 = 44 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2721.
Up-via summary (total 2721):.

-----------------------
 FR_MASTERSLICE       0
            li1    1143
           met1    1401
           met2     175
           met3       2
           met4       0
-----------------------
                   2721


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 131 violations.
    elapsed time = 00:00:00, memory = 519.93 (MB).
    Completing 20% with 131 violations.
    elapsed time = 00:00:00, memory = 519.93 (MB).
    Completing 30% with 52 violations.
    elapsed time = 00:00:00, memory = 519.93 (MB).
    Completing 40% with 52 violations.
    elapsed time = 00:00:00, memory = 519.93 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:01, memory = 519.93 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:01, memory = 519.93 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:01, memory = 519.93 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:01, memory = 519.93 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 519.93 (MB), peak = 519.93 (MB)
Total wire length = 15908 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5796 um.
Total wire length on LAYER met2 = 7786 um.
Total wire length on LAYER met3 = 2236 um.
Total wire length on LAYER met4 = 89 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2754.
Up-via summary (total 2754):.

-----------------------
 FR_MASTERSLICE       0
            li1    1143
           met1    1362
           met2     243
           met3       6
           met4       0
-----------------------
                   2754


[INFO DRT-0198] Complete detail routing.
Total wire length = 15908 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5796 um.
Total wire length on LAYER met2 = 7786 um.
Total wire length on LAYER met3 = 2236 um.
Total wire length on LAYER met4 = 89 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2754.
Up-via summary (total 2754):.

-----------------------
 FR_MASTERSLICE       0
            li1    1143
           met1    1362
           met2     243
           met3       6
           met4       0
-----------------------
                   2754


[INFO DRT-0267] cpu time = 00:00:46, elapsed time = 00:00:31, memory = 519.93 (MB), peak = 519.93 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/kaiserschmarrn/results/routing/adc_clkgen_with_edgedetect.def
