Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Sep  1 21:41:42 2023
| Host         : DESKTOP-J9AK86M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file teach_soc_top_timing_summary_routed.rpt -pb teach_soc_top_timing_summary_routed.pb -rpx teach_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : teach_soc_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.035        0.000                      0                 3702        0.036        0.000                      0                 3702        3.000        0.000                       0                  1884  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll  {0.000 10.000}     20.000          50.000          
  soc_clk_clk_pll   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                   17.845        0.000                       0                     3  
  soc_clk_clk_pll         3.035        0.000                      0                 3702        0.036        0.000                      0                 3702        9.500        0.000                       0                  1880  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_clk_clk_pll
  To Clock:  soc_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_pre_read/pc_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_clk_clk_pll fall@10.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.704ns (10.400%)  route 6.065ns (89.600%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.563    -2.428    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         4.266     2.294    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y75         LUT6 (Prop_lut6_I2_O)        0.124     2.418 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.799     4.217    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0_i_2_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.341 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=1, routed)           0.000     4.341    cpu/cpu_pre_read/inst_sram_rdata[28]
    SLICE_X48Y50         FDRE                                         r  cpu/cpu_pre_read/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    T5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.596    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.847 f  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.423    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.514 f  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.442     7.955    cpu/cpu_pre_read/soc_clk
    SLICE_X48Y50         FDRE                                         r  cpu/cpu_pre_read/pc_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.505     7.450    
                         clock uncertainty           -0.108     7.343    
    SLICE_X48Y50         FDRE (Setup_fdre_C_D)        0.034     7.377    cpu/cpu_pre_read/pc_reg[28]
  -------------------------------------------------------------------
                         required time                          7.377    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_pre_read/pc_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_clk_clk_pll fall@10.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 0.704ns (10.420%)  route 6.052ns (89.580%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.563    -2.428    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.972 f  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         5.269     3.297    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X36Y68         LUT4 (Prop_lut4_I3_O)        0.124     3.421 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.784     4.204    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I3_O)        0.124     4.328 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.000     4.328    cpu/cpu_pre_read/inst_sram_rdata[15]
    SLICE_X36Y63         FDRE                                         r  cpu/cpu_pre_read/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    T5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.596    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.847 f  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.423    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.514 f  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.430     7.943    cpu/cpu_pre_read/soc_clk
    SLICE_X36Y63         FDRE                                         r  cpu/cpu_pre_read/pc_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.505     7.438    
                         clock uncertainty           -0.108     7.331    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.034     7.365    cpu/cpu_pre_read/pc_reg[15]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_pre_read/pc_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_clk_clk_pll fall@10.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.704ns (10.827%)  route 5.798ns (89.173%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.563    -2.428    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=128, routed)         4.007     2.034    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124     2.158 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0_i_2/O
                         net (fo=1, routed)           1.792     3.950    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0_i_2_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I1_O)        0.124     4.074 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=1, routed)           0.000     4.074    cpu/cpu_pre_read/inst_sram_rdata[29]
    SLICE_X48Y51         FDRE                                         r  cpu/cpu_pre_read/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    T5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.596    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.847 f  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.423    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.514 f  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.442     7.955    cpu/cpu_pre_read/soc_clk
    SLICE_X48Y51         FDRE                                         r  cpu/cpu_pre_read/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.505     7.450    
                         clock uncertainty           -0.108     7.343    
    SLICE_X48Y51         FDRE (Setup_fdre_C_D)        0.034     7.377    cpu/cpu_pre_read/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          7.377    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_pre_read/pc_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_clk_clk_pll fall@10.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 0.704ns (10.977%)  route 5.709ns (89.023%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 7.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.563    -2.428    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         4.203     2.231    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X58Y63         LUT6 (Prop_lut6_I2_O)        0.124     2.355 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           1.506     3.861    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.985 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.000     3.985    cpu/cpu_pre_read/inst_sram_rdata[11]
    SLICE_X36Y63         FDRE                                         r  cpu/cpu_pre_read/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    T5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.596    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.847 f  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.423    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.514 f  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.430     7.943    cpu/cpu_pre_read/soc_clk
    SLICE_X36Y63         FDRE                                         r  cpu/cpu_pre_read/pc_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.505     7.438    
                         clock uncertainty           -0.108     7.331    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)        0.032     7.363    cpu/cpu_pre_read/pc_reg[11]
  -------------------------------------------------------------------
                         required time                          7.363    
                         arrival time                          -3.985    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_pre_read/pc_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_clk_clk_pll fall@10.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.405ns  (logic 0.704ns (10.991%)  route 5.701ns (89.009%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.563    -2.428    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         4.550     2.578    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.702 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_2/O
                         net (fo=1, routed)           1.151     3.853    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0_i_2_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I1_O)        0.124     3.977 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=1, routed)           0.000     3.977    cpu/cpu_pre_read/inst_sram_rdata[25]
    SLICE_X48Y52         FDRE                                         r  cpu/cpu_pre_read/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    T5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.596    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.847 f  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.423    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.514 f  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.442     7.955    cpu/cpu_pre_read/soc_clk
    SLICE_X48Y52         FDRE                                         r  cpu/cpu_pre_read/pc_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.505     7.450    
                         clock uncertainty           -0.108     7.343    
    SLICE_X48Y52         FDRE (Setup_fdre_C_D)        0.032     7.375    cpu/cpu_pre_read/pc_reg[25]
  -------------------------------------------------------------------
                         required time                          7.375    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_pre_read/pc_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_clk_clk_pll fall@10.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.704ns (10.997%)  route 5.697ns (89.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 7.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.563    -2.428    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=128, routed)         4.025     2.052    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124     2.176 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2/O
                         net (fo=1, routed)           1.673     3.849    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0_i_2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I1_O)        0.124     3.973 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0/O
                         net (fo=1, routed)           0.000     3.973    cpu/cpu_pre_read/inst_sram_rdata[31]
    SLICE_X48Y53         FDRE                                         r  cpu/cpu_pre_read/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    T5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.596    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.847 f  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.423    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.514 f  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.441     7.954    cpu/cpu_pre_read/soc_clk
    SLICE_X48Y53         FDRE                                         r  cpu/cpu_pre_read/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.505     7.449    
                         clock uncertainty           -0.108     7.342    
    SLICE_X48Y53         FDRE (Setup_fdre_C_D)        0.032     7.374    cpu/cpu_pre_read/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_pre_read/pc_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_clk_clk_pll fall@10.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 0.704ns (10.997%)  route 5.698ns (89.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.563    -2.428    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         4.098     2.126    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y75         LUT6 (Prop_lut6_I2_O)        0.124     2.250 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_2/O
                         net (fo=1, routed)           1.600     3.850    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0_i_2_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I1_O)        0.124     3.974 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[30]_INST_0/O
                         net (fo=1, routed)           0.000     3.974    cpu/cpu_pre_read/inst_sram_rdata[30]
    SLICE_X48Y49         FDRE                                         r  cpu/cpu_pre_read/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    T5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.596    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.847 f  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.423    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.514 f  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.452     7.966    cpu/cpu_pre_read/soc_clk
    SLICE_X48Y49         FDRE                                         r  cpu/cpu_pre_read/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.497     7.469    
                         clock uncertainty           -0.108     7.361    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.034     7.395    cpu/cpu_pre_read/pc_reg[30]
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_pre_read/pc_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_clk_clk_pll fall@10.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 0.704ns (11.149%)  route 5.611ns (88.851%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 7.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.563    -2.428    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=128, routed)         4.122     2.150    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X58Y62         LUT6 (Prop_lut6_I3_O)        0.124     2.274 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1/O
                         net (fo=1, routed)           1.489     3.762    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_1_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     3.886 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.000     3.886    cpu/cpu_pre_read/inst_sram_rdata[9]
    SLICE_X36Y62         FDRE                                         r  cpu/cpu_pre_read/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    T5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.596    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.847 f  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.423    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.514 f  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.431     7.944    cpu/cpu_pre_read/soc_clk
    SLICE_X36Y62         FDRE                                         r  cpu/cpu_pre_read/pc_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.505     7.439    
                         clock uncertainty           -0.108     7.332    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.034     7.366    cpu/cpu_pre_read/pc_reg[9]
  -------------------------------------------------------------------
                         required time                          7.366    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_pre_read/pc_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_clk_clk_pll fall@10.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 0.704ns (11.155%)  route 5.607ns (88.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 7.955 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.563    -2.428    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y39         FDRE                                         r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.972 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=128, routed)         3.962     1.990    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y75         LUT6 (Prop_lut6_I2_O)        0.124     2.114 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2/O
                         net (fo=1, routed)           1.645     3.759    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0_i_2_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I1_O)        0.124     3.883 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=1, routed)           0.000     3.883    cpu/cpu_pre_read/inst_sram_rdata[26]
    SLICE_X48Y50         FDRE                                         r  cpu/cpu_pre_read/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    T5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.596    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.847 f  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.423    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.514 f  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.442     7.955    cpu/cpu_pre_read/soc_clk
    SLICE_X48Y50         FDRE                                         r  cpu/cpu_pre_read/pc_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.505     7.450    
                         clock uncertainty           -0.108     7.343    
    SLICE_X48Y50         FDRE (Setup_fdre_C_D)        0.032     7.375    cpu/cpu_pre_read/pc_reg[26]
  -------------------------------------------------------------------
                         required time                          7.375    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 cpu/m_w/reg_write_w_reg/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_regfile/data_reg[24][16]/CE
                            (falling edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_clk_clk_pll fall@10.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 0.642ns (10.487%)  route 5.480ns (89.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.427ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.739    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.743 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.087    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.564    -2.427    cpu/m_w/soc_clk
    SLICE_X34Y44         FDCE                                         r  cpu/m_w/reg_write_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518    -1.909 r  cpu/m_w/reg_write_w_reg/Q
                         net (fo=32, routed)          1.361    -0.548    cpu/m_w/reg_write_w_reg_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I0_O)        0.124    -0.424 r  cpu/m_w/data[24][31]_i_1/O
                         net (fo=32, routed)          4.119     3.695    cpu/cpu_regfile/data_reg[24][31]_0[0]
    SLICE_X58Y23         FDCE                                         r  cpu/cpu_regfile/data_reg[24][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll fall edge)
                                                     10.000    10.000 f  
    T5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 f  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.596    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.847 f  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.423    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.514 f  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        1.503     8.017    cpu/cpu_regfile/soc_clk
    SLICE_X58Y23         FDCE                                         r  cpu/cpu_regfile/data_reg[24][16]/C  (IS_INVERTED)
                         clock pessimism             -0.497     7.520    
                         clock uncertainty           -0.108     7.412    
    SLICE_X58Y23         FDCE (Setup_fdce_C_CE)      -0.202     7.210    cpu/cpu_regfile/data_reg[24][16]
  -------------------------------------------------------------------
                         required time                          7.210    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                  3.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 cpu/f_d/debug_wb_pc_d_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/d_e/debug_wb_pc_e_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.313%)  route 0.247ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.561    -0.541    cpu/f_d/soc_clk
    SLICE_X35Y40         FDCE                                         r  cpu/f_d/debug_wb_pc_d_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  cpu/f_d/debug_wb_pc_d_reg[25]/Q
                         net (fo=1, routed)           0.247    -0.153    cpu/d_e/debug_wb_pc_d[25]
    SLICE_X38Y40         FDCE                                         r  cpu/d_e/debug_wb_pc_e_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.831    -0.310    cpu/d_e/soc_clk
    SLICE_X38Y40         FDCE                                         r  cpu/d_e/debug_wb_pc_e_reg[25]/C
                         clock pessimism              0.034    -0.276    
    SLICE_X38Y40         FDCE (Hold_fdce_C_D)         0.087    -0.189    cpu/d_e/debug_wb_pc_e_reg[25]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cpu/cpu_pc/pc_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/f_d/debug_wb_pc_d_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.246ns (58.388%)  route 0.175ns (41.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.561    -0.541    cpu/cpu_pc/soc_clk
    SLICE_X34Y42         FDSE                                         r  cpu/cpu_pc/pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDSE (Prop_fdse_C_Q)         0.148    -0.393 r  cpu/cpu_pc/pc_reg[29]/Q
                         net (fo=2, routed)           0.175    -0.218    cpu/f_d/debug_wb_pc_d_reg[31]_0[29]
    SLICE_X36Y44         LUT5 (Prop_lut5_I0_O)        0.098    -0.120 r  cpu/f_d/debug_wb_pc_d[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    cpu/f_d/debug_wb_pc_d[29]_i_1_n_0
    SLICE_X36Y44         FDCE                                         r  cpu/f_d/debug_wb_pc_d_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.832    -0.309    cpu/f_d/soc_clk
    SLICE_X36Y44         FDCE                                         r  cpu/f_d/debug_wb_pc_d_reg[29]/C
                         clock pessimism              0.034    -0.275    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.091    -0.184    cpu/f_d/debug_wb_pc_d_reg[29]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cpu/f_d/addr1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/d_e/jmp_addr_e_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.225%)  route 0.271ns (65.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.564    -0.538    cpu/f_d/soc_clk
    SLICE_X39Y48         FDCE                                         r  cpu/f_d/addr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  cpu/f_d/addr1_reg[3]/Q
                         net (fo=35, routed)          0.271    -0.126    cpu/d_e/addr1[3]
    SLICE_X35Y42         FDCE                                         r  cpu/d_e/jmp_addr_e_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.830    -0.311    cpu/d_e/soc_clk
    SLICE_X35Y42         FDCE                                         r  cpu/d_e/jmp_addr_e_reg[24]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X35Y42         FDCE (Hold_fdce_C_D)         0.076    -0.201    cpu/d_e/jmp_addr_e_reg[24]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cpu/e_m/write_data_m_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.791%)  route 0.254ns (63.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.562    -0.540    cpu/e_m/soc_clk
    SLICE_X52Y36         FDCE                                         r  cpu/e_m/write_data_m_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDCE (Prop_fdce_C_Q)         0.148    -0.392 r  cpu/e_m/write_data_m_reg[28]/Q
                         net (fo=2, routed)           0.254    -0.138    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.877    -0.264    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.195    -0.459    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.242    -0.217    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu/e_m/write_data_m_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.083%)  route 0.328ns (69.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.564    -0.538    cpu/e_m/soc_clk
    SLICE_X49Y39         FDCE                                         r  cpu/e_m/write_data_m_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  cpu/e_m/write_data_m_reg[27]/Q
                         net (fo=2, routed)           0.328    -0.069    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.877    -0.264    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.195    -0.459    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.163    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cpu/cpu_pc/pc_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/f_d/debug_wb_pc_d_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.333%)  route 0.244ns (49.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.561    -0.541    cpu/cpu_pc/soc_clk
    SLICE_X34Y42         FDSE                                         r  cpu/cpu_pc/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDSE (Prop_fdse_C_Q)         0.148    -0.393 r  cpu/cpu_pc/pc_reg[31]/Q
                         net (fo=2, routed)           0.244    -0.149    cpu/f_d/debug_wb_pc_d_reg[31]_0[31]
    SLICE_X38Y42         LUT5 (Prop_lut5_I0_O)        0.099    -0.050 r  cpu/f_d/debug_wb_pc_d[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    cpu/f_d/debug_wb_pc_d[31]_i_1_n_0
    SLICE_X38Y42         FDCE                                         r  cpu/f_d/debug_wb_pc_d_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.831    -0.310    cpu/f_d/soc_clk
    SLICE_X38Y42         FDCE                                         r  cpu/f_d/debug_wb_pc_d_reg[31]/C
                         clock pessimism              0.034    -0.276    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.120    -0.156    cpu/f_d/debug_wb_pc_d_reg[31]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 cpu/e_m/PC_branch_m_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_pc/pc_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.185ns (36.256%)  route 0.325ns (63.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.562    -0.540    cpu/e_m/soc_clk
    SLICE_X36Y42         FDCE                                         r  cpu/e_m/PC_branch_m_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  cpu/e_m/PC_branch_m_reg[29]/Q
                         net (fo=1, routed)           0.325    -0.074    cpu/mux_choose_pc/pc_reg[31][29]
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.044    -0.030 r  cpu/mux_choose_pc/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    cpu/cpu_pc/D[29]
    SLICE_X34Y42         FDSE                                         r  cpu/cpu_pc/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.830    -0.311    cpu/cpu_pc/soc_clk
    SLICE_X34Y42         FDSE                                         r  cpu/cpu_pc/pc_reg[29]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X34Y42         FDSE (Hold_fdse_C_D)         0.131    -0.146    cpu/cpu_pc/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/e_m/PC_branch_m_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/cpu_pc/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.470%)  route 0.285ns (60.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.559    -0.543    cpu/e_m/soc_clk
    SLICE_X36Y36         FDCE                                         r  cpu/e_m/PC_branch_m_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  cpu/e_m/PC_branch_m_reg[19]/Q
                         net (fo=1, routed)           0.285    -0.117    cpu/mux_choose_pc/pc_reg[31][19]
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.045    -0.072 r  cpu/mux_choose_pc/pc[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    cpu/cpu_pc/D[19]
    SLICE_X35Y36         FDRE                                         r  cpu/cpu_pc/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.826    -0.315    cpu/cpu_pc/soc_clk
    SLICE_X35Y36         FDRE                                         r  cpu/cpu_pc/pc_reg[19]/C
                         clock pessimism              0.034    -0.281    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.091    -0.190    cpu/cpu_pc/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cpu/f_d/PC_plus4_d_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/d_e/PC_plus4_e_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.556    -0.546    cpu/f_d/soc_clk
    SLICE_X35Y32         FDCE                                         r  cpu/f_d/PC_plus4_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  cpu/f_d/PC_plus4_d_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.349    cpu/d_e/PC_plus4_e_reg[31]_1[6]
    SLICE_X35Y32         FDCE                                         r  cpu/d_e/PC_plus4_e_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.823    -0.318    cpu/d_e/soc_clk
    SLICE_X35Y32         FDCE                                         r  cpu/d_e/PC_plus4_e_reg[7]/C
                         clock pessimism             -0.228    -0.546    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.078    -0.468    cpu/d_e/PC_plus4_e_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/f_d/PC_plus4_d_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/d_e/PC_plus4_e_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by soc_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             soc_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_clk_clk_pll rise@0.000ns - soc_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.694    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.629 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.128    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.556    -0.546    cpu/f_d/soc_clk
    SLICE_X35Y32         FDCE                                         r  cpu/f_d/PC_plus4_d_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  cpu/f_d/PC_plus4_d_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.349    cpu/d_e/PC_plus4_e_reg[31]_1[5]
    SLICE_X35Y32         FDCE                                         r  cpu/d_e/PC_plus4_e_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.923    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.716 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.170    clk_pll/inst/soc_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.141 r  clk_pll/inst/clkout1_buf/O
                         net (fo=1878, routed)        0.823    -0.318    cpu/d_e/soc_clk
    SLICE_X35Y32         FDCE                                         r  cpu/d_e/PC_plus4_e_reg[6]/C
                         clock pessimism             -0.228    -0.546    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.076    -0.470    cpu/d_e/PC_plus4_e_reg[6]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y11    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y11    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y13    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y13    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y23    cpu/cpu_regfile/data_reg[29][9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y43    cpu/cpu_regfile/data_reg[2][23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y43    cpu/cpu_regfile/data_reg[2][24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y43    cpu/cpu_regfile/data_reg[2][25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X50Y43    cpu/cpu_regfile/data_reg[2][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y39    confreg/conf_rdata_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y39    confreg/conf_rdata_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y39    confreg/conf_rdata_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y39    confreg/conf_rdata_reg_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y30    cpu/cpu_regfile/data_reg[2][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y36    bridge_1x2/sel_conf_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y23    cpu/cpu_regfile/data_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y23    cpu/cpu_regfile/data_reg[2][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y23    cpu/cpu_regfile/data_reg[2][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y22    cpu/cpu_regfile/data_reg[2][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y23    cpu/cpu_regfile/data_reg[2][14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X28Y39    cpu/cpu_regfile/data_reg[2][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y37    confreg/conf_rdata_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y36    confreg/conf_rdata_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y37    confreg/conf_rdata_reg_reg[13]/C



