--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml nx3_audio.twx nx3_audio.ncd -o nx3_audio.twr nx3_audio.pcf
-ucf nx3_audio.ucf

Design file:              nx3_audio.ncd
Physical constraint file: nx3_audio.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
uart_rx     |    3.492(R)|      SLOW  |   -1.527(R)|      FAST  |sampleClock       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
digit<0>    |         8.952(R)|      SLOW  |         4.212(R)|      FAST  |sampleClock       |   0.000|
digit<1>    |         8.965(R)|      SLOW  |         4.227(R)|      FAST  |sampleClock       |   0.000|
digit<2>    |         8.811(R)|      SLOW  |         4.178(R)|      FAST  |sampleClock       |   0.000|
digit<3>    |         9.050(R)|      SLOW  |         4.300(R)|      FAST  |sampleClock       |   0.000|
segments<0> |        11.298(R)|      SLOW  |         4.586(R)|      FAST  |sampleClock       |   0.000|
segments<1> |        11.143(R)|      SLOW  |         4.457(R)|      FAST  |sampleClock       |   0.000|
segments<2> |        11.678(R)|      SLOW  |         4.615(R)|      FAST  |sampleClock       |   0.000|
segments<3> |        11.530(R)|      SLOW  |         4.570(R)|      FAST  |sampleClock       |   0.000|
segments<4> |        11.711(R)|      SLOW  |         4.679(R)|      FAST  |sampleClock       |   0.000|
segments<5> |        11.687(R)|      SLOW  |         4.605(R)|      FAST  |sampleClock       |   0.000|
segments<6> |        11.695(R)|      SLOW  |         4.629(R)|      FAST  |sampleClock       |   0.000|
segments<7> |        11.674(R)|      SLOW  |         4.852(R)|      FAST  |sampleClock       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.015|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan  8 23:16:19 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 439 MB



