verilog xil_defaultlib  "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/RegisterFile.v"
verilog xil_defaultlib  "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/Mux.v"
verilog xil_defaultlib  "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/InsMEM.v"
verilog xil_defaultlib  "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/Extend.v"
verilog xil_defaultlib  "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/DataMEM.v"
verilog xil_defaultlib  "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sources_1/new/s_cpu.v"
verilog xil_defaultlib  "C:/Xilinx/Vivado/CPU1/CPU1.srcs/sim_1/new/test.v"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
