{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591795830740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591795830753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 15:30:30 2020 " "Processing started: Wed Jun 10 15:30:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591795830753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795830753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795830754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591795837129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591795837130 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "main_system.qsys " "Elaborating Platform Designer system entity \"main_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591795894270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:49 Progress: Loading quartus/main_system.qsys " "2020.06.10.15:31:49 Progress: Loading quartus/main_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795909488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:51 Progress: Reading input file " "2020.06.10.15:31:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795911594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:52 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.0\] " "2020.06.10.15:31:52 Progress: Adding SDRAM_controller \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795912097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:52 Progress: Parameterizing module SDRAM_controller " "2020.06.10.15:31:52 Progress: Parameterizing module SDRAM_controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795912697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:52 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\] " "2020.06.10.15:31:52 Progress: Adding audio_0 \[altera_up_avalon_audio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795912724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:56 Progress: Parameterizing module audio_0 " "2020.06.10.15:31:56 Progress: Parameterizing module audio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795916181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:56 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\] " "2020.06.10.15:31:56 Progress: Adding audio_and_video_config_0 \[altera_up_avalon_audio_and_video_config 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795916183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:58 Progress: Parameterizing module audio_and_video_config_0 " "2020.06.10.15:31:58 Progress: Parameterizing module audio_and_video_config_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795918624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:58 Progress: Adding clk_0 \[clock_source 18.0\] " "2020.06.10.15:31:58 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795918628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:59 Progress: Parameterizing module clk_0 " "2020.06.10.15:31:59 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795919136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:59 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2020.06.10.15:31:59 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795919137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:59 Progress: Parameterizing module jtag_uart_0 " "2020.06.10.15:31:59 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795919301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:31:59 Progress: Adding nios2 \[altera_nios2_gen2 18.0\] " "2020.06.10.15:31:59 Progress: Adding nios2 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795919311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:32:00 Progress: Parameterizing module nios2 " "2020.06.10.15:32:00 Progress: Parameterizing module nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795920183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:32:00 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\] " "2020.06.10.15:32:00 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795920196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:32:00 Progress: Parameterizing module onchip_memory " "2020.06.10.15:32:00 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795920338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:32:00 Progress: Adding pll \[altera_pll 18.0\] " "2020.06.10.15:32:00 Progress: Adding pll \[altera_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795920348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:32:04 Progress: Parameterizing module pll " "2020.06.10.15:32:04 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795924866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:32:05 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\] " "2020.06.10.15:32:05 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795925028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:32:05 Progress: Parameterizing module sysid_qsys_0 " "2020.06.10.15:32:05 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795925177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:32:05 Progress: Building connections " "2020.06.10.15:32:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795925179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:32:05 Progress: Parameterizing connections " "2020.06.10.15:32:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795925373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:32:05 Progress: Validating " "2020.06.10.15:32:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795925380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.10.15:32:16 Progress: Done reading input file " "2020.06.10.15:32:16 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795936302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Main_system.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795940255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Main_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795940259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Main_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795940264 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Main_system.pll: Able to implement PLL - Actual settings differ from Requested settings " "Main_system.pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795940267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795940268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795940274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system: Generating main_system \"main_system\" for QUARTUS_SYNTH " "Main_system: Generating main_system \"main_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795943584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0 " "Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795954311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_006.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_006.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795954429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6 " "Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795954453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink2 " "Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795954468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Starting RTL generation for module 'main_system_SDRAM_controller' " "SDRAM_controller: Starting RTL generation for module 'main_system_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795964646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=main_system_SDRAM_controller --dir=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0002_SDRAM_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0002_SDRAM_controller_gen//main_system_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \] " "SDRAM_controller:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=main_system_SDRAM_controller --dir=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0002_SDRAM_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0002_SDRAM_controller_gen//main_system_SDRAM_controller_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795964651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: Done RTL generation for module 'main_system_SDRAM_controller' " "SDRAM_controller: Done RTL generation for module 'main_system_SDRAM_controller'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795969553 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller: \"main_system\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\" " "SDRAM_controller: \"main_system\" instantiated altera_avalon_new_sdram_controller \"SDRAM_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795969623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: Starting Generation of Audio Controller " "Audio_0: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795969632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0: \"main_system\" instantiated altera_up_avalon_audio \"audio_0\" " "Audio_0: \"main_system\" instantiated altera_up_avalon_audio \"audio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795969953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: Starting Generation of Audio and Video Config " "Audio_and_video_config_0: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795969967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_and_video_config_0: \"main_system\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\" " "Audio_and_video_config_0: \"main_system\" instantiated altera_up_avalon_audio_and_video_config \"audio_and_video_config_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795970254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'main_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'main_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795970315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_system_jtag_uart_0 --dir=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0005_jtag_uart_0_gen//main_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_system_jtag_uart_0 --dir=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0005_jtag_uart_0_gen//main_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795970316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'main_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'main_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795971879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"main_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"main_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795971931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"main_system\" instantiated altera_nios2_gen2 \"nios2\" " "Nios2: \"main_system\" instantiated altera_nios2_gen2 \"nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795973929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'main_system_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'main_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795973976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory --dir=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0006_onchip_memory_gen//main_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_onchip_memory --dir=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0006_onchip_memory_gen//main_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795973976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'main_system_onchip_memory' " "Onchip_memory: Done RTL generation for module 'main_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795976205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"main_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"main_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795976251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"main_system\" instantiated altera_pll \"pll\" " "Pll: \"main_system\" instantiated altera_pll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795976486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"main_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"main_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795976534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795987433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795988367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795989409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795990347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795991388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795992298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591795993291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"main_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"main_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796001048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"main_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"main_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796001118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"main_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"main_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796001234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'main_system_nios2_cpu' " "Cpu: Starting RTL generation for module 'main_system_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796001308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_cpu --dir=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0011_cpu_gen//main_system_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_nios2_cpu --dir=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/leo/AppData/Local/Temp/alt8423_7502276742779028789.dir/0011_cpu_gen//main_system_nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796001309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:25 (*) Starting Nios II generation " "Cpu: # 2020.06.10 15:33:25 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:25 (*)   Checking for plaintext license. " "Cpu: # 2020.06.10 15:33:25 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2020.06.10 15:33:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.06.10 15:33:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:27 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.06.10 15:33:27 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:27 (*)   Plaintext license not found. " "Cpu: # 2020.06.10 15:33:27 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:27 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.06.10 15:33:27 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2020.06.10 15:33:29 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.06.10 15:33:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:29 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.06.10 15:33:29 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2020.06.10 15:33:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:29 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.06.10 15:33:29 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:29 (*)   Creating all objects for CPU " "Cpu: # 2020.06.10 15:33:29 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:29 (*)     Testbench " "Cpu: # 2020.06.10 15:33:29 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:30 (*)     Instruction decoding " "Cpu: # 2020.06.10 15:33:30 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:30 (*)       Instruction fields " "Cpu: # 2020.06.10 15:33:30 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:30 (*)       Instruction decodes " "Cpu: # 2020.06.10 15:33:30 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:33 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.06.10 15:33:33 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:33 (*)       Instruction controls " "Cpu: # 2020.06.10 15:33:33 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:33 (*)     Pipeline frontend " "Cpu: # 2020.06.10 15:33:33 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:34 (*)     Pipeline backend " "Cpu: # 2020.06.10 15:33:34 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:43 (*)   Generating RTL from CPU objects " "Cpu: # 2020.06.10 15:33:43 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:50 (*)   Creating encrypted RTL " "Cpu: # 2020.06.10 15:33:50 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.06.10 15:33:52 (*) Done Nios II generation " "Cpu: # 2020.06.10 15:33:52 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'main_system_nios2_cpu' " "Cpu: Done RTL generation for module 'main_system_nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audio_0_avalon_audio_slave_translator\" " "Audio_0_avalon_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"audio_0_avalon_audio_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796032963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audio_0_avalon_audio_slave_agent\" " "Audio_0_avalon_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"audio_0_avalon_audio_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796033032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_0_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audio_0_avalon_audio_slave_agent_rsp_fifo\" " "Audio_0_avalon_audio_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796033081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796033217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796033297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796033377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796033455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796033526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\" " "Nios2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796033641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796033686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\" " "SDRAM_controller_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_controller_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\" " "Rsp_demux_006: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_controller_s1_rsp_width_adapter\" " "SDRAM_controller_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_controller_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796034981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796035041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796035097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796035239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796035246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796037706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\" " "Avalon_st_adapter_006: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796039592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796039660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_006\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796039674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Main_system: Done \"main_system\" with 40 modules, 91 files " "Main_system: Done \"main_system\" with 40 modules, 91 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796039676 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "main_system.qsys " "Finished elaborating Platform Designer system entity \"main_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796042043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leo/desktop/real_time_embedded_systems/lab4/hw/hdl/lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/leo/desktop/real_time_embedded_systems/lab4/hw/hdl/lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab-rtl " "Found design unit 1: Lab-rtl" {  } { { "../hdl/Lab.vhd" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796046929 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab " "Found entity 1: Lab" {  } { { "../hdl/Lab.vhd" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796046929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796046929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/main_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/main_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system " "Found entity 1: main_system" {  } { { "db/ip/main_system/main_system.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/main_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/main_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/main_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/main_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047243 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047365 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047365 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047365 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047365 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796047471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/main_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/main_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047739 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796047975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796047975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/main_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/main_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "db/ip/main_system/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "db/ip/main_system/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048201 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796048251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "db/ip/main_system/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "db/ip/main_system/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/main_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/main_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796048838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/main_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_SDRAM_controller_input_efifo_module " "Found entity 1: main_system_SDRAM_controller_input_efifo_module" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048909 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_SDRAM_controller " "Found entity 2: main_system_SDRAM_controller" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_audio_0 " "Found entity 1: main_system_audio_0" {  } { { "db/ip/main_system/submodules/main_system_audio_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_audio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_audio_and_video_config_0 " "Found entity 1: main_system_audio_and_video_config_0" {  } { { "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796048999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796048999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_irq_mapper " "Found entity 1: main_system_irq_mapper" {  } { { "db/ip/main_system/submodules/main_system_irq_mapper.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/main_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: main_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049170 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_jtag_uart_0_scfifo_w " "Found entity 2: main_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049170 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: main_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049170 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_jtag_uart_0_scfifo_r " "Found entity 4: main_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049170 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_jtag_uart_0 " "Found entity 5: main_system_jtag_uart_0" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0 " "Found entity 1: main_system_mm_interconnect_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_006" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_demux " "Found entity 1: main_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: main_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_mux " "Found entity 1: main_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: main_system_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049725 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796049762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796049764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049783 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router " "Found entity 2: main_system_mm_interconnect_0_router" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796049827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796049829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049849 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_001 " "Found entity 2: main_system_mm_interconnect_0_router_001" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796049859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796049861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049882 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_002 " "Found entity 2: main_system_mm_interconnect_0_router_002" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796049890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796049891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049913 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_006 " "Found entity 2: main_system_mm_interconnect_0_router_006" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel main_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796049921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel main_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at main_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591796049923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_router_008_default_decode " "Found entity 1: main_system_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049944 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_mm_interconnect_0_router_008 " "Found entity 2: main_system_mm_interconnect_0_router_008" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796049944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796049944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux " "Found entity 1: main_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796050040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796050040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: main_system_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796050084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796050084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_demux_006 " "Found entity 1: main_system_mm_interconnect_0_rsp_demux_006" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796050146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796050146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_mux " "Found entity 1: main_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796050206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796050206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: main_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796050260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796050260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2 " "Found entity 1: main_system_nios2" {  } { { "db/ip/main_system/submodules/main_system_nios2.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796050313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796050313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/main_system/submodules/main_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_cpu_ic_data_module " "Found entity 1: main_system_nios2_cpu_ic_data_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_system_nios2_cpu_ic_tag_module " "Found entity 2: main_system_nios2_cpu_ic_tag_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_system_nios2_cpu_bht_module " "Found entity 3: main_system_nios2_cpu_bht_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "4 main_system_nios2_cpu_register_bank_a_module " "Found entity 4: main_system_nios2_cpu_register_bank_a_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "5 main_system_nios2_cpu_register_bank_b_module " "Found entity 5: main_system_nios2_cpu_register_bank_b_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "6 main_system_nios2_cpu_dc_tag_module " "Found entity 6: main_system_nios2_cpu_dc_tag_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "7 main_system_nios2_cpu_dc_data_module " "Found entity 7: main_system_nios2_cpu_dc_data_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "8 main_system_nios2_cpu_dc_victim_module " "Found entity 8: main_system_nios2_cpu_dc_victim_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "9 main_system_nios2_cpu_nios2_oci_debug " "Found entity 9: main_system_nios2_cpu_nios2_oci_debug" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_system_nios2_cpu_nios2_oci_break " "Found entity 10: main_system_nios2_cpu_nios2_oci_break" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "11 main_system_nios2_cpu_nios2_oci_xbrk " "Found entity 11: main_system_nios2_cpu_nios2_oci_xbrk" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "12 main_system_nios2_cpu_nios2_oci_dbrk " "Found entity 12: main_system_nios2_cpu_nios2_oci_dbrk" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "13 main_system_nios2_cpu_nios2_oci_itrace " "Found entity 13: main_system_nios2_cpu_nios2_oci_itrace" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "14 main_system_nios2_cpu_nios2_oci_td_mode " "Found entity 14: main_system_nios2_cpu_nios2_oci_td_mode" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "15 main_system_nios2_cpu_nios2_oci_dtrace " "Found entity 15: main_system_nios2_cpu_nios2_oci_dtrace" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "16 main_system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: main_system_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "17 main_system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: main_system_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "18 main_system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: main_system_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "19 main_system_nios2_cpu_nios2_oci_fifo " "Found entity 19: main_system_nios2_cpu_nios2_oci_fifo" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "20 main_system_nios2_cpu_nios2_oci_pib " "Found entity 20: main_system_nios2_cpu_nios2_oci_pib" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "21 main_system_nios2_cpu_nios2_oci_im " "Found entity 21: main_system_nios2_cpu_nios2_oci_im" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "22 main_system_nios2_cpu_nios2_performance_monitors " "Found entity 22: main_system_nios2_cpu_nios2_performance_monitors" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "23 main_system_nios2_cpu_nios2_avalon_reg " "Found entity 23: main_system_nios2_cpu_nios2_avalon_reg" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "24 main_system_nios2_cpu_ociram_sp_ram_module " "Found entity 24: main_system_nios2_cpu_ociram_sp_ram_module" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "25 main_system_nios2_cpu_nios2_ocimem " "Found entity 25: main_system_nios2_cpu_nios2_ocimem" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "26 main_system_nios2_cpu_nios2_oci " "Found entity 26: main_system_nios2_cpu_nios2_oci" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""} { "Info" "ISGN_ENTITY_NAME" "27 main_system_nios2_cpu " "Found entity 27: main_system_nios2_cpu" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796052655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_cpu_debug_slave_sysclk " "Found entity 1: main_system_nios2_cpu_debug_slave_sysclk" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796052699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_cpu_debug_slave_tck " "Found entity 1: main_system_nios2_cpu_debug_slave_tck" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796052784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_cpu_debug_slave_wrapper " "Found entity 1: main_system_nios2_cpu_debug_slave_wrapper" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796052830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_cpu_mult_cell " "Found entity 1: main_system_nios2_cpu_mult_cell" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu_mult_cell.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796052850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_nios2_cpu_test_bench " "Found entity 1: main_system_nios2_cpu_test_bench" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu_test_bench.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796052910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_onchip_memory " "Found entity 1: main_system_onchip_memory" {  } { { "db/ip/main_system/submodules/main_system_onchip_memory.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796052934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_pll " "Found entity 1: main_system_pll" {  } { { "db/ip/main_system/submodules/main_system_pll.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796052955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796052955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/main_system/submodules/main_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_system_sysid_qsys_0 " "Found entity 1: main_system_sysid_qsys_0" {  } { { "db/ip/main_system/submodules/main_system_sysid_qsys_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796053031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796053031 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_sdram_controller.v(318) " "Verilog HDL or VHDL warning at main_system_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1591796053036 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_sdram_controller.v(328) " "Verilog HDL or VHDL warning at main_system_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1591796053037 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_sdram_controller.v(338) " "Verilog HDL or VHDL warning at main_system_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1591796053037 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "main_system_sdram_controller.v(682) " "Verilog HDL or VHDL warning at main_system_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1591796053041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab " "Elaborating entity \"Lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591796053827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system main_system:u0 " "Elaborating entity \"main_system\" for hierarchy \"main_system:u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796053957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_SDRAM_controller main_system:u0\|main_system_SDRAM_controller:sdram_controller " "Elaborating entity \"main_system_SDRAM_controller\" for hierarchy \"main_system:u0\|main_system_SDRAM_controller:sdram_controller\"" {  } { { "db/ip/main_system/main_system.v" "sdram_controller" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796054125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_SDRAM_controller_input_efifo_module main_system:u0\|main_system_SDRAM_controller:sdram_controller\|main_system_SDRAM_controller_input_efifo_module:the_main_system_SDRAM_controller_input_efifo_module " "Elaborating entity \"main_system_SDRAM_controller_input_efifo_module\" for hierarchy \"main_system:u0\|main_system_SDRAM_controller:sdram_controller\|main_system_SDRAM_controller_input_efifo_module:the_main_system_SDRAM_controller_input_efifo_module\"" {  } { { "db/ip/main_system/submodules/main_system_sdram_controller.v" "the_main_system_SDRAM_controller_input_efifo_module" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796054494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_audio_0 main_system:u0\|main_system_audio_0:audio_0 " "Elaborating entity \"main_system_audio_0\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\"" {  } { { "db/ip/main_system/main_system.v" "audio_0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796054569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge main_system:u0\|main_system_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "db/ip/main_system/submodules/main_system_audio_0.v" "Bit_Clock_Edges" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_audio_0.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796054667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "db/ip/main_system/submodules/main_system_audio_0.v" "Audio_In_Deserializer" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_audio_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796054807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796054944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796055015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/main_system/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796056657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/main_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796056739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796056741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796056741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796056741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796056741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796056741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796056741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796056741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796056741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796056741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796056741 ""}  } { { "db/ip/main_system/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591796056741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796057047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796057047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796057067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796057269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796057269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796057297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796057621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796057621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796057658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796058321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796058321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796058370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796058491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796058822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796058822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796058890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796059174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796059174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796059229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796059620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796059620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796059680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"main_system:u0\|main_system_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "db/ip/main_system/submodules/main_system_audio_0.v" "Audio_Out_Serializer" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_audio_0.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796061089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_audio_and_video_config_0 main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"main_system_audio_and_video_config_0\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "db/ip/main_system/main_system.v" "audio_and_video_config_0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796063193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796063346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591796063347 "|Lab|main_system:u0|main_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796063455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796063534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796063626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_audio_and_video_config_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796063730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591796063736 "|Lab|main_system:u0|main_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"main_system:u0\|main_system_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796063853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/main_system/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591796063855 "|Lab|main_system:u0|main_system_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_jtag_uart_0 main_system:u0\|main_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"main_system_jtag_uart_0\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/main_system/main_system.v" "jtag_uart_0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796063940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_jtag_uart_0_scfifo_w main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w " "Elaborating entity \"main_system_jtag_uart_0_scfifo_w\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "the_main_system_jtag_uart_0_scfifo_w" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796064022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "wfifo" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796065043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796065115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796065117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796065117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796065117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796065117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796065117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796065117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796065117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796065117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796065117 ""}  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591796065117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796065394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796065394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796065414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796065579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796065579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796065625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796065796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796065796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796065856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796066167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796066167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796066211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796066501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796066501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796066602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796067164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796067164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_w:the_main_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796067210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_jtag_uart_0_scfifo_r main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_r:the_main_system_jtag_uart_0_scfifo_r " "Elaborating entity \"main_system_jtag_uart_0_scfifo_r\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|main_system_jtag_uart_0_scfifo_r:the_main_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "the_main_system_jtag_uart_0_scfifo_r" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796067449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "main_system_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796069093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796069273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796069273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796069273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796069273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796069273 ""}  } { { "db/ip/main_system/submodules/main_system_jtag_uart_0.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591796069273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796069732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"main_system:u0\|main_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:main_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796070320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2 main_system:u0\|main_system_nios2:nios2 " "Elaborating entity \"main_system_nios2\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\"" {  } { { "db/ip/main_system/main_system.v" "nios2" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796070602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu " "Elaborating entity \"main_system_nios2_cpu\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\"" {  } { { "db/ip/main_system/submodules/main_system_nios2.v" "cpu" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796071055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_test_bench main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_test_bench:the_main_system_nios2_cpu_test_bench " "Elaborating entity \"main_system_nios2_cpu_test_bench\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_test_bench:the_main_system_nios2_cpu_test_bench\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_test_bench" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 5979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796072680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_ic_data_module main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_data_module:main_system_nios2_cpu_ic_data " "Elaborating entity \"main_system_nios2_cpu_ic_data_module\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_data_module:main_system_nios2_cpu_ic_data\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "main_system_nios2_cpu_ic_data" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 6981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796072914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_data_module:main_system_nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_data_module:main_system_nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796073770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796074138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796074138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_data_module:main_system_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_data_module:main_system_nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796074164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_ic_tag_module main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_tag_module:main_system_nios2_cpu_ic_tag " "Elaborating entity \"main_system_nios2_cpu_ic_tag_module\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_tag_module:main_system_nios2_cpu_ic_tag\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "main_system_nios2_cpu_ic_tag" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796074476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_tag_module:main_system_nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_tag_module:main_system_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796074672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_rgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796075014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796075014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_tag_module:main_system_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_ic_tag_module:main_system_nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796075041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_bht_module main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_bht_module:main_system_nios2_cpu_bht " "Elaborating entity \"main_system_nios2_cpu_bht_module\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_bht_module:main_system_nios2_cpu_bht\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "main_system_nios2_cpu_bht" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 7245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796075457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_bht_module:main_system_nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_bht_module:main_system_nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796075843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796076287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796076287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_bht_module:main_system_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_bht_module:main_system_nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796076309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_register_bank_a_module main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_register_bank_a_module:main_system_nios2_cpu_register_bank_a " "Elaborating entity \"main_system_nios2_cpu_register_bank_a_module\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_register_bank_a_module:main_system_nios2_cpu_register_bank_a\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "main_system_nios2_cpu_register_bank_a" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 8202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796076574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_register_bank_a_module:main_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_register_bank_a_module:main_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796076741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796077061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796077061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_register_bank_a_module:main_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_register_bank_a_module:main_system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796077079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_register_bank_b_module main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_register_bank_b_module:main_system_nios2_cpu_register_bank_b " "Elaborating entity \"main_system_nios2_cpu_register_bank_b_module\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_register_bank_b_module:main_system_nios2_cpu_register_bank_b\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "main_system_nios2_cpu_register_bank_b" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796077464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_mult_cell main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell " "Elaborating entity \"main_system_nios2_cpu_mult_cell\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_mult_cell" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 8805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796077904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796078426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796078845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796078845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796078942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796079775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796080379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796080806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796081343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796081988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796083541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796083854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796084327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796084876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796085109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796085611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796086320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796089284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796090100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796090276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796090715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796091235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796091707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_mult_cell:the_main_system_nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796092186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_dc_tag_module main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_tag_module:main_system_nios2_cpu_dc_tag " "Elaborating entity \"main_system_nios2_cpu_dc_tag_module\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_tag_module:main_system_nios2_cpu_dc_tag\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "main_system_nios2_cpu_dc_tag" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 9227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796107423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_tag_module:main_system_nios2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_tag_module:main_system_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796107601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpi1 " "Found entity 1: altsyncram_lpi1" {  } { { "db/altsyncram_lpi1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_lpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796107989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796107989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpi1 main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_tag_module:main_system_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated " "Elaborating entity \"altsyncram_lpi1\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_tag_module:main_system_nios2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796108017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_dc_data_module main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_data_module:main_system_nios2_cpu_dc_data " "Elaborating entity \"main_system_nios2_cpu_dc_data_module\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_data_module:main_system_nios2_cpu_dc_data\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "main_system_nios2_cpu_dc_data" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 9293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796108309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_data_module:main_system_nios2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_data_module:main_system_nios2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796108522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796108936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796108936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_data_module:main_system_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_data_module:main_system_nios2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796109021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_dc_victim_module main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_victim_module:main_system_nios2_cpu_dc_victim " "Elaborating entity \"main_system_nios2_cpu_dc_victim_module\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_victim_module:main_system_nios2_cpu_dc_victim\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "main_system_nios2_cpu_dc_victim" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796109542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_victim_module:main_system_nios2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_victim_module:main_system_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796109796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796110172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796110172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_victim_module:main_system_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_dc_victim_module:main_system_nios2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796110205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci " "Elaborating entity \"main_system_nios2_cpu_nios2_oci\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 10184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796110460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_debug main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_debug:the_main_system_nios2_cpu_nios2_oci_debug " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_debug\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_debug:the_main_system_nios2_cpu_nios2_oci_debug\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_debug" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796110756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_debug:the_main_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_debug:the_main_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796111247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_break main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_break:the_main_system_nios2_cpu_nios2_oci_break " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_break\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_break:the_main_system_nios2_cpu_nios2_oci_break\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_break" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796111558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_xbrk main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_xbrk:the_main_system_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_xbrk:the_main_system_nios2_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796111930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_dbrk main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_dbrk:the_main_system_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_dbrk:the_main_system_nios2_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796112157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_itrace main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_itrace:the_main_system_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_itrace\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_itrace:the_main_system_nios2_cpu_nios2_oci_itrace\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_itrace" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796112374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_dtrace main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_dtrace:the_main_system_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_dtrace:the_main_system_nios2_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796112541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_td_mode main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_dtrace:the_main_system_nios2_cpu_nios2_oci_dtrace\|main_system_nios2_cpu_nios2_oci_td_mode:main_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_dtrace:the_main_system_nios2_cpu_nios2_oci_dtrace\|main_system_nios2_cpu_nios2_oci_td_mode:main_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "main_system_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796112915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_fifo main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_fifo:the_main_system_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_fifo\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_fifo:the_main_system_nios2_cpu_nios2_oci_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_fifo" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796113100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_compute_input_tm_cnt main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_fifo:the_main_system_nios2_cpu_nios2_oci_fifo\|main_system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_fifo:the_main_system_nios2_cpu_nios2_oci_fifo\|main_system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796113317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_fifo_wrptr_inc main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_fifo:the_main_system_nios2_cpu_nios2_oci_fifo\|main_system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_fifo:the_main_system_nios2_cpu_nios2_oci_fifo\|main_system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796113486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_fifo_cnt_inc main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_fifo:the_main_system_nios2_cpu_nios2_oci_fifo\|main_system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_main_system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_fifo:the_main_system_nios2_cpu_nios2_oci_fifo\|main_system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_main_system_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796113675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_pib main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_pib:the_main_system_nios2_cpu_nios2_oci_pib " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_pib\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_pib:the_main_system_nios2_cpu_nios2_oci_pib\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_pib" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796114018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_oci_im main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_im:the_main_system_nios2_cpu_nios2_oci_im " "Elaborating entity \"main_system_nios2_cpu_nios2_oci_im\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_oci_im:the_main_system_nios2_cpu_nios2_oci_im\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_im" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796114286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_avalon_reg main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_avalon_reg:the_main_system_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"main_system_nios2_cpu_nios2_avalon_reg\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_avalon_reg:the_main_system_nios2_cpu_nios2_avalon_reg\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_avalon_reg" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796114531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_nios2_ocimem main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_ocimem:the_main_system_nios2_cpu_nios2_ocimem " "Elaborating entity \"main_system_nios2_cpu_nios2_ocimem\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_ocimem:the_main_system_nios2_cpu_nios2_ocimem\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_ocimem" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796115061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_ociram_sp_ram_module main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_ocimem:the_main_system_nios2_cpu_nios2_ocimem\|main_system_nios2_cpu_ociram_sp_ram_module:main_system_nios2_cpu_ociram_sp_ram " "Elaborating entity \"main_system_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_ocimem:the_main_system_nios2_cpu_nios2_ocimem\|main_system_nios2_cpu_ociram_sp_ram_module:main_system_nios2_cpu_ociram_sp_ram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "main_system_nios2_cpu_ociram_sp_ram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796115444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_ocimem:the_main_system_nios2_cpu_nios2_ocimem\|main_system_nios2_cpu_ociram_sp_ram_module:main_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_ocimem:the_main_system_nios2_cpu_nios2_ocimem\|main_system_nios2_cpu_ociram_sp_ram_module:main_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_altsyncram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796115637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796115953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796115953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_ocimem:the_main_system_nios2_cpu_nios2_ocimem\|main_system_nios2_cpu_ociram_sp_ram_module:main_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_nios2_ocimem:the_main_system_nios2_cpu_nios2_ocimem\|main_system_nios2_cpu_ociram_sp_ram_module:main_system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796116000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_debug_slave_wrapper main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"main_system_nios2_cpu_debug_slave_wrapper\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_debug_slave_wrapper" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796116290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_debug_slave_tck main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|main_system_nios2_cpu_debug_slave_tck:the_main_system_nios2_cpu_debug_slave_tck " "Elaborating entity \"main_system_nios2_cpu_debug_slave_tck\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|main_system_nios2_cpu_debug_slave_tck:the_main_system_nios2_cpu_debug_slave_tck\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_wrapper.v" "the_main_system_nios2_cpu_debug_slave_tck" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796116399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_nios2_cpu_debug_slave_sysclk main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|main_system_nios2_cpu_debug_slave_sysclk:the_main_system_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"main_system_nios2_cpu_debug_slave_sysclk\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|main_system_nios2_cpu_debug_slave_sysclk:the_main_system_nios2_cpu_debug_slave_sysclk\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_wrapper.v" "the_main_system_nios2_cpu_debug_slave_sysclk" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796116978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_cpu_debug_slave_phy\"" {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_wrapper.v" "main_system_nios2_cpu_debug_slave_phy" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796117591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796117750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796117915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"main_system:u0\|main_system_nios2:nios2\|main_system_nios2_cpu:cpu\|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci\|main_system_nios2_cpu_debug_slave_wrapper:the_main_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:main_system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796118117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_onchip_memory main_system:u0\|main_system_onchip_memory:onchip_memory " "Elaborating entity \"main_system_onchip_memory\" for hierarchy \"main_system:u0\|main_system_onchip_memory:onchip_memory\"" {  } { { "db/ip/main_system/main_system.v" "onchip_memory" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796118683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_onchip_memory.v" "the_altsyncram" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796118946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/main_system/submodules/main_system_onchip_memory.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796119009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main_system_onchip_memory.hex " "Parameter \"init_file\" = \"main_system_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796119010 ""}  } { { "db/ip/main_system/submodules/main_system_onchip_memory.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591796119010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9nn1 " "Found entity 1: altsyncram_9nn1" {  } { { "db/altsyncram_9nn1.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_9nn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796119488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796119488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9nn1 main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated " "Elaborating entity \"altsyncram_9nn1\" for hierarchy \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796119507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796125170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796125170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_9nn1.tdf" "decode3" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_9nn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796125201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591796125501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796125501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"main_system:u0\|main_system_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_9nn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_9nn1.tdf" "mux2" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/altsyncram_9nn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796125527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_pll main_system:u0\|main_system_pll:pll " "Elaborating entity \"main_system_pll\" for hierarchy \"main_system:u0\|main_system_pll:pll\"" {  } { { "db/ip/main_system/main_system.v" "pll" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796128677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/main_system/submodules/main_system_pll.v" "altera_pll_i" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796129067 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1591796129140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/main_system/submodules/main_system_pll.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796129280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"main_system:u0\|main_system_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3750 ps " "Parameter \"phase_shift2\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 12.295081 MHz " "Parameter \"output_clock_frequency3\" = \"12.295081 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591796129281 ""}  } { { "db/ip/main_system/submodules/main_system_pll.v" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591796129281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_sysid_qsys_0 main_system:u0\|main_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"main_system_sysid_qsys_0\" for hierarchy \"main_system:u0\|main_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/main_system/main_system.v" "sysid_qsys_0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796129334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"main_system_mm_interconnect_0\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/main_system/main_system.v" "mm_interconnect_0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796129402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796130349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796130431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "audio_0_avalon_audio_slave_translator" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796130531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "audio_and_video_config_0_avalon_av_config_slave_translator" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796130631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796130714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796130848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796130956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796131055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796131144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796131296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796131700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796131911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796132118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "audio_0_avalon_audio_slave_agent_rsp_fifo" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796132246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796132521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/main_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796132684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796132796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796133149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router " "Elaborating entity \"main_system_mm_interconnect_0_router\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796133263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router\|main_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router:router\|main_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796133387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_001 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"main_system_mm_interconnect_0_router_001\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796133458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_001_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001\|main_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_001:router_001\|main_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796133611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_002 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"main_system_mm_interconnect_0_router_002\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796133681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_002_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002\|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_002:router_002\|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796133762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_006 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"main_system_mm_interconnect_0_router_006\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_006" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796133938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_006_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_006:router_006\|main_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_006:router_006\|main_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796134107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_008 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"main_system_mm_interconnect_0_router_008\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "router_008" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796134351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_router_008_default_decode main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_008:router_008\|main_system_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"main_system_mm_interconnect_0_router_008_default_decode\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_router_008:router_008\|main_system_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796134572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_data_master_limiter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "nios2_data_master_limiter" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796134736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796134999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796135348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_demux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"main_system_mm_interconnect_0_cmd_demux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796135518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_demux_001 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"main_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796135774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_mux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"main_system_mm_interconnect_0_cmd_mux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796136030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_cmd_mux_004 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"main_system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796136213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796136302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796136371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_demux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"main_system_mm_interconnect_0_rsp_demux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796136491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_demux_004 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"main_system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796136650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_demux_006 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"main_system_mm_interconnect_0_rsp_demux_006\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_demux_006" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796136807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_mux main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"main_system_mm_interconnect_0_rsp_mux\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 2984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796136885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796137092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796137461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_rsp_mux_001 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"main_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796137621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796137870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/main_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796137951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796138300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591796138373 "|Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591796138391 "|Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/main_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591796138391 "|Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796138821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "crosser" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796139051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796139177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796139414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796139696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796139825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter_006 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v" 3484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796140231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|main_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"main_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"main_system:u0\|main_system_mm_interconnect_0:mm_interconnect_0\|main_system_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|main_system_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796140435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_system_irq_mapper main_system:u0\|main_system_irq_mapper:irq_mapper " "Elaborating entity \"main_system_irq_mapper\" for hierarchy \"main_system:u0\|main_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/main_system/main_system.v" "irq_mapper" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796140622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller main_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"main_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/main_system/main_system.v" "rst_controller" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796140800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer main_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"main_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/main_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796141178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer main_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"main_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/main_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796141342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller main_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"main_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/main_system/main_system.v" "rst_controller_001" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796141501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller main_system:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"main_system:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/main_system/main_system.v" "rst_controller_002" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/main_system.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796141638 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_main_system_nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_main_system_nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/main_system/submodules/main_system_nios2_cpu.v" "the_main_system_nios2_cpu_nios2_oci_itrace" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/db/ip/main_system/submodules/main_system_nios2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1591796146662 "|Lab|main_system:u0|main_system_nios2:nios2|main_system_nios2_cpu:cpu|main_system_nios2_cpu_nios2_oci:the_main_system_nios2_cpu_nios2_oci|main_system_nios2_cpu_nios2_oci_itrace:the_main_system_nios2_cpu_nios2_oci_itrace"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_buttons_external_connection_export\[0\] u0 " "Port \"pio_buttons_external_connection_export\[0\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147155 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_buttons_external_connection_export\[1\] u0 " "Port \"pio_buttons_external_connection_export\[1\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147156 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_buttons_external_connection_export\[2\] u0 " "Port \"pio_buttons_external_connection_export\[2\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147156 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_buttons_external_connection_export\[3\] u0 " "Port \"pio_buttons_external_connection_export\[3\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147156 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_leds_external_connection_export\[0\] u0 " "Port \"pio_leds_external_connection_export\[0\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147156 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_leds_external_connection_export\[1\] u0 " "Port \"pio_leds_external_connection_export\[1\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147157 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_leds_external_connection_export\[2\] u0 " "Port \"pio_leds_external_connection_export\[2\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147157 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_leds_external_connection_export\[3\] u0 " "Port \"pio_leds_external_connection_export\[3\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147157 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_leds_external_connection_export\[4\] u0 " "Port \"pio_leds_external_connection_export\[4\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147159 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_leds_external_connection_export\[5\] u0 " "Port \"pio_leds_external_connection_export\[5\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147160 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_leds_external_connection_export\[6\] u0 " "Port \"pio_leds_external_connection_export\[6\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147161 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_leds_external_connection_export\[7\] u0 " "Port \"pio_leds_external_connection_export\[7\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147161 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_leds_external_connection_export\[8\] u0 " "Port \"pio_leds_external_connection_export\[8\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147162 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "pio_leds_external_connection_export\[9\] u0 " "Port \"pio_leds_external_connection_export\[9\]\" does not exist in macrofunction \"u0\"" {  } { { "../hdl/Lab.vhd" "u0" { Text "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/hdl/Lab.vhd" 211 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591796147162 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591796147716 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/leo/Desktop/Real_Time_Embedded_Systems/Lab4/hw/quartus/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796151705 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591796157013 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 10 15:35:57 2020 " "Processing ended: Wed Jun 10 15:35:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591796157013 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:05:27 " "Elapsed time: 00:05:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591796157013 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:04:54 " "Total CPU time (on all processors): 00:04:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591796157013 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796157013 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591796158746 ""}
