{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739802057799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739802057799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 21:20:57 2025 " "Processing started: Mon Feb 17 21:20:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739802057799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739802057799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dd -c dd " "Command: quartus_map --read_settings_files=on --write_settings_files=off dd -c dd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739802057799 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1739802058046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_wave_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_wave_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_generator " "Found entity 1: sine_wave_generator" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739802058079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739802058079 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "logic sine_wave_generator.v(7) " "Verilog HDL error at sine_wave_generator.v(7): object \"logic\" is not declared" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(9) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(9): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 9 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(10) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(10): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 10 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(11) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(11): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 11 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(12) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(12): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 12 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(13) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(13): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 13 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(14) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(14): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 14 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(15) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(15): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 15 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(16) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(16): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 16 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(17) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(17): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 17 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(18) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(18): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 18 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(19) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(19): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 19 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(20) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(20): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 20 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(21) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(21): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 21 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(22) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(22): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 22 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058080 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(23) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(23): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 23 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058081 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lut sine_wave_generator.v(24) " "Verilog HDL Continuous Assignment error at sine_wave_generator.v(24): object \"lut\" on left-hand side of assignment must have a net type" {  } { { "sine_wave_generator.v" "" { Text "D:/Study/DSP FGPA/LAB1/triangle/sine_waves_generator/sine_wave_generator.v" 24 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1739802058081 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739802058128 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 17 21:20:58 2025 " "Processing ended: Mon Feb 17 21:20:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739802058128 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739802058128 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739802058128 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739802058128 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 1  " "Quartus II Full Compilation was unsuccessful. 19 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739802058713 ""}
