////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2003 Xilinx, Inc.
// All Right Reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 10.1.03
//  \   \         Application : ISE
//  /   /         Filename : tb_tlv_decoder.tfw
// /___/   /\     Timestamp : Tue Apr 26 06:32:36 2022
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: 
//Design Name: tb_tlv_decoder
//Device: Xilinx
//
`timescale 1ns/1ps

module tb_tlv_decoder;
    reg [63:0] cpu_din = 64'b0000000000000000000000000000000000000000000000000000000000000000;
    reg [63:0] cpu_ain = 64'b0000000000000000000000000000000000000000000000000000000000000000;
    reg cpu_wren = 1'b0;
    wire [63:0] cpu_dout;
    reg clk = 1'b0;
    reg rst = 1'b0;

    parameter PERIOD = 200;
    parameter real DUTY_CYCLE = 0.5;
    parameter OFFSET = 100;

    initial    // Clock process for clk
    begin
        #OFFSET;
        forever
        begin
            clk = 1'b0;
            #(PERIOD-(PERIOD*DUTY_CYCLE)) clk = 1'b1;
            #(PERIOD*DUTY_CYCLE);
        end
    end

    tlv_decoder UUT (
        .cpu_din(cpu_din),
        .cpu_ain(cpu_ain),
        .cpu_wren(cpu_wren),
        .cpu_dout(cpu_dout),
        .clk(clk),
        .rst(rst));

    initial begin
        // -------------  Current Time:  100ns
        #100;
        rst = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  385ns
        #285;
        cpu_wren = 1'b1;
        rst = 1'b0;
        cpu_din = 64'b1010101111001101111011111111111000010010001101000101011001111000;
        // -------------------------------------
        // -------------  Current Time:  585ns
        #200;
        cpu_din = 64'b1111110110011010101111000001000000010000000100000001000000010000;
        cpu_ain = 64'b0000000000000000000000000000000000000000000000000000000000000001;
        // -------------------------------------
        // -------------  Current Time:  785ns
        #200;
        cpu_din = 64'b1010101110101011101010111010101110101011101010111010101110101011;
        cpu_ain = 64'b0000000000000000000000000000000000000000000000000000000000000010;
        // -------------------------------------
        // -------------  Current Time:  985ns
        #200;
        cpu_din = 64'b0000000000000000000000000000000000000000000000000000000000000011;
        cpu_ain = 64'b0000000000000000000000000000000000000000000000000000000000000011;
        // -------------------------------------
        // -------------  Current Time:  1185ns
        #200;
        cpu_wren = 1'b0;
        cpu_din = 64'b0000000000000000000000000000000000000000000000000000000000000000;
        cpu_ain = 64'b0000000000000000000000000000000000000000000000000000000000000100;
        // -------------------------------------
        // -------------  Current Time:  1385ns
        #200;
        cpu_ain = 64'b0000000000000000000000000000000000000000000000000000000000000101;
        // -------------------------------------
        // -------------  Current Time:  1585ns
        #200;
        cpu_ain = 64'b0000000000000000000000000000000000000000000000000000000000000110;
        // -------------------------------------
    end

endmodule

