#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Oct 24 16:27:38 2025
# Process ID: 7628
# Current directory: D:/project/20251024_RISC-VAPB_GPO_I_IO_UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent520 D:\project\20251024_RISC-VAPB_GPO_I_IO_UART\20251024_RISC-VAPB_GPO_I_IO_UART.xpr
# Log file: D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/vivado.log
# Journal file: D:/project/20251024_RISC-VAPB_GPO_I_IO_UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/20251024_RISC-VAPB_GPO_I_IO_UART.xpr
add_files -norecurse {D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/code.mem D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/code_org.mem}
add_files -norecurse {D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/GPO.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/MCU.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/ROM.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/CPU_RV32I.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/RAM.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/APB_Slave.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/APB_Master.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/defines.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/ControlUnit.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/GPIO.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/DataPath.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/design/GPI.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/xdc/MY_Basys-3-Master.xdc
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/tb/tb_mcu.sv D:/project/20251024_RISC-VAPB_GPO_I_IO_UART/CODE/tb/tb_apb_gpo.sv}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
