# vsim -f hds_args.tmp -no_autoacc -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 19:37:24 on Jul 10,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.types
# Loading work.top_tb(struct)#1
# Loading work.isa_defines(body)
# Loading altera_mf.altera_mf_components
# Loading work.cpu(struct)#1
# Loading work.addr_calc(behav)#1
# Loading work.addr_width_reducer(behav)#1
# Loading work.alu(behav)#1
# Loading work.bpu(mixed)#1
# Loading work.bta_adder(behav)#1
# Loading work.data_memory_extractor(behav)#1
# Loading work.dbpu(behav)#1
# Loading work.dc_ex_pipeline_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.divider(behav)#1
# Loading work.radix4_srt_divider(behav)#1
# Loading work.ex_mem_pipeline_reg(behav)#1
# Loading work.ex_out_mux(behav)#1
# Loading work.gen_ram_be(behav)#1
# Loading work.gen_rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.if_dc_pipeline_reg(behav)#1
# Loading work.imm_bta_mux(behav)#1
# Loading work.instruction_word_mux(behav)#1
# Loading work.io_ram_mux(behav)#1
# Loading work.mem_mode_mux(behav)#1
# Loading work.mem_wb_pipeline_reg(behav)#1
# Loading work.pc_ex_inc(behav)#1
# Loading work.pc_inc(behav)#1
# Loading work.pc_mux(behav)#1
# Loading work.pf_if_pipeline_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading work.rs1_fwd_mux(behav)#1
# Loading work.rs2_fwd_mux(behav)#1
# Loading work.rs2_mux(behav)#1
# Loading work.sbpu(behav)#1
# Loading work.store_data_fwd_mux(behav)#1
# Loading work.umnudler(behav)#1
# Loading work.io(struct)#1
# Loading work.io_memory(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# hds_restart
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.types
# Loading work.top_tb(struct)#1
# Loading work.isa_defines(body)
# Loading altera_mf.altera_mf_components
# Loading work.cpu(struct)#1
# Loading work.addr_calc(behav)#1
# Loading work.addr_width_reducer(behav)#1
# Loading work.alu(behav)#1
# Loading work.bpu(mixed)#1
# Loading work.bta_adder(behav)#1
# Loading work.data_memory_extractor(behav)#1
# Loading work.dbpu(behav)#1
# Loading work.dc_ex_pipeline_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.divider(behav)#1
# Loading work.radix4_srt_divider(behav)#1
# Loading work.ex_mem_pipeline_reg(behav)#1
# Loading work.ex_out_mux(behav)#1
# Loading work.gen_ram_be(behav)#1
# Loading work.gen_rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.if_dc_pipeline_reg(behav)#1
# Loading work.imm_bta_mux(behav)#1
# Loading work.instruction_word_mux(behav)#1
# Loading work.io_ram_mux(behav)#1
# Loading work.mem_mode_mux(behav)#1
# Loading work.mem_wb_pipeline_reg(behav)#1
# Loading work.pc_ex_inc(behav)#1
# Loading work.pc_inc(behav)#1
# Loading work.pc_mux(behav)#1
# Loading work.pf_if_pipeline_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading work.rs1_fwd_mux(behav)#1
# Loading work.rs2_fwd_mux(behav)#1
# Loading work.rs2_mux(behav)#1
# Loading work.sbpu(behav)#1
# Loading work.store_data_fwd_mux(behav)#1
# Loading work.umnudler(behav)#1
# Loading work.io(struct)#1
# Loading work.io_memory(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# hds_restart
restart -force
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# hds_restart
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.types
# Loading work.top_tb(struct)#1
# Loading work.isa_defines(body)
# Loading altera_mf.altera_mf_components
# Loading work.cpu(struct)#1
# Loading work.addr_calc(behav)#1
# Loading work.addr_width_reducer(behav)#1
# Loading work.alu(behav)#1
# Loading work.bpu(mixed)#1
# Loading work.bta_adder(behav)#1
# Loading work.data_memory_extractor(behav)#1
# Loading work.dbpu(behav)#1
# Loading work.dc_ex_pipeline_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.divider(behav)#1
# Loading work.radix4_srt_divider(behav)#1
# Loading work.ex_mem_pipeline_reg(behav)#1
# Loading work.ex_out_mux(behav)#1
# Loading work.gen_ram_be(behav)#1
# Loading work.gen_rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.if_dc_pipeline_reg(behav)#1
# Loading work.imm_bta_mux(behav)#1
# Loading work.instruction_word_mux(behav)#1
# Loading work.io_ram_mux(behav)#1
# Loading work.mem_mode_mux(behav)#1
# Loading work.mem_wb_pipeline_reg(behav)#1
# Loading work.pc_ex_inc(behav)#1
# Loading work.pc_inc(behav)#1
# Loading work.pc_mux(behav)#1
# Loading work.pf_if_pipeline_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading work.rs1_fwd_mux(behav)#1
# Loading work.rs2_fwd_mux(behav)#1
# Loading work.rs2_mux(behav)#1
# Loading work.sbpu(behav)#1
# Loading work.store_data_fwd_mux(behav)#1
# Loading work.umnudler(behav)#1
# Loading work.io(struct)#1
# Loading work.io_memory(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# hds_restart
restart -force
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# hds_restart
restart -force
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# hds_restart
restart -force
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# hds_restart
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.types
# Loading work.top_tb(struct)#1
# Loading work.isa_defines(body)
# Loading altera_mf.altera_mf_components
# Loading work.cpu(struct)#1
# Loading work.addr_calc(behav)#1
# Loading work.addr_width_reducer(behav)#1
# Loading work.alu(behav)#1
# Loading work.bpu(mixed)#1
# Loading work.bta_adder(behav)#1
# Loading work.data_memory_extractor(behav)#1
# Loading work.dbpu(behav)#1
# Loading work.dc_ex_pipeline_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.divider(behav)#1
# Loading work.radix4_srt_divider(behav)#1
# Loading work.ex_mem_pipeline_reg(behav)#1
# Loading work.ex_out_mux(behav)#1
# Loading work.gen_ram_be(behav)#1
# Loading work.gen_rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.if_dc_pipeline_reg(behav)#1
# Loading work.imm_bta_mux(behav)#1
# Loading work.instruction_word_mux(behav)#1
# Loading work.io_ram_mux(behav)#1
# Loading work.mem_mode_mux(behav)#1
# Loading work.mem_wb_pipeline_reg(behav)#1
# Loading work.pc_ex_inc(behav)#1
# Loading work.pc_inc(behav)#1
# Loading work.pc_mux(behav)#1
# Loading work.pf_if_pipeline_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading work.rs1_fwd_mux(behav)#1
# Loading work.rs2_fwd_mux(behav)#1
# Loading work.rs2_mux(behav)#1
# Loading work.sbpu(behav)#1
# Loading work.store_data_fwd_mux(behav)#1
# Loading work.umnudler(behav)#1
# Loading work.io(struct)#1
# Loading work.io_memory(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# hds_restart
restart -force
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# hds_restart
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.types
# Loading work.top_tb(struct)#1
# Loading work.isa_defines(body)
# Loading altera_mf.altera_mf_components
# Loading work.cpu(struct)#1
# Loading work.addr_calc(behav)#1
# Loading work.addr_width_reducer(behav)#1
# Loading work.alu(behav)#1
# Loading work.bpu(mixed)#1
# Loading work.bta_adder(behav)#1
# Loading work.data_memory_extractor(behav)#1
# Loading work.dbpu(behav)#1
# Loading work.dc_ex_pipeline_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading ieee.std_logic_textio(body)
# Loading ieee.math_real(body)
# Loading work.divider(behav)#1
# Loading work.radix4_srt_divider(behav)#1
# Loading work.ex_mem_pipeline_reg(behav)#1
# Loading work.ex_out_mux(behav)#1
# Loading work.gen_ram_be(behav)#1
# Loading work.gen_rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.if_dc_pipeline_reg(behav)#1
# Loading work.imm_bta_mux(behav)#1
# Loading work.instruction_word_mux(behav)#1
# Loading work.io_ram_mux(behav)#1
# Loading work.mem_mode_mux(behav)#1
# Loading work.mem_wb_pipeline_reg(behav)#1
# Loading work.pc_ex_inc(behav)#1
# Loading work.pc_inc(behav)#1
# Loading work.pc_mux(behav)#1
# Loading work.pf_if_pipeline_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading work.rs1_fwd_mux(behav)#1
# Loading work.rs2_fwd_mux(behav)#1
# Loading work.rs2_mux(behav)#1
# Loading work.sbpu(behav)#1
# Loading work.store_data_fwd_mux(behav)#1
# Loading work.umnudler(behav)#1
# Loading work.io(struct)#1
# Loading work.button(behav)#1
# Loading work.io_memory(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# hds_restart
restart -force
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# hds_restart
restart -force
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# The connection to HDS has been closed
# End time: 21:17:08 on Jul 10,2024, Elapsed time: 1:39:44
# Errors: 0, Warnings: 0
