$date
     Jul 07, 2024       11:40:24
$end

$version
 SystemC 2.3.4-Accellera --- May 24 2024 22:14:56
$end

$timescale
     1 ps
$end

$scope module SystemC $end
$var wire   32  aaaaa  Data_In_0 [31:0]  $end
$var wire   32  aaaab  Data_Out_0 [31:0]  $end
$var wire   32  aaaac  Data-from_L1_to_L2_0 [31:0]  $end
$var wire   32  aaaad  Data_from_L2_to_L1_0 [31:0]  $end
$var wire   32  aaaae  Data_from_L2_to_L1_4 [31:0]  $end
$var wire   32  aaaaf  Data_from_L2_to_L1_8 [31:0]  $end
$var wire   32  aaaag  Data_from_L2_to_L1_12 [31:0]  $end
$var wire   32  aaaah  Data_from_L2_to_L1_16 [31:0]  $end
$var wire   32  aaaai  Data_from_L2_to_L1_20 [31:0]  $end
$var wire   32  aaaaj  Data_from_L2_to_L1_24 [31:0]  $end
$var wire   32  aaaak  Data_from_L2_to_L1_28 [31:0]  $end
$var wire   32  aaaal  Data_from_L2_to_L1_32 [31:0]  $end
$var wire   32  aaaam  Data_from_L2_to_L1_36 [31:0]  $end
$var wire   32  aaaan  Data_from_L2_to_L1_40 [31:0]  $end
$var wire   32  aaaao  Data_from_L2_to_L1_44 [31:0]  $end
$var wire   32  aaaap  Data_from_L2_to_L1_48 [31:0]  $end
$var wire   32  aaaaq  Data_from_L2_to_L1_52 [31:0]  $end
$var wire   32  aaaar  Data_from_L2_to_L1_56 [31:0]  $end
$var wire   32  aaaas  Data_from_L2_to_L1_60 [31:0]  $end
$var wire   32  aaaat  Data_from_L2_to_Memory_0 [31:0]  $end
$var wire   32  aaaau  Data_from_Memory_to_L2_0 [31:0]  $end
$var wire   32  aaaav  Data_from_Memory_to_L2_4 [31:0]  $end
$var wire   32  aaaaw  Data_from_Memory_to_L2_8 [31:0]  $end
$var wire   32  aaaax  Data_from_Memory_to_L2_12 [31:0]  $end
$var wire   32  aaaay  Data_from_Memory_to_L2_16 [31:0]  $end
$var wire   32  aaaaz  Data_from_Memory_to_L2_20 [31:0]  $end
$var wire   32  aaaba  Data_from_Memory_to_L2_24 [31:0]  $end
$var wire   32  aaabb  Data_from_Memory_to_L2_28 [31:0]  $end
$var wire   32  aaabc  Data_from_Memory_to_L2_32 [31:0]  $end
$var wire   32  aaabd  Data_from_Memory_to_L2_36 [31:0]  $end
$var wire   32  aaabe  Data_from_Memory_to_L2_40 [31:0]  $end
$var wire   32  aaabf  Data_from_Memory_to_L2_44 [31:0]  $end
$var wire   32  aaabg  Data_from_Memory_to_L2_48 [31:0]  $end
$var wire   32  aaabh  Data_from_Memory_to_L2_52 [31:0]  $end
$var wire   32  aaabi  Data_from_Memory_to_L2_56 [31:0]  $end
$var wire   32  aaabj  Data_from_Memory_to_L2_60 [31:0]  $end
$var wire   32  aaabk  Address [31:0]  $end
$var wire   32  aaabl  Address_from_L1_to_L2 [31:0]  $end
$var wire   32  aaabm  Address_from_L2_to_Memory [31:0]  $end
$var wire    1  aaabn  WE       $end
$var wire    1  aaabo  WE_from_L1_to_L2       $end
$var wire    1  aaabp  WE_from_L2_to_Memory       $end
$var wire    1  aaabq  Done_from_L1       $end
$var wire    1  aaabr  Done_from_L2       $end
$var wire    1  aaabs  Done_from_memory       $end
$var wire    1  aaabt  Hit_from_L1       $end
$var wire    1  aaabu  Hit_from_L2       $end
$upscope $end
$enddefinitions  $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
b0 aaaaa
b0 aaaab
b0 aaaac
b0 aaaad
b0 aaaae
b0 aaaaf
b0 aaaag
b0 aaaah
b0 aaaai
b0 aaaaj
b0 aaaak
b0 aaaal
b0 aaaam
b0 aaaan
b0 aaaao
b0 aaaap
b0 aaaaq
b0 aaaar
b0 aaaas
b0 aaaat
b0 aaaau
b0 aaaav
b0 aaaaw
b0 aaaax
b0 aaaay
b0 aaaaz
b0 aaaba
b0 aaabb
b0 aaabc
b0 aaabd
b0 aaabe
b0 aaabf
b0 aaabg
b0 aaabh
b0 aaabi
b0 aaabj
b10 aaabk
b0 aaabl
b0 aaabm
0aaabn
0aaabo
0aaabp
0aaabq
0aaabr
0aaabs
0aaabt
0aaabu
$end

#100000000000000
1aaabs

#101000000000000
0aaabs

#112000000000000
1aaabr

#113000000000000
0aaabr

#116000000000000
1aaabq

#117000000000000
b111111111111111111111111 aaaaa
0aaabq
1aaabt

#120000000000000
1aaabq

#121000000000000
b0 aaaaa
0aaabq

#124000000000000
1aaabq

#125000000000000
