
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010517                       # Number of seconds simulated
sim_ticks                                 10516711000                       # Number of ticks simulated
final_tick                                10516711000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 208262                       # Simulator instruction rate (inst/s)
host_op_rate                                   281262                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              123479051                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664636                       # Number of bytes of host memory used
host_seconds                                    85.17                       # Real time elapsed on the host
sim_insts                                    17737634                       # Number of instructions simulated
sim_ops                                      23955121                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           82880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          167552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              250432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        82880                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          82880                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1344                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1344                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1295                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2618                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3913                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            21                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  21                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            7880791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           15931977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               23812768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       7880791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           7880791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          127797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                127797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          127797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           7880791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          15931977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              23940565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1296.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2613.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001103750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7913                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3914                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          21                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        21                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  250176                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   250496                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  1344                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                336                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                266                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                350                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                365                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                226                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                249                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                319                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                216                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                196                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               214                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               229                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               168                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               148                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    10516671500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3914                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    21                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2838                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      870                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      191                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          726                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     342.567493                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    201.825108                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    352.404873                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           228     31.40%     31.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          195     26.86%     58.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           81     11.16%     69.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           38      5.23%     74.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           21      2.89%     77.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           21      2.89%     80.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           14      1.93%     82.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           12      1.65%     84.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          116     15.98%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           726                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        82944                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       167232                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 7886876.419823650271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 15901549.448301849887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1296                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2618                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           21                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     45351750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     82763750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34993.63                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31613.35                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      54821750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                128115500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19545000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14024.49                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32774.49                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         23.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      23.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.19                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.19                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.08                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3179                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.33                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2672597.59                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.89                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3270120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1730520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 16379160                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              34210260                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1242720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        159081300                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         16278240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2412984420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              2682055140                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             255.027940                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           10438477000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1254500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15600000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   10047198250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     42389500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       61379500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    348889250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1942080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1024650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11531100                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          31346640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25015590                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2893920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        135827580                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         15202560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2430255060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2655135090                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             252.468199                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           10453818500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       6062500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       13260000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   10116646750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     39589250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       43312750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    297839750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1259985                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1259985                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             63340                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               962684                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4981                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                475                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          962684                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             925665                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            37019                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3829                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8254607                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1313980                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           146                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            25                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2172866                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           126                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10516711000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         21033423                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             315889                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       21259415                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1259985                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             930646                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      20593482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  126928                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            64                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           94                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2172860                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2045                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           20972999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.370528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.904023                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6124325     29.20%     29.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   953264      4.55%     33.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13895410     66.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             20972999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.059904                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.010744                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2414093                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4892104                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  10764584                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2838754                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  63464                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26970715                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                203977                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  63464                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3924169                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1875891                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2637                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11783971                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3322867                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26785750                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 59743                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   877                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1790908                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 295876                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  29059                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             3932                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            36646137                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              64148673                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         45736374                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             15518                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              32812213                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3833924                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             76                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4170421                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8669072                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1446189                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4776745                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           591430                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26596365                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  25330913                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             44550                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2641401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3855962                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            108                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      20972999                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.207787                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.736301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3958941     18.88%     18.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             8697203     41.47%     60.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8316855     39.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        20972999                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    42      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     8      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    430      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    350      0.01%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    392      0.01%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   170      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  185      0.01%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3500352     98.91%     98.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 36946      1.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3090      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15703168     61.99%     62.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2165      0.01%     62.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1443      0.01%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 284      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  837      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1143      0.00%     62.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1184      0.00%     62.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 815      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                325      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8277058     32.68%     94.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1336309      5.28%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1827      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1229      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25330913                       # Type of FU issued
system.cpu.iq.rate                           1.204317                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3538875                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.139706                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           75200027                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          29225945                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     25118725                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               18223                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12105                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7812                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               28856838                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    9860                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2060266                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       854429                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        11739                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       170183                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           422                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  63464                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  401090                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 65674                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26596523                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6042                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8669072                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1446189                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                100                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    371                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 60768                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            127                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          29628                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        34572                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                64200                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              25171341                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8254549                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            159572                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      9568527                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1073949                       # Number of branches executed
system.cpu.iew.exec_stores                    1313978                       # Number of stores executed
system.cpu.iew.exec_rate                     1.196731                       # Inst execution rate
system.cpu.iew.wb_sent                       25151821                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      25126537                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  22158662                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25023536                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.194600                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.885513                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2544324                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             63345                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     20787809                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.152364                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.911243                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7288365     35.06%     35.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3043767     14.64%     49.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     10455677     50.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     20787809                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             17737634                       # Number of instructions committed
system.cpu.commit.committedOps               23955121                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        9090649                       # Number of memory references committed
system.cpu.commit.loads                       7814643                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1053670                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       6703                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  23949828                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3734                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1448      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14855711     62.01%     62.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2151      0.01%     62.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1331      0.01%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            142      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             792      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             797      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     62.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1012      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            765      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           287      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7813410     32.62%     94.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1274941      5.32%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1233      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1065      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          23955121                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10455677                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     36831577                       # The number of ROB reads
system.cpu.rob.rob_writes                    53184102                       # The number of ROB writes
system.cpu.timesIdled                             907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           60424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    17737634                       # Number of Instructions Simulated
system.cpu.committedOps                      23955121                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.185808                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.185808                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.843307                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.843307                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 42614902                       # number of integer regfile reads
system.cpu.int_regfile_writes                22760579                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     12265                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6022                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5375385                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11550289                       # number of cc regfile writes
system.cpu.misc_regfile_reads                11774166                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998971                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7427904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40059                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            185.424099                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998971                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29919523                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29919523                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6113909                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6113909                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1273824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1273824                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      7387733                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7387733                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7387733                       # number of overall hits
system.cpu.dcache.overall_hits::total         7387733                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        79949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         79949                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2184                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2184                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        82133                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          82133                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        82133                       # number of overall misses
system.cpu.dcache.overall_misses::total         82133                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1426712000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1426712000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     71393500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     71393500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1498105500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1498105500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1498105500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1498105500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6193858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6193858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1276008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1276008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7469866                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7469866                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7469866                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7469866                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012908                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012908                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001712                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010995                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010995                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010995                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010995                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17845.276364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17845.276364                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32689.331502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32689.331502                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18239.994886                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18239.994886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18239.994886                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18239.994886                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5573                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           52                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               354                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.742938                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35264                       # number of writebacks
system.cpu.dcache.writebacks::total             35264                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        41955                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        41955                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        41968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        41968                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        41968                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        41968                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        37994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37994                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2171                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        40165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40165                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40165                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    630816500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    630816500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     68696000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68696000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    699512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    699512500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    699512500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    699512500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005377                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16603.055746                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16603.055746                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31642.561032                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31642.561032                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17415.971617                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17415.971617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17415.971617                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17415.971617                       # average overall mshr miss latency
system.cpu.dcache.replacements                  40043                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999004                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2172366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6963                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            311.987075                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999004                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8698403                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8698403                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2165403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2165403                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2165403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2165403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2165403                       # number of overall hits
system.cpu.icache.overall_hits::total         2165403                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7457                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         7457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7457                       # number of overall misses
system.cpu.icache.overall_misses::total          7457                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    247645000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    247645000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    247645000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    247645000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    247645000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    247645000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2172860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2172860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2172860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2172860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2172860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2172860                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003432                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003432                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003432                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003432                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003432                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003432                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33209.735819                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33209.735819                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33209.735819                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33209.735819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33209.735819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33209.735819                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          289                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.642857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          493                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          493                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          493                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          493                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          493                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          493                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6964                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         6964                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6964                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6964                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6964                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    223078000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    223078000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    223078000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    223078000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    223078000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    223078000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003205                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003205                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003205                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003205                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32033.026996                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32033.026996                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32033.026996                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32033.026996                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32033.026996                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32033.026996                       # average overall mshr miss latency
system.cpu.icache.replacements                   6947                       # number of replacements
system.l2bus.snoop_filter.tot_requests          94121                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        47098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              346                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          346                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               44957                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         37143                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             17744                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               108                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2065                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2065                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          44958                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        20874                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       120269                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  141143                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       445696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4820672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5266368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              7897                       # Total snoops (count)
system.l2bus.snoopTraffic                      120192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              55028                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.006433                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.079949                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    54674     99.36%     99.36% # Request fanout histogram
system.l2bus.snoop_fanout::1                      354      0.64%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                55028                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            117590500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            17553208                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           100264266                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.962651                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  82287                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 8022                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                10.257666                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     1.026825                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    46.788335                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    80.147490                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008022                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.365534                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.626152                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999708                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               337174                       # Number of tag accesses
system.l2cache.tags.data_accesses              337174                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        35265                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        35265                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1322                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1322                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3693                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        34067                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        37760                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3693                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           35389                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               39082                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3693                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          35389                       # number of overall hits
system.l2cache.overall_hits::total              39082                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          743                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            743                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         3271                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         3927                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7198                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          3271                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4670                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              7941                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3271                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4670                       # number of overall misses
system.l2cache.overall_misses::total             7941                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     51111000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     51111000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    174073500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    227292000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    401365500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    174073500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    278403000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    452476500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    174073500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    278403000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    452476500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        35265                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        35265                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         2065                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2065                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6964                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        37994                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        44958                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         6964                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        40059                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           47023                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6964                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        40059                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          47023                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.359806                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.359806                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.469701                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.103358                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.160105                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.469701                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.116578                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.168875                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.469701                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.116578                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.168875                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68790.040377                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68790.040377                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 53217.211862                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 57879.297173                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 55760.697416                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 53217.211862                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 59615.203426                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 56979.788440                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 53217.211862                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 59615.203426                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 56979.788440                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1878                       # number of writebacks
system.l2cache.writebacks::total                 1878                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          743                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          743                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3271                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         3927                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7198                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         3271                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4670                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         7941                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3271                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4670                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         7941                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     49625000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     49625000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    167533500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    219438000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    386971500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    167533500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    269063000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    436596500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    167533500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    269063000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    436596500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.359806                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.359806                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.469701                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103358                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.160105                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.469701                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.116578                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.168875                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.469701                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.116578                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.168875                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66790.040377                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 66790.040377                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 51217.823296                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55879.297173                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 53760.975271                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 51217.823296                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57615.203426                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 54980.040297                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 51217.823296                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57615.203426                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 54980.040297                       # average overall mshr miss latency
system.l2cache.replacements                      7894                       # number of replacements
system.l3bus.snoop_filter.tot_requests          15509                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         7788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                7197                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          1898                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5887                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                743                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               743                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           7198                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        23449                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       628288                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                               217                       # Total snoops (count)
system.l3bus.snoopTraffic                        1344                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               8158                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000368                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.019174                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     8155     99.96%     99.96% # Request fanout histogram
system.l3bus.snoop_fanout::1                        3      0.04%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 8158                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             11508500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            19850000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2395.607603                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   9817                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3913                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.508817                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   803.568341                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1592.039262                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.196184                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.388681                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.584865                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3696                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          838                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          559                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2191                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                82457                       # Number of tag accesses
system.l3cache.tags.data_accesses               82457                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         1877                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         1877                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          186                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              186                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         1975                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         1866                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3841                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            1975                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            2052                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                4027                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           1975                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           2052                       # number of overall hits
system.l3cache.overall_hits::total               4027                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          557                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            557                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1296                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2061                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3357                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1296                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2618                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3914                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1296                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2618                       # number of overall misses
system.l3cache.overall_misses::total             3914                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     38523000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     38523000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     93524000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    141614000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    235138000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     93524000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    180137000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    273661000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     93524000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    180137000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    273661000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         1877                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         1877                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          743                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          743                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         3271                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         3927                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         7198                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         3271                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         4670                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            7941                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         3271                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         4670                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           7941                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.749664                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.749664                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.396209                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.524828                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.466380                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.396209                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.560600                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.492885                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.396209                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.560600                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.492885                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 69161.579892                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 69161.579892                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72163.580247                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 68711.305192                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70044.086982                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 72163.580247                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 68807.104660                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 69918.497701                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 72163.580247                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 68807.104660                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 69918.497701                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks             21                       # number of writebacks
system.l3cache.writebacks::total                   21                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          557                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          557                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1296                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2061                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3357                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1296                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2618                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3914                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1296                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2618                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3914                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     37409000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     37409000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     90934000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    137492000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    228426000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     90934000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    174901000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    265835000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     90934000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    174901000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    265835000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.749664                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.749664                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.396209                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.524828                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.466380                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.396209                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.560600                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.492885                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.396209                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.560600                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.492885                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67161.579892                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 67161.579892                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70165.123457                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66711.305192                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68044.682752                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70165.123457                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66807.104660                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 67919.008687                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70165.123457                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66807.104660                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 67919.008687                       # average overall mshr miss latency
system.l3cache.replacements                       217                       # number of replacements
system.membus.snoop_filter.tot_requests          4131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10516711000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3356                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           21                       # Transaction distribution
system.membus.trans_dist::CleanEvict              196                       # Transaction distribution
system.membus.trans_dist::ReadExReq               557                       # Transaction distribution
system.membus.trans_dist::ReadExResp              557                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3357                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         8044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         8044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       251776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       251776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  251776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3914                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3914    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3914                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2107500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10619750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
