[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: long_wire
[INFO ODB-0130]     Created 2 pins.
[INFO ODB-0131]     Created 3 components and 12 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 6 connections.
[INFO ODB-0133]     Created 4 nets and 6 connections.
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.008    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
 151.202    0.234    0.248    0.264 ^ u2/Z (BUF_X1)
            0.601    0.454    0.718 ^ u3/A (BUF_X1)
   0.000    0.022    0.016    0.734 ^ u3/Z (BUF_X1)
            0.022    0.000    0.734 ^ out1 (out)
                              0.734   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Driver    length delay
u2/Z manhtn 1998.8 steiner 1998.8 0.54
u3/Z manhtn 1.3 steiner 1.3 0.00
in1 manhtn 0.7 steiner 0.7 0.00
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |         4
    final |   +166.7% |       1 |       2 |             1 |         0
---------------------------------------------------------------------
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0037] Found 1 long wires.
[INFO RSZ-0039] Resized 1 instances.
[INFO RSZ-0038] Inserted 2 buffers in 1 nets.
Driver    length delay
wire1/Z manhtn 759.8 steiner 759.8 0.08
u2/Z manhtn 651.0 steiner 651.0 0.06
wire2/Z manhtn 587.7 steiner 587.7 0.05
u3/Z manhtn 1.3 steiner 1.3 0.00
in1 manhtn 0.7 steiner 0.7 0.00
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.811    0.007    0.019    0.019 ^ u1/Z (BUF_X1)
            0.007    0.000    0.019 ^ u2/A (BUF_X2)
  52.329    0.047    0.060    0.079 ^ u2/Z (BUF_X2)
            0.083    0.056    0.135 ^ wire2/A (BUF_X4)
  47.573    0.021    0.045    0.180 ^ wire2/Z (BUF_X4)
            0.056    0.043    0.223 ^ wire1/A (BUF_X4)
  58.084    0.024    0.046    0.269 ^ wire1/Z (BUF_X4)
            0.080    0.064    0.333 ^ u3/A (BUF_X1)
   0.000    0.007    0.027    0.360 ^ u3/Z (BUF_X1)
            0.007    0.000    0.360 ^ out1 (out)
                              0.360   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


