Analysis & Synthesis report for EFES_Fpga_Top
Sun Nov 17 18:26:21 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: Clock_divider:CLK_div_1ms
 11. Parameter Settings for User Entity Instance: Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT
 12. Parameter Settings for User Entity Instance: Clock_divider:CLK_div_1ms|HardwiredReg:HW_REG
 13. Parameter Settings for User Entity Instance: Clock_divider:CLK_div_1ms|NComparatorWithEnable:CMP
 14. Parameter Settings for User Entity Instance: NRegister:Stream_REG
 15. Parameter Settings for User Entity Instance: EightButtonDriver:Buttons_Driver|ORGate_NX1:OR8x1
 16. Parameter Settings for User Entity Instance: EightButtonDriver:Buttons_Driver|NRegister:But_Reg
 17. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver
 18. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|XNORGate_NX1:Parity_XNOR
 19. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|Clock_divider:CLK_DIV
 20. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT
 21. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|HardwiredReg:HW_REG
 22. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|NComparatorWithEnable:CMP
 23. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH
 24. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT
 25. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT
 26. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|ANDGate_NX1:AND1
 27. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|NORGate_NX1:NOR1
 28. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|HardwiredReg:SYNCH_HW_REG
 29. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP
 30. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP|ORGate_NX1:OR_gt
 31. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP|ORGate_NX1:OR_lt
 32. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO
 33. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:0:IF_MUX0:MUX0
 34. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:1:IF_MUXi:MUXi
 35. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:2:IF_MUXi:MUXi
 36. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:3:IF_MUXi:MUXi
 37. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:4:IF_MUXi:MUXi
 38. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:5:IF_MUXi:MUXi
 39. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:6:IF_MUXi:MUXi
 40. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:7:IF_MUXi:MUXi
 41. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:8:IF_MUXi:MUXi
 42. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:9:IF_MUXi:MUXi
 43. Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:10:IF_MUXi:MUXi
 44. Port Connectivity Checks: "UartDriverTX:UART_Driver|Mux_1Bit_2X1:MUX_out"
 45. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:10:IF_MUXi:MUXi"
 46. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:9:IF_MUXi:MUXi"
 47. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:8:IF_MUXi:MUXi"
 48. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:7:IF_MUXi:MUXi"
 49. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:6:IF_MUXi:MUXi"
 50. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:5:IF_MUXi:MUXi"
 51. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:4:IF_MUXi:MUXi"
 52. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:3:IF_MUXi:MUXi"
 53. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:2:IF_MUXi:MUXi"
 54. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:1:IF_MUXi:MUXi"
 55. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:0:IF_MUX0:MUX0"
 56. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:10:FF_i"
 57. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:9:FF_i"
 58. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:8:FF_i"
 59. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:7:FF_i"
 60. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:6:FF_i"
 61. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:5:FF_i"
 62. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:4:FF_i"
 63. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:3:FF_i"
 64. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:2:FF_i"
 65. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:1:FF_i"
 66. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:0:FF_i"
 67. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO"
 68. Port Connectivity Checks: "UartDriverTX:UART_Driver|Reg1Bit:LoadReg2"
 69. Port Connectivity Checks: "UartDriverTX:UART_Driver|Reg1Bit:LoadReg1"
 70. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP|ORGate_NX1:OR_lt"
 71. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP|ORGate_NX1:OR_gt"
 72. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP"
 73. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|NORGate_NX1:NOR1"
 74. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|ANDGate_NX1:AND1"
 75. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:7:LAST_FF:FF_N"
 76. Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT"
 77. Port Connectivity Checks: "UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT"
 78. Port Connectivity Checks: "UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|Reg1Bit:RST_REG"
 79. Port Connectivity Checks: "UartDriverTX:UART_Driver|XNORGate_NX1:Parity_XNOR"
 80. Port Connectivity Checks: "UartDriverTX:UART_Driver"
 81. Port Connectivity Checks: "EightButtonDriver:Buttons_Driver|Reg1Bit:Eve_Reg"
 82. Port Connectivity Checks: "EightButtonDriver:Buttons_Driver|NRegister:But_Reg"
 83. Port Connectivity Checks: "EightButtonDriver:Buttons_Driver|ORGate_NX1:OR8x1"
 84. Port Connectivity Checks: "NRegister:Stream_REG"
 85. Port Connectivity Checks: "Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:15:LAST_FF:FF_N"
 86. Port Connectivity Checks: "Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT"
 87. Port Connectivity Checks: "Clock_divider:CLK_div_1ms|Reg1Bit:RST_REG"
 88. Elapsed Time Per Partition
 89. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 17 18:26:21 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; EFES_Fpga_Top                                   ;
; Top-level Entity Name              ; EFES_Fpga_Top                                   ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 109                                             ;
;     Total combinational functions  ; 99                                              ;
;     Dedicated logic registers      ; 72                                              ;
; Total registers                    ; 72                                              ;
; Total pins                         ; 14                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; EFES_Fpga_Top      ; EFES_Fpga_Top      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                    ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+---------+
; XNORGate_NX1.vhd                 ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/XNORGate_NX1.vhd          ;         ;
; ud_counter.vhd                   ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ud_counter.vhd            ;         ;
; UartDriver.vhd                   ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd            ;         ;
; UART_Synchronizer.vhd            ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd     ;         ;
; UART_Fifo.vhd                    ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd             ;         ;
; t_ff.vhd                         ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff.vhd                  ;         ;
; SAT_Counter_BMM.vhd              ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd       ;         ;
; Reg1Bit.vhd                      ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Reg1Bit.vhd               ;         ;
; ORGate_NX1.vhd                   ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ORGate_NX1.vhd            ;         ;
; NORGate_NX1.vhd                  ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NORGate_NX1.vhd           ;         ;
; NComparatorWithEnable.vhd        ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NComparatorWithEnable.vhd ;         ;
; Mux_Bit.vhd                      ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_Bit.vhd               ;         ;
; Mux_1Bit_2X1.vhd                 ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_1Bit_2X1.vhd          ;         ;
; HardwiredReg.vhd                 ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/HardwiredReg.vhd          ;         ;
; D_FF_rst.vhd                     ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/D_FF_rst.vhd              ;         ;
; CU_SatCounter.vhd                ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/CU_SatCounter.vhd         ;         ;
; constants.vhd                    ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/constants.vhd             ;         ;
; ComparatorWithEnable.vhd         ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ComparatorWithEnable.vhd  ;         ;
; Comparator.vhd                   ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Comparator.vhd            ;         ;
; Clock_divider.vhd                ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd         ;         ;
; ANDGate_NX1.vhd                  ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ANDGate_NX1.vhd           ;         ;
; EFES_Fpga_Top.vhd                ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd         ;         ;
; NRegister.vhd                    ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NRegister.vhd             ;         ;
; EightButtonDriver.vhd            ; yes             ; User VHDL File  ; C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EightButtonDriver.vhd     ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 109           ;
;                                             ;               ;
; Total combinational functions               ; 99            ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 53            ;
;     -- 3 input functions                    ; 18            ;
;     -- <=2 input functions                  ; 28            ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 99            ;
;     -- arithmetic mode                      ; 0             ;
;                                             ;               ;
; Total registers                             ; 72            ;
;     -- Dedicated logic registers            ; 72            ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 14            ;
; Embedded Multiplier 9-bit elements          ; 0             ;
; Maximum fan-out node                        ; TOP_clk~input ;
; Maximum fan-out                             ; 45            ;
; Total fan-out                               ; 573           ;
; Average fan-out                             ; 2.88          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |EFES_Fpga_Top                                        ; 99 (0)            ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 14   ; 0            ; |EFES_Fpga_Top                                                                                                                            ; work         ;
;    |Clock_divider:CLK_div_1ms|                        ; 27 (1)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms                                                                                                  ; work         ;
;       |NComparatorWithEnable:CMP|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|NComparatorWithEnable:CMP                                                                        ; work         ;
;       |Reg1Bit:RST_REG|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|Reg1Bit:RST_REG                                                                                  ; work         ;
;       |UD_COUNTER:UP_CNT|                             ; 20 (4)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT                                                                                ; work         ;
;          |t_ff_rst0:\MAIN_GEN:0:FIRST_FF:FF_0|        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:0:FIRST_FF:FF_0                                            ; work         ;
;          |t_ff_rst0:\MAIN_GEN:10:SECOND_FF:FF_i|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:10:SECOND_FF:FF_i                                          ; work         ;
;          |t_ff_rst0:\MAIN_GEN:11:SECOND_FF:FF_i|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:11:SECOND_FF:FF_i                                          ; work         ;
;          |t_ff_rst0:\MAIN_GEN:12:SECOND_FF:FF_i|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:12:SECOND_FF:FF_i                                          ; work         ;
;          |t_ff_rst0:\MAIN_GEN:13:SECOND_FF:FF_i|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:13:SECOND_FF:FF_i                                          ; work         ;
;          |t_ff_rst0:\MAIN_GEN:14:SECOND_FF:FF_i|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:14:SECOND_FF:FF_i                                          ; work         ;
;          |t_ff_rst0:\MAIN_GEN:15:LAST_FF:FF_N|        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:15:LAST_FF:FF_N                                            ; work         ;
;          |t_ff_rst0:\MAIN_GEN:1:SECOND_FF:FF_i|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:1:SECOND_FF:FF_i                                           ; work         ;
;          |t_ff_rst0:\MAIN_GEN:2:SECOND_FF:FF_i|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:2:SECOND_FF:FF_i                                           ; work         ;
;          |t_ff_rst0:\MAIN_GEN:3:SECOND_FF:FF_i|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:3:SECOND_FF:FF_i                                           ; work         ;
;          |t_ff_rst0:\MAIN_GEN:4:SECOND_FF:FF_i|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:4:SECOND_FF:FF_i                                           ; work         ;
;          |t_ff_rst0:\MAIN_GEN:5:SECOND_FF:FF_i|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:5:SECOND_FF:FF_i                                           ; work         ;
;          |t_ff_rst0:\MAIN_GEN:6:SECOND_FF:FF_i|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:6:SECOND_FF:FF_i                                           ; work         ;
;          |t_ff_rst0:\MAIN_GEN:7:SECOND_FF:FF_i|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:7:SECOND_FF:FF_i                                           ; work         ;
;          |t_ff_rst0:\MAIN_GEN:8:SECOND_FF:FF_i|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:8:SECOND_FF:FF_i                                           ; work         ;
;          |t_ff_rst0:\MAIN_GEN:9:SECOND_FF:FF_i|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:9:SECOND_FF:FF_i                                           ; work         ;
;    |EightButtonDriver:Buttons_Driver|                 ; 3 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|EightButtonDriver:Buttons_Driver                                                                                           ; work         ;
;       |NRegister:But_Reg|                             ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|EightButtonDriver:Buttons_Driver|NRegister:But_Reg                                                                         ; work         ;
;       |ORGate_NX1:OR8x1|                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|EightButtonDriver:Buttons_Driver|ORGate_NX1:OR8x1                                                                          ; work         ;
;       |Reg1Bit:Eve_Reg|                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|EightButtonDriver:Buttons_Driver|Reg1Bit:Eve_Reg                                                                           ; work         ;
;    |NRegister:Stream_REG|                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|NRegister:Stream_REG                                                                                                       ; work         ;
;    |UartDriverTX:UART_Driver|                         ; 61 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver                                                                                                   ; work         ;
;       |Clock_divider:CLK_DIV|                         ; 27 (1)            ; 17 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV                                                                             ; work         ;
;          |NComparatorWithEnable:CMP|                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|NComparatorWithEnable:CMP                                                   ; work         ;
;          |Reg1Bit:RST_REG|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|Reg1Bit:RST_REG                                                             ; work         ;
;          |UD_COUNTER:UP_CNT|                          ; 20 (4)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT                                                           ; work         ;
;             |t_ff_rst0:\MAIN_GEN:0:FIRST_FF:FF_0|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:0:FIRST_FF:FF_0                       ; work         ;
;             |t_ff_rst0:\MAIN_GEN:10:SECOND_FF:FF_i|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:10:SECOND_FF:FF_i                     ; work         ;
;             |t_ff_rst0:\MAIN_GEN:11:SECOND_FF:FF_i|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:11:SECOND_FF:FF_i                     ; work         ;
;             |t_ff_rst0:\MAIN_GEN:12:SECOND_FF:FF_i|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:12:SECOND_FF:FF_i                     ; work         ;
;             |t_ff_rst0:\MAIN_GEN:13:SECOND_FF:FF_i|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:13:SECOND_FF:FF_i                     ; work         ;
;             |t_ff_rst0:\MAIN_GEN:14:SECOND_FF:FF_i|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:14:SECOND_FF:FF_i                     ; work         ;
;             |t_ff_rst0:\MAIN_GEN:15:LAST_FF:FF_N|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:15:LAST_FF:FF_N                       ; work         ;
;             |t_ff_rst0:\MAIN_GEN:1:SECOND_FF:FF_i|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:1:SECOND_FF:FF_i                      ; work         ;
;             |t_ff_rst0:\MAIN_GEN:2:SECOND_FF:FF_i|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:2:SECOND_FF:FF_i                      ; work         ;
;             |t_ff_rst0:\MAIN_GEN:3:SECOND_FF:FF_i|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:3:SECOND_FF:FF_i                      ; work         ;
;             |t_ff_rst0:\MAIN_GEN:4:SECOND_FF:FF_i|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:4:SECOND_FF:FF_i                      ; work         ;
;             |t_ff_rst0:\MAIN_GEN:5:SECOND_FF:FF_i|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:5:SECOND_FF:FF_i                      ; work         ;
;             |t_ff_rst0:\MAIN_GEN:6:SECOND_FF:FF_i|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:6:SECOND_FF:FF_i                      ; work         ;
;             |t_ff_rst0:\MAIN_GEN:7:SECOND_FF:FF_i|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:7:SECOND_FF:FF_i                      ; work         ;
;             |t_ff_rst0:\MAIN_GEN:8:SECOND_FF:FF_i|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:8:SECOND_FF:FF_i                      ; work         ;
;             |t_ff_rst0:\MAIN_GEN:9:SECOND_FF:FF_i|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:9:SECOND_FF:FF_i                      ; work         ;
;       |Mux_1Bit_2X1:MUX_out|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Mux_1Bit_2X1:MUX_out                                                                              ; work         ;
;       |Reg1Bit:LoadReg1|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Reg1Bit:LoadReg1                                                                                  ; work         ;
;       |Reg1Bit:LoadReg2|                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|Reg1Bit:LoadReg2                                                                                  ; work         ;
;       |UART_Fifo:FIFO|                                ; 14 (3)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO                                                                                    ; work         ;
;          |D_FF_rst:\FFcyc:0:FF_i|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:0:FF_i                                                             ; work         ;
;          |D_FF_rst:\FFcyc:10:FF_i|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:10:FF_i                                                            ; work         ;
;          |D_FF_rst:\FFcyc:1:FF_i|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:1:FF_i                                                             ; work         ;
;          |D_FF_rst:\FFcyc:2:FF_i|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:2:FF_i                                                             ; work         ;
;          |D_FF_rst:\FFcyc:3:FF_i|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:3:FF_i                                                             ; work         ;
;          |D_FF_rst:\FFcyc:4:FF_i|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:4:FF_i                                                             ; work         ;
;          |D_FF_rst:\FFcyc:5:FF_i|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:5:FF_i                                                             ; work         ;
;          |D_FF_rst:\FFcyc:6:FF_i|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:6:FF_i                                                             ; work         ;
;          |D_FF_rst:\FFcyc:7:FF_i|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:7:FF_i                                                             ; work         ;
;          |D_FF_rst:\FFcyc:8:FF_i|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:8:FF_i                                                             ; work         ;
;          |D_FF_rst:\FFcyc:9:FF_i|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:9:FF_i                                                             ; work         ;
;          |Mux_Bit:\MUX_cyc:10:IF_MUXi:MUXi|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:10:IF_MUXi:MUXi                                                   ; work         ;
;          |Mux_Bit:\MUX_cyc:1:IF_MUXi:MUXi|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:1:IF_MUXi:MUXi                                                    ; work         ;
;          |Mux_Bit:\MUX_cyc:2:IF_MUXi:MUXi|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:2:IF_MUXi:MUXi                                                    ; work         ;
;          |Mux_Bit:\MUX_cyc:3:IF_MUXi:MUXi|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:3:IF_MUXi:MUXi                                                    ; work         ;
;          |Mux_Bit:\MUX_cyc:4:IF_MUXi:MUXi|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:4:IF_MUXi:MUXi                                                    ; work         ;
;          |Mux_Bit:\MUX_cyc:5:IF_MUXi:MUXi|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:5:IF_MUXi:MUXi                                                    ; work         ;
;          |Mux_Bit:\MUX_cyc:6:IF_MUXi:MUXi|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:6:IF_MUXi:MUXi                                                    ; work         ;
;          |Mux_Bit:\MUX_cyc:7:IF_MUXi:MUXi|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:7:IF_MUXi:MUXi                                                    ; work         ;
;          |Mux_Bit:\MUX_cyc:8:IF_MUXi:MUXi|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:8:IF_MUXi:MUXi                                                    ; work         ;
;          |Mux_Bit:\MUX_cyc:9:IF_MUXi:MUXi|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:9:IF_MUXi:MUXi                                                    ; work         ;
;       |UART_Synchronizer:SYNCH|                       ; 17 (2)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH                                                                           ; work         ;
;          |Comparator:SYNCH_CMP|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP                                                      ; work         ;
;          |SAT_Counter:SYNCH_CNT|                      ; 14 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT                                                     ; work         ;
;             |ANDGate_NX1:AND1|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|ANDGate_NX1:AND1                                    ; work         ;
;             |UD_COUNTER:CNT|                          ; 12 (4)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT                                      ; work         ;
;                |t_ff_rst0:\MAIN_GEN:0:FIRST_FF:FF_0|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:0:FIRST_FF:FF_0  ; work         ;
;                |t_ff_rst0:\MAIN_GEN:1:SECOND_FF:FF_i| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:1:SECOND_FF:FF_i ; work         ;
;                |t_ff_rst0:\MAIN_GEN:2:SECOND_FF:FF_i| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:2:SECOND_FF:FF_i ; work         ;
;                |t_ff_rst0:\MAIN_GEN:3:SECOND_FF:FF_i| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:3:SECOND_FF:FF_i ; work         ;
;                |t_ff_rst0:\MAIN_GEN:4:SECOND_FF:FF_i| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:4:SECOND_FF:FF_i ; work         ;
;                |t_ff_rst0:\MAIN_GEN:5:SECOND_FF:FF_i| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:5:SECOND_FF:FF_i ; work         ;
;                |t_ff_rst0:\MAIN_GEN:6:SECOND_FF:FF_i| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:6:SECOND_FF:FF_i ; work         ;
;                |t_ff_rst0:\MAIN_GEN:7:LAST_FF:FF_N|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:7:LAST_FF:FF_N   ; work         ;
;       |XNORGate_NX1:Parity_XNOR|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|XNORGate_NX1:Parity_XNOR                                                                          ; work         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 72    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 72    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:10:FF_i|Q ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:8:FF_i|Q  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_divider:CLK_div_1ms ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; clkdiv_divider ; 500000 ; Signed Integer                               ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; udc_nbit       ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_divider:CLK_div_1ms|HardwiredReg:HW_REG ;
+----------------+--------+------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                             ;
+----------------+--------+------------------------------------------------------------------+
; hw_reg_val     ; 500000 ; Signed Integer                                                   ;
; hw_reg_nbit    ; 16     ; Signed Integer                                                   ;
+----------------+--------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_divider:CLK_div_1ms|NComparatorWithEnable:CMP ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; nbit           ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NRegister:Stream_REG ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 8     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EightButtonDriver:Buttons_Driver|ORGate_NX1:OR8x1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EightButtonDriver:Buttons_Driver|NRegister:But_Reg ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver ;
+----------------+-----------+------------------------------------------+
; Parameter Name ; Value     ; Type                                     ;
+----------------+-----------+------------------------------------------+
; uart_ext_clock ; 500000000 ; Signed Integer                           ;
; uart_baud_rate ; 115200    ; Signed Integer                           ;
; uart_n_bits    ; 11        ; Signed Integer                           ;
+----------------+-----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|XNORGate_NX1:Parity_XNOR ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|Clock_divider:CLK_DIV ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; clkdiv_divider ; 432   ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; udc_nbit       ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|HardwiredReg:HW_REG ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; hw_reg_val     ; 432   ; Signed Integer                                                                         ;
; hw_reg_nbit    ; 16    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|NComparatorWithEnable:CMP ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; nbit           ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; synch_steps    ; 11    ; Signed Integer                                                       ;
; synch_nbit     ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; udc_nbit       ; 8     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|ANDGate_NX1:AND1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|NORGate_NX1:NOR1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|HardwiredReg:SYNCH_HW_REG ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; hw_reg_val     ; 10    ; Signed Integer                                                                                 ;
; hw_reg_nbit    ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; nbit_data      ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP|ORGate_NX1:OR_gt ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP|ORGate_NX1:OR_lt ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; nbit_data      ; 11    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:0:IF_MUX0:MUX0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; nbit_sel       ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:1:IF_MUXi:MUXi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; nbit_sel       ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:2:IF_MUXi:MUXi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; nbit_sel       ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:3:IF_MUXi:MUXi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; nbit_sel       ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:4:IF_MUXi:MUXi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; nbit_sel       ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:5:IF_MUXi:MUXi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; nbit_sel       ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:6:IF_MUXi:MUXi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; nbit_sel       ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:7:IF_MUXi:MUXi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; nbit_sel       ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:8:IF_MUXi:MUXi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; nbit_sel       ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:9:IF_MUXi:MUXi ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; nbit_sel       ; 2     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:10:IF_MUXi:MUXi ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; nbit_sel       ; 2     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|Mux_1Bit_2X1:MUX_out" ;
+-------+-------+----------+------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                        ;
+-------+-------+----------+------------------------------------------------+
; port0 ; Input ; Info     ; Stuck at VCC                                   ;
+-------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:10:IF_MUXi:MUXi" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; inputs[3] ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:9:IF_MUXi:MUXi" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; inputs[3] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:8:IF_MUXi:MUXi" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; inputs[3] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:7:IF_MUXi:MUXi" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; inputs[3] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:6:IF_MUXi:MUXi" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; inputs[3] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:5:IF_MUXi:MUXi" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; inputs[3] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:4:IF_MUXi:MUXi" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; inputs[3] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:3:IF_MUXi:MUXi" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; inputs[3] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:2:IF_MUXi:MUXi" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; inputs[3] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:1:IF_MUXi:MUXi" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; inputs[3] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:0:IF_MUX0:MUX0" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; inputs[3] ; Input ; Info     ; Stuck at GND                                                         ;
; inputs[0] ; Input ; Info     ; Stuck at GND                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:10:FF_i"                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:9:FF_i"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:8:FF_i"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:7:FF_i"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:6:FF_i"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:5:FF_i"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:4:FF_i"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:3:FF_i"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:2:FF_i"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:1:FF_i"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:0:FF_i"                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; not_q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Fifo:FIFO" ;
+---------------+-------+----------+----------------------------------+
; Port          ; Type  ; Severity ; Details                          ;
+---------------+-------+----------+----------------------------------+
; fifo_data[10] ; Input ; Info     ; Stuck at GND                     ;
; fifo_data[0]  ; Input ; Info     ; Stuck at VCC                     ;
+---------------+-------+----------+----------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|Reg1Bit:LoadReg2" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|Reg1Bit:LoadReg1" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP|ORGate_NX1:OR_lt" ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP|ORGate_NX1:OR_gt" ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP"                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; cmp_sgn_usgn ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmp_a_gt_b   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmp_a_ge_b   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmp_a_lt_b   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmp_a_eq_b   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|NORGate_NX1:NOR1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|ANDGate_NX1:AND1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:7:LAST_FF:FF_N" ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; tff_nq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT" ;
+--------------+-------+----------+------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                          ;
+--------------+-------+----------+------------------------------------------------------------------+
; sat_enable   ; Input ; Info     ; Stuck at VCC                                                     ;
; sat_ud       ; Input ; Info     ; Stuck at VCC                                                     ;
; sat_update   ; Input ; Info     ; Stuck at VCC                                                     ;
; sat_settodef ; Input ; Info     ; Stuck at GND                                                     ;
+--------------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; udc_en ; Input ; Info     ; Stuck at VCC                                                     ;
; udc_up ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|Reg1Bit:RST_REG" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                   ;
; load   ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver|XNORGate_NX1:Parity_XNOR" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "UartDriverTX:UART_Driver" ;
+---------------+-------+----------+-------------------+
; Port          ; Type  ; Severity ; Details           ;
+---------------+-------+----------+-------------------+
; uart_load     ; Input ; Info     ; Stuck at GND      ;
; uart_odd_even ; Input ; Info     ; Stuck at VCC      ;
+---------------+-------+----------+-------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "EightButtonDriver:Buttons_Driver|Reg1Bit:Eve_Reg" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                     ;
; load   ; Input ; Info     ; Stuck at VCC                                     ;
+--------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "EightButtonDriver:Buttons_Driver|NRegister:But_Reg" ;
+--------+-------+----------+----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                            ;
+--------+-------+----------+----------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                       ;
+--------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "EightButtonDriver:Buttons_Driver|ORGate_NX1:OR8x1" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "NRegister:Stream_REG" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; load ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:15:LAST_FF:FF_N"      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; tff_nq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; udc_en ; Input ; Info     ; Stuck at VCC                                ;
; udc_up ; Input ; Info     ; Stuck at VCC                                ;
+--------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Clock_divider:CLK_div_1ms|Reg1Bit:RST_REG" ;
+--------+-------+----------+-------------------------------------------+
; Port   ; Type  ; Severity ; Details                                   ;
+--------+-------+----------+-------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                              ;
; load   ; Input ; Info     ; Stuck at VCC                              ;
+--------+-------+----------+-------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 17 18:26:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file tb_efes_fpga_top.vhd
    Info (12022): Found design unit 1: TB_EFES_Fpga_Top-behavior
    Info (12023): Found entity 1: TB_EFES_Fpga_Top
Info (12021): Found 2 design units, including 1 entities, in source file xnorgate_nx1.vhd
    Info (12022): Found design unit 1: XNORGate_NX1-Behavioral
    Info (12023): Found entity 1: XNORGate_NX1
Info (12021): Found 2 design units, including 1 entities, in source file ud_counter.vhd
    Info (12022): Found design unit 1: UD_COUNTER-STR
    Info (12023): Found entity 1: UD_COUNTER
Info (12021): Found 2 design units, including 1 entities, in source file uartdriver.vhd
    Info (12022): Found design unit 1: UartDriverTX-Behavioral
    Info (12023): Found entity 1: UartDriverTX
Info (12021): Found 2 design units, including 1 entities, in source file uart_synchronizer.vhd
    Info (12022): Found design unit 1: UART_Synchronizer-Behavioral
    Info (12023): Found entity 1: UART_Synchronizer
Info (12021): Found 2 design units, including 1 entities, in source file uart_fifo.vhd
    Info (12022): Found design unit 1: UART_Fifo-Behavioral
    Info (12023): Found entity 1: UART_Fifo
Info (12021): Found 2 design units, including 1 entities, in source file t_ff_rst1.vhd
    Info (12022): Found design unit 1: t_ff_rst1-Behavioral
    Info (12023): Found entity 1: t_ff_rst1
Info (12021): Found 2 design units, including 1 entities, in source file t_ff.vhd
    Info (12022): Found design unit 1: t_ff_rst0-behavioral
    Info (12023): Found entity 1: t_ff_rst0
Info (12021): Found 2 design units, including 1 entities, in source file sat_counter_bmm.vhd
    Info (12022): Found design unit 1: SAT_Counter-Structural
    Info (12023): Found entity 1: SAT_Counter
Info (12021): Found 2 design units, including 1 entities, in source file reg1bit.vhd
    Info (12022): Found design unit 1: Reg1Bit-Behavioral
    Info (12023): Found entity 1: Reg1Bit
Info (12021): Found 2 design units, including 1 entities, in source file orgate_nx1.vhd
    Info (12022): Found design unit 1: ORGate_NX1-Behavioral
    Info (12023): Found entity 1: ORGate_NX1
Info (12021): Found 2 design units, including 1 entities, in source file norgate_nx1.vhd
    Info (12022): Found design unit 1: NORGate_NX1-Behavioral
    Info (12023): Found entity 1: NORGate_NX1
Info (12021): Found 2 design units, including 1 entities, in source file ncomparatorwithenable.vhd
    Info (12022): Found design unit 1: NComparatorWithEnable-Behavioral
    Info (12023): Found entity 1: NComparatorWithEnable
Info (12021): Found 2 design units, including 1 entities, in source file mux_bit.vhd
    Info (12022): Found design unit 1: Mux_Bit-Behavioral
    Info (12023): Found entity 1: Mux_Bit
Info (12021): Found 2 design units, including 1 entities, in source file mux_1bit_2x1.vhd
    Info (12022): Found design unit 1: Mux_1Bit_2X1-Behavioral
    Info (12023): Found entity 1: Mux_1Bit_2X1
Info (12021): Found 2 design units, including 1 entities, in source file hardwiredreg.vhd
    Info (12022): Found design unit 1: HardwiredReg-Behavioral
    Info (12023): Found entity 1: HardwiredReg
Info (12021): Found 2 design units, including 1 entities, in source file d_ff_rst.vhd
    Info (12022): Found design unit 1: D_FF_rst-Behavioral
    Info (12023): Found entity 1: D_FF_rst
Info (12021): Found 2 design units, including 1 entities, in source file cu_satcounter.vhd
    Info (12022): Found design unit 1: CU_SatCounter-Behavioral
    Info (12023): Found entity 1: CU_SatCounter
Info (12021): Found 2 design units, including 0 entities, in source file constants.vhd
    Info (12022): Found design unit 1: CONSTANTS
    Info (12022): Found design unit 2: CONSTANTS-body
Info (12021): Found 2 design units, including 1 entities, in source file comparatorwithenable.vhd
    Info (12022): Found design unit 1: ComparatorWithEnable-Behavioral
    Info (12023): Found entity 1: ComparatorWithEnable
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhd
    Info (12022): Found design unit 1: Comparator-Structural
    Info (12023): Found entity 1: Comparator
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: Clock_divider-Structural
    Info (12023): Found entity 1: Clock_divider
Info (12021): Found 2 design units, including 1 entities, in source file andgate_nx1.vhd
    Info (12022): Found design unit 1: ANDGate_NX1-Behavioral
    Info (12023): Found entity 1: ANDGate_NX1
Info (12021): Found 2 design units, including 1 entities, in source file efes_fpga_top.vhd
    Info (12022): Found design unit 1: EFES_Fpga_Top-Structural
    Info (12023): Found entity 1: EFES_Fpga_Top
Info (12021): Found 2 design units, including 1 entities, in source file nregister.vhd
    Info (12022): Found design unit 1: NRegister-Behavioral
    Info (12023): Found entity 1: NRegister
Info (12021): Found 2 design units, including 1 entities, in source file eightbuttondriver.vhd
    Info (12022): Found design unit 1: EightButtonDriver-Structural
    Info (12023): Found entity 1: EightButtonDriver
Warning (12162): EDA synthesis tool is specified as "Design Compiler", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Design Compiler", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Design Compiler", but GND is not specified
Info (12127): Elaborating entity "EFES_Fpga_Top" for the top level hierarchy
Info (12128): Elaborating entity "Clock_divider" for hierarchy "Clock_divider:CLK_div_1ms"
Info (12128): Elaborating entity "Reg1Bit" for hierarchy "Clock_divider:CLK_div_1ms|Reg1Bit:RST_REG"
Info (12128): Elaborating entity "UD_COUNTER" for hierarchy "Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT"
Info (12128): Elaborating entity "t_ff_rst0" for hierarchy "Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:\MAIN_GEN:0:FIRST_FF:FF_0"
Warning (10492): VHDL Process Statement warning at t_ff.vhd(23): signal "TFF_t" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "HardwiredReg" for hierarchy "Clock_divider:CLK_div_1ms|HardwiredReg:HW_REG"
Info (12128): Elaborating entity "NComparatorWithEnable" for hierarchy "Clock_divider:CLK_div_1ms|NComparatorWithEnable:CMP"
Info (12128): Elaborating entity "ComparatorWithEnable" for hierarchy "Clock_divider:CLK_div_1ms|NComparatorWithEnable:CMP|ComparatorWithEnable:\COMPcyc:0:CWE_i"
Info (12128): Elaborating entity "NRegister" for hierarchy "NRegister:Stream_REG"
Info (12128): Elaborating entity "EightButtonDriver" for hierarchy "EightButtonDriver:Buttons_Driver"
Info (12128): Elaborating entity "ORGate_NX1" for hierarchy "EightButtonDriver:Buttons_Driver|ORGate_NX1:OR8x1"
Info (12128): Elaborating entity "UartDriverTX" for hierarchy "UartDriverTX:UART_Driver"
Warning (10540): VHDL Signal Declaration warning at UartDriver.vhd(137): used explicit default value for signal "s_zeros" because signal was never assigned a value
Info (12128): Elaborating entity "XNORGate_NX1" for hierarchy "UartDriverTX:UART_Driver|XNORGate_NX1:Parity_XNOR"
Info (12128): Elaborating entity "Mux_1Bit_2X1" for hierarchy "UartDriverTX:UART_Driver|Mux_1Bit_2X1:Parity_MUX"
Info (12128): Elaborating entity "Clock_divider" for hierarchy "UartDriverTX:UART_Driver|Clock_divider:CLK_DIV"
Info (12128): Elaborating entity "HardwiredReg" for hierarchy "UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|HardwiredReg:HW_REG"
Info (12128): Elaborating entity "UART_Synchronizer" for hierarchy "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH"
Warning (10036): Verilog HDL or VHDL warning at UART_Synchronizer.vhd(88): object "s_not_connected" assigned a value but never read
Info (12128): Elaborating entity "SAT_Counter" for hierarchy "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT"
Warning (10540): VHDL Signal Declaration warning at SAT_Counter_BMM.vhd(112): used explicit default value for signal "s_zeros" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at SAT_Counter_BMM.vhd(113): used explicit default value for signal "s_ones" because signal was never assigned a value
Info (12128): Elaborating entity "UD_COUNTER" for hierarchy "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT"
Info (12128): Elaborating entity "CU_SatCounter" for hierarchy "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|CU_SatCounter:CU"
Info (12128): Elaborating entity "ANDGate_NX1" for hierarchy "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|ANDGate_NX1:AND1"
Info (12128): Elaborating entity "NORGate_NX1" for hierarchy "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|NORGate_NX1:NOR1"
Info (12128): Elaborating entity "HardwiredReg" for hierarchy "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|HardwiredReg:SYNCH_HW_REG"
Info (12128): Elaborating entity "Comparator" for hierarchy "UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP"
Warning (10540): VHDL Signal Declaration warning at Comparator.vhd(111): used explicit default value for signal "s_zeros" because signal was never assigned a value
Info (12128): Elaborating entity "UART_Fifo" for hierarchy "UartDriverTX:UART_Driver|UART_Fifo:FIFO"
Info (12128): Elaborating entity "D_FF_rst" for hierarchy "UartDriverTX:UART_Driver|UART_Fifo:FIFO|D_FF_rst:\FFcyc:0:FF_i"
Info (12128): Elaborating entity "Mux_Bit" for hierarchy "UartDriverTX:UART_Driver|UART_Fifo:FIFO|Mux_Bit:\MUX_cyc:0:IF_MUX0:MUX0"
Warning (12162): EDA synthesis tool is specified as "Design Compiler", but Library Mapping File is not specified
Warning (12163): EDA synthesis tool is specified as "Design Compiler", but VCC is not specified
Warning (12164): EDA synthesis tool is specified as "Design Compiler", but GND is not specified
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 127 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 113 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4614 megabytes
    Info: Processing ended: Sun Nov 17 18:26:21 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


