

================================================================
== Vitis HLS Report for 'prep_Pipeline_VITIS_LOOP_275_2'
================================================================
* Date:           Mon May  2 01:13:01 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.438 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_275_2  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.55>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln276_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add_ln276_1"   --->   Operation 7 'read' 'add_ln276_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %tmp_2"   --->   Operation 8 'read' 'tmp_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [ECE418FinalProject/fullCode.c:275]   --->   Operation 11 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "%icmp_ln275 = icmp_eq  i6 %j_1, i6 32" [ECE418FinalProject/fullCode.c:275]   --->   Operation 13 'icmp' 'icmp_ln275' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.94ns)   --->   "%add_ln275 = add i6 %j_1, i6 1" [ECE418FinalProject/fullCode.c:275]   --->   Operation 15 'add' 'add_ln275' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %icmp_ln275, void %.split, void %.exitStub" [ECE418FinalProject/fullCode.c:275]   --->   Operation 16 'br' 'br_ln275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_1_cast = zext i6 %j_1" [ECE418FinalProject/fullCode.c:275]   --->   Operation 17 'zext' 'j_1_cast' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.11ns)   --->   "%add_ln276 = add i9 %j_1_cast, i9 %tmp_2_read" [ECE418FinalProject/fullCode.c:276]   --->   Operation 18 'add' 'add_ln276' <Predicate = (!icmp_ln275)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln275 = store i6 %add_ln275, i6 %j" [ECE418FinalProject/fullCode.c:275]   --->   Operation 19 'store' 'store_ln275' <Predicate = (!icmp_ln275)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i9 %add_ln276" [ECE418FinalProject/fullCode.c:276]   --->   Operation 20 'zext' 'zext_ln276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.18ns)   --->   "%add_ln276_2 = add i17 %add_ln276_1_read, i17 %zext_ln276" [ECE418FinalProject/fullCode.c:276]   --->   Operation 21 'add' 'add_ln276_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln276_1 = zext i17 %add_ln276_2" [ECE418FinalProject/fullCode.c:276]   --->   Operation 22 'zext' 'zext_ln276_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%messageBlocks_addr = getelementptr i5 %messageBlocks, i64 0, i64 %zext_ln276_1" [ECE418FinalProject/fullCode.c:276]   --->   Operation 23 'getelementptr' 'messageBlocks_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%messageBlocks_load = load i17 %messageBlocks_addr" [ECE418FinalProject/fullCode.c:276]   --->   Operation 24 'load' 'messageBlocks_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 65664> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln275)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j_1_cast14 = zext i6 %j_1" [ECE418FinalProject/fullCode.c:275]   --->   Operation 25 'zext' 'j_1_cast14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln269 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [ECE418FinalProject/fullCode.c:269]   --->   Operation 26 'specloopname' 'specloopname_ln269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%messageBlocks_load = load i17 %messageBlocks_addr" [ECE418FinalProject/fullCode.c:276]   --->   Operation 27 'load' 'messageBlocks_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 65664> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%splitBlock_addr = getelementptr i5 %splitBlock, i64 0, i64 %j_1_cast14" [ECE418FinalProject/fullCode.c:276]   --->   Operation 28 'getelementptr' 'splitBlock_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.15ns)   --->   "%store_ln276 = store i5 %messageBlocks_load, i6 %splitBlock_addr" [ECE418FinalProject/fullCode.c:276]   --->   Operation 29 'store' 'store_ln276' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 33> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.56ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j', ECE418FinalProject/fullCode.c:275) on local variable 'j' [11]  (0 ns)
	'add' operation ('add_ln275', ECE418FinalProject/fullCode.c:275) [15]  (1.95 ns)
	'store' operation ('store_ln275', ECE418FinalProject/fullCode.c:275) of variable 'add_ln275', ECE418FinalProject/fullCode.c:275 on local variable 'j' [29]  (1.61 ns)

 <State 2>: 5.44ns
The critical path consists of the following:
	'add' operation ('add_ln276_2', ECE418FinalProject/fullCode.c:276) [23]  (2.18 ns)
	'getelementptr' operation ('messageBlocks_addr', ECE418FinalProject/fullCode.c:276) [25]  (0 ns)
	'load' operation ('messageBlocks_load', ECE418FinalProject/fullCode.c:276) on array 'messageBlocks' [26]  (3.26 ns)

 <State 3>: 5.41ns
The critical path consists of the following:
	'load' operation ('messageBlocks_load', ECE418FinalProject/fullCode.c:276) on array 'messageBlocks' [26]  (3.26 ns)
	'store' operation ('store_ln276', ECE418FinalProject/fullCode.c:276) of variable 'messageBlocks_load', ECE418FinalProject/fullCode.c:276 on array 'splitBlock' [28]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
