#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jan 14 18:32:09 2023
# Process ID: 2936
# Current directory: F:/Desktop/B-FILES/TEST-06_AXI/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8100 F:\Desktop\B-FILES\TEST-06_AXI\project_1\project_1.xpr
# Log file: F:/Desktop/B-FILES/TEST-06_AXI/project_1/vivado.log
# Journal file: F:/Desktop/B-FILES/TEST-06_AXI/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/B-FILES/TEST-06_AXI/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/ProgramFile/vivado18/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
ERROR: [VRFC 10-2989] 'C_M_AXI_ID_WIDTH' is not declared [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:10]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:10]
ERROR: [VRFC 10-2989] 'C_M_AXI_ADDR_WIDTH' is not declared [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:11]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:11]
ERROR: [VRFC 10-2989] 'C_M_AXI_AWUSER_WIDTH' is not declared [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:19]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:19]
ERROR: [VRFC 10-2989] 'C_M_AXI_DATA_WIDTH' is not declared [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:22]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:22]
ERROR: [VRFC 10-2989] 'C_M_AXI_DATA_WIDTH' is not declared [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
ERROR: [VRFC 10-2989] 'C_M_AXI_WUSER_WIDTH' is not declared [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:25]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:25]
ERROR: [VRFC 10-2989] 'C_M_AXI_ID_WIDTH' is not declared [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:28]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:28]
ERROR: [VRFC 10-2989] 'C_M_AXI_BUSER_WIDTH' is not declared [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:30]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:30]
ERROR: [VRFC 10-2989] 'C_M_AXI_ID_WIDTH' is not declared [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:33]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:33]
ERROR: [VRFC 10-2989] 'C_M_AXI_ADDR_WIDTH' is not declared [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:10]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:11]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:19]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:22]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:25]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:28]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:30]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:33]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:42]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:45]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:76]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:10]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:11]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:19]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:22]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:25]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:28]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:30]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:33]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:42]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:45]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:178]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:186]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:192]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:197]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jan 14 18:36:53 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 877.492 ; gain = 13.727
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/sim_tb/TOP_U0/axi_full_0_U0/inst/axi_full_v1_0_S00_AXI_inst}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:178]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:186]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:192]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:197]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:216]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:10]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:11]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:19]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:22]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:25]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:28]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:30]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:33]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:42]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:45]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:178]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:186]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:192]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:197]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:209]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:216]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:182]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:190]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:196]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:205]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:213]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 892.652 ; gain = 11.207
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 921.875 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:182]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:190]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:196]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:205]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:213]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:220]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 921.875 ; gain = 0.000
run all
save_wave_config {F:/Desktop/B-FILES/TEST-06_AXI/project_1/sim_tb_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_tb_behav -key {Behavioral:sim_1:Functional:sim_tb} -tclbatch {sim_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
source sim_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWID}} {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWADDR}} {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWLEN}} {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWSIZE}} {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWBURST}} {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWLOCK}} {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWCACHE}} {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWPROT}} {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWQOS}} {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWUSER}} {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWVALID}} {{/sim_tb/TOP_U0/AXI_FULL_M_module_U0/M_AXI_AWREADY}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 923.594 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 923.594 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module(C_M_AXI_BURST_...
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 923.594 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module(C_M_AXI_BURST_...
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 923.594 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module(C_M_AXI_BURST_...
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 923.594 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module(C_M_AXI_BURST_...
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module(C_M_AXI_BURST_...
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 923.594 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module(C_M_AXI_BURST_...
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module(C_M_AXI_BURST_...
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/ProgramFile/vivado18/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0_S00_AXI
WARNING: [VRFC 10-634] event expressions must result in a singular type [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0_S00_AXI.v:598]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/hdl/axi_full_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/ip/axi_full_0/sim/axi_full_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_full_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_0_0/sim/design_1_axi_full_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_full_1_0/sim/design_1_axi_full_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_full_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/AXI_FULL_M_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FULL_M_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:14]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:15]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_AWUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:23]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:26]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:27]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_WUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:29]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_BUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:37]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ADDR_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:38]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ARUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:46]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_ID_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_DATA_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:50]
WARNING: [VRFC 10-3380] identifier 'C_M_AXI_RUSER_WIDTH' is used before its declaration [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sim_1/new/sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFile/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6a6cc86eb7cb44b1a050678906eabf74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_behav xil_defaultlib.sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_awaddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:187]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_awuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:195]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_wuser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:201]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_buser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's00_axi_araddr' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:210]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_aruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's00_axi_ruser' [F:/Desktop/B-FILES/TEST-06_AXI/project_1/project_1.srcs/sources_1/new/TOP.v:225]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_full_v1_0_M00_AXI(C_M_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0_S00_AXI(C_S_AXI_AW...
Compiling module xil_defaultlib.axi_full_v1_0(C_M00_AXI_AWUSER_W...
Compiling module xil_defaultlib.design_1_axi_full_0_0
Compiling module xil_defaultlib.design_1_axi_full_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.AXI_FULL_M_module(C_M_AXI_BURST_...
Compiling module xil_defaultlib.axi_full_0
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /sim_tb/design_1_wrapper_u0/design_1_i//axi_full_1/S00_AXI
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 923.594 ; gain = 0.000
run all
