

================================================================
== Vivado HLS Report for 'polyt0_unpack'
================================================================
* Date:           Sun Apr  9 17:55:43 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 7.354 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257| 2.570 ms | 2.570 ms |  257|  257|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         8|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     747|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     261|    -|
|Register         |        -|      -|      88|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      88|    1008|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln741_1_fu_839_p2   |     +    |      0|  0|  16|           4|           9|
    |add_ln741_fu_386_p2     |     +    |      0|  0|  19|          12|          12|
    |add_ln742_1_fu_410_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln742_fu_400_p2     |     +    |      0|  0|  16|           1|           9|
    |add_ln746_1_fu_459_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln746_fu_449_p2     |     +    |      0|  0|  16|           2|           9|
    |add_ln747_1_fu_479_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln747_fu_469_p2     |     +    |      0|  0|  16|           2|           9|
    |add_ln751_1_fu_597_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln751_fu_587_p2     |     +    |      0|  0|  16|           3|           9|
    |add_ln755_1_fu_617_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln755_fu_607_p2     |     +    |      0|  0|  16|           3|           9|
    |add_ln756_1_fu_680_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln756_fu_670_p2     |     +    |      0|  0|  16|           3|           9|
    |add_ln760_1_fu_700_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln760_fu_690_p2     |     +    |      0|  0|  16|           3|           9|
    |add_ln761_1_fu_798_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln761_fu_788_p2     |     +    |      0|  0|  16|           4|           9|
    |add_ln765_1_fu_818_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln765_fu_808_p2     |     +    |      0|  0|  16|           4|           9|
    |add_ln769_1_fu_967_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln769_fu_957_p2     |     +    |      0|  0|  16|           4|           9|
    |add_ln770_1_fu_987_p2   |     +    |      0|  0|  19|          12|          12|
    |add_ln770_fu_977_p2     |     +    |      0|  0|  16|           4|           9|
    |add_ln774_1_fu_1007_p2  |     +    |      0|  0|  19|          12|          12|
    |add_ln774_fu_997_p2     |     +    |      0|  0|  16|           4|           9|
    |i_fu_376_p2             |     +    |      0|  0|  15|           6|           1|
    |sub_ln777_fu_489_p2     |     -    |      0|  0|  21|          13|          14|
    |sub_ln778_fu_627_p2     |     -    |      0|  0|  21|          13|          14|
    |sub_ln779_fu_710_p2     |     -    |      0|  0|  21|          13|          14|
    |sub_ln780_fu_828_p2     |     -    |      0|  0|  21|          13|          14|
    |sub_ln781_fu_1012_p2    |     -    |      0|  0|  21|          13|          14|
    |sub_ln782_fu_1023_p2    |     -    |      0|  0|  21|          13|          14|
    |sub_ln783_fu_1117_p2    |     -    |      0|  0|  21|          13|          14|
    |sub_ln784_fu_1156_p2    |     -    |      0|  0|  21|          13|          14|
    |icmp_ln740_fu_370_p2    |   icmp   |      0|  0|  11|           6|           7|
    |or_ln745_fu_521_p2      |    or    |      0|  0|   8|           8|           1|
    |or_ln748_fu_559_p2      |    or    |      0|  0|  11|          11|          11|
    |or_ln750_fu_638_p2      |    or    |      0|  0|   8|           8|           2|
    |or_ln754_fu_733_p2      |    or    |      0|  0|   8|           8|           2|
    |or_ln757_fu_770_p2      |    or    |      0|  0|   9|           9|           9|
    |or_ln759_fu_859_p2      |    or    |      0|  0|   8|           8|           3|
    |or_ln762_fu_896_p2      |    or    |      0|  0|  12|          12|          12|
    |or_ln764_fu_924_p2      |    or    |      0|  0|   8|           8|           3|
    |or_ln768_fu_1048_p2     |    or    |      0|  0|   8|           8|           3|
    |or_ln771_fu_1085_p2     |    or    |      0|  0|  10|          10|          10|
    |or_ln773_fu_1128_p2     |    or    |      0|  0|   8|           8|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 747|         411|         452|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_address0         |  41|          8|   12|         96|
    |a_address1         |  38|          7|   12|         84|
    |ap_NS_fsm          |  47|         10|    1|         10|
    |i_0_reg_338        |   9|          2|    6|         12|
    |phi_mul_reg_349    |   9|          2|    9|         18|
    |r_coeffs_address0  |  33|          6|   10|         60|
    |r_coeffs_address1  |  21|          4|   10|         40|
    |r_coeffs_d0        |  33|          6|   32|        192|
    |r_coeffs_d1        |  21|          4|   32|        128|
    |reg_361            |   9|          2|    8|         16|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 261|         51|  132|        656|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln741_1_reg_1275  |   9|   0|    9|          0|
    |add_ln774_1_reg_1290  |  12|   0|   12|          0|
    |ap_CS_fsm             |   9|   0|    9|          0|
    |i_0_reg_338           |   6|   0|    6|          0|
    |i_reg_1199            |   6|   0|    6|          0|
    |lshr_ln1_reg_1240     |   6|   0|    6|          0|
    |lshr_ln6_reg_1295     |   5|   0|    5|          0|
    |phi_mul_reg_349       |   9|   0|    9|          0|
    |reg_361               |   8|   0|    8|          0|
    |reg_366               |   8|   0|    8|          0|
    |shl_ln_reg_1230       |   5|   0|    8|          3|
    |trunc_ln741_reg_1209  |   5|   0|    5|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  88|   0|   91|          3|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  polyt0_unpack  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  polyt0_unpack  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  polyt0_unpack  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  polyt0_unpack  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  polyt0_unpack  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  polyt0_unpack  | return value |
|r_coeffs_address0  | out |   10|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_ce0       | out |    1|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_we0       | out |    1|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_d0        | out |   32|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_address1  | out |   10|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_ce1       | out |    1|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_we1       | out |    1|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_d1        | out |   32|  ap_memory |     r_coeffs    |     array    |
|r_coeffs_offset    |  in |    3|   ap_none  | r_coeffs_offset |    scalar    |
|a_address0         | out |   12|  ap_memory |        a        |     array    |
|a_ce0              | out |    1|  ap_memory |        a        |     array    |
|a_q0               |  in |    8|  ap_memory |        a        |     array    |
|a_address1         | out |   12|  ap_memory |        a        |     array    |
|a_ce1              | out |    1|  ap_memory |        a        |     array    |
|a_q1               |  in |    8|  ap_memory |        a        |     array    |
|a_offset           |  in |   12|   ap_none  |     a_offset    |    scalar    |
+-------------------+-----+-----+------------+-----------------+--------------+

