#   step REPORT : Synthesizing module : alb_mss_fab
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack_0000
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp_0000
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack_0001
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp_0001
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack_0002
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp_0002
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack_0003
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp_0003
#   step REPORT : Synthesizing module : alb_mss_fab_ibp2pack_0004
#   step REPORT : Synthesizing module : alb_mss_fab_pack2ibp_0004
#   step REPORT : [39.349] Optimizing module : alb_mss_fab
#   step REPORT : [39.350] Instance count of module alb_mss_fab is 1
#   step REPORT : [6.1691] Total net count: 20818
#   step REPORT : [6.1690] There are 3 levels of combinational cells
#   step REPORT : [6.1689] There are 0 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 1094
#   step REPORT : [6.1695] 3-input LUTs: 41
#   step REPORT : [6.1695] 6-input LUTs: 35
#   step REPORT : [6.1696] Total LUT area: 1170
#   step REPORT : [6.1697] +CSA LUTs: 1064
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.010 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'alb_mss_fab' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                2234 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                3191 |                  35 |                   0 |                   0 |                   0 || alb_mss_fab
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'alb_mss_fab' to 'edif/alb_mss_fab/alb_mss_fab.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/alb_mss_fab/alb_mss_fab.edf.gz'
#   step SERIALIZE : #bytes in: 1060659, #bytes out: 184518, compression ratio: 5.748269
#   step REPORT : [87.28] Resource usage for alb_mss_fab: 0.875s 0.0M
