{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690970710272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690970710272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  2 03:05:10 2023 " "Processing started: Wed Aug  2 03:05:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690970710272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690970710272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vedic8x8 -c Vedic8x8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vedic8x8 -c Vedic8x8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690970710272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690970710555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690970710555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vedic8x8.sv 10 10 " "Found 10 design units, including 10 entities, in source file vedic8x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Vedic8x8 " "Found entity 1: Vedic8x8" {  } { { "Vedic8x8.sv" "" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690970715230 ""} { "Info" "ISGN_ENTITY_NAME" "2 vedic4x4 " "Found entity 2: vedic4x4" {  } { { "Vedic8x8.sv" "" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690970715230 ""} { "Info" "ISGN_ENTITY_NAME" "3 vedic_2x2 " "Found entity 3: vedic_2x2" {  } { { "Vedic8x8.sv" "" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690970715230 ""} { "Info" "ISGN_ENTITY_NAME" "4 halfAdder " "Found entity 4: halfAdder" {  } { { "Vedic8x8.sv" "" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690970715230 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder4 " "Found entity 5: adder4" {  } { { "Vedic8x8.sv" "" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690970715230 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder6 " "Found entity 6: adder6" {  } { { "Vedic8x8.sv" "" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690970715230 ""} { "Info" "ISGN_ENTITY_NAME" "7 adder8 " "Found entity 7: adder8" {  } { { "Vedic8x8.sv" "" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690970715230 ""} { "Info" "ISGN_ENTITY_NAME" "8 adder10 " "Found entity 8: adder10" {  } { { "Vedic8x8.sv" "" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690970715230 ""} { "Info" "ISGN_ENTITY_NAME" "9 FullAdder " "Found entity 9: FullAdder" {  } { { "Vedic8x8.sv" "" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690970715230 ""} { "Info" "ISGN_ENTITY_NAME" "10 Add4bits " "Found entity 10: Add4bits" {  } { { "Vedic8x8.sv" "" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690970715230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690970715230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemverilog2.sv 1 1 " "Found 1 design units, including 1 entities, in source file systemverilog2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_8x8 " "Found entity 1: test_8x8" {  } { { "SystemVerilog2.sv" "" { Text "E:/Quartus_Prime/VedicTesting/SystemVerilog2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690970715231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690970715231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vedic8x8 " "Elaborating entity \"Vedic8x8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690970715256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vedic4x4 vedic4x4:M1 " "Elaborating entity \"vedic4x4\" for hierarchy \"vedic4x4:M1\"" {  } { { "Vedic8x8.sv" "M1" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690970715261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vedic_2x2 vedic4x4:M1\|vedic_2x2:V1 " "Elaborating entity \"vedic_2x2\" for hierarchy \"vedic4x4:M1\|vedic_2x2:V1\"" {  } { { "Vedic8x8.sv" "V1" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690970715264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder vedic4x4:M1\|vedic_2x2:V1\|halfAdder:H0 " "Elaborating entity \"halfAdder\" for hierarchy \"vedic4x4:M1\|vedic_2x2:V1\|halfAdder:H0\"" {  } { { "Vedic8x8.sv" "H0" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690970715267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder6 vedic4x4:M1\|adder6:A1 " "Elaborating entity \"adder6\" for hierarchy \"vedic4x4:M1\|adder6:A1\"" {  } { { "Vedic8x8.sv" "A1" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690970715270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 vedic4x4:M1\|adder4:A3 " "Elaborating entity \"adder4\" for hierarchy \"vedic4x4:M1\|adder4:A3\"" {  } { { "Vedic8x8.sv" "A3" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690970715273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder10 adder10:A1 " "Elaborating entity \"adder10\" for hierarchy \"adder10:A1\"" {  } { { "Vedic8x8.sv" "A1" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690970715280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 adder8:A3 " "Elaborating entity \"adder8\" for hierarchy \"adder8:A3\"" {  } { { "Vedic8x8.sv" "A3" { Text "E:/Quartus_Prime/VedicTesting/Vedic8x8.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690970715284 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690970715601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690970715784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690970715784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690970715803 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690970715803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690970715803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690970715803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690970715815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  2 03:05:15 2023 " "Processing ended: Wed Aug  2 03:05:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690970715815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690970715815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690970715815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690970715815 ""}
