Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 12 11:54:58 2024
| Host         : DESKTOP-MLPDLA2 running 64-bit major release  (build 9200)
| Command      : report_methodology -file fir_srrc_methodology_drc_routed.rpt -pb fir_srrc_methodology_drc_routed.pb -rpx fir_srrc_methodology_drc_routed.rpx
| Design       : fir_srrc
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_fir_srrc
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 64
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| DPIR-1    | Warning  | Asynchronous driver check     | 30         |
| TIMING-18 | Warning  | Missing input or output delay | 34         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP multiplications_gen[11].mul_gen_11.multiplier_11/result0 input pin multiplications_gen[11].mul_gen_11.multiplier_11/result0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on enable relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on x[0] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on x[10] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on x[11] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on x[12] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on x[13] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on x[14] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on x[15] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on x[1] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on x[2] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on x[3] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on x[4] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on x[5] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on x[6] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on x[7] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on x[8] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on x[9] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on y[0] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on y[10] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on y[11] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on y[12] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on y[13] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on y[14] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on y[15] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on y[1] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on y[2] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on y[3] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on y[4] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on y[5] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on y[6] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on y[7] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on y[8] relative to clock(s) FIR_Clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on y[9] relative to clock(s) FIR_Clock
Related violations: <none>


