Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Feb  5 15:08:31 2024
| Host         : DESKTOP-LF8951D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab2_Axi_Int_seq_sqrt_wrapper_timing_summary_routed.rpt -pb Lab2_Axi_Int_seq_sqrt_wrapper_timing_summary_routed.pb -rpx Lab2_Axi_Int_seq_sqrt_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab2_Axi_Int_seq_sqrt_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     56          
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   4           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (200)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (3)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (200)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay1_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay2_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay3_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.481        0.000                      0                 1379        0.044        0.000                      0                 1379        4.020        0.000                       0                   671  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.481        0.000                      0                 1379        0.044        0.000                      0                 1379        4.020        0.000                       0                   671  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 2.541ns (40.120%)  route 3.793ns (59.880%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.699     2.993    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.822     4.234    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X33Y94         LUT3 (Prop_lut3_I1_O)        0.325     4.559 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.574     5.133    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I3_O)        0.327     5.460 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.798     6.258    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y95         LUT3 (Prop_lut3_I2_O)        0.150     6.408 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.932     7.340    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.348     7.688 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.688    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.328 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.667     8.995    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.332     9.327 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.327    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X33Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.479    12.658    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)        0.075    12.808    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.322ns (36.734%)  route 3.999ns (63.266%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.699     2.993    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.822     4.234    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X33Y94         LUT3 (Prop_lut3_I1_O)        0.325     4.559 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.574     5.133    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I3_O)        0.327     5.460 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.798     6.258    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y95         LUT3 (Prop_lut3_I2_O)        0.150     6.408 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.928     7.336    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.348     7.684 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.684    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.108 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.877     8.985    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.329     9.314 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.314    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X33Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.479    12.658    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)        0.075    12.808    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 2.451ns (40.329%)  route 3.627ns (59.671%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.699     2.993    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.822     4.234    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X33Y94         LUT3 (Prop_lut3_I1_O)        0.325     4.559 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.574     5.133    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I3_O)        0.327     5.460 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.798     6.258    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y95         LUT3 (Prop_lut3_I2_O)        0.150     6.408 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.932     7.340    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.348     7.688 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.688    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.268 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.501     8.769    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.302     9.071 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.071    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X33Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.479    12.658    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)        0.031    12.764    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.115ns (36.064%)  route 3.750ns (63.936%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.699     2.993    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.822     4.234    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X33Y94         LUT3 (Prop_lut3_I1_O)        0.325     4.559 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.574     5.133    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I3_O)        0.327     5.460 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.798     6.258    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X34Y95         LUT3 (Prop_lut3_I2_O)        0.150     6.408 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.928     7.336    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.348     7.684 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.684    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.931 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.628     8.559    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]
    SLICE_X33Y94         LUT3 (Prop_lut3_I0_O)        0.299     8.858 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.858    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[0]
    SLICE_X33Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.479    12.658    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y94         FDRE (Setup_fdre_C_D)        0.029    12.762    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.319ns (28.906%)  route 3.244ns (71.094%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.699     2.993    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     3.412 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           0.822     4.234    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X33Y94         LUT3 (Prop_lut3_I1_O)        0.325     4.559 f  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.574     5.133    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X33Y96         LUT6 (Prop_lut6_I3_O)        0.327     5.460 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     5.937    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y96         LUT4 (Prop_lut4_I3_O)        0.124     6.061 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1__0/O
                         net (fo=20, routed)          0.842     6.903    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1
    SLICE_X38Y94         LUT2 (Prop_lut2_I0_O)        0.124     7.027 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.529     7.556    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_1
    SLICE_X38Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.479    12.658    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X38Y94         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y94         FDRE (Setup_fdre_C_R)       -0.524    12.209    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.610ns (35.856%)  route 2.880ns (64.144%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.737     3.031    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.381     5.745    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.869 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           0.828     6.697    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     6.849 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.672     7.521    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.524    12.703    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.429    12.349    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.610ns (35.856%)  route 2.880ns (64.144%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.737     3.031    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.381     5.745    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.869 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           0.828     6.697    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     6.849 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.672     7.521    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.524    12.703    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.429    12.349    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.610ns (35.856%)  route 2.880ns (64.144%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.737     3.031    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.381     5.745    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.869 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           0.828     6.697    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     6.849 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.672     7.521    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.524    12.703    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.429    12.349    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.610ns (35.856%)  route 2.880ns (64.144%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.737     3.031    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.381     5.745    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.869 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           0.828     6.697    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     6.849 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.672     7.521    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.524    12.703    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.429    12.349    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 1.610ns (35.856%)  route 2.880ns (64.144%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.737     3.031    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.381     5.745    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y95         LUT4 (Prop_lut4_I3_O)        0.124     5.869 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=8, routed)           0.828     6.697    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.152     6.849 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.672     7.521    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X28Y92         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.524    12.703    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[4]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y92         FDRE (Setup_fdre_C_CE)      -0.429    12.349    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.349    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  4.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.576     0.912    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y95         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.119     1.172    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X26Y95         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.575     0.911    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y90         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.119     1.171    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X26Y89         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.841     1.207    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.577     0.913    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.103     1.157    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y96         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.844     1.210    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.722%)  route 0.181ns (49.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.656     0.992    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.181     1.314    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.359 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.359    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[4]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.844     1.210    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.586%)  route 0.205ns (52.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.656     0.992    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.205     1.338    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.383 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.383    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.844     1.210    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120     1.295    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.562     0.898    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X49Y49         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.147    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg_n_0_[15]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.307 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.307    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[12]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.361 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.361    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[16]_i_1_n_7
    SLICE_X49Y50         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.825     1.191    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X49Y50         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[16]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X49Y50         FDCE (Hold_fdce_C_D)         0.105     1.266    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.920%)  route 0.160ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.575     0.911    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.160     1.211    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y89         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.842     1.208    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.576     0.912    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y93         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.161     1.214    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y91         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.289%)  route 0.177ns (55.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.574     0.910    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y89         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.177     1.228    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y87         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.839     1.205    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.573     0.909    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.118     1.167    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X26Y87         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.839     1.205    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.058    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y95    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y95    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y95    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y95    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y95    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y90    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_axi_seq_sqrt_0/U0/mypi_axi_seq_sqrt_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Lab2_Axi_Int_seq_sqrt_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.472ns  (logic 0.124ns (8.424%)  route 1.348ns (91.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.894     0.894    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y85         LUT1 (Prop_lut1_I0_O)        0.124     1.018 r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.454     1.472    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y84         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.474     2.653    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y84         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.045ns (7.627%)  route 0.545ns (92.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.375     0.375    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.420 r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.170     0.590    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y84         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.819     1.185    Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y84         FDRE                                         r  Lab2_Axi_Int_seq_sqrt_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.784ns  (logic 2.654ns (27.122%)  route 7.130ns (72.878%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          5.385     6.892    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[1]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.016 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     7.646    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2_n_0
    SLICE_X32Y86         LDCE (SetClr_ldce_CLR_Q)     0.898     8.544 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC/Q
                         net (fo=3, routed)           0.610     9.154    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_C_i_1/O
                         net (fo=2, routed)           0.506     9.784    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_C_i_1_n_0
    SLICE_X33Y85         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.644ns  (logic 2.654ns (27.516%)  route 6.990ns (72.484%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          5.385     6.892    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[1]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.016 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     7.646    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2_n_0
    SLICE_X32Y86         LDCE (SetClr_ldce_CLR_Q)     0.898     8.544 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC/Q
                         net (fo=3, routed)           0.610     9.154    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.278 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_C_i_1/O
                         net (fo=2, routed)           0.366     9.644    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_C_i_1_n_0
    SLICE_X33Y86         FDPE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 2.648ns (27.634%)  route 6.933ns (72.366%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          5.385     6.892    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[1]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.016 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     7.646    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2_n_0
    SLICE_X32Y86         LDCE (SetClr_ldce_CLR_Q)     0.898     8.544 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC/Q
                         net (fo=3, routed)           0.273     8.817    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I2_O)        0.118     8.935 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/FSM_sequential_present_state[2]_i_1/O
                         net (fo=3, routed)           0.646     9.581    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/AR[0]
    SLICE_X34Y85         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 2.648ns (27.634%)  route 6.933ns (72.366%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          5.385     6.892    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[1]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.016 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     7.646    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2_n_0
    SLICE_X32Y86         LDCE (SetClr_ldce_CLR_Q)     0.898     8.544 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC/Q
                         net (fo=3, routed)           0.273     8.817    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I2_O)        0.118     8.935 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/FSM_sequential_present_state[2]_i_1/O
                         net (fo=3, routed)           0.646     9.581    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/AR[0]
    SLICE_X34Y85         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 2.648ns (27.634%)  route 6.933ns (72.366%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          5.385     6.892    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[1]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.016 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     7.646    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2_n_0
    SLICE_X32Y86         LDCE (SetClr_ldce_CLR_Q)     0.898     8.544 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC/Q
                         net (fo=3, routed)           0.273     8.817    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_n_0
    SLICE_X33Y86         LUT4 (Prop_lut4_I2_O)        0.118     8.935 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/FSM_sequential_present_state[2]_i_1/O
                         net (fo=3, routed)           0.646     9.581    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/AR[0]
    SLICE_X34Y85         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 1.632ns (17.762%)  route 7.554ns (82.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          5.892     7.399    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[1]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.523 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter[0]_i_3/O
                         net (fo=32, routed)          1.662     9.186    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter[0]_i_3_n_0
    SLICE_X34Y94         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 1.632ns (17.762%)  route 7.554ns (82.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          5.892     7.399    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[1]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.523 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter[0]_i_3/O
                         net (fo=32, routed)          1.662     9.186    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter[0]_i_3_n_0
    SLICE_X34Y94         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 1.632ns (17.762%)  route 7.554ns (82.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          5.892     7.399    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[1]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.523 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter[0]_i_3/O
                         net (fo=32, routed)          1.662     9.186    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter[0]_i_3_n_0
    SLICE_X34Y94         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 1.632ns (17.762%)  route 7.554ns (82.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          5.892     7.399    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[1]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.523 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter[0]_i_3/O
                         net (fo=32, routed)          1.662     9.186    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter[0]_i_3_n_0
    SLICE_X34Y94         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 1.632ns (18.034%)  route 7.416ns (81.966%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          5.892     7.399    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[1]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.523 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter[0]_i_3/O
                         net (fo=32, routed)          1.524     9.048    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter[0]_i_3_n_0
    SLICE_X34Y93         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/clk_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.577%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/C
    SLICE_X34Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/Q
                         net (fo=6, routed)           0.115     0.279    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/Q[0]
    SLICE_X35Y85         LUT4 (Prop_lut4_I3_O)        0.045     0.324 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.324    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/next_state__0[0]
    SLICE_X35Y85         LDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.345%)  route 0.184ns (56.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay2_reg/C
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay2_reg/Q
                         net (fo=2, routed)           0.184     0.325    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay2
    SLICE_X48Y48         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/SeqInut/delay3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/C
    SLICE_X34Y85         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/Q
                         net (fo=6, routed)           0.116     0.280    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/Q[0]
    SLICE_X35Y85         LUT4 (Prop_lut4_I2_O)        0.049     0.329 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.329    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/next_state__0[1]
    SLICE_X35Y85         LDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.223ns (65.749%)  route 0.116ns (34.251%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         LDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[0]/G
    SLICE_X35Y85         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.116     0.339    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/next_state[0]
    SLICE_X34Y85         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U3/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/C
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/Q
                         net (fo=3, routed)           0.168     0.309    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/din[12]
    SLICE_X33Y91         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[12]_i_1/O
                         net (fo=1, routed)           0.000     0.354    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[12]_i_1_n_0
    SLICE_X33Y91         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/C
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/Q
                         net (fo=3, routed)           0.168     0.309    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/din[2]
    SLICE_X33Y90         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[2]_i_1_n_0
    SLICE_X33Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/Q
                         net (fo=3, routed)           0.170     0.311    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/din[1]
    SLICE_X33Y89         LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[1]_i_1_n_0
    SLICE_X33Y89         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/C
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/Q
                         net (fo=3, routed)           0.149     0.313    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/din[8]
    SLICE_X32Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.358    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[8]_i_1_n_0
    SLICE_X32Y92         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/C
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/Q
                         net (fo=3, routed)           0.175     0.339    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/din[5]
    SLICE_X32Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.384 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.384    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[5]_i_1_n_0
    SLICE_X32Y92         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/C
    SLICE_X32Y93         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/Q
                         net (fo=3, routed)           0.175     0.339    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/din[10]
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.384 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.384    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data[10]_i_1_n_0
    SLICE_X32Y93         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/FSM_sequential_present_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.633ns  (logic 2.654ns (27.547%)  route 6.979ns (72.453%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          5.385     6.892    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/btn[1]
    SLICE_X33Y86         LUT2 (Prop_lut2_I0_O)        0.124     7.016 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2/O
                         net (fo=2, routed)           0.629     7.646    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_i_2_n_0
    SLICE_X32Y86         LDCE (SetClr_ldce_CLR_Q)     0.898     8.544 f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC/Q
                         net (fo=3, routed)           0.965     9.509    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_LDC_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.633 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/FSM_sequential_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.633    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/D[0]
    SLICE_X34Y86         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.475     2.654    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/mclk
    SLICE_X34Y86         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/FSM_sequential_present_state_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.508ns (19.063%)  route 6.401ns (80.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          6.401     7.908    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/btn[0]
    SLICE_X49Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.493     2.672    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X49Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.508ns (19.063%)  route 6.401ns (80.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          6.401     7.908    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/btn[0]
    SLICE_X49Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.493     2.672    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X49Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.508ns (19.063%)  route 6.401ns (80.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          6.401     7.908    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/btn[0]
    SLICE_X49Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.493     2.672    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X49Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.908ns  (logic 1.508ns (19.063%)  route 6.401ns (80.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          6.401     7.908    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/btn[0]
    SLICE_X49Y46         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.493     2.672    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X49Y46         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[3]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.508ns (19.409%)  route 6.260ns (80.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          6.260     7.767    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/btn[0]
    SLICE_X49Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.494     2.673    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X49Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[4]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.508ns (19.409%)  route 6.260ns (80.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          6.260     7.767    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/btn[0]
    SLICE_X49Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.494     2.673    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X49Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[5]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.508ns (19.409%)  route 6.260ns (80.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          6.260     7.767    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/btn[0]
    SLICE_X49Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.494     2.673    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X49Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[6]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.767ns  (logic 1.508ns (19.409%)  route 6.260ns (80.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          6.260     7.767    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/btn[0]
    SLICE_X49Y47         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.494     2.673    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X49Y47         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[7]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.625ns  (logic 1.508ns (19.772%)  route 6.117ns (80.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  btn_IBUF[3]_inst/O
                         net (fo=91, routed)          6.117     7.625    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/btn[0]
    SLICE_X49Y48         FDCE                                         f  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         1.494     2.673    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/mclk
    SLICE_X49Y48         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/lockinInput/q_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.382%)  route 0.258ns (64.618%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/C
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[12]/Q
                         net (fo=3, routed)           0.258     0.399    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/din[12]
    SLICE_X31Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X31Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[12]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.261%)  route 0.259ns (64.739%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/C
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[2]/Q
                         net (fo=3, routed)           0.259     0.400    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/din[2]
    SLICE_X31Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X31Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[2]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.155%)  route 0.260ns (64.845%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[3]/C
    SLICE_X33Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[3]/Q
                         net (fo=3, routed)           0.260     0.401    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/din[3]
    SLICE_X30Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X30Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[3]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.842%)  route 0.264ns (65.158%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[0]/C
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[0]/Q
                         net (fo=3, routed)           0.264     0.405    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/din[0]
    SLICE_X30Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X30Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[0]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.119%)  route 0.312ns (68.881%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[14]/C
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[14]/Q
                         net (fo=3, routed)           0.312     0.453    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/din[14]
    SLICE_X30Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X30Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[14]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.080%)  route 0.313ns (68.920%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]/C
    SLICE_X33Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[15]/Q
                         net (fo=3, routed)           0.313     0.454    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/din[15]
    SLICE_X31Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X31Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[15]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/FSM_sequential_present_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.989%)  route 0.279ns (60.011%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_C/C
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_C/Q
                         net (fo=3, routed)           0.279     0.420    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/reset_out_reg_C_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I2_O)        0.045     0.465 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/FSM_sequential_present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.465    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/D[0]
    SLICE_X34Y86         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/FSM_sequential_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.820     1.186    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/mclk
    SLICE_X34Y86         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt1/FSM_sequential_present_state_reg[0]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.093%)  route 0.303ns (64.907%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/C
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[8]/Q
                         net (fo=3, routed)           0.303     0.467    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/din[8]
    SLICE_X29Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X29Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[8]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.282%)  route 0.314ns (65.718%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/C
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[6]/Q
                         net (fo=3, routed)           0.314     0.478    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/din[6]
    SLICE_X30Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X30Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[6]/C

Slack:                    inf
  Source:                 Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.945%)  route 0.319ns (66.055%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE                         0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/C
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U4/register_data_reg[5]/Q
                         net (fo=3, routed)           0.319     0.483    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/din[5]
    SLICE_X30Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab2_Axi_Int_seq_sqrt_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=671, routed)         0.843     1.209    Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/mclk
    SLICE_X30Y90         FDCE                                         r  Lab2_Axi_Int_seq_sqrt_i/mypi_axi_sqrt_bd_0/U0/mypi_seqdeta_top_0/U0/U5/sqrt2/aReg/q_reg[5]/C





