Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 4d4146b3d476428f946be567bfe1eb64 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot countdown_sim_behav xil_defaultlib.countdown_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.num2seg
Compiling module xil_defaultlib.show_seg
Compiling module xil_defaultlib.disp_num
Compiling module xil_defaultlib.format_disp
Compiling module xil_defaultlib.countdown
Compiling module xil_defaultlib.countdown_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot countdown_sim_behav
