ENOMEM	,	V_94
bcm63xx_txrx_bufs	,	F_15
dev_get_drvdata	,	F_52
chip_select	,	V_47
of_match_node	,	F_30
total_len	,	V_59
dev_info	,	F_46
reg_offsets	,	V_5
bus_num	,	V_79
"at %pr (irq %d, FIFOs size %d)\n"	,	L_14
spi_master_put	,	F_48
do_tx	,	V_29
"spi"	,	L_9
HZ	,	V_51
spi_master	,	V_54
n_transfers	,	V_58
dev	,	V_20
len	,	V_27
bcm63xx_spi_of_match	,	V_87
SPI_MSG_TYPE_SHIFT	,	V_107
max_message_size	,	V_105
"num-cs"	,	L_6
spi_message	,	V_55
"no clock for device\n"	,	L_10
bcm63xx_spi_remove	,	F_49
devm_spi_register_master	,	F_45
SPI_RX_DATA	,	V_110
bcm63xx_spireg	,	V_77
clk	,	V_80
memcpy_fromio	,	F_20
bcm63xx_spi_setup_transfer	,	F_12
SPI_INT_STATUS	,	V_70
wait_for_completion_timeout	,	F_19
IRQ_HANDLED	,	V_72
msg_ctl_width	,	V_43
SPI_CMD_PREPEND_BYTE_CNT_SHIFT	,	V_46
bcm63xx_spi	,	V_1
BCM63XX_SPI_MAX_PREPEND	,	V_33
of_node	,	V_84
cmd	,	V_24
device	,	V_78
spi_master_get_devdata	,	F_13
status	,	V_57
"unable to change speed between transfers\n"	,	L_4
SPI_HD_R	,	V_41
msg_ctl	,	V_23
platform_device_id	,	V_91
actual_length	,	V_66
SPI_HD_W	,	V_42
SPI_MSG_CTL	,	V_44
init_completion	,	F_38
bs	,	V_2
bcm63xx_spi_max_length	,	F_28
of_property_read_u32	,	F_31
intr	,	V_69
SPI_MSG_DATA	,	V_109
SPI_CLK_MASK	,	V_16
"unable to do transfers larger than FIFO size (%i &gt; %i)\n"	,	L_3
mode_bits	,	V_101
transfers	,	V_65
num_chipselect	,	V_99
out_clk_disable	,	V_111
u16	,	T_2
tx_io	,	V_34
clk_prepare_enable	,	F_44
memcpy_toio	,	F_16
devm_ioremap_resource	,	F_41
u8	,	T_1
id_entry	,	V_89
bcm_spi_writew	,	F_9
i	,	V_14
irq	,	V_67
regs	,	V_4
spi_device	,	V_7
m	,	V_56
delay_usecs	,	V_63
SPI_INTR_CLEAR_ALL	,	V_71
spi_master_suspend	,	F_53
EINVAL	,	V_62
r	,	V_76
t	,	V_10
auto_runtime_pm	,	V_106
complete	,	F_27
platform_device	,	V_73
first	,	V_21
bcm_spi_writeb	,	F_7
tx_buf	,	V_31
transfer_list	,	V_35
data	,	V_88
msg_type_shift	,	V_40
"unsupported number of cs (%i), reducing to 8\n"	,	L_7
dev_dbg	,	F_14
size_t	,	T_4
reinit_completion	,	F_18
list_is_last	,	F_24
BCM63XX_SPI_BUS_NUM	,	V_92
"unable to request irq\n"	,	L_12
max_transfer_size	,	V_104
pdev	,	V_74
num_cs	,	V_82
MODEBITS	,	V_102
reg	,	V_13
u32	,	T_5
SPI_CMD_DEVICE_ID_SHIFT	,	V_48
prepend_len	,	V_26
bcm63xx_spi_transfer_one	,	F_21
platform_get_irq	,	F_33
ret	,	V_81
fifo_size	,	V_61
clk_cfg	,	V_12
offset	,	V_3
bcm_spi_readw	,	F_3
resource	,	V_75
spi_transfer	,	V_9
rx_buf	,	V_32
spi	,	V_8
done	,	V_37
PTR_ERR	,	F_36
ETIMEDOUT	,	V_52
num_transfers	,	V_22
bcm_spi_readb	,	F_1
name	,	V_98
SPI_BYTE_CNT_SHIFT	,	V_38
cs_change	,	V_64
platform_get_resource	,	F_40
"Setting clock register to %02x (hz %d)\n"	,	L_1
list_for_each_entry	,	F_22
SPI_CMD_START_IMMEDIATE	,	V_45
SPI_CMD	,	V_49
transfer_one_message	,	V_100
SPI_CLK_CFG	,	V_19
SPI_FD_RW	,	V_39
platform_set_drvdata	,	F_39
next	,	V_36
rx_io	,	V_53
bcm63xx_spi_probe	,	F_29
platform_get_drvdata	,	F_50
ENXIO	,	V_93
spi_finalize_current_message	,	F_25
driver_data	,	V_90
SPI_MSG_DATA_SIZE	,	V_97
bcm63xx_spi_freq_table	,	V_18
timeout	,	V_25
SPI_BPW_MASK	,	F_43
do_rx	,	V_28
dev_err	,	F_23
"unable to keep CS asserted after transfer\n"	,	L_5
can_use_prepend	,	V_60
readw	,	F_6
SPI_INT_MASK	,	V_30
"spi register failed\n"	,	L_13
of_device_id	,	V_85
spi_master_resume	,	F_55
IORESOURCE_MEM	,	V_95
value	,	V_6
iowrite16be	,	F_10
ioread16be	,	F_5
SPI_CLK_0_391MHZ	,	V_15
devm_clk_get	,	F_34
bcm63xx_spi_resume	,	F_54
irqreturn_t	,	T_3
BCM63XX_SPI_MAX_CS	,	V_83
match	,	V_86
bcm63xx_spi_suspend	,	F_51
dev_warn	,	F_32
clk_disable_unprepare	,	F_47
writeb	,	F_8
bcm63xx_spi_interrupt	,	F_26
"out of memory\n"	,	L_11
bits_per_word_mask	,	V_103
master	,	V_11
dev_id	,	V_68
writew	,	F_11
speed_hz	,	V_17
SPI_MSG_CTL_WIDTH	,	V_108
"txrx: tx %p, rx %p, len %d\n"	,	L_2
list_entry	,	F_17
readb	,	F_2
SPI_INTR_CMD_DONE	,	V_50
CONFIG_CPU_BIG_ENDIAN	,	F_4
out_err	,	V_96
"no irq\n"	,	L_8
IS_ERR	,	F_35
spi_alloc_master	,	F_37
devm_request_irq	,	F_42
