
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.21+28 (git sha1 620af8b66, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `ghdl --std=08 top; prep -top top; write_json svg.json' --

1. Executing GHDL.
top.vhdl:49:5:warning: port "clk_locked" of entity "pll" is not bound [-Wbinding]
    mypll : pll port map (
    ^
top.vhdl:15:14:warning: (in default configuration of top(synth))
pll.vhdl:112:5:warning: instance "dut1" of component "sb_pll40_core" is not bound [-Wbinding]
    dut1 : SB_PLL40_CORE port map (
    ^
pll.vhdl:14:14:warning: (in default configuration of pll(synth))
Importing module top.
Importing module pll.
Importing module vga.
Importing module pattern_gen.
Importing module SB_PLL40_CORE.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \pattern_gen
Used module:     \vga
Used module:     \pll

2.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \pattern_gen
Used module:     \vga
Used module:     \pll
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattern_gen.
Optimizing module vga.
Optimizing module pll.
Optimizing module top.

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattern_gen.
Optimizing module vga.
Optimizing module pll.
Optimizing module top.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattern_gen..
Finding unused cells or wires in module \vga..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 18 unused wires.
<suppressed ~4 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module pattern_gen...
Checking module pll...
Checking module top...
Checking module vga...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattern_gen.
Optimizing module pll.
Optimizing module top.
Optimizing module vga.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattern_gen'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Finding identical cells in module `\vga'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pattern_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vga..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pattern_gen.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
  Optimizing cells in module \vga.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattern_gen'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Finding identical cells in module `\vga'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattern_gen..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \vga..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattern_gen.
Optimizing module pll.
Optimizing module top.
Optimizing module vga.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 6 bits (of 10) from port B of cell pattern_gen.\90 ($modfloor).
Removed top 9 bits (of 10) from port B of cell vga.\49 ($add).
Removed top 9 bits (of 10) from port B of cell vga.\53 ($add).
Removed top 2 bits (of 10) from port B of cell vga.\62 ($gt).
Removed top 4 bits (of 10) from port B of cell vga.\67 ($gt).
Removed top 3 bits (of 10) from port B of cell vga.\76 ($lt).
Removed top 8 bits (of 10) from port B of cell vga.\81 ($lt).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattern_gen..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \vga..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pattern_gen.
Optimizing module pll.
Optimizing module top.
Optimizing module vga.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pattern_gen'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Finding identical cells in module `\vga'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pattern_gen..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \vga..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== pattern_gen ===

   Number of wires:                  6
   Number of wire bits:             47
   Number of public wires:           5
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $modfloor                       1
     $mux                            1
     $xor                            1

=== pll ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_PLL40_CORE                   1

=== top ===

   Number of wires:                 18
   Number of wire bits:             64
   Number of public wires:          17
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     pattern_gen                     1
     pll                             1
     vga                             1

=== vga ===

   Number of wires:                 22
   Number of wire bits:             85
   Number of public wires:           6
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $add                            2
     $and                            3
     $dff                            2
     $eq                             2
     $gt                             2
     $lt                             4
     $mux                            6

=== design hierarchy ===

   top                               1
     pattern_gen                     1
     pll                             1
     vga                             1

   Number of wires:                 50
   Number of wire bits:            200
   Number of public wires:          32
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $add                            2
     $and                            3
     $dff                            2
     $eq                             2
     $gt                             2
     $lt                             4
     $modfloor                       1
     $mux                            7
     $xor                            1
     SB_PLL40_CORE                   1

2.12. Executing CHECK pass (checking for obvious problems).
Checking module pattern_gen...
Checking module pll...
Checking module top...
Checking module vga...
Found and reported 0 problems.

3. Executing JSON backend.

End of script. Logfile hash: 8adf1eaa51, CPU: user 0.10s system 0.00s, MEM: 19.70 MB peak
Yosys 0.21+28 (git sha1 620af8b66, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 80% 1x ghdl (0 sec), 5% 5x opt_expr (0 sec), ...
