Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fp_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 11:26:50 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.48
  Critical Path Slack:          -0.48
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -14.50
  No. of Violating Paths:       33.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                380
  Buf/Inv Cell Count:              58
  Buf Cell Count:                   9
  Inv Cell Count:                  49
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       380
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      375.592000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             33.516000
  Total Buffer Area:             7.45
  Total Inverter Area:          26.07
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               375.592000
  Design Area:             375.592000


  Design Rules
  -----------------------------------
  Total Number of Nets:           435
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.13
  Logic Optimization:                  3.09
  Mapping Optimization:                6.23
  -----------------------------------------
  Overall Compile Time:               11.46
  Overall Compile Wall Clock Time:    11.77

  --------------------------------------------------------------------

  Design  WNS: 0.48  TNS: 14.50  Number of Violating Paths: 33


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
