# RTL-loopback-UART

## Usage:

### Just add the rtl files into your quartus/vivado project and add yourselve's constraints. Finally, generate bitstream and program your FPGA.

## Parameters:

### Baudrate: 115200
### Valid: No
### Stop: 1bit
### Data: 8bit