// Seed: 2958289698
module module_0;
  wire [-1 : -1] id_1;
  wire id_2;
  logic id_3;
endmodule
module module_1 #(
    parameter id_16 = 32'd55,
    parameter id_5  = 32'd79,
    parameter id_6  = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18
);
  output logic [7:0] id_18;
  inout wire id_17;
  output wire _id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  module_0 modCall_1 ();
  inout logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout supply1 id_7;
  inout wire _id_6;
  output wire _id_5;
  output uwire id_4;
  input wire id_3;
  xor primCall (id_10, id_11, id_12, id_13, id_14, id_15, id_17, id_2, id_3, id_7, id_8, id_9);
  input wire id_2;
  input wire id_1;
  logic id_19;
  ;
  logic [id_16 : id_6] id_20;
  assign id_9 = id_2;
  assign id_4 = 1;
endmodule
