// Seed: 3038481882
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input tri id_5
    , id_15,
    output supply0 id_6,
    input wor id_7,
    output supply1 id_8,
    output wor id_9,
    input uwire id_10,
    input tri1 id_11,
    input tri id_12,
    input wor id_13
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor  id_1
);
  supply0 id_3;
  wand id_4;
  module_0(
      id_3, id_3, id_0, id_3, id_3, id_1, id_3, id_1, id_3, id_3, id_1, id_1, id_1, id_3
  ); id_5(
      .id_0(id_3.id_0), .id_1(1), .id_2()
  );
  wire id_6;
  assign id_4 = 1;
endmodule
