{
    "DESIGN_NAME": "fpga",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/fpga/fpga.sv"
    ],
    "MACROS": {
        "fpgacell" : {
            "instances": {
                "cell0": {
                    "location": [
                        50, 50
                    ],
                    "orientation": "N"
                },
                "cell1": {
                    "location": [
                        400, 50
                    ],
                    "orientation": "N"
                },
                "cell2": {
                    "location": [
                        50, 400
                    ],
                    "orientation": "N"
                },
                "cell3": {
                    "location": [
                        400, 400
                    ],
                    "orientation": "N"
                }
            },
            "gds": [
                "dir::../../gds/fpgacell.gds"
            ],
            "lef": [
                "dir::../../lef/fpgacell.lef"
            ],
            "nl": [
                "dir::../../verilog/gl/fpgacell.v"
            ],
            "spef": {
                "min_*": [
                    "dir::../../spef/multicorner/fpgacell.min.spef"
                ],
                "nom_*": [
                    "dir::../../spef/multicorner/fpgacell.nom.spef"
                ],
                "max_*": [
                    "dir::../../spef/multicorner/fpgacell.max.spef"
                ]
            },
            "lib": {
                "*": "dir::../../lib/fpgacell.lib"
            },
            "spice": [],
            "sdf": {}
        }
    },

    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "clk",
    "PL_TARGET_DENSITY": 0.79,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "RUN_LINTER": false,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 750 750",
    "VDD_NETS": "vccd1",
    "GND_NETS": "vssd1",

    "FP_PDN_MULTILAYER": true,
    "FP_PDN_CORE_RING": 0,

    "FP_PDN_ENABLE_RAILS": true,

    "PDN_MACRO_CONNECTIONS": [
        "cell0 vccd1 vssd1",
        "cell1 vccd1 vssd1",
        "cell2 vccd1 vssd1",
        "cell3 vccd1 vssd1"
    ],
    "SYNTH_DEFINES": [
        "USE_POWER_PINS"
    ]
    "pdk::sky130*": {
        "FP_CORE_UTIL": 10,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 30,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}