{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1671007062890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1671007062905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 12:07:42 2022 " "Processing started: Wed Dec 14 12:07:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1671007062905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1671007062905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLDLab3 -c DLDLab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLDLab3 -c DLDLab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1671007062905 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1671007063530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld3/waveform_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld3/waveform_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Waveform_Generator " "Found entity 1: Waveform_Generator" {  } { { "../DLD3/Waveform_Generator.v" "" { Text "D:/DLD3/Waveform_Generator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671007063686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671007063686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld3/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld3/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../DLD3/Register.v" "" { Text "D:/DLD3/Register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671007063748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671007063748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld3/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld3/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../DLD3/PWM.v" "" { Text "D:/DLD3/PWM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671007063810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671007063810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld3/frequency_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld3/frequency_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Selector " "Found entity 1: Frequency_Selector" {  } { { "../DLD3/Frequency_Selector.v" "" { Text "D:/DLD3/Frequency_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671007063873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671007063873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld3/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld3/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "../DLD3/DDS.v" "" { Text "D:/DLD3/DDS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671007063920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671007063920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld3/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld3/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../DLD3/Counter.v" "" { Text "D:/DLD3/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671007063982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671007063982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld3/amplitute_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld3/amplitute_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Amplitute_Selector " "Found entity 1: Amplitute_Selector" {  } { { "../DLD3/Amplitute_Selector.v" "" { Text "D:/DLD3/Amplitute_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671007064060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671007064060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dld3/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /dld3/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../DLD3/Adder.v" "" { Text "D:/DLD3/Adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671007064107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671007064107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dldlab3_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dldlab3_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DLDLab3_Diagram " "Found entity 1: DLDLab3_Diagram" {  } { { "DLDLab3_Diagram.bdf" "" { Schematic "D:/DLD_Quartus/DLDLab3_Diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671007064200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671007064200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLDLab3_Diagram " "Elaborating entity \"DLDLab3_Diagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1671007064310 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "rom inst18 " "Block or symbol \"rom\" of instance \"inst18\" overlaps another block or symbol" {  } { { "DLDLab3_Diagram.bdf" "" { Schematic "D:/DLD_Quartus/DLDLab3_Diagram.bdf" { { 456 856 1072 584 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1 1671007064325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst7 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst7\"" {  } { { "DLDLab3_Diagram.bdf" "inst7" { Schematic "D:/DLD_Quartus/DLDLab3_Diagram.bdf" { { 200 744 944 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671007064434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Amplitute_Selector Amplitute_Selector:inst9 " "Elaborating entity \"Amplitute_Selector\" for hierarchy \"Amplitute_Selector:inst9\"" {  } { { "DLDLab3_Diagram.bdf" "inst9" { Schematic "D:/DLD_Quartus/DLDLab3_Diagram.bdf" { { 232 376 544 312 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671007064466 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Amplitute_Selector.v(6) " "Verilog HDL Always Construct warning at Amplitute_Selector.v(6): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../DLD3/Amplitute_Selector.v" "" { Text "D:/DLD3/Amplitute_Selector.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1671007064466 "|DLDLab3_Diagram|Amplitute_Selector:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Amplitute_Selector.v(6) " "Inferred latch for \"out\[0\]\" at Amplitute_Selector.v(6)" {  } { { "../DLD3/Amplitute_Selector.v" "" { Text "D:/DLD3/Amplitute_Selector.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671007064481 "|DLDLab3_Diagram|Amplitute_Selector:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Amplitute_Selector.v(6) " "Inferred latch for \"out\[1\]\" at Amplitute_Selector.v(6)" {  } { { "../DLD3/Amplitute_Selector.v" "" { Text "D:/DLD3/Amplitute_Selector.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671007064481 "|DLDLab3_Diagram|Amplitute_Selector:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Amplitute_Selector.v(6) " "Inferred latch for \"out\[2\]\" at Amplitute_Selector.v(6)" {  } { { "../DLD3/Amplitute_Selector.v" "" { Text "D:/DLD3/Amplitute_Selector.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671007064497 "|DLDLab3_Diagram|Amplitute_Selector:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Amplitute_Selector.v(6) " "Inferred latch for \"out\[3\]\" at Amplitute_Selector.v(6)" {  } { { "../DLD3/Amplitute_Selector.v" "" { Text "D:/DLD3/Amplitute_Selector.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671007064497 "|DLDLab3_Diagram|Amplitute_Selector:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Amplitute_Selector.v(6) " "Inferred latch for \"out\[4\]\" at Amplitute_Selector.v(6)" {  } { { "../DLD3/Amplitute_Selector.v" "" { Text "D:/DLD3/Amplitute_Selector.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671007064497 "|DLDLab3_Diagram|Amplitute_Selector:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Amplitute_Selector.v(6) " "Inferred latch for \"out\[5\]\" at Amplitute_Selector.v(6)" {  } { { "../DLD3/Amplitute_Selector.v" "" { Text "D:/DLD3/Amplitute_Selector.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671007064497 "|DLDLab3_Diagram|Amplitute_Selector:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Amplitute_Selector.v(6) " "Inferred latch for \"out\[6\]\" at Amplitute_Selector.v(6)" {  } { { "../DLD3/Amplitute_Selector.v" "" { Text "D:/DLD3/Amplitute_Selector.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671007064497 "|DLDLab3_Diagram|Amplitute_Selector:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Amplitute_Selector.v(6) " "Inferred latch for \"out\[7\]\" at Amplitute_Selector.v(6)" {  } { { "../DLD3/Amplitute_Selector.v" "" { Text "D:/DLD3/Amplitute_Selector.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1671007064497 "|DLDLab3_Diagram|Amplitute_Selector:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Waveform_Generator Waveform_Generator:inst " "Elaborating entity \"Waveform_Generator\" for hierarchy \"Waveform_Generator:inst\"" {  } { { "DLDLab3_Diagram.bdf" "inst" { Schematic "D:/DLD_Quartus/DLDLab3_Diagram.bdf" { { 8 680 904 120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671007064606 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dds Waveform_Generator.v(6) " "Verilog HDL warning at Waveform_Generator.v(6): object dds used but never assigned" {  } { { "../DLD3/Waveform_Generator.v" "" { Text "D:/DLD3/Waveform_Generator.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1671007064606 "|DLDLab3_Diagram|Waveform_Generator:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(39) " "Verilog HDL assignment warning at Waveform_Generator.v(39): truncated value with size 32 to match size of target (8)" {  } { { "../DLD3/Waveform_Generator.v" "" { Text "D:/DLD3/Waveform_Generator.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1671007064606 "|DLDLab3_Diagram|Waveform_Generator:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Waveform_Generator.v(64) " "Verilog HDL assignment warning at Waveform_Generator.v(64): truncated value with size 32 to match size of target (8)" {  } { { "../DLD3/Waveform_Generator.v" "" { Text "D:/DLD3/Waveform_Generator.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1671007064606 "|DLDLab3_Diagram|Waveform_Generator:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dds 0 Waveform_Generator.v(6) " "Net \"dds\" at Waveform_Generator.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../DLD3/Waveform_Generator.v" "" { Text "D:/DLD3/Waveform_Generator.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1671007064606 "|DLDLab3_Diagram|Waveform_Generator:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Selector Frequency_Selector:inst2 " "Elaborating entity \"Frequency_Selector\" for hierarchy \"Frequency_Selector:inst2\"" {  } { { "DLDLab3_Diagram.bdf" "inst2" { Schematic "D:/DLD_Quartus/DLDLab3_Diagram.bdf" { { 8 224 400 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671007064731 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/DLD_Quartus/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671007064902 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1671007064902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst18 " "Elaborating entity \"rom\" for hierarchy \"rom:inst18\"" {  } { { "DLDLab3_Diagram.bdf" "inst18" { Schematic "D:/DLD_Quartus/DLDLab3_Diagram.bdf" { { 456 856 1072 584 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671007064902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst18\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:inst18\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "D:/DLD_Quartus/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671007065651 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst18\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:inst18\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "D:/DLD_Quartus/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1671007065792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst18\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:inst18\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/DLD lab 8/Desktop/sine.mif " "Parameter \"init_file\" = \"C:/Users/DLD lab 8/Desktop/sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1671007065792 ""}  } { { "rom.v" "" { Text "D:/DLD_Quartus/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1671007065792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qu91 " "Found entity 1: altsyncram_qu91" {  } { { "db/altsyncram_qu91.tdf" "" { Text "D:/DLD_Quartus/db/altsyncram_qu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1671007065994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1671007065994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qu91 rom:inst18\|altsyncram:altsyncram_component\|altsyncram_qu91:auto_generated " "Elaborating entity \"altsyncram_qu91\" for hierarchy \"rom:inst18\|altsyncram:altsyncram_component\|altsyncram_qu91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1671007066010 ""}
{ "Error" "ECDB_CDB_FILE_NOT_FOUND_FOR_ROM" "C:/Users/DLD lab 8/Desktop/sine.mif  " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/DLD lab 8/Desktop/sine.mif for ROM instance " {  } { { "rom.v" "" { Text "D:/DLD_Quartus/rom.v" 81 0 0 } }  } 0 127001 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "" 0 -1 1671007066041 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "rom:inst18\|altsyncram:altsyncram_component\|altsyncram_qu91:auto_generated " "Can't elaborate user hierarchy \"rom:inst18\|altsyncram:altsyncram_component\|altsyncram_qu91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1671007066041 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1671007066946 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 14 12:07:46 2022 " "Processing ended: Wed Dec 14 12:07:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1671007066946 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1671007066946 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1671007066946 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1671007066946 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1671007067929 ""}
