# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_time_synth.v" \

sv xil_defaultlib  \
"../../../../../hello/Lab 3/Lab 3.srcs/sim_1/new/testbench.sv" \

# Do not sort compile order
nosort
