(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h21):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire3;
  input wire signed [(4'hb):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire [(3'h6):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire7;
  wire [(4'ha):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(4'ha):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = wire3;
  assign wire5 = {(|$signed((wire2 != (8'hab))))};
  assign wire6 = wire4[(1'h0):(1'h0)];
  assign wire7 = (wire0[(3'h5):(1'h0)] ?
                     (((wire4 ? wire3 : wire3) ?
                         $signed(wire2) : (8'ha4)) << ((wire6 - wire2) ?
                         (~&(8'ha0)) : ((8'hae) ?
                             (8'ha6) : wire6))) : (wire5[(4'h9):(4'h8)] ?
                         wire0[(1'h0):(1'h0)] : $signed((^wire2))));
endmodule