
Thermostat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a08  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08003ac8  08003ac8  00013ac8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003ba8  08003ba8  00013ba8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003bac  08003bac  00013bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  20000000  08003bb0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000014e8  20000078  08003c24  00020078  2**3
                  ALLOC
  7 ._user_heap_stack 00000080  20001560  08003c24  00021560  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000432b  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000ed0  00000000  00000000  000243c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000320  00000000  00000000  00025298  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000280  00000000  00000000  000255b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000190e  00000000  00000000  00025838  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001194  00000000  00000000  00027146  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000282da  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000ba0  00000000  00000000  00028358  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00028ef8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000078 	.word	0x20000078
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003ab0 	.word	0x08003ab0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000007c 	.word	0x2000007c
 8000104:	08003ab0 	.word	0x08003ab0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c10      	adds	r0, r2, #0
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	1c19      	adds	r1, r3, #0
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f000 fc05 	bl	8000a40 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f000 fb5f 	bl	8000904 <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 fbf7 	bl	8000a40 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 fbed 	bl	8000a40 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f000 fb7f 	bl	8000978 <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f000 fb75 	bl	8000978 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_ddiv>:
 800029c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800029e:	4657      	mov	r7, sl
 80002a0:	4645      	mov	r5, r8
 80002a2:	46de      	mov	lr, fp
 80002a4:	464e      	mov	r6, r9
 80002a6:	b5e0      	push	{r5, r6, r7, lr}
 80002a8:	004c      	lsls	r4, r1, #1
 80002aa:	030e      	lsls	r6, r1, #12
 80002ac:	b087      	sub	sp, #28
 80002ae:	4683      	mov	fp, r0
 80002b0:	4692      	mov	sl, r2
 80002b2:	001d      	movs	r5, r3
 80002b4:	4680      	mov	r8, r0
 80002b6:	0b36      	lsrs	r6, r6, #12
 80002b8:	0d64      	lsrs	r4, r4, #21
 80002ba:	0fcf      	lsrs	r7, r1, #31
 80002bc:	2c00      	cmp	r4, #0
 80002be:	d04f      	beq.n	8000360 <__aeabi_ddiv+0xc4>
 80002c0:	4b6f      	ldr	r3, [pc, #444]	; (8000480 <__aeabi_ddiv+0x1e4>)
 80002c2:	429c      	cmp	r4, r3
 80002c4:	d035      	beq.n	8000332 <__aeabi_ddiv+0x96>
 80002c6:	2380      	movs	r3, #128	; 0x80
 80002c8:	0f42      	lsrs	r2, r0, #29
 80002ca:	041b      	lsls	r3, r3, #16
 80002cc:	00f6      	lsls	r6, r6, #3
 80002ce:	4313      	orrs	r3, r2
 80002d0:	4333      	orrs	r3, r6
 80002d2:	4699      	mov	r9, r3
 80002d4:	00c3      	lsls	r3, r0, #3
 80002d6:	4698      	mov	r8, r3
 80002d8:	4b6a      	ldr	r3, [pc, #424]	; (8000484 <__aeabi_ddiv+0x1e8>)
 80002da:	2600      	movs	r6, #0
 80002dc:	469c      	mov	ip, r3
 80002de:	2300      	movs	r3, #0
 80002e0:	4464      	add	r4, ip
 80002e2:	9303      	str	r3, [sp, #12]
 80002e4:	032b      	lsls	r3, r5, #12
 80002e6:	0b1b      	lsrs	r3, r3, #12
 80002e8:	469b      	mov	fp, r3
 80002ea:	006b      	lsls	r3, r5, #1
 80002ec:	0fed      	lsrs	r5, r5, #31
 80002ee:	4650      	mov	r0, sl
 80002f0:	0d5b      	lsrs	r3, r3, #21
 80002f2:	9501      	str	r5, [sp, #4]
 80002f4:	d05e      	beq.n	80003b4 <__aeabi_ddiv+0x118>
 80002f6:	4a62      	ldr	r2, [pc, #392]	; (8000480 <__aeabi_ddiv+0x1e4>)
 80002f8:	4293      	cmp	r3, r2
 80002fa:	d053      	beq.n	80003a4 <__aeabi_ddiv+0x108>
 80002fc:	465a      	mov	r2, fp
 80002fe:	00d1      	lsls	r1, r2, #3
 8000300:	2280      	movs	r2, #128	; 0x80
 8000302:	0f40      	lsrs	r0, r0, #29
 8000304:	0412      	lsls	r2, r2, #16
 8000306:	4302      	orrs	r2, r0
 8000308:	430a      	orrs	r2, r1
 800030a:	4693      	mov	fp, r2
 800030c:	4652      	mov	r2, sl
 800030e:	00d1      	lsls	r1, r2, #3
 8000310:	4a5c      	ldr	r2, [pc, #368]	; (8000484 <__aeabi_ddiv+0x1e8>)
 8000312:	4694      	mov	ip, r2
 8000314:	2200      	movs	r2, #0
 8000316:	4463      	add	r3, ip
 8000318:	0038      	movs	r0, r7
 800031a:	4068      	eors	r0, r5
 800031c:	4684      	mov	ip, r0
 800031e:	9002      	str	r0, [sp, #8]
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	4316      	orrs	r6, r2
 8000324:	2e0f      	cmp	r6, #15
 8000326:	d900      	bls.n	800032a <__aeabi_ddiv+0x8e>
 8000328:	e0b4      	b.n	8000494 <__aeabi_ddiv+0x1f8>
 800032a:	4b57      	ldr	r3, [pc, #348]	; (8000488 <__aeabi_ddiv+0x1ec>)
 800032c:	00b6      	lsls	r6, r6, #2
 800032e:	599b      	ldr	r3, [r3, r6]
 8000330:	469f      	mov	pc, r3
 8000332:	0003      	movs	r3, r0
 8000334:	4333      	orrs	r3, r6
 8000336:	4699      	mov	r9, r3
 8000338:	d16c      	bne.n	8000414 <__aeabi_ddiv+0x178>
 800033a:	2300      	movs	r3, #0
 800033c:	4698      	mov	r8, r3
 800033e:	3302      	adds	r3, #2
 8000340:	2608      	movs	r6, #8
 8000342:	9303      	str	r3, [sp, #12]
 8000344:	e7ce      	b.n	80002e4 <__aeabi_ddiv+0x48>
 8000346:	46cb      	mov	fp, r9
 8000348:	4641      	mov	r1, r8
 800034a:	9a03      	ldr	r2, [sp, #12]
 800034c:	9701      	str	r7, [sp, #4]
 800034e:	2a02      	cmp	r2, #2
 8000350:	d165      	bne.n	800041e <__aeabi_ddiv+0x182>
 8000352:	9b01      	ldr	r3, [sp, #4]
 8000354:	4c4a      	ldr	r4, [pc, #296]	; (8000480 <__aeabi_ddiv+0x1e4>)
 8000356:	469c      	mov	ip, r3
 8000358:	2300      	movs	r3, #0
 800035a:	2200      	movs	r2, #0
 800035c:	4698      	mov	r8, r3
 800035e:	e06b      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000360:	0003      	movs	r3, r0
 8000362:	4333      	orrs	r3, r6
 8000364:	4699      	mov	r9, r3
 8000366:	d04e      	beq.n	8000406 <__aeabi_ddiv+0x16a>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d100      	bne.n	800036e <__aeabi_ddiv+0xd2>
 800036c:	e1bc      	b.n	80006e8 <__aeabi_ddiv+0x44c>
 800036e:	0030      	movs	r0, r6
 8000370:	f001 fa2c 	bl	80017cc <__clzsi2>
 8000374:	0003      	movs	r3, r0
 8000376:	3b0b      	subs	r3, #11
 8000378:	2b1c      	cmp	r3, #28
 800037a:	dd00      	ble.n	800037e <__aeabi_ddiv+0xe2>
 800037c:	e1ac      	b.n	80006d8 <__aeabi_ddiv+0x43c>
 800037e:	221d      	movs	r2, #29
 8000380:	1ad3      	subs	r3, r2, r3
 8000382:	465a      	mov	r2, fp
 8000384:	0001      	movs	r1, r0
 8000386:	40da      	lsrs	r2, r3
 8000388:	3908      	subs	r1, #8
 800038a:	408e      	lsls	r6, r1
 800038c:	0013      	movs	r3, r2
 800038e:	4333      	orrs	r3, r6
 8000390:	4699      	mov	r9, r3
 8000392:	465b      	mov	r3, fp
 8000394:	408b      	lsls	r3, r1
 8000396:	4698      	mov	r8, r3
 8000398:	2300      	movs	r3, #0
 800039a:	4c3c      	ldr	r4, [pc, #240]	; (800048c <__aeabi_ddiv+0x1f0>)
 800039c:	2600      	movs	r6, #0
 800039e:	1a24      	subs	r4, r4, r0
 80003a0:	9303      	str	r3, [sp, #12]
 80003a2:	e79f      	b.n	80002e4 <__aeabi_ddiv+0x48>
 80003a4:	4651      	mov	r1, sl
 80003a6:	465a      	mov	r2, fp
 80003a8:	4311      	orrs	r1, r2
 80003aa:	d129      	bne.n	8000400 <__aeabi_ddiv+0x164>
 80003ac:	2200      	movs	r2, #0
 80003ae:	4693      	mov	fp, r2
 80003b0:	3202      	adds	r2, #2
 80003b2:	e7b1      	b.n	8000318 <__aeabi_ddiv+0x7c>
 80003b4:	4659      	mov	r1, fp
 80003b6:	4301      	orrs	r1, r0
 80003b8:	d01e      	beq.n	80003f8 <__aeabi_ddiv+0x15c>
 80003ba:	465b      	mov	r3, fp
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d100      	bne.n	80003c2 <__aeabi_ddiv+0x126>
 80003c0:	e19e      	b.n	8000700 <__aeabi_ddiv+0x464>
 80003c2:	4658      	mov	r0, fp
 80003c4:	f001 fa02 	bl	80017cc <__clzsi2>
 80003c8:	0003      	movs	r3, r0
 80003ca:	3b0b      	subs	r3, #11
 80003cc:	2b1c      	cmp	r3, #28
 80003ce:	dd00      	ble.n	80003d2 <__aeabi_ddiv+0x136>
 80003d0:	e18f      	b.n	80006f2 <__aeabi_ddiv+0x456>
 80003d2:	0002      	movs	r2, r0
 80003d4:	4659      	mov	r1, fp
 80003d6:	3a08      	subs	r2, #8
 80003d8:	4091      	lsls	r1, r2
 80003da:	468b      	mov	fp, r1
 80003dc:	211d      	movs	r1, #29
 80003de:	1acb      	subs	r3, r1, r3
 80003e0:	4651      	mov	r1, sl
 80003e2:	40d9      	lsrs	r1, r3
 80003e4:	000b      	movs	r3, r1
 80003e6:	4659      	mov	r1, fp
 80003e8:	430b      	orrs	r3, r1
 80003ea:	4651      	mov	r1, sl
 80003ec:	469b      	mov	fp, r3
 80003ee:	4091      	lsls	r1, r2
 80003f0:	4b26      	ldr	r3, [pc, #152]	; (800048c <__aeabi_ddiv+0x1f0>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	1a1b      	subs	r3, r3, r0
 80003f6:	e78f      	b.n	8000318 <__aeabi_ddiv+0x7c>
 80003f8:	2300      	movs	r3, #0
 80003fa:	2201      	movs	r2, #1
 80003fc:	469b      	mov	fp, r3
 80003fe:	e78b      	b.n	8000318 <__aeabi_ddiv+0x7c>
 8000400:	4651      	mov	r1, sl
 8000402:	2203      	movs	r2, #3
 8000404:	e788      	b.n	8000318 <__aeabi_ddiv+0x7c>
 8000406:	2300      	movs	r3, #0
 8000408:	4698      	mov	r8, r3
 800040a:	3301      	adds	r3, #1
 800040c:	2604      	movs	r6, #4
 800040e:	2400      	movs	r4, #0
 8000410:	9303      	str	r3, [sp, #12]
 8000412:	e767      	b.n	80002e4 <__aeabi_ddiv+0x48>
 8000414:	2303      	movs	r3, #3
 8000416:	46b1      	mov	r9, r6
 8000418:	9303      	str	r3, [sp, #12]
 800041a:	260c      	movs	r6, #12
 800041c:	e762      	b.n	80002e4 <__aeabi_ddiv+0x48>
 800041e:	2a03      	cmp	r2, #3
 8000420:	d100      	bne.n	8000424 <__aeabi_ddiv+0x188>
 8000422:	e25c      	b.n	80008de <__aeabi_ddiv+0x642>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	2a01      	cmp	r2, #1
 8000428:	d000      	beq.n	800042c <__aeabi_ddiv+0x190>
 800042a:	e1e4      	b.n	80007f6 <__aeabi_ddiv+0x55a>
 800042c:	4013      	ands	r3, r2
 800042e:	469c      	mov	ip, r3
 8000430:	2300      	movs	r3, #0
 8000432:	2400      	movs	r4, #0
 8000434:	2200      	movs	r2, #0
 8000436:	4698      	mov	r8, r3
 8000438:	2100      	movs	r1, #0
 800043a:	0312      	lsls	r2, r2, #12
 800043c:	0b13      	lsrs	r3, r2, #12
 800043e:	0d0a      	lsrs	r2, r1, #20
 8000440:	0512      	lsls	r2, r2, #20
 8000442:	431a      	orrs	r2, r3
 8000444:	0523      	lsls	r3, r4, #20
 8000446:	4c12      	ldr	r4, [pc, #72]	; (8000490 <__aeabi_ddiv+0x1f4>)
 8000448:	4640      	mov	r0, r8
 800044a:	4022      	ands	r2, r4
 800044c:	4313      	orrs	r3, r2
 800044e:	4662      	mov	r2, ip
 8000450:	005b      	lsls	r3, r3, #1
 8000452:	07d2      	lsls	r2, r2, #31
 8000454:	085b      	lsrs	r3, r3, #1
 8000456:	4313      	orrs	r3, r2
 8000458:	0019      	movs	r1, r3
 800045a:	b007      	add	sp, #28
 800045c:	bc3c      	pop	{r2, r3, r4, r5}
 800045e:	4690      	mov	r8, r2
 8000460:	4699      	mov	r9, r3
 8000462:	46a2      	mov	sl, r4
 8000464:	46ab      	mov	fp, r5
 8000466:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000468:	2300      	movs	r3, #0
 800046a:	2280      	movs	r2, #128	; 0x80
 800046c:	469c      	mov	ip, r3
 800046e:	0312      	lsls	r2, r2, #12
 8000470:	4698      	mov	r8, r3
 8000472:	4c03      	ldr	r4, [pc, #12]	; (8000480 <__aeabi_ddiv+0x1e4>)
 8000474:	e7e0      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000476:	2300      	movs	r3, #0
 8000478:	4c01      	ldr	r4, [pc, #4]	; (8000480 <__aeabi_ddiv+0x1e4>)
 800047a:	2200      	movs	r2, #0
 800047c:	4698      	mov	r8, r3
 800047e:	e7db      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000480:	000007ff 	.word	0x000007ff
 8000484:	fffffc01 	.word	0xfffffc01
 8000488:	08003ac8 	.word	0x08003ac8
 800048c:	fffffc0d 	.word	0xfffffc0d
 8000490:	800fffff 	.word	0x800fffff
 8000494:	45d9      	cmp	r9, fp
 8000496:	d900      	bls.n	800049a <__aeabi_ddiv+0x1fe>
 8000498:	e139      	b.n	800070e <__aeabi_ddiv+0x472>
 800049a:	d100      	bne.n	800049e <__aeabi_ddiv+0x202>
 800049c:	e134      	b.n	8000708 <__aeabi_ddiv+0x46c>
 800049e:	2300      	movs	r3, #0
 80004a0:	4646      	mov	r6, r8
 80004a2:	464d      	mov	r5, r9
 80004a4:	469a      	mov	sl, r3
 80004a6:	3c01      	subs	r4, #1
 80004a8:	465b      	mov	r3, fp
 80004aa:	0e0a      	lsrs	r2, r1, #24
 80004ac:	021b      	lsls	r3, r3, #8
 80004ae:	431a      	orrs	r2, r3
 80004b0:	020b      	lsls	r3, r1, #8
 80004b2:	0c17      	lsrs	r7, r2, #16
 80004b4:	9303      	str	r3, [sp, #12]
 80004b6:	0413      	lsls	r3, r2, #16
 80004b8:	0c1b      	lsrs	r3, r3, #16
 80004ba:	0039      	movs	r1, r7
 80004bc:	0028      	movs	r0, r5
 80004be:	4690      	mov	r8, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	f7ff fe21 	bl	8000108 <__udivsi3>
 80004c6:	0002      	movs	r2, r0
 80004c8:	9b01      	ldr	r3, [sp, #4]
 80004ca:	4683      	mov	fp, r0
 80004cc:	435a      	muls	r2, r3
 80004ce:	0028      	movs	r0, r5
 80004d0:	0039      	movs	r1, r7
 80004d2:	4691      	mov	r9, r2
 80004d4:	f7ff fe9e 	bl	8000214 <__aeabi_uidivmod>
 80004d8:	0c35      	lsrs	r5, r6, #16
 80004da:	0409      	lsls	r1, r1, #16
 80004dc:	430d      	orrs	r5, r1
 80004de:	45a9      	cmp	r9, r5
 80004e0:	d90d      	bls.n	80004fe <__aeabi_ddiv+0x262>
 80004e2:	465b      	mov	r3, fp
 80004e4:	4445      	add	r5, r8
 80004e6:	3b01      	subs	r3, #1
 80004e8:	45a8      	cmp	r8, r5
 80004ea:	d900      	bls.n	80004ee <__aeabi_ddiv+0x252>
 80004ec:	e13a      	b.n	8000764 <__aeabi_ddiv+0x4c8>
 80004ee:	45a9      	cmp	r9, r5
 80004f0:	d800      	bhi.n	80004f4 <__aeabi_ddiv+0x258>
 80004f2:	e137      	b.n	8000764 <__aeabi_ddiv+0x4c8>
 80004f4:	2302      	movs	r3, #2
 80004f6:	425b      	negs	r3, r3
 80004f8:	469c      	mov	ip, r3
 80004fa:	4445      	add	r5, r8
 80004fc:	44e3      	add	fp, ip
 80004fe:	464b      	mov	r3, r9
 8000500:	1aeb      	subs	r3, r5, r3
 8000502:	0039      	movs	r1, r7
 8000504:	0018      	movs	r0, r3
 8000506:	9304      	str	r3, [sp, #16]
 8000508:	f7ff fdfe 	bl	8000108 <__udivsi3>
 800050c:	9b01      	ldr	r3, [sp, #4]
 800050e:	0005      	movs	r5, r0
 8000510:	4343      	muls	r3, r0
 8000512:	0039      	movs	r1, r7
 8000514:	9804      	ldr	r0, [sp, #16]
 8000516:	4699      	mov	r9, r3
 8000518:	f7ff fe7c 	bl	8000214 <__aeabi_uidivmod>
 800051c:	0433      	lsls	r3, r6, #16
 800051e:	0409      	lsls	r1, r1, #16
 8000520:	0c1b      	lsrs	r3, r3, #16
 8000522:	430b      	orrs	r3, r1
 8000524:	4599      	cmp	r9, r3
 8000526:	d909      	bls.n	800053c <__aeabi_ddiv+0x2a0>
 8000528:	4443      	add	r3, r8
 800052a:	1e6a      	subs	r2, r5, #1
 800052c:	4598      	cmp	r8, r3
 800052e:	d900      	bls.n	8000532 <__aeabi_ddiv+0x296>
 8000530:	e11a      	b.n	8000768 <__aeabi_ddiv+0x4cc>
 8000532:	4599      	cmp	r9, r3
 8000534:	d800      	bhi.n	8000538 <__aeabi_ddiv+0x29c>
 8000536:	e117      	b.n	8000768 <__aeabi_ddiv+0x4cc>
 8000538:	3d02      	subs	r5, #2
 800053a:	4443      	add	r3, r8
 800053c:	464a      	mov	r2, r9
 800053e:	1a9b      	subs	r3, r3, r2
 8000540:	465a      	mov	r2, fp
 8000542:	0412      	lsls	r2, r2, #16
 8000544:	432a      	orrs	r2, r5
 8000546:	9903      	ldr	r1, [sp, #12]
 8000548:	4693      	mov	fp, r2
 800054a:	0c10      	lsrs	r0, r2, #16
 800054c:	0c0a      	lsrs	r2, r1, #16
 800054e:	4691      	mov	r9, r2
 8000550:	0409      	lsls	r1, r1, #16
 8000552:	465a      	mov	r2, fp
 8000554:	0c09      	lsrs	r1, r1, #16
 8000556:	464e      	mov	r6, r9
 8000558:	000d      	movs	r5, r1
 800055a:	0412      	lsls	r2, r2, #16
 800055c:	0c12      	lsrs	r2, r2, #16
 800055e:	4345      	muls	r5, r0
 8000560:	9105      	str	r1, [sp, #20]
 8000562:	4351      	muls	r1, r2
 8000564:	4372      	muls	r2, r6
 8000566:	4370      	muls	r0, r6
 8000568:	1952      	adds	r2, r2, r5
 800056a:	0c0e      	lsrs	r6, r1, #16
 800056c:	18b2      	adds	r2, r6, r2
 800056e:	4295      	cmp	r5, r2
 8000570:	d903      	bls.n	800057a <__aeabi_ddiv+0x2de>
 8000572:	2580      	movs	r5, #128	; 0x80
 8000574:	026d      	lsls	r5, r5, #9
 8000576:	46ac      	mov	ip, r5
 8000578:	4460      	add	r0, ip
 800057a:	0c15      	lsrs	r5, r2, #16
 800057c:	0409      	lsls	r1, r1, #16
 800057e:	0412      	lsls	r2, r2, #16
 8000580:	0c09      	lsrs	r1, r1, #16
 8000582:	1828      	adds	r0, r5, r0
 8000584:	1852      	adds	r2, r2, r1
 8000586:	4283      	cmp	r3, r0
 8000588:	d200      	bcs.n	800058c <__aeabi_ddiv+0x2f0>
 800058a:	e0ce      	b.n	800072a <__aeabi_ddiv+0x48e>
 800058c:	d100      	bne.n	8000590 <__aeabi_ddiv+0x2f4>
 800058e:	e0c8      	b.n	8000722 <__aeabi_ddiv+0x486>
 8000590:	1a1d      	subs	r5, r3, r0
 8000592:	4653      	mov	r3, sl
 8000594:	1a9e      	subs	r6, r3, r2
 8000596:	45b2      	cmp	sl, r6
 8000598:	4192      	sbcs	r2, r2
 800059a:	4252      	negs	r2, r2
 800059c:	1aab      	subs	r3, r5, r2
 800059e:	469a      	mov	sl, r3
 80005a0:	4598      	cmp	r8, r3
 80005a2:	d100      	bne.n	80005a6 <__aeabi_ddiv+0x30a>
 80005a4:	e117      	b.n	80007d6 <__aeabi_ddiv+0x53a>
 80005a6:	0039      	movs	r1, r7
 80005a8:	0018      	movs	r0, r3
 80005aa:	f7ff fdad 	bl	8000108 <__udivsi3>
 80005ae:	9b01      	ldr	r3, [sp, #4]
 80005b0:	0005      	movs	r5, r0
 80005b2:	4343      	muls	r3, r0
 80005b4:	0039      	movs	r1, r7
 80005b6:	4650      	mov	r0, sl
 80005b8:	9304      	str	r3, [sp, #16]
 80005ba:	f7ff fe2b 	bl	8000214 <__aeabi_uidivmod>
 80005be:	9804      	ldr	r0, [sp, #16]
 80005c0:	040b      	lsls	r3, r1, #16
 80005c2:	0c31      	lsrs	r1, r6, #16
 80005c4:	4319      	orrs	r1, r3
 80005c6:	4288      	cmp	r0, r1
 80005c8:	d909      	bls.n	80005de <__aeabi_ddiv+0x342>
 80005ca:	4441      	add	r1, r8
 80005cc:	1e6b      	subs	r3, r5, #1
 80005ce:	4588      	cmp	r8, r1
 80005d0:	d900      	bls.n	80005d4 <__aeabi_ddiv+0x338>
 80005d2:	e107      	b.n	80007e4 <__aeabi_ddiv+0x548>
 80005d4:	4288      	cmp	r0, r1
 80005d6:	d800      	bhi.n	80005da <__aeabi_ddiv+0x33e>
 80005d8:	e104      	b.n	80007e4 <__aeabi_ddiv+0x548>
 80005da:	3d02      	subs	r5, #2
 80005dc:	4441      	add	r1, r8
 80005de:	9b04      	ldr	r3, [sp, #16]
 80005e0:	1acb      	subs	r3, r1, r3
 80005e2:	0018      	movs	r0, r3
 80005e4:	0039      	movs	r1, r7
 80005e6:	9304      	str	r3, [sp, #16]
 80005e8:	f7ff fd8e 	bl	8000108 <__udivsi3>
 80005ec:	9b01      	ldr	r3, [sp, #4]
 80005ee:	4682      	mov	sl, r0
 80005f0:	4343      	muls	r3, r0
 80005f2:	0039      	movs	r1, r7
 80005f4:	9804      	ldr	r0, [sp, #16]
 80005f6:	9301      	str	r3, [sp, #4]
 80005f8:	f7ff fe0c 	bl	8000214 <__aeabi_uidivmod>
 80005fc:	9801      	ldr	r0, [sp, #4]
 80005fe:	040b      	lsls	r3, r1, #16
 8000600:	0431      	lsls	r1, r6, #16
 8000602:	0c09      	lsrs	r1, r1, #16
 8000604:	4319      	orrs	r1, r3
 8000606:	4288      	cmp	r0, r1
 8000608:	d90d      	bls.n	8000626 <__aeabi_ddiv+0x38a>
 800060a:	4653      	mov	r3, sl
 800060c:	4441      	add	r1, r8
 800060e:	3b01      	subs	r3, #1
 8000610:	4588      	cmp	r8, r1
 8000612:	d900      	bls.n	8000616 <__aeabi_ddiv+0x37a>
 8000614:	e0e8      	b.n	80007e8 <__aeabi_ddiv+0x54c>
 8000616:	4288      	cmp	r0, r1
 8000618:	d800      	bhi.n	800061c <__aeabi_ddiv+0x380>
 800061a:	e0e5      	b.n	80007e8 <__aeabi_ddiv+0x54c>
 800061c:	2302      	movs	r3, #2
 800061e:	425b      	negs	r3, r3
 8000620:	469c      	mov	ip, r3
 8000622:	4441      	add	r1, r8
 8000624:	44e2      	add	sl, ip
 8000626:	9b01      	ldr	r3, [sp, #4]
 8000628:	042d      	lsls	r5, r5, #16
 800062a:	1ace      	subs	r6, r1, r3
 800062c:	4651      	mov	r1, sl
 800062e:	4329      	orrs	r1, r5
 8000630:	9d05      	ldr	r5, [sp, #20]
 8000632:	464f      	mov	r7, r9
 8000634:	002a      	movs	r2, r5
 8000636:	040b      	lsls	r3, r1, #16
 8000638:	0c08      	lsrs	r0, r1, #16
 800063a:	0c1b      	lsrs	r3, r3, #16
 800063c:	435a      	muls	r2, r3
 800063e:	4345      	muls	r5, r0
 8000640:	437b      	muls	r3, r7
 8000642:	4378      	muls	r0, r7
 8000644:	195b      	adds	r3, r3, r5
 8000646:	0c17      	lsrs	r7, r2, #16
 8000648:	18fb      	adds	r3, r7, r3
 800064a:	429d      	cmp	r5, r3
 800064c:	d903      	bls.n	8000656 <__aeabi_ddiv+0x3ba>
 800064e:	2580      	movs	r5, #128	; 0x80
 8000650:	026d      	lsls	r5, r5, #9
 8000652:	46ac      	mov	ip, r5
 8000654:	4460      	add	r0, ip
 8000656:	0c1d      	lsrs	r5, r3, #16
 8000658:	0412      	lsls	r2, r2, #16
 800065a:	041b      	lsls	r3, r3, #16
 800065c:	0c12      	lsrs	r2, r2, #16
 800065e:	1828      	adds	r0, r5, r0
 8000660:	189b      	adds	r3, r3, r2
 8000662:	4286      	cmp	r6, r0
 8000664:	d200      	bcs.n	8000668 <__aeabi_ddiv+0x3cc>
 8000666:	e093      	b.n	8000790 <__aeabi_ddiv+0x4f4>
 8000668:	d100      	bne.n	800066c <__aeabi_ddiv+0x3d0>
 800066a:	e08e      	b.n	800078a <__aeabi_ddiv+0x4ee>
 800066c:	2301      	movs	r3, #1
 800066e:	4319      	orrs	r1, r3
 8000670:	4ba0      	ldr	r3, [pc, #640]	; (80008f4 <__aeabi_ddiv+0x658>)
 8000672:	18e3      	adds	r3, r4, r3
 8000674:	2b00      	cmp	r3, #0
 8000676:	dc00      	bgt.n	800067a <__aeabi_ddiv+0x3de>
 8000678:	e099      	b.n	80007ae <__aeabi_ddiv+0x512>
 800067a:	074a      	lsls	r2, r1, #29
 800067c:	d000      	beq.n	8000680 <__aeabi_ddiv+0x3e4>
 800067e:	e09e      	b.n	80007be <__aeabi_ddiv+0x522>
 8000680:	465a      	mov	r2, fp
 8000682:	01d2      	lsls	r2, r2, #7
 8000684:	d506      	bpl.n	8000694 <__aeabi_ddiv+0x3f8>
 8000686:	465a      	mov	r2, fp
 8000688:	4b9b      	ldr	r3, [pc, #620]	; (80008f8 <__aeabi_ddiv+0x65c>)
 800068a:	401a      	ands	r2, r3
 800068c:	2380      	movs	r3, #128	; 0x80
 800068e:	4693      	mov	fp, r2
 8000690:	00db      	lsls	r3, r3, #3
 8000692:	18e3      	adds	r3, r4, r3
 8000694:	4a99      	ldr	r2, [pc, #612]	; (80008fc <__aeabi_ddiv+0x660>)
 8000696:	4293      	cmp	r3, r2
 8000698:	dd68      	ble.n	800076c <__aeabi_ddiv+0x4d0>
 800069a:	2301      	movs	r3, #1
 800069c:	9a02      	ldr	r2, [sp, #8]
 800069e:	4c98      	ldr	r4, [pc, #608]	; (8000900 <__aeabi_ddiv+0x664>)
 80006a0:	401a      	ands	r2, r3
 80006a2:	2300      	movs	r3, #0
 80006a4:	4694      	mov	ip, r2
 80006a6:	4698      	mov	r8, r3
 80006a8:	2200      	movs	r2, #0
 80006aa:	e6c5      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80006ac:	2280      	movs	r2, #128	; 0x80
 80006ae:	464b      	mov	r3, r9
 80006b0:	0312      	lsls	r2, r2, #12
 80006b2:	4213      	tst	r3, r2
 80006b4:	d00a      	beq.n	80006cc <__aeabi_ddiv+0x430>
 80006b6:	465b      	mov	r3, fp
 80006b8:	4213      	tst	r3, r2
 80006ba:	d106      	bne.n	80006ca <__aeabi_ddiv+0x42e>
 80006bc:	431a      	orrs	r2, r3
 80006be:	0312      	lsls	r2, r2, #12
 80006c0:	0b12      	lsrs	r2, r2, #12
 80006c2:	46ac      	mov	ip, r5
 80006c4:	4688      	mov	r8, r1
 80006c6:	4c8e      	ldr	r4, [pc, #568]	; (8000900 <__aeabi_ddiv+0x664>)
 80006c8:	e6b6      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80006ca:	464b      	mov	r3, r9
 80006cc:	431a      	orrs	r2, r3
 80006ce:	0312      	lsls	r2, r2, #12
 80006d0:	0b12      	lsrs	r2, r2, #12
 80006d2:	46bc      	mov	ip, r7
 80006d4:	4c8a      	ldr	r4, [pc, #552]	; (8000900 <__aeabi_ddiv+0x664>)
 80006d6:	e6af      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80006d8:	0003      	movs	r3, r0
 80006da:	465a      	mov	r2, fp
 80006dc:	3b28      	subs	r3, #40	; 0x28
 80006de:	409a      	lsls	r2, r3
 80006e0:	2300      	movs	r3, #0
 80006e2:	4691      	mov	r9, r2
 80006e4:	4698      	mov	r8, r3
 80006e6:	e657      	b.n	8000398 <__aeabi_ddiv+0xfc>
 80006e8:	4658      	mov	r0, fp
 80006ea:	f001 f86f 	bl	80017cc <__clzsi2>
 80006ee:	3020      	adds	r0, #32
 80006f0:	e640      	b.n	8000374 <__aeabi_ddiv+0xd8>
 80006f2:	0003      	movs	r3, r0
 80006f4:	4652      	mov	r2, sl
 80006f6:	3b28      	subs	r3, #40	; 0x28
 80006f8:	409a      	lsls	r2, r3
 80006fa:	2100      	movs	r1, #0
 80006fc:	4693      	mov	fp, r2
 80006fe:	e677      	b.n	80003f0 <__aeabi_ddiv+0x154>
 8000700:	f001 f864 	bl	80017cc <__clzsi2>
 8000704:	3020      	adds	r0, #32
 8000706:	e65f      	b.n	80003c8 <__aeabi_ddiv+0x12c>
 8000708:	4588      	cmp	r8, r1
 800070a:	d200      	bcs.n	800070e <__aeabi_ddiv+0x472>
 800070c:	e6c7      	b.n	800049e <__aeabi_ddiv+0x202>
 800070e:	464b      	mov	r3, r9
 8000710:	07de      	lsls	r6, r3, #31
 8000712:	085d      	lsrs	r5, r3, #1
 8000714:	4643      	mov	r3, r8
 8000716:	085b      	lsrs	r3, r3, #1
 8000718:	431e      	orrs	r6, r3
 800071a:	4643      	mov	r3, r8
 800071c:	07db      	lsls	r3, r3, #31
 800071e:	469a      	mov	sl, r3
 8000720:	e6c2      	b.n	80004a8 <__aeabi_ddiv+0x20c>
 8000722:	2500      	movs	r5, #0
 8000724:	4592      	cmp	sl, r2
 8000726:	d300      	bcc.n	800072a <__aeabi_ddiv+0x48e>
 8000728:	e733      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 800072a:	9e03      	ldr	r6, [sp, #12]
 800072c:	4659      	mov	r1, fp
 800072e:	46b4      	mov	ip, r6
 8000730:	44e2      	add	sl, ip
 8000732:	45b2      	cmp	sl, r6
 8000734:	41ad      	sbcs	r5, r5
 8000736:	426d      	negs	r5, r5
 8000738:	4445      	add	r5, r8
 800073a:	18eb      	adds	r3, r5, r3
 800073c:	3901      	subs	r1, #1
 800073e:	4598      	cmp	r8, r3
 8000740:	d207      	bcs.n	8000752 <__aeabi_ddiv+0x4b6>
 8000742:	4298      	cmp	r0, r3
 8000744:	d900      	bls.n	8000748 <__aeabi_ddiv+0x4ac>
 8000746:	e07f      	b.n	8000848 <__aeabi_ddiv+0x5ac>
 8000748:	d100      	bne.n	800074c <__aeabi_ddiv+0x4b0>
 800074a:	e0bc      	b.n	80008c6 <__aeabi_ddiv+0x62a>
 800074c:	1a1d      	subs	r5, r3, r0
 800074e:	468b      	mov	fp, r1
 8000750:	e71f      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 8000752:	4598      	cmp	r8, r3
 8000754:	d1fa      	bne.n	800074c <__aeabi_ddiv+0x4b0>
 8000756:	9d03      	ldr	r5, [sp, #12]
 8000758:	4555      	cmp	r5, sl
 800075a:	d9f2      	bls.n	8000742 <__aeabi_ddiv+0x4a6>
 800075c:	4643      	mov	r3, r8
 800075e:	468b      	mov	fp, r1
 8000760:	1a1d      	subs	r5, r3, r0
 8000762:	e716      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 8000764:	469b      	mov	fp, r3
 8000766:	e6ca      	b.n	80004fe <__aeabi_ddiv+0x262>
 8000768:	0015      	movs	r5, r2
 800076a:	e6e7      	b.n	800053c <__aeabi_ddiv+0x2a0>
 800076c:	465a      	mov	r2, fp
 800076e:	08c9      	lsrs	r1, r1, #3
 8000770:	0752      	lsls	r2, r2, #29
 8000772:	430a      	orrs	r2, r1
 8000774:	055b      	lsls	r3, r3, #21
 8000776:	4690      	mov	r8, r2
 8000778:	0d5c      	lsrs	r4, r3, #21
 800077a:	465a      	mov	r2, fp
 800077c:	2301      	movs	r3, #1
 800077e:	9902      	ldr	r1, [sp, #8]
 8000780:	0252      	lsls	r2, r2, #9
 8000782:	4019      	ands	r1, r3
 8000784:	0b12      	lsrs	r2, r2, #12
 8000786:	468c      	mov	ip, r1
 8000788:	e656      	b.n	8000438 <__aeabi_ddiv+0x19c>
 800078a:	2b00      	cmp	r3, #0
 800078c:	d100      	bne.n	8000790 <__aeabi_ddiv+0x4f4>
 800078e:	e76f      	b.n	8000670 <__aeabi_ddiv+0x3d4>
 8000790:	4446      	add	r6, r8
 8000792:	1e4a      	subs	r2, r1, #1
 8000794:	45b0      	cmp	r8, r6
 8000796:	d929      	bls.n	80007ec <__aeabi_ddiv+0x550>
 8000798:	0011      	movs	r1, r2
 800079a:	4286      	cmp	r6, r0
 800079c:	d000      	beq.n	80007a0 <__aeabi_ddiv+0x504>
 800079e:	e765      	b.n	800066c <__aeabi_ddiv+0x3d0>
 80007a0:	9a03      	ldr	r2, [sp, #12]
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d000      	beq.n	80007a8 <__aeabi_ddiv+0x50c>
 80007a6:	e761      	b.n	800066c <__aeabi_ddiv+0x3d0>
 80007a8:	e762      	b.n	8000670 <__aeabi_ddiv+0x3d4>
 80007aa:	2101      	movs	r1, #1
 80007ac:	4249      	negs	r1, r1
 80007ae:	2001      	movs	r0, #1
 80007b0:	1ac2      	subs	r2, r0, r3
 80007b2:	2a38      	cmp	r2, #56	; 0x38
 80007b4:	dd21      	ble.n	80007fa <__aeabi_ddiv+0x55e>
 80007b6:	9b02      	ldr	r3, [sp, #8]
 80007b8:	4003      	ands	r3, r0
 80007ba:	469c      	mov	ip, r3
 80007bc:	e638      	b.n	8000430 <__aeabi_ddiv+0x194>
 80007be:	220f      	movs	r2, #15
 80007c0:	400a      	ands	r2, r1
 80007c2:	2a04      	cmp	r2, #4
 80007c4:	d100      	bne.n	80007c8 <__aeabi_ddiv+0x52c>
 80007c6:	e75b      	b.n	8000680 <__aeabi_ddiv+0x3e4>
 80007c8:	000a      	movs	r2, r1
 80007ca:	1d11      	adds	r1, r2, #4
 80007cc:	4291      	cmp	r1, r2
 80007ce:	4192      	sbcs	r2, r2
 80007d0:	4252      	negs	r2, r2
 80007d2:	4493      	add	fp, r2
 80007d4:	e754      	b.n	8000680 <__aeabi_ddiv+0x3e4>
 80007d6:	4b47      	ldr	r3, [pc, #284]	; (80008f4 <__aeabi_ddiv+0x658>)
 80007d8:	18e3      	adds	r3, r4, r3
 80007da:	2b00      	cmp	r3, #0
 80007dc:	dde5      	ble.n	80007aa <__aeabi_ddiv+0x50e>
 80007de:	2201      	movs	r2, #1
 80007e0:	4252      	negs	r2, r2
 80007e2:	e7f2      	b.n	80007ca <__aeabi_ddiv+0x52e>
 80007e4:	001d      	movs	r5, r3
 80007e6:	e6fa      	b.n	80005de <__aeabi_ddiv+0x342>
 80007e8:	469a      	mov	sl, r3
 80007ea:	e71c      	b.n	8000626 <__aeabi_ddiv+0x38a>
 80007ec:	42b0      	cmp	r0, r6
 80007ee:	d839      	bhi.n	8000864 <__aeabi_ddiv+0x5c8>
 80007f0:	d06e      	beq.n	80008d0 <__aeabi_ddiv+0x634>
 80007f2:	0011      	movs	r1, r2
 80007f4:	e73a      	b.n	800066c <__aeabi_ddiv+0x3d0>
 80007f6:	9302      	str	r3, [sp, #8]
 80007f8:	e73a      	b.n	8000670 <__aeabi_ddiv+0x3d4>
 80007fa:	2a1f      	cmp	r2, #31
 80007fc:	dc3c      	bgt.n	8000878 <__aeabi_ddiv+0x5dc>
 80007fe:	2320      	movs	r3, #32
 8000800:	1a9b      	subs	r3, r3, r2
 8000802:	000c      	movs	r4, r1
 8000804:	4658      	mov	r0, fp
 8000806:	4099      	lsls	r1, r3
 8000808:	4098      	lsls	r0, r3
 800080a:	1e4b      	subs	r3, r1, #1
 800080c:	4199      	sbcs	r1, r3
 800080e:	465b      	mov	r3, fp
 8000810:	40d4      	lsrs	r4, r2
 8000812:	40d3      	lsrs	r3, r2
 8000814:	4320      	orrs	r0, r4
 8000816:	4308      	orrs	r0, r1
 8000818:	001a      	movs	r2, r3
 800081a:	0743      	lsls	r3, r0, #29
 800081c:	d009      	beq.n	8000832 <__aeabi_ddiv+0x596>
 800081e:	230f      	movs	r3, #15
 8000820:	4003      	ands	r3, r0
 8000822:	2b04      	cmp	r3, #4
 8000824:	d005      	beq.n	8000832 <__aeabi_ddiv+0x596>
 8000826:	0001      	movs	r1, r0
 8000828:	1d08      	adds	r0, r1, #4
 800082a:	4288      	cmp	r0, r1
 800082c:	419b      	sbcs	r3, r3
 800082e:	425b      	negs	r3, r3
 8000830:	18d2      	adds	r2, r2, r3
 8000832:	0213      	lsls	r3, r2, #8
 8000834:	d53a      	bpl.n	80008ac <__aeabi_ddiv+0x610>
 8000836:	2301      	movs	r3, #1
 8000838:	9a02      	ldr	r2, [sp, #8]
 800083a:	2401      	movs	r4, #1
 800083c:	401a      	ands	r2, r3
 800083e:	2300      	movs	r3, #0
 8000840:	4694      	mov	ip, r2
 8000842:	4698      	mov	r8, r3
 8000844:	2200      	movs	r2, #0
 8000846:	e5f7      	b.n	8000438 <__aeabi_ddiv+0x19c>
 8000848:	2102      	movs	r1, #2
 800084a:	4249      	negs	r1, r1
 800084c:	468c      	mov	ip, r1
 800084e:	9d03      	ldr	r5, [sp, #12]
 8000850:	44e3      	add	fp, ip
 8000852:	46ac      	mov	ip, r5
 8000854:	44e2      	add	sl, ip
 8000856:	45aa      	cmp	sl, r5
 8000858:	41ad      	sbcs	r5, r5
 800085a:	426d      	negs	r5, r5
 800085c:	4445      	add	r5, r8
 800085e:	18ed      	adds	r5, r5, r3
 8000860:	1a2d      	subs	r5, r5, r0
 8000862:	e696      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 8000864:	1e8a      	subs	r2, r1, #2
 8000866:	9903      	ldr	r1, [sp, #12]
 8000868:	004d      	lsls	r5, r1, #1
 800086a:	428d      	cmp	r5, r1
 800086c:	4189      	sbcs	r1, r1
 800086e:	4249      	negs	r1, r1
 8000870:	4441      	add	r1, r8
 8000872:	1876      	adds	r6, r6, r1
 8000874:	9503      	str	r5, [sp, #12]
 8000876:	e78f      	b.n	8000798 <__aeabi_ddiv+0x4fc>
 8000878:	201f      	movs	r0, #31
 800087a:	4240      	negs	r0, r0
 800087c:	1ac3      	subs	r3, r0, r3
 800087e:	4658      	mov	r0, fp
 8000880:	40d8      	lsrs	r0, r3
 8000882:	0003      	movs	r3, r0
 8000884:	2a20      	cmp	r2, #32
 8000886:	d028      	beq.n	80008da <__aeabi_ddiv+0x63e>
 8000888:	2040      	movs	r0, #64	; 0x40
 800088a:	465d      	mov	r5, fp
 800088c:	1a82      	subs	r2, r0, r2
 800088e:	4095      	lsls	r5, r2
 8000890:	4329      	orrs	r1, r5
 8000892:	1e4a      	subs	r2, r1, #1
 8000894:	4191      	sbcs	r1, r2
 8000896:	4319      	orrs	r1, r3
 8000898:	2307      	movs	r3, #7
 800089a:	2200      	movs	r2, #0
 800089c:	400b      	ands	r3, r1
 800089e:	d009      	beq.n	80008b4 <__aeabi_ddiv+0x618>
 80008a0:	230f      	movs	r3, #15
 80008a2:	2200      	movs	r2, #0
 80008a4:	400b      	ands	r3, r1
 80008a6:	0008      	movs	r0, r1
 80008a8:	2b04      	cmp	r3, #4
 80008aa:	d1bd      	bne.n	8000828 <__aeabi_ddiv+0x58c>
 80008ac:	0001      	movs	r1, r0
 80008ae:	0753      	lsls	r3, r2, #29
 80008b0:	0252      	lsls	r2, r2, #9
 80008b2:	0b12      	lsrs	r2, r2, #12
 80008b4:	08c9      	lsrs	r1, r1, #3
 80008b6:	4319      	orrs	r1, r3
 80008b8:	2301      	movs	r3, #1
 80008ba:	4688      	mov	r8, r1
 80008bc:	9902      	ldr	r1, [sp, #8]
 80008be:	2400      	movs	r4, #0
 80008c0:	4019      	ands	r1, r3
 80008c2:	468c      	mov	ip, r1
 80008c4:	e5b8      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80008c6:	4552      	cmp	r2, sl
 80008c8:	d8be      	bhi.n	8000848 <__aeabi_ddiv+0x5ac>
 80008ca:	468b      	mov	fp, r1
 80008cc:	2500      	movs	r5, #0
 80008ce:	e660      	b.n	8000592 <__aeabi_ddiv+0x2f6>
 80008d0:	9d03      	ldr	r5, [sp, #12]
 80008d2:	429d      	cmp	r5, r3
 80008d4:	d3c6      	bcc.n	8000864 <__aeabi_ddiv+0x5c8>
 80008d6:	0011      	movs	r1, r2
 80008d8:	e762      	b.n	80007a0 <__aeabi_ddiv+0x504>
 80008da:	2500      	movs	r5, #0
 80008dc:	e7d8      	b.n	8000890 <__aeabi_ddiv+0x5f4>
 80008de:	2280      	movs	r2, #128	; 0x80
 80008e0:	465b      	mov	r3, fp
 80008e2:	0312      	lsls	r2, r2, #12
 80008e4:	431a      	orrs	r2, r3
 80008e6:	9b01      	ldr	r3, [sp, #4]
 80008e8:	0312      	lsls	r2, r2, #12
 80008ea:	0b12      	lsrs	r2, r2, #12
 80008ec:	469c      	mov	ip, r3
 80008ee:	4688      	mov	r8, r1
 80008f0:	4c03      	ldr	r4, [pc, #12]	; (8000900 <__aeabi_ddiv+0x664>)
 80008f2:	e5a1      	b.n	8000438 <__aeabi_ddiv+0x19c>
 80008f4:	000003ff 	.word	0x000003ff
 80008f8:	feffffff 	.word	0xfeffffff
 80008fc:	000007fe 	.word	0x000007fe
 8000900:	000007ff 	.word	0x000007ff

08000904 <__eqdf2>:
 8000904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000906:	464f      	mov	r7, r9
 8000908:	4646      	mov	r6, r8
 800090a:	46d6      	mov	lr, sl
 800090c:	005c      	lsls	r4, r3, #1
 800090e:	b5c0      	push	{r6, r7, lr}
 8000910:	031f      	lsls	r7, r3, #12
 8000912:	0fdb      	lsrs	r3, r3, #31
 8000914:	469a      	mov	sl, r3
 8000916:	4b17      	ldr	r3, [pc, #92]	; (8000974 <__eqdf2+0x70>)
 8000918:	030e      	lsls	r6, r1, #12
 800091a:	004d      	lsls	r5, r1, #1
 800091c:	4684      	mov	ip, r0
 800091e:	4680      	mov	r8, r0
 8000920:	0b36      	lsrs	r6, r6, #12
 8000922:	0d6d      	lsrs	r5, r5, #21
 8000924:	0fc9      	lsrs	r1, r1, #31
 8000926:	4691      	mov	r9, r2
 8000928:	0b3f      	lsrs	r7, r7, #12
 800092a:	0d64      	lsrs	r4, r4, #21
 800092c:	2001      	movs	r0, #1
 800092e:	429d      	cmp	r5, r3
 8000930:	d008      	beq.n	8000944 <__eqdf2+0x40>
 8000932:	429c      	cmp	r4, r3
 8000934:	d001      	beq.n	800093a <__eqdf2+0x36>
 8000936:	42a5      	cmp	r5, r4
 8000938:	d00b      	beq.n	8000952 <__eqdf2+0x4e>
 800093a:	bc1c      	pop	{r2, r3, r4}
 800093c:	4690      	mov	r8, r2
 800093e:	4699      	mov	r9, r3
 8000940:	46a2      	mov	sl, r4
 8000942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000944:	4663      	mov	r3, ip
 8000946:	4333      	orrs	r3, r6
 8000948:	d1f7      	bne.n	800093a <__eqdf2+0x36>
 800094a:	42ac      	cmp	r4, r5
 800094c:	d1f5      	bne.n	800093a <__eqdf2+0x36>
 800094e:	433a      	orrs	r2, r7
 8000950:	d1f3      	bne.n	800093a <__eqdf2+0x36>
 8000952:	2001      	movs	r0, #1
 8000954:	42be      	cmp	r6, r7
 8000956:	d1f0      	bne.n	800093a <__eqdf2+0x36>
 8000958:	45c8      	cmp	r8, r9
 800095a:	d1ee      	bne.n	800093a <__eqdf2+0x36>
 800095c:	4551      	cmp	r1, sl
 800095e:	d007      	beq.n	8000970 <__eqdf2+0x6c>
 8000960:	2d00      	cmp	r5, #0
 8000962:	d1ea      	bne.n	800093a <__eqdf2+0x36>
 8000964:	4663      	mov	r3, ip
 8000966:	431e      	orrs	r6, r3
 8000968:	0030      	movs	r0, r6
 800096a:	1e46      	subs	r6, r0, #1
 800096c:	41b0      	sbcs	r0, r6
 800096e:	e7e4      	b.n	800093a <__eqdf2+0x36>
 8000970:	2000      	movs	r0, #0
 8000972:	e7e2      	b.n	800093a <__eqdf2+0x36>
 8000974:	000007ff 	.word	0x000007ff

08000978 <__gedf2>:
 8000978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800097a:	4645      	mov	r5, r8
 800097c:	46de      	mov	lr, fp
 800097e:	4657      	mov	r7, sl
 8000980:	464e      	mov	r6, r9
 8000982:	b5e0      	push	{r5, r6, r7, lr}
 8000984:	031f      	lsls	r7, r3, #12
 8000986:	0b3d      	lsrs	r5, r7, #12
 8000988:	4f2c      	ldr	r7, [pc, #176]	; (8000a3c <__gedf2+0xc4>)
 800098a:	030e      	lsls	r6, r1, #12
 800098c:	004c      	lsls	r4, r1, #1
 800098e:	46ab      	mov	fp, r5
 8000990:	005d      	lsls	r5, r3, #1
 8000992:	4684      	mov	ip, r0
 8000994:	0b36      	lsrs	r6, r6, #12
 8000996:	0d64      	lsrs	r4, r4, #21
 8000998:	0fc9      	lsrs	r1, r1, #31
 800099a:	4690      	mov	r8, r2
 800099c:	0d6d      	lsrs	r5, r5, #21
 800099e:	0fdb      	lsrs	r3, r3, #31
 80009a0:	42bc      	cmp	r4, r7
 80009a2:	d02a      	beq.n	80009fa <__gedf2+0x82>
 80009a4:	4f25      	ldr	r7, [pc, #148]	; (8000a3c <__gedf2+0xc4>)
 80009a6:	42bd      	cmp	r5, r7
 80009a8:	d02d      	beq.n	8000a06 <__gedf2+0x8e>
 80009aa:	2c00      	cmp	r4, #0
 80009ac:	d10f      	bne.n	80009ce <__gedf2+0x56>
 80009ae:	4330      	orrs	r0, r6
 80009b0:	0007      	movs	r7, r0
 80009b2:	4681      	mov	r9, r0
 80009b4:	4278      	negs	r0, r7
 80009b6:	4178      	adcs	r0, r7
 80009b8:	b2c0      	uxtb	r0, r0
 80009ba:	2d00      	cmp	r5, #0
 80009bc:	d117      	bne.n	80009ee <__gedf2+0x76>
 80009be:	465f      	mov	r7, fp
 80009c0:	433a      	orrs	r2, r7
 80009c2:	d114      	bne.n	80009ee <__gedf2+0x76>
 80009c4:	464b      	mov	r3, r9
 80009c6:	2000      	movs	r0, #0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d00a      	beq.n	80009e2 <__gedf2+0x6a>
 80009cc:	e006      	b.n	80009dc <__gedf2+0x64>
 80009ce:	2d00      	cmp	r5, #0
 80009d0:	d102      	bne.n	80009d8 <__gedf2+0x60>
 80009d2:	4658      	mov	r0, fp
 80009d4:	4302      	orrs	r2, r0
 80009d6:	d001      	beq.n	80009dc <__gedf2+0x64>
 80009d8:	4299      	cmp	r1, r3
 80009da:	d018      	beq.n	8000a0e <__gedf2+0x96>
 80009dc:	4248      	negs	r0, r1
 80009de:	2101      	movs	r1, #1
 80009e0:	4308      	orrs	r0, r1
 80009e2:	bc3c      	pop	{r2, r3, r4, r5}
 80009e4:	4690      	mov	r8, r2
 80009e6:	4699      	mov	r9, r3
 80009e8:	46a2      	mov	sl, r4
 80009ea:	46ab      	mov	fp, r5
 80009ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009ee:	2800      	cmp	r0, #0
 80009f0:	d0f2      	beq.n	80009d8 <__gedf2+0x60>
 80009f2:	2001      	movs	r0, #1
 80009f4:	3b01      	subs	r3, #1
 80009f6:	4318      	orrs	r0, r3
 80009f8:	e7f3      	b.n	80009e2 <__gedf2+0x6a>
 80009fa:	0037      	movs	r7, r6
 80009fc:	4307      	orrs	r7, r0
 80009fe:	d0d1      	beq.n	80009a4 <__gedf2+0x2c>
 8000a00:	2002      	movs	r0, #2
 8000a02:	4240      	negs	r0, r0
 8000a04:	e7ed      	b.n	80009e2 <__gedf2+0x6a>
 8000a06:	465f      	mov	r7, fp
 8000a08:	4317      	orrs	r7, r2
 8000a0a:	d0ce      	beq.n	80009aa <__gedf2+0x32>
 8000a0c:	e7f8      	b.n	8000a00 <__gedf2+0x88>
 8000a0e:	42ac      	cmp	r4, r5
 8000a10:	dce4      	bgt.n	80009dc <__gedf2+0x64>
 8000a12:	da03      	bge.n	8000a1c <__gedf2+0xa4>
 8000a14:	1e48      	subs	r0, r1, #1
 8000a16:	2101      	movs	r1, #1
 8000a18:	4308      	orrs	r0, r1
 8000a1a:	e7e2      	b.n	80009e2 <__gedf2+0x6a>
 8000a1c:	455e      	cmp	r6, fp
 8000a1e:	d8dd      	bhi.n	80009dc <__gedf2+0x64>
 8000a20:	d006      	beq.n	8000a30 <__gedf2+0xb8>
 8000a22:	2000      	movs	r0, #0
 8000a24:	455e      	cmp	r6, fp
 8000a26:	d2dc      	bcs.n	80009e2 <__gedf2+0x6a>
 8000a28:	2301      	movs	r3, #1
 8000a2a:	1e48      	subs	r0, r1, #1
 8000a2c:	4318      	orrs	r0, r3
 8000a2e:	e7d8      	b.n	80009e2 <__gedf2+0x6a>
 8000a30:	45c4      	cmp	ip, r8
 8000a32:	d8d3      	bhi.n	80009dc <__gedf2+0x64>
 8000a34:	2000      	movs	r0, #0
 8000a36:	45c4      	cmp	ip, r8
 8000a38:	d3f6      	bcc.n	8000a28 <__gedf2+0xb0>
 8000a3a:	e7d2      	b.n	80009e2 <__gedf2+0x6a>
 8000a3c:	000007ff 	.word	0x000007ff

08000a40 <__ledf2>:
 8000a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a42:	464e      	mov	r6, r9
 8000a44:	4645      	mov	r5, r8
 8000a46:	46de      	mov	lr, fp
 8000a48:	4657      	mov	r7, sl
 8000a4a:	005c      	lsls	r4, r3, #1
 8000a4c:	b5e0      	push	{r5, r6, r7, lr}
 8000a4e:	031f      	lsls	r7, r3, #12
 8000a50:	0fdb      	lsrs	r3, r3, #31
 8000a52:	4699      	mov	r9, r3
 8000a54:	4b2a      	ldr	r3, [pc, #168]	; (8000b00 <__ledf2+0xc0>)
 8000a56:	030e      	lsls	r6, r1, #12
 8000a58:	004d      	lsls	r5, r1, #1
 8000a5a:	0fc9      	lsrs	r1, r1, #31
 8000a5c:	4684      	mov	ip, r0
 8000a5e:	0b36      	lsrs	r6, r6, #12
 8000a60:	0d6d      	lsrs	r5, r5, #21
 8000a62:	468b      	mov	fp, r1
 8000a64:	4690      	mov	r8, r2
 8000a66:	0b3f      	lsrs	r7, r7, #12
 8000a68:	0d64      	lsrs	r4, r4, #21
 8000a6a:	429d      	cmp	r5, r3
 8000a6c:	d020      	beq.n	8000ab0 <__ledf2+0x70>
 8000a6e:	4b24      	ldr	r3, [pc, #144]	; (8000b00 <__ledf2+0xc0>)
 8000a70:	429c      	cmp	r4, r3
 8000a72:	d022      	beq.n	8000aba <__ledf2+0x7a>
 8000a74:	2d00      	cmp	r5, #0
 8000a76:	d112      	bne.n	8000a9e <__ledf2+0x5e>
 8000a78:	4330      	orrs	r0, r6
 8000a7a:	4243      	negs	r3, r0
 8000a7c:	4143      	adcs	r3, r0
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	2c00      	cmp	r4, #0
 8000a82:	d01f      	beq.n	8000ac4 <__ledf2+0x84>
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d00c      	beq.n	8000aa2 <__ledf2+0x62>
 8000a88:	464b      	mov	r3, r9
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	3b01      	subs	r3, #1
 8000a8e:	4303      	orrs	r3, r0
 8000a90:	0018      	movs	r0, r3
 8000a92:	bc3c      	pop	{r2, r3, r4, r5}
 8000a94:	4690      	mov	r8, r2
 8000a96:	4699      	mov	r9, r3
 8000a98:	46a2      	mov	sl, r4
 8000a9a:	46ab      	mov	fp, r5
 8000a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a9e:	2c00      	cmp	r4, #0
 8000aa0:	d016      	beq.n	8000ad0 <__ledf2+0x90>
 8000aa2:	45cb      	cmp	fp, r9
 8000aa4:	d017      	beq.n	8000ad6 <__ledf2+0x96>
 8000aa6:	465b      	mov	r3, fp
 8000aa8:	4259      	negs	r1, r3
 8000aaa:	2301      	movs	r3, #1
 8000aac:	430b      	orrs	r3, r1
 8000aae:	e7ef      	b.n	8000a90 <__ledf2+0x50>
 8000ab0:	0031      	movs	r1, r6
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	4301      	orrs	r1, r0
 8000ab6:	d1eb      	bne.n	8000a90 <__ledf2+0x50>
 8000ab8:	e7d9      	b.n	8000a6e <__ledf2+0x2e>
 8000aba:	0039      	movs	r1, r7
 8000abc:	2302      	movs	r3, #2
 8000abe:	4311      	orrs	r1, r2
 8000ac0:	d1e6      	bne.n	8000a90 <__ledf2+0x50>
 8000ac2:	e7d7      	b.n	8000a74 <__ledf2+0x34>
 8000ac4:	433a      	orrs	r2, r7
 8000ac6:	d1dd      	bne.n	8000a84 <__ledf2+0x44>
 8000ac8:	2300      	movs	r3, #0
 8000aca:	2800      	cmp	r0, #0
 8000acc:	d0e0      	beq.n	8000a90 <__ledf2+0x50>
 8000ace:	e7ea      	b.n	8000aa6 <__ledf2+0x66>
 8000ad0:	433a      	orrs	r2, r7
 8000ad2:	d1e6      	bne.n	8000aa2 <__ledf2+0x62>
 8000ad4:	e7e7      	b.n	8000aa6 <__ledf2+0x66>
 8000ad6:	42a5      	cmp	r5, r4
 8000ad8:	dce5      	bgt.n	8000aa6 <__ledf2+0x66>
 8000ada:	db05      	blt.n	8000ae8 <__ledf2+0xa8>
 8000adc:	42be      	cmp	r6, r7
 8000ade:	d8e2      	bhi.n	8000aa6 <__ledf2+0x66>
 8000ae0:	d007      	beq.n	8000af2 <__ledf2+0xb2>
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	42be      	cmp	r6, r7
 8000ae6:	d2d3      	bcs.n	8000a90 <__ledf2+0x50>
 8000ae8:	4659      	mov	r1, fp
 8000aea:	2301      	movs	r3, #1
 8000aec:	3901      	subs	r1, #1
 8000aee:	430b      	orrs	r3, r1
 8000af0:	e7ce      	b.n	8000a90 <__ledf2+0x50>
 8000af2:	45c4      	cmp	ip, r8
 8000af4:	d8d7      	bhi.n	8000aa6 <__ledf2+0x66>
 8000af6:	2300      	movs	r3, #0
 8000af8:	45c4      	cmp	ip, r8
 8000afa:	d3f5      	bcc.n	8000ae8 <__ledf2+0xa8>
 8000afc:	e7c8      	b.n	8000a90 <__ledf2+0x50>
 8000afe:	46c0      	nop			; (mov r8, r8)
 8000b00:	000007ff 	.word	0x000007ff

08000b04 <__aeabi_dmul>:
 8000b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b06:	4657      	mov	r7, sl
 8000b08:	4645      	mov	r5, r8
 8000b0a:	46de      	mov	lr, fp
 8000b0c:	464e      	mov	r6, r9
 8000b0e:	b5e0      	push	{r5, r6, r7, lr}
 8000b10:	030c      	lsls	r4, r1, #12
 8000b12:	4698      	mov	r8, r3
 8000b14:	004e      	lsls	r6, r1, #1
 8000b16:	0b23      	lsrs	r3, r4, #12
 8000b18:	b087      	sub	sp, #28
 8000b1a:	0007      	movs	r7, r0
 8000b1c:	4692      	mov	sl, r2
 8000b1e:	469b      	mov	fp, r3
 8000b20:	0d76      	lsrs	r6, r6, #21
 8000b22:	0fcd      	lsrs	r5, r1, #31
 8000b24:	2e00      	cmp	r6, #0
 8000b26:	d06b      	beq.n	8000c00 <__aeabi_dmul+0xfc>
 8000b28:	4b6d      	ldr	r3, [pc, #436]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000b2a:	429e      	cmp	r6, r3
 8000b2c:	d035      	beq.n	8000b9a <__aeabi_dmul+0x96>
 8000b2e:	2480      	movs	r4, #128	; 0x80
 8000b30:	465b      	mov	r3, fp
 8000b32:	0f42      	lsrs	r2, r0, #29
 8000b34:	0424      	lsls	r4, r4, #16
 8000b36:	00db      	lsls	r3, r3, #3
 8000b38:	4314      	orrs	r4, r2
 8000b3a:	431c      	orrs	r4, r3
 8000b3c:	00c3      	lsls	r3, r0, #3
 8000b3e:	4699      	mov	r9, r3
 8000b40:	4b68      	ldr	r3, [pc, #416]	; (8000ce4 <__aeabi_dmul+0x1e0>)
 8000b42:	46a3      	mov	fp, r4
 8000b44:	469c      	mov	ip, r3
 8000b46:	2300      	movs	r3, #0
 8000b48:	2700      	movs	r7, #0
 8000b4a:	4466      	add	r6, ip
 8000b4c:	9302      	str	r3, [sp, #8]
 8000b4e:	4643      	mov	r3, r8
 8000b50:	031c      	lsls	r4, r3, #12
 8000b52:	005a      	lsls	r2, r3, #1
 8000b54:	0fdb      	lsrs	r3, r3, #31
 8000b56:	4650      	mov	r0, sl
 8000b58:	0b24      	lsrs	r4, r4, #12
 8000b5a:	0d52      	lsrs	r2, r2, #21
 8000b5c:	4698      	mov	r8, r3
 8000b5e:	d100      	bne.n	8000b62 <__aeabi_dmul+0x5e>
 8000b60:	e076      	b.n	8000c50 <__aeabi_dmul+0x14c>
 8000b62:	4b5f      	ldr	r3, [pc, #380]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d06d      	beq.n	8000c44 <__aeabi_dmul+0x140>
 8000b68:	2380      	movs	r3, #128	; 0x80
 8000b6a:	0f41      	lsrs	r1, r0, #29
 8000b6c:	041b      	lsls	r3, r3, #16
 8000b6e:	430b      	orrs	r3, r1
 8000b70:	495c      	ldr	r1, [pc, #368]	; (8000ce4 <__aeabi_dmul+0x1e0>)
 8000b72:	00e4      	lsls	r4, r4, #3
 8000b74:	468c      	mov	ip, r1
 8000b76:	431c      	orrs	r4, r3
 8000b78:	00c3      	lsls	r3, r0, #3
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	4462      	add	r2, ip
 8000b7e:	4641      	mov	r1, r8
 8000b80:	18b6      	adds	r6, r6, r2
 8000b82:	4069      	eors	r1, r5
 8000b84:	1c72      	adds	r2, r6, #1
 8000b86:	9101      	str	r1, [sp, #4]
 8000b88:	4694      	mov	ip, r2
 8000b8a:	4307      	orrs	r7, r0
 8000b8c:	2f0f      	cmp	r7, #15
 8000b8e:	d900      	bls.n	8000b92 <__aeabi_dmul+0x8e>
 8000b90:	e0b0      	b.n	8000cf4 <__aeabi_dmul+0x1f0>
 8000b92:	4a55      	ldr	r2, [pc, #340]	; (8000ce8 <__aeabi_dmul+0x1e4>)
 8000b94:	00bf      	lsls	r7, r7, #2
 8000b96:	59d2      	ldr	r2, [r2, r7]
 8000b98:	4697      	mov	pc, r2
 8000b9a:	465b      	mov	r3, fp
 8000b9c:	4303      	orrs	r3, r0
 8000b9e:	4699      	mov	r9, r3
 8000ba0:	d000      	beq.n	8000ba4 <__aeabi_dmul+0xa0>
 8000ba2:	e087      	b.n	8000cb4 <__aeabi_dmul+0x1b0>
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	469b      	mov	fp, r3
 8000ba8:	3302      	adds	r3, #2
 8000baa:	2708      	movs	r7, #8
 8000bac:	9302      	str	r3, [sp, #8]
 8000bae:	e7ce      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000bb0:	4642      	mov	r2, r8
 8000bb2:	9201      	str	r2, [sp, #4]
 8000bb4:	2802      	cmp	r0, #2
 8000bb6:	d067      	beq.n	8000c88 <__aeabi_dmul+0x184>
 8000bb8:	2803      	cmp	r0, #3
 8000bba:	d100      	bne.n	8000bbe <__aeabi_dmul+0xba>
 8000bbc:	e20e      	b.n	8000fdc <__aeabi_dmul+0x4d8>
 8000bbe:	2801      	cmp	r0, #1
 8000bc0:	d000      	beq.n	8000bc4 <__aeabi_dmul+0xc0>
 8000bc2:	e162      	b.n	8000e8a <__aeabi_dmul+0x386>
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	2400      	movs	r4, #0
 8000bc8:	2200      	movs	r2, #0
 8000bca:	4699      	mov	r9, r3
 8000bcc:	9901      	ldr	r1, [sp, #4]
 8000bce:	4001      	ands	r1, r0
 8000bd0:	b2cd      	uxtb	r5, r1
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	0312      	lsls	r2, r2, #12
 8000bd6:	0d0b      	lsrs	r3, r1, #20
 8000bd8:	0b12      	lsrs	r2, r2, #12
 8000bda:	051b      	lsls	r3, r3, #20
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	4a43      	ldr	r2, [pc, #268]	; (8000cec <__aeabi_dmul+0x1e8>)
 8000be0:	0524      	lsls	r4, r4, #20
 8000be2:	4013      	ands	r3, r2
 8000be4:	431c      	orrs	r4, r3
 8000be6:	0064      	lsls	r4, r4, #1
 8000be8:	07ed      	lsls	r5, r5, #31
 8000bea:	0864      	lsrs	r4, r4, #1
 8000bec:	432c      	orrs	r4, r5
 8000bee:	4648      	mov	r0, r9
 8000bf0:	0021      	movs	r1, r4
 8000bf2:	b007      	add	sp, #28
 8000bf4:	bc3c      	pop	{r2, r3, r4, r5}
 8000bf6:	4690      	mov	r8, r2
 8000bf8:	4699      	mov	r9, r3
 8000bfa:	46a2      	mov	sl, r4
 8000bfc:	46ab      	mov	fp, r5
 8000bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c00:	4303      	orrs	r3, r0
 8000c02:	4699      	mov	r9, r3
 8000c04:	d04f      	beq.n	8000ca6 <__aeabi_dmul+0x1a2>
 8000c06:	465b      	mov	r3, fp
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d100      	bne.n	8000c0e <__aeabi_dmul+0x10a>
 8000c0c:	e189      	b.n	8000f22 <__aeabi_dmul+0x41e>
 8000c0e:	4658      	mov	r0, fp
 8000c10:	f000 fddc 	bl	80017cc <__clzsi2>
 8000c14:	0003      	movs	r3, r0
 8000c16:	3b0b      	subs	r3, #11
 8000c18:	2b1c      	cmp	r3, #28
 8000c1a:	dd00      	ble.n	8000c1e <__aeabi_dmul+0x11a>
 8000c1c:	e17a      	b.n	8000f14 <__aeabi_dmul+0x410>
 8000c1e:	221d      	movs	r2, #29
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	003a      	movs	r2, r7
 8000c24:	0001      	movs	r1, r0
 8000c26:	465c      	mov	r4, fp
 8000c28:	40da      	lsrs	r2, r3
 8000c2a:	3908      	subs	r1, #8
 8000c2c:	408c      	lsls	r4, r1
 8000c2e:	0013      	movs	r3, r2
 8000c30:	408f      	lsls	r7, r1
 8000c32:	4323      	orrs	r3, r4
 8000c34:	469b      	mov	fp, r3
 8000c36:	46b9      	mov	r9, r7
 8000c38:	2300      	movs	r3, #0
 8000c3a:	4e2d      	ldr	r6, [pc, #180]	; (8000cf0 <__aeabi_dmul+0x1ec>)
 8000c3c:	2700      	movs	r7, #0
 8000c3e:	1a36      	subs	r6, r6, r0
 8000c40:	9302      	str	r3, [sp, #8]
 8000c42:	e784      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000c44:	4653      	mov	r3, sl
 8000c46:	4323      	orrs	r3, r4
 8000c48:	d12a      	bne.n	8000ca0 <__aeabi_dmul+0x19c>
 8000c4a:	2400      	movs	r4, #0
 8000c4c:	2002      	movs	r0, #2
 8000c4e:	e796      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000c50:	4653      	mov	r3, sl
 8000c52:	4323      	orrs	r3, r4
 8000c54:	d020      	beq.n	8000c98 <__aeabi_dmul+0x194>
 8000c56:	2c00      	cmp	r4, #0
 8000c58:	d100      	bne.n	8000c5c <__aeabi_dmul+0x158>
 8000c5a:	e157      	b.n	8000f0c <__aeabi_dmul+0x408>
 8000c5c:	0020      	movs	r0, r4
 8000c5e:	f000 fdb5 	bl	80017cc <__clzsi2>
 8000c62:	0003      	movs	r3, r0
 8000c64:	3b0b      	subs	r3, #11
 8000c66:	2b1c      	cmp	r3, #28
 8000c68:	dd00      	ble.n	8000c6c <__aeabi_dmul+0x168>
 8000c6a:	e149      	b.n	8000f00 <__aeabi_dmul+0x3fc>
 8000c6c:	211d      	movs	r1, #29
 8000c6e:	1acb      	subs	r3, r1, r3
 8000c70:	4651      	mov	r1, sl
 8000c72:	0002      	movs	r2, r0
 8000c74:	40d9      	lsrs	r1, r3
 8000c76:	4653      	mov	r3, sl
 8000c78:	3a08      	subs	r2, #8
 8000c7a:	4094      	lsls	r4, r2
 8000c7c:	4093      	lsls	r3, r2
 8000c7e:	430c      	orrs	r4, r1
 8000c80:	4a1b      	ldr	r2, [pc, #108]	; (8000cf0 <__aeabi_dmul+0x1ec>)
 8000c82:	1a12      	subs	r2, r2, r0
 8000c84:	2000      	movs	r0, #0
 8000c86:	e77a      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000c88:	2501      	movs	r5, #1
 8000c8a:	9b01      	ldr	r3, [sp, #4]
 8000c8c:	4c14      	ldr	r4, [pc, #80]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000c8e:	401d      	ands	r5, r3
 8000c90:	2300      	movs	r3, #0
 8000c92:	2200      	movs	r2, #0
 8000c94:	4699      	mov	r9, r3
 8000c96:	e79c      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000c98:	2400      	movs	r4, #0
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	e76e      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000ca0:	4653      	mov	r3, sl
 8000ca2:	2003      	movs	r0, #3
 8000ca4:	e76b      	b.n	8000b7e <__aeabi_dmul+0x7a>
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	469b      	mov	fp, r3
 8000caa:	3301      	adds	r3, #1
 8000cac:	2704      	movs	r7, #4
 8000cae:	2600      	movs	r6, #0
 8000cb0:	9302      	str	r3, [sp, #8]
 8000cb2:	e74c      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	4681      	mov	r9, r0
 8000cb8:	270c      	movs	r7, #12
 8000cba:	9302      	str	r3, [sp, #8]
 8000cbc:	e747      	b.n	8000b4e <__aeabi_dmul+0x4a>
 8000cbe:	2280      	movs	r2, #128	; 0x80
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	2500      	movs	r5, #0
 8000cc4:	0312      	lsls	r2, r2, #12
 8000cc6:	4699      	mov	r9, r3
 8000cc8:	4c05      	ldr	r4, [pc, #20]	; (8000ce0 <__aeabi_dmul+0x1dc>)
 8000cca:	e782      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ccc:	465c      	mov	r4, fp
 8000cce:	464b      	mov	r3, r9
 8000cd0:	9802      	ldr	r0, [sp, #8]
 8000cd2:	e76f      	b.n	8000bb4 <__aeabi_dmul+0xb0>
 8000cd4:	465c      	mov	r4, fp
 8000cd6:	464b      	mov	r3, r9
 8000cd8:	9501      	str	r5, [sp, #4]
 8000cda:	9802      	ldr	r0, [sp, #8]
 8000cdc:	e76a      	b.n	8000bb4 <__aeabi_dmul+0xb0>
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	000007ff 	.word	0x000007ff
 8000ce4:	fffffc01 	.word	0xfffffc01
 8000ce8:	08003b08 	.word	0x08003b08
 8000cec:	800fffff 	.word	0x800fffff
 8000cf0:	fffffc0d 	.word	0xfffffc0d
 8000cf4:	464a      	mov	r2, r9
 8000cf6:	4649      	mov	r1, r9
 8000cf8:	0c17      	lsrs	r7, r2, #16
 8000cfa:	0c1a      	lsrs	r2, r3, #16
 8000cfc:	041b      	lsls	r3, r3, #16
 8000cfe:	0c1b      	lsrs	r3, r3, #16
 8000d00:	0408      	lsls	r0, r1, #16
 8000d02:	0019      	movs	r1, r3
 8000d04:	0c00      	lsrs	r0, r0, #16
 8000d06:	4341      	muls	r1, r0
 8000d08:	0015      	movs	r5, r2
 8000d0a:	4688      	mov	r8, r1
 8000d0c:	0019      	movs	r1, r3
 8000d0e:	437d      	muls	r5, r7
 8000d10:	4379      	muls	r1, r7
 8000d12:	9503      	str	r5, [sp, #12]
 8000d14:	4689      	mov	r9, r1
 8000d16:	0029      	movs	r1, r5
 8000d18:	0015      	movs	r5, r2
 8000d1a:	4345      	muls	r5, r0
 8000d1c:	444d      	add	r5, r9
 8000d1e:	9502      	str	r5, [sp, #8]
 8000d20:	4645      	mov	r5, r8
 8000d22:	0c2d      	lsrs	r5, r5, #16
 8000d24:	46aa      	mov	sl, r5
 8000d26:	9d02      	ldr	r5, [sp, #8]
 8000d28:	4455      	add	r5, sl
 8000d2a:	45a9      	cmp	r9, r5
 8000d2c:	d906      	bls.n	8000d3c <__aeabi_dmul+0x238>
 8000d2e:	468a      	mov	sl, r1
 8000d30:	2180      	movs	r1, #128	; 0x80
 8000d32:	0249      	lsls	r1, r1, #9
 8000d34:	4689      	mov	r9, r1
 8000d36:	44ca      	add	sl, r9
 8000d38:	4651      	mov	r1, sl
 8000d3a:	9103      	str	r1, [sp, #12]
 8000d3c:	0c29      	lsrs	r1, r5, #16
 8000d3e:	9104      	str	r1, [sp, #16]
 8000d40:	4641      	mov	r1, r8
 8000d42:	0409      	lsls	r1, r1, #16
 8000d44:	042d      	lsls	r5, r5, #16
 8000d46:	0c09      	lsrs	r1, r1, #16
 8000d48:	4688      	mov	r8, r1
 8000d4a:	0029      	movs	r1, r5
 8000d4c:	0c25      	lsrs	r5, r4, #16
 8000d4e:	0424      	lsls	r4, r4, #16
 8000d50:	4441      	add	r1, r8
 8000d52:	0c24      	lsrs	r4, r4, #16
 8000d54:	9105      	str	r1, [sp, #20]
 8000d56:	0021      	movs	r1, r4
 8000d58:	4341      	muls	r1, r0
 8000d5a:	4688      	mov	r8, r1
 8000d5c:	0021      	movs	r1, r4
 8000d5e:	4379      	muls	r1, r7
 8000d60:	468a      	mov	sl, r1
 8000d62:	4368      	muls	r0, r5
 8000d64:	4641      	mov	r1, r8
 8000d66:	4450      	add	r0, sl
 8000d68:	4681      	mov	r9, r0
 8000d6a:	0c08      	lsrs	r0, r1, #16
 8000d6c:	4448      	add	r0, r9
 8000d6e:	436f      	muls	r7, r5
 8000d70:	4582      	cmp	sl, r0
 8000d72:	d903      	bls.n	8000d7c <__aeabi_dmul+0x278>
 8000d74:	2180      	movs	r1, #128	; 0x80
 8000d76:	0249      	lsls	r1, r1, #9
 8000d78:	4689      	mov	r9, r1
 8000d7a:	444f      	add	r7, r9
 8000d7c:	0c01      	lsrs	r1, r0, #16
 8000d7e:	4689      	mov	r9, r1
 8000d80:	0039      	movs	r1, r7
 8000d82:	4449      	add	r1, r9
 8000d84:	9102      	str	r1, [sp, #8]
 8000d86:	4641      	mov	r1, r8
 8000d88:	040f      	lsls	r7, r1, #16
 8000d8a:	9904      	ldr	r1, [sp, #16]
 8000d8c:	0c3f      	lsrs	r7, r7, #16
 8000d8e:	4688      	mov	r8, r1
 8000d90:	0400      	lsls	r0, r0, #16
 8000d92:	19c0      	adds	r0, r0, r7
 8000d94:	4480      	add	r8, r0
 8000d96:	4641      	mov	r1, r8
 8000d98:	9104      	str	r1, [sp, #16]
 8000d9a:	4659      	mov	r1, fp
 8000d9c:	0c0f      	lsrs	r7, r1, #16
 8000d9e:	0409      	lsls	r1, r1, #16
 8000da0:	0c09      	lsrs	r1, r1, #16
 8000da2:	4688      	mov	r8, r1
 8000da4:	4359      	muls	r1, r3
 8000da6:	468a      	mov	sl, r1
 8000da8:	0039      	movs	r1, r7
 8000daa:	4351      	muls	r1, r2
 8000dac:	4689      	mov	r9, r1
 8000dae:	4641      	mov	r1, r8
 8000db0:	434a      	muls	r2, r1
 8000db2:	4651      	mov	r1, sl
 8000db4:	0c09      	lsrs	r1, r1, #16
 8000db6:	468b      	mov	fp, r1
 8000db8:	437b      	muls	r3, r7
 8000dba:	18d2      	adds	r2, r2, r3
 8000dbc:	445a      	add	r2, fp
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d903      	bls.n	8000dca <__aeabi_dmul+0x2c6>
 8000dc2:	2380      	movs	r3, #128	; 0x80
 8000dc4:	025b      	lsls	r3, r3, #9
 8000dc6:	469b      	mov	fp, r3
 8000dc8:	44d9      	add	r9, fp
 8000dca:	4651      	mov	r1, sl
 8000dcc:	0409      	lsls	r1, r1, #16
 8000dce:	0c09      	lsrs	r1, r1, #16
 8000dd0:	468a      	mov	sl, r1
 8000dd2:	4641      	mov	r1, r8
 8000dd4:	4361      	muls	r1, r4
 8000dd6:	437c      	muls	r4, r7
 8000dd8:	0c13      	lsrs	r3, r2, #16
 8000dda:	0412      	lsls	r2, r2, #16
 8000ddc:	444b      	add	r3, r9
 8000dde:	4452      	add	r2, sl
 8000de0:	46a1      	mov	r9, r4
 8000de2:	468a      	mov	sl, r1
 8000de4:	003c      	movs	r4, r7
 8000de6:	4641      	mov	r1, r8
 8000de8:	436c      	muls	r4, r5
 8000dea:	434d      	muls	r5, r1
 8000dec:	4651      	mov	r1, sl
 8000dee:	444d      	add	r5, r9
 8000df0:	0c0f      	lsrs	r7, r1, #16
 8000df2:	197d      	adds	r5, r7, r5
 8000df4:	45a9      	cmp	r9, r5
 8000df6:	d903      	bls.n	8000e00 <__aeabi_dmul+0x2fc>
 8000df8:	2180      	movs	r1, #128	; 0x80
 8000dfa:	0249      	lsls	r1, r1, #9
 8000dfc:	4688      	mov	r8, r1
 8000dfe:	4444      	add	r4, r8
 8000e00:	9f04      	ldr	r7, [sp, #16]
 8000e02:	9903      	ldr	r1, [sp, #12]
 8000e04:	46b8      	mov	r8, r7
 8000e06:	4441      	add	r1, r8
 8000e08:	468b      	mov	fp, r1
 8000e0a:	4583      	cmp	fp, r0
 8000e0c:	4180      	sbcs	r0, r0
 8000e0e:	4241      	negs	r1, r0
 8000e10:	4688      	mov	r8, r1
 8000e12:	4651      	mov	r1, sl
 8000e14:	0408      	lsls	r0, r1, #16
 8000e16:	042f      	lsls	r7, r5, #16
 8000e18:	0c00      	lsrs	r0, r0, #16
 8000e1a:	183f      	adds	r7, r7, r0
 8000e1c:	4658      	mov	r0, fp
 8000e1e:	9902      	ldr	r1, [sp, #8]
 8000e20:	1810      	adds	r0, r2, r0
 8000e22:	4689      	mov	r9, r1
 8000e24:	4290      	cmp	r0, r2
 8000e26:	4192      	sbcs	r2, r2
 8000e28:	444f      	add	r7, r9
 8000e2a:	46ba      	mov	sl, r7
 8000e2c:	4252      	negs	r2, r2
 8000e2e:	4699      	mov	r9, r3
 8000e30:	4693      	mov	fp, r2
 8000e32:	44c2      	add	sl, r8
 8000e34:	44d1      	add	r9, sl
 8000e36:	44cb      	add	fp, r9
 8000e38:	428f      	cmp	r7, r1
 8000e3a:	41bf      	sbcs	r7, r7
 8000e3c:	45c2      	cmp	sl, r8
 8000e3e:	4189      	sbcs	r1, r1
 8000e40:	4599      	cmp	r9, r3
 8000e42:	419b      	sbcs	r3, r3
 8000e44:	4593      	cmp	fp, r2
 8000e46:	4192      	sbcs	r2, r2
 8000e48:	427f      	negs	r7, r7
 8000e4a:	4249      	negs	r1, r1
 8000e4c:	0c2d      	lsrs	r5, r5, #16
 8000e4e:	4252      	negs	r2, r2
 8000e50:	430f      	orrs	r7, r1
 8000e52:	425b      	negs	r3, r3
 8000e54:	4313      	orrs	r3, r2
 8000e56:	197f      	adds	r7, r7, r5
 8000e58:	18ff      	adds	r7, r7, r3
 8000e5a:	465b      	mov	r3, fp
 8000e5c:	193c      	adds	r4, r7, r4
 8000e5e:	0ddb      	lsrs	r3, r3, #23
 8000e60:	9a05      	ldr	r2, [sp, #20]
 8000e62:	0264      	lsls	r4, r4, #9
 8000e64:	431c      	orrs	r4, r3
 8000e66:	0243      	lsls	r3, r0, #9
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	1e5d      	subs	r5, r3, #1
 8000e6c:	41ab      	sbcs	r3, r5
 8000e6e:	465a      	mov	r2, fp
 8000e70:	0dc0      	lsrs	r0, r0, #23
 8000e72:	4303      	orrs	r3, r0
 8000e74:	0252      	lsls	r2, r2, #9
 8000e76:	4313      	orrs	r3, r2
 8000e78:	01e2      	lsls	r2, r4, #7
 8000e7a:	d556      	bpl.n	8000f2a <__aeabi_dmul+0x426>
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	085a      	lsrs	r2, r3, #1
 8000e80:	4003      	ands	r3, r0
 8000e82:	4313      	orrs	r3, r2
 8000e84:	07e2      	lsls	r2, r4, #31
 8000e86:	4313      	orrs	r3, r2
 8000e88:	0864      	lsrs	r4, r4, #1
 8000e8a:	485a      	ldr	r0, [pc, #360]	; (8000ff4 <__aeabi_dmul+0x4f0>)
 8000e8c:	4460      	add	r0, ip
 8000e8e:	2800      	cmp	r0, #0
 8000e90:	dd4d      	ble.n	8000f2e <__aeabi_dmul+0x42a>
 8000e92:	075a      	lsls	r2, r3, #29
 8000e94:	d009      	beq.n	8000eaa <__aeabi_dmul+0x3a6>
 8000e96:	220f      	movs	r2, #15
 8000e98:	401a      	ands	r2, r3
 8000e9a:	2a04      	cmp	r2, #4
 8000e9c:	d005      	beq.n	8000eaa <__aeabi_dmul+0x3a6>
 8000e9e:	1d1a      	adds	r2, r3, #4
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	419b      	sbcs	r3, r3
 8000ea4:	425b      	negs	r3, r3
 8000ea6:	18e4      	adds	r4, r4, r3
 8000ea8:	0013      	movs	r3, r2
 8000eaa:	01e2      	lsls	r2, r4, #7
 8000eac:	d504      	bpl.n	8000eb8 <__aeabi_dmul+0x3b4>
 8000eae:	2080      	movs	r0, #128	; 0x80
 8000eb0:	4a51      	ldr	r2, [pc, #324]	; (8000ff8 <__aeabi_dmul+0x4f4>)
 8000eb2:	00c0      	lsls	r0, r0, #3
 8000eb4:	4014      	ands	r4, r2
 8000eb6:	4460      	add	r0, ip
 8000eb8:	4a50      	ldr	r2, [pc, #320]	; (8000ffc <__aeabi_dmul+0x4f8>)
 8000eba:	4290      	cmp	r0, r2
 8000ebc:	dd00      	ble.n	8000ec0 <__aeabi_dmul+0x3bc>
 8000ebe:	e6e3      	b.n	8000c88 <__aeabi_dmul+0x184>
 8000ec0:	2501      	movs	r5, #1
 8000ec2:	08db      	lsrs	r3, r3, #3
 8000ec4:	0762      	lsls	r2, r4, #29
 8000ec6:	431a      	orrs	r2, r3
 8000ec8:	0264      	lsls	r4, r4, #9
 8000eca:	9b01      	ldr	r3, [sp, #4]
 8000ecc:	4691      	mov	r9, r2
 8000ece:	0b22      	lsrs	r2, r4, #12
 8000ed0:	0544      	lsls	r4, r0, #21
 8000ed2:	0d64      	lsrs	r4, r4, #21
 8000ed4:	401d      	ands	r5, r3
 8000ed6:	e67c      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ed8:	2280      	movs	r2, #128	; 0x80
 8000eda:	4659      	mov	r1, fp
 8000edc:	0312      	lsls	r2, r2, #12
 8000ede:	4211      	tst	r1, r2
 8000ee0:	d008      	beq.n	8000ef4 <__aeabi_dmul+0x3f0>
 8000ee2:	4214      	tst	r4, r2
 8000ee4:	d106      	bne.n	8000ef4 <__aeabi_dmul+0x3f0>
 8000ee6:	4322      	orrs	r2, r4
 8000ee8:	0312      	lsls	r2, r2, #12
 8000eea:	0b12      	lsrs	r2, r2, #12
 8000eec:	4645      	mov	r5, r8
 8000eee:	4699      	mov	r9, r3
 8000ef0:	4c43      	ldr	r4, [pc, #268]	; (8001000 <__aeabi_dmul+0x4fc>)
 8000ef2:	e66e      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ef4:	465b      	mov	r3, fp
 8000ef6:	431a      	orrs	r2, r3
 8000ef8:	0312      	lsls	r2, r2, #12
 8000efa:	0b12      	lsrs	r2, r2, #12
 8000efc:	4c40      	ldr	r4, [pc, #256]	; (8001000 <__aeabi_dmul+0x4fc>)
 8000efe:	e668      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000f00:	0003      	movs	r3, r0
 8000f02:	4654      	mov	r4, sl
 8000f04:	3b28      	subs	r3, #40	; 0x28
 8000f06:	409c      	lsls	r4, r3
 8000f08:	2300      	movs	r3, #0
 8000f0a:	e6b9      	b.n	8000c80 <__aeabi_dmul+0x17c>
 8000f0c:	f000 fc5e 	bl	80017cc <__clzsi2>
 8000f10:	3020      	adds	r0, #32
 8000f12:	e6a6      	b.n	8000c62 <__aeabi_dmul+0x15e>
 8000f14:	0003      	movs	r3, r0
 8000f16:	3b28      	subs	r3, #40	; 0x28
 8000f18:	409f      	lsls	r7, r3
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	46bb      	mov	fp, r7
 8000f1e:	4699      	mov	r9, r3
 8000f20:	e68a      	b.n	8000c38 <__aeabi_dmul+0x134>
 8000f22:	f000 fc53 	bl	80017cc <__clzsi2>
 8000f26:	3020      	adds	r0, #32
 8000f28:	e674      	b.n	8000c14 <__aeabi_dmul+0x110>
 8000f2a:	46b4      	mov	ip, r6
 8000f2c:	e7ad      	b.n	8000e8a <__aeabi_dmul+0x386>
 8000f2e:	2501      	movs	r5, #1
 8000f30:	1a2a      	subs	r2, r5, r0
 8000f32:	2a38      	cmp	r2, #56	; 0x38
 8000f34:	dd06      	ble.n	8000f44 <__aeabi_dmul+0x440>
 8000f36:	9b01      	ldr	r3, [sp, #4]
 8000f38:	2400      	movs	r4, #0
 8000f3a:	401d      	ands	r5, r3
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	2200      	movs	r2, #0
 8000f40:	4699      	mov	r9, r3
 8000f42:	e646      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000f44:	2a1f      	cmp	r2, #31
 8000f46:	dc21      	bgt.n	8000f8c <__aeabi_dmul+0x488>
 8000f48:	2520      	movs	r5, #32
 8000f4a:	0020      	movs	r0, r4
 8000f4c:	1aad      	subs	r5, r5, r2
 8000f4e:	001e      	movs	r6, r3
 8000f50:	40ab      	lsls	r3, r5
 8000f52:	40a8      	lsls	r0, r5
 8000f54:	40d6      	lsrs	r6, r2
 8000f56:	1e5d      	subs	r5, r3, #1
 8000f58:	41ab      	sbcs	r3, r5
 8000f5a:	4330      	orrs	r0, r6
 8000f5c:	4318      	orrs	r0, r3
 8000f5e:	40d4      	lsrs	r4, r2
 8000f60:	0743      	lsls	r3, r0, #29
 8000f62:	d009      	beq.n	8000f78 <__aeabi_dmul+0x474>
 8000f64:	230f      	movs	r3, #15
 8000f66:	4003      	ands	r3, r0
 8000f68:	2b04      	cmp	r3, #4
 8000f6a:	d005      	beq.n	8000f78 <__aeabi_dmul+0x474>
 8000f6c:	0003      	movs	r3, r0
 8000f6e:	1d18      	adds	r0, r3, #4
 8000f70:	4298      	cmp	r0, r3
 8000f72:	419b      	sbcs	r3, r3
 8000f74:	425b      	negs	r3, r3
 8000f76:	18e4      	adds	r4, r4, r3
 8000f78:	0223      	lsls	r3, r4, #8
 8000f7a:	d521      	bpl.n	8000fc0 <__aeabi_dmul+0x4bc>
 8000f7c:	2501      	movs	r5, #1
 8000f7e:	9b01      	ldr	r3, [sp, #4]
 8000f80:	2401      	movs	r4, #1
 8000f82:	401d      	ands	r5, r3
 8000f84:	2300      	movs	r3, #0
 8000f86:	2200      	movs	r2, #0
 8000f88:	4699      	mov	r9, r3
 8000f8a:	e622      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000f8c:	251f      	movs	r5, #31
 8000f8e:	0021      	movs	r1, r4
 8000f90:	426d      	negs	r5, r5
 8000f92:	1a28      	subs	r0, r5, r0
 8000f94:	40c1      	lsrs	r1, r0
 8000f96:	0008      	movs	r0, r1
 8000f98:	2a20      	cmp	r2, #32
 8000f9a:	d01d      	beq.n	8000fd8 <__aeabi_dmul+0x4d4>
 8000f9c:	355f      	adds	r5, #95	; 0x5f
 8000f9e:	1aaa      	subs	r2, r5, r2
 8000fa0:	4094      	lsls	r4, r2
 8000fa2:	4323      	orrs	r3, r4
 8000fa4:	1e5c      	subs	r4, r3, #1
 8000fa6:	41a3      	sbcs	r3, r4
 8000fa8:	2507      	movs	r5, #7
 8000faa:	4303      	orrs	r3, r0
 8000fac:	401d      	ands	r5, r3
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2d00      	cmp	r5, #0
 8000fb2:	d009      	beq.n	8000fc8 <__aeabi_dmul+0x4c4>
 8000fb4:	220f      	movs	r2, #15
 8000fb6:	2400      	movs	r4, #0
 8000fb8:	401a      	ands	r2, r3
 8000fba:	0018      	movs	r0, r3
 8000fbc:	2a04      	cmp	r2, #4
 8000fbe:	d1d6      	bne.n	8000f6e <__aeabi_dmul+0x46a>
 8000fc0:	0003      	movs	r3, r0
 8000fc2:	0765      	lsls	r5, r4, #29
 8000fc4:	0264      	lsls	r4, r4, #9
 8000fc6:	0b22      	lsrs	r2, r4, #12
 8000fc8:	08db      	lsrs	r3, r3, #3
 8000fca:	432b      	orrs	r3, r5
 8000fcc:	2501      	movs	r5, #1
 8000fce:	4699      	mov	r9, r3
 8000fd0:	9b01      	ldr	r3, [sp, #4]
 8000fd2:	2400      	movs	r4, #0
 8000fd4:	401d      	ands	r5, r3
 8000fd6:	e5fc      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000fd8:	2400      	movs	r4, #0
 8000fda:	e7e2      	b.n	8000fa2 <__aeabi_dmul+0x49e>
 8000fdc:	2280      	movs	r2, #128	; 0x80
 8000fde:	2501      	movs	r5, #1
 8000fe0:	0312      	lsls	r2, r2, #12
 8000fe2:	4322      	orrs	r2, r4
 8000fe4:	9901      	ldr	r1, [sp, #4]
 8000fe6:	0312      	lsls	r2, r2, #12
 8000fe8:	0b12      	lsrs	r2, r2, #12
 8000fea:	400d      	ands	r5, r1
 8000fec:	4699      	mov	r9, r3
 8000fee:	4c04      	ldr	r4, [pc, #16]	; (8001000 <__aeabi_dmul+0x4fc>)
 8000ff0:	e5ef      	b.n	8000bd2 <__aeabi_dmul+0xce>
 8000ff2:	46c0      	nop			; (mov r8, r8)
 8000ff4:	000003ff 	.word	0x000003ff
 8000ff8:	feffffff 	.word	0xfeffffff
 8000ffc:	000007fe 	.word	0x000007fe
 8001000:	000007ff 	.word	0x000007ff

08001004 <__aeabi_dsub>:
 8001004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001006:	4646      	mov	r6, r8
 8001008:	46d6      	mov	lr, sl
 800100a:	464f      	mov	r7, r9
 800100c:	030c      	lsls	r4, r1, #12
 800100e:	b5c0      	push	{r6, r7, lr}
 8001010:	0fcd      	lsrs	r5, r1, #31
 8001012:	004e      	lsls	r6, r1, #1
 8001014:	0a61      	lsrs	r1, r4, #9
 8001016:	0f44      	lsrs	r4, r0, #29
 8001018:	430c      	orrs	r4, r1
 800101a:	00c1      	lsls	r1, r0, #3
 800101c:	0058      	lsls	r0, r3, #1
 800101e:	0d40      	lsrs	r0, r0, #21
 8001020:	4684      	mov	ip, r0
 8001022:	468a      	mov	sl, r1
 8001024:	000f      	movs	r7, r1
 8001026:	0319      	lsls	r1, r3, #12
 8001028:	0f50      	lsrs	r0, r2, #29
 800102a:	0a49      	lsrs	r1, r1, #9
 800102c:	4301      	orrs	r1, r0
 800102e:	48c6      	ldr	r0, [pc, #792]	; (8001348 <__aeabi_dsub+0x344>)
 8001030:	0d76      	lsrs	r6, r6, #21
 8001032:	46a8      	mov	r8, r5
 8001034:	0fdb      	lsrs	r3, r3, #31
 8001036:	00d2      	lsls	r2, r2, #3
 8001038:	4584      	cmp	ip, r0
 800103a:	d100      	bne.n	800103e <__aeabi_dsub+0x3a>
 800103c:	e0d8      	b.n	80011f0 <__aeabi_dsub+0x1ec>
 800103e:	2001      	movs	r0, #1
 8001040:	4043      	eors	r3, r0
 8001042:	42ab      	cmp	r3, r5
 8001044:	d100      	bne.n	8001048 <__aeabi_dsub+0x44>
 8001046:	e0a6      	b.n	8001196 <__aeabi_dsub+0x192>
 8001048:	4660      	mov	r0, ip
 800104a:	1a35      	subs	r5, r6, r0
 800104c:	2d00      	cmp	r5, #0
 800104e:	dc00      	bgt.n	8001052 <__aeabi_dsub+0x4e>
 8001050:	e105      	b.n	800125e <__aeabi_dsub+0x25a>
 8001052:	2800      	cmp	r0, #0
 8001054:	d110      	bne.n	8001078 <__aeabi_dsub+0x74>
 8001056:	000b      	movs	r3, r1
 8001058:	4313      	orrs	r3, r2
 800105a:	d100      	bne.n	800105e <__aeabi_dsub+0x5a>
 800105c:	e0d7      	b.n	800120e <__aeabi_dsub+0x20a>
 800105e:	1e6b      	subs	r3, r5, #1
 8001060:	2b00      	cmp	r3, #0
 8001062:	d000      	beq.n	8001066 <__aeabi_dsub+0x62>
 8001064:	e14b      	b.n	80012fe <__aeabi_dsub+0x2fa>
 8001066:	4653      	mov	r3, sl
 8001068:	1a9f      	subs	r7, r3, r2
 800106a:	45ba      	cmp	sl, r7
 800106c:	4180      	sbcs	r0, r0
 800106e:	1a64      	subs	r4, r4, r1
 8001070:	4240      	negs	r0, r0
 8001072:	1a24      	subs	r4, r4, r0
 8001074:	2601      	movs	r6, #1
 8001076:	e01e      	b.n	80010b6 <__aeabi_dsub+0xb2>
 8001078:	4bb3      	ldr	r3, [pc, #716]	; (8001348 <__aeabi_dsub+0x344>)
 800107a:	429e      	cmp	r6, r3
 800107c:	d048      	beq.n	8001110 <__aeabi_dsub+0x10c>
 800107e:	2380      	movs	r3, #128	; 0x80
 8001080:	041b      	lsls	r3, r3, #16
 8001082:	4319      	orrs	r1, r3
 8001084:	2d38      	cmp	r5, #56	; 0x38
 8001086:	dd00      	ble.n	800108a <__aeabi_dsub+0x86>
 8001088:	e119      	b.n	80012be <__aeabi_dsub+0x2ba>
 800108a:	2d1f      	cmp	r5, #31
 800108c:	dd00      	ble.n	8001090 <__aeabi_dsub+0x8c>
 800108e:	e14c      	b.n	800132a <__aeabi_dsub+0x326>
 8001090:	2320      	movs	r3, #32
 8001092:	000f      	movs	r7, r1
 8001094:	1b5b      	subs	r3, r3, r5
 8001096:	0010      	movs	r0, r2
 8001098:	409a      	lsls	r2, r3
 800109a:	409f      	lsls	r7, r3
 800109c:	40e8      	lsrs	r0, r5
 800109e:	1e53      	subs	r3, r2, #1
 80010a0:	419a      	sbcs	r2, r3
 80010a2:	40e9      	lsrs	r1, r5
 80010a4:	4307      	orrs	r7, r0
 80010a6:	4317      	orrs	r7, r2
 80010a8:	4653      	mov	r3, sl
 80010aa:	1bdf      	subs	r7, r3, r7
 80010ac:	1a61      	subs	r1, r4, r1
 80010ae:	45ba      	cmp	sl, r7
 80010b0:	41a4      	sbcs	r4, r4
 80010b2:	4264      	negs	r4, r4
 80010b4:	1b0c      	subs	r4, r1, r4
 80010b6:	0223      	lsls	r3, r4, #8
 80010b8:	d400      	bmi.n	80010bc <__aeabi_dsub+0xb8>
 80010ba:	e0c5      	b.n	8001248 <__aeabi_dsub+0x244>
 80010bc:	0264      	lsls	r4, r4, #9
 80010be:	0a65      	lsrs	r5, r4, #9
 80010c0:	2d00      	cmp	r5, #0
 80010c2:	d100      	bne.n	80010c6 <__aeabi_dsub+0xc2>
 80010c4:	e0f6      	b.n	80012b4 <__aeabi_dsub+0x2b0>
 80010c6:	0028      	movs	r0, r5
 80010c8:	f000 fb80 	bl	80017cc <__clzsi2>
 80010cc:	0003      	movs	r3, r0
 80010ce:	3b08      	subs	r3, #8
 80010d0:	2b1f      	cmp	r3, #31
 80010d2:	dd00      	ble.n	80010d6 <__aeabi_dsub+0xd2>
 80010d4:	e0e9      	b.n	80012aa <__aeabi_dsub+0x2a6>
 80010d6:	2220      	movs	r2, #32
 80010d8:	003c      	movs	r4, r7
 80010da:	1ad2      	subs	r2, r2, r3
 80010dc:	409d      	lsls	r5, r3
 80010de:	40d4      	lsrs	r4, r2
 80010e0:	409f      	lsls	r7, r3
 80010e2:	4325      	orrs	r5, r4
 80010e4:	429e      	cmp	r6, r3
 80010e6:	dd00      	ble.n	80010ea <__aeabi_dsub+0xe6>
 80010e8:	e0db      	b.n	80012a2 <__aeabi_dsub+0x29e>
 80010ea:	1b9e      	subs	r6, r3, r6
 80010ec:	1c73      	adds	r3, r6, #1
 80010ee:	2b1f      	cmp	r3, #31
 80010f0:	dd00      	ble.n	80010f4 <__aeabi_dsub+0xf0>
 80010f2:	e10a      	b.n	800130a <__aeabi_dsub+0x306>
 80010f4:	2220      	movs	r2, #32
 80010f6:	0038      	movs	r0, r7
 80010f8:	1ad2      	subs	r2, r2, r3
 80010fa:	0029      	movs	r1, r5
 80010fc:	4097      	lsls	r7, r2
 80010fe:	002c      	movs	r4, r5
 8001100:	4091      	lsls	r1, r2
 8001102:	40d8      	lsrs	r0, r3
 8001104:	1e7a      	subs	r2, r7, #1
 8001106:	4197      	sbcs	r7, r2
 8001108:	40dc      	lsrs	r4, r3
 800110a:	2600      	movs	r6, #0
 800110c:	4301      	orrs	r1, r0
 800110e:	430f      	orrs	r7, r1
 8001110:	077b      	lsls	r3, r7, #29
 8001112:	d009      	beq.n	8001128 <__aeabi_dsub+0x124>
 8001114:	230f      	movs	r3, #15
 8001116:	403b      	ands	r3, r7
 8001118:	2b04      	cmp	r3, #4
 800111a:	d005      	beq.n	8001128 <__aeabi_dsub+0x124>
 800111c:	1d3b      	adds	r3, r7, #4
 800111e:	42bb      	cmp	r3, r7
 8001120:	41bf      	sbcs	r7, r7
 8001122:	427f      	negs	r7, r7
 8001124:	19e4      	adds	r4, r4, r7
 8001126:	001f      	movs	r7, r3
 8001128:	0223      	lsls	r3, r4, #8
 800112a:	d525      	bpl.n	8001178 <__aeabi_dsub+0x174>
 800112c:	4b86      	ldr	r3, [pc, #536]	; (8001348 <__aeabi_dsub+0x344>)
 800112e:	3601      	adds	r6, #1
 8001130:	429e      	cmp	r6, r3
 8001132:	d100      	bne.n	8001136 <__aeabi_dsub+0x132>
 8001134:	e0af      	b.n	8001296 <__aeabi_dsub+0x292>
 8001136:	4b85      	ldr	r3, [pc, #532]	; (800134c <__aeabi_dsub+0x348>)
 8001138:	2501      	movs	r5, #1
 800113a:	401c      	ands	r4, r3
 800113c:	4643      	mov	r3, r8
 800113e:	0762      	lsls	r2, r4, #29
 8001140:	08ff      	lsrs	r7, r7, #3
 8001142:	0264      	lsls	r4, r4, #9
 8001144:	0576      	lsls	r6, r6, #21
 8001146:	4317      	orrs	r7, r2
 8001148:	0b24      	lsrs	r4, r4, #12
 800114a:	0d76      	lsrs	r6, r6, #21
 800114c:	401d      	ands	r5, r3
 800114e:	2100      	movs	r1, #0
 8001150:	0324      	lsls	r4, r4, #12
 8001152:	0b23      	lsrs	r3, r4, #12
 8001154:	0d0c      	lsrs	r4, r1, #20
 8001156:	4a7e      	ldr	r2, [pc, #504]	; (8001350 <__aeabi_dsub+0x34c>)
 8001158:	0524      	lsls	r4, r4, #20
 800115a:	431c      	orrs	r4, r3
 800115c:	4014      	ands	r4, r2
 800115e:	0533      	lsls	r3, r6, #20
 8001160:	4323      	orrs	r3, r4
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	07ed      	lsls	r5, r5, #31
 8001166:	085b      	lsrs	r3, r3, #1
 8001168:	432b      	orrs	r3, r5
 800116a:	0038      	movs	r0, r7
 800116c:	0019      	movs	r1, r3
 800116e:	bc1c      	pop	{r2, r3, r4}
 8001170:	4690      	mov	r8, r2
 8001172:	4699      	mov	r9, r3
 8001174:	46a2      	mov	sl, r4
 8001176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001178:	2501      	movs	r5, #1
 800117a:	4643      	mov	r3, r8
 800117c:	0762      	lsls	r2, r4, #29
 800117e:	08ff      	lsrs	r7, r7, #3
 8001180:	4317      	orrs	r7, r2
 8001182:	08e4      	lsrs	r4, r4, #3
 8001184:	401d      	ands	r5, r3
 8001186:	4b70      	ldr	r3, [pc, #448]	; (8001348 <__aeabi_dsub+0x344>)
 8001188:	429e      	cmp	r6, r3
 800118a:	d036      	beq.n	80011fa <__aeabi_dsub+0x1f6>
 800118c:	0324      	lsls	r4, r4, #12
 800118e:	0576      	lsls	r6, r6, #21
 8001190:	0b24      	lsrs	r4, r4, #12
 8001192:	0d76      	lsrs	r6, r6, #21
 8001194:	e7db      	b.n	800114e <__aeabi_dsub+0x14a>
 8001196:	4663      	mov	r3, ip
 8001198:	1af3      	subs	r3, r6, r3
 800119a:	2b00      	cmp	r3, #0
 800119c:	dc00      	bgt.n	80011a0 <__aeabi_dsub+0x19c>
 800119e:	e094      	b.n	80012ca <__aeabi_dsub+0x2c6>
 80011a0:	4660      	mov	r0, ip
 80011a2:	2800      	cmp	r0, #0
 80011a4:	d035      	beq.n	8001212 <__aeabi_dsub+0x20e>
 80011a6:	4868      	ldr	r0, [pc, #416]	; (8001348 <__aeabi_dsub+0x344>)
 80011a8:	4286      	cmp	r6, r0
 80011aa:	d0b1      	beq.n	8001110 <__aeabi_dsub+0x10c>
 80011ac:	2780      	movs	r7, #128	; 0x80
 80011ae:	043f      	lsls	r7, r7, #16
 80011b0:	4339      	orrs	r1, r7
 80011b2:	2b38      	cmp	r3, #56	; 0x38
 80011b4:	dc00      	bgt.n	80011b8 <__aeabi_dsub+0x1b4>
 80011b6:	e0fd      	b.n	80013b4 <__aeabi_dsub+0x3b0>
 80011b8:	430a      	orrs	r2, r1
 80011ba:	0017      	movs	r7, r2
 80011bc:	2100      	movs	r1, #0
 80011be:	1e7a      	subs	r2, r7, #1
 80011c0:	4197      	sbcs	r7, r2
 80011c2:	4457      	add	r7, sl
 80011c4:	4557      	cmp	r7, sl
 80011c6:	4180      	sbcs	r0, r0
 80011c8:	1909      	adds	r1, r1, r4
 80011ca:	4244      	negs	r4, r0
 80011cc:	190c      	adds	r4, r1, r4
 80011ce:	0223      	lsls	r3, r4, #8
 80011d0:	d53a      	bpl.n	8001248 <__aeabi_dsub+0x244>
 80011d2:	4b5d      	ldr	r3, [pc, #372]	; (8001348 <__aeabi_dsub+0x344>)
 80011d4:	3601      	adds	r6, #1
 80011d6:	429e      	cmp	r6, r3
 80011d8:	d100      	bne.n	80011dc <__aeabi_dsub+0x1d8>
 80011da:	e14b      	b.n	8001474 <__aeabi_dsub+0x470>
 80011dc:	2201      	movs	r2, #1
 80011de:	4b5b      	ldr	r3, [pc, #364]	; (800134c <__aeabi_dsub+0x348>)
 80011e0:	401c      	ands	r4, r3
 80011e2:	087b      	lsrs	r3, r7, #1
 80011e4:	4017      	ands	r7, r2
 80011e6:	431f      	orrs	r7, r3
 80011e8:	07e2      	lsls	r2, r4, #31
 80011ea:	4317      	orrs	r7, r2
 80011ec:	0864      	lsrs	r4, r4, #1
 80011ee:	e78f      	b.n	8001110 <__aeabi_dsub+0x10c>
 80011f0:	0008      	movs	r0, r1
 80011f2:	4310      	orrs	r0, r2
 80011f4:	d000      	beq.n	80011f8 <__aeabi_dsub+0x1f4>
 80011f6:	e724      	b.n	8001042 <__aeabi_dsub+0x3e>
 80011f8:	e721      	b.n	800103e <__aeabi_dsub+0x3a>
 80011fa:	0023      	movs	r3, r4
 80011fc:	433b      	orrs	r3, r7
 80011fe:	d100      	bne.n	8001202 <__aeabi_dsub+0x1fe>
 8001200:	e1b9      	b.n	8001576 <__aeabi_dsub+0x572>
 8001202:	2280      	movs	r2, #128	; 0x80
 8001204:	0312      	lsls	r2, r2, #12
 8001206:	4314      	orrs	r4, r2
 8001208:	0324      	lsls	r4, r4, #12
 800120a:	0b24      	lsrs	r4, r4, #12
 800120c:	e79f      	b.n	800114e <__aeabi_dsub+0x14a>
 800120e:	002e      	movs	r6, r5
 8001210:	e77e      	b.n	8001110 <__aeabi_dsub+0x10c>
 8001212:	0008      	movs	r0, r1
 8001214:	4310      	orrs	r0, r2
 8001216:	d100      	bne.n	800121a <__aeabi_dsub+0x216>
 8001218:	e0ca      	b.n	80013b0 <__aeabi_dsub+0x3ac>
 800121a:	1e58      	subs	r0, r3, #1
 800121c:	4684      	mov	ip, r0
 800121e:	2800      	cmp	r0, #0
 8001220:	d000      	beq.n	8001224 <__aeabi_dsub+0x220>
 8001222:	e0e7      	b.n	80013f4 <__aeabi_dsub+0x3f0>
 8001224:	4452      	add	r2, sl
 8001226:	4552      	cmp	r2, sl
 8001228:	4180      	sbcs	r0, r0
 800122a:	1864      	adds	r4, r4, r1
 800122c:	4240      	negs	r0, r0
 800122e:	1824      	adds	r4, r4, r0
 8001230:	0017      	movs	r7, r2
 8001232:	2601      	movs	r6, #1
 8001234:	0223      	lsls	r3, r4, #8
 8001236:	d507      	bpl.n	8001248 <__aeabi_dsub+0x244>
 8001238:	2602      	movs	r6, #2
 800123a:	e7cf      	b.n	80011dc <__aeabi_dsub+0x1d8>
 800123c:	4664      	mov	r4, ip
 800123e:	432c      	orrs	r4, r5
 8001240:	d100      	bne.n	8001244 <__aeabi_dsub+0x240>
 8001242:	e1b3      	b.n	80015ac <__aeabi_dsub+0x5a8>
 8001244:	002c      	movs	r4, r5
 8001246:	4667      	mov	r7, ip
 8001248:	077b      	lsls	r3, r7, #29
 800124a:	d000      	beq.n	800124e <__aeabi_dsub+0x24a>
 800124c:	e762      	b.n	8001114 <__aeabi_dsub+0x110>
 800124e:	0763      	lsls	r3, r4, #29
 8001250:	08ff      	lsrs	r7, r7, #3
 8001252:	431f      	orrs	r7, r3
 8001254:	2501      	movs	r5, #1
 8001256:	4643      	mov	r3, r8
 8001258:	08e4      	lsrs	r4, r4, #3
 800125a:	401d      	ands	r5, r3
 800125c:	e793      	b.n	8001186 <__aeabi_dsub+0x182>
 800125e:	2d00      	cmp	r5, #0
 8001260:	d178      	bne.n	8001354 <__aeabi_dsub+0x350>
 8001262:	1c75      	adds	r5, r6, #1
 8001264:	056d      	lsls	r5, r5, #21
 8001266:	0d6d      	lsrs	r5, r5, #21
 8001268:	2d01      	cmp	r5, #1
 800126a:	dc00      	bgt.n	800126e <__aeabi_dsub+0x26a>
 800126c:	e0f2      	b.n	8001454 <__aeabi_dsub+0x450>
 800126e:	4650      	mov	r0, sl
 8001270:	1a80      	subs	r0, r0, r2
 8001272:	4582      	cmp	sl, r0
 8001274:	41bf      	sbcs	r7, r7
 8001276:	1a65      	subs	r5, r4, r1
 8001278:	427f      	negs	r7, r7
 800127a:	1bed      	subs	r5, r5, r7
 800127c:	4684      	mov	ip, r0
 800127e:	0228      	lsls	r0, r5, #8
 8001280:	d400      	bmi.n	8001284 <__aeabi_dsub+0x280>
 8001282:	e08c      	b.n	800139e <__aeabi_dsub+0x39a>
 8001284:	4650      	mov	r0, sl
 8001286:	1a17      	subs	r7, r2, r0
 8001288:	42ba      	cmp	r2, r7
 800128a:	4192      	sbcs	r2, r2
 800128c:	1b0c      	subs	r4, r1, r4
 800128e:	4255      	negs	r5, r2
 8001290:	1b65      	subs	r5, r4, r5
 8001292:	4698      	mov	r8, r3
 8001294:	e714      	b.n	80010c0 <__aeabi_dsub+0xbc>
 8001296:	2501      	movs	r5, #1
 8001298:	4643      	mov	r3, r8
 800129a:	2400      	movs	r4, #0
 800129c:	401d      	ands	r5, r3
 800129e:	2700      	movs	r7, #0
 80012a0:	e755      	b.n	800114e <__aeabi_dsub+0x14a>
 80012a2:	4c2a      	ldr	r4, [pc, #168]	; (800134c <__aeabi_dsub+0x348>)
 80012a4:	1af6      	subs	r6, r6, r3
 80012a6:	402c      	ands	r4, r5
 80012a8:	e732      	b.n	8001110 <__aeabi_dsub+0x10c>
 80012aa:	003d      	movs	r5, r7
 80012ac:	3828      	subs	r0, #40	; 0x28
 80012ae:	4085      	lsls	r5, r0
 80012b0:	2700      	movs	r7, #0
 80012b2:	e717      	b.n	80010e4 <__aeabi_dsub+0xe0>
 80012b4:	0038      	movs	r0, r7
 80012b6:	f000 fa89 	bl	80017cc <__clzsi2>
 80012ba:	3020      	adds	r0, #32
 80012bc:	e706      	b.n	80010cc <__aeabi_dsub+0xc8>
 80012be:	430a      	orrs	r2, r1
 80012c0:	0017      	movs	r7, r2
 80012c2:	2100      	movs	r1, #0
 80012c4:	1e7a      	subs	r2, r7, #1
 80012c6:	4197      	sbcs	r7, r2
 80012c8:	e6ee      	b.n	80010a8 <__aeabi_dsub+0xa4>
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d000      	beq.n	80012d0 <__aeabi_dsub+0x2cc>
 80012ce:	e0e5      	b.n	800149c <__aeabi_dsub+0x498>
 80012d0:	1c73      	adds	r3, r6, #1
 80012d2:	469c      	mov	ip, r3
 80012d4:	055b      	lsls	r3, r3, #21
 80012d6:	0d5b      	lsrs	r3, r3, #21
 80012d8:	2b01      	cmp	r3, #1
 80012da:	dc00      	bgt.n	80012de <__aeabi_dsub+0x2da>
 80012dc:	e09f      	b.n	800141e <__aeabi_dsub+0x41a>
 80012de:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <__aeabi_dsub+0x344>)
 80012e0:	459c      	cmp	ip, r3
 80012e2:	d100      	bne.n	80012e6 <__aeabi_dsub+0x2e2>
 80012e4:	e0c5      	b.n	8001472 <__aeabi_dsub+0x46e>
 80012e6:	4452      	add	r2, sl
 80012e8:	4552      	cmp	r2, sl
 80012ea:	4180      	sbcs	r0, r0
 80012ec:	1864      	adds	r4, r4, r1
 80012ee:	4240      	negs	r0, r0
 80012f0:	1824      	adds	r4, r4, r0
 80012f2:	07e7      	lsls	r7, r4, #31
 80012f4:	0852      	lsrs	r2, r2, #1
 80012f6:	4317      	orrs	r7, r2
 80012f8:	0864      	lsrs	r4, r4, #1
 80012fa:	4666      	mov	r6, ip
 80012fc:	e708      	b.n	8001110 <__aeabi_dsub+0x10c>
 80012fe:	4812      	ldr	r0, [pc, #72]	; (8001348 <__aeabi_dsub+0x344>)
 8001300:	4285      	cmp	r5, r0
 8001302:	d100      	bne.n	8001306 <__aeabi_dsub+0x302>
 8001304:	e085      	b.n	8001412 <__aeabi_dsub+0x40e>
 8001306:	001d      	movs	r5, r3
 8001308:	e6bc      	b.n	8001084 <__aeabi_dsub+0x80>
 800130a:	0029      	movs	r1, r5
 800130c:	3e1f      	subs	r6, #31
 800130e:	40f1      	lsrs	r1, r6
 8001310:	2b20      	cmp	r3, #32
 8001312:	d100      	bne.n	8001316 <__aeabi_dsub+0x312>
 8001314:	e07f      	b.n	8001416 <__aeabi_dsub+0x412>
 8001316:	2240      	movs	r2, #64	; 0x40
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	409d      	lsls	r5, r3
 800131c:	432f      	orrs	r7, r5
 800131e:	1e7d      	subs	r5, r7, #1
 8001320:	41af      	sbcs	r7, r5
 8001322:	2400      	movs	r4, #0
 8001324:	430f      	orrs	r7, r1
 8001326:	2600      	movs	r6, #0
 8001328:	e78e      	b.n	8001248 <__aeabi_dsub+0x244>
 800132a:	002b      	movs	r3, r5
 800132c:	000f      	movs	r7, r1
 800132e:	3b20      	subs	r3, #32
 8001330:	40df      	lsrs	r7, r3
 8001332:	2d20      	cmp	r5, #32
 8001334:	d071      	beq.n	800141a <__aeabi_dsub+0x416>
 8001336:	2340      	movs	r3, #64	; 0x40
 8001338:	1b5d      	subs	r5, r3, r5
 800133a:	40a9      	lsls	r1, r5
 800133c:	430a      	orrs	r2, r1
 800133e:	1e51      	subs	r1, r2, #1
 8001340:	418a      	sbcs	r2, r1
 8001342:	2100      	movs	r1, #0
 8001344:	4317      	orrs	r7, r2
 8001346:	e6af      	b.n	80010a8 <__aeabi_dsub+0xa4>
 8001348:	000007ff 	.word	0x000007ff
 800134c:	ff7fffff 	.word	0xff7fffff
 8001350:	800fffff 	.word	0x800fffff
 8001354:	2e00      	cmp	r6, #0
 8001356:	d03e      	beq.n	80013d6 <__aeabi_dsub+0x3d2>
 8001358:	4eb3      	ldr	r6, [pc, #716]	; (8001628 <__aeabi_dsub+0x624>)
 800135a:	45b4      	cmp	ip, r6
 800135c:	d045      	beq.n	80013ea <__aeabi_dsub+0x3e6>
 800135e:	2680      	movs	r6, #128	; 0x80
 8001360:	0436      	lsls	r6, r6, #16
 8001362:	426d      	negs	r5, r5
 8001364:	4334      	orrs	r4, r6
 8001366:	2d38      	cmp	r5, #56	; 0x38
 8001368:	dd00      	ble.n	800136c <__aeabi_dsub+0x368>
 800136a:	e0a8      	b.n	80014be <__aeabi_dsub+0x4ba>
 800136c:	2d1f      	cmp	r5, #31
 800136e:	dd00      	ble.n	8001372 <__aeabi_dsub+0x36e>
 8001370:	e11f      	b.n	80015b2 <__aeabi_dsub+0x5ae>
 8001372:	2620      	movs	r6, #32
 8001374:	0027      	movs	r7, r4
 8001376:	4650      	mov	r0, sl
 8001378:	1b76      	subs	r6, r6, r5
 800137a:	40b7      	lsls	r7, r6
 800137c:	40e8      	lsrs	r0, r5
 800137e:	4307      	orrs	r7, r0
 8001380:	4650      	mov	r0, sl
 8001382:	40b0      	lsls	r0, r6
 8001384:	1e46      	subs	r6, r0, #1
 8001386:	41b0      	sbcs	r0, r6
 8001388:	40ec      	lsrs	r4, r5
 800138a:	4338      	orrs	r0, r7
 800138c:	1a17      	subs	r7, r2, r0
 800138e:	42ba      	cmp	r2, r7
 8001390:	4192      	sbcs	r2, r2
 8001392:	1b0c      	subs	r4, r1, r4
 8001394:	4252      	negs	r2, r2
 8001396:	1aa4      	subs	r4, r4, r2
 8001398:	4666      	mov	r6, ip
 800139a:	4698      	mov	r8, r3
 800139c:	e68b      	b.n	80010b6 <__aeabi_dsub+0xb2>
 800139e:	4664      	mov	r4, ip
 80013a0:	4667      	mov	r7, ip
 80013a2:	432c      	orrs	r4, r5
 80013a4:	d000      	beq.n	80013a8 <__aeabi_dsub+0x3a4>
 80013a6:	e68b      	b.n	80010c0 <__aeabi_dsub+0xbc>
 80013a8:	2500      	movs	r5, #0
 80013aa:	2600      	movs	r6, #0
 80013ac:	2700      	movs	r7, #0
 80013ae:	e6ea      	b.n	8001186 <__aeabi_dsub+0x182>
 80013b0:	001e      	movs	r6, r3
 80013b2:	e6ad      	b.n	8001110 <__aeabi_dsub+0x10c>
 80013b4:	2b1f      	cmp	r3, #31
 80013b6:	dc60      	bgt.n	800147a <__aeabi_dsub+0x476>
 80013b8:	2720      	movs	r7, #32
 80013ba:	1af8      	subs	r0, r7, r3
 80013bc:	000f      	movs	r7, r1
 80013be:	4684      	mov	ip, r0
 80013c0:	4087      	lsls	r7, r0
 80013c2:	0010      	movs	r0, r2
 80013c4:	40d8      	lsrs	r0, r3
 80013c6:	4307      	orrs	r7, r0
 80013c8:	4660      	mov	r0, ip
 80013ca:	4082      	lsls	r2, r0
 80013cc:	1e50      	subs	r0, r2, #1
 80013ce:	4182      	sbcs	r2, r0
 80013d0:	40d9      	lsrs	r1, r3
 80013d2:	4317      	orrs	r7, r2
 80013d4:	e6f5      	b.n	80011c2 <__aeabi_dsub+0x1be>
 80013d6:	0026      	movs	r6, r4
 80013d8:	4650      	mov	r0, sl
 80013da:	4306      	orrs	r6, r0
 80013dc:	d005      	beq.n	80013ea <__aeabi_dsub+0x3e6>
 80013de:	43ed      	mvns	r5, r5
 80013e0:	2d00      	cmp	r5, #0
 80013e2:	d0d3      	beq.n	800138c <__aeabi_dsub+0x388>
 80013e4:	4e90      	ldr	r6, [pc, #576]	; (8001628 <__aeabi_dsub+0x624>)
 80013e6:	45b4      	cmp	ip, r6
 80013e8:	d1bd      	bne.n	8001366 <__aeabi_dsub+0x362>
 80013ea:	000c      	movs	r4, r1
 80013ec:	0017      	movs	r7, r2
 80013ee:	4666      	mov	r6, ip
 80013f0:	4698      	mov	r8, r3
 80013f2:	e68d      	b.n	8001110 <__aeabi_dsub+0x10c>
 80013f4:	488c      	ldr	r0, [pc, #560]	; (8001628 <__aeabi_dsub+0x624>)
 80013f6:	4283      	cmp	r3, r0
 80013f8:	d00b      	beq.n	8001412 <__aeabi_dsub+0x40e>
 80013fa:	4663      	mov	r3, ip
 80013fc:	e6d9      	b.n	80011b2 <__aeabi_dsub+0x1ae>
 80013fe:	2d00      	cmp	r5, #0
 8001400:	d000      	beq.n	8001404 <__aeabi_dsub+0x400>
 8001402:	e096      	b.n	8001532 <__aeabi_dsub+0x52e>
 8001404:	0008      	movs	r0, r1
 8001406:	4310      	orrs	r0, r2
 8001408:	d100      	bne.n	800140c <__aeabi_dsub+0x408>
 800140a:	e0e2      	b.n	80015d2 <__aeabi_dsub+0x5ce>
 800140c:	000c      	movs	r4, r1
 800140e:	0017      	movs	r7, r2
 8001410:	4698      	mov	r8, r3
 8001412:	4e85      	ldr	r6, [pc, #532]	; (8001628 <__aeabi_dsub+0x624>)
 8001414:	e67c      	b.n	8001110 <__aeabi_dsub+0x10c>
 8001416:	2500      	movs	r5, #0
 8001418:	e780      	b.n	800131c <__aeabi_dsub+0x318>
 800141a:	2100      	movs	r1, #0
 800141c:	e78e      	b.n	800133c <__aeabi_dsub+0x338>
 800141e:	0023      	movs	r3, r4
 8001420:	4650      	mov	r0, sl
 8001422:	4303      	orrs	r3, r0
 8001424:	2e00      	cmp	r6, #0
 8001426:	d000      	beq.n	800142a <__aeabi_dsub+0x426>
 8001428:	e0a8      	b.n	800157c <__aeabi_dsub+0x578>
 800142a:	2b00      	cmp	r3, #0
 800142c:	d100      	bne.n	8001430 <__aeabi_dsub+0x42c>
 800142e:	e0de      	b.n	80015ee <__aeabi_dsub+0x5ea>
 8001430:	000b      	movs	r3, r1
 8001432:	4313      	orrs	r3, r2
 8001434:	d100      	bne.n	8001438 <__aeabi_dsub+0x434>
 8001436:	e66b      	b.n	8001110 <__aeabi_dsub+0x10c>
 8001438:	4452      	add	r2, sl
 800143a:	4552      	cmp	r2, sl
 800143c:	4180      	sbcs	r0, r0
 800143e:	1864      	adds	r4, r4, r1
 8001440:	4240      	negs	r0, r0
 8001442:	1824      	adds	r4, r4, r0
 8001444:	0017      	movs	r7, r2
 8001446:	0223      	lsls	r3, r4, #8
 8001448:	d400      	bmi.n	800144c <__aeabi_dsub+0x448>
 800144a:	e6fd      	b.n	8001248 <__aeabi_dsub+0x244>
 800144c:	4b77      	ldr	r3, [pc, #476]	; (800162c <__aeabi_dsub+0x628>)
 800144e:	4666      	mov	r6, ip
 8001450:	401c      	ands	r4, r3
 8001452:	e65d      	b.n	8001110 <__aeabi_dsub+0x10c>
 8001454:	0025      	movs	r5, r4
 8001456:	4650      	mov	r0, sl
 8001458:	4305      	orrs	r5, r0
 800145a:	2e00      	cmp	r6, #0
 800145c:	d1cf      	bne.n	80013fe <__aeabi_dsub+0x3fa>
 800145e:	2d00      	cmp	r5, #0
 8001460:	d14f      	bne.n	8001502 <__aeabi_dsub+0x4fe>
 8001462:	000c      	movs	r4, r1
 8001464:	4314      	orrs	r4, r2
 8001466:	d100      	bne.n	800146a <__aeabi_dsub+0x466>
 8001468:	e0a0      	b.n	80015ac <__aeabi_dsub+0x5a8>
 800146a:	000c      	movs	r4, r1
 800146c:	0017      	movs	r7, r2
 800146e:	4698      	mov	r8, r3
 8001470:	e64e      	b.n	8001110 <__aeabi_dsub+0x10c>
 8001472:	4666      	mov	r6, ip
 8001474:	2400      	movs	r4, #0
 8001476:	2700      	movs	r7, #0
 8001478:	e685      	b.n	8001186 <__aeabi_dsub+0x182>
 800147a:	001f      	movs	r7, r3
 800147c:	0008      	movs	r0, r1
 800147e:	3f20      	subs	r7, #32
 8001480:	40f8      	lsrs	r0, r7
 8001482:	0007      	movs	r7, r0
 8001484:	2b20      	cmp	r3, #32
 8001486:	d100      	bne.n	800148a <__aeabi_dsub+0x486>
 8001488:	e08e      	b.n	80015a8 <__aeabi_dsub+0x5a4>
 800148a:	2040      	movs	r0, #64	; 0x40
 800148c:	1ac3      	subs	r3, r0, r3
 800148e:	4099      	lsls	r1, r3
 8001490:	430a      	orrs	r2, r1
 8001492:	1e51      	subs	r1, r2, #1
 8001494:	418a      	sbcs	r2, r1
 8001496:	2100      	movs	r1, #0
 8001498:	4317      	orrs	r7, r2
 800149a:	e692      	b.n	80011c2 <__aeabi_dsub+0x1be>
 800149c:	2e00      	cmp	r6, #0
 800149e:	d114      	bne.n	80014ca <__aeabi_dsub+0x4c6>
 80014a0:	0026      	movs	r6, r4
 80014a2:	4650      	mov	r0, sl
 80014a4:	4306      	orrs	r6, r0
 80014a6:	d062      	beq.n	800156e <__aeabi_dsub+0x56a>
 80014a8:	43db      	mvns	r3, r3
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d15c      	bne.n	8001568 <__aeabi_dsub+0x564>
 80014ae:	1887      	adds	r7, r0, r2
 80014b0:	4297      	cmp	r7, r2
 80014b2:	4192      	sbcs	r2, r2
 80014b4:	1864      	adds	r4, r4, r1
 80014b6:	4252      	negs	r2, r2
 80014b8:	18a4      	adds	r4, r4, r2
 80014ba:	4666      	mov	r6, ip
 80014bc:	e687      	b.n	80011ce <__aeabi_dsub+0x1ca>
 80014be:	4650      	mov	r0, sl
 80014c0:	4320      	orrs	r0, r4
 80014c2:	1e44      	subs	r4, r0, #1
 80014c4:	41a0      	sbcs	r0, r4
 80014c6:	2400      	movs	r4, #0
 80014c8:	e760      	b.n	800138c <__aeabi_dsub+0x388>
 80014ca:	4e57      	ldr	r6, [pc, #348]	; (8001628 <__aeabi_dsub+0x624>)
 80014cc:	45b4      	cmp	ip, r6
 80014ce:	d04e      	beq.n	800156e <__aeabi_dsub+0x56a>
 80014d0:	2680      	movs	r6, #128	; 0x80
 80014d2:	0436      	lsls	r6, r6, #16
 80014d4:	425b      	negs	r3, r3
 80014d6:	4334      	orrs	r4, r6
 80014d8:	2b38      	cmp	r3, #56	; 0x38
 80014da:	dd00      	ble.n	80014de <__aeabi_dsub+0x4da>
 80014dc:	e07f      	b.n	80015de <__aeabi_dsub+0x5da>
 80014de:	2b1f      	cmp	r3, #31
 80014e0:	dd00      	ble.n	80014e4 <__aeabi_dsub+0x4e0>
 80014e2:	e08b      	b.n	80015fc <__aeabi_dsub+0x5f8>
 80014e4:	2620      	movs	r6, #32
 80014e6:	0027      	movs	r7, r4
 80014e8:	4650      	mov	r0, sl
 80014ea:	1af6      	subs	r6, r6, r3
 80014ec:	40b7      	lsls	r7, r6
 80014ee:	40d8      	lsrs	r0, r3
 80014f0:	4307      	orrs	r7, r0
 80014f2:	4650      	mov	r0, sl
 80014f4:	40b0      	lsls	r0, r6
 80014f6:	1e46      	subs	r6, r0, #1
 80014f8:	41b0      	sbcs	r0, r6
 80014fa:	4307      	orrs	r7, r0
 80014fc:	40dc      	lsrs	r4, r3
 80014fe:	18bf      	adds	r7, r7, r2
 8001500:	e7d6      	b.n	80014b0 <__aeabi_dsub+0x4ac>
 8001502:	000d      	movs	r5, r1
 8001504:	4315      	orrs	r5, r2
 8001506:	d100      	bne.n	800150a <__aeabi_dsub+0x506>
 8001508:	e602      	b.n	8001110 <__aeabi_dsub+0x10c>
 800150a:	4650      	mov	r0, sl
 800150c:	1a80      	subs	r0, r0, r2
 800150e:	4582      	cmp	sl, r0
 8001510:	41bf      	sbcs	r7, r7
 8001512:	1a65      	subs	r5, r4, r1
 8001514:	427f      	negs	r7, r7
 8001516:	1bed      	subs	r5, r5, r7
 8001518:	4684      	mov	ip, r0
 800151a:	0228      	lsls	r0, r5, #8
 800151c:	d400      	bmi.n	8001520 <__aeabi_dsub+0x51c>
 800151e:	e68d      	b.n	800123c <__aeabi_dsub+0x238>
 8001520:	4650      	mov	r0, sl
 8001522:	1a17      	subs	r7, r2, r0
 8001524:	42ba      	cmp	r2, r7
 8001526:	4192      	sbcs	r2, r2
 8001528:	1b0c      	subs	r4, r1, r4
 800152a:	4252      	negs	r2, r2
 800152c:	1aa4      	subs	r4, r4, r2
 800152e:	4698      	mov	r8, r3
 8001530:	e5ee      	b.n	8001110 <__aeabi_dsub+0x10c>
 8001532:	000d      	movs	r5, r1
 8001534:	4315      	orrs	r5, r2
 8001536:	d100      	bne.n	800153a <__aeabi_dsub+0x536>
 8001538:	e76b      	b.n	8001412 <__aeabi_dsub+0x40e>
 800153a:	4650      	mov	r0, sl
 800153c:	0767      	lsls	r7, r4, #29
 800153e:	08c0      	lsrs	r0, r0, #3
 8001540:	4307      	orrs	r7, r0
 8001542:	2080      	movs	r0, #128	; 0x80
 8001544:	08e4      	lsrs	r4, r4, #3
 8001546:	0300      	lsls	r0, r0, #12
 8001548:	4204      	tst	r4, r0
 800154a:	d007      	beq.n	800155c <__aeabi_dsub+0x558>
 800154c:	08cd      	lsrs	r5, r1, #3
 800154e:	4205      	tst	r5, r0
 8001550:	d104      	bne.n	800155c <__aeabi_dsub+0x558>
 8001552:	002c      	movs	r4, r5
 8001554:	4698      	mov	r8, r3
 8001556:	08d7      	lsrs	r7, r2, #3
 8001558:	0749      	lsls	r1, r1, #29
 800155a:	430f      	orrs	r7, r1
 800155c:	0f7b      	lsrs	r3, r7, #29
 800155e:	00e4      	lsls	r4, r4, #3
 8001560:	431c      	orrs	r4, r3
 8001562:	00ff      	lsls	r7, r7, #3
 8001564:	4e30      	ldr	r6, [pc, #192]	; (8001628 <__aeabi_dsub+0x624>)
 8001566:	e5d3      	b.n	8001110 <__aeabi_dsub+0x10c>
 8001568:	4e2f      	ldr	r6, [pc, #188]	; (8001628 <__aeabi_dsub+0x624>)
 800156a:	45b4      	cmp	ip, r6
 800156c:	d1b4      	bne.n	80014d8 <__aeabi_dsub+0x4d4>
 800156e:	000c      	movs	r4, r1
 8001570:	0017      	movs	r7, r2
 8001572:	4666      	mov	r6, ip
 8001574:	e5cc      	b.n	8001110 <__aeabi_dsub+0x10c>
 8001576:	2700      	movs	r7, #0
 8001578:	2400      	movs	r4, #0
 800157a:	e5e8      	b.n	800114e <__aeabi_dsub+0x14a>
 800157c:	2b00      	cmp	r3, #0
 800157e:	d039      	beq.n	80015f4 <__aeabi_dsub+0x5f0>
 8001580:	000b      	movs	r3, r1
 8001582:	4313      	orrs	r3, r2
 8001584:	d100      	bne.n	8001588 <__aeabi_dsub+0x584>
 8001586:	e744      	b.n	8001412 <__aeabi_dsub+0x40e>
 8001588:	08c0      	lsrs	r0, r0, #3
 800158a:	0767      	lsls	r7, r4, #29
 800158c:	4307      	orrs	r7, r0
 800158e:	2080      	movs	r0, #128	; 0x80
 8001590:	08e4      	lsrs	r4, r4, #3
 8001592:	0300      	lsls	r0, r0, #12
 8001594:	4204      	tst	r4, r0
 8001596:	d0e1      	beq.n	800155c <__aeabi_dsub+0x558>
 8001598:	08cb      	lsrs	r3, r1, #3
 800159a:	4203      	tst	r3, r0
 800159c:	d1de      	bne.n	800155c <__aeabi_dsub+0x558>
 800159e:	08d7      	lsrs	r7, r2, #3
 80015a0:	0749      	lsls	r1, r1, #29
 80015a2:	430f      	orrs	r7, r1
 80015a4:	001c      	movs	r4, r3
 80015a6:	e7d9      	b.n	800155c <__aeabi_dsub+0x558>
 80015a8:	2100      	movs	r1, #0
 80015aa:	e771      	b.n	8001490 <__aeabi_dsub+0x48c>
 80015ac:	2500      	movs	r5, #0
 80015ae:	2700      	movs	r7, #0
 80015b0:	e5e9      	b.n	8001186 <__aeabi_dsub+0x182>
 80015b2:	002e      	movs	r6, r5
 80015b4:	0027      	movs	r7, r4
 80015b6:	3e20      	subs	r6, #32
 80015b8:	40f7      	lsrs	r7, r6
 80015ba:	2d20      	cmp	r5, #32
 80015bc:	d02f      	beq.n	800161e <__aeabi_dsub+0x61a>
 80015be:	2640      	movs	r6, #64	; 0x40
 80015c0:	1b75      	subs	r5, r6, r5
 80015c2:	40ac      	lsls	r4, r5
 80015c4:	4650      	mov	r0, sl
 80015c6:	4320      	orrs	r0, r4
 80015c8:	1e44      	subs	r4, r0, #1
 80015ca:	41a0      	sbcs	r0, r4
 80015cc:	2400      	movs	r4, #0
 80015ce:	4338      	orrs	r0, r7
 80015d0:	e6dc      	b.n	800138c <__aeabi_dsub+0x388>
 80015d2:	2480      	movs	r4, #128	; 0x80
 80015d4:	2500      	movs	r5, #0
 80015d6:	0324      	lsls	r4, r4, #12
 80015d8:	4e13      	ldr	r6, [pc, #76]	; (8001628 <__aeabi_dsub+0x624>)
 80015da:	2700      	movs	r7, #0
 80015dc:	e5d3      	b.n	8001186 <__aeabi_dsub+0x182>
 80015de:	4650      	mov	r0, sl
 80015e0:	4320      	orrs	r0, r4
 80015e2:	0007      	movs	r7, r0
 80015e4:	1e78      	subs	r0, r7, #1
 80015e6:	4187      	sbcs	r7, r0
 80015e8:	2400      	movs	r4, #0
 80015ea:	18bf      	adds	r7, r7, r2
 80015ec:	e760      	b.n	80014b0 <__aeabi_dsub+0x4ac>
 80015ee:	000c      	movs	r4, r1
 80015f0:	0017      	movs	r7, r2
 80015f2:	e58d      	b.n	8001110 <__aeabi_dsub+0x10c>
 80015f4:	000c      	movs	r4, r1
 80015f6:	0017      	movs	r7, r2
 80015f8:	4e0b      	ldr	r6, [pc, #44]	; (8001628 <__aeabi_dsub+0x624>)
 80015fa:	e589      	b.n	8001110 <__aeabi_dsub+0x10c>
 80015fc:	001e      	movs	r6, r3
 80015fe:	0027      	movs	r7, r4
 8001600:	3e20      	subs	r6, #32
 8001602:	40f7      	lsrs	r7, r6
 8001604:	2b20      	cmp	r3, #32
 8001606:	d00c      	beq.n	8001622 <__aeabi_dsub+0x61e>
 8001608:	2640      	movs	r6, #64	; 0x40
 800160a:	1af3      	subs	r3, r6, r3
 800160c:	409c      	lsls	r4, r3
 800160e:	4650      	mov	r0, sl
 8001610:	4320      	orrs	r0, r4
 8001612:	1e44      	subs	r4, r0, #1
 8001614:	41a0      	sbcs	r0, r4
 8001616:	4307      	orrs	r7, r0
 8001618:	2400      	movs	r4, #0
 800161a:	18bf      	adds	r7, r7, r2
 800161c:	e748      	b.n	80014b0 <__aeabi_dsub+0x4ac>
 800161e:	2400      	movs	r4, #0
 8001620:	e7d0      	b.n	80015c4 <__aeabi_dsub+0x5c0>
 8001622:	2400      	movs	r4, #0
 8001624:	e7f3      	b.n	800160e <__aeabi_dsub+0x60a>
 8001626:	46c0      	nop			; (mov r8, r8)
 8001628:	000007ff 	.word	0x000007ff
 800162c:	ff7fffff 	.word	0xff7fffff

08001630 <__aeabi_dcmpun>:
 8001630:	b570      	push	{r4, r5, r6, lr}
 8001632:	4e0e      	ldr	r6, [pc, #56]	; (800166c <__aeabi_dcmpun+0x3c>)
 8001634:	030d      	lsls	r5, r1, #12
 8001636:	031c      	lsls	r4, r3, #12
 8001638:	0049      	lsls	r1, r1, #1
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	0b2d      	lsrs	r5, r5, #12
 800163e:	0d49      	lsrs	r1, r1, #21
 8001640:	0b24      	lsrs	r4, r4, #12
 8001642:	0d5b      	lsrs	r3, r3, #21
 8001644:	42b1      	cmp	r1, r6
 8001646:	d004      	beq.n	8001652 <__aeabi_dcmpun+0x22>
 8001648:	4908      	ldr	r1, [pc, #32]	; (800166c <__aeabi_dcmpun+0x3c>)
 800164a:	2000      	movs	r0, #0
 800164c:	428b      	cmp	r3, r1
 800164e:	d008      	beq.n	8001662 <__aeabi_dcmpun+0x32>
 8001650:	bd70      	pop	{r4, r5, r6, pc}
 8001652:	4305      	orrs	r5, r0
 8001654:	2001      	movs	r0, #1
 8001656:	2d00      	cmp	r5, #0
 8001658:	d1fa      	bne.n	8001650 <__aeabi_dcmpun+0x20>
 800165a:	4904      	ldr	r1, [pc, #16]	; (800166c <__aeabi_dcmpun+0x3c>)
 800165c:	2000      	movs	r0, #0
 800165e:	428b      	cmp	r3, r1
 8001660:	d1f6      	bne.n	8001650 <__aeabi_dcmpun+0x20>
 8001662:	4314      	orrs	r4, r2
 8001664:	0020      	movs	r0, r4
 8001666:	1e44      	subs	r4, r0, #1
 8001668:	41a0      	sbcs	r0, r4
 800166a:	e7f1      	b.n	8001650 <__aeabi_dcmpun+0x20>
 800166c:	000007ff 	.word	0x000007ff

08001670 <__aeabi_d2iz>:
 8001670:	b530      	push	{r4, r5, lr}
 8001672:	4d13      	ldr	r5, [pc, #76]	; (80016c0 <__aeabi_d2iz+0x50>)
 8001674:	030a      	lsls	r2, r1, #12
 8001676:	004b      	lsls	r3, r1, #1
 8001678:	0b12      	lsrs	r2, r2, #12
 800167a:	0d5b      	lsrs	r3, r3, #21
 800167c:	0fc9      	lsrs	r1, r1, #31
 800167e:	2400      	movs	r4, #0
 8001680:	42ab      	cmp	r3, r5
 8001682:	dd10      	ble.n	80016a6 <__aeabi_d2iz+0x36>
 8001684:	4c0f      	ldr	r4, [pc, #60]	; (80016c4 <__aeabi_d2iz+0x54>)
 8001686:	42a3      	cmp	r3, r4
 8001688:	dc0f      	bgt.n	80016aa <__aeabi_d2iz+0x3a>
 800168a:	2480      	movs	r4, #128	; 0x80
 800168c:	4d0e      	ldr	r5, [pc, #56]	; (80016c8 <__aeabi_d2iz+0x58>)
 800168e:	0364      	lsls	r4, r4, #13
 8001690:	4322      	orrs	r2, r4
 8001692:	1aed      	subs	r5, r5, r3
 8001694:	2d1f      	cmp	r5, #31
 8001696:	dd0b      	ble.n	80016b0 <__aeabi_d2iz+0x40>
 8001698:	480c      	ldr	r0, [pc, #48]	; (80016cc <__aeabi_d2iz+0x5c>)
 800169a:	1ac3      	subs	r3, r0, r3
 800169c:	40da      	lsrs	r2, r3
 800169e:	4254      	negs	r4, r2
 80016a0:	2900      	cmp	r1, #0
 80016a2:	d100      	bne.n	80016a6 <__aeabi_d2iz+0x36>
 80016a4:	0014      	movs	r4, r2
 80016a6:	0020      	movs	r0, r4
 80016a8:	bd30      	pop	{r4, r5, pc}
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <__aeabi_d2iz+0x60>)
 80016ac:	18cc      	adds	r4, r1, r3
 80016ae:	e7fa      	b.n	80016a6 <__aeabi_d2iz+0x36>
 80016b0:	4c08      	ldr	r4, [pc, #32]	; (80016d4 <__aeabi_d2iz+0x64>)
 80016b2:	40e8      	lsrs	r0, r5
 80016b4:	46a4      	mov	ip, r4
 80016b6:	4463      	add	r3, ip
 80016b8:	409a      	lsls	r2, r3
 80016ba:	4302      	orrs	r2, r0
 80016bc:	e7ef      	b.n	800169e <__aeabi_d2iz+0x2e>
 80016be:	46c0      	nop			; (mov r8, r8)
 80016c0:	000003fe 	.word	0x000003fe
 80016c4:	0000041d 	.word	0x0000041d
 80016c8:	00000433 	.word	0x00000433
 80016cc:	00000413 	.word	0x00000413
 80016d0:	7fffffff 	.word	0x7fffffff
 80016d4:	fffffbed 	.word	0xfffffbed

080016d8 <__aeabi_i2d>:
 80016d8:	b570      	push	{r4, r5, r6, lr}
 80016da:	2800      	cmp	r0, #0
 80016dc:	d030      	beq.n	8001740 <__aeabi_i2d+0x68>
 80016de:	17c3      	asrs	r3, r0, #31
 80016e0:	18c4      	adds	r4, r0, r3
 80016e2:	405c      	eors	r4, r3
 80016e4:	0fc5      	lsrs	r5, r0, #31
 80016e6:	0020      	movs	r0, r4
 80016e8:	f000 f870 	bl	80017cc <__clzsi2>
 80016ec:	4b17      	ldr	r3, [pc, #92]	; (800174c <__aeabi_i2d+0x74>)
 80016ee:	4a18      	ldr	r2, [pc, #96]	; (8001750 <__aeabi_i2d+0x78>)
 80016f0:	1a1b      	subs	r3, r3, r0
 80016f2:	1ad2      	subs	r2, r2, r3
 80016f4:	2a1f      	cmp	r2, #31
 80016f6:	dd18      	ble.n	800172a <__aeabi_i2d+0x52>
 80016f8:	4a16      	ldr	r2, [pc, #88]	; (8001754 <__aeabi_i2d+0x7c>)
 80016fa:	1ad2      	subs	r2, r2, r3
 80016fc:	4094      	lsls	r4, r2
 80016fe:	2200      	movs	r2, #0
 8001700:	0324      	lsls	r4, r4, #12
 8001702:	055b      	lsls	r3, r3, #21
 8001704:	0b24      	lsrs	r4, r4, #12
 8001706:	0d5b      	lsrs	r3, r3, #21
 8001708:	2100      	movs	r1, #0
 800170a:	0010      	movs	r0, r2
 800170c:	0324      	lsls	r4, r4, #12
 800170e:	0d0a      	lsrs	r2, r1, #20
 8001710:	0b24      	lsrs	r4, r4, #12
 8001712:	0512      	lsls	r2, r2, #20
 8001714:	4322      	orrs	r2, r4
 8001716:	4c10      	ldr	r4, [pc, #64]	; (8001758 <__aeabi_i2d+0x80>)
 8001718:	051b      	lsls	r3, r3, #20
 800171a:	4022      	ands	r2, r4
 800171c:	4313      	orrs	r3, r2
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	07ed      	lsls	r5, r5, #31
 8001722:	085b      	lsrs	r3, r3, #1
 8001724:	432b      	orrs	r3, r5
 8001726:	0019      	movs	r1, r3
 8001728:	bd70      	pop	{r4, r5, r6, pc}
 800172a:	0021      	movs	r1, r4
 800172c:	4091      	lsls	r1, r2
 800172e:	000a      	movs	r2, r1
 8001730:	210b      	movs	r1, #11
 8001732:	1a08      	subs	r0, r1, r0
 8001734:	40c4      	lsrs	r4, r0
 8001736:	055b      	lsls	r3, r3, #21
 8001738:	0324      	lsls	r4, r4, #12
 800173a:	0b24      	lsrs	r4, r4, #12
 800173c:	0d5b      	lsrs	r3, r3, #21
 800173e:	e7e3      	b.n	8001708 <__aeabi_i2d+0x30>
 8001740:	2500      	movs	r5, #0
 8001742:	2300      	movs	r3, #0
 8001744:	2400      	movs	r4, #0
 8001746:	2200      	movs	r2, #0
 8001748:	e7de      	b.n	8001708 <__aeabi_i2d+0x30>
 800174a:	46c0      	nop			; (mov r8, r8)
 800174c:	0000041e 	.word	0x0000041e
 8001750:	00000433 	.word	0x00000433
 8001754:	00000413 	.word	0x00000413
 8001758:	800fffff 	.word	0x800fffff

0800175c <__aeabi_ui2d>:
 800175c:	b510      	push	{r4, lr}
 800175e:	1e04      	subs	r4, r0, #0
 8001760:	d028      	beq.n	80017b4 <__aeabi_ui2d+0x58>
 8001762:	f000 f833 	bl	80017cc <__clzsi2>
 8001766:	4b15      	ldr	r3, [pc, #84]	; (80017bc <__aeabi_ui2d+0x60>)
 8001768:	4a15      	ldr	r2, [pc, #84]	; (80017c0 <__aeabi_ui2d+0x64>)
 800176a:	1a1b      	subs	r3, r3, r0
 800176c:	1ad2      	subs	r2, r2, r3
 800176e:	2a1f      	cmp	r2, #31
 8001770:	dd15      	ble.n	800179e <__aeabi_ui2d+0x42>
 8001772:	4a14      	ldr	r2, [pc, #80]	; (80017c4 <__aeabi_ui2d+0x68>)
 8001774:	1ad2      	subs	r2, r2, r3
 8001776:	4094      	lsls	r4, r2
 8001778:	2200      	movs	r2, #0
 800177a:	0324      	lsls	r4, r4, #12
 800177c:	055b      	lsls	r3, r3, #21
 800177e:	0b24      	lsrs	r4, r4, #12
 8001780:	0d5b      	lsrs	r3, r3, #21
 8001782:	2100      	movs	r1, #0
 8001784:	0010      	movs	r0, r2
 8001786:	0324      	lsls	r4, r4, #12
 8001788:	0d0a      	lsrs	r2, r1, #20
 800178a:	0b24      	lsrs	r4, r4, #12
 800178c:	0512      	lsls	r2, r2, #20
 800178e:	4322      	orrs	r2, r4
 8001790:	4c0d      	ldr	r4, [pc, #52]	; (80017c8 <__aeabi_ui2d+0x6c>)
 8001792:	051b      	lsls	r3, r3, #20
 8001794:	4022      	ands	r2, r4
 8001796:	4313      	orrs	r3, r2
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	0859      	lsrs	r1, r3, #1
 800179c:	bd10      	pop	{r4, pc}
 800179e:	0021      	movs	r1, r4
 80017a0:	4091      	lsls	r1, r2
 80017a2:	000a      	movs	r2, r1
 80017a4:	210b      	movs	r1, #11
 80017a6:	1a08      	subs	r0, r1, r0
 80017a8:	40c4      	lsrs	r4, r0
 80017aa:	055b      	lsls	r3, r3, #21
 80017ac:	0324      	lsls	r4, r4, #12
 80017ae:	0b24      	lsrs	r4, r4, #12
 80017b0:	0d5b      	lsrs	r3, r3, #21
 80017b2:	e7e6      	b.n	8001782 <__aeabi_ui2d+0x26>
 80017b4:	2300      	movs	r3, #0
 80017b6:	2400      	movs	r4, #0
 80017b8:	2200      	movs	r2, #0
 80017ba:	e7e2      	b.n	8001782 <__aeabi_ui2d+0x26>
 80017bc:	0000041e 	.word	0x0000041e
 80017c0:	00000433 	.word	0x00000433
 80017c4:	00000413 	.word	0x00000413
 80017c8:	800fffff 	.word	0x800fffff

080017cc <__clzsi2>:
 80017cc:	211c      	movs	r1, #28
 80017ce:	2301      	movs	r3, #1
 80017d0:	041b      	lsls	r3, r3, #16
 80017d2:	4298      	cmp	r0, r3
 80017d4:	d301      	bcc.n	80017da <__clzsi2+0xe>
 80017d6:	0c00      	lsrs	r0, r0, #16
 80017d8:	3910      	subs	r1, #16
 80017da:	0a1b      	lsrs	r3, r3, #8
 80017dc:	4298      	cmp	r0, r3
 80017de:	d301      	bcc.n	80017e4 <__clzsi2+0x18>
 80017e0:	0a00      	lsrs	r0, r0, #8
 80017e2:	3908      	subs	r1, #8
 80017e4:	091b      	lsrs	r3, r3, #4
 80017e6:	4298      	cmp	r0, r3
 80017e8:	d301      	bcc.n	80017ee <__clzsi2+0x22>
 80017ea:	0900      	lsrs	r0, r0, #4
 80017ec:	3904      	subs	r1, #4
 80017ee:	a202      	add	r2, pc, #8	; (adr r2, 80017f8 <__clzsi2+0x2c>)
 80017f0:	5c10      	ldrb	r0, [r2, r0]
 80017f2:	1840      	adds	r0, r0, r1
 80017f4:	4770      	bx	lr
 80017f6:	46c0      	nop			; (mov r8, r8)
 80017f8:	02020304 	.word	0x02020304
 80017fc:	01010101 	.word	0x01010101
	...

08001808 <ReadFromFlash>:
	FLASH->CR &= ~FLASH_CR_PG;

	Set_protection_of_flash();
}

void ReadFromFlash(uint32_t Page_adress, uint8_t* data, uint16_t data_size){
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	1dbb      	adds	r3, r7, #6
 8001814:	801a      	strh	r2, [r3, #0]
	uint16_t data_for_read = 0;
 8001816:	2312      	movs	r3, #18
 8001818:	18fb      	adds	r3, r7, r3
 800181a:	2200      	movs	r2, #0
 800181c:	801a      	strh	r2, [r3, #0]
	for(int i = 0; i < data_size / 2; i++) {
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
 8001822:	e029      	b.n	8001878 <ReadFromFlash+0x70>
	  data_for_read = *(uint16_t*)(Page_adress + i*2);
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	001a      	movs	r2, r3
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	18d3      	adds	r3, r2, r3
 800182e:	001a      	movs	r2, r3
 8001830:	2312      	movs	r3, #18
 8001832:	18fb      	adds	r3, r7, r3
 8001834:	8812      	ldrh	r2, [r2, #0]
 8001836:	801a      	strh	r2, [r3, #0]
      while( (FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY);
 8001838:	46c0      	nop			; (mov r8, r8)
 800183a:	4b15      	ldr	r3, [pc, #84]	; (8001890 <ReadFromFlash+0x88>)
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	2201      	movs	r2, #1
 8001840:	4013      	ands	r3, r2
 8001842:	2b01      	cmp	r3, #1
 8001844:	d0f9      	beq.n	800183a <ReadFromFlash+0x32>
      data[i * 2] = data_for_read & 0x00FF;
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	005b      	lsls	r3, r3, #1
 800184a:	001a      	movs	r2, r3
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	189b      	adds	r3, r3, r2
 8001850:	2212      	movs	r2, #18
 8001852:	18ba      	adds	r2, r7, r2
 8001854:	8812      	ldrh	r2, [r2, #0]
 8001856:	b2d2      	uxtb	r2, r2
 8001858:	701a      	strb	r2, [r3, #0]
      data[i * 2 + 1] = (data_for_read >> 8) & 0x00FF;
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	3301      	adds	r3, #1
 8001860:	68ba      	ldr	r2, [r7, #8]
 8001862:	18d3      	adds	r3, r2, r3
 8001864:	2212      	movs	r2, #18
 8001866:	18ba      	adds	r2, r7, r2
 8001868:	8812      	ldrh	r2, [r2, #0]
 800186a:	0a12      	lsrs	r2, r2, #8
 800186c:	b292      	uxth	r2, r2
 800186e:	b2d2      	uxtb	r2, r2
 8001870:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < data_size / 2; i++) {
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	3301      	adds	r3, #1
 8001876:	617b      	str	r3, [r7, #20]
 8001878:	1dbb      	adds	r3, r7, #6
 800187a:	881b      	ldrh	r3, [r3, #0]
 800187c:	085b      	lsrs	r3, r3, #1
 800187e:	b29b      	uxth	r3, r3
 8001880:	001a      	movs	r2, r3
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	429a      	cmp	r2, r3
 8001886:	dccd      	bgt.n	8001824 <ReadFromFlash+0x1c>
	}
}
 8001888:	46c0      	nop			; (mov r8, r8)
 800188a:	46bd      	mov	sp, r7
 800188c:	b006      	add	sp, #24
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40022000 	.word	0x40022000

08001894 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	0002      	movs	r2, r0
 800189c:	1dfb      	adds	r3, r7, #7
 800189e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80018a0:	4b06      	ldr	r3, [pc, #24]	; (80018bc <NVIC_EnableIRQ+0x28>)
 80018a2:	1dfa      	adds	r2, r7, #7
 80018a4:	7812      	ldrb	r2, [r2, #0]
 80018a6:	0011      	movs	r1, r2
 80018a8:	221f      	movs	r2, #31
 80018aa:	400a      	ands	r2, r1
 80018ac:	2101      	movs	r1, #1
 80018ae:	4091      	lsls	r1, r2
 80018b0:	000a      	movs	r2, r1
 80018b2:	601a      	str	r2, [r3, #0]
}
 80018b4:	46c0      	nop			; (mov r8, r8)
 80018b6:	46bd      	mov	sp, r7
 80018b8:	b002      	add	sp, #8
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	e000e100 	.word	0xe000e100

080018c0 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018c0:	b5b0      	push	{r4, r5, r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	0002      	movs	r2, r0
 80018c8:	6039      	str	r1, [r7, #0]
 80018ca:	1dfb      	adds	r3, r7, #7
 80018cc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80018ce:	1dfb      	adds	r3, r7, #7
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	2b7f      	cmp	r3, #127	; 0x7f
 80018d4:	d932      	bls.n	800193c <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018d6:	4c2f      	ldr	r4, [pc, #188]	; (8001994 <NVIC_SetPriority+0xd4>)
 80018d8:	1dfb      	adds	r3, r7, #7
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	001a      	movs	r2, r3
 80018de:	230f      	movs	r3, #15
 80018e0:	4013      	ands	r3, r2
 80018e2:	3b08      	subs	r3, #8
 80018e4:	0899      	lsrs	r1, r3, #2
 80018e6:	4a2b      	ldr	r2, [pc, #172]	; (8001994 <NVIC_SetPriority+0xd4>)
 80018e8:	1dfb      	adds	r3, r7, #7
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	0018      	movs	r0, r3
 80018ee:	230f      	movs	r3, #15
 80018f0:	4003      	ands	r3, r0
 80018f2:	3b08      	subs	r3, #8
 80018f4:	089b      	lsrs	r3, r3, #2
 80018f6:	3306      	adds	r3, #6
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	18d3      	adds	r3, r2, r3
 80018fc:	3304      	adds	r3, #4
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	1dfa      	adds	r2, r7, #7
 8001902:	7812      	ldrb	r2, [r2, #0]
 8001904:	0010      	movs	r0, r2
 8001906:	2203      	movs	r2, #3
 8001908:	4002      	ands	r2, r0
 800190a:	00d2      	lsls	r2, r2, #3
 800190c:	20ff      	movs	r0, #255	; 0xff
 800190e:	4090      	lsls	r0, r2
 8001910:	0002      	movs	r2, r0
 8001912:	43d2      	mvns	r2, r2
 8001914:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	019b      	lsls	r3, r3, #6
 800191a:	20ff      	movs	r0, #255	; 0xff
 800191c:	4018      	ands	r0, r3
 800191e:	1dfb      	adds	r3, r7, #7
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	001d      	movs	r5, r3
 8001924:	2303      	movs	r3, #3
 8001926:	402b      	ands	r3, r5
 8001928:	00db      	lsls	r3, r3, #3
 800192a:	4098      	lsls	r0, r3
 800192c:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800192e:	431a      	orrs	r2, r3
 8001930:	1d8b      	adds	r3, r1, #6
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	18e3      	adds	r3, r4, r3
 8001936:	3304      	adds	r3, #4
 8001938:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800193a:	e027      	b.n	800198c <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800193c:	4c16      	ldr	r4, [pc, #88]	; (8001998 <NVIC_SetPriority+0xd8>)
 800193e:	1dfb      	adds	r3, r7, #7
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	b25b      	sxtb	r3, r3
 8001944:	089b      	lsrs	r3, r3, #2
 8001946:	4914      	ldr	r1, [pc, #80]	; (8001998 <NVIC_SetPriority+0xd8>)
 8001948:	1dfa      	adds	r2, r7, #7
 800194a:	7812      	ldrb	r2, [r2, #0]
 800194c:	b252      	sxtb	r2, r2
 800194e:	0892      	lsrs	r2, r2, #2
 8001950:	32c0      	adds	r2, #192	; 0xc0
 8001952:	0092      	lsls	r2, r2, #2
 8001954:	5852      	ldr	r2, [r2, r1]
 8001956:	1df9      	adds	r1, r7, #7
 8001958:	7809      	ldrb	r1, [r1, #0]
 800195a:	0008      	movs	r0, r1
 800195c:	2103      	movs	r1, #3
 800195e:	4001      	ands	r1, r0
 8001960:	00c9      	lsls	r1, r1, #3
 8001962:	20ff      	movs	r0, #255	; 0xff
 8001964:	4088      	lsls	r0, r1
 8001966:	0001      	movs	r1, r0
 8001968:	43c9      	mvns	r1, r1
 800196a:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	0192      	lsls	r2, r2, #6
 8001970:	20ff      	movs	r0, #255	; 0xff
 8001972:	4010      	ands	r0, r2
 8001974:	1dfa      	adds	r2, r7, #7
 8001976:	7812      	ldrb	r2, [r2, #0]
 8001978:	0015      	movs	r5, r2
 800197a:	2203      	movs	r2, #3
 800197c:	402a      	ands	r2, r5
 800197e:	00d2      	lsls	r2, r2, #3
 8001980:	4090      	lsls	r0, r2
 8001982:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001984:	430a      	orrs	r2, r1
 8001986:	33c0      	adds	r3, #192	; 0xc0
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	511a      	str	r2, [r3, r4]
}
 800198c:	46c0      	nop			; (mov r8, r8)
 800198e:	46bd      	mov	sp, r7
 8001990:	b002      	add	sp, #8
 8001992:	bdb0      	pop	{r4, r5, r7, pc}
 8001994:	e000ed00 	.word	0xe000ed00
 8001998:	e000e100 	.word	0xe000e100

0800199c <DMA1_Channel2_3_IRQHandler>:
 */

#include "SPI_for_TFT.h"


void DMA1_Channel2_3_IRQHandler() {
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
	if (DMA1->ISR & DMA_ISR_TCIF3) {
 80019a0:	4b0b      	ldr	r3, [pc, #44]	; (80019d0 <DMA1_Channel2_3_IRQHandler+0x34>)
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	2380      	movs	r3, #128	; 0x80
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	4013      	ands	r3, r2
 80019aa:	d00e      	beq.n	80019ca <DMA1_Channel2_3_IRQHandler+0x2e>
		DMA1->IFCR |= DMA_IFCR_CTCIF3;
 80019ac:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <DMA1_Channel2_3_IRQHandler+0x34>)
 80019ae:	4a08      	ldr	r2, [pc, #32]	; (80019d0 <DMA1_Channel2_3_IRQHandler+0x34>)
 80019b0:	6852      	ldr	r2, [r2, #4]
 80019b2:	2180      	movs	r1, #128	; 0x80
 80019b4:	0089      	lsls	r1, r1, #2
 80019b6:	430a      	orrs	r2, r1
 80019b8:	605a      	str	r2, [r3, #4]
		SPI_cs_set();
 80019ba:	f000 f8b1 	bl	8001b20 <SPI_cs_set>
		DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 80019be:	4b05      	ldr	r3, [pc, #20]	; (80019d4 <DMA1_Channel2_3_IRQHandler+0x38>)
 80019c0:	4a04      	ldr	r2, [pc, #16]	; (80019d4 <DMA1_Channel2_3_IRQHandler+0x38>)
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	2101      	movs	r1, #1
 80019c6:	438a      	bics	r2, r1
 80019c8:	601a      	str	r2, [r3, #0]
	}
}
 80019ca:	46c0      	nop			; (mov r8, r8)
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40020000 	.word	0x40020000
 80019d4:	40020030 	.word	0x40020030

080019d8 <init_GPIO_for_SPI>:

void init_GPIO_for_SPI() {
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
	RCC->AHBENR |= SPI_RCC_GPIO;
 80019dc:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <init_GPIO_for_SPI+0x50>)
 80019de:	4a12      	ldr	r2, [pc, #72]	; (8001a28 <init_GPIO_for_SPI+0x50>)
 80019e0:	6952      	ldr	r2, [r2, #20]
 80019e2:	2180      	movs	r1, #128	; 0x80
 80019e4:	0289      	lsls	r1, r1, #10
 80019e6:	430a      	orrs	r2, r1
 80019e8:	615a      	str	r2, [r3, #20]
	PORT_SPI->MODER |= SPI_SCK_MODER | SPI_MOSI_MODER;
 80019ea:	2390      	movs	r3, #144	; 0x90
 80019ec:	05db      	lsls	r3, r3, #23
 80019ee:	2290      	movs	r2, #144	; 0x90
 80019f0:	05d2      	lsls	r2, r2, #23
 80019f2:	6812      	ldr	r2, [r2, #0]
 80019f4:	2188      	movs	r1, #136	; 0x88
 80019f6:	0209      	lsls	r1, r1, #8
 80019f8:	430a      	orrs	r2, r1
 80019fa:	601a      	str	r2, [r3, #0]
	//AF0
	GPIOA->AFR[0] &= ~(GPIO_AFRL_AFRL5 | GPIO_AFRL_AFRL7);
 80019fc:	2390      	movs	r3, #144	; 0x90
 80019fe:	05db      	lsls	r3, r3, #23
 8001a00:	2290      	movs	r2, #144	; 0x90
 8001a02:	05d2      	lsls	r2, r2, #23
 8001a04:	6a12      	ldr	r2, [r2, #32]
 8001a06:	4909      	ldr	r1, [pc, #36]	; (8001a2c <init_GPIO_for_SPI+0x54>)
 8001a08:	400a      	ands	r2, r1
 8001a0a:	621a      	str	r2, [r3, #32]
	PORT_SPI->MODER |= TFT_DC_MODER | SPI_CS_MODER | TFT_RES_MODER;
 8001a0c:	2390      	movs	r3, #144	; 0x90
 8001a0e:	05db      	lsls	r3, r3, #23
 8001a10:	2290      	movs	r2, #144	; 0x90
 8001a12:	05d2      	lsls	r2, r2, #23
 8001a14:	6812      	ldr	r2, [r2, #0]
 8001a16:	218a      	movs	r1, #138	; 0x8a
 8001a18:	0149      	lsls	r1, r1, #5
 8001a1a:	430a      	orrs	r2, r1
 8001a1c:	601a      	str	r2, [r3, #0]

	SPI_cs_set();
 8001a1e:	f000 f87f 	bl	8001b20 <SPI_cs_set>
}
 8001a22:	46c0      	nop			; (mov r8, r8)
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	0f0fffff 	.word	0x0f0fffff

08001a30 <SPI1_Master_init>:

void SPI1_Master_init(uint8_t am_bits_send) {
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	0002      	movs	r2, r0
 8001a38:	1dfb      	adds	r3, r7, #7
 8001a3a:	701a      	strb	r2, [r3, #0]
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8001a3c:	4b1b      	ldr	r3, [pc, #108]	; (8001aac <SPI1_Master_init+0x7c>)
 8001a3e:	4a1b      	ldr	r2, [pc, #108]	; (8001aac <SPI1_Master_init+0x7c>)
 8001a40:	6992      	ldr	r2, [r2, #24]
 8001a42:	2180      	movs	r1, #128	; 0x80
 8001a44:	0149      	lsls	r1, r1, #5
 8001a46:	430a      	orrs	r2, r1
 8001a48:	619a      	str	r2, [r3, #24]
	SPI1->CR1 &= ~SPI_CR1_SPE;
 8001a4a:	4b19      	ldr	r3, [pc, #100]	; (8001ab0 <SPI1_Master_init+0x80>)
 8001a4c:	4a18      	ldr	r2, [pc, #96]	; (8001ab0 <SPI1_Master_init+0x80>)
 8001a4e:	6812      	ldr	r2, [r2, #0]
 8001a50:	2140      	movs	r1, #64	; 0x40
 8001a52:	438a      	bics	r2, r1
 8001a54:	601a      	str	r2, [r3, #0]
	SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_SSM | SPI_CR1_SSI;
 8001a56:	4b16      	ldr	r3, [pc, #88]	; (8001ab0 <SPI1_Master_init+0x80>)
 8001a58:	4a15      	ldr	r2, [pc, #84]	; (8001ab0 <SPI1_Master_init+0x80>)
 8001a5a:	6812      	ldr	r2, [r2, #0]
 8001a5c:	21c1      	movs	r1, #193	; 0xc1
 8001a5e:	0089      	lsls	r1, r1, #2
 8001a60:	430a      	orrs	r2, r1
 8001a62:	601a      	str	r2, [r3, #0]
	uint16_t DataSize = 0;
 8001a64:	230e      	movs	r3, #14
 8001a66:	18fb      	adds	r3, r7, r3
 8001a68:	2200      	movs	r2, #0
 8001a6a:	801a      	strh	r2, [r3, #0]
    DataSize |= ((am_bits_send - 1) << SPI_CR2_DS_Pos);
 8001a6c:	1dfb      	adds	r3, r7, #7
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	3b01      	subs	r3, #1
 8001a72:	021b      	lsls	r3, r3, #8
 8001a74:	b21a      	sxth	r2, r3
 8001a76:	230e      	movs	r3, #14
 8001a78:	18fb      	adds	r3, r7, r3
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	5e5b      	ldrsh	r3, [r3, r1]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	b21a      	sxth	r2, r3
 8001a82:	230e      	movs	r3, #14
 8001a84:	18fb      	adds	r3, r7, r3
 8001a86:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = DataSize;
 8001a88:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <SPI1_Master_init+0x80>)
 8001a8a:	220e      	movs	r2, #14
 8001a8c:	18ba      	adds	r2, r7, r2
 8001a8e:	8812      	ldrh	r2, [r2, #0]
 8001a90:	605a      	str	r2, [r3, #4]
	DMA_for_SPI_init();
 8001a92:	f000 f85f 	bl	8001b54 <DMA_for_SPI_init>
	SPI1->CR1 |= SPI_CR1_SPE;
 8001a96:	4b06      	ldr	r3, [pc, #24]	; (8001ab0 <SPI1_Master_init+0x80>)
 8001a98:	4a05      	ldr	r2, [pc, #20]	; (8001ab0 <SPI1_Master_init+0x80>)
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	2140      	movs	r1, #64	; 0x40
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	601a      	str	r2, [r3, #0]
}
 8001aa2:	46c0      	nop			; (mov r8, r8)
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	b004      	add	sp, #16
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	46c0      	nop			; (mov r8, r8)
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	40013000 	.word	0x40013000

08001ab4 <SPI1_setDataSize>:

void SPI1_setDataSize(uint8_t am_bits_send) {
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	0002      	movs	r2, r0
 8001abc:	1dfb      	adds	r3, r7, #7
 8001abe:	701a      	strb	r2, [r3, #0]
	SPI1->CR1 &= ~SPI_CR1_SPE;
 8001ac0:	4b15      	ldr	r3, [pc, #84]	; (8001b18 <SPI1_setDataSize+0x64>)
 8001ac2:	4a15      	ldr	r2, [pc, #84]	; (8001b18 <SPI1_setDataSize+0x64>)
 8001ac4:	6812      	ldr	r2, [r2, #0]
 8001ac6:	2140      	movs	r1, #64	; 0x40
 8001ac8:	438a      	bics	r2, r1
 8001aca:	601a      	str	r2, [r3, #0]
	uint16_t DataSize = SPI1->CR2 & ~SPI_CR2_DS;
 8001acc:	4b12      	ldr	r3, [pc, #72]	; (8001b18 <SPI1_setDataSize+0x64>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	b29a      	uxth	r2, r3
 8001ad2:	230e      	movs	r3, #14
 8001ad4:	18fb      	adds	r3, r7, r3
 8001ad6:	4911      	ldr	r1, [pc, #68]	; (8001b1c <SPI1_setDataSize+0x68>)
 8001ad8:	400a      	ands	r2, r1
 8001ada:	801a      	strh	r2, [r3, #0]
	DataSize |= (am_bits_send - 1) << 8;
 8001adc:	1dfb      	adds	r3, r7, #7
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	3b01      	subs	r3, #1
 8001ae2:	021b      	lsls	r3, r3, #8
 8001ae4:	b21a      	sxth	r2, r3
 8001ae6:	230e      	movs	r3, #14
 8001ae8:	18fb      	adds	r3, r7, r3
 8001aea:	2100      	movs	r1, #0
 8001aec:	5e5b      	ldrsh	r3, [r3, r1]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	b21a      	sxth	r2, r3
 8001af2:	230e      	movs	r3, #14
 8001af4:	18fb      	adds	r3, r7, r3
 8001af6:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = DataSize;
 8001af8:	4b07      	ldr	r3, [pc, #28]	; (8001b18 <SPI1_setDataSize+0x64>)
 8001afa:	220e      	movs	r2, #14
 8001afc:	18ba      	adds	r2, r7, r2
 8001afe:	8812      	ldrh	r2, [r2, #0]
 8001b00:	605a      	str	r2, [r3, #4]
	SPI1->CR1 |= SPI_CR1_SPE;
 8001b02:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <SPI1_setDataSize+0x64>)
 8001b04:	4a04      	ldr	r2, [pc, #16]	; (8001b18 <SPI1_setDataSize+0x64>)
 8001b06:	6812      	ldr	r2, [r2, #0]
 8001b08:	2140      	movs	r1, #64	; 0x40
 8001b0a:	430a      	orrs	r2, r1
 8001b0c:	601a      	str	r2, [r3, #0]
}
 8001b0e:	46c0      	nop			; (mov r8, r8)
 8001b10:	46bd      	mov	sp, r7
 8001b12:	b004      	add	sp, #16
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	46c0      	nop			; (mov r8, r8)
 8001b18:	40013000 	.word	0x40013000
 8001b1c:	fffff0ff 	.word	0xfffff0ff

08001b20 <SPI_cs_set>:

void SPI_cs_set() {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_CS);
 8001b24:	2390      	movs	r3, #144	; 0x90
 8001b26:	05db      	lsls	r3, r3, #23
 8001b28:	2290      	movs	r2, #144	; 0x90
 8001b2a:	05d2      	lsls	r2, r2, #23
 8001b2c:	6952      	ldr	r2, [r2, #20]
 8001b2e:	2110      	movs	r1, #16
 8001b30:	430a      	orrs	r2, r1
 8001b32:	615a      	str	r2, [r3, #20]
}
 8001b34:	46c0      	nop			; (mov r8, r8)
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <SPI_cs_clear>:

void SPI_cs_clear() {
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	af00      	add	r7, sp, #0
	PORT_SPI->ODR &= ~(1 << PIN_CS);
 8001b3e:	2390      	movs	r3, #144	; 0x90
 8001b40:	05db      	lsls	r3, r3, #23
 8001b42:	2290      	movs	r2, #144	; 0x90
 8001b44:	05d2      	lsls	r2, r2, #23
 8001b46:	6952      	ldr	r2, [r2, #20]
 8001b48:	2110      	movs	r1, #16
 8001b4a:	438a      	bics	r2, r1
 8001b4c:	615a      	str	r2, [r3, #20]
}
 8001b4e:	46c0      	nop			; (mov r8, r8)
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <DMA_for_SPI_init>:

void DMA_for_SPI_init() {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_DMAEN;
 8001b58:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <DMA_for_SPI_init+0x50>)
 8001b5a:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <DMA_for_SPI_init+0x50>)
 8001b5c:	6952      	ldr	r2, [r2, #20]
 8001b5e:	2101      	movs	r1, #1
 8001b60:	430a      	orrs	r2, r1
 8001b62:	615a      	str	r2, [r3, #20]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 8001b64:	4b10      	ldr	r3, [pc, #64]	; (8001ba8 <DMA_for_SPI_init+0x54>)
 8001b66:	4a11      	ldr	r2, [pc, #68]	; (8001bac <DMA_for_SPI_init+0x58>)
 8001b68:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CPAR = (uint32_t)(&(SPI1->DR));
 8001b6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ba8 <DMA_for_SPI_init+0x54>)
 8001b6c:	4a10      	ldr	r2, [pc, #64]	; (8001bb0 <DMA_for_SPI_init+0x5c>)
 8001b6e:	609a      	str	r2, [r3, #8]
    DMA1_Channel3->CNDTR = 0;
 8001b70:	4b0d      	ldr	r3, [pc, #52]	; (8001ba8 <DMA_for_SPI_init+0x54>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	605a      	str	r2, [r3, #4]
	DMA1_Channel3->CCR |= DMA_CCR_MINC | DMA_CCR_DIR | DMA_CCR_TCIE;
 8001b76:	4b0c      	ldr	r3, [pc, #48]	; (8001ba8 <DMA_for_SPI_init+0x54>)
 8001b78:	4a0b      	ldr	r2, [pc, #44]	; (8001ba8 <DMA_for_SPI_init+0x54>)
 8001b7a:	6812      	ldr	r2, [r2, #0]
 8001b7c:	2192      	movs	r1, #146	; 0x92
 8001b7e:	430a      	orrs	r2, r1
 8001b80:	601a      	str	r2, [r3, #0]

	SPI1->CR2 |= SPI_CR2_TXDMAEN;
 8001b82:	4b0c      	ldr	r3, [pc, #48]	; (8001bb4 <DMA_for_SPI_init+0x60>)
 8001b84:	4a0b      	ldr	r2, [pc, #44]	; (8001bb4 <DMA_for_SPI_init+0x60>)
 8001b86:	6852      	ldr	r2, [r2, #4]
 8001b88:	2102      	movs	r1, #2
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	605a      	str	r2, [r3, #4]
	NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001b8e:	200a      	movs	r0, #10
 8001b90:	f7ff fe80 	bl	8001894 <NVIC_EnableIRQ>
	NVIC_SetPriority(DMA1_Channel2_3_IRQn, 5);
 8001b94:	2105      	movs	r1, #5
 8001b96:	200a      	movs	r0, #10
 8001b98:	f7ff fe92 	bl	80018c0 <NVIC_SetPriority>
}
 8001b9c:	46c0      	nop			; (mov r8, r8)
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	46c0      	nop			; (mov r8, r8)
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	40020030 	.word	0x40020030
 8001bac:	200004e8 	.word	0x200004e8
 8001bb0:	4001300c 	.word	0x4001300c
 8001bb4:	40013000 	.word	0x40013000

08001bb8 <SPI1_SendDataDMA_2byteNTimes>:

void SPI1_SendDataDMA_2byteNTimes(uint16_t data, uint16_t count_word) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	0002      	movs	r2, r0
 8001bc0:	1dbb      	adds	r3, r7, #6
 8001bc2:	801a      	strh	r2, [r3, #0]
 8001bc4:	1d3b      	adds	r3, r7, #4
 8001bc6:	1c0a      	adds	r2, r1, #0
 8001bc8:	801a      	strh	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 8001bca:	4b1b      	ldr	r3, [pc, #108]	; (8001c38 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001bcc:	4a1a      	ldr	r2, [pc, #104]	; (8001c38 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001bce:	6812      	ldr	r2, [r2, #0]
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	438a      	bics	r2, r1
 8001bd4:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0;
 8001bd6:	4b18      	ldr	r3, [pc, #96]	; (8001c38 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001bd8:	4a17      	ldr	r2, [pc, #92]	; (8001c38 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001bda:	6812      	ldr	r2, [r2, #0]
 8001bdc:	21a0      	movs	r1, #160	; 0xa0
 8001bde:	00c9      	lsls	r1, r1, #3
 8001be0:	430a      	orrs	r2, r1
 8001be2:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_MINC;
 8001be4:	4b14      	ldr	r3, [pc, #80]	; (8001c38 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001be6:	4a14      	ldr	r2, [pc, #80]	; (8001c38 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001be8:	6812      	ldr	r2, [r2, #0]
 8001bea:	2180      	movs	r1, #128	; 0x80
 8001bec:	438a      	bics	r2, r1
 8001bee:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 8001bf0:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001bf2:	4a12      	ldr	r2, [pc, #72]	; (8001c3c <SPI1_SendDataDMA_2byteNTimes+0x84>)
 8001bf4:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CNDTR = count_word;
 8001bf6:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001bf8:	1d3a      	adds	r2, r7, #4
 8001bfa:	8812      	ldrh	r2, [r2, #0]
 8001bfc:	605a      	str	r2, [r3, #4]

	SPI1_setDataSize(16);
 8001bfe:	2010      	movs	r0, #16
 8001c00:	f7ff ff58 	bl	8001ab4 <SPI1_setDataSize>
	color_mat[0] = data;
 8001c04:	4b0d      	ldr	r3, [pc, #52]	; (8001c3c <SPI1_SendDataDMA_2byteNTimes+0x84>)
 8001c06:	1dba      	adds	r2, r7, #6
 8001c08:	8812      	ldrh	r2, [r2, #0]
 8001c0a:	801a      	strh	r2, [r3, #0]

	SPI_cs_clear();
 8001c0c:	f7ff ff95 	bl	8001b3a <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]
 8001c14:	e002      	b.n	8001c1c <SPI1_SendDataDMA_2byteNTimes+0x64>
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2b09      	cmp	r3, #9
 8001c20:	ddf9      	ble.n	8001c16 <SPI1_SendDataDMA_2byteNTimes+0x5e>
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 8001c22:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001c24:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <SPI1_SendDataDMA_2byteNTimes+0x80>)
 8001c26:	6812      	ldr	r2, [r2, #0]
 8001c28:	2101      	movs	r1, #1
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	601a      	str	r2, [r3, #0]
}
 8001c2e:	46c0      	nop			; (mov r8, r8)
 8001c30:	46bd      	mov	sp, r7
 8001c32:	b004      	add	sp, #16
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	46c0      	nop			; (mov r8, r8)
 8001c38:	40020030 	.word	0x40020030
 8001c3c:	200004e8 	.word	0x200004e8

08001c40 <SPI1_SendDataDMA>:

void SPI1_SendDataDMA(uint16_t* data, uint16_t count_word) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	000a      	movs	r2, r1
 8001c4a:	1cbb      	adds	r3, r7, #2
 8001c4c:	801a      	strh	r2, [r3, #0]
	DMA1_Channel3->CCR &= ~DMA_CCR_EN;
 8001c4e:	4b19      	ldr	r3, [pc, #100]	; (8001cb4 <SPI1_SendDataDMA+0x74>)
 8001c50:	4a18      	ldr	r2, [pc, #96]	; (8001cb4 <SPI1_SendDataDMA+0x74>)
 8001c52:	6812      	ldr	r2, [r2, #0]
 8001c54:	2101      	movs	r1, #1
 8001c56:	438a      	bics	r2, r1
 8001c58:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MSIZE_0 | DMA_CCR_PSIZE_0;
 8001c5a:	4b16      	ldr	r3, [pc, #88]	; (8001cb4 <SPI1_SendDataDMA+0x74>)
 8001c5c:	4a15      	ldr	r2, [pc, #84]	; (8001cb4 <SPI1_SendDataDMA+0x74>)
 8001c5e:	6812      	ldr	r2, [r2, #0]
 8001c60:	21a0      	movs	r1, #160	; 0xa0
 8001c62:	00c9      	lsls	r1, r1, #3
 8001c64:	430a      	orrs	r2, r1
 8001c66:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CCR |= DMA_CCR_MINC;
 8001c68:	4b12      	ldr	r3, [pc, #72]	; (8001cb4 <SPI1_SendDataDMA+0x74>)
 8001c6a:	4a12      	ldr	r2, [pc, #72]	; (8001cb4 <SPI1_SendDataDMA+0x74>)
 8001c6c:	6812      	ldr	r2, [r2, #0]
 8001c6e:	2180      	movs	r1, #128	; 0x80
 8001c70:	430a      	orrs	r2, r1
 8001c72:	601a      	str	r2, [r3, #0]
	DMA1_Channel3->CMAR = (uint32_t)(&color_mat[0]);
 8001c74:	4b0f      	ldr	r3, [pc, #60]	; (8001cb4 <SPI1_SendDataDMA+0x74>)
 8001c76:	4a10      	ldr	r2, [pc, #64]	; (8001cb8 <SPI1_SendDataDMA+0x78>)
 8001c78:	60da      	str	r2, [r3, #12]
	DMA1_Channel3->CNDTR = count_word;
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	; (8001cb4 <SPI1_SendDataDMA+0x74>)
 8001c7c:	1cba      	adds	r2, r7, #2
 8001c7e:	8812      	ldrh	r2, [r2, #0]
 8001c80:	605a      	str	r2, [r3, #4]

	SPI1_setDataSize(16);
 8001c82:	2010      	movs	r0, #16
 8001c84:	f7ff ff16 	bl	8001ab4 <SPI1_setDataSize>

	SPI_cs_clear();
 8001c88:	f7ff ff57 	bl	8001b3a <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	e002      	b.n	8001c98 <SPI1_SendDataDMA+0x58>
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	3301      	adds	r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2b09      	cmp	r3, #9
 8001c9c:	ddf9      	ble.n	8001c92 <SPI1_SendDataDMA+0x52>
	DMA1_Channel3->CCR |= DMA_CCR_EN;
 8001c9e:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <SPI1_SendDataDMA+0x74>)
 8001ca0:	4a04      	ldr	r2, [pc, #16]	; (8001cb4 <SPI1_SendDataDMA+0x74>)
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	601a      	str	r2, [r3, #0]
}
 8001caa:	46c0      	nop			; (mov r8, r8)
 8001cac:	46bd      	mov	sp, r7
 8001cae:	b004      	add	sp, #16
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	46c0      	nop			; (mov r8, r8)
 8001cb4:	40020030 	.word	0x40020030
 8001cb8:	200004e8 	.word	0x200004e8

08001cbc <SPI1_Send1byte>:

void SPI1_Send1byte(uint8_t* data, uint8_t count_byte) {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	000a      	movs	r2, r1
 8001cc6:	1cfb      	adds	r3, r7, #3
 8001cc8:	701a      	strb	r2, [r3, #0]
	SPI1_setDataSize(8);
 8001cca:	2008      	movs	r0, #8
 8001ccc:	f7ff fef2 	bl	8001ab4 <SPI1_setDataSize>
	SPI_cs_clear();
 8001cd0:	f7ff ff33 	bl	8001b3a <SPI_cs_clear>
	for(int i = 0; i < 10; i++);
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	e002      	b.n	8001ce0 <SPI1_Send1byte+0x24>
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2b09      	cmp	r3, #9
 8001ce4:	ddf9      	ble.n	8001cda <SPI1_Send1byte+0x1e>
	for( uint8_t i = 0; i < count_byte; i++) {
 8001ce6:	230b      	movs	r3, #11
 8001ce8:	18fb      	adds	r3, r7, r3
 8001cea:	2200      	movs	r2, #0
 8001cec:	701a      	strb	r2, [r3, #0]
 8001cee:	e014      	b.n	8001d1a <SPI1_Send1byte+0x5e>
		while (!(SPI1->SR & SPI_SR_TXE)) {};
 8001cf0:	46c0      	nop			; (mov r8, r8)
 8001cf2:	4b13      	ldr	r3, [pc, #76]	; (8001d40 <SPI1_Send1byte+0x84>)
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	d0fa      	beq.n	8001cf2 <SPI1_Send1byte+0x36>
		*(uint8_t*)&(SPI1->DR) = data[i];
 8001cfc:	4911      	ldr	r1, [pc, #68]	; (8001d44 <SPI1_Send1byte+0x88>)
 8001cfe:	230b      	movs	r3, #11
 8001d00:	18fb      	adds	r3, r7, r3
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	18d3      	adds	r3, r2, r3
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	700b      	strb	r3, [r1, #0]
	for( uint8_t i = 0; i < count_byte; i++) {
 8001d0c:	230b      	movs	r3, #11
 8001d0e:	18fb      	adds	r3, r7, r3
 8001d10:	781a      	ldrb	r2, [r3, #0]
 8001d12:	230b      	movs	r3, #11
 8001d14:	18fb      	adds	r3, r7, r3
 8001d16:	3201      	adds	r2, #1
 8001d18:	701a      	strb	r2, [r3, #0]
 8001d1a:	230b      	movs	r3, #11
 8001d1c:	18fa      	adds	r2, r7, r3
 8001d1e:	1cfb      	adds	r3, r7, #3
 8001d20:	7812      	ldrb	r2, [r2, #0]
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d3e3      	bcc.n	8001cf0 <SPI1_Send1byte+0x34>
	}
	while ((SPI1->SR & SPI_SR_BSY)) {};
 8001d28:	46c0      	nop			; (mov r8, r8)
 8001d2a:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <SPI1_Send1byte+0x84>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	2280      	movs	r2, #128	; 0x80
 8001d30:	4013      	ands	r3, r2
 8001d32:	d1fa      	bne.n	8001d2a <SPI1_Send1byte+0x6e>
	SPI_cs_set();
 8001d34:	f7ff fef4 	bl	8001b20 <SPI_cs_set>
}
 8001d38:	46c0      	nop			; (mov r8, r8)
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	b004      	add	sp, #16
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40013000 	.word	0x40013000
 8001d44:	4001300c 	.word	0x4001300c

08001d48 <display_temperature>:
#include "TFT_display_temperature.h"

Symbol_Distribution symbol_distribution;
uint8_t previous_amount_of_symbols = 0;

void display_temperature(double temperature) {
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6038      	str	r0, [r7, #0]
 8001d50:	6079      	str	r1, [r7, #4]
	Symbol_Distribution_clear();
 8001d52:	f000 f88f 	bl	8001e74 <Symbol_Distribution_clear>
	Parse_temperature(&temperature);
 8001d56:	003b      	movs	r3, r7
 8001d58:	0018      	movs	r0, r3
 8001d5a:	f000 f903 	bl	8001f64 <Parse_temperature>

	uint8_t full_width = 0;
 8001d5e:	2317      	movs	r3, #23
 8001d60:	18fb      	adds	r3, r7, r3
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < symbol_distribution.amout_of_symbols; i++)
 8001d66:	2316      	movs	r3, #22
 8001d68:	18fb      	adds	r3, r7, r3
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	701a      	strb	r2, [r3, #0]
 8001d6e:	e017      	b.n	8001da0 <display_temperature+0x58>
		full_width += symbol_distribution.custom_width[i];
 8001d70:	2316      	movs	r3, #22
 8001d72:	18fb      	adds	r3, r7, r3
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	4a3b      	ldr	r2, [pc, #236]	; (8001e64 <display_temperature+0x11c>)
 8001d78:	3304      	adds	r3, #4
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	18d3      	adds	r3, r2, r3
 8001d7e:	3306      	adds	r3, #6
 8001d80:	881b      	ldrh	r3, [r3, #0]
 8001d82:	b2d9      	uxtb	r1, r3
 8001d84:	2317      	movs	r3, #23
 8001d86:	18fb      	adds	r3, r7, r3
 8001d88:	2217      	movs	r2, #23
 8001d8a:	18ba      	adds	r2, r7, r2
 8001d8c:	7812      	ldrb	r2, [r2, #0]
 8001d8e:	188a      	adds	r2, r1, r2
 8001d90:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < symbol_distribution.amout_of_symbols; i++)
 8001d92:	2316      	movs	r3, #22
 8001d94:	18fb      	adds	r3, r7, r3
 8001d96:	781a      	ldrb	r2, [r3, #0]
 8001d98:	2316      	movs	r3, #22
 8001d9a:	18fb      	adds	r3, r7, r3
 8001d9c:	3201      	adds	r2, #1
 8001d9e:	701a      	strb	r2, [r3, #0]
 8001da0:	4b30      	ldr	r3, [pc, #192]	; (8001e64 <display_temperature+0x11c>)
 8001da2:	7f1b      	ldrb	r3, [r3, #28]
 8001da4:	2216      	movs	r2, #22
 8001da6:	18ba      	adds	r2, r7, r2
 8001da8:	7812      	ldrb	r2, [r2, #0]
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d3e0      	bcc.n	8001d70 <display_temperature+0x28>
	//full_width += SPACE_BEETWEN_SYMBOLS * (symbol_distribution.amout_of_symbols - 2);
	if(previous_amount_of_symbols != symbol_distribution.amout_of_symbols)
 8001dae:	4b2d      	ldr	r3, [pc, #180]	; (8001e64 <display_temperature+0x11c>)
 8001db0:	7f1a      	ldrb	r2, [r3, #28]
 8001db2:	4b2d      	ldr	r3, [pc, #180]	; (8001e68 <display_temperature+0x120>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d004      	beq.n	8001dc4 <display_temperature+0x7c>
		TFT_clearPartDisplay(0x00, 0x00, 0x00);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	2000      	movs	r0, #0
 8001dc0:	f000 fdd0 	bl	8002964 <TFT_clearPartDisplay>
	uint8_t start_col = (TFT_WIDTH - full_width) / 2;
 8001dc4:	2317      	movs	r3, #23
 8001dc6:	18fb      	adds	r3, r7, r3
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	22f0      	movs	r2, #240	; 0xf0
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	d500      	bpl.n	8001dd2 <display_temperature+0x8a>
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	105b      	asrs	r3, r3, #1
 8001dd4:	001a      	movs	r2, r3
 8001dd6:	2315      	movs	r3, #21
 8001dd8:	18fb      	adds	r3, r7, r3
 8001dda:	701a      	strb	r2, [r3, #0]
	for(int i = symbol_distribution.amout_of_symbols - 1; i >= 0; i--) { //mirror output just for eliminate sending cmd to TFT
 8001ddc:	4b21      	ldr	r3, [pc, #132]	; (8001e64 <display_temperature+0x11c>)
 8001dde:	7f1b      	ldrb	r3, [r3, #28]
 8001de0:	3b01      	subs	r3, #1
 8001de2:	613b      	str	r3, [r7, #16]
 8001de4:	e02f      	b.n	8001e46 <display_temperature+0xfe>
		Choose_symbol_for_draw(symbol_distribution.consequense_of_output[i], start_col);
 8001de6:	4a1f      	ldr	r2, [pc, #124]	; (8001e64 <display_temperature+0x11c>)
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	18d3      	adds	r3, r2, r3
 8001dec:	3307      	adds	r3, #7
 8001dee:	781a      	ldrb	r2, [r3, #0]
 8001df0:	2315      	movs	r3, #21
 8001df2:	18fb      	adds	r3, r7, r3
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	0019      	movs	r1, r3
 8001df8:	0010      	movs	r0, r2
 8001dfa:	f000 fa75 	bl	80022e8 <Choose_symbol_for_draw>
		start_col += symbol_distribution.custom_width[i];
 8001dfe:	4a19      	ldr	r2, [pc, #100]	; (8001e64 <display_temperature+0x11c>)
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	3304      	adds	r3, #4
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	18d3      	adds	r3, r2, r3
 8001e08:	3306      	adds	r3, #6
 8001e0a:	881b      	ldrh	r3, [r3, #0]
 8001e0c:	b2d9      	uxtb	r1, r3
 8001e0e:	2315      	movs	r3, #21
 8001e10:	18fb      	adds	r3, r7, r3
 8001e12:	2215      	movs	r2, #21
 8001e14:	18ba      	adds	r2, r7, r2
 8001e16:	7812      	ldrb	r2, [r2, #0]
 8001e18:	188a      	adds	r2, r1, r2
 8001e1a:	701a      	strb	r2, [r3, #0]
		for(uint16_t i = 0; i < 1000; i++);
 8001e1c:	230e      	movs	r3, #14
 8001e1e:	18fb      	adds	r3, r7, r3
 8001e20:	2200      	movs	r2, #0
 8001e22:	801a      	strh	r2, [r3, #0]
 8001e24:	e006      	b.n	8001e34 <display_temperature+0xec>
 8001e26:	230e      	movs	r3, #14
 8001e28:	18fb      	adds	r3, r7, r3
 8001e2a:	881a      	ldrh	r2, [r3, #0]
 8001e2c:	230e      	movs	r3, #14
 8001e2e:	18fb      	adds	r3, r7, r3
 8001e30:	3201      	adds	r2, #1
 8001e32:	801a      	strh	r2, [r3, #0]
 8001e34:	230e      	movs	r3, #14
 8001e36:	18fb      	adds	r3, r7, r3
 8001e38:	881b      	ldrh	r3, [r3, #0]
 8001e3a:	4a0c      	ldr	r2, [pc, #48]	; (8001e6c <display_temperature+0x124>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d9f2      	bls.n	8001e26 <display_temperature+0xde>
	for(int i = symbol_distribution.amout_of_symbols - 1; i >= 0; i--) { //mirror output just for eliminate sending cmd to TFT
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	3b01      	subs	r3, #1
 8001e44:	613b      	str	r3, [r7, #16]
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	dacc      	bge.n	8001de6 <display_temperature+0x9e>
	}
	previous_amount_of_symbols = symbol_distribution.amout_of_symbols;
 8001e4c:	4b05      	ldr	r3, [pc, #20]	; (8001e64 <display_temperature+0x11c>)
 8001e4e:	7f1a      	ldrb	r2, [r3, #28]
 8001e50:	4b05      	ldr	r3, [pc, #20]	; (8001e68 <display_temperature+0x120>)
 8001e52:	701a      	strb	r2, [r3, #0]
	program_task = WAITING;
 8001e54:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <display_temperature+0x128>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	701a      	strb	r2, [r3, #0]
}
 8001e5a:	46c0      	nop			; (mov r8, r8)
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	b006      	add	sp, #24
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	46c0      	nop			; (mov r8, r8)
 8001e64:	20001528 	.word	0x20001528
 8001e68:	20000094 	.word	0x20000094
 8001e6c:	000003e7 	.word	0x000003e7
 8001e70:	200000a0 	.word	0x200000a0

08001e74 <Symbol_Distribution_clear>:

void Symbol_Distribution_clear () {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8001e7a:	1dfb      	adds	r3, r7, #7
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	701a      	strb	r2, [r3, #0]
 8001e80:	e009      	b.n	8001e96 <Symbol_Distribution_clear+0x22>
		symbol_distribution.char_output[i] = 0;
 8001e82:	1dfb      	adds	r3, r7, #7
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	4a36      	ldr	r2, [pc, #216]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001e88:	2100      	movs	r1, #0
 8001e8a:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8001e8c:	1dfb      	adds	r3, r7, #7
 8001e8e:	781a      	ldrb	r2, [r3, #0]
 8001e90:	1dfb      	adds	r3, r7, #7
 8001e92:	3201      	adds	r2, #1
 8001e94:	701a      	strb	r2, [r3, #0]
 8001e96:	1dfb      	adds	r3, r7, #7
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	2b06      	cmp	r3, #6
 8001e9c:	d9f1      	bls.n	8001e82 <Symbol_Distribution_clear+0xe>
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8001e9e:	1dbb      	adds	r3, r7, #6
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	701a      	strb	r2, [r3, #0]
 8001ea4:	e00a      	b.n	8001ebc <Symbol_Distribution_clear+0x48>
		symbol_distribution.consequense_of_output[i] = 0;
 8001ea6:	1dbb      	adds	r3, r7, #6
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	4a2d      	ldr	r2, [pc, #180]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001eac:	18d3      	adds	r3, r2, r3
 8001eae:	2200      	movs	r2, #0
 8001eb0:	71da      	strb	r2, [r3, #7]
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8001eb2:	1dbb      	adds	r3, r7, #6
 8001eb4:	781a      	ldrb	r2, [r3, #0]
 8001eb6:	1dbb      	adds	r3, r7, #6
 8001eb8:	3201      	adds	r2, #1
 8001eba:	701a      	strb	r2, [r3, #0]
 8001ebc:	1dbb      	adds	r3, r7, #6
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b06      	cmp	r3, #6
 8001ec2:	d9f0      	bls.n	8001ea6 <Symbol_Distribution_clear+0x32>
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8001ec4:	1d7b      	adds	r3, r7, #5
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
 8001eca:	e00d      	b.n	8001ee8 <Symbol_Distribution_clear+0x74>
		symbol_distribution.custom_width[i] = 0;
 8001ecc:	1d7b      	adds	r3, r7, #5
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	4a23      	ldr	r2, [pc, #140]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001ed2:	3304      	adds	r3, #4
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	18d3      	adds	r3, r2, r3
 8001ed8:	3306      	adds	r3, #6
 8001eda:	2200      	movs	r2, #0
 8001edc:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < MAX_SIZE_OF_OUTPUT; i++)
 8001ede:	1d7b      	adds	r3, r7, #5
 8001ee0:	781a      	ldrb	r2, [r3, #0]
 8001ee2:	1d7b      	adds	r3, r7, #5
 8001ee4:	3201      	adds	r2, #1
 8001ee6:	701a      	strb	r2, [r3, #0]
 8001ee8:	1d7b      	adds	r3, r7, #5
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	2b06      	cmp	r3, #6
 8001eee:	d9ed      	bls.n	8001ecc <Symbol_Distribution_clear+0x58>
	symbol_distribution.amout_of_symbols = 0;
 8001ef0:	4b1b      	ldr	r3, [pc, #108]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	771a      	strb	r2, [r3, #28]
	symbol_distribution.amout_of_0 = 0;
 8001ef6:	4b1a      	ldr	r3, [pc, #104]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	775a      	strb	r2, [r3, #29]
	symbol_distribution.amout_of_1 = 0;
 8001efc:	4b18      	ldr	r3, [pc, #96]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	779a      	strb	r2, [r3, #30]
	symbol_distribution.amout_of_2 = 0;
 8001f02:	4b17      	ldr	r3, [pc, #92]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	77da      	strb	r2, [r3, #31]
	symbol_distribution.amout_of_3 = 0;
 8001f08:	4b15      	ldr	r3, [pc, #84]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001f0a:	2220      	movs	r2, #32
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_4 = 0;
 8001f10:	4b13      	ldr	r3, [pc, #76]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001f12:	2221      	movs	r2, #33	; 0x21
 8001f14:	2100      	movs	r1, #0
 8001f16:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_5 = 0;
 8001f18:	4b11      	ldr	r3, [pc, #68]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001f1a:	2222      	movs	r2, #34	; 0x22
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_6 = 0;
 8001f20:	4b0f      	ldr	r3, [pc, #60]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001f22:	2223      	movs	r2, #35	; 0x23
 8001f24:	2100      	movs	r1, #0
 8001f26:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_7 = 0;
 8001f28:	4b0d      	ldr	r3, [pc, #52]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001f2a:	2224      	movs	r2, #36	; 0x24
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_8 = 0;
 8001f30:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001f32:	2225      	movs	r2, #37	; 0x25
 8001f34:	2100      	movs	r1, #0
 8001f36:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_9 = 0;
 8001f38:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001f3a:	2226      	movs	r2, #38	; 0x26
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_c = 0;
 8001f40:	4b07      	ldr	r3, [pc, #28]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001f42:	2227      	movs	r2, #39	; 0x27
 8001f44:	2100      	movs	r1, #0
 8001f46:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_dot = 0;
 8001f48:	4b05      	ldr	r3, [pc, #20]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001f4a:	2228      	movs	r2, #40	; 0x28
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	5499      	strb	r1, [r3, r2]
	symbol_distribution.amout_of_minus = 0;
 8001f50:	4b03      	ldr	r3, [pc, #12]	; (8001f60 <Symbol_Distribution_clear+0xec>)
 8001f52:	2229      	movs	r2, #41	; 0x29
 8001f54:	2100      	movs	r1, #0
 8001f56:	5499      	strb	r1, [r3, r2]
}
 8001f58:	46c0      	nop			; (mov r8, r8)
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	b002      	add	sp, #8
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	20001528 	.word	0x20001528

08001f64 <Parse_temperature>:

void Parse_temperature(double* temperature) {
 8001f64:	b590      	push	{r4, r7, lr}
 8001f66:	b087      	sub	sp, #28
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	double temp = *temperature;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685c      	ldr	r4, [r3, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	613b      	str	r3, [r7, #16]
 8001f74:	617c      	str	r4, [r7, #20]
	//if temperature is negative then add minus to symbols array
	if(temp < 0){
 8001f76:	2200      	movs	r2, #0
 8001f78:	2300      	movs	r3, #0
 8001f7a:	6938      	ldr	r0, [r7, #16]
 8001f7c:	6979      	ldr	r1, [r7, #20]
 8001f7e:	f7fe f965 	bl	800024c <__aeabi_dcmplt>
 8001f82:	1e03      	subs	r3, r0, #0
 8001f84:	d019      	beq.n	8001fba <Parse_temperature+0x56>
		symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = MINUS_WIDTH;
 8001f86:	4bd2      	ldr	r3, [pc, #840]	; (80022d0 <Parse_temperature+0x36c>)
 8001f88:	7f1b      	ldrb	r3, [r3, #28]
 8001f8a:	4ad1      	ldr	r2, [pc, #836]	; (80022d0 <Parse_temperature+0x36c>)
 8001f8c:	3304      	adds	r3, #4
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	18d3      	adds	r3, r2, r3
 8001f92:	3306      	adds	r3, #6
 8001f94:	2216      	movs	r2, #22
 8001f96:	801a      	strh	r2, [r3, #0]
		symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols] = Number_for_MINUS;
 8001f98:	4bcd      	ldr	r3, [pc, #820]	; (80022d0 <Parse_temperature+0x36c>)
 8001f9a:	7f1b      	ldrb	r3, [r3, #28]
 8001f9c:	001a      	movs	r2, r3
 8001f9e:	4bcc      	ldr	r3, [pc, #816]	; (80022d0 <Parse_temperature+0x36c>)
 8001fa0:	189b      	adds	r3, r3, r2
 8001fa2:	220c      	movs	r2, #12
 8001fa4:	71da      	strb	r2, [r3, #7]
		symbol_distribution.char_output[symbol_distribution.amout_of_symbols++] = '-';
 8001fa6:	4bca      	ldr	r3, [pc, #808]	; (80022d0 <Parse_temperature+0x36c>)
 8001fa8:	7f1b      	ldrb	r3, [r3, #28]
 8001faa:	1c5a      	adds	r2, r3, #1
 8001fac:	b2d1      	uxtb	r1, r2
 8001fae:	4ac8      	ldr	r2, [pc, #800]	; (80022d0 <Parse_temperature+0x36c>)
 8001fb0:	7711      	strb	r1, [r2, #28]
 8001fb2:	001a      	movs	r2, r3
 8001fb4:	4bc6      	ldr	r3, [pc, #792]	; (80022d0 <Parse_temperature+0x36c>)
 8001fb6:	212d      	movs	r1, #45	; 0x2d
 8001fb8:	5499      	strb	r1, [r3, r2]
	}
	//there is always 1 symbol before dot, so if digit < 1 then there is zero before dot
	if(abs(temp) < 1) {
 8001fba:	6938      	ldr	r0, [r7, #16]
 8001fbc:	6979      	ldr	r1, [r7, #20]
 8001fbe:	f7ff fb57 	bl	8001670 <__aeabi_d2iz>
 8001fc2:	1e03      	subs	r3, r0, #0
 8001fc4:	db1f      	blt.n	8002006 <Parse_temperature+0xa2>
 8001fc6:	6938      	ldr	r0, [r7, #16]
 8001fc8:	6979      	ldr	r1, [r7, #20]
 8001fca:	f7ff fb51 	bl	8001670 <__aeabi_d2iz>
 8001fce:	1e03      	subs	r3, r0, #0
 8001fd0:	dc19      	bgt.n	8002006 <Parse_temperature+0xa2>
		symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DIGIT_WIDTH;
 8001fd2:	4bbf      	ldr	r3, [pc, #764]	; (80022d0 <Parse_temperature+0x36c>)
 8001fd4:	7f1b      	ldrb	r3, [r3, #28]
 8001fd6:	4abe      	ldr	r2, [pc, #760]	; (80022d0 <Parse_temperature+0x36c>)
 8001fd8:	3304      	adds	r3, #4
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	18d3      	adds	r3, r2, r3
 8001fde:	3306      	adds	r3, #6
 8001fe0:	2220      	movs	r2, #32
 8001fe2:	801a      	strh	r2, [r3, #0]
		symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols] = 0;
 8001fe4:	4bba      	ldr	r3, [pc, #744]	; (80022d0 <Parse_temperature+0x36c>)
 8001fe6:	7f1b      	ldrb	r3, [r3, #28]
 8001fe8:	001a      	movs	r2, r3
 8001fea:	4bb9      	ldr	r3, [pc, #740]	; (80022d0 <Parse_temperature+0x36c>)
 8001fec:	189b      	adds	r3, r3, r2
 8001fee:	2200      	movs	r2, #0
 8001ff0:	71da      	strb	r2, [r3, #7]
		symbol_distribution.char_output[symbol_distribution.amout_of_symbols++] = '0';
 8001ff2:	4bb7      	ldr	r3, [pc, #732]	; (80022d0 <Parse_temperature+0x36c>)
 8001ff4:	7f1b      	ldrb	r3, [r3, #28]
 8001ff6:	1c5a      	adds	r2, r3, #1
 8001ff8:	b2d1      	uxtb	r1, r2
 8001ffa:	4ab5      	ldr	r2, [pc, #724]	; (80022d0 <Parse_temperature+0x36c>)
 8001ffc:	7711      	strb	r1, [r2, #28]
 8001ffe:	001a      	movs	r2, r3
 8002000:	4bb3      	ldr	r3, [pc, #716]	; (80022d0 <Parse_temperature+0x36c>)
 8002002:	2130      	movs	r1, #48	; 0x30
 8002004:	5499      	strb	r1, [r3, r2]
	}
	//find amount of tens
	if(abs(temp) >= 10 ) {
 8002006:	6938      	ldr	r0, [r7, #16]
 8002008:	6979      	ldr	r1, [r7, #20]
 800200a:	f7ff fb31 	bl	8001670 <__aeabi_d2iz>
 800200e:	0003      	movs	r3, r0
 8002010:	17da      	asrs	r2, r3, #31
 8002012:	189b      	adds	r3, r3, r2
 8002014:	4053      	eors	r3, r2
 8002016:	2b09      	cmp	r3, #9
 8002018:	dd35      	ble.n	8002086 <Parse_temperature+0x122>
		temp /= 10;
 800201a:	2200      	movs	r2, #0
 800201c:	4bad      	ldr	r3, [pc, #692]	; (80022d4 <Parse_temperature+0x370>)
 800201e:	6938      	ldr	r0, [r7, #16]
 8002020:	6979      	ldr	r1, [r7, #20]
 8002022:	f7fe f93b 	bl	800029c <__aeabi_ddiv>
 8002026:	0003      	movs	r3, r0
 8002028:	000c      	movs	r4, r1
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	617c      	str	r4, [r7, #20]
		symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DIGIT_WIDTH;
 800202e:	4ba8      	ldr	r3, [pc, #672]	; (80022d0 <Parse_temperature+0x36c>)
 8002030:	7f1b      	ldrb	r3, [r3, #28]
 8002032:	4aa7      	ldr	r2, [pc, #668]	; (80022d0 <Parse_temperature+0x36c>)
 8002034:	3304      	adds	r3, #4
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	18d3      	adds	r3, r2, r3
 800203a:	3306      	adds	r3, #6
 800203c:	2220      	movs	r2, #32
 800203e:	801a      	strh	r2, [r3, #0]
		symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols] = abs(temp);
 8002040:	4ba3      	ldr	r3, [pc, #652]	; (80022d0 <Parse_temperature+0x36c>)
 8002042:	7f1b      	ldrb	r3, [r3, #28]
 8002044:	001c      	movs	r4, r3
 8002046:	6938      	ldr	r0, [r7, #16]
 8002048:	6979      	ldr	r1, [r7, #20]
 800204a:	f7ff fb11 	bl	8001670 <__aeabi_d2iz>
 800204e:	0003      	movs	r3, r0
 8002050:	17da      	asrs	r2, r3, #31
 8002052:	189b      	adds	r3, r3, r2
 8002054:	4053      	eors	r3, r2
 8002056:	b2da      	uxtb	r2, r3
 8002058:	4b9d      	ldr	r3, [pc, #628]	; (80022d0 <Parse_temperature+0x36c>)
 800205a:	191b      	adds	r3, r3, r4
 800205c:	71da      	strb	r2, [r3, #7]
		symbol_distribution.char_output[symbol_distribution.amout_of_symbols++] = ((char)abs(temp)) + 48;
 800205e:	4b9c      	ldr	r3, [pc, #624]	; (80022d0 <Parse_temperature+0x36c>)
 8002060:	7f1b      	ldrb	r3, [r3, #28]
 8002062:	1c5a      	adds	r2, r3, #1
 8002064:	b2d1      	uxtb	r1, r2
 8002066:	4a9a      	ldr	r2, [pc, #616]	; (80022d0 <Parse_temperature+0x36c>)
 8002068:	7711      	strb	r1, [r2, #28]
 800206a:	001c      	movs	r4, r3
 800206c:	6938      	ldr	r0, [r7, #16]
 800206e:	6979      	ldr	r1, [r7, #20]
 8002070:	f7ff fafe 	bl	8001670 <__aeabi_d2iz>
 8002074:	0003      	movs	r3, r0
 8002076:	17da      	asrs	r2, r3, #31
 8002078:	189b      	adds	r3, r3, r2
 800207a:	4053      	eors	r3, r2
 800207c:	b2db      	uxtb	r3, r3
 800207e:	3330      	adds	r3, #48	; 0x30
 8002080:	b2da      	uxtb	r2, r3
 8002082:	4b93      	ldr	r3, [pc, #588]	; (80022d0 <Parse_temperature+0x36c>)
 8002084:	551a      	strb	r2, [r3, r4]
	}
	//find amount of units
	if(abs(temp) >= 1 ) {
 8002086:	6938      	ldr	r0, [r7, #16]
 8002088:	6979      	ldr	r1, [r7, #20]
 800208a:	f7ff faf1 	bl	8001670 <__aeabi_d2iz>
 800208e:	0003      	movs	r3, r0
 8002090:	17da      	asrs	r2, r3, #31
 8002092:	189b      	adds	r3, r3, r2
 8002094:	4053      	eors	r3, r2
 8002096:	2b00      	cmp	r3, #0
 8002098:	dd38      	ble.n	800210c <Parse_temperature+0x1a8>
		temp = fmod(*temperature,10.0);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6818      	ldr	r0, [r3, #0]
 800209e:	6859      	ldr	r1, [r3, #4]
 80020a0:	2300      	movs	r3, #0
 80020a2:	4c8c      	ldr	r4, [pc, #560]	; (80022d4 <Parse_temperature+0x370>)
 80020a4:	001a      	movs	r2, r3
 80020a6:	0023      	movs	r3, r4
 80020a8:	f001 fb8a 	bl	80037c0 <fmod>
 80020ac:	0003      	movs	r3, r0
 80020ae:	000c      	movs	r4, r1
 80020b0:	613b      	str	r3, [r7, #16]
 80020b2:	617c      	str	r4, [r7, #20]
		symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DIGIT_WIDTH;
 80020b4:	4b86      	ldr	r3, [pc, #536]	; (80022d0 <Parse_temperature+0x36c>)
 80020b6:	7f1b      	ldrb	r3, [r3, #28]
 80020b8:	4a85      	ldr	r2, [pc, #532]	; (80022d0 <Parse_temperature+0x36c>)
 80020ba:	3304      	adds	r3, #4
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	18d3      	adds	r3, r2, r3
 80020c0:	3306      	adds	r3, #6
 80020c2:	2220      	movs	r2, #32
 80020c4:	801a      	strh	r2, [r3, #0]
		symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols] = abs(temp);
 80020c6:	4b82      	ldr	r3, [pc, #520]	; (80022d0 <Parse_temperature+0x36c>)
 80020c8:	7f1b      	ldrb	r3, [r3, #28]
 80020ca:	001c      	movs	r4, r3
 80020cc:	6938      	ldr	r0, [r7, #16]
 80020ce:	6979      	ldr	r1, [r7, #20]
 80020d0:	f7ff face 	bl	8001670 <__aeabi_d2iz>
 80020d4:	0003      	movs	r3, r0
 80020d6:	17da      	asrs	r2, r3, #31
 80020d8:	189b      	adds	r3, r3, r2
 80020da:	4053      	eors	r3, r2
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	4b7c      	ldr	r3, [pc, #496]	; (80022d0 <Parse_temperature+0x36c>)
 80020e0:	191b      	adds	r3, r3, r4
 80020e2:	71da      	strb	r2, [r3, #7]
		symbol_distribution.char_output[symbol_distribution.amout_of_symbols++] = ((char)abs(temp)) + 48;
 80020e4:	4b7a      	ldr	r3, [pc, #488]	; (80022d0 <Parse_temperature+0x36c>)
 80020e6:	7f1b      	ldrb	r3, [r3, #28]
 80020e8:	1c5a      	adds	r2, r3, #1
 80020ea:	b2d1      	uxtb	r1, r2
 80020ec:	4a78      	ldr	r2, [pc, #480]	; (80022d0 <Parse_temperature+0x36c>)
 80020ee:	7711      	strb	r1, [r2, #28]
 80020f0:	001c      	movs	r4, r3
 80020f2:	6938      	ldr	r0, [r7, #16]
 80020f4:	6979      	ldr	r1, [r7, #20]
 80020f6:	f7ff fabb 	bl	8001670 <__aeabi_d2iz>
 80020fa:	0003      	movs	r3, r0
 80020fc:	17da      	asrs	r2, r3, #31
 80020fe:	189b      	adds	r3, r3, r2
 8002100:	4053      	eors	r3, r2
 8002102:	b2db      	uxtb	r3, r3
 8002104:	3330      	adds	r3, #48	; 0x30
 8002106:	b2da      	uxtb	r2, r3
 8002108:	4b71      	ldr	r3, [pc, #452]	; (80022d0 <Parse_temperature+0x36c>)
 800210a:	551a      	strb	r2, [r3, r4]
	}
	//check on fractional part of digit
	temp = fmod(*temperature,1.0);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6818      	ldr	r0, [r3, #0]
 8002110:	6859      	ldr	r1, [r3, #4]
 8002112:	2300      	movs	r3, #0
 8002114:	4c70      	ldr	r4, [pc, #448]	; (80022d8 <Parse_temperature+0x374>)
 8002116:	001a      	movs	r2, r3
 8002118:	0023      	movs	r3, r4
 800211a:	f001 fb51 	bl	80037c0 <fmod>
 800211e:	0003      	movs	r3, r0
 8002120:	000c      	movs	r4, r1
 8002122:	613b      	str	r3, [r7, #16]
 8002124:	617c      	str	r4, [r7, #20]
	if(temp == 0) {				   //if it absent then add celsium symbol and return
 8002126:	2200      	movs	r2, #0
 8002128:	2300      	movs	r3, #0
 800212a:	6938      	ldr	r0, [r7, #16]
 800212c:	6979      	ldr	r1, [r7, #20]
 800212e:	f7fe f887 	bl	8000240 <__aeabi_dcmpeq>
 8002132:	1e03      	subs	r3, r0, #0
 8002134:	d014      	beq.n	8002160 <Parse_temperature+0x1fc>
		symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = CELSIUM_WIDTH;
 8002136:	4b66      	ldr	r3, [pc, #408]	; (80022d0 <Parse_temperature+0x36c>)
 8002138:	7f1b      	ldrb	r3, [r3, #28]
 800213a:	4a65      	ldr	r2, [pc, #404]	; (80022d0 <Parse_temperature+0x36c>)
 800213c:	3304      	adds	r3, #4
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	18d3      	adds	r3, r2, r3
 8002142:	3306      	adds	r3, #6
 8002144:	2240      	movs	r2, #64	; 0x40
 8002146:	801a      	strh	r2, [r3, #0]
		symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols++] = Number_for_CELSIUM;
 8002148:	4b61      	ldr	r3, [pc, #388]	; (80022d0 <Parse_temperature+0x36c>)
 800214a:	7f1b      	ldrb	r3, [r3, #28]
 800214c:	1c5a      	adds	r2, r3, #1
 800214e:	b2d1      	uxtb	r1, r2
 8002150:	4a5f      	ldr	r2, [pc, #380]	; (80022d0 <Parse_temperature+0x36c>)
 8002152:	7711      	strb	r1, [r2, #28]
 8002154:	001a      	movs	r2, r3
 8002156:	4b5e      	ldr	r3, [pc, #376]	; (80022d0 <Parse_temperature+0x36c>)
 8002158:	189b      	adds	r3, r3, r2
 800215a:	220a      	movs	r2, #10
 800215c:	71da      	strb	r2, [r3, #7]
		return;
 800215e:	e0b3      	b.n	80022c8 <Parse_temperature+0x364>
	}

	//else display digit with 2 digit after dot
	symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DOT_WIDTH;
 8002160:	4b5b      	ldr	r3, [pc, #364]	; (80022d0 <Parse_temperature+0x36c>)
 8002162:	7f1b      	ldrb	r3, [r3, #28]
 8002164:	4a5a      	ldr	r2, [pc, #360]	; (80022d0 <Parse_temperature+0x36c>)
 8002166:	3304      	adds	r3, #4
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	18d3      	adds	r3, r2, r3
 800216c:	3306      	adds	r3, #6
 800216e:	220a      	movs	r2, #10
 8002170:	801a      	strh	r2, [r3, #0]
	symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols] = Number_for_DOT;
 8002172:	4b57      	ldr	r3, [pc, #348]	; (80022d0 <Parse_temperature+0x36c>)
 8002174:	7f1b      	ldrb	r3, [r3, #28]
 8002176:	001a      	movs	r2, r3
 8002178:	4b55      	ldr	r3, [pc, #340]	; (80022d0 <Parse_temperature+0x36c>)
 800217a:	189b      	adds	r3, r3, r2
 800217c:	220b      	movs	r2, #11
 800217e:	71da      	strb	r2, [r3, #7]
	symbol_distribution.char_output[symbol_distribution.amout_of_symbols++] = '.';
 8002180:	4b53      	ldr	r3, [pc, #332]	; (80022d0 <Parse_temperature+0x36c>)
 8002182:	7f1b      	ldrb	r3, [r3, #28]
 8002184:	1c5a      	adds	r2, r3, #1
 8002186:	b2d1      	uxtb	r1, r2
 8002188:	4a51      	ldr	r2, [pc, #324]	; (80022d0 <Parse_temperature+0x36c>)
 800218a:	7711      	strb	r1, [r2, #28]
 800218c:	001a      	movs	r2, r3
 800218e:	4b50      	ldr	r3, [pc, #320]	; (80022d0 <Parse_temperature+0x36c>)
 8002190:	212e      	movs	r1, #46	; 0x2e
 8002192:	5499      	strb	r1, [r3, r2]

	double fractionalPart = fmod(*temperature, 1.0);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6818      	ldr	r0, [r3, #0]
 8002198:	6859      	ldr	r1, [r3, #4]
 800219a:	2300      	movs	r3, #0
 800219c:	4c4e      	ldr	r4, [pc, #312]	; (80022d8 <Parse_temperature+0x374>)
 800219e:	001a      	movs	r2, r3
 80021a0:	0023      	movs	r3, r4
 80021a2:	f001 fb0d 	bl	80037c0 <fmod>
 80021a6:	0003      	movs	r3, r0
 80021a8:	000c      	movs	r4, r1
 80021aa:	60bb      	str	r3, [r7, #8]
 80021ac:	60fc      	str	r4, [r7, #12]
	fractionalPart *= 10.0;
 80021ae:	2200      	movs	r2, #0
 80021b0:	4b48      	ldr	r3, [pc, #288]	; (80022d4 <Parse_temperature+0x370>)
 80021b2:	68b8      	ldr	r0, [r7, #8]
 80021b4:	68f9      	ldr	r1, [r7, #12]
 80021b6:	f7fe fca5 	bl	8000b04 <__aeabi_dmul>
 80021ba:	0003      	movs	r3, r0
 80021bc:	000c      	movs	r4, r1
 80021be:	60bb      	str	r3, [r7, #8]
 80021c0:	60fc      	str	r4, [r7, #12]
	symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DIGIT_WIDTH;
 80021c2:	4b43      	ldr	r3, [pc, #268]	; (80022d0 <Parse_temperature+0x36c>)
 80021c4:	7f1b      	ldrb	r3, [r3, #28]
 80021c6:	4a42      	ldr	r2, [pc, #264]	; (80022d0 <Parse_temperature+0x36c>)
 80021c8:	3304      	adds	r3, #4
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	18d3      	adds	r3, r2, r3
 80021ce:	3306      	adds	r3, #6
 80021d0:	2220      	movs	r2, #32
 80021d2:	801a      	strh	r2, [r3, #0]
	symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols] = abs(fractionalPart);
 80021d4:	4b3e      	ldr	r3, [pc, #248]	; (80022d0 <Parse_temperature+0x36c>)
 80021d6:	7f1b      	ldrb	r3, [r3, #28]
 80021d8:	001c      	movs	r4, r3
 80021da:	68b8      	ldr	r0, [r7, #8]
 80021dc:	68f9      	ldr	r1, [r7, #12]
 80021de:	f7ff fa47 	bl	8001670 <__aeabi_d2iz>
 80021e2:	0003      	movs	r3, r0
 80021e4:	17da      	asrs	r2, r3, #31
 80021e6:	189b      	adds	r3, r3, r2
 80021e8:	4053      	eors	r3, r2
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	4b38      	ldr	r3, [pc, #224]	; (80022d0 <Parse_temperature+0x36c>)
 80021ee:	191b      	adds	r3, r3, r4
 80021f0:	71da      	strb	r2, [r3, #7]
	symbol_distribution.char_output[symbol_distribution.amout_of_symbols++] = ((char)abs(fractionalPart)) + 48;
 80021f2:	4b37      	ldr	r3, [pc, #220]	; (80022d0 <Parse_temperature+0x36c>)
 80021f4:	7f1b      	ldrb	r3, [r3, #28]
 80021f6:	1c5a      	adds	r2, r3, #1
 80021f8:	b2d1      	uxtb	r1, r2
 80021fa:	4a35      	ldr	r2, [pc, #212]	; (80022d0 <Parse_temperature+0x36c>)
 80021fc:	7711      	strb	r1, [r2, #28]
 80021fe:	001c      	movs	r4, r3
 8002200:	68b8      	ldr	r0, [r7, #8]
 8002202:	68f9      	ldr	r1, [r7, #12]
 8002204:	f7ff fa34 	bl	8001670 <__aeabi_d2iz>
 8002208:	0003      	movs	r3, r0
 800220a:	17da      	asrs	r2, r3, #31
 800220c:	189b      	adds	r3, r3, r2
 800220e:	4053      	eors	r3, r2
 8002210:	b2db      	uxtb	r3, r3
 8002212:	3330      	adds	r3, #48	; 0x30
 8002214:	b2da      	uxtb	r2, r3
 8002216:	4b2e      	ldr	r3, [pc, #184]	; (80022d0 <Parse_temperature+0x36c>)
 8002218:	551a      	strb	r2, [r3, r4]

	fractionalPart = fmod(*temperature, 0.1);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6818      	ldr	r0, [r3, #0]
 800221e:	6859      	ldr	r1, [r3, #4]
 8002220:	4b2e      	ldr	r3, [pc, #184]	; (80022dc <Parse_temperature+0x378>)
 8002222:	4c2f      	ldr	r4, [pc, #188]	; (80022e0 <Parse_temperature+0x37c>)
 8002224:	001a      	movs	r2, r3
 8002226:	0023      	movs	r3, r4
 8002228:	f001 faca 	bl	80037c0 <fmod>
 800222c:	0003      	movs	r3, r0
 800222e:	000c      	movs	r4, r1
 8002230:	60bb      	str	r3, [r7, #8]
 8002232:	60fc      	str	r4, [r7, #12]
	fractionalPart *= 100.0;
 8002234:	2200      	movs	r2, #0
 8002236:	4b2b      	ldr	r3, [pc, #172]	; (80022e4 <Parse_temperature+0x380>)
 8002238:	68b8      	ldr	r0, [r7, #8]
 800223a:	68f9      	ldr	r1, [r7, #12]
 800223c:	f7fe fc62 	bl	8000b04 <__aeabi_dmul>
 8002240:	0003      	movs	r3, r0
 8002242:	000c      	movs	r4, r1
 8002244:	60bb      	str	r3, [r7, #8]
 8002246:	60fc      	str	r4, [r7, #12]
	symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = DIGIT_WIDTH;
 8002248:	4b21      	ldr	r3, [pc, #132]	; (80022d0 <Parse_temperature+0x36c>)
 800224a:	7f1b      	ldrb	r3, [r3, #28]
 800224c:	4a20      	ldr	r2, [pc, #128]	; (80022d0 <Parse_temperature+0x36c>)
 800224e:	3304      	adds	r3, #4
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	18d3      	adds	r3, r2, r3
 8002254:	3306      	adds	r3, #6
 8002256:	2220      	movs	r2, #32
 8002258:	801a      	strh	r2, [r3, #0]
	symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols] = abs(fractionalPart);
 800225a:	4b1d      	ldr	r3, [pc, #116]	; (80022d0 <Parse_temperature+0x36c>)
 800225c:	7f1b      	ldrb	r3, [r3, #28]
 800225e:	001c      	movs	r4, r3
 8002260:	68b8      	ldr	r0, [r7, #8]
 8002262:	68f9      	ldr	r1, [r7, #12]
 8002264:	f7ff fa04 	bl	8001670 <__aeabi_d2iz>
 8002268:	0003      	movs	r3, r0
 800226a:	17da      	asrs	r2, r3, #31
 800226c:	189b      	adds	r3, r3, r2
 800226e:	4053      	eors	r3, r2
 8002270:	b2da      	uxtb	r2, r3
 8002272:	4b17      	ldr	r3, [pc, #92]	; (80022d0 <Parse_temperature+0x36c>)
 8002274:	191b      	adds	r3, r3, r4
 8002276:	71da      	strb	r2, [r3, #7]
	symbol_distribution.char_output[symbol_distribution.amout_of_symbols++] = ((char)abs(fractionalPart)) + 48;
 8002278:	4b15      	ldr	r3, [pc, #84]	; (80022d0 <Parse_temperature+0x36c>)
 800227a:	7f1b      	ldrb	r3, [r3, #28]
 800227c:	1c5a      	adds	r2, r3, #1
 800227e:	b2d1      	uxtb	r1, r2
 8002280:	4a13      	ldr	r2, [pc, #76]	; (80022d0 <Parse_temperature+0x36c>)
 8002282:	7711      	strb	r1, [r2, #28]
 8002284:	001c      	movs	r4, r3
 8002286:	68b8      	ldr	r0, [r7, #8]
 8002288:	68f9      	ldr	r1, [r7, #12]
 800228a:	f7ff f9f1 	bl	8001670 <__aeabi_d2iz>
 800228e:	0003      	movs	r3, r0
 8002290:	17da      	asrs	r2, r3, #31
 8002292:	189b      	adds	r3, r3, r2
 8002294:	4053      	eors	r3, r2
 8002296:	b2db      	uxtb	r3, r3
 8002298:	3330      	adds	r3, #48	; 0x30
 800229a:	b2da      	uxtb	r2, r3
 800229c:	4b0c      	ldr	r3, [pc, #48]	; (80022d0 <Parse_temperature+0x36c>)
 800229e:	551a      	strb	r2, [r3, r4]

	symbol_distribution.custom_width[symbol_distribution.amout_of_symbols] = CELSIUM_WIDTH;
 80022a0:	4b0b      	ldr	r3, [pc, #44]	; (80022d0 <Parse_temperature+0x36c>)
 80022a2:	7f1b      	ldrb	r3, [r3, #28]
 80022a4:	4a0a      	ldr	r2, [pc, #40]	; (80022d0 <Parse_temperature+0x36c>)
 80022a6:	3304      	adds	r3, #4
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	18d3      	adds	r3, r2, r3
 80022ac:	3306      	adds	r3, #6
 80022ae:	2240      	movs	r2, #64	; 0x40
 80022b0:	801a      	strh	r2, [r3, #0]
	symbol_distribution.consequense_of_output[symbol_distribution.amout_of_symbols++] = Number_for_CELSIUM;
 80022b2:	4b07      	ldr	r3, [pc, #28]	; (80022d0 <Parse_temperature+0x36c>)
 80022b4:	7f1b      	ldrb	r3, [r3, #28]
 80022b6:	1c5a      	adds	r2, r3, #1
 80022b8:	b2d1      	uxtb	r1, r2
 80022ba:	4a05      	ldr	r2, [pc, #20]	; (80022d0 <Parse_temperature+0x36c>)
 80022bc:	7711      	strb	r1, [r2, #28]
 80022be:	001a      	movs	r2, r3
 80022c0:	4b03      	ldr	r3, [pc, #12]	; (80022d0 <Parse_temperature+0x36c>)
 80022c2:	189b      	adds	r3, r3, r2
 80022c4:	220a      	movs	r2, #10
 80022c6:	71da      	strb	r2, [r3, #7]
}
 80022c8:	46bd      	mov	sp, r7
 80022ca:	b007      	add	sp, #28
 80022cc:	bd90      	pop	{r4, r7, pc}
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	20001528 	.word	0x20001528
 80022d4:	40240000 	.word	0x40240000
 80022d8:	3ff00000 	.word	0x3ff00000
 80022dc:	9999999a 	.word	0x9999999a
 80022e0:	3fb99999 	.word	0x3fb99999
 80022e4:	40590000 	.word	0x40590000

080022e8 <Choose_symbol_for_draw>:

void Choose_symbol_for_draw(uint8_t symbol, uint8_t start_col) {
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af02      	add	r7, sp, #8
 80022ee:	0002      	movs	r2, r0
 80022f0:	1dfb      	adds	r3, r7, #7
 80022f2:	701a      	strb	r2, [r3, #0]
 80022f4:	1dbb      	adds	r3, r7, #6
 80022f6:	1c0a      	adds	r2, r1, #0
 80022f8:	701a      	strb	r2, [r3, #0]
	//read symbol arr from FLASH and draw it
	switch(symbol) {
 80022fa:	1dfb      	adds	r3, r7, #7
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	2b0c      	cmp	r3, #12
 8002300:	d900      	bls.n	8002304 <Choose_symbol_for_draw+0x1c>
 8002302:	e10f      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
 8002304:	009a      	lsls	r2, r3, #2
 8002306:	4b89      	ldr	r3, [pc, #548]	; (800252c <Choose_symbol_for_draw+0x244>)
 8002308:	18d3      	adds	r3, r2, r3
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	469f      	mov	pc, r3
	case 0:
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 800230e:	2380      	movs	r3, #128	; 0x80
 8002310:	00da      	lsls	r2, r3, #3
 8002312:	4b87      	ldr	r3, [pc, #540]	; (8002530 <Choose_symbol_for_draw+0x248>)
 8002314:	4887      	ldr	r0, [pc, #540]	; (8002534 <Choose_symbol_for_draw+0x24c>)
 8002316:	0019      	movs	r1, r3
 8002318:	f7ff fa76 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_0_POSITION,PAGE60_0_POSITION + SIZE_0_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 800231c:	2380      	movs	r3, #128	; 0x80
 800231e:	0059      	lsls	r1, r3, #1
 8002320:	1dbb      	adds	r3, r7, #6
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	9301      	str	r3, [sp, #4]
 8002326:	2380      	movs	r3, #128	; 0x80
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	2340      	movs	r3, #64	; 0x40
 800232c:	2220      	movs	r2, #32
 800232e:	2000      	movs	r0, #0
 8002330:	f000 f908 	bl	8002544 <TFT_draw_symbol>
		break;
 8002334:	e0f6      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 1:
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002336:	2380      	movs	r3, #128	; 0x80
 8002338:	00da      	lsls	r2, r3, #3
 800233a:	4b7d      	ldr	r3, [pc, #500]	; (8002530 <Choose_symbol_for_draw+0x248>)
 800233c:	487d      	ldr	r0, [pc, #500]	; (8002534 <Choose_symbol_for_draw+0x24c>)
 800233e:	0019      	movs	r1, r3
 8002340:	f7ff fa62 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_1_POSITION,PAGE60_1_POSITION + SIZE_1_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8002344:	2380      	movs	r3, #128	; 0x80
 8002346:	0099      	lsls	r1, r3, #2
 8002348:	2380      	movs	r3, #128	; 0x80
 800234a:	0058      	lsls	r0, r3, #1
 800234c:	1dbb      	adds	r3, r7, #6
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	9301      	str	r3, [sp, #4]
 8002352:	2380      	movs	r3, #128	; 0x80
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	2340      	movs	r3, #64	; 0x40
 8002358:	2220      	movs	r2, #32
 800235a:	f000 f8f3 	bl	8002544 <TFT_draw_symbol>
		break;
 800235e:	e0e1      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 2:
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002360:	2380      	movs	r3, #128	; 0x80
 8002362:	00da      	lsls	r2, r3, #3
 8002364:	4b72      	ldr	r3, [pc, #456]	; (8002530 <Choose_symbol_for_draw+0x248>)
 8002366:	4873      	ldr	r0, [pc, #460]	; (8002534 <Choose_symbol_for_draw+0x24c>)
 8002368:	0019      	movs	r1, r3
 800236a:	f7ff fa4d 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_2_POSITION,PAGE60_2_POSITION + SIZE_0_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 800236e:	23c0      	movs	r3, #192	; 0xc0
 8002370:	0099      	lsls	r1, r3, #2
 8002372:	2380      	movs	r3, #128	; 0x80
 8002374:	0098      	lsls	r0, r3, #2
 8002376:	1dbb      	adds	r3, r7, #6
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	9301      	str	r3, [sp, #4]
 800237c:	2380      	movs	r3, #128	; 0x80
 800237e:	9300      	str	r3, [sp, #0]
 8002380:	2340      	movs	r3, #64	; 0x40
 8002382:	2220      	movs	r2, #32
 8002384:	f000 f8de 	bl	8002544 <TFT_draw_symbol>
			break;
 8002388:	e0cc      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 3:
		ReadFromFlash(PAGE60_FOR_0_1_2_3, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 800238a:	2380      	movs	r3, #128	; 0x80
 800238c:	00da      	lsls	r2, r3, #3
 800238e:	4b68      	ldr	r3, [pc, #416]	; (8002530 <Choose_symbol_for_draw+0x248>)
 8002390:	4868      	ldr	r0, [pc, #416]	; (8002534 <Choose_symbol_for_draw+0x24c>)
 8002392:	0019      	movs	r1, r3
 8002394:	f7ff fa38 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE60_3_POSITION,PAGE60_3_POSITION + SIZE_3_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8002398:	2380      	movs	r3, #128	; 0x80
 800239a:	00d9      	lsls	r1, r3, #3
 800239c:	23c0      	movs	r3, #192	; 0xc0
 800239e:	0098      	lsls	r0, r3, #2
 80023a0:	1dbb      	adds	r3, r7, #6
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	9301      	str	r3, [sp, #4]
 80023a6:	2380      	movs	r3, #128	; 0x80
 80023a8:	9300      	str	r3, [sp, #0]
 80023aa:	2340      	movs	r3, #64	; 0x40
 80023ac:	2220      	movs	r2, #32
 80023ae:	f000 f8c9 	bl	8002544 <TFT_draw_symbol>
			break;
 80023b2:	e0b7      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 4:
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 80023b4:	2380      	movs	r3, #128	; 0x80
 80023b6:	00da      	lsls	r2, r3, #3
 80023b8:	4b5d      	ldr	r3, [pc, #372]	; (8002530 <Choose_symbol_for_draw+0x248>)
 80023ba:	485f      	ldr	r0, [pc, #380]	; (8002538 <Choose_symbol_for_draw+0x250>)
 80023bc:	0019      	movs	r1, r3
 80023be:	f7ff fa23 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_4_POSITION,PAGE61_4_POSITION + SIZE_4_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 80023c2:	2380      	movs	r3, #128	; 0x80
 80023c4:	0059      	lsls	r1, r3, #1
 80023c6:	1dbb      	adds	r3, r7, #6
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	9301      	str	r3, [sp, #4]
 80023cc:	2380      	movs	r3, #128	; 0x80
 80023ce:	9300      	str	r3, [sp, #0]
 80023d0:	2340      	movs	r3, #64	; 0x40
 80023d2:	2220      	movs	r2, #32
 80023d4:	2000      	movs	r0, #0
 80023d6:	f000 f8b5 	bl	8002544 <TFT_draw_symbol>
			break;
 80023da:	e0a3      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 5:
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 80023dc:	2380      	movs	r3, #128	; 0x80
 80023de:	00da      	lsls	r2, r3, #3
 80023e0:	4b53      	ldr	r3, [pc, #332]	; (8002530 <Choose_symbol_for_draw+0x248>)
 80023e2:	4855      	ldr	r0, [pc, #340]	; (8002538 <Choose_symbol_for_draw+0x250>)
 80023e4:	0019      	movs	r1, r3
 80023e6:	f7ff fa0f 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_5_POSITION,PAGE61_5_POSITION + SIZE_5_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 80023ea:	2380      	movs	r3, #128	; 0x80
 80023ec:	0099      	lsls	r1, r3, #2
 80023ee:	2380      	movs	r3, #128	; 0x80
 80023f0:	0058      	lsls	r0, r3, #1
 80023f2:	1dbb      	adds	r3, r7, #6
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	9301      	str	r3, [sp, #4]
 80023f8:	2380      	movs	r3, #128	; 0x80
 80023fa:	9300      	str	r3, [sp, #0]
 80023fc:	2340      	movs	r3, #64	; 0x40
 80023fe:	2220      	movs	r2, #32
 8002400:	f000 f8a0 	bl	8002544 <TFT_draw_symbol>
			break;
 8002404:	e08e      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 6:
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002406:	2380      	movs	r3, #128	; 0x80
 8002408:	00da      	lsls	r2, r3, #3
 800240a:	4b49      	ldr	r3, [pc, #292]	; (8002530 <Choose_symbol_for_draw+0x248>)
 800240c:	484a      	ldr	r0, [pc, #296]	; (8002538 <Choose_symbol_for_draw+0x250>)
 800240e:	0019      	movs	r1, r3
 8002410:	f7ff f9fa 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_6_POSITION,PAGE61_6_POSITION + SIZE_6_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8002414:	23c0      	movs	r3, #192	; 0xc0
 8002416:	0099      	lsls	r1, r3, #2
 8002418:	2380      	movs	r3, #128	; 0x80
 800241a:	0098      	lsls	r0, r3, #2
 800241c:	1dbb      	adds	r3, r7, #6
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	9301      	str	r3, [sp, #4]
 8002422:	2380      	movs	r3, #128	; 0x80
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	2340      	movs	r3, #64	; 0x40
 8002428:	2220      	movs	r2, #32
 800242a:	f000 f88b 	bl	8002544 <TFT_draw_symbol>
			break;
 800242e:	e079      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 7:
		ReadFromFlash(PAGE61_FOR_4_5_6_7, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002430:	2380      	movs	r3, #128	; 0x80
 8002432:	00da      	lsls	r2, r3, #3
 8002434:	4b3e      	ldr	r3, [pc, #248]	; (8002530 <Choose_symbol_for_draw+0x248>)
 8002436:	4840      	ldr	r0, [pc, #256]	; (8002538 <Choose_symbol_for_draw+0x250>)
 8002438:	0019      	movs	r1, r3
 800243a:	f7ff f9e5 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE61_7_POSITION,PAGE61_7_POSITION + SIZE_7_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 800243e:	2380      	movs	r3, #128	; 0x80
 8002440:	00d9      	lsls	r1, r3, #3
 8002442:	23c0      	movs	r3, #192	; 0xc0
 8002444:	0098      	lsls	r0, r3, #2
 8002446:	1dbb      	adds	r3, r7, #6
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	9301      	str	r3, [sp, #4]
 800244c:	2380      	movs	r3, #128	; 0x80
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	2340      	movs	r3, #64	; 0x40
 8002452:	2220      	movs	r2, #32
 8002454:	f000 f876 	bl	8002544 <TFT_draw_symbol>
			break;
 8002458:	e064      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 8:
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 800245a:	2380      	movs	r3, #128	; 0x80
 800245c:	00da      	lsls	r2, r3, #3
 800245e:	4b34      	ldr	r3, [pc, #208]	; (8002530 <Choose_symbol_for_draw+0x248>)
 8002460:	4836      	ldr	r0, [pc, #216]	; (800253c <Choose_symbol_for_draw+0x254>)
 8002462:	0019      	movs	r1, r3
 8002464:	f7ff f9d0 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE62_8_POSITION,PAGE62_8_POSITION + SIZE_8_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8002468:	2380      	movs	r3, #128	; 0x80
 800246a:	0059      	lsls	r1, r3, #1
 800246c:	1dbb      	adds	r3, r7, #6
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	9301      	str	r3, [sp, #4]
 8002472:	2380      	movs	r3, #128	; 0x80
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	2340      	movs	r3, #64	; 0x40
 8002478:	2220      	movs	r2, #32
 800247a:	2000      	movs	r0, #0
 800247c:	f000 f862 	bl	8002544 <TFT_draw_symbol>
			break;
 8002480:	e050      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 9:
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 8002482:	2380      	movs	r3, #128	; 0x80
 8002484:	00da      	lsls	r2, r3, #3
 8002486:	4b2a      	ldr	r3, [pc, #168]	; (8002530 <Choose_symbol_for_draw+0x248>)
 8002488:	482c      	ldr	r0, [pc, #176]	; (800253c <Choose_symbol_for_draw+0x254>)
 800248a:	0019      	movs	r1, r3
 800248c:	f7ff f9bc 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE62_9_POSITION,PAGE62_9_POSITION + SIZE_9_BYTE, DIGIT_WIDTH, DIGIT_HEIGHT, START_ROW, start_col);
 8002490:	2380      	movs	r3, #128	; 0x80
 8002492:	0099      	lsls	r1, r3, #2
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	0058      	lsls	r0, r3, #1
 8002498:	1dbb      	adds	r3, r7, #6
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	9301      	str	r3, [sp, #4]
 800249e:	2380      	movs	r3, #128	; 0x80
 80024a0:	9300      	str	r3, [sp, #0]
 80024a2:	2340      	movs	r3, #64	; 0x40
 80024a4:	2220      	movs	r2, #32
 80024a6:	f000 f84d 	bl	8002544 <TFT_draw_symbol>
			break;
 80024aa:	e03b      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 10:
		ReadFromFlash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 80024ac:	2380      	movs	r3, #128	; 0x80
 80024ae:	00da      	lsls	r2, r3, #3
 80024b0:	4b1f      	ldr	r3, [pc, #124]	; (8002530 <Choose_symbol_for_draw+0x248>)
 80024b2:	4822      	ldr	r0, [pc, #136]	; (800253c <Choose_symbol_for_draw+0x254>)
 80024b4:	0019      	movs	r1, r3
 80024b6:	f7ff f9a7 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE62_CELSIUM_POSITION,PAGE62_CELSIUM_POSITION + CELSIUM_SIZE_BYTE, CELSIUM_WIDTH, CELSIUM_HEIGHT, START_ROW, start_col);
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	00d9      	lsls	r1, r3, #3
 80024be:	2380      	movs	r3, #128	; 0x80
 80024c0:	0098      	lsls	r0, r3, #2
 80024c2:	1dbb      	adds	r3, r7, #6
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	9301      	str	r3, [sp, #4]
 80024c8:	2380      	movs	r3, #128	; 0x80
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	2340      	movs	r3, #64	; 0x40
 80024ce:	2240      	movs	r2, #64	; 0x40
 80024d0:	f000 f838 	bl	8002544 <TFT_draw_symbol>
			break;
 80024d4:	e026      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 11:
		ReadFromFlash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 80024d6:	2380      	movs	r3, #128	; 0x80
 80024d8:	00da      	lsls	r2, r3, #3
 80024da:	4b15      	ldr	r3, [pc, #84]	; (8002530 <Choose_symbol_for_draw+0x248>)
 80024dc:	4818      	ldr	r0, [pc, #96]	; (8002540 <Choose_symbol_for_draw+0x258>)
 80024de:	0019      	movs	r1, r3
 80024e0:	f7ff f992 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE63_DOT_POSITION,PAGE63_DOT_POSITION + DOT_SIZE_BYTE, DOT_WIDTH, DOT_HEIGHT, START_ROW, start_col);
 80024e4:	1dbb      	adds	r3, r7, #6
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	9301      	str	r3, [sp, #4]
 80024ea:	2380      	movs	r3, #128	; 0x80
 80024ec:	9300      	str	r3, [sp, #0]
 80024ee:	2340      	movs	r3, #64	; 0x40
 80024f0:	220a      	movs	r2, #10
 80024f2:	2150      	movs	r1, #80	; 0x50
 80024f4:	2000      	movs	r0, #0
 80024f6:	f000 f825 	bl	8002544 <TFT_draw_symbol>
				break;
 80024fa:	e013      	b.n	8002524 <Choose_symbol_for_draw+0x23c>
	case 12:
		ReadFromFlash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol[0], FLASH_PAGE_SIZE);
 80024fc:	2380      	movs	r3, #128	; 0x80
 80024fe:	00da      	lsls	r2, r3, #3
 8002500:	4b0b      	ldr	r3, [pc, #44]	; (8002530 <Choose_symbol_for_draw+0x248>)
 8002502:	480f      	ldr	r0, [pc, #60]	; (8002540 <Choose_symbol_for_draw+0x258>)
 8002504:	0019      	movs	r1, r3
 8002506:	f7ff f97f 	bl	8001808 <ReadFromFlash>
		TFT_draw_symbol(PAGE63_MINUS_POSITION,PAGE63_MINUS_POSITION + MINUSE_SIZE_BYTE, MINUS_WIDTH, MINUS_HEIGHT, START_ROW, start_col);
 800250a:	2380      	movs	r3, #128	; 0x80
 800250c:	0059      	lsls	r1, r3, #1
 800250e:	1dbb      	adds	r3, r7, #6
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	9301      	str	r3, [sp, #4]
 8002514:	2380      	movs	r3, #128	; 0x80
 8002516:	9300      	str	r3, [sp, #0]
 8002518:	2340      	movs	r3, #64	; 0x40
 800251a:	2216      	movs	r2, #22
 800251c:	2050      	movs	r0, #80	; 0x50
 800251e:	f000 f811 	bl	8002544 <TFT_draw_symbol>
				break;
 8002522:	46c0      	nop			; (mov r8, r8)
	}
}
 8002524:	46c0      	nop			; (mov r8, r8)
 8002526:	46bd      	mov	sp, r7
 8002528:	b002      	add	sp, #8
 800252a:	bd80      	pop	{r7, pc}
 800252c:	08003b48 	.word	0x08003b48
 8002530:	200000e8 	.word	0x200000e8
 8002534:	0800f000 	.word	0x0800f000
 8002538:	0800f400 	.word	0x0800f400
 800253c:	0800f800 	.word	0x0800f800
 8002540:	0800fc00 	.word	0x0800fc00

08002544 <TFT_draw_symbol>:

void TFT_draw_symbol(uint16_t start_position_in_arr, uint16_t end_position_in_arr, uint8_t symbol_width, uint8_t symbol_height, uint8_t start_row, uint8_t start_col) {
 8002544:	b5b0      	push	{r4, r5, r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af02      	add	r7, sp, #8
 800254a:	0005      	movs	r5, r0
 800254c:	000c      	movs	r4, r1
 800254e:	0010      	movs	r0, r2
 8002550:	0019      	movs	r1, r3
 8002552:	1dbb      	adds	r3, r7, #6
 8002554:	1c2a      	adds	r2, r5, #0
 8002556:	801a      	strh	r2, [r3, #0]
 8002558:	1d3b      	adds	r3, r7, #4
 800255a:	1c22      	adds	r2, r4, #0
 800255c:	801a      	strh	r2, [r3, #0]
 800255e:	1cfb      	adds	r3, r7, #3
 8002560:	1c02      	adds	r2, r0, #0
 8002562:	701a      	strb	r2, [r3, #0]
 8002564:	1cbb      	adds	r3, r7, #2
 8002566:	1c0a      	adds	r2, r1, #0
 8002568:	701a      	strb	r2, [r3, #0]
	//split color mat on block, because 64*64 symbol need 4096*2 byte, but RAM just 8kb, so to reduce size of color_mat there are parcels
	uint16_t parcel = (end_position_in_arr - start_position_in_arr) / AMOUNT_OF_PARCEL;
 800256a:	1d3b      	adds	r3, r7, #4
 800256c:	881a      	ldrh	r2, [r3, #0]
 800256e:	1dbb      	adds	r3, r7, #6
 8002570:	881b      	ldrh	r3, [r3, #0]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	d500      	bpl.n	8002578 <TFT_draw_symbol+0x34>
 8002576:	3303      	adds	r3, #3
 8002578:	109b      	asrs	r3, r3, #2
 800257a:	001a      	movs	r2, r3
 800257c:	2308      	movs	r3, #8
 800257e:	18fb      	adds	r3, r7, r3
 8002580:	801a      	strh	r2, [r3, #0]
	for(uint8_t parcel_iter = 0; parcel_iter < AMOUNT_OF_PARCEL; parcel_iter++) {
 8002582:	230f      	movs	r3, #15
 8002584:	18fb      	adds	r3, r7, r3
 8002586:	2200      	movs	r2, #0
 8002588:	701a      	strb	r2, [r3, #0]
 800258a:	e0cc      	b.n	8002726 <TFT_draw_symbol+0x1e2>
		for(uint16_t i = start_position_in_arr + parcel_iter * parcel; i < start_position_in_arr + parcel + parcel_iter * parcel; i++) {
 800258c:	230f      	movs	r3, #15
 800258e:	18fb      	adds	r3, r7, r3
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	b29b      	uxth	r3, r3
 8002594:	2208      	movs	r2, #8
 8002596:	18ba      	adds	r2, r7, r2
 8002598:	8812      	ldrh	r2, [r2, #0]
 800259a:	4353      	muls	r3, r2
 800259c:	b299      	uxth	r1, r3
 800259e:	230c      	movs	r3, #12
 80025a0:	18fb      	adds	r3, r7, r3
 80025a2:	1dba      	adds	r2, r7, #6
 80025a4:	8812      	ldrh	r2, [r2, #0]
 80025a6:	188a      	adds	r2, r1, r2
 80025a8:	801a      	strh	r2, [r3, #0]
 80025aa:	e055      	b.n	8002658 <TFT_draw_symbol+0x114>
			for(uint16_t j = 0; j < 8; j++) {
 80025ac:	230a      	movs	r3, #10
 80025ae:	18fb      	adds	r3, r7, r3
 80025b0:	2200      	movs	r2, #0
 80025b2:	801a      	strh	r2, [r3, #0]
 80025b4:	e044      	b.n	8002640 <TFT_draw_symbol+0xfc>
				//take the bit from byte and, depending on 0 or 1 it is, write color in color_mat
				if((mat_for_symbol[i] << j) & 0x80) {
 80025b6:	230c      	movs	r3, #12
 80025b8:	18fb      	adds	r3, r7, r3
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	4a5f      	ldr	r2, [pc, #380]	; (800273c <TFT_draw_symbol+0x1f8>)
 80025be:	5cd3      	ldrb	r3, [r2, r3]
 80025c0:	001a      	movs	r2, r3
 80025c2:	230a      	movs	r3, #10
 80025c4:	18fb      	adds	r3, r7, r3
 80025c6:	881b      	ldrh	r3, [r3, #0]
 80025c8:	409a      	lsls	r2, r3
 80025ca:	0013      	movs	r3, r2
 80025cc:	2280      	movs	r2, #128	; 0x80
 80025ce:	4013      	ands	r3, r2
 80025d0:	d017      	beq.n	8002602 <TFT_draw_symbol+0xbe>
					color_mat[8*(i - start_position_in_arr - parcel_iter * parcel) + j] = 0x0000;
 80025d2:	230c      	movs	r3, #12
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	881a      	ldrh	r2, [r3, #0]
 80025d8:	1dbb      	adds	r3, r7, #6
 80025da:	881b      	ldrh	r3, [r3, #0]
 80025dc:	1ad2      	subs	r2, r2, r3
 80025de:	230f      	movs	r3, #15
 80025e0:	18fb      	adds	r3, r7, r3
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	2108      	movs	r1, #8
 80025e6:	1879      	adds	r1, r7, r1
 80025e8:	8809      	ldrh	r1, [r1, #0]
 80025ea:	434b      	muls	r3, r1
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	00da      	lsls	r2, r3, #3
 80025f0:	230a      	movs	r3, #10
 80025f2:	18fb      	adds	r3, r7, r3
 80025f4:	881b      	ldrh	r3, [r3, #0]
 80025f6:	18d2      	adds	r2, r2, r3
 80025f8:	4b51      	ldr	r3, [pc, #324]	; (8002740 <TFT_draw_symbol+0x1fc>)
 80025fa:	0052      	lsls	r2, r2, #1
 80025fc:	2100      	movs	r1, #0
 80025fe:	52d1      	strh	r1, [r2, r3]
					continue;
 8002600:	e017      	b.n	8002632 <TFT_draw_symbol+0xee>
				}
				color_mat[8*(i - start_position_in_arr - parcel_iter * parcel) + j] = 0xFFFF;
 8002602:	230c      	movs	r3, #12
 8002604:	18fb      	adds	r3, r7, r3
 8002606:	881a      	ldrh	r2, [r3, #0]
 8002608:	1dbb      	adds	r3, r7, #6
 800260a:	881b      	ldrh	r3, [r3, #0]
 800260c:	1ad2      	subs	r2, r2, r3
 800260e:	230f      	movs	r3, #15
 8002610:	18fb      	adds	r3, r7, r3
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	2108      	movs	r1, #8
 8002616:	1879      	adds	r1, r7, r1
 8002618:	8809      	ldrh	r1, [r1, #0]
 800261a:	434b      	muls	r3, r1
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	00da      	lsls	r2, r3, #3
 8002620:	230a      	movs	r3, #10
 8002622:	18fb      	adds	r3, r7, r3
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	18d2      	adds	r2, r2, r3
 8002628:	4b45      	ldr	r3, [pc, #276]	; (8002740 <TFT_draw_symbol+0x1fc>)
 800262a:	0052      	lsls	r2, r2, #1
 800262c:	2101      	movs	r1, #1
 800262e:	4249      	negs	r1, r1
 8002630:	52d1      	strh	r1, [r2, r3]
			for(uint16_t j = 0; j < 8; j++) {
 8002632:	230a      	movs	r3, #10
 8002634:	18fb      	adds	r3, r7, r3
 8002636:	881a      	ldrh	r2, [r3, #0]
 8002638:	230a      	movs	r3, #10
 800263a:	18fb      	adds	r3, r7, r3
 800263c:	3201      	adds	r2, #1
 800263e:	801a      	strh	r2, [r3, #0]
 8002640:	230a      	movs	r3, #10
 8002642:	18fb      	adds	r3, r7, r3
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	2b07      	cmp	r3, #7
 8002648:	d9b5      	bls.n	80025b6 <TFT_draw_symbol+0x72>
		for(uint16_t i = start_position_in_arr + parcel_iter * parcel; i < start_position_in_arr + parcel + parcel_iter * parcel; i++) {
 800264a:	230c      	movs	r3, #12
 800264c:	18fb      	adds	r3, r7, r3
 800264e:	881a      	ldrh	r2, [r3, #0]
 8002650:	230c      	movs	r3, #12
 8002652:	18fb      	adds	r3, r7, r3
 8002654:	3201      	adds	r2, #1
 8002656:	801a      	strh	r2, [r3, #0]
 8002658:	230c      	movs	r3, #12
 800265a:	18fb      	adds	r3, r7, r3
 800265c:	881a      	ldrh	r2, [r3, #0]
 800265e:	1dbb      	adds	r3, r7, #6
 8002660:	8819      	ldrh	r1, [r3, #0]
 8002662:	2308      	movs	r3, #8
 8002664:	18fb      	adds	r3, r7, r3
 8002666:	881b      	ldrh	r3, [r3, #0]
 8002668:	18c9      	adds	r1, r1, r3
 800266a:	230f      	movs	r3, #15
 800266c:	18fb      	adds	r3, r7, r3
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	2008      	movs	r0, #8
 8002672:	1838      	adds	r0, r7, r0
 8002674:	8800      	ldrh	r0, [r0, #0]
 8002676:	4343      	muls	r3, r0
 8002678:	18cb      	adds	r3, r1, r3
 800267a:	429a      	cmp	r2, r3
 800267c:	db96      	blt.n	80025ac <TFT_draw_symbol+0x68>
			}
		}
		TFT_set_region(0x00, start_row + symbol_height / AMOUNT_OF_PARCEL * parcel_iter, start_row + symbol_height / AMOUNT_OF_PARCEL + symbol_height / AMOUNT_OF_PARCEL * parcel_iter - 1, start_col, start_col + symbol_width - 1);
 800267e:	2320      	movs	r3, #32
 8002680:	18fb      	adds	r3, r7, r3
 8002682:	781b      	ldrb	r3, [r3, #0]
 8002684:	b29a      	uxth	r2, r3
 8002686:	1cbb      	adds	r3, r7, #2
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	089b      	lsrs	r3, r3, #2
 800268c:	b2db      	uxtb	r3, r3
 800268e:	b29b      	uxth	r3, r3
 8002690:	210f      	movs	r1, #15
 8002692:	1879      	adds	r1, r7, r1
 8002694:	7809      	ldrb	r1, [r1, #0]
 8002696:	b289      	uxth	r1, r1
 8002698:	434b      	muls	r3, r1
 800269a:	b29b      	uxth	r3, r3
 800269c:	18d3      	adds	r3, r2, r3
 800269e:	b298      	uxth	r0, r3
 80026a0:	2320      	movs	r3, #32
 80026a2:	18fb      	adds	r3, r7, r3
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	1cbb      	adds	r3, r7, #2
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	089b      	lsrs	r3, r3, #2
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	18d3      	adds	r3, r2, r3
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	1cbb      	adds	r3, r7, #2
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	089b      	lsrs	r3, r3, #2
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	b29b      	uxth	r3, r3
 80026c0:	210f      	movs	r1, #15
 80026c2:	1879      	adds	r1, r7, r1
 80026c4:	7809      	ldrb	r1, [r1, #0]
 80026c6:	b289      	uxth	r1, r1
 80026c8:	434b      	muls	r3, r1
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	18d3      	adds	r3, r2, r3
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	3b01      	subs	r3, #1
 80026d2:	b299      	uxth	r1, r3
 80026d4:	2324      	movs	r3, #36	; 0x24
 80026d6:	18fb      	adds	r3, r7, r3
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	b29c      	uxth	r4, r3
 80026dc:	2324      	movs	r3, #36	; 0x24
 80026de:	18fb      	adds	r3, r7, r3
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	1cfb      	adds	r3, r7, #3
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	18d3      	adds	r3, r2, r3
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	3b01      	subs	r3, #1
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	9300      	str	r3, [sp, #0]
 80026f4:	0023      	movs	r3, r4
 80026f6:	000a      	movs	r2, r1
 80026f8:	0001      	movs	r1, r0
 80026fa:	2000      	movs	r0, #0
 80026fc:	f000 f962 	bl	80029c4 <TFT_set_region>
		Set_DC_data();
 8002700:	f000 f8c3 	bl	800288a <Set_DC_data>
		SPI1_SendDataDMA(&color_mat[0], parcel*8);
 8002704:	2308      	movs	r3, #8
 8002706:	18fb      	adds	r3, r7, r3
 8002708:	881b      	ldrh	r3, [r3, #0]
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	b29a      	uxth	r2, r3
 800270e:	4b0c      	ldr	r3, [pc, #48]	; (8002740 <TFT_draw_symbol+0x1fc>)
 8002710:	0011      	movs	r1, r2
 8002712:	0018      	movs	r0, r3
 8002714:	f7ff fa94 	bl	8001c40 <SPI1_SendDataDMA>
	for(uint8_t parcel_iter = 0; parcel_iter < AMOUNT_OF_PARCEL; parcel_iter++) {
 8002718:	230f      	movs	r3, #15
 800271a:	18fb      	adds	r3, r7, r3
 800271c:	781a      	ldrb	r2, [r3, #0]
 800271e:	230f      	movs	r3, #15
 8002720:	18fb      	adds	r3, r7, r3
 8002722:	3201      	adds	r2, #1
 8002724:	701a      	strb	r2, [r3, #0]
 8002726:	230f      	movs	r3, #15
 8002728:	18fb      	adds	r3, r7, r3
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	2b03      	cmp	r3, #3
 800272e:	d800      	bhi.n	8002732 <TFT_draw_symbol+0x1ee>
 8002730:	e72c      	b.n	800258c <TFT_draw_symbol+0x48>
	}
}
 8002732:	46c0      	nop			; (mov r8, r8)
 8002734:	46bd      	mov	sp, r7
 8002736:	b004      	add	sp, #16
 8002738:	bdb0      	pop	{r4, r5, r7, pc}
 800273a:	46c0      	nop			; (mov r8, r8)
 800273c:	200000e8 	.word	0x200000e8
 8002740:	200004e8 	.word	0x200004e8

08002744 <TFT_init>:
 */


#include <TFT_through_SPI.h>

void TFT_init() {
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
  init_GPIO_for_SPI();
 800274a:	f7ff f945 	bl	80019d8 <init_GPIO_for_SPI>
  SPI1_Master_init(8);
 800274e:	2008      	movs	r0, #8
 8002750:	f7ff f96e 	bl	8001a30 <SPI1_Master_init>
  TFT_reset();
 8002754:	f000 f82a 	bl	80027ac <TFT_reset>
  for (int i = 0; i < 150000; i++);
 8002758:	2300      	movs	r3, #0
 800275a:	607b      	str	r3, [r7, #4]
 800275c:	e002      	b.n	8002764 <TFT_init+0x20>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	3301      	adds	r3, #1
 8002762:	607b      	str	r3, [r7, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a0f      	ldr	r2, [pc, #60]	; (80027a4 <TFT_init+0x60>)
 8002768:	4293      	cmp	r3, r2
 800276a:	ddf8      	ble.n	800275e <TFT_init+0x1a>

  TFT_cmd_sleep_out();
 800276c:	f000 f82c 	bl	80027c8 <TFT_cmd_sleep_out>
  TFT_display_normal_mode();
 8002770:	f000 f848 	bl	8002804 <TFT_display_normal_mode>
  TFT_display_on();
 8002774:	f000 f857 	bl	8002826 <TFT_display_on>
  TFT_pixel_format();
 8002778:	f000 f85f 	bl	800283a <TFT_pixel_format>
  TFT_clearAllDisplay(0x00, 0x00, 0x00);	//purple
 800277c:	2200      	movs	r2, #0
 800277e:	2100      	movs	r1, #0
 8002780:	2000      	movs	r0, #0
 8002782:	f000 f89b 	bl	80028bc <TFT_clearAllDisplay>
  for(int i = 0; i < 80000; i++);
 8002786:	2300      	movs	r3, #0
 8002788:	603b      	str	r3, [r7, #0]
 800278a:	e002      	b.n	8002792 <TFT_init+0x4e>
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	3301      	adds	r3, #1
 8002790:	603b      	str	r3, [r7, #0]
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	4a04      	ldr	r2, [pc, #16]	; (80027a8 <TFT_init+0x64>)
 8002796:	4293      	cmp	r3, r2
 8002798:	ddf8      	ble.n	800278c <TFT_init+0x48>
}
 800279a:	46c0      	nop			; (mov r8, r8)
 800279c:	46bd      	mov	sp, r7
 800279e:	b002      	add	sp, #8
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	46c0      	nop			; (mov r8, r8)
 80027a4:	000249ef 	.word	0x000249ef
 80027a8:	0001387f 	.word	0x0001387f

080027ac <TFT_reset>:

void TFT_reset() {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_RST);
 80027b0:	2390      	movs	r3, #144	; 0x90
 80027b2:	05db      	lsls	r3, r3, #23
 80027b4:	2290      	movs	r2, #144	; 0x90
 80027b6:	05d2      	lsls	r2, r2, #23
 80027b8:	6952      	ldr	r2, [r2, #20]
 80027ba:	2108      	movs	r1, #8
 80027bc:	430a      	orrs	r2, r1
 80027be:	615a      	str	r2, [r3, #20]
}
 80027c0:	46c0      	nop			; (mov r8, r8)
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <TFT_cmd_sleep_out>:

void TFT_cmd_sleep_out() {
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
	uint8_t data = 0x11;
 80027ce:	1cfb      	adds	r3, r7, #3
 80027d0:	2211      	movs	r2, #17
 80027d2:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(data, 0, 0);
 80027d4:	1cfb      	adds	r3, r7, #3
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2200      	movs	r2, #0
 80027da:	2100      	movs	r1, #0
 80027dc:	0018      	movs	r0, r3
 80027de:	f000 f97f 	bl	8002ae0 <TFT_send_cmd>
	for (int i = 0; i < 100000; i++);
 80027e2:	2300      	movs	r3, #0
 80027e4:	607b      	str	r3, [r7, #4]
 80027e6:	e002      	b.n	80027ee <TFT_cmd_sleep_out+0x26>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3301      	adds	r3, #1
 80027ec:	607b      	str	r3, [r7, #4]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a03      	ldr	r2, [pc, #12]	; (8002800 <TFT_cmd_sleep_out+0x38>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	ddf8      	ble.n	80027e8 <TFT_cmd_sleep_out+0x20>
}
 80027f6:	46c0      	nop			; (mov r8, r8)
 80027f8:	46bd      	mov	sp, r7
 80027fa:	b002      	add	sp, #8
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	46c0      	nop			; (mov r8, r8)
 8002800:	0001869f 	.word	0x0001869f

08002804 <TFT_display_normal_mode>:

void TFT_display_normal_mode() {
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
	uint8_t data = 0x13;
 800280a:	1dfb      	adds	r3, r7, #7
 800280c:	2213      	movs	r2, #19
 800280e:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(data, 0, 0);
 8002810:	1dfb      	adds	r3, r7, #7
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2200      	movs	r2, #0
 8002816:	2100      	movs	r1, #0
 8002818:	0018      	movs	r0, r3
 800281a:	f000 f961 	bl	8002ae0 <TFT_send_cmd>
}
 800281e:	46c0      	nop			; (mov r8, r8)
 8002820:	46bd      	mov	sp, r7
 8002822:	b002      	add	sp, #8
 8002824:	bd80      	pop	{r7, pc}

08002826 <TFT_display_on>:

void TFT_display_on() {
 8002826:	b580      	push	{r7, lr}
 8002828:	af00      	add	r7, sp, #0
	TFT_send_cmd(0x29, 0, 0);
 800282a:	2200      	movs	r2, #0
 800282c:	2100      	movs	r1, #0
 800282e:	2029      	movs	r0, #41	; 0x29
 8002830:	f000 f956 	bl	8002ae0 <TFT_send_cmd>
}
 8002834:	46c0      	nop			; (mov r8, r8)
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <TFT_pixel_format>:

void TFT_pixel_format() {
 800283a:	b580      	push	{r7, lr}
 800283c:	b082      	sub	sp, #8
 800283e:	af00      	add	r7, sp, #0
	uint8_t data = 0x55;	//pixel forma is 565 bit
 8002840:	1dfb      	adds	r3, r7, #7
 8002842:	2255      	movs	r2, #85	; 0x55
 8002844:	701a      	strb	r2, [r3, #0]
	TFT_send_cmd(0x3A, &data, 1);
 8002846:	1dfb      	adds	r3, r7, #7
 8002848:	2201      	movs	r2, #1
 800284a:	0019      	movs	r1, r3
 800284c:	203a      	movs	r0, #58	; 0x3a
 800284e:	f000 f947 	bl	8002ae0 <TFT_send_cmd>
}
 8002852:	46c0      	nop			; (mov r8, r8)
 8002854:	46bd      	mov	sp, r7
 8002856:	b002      	add	sp, #8
 8002858:	bd80      	pop	{r7, pc}

0800285a <Set_DC_cmd>:

void DC_clear() {
	PORT_SPI->ODR &= ~(1 << PIN_DC);
}

void Set_DC_cmd() {
 800285a:	b580      	push	{r7, lr}
 800285c:	b082      	sub	sp, #8
 800285e:	af00      	add	r7, sp, #0
	PORT_SPI->ODR &= ~(1 << PIN_DC);
 8002860:	2390      	movs	r3, #144	; 0x90
 8002862:	05db      	lsls	r3, r3, #23
 8002864:	2290      	movs	r2, #144	; 0x90
 8002866:	05d2      	lsls	r2, r2, #23
 8002868:	6952      	ldr	r2, [r2, #20]
 800286a:	2140      	movs	r1, #64	; 0x40
 800286c:	438a      	bics	r2, r1
 800286e:	615a      	str	r2, [r3, #20]
	for (int i = 0; i < 10; i++);
 8002870:	2300      	movs	r3, #0
 8002872:	607b      	str	r3, [r7, #4]
 8002874:	e002      	b.n	800287c <Set_DC_cmd+0x22>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	3301      	adds	r3, #1
 800287a:	607b      	str	r3, [r7, #4]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b09      	cmp	r3, #9
 8002880:	ddf9      	ble.n	8002876 <Set_DC_cmd+0x1c>
}
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	46bd      	mov	sp, r7
 8002886:	b002      	add	sp, #8
 8002888:	bd80      	pop	{r7, pc}

0800288a <Set_DC_data>:

void Set_DC_data() {
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
	PORT_SPI->ODR |= (1 << PIN_DC);
 8002890:	2390      	movs	r3, #144	; 0x90
 8002892:	05db      	lsls	r3, r3, #23
 8002894:	2290      	movs	r2, #144	; 0x90
 8002896:	05d2      	lsls	r2, r2, #23
 8002898:	6952      	ldr	r2, [r2, #20]
 800289a:	2140      	movs	r1, #64	; 0x40
 800289c:	430a      	orrs	r2, r1
 800289e:	615a      	str	r2, [r3, #20]
	for (int i = 0; i < 10; i++);
 80028a0:	2300      	movs	r3, #0
 80028a2:	607b      	str	r3, [r7, #4]
 80028a4:	e002      	b.n	80028ac <Set_DC_data+0x22>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	3301      	adds	r3, #1
 80028aa:	607b      	str	r3, [r7, #4]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b09      	cmp	r3, #9
 80028b0:	ddf9      	ble.n	80028a6 <Set_DC_data+0x1c>
}
 80028b2:	46c0      	nop			; (mov r8, r8)
 80028b4:	46bd      	mov	sp, r7
 80028b6:	b002      	add	sp, #8
 80028b8:	bd80      	pop	{r7, pc}
	...

080028bc <TFT_clearAllDisplay>:

static uint16_t count_pixels;
void TFT_clearAllDisplay(uint8_t red, uint8_t green, uint8_t blue) {
 80028bc:	b590      	push	{r4, r7, lr}
 80028be:	b087      	sub	sp, #28
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	0004      	movs	r4, r0
 80028c4:	0008      	movs	r0, r1
 80028c6:	0011      	movs	r1, r2
 80028c8:	1dfb      	adds	r3, r7, #7
 80028ca:	1c22      	adds	r2, r4, #0
 80028cc:	701a      	strb	r2, [r3, #0]
 80028ce:	1dbb      	adds	r3, r7, #6
 80028d0:	1c02      	adds	r2, r0, #0
 80028d2:	701a      	strb	r2, [r3, #0]
 80028d4:	1d7b      	adds	r3, r7, #5
 80028d6:	1c0a      	adds	r2, r1, #0
 80028d8:	701a      	strb	r2, [r3, #0]
	uint16_t row_start = 0;
 80028da:	230e      	movs	r3, #14
 80028dc:	18fb      	adds	r3, r7, r3
 80028de:	2200      	movs	r2, #0
 80028e0:	801a      	strh	r2, [r3, #0]
	uint16_t row_end = 0x10;
 80028e2:	230c      	movs	r3, #12
 80028e4:	18fb      	adds	r3, r7, r3
 80028e6:	2210      	movs	r2, #16
 80028e8:	801a      	strh	r2, [r3, #0]

	for (;;) {
		TFT_set_region(0x00, row_start, row_end, 0, 240);
 80028ea:	230c      	movs	r3, #12
 80028ec:	18fb      	adds	r3, r7, r3
 80028ee:	881a      	ldrh	r2, [r3, #0]
 80028f0:	230e      	movs	r3, #14
 80028f2:	18fb      	adds	r3, r7, r3
 80028f4:	8819      	ldrh	r1, [r3, #0]
 80028f6:	23f0      	movs	r3, #240	; 0xf0
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	2300      	movs	r3, #0
 80028fc:	2000      	movs	r0, #0
 80028fe:	f000 f861 	bl	80029c4 <TFT_set_region>
		TFT_colorise(red, green, blue);
 8002902:	1d7b      	adds	r3, r7, #5
 8002904:	781a      	ldrb	r2, [r3, #0]
 8002906:	1dbb      	adds	r3, r7, #6
 8002908:	7819      	ldrb	r1, [r3, #0]
 800290a:	1dfb      	adds	r3, r7, #7
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	0018      	movs	r0, r3
 8002910:	f000 f89c 	bl	8002a4c <TFT_colorise>
		row_start += 0x10;
 8002914:	230e      	movs	r3, #14
 8002916:	18fb      	adds	r3, r7, r3
 8002918:	220e      	movs	r2, #14
 800291a:	18ba      	adds	r2, r7, r2
 800291c:	8812      	ldrh	r2, [r2, #0]
 800291e:	3210      	adds	r2, #16
 8002920:	801a      	strh	r2, [r3, #0]
		row_end += 0x10;
 8002922:	230c      	movs	r3, #12
 8002924:	18fb      	adds	r3, r7, r3
 8002926:	220c      	movs	r2, #12
 8002928:	18ba      	adds	r2, r7, r2
 800292a:	8812      	ldrh	r2, [r2, #0]
 800292c:	3210      	adds	r2, #16
 800292e:	801a      	strh	r2, [r3, #0]

		if (row_start > 320)
 8002930:	230e      	movs	r3, #14
 8002932:	18fb      	adds	r3, r7, r3
 8002934:	881a      	ldrh	r2, [r3, #0]
 8002936:	23a0      	movs	r3, #160	; 0xa0
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	429a      	cmp	r2, r3
 800293c:	d80a      	bhi.n	8002954 <TFT_clearAllDisplay+0x98>
			break;

		for (int i = 0; i < 20000; i++);
 800293e:	2300      	movs	r3, #0
 8002940:	60bb      	str	r3, [r7, #8]
 8002942:	e002      	b.n	800294a <TFT_clearAllDisplay+0x8e>
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	3301      	adds	r3, #1
 8002948:	60bb      	str	r3, [r7, #8]
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	4a04      	ldr	r2, [pc, #16]	; (8002960 <TFT_clearAllDisplay+0xa4>)
 800294e:	4293      	cmp	r3, r2
 8002950:	ddf8      	ble.n	8002944 <TFT_clearAllDisplay+0x88>
		TFT_set_region(0x00, row_start, row_end, 0, 240);
 8002952:	e7ca      	b.n	80028ea <TFT_clearAllDisplay+0x2e>
			break;
 8002954:	46c0      	nop			; (mov r8, r8)
	}
}
 8002956:	46c0      	nop			; (mov r8, r8)
 8002958:	46bd      	mov	sp, r7
 800295a:	b005      	add	sp, #20
 800295c:	bd90      	pop	{r4, r7, pc}
 800295e:	46c0      	nop			; (mov r8, r8)
 8002960:	00004e1f 	.word	0x00004e1f

08002964 <TFT_clearPartDisplay>:

void TFT_clearPartDisplay(uint8_t red, uint8_t green, uint8_t blue) {
 8002964:	b590      	push	{r4, r7, lr}
 8002966:	b087      	sub	sp, #28
 8002968:	af02      	add	r7, sp, #8
 800296a:	0004      	movs	r4, r0
 800296c:	0008      	movs	r0, r1
 800296e:	0011      	movs	r1, r2
 8002970:	1dfb      	adds	r3, r7, #7
 8002972:	1c22      	adds	r2, r4, #0
 8002974:	701a      	strb	r2, [r3, #0]
 8002976:	1dbb      	adds	r3, r7, #6
 8002978:	1c02      	adds	r2, r0, #0
 800297a:	701a      	strb	r2, [r3, #0]
 800297c:	1d7b      	adds	r3, r7, #5
 800297e:	1c0a      	adds	r2, r1, #0
 8002980:	701a      	strb	r2, [r3, #0]
	TFT_set_region(0x00, 128, 192, 0, 240);
 8002982:	23f0      	movs	r3, #240	; 0xf0
 8002984:	9300      	str	r3, [sp, #0]
 8002986:	2300      	movs	r3, #0
 8002988:	22c0      	movs	r2, #192	; 0xc0
 800298a:	2180      	movs	r1, #128	; 0x80
 800298c:	2000      	movs	r0, #0
 800298e:	f000 f819 	bl	80029c4 <TFT_set_region>
	TFT_colorise(red, green, blue);
 8002992:	1d7b      	adds	r3, r7, #5
 8002994:	781a      	ldrb	r2, [r3, #0]
 8002996:	1dbb      	adds	r3, r7, #6
 8002998:	7819      	ldrb	r1, [r3, #0]
 800299a:	1dfb      	adds	r3, r7, #7
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	0018      	movs	r0, r3
 80029a0:	f000 f854 	bl	8002a4c <TFT_colorise>
	for(int i = 0; i < 30000; i++);
 80029a4:	2300      	movs	r3, #0
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	e002      	b.n	80029b0 <TFT_clearPartDisplay+0x4c>
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	3301      	adds	r3, #1
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	4a03      	ldr	r2, [pc, #12]	; (80029c0 <TFT_clearPartDisplay+0x5c>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	ddf8      	ble.n	80029aa <TFT_clearPartDisplay+0x46>
}
 80029b8:	46c0      	nop			; (mov r8, r8)
 80029ba:	46bd      	mov	sp, r7
 80029bc:	b005      	add	sp, #20
 80029be:	bd90      	pop	{r4, r7, pc}
 80029c0:	0000752f 	.word	0x0000752f

080029c4 <TFT_set_region>:


void TFT_set_region(uint8_t data, uint16_t row_start, uint16_t row_end, uint16_t col_start, uint16_t col_end) {
 80029c4:	b5b0      	push	{r4, r5, r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	0005      	movs	r5, r0
 80029cc:	000c      	movs	r4, r1
 80029ce:	0010      	movs	r0, r2
 80029d0:	0019      	movs	r1, r3
 80029d2:	1dfb      	adds	r3, r7, #7
 80029d4:	1c2a      	adds	r2, r5, #0
 80029d6:	701a      	strb	r2, [r3, #0]
 80029d8:	1d3b      	adds	r3, r7, #4
 80029da:	1c22      	adds	r2, r4, #0
 80029dc:	801a      	strh	r2, [r3, #0]
 80029de:	1cbb      	adds	r3, r7, #2
 80029e0:	1c02      	adds	r2, r0, #0
 80029e2:	801a      	strh	r2, [r3, #0]
 80029e4:	003b      	movs	r3, r7
 80029e6:	1c0a      	adds	r2, r1, #0
 80029e8:	801a      	strh	r2, [r3, #0]
	count_pixels = (row_end - row_start) * (col_end - col_start);
 80029ea:	1cba      	adds	r2, r7, #2
 80029ec:	1d3b      	adds	r3, r7, #4
 80029ee:	8812      	ldrh	r2, [r2, #0]
 80029f0:	881b      	ldrh	r3, [r3, #0]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	2218      	movs	r2, #24
 80029f8:	18b9      	adds	r1, r7, r2
 80029fa:	003a      	movs	r2, r7
 80029fc:	8809      	ldrh	r1, [r1, #0]
 80029fe:	8812      	ldrh	r2, [r2, #0]
 8002a00:	1a8a      	subs	r2, r1, r2
 8002a02:	b292      	uxth	r2, r2
 8002a04:	4353      	muls	r3, r2
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	4b0f      	ldr	r3, [pc, #60]	; (8002a48 <TFT_set_region+0x84>)
 8002a0a:	801a      	strh	r2, [r3, #0]
	TFT_send_cmd(0x36, &data, 1);
 8002a0c:	1dfb      	adds	r3, r7, #7
 8002a0e:	2201      	movs	r2, #1
 8002a10:	0019      	movs	r1, r3
 8002a12:	2036      	movs	r0, #54	; 0x36
 8002a14:	f000 f864 	bl	8002ae0 <TFT_send_cmd>

	TFT_set_column(col_start, col_end);
 8002a18:	2318      	movs	r3, #24
 8002a1a:	18fb      	adds	r3, r7, r3
 8002a1c:	881a      	ldrh	r2, [r3, #0]
 8002a1e:	003b      	movs	r3, r7
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	0011      	movs	r1, r2
 8002a24:	0018      	movs	r0, r3
 8002a26:	f000 f892 	bl	8002b4e <TFT_set_column>
	TFT_set_row(row_start, row_end);
 8002a2a:	1cbb      	adds	r3, r7, #2
 8002a2c:	881a      	ldrh	r2, [r3, #0]
 8002a2e:	1d3b      	adds	r3, r7, #4
 8002a30:	881b      	ldrh	r3, [r3, #0]
 8002a32:	0011      	movs	r1, r2
 8002a34:	0018      	movs	r0, r3
 8002a36:	f000 f8ba 	bl	8002bae <TFT_set_row>
	TFT_ram_write();
 8002a3a:	f000 f875 	bl	8002b28 <TFT_ram_write>
}
 8002a3e:	46c0      	nop			; (mov r8, r8)
 8002a40:	46bd      	mov	sp, r7
 8002a42:	b002      	add	sp, #8
 8002a44:	bdb0      	pop	{r4, r5, r7, pc}
 8002a46:	46c0      	nop			; (mov r8, r8)
 8002a48:	20000096 	.word	0x20000096

08002a4c <TFT_colorise>:

void TFT_colorise(uint8_t red, uint8_t green, uint8_t blue) {
 8002a4c:	b590      	push	{r4, r7, lr}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	0004      	movs	r4, r0
 8002a54:	0008      	movs	r0, r1
 8002a56:	0011      	movs	r1, r2
 8002a58:	1dfb      	adds	r3, r7, #7
 8002a5a:	1c22      	adds	r2, r4, #0
 8002a5c:	701a      	strb	r2, [r3, #0]
 8002a5e:	1dbb      	adds	r3, r7, #6
 8002a60:	1c02      	adds	r2, r0, #0
 8002a62:	701a      	strb	r2, [r3, #0]
 8002a64:	1d7b      	adds	r3, r7, #5
 8002a66:	1c0a      	adds	r2, r1, #0
 8002a68:	701a      	strb	r2, [r3, #0]
	Set_DC_data();
 8002a6a:	f7ff ff0e 	bl	800288a <Set_DC_data>
	uint16_t total_color = ((blue << 11) & 0xF800) | ((green << 5) & 0x07E0) | (red & 0x001F);
 8002a6e:	1d7b      	adds	r3, r7, #5
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	02db      	lsls	r3, r3, #11
 8002a74:	b21a      	sxth	r2, r3
 8002a76:	1dbb      	adds	r3, r7, #6
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	015b      	lsls	r3, r3, #5
 8002a7c:	b219      	sxth	r1, r3
 8002a7e:	23fc      	movs	r3, #252	; 0xfc
 8002a80:	00db      	lsls	r3, r3, #3
 8002a82:	400b      	ands	r3, r1
 8002a84:	b21b      	sxth	r3, r3
 8002a86:	4313      	orrs	r3, r2
 8002a88:	b21a      	sxth	r2, r3
 8002a8a:	1dfb      	adds	r3, r7, #7
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	b21b      	sxth	r3, r3
 8002a90:	211f      	movs	r1, #31
 8002a92:	400b      	ands	r3, r1
 8002a94:	b21b      	sxth	r3, r3
 8002a96:	4313      	orrs	r3, r2
 8002a98:	b21a      	sxth	r2, r3
 8002a9a:	230e      	movs	r3, #14
 8002a9c:	18fb      	adds	r3, r7, r3
 8002a9e:	801a      	strh	r2, [r3, #0]
	total_color = (total_color << 8) | (total_color >> 8);
 8002aa0:	230e      	movs	r3, #14
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	881b      	ldrh	r3, [r3, #0]
 8002aa6:	021b      	lsls	r3, r3, #8
 8002aa8:	b21a      	sxth	r2, r3
 8002aaa:	230e      	movs	r3, #14
 8002aac:	18fb      	adds	r3, r7, r3
 8002aae:	881b      	ldrh	r3, [r3, #0]
 8002ab0:	0a1b      	lsrs	r3, r3, #8
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	b21b      	sxth	r3, r3
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	b21a      	sxth	r2, r3
 8002aba:	230e      	movs	r3, #14
 8002abc:	18fb      	adds	r3, r7, r3
 8002abe:	801a      	strh	r2, [r3, #0]
	SPI1_SendDataDMA_2byteNTimes(total_color, count_pixels);
 8002ac0:	4b06      	ldr	r3, [pc, #24]	; (8002adc <TFT_colorise+0x90>)
 8002ac2:	881a      	ldrh	r2, [r3, #0]
 8002ac4:	230e      	movs	r3, #14
 8002ac6:	18fb      	adds	r3, r7, r3
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	0011      	movs	r1, r2
 8002acc:	0018      	movs	r0, r3
 8002ace:	f7ff f873 	bl	8001bb8 <SPI1_SendDataDMA_2byteNTimes>
}
 8002ad2:	46c0      	nop			; (mov r8, r8)
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	b005      	add	sp, #20
 8002ad8:	bd90      	pop	{r4, r7, pc}
 8002ada:	46c0      	nop			; (mov r8, r8)
 8002adc:	20000096 	.word	0x20000096

08002ae0 <TFT_send_cmd>:

void TFT_send_cmd(uint8_t cmd, uint8_t *data, uint8_t size) {
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6039      	str	r1, [r7, #0]
 8002ae8:	0011      	movs	r1, r2
 8002aea:	1dfb      	adds	r3, r7, #7
 8002aec:	1c02      	adds	r2, r0, #0
 8002aee:	701a      	strb	r2, [r3, #0]
 8002af0:	1dbb      	adds	r3, r7, #6
 8002af2:	1c0a      	adds	r2, r1, #0
 8002af4:	701a      	strb	r2, [r3, #0]
	Set_DC_cmd();
 8002af6:	f7ff feb0 	bl	800285a <Set_DC_cmd>
	SPI1_Send1byte(&cmd, 1);
 8002afa:	1dfb      	adds	r3, r7, #7
 8002afc:	2101      	movs	r1, #1
 8002afe:	0018      	movs	r0, r3
 8002b00:	f7ff f8dc 	bl	8001cbc <SPI1_Send1byte>

	if (size == 0) {
 8002b04:	1dbb      	adds	r3, r7, #6
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d009      	beq.n	8002b20 <TFT_send_cmd+0x40>
		return;
	}

	Set_DC_data();
 8002b0c:	f7ff febd 	bl	800288a <Set_DC_data>
	SPI1_Send1byte(&data[0], size);
 8002b10:	1dbb      	adds	r3, r7, #6
 8002b12:	781a      	ldrb	r2, [r3, #0]
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	0011      	movs	r1, r2
 8002b18:	0018      	movs	r0, r3
 8002b1a:	f7ff f8cf 	bl	8001cbc <SPI1_Send1byte>
 8002b1e:	e000      	b.n	8002b22 <TFT_send_cmd+0x42>
		return;
 8002b20:	46c0      	nop			; (mov r8, r8)
}
 8002b22:	46bd      	mov	sp, r7
 8002b24:	b002      	add	sp, #8
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <TFT_ram_write>:

void TFT_ram_write() {
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
	uint8_t data_row[2] = {0x00, 0x00};
 8002b2e:	1d3b      	adds	r3, r7, #4
 8002b30:	2200      	movs	r2, #0
 8002b32:	701a      	strb	r2, [r3, #0]
 8002b34:	1d3b      	adds	r3, r7, #4
 8002b36:	2200      	movs	r2, #0
 8002b38:	705a      	strb	r2, [r3, #1]
	TFT_send_cmd(0x2C, &data_row[0], 2);
 8002b3a:	1d3b      	adds	r3, r7, #4
 8002b3c:	2202      	movs	r2, #2
 8002b3e:	0019      	movs	r1, r3
 8002b40:	202c      	movs	r0, #44	; 0x2c
 8002b42:	f7ff ffcd 	bl	8002ae0 <TFT_send_cmd>
}
 8002b46:	46c0      	nop			; (mov r8, r8)
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	b002      	add	sp, #8
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <TFT_set_column>:

void TFT_set_column(uint16_t col_start, uint16_t col_end) {
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b084      	sub	sp, #16
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	0002      	movs	r2, r0
 8002b56:	1dbb      	adds	r3, r7, #6
 8002b58:	801a      	strh	r2, [r3, #0]
 8002b5a:	1d3b      	adds	r3, r7, #4
 8002b5c:	1c0a      	adds	r2, r1, #0
 8002b5e:	801a      	strh	r2, [r3, #0]
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 8002b60:	1dbb      	adds	r3, r7, #6
 8002b62:	881b      	ldrh	r3, [r3, #0]
 8002b64:	0a1b      	lsrs	r3, r3, #8
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	b2da      	uxtb	r2, r3
 8002b6a:	230c      	movs	r3, #12
 8002b6c:	18fb      	adds	r3, r7, r3
 8002b6e:	701a      	strb	r2, [r3, #0]
								(uint8_t)(col_start & 0xFF),
 8002b70:	1dbb      	adds	r3, r7, #6
 8002b72:	881b      	ldrh	r3, [r3, #0]
 8002b74:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 8002b76:	230c      	movs	r3, #12
 8002b78:	18fb      	adds	r3, r7, r3
 8002b7a:	705a      	strb	r2, [r3, #1]
								(uint8_t)((col_end >> 8) & 0xFF),
 8002b7c:	1d3b      	adds	r3, r7, #4
 8002b7e:	881b      	ldrh	r3, [r3, #0]
 8002b80:	0a1b      	lsrs	r3, r3, #8
 8002b82:	b29b      	uxth	r3, r3
 8002b84:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 8002b86:	230c      	movs	r3, #12
 8002b88:	18fb      	adds	r3, r7, r3
 8002b8a:	709a      	strb	r2, [r3, #2]
								(uint8_t)(col_end & 0xFF)};
 8002b8c:	1d3b      	adds	r3, r7, #4
 8002b8e:	881b      	ldrh	r3, [r3, #0]
 8002b90:	b2da      	uxtb	r2, r3
	uint8_t data_column[4] = {	(uint8_t)((col_start >> 8) & 0xFF),
 8002b92:	230c      	movs	r3, #12
 8002b94:	18fb      	adds	r3, r7, r3
 8002b96:	70da      	strb	r2, [r3, #3]
	TFT_send_cmd(0x2A, &data_column[0], 4);
 8002b98:	230c      	movs	r3, #12
 8002b9a:	18fb      	adds	r3, r7, r3
 8002b9c:	2204      	movs	r2, #4
 8002b9e:	0019      	movs	r1, r3
 8002ba0:	202a      	movs	r0, #42	; 0x2a
 8002ba2:	f7ff ff9d 	bl	8002ae0 <TFT_send_cmd>
}
 8002ba6:	46c0      	nop			; (mov r8, r8)
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	b004      	add	sp, #16
 8002bac:	bd80      	pop	{r7, pc}

08002bae <TFT_set_row>:

void TFT_set_row(uint16_t row_start, uint16_t row_end) {
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b084      	sub	sp, #16
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	0002      	movs	r2, r0
 8002bb6:	1dbb      	adds	r3, r7, #6
 8002bb8:	801a      	strh	r2, [r3, #0]
 8002bba:	1d3b      	adds	r3, r7, #4
 8002bbc:	1c0a      	adds	r2, r1, #0
 8002bbe:	801a      	strh	r2, [r3, #0]
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 8002bc0:	1dbb      	adds	r3, r7, #6
 8002bc2:	881b      	ldrh	r3, [r3, #0]
 8002bc4:	0a1b      	lsrs	r3, r3, #8
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	230c      	movs	r3, #12
 8002bcc:	18fb      	adds	r3, r7, r3
 8002bce:	701a      	strb	r2, [r3, #0]
							(uint8_t)(row_start & 0xFF),
 8002bd0:	1dbb      	adds	r3, r7, #6
 8002bd2:	881b      	ldrh	r3, [r3, #0]
 8002bd4:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 8002bd6:	230c      	movs	r3, #12
 8002bd8:	18fb      	adds	r3, r7, r3
 8002bda:	705a      	strb	r2, [r3, #1]
							(uint8_t)((row_end >> 8) & 0xFF),
 8002bdc:	1d3b      	adds	r3, r7, #4
 8002bde:	881b      	ldrh	r3, [r3, #0]
 8002be0:	0a1b      	lsrs	r3, r3, #8
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 8002be6:	230c      	movs	r3, #12
 8002be8:	18fb      	adds	r3, r7, r3
 8002bea:	709a      	strb	r2, [r3, #2]
							(uint8_t)(row_end & 0xFF)};
 8002bec:	1d3b      	adds	r3, r7, #4
 8002bee:	881b      	ldrh	r3, [r3, #0]
 8002bf0:	b2da      	uxtb	r2, r3
	uint8_t data_row[4] = {	(uint8_t)((row_start >> 8) & 0xFF),
 8002bf2:	230c      	movs	r3, #12
 8002bf4:	18fb      	adds	r3, r7, r3
 8002bf6:	70da      	strb	r2, [r3, #3]
	TFT_send_cmd(0x2B, &data_row[0], 4);
 8002bf8:	230c      	movs	r3, #12
 8002bfa:	18fb      	adds	r3, r7, r3
 8002bfc:	2204      	movs	r2, #4
 8002bfe:	0019      	movs	r1, r3
 8002c00:	202b      	movs	r0, #43	; 0x2b
 8002c02:	f7ff ff6d 	bl	8002ae0 <TFT_send_cmd>
}
 8002c06:	46c0      	nop			; (mov r8, r8)
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	b004      	add	sp, #16
 8002c0c:	bd80      	pop	{r7, pc}
	...

08002c10 <NVIC_EnableIRQ>:
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	0002      	movs	r2, r0
 8002c18:	1dfb      	adds	r3, r7, #7
 8002c1a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002c1c:	4b06      	ldr	r3, [pc, #24]	; (8002c38 <NVIC_EnableIRQ+0x28>)
 8002c1e:	1dfa      	adds	r2, r7, #7
 8002c20:	7812      	ldrb	r2, [r2, #0]
 8002c22:	0011      	movs	r1, r2
 8002c24:	221f      	movs	r2, #31
 8002c26:	400a      	ands	r2, r1
 8002c28:	2101      	movs	r1, #1
 8002c2a:	4091      	lsls	r1, r2
 8002c2c:	000a      	movs	r2, r1
 8002c2e:	601a      	str	r2, [r3, #0]
}
 8002c30:	46c0      	nop			; (mov r8, r8)
 8002c32:	46bd      	mov	sp, r7
 8002c34:	b002      	add	sp, #8
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	e000e100 	.word	0xe000e100

08002c3c <NVIC_SetPriority>:
{
 8002c3c:	b5b0      	push	{r4, r5, r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	0002      	movs	r2, r0
 8002c44:	6039      	str	r1, [r7, #0]
 8002c46:	1dfb      	adds	r3, r7, #7
 8002c48:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8002c4a:	1dfb      	adds	r3, r7, #7
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b7f      	cmp	r3, #127	; 0x7f
 8002c50:	d932      	bls.n	8002cb8 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c52:	4c2f      	ldr	r4, [pc, #188]	; (8002d10 <NVIC_SetPriority+0xd4>)
 8002c54:	1dfb      	adds	r3, r7, #7
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	001a      	movs	r2, r3
 8002c5a:	230f      	movs	r3, #15
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	3b08      	subs	r3, #8
 8002c60:	0899      	lsrs	r1, r3, #2
 8002c62:	4a2b      	ldr	r2, [pc, #172]	; (8002d10 <NVIC_SetPriority+0xd4>)
 8002c64:	1dfb      	adds	r3, r7, #7
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	0018      	movs	r0, r3
 8002c6a:	230f      	movs	r3, #15
 8002c6c:	4003      	ands	r3, r0
 8002c6e:	3b08      	subs	r3, #8
 8002c70:	089b      	lsrs	r3, r3, #2
 8002c72:	3306      	adds	r3, #6
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	18d3      	adds	r3, r2, r3
 8002c78:	3304      	adds	r3, #4
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	1dfa      	adds	r2, r7, #7
 8002c7e:	7812      	ldrb	r2, [r2, #0]
 8002c80:	0010      	movs	r0, r2
 8002c82:	2203      	movs	r2, #3
 8002c84:	4002      	ands	r2, r0
 8002c86:	00d2      	lsls	r2, r2, #3
 8002c88:	20ff      	movs	r0, #255	; 0xff
 8002c8a:	4090      	lsls	r0, r2
 8002c8c:	0002      	movs	r2, r0
 8002c8e:	43d2      	mvns	r2, r2
 8002c90:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	019b      	lsls	r3, r3, #6
 8002c96:	20ff      	movs	r0, #255	; 0xff
 8002c98:	4018      	ands	r0, r3
 8002c9a:	1dfb      	adds	r3, r7, #7
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	001d      	movs	r5, r3
 8002ca0:	2303      	movs	r3, #3
 8002ca2:	402b      	ands	r3, r5
 8002ca4:	00db      	lsls	r3, r3, #3
 8002ca6:	4098      	lsls	r0, r3
 8002ca8:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002caa:	431a      	orrs	r2, r3
 8002cac:	1d8b      	adds	r3, r1, #6
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	18e3      	adds	r3, r4, r3
 8002cb2:	3304      	adds	r3, #4
 8002cb4:	601a      	str	r2, [r3, #0]
}
 8002cb6:	e027      	b.n	8002d08 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cb8:	4c16      	ldr	r4, [pc, #88]	; (8002d14 <NVIC_SetPriority+0xd8>)
 8002cba:	1dfb      	adds	r3, r7, #7
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	b25b      	sxtb	r3, r3
 8002cc0:	089b      	lsrs	r3, r3, #2
 8002cc2:	4914      	ldr	r1, [pc, #80]	; (8002d14 <NVIC_SetPriority+0xd8>)
 8002cc4:	1dfa      	adds	r2, r7, #7
 8002cc6:	7812      	ldrb	r2, [r2, #0]
 8002cc8:	b252      	sxtb	r2, r2
 8002cca:	0892      	lsrs	r2, r2, #2
 8002ccc:	32c0      	adds	r2, #192	; 0xc0
 8002cce:	0092      	lsls	r2, r2, #2
 8002cd0:	5852      	ldr	r2, [r2, r1]
 8002cd2:	1df9      	adds	r1, r7, #7
 8002cd4:	7809      	ldrb	r1, [r1, #0]
 8002cd6:	0008      	movs	r0, r1
 8002cd8:	2103      	movs	r1, #3
 8002cda:	4001      	ands	r1, r0
 8002cdc:	00c9      	lsls	r1, r1, #3
 8002cde:	20ff      	movs	r0, #255	; 0xff
 8002ce0:	4088      	lsls	r0, r1
 8002ce2:	0001      	movs	r1, r0
 8002ce4:	43c9      	mvns	r1, r1
 8002ce6:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002ce8:	683a      	ldr	r2, [r7, #0]
 8002cea:	0192      	lsls	r2, r2, #6
 8002cec:	20ff      	movs	r0, #255	; 0xff
 8002cee:	4010      	ands	r0, r2
 8002cf0:	1dfa      	adds	r2, r7, #7
 8002cf2:	7812      	ldrb	r2, [r2, #0]
 8002cf4:	0015      	movs	r5, r2
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	402a      	ands	r2, r5
 8002cfa:	00d2      	lsls	r2, r2, #3
 8002cfc:	4090      	lsls	r0, r2
 8002cfe:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d00:	430a      	orrs	r2, r1
 8002d02:	33c0      	adds	r3, #192	; 0xc0
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	511a      	str	r2, [r3, r4]
}
 8002d08:	46c0      	nop			; (mov r8, r8)
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	b002      	add	sp, #8
 8002d0e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d10:	e000ed00 	.word	0xe000ed00
 8002d14:	e000e100 	.word	0xe000e100

08002d18 <DMA1_Channel4_5_IRQHandler>:
 *      Author: denlo
 */

#include "UART_for_PC.h"

void DMA1_Channel4_5_IRQHandler(void) {
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
	if ((DMA1->ISR & DMA_ISR_TCIF4) == DMA_ISR_TCIF4) {
 8002d1c:	4b14      	ldr	r3, [pc, #80]	; (8002d70 <DMA1_Channel4_5_IRQHandler+0x58>)
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	019b      	lsls	r3, r3, #6
 8002d24:	401a      	ands	r2, r3
 8002d26:	2380      	movs	r3, #128	; 0x80
 8002d28:	019b      	lsls	r3, r3, #6
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d10c      	bne.n	8002d48 <DMA1_Channel4_5_IRQHandler+0x30>
		DMA1->IFCR |= DMA_IFCR_CTCIF4;
 8002d2e:	4b10      	ldr	r3, [pc, #64]	; (8002d70 <DMA1_Channel4_5_IRQHandler+0x58>)
 8002d30:	4a0f      	ldr	r2, [pc, #60]	; (8002d70 <DMA1_Channel4_5_IRQHandler+0x58>)
 8002d32:	6852      	ldr	r2, [r2, #4]
 8002d34:	2180      	movs	r1, #128	; 0x80
 8002d36:	0189      	lsls	r1, r1, #6
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	605a      	str	r2, [r3, #4]
		DMA1_Channel4->CCR &= ~DMA_CCR_EN;
 8002d3c:	4b0d      	ldr	r3, [pc, #52]	; (8002d74 <DMA1_Channel4_5_IRQHandler+0x5c>)
 8002d3e:	4a0d      	ldr	r2, [pc, #52]	; (8002d74 <DMA1_Channel4_5_IRQHandler+0x5c>)
 8002d40:	6812      	ldr	r2, [r2, #0]
 8002d42:	2101      	movs	r1, #1
 8002d44:	438a      	bics	r2, r1
 8002d46:	601a      	str	r2, [r3, #0]
	}
	if ((DMA1->ISR & DMA_ISR_TCIF5) == DMA_ISR_TCIF5) {
 8002d48:	4b09      	ldr	r3, [pc, #36]	; (8002d70 <DMA1_Channel4_5_IRQHandler+0x58>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	2380      	movs	r3, #128	; 0x80
 8002d4e:	029b      	lsls	r3, r3, #10
 8002d50:	401a      	ands	r2, r3
 8002d52:	2380      	movs	r3, #128	; 0x80
 8002d54:	029b      	lsls	r3, r3, #10
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d106      	bne.n	8002d68 <DMA1_Channel4_5_IRQHandler+0x50>
		DMA1->IFCR |= DMA_IFCR_CTCIF5;
 8002d5a:	4b05      	ldr	r3, [pc, #20]	; (8002d70 <DMA1_Channel4_5_IRQHandler+0x58>)
 8002d5c:	4a04      	ldr	r2, [pc, #16]	; (8002d70 <DMA1_Channel4_5_IRQHandler+0x58>)
 8002d5e:	6852      	ldr	r2, [r2, #4]
 8002d60:	2180      	movs	r1, #128	; 0x80
 8002d62:	0289      	lsls	r1, r1, #10
 8002d64:	430a      	orrs	r2, r1
 8002d66:	605a      	str	r2, [r3, #4]
	}
}
 8002d68:	46c0      	nop			; (mov r8, r8)
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	46c0      	nop			; (mov r8, r8)
 8002d70:	40020000 	.word	0x40020000
 8002d74:	40020044 	.word	0x40020044

08002d78 <init_GPIO_for_USART>:

void init_GPIO_for_USART() {
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8002d7c:	4b0d      	ldr	r3, [pc, #52]	; (8002db4 <init_GPIO_for_USART+0x3c>)
 8002d7e:	4a0d      	ldr	r2, [pc, #52]	; (8002db4 <init_GPIO_for_USART+0x3c>)
 8002d80:	6952      	ldr	r2, [r2, #20]
 8002d82:	2180      	movs	r1, #128	; 0x80
 8002d84:	0289      	lsls	r1, r1, #10
 8002d86:	430a      	orrs	r2, r1
 8002d88:	615a      	str	r2, [r3, #20]
	//IO - AF
	PORT_USART->MODER |= GPIO_USART_TX | GPIO_USART_RX;
 8002d8a:	2390      	movs	r3, #144	; 0x90
 8002d8c:	05db      	lsls	r3, r3, #23
 8002d8e:	2290      	movs	r2, #144	; 0x90
 8002d90:	05d2      	lsls	r2, r2, #23
 8002d92:	6812      	ldr	r2, [r2, #0]
 8002d94:	21a0      	movs	r1, #160	; 0xa0
 8002d96:	0389      	lsls	r1, r1, #14
 8002d98:	430a      	orrs	r2, r1
 8002d9a:	601a      	str	r2, [r3, #0]
	//AF1 on PA9(UART_TX) and PA10(UART_RX
	PORT_USART->AFR[1] |= (1 << GPIO_AFRH_AFRH1_Pos) | (1 << GPIO_AFRH_AFRH2_Pos);
 8002d9c:	2390      	movs	r3, #144	; 0x90
 8002d9e:	05db      	lsls	r3, r3, #23
 8002da0:	2290      	movs	r2, #144	; 0x90
 8002da2:	05d2      	lsls	r2, r2, #23
 8002da4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002da6:	2188      	movs	r1, #136	; 0x88
 8002da8:	0049      	lsls	r1, r1, #1
 8002daa:	430a      	orrs	r2, r1
 8002dac:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002dae:	46c0      	nop			; (mov r8, r8)
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40021000 	.word	0x40021000

08002db8 <init_USART>:

void init_USART() {
 8002db8:	b5b0      	push	{r4, r5, r7, lr}
 8002dba:	af00      	add	r7, sp, #0
	init_GPIO_for_USART();
 8002dbc:	f7ff ffdc 	bl	8002d78 <init_GPIO_for_USART>
	init_DMA_for_USART();
 8002dc0:	f000 f82c 	bl	8002e1c <init_DMA_for_USART>

	RCC->APB2ENR |= RCC_USART;
 8002dc4:	4b12      	ldr	r3, [pc, #72]	; (8002e10 <init_USART+0x58>)
 8002dc6:	4a12      	ldr	r2, [pc, #72]	; (8002e10 <init_USART+0x58>)
 8002dc8:	6992      	ldr	r2, [r2, #24]
 8002dca:	2180      	movs	r1, #128	; 0x80
 8002dcc:	01c9      	lsls	r1, r1, #7
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	619a      	str	r2, [r3, #24]
	USART->CR1 |= USART_CR1_TE | USART_CR1_RE;
 8002dd2:	4b10      	ldr	r3, [pc, #64]	; (8002e14 <init_USART+0x5c>)
 8002dd4:	4a0f      	ldr	r2, [pc, #60]	; (8002e14 <init_USART+0x5c>)
 8002dd6:	6812      	ldr	r2, [r2, #0]
 8002dd8:	210c      	movs	r1, #12
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	601a      	str	r2, [r3, #0]
	USART->BRR = SystemCoreClock / 115200;
 8002dde:	4c0d      	ldr	r4, [pc, #52]	; (8002e14 <init_USART+0x5c>)
 8002de0:	4b0d      	ldr	r3, [pc, #52]	; (8002e18 <init_USART+0x60>)
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	23e1      	movs	r3, #225	; 0xe1
 8002de6:	0259      	lsls	r1, r3, #9
 8002de8:	0010      	movs	r0, r2
 8002dea:	f7fd f98d 	bl	8000108 <__udivsi3>
 8002dee:	0003      	movs	r3, r0
 8002df0:	60e3      	str	r3, [r4, #12]
	USART->CR3 |= USART_CR3_DMAT | USART_CR3_DMAR;
 8002df2:	4b08      	ldr	r3, [pc, #32]	; (8002e14 <init_USART+0x5c>)
 8002df4:	4a07      	ldr	r2, [pc, #28]	; (8002e14 <init_USART+0x5c>)
 8002df6:	6892      	ldr	r2, [r2, #8]
 8002df8:	21c0      	movs	r1, #192	; 0xc0
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	609a      	str	r2, [r3, #8]
	USART->CR1 |= USART_CR1_UE;
 8002dfe:	4b05      	ldr	r3, [pc, #20]	; (8002e14 <init_USART+0x5c>)
 8002e00:	4a04      	ldr	r2, [pc, #16]	; (8002e14 <init_USART+0x5c>)
 8002e02:	6812      	ldr	r2, [r2, #0]
 8002e04:	2101      	movs	r1, #1
 8002e06:	430a      	orrs	r2, r1
 8002e08:	601a      	str	r2, [r3, #0]
}
 8002e0a:	46c0      	nop			; (mov r8, r8)
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bdb0      	pop	{r4, r5, r7, pc}
 8002e10:	40021000 	.word	0x40021000
 8002e14:	40013800 	.word	0x40013800
 8002e18:	20000008 	.word	0x20000008

08002e1c <init_DMA_for_USART>:


void init_DMA_for_USART() {
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_DMAEN;
 8002e20:	4b29      	ldr	r3, [pc, #164]	; (8002ec8 <init_DMA_for_USART+0xac>)
 8002e22:	4a29      	ldr	r2, [pc, #164]	; (8002ec8 <init_DMA_for_USART+0xac>)
 8002e24:	6952      	ldr	r2, [r2, #20]
 8002e26:	2101      	movs	r1, #1
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	615a      	str	r2, [r3, #20]
	//remap USART1 DMA on channel 4 and 5
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8002e2c:	4b26      	ldr	r3, [pc, #152]	; (8002ec8 <init_DMA_for_USART+0xac>)
 8002e2e:	4a26      	ldr	r2, [pc, #152]	; (8002ec8 <init_DMA_for_USART+0xac>)
 8002e30:	6992      	ldr	r2, [r2, #24]
 8002e32:	2101      	movs	r1, #1
 8002e34:	430a      	orrs	r2, r1
 8002e36:	619a      	str	r2, [r3, #24]
	SYSCFG->CFGR1 |= SYSCFG_CFGR1_USART1RX_DMA_RMP | SYSCFG_CFGR1_USART1TX_DMA_RMP;
 8002e38:	4b24      	ldr	r3, [pc, #144]	; (8002ecc <init_DMA_for_USART+0xb0>)
 8002e3a:	4a24      	ldr	r2, [pc, #144]	; (8002ecc <init_DMA_for_USART+0xb0>)
 8002e3c:	6812      	ldr	r2, [r2, #0]
 8002e3e:	21c0      	movs	r1, #192	; 0xc0
 8002e40:	00c9      	lsls	r1, r1, #3
 8002e42:	430a      	orrs	r2, r1
 8002e44:	601a      	str	r2, [r3, #0]

	//USART TX channel - 4
	DMA1_Channel4->CCR |= DMA_CCR_DIR | DMA_CCR_MINC;
 8002e46:	4b22      	ldr	r3, [pc, #136]	; (8002ed0 <init_DMA_for_USART+0xb4>)
 8002e48:	4a21      	ldr	r2, [pc, #132]	; (8002ed0 <init_DMA_for_USART+0xb4>)
 8002e4a:	6812      	ldr	r2, [r2, #0]
 8002e4c:	2190      	movs	r1, #144	; 0x90
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	601a      	str	r2, [r3, #0]
	DMA1_Channel4->CMAR = (uint32_t)(&temperature);
 8002e52:	4b1f      	ldr	r3, [pc, #124]	; (8002ed0 <init_DMA_for_USART+0xb4>)
 8002e54:	4a1f      	ldr	r2, [pc, #124]	; (8002ed4 <init_DMA_for_USART+0xb8>)
 8002e56:	60da      	str	r2, [r3, #12]
	DMA1_Channel4->CPAR = (uint32_t)(&(USART->TDR));
 8002e58:	4b1d      	ldr	r3, [pc, #116]	; (8002ed0 <init_DMA_for_USART+0xb4>)
 8002e5a:	4a1f      	ldr	r2, [pc, #124]	; (8002ed8 <init_DMA_for_USART+0xbc>)
 8002e5c:	609a      	str	r2, [r3, #8]
	DMA1_Channel4->CCR |= DMA_CCR_TCIE;
 8002e5e:	4b1c      	ldr	r3, [pc, #112]	; (8002ed0 <init_DMA_for_USART+0xb4>)
 8002e60:	4a1b      	ldr	r2, [pc, #108]	; (8002ed0 <init_DMA_for_USART+0xb4>)
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	2102      	movs	r1, #2
 8002e66:	430a      	orrs	r2, r1
 8002e68:	601a      	str	r2, [r3, #0]
	DMA1_Channel4->CNDTR = 0;
 8002e6a:	4b19      	ldr	r3, [pc, #100]	; (8002ed0 <init_DMA_for_USART+0xb4>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	605a      	str	r2, [r3, #4]

	//USART RX channel - 5
	DMA1_Channel5->CCR &= ~DMA_CCR_DIR;
 8002e70:	4b1a      	ldr	r3, [pc, #104]	; (8002edc <init_DMA_for_USART+0xc0>)
 8002e72:	4a1a      	ldr	r2, [pc, #104]	; (8002edc <init_DMA_for_USART+0xc0>)
 8002e74:	6812      	ldr	r2, [r2, #0]
 8002e76:	2110      	movs	r1, #16
 8002e78:	438a      	bics	r2, r1
 8002e7a:	601a      	str	r2, [r3, #0]
	DMA1_Channel5->CCR |= DMA_CCR_MINC | DMA_CCR_CIRC;
 8002e7c:	4b17      	ldr	r3, [pc, #92]	; (8002edc <init_DMA_for_USART+0xc0>)
 8002e7e:	4a17      	ldr	r2, [pc, #92]	; (8002edc <init_DMA_for_USART+0xc0>)
 8002e80:	6812      	ldr	r2, [r2, #0]
 8002e82:	21a0      	movs	r1, #160	; 0xa0
 8002e84:	430a      	orrs	r2, r1
 8002e86:	601a      	str	r2, [r3, #0]
	DMA1_Channel5->CMAR = (uint32_t)(&(UART_rx_buf[0]));
 8002e88:	4b14      	ldr	r3, [pc, #80]	; (8002edc <init_DMA_for_USART+0xc0>)
 8002e8a:	4a15      	ldr	r2, [pc, #84]	; (8002ee0 <init_DMA_for_USART+0xc4>)
 8002e8c:	60da      	str	r2, [r3, #12]
	DMA1_Channel5->CPAR = (uint32_t)(&(USART->RDR));
 8002e8e:	4b13      	ldr	r3, [pc, #76]	; (8002edc <init_DMA_for_USART+0xc0>)
 8002e90:	4a14      	ldr	r2, [pc, #80]	; (8002ee4 <init_DMA_for_USART+0xc8>)
 8002e92:	609a      	str	r2, [r3, #8]
	DMA1_Channel5->CNDTR = 2;
 8002e94:	4b11      	ldr	r3, [pc, #68]	; (8002edc <init_DMA_for_USART+0xc0>)
 8002e96:	2202      	movs	r2, #2
 8002e98:	605a      	str	r2, [r3, #4]
	DMA1_Channel5->CCR |= DMA_CCR_TCIE;
 8002e9a:	4b10      	ldr	r3, [pc, #64]	; (8002edc <init_DMA_for_USART+0xc0>)
 8002e9c:	4a0f      	ldr	r2, [pc, #60]	; (8002edc <init_DMA_for_USART+0xc0>)
 8002e9e:	6812      	ldr	r2, [r2, #0]
 8002ea0:	2102      	movs	r1, #2
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8002ea6:	200b      	movs	r0, #11
 8002ea8:	f7ff feb2 	bl	8002c10 <NVIC_EnableIRQ>
	NVIC_SetPriority(DMA1_Channel4_5_IRQn, 3);
 8002eac:	2103      	movs	r1, #3
 8002eae:	200b      	movs	r0, #11
 8002eb0:	f7ff fec4 	bl	8002c3c <NVIC_SetPriority>

	DMA1_Channel5->CCR |= DMA_CCR_EN;
 8002eb4:	4b09      	ldr	r3, [pc, #36]	; (8002edc <init_DMA_for_USART+0xc0>)
 8002eb6:	4a09      	ldr	r2, [pc, #36]	; (8002edc <init_DMA_for_USART+0xc0>)
 8002eb8:	6812      	ldr	r2, [r2, #0]
 8002eba:	2101      	movs	r1, #1
 8002ebc:	430a      	orrs	r2, r1
 8002ebe:	601a      	str	r2, [r3, #0]

}
 8002ec0:	46c0      	nop			; (mov r8, r8)
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	46c0      	nop			; (mov r8, r8)
 8002ec8:	40021000 	.word	0x40021000
 8002ecc:	40010000 	.word	0x40010000
 8002ed0:	40020044 	.word	0x40020044
 8002ed4:	20000098 	.word	0x20000098
 8002ed8:	40013828 	.word	0x40013828
 8002edc:	40020058 	.word	0x40020058
 8002ee0:	200000e4 	.word	0x200000e4
 8002ee4:	40013824 	.word	0x40013824

08002ee8 <NVIC_EnableIRQ>:
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	0002      	movs	r2, r0
 8002ef0:	1dfb      	adds	r3, r7, #7
 8002ef2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002ef4:	4b06      	ldr	r3, [pc, #24]	; (8002f10 <NVIC_EnableIRQ+0x28>)
 8002ef6:	1dfa      	adds	r2, r7, #7
 8002ef8:	7812      	ldrb	r2, [r2, #0]
 8002efa:	0011      	movs	r1, r2
 8002efc:	221f      	movs	r2, #31
 8002efe:	400a      	ands	r2, r1
 8002f00:	2101      	movs	r1, #1
 8002f02:	4091      	lsls	r1, r2
 8002f04:	000a      	movs	r2, r1
 8002f06:	601a      	str	r2, [r3, #0]
}
 8002f08:	46c0      	nop			; (mov r8, r8)
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	b002      	add	sp, #8
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	e000e100 	.word	0xe000e100

08002f14 <NVIC_SetPriority>:
{
 8002f14:	b5b0      	push	{r4, r5, r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	0002      	movs	r2, r0
 8002f1c:	6039      	str	r1, [r7, #0]
 8002f1e:	1dfb      	adds	r3, r7, #7
 8002f20:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8002f22:	1dfb      	adds	r3, r7, #7
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	2b7f      	cmp	r3, #127	; 0x7f
 8002f28:	d932      	bls.n	8002f90 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f2a:	4c2f      	ldr	r4, [pc, #188]	; (8002fe8 <NVIC_SetPriority+0xd4>)
 8002f2c:	1dfb      	adds	r3, r7, #7
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	001a      	movs	r2, r3
 8002f32:	230f      	movs	r3, #15
 8002f34:	4013      	ands	r3, r2
 8002f36:	3b08      	subs	r3, #8
 8002f38:	0899      	lsrs	r1, r3, #2
 8002f3a:	4a2b      	ldr	r2, [pc, #172]	; (8002fe8 <NVIC_SetPriority+0xd4>)
 8002f3c:	1dfb      	adds	r3, r7, #7
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	0018      	movs	r0, r3
 8002f42:	230f      	movs	r3, #15
 8002f44:	4003      	ands	r3, r0
 8002f46:	3b08      	subs	r3, #8
 8002f48:	089b      	lsrs	r3, r3, #2
 8002f4a:	3306      	adds	r3, #6
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	18d3      	adds	r3, r2, r3
 8002f50:	3304      	adds	r3, #4
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	1dfa      	adds	r2, r7, #7
 8002f56:	7812      	ldrb	r2, [r2, #0]
 8002f58:	0010      	movs	r0, r2
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	4002      	ands	r2, r0
 8002f5e:	00d2      	lsls	r2, r2, #3
 8002f60:	20ff      	movs	r0, #255	; 0xff
 8002f62:	4090      	lsls	r0, r2
 8002f64:	0002      	movs	r2, r0
 8002f66:	43d2      	mvns	r2, r2
 8002f68:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	019b      	lsls	r3, r3, #6
 8002f6e:	20ff      	movs	r0, #255	; 0xff
 8002f70:	4018      	ands	r0, r3
 8002f72:	1dfb      	adds	r3, r7, #7
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	001d      	movs	r5, r3
 8002f78:	2303      	movs	r3, #3
 8002f7a:	402b      	ands	r3, r5
 8002f7c:	00db      	lsls	r3, r3, #3
 8002f7e:	4098      	lsls	r0, r3
 8002f80:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f82:	431a      	orrs	r2, r3
 8002f84:	1d8b      	adds	r3, r1, #6
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	18e3      	adds	r3, r4, r3
 8002f8a:	3304      	adds	r3, #4
 8002f8c:	601a      	str	r2, [r3, #0]
}
 8002f8e:	e027      	b.n	8002fe0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f90:	4c16      	ldr	r4, [pc, #88]	; (8002fec <NVIC_SetPriority+0xd8>)
 8002f92:	1dfb      	adds	r3, r7, #7
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	b25b      	sxtb	r3, r3
 8002f98:	089b      	lsrs	r3, r3, #2
 8002f9a:	4914      	ldr	r1, [pc, #80]	; (8002fec <NVIC_SetPriority+0xd8>)
 8002f9c:	1dfa      	adds	r2, r7, #7
 8002f9e:	7812      	ldrb	r2, [r2, #0]
 8002fa0:	b252      	sxtb	r2, r2
 8002fa2:	0892      	lsrs	r2, r2, #2
 8002fa4:	32c0      	adds	r2, #192	; 0xc0
 8002fa6:	0092      	lsls	r2, r2, #2
 8002fa8:	5852      	ldr	r2, [r2, r1]
 8002faa:	1df9      	adds	r1, r7, #7
 8002fac:	7809      	ldrb	r1, [r1, #0]
 8002fae:	0008      	movs	r0, r1
 8002fb0:	2103      	movs	r1, #3
 8002fb2:	4001      	ands	r1, r0
 8002fb4:	00c9      	lsls	r1, r1, #3
 8002fb6:	20ff      	movs	r0, #255	; 0xff
 8002fb8:	4088      	lsls	r0, r1
 8002fba:	0001      	movs	r1, r0
 8002fbc:	43c9      	mvns	r1, r1
 8002fbe:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002fc0:	683a      	ldr	r2, [r7, #0]
 8002fc2:	0192      	lsls	r2, r2, #6
 8002fc4:	20ff      	movs	r0, #255	; 0xff
 8002fc6:	4010      	ands	r0, r2
 8002fc8:	1dfa      	adds	r2, r7, #7
 8002fca:	7812      	ldrb	r2, [r2, #0]
 8002fcc:	0015      	movs	r5, r2
 8002fce:	2203      	movs	r2, #3
 8002fd0:	402a      	ands	r2, r5
 8002fd2:	00d2      	lsls	r2, r2, #3
 8002fd4:	4090      	lsls	r0, r2
 8002fd6:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	33c0      	adds	r3, #192	; 0xc0
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	511a      	str	r2, [r3, r4]
}
 8002fe0:	46c0      	nop			; (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b002      	add	sp, #8
 8002fe6:	bdb0      	pop	{r4, r5, r7, pc}
 8002fe8:	e000ed00 	.word	0xe000ed00
 8002fec:	e000e100 	.word	0xe000e100

08002ff0 <TIM2_IRQHandler>:
#include "ds18b20.h"

uint8_t ds_buff[9];
uint16_t temp;

void TIM2_IRQHandler() {
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;
 8002ff4:	2380      	movs	r3, #128	; 0x80
 8002ff6:	05db      	lsls	r3, r3, #23
 8002ff8:	2280      	movs	r2, #128	; 0x80
 8002ffa:	05d2      	lsls	r2, r2, #23
 8002ffc:	6912      	ldr	r2, [r2, #16]
 8002ffe:	2101      	movs	r1, #1
 8003000:	438a      	bics	r2, r1
 8003002:	611a      	str	r2, [r3, #16]
	TIM2->CR1 &= ~TIM_CR1_CEN;
 8003004:	2380      	movs	r3, #128	; 0x80
 8003006:	05db      	lsls	r3, r3, #23
 8003008:	2280      	movs	r2, #128	; 0x80
 800300a:	05d2      	lsls	r2, r2, #23
 800300c:	6812      	ldr	r2, [r2, #0]
 800300e:	2101      	movs	r1, #1
 8003010:	438a      	bics	r2, r1
 8003012:	601a      	str	r2, [r3, #0]
	if(program_task == TEMPERATURE_CONVERTING)
 8003014:	4b04      	ldr	r3, [pc, #16]	; (8003028 <TIM2_IRQHandler+0x38>)
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d102      	bne.n	8003022 <TIM2_IRQHandler+0x32>
		program_task = TEMPERATURE_READING;
 800301c:	4b02      	ldr	r3, [pc, #8]	; (8003028 <TIM2_IRQHandler+0x38>)
 800301e:	2202      	movs	r2, #2
 8003020:	701a      	strb	r2, [r3, #0]
}
 8003022:	46c0      	nop			; (mov r8, r8)
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	200000a0 	.word	0x200000a0

0800302c <init_ds>:

void init_ds() {
 800302c:	b580      	push	{r7, lr}
 800302e:	af00      	add	r7, sp, #0
	init_Gpio_for_ds();
 8003030:	f000 f808 	bl	8003044 <init_Gpio_for_ds>
	init_tim3_for_us();
 8003034:	f000 f82c 	bl	8003090 <init_tim3_for_us>
	init_tim2_for_delay();
 8003038:	f000 f844 	bl	80030c4 <init_tim2_for_delay>
}
 800303c:	46c0      	nop			; (mov r8, r8)
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
	...

08003044 <init_Gpio_for_ds>:

void init_Gpio_for_ds() {
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_PORT_DS18B20;
 8003048:	4b0f      	ldr	r3, [pc, #60]	; (8003088 <init_Gpio_for_ds+0x44>)
 800304a:	4a0f      	ldr	r2, [pc, #60]	; (8003088 <init_Gpio_for_ds+0x44>)
 800304c:	6952      	ldr	r2, [r2, #20]
 800304e:	2180      	movs	r1, #128	; 0x80
 8003050:	02c9      	lsls	r1, r1, #11
 8003052:	430a      	orrs	r2, r1
 8003054:	615a      	str	r2, [r3, #20]
	PORT_DS18B20->MODER |= GPIO_MODER_DS18B20;
 8003056:	4b0d      	ldr	r3, [pc, #52]	; (800308c <init_Gpio_for_ds+0x48>)
 8003058:	4a0c      	ldr	r2, [pc, #48]	; (800308c <init_Gpio_for_ds+0x48>)
 800305a:	6812      	ldr	r2, [r2, #0]
 800305c:	2180      	movs	r1, #128	; 0x80
 800305e:	02c9      	lsls	r1, r1, #11
 8003060:	430a      	orrs	r2, r1
 8003062:	601a      	str	r2, [r3, #0]
	PORT_DS18B20->OTYPER |= GPIO_OTYPER_DS18B20;
 8003064:	4b09      	ldr	r3, [pc, #36]	; (800308c <init_Gpio_for_ds+0x48>)
 8003066:	4a09      	ldr	r2, [pc, #36]	; (800308c <init_Gpio_for_ds+0x48>)
 8003068:	6852      	ldr	r2, [r2, #4]
 800306a:	2180      	movs	r1, #128	; 0x80
 800306c:	0089      	lsls	r1, r1, #2
 800306e:	430a      	orrs	r2, r1
 8003070:	605a      	str	r2, [r3, #4]
	PORT_DS18B20->ODR |= (1 << PIN_DS18B20);
 8003072:	4b06      	ldr	r3, [pc, #24]	; (800308c <init_Gpio_for_ds+0x48>)
 8003074:	4a05      	ldr	r2, [pc, #20]	; (800308c <init_Gpio_for_ds+0x48>)
 8003076:	6952      	ldr	r2, [r2, #20]
 8003078:	2180      	movs	r1, #128	; 0x80
 800307a:	0089      	lsls	r1, r1, #2
 800307c:	430a      	orrs	r2, r1
 800307e:	615a      	str	r2, [r3, #20]
}
 8003080:	46c0      	nop			; (mov r8, r8)
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	46c0      	nop			; (mov r8, r8)
 8003088:	40021000 	.word	0x40021000
 800308c:	48000400 	.word	0x48000400

08003090 <init_tim3_for_us>:

void init_tim3_for_us() {
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8003094:	4b09      	ldr	r3, [pc, #36]	; (80030bc <init_tim3_for_us+0x2c>)
 8003096:	4a09      	ldr	r2, [pc, #36]	; (80030bc <init_tim3_for_us+0x2c>)
 8003098:	69d2      	ldr	r2, [r2, #28]
 800309a:	2102      	movs	r1, #2
 800309c:	430a      	orrs	r2, r1
 800309e:	61da      	str	r2, [r3, #28]
	TIM3->ARR = 1000;
 80030a0:	4b07      	ldr	r3, [pc, #28]	; (80030c0 <init_tim3_for_us+0x30>)
 80030a2:	22fa      	movs	r2, #250	; 0xfa
 80030a4:	0092      	lsls	r2, r2, #2
 80030a6:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->PSC = 8 * FREQ_MULTIPLIER_COEF;
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <init_tim3_for_us+0x30>)
 80030aa:	2228      	movs	r2, #40	; 0x28
 80030ac:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->CR1 = TIM_CR1_CEN;
 80030ae:	4b04      	ldr	r3, [pc, #16]	; (80030c0 <init_tim3_for_us+0x30>)
 80030b0:	2201      	movs	r2, #1
 80030b2:	601a      	str	r2, [r3, #0]
}
 80030b4:	46c0      	nop			; (mov r8, r8)
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	46c0      	nop			; (mov r8, r8)
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40000400 	.word	0x40000400

080030c4 <init_tim2_for_delay>:

void init_tim2_for_delay() {
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80030c8:	4b12      	ldr	r3, [pc, #72]	; (8003114 <init_tim2_for_delay+0x50>)
 80030ca:	4a12      	ldr	r2, [pc, #72]	; (8003114 <init_tim2_for_delay+0x50>)
 80030cc:	69d2      	ldr	r2, [r2, #28]
 80030ce:	2101      	movs	r1, #1
 80030d0:	430a      	orrs	r2, r1
 80030d2:	61da      	str	r2, [r3, #28]
	TIM2->ARR = 8000;
 80030d4:	2380      	movs	r3, #128	; 0x80
 80030d6:	05db      	lsls	r3, r3, #23
 80030d8:	22fa      	movs	r2, #250	; 0xfa
 80030da:	0152      	lsls	r2, r2, #5
 80030dc:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->PSC = 1000 * FREQ_MULTIPLIER_COEF;
 80030de:	2380      	movs	r3, #128	; 0x80
 80030e0:	05db      	lsls	r3, r3, #23
 80030e2:	4a0d      	ldr	r2, [pc, #52]	; (8003118 <init_tim2_for_delay+0x54>)
 80030e4:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->DIER |= TIM_DIER_UIE;
 80030e6:	2380      	movs	r3, #128	; 0x80
 80030e8:	05db      	lsls	r3, r3, #23
 80030ea:	2280      	movs	r2, #128	; 0x80
 80030ec:	05d2      	lsls	r2, r2, #23
 80030ee:	68d2      	ldr	r2, [r2, #12]
 80030f0:	2101      	movs	r1, #1
 80030f2:	430a      	orrs	r2, r1
 80030f4:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(TIM2_IRQn);
 80030f6:	200f      	movs	r0, #15
 80030f8:	f7ff fef6 	bl	8002ee8 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM2_IRQn, 1);
 80030fc:	2101      	movs	r1, #1
 80030fe:	200f      	movs	r0, #15
 8003100:	f7ff ff08 	bl	8002f14 <NVIC_SetPriority>
	TIM2->CR1 = TIM_CR1_CEN;
 8003104:	2380      	movs	r3, #128	; 0x80
 8003106:	05db      	lsls	r3, r3, #23
 8003108:	2201      	movs	r2, #1
 800310a:	601a      	str	r2, [r3, #0]
}
 800310c:	46c0      	nop			; (mov r8, r8)
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	46c0      	nop			; (mov r8, r8)
 8003114:	40021000 	.word	0x40021000
 8003118:	00001388 	.word	0x00001388

0800311c <ds_reset_pulse>:

uint8_t ds_reset_pulse()
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
	uint8_t result;
	if((PORT_DS18B20->IDR & (1 << PIN_DS18B20)) == 0)
 8003122:	4b1d      	ldr	r3, [pc, #116]	; (8003198 <ds_reset_pulse+0x7c>)
 8003124:	691a      	ldr	r2, [r3, #16]
 8003126:	2380      	movs	r3, #128	; 0x80
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4013      	ands	r3, r2
 800312c:	d101      	bne.n	8003132 <ds_reset_pulse+0x16>
		return 2;                     //    
 800312e:	2302      	movs	r3, #2
 8003130:	e02e      	b.n	8003190 <ds_reset_pulse+0x74>
	PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);            //   
 8003132:	4b19      	ldr	r3, [pc, #100]	; (8003198 <ds_reset_pulse+0x7c>)
 8003134:	4a18      	ldr	r2, [pc, #96]	; (8003198 <ds_reset_pulse+0x7c>)
 8003136:	6952      	ldr	r2, [r2, #20]
 8003138:	4918      	ldr	r1, [pc, #96]	; (800319c <ds_reset_pulse+0x80>)
 800313a:	400a      	ands	r2, r1
 800313c:	615a      	str	r2, [r3, #20]
	TIM3->CNT = 0;
 800313e:	4b18      	ldr	r3, [pc, #96]	; (80031a0 <ds_reset_pulse+0x84>)
 8003140:	2200      	movs	r2, #0
 8003142:	625a      	str	r2, [r3, #36]	; 0x24
	while(TIM3->CNT < 480) {};        // 480 
 8003144:	46c0      	nop			; (mov r8, r8)
 8003146:	4b16      	ldr	r3, [pc, #88]	; (80031a0 <ds_reset_pulse+0x84>)
 8003148:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800314a:	23e0      	movs	r3, #224	; 0xe0
 800314c:	33ff      	adds	r3, #255	; 0xff
 800314e:	429a      	cmp	r2, r3
 8003150:	d9f9      	bls.n	8003146 <ds_reset_pulse+0x2a>
	PORT_DS18B20->ODR |= (1 << PIN_DS18B20);            // 
 8003152:	4b11      	ldr	r3, [pc, #68]	; (8003198 <ds_reset_pulse+0x7c>)
 8003154:	4a10      	ldr	r2, [pc, #64]	; (8003198 <ds_reset_pulse+0x7c>)
 8003156:	6952      	ldr	r2, [r2, #20]
 8003158:	2180      	movs	r1, #128	; 0x80
 800315a:	0089      	lsls	r1, r1, #2
 800315c:	430a      	orrs	r2, r1
 800315e:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 550) {};        // 70 
 8003160:	46c0      	nop			; (mov r8, r8)
 8003162:	4b0f      	ldr	r3, [pc, #60]	; (80031a0 <ds_reset_pulse+0x84>)
 8003164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003166:	4a0f      	ldr	r2, [pc, #60]	; (80031a4 <ds_reset_pulse+0x88>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d9fa      	bls.n	8003162 <ds_reset_pulse+0x46>
	result = (PORT_DS18B20->IDR & (1 << PIN_DS18B20)) << PIN_DS18B20;     // 
 800316c:	4b0a      	ldr	r3, [pc, #40]	; (8003198 <ds_reset_pulse+0x7c>)
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	1dfb      	adds	r3, r7, #7
 8003172:	2200      	movs	r2, #0
 8003174:	701a      	strb	r2, [r3, #0]
	while(TIM3->CNT < 960) {};        //  
 8003176:	46c0      	nop			; (mov r8, r8)
 8003178:	4b09      	ldr	r3, [pc, #36]	; (80031a0 <ds_reset_pulse+0x84>)
 800317a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317c:	4a0a      	ldr	r2, [pc, #40]	; (80031a8 <ds_reset_pulse+0x8c>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d9fa      	bls.n	8003178 <ds_reset_pulse+0x5c>
	if(result)
 8003182:	1dfb      	adds	r3, r7, #7
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <ds_reset_pulse+0x72>
	   return 1;                     //  
 800318a:	2301      	movs	r3, #1
 800318c:	e000      	b.n	8003190 <ds_reset_pulse+0x74>
	return 0;                         // 
 800318e:	2300      	movs	r3, #0
}
 8003190:	0018      	movs	r0, r3
 8003192:	46bd      	mov	sp, r7
 8003194:	b002      	add	sp, #8
 8003196:	bd80      	pop	{r7, pc}
 8003198:	48000400 	.word	0x48000400
 800319c:	fffffdff 	.word	0xfffffdff
 80031a0:	40000400 	.word	0x40000400
 80031a4:	00000225 	.word	0x00000225
 80031a8:	000003bf 	.word	0x000003bf

080031ac <ds_write_bit>:


void ds_write_bit(uint8_t bit)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	0002      	movs	r2, r0
 80031b4:	1dfb      	adds	r3, r7, #7
 80031b6:	701a      	strb	r2, [r3, #0]
	TIM3->CNT = 0;
 80031b8:	4b14      	ldr	r3, [pc, #80]	; (800320c <ds_write_bit+0x60>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	625a      	str	r2, [r3, #36]	; 0x24
    PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);        //   
 80031be:	4b14      	ldr	r3, [pc, #80]	; (8003210 <ds_write_bit+0x64>)
 80031c0:	4a13      	ldr	r2, [pc, #76]	; (8003210 <ds_write_bit+0x64>)
 80031c2:	6952      	ldr	r2, [r2, #20]
 80031c4:	4913      	ldr	r1, [pc, #76]	; (8003214 <ds_write_bit+0x68>)
 80031c6:	400a      	ands	r2, r1
 80031c8:	615a      	str	r2, [r3, #20]
    while(TIM3->CNT < 2) {};     // 1 
 80031ca:	46c0      	nop			; (mov r8, r8)
 80031cc:	4b0f      	ldr	r3, [pc, #60]	; (800320c <ds_write_bit+0x60>)
 80031ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d9fb      	bls.n	80031cc <ds_write_bit+0x20>
    if(bit)
 80031d4:	1dfb      	adds	r3, r7, #7
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d006      	beq.n	80031ea <ds_write_bit+0x3e>
	  PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);     //  1,   
 80031dc:	4b0c      	ldr	r3, [pc, #48]	; (8003210 <ds_write_bit+0x64>)
 80031de:	4a0c      	ldr	r2, [pc, #48]	; (8003210 <ds_write_bit+0x64>)
 80031e0:	6952      	ldr	r2, [r2, #20]
 80031e2:	2180      	movs	r1, #128	; 0x80
 80031e4:	0089      	lsls	r1, r1, #2
 80031e6:	430a      	orrs	r2, r1
 80031e8:	615a      	str	r2, [r3, #20]
    while(TIM3->CNT < 60) {};    // 60 
 80031ea:	46c0      	nop			; (mov r8, r8)
 80031ec:	4b07      	ldr	r3, [pc, #28]	; (800320c <ds_write_bit+0x60>)
 80031ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f0:	2b3b      	cmp	r3, #59	; 0x3b
 80031f2:	d9fb      	bls.n	80031ec <ds_write_bit+0x40>
    PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);        // 
 80031f4:	4b06      	ldr	r3, [pc, #24]	; (8003210 <ds_write_bit+0x64>)
 80031f6:	4a06      	ldr	r2, [pc, #24]	; (8003210 <ds_write_bit+0x64>)
 80031f8:	6952      	ldr	r2, [r2, #20]
 80031fa:	2180      	movs	r1, #128	; 0x80
 80031fc:	0089      	lsls	r1, r1, #2
 80031fe:	430a      	orrs	r2, r1
 8003200:	615a      	str	r2, [r3, #20]
}
 8003202:	46c0      	nop			; (mov r8, r8)
 8003204:	46bd      	mov	sp, r7
 8003206:	b002      	add	sp, #8
 8003208:	bd80      	pop	{r7, pc}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	40000400 	.word	0x40000400
 8003210:	48000400 	.word	0x48000400
 8003214:	fffffdff 	.word	0xfffffdff

08003218 <ds_write_byte>:

void ds_write_byte(uint8_t byte)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b084      	sub	sp, #16
 800321c:	af00      	add	r7, sp, #0
 800321e:	0002      	movs	r2, r0
 8003220:	1dfb      	adds	r3, r7, #7
 8003222:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 8; i++)
 8003224:	230f      	movs	r3, #15
 8003226:	18fb      	adds	r3, r7, r3
 8003228:	2200      	movs	r2, #0
 800322a:	701a      	strb	r2, [r3, #0]
 800322c:	e016      	b.n	800325c <ds_write_byte+0x44>
		ds_write_bit( byte & (1<<i));
 800322e:	230f      	movs	r3, #15
 8003230:	18fb      	adds	r3, r7, r3
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	2201      	movs	r2, #1
 8003236:	409a      	lsls	r2, r3
 8003238:	0013      	movs	r3, r2
 800323a:	b25b      	sxtb	r3, r3
 800323c:	1dfa      	adds	r2, r7, #7
 800323e:	7812      	ldrb	r2, [r2, #0]
 8003240:	b252      	sxtb	r2, r2
 8003242:	4013      	ands	r3, r2
 8003244:	b25b      	sxtb	r3, r3
 8003246:	b2db      	uxtb	r3, r3
 8003248:	0018      	movs	r0, r3
 800324a:	f7ff ffaf 	bl	80031ac <ds_write_bit>
	for(uint8_t i = 0; i < 8; i++)
 800324e:	230f      	movs	r3, #15
 8003250:	18fb      	adds	r3, r7, r3
 8003252:	781a      	ldrb	r2, [r3, #0]
 8003254:	230f      	movs	r3, #15
 8003256:	18fb      	adds	r3, r7, r3
 8003258:	3201      	adds	r2, #1
 800325a:	701a      	strb	r2, [r3, #0]
 800325c:	230f      	movs	r3, #15
 800325e:	18fb      	adds	r3, r7, r3
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	2b07      	cmp	r3, #7
 8003264:	d9e3      	bls.n	800322e <ds_write_byte+0x16>
}
 8003266:	46c0      	nop			; (mov r8, r8)
 8003268:	46bd      	mov	sp, r7
 800326a:	b004      	add	sp, #16
 800326c:	bd80      	pop	{r7, pc}
	...

08003270 <ds_read_bit>:

uint8_t ds_read_bit()
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
	uint8_t result;
	TIM3->CNT=0;
 8003276:	4b16      	ldr	r3, [pc, #88]	; (80032d0 <ds_read_bit+0x60>)
 8003278:	2200      	movs	r2, #0
 800327a:	625a      	str	r2, [r3, #36]	; 0x24
	PORT_DS18B20->ODR &= ~(1 << PIN_DS18B20);                  //   
 800327c:	4b15      	ldr	r3, [pc, #84]	; (80032d4 <ds_read_bit+0x64>)
 800327e:	4a15      	ldr	r2, [pc, #84]	; (80032d4 <ds_read_bit+0x64>)
 8003280:	6952      	ldr	r2, [r2, #20]
 8003282:	4915      	ldr	r1, [pc, #84]	; (80032d8 <ds_read_bit+0x68>)
 8003284:	400a      	ands	r2, r1
 8003286:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 2) {};
 8003288:	46c0      	nop			; (mov r8, r8)
 800328a:	4b11      	ldr	r3, [pc, #68]	; (80032d0 <ds_read_bit+0x60>)
 800328c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328e:	2b01      	cmp	r3, #1
 8003290:	d9fb      	bls.n	800328a <ds_read_bit+0x1a>
	PORT_DS18B20->ODR |=  (1 << PIN_DS18B20);                  // 
 8003292:	4b10      	ldr	r3, [pc, #64]	; (80032d4 <ds_read_bit+0x64>)
 8003294:	4a0f      	ldr	r2, [pc, #60]	; (80032d4 <ds_read_bit+0x64>)
 8003296:	6952      	ldr	r2, [r2, #20]
 8003298:	2180      	movs	r1, #128	; 0x80
 800329a:	0089      	lsls	r1, r1, #2
 800329c:	430a      	orrs	r2, r1
 800329e:	615a      	str	r2, [r3, #20]
	while(TIM3->CNT < 15) {};              // 15 
 80032a0:	46c0      	nop			; (mov r8, r8)
 80032a2:	4b0b      	ldr	r3, [pc, #44]	; (80032d0 <ds_read_bit+0x60>)
 80032a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a6:	2b0e      	cmp	r3, #14
 80032a8:	d9fb      	bls.n	80032a2 <ds_read_bit+0x32>
	result = (PORT_DS18B20->IDR & (1 << PIN_DS18B20)) >> PIN_DS18B20;  // 
 80032aa:	4b0a      	ldr	r3, [pc, #40]	; (80032d4 <ds_read_bit+0x64>)
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	0a5b      	lsrs	r3, r3, #9
 80032b0:	b2da      	uxtb	r2, r3
 80032b2:	1dfb      	adds	r3, r7, #7
 80032b4:	2101      	movs	r1, #1
 80032b6:	400a      	ands	r2, r1
 80032b8:	701a      	strb	r2, [r3, #0]
	while(TIM3->CNT < 60 ) {};             // 
 80032ba:	46c0      	nop			; (mov r8, r8)
 80032bc:	4b04      	ldr	r3, [pc, #16]	; (80032d0 <ds_read_bit+0x60>)
 80032be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c0:	2b3b      	cmp	r3, #59	; 0x3b
 80032c2:	d9fb      	bls.n	80032bc <ds_read_bit+0x4c>
	return result;                          // 
 80032c4:	1dfb      	adds	r3, r7, #7
 80032c6:	781b      	ldrb	r3, [r3, #0]
}
 80032c8:	0018      	movs	r0, r3
 80032ca:	46bd      	mov	sp, r7
 80032cc:	b002      	add	sp, #8
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	40000400 	.word	0x40000400
 80032d4:	48000400 	.word	0x48000400
 80032d8:	fffffdff 	.word	0xfffffdff

080032dc <ds_read_byte>:

uint8_t ds_read_byte()
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
	uint8_t i,result = 0;
 80032e2:	1dbb      	adds	r3, r7, #6
 80032e4:	2200      	movs	r2, #0
 80032e6:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 80032e8:	1dfb      	adds	r3, r7, #7
 80032ea:	2200      	movs	r2, #0
 80032ec:	701a      	strb	r2, [r3, #0]
 80032ee:	e014      	b.n	800331a <ds_read_byte+0x3e>
		result |= (ds_read_bit() << i);
 80032f0:	f7ff ffbe 	bl	8003270 <ds_read_bit>
 80032f4:	0003      	movs	r3, r0
 80032f6:	001a      	movs	r2, r3
 80032f8:	1dfb      	adds	r3, r7, #7
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	409a      	lsls	r2, r3
 80032fe:	0013      	movs	r3, r2
 8003300:	b25a      	sxtb	r2, r3
 8003302:	1dbb      	adds	r3, r7, #6
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	b25b      	sxtb	r3, r3
 8003308:	4313      	orrs	r3, r2
 800330a:	b25a      	sxtb	r2, r3
 800330c:	1dbb      	adds	r3, r7, #6
 800330e:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 8003310:	1dfb      	adds	r3, r7, #7
 8003312:	781a      	ldrb	r2, [r3, #0]
 8003314:	1dfb      	adds	r3, r7, #7
 8003316:	3201      	adds	r2, #1
 8003318:	701a      	strb	r2, [r3, #0]
 800331a:	1dfb      	adds	r3, r7, #7
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	2b07      	cmp	r3, #7
 8003320:	d9e6      	bls.n	80032f0 <ds_read_byte+0x14>
	return result;
 8003322:	1dbb      	adds	r3, r7, #6
 8003324:	781b      	ldrb	r3, [r3, #0]
}
 8003326:	0018      	movs	r0, r3
 8003328:	46bd      	mov	sp, r7
 800332a:	b002      	add	sp, #8
 800332c:	bd80      	pop	{r7, pc}

0800332e <TIM_on_1sec>:

void TIM_on_1sec() {
 800332e:	b580      	push	{r7, lr}
 8003330:	af00      	add	r7, sp, #0
	TIM2->CNT = 0;
 8003332:	2380      	movs	r3, #128	; 0x80
 8003334:	05db      	lsls	r3, r3, #23
 8003336:	2200      	movs	r2, #0
 8003338:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->CR1 = TIM_CR1_CEN;
 800333a:	2380      	movs	r3, #128	; 0x80
 800333c:	05db      	lsls	r3, r3, #23
 800333e:	2201      	movs	r2, #1
 8003340:	601a      	str	r2, [r3, #0]
}
 8003342:	46c0      	nop			; (mov r8, r8)
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <temperature_measurment_start>:

void temperature_measurment_start() {
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
	ds_reset_pulse(1 << PIN_DS18B20);          //                                         /
 800334c:	2380      	movs	r3, #128	; 0x80
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	0018      	movs	r0, r3
 8003352:	f7ff fee3 	bl	800311c <ds_reset_pulse>
	ds_write_byte(SKIP_ROM_ADR);//      
 8003356:	20cc      	movs	r0, #204	; 0xcc
 8003358:	f7ff ff5e 	bl	8003218 <ds_write_byte>
	ds_write_byte(CONVERT_TEMP);      // 
 800335c:	2044      	movs	r0, #68	; 0x44
 800335e:	f7ff ff5b 	bl	8003218 <ds_write_byte>
	TIM_on_1sec();               //   
 8003362:	f7ff ffe4 	bl	800332e <TIM_on_1sec>
}
 8003366:	46c0      	nop			; (mov r8, r8)
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}

0800336c <temprepature_measurment_read>:

void temprepature_measurment_read() {
 800336c:	b590      	push	{r4, r7, lr}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
	ds_reset_pulse();          //  
 8003372:	f7ff fed3 	bl	800311c <ds_reset_pulse>
	ds_write_byte(SKIP_ROM_ADR);//      
 8003376:	20cc      	movs	r0, #204	; 0xcc
 8003378:	f7ff ff4e 	bl	8003218 <ds_write_byte>
	ds_write_byte(READ_DATA_COMAND);      //,    9   
 800337c:	20be      	movs	r0, #190	; 0xbe
 800337e:	f7ff ff4b 	bl	8003218 <ds_write_byte>
	for(int i = 0; i < 9; i++ )           // 9   
 8003382:	2300      	movs	r3, #0
 8003384:	607b      	str	r3, [r7, #4]
 8003386:	e00b      	b.n	80033a0 <temprepature_measurment_read+0x34>
		ds_buff[i] = ds_read_byte();
 8003388:	f7ff ffa8 	bl	80032dc <ds_read_byte>
 800338c:	0003      	movs	r3, r0
 800338e:	0019      	movs	r1, r3
 8003390:	4a19      	ldr	r2, [pc, #100]	; (80033f8 <temprepature_measurment_read+0x8c>)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	18d3      	adds	r3, r2, r3
 8003396:	1c0a      	adds	r2, r1, #0
 8003398:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 9; i++ )           // 9   
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	3301      	adds	r3, #1
 800339e:	607b      	str	r3, [r7, #4]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b08      	cmp	r3, #8
 80033a4:	ddf0      	ble.n	8003388 <temprepature_measurment_read+0x1c>
	temp = ds_buff[1];
 80033a6:	4b14      	ldr	r3, [pc, #80]	; (80033f8 <temprepature_measurment_read+0x8c>)
 80033a8:	785b      	ldrb	r3, [r3, #1]
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	4b13      	ldr	r3, [pc, #76]	; (80033fc <temprepature_measurment_read+0x90>)
 80033ae:	801a      	strh	r2, [r3, #0]
	temp = temp << 8;
 80033b0:	4b12      	ldr	r3, [pc, #72]	; (80033fc <temprepature_measurment_read+0x90>)
 80033b2:	881b      	ldrh	r3, [r3, #0]
 80033b4:	021b      	lsls	r3, r3, #8
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	4b10      	ldr	r3, [pc, #64]	; (80033fc <temprepature_measurment_read+0x90>)
 80033ba:	801a      	strh	r2, [r3, #0]
	temp |= ds_buff[0];
 80033bc:	4b0e      	ldr	r3, [pc, #56]	; (80033f8 <temprepature_measurment_read+0x8c>)
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	4b0e      	ldr	r3, [pc, #56]	; (80033fc <temprepature_measurment_read+0x90>)
 80033c4:	881b      	ldrh	r3, [r3, #0]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	b29a      	uxth	r2, r3
 80033ca:	4b0c      	ldr	r3, [pc, #48]	; (80033fc <temprepature_measurment_read+0x90>)
 80033cc:	801a      	strh	r2, [r3, #0]
	temperature = temp * 0.0625;
 80033ce:	4b0b      	ldr	r3, [pc, #44]	; (80033fc <temprepature_measurment_read+0x90>)
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	0018      	movs	r0, r3
 80033d4:	f7fe f980 	bl	80016d8 <__aeabi_i2d>
 80033d8:	2200      	movs	r2, #0
 80033da:	4b09      	ldr	r3, [pc, #36]	; (8003400 <temprepature_measurment_read+0x94>)
 80033dc:	f7fd fb92 	bl	8000b04 <__aeabi_dmul>
 80033e0:	0003      	movs	r3, r0
 80033e2:	000c      	movs	r4, r1
 80033e4:	4a07      	ldr	r2, [pc, #28]	; (8003404 <temprepature_measurment_read+0x98>)
 80033e6:	6013      	str	r3, [r2, #0]
 80033e8:	6054      	str	r4, [r2, #4]
	program_task = TEMPERATURE_DISPLAYING;
 80033ea:	4b07      	ldr	r3, [pc, #28]	; (8003408 <temprepature_measurment_read+0x9c>)
 80033ec:	2203      	movs	r2, #3
 80033ee:	701a      	strb	r2, [r3, #0]
}
 80033f0:	46c0      	nop			; (mov r8, r8)
 80033f2:	46bd      	mov	sp, r7
 80033f4:	b003      	add	sp, #12
 80033f6:	bd90      	pop	{r4, r7, pc}
 80033f8:	20001554 	.word	0x20001554
 80033fc:	2000155e 	.word	0x2000155e
 8003400:	3fb00000 	.word	0x3fb00000
 8003404:	20000098 	.word	0x20000098
 8003408:	200000a0 	.word	0x200000a0

0800340c <main>:
void process_cmd();
void init_periphery();
void check_UART_cmd();

int main(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
	init_periphery();
 8003410:	f000 f83c 	bl	800348c <init_periphery>
	init_USART();
 8003414:	f7ff fcd0 	bl	8002db8 <init_USART>

	while (1)
	{
		check_UART_cmd();
 8003418:	f000 f804 	bl	8003424 <check_UART_cmd>
		process_cmd();
 800341c:	f000 f842 	bl	80034a4 <process_cmd>
		check_UART_cmd();
 8003420:	e7fa      	b.n	8003418 <main+0xc>
	...

08003424 <check_UART_cmd>:
		//Relay_regulating();

	}
}

void check_UART_cmd() {
 8003424:	b5b0      	push	{r4, r5, r7, lr}
 8003426:	af00      	add	r7, sp, #0
	switch(UART_rx_buf[0]) {
 8003428:	4b14      	ldr	r3, [pc, #80]	; (800347c <check_UART_cmd+0x58>)
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	2b25      	cmp	r3, #37	; 0x25
 800342e:	d000      	beq.n	8003432 <check_UART_cmd+0xe>
		temperature_aim = UART_rx_buf[1];
		if(temperature_aim > 120)
			temperature_aim = temperature_aim - 256;
		break;
	}
}
 8003430:	e020      	b.n	8003474 <check_UART_cmd+0x50>
		temperature_aim = UART_rx_buf[1];
 8003432:	4b12      	ldr	r3, [pc, #72]	; (800347c <check_UART_cmd+0x58>)
 8003434:	785b      	ldrb	r3, [r3, #1]
 8003436:	0018      	movs	r0, r3
 8003438:	f7fe f990 	bl	800175c <__aeabi_ui2d>
 800343c:	0003      	movs	r3, r0
 800343e:	000c      	movs	r4, r1
 8003440:	4a0f      	ldr	r2, [pc, #60]	; (8003480 <check_UART_cmd+0x5c>)
 8003442:	6013      	str	r3, [r2, #0]
 8003444:	6054      	str	r4, [r2, #4]
		if(temperature_aim > 120)
 8003446:	4b0e      	ldr	r3, [pc, #56]	; (8003480 <check_UART_cmd+0x5c>)
 8003448:	6818      	ldr	r0, [r3, #0]
 800344a:	6859      	ldr	r1, [r3, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	4b0d      	ldr	r3, [pc, #52]	; (8003484 <check_UART_cmd+0x60>)
 8003450:	f7fc ff10 	bl	8000274 <__aeabi_dcmpgt>
 8003454:	1e03      	subs	r3, r0, #0
 8003456:	d100      	bne.n	800345a <check_UART_cmd+0x36>
		break;
 8003458:	e00b      	b.n	8003472 <check_UART_cmd+0x4e>
			temperature_aim = temperature_aim - 256;
 800345a:	4b09      	ldr	r3, [pc, #36]	; (8003480 <check_UART_cmd+0x5c>)
 800345c:	6818      	ldr	r0, [r3, #0]
 800345e:	6859      	ldr	r1, [r3, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	4b09      	ldr	r3, [pc, #36]	; (8003488 <check_UART_cmd+0x64>)
 8003464:	f7fd fdce 	bl	8001004 <__aeabi_dsub>
 8003468:	0003      	movs	r3, r0
 800346a:	000c      	movs	r4, r1
 800346c:	4a04      	ldr	r2, [pc, #16]	; (8003480 <check_UART_cmd+0x5c>)
 800346e:	6013      	str	r3, [r2, #0]
 8003470:	6054      	str	r4, [r2, #4]
		break;
 8003472:	46c0      	nop			; (mov r8, r8)
}
 8003474:	46c0      	nop			; (mov r8, r8)
 8003476:	46bd      	mov	sp, r7
 8003478:	bdb0      	pop	{r4, r5, r7, pc}
 800347a:	46c0      	nop			; (mov r8, r8)
 800347c:	200000e4 	.word	0x200000e4
 8003480:	20000000 	.word	0x20000000
 8003484:	405e0000 	.word	0x405e0000
 8003488:	40700000 	.word	0x40700000

0800348c <init_periphery>:

void init_periphery() {
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
	//	Write_data_to_flash(PAGE61_FOR_4_5_6_7, &mat_for_symbol2[0], 1024);
	//	Write_data_to_flash(PAGE62_FOR_8_9_CELSIUM, &mat_for_symbol3[0], 1024);
	//	Write_data_to_flash(PAGE63_FOR_DOT_MINUS, &mat_for_symbol4[0], 256);

	//init_GPIO();
	init_clock();
 8003490:	f000 f844 	bl	800351c <init_clock>
	init_ds();
 8003494:	f7ff fdca 	bl	800302c <init_ds>
	TFT_init();
 8003498:	f7ff f954 	bl	8002744 <TFT_init>
}
 800349c:	46c0      	nop			; (mov r8, r8)
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
	...

080034a4 <process_cmd>:

void process_cmd() {
 80034a4:	b5b0      	push	{r4, r5, r7, lr}
 80034a6:	af00      	add	r7, sp, #0
	switch(program_task) {
 80034a8:	4b18      	ldr	r3, [pc, #96]	; (800350c <process_cmd+0x68>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d00a      	beq.n	80034c6 <process_cmd+0x22>
 80034b0:	2b03      	cmp	r3, #3
 80034b2:	d00b      	beq.n	80034cc <process_cmd+0x28>
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d000      	beq.n	80034ba <process_cmd+0x16>
			DMA1_Channel4->CNDTR = symbol_distribution.amout_of_symbols - 1;
			DMA1_Channel4->CCR |= DMA_CCR_EN;
			while(DMA1_Channel4->CCR & DMA_CCR_EN);
			break;
	}
};
 80034b8:	e024      	b.n	8003504 <process_cmd+0x60>
			temperature_measurment_start();
 80034ba:	f7ff ff45 	bl	8003348 <temperature_measurment_start>
			program_task = TEMPERATURE_CONVERTING;
 80034be:	4b13      	ldr	r3, [pc, #76]	; (800350c <process_cmd+0x68>)
 80034c0:	2201      	movs	r2, #1
 80034c2:	701a      	strb	r2, [r3, #0]
			break;
 80034c4:	e01e      	b.n	8003504 <process_cmd+0x60>
			temprepature_measurment_read();
 80034c6:	f7ff ff51 	bl	800336c <temprepature_measurment_read>
			break;
 80034ca:	e01b      	b.n	8003504 <process_cmd+0x60>
			display_temperature(temperature);
 80034cc:	4b10      	ldr	r3, [pc, #64]	; (8003510 <process_cmd+0x6c>)
 80034ce:	685c      	ldr	r4, [r3, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	0018      	movs	r0, r3
 80034d4:	0021      	movs	r1, r4
 80034d6:	f7fe fc37 	bl	8001d48 <display_temperature>
			DMA1_Channel4->CMAR = (uint32_t)(&symbol_distribution.char_output[0]);
 80034da:	4b0e      	ldr	r3, [pc, #56]	; (8003514 <process_cmd+0x70>)
 80034dc:	4a0e      	ldr	r2, [pc, #56]	; (8003518 <process_cmd+0x74>)
 80034de:	60da      	str	r2, [r3, #12]
			DMA1_Channel4->CNDTR = symbol_distribution.amout_of_symbols - 1;
 80034e0:	4b0c      	ldr	r3, [pc, #48]	; (8003514 <process_cmd+0x70>)
 80034e2:	4a0d      	ldr	r2, [pc, #52]	; (8003518 <process_cmd+0x74>)
 80034e4:	7f12      	ldrb	r2, [r2, #28]
 80034e6:	3a01      	subs	r2, #1
 80034e8:	605a      	str	r2, [r3, #4]
			DMA1_Channel4->CCR |= DMA_CCR_EN;
 80034ea:	4b0a      	ldr	r3, [pc, #40]	; (8003514 <process_cmd+0x70>)
 80034ec:	4a09      	ldr	r2, [pc, #36]	; (8003514 <process_cmd+0x70>)
 80034ee:	6812      	ldr	r2, [r2, #0]
 80034f0:	2101      	movs	r1, #1
 80034f2:	430a      	orrs	r2, r1
 80034f4:	601a      	str	r2, [r3, #0]
			while(DMA1_Channel4->CCR & DMA_CCR_EN);
 80034f6:	46c0      	nop			; (mov r8, r8)
 80034f8:	4b06      	ldr	r3, [pc, #24]	; (8003514 <process_cmd+0x70>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2201      	movs	r2, #1
 80034fe:	4013      	ands	r3, r2
 8003500:	d1fa      	bne.n	80034f8 <process_cmd+0x54>
			break;
 8003502:	46c0      	nop			; (mov r8, r8)
};
 8003504:	46c0      	nop			; (mov r8, r8)
 8003506:	46bd      	mov	sp, r7
 8003508:	bdb0      	pop	{r4, r5, r7, pc}
 800350a:	46c0      	nop			; (mov r8, r8)
 800350c:	200000a0 	.word	0x200000a0
 8003510:	20000098 	.word	0x20000098
 8003514:	40020044 	.word	0x40020044
 8003518:	20001528 	.word	0x20001528

0800351c <init_clock>:

void init_clock() {
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
	//if PLL is SYSCLK
	if( (RCC->CFGR & RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL) {
 8003520:	4b25      	ldr	r3, [pc, #148]	; (80035b8 <init_clock+0x9c>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	220c      	movs	r2, #12
 8003526:	4013      	ands	r3, r2
 8003528:	2b08      	cmp	r3, #8
 800352a:	d10b      	bne.n	8003544 <init_clock+0x28>
		//switch on HSI
		RCC->CFGR &= ~RCC_CFGR_SW;
 800352c:	4b22      	ldr	r3, [pc, #136]	; (80035b8 <init_clock+0x9c>)
 800352e:	4a22      	ldr	r2, [pc, #136]	; (80035b8 <init_clock+0x9c>)
 8003530:	6852      	ldr	r2, [r2, #4]
 8003532:	2103      	movs	r1, #3
 8003534:	438a      	bics	r2, r1
 8003536:	605a      	str	r2, [r3, #4]
		//wait until HSI isn't SYSCLK
		while( (RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI);
 8003538:	46c0      	nop			; (mov r8, r8)
 800353a:	4b1f      	ldr	r3, [pc, #124]	; (80035b8 <init_clock+0x9c>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	220c      	movs	r2, #12
 8003540:	4013      	ands	r3, r2
 8003542:	d1fa      	bne.n	800353a <init_clock+0x1e>
	}

	//1.Disable the PLL by setting PLLON to 0.
	RCC->CR &= ~RCC_CR_PLLON;
 8003544:	4b1c      	ldr	r3, [pc, #112]	; (80035b8 <init_clock+0x9c>)
 8003546:	4a1c      	ldr	r2, [pc, #112]	; (80035b8 <init_clock+0x9c>)
 8003548:	6812      	ldr	r2, [r2, #0]
 800354a:	491c      	ldr	r1, [pc, #112]	; (80035bc <init_clock+0xa0>)
 800354c:	400a      	ands	r2, r1
 800354e:	601a      	str	r2, [r3, #0]
	//2. Wait until PLLRDY is cleared. The PLL is now fully stopped.
	while( (RCC->CR & RCC_CR_PLLRDY) != 0 );
 8003550:	46c0      	nop			; (mov r8, r8)
 8003552:	4b19      	ldr	r3, [pc, #100]	; (80035b8 <init_clock+0x9c>)
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	2380      	movs	r3, #128	; 0x80
 8003558:	049b      	lsls	r3, r3, #18
 800355a:	4013      	ands	r3, r2
 800355c:	d1f9      	bne.n	8003552 <init_clock+0x36>
	//3. Change the desired parameter
	RCC->CFGR = ( RCC->CFGR & (~RCC_CFGR_PLLMUL) ) | RCC_CFGR_PLLMUL10;
 800355e:	4b16      	ldr	r3, [pc, #88]	; (80035b8 <init_clock+0x9c>)
 8003560:	4a15      	ldr	r2, [pc, #84]	; (80035b8 <init_clock+0x9c>)
 8003562:	6852      	ldr	r2, [r2, #4]
 8003564:	4916      	ldr	r1, [pc, #88]	; (80035c0 <init_clock+0xa4>)
 8003566:	400a      	ands	r2, r1
 8003568:	2180      	movs	r1, #128	; 0x80
 800356a:	0389      	lsls	r1, r1, #14
 800356c:	430a      	orrs	r2, r1
 800356e:	605a      	str	r2, [r3, #4]
	//4. Enable the PLL again by setting PLLON to 1.
	RCC->CR |= RCC_CR_PLLON;
 8003570:	4b11      	ldr	r3, [pc, #68]	; (80035b8 <init_clock+0x9c>)
 8003572:	4a11      	ldr	r2, [pc, #68]	; (80035b8 <init_clock+0x9c>)
 8003574:	6812      	ldr	r2, [r2, #0]
 8003576:	2180      	movs	r1, #128	; 0x80
 8003578:	0449      	lsls	r1, r1, #17
 800357a:	430a      	orrs	r2, r1
 800357c:	601a      	str	r2, [r3, #0]
	//5. Wait until PLLRDY is set.
	while( (RCC->CR & RCC_CR_PLLRDY) != RCC_CR_PLLRDY);
 800357e:	46c0      	nop			; (mov r8, r8)
 8003580:	4b0d      	ldr	r3, [pc, #52]	; (80035b8 <init_clock+0x9c>)
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	2380      	movs	r3, #128	; 0x80
 8003586:	049b      	lsls	r3, r3, #18
 8003588:	401a      	ands	r2, r3
 800358a:	2380      	movs	r3, #128	; 0x80
 800358c:	049b      	lsls	r3, r3, #18
 800358e:	429a      	cmp	r2, r3
 8003590:	d1f6      	bne.n	8003580 <init_clock+0x64>

	//switch on PLL as SYSCLK
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003592:	4b09      	ldr	r3, [pc, #36]	; (80035b8 <init_clock+0x9c>)
 8003594:	4a08      	ldr	r2, [pc, #32]	; (80035b8 <init_clock+0x9c>)
 8003596:	6852      	ldr	r2, [r2, #4]
 8003598:	2102      	movs	r1, #2
 800359a:	430a      	orrs	r2, r1
 800359c:	605a      	str	r2, [r3, #4]
	//wait until PLL isn't SYSCLK
	while( (RCC->CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 800359e:	46c0      	nop			; (mov r8, r8)
 80035a0:	4b05      	ldr	r3, [pc, #20]	; (80035b8 <init_clock+0x9c>)
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	2208      	movs	r2, #8
 80035a6:	4013      	ands	r3, r2
 80035a8:	2b08      	cmp	r3, #8
 80035aa:	d1f9      	bne.n	80035a0 <init_clock+0x84>
	SystemCoreClockUpdate();
 80035ac:	f000 f878 	bl	80036a0 <SystemCoreClockUpdate>
}
 80035b0:	46c0      	nop			; (mov r8, r8)
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	46c0      	nop			; (mov r8, r8)
 80035b8:	40021000 	.word	0x40021000
 80035bc:	feffffff 	.word	0xfeffffff
 80035c0:	ffc3ffff 	.word	0xffc3ffff

080035c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80035c4:	480d      	ldr	r0, [pc, #52]	; (80035fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80035c6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80035c8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80035ca:	e003      	b.n	80035d4 <LoopCopyDataInit>

080035cc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80035cc:	4b0c      	ldr	r3, [pc, #48]	; (8003600 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80035ce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80035d0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80035d2:	3104      	adds	r1, #4

080035d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80035d4:	480b      	ldr	r0, [pc, #44]	; (8003604 <LoopForever+0xa>)
  ldr r3, =_edata
 80035d6:	4b0c      	ldr	r3, [pc, #48]	; (8003608 <LoopForever+0xe>)
  adds r2, r0, r1
 80035d8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80035da:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80035dc:	d3f6      	bcc.n	80035cc <CopyDataInit>
  ldr r2, =_sbss
 80035de:	4a0b      	ldr	r2, [pc, #44]	; (800360c <LoopForever+0x12>)
  b LoopFillZerobss
 80035e0:	e002      	b.n	80035e8 <LoopFillZerobss>

080035e2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80035e2:	2300      	movs	r3, #0
  str  r3, [r2]
 80035e4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035e6:	3204      	adds	r2, #4

080035e8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80035e8:	4b09      	ldr	r3, [pc, #36]	; (8003610 <LoopForever+0x16>)
  cmp r2, r3
 80035ea:	429a      	cmp	r2, r3
  bcc FillZerobss
 80035ec:	d3f9      	bcc.n	80035e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80035ee:	f000 f813 	bl	8003618 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80035f2:	f000 f8c1 	bl	8003778 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80035f6:	f7ff ff09 	bl	800340c <main>

080035fa <LoopForever>:

LoopForever:
    b LoopForever
 80035fa:	e7fe      	b.n	80035fa <LoopForever>
  ldr   r0, =_estack
 80035fc:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 8003600:	08003bb0 	.word	0x08003bb0
  ldr r0, =_sdata
 8003604:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003608:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 800360c:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8003610:	20001560 	.word	0x20001560

08003614 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003614:	e7fe      	b.n	8003614 <ADC1_COMP_IRQHandler>
	...

08003618 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800361c:	4b1a      	ldr	r3, [pc, #104]	; (8003688 <SystemInit+0x70>)
 800361e:	4a1a      	ldr	r2, [pc, #104]	; (8003688 <SystemInit+0x70>)
 8003620:	6812      	ldr	r2, [r2, #0]
 8003622:	2101      	movs	r1, #1
 8003624:	430a      	orrs	r2, r1
 8003626:	601a      	str	r2, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8003628:	4b17      	ldr	r3, [pc, #92]	; (8003688 <SystemInit+0x70>)
 800362a:	4a17      	ldr	r2, [pc, #92]	; (8003688 <SystemInit+0x70>)
 800362c:	6852      	ldr	r2, [r2, #4]
 800362e:	4917      	ldr	r1, [pc, #92]	; (800368c <SystemInit+0x74>)
 8003630:	400a      	ands	r2, r1
 8003632:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8003634:	4b14      	ldr	r3, [pc, #80]	; (8003688 <SystemInit+0x70>)
 8003636:	4a14      	ldr	r2, [pc, #80]	; (8003688 <SystemInit+0x70>)
 8003638:	6812      	ldr	r2, [r2, #0]
 800363a:	4915      	ldr	r1, [pc, #84]	; (8003690 <SystemInit+0x78>)
 800363c:	400a      	ands	r2, r1
 800363e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003640:	4b11      	ldr	r3, [pc, #68]	; (8003688 <SystemInit+0x70>)
 8003642:	4a11      	ldr	r2, [pc, #68]	; (8003688 <SystemInit+0x70>)
 8003644:	6812      	ldr	r2, [r2, #0]
 8003646:	4913      	ldr	r1, [pc, #76]	; (8003694 <SystemInit+0x7c>)
 8003648:	400a      	ands	r2, r1
 800364a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800364c:	4b0e      	ldr	r3, [pc, #56]	; (8003688 <SystemInit+0x70>)
 800364e:	4a0e      	ldr	r2, [pc, #56]	; (8003688 <SystemInit+0x70>)
 8003650:	6852      	ldr	r2, [r2, #4]
 8003652:	4911      	ldr	r1, [pc, #68]	; (8003698 <SystemInit+0x80>)
 8003654:	400a      	ands	r2, r1
 8003656:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8003658:	4b0b      	ldr	r3, [pc, #44]	; (8003688 <SystemInit+0x70>)
 800365a:	4a0b      	ldr	r2, [pc, #44]	; (8003688 <SystemInit+0x70>)
 800365c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800365e:	210f      	movs	r1, #15
 8003660:	438a      	bics	r2, r1
 8003662:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 8003664:	4b08      	ldr	r3, [pc, #32]	; (8003688 <SystemInit+0x70>)
 8003666:	4a08      	ldr	r2, [pc, #32]	; (8003688 <SystemInit+0x70>)
 8003668:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800366a:	490c      	ldr	r1, [pc, #48]	; (800369c <SystemInit+0x84>)
 800366c:	400a      	ands	r2, r1
 800366e:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8003670:	4b05      	ldr	r3, [pc, #20]	; (8003688 <SystemInit+0x70>)
 8003672:	4a05      	ldr	r2, [pc, #20]	; (8003688 <SystemInit+0x70>)
 8003674:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003676:	2101      	movs	r1, #1
 8003678:	438a      	bics	r2, r1
 800367a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800367c:	4b02      	ldr	r3, [pc, #8]	; (8003688 <SystemInit+0x70>)
 800367e:	2200      	movs	r2, #0
 8003680:	609a      	str	r2, [r3, #8]

}
 8003682:	46c0      	nop			; (mov r8, r8)
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	40021000 	.word	0x40021000
 800368c:	f8ffb80c 	.word	0xf8ffb80c
 8003690:	fef6ffff 	.word	0xfef6ffff
 8003694:	fffbffff 	.word	0xfffbffff
 8003698:	ffc0ffff 	.word	0xffc0ffff
 800369c:	fffffeac 	.word	0xfffffeac

080036a0 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 80036a6:	2300      	movs	r3, #0
 80036a8:	60fb      	str	r3, [r7, #12]
 80036aa:	2300      	movs	r3, #0
 80036ac:	60bb      	str	r3, [r7, #8]
 80036ae:	2300      	movs	r3, #0
 80036b0:	607b      	str	r3, [r7, #4]
 80036b2:	2300      	movs	r3, #0
 80036b4:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80036b6:	4b2b      	ldr	r3, [pc, #172]	; (8003764 <SystemCoreClockUpdate+0xc4>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	220c      	movs	r2, #12
 80036bc:	4013      	ands	r3, r2
 80036be:	60fb      	str	r3, [r7, #12]

  switch (tmp)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b04      	cmp	r3, #4
 80036c4:	d007      	beq.n	80036d6 <SystemCoreClockUpdate+0x36>
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d009      	beq.n	80036de <SystemCoreClockUpdate+0x3e>
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d133      	bne.n	8003736 <SystemCoreClockUpdate+0x96>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80036ce:	4b26      	ldr	r3, [pc, #152]	; (8003768 <SystemCoreClockUpdate+0xc8>)
 80036d0:	4a26      	ldr	r2, [pc, #152]	; (800376c <SystemCoreClockUpdate+0xcc>)
 80036d2:	601a      	str	r2, [r3, #0]
      break;
 80036d4:	e033      	b.n	800373e <SystemCoreClockUpdate+0x9e>
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80036d6:	4b24      	ldr	r3, [pc, #144]	; (8003768 <SystemCoreClockUpdate+0xc8>)
 80036d8:	4a24      	ldr	r2, [pc, #144]	; (800376c <SystemCoreClockUpdate+0xcc>)
 80036da:	601a      	str	r2, [r3, #0]
      break;
 80036dc:	e02f      	b.n	800373e <SystemCoreClockUpdate+0x9e>
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 80036de:	4b21      	ldr	r3, [pc, #132]	; (8003764 <SystemCoreClockUpdate+0xc4>)
 80036e0:	685a      	ldr	r2, [r3, #4]
 80036e2:	23f0      	movs	r3, #240	; 0xf0
 80036e4:	039b      	lsls	r3, r3, #14
 80036e6:	4013      	ands	r3, r2
 80036e8:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80036ea:	4b1e      	ldr	r3, [pc, #120]	; (8003764 <SystemCoreClockUpdate+0xc4>)
 80036ec:	685a      	ldr	r2, [r3, #4]
 80036ee:	2380      	movs	r3, #128	; 0x80
 80036f0:	025b      	lsls	r3, r3, #9
 80036f2:	4013      	ands	r3, r2
 80036f4:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	0c9b      	lsrs	r3, r3, #18
 80036fa:	3302      	adds	r3, #2
 80036fc:	60bb      	str	r3, [r7, #8]
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 80036fe:	4b19      	ldr	r3, [pc, #100]	; (8003764 <SystemCoreClockUpdate+0xc4>)
 8003700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003702:	220f      	movs	r2, #15
 8003704:	4013      	ands	r3, r2
 8003706:	3301      	adds	r3, #1
 8003708:	603b      	str	r3, [r7, #0]

      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	2380      	movs	r3, #128	; 0x80
 800370e:	025b      	lsls	r3, r3, #9
 8003710:	429a      	cmp	r2, r3
 8003712:	d10a      	bne.n	800372a <SystemCoreClockUpdate+0x8a>
      {
        /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 8003714:	6839      	ldr	r1, [r7, #0]
 8003716:	4815      	ldr	r0, [pc, #84]	; (800376c <SystemCoreClockUpdate+0xcc>)
 8003718:	f7fc fcf6 	bl	8000108 <__udivsi3>
 800371c:	0003      	movs	r3, r0
 800371e:	001a      	movs	r2, r3
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	435a      	muls	r2, r3
 8003724:	4b10      	ldr	r3, [pc, #64]	; (8003768 <SystemCoreClockUpdate+0xc8>)
 8003726:	601a      	str	r2, [r3, #0]
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
#endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
      }
      break;
 8003728:	e009      	b.n	800373e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	4a10      	ldr	r2, [pc, #64]	; (8003770 <SystemCoreClockUpdate+0xd0>)
 800372e:	435a      	muls	r2, r3
 8003730:	4b0d      	ldr	r3, [pc, #52]	; (8003768 <SystemCoreClockUpdate+0xc8>)
 8003732:	601a      	str	r2, [r3, #0]
      break;
 8003734:	e003      	b.n	800373e <SystemCoreClockUpdate+0x9e>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8003736:	4b0c      	ldr	r3, [pc, #48]	; (8003768 <SystemCoreClockUpdate+0xc8>)
 8003738:	4a0c      	ldr	r2, [pc, #48]	; (800376c <SystemCoreClockUpdate+0xcc>)
 800373a:	601a      	str	r2, [r3, #0]
      break;
 800373c:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800373e:	4b09      	ldr	r3, [pc, #36]	; (8003764 <SystemCoreClockUpdate+0xc4>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	091b      	lsrs	r3, r3, #4
 8003744:	220f      	movs	r2, #15
 8003746:	4013      	ands	r3, r2
 8003748:	4a0a      	ldr	r2, [pc, #40]	; (8003774 <SystemCoreClockUpdate+0xd4>)
 800374a:	5cd3      	ldrb	r3, [r2, r3]
 800374c:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800374e:	4b06      	ldr	r3, [pc, #24]	; (8003768 <SystemCoreClockUpdate+0xc8>)
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	40da      	lsrs	r2, r3
 8003756:	4b04      	ldr	r3, [pc, #16]	; (8003768 <SystemCoreClockUpdate+0xc8>)
 8003758:	601a      	str	r2, [r3, #0]
}
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	46bd      	mov	sp, r7
 800375e:	b004      	add	sp, #16
 8003760:	bd80      	pop	{r7, pc}
 8003762:	46c0      	nop			; (mov r8, r8)
 8003764:	40021000 	.word	0x40021000
 8003768:	20000008 	.word	0x20000008
 800376c:	007a1200 	.word	0x007a1200
 8003770:	003d0900 	.word	0x003d0900
 8003774:	08003b7c 	.word	0x08003b7c

08003778 <__libc_init_array>:
 8003778:	b570      	push	{r4, r5, r6, lr}
 800377a:	2600      	movs	r6, #0
 800377c:	4d0c      	ldr	r5, [pc, #48]	; (80037b0 <__libc_init_array+0x38>)
 800377e:	4c0d      	ldr	r4, [pc, #52]	; (80037b4 <__libc_init_array+0x3c>)
 8003780:	1b64      	subs	r4, r4, r5
 8003782:	10a4      	asrs	r4, r4, #2
 8003784:	42a6      	cmp	r6, r4
 8003786:	d109      	bne.n	800379c <__libc_init_array+0x24>
 8003788:	2600      	movs	r6, #0
 800378a:	f000 f991 	bl	8003ab0 <_init>
 800378e:	4d0a      	ldr	r5, [pc, #40]	; (80037b8 <__libc_init_array+0x40>)
 8003790:	4c0a      	ldr	r4, [pc, #40]	; (80037bc <__libc_init_array+0x44>)
 8003792:	1b64      	subs	r4, r4, r5
 8003794:	10a4      	asrs	r4, r4, #2
 8003796:	42a6      	cmp	r6, r4
 8003798:	d105      	bne.n	80037a6 <__libc_init_array+0x2e>
 800379a:	bd70      	pop	{r4, r5, r6, pc}
 800379c:	00b3      	lsls	r3, r6, #2
 800379e:	58eb      	ldr	r3, [r5, r3]
 80037a0:	4798      	blx	r3
 80037a2:	3601      	adds	r6, #1
 80037a4:	e7ee      	b.n	8003784 <__libc_init_array+0xc>
 80037a6:	00b3      	lsls	r3, r6, #2
 80037a8:	58eb      	ldr	r3, [r5, r3]
 80037aa:	4798      	blx	r3
 80037ac:	3601      	adds	r6, #1
 80037ae:	e7f2      	b.n	8003796 <__libc_init_array+0x1e>
 80037b0:	08003ba8 	.word	0x08003ba8
 80037b4:	08003ba8 	.word	0x08003ba8
 80037b8:	08003ba8 	.word	0x08003ba8
 80037bc:	08003bac 	.word	0x08003bac

080037c0 <fmod>:
 80037c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037c2:	b08f      	sub	sp, #60	; 0x3c
 80037c4:	001d      	movs	r5, r3
 80037c6:	0006      	movs	r6, r0
 80037c8:	000f      	movs	r7, r1
 80037ca:	0014      	movs	r4, r2
 80037cc:	f000 f85a 	bl	8003884 <__ieee754_fmod>
 80037d0:	4b2a      	ldr	r3, [pc, #168]	; (800387c <fmod+0xbc>)
 80037d2:	9000      	str	r0, [sp, #0]
 80037d4:	9101      	str	r1, [sp, #4]
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	b25b      	sxtb	r3, r3
 80037da:	9302      	str	r3, [sp, #8]
 80037dc:	3301      	adds	r3, #1
 80037de:	d039      	beq.n	8003854 <fmod+0x94>
 80037e0:	0022      	movs	r2, r4
 80037e2:	002b      	movs	r3, r5
 80037e4:	0020      	movs	r0, r4
 80037e6:	0029      	movs	r1, r5
 80037e8:	f7fd ff22 	bl	8001630 <__aeabi_dcmpun>
 80037ec:	2800      	cmp	r0, #0
 80037ee:	d131      	bne.n	8003854 <fmod+0x94>
 80037f0:	0032      	movs	r2, r6
 80037f2:	003b      	movs	r3, r7
 80037f4:	0030      	movs	r0, r6
 80037f6:	0039      	movs	r1, r7
 80037f8:	f7fd ff1a 	bl	8001630 <__aeabi_dcmpun>
 80037fc:	9003      	str	r0, [sp, #12]
 80037fe:	2800      	cmp	r0, #0
 8003800:	d128      	bne.n	8003854 <fmod+0x94>
 8003802:	2200      	movs	r2, #0
 8003804:	2300      	movs	r3, #0
 8003806:	0020      	movs	r0, r4
 8003808:	0029      	movs	r1, r5
 800380a:	f7fc fd19 	bl	8000240 <__aeabi_dcmpeq>
 800380e:	2800      	cmp	r0, #0
 8003810:	d020      	beq.n	8003854 <fmod+0x94>
 8003812:	2301      	movs	r3, #1
 8003814:	9304      	str	r3, [sp, #16]
 8003816:	4b1a      	ldr	r3, [pc, #104]	; (8003880 <fmod+0xc0>)
 8003818:	9606      	str	r6, [sp, #24]
 800381a:	9707      	str	r7, [sp, #28]
 800381c:	9305      	str	r3, [sp, #20]
 800381e:	9b03      	ldr	r3, [sp, #12]
 8003820:	9408      	str	r4, [sp, #32]
 8003822:	9509      	str	r5, [sp, #36]	; 0x24
 8003824:	930c      	str	r3, [sp, #48]	; 0x30
 8003826:	9b02      	ldr	r3, [sp, #8]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d117      	bne.n	800385c <fmod+0x9c>
 800382c:	960a      	str	r6, [sp, #40]	; 0x28
 800382e:	970b      	str	r7, [sp, #44]	; 0x2c
 8003830:	a804      	add	r0, sp, #16
 8003832:	f000 f935 	bl	8003aa0 <matherr>
 8003836:	2800      	cmp	r0, #0
 8003838:	d01b      	beq.n	8003872 <fmod+0xb2>
 800383a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800383c:	9302      	str	r3, [sp, #8]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d004      	beq.n	800384c <fmod+0x8c>
 8003842:	f000 f92f 	bl	8003aa4 <__errno>
 8003846:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003848:	9302      	str	r3, [sp, #8]
 800384a:	6003      	str	r3, [r0, #0]
 800384c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800384e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	9401      	str	r4, [sp, #4]
 8003854:	9800      	ldr	r0, [sp, #0]
 8003856:	9901      	ldr	r1, [sp, #4]
 8003858:	b00f      	add	sp, #60	; 0x3c
 800385a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800385c:	2300      	movs	r3, #0
 800385e:	2200      	movs	r2, #0
 8003860:	0019      	movs	r1, r3
 8003862:	0010      	movs	r0, r2
 8003864:	f7fc fd1a 	bl	800029c <__aeabi_ddiv>
 8003868:	9b02      	ldr	r3, [sp, #8]
 800386a:	900a      	str	r0, [sp, #40]	; 0x28
 800386c:	910b      	str	r1, [sp, #44]	; 0x2c
 800386e:	2b02      	cmp	r3, #2
 8003870:	d1de      	bne.n	8003830 <fmod+0x70>
 8003872:	f000 f917 	bl	8003aa4 <__errno>
 8003876:	2321      	movs	r3, #33	; 0x21
 8003878:	6003      	str	r3, [r0, #0]
 800387a:	e7de      	b.n	800383a <fmod+0x7a>
 800387c:	2000000c 	.word	0x2000000c
 8003880:	08003b8c 	.word	0x08003b8c

08003884 <__ieee754_fmod>:
 8003884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003886:	b087      	sub	sp, #28
 8003888:	9303      	str	r3, [sp, #12]
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	085b      	lsrs	r3, r3, #1
 800388e:	001d      	movs	r5, r3
 8003890:	9002      	str	r0, [sp, #8]
 8003892:	9105      	str	r1, [sp, #20]
 8003894:	0004      	movs	r4, r0
 8003896:	0016      	movs	r6, r2
 8003898:	9201      	str	r2, [sp, #4]
 800389a:	4315      	orrs	r5, r2
 800389c:	d00e      	beq.n	80038bc <__ieee754_fmod+0x38>
 800389e:	4f76      	ldr	r7, [pc, #472]	; (8003a78 <__ieee754_fmod+0x1f4>)
 80038a0:	004d      	lsls	r5, r1, #1
 80038a2:	086d      	lsrs	r5, r5, #1
 80038a4:	42bd      	cmp	r5, r7
 80038a6:	dc09      	bgt.n	80038bc <__ieee754_fmod+0x38>
 80038a8:	4257      	negs	r7, r2
 80038aa:	4317      	orrs	r7, r2
 80038ac:	0fff      	lsrs	r7, r7, #31
 80038ae:	431f      	orrs	r7, r3
 80038b0:	9704      	str	r7, [sp, #16]
 80038b2:	4f72      	ldr	r7, [pc, #456]	; (8003a7c <__ieee754_fmod+0x1f8>)
 80038b4:	46bc      	mov	ip, r7
 80038b6:	9f04      	ldr	r7, [sp, #16]
 80038b8:	4567      	cmp	r7, ip
 80038ba:	d909      	bls.n	80038d0 <__ieee754_fmod+0x4c>
 80038bc:	9d03      	ldr	r5, [sp, #12]
 80038be:	002b      	movs	r3, r5
 80038c0:	f7fd f920 	bl	8000b04 <__aeabi_dmul>
 80038c4:	0002      	movs	r2, r0
 80038c6:	000b      	movs	r3, r1
 80038c8:	f7fc fce8 	bl	800029c <__aeabi_ddiv>
 80038cc:	b007      	add	sp, #28
 80038ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038d0:	0fcf      	lsrs	r7, r1, #31
 80038d2:	07ff      	lsls	r7, r7, #31
 80038d4:	46bc      	mov	ip, r7
 80038d6:	429d      	cmp	r5, r3
 80038d8:	dc0c      	bgt.n	80038f4 <__ieee754_fmod+0x70>
 80038da:	dbf7      	blt.n	80038cc <__ieee754_fmod+0x48>
 80038dc:	4290      	cmp	r0, r2
 80038de:	d3f5      	bcc.n	80038cc <__ieee754_fmod+0x48>
 80038e0:	9902      	ldr	r1, [sp, #8]
 80038e2:	4291      	cmp	r1, r2
 80038e4:	d106      	bne.n	80038f4 <__ieee754_fmod+0x70>
 80038e6:	4663      	mov	r3, ip
 80038e8:	4d65      	ldr	r5, [pc, #404]	; (8003a80 <__ieee754_fmod+0x1fc>)
 80038ea:	0fdb      	lsrs	r3, r3, #31
 80038ec:	00db      	lsls	r3, r3, #3
 80038ee:	18ed      	adds	r5, r5, r3
 80038f0:	cd03      	ldmia	r5!, {r0, r1}
 80038f2:	e7eb      	b.n	80038cc <__ieee754_fmod+0x48>
 80038f4:	4963      	ldr	r1, [pc, #396]	; (8003a84 <__ieee754_fmod+0x200>)
 80038f6:	428d      	cmp	r5, r1
 80038f8:	dc49      	bgt.n	800398e <__ieee754_fmod+0x10a>
 80038fa:	2d00      	cmp	r5, #0
 80038fc:	d140      	bne.n	8003980 <__ieee754_fmod+0xfc>
 80038fe:	9902      	ldr	r1, [sp, #8]
 8003900:	4861      	ldr	r0, [pc, #388]	; (8003a88 <__ieee754_fmod+0x204>)
 8003902:	2900      	cmp	r1, #0
 8003904:	dc39      	bgt.n	800397a <__ieee754_fmod+0xf6>
 8003906:	495f      	ldr	r1, [pc, #380]	; (8003a84 <__ieee754_fmod+0x200>)
 8003908:	428b      	cmp	r3, r1
 800390a:	dc4e      	bgt.n	80039aa <__ieee754_fmod+0x126>
 800390c:	2b00      	cmp	r3, #0
 800390e:	d145      	bne.n	800399c <__ieee754_fmod+0x118>
 8003910:	495d      	ldr	r1, [pc, #372]	; (8003a88 <__ieee754_fmod+0x204>)
 8003912:	2e00      	cmp	r6, #0
 8003914:	dc3f      	bgt.n	8003996 <__ieee754_fmod+0x112>
 8003916:	4e5d      	ldr	r6, [pc, #372]	; (8003a8c <__ieee754_fmod+0x208>)
 8003918:	42b0      	cmp	r0, r6
 800391a:	db4a      	blt.n	80039b2 <__ieee754_fmod+0x12e>
 800391c:	2780      	movs	r7, #128	; 0x80
 800391e:	9d05      	ldr	r5, [sp, #20]
 8003920:	037f      	lsls	r7, r7, #13
 8003922:	032d      	lsls	r5, r5, #12
 8003924:	0b2d      	lsrs	r5, r5, #12
 8003926:	433d      	orrs	r5, r7
 8003928:	4e58      	ldr	r6, [pc, #352]	; (8003a8c <__ieee754_fmod+0x208>)
 800392a:	42b1      	cmp	r1, r6
 800392c:	db54      	blt.n	80039d8 <__ieee754_fmod+0x154>
 800392e:	2280      	movs	r2, #128	; 0x80
 8003930:	9b03      	ldr	r3, [sp, #12]
 8003932:	0352      	lsls	r2, r2, #13
 8003934:	031b      	lsls	r3, r3, #12
 8003936:	0b1b      	lsrs	r3, r3, #12
 8003938:	4313      	orrs	r3, r2
 800393a:	1a40      	subs	r0, r0, r1
 800393c:	1aef      	subs	r7, r5, r3
 800393e:	2800      	cmp	r0, #0
 8003940:	d161      	bne.n	8003a06 <__ieee754_fmod+0x182>
 8003942:	9b01      	ldr	r3, [sp, #4]
 8003944:	429c      	cmp	r4, r3
 8003946:	4192      	sbcs	r2, r2
 8003948:	4252      	negs	r2, r2
 800394a:	1abf      	subs	r7, r7, r2
 800394c:	d401      	bmi.n	8003952 <__ieee754_fmod+0xce>
 800394e:	003d      	movs	r5, r7
 8003950:	1ae4      	subs	r4, r4, r3
 8003952:	002b      	movs	r3, r5
 8003954:	4323      	orrs	r3, r4
 8003956:	d0c6      	beq.n	80038e6 <__ieee754_fmod+0x62>
 8003958:	4b4a      	ldr	r3, [pc, #296]	; (8003a84 <__ieee754_fmod+0x200>)
 800395a:	429d      	cmp	r5, r3
 800395c:	dd68      	ble.n	8003a30 <__ieee754_fmod+0x1ac>
 800395e:	4b4b      	ldr	r3, [pc, #300]	; (8003a8c <__ieee754_fmod+0x208>)
 8003960:	4299      	cmp	r1, r3
 8003962:	db6b      	blt.n	8003a3c <__ieee754_fmod+0x1b8>
 8003964:	4b4a      	ldr	r3, [pc, #296]	; (8003a90 <__ieee754_fmod+0x20c>)
 8003966:	0020      	movs	r0, r4
 8003968:	18ed      	adds	r5, r5, r3
 800396a:	4663      	mov	r3, ip
 800396c:	431d      	orrs	r5, r3
 800396e:	4b49      	ldr	r3, [pc, #292]	; (8003a94 <__ieee754_fmod+0x210>)
 8003970:	18c9      	adds	r1, r1, r3
 8003972:	0509      	lsls	r1, r1, #20
 8003974:	430d      	orrs	r5, r1
 8003976:	0029      	movs	r1, r5
 8003978:	e7a8      	b.n	80038cc <__ieee754_fmod+0x48>
 800397a:	3801      	subs	r0, #1
 800397c:	0049      	lsls	r1, r1, #1
 800397e:	e7c0      	b.n	8003902 <__ieee754_fmod+0x7e>
 8003980:	4842      	ldr	r0, [pc, #264]	; (8003a8c <__ieee754_fmod+0x208>)
 8003982:	02e9      	lsls	r1, r5, #11
 8003984:	3801      	subs	r0, #1
 8003986:	0049      	lsls	r1, r1, #1
 8003988:	2900      	cmp	r1, #0
 800398a:	dcfb      	bgt.n	8003984 <__ieee754_fmod+0x100>
 800398c:	e7bb      	b.n	8003906 <__ieee754_fmod+0x82>
 800398e:	4942      	ldr	r1, [pc, #264]	; (8003a98 <__ieee754_fmod+0x214>)
 8003990:	1528      	asrs	r0, r5, #20
 8003992:	1840      	adds	r0, r0, r1
 8003994:	e7b7      	b.n	8003906 <__ieee754_fmod+0x82>
 8003996:	3901      	subs	r1, #1
 8003998:	0076      	lsls	r6, r6, #1
 800399a:	e7ba      	b.n	8003912 <__ieee754_fmod+0x8e>
 800399c:	493b      	ldr	r1, [pc, #236]	; (8003a8c <__ieee754_fmod+0x208>)
 800399e:	02de      	lsls	r6, r3, #11
 80039a0:	3901      	subs	r1, #1
 80039a2:	0076      	lsls	r6, r6, #1
 80039a4:	2e00      	cmp	r6, #0
 80039a6:	dcfb      	bgt.n	80039a0 <__ieee754_fmod+0x11c>
 80039a8:	e7b5      	b.n	8003916 <__ieee754_fmod+0x92>
 80039aa:	4e3b      	ldr	r6, [pc, #236]	; (8003a98 <__ieee754_fmod+0x214>)
 80039ac:	1519      	asrs	r1, r3, #20
 80039ae:	1989      	adds	r1, r1, r6
 80039b0:	e7b1      	b.n	8003916 <__ieee754_fmod+0x92>
 80039b2:	4c36      	ldr	r4, [pc, #216]	; (8003a8c <__ieee754_fmod+0x208>)
 80039b4:	1a27      	subs	r7, r4, r0
 80039b6:	2f1f      	cmp	r7, #31
 80039b8:	dc08      	bgt.n	80039cc <__ieee754_fmod+0x148>
 80039ba:	2420      	movs	r4, #32
 80039bc:	9e02      	ldr	r6, [sp, #8]
 80039be:	1be4      	subs	r4, r4, r7
 80039c0:	40e6      	lsrs	r6, r4
 80039c2:	40bd      	lsls	r5, r7
 80039c4:	9c02      	ldr	r4, [sp, #8]
 80039c6:	4335      	orrs	r5, r6
 80039c8:	40bc      	lsls	r4, r7
 80039ca:	e7ad      	b.n	8003928 <__ieee754_fmod+0xa4>
 80039cc:	4c33      	ldr	r4, [pc, #204]	; (8003a9c <__ieee754_fmod+0x218>)
 80039ce:	9d02      	ldr	r5, [sp, #8]
 80039d0:	1a24      	subs	r4, r4, r0
 80039d2:	40a5      	lsls	r5, r4
 80039d4:	2400      	movs	r4, #0
 80039d6:	e7a7      	b.n	8003928 <__ieee754_fmod+0xa4>
 80039d8:	4e2c      	ldr	r6, [pc, #176]	; (8003a8c <__ieee754_fmod+0x208>)
 80039da:	1a76      	subs	r6, r6, r1
 80039dc:	9601      	str	r6, [sp, #4]
 80039de:	2e1f      	cmp	r6, #31
 80039e0:	dc0b      	bgt.n	80039fa <__ieee754_fmod+0x176>
 80039e2:	2620      	movs	r6, #32
 80039e4:	9f01      	ldr	r7, [sp, #4]
 80039e6:	1bf6      	subs	r6, r6, r7
 80039e8:	0037      	movs	r7, r6
 80039ea:	0016      	movs	r6, r2
 80039ec:	40fe      	lsrs	r6, r7
 80039ee:	9f01      	ldr	r7, [sp, #4]
 80039f0:	40bb      	lsls	r3, r7
 80039f2:	40ba      	lsls	r2, r7
 80039f4:	4333      	orrs	r3, r6
 80039f6:	9201      	str	r2, [sp, #4]
 80039f8:	e79f      	b.n	800393a <__ieee754_fmod+0xb6>
 80039fa:	4b28      	ldr	r3, [pc, #160]	; (8003a9c <__ieee754_fmod+0x218>)
 80039fc:	1a5b      	subs	r3, r3, r1
 80039fe:	409a      	lsls	r2, r3
 8003a00:	0013      	movs	r3, r2
 8003a02:	2200      	movs	r2, #0
 8003a04:	e7f7      	b.n	80039f6 <__ieee754_fmod+0x172>
 8003a06:	9a01      	ldr	r2, [sp, #4]
 8003a08:	4294      	cmp	r4, r2
 8003a0a:	4192      	sbcs	r2, r2
 8003a0c:	4252      	negs	r2, r2
 8003a0e:	1aba      	subs	r2, r7, r2
 8003a10:	d505      	bpl.n	8003a1e <__ieee754_fmod+0x19a>
 8003a12:	006d      	lsls	r5, r5, #1
 8003a14:	0fe2      	lsrs	r2, r4, #31
 8003a16:	1955      	adds	r5, r2, r5
 8003a18:	0064      	lsls	r4, r4, #1
 8003a1a:	3801      	subs	r0, #1
 8003a1c:	e78e      	b.n	800393c <__ieee754_fmod+0xb8>
 8003a1e:	9d01      	ldr	r5, [sp, #4]
 8003a20:	1b64      	subs	r4, r4, r5
 8003a22:	0015      	movs	r5, r2
 8003a24:	4325      	orrs	r5, r4
 8003a26:	d100      	bne.n	8003a2a <__ieee754_fmod+0x1a6>
 8003a28:	e75d      	b.n	80038e6 <__ieee754_fmod+0x62>
 8003a2a:	0052      	lsls	r2, r2, #1
 8003a2c:	0fe5      	lsrs	r5, r4, #31
 8003a2e:	e7f2      	b.n	8003a16 <__ieee754_fmod+0x192>
 8003a30:	0fe3      	lsrs	r3, r4, #31
 8003a32:	006d      	lsls	r5, r5, #1
 8003a34:	18ed      	adds	r5, r5, r3
 8003a36:	0064      	lsls	r4, r4, #1
 8003a38:	3901      	subs	r1, #1
 8003a3a:	e78d      	b.n	8003958 <__ieee754_fmod+0xd4>
 8003a3c:	4b13      	ldr	r3, [pc, #76]	; (8003a8c <__ieee754_fmod+0x208>)
 8003a3e:	1a5e      	subs	r6, r3, r1
 8003a40:	2e14      	cmp	r6, #20
 8003a42:	dc0b      	bgt.n	8003a5c <__ieee754_fmod+0x1d8>
 8003a44:	2320      	movs	r3, #32
 8003a46:	0022      	movs	r2, r4
 8003a48:	002c      	movs	r4, r5
 8003a4a:	1b9b      	subs	r3, r3, r6
 8003a4c:	40f2      	lsrs	r2, r6
 8003a4e:	409c      	lsls	r4, r3
 8003a50:	4135      	asrs	r5, r6
 8003a52:	4314      	orrs	r4, r2
 8003a54:	4661      	mov	r1, ip
 8003a56:	0020      	movs	r0, r4
 8003a58:	4329      	orrs	r1, r5
 8003a5a:	e737      	b.n	80038cc <__ieee754_fmod+0x48>
 8003a5c:	2e1f      	cmp	r6, #31
 8003a5e:	dc06      	bgt.n	8003a6e <__ieee754_fmod+0x1ea>
 8003a60:	2320      	movs	r3, #32
 8003a62:	40f4      	lsrs	r4, r6
 8003a64:	1b9e      	subs	r6, r3, r6
 8003a66:	40b5      	lsls	r5, r6
 8003a68:	432c      	orrs	r4, r5
 8003a6a:	4665      	mov	r5, ip
 8003a6c:	e7f2      	b.n	8003a54 <__ieee754_fmod+0x1d0>
 8003a6e:	002c      	movs	r4, r5
 8003a70:	4b0a      	ldr	r3, [pc, #40]	; (8003a9c <__ieee754_fmod+0x218>)
 8003a72:	1a59      	subs	r1, r3, r1
 8003a74:	410c      	asrs	r4, r1
 8003a76:	e7f8      	b.n	8003a6a <__ieee754_fmod+0x1e6>
 8003a78:	7fefffff 	.word	0x7fefffff
 8003a7c:	7ff00000 	.word	0x7ff00000
 8003a80:	08003b98 	.word	0x08003b98
 8003a84:	000fffff 	.word	0x000fffff
 8003a88:	fffffbed 	.word	0xfffffbed
 8003a8c:	fffffc02 	.word	0xfffffc02
 8003a90:	fff00000 	.word	0xfff00000
 8003a94:	000003ff 	.word	0x000003ff
 8003a98:	fffffc01 	.word	0xfffffc01
 8003a9c:	fffffbe2 	.word	0xfffffbe2

08003aa0 <matherr>:
 8003aa0:	2000      	movs	r0, #0
 8003aa2:	4770      	bx	lr

08003aa4 <__errno>:
 8003aa4:	4b01      	ldr	r3, [pc, #4]	; (8003aac <__errno+0x8>)
 8003aa6:	6818      	ldr	r0, [r3, #0]
 8003aa8:	4770      	bx	lr
 8003aaa:	46c0      	nop			; (mov r8, r8)
 8003aac:	20000010 	.word	0x20000010

08003ab0 <_init>:
 8003ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ab2:	46c0      	nop			; (mov r8, r8)
 8003ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ab6:	bc08      	pop	{r3}
 8003ab8:	469e      	mov	lr, r3
 8003aba:	4770      	bx	lr

08003abc <_fini>:
 8003abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003abe:	46c0      	nop			; (mov r8, r8)
 8003ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ac2:	bc08      	pop	{r3}
 8003ac4:	469e      	mov	lr, r3
 8003ac6:	4770      	bx	lr
