/*
 * Copyright (c) 2020 Teslabs Engineering S.L.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_TIMERS_STM32_TIMERS_
#define ZEPHYR_INCLUDE_DT_BINDINGS_TIMERS_STM32_TIMERS_

/*
 * Trigger selection options (bits [21], [20], 6, 5, 4 of SMCR register).
 *
 * NOTE: Some options may not be available in certain series.
 */
#define DT_STM32_TIMERS_TS_ITR0		0x00000000
#define DT_STM32_TIMERS_TS_ITR1		0x00000010
#define DT_STM32_TIMERS_TS_ITR2		0x00000020
#define DT_STM32_TIMERS_TS_ITR3		0x00000030
#define DT_STM32_TIMERS_TS_TI1F_ED	0x00000040
#define DT_STM32_TIMERS_TS_TI1FP1	0x00000050
#define DT_STM32_TIMERS_TS_TI2FP2	0x00000060
#define DT_STM32_TIMERS_TS_ETRF		0x00000070
#define DT_STM32_TIMERS_TS_ITR4		0x00100000
#define DT_STM32_TIMERS_TS_ITR5		0x00100010
#define DT_STM32_TIMERS_TS_ITR6		0x00100020
#define DT_STM32_TIMERS_TS_ITR7		0x00100030
#define DT_STM32_TIMERS_TS_ITR8		0x00100040
#define DT_STM32_TIMERS_TS_ITR9		0x00100050
#define DT_STM32_TIMERS_TS_ITR10	0x00100060

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_TIMERS_STM32_TIMERS_ */
