INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Hercu-NES/Code/BenLogicAnalyzer/LogicAnalyzer/LogicAnalyzer.srcs/sources_1/imports/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTransmit
INFO: [VRFC 10-311] analyzing module UartReceive
INFO: [VRFC 10-311] analyzing module MatrixReceiver
WARNING: [VRFC 10-756] identifier NUMBER_OF_BITS is used before its declaration [C:/Hercu-NES/Code/BenLogicAnalyzer/LogicAnalyzer/LogicAnalyzer.srcs/sources_1/imports/new/UART.sv:174]
WARNING: [VRFC 10-756] identifier NUMBER_OF_BITS is used before its declaration [C:/Hercu-NES/Code/BenLogicAnalyzer/LogicAnalyzer/LogicAnalyzer.srcs/sources_1/imports/new/UART.sv:179]
WARNING: [VRFC 10-756] identifier NUMBER_OF_BITS is used before its declaration [C:/Hercu-NES/Code/BenLogicAnalyzer/LogicAnalyzer/LogicAnalyzer.srcs/sources_1/imports/new/UART.sv:184]
INFO: [VRFC 10-311] analyzing module Char2Hex
INFO: [VRFC 10-311] analyzing module MatrixReceiverBuffered
WARNING: [VRFC 10-756] identifier NUMBER_OF_BITS is used before its declaration [C:/Hercu-NES/Code/BenLogicAnalyzer/LogicAnalyzer/LogicAnalyzer.srcs/sources_1/imports/new/UART.sv:364]
WARNING: [VRFC 10-756] identifier NUMBER_OF_BITS is used before its declaration [C:/Hercu-NES/Code/BenLogicAnalyzer/LogicAnalyzer/LogicAnalyzer.srcs/sources_1/imports/new/UART.sv:369]
WARNING: [VRFC 10-756] identifier NUMBER_OF_BITS is used before its declaration [C:/Hercu-NES/Code/BenLogicAnalyzer/LogicAnalyzer/LogicAnalyzer.srcs/sources_1/imports/new/UART.sv:374]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Hercu-NES/Code/BenLogicAnalyzer/LogicAnalyzer/LogicAnalyzer.srcs/sources_1/new/LogicAnalyzer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogicAnalyzer
WARNING: [VRFC 10-756] identifier ramRead is used before its declaration [C:/Hercu-NES/Code/BenLogicAnalyzer/LogicAnalyzer/LogicAnalyzer.srcs/sources_1/new/LogicAnalyzer.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Hercu-NES/Code/BenLogicAnalyzer/LogicAnalyzer/LogicAnalyzer.srcs/sim_1/new/logicsim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logicsim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Hercu-NES/Code/BenLogicAnalyzer/LogicAnalyzer/LogicAnalyzer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
