

================================================================
== Vitis HLS Report for 'test_scalaire_Pipeline_VITIS_LOOP_31_1'
================================================================
* Date:           Wed Feb  2 17:59:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ip_scalaire
* Solution:       ip_scalaire (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.000 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |       17|       17|         3|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     27|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|     43|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     43|     72|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_97_p2          |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_91_p2         |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  27|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    5|         10|
    |bus_res_blk_n_W          |   9|          2|    1|          2|
    |j_fu_48                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_23_reg_152                  |  32|   0|   32|          0|
    |icmp_ln31_reg_138                 |   1|   0|    1|          0|
    |j_fu_48                           |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  43|   0|   43|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_VITIS_LOOP_31_1|  return value|
|m_axi_bus_res_AWVALID   |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWREADY   |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWADDR    |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWID      |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWLEN     |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWSIZE    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWBURST   |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWLOCK    |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWCACHE   |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWPROT    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWQOS     |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWREGION  |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_AWUSER    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WVALID    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WREADY    |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WDATA     |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WSTRB     |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WLAST     |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WID       |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_WUSER     |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARVALID   |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARREADY   |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARADDR    |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARID      |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARLEN     |  out|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARSIZE    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARBURST   |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARLOCK    |  out|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARCACHE   |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARPROT    |  out|    3|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARQOS     |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARREGION  |  out|    4|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_ARUSER    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RVALID    |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RREADY    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RDATA     |   in|   32|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RLAST     |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RID       |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RUSER     |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_RRESP     |   in|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BVALID    |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BREADY    |  out|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BRESP     |   in|    2|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BID       |   in|    1|       m_axi|                                 bus_res|       pointer|
|m_axi_bus_res_BUSER     |   in|    1|       m_axi|                                 bus_res|       pointer|
|sext_ln31               |   in|   30|     ap_none|                               sext_ln31|        scalar|
|tmp1_address0           |  out|    4|   ap_memory|                                    tmp1|         array|
|tmp1_ce0                |  out|    1|   ap_memory|                                    tmp1|         array|
|tmp1_q0                 |   in|   32|   ap_memory|                                    tmp1|         array|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln31_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln31"   --->   Operation 7 'read' 'sext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln31_cast = sext i30 %sext_ln31_read"   --->   Operation 8 'sext' 'sext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_res, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [ip_scalaire/ip_scal.cpp:33]   --->   Operation 12 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln31 = icmp_eq  i5 %j_1, i5 16" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 13 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln31 = add i5 %j_1, i5 1" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 14 'add' 'add_ln31' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split, void %.exitStub" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 15 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i5 %j_1" [ip_scalaire/ip_scal.cpp:33]   --->   Operation 16 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %trunc_ln33" [ip_scalaire/ip_scal.cpp:33]   --->   Operation 17 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i32 0, i32 %zext_ln33" [ip_scalaire/ip_scal.cpp:33]   --->   Operation 18 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%empty_23 = load i4 %tmp1_addr" [ip_scalaire/ip_scal.cpp:33]   --->   Operation 19 'load' 'empty_23' <Predicate = (!icmp_ln31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln31 = store i5 %add_ln31, i5 %j" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 20 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bus_res_addr = getelementptr i32 %bus_res, i32 %sext_ln31_cast" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 21 'getelementptr' 'bus_res_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%empty_23 = load i4 %tmp1_addr" [ip_scalaire/ip_scal.cpp:33]   --->   Operation 24 'load' 'empty_23' <Predicate = (!icmp_ln31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [ip_scalaire/ip_scal.cpp:31]   --->   Operation 25 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %empty_23" [ip_scalaire/ip_scal.cpp:33]   --->   Operation 26 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (4.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %bus_res_addr, i32 %bitcast_ln33, i4 15" [ip_scalaire/ip_scal.cpp:33]   --->   Operation 27 'write' 'write_ln33' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bus_res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 0100]
sext_ln31_read    (read             ) [ 0000]
sext_ln31_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
j_1               (load             ) [ 0000]
icmp_ln31         (icmp             ) [ 0110]
add_ln31          (add              ) [ 0000]
br_ln31           (br               ) [ 0000]
trunc_ln33        (trunc            ) [ 0000]
zext_ln33         (zext             ) [ 0000]
tmp1_addr         (getelementptr    ) [ 0110]
store_ln31        (store            ) [ 0000]
bus_res_addr      (getelementptr    ) [ 0101]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty             (speclooptripcount) [ 0000]
empty_23          (load             ) [ 0101]
specloopname_ln31 (specloopname     ) [ 0000]
bitcast_ln33      (bitcast          ) [ 0000]
write_ln33        (write            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bus_res">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_res"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln31_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="30" slack="0"/>
<pin id="54" dir="0" index="1" bw="30" slack="0"/>
<pin id="55" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln33_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="1"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="0" index="3" bw="1" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp1_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="sext_ln31_cast_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="30" slack="0"/>
<pin id="81" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_cast/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="5" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_1_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln31_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="5" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln31_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="trunc_ln33_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln33_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln31_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="5" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="bus_res_addr_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_res_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="bitcast_ln33_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="j_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="133" class="1005" name="sext_ln31_cast_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_cast "/>
</bind>
</comp>

<comp id="138" class="1005" name="icmp_ln31_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp1_addr_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_addr "/>
</bind>
</comp>

<comp id="147" class="1005" name="bus_res_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_res_addr "/>
</bind>
</comp>

<comp id="152" class="1005" name="empty_23_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="46" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="52" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="88" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="116"><net_src comp="97" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="122" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="129"><net_src comp="48" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="136"><net_src comp="79" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="141"><net_src comp="91" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="66" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="150"><net_src comp="117" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="155"><net_src comp="73" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bus_res | {3 }
 - Input state : 
	Port: test_scalaire_Pipeline_VITIS_LOOP_31_1 : bus_res | {}
	Port: test_scalaire_Pipeline_VITIS_LOOP_31_1 : sext_ln31 | {1 }
	Port: test_scalaire_Pipeline_VITIS_LOOP_31_1 : tmp1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln31 : 2
		add_ln31 : 2
		br_ln31 : 3
		trunc_ln33 : 2
		zext_ln33 : 3
		tmp1_addr : 4
		empty_23 : 5
		store_ln31 : 3
	State 2
	State 3
		write_ln33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln31_fu_97      |    0    |    13   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln31_fu_91      |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln31_read_read_fu_52 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln33_write_fu_58  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln31_cast_fu_79   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln33_fu_103     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln33_fu_107     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    22   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| bus_res_addr_reg_147 |   32   |
|   empty_23_reg_152   |   32   |
|   icmp_ln31_reg_138  |    1   |
|       j_reg_126      |    5   |
|sext_ln31_cast_reg_133|   32   |
|   tmp1_addr_reg_142  |    4   |
+----------------------+--------+
|         Total        |   106  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   106  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   106  |   31   |
+-----------+--------+--------+--------+
