<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='No_svn_archive_link_available.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: spi_master_controller
    <br/>
    Created: Mar 12, 2015
    <br/>
    Updated: Mar 16, 2015
    <br/>
    SVN:
    <b>
     No files checked in
    </b>
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This is a simple SPI Master Core with a FIFO buffer. It was created following this timing diagram
     <img src="usercontent,img,1426525700" alt="SPI Timing diagram"/>
    </p>
   </div>
   <div id="d_Download">
    <h2>
     
     
     Download
    </h2>
    <p id="p_Download">
     Until I figure out how to upload the file to the OpenCores SVN Server, the files will be available to download on my github repository here
     
      https://github.com/DiegoRosales/VHDL_Modules/tree/master/SPI
     
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 03 June 2015 by freerangefactory.org</p>
