0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem1/A5_problem1.srcs/sim_1/new/bitPattern_FSM_tb.vhd,1582578555,vhdl,,,,bitpattern_fsm_tb,,,,,,,,
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem1/A5_problem1.srcs/sources_1/new/bitPattern_FSM.vhd,1582580060,vhdl,C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem1/A5_problem1.srcs/sim_1/new/bitPattern_FSM_tb.vhd,,,bitpattern_fsm,,,,,,,,
