$comment
	File created using the following command:
		vcd file DECODE_24.msim.vcd -direction
$end
$date
	Mon Oct 03 19:05:00 2016
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module DECODE_24_vlg_vec_tst $end
$var reg 2 ! data_in [1:0] $end
$var wire 1 " data_out [3] $end
$var wire 1 # data_out [2] $end
$var wire 1 $ data_out [1] $end
$var wire 1 % data_out [0] $end
$var wire 1 & sampler $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - data_out[0]~output_o $end
$var wire 1 . data_out[1]~output_o $end
$var wire 1 / data_out[2]~output_o $end
$var wire 1 0 data_out[3]~output_o $end
$var wire 1 1 data_in[0]~input_o $end
$var wire 1 2 data_in[1]~input_o $end
$var wire 1 3 Decoder0~0_combout $end
$var wire 1 4 Decoder0~1_combout $end
$var wire 1 5 Decoder0~2_combout $end
$var wire 1 6 Decoder0~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
x%
x$
x#
x"
x&
0'
1(
x)
1*
1+
1,
x-
x.
x/
x0
01
02
x3
x4
x5
x6
$end
#1426
04
#1427
03
#1432
06
#1589
05
#4805
0.
0$
#4969
0/
0#
#5146
0-
0%
#5147
10
1"
#30000
b1 !
0&
#30749
11
#32237
16
#32246
15
#35789
1/
1#
#36156
00
0"
#60000
b11 !
b10 !
1&
#60759
12
#60858
01
#62067
05
#62090
13
#62447
03
#62457
14
#65447
0/
0#
#65999
1.
1$
#90000
b11 !
0&
#90749
11
#92235
04
#92242
13
#95614
0.
0$
#96147
1-
1%
#120000
b1 !
b0 !
1&
#120858
01
#120868
02
#122300
06
#122447
03
#126015
10
1"
#126166
0-
0%
#1000000
