
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012ecc  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6001333c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005a8  20000008  60013344  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001e8  200005b0  600138ec  000205b0  2**2
                  ALLOC
  5 .comment      000002db  00000000  00000000  000205b0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000200  00000000  00000000  0002088b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000018d7  00000000  00000000  00020a8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000d8f2  00000000  00000000  00022362  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001729  00000000  00000000  0002fc54  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000358e  00000000  00000000  0003137d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002f9c  00000000  00000000  0003490c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000047f9  00000000  00000000  000378a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000325a  00000000  00000000  0003c0a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000574af  00000000  00000000  0003f2fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000967aa  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000030  00000000  00000000  000967cf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 53b0 	movw	r3, #1456	; 0x5b0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <start_gun>:
ace_channel_handle_t adc_handler;
pwm_instance_t motors;
pwm_instance_t servos;
UART_instance_t g_uart;

void start_gun(){
     4a0:	b580      	push	{r7, lr}
     4a2:	af00      	add	r7, sp, #0
	//EFFECT: Starts gun motors
	MSS_GPIO_set_output(MSS_GPIO_15, 1);
     4a4:	f04f 000f 	mov.w	r0, #15
     4a8:	f04f 0101 	mov.w	r1, #1
     4ac:	f001 fef0 	bl	2290 <MSS_GPIO_set_output>
	firing = 1;
     4b0:	f240 6338 	movw	r3, #1592	; 0x638
     4b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4b8:	f04f 0201 	mov.w	r2, #1
     4bc:	601a      	str	r2, [r3, #0]
	fire_counter = 0;
     4be:	f240 6340 	movw	r3, #1600	; 0x640
     4c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4c6:	f04f 0200 	mov.w	r2, #0
     4ca:	601a      	str	r2, [r3, #0]
	return;
}
     4cc:	bd80      	pop	{r7, pc}
     4ce:	bf00      	nop

000004d0 <stop_gun>:

void stop_gun(){
     4d0:	b580      	push	{r7, lr}
     4d2:	af00      	add	r7, sp, #0
	//EFFECT: Stops gun motors
	MSS_GPIO_set_output(MSS_GPIO_15, 0);
     4d4:	f04f 000f 	mov.w	r0, #15
     4d8:	f04f 0100 	mov.w	r1, #0
     4dc:	f001 fed8 	bl	2290 <MSS_GPIO_set_output>
	firing = 0;
     4e0:	f240 6338 	movw	r3, #1592	; 0x638
     4e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4e8:	f04f 0200 	mov.w	r2, #0
     4ec:	601a      	str	r2, [r3, #0]
	fire_counter = 0;
     4ee:	f240 6340 	movw	r3, #1600	; 0x640
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f6:	f04f 0200 	mov.w	r2, #0
     4fa:	601a      	str	r2, [r3, #0]
	return;
}
     4fc:	bd80      	pop	{r7, pc}
     4fe:	bf00      	nop

00000500 <pull_trigger>:

void pull_trigger() {
     500:	b580      	push	{r7, lr}
     502:	af00      	add	r7, sp, #0
	PWM_set_duty_cycle(&servos, PWM_1, TRIGGER_PULLED);
     504:	f240 6030 	movw	r0, #1584	; 0x630
     508:	f2c2 0000 	movt	r0, #8192	; 0x2000
     50c:	f04f 0101 	mov.w	r1, #1
     510:	f04f 02e1 	mov.w	r2, #225	; 0xe1
     514:	f005 fd88 	bl	6028 <PWM_set_duty_cycle>
	triggering = 1;
     518:	f240 6318 	movw	r3, #1560	; 0x618
     51c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     520:	f04f 0201 	mov.w	r2, #1
     524:	601a      	str	r2, [r3, #0]
}
     526:	bd80      	pop	{r7, pc}

00000528 <release_trigger>:

void release_trigger() {
     528:	b580      	push	{r7, lr}
     52a:	af00      	add	r7, sp, #0
	PWM_set_duty_cycle(&servos, PWM_1, 60);
     52c:	f240 6030 	movw	r0, #1584	; 0x630
     530:	f2c2 0000 	movt	r0, #8192	; 0x2000
     534:	f04f 0101 	mov.w	r1, #1
     538:	f04f 023c 	mov.w	r2, #60	; 0x3c
     53c:	f005 fd74 	bl	6028 <PWM_set_duty_cycle>
	triggering = 0;
     540:	f240 6318 	movw	r3, #1560	; 0x618
     544:	f2c2 0300 	movt	r3, #8192	; 0x2000
     548:	f04f 0200 	mov.w	r2, #0
     54c:	601a      	str	r2, [r3, #0]
}
     54e:	bd80      	pop	{r7, pc}

00000550 <set_trigger>:

void set_trigger(int butt) {
     550:	b580      	push	{r7, lr}
     552:	b082      	sub	sp, #8
     554:	af00      	add	r7, sp, #0
     556:	6078      	str	r0, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_1, butt);
     558:	687b      	ldr	r3, [r7, #4]
     55a:	f240 6030 	movw	r0, #1584	; 0x630
     55e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     562:	f04f 0101 	mov.w	r1, #1
     566:	461a      	mov	r2, r3
     568:	f005 fd5e 	bl	6028 <PWM_set_duty_cycle>
}
     56c:	f107 0708 	add.w	r7, r7, #8
     570:	46bd      	mov	sp, r7
     572:	bd80      	pop	{r7, pc}

00000574 <pwm_init>:

void pwm_init(){
     574:	b580      	push	{r7, lr}
     576:	af00      	add	r7, sp, #0
	//EFFECT: Initializes PWM outputs
	//PWM_init(&s94156_pwm, FPIN_0, PWM_PRESCALE, PWM_SERVO_PERIOD);
	PWM_init(&motors, MOTOR_PWM_ADDRESS, MOTOR_PRESCALE, MOTOR_PERIOD);
     578:	f240 602c 	movw	r0, #1580	; 0x62c
     57c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     580:	f240 0100 	movw	r1, #0
     584:	f2c4 0105 	movt	r1, #16389	; 0x4005
     588:	f24f 52e1 	movw	r2, #62945	; 0xf5e1
     58c:	f2c0 0205 	movt	r2, #5
     590:	f44f 7380 	mov.w	r3, #256	; 0x100
     594:	f005 faec 	bl	5b70 <PWM_init>
	PWM_init(&servos, SERVO_PWM_ADDRESS, SERVO_PRESCALE, SERVO_PERIOD);
     598:	f240 6030 	movw	r0, #1584	; 0x630
     59c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5a0:	f240 1100 	movw	r1, #256	; 0x100
     5a4:	f2c4 0105 	movt	r1, #16389	; 0x4005
     5a8:	f240 32e7 	movw	r2, #999	; 0x3e7
     5ac:	f240 73cf 	movw	r3, #1999	; 0x7cf
     5b0:	f005 fade 	bl	5b70 <PWM_init>
}
     5b4:	bd80      	pop	{r7, pc}
     5b6:	bf00      	nop

000005b8 <wheel_y>:

void wheel_y(int pwm){
     5b8:	b580      	push	{r7, lr}
     5ba:	b082      	sub	sp, #8
     5bc:	af00      	add	r7, sp, #0
     5be:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel1
	if (pwm == 0){
     5c0:	687b      	ldr	r3, [r7, #4]
     5c2:	2b00      	cmp	r3, #0
     5c4:	d118      	bne.n	5f8 <wheel_y+0x40>
		PWM_disable(&motors, PWM_1);
     5c6:	f240 602c 	movw	r0, #1580	; 0x62c
     5ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5ce:	f04f 0101 	mov.w	r1, #1
     5d2:	f005 fc31 	bl	5e38 <PWM_disable>
		PWM_disable(&motors, PWM_2);
     5d6:	f240 602c 	movw	r0, #1580	; 0x62c
     5da:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5de:	f04f 0102 	mov.w	r1, #2
     5e2:	f005 fc29 	bl	5e38 <PWM_disable>
		PWM_disable(&motors, PWM_5);
     5e6:	f240 602c 	movw	r0, #1580	; 0x62c
     5ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5ee:	f04f 0105 	mov.w	r1, #5
     5f2:	f005 fc21 	bl	5e38 <PWM_disable>
     5f6:	e055      	b.n	6a4 <wheel_y+0xec>
	}
	else if (pwm > 0){
     5f8:	687b      	ldr	r3, [r7, #4]
     5fa:	2b00      	cmp	r3, #0
     5fc:	dd22      	ble.n	644 <wheel_y+0x8c>
		PWM_set_duty_cycle(&motors, PWM_1, pwm);
     5fe:	687b      	ldr	r3, [r7, #4]
     600:	f240 602c 	movw	r0, #1580	; 0x62c
     604:	f2c2 0000 	movt	r0, #8192	; 0x2000
     608:	f04f 0101 	mov.w	r1, #1
     60c:	461a      	mov	r2, r3
     60e:	f005 fd0b 	bl	6028 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_1);
     612:	f240 602c 	movw	r0, #1580	; 0x62c
     616:	f2c2 0000 	movt	r0, #8192	; 0x2000
     61a:	f04f 0101 	mov.w	r1, #1
     61e:	f005 fb81 	bl	5d24 <PWM_enable>
		PWM_disable(&motors, PWM_2);
     622:	f240 602c 	movw	r0, #1580	; 0x62c
     626:	f2c2 0000 	movt	r0, #8192	; 0x2000
     62a:	f04f 0102 	mov.w	r1, #2
     62e:	f005 fc03 	bl	5e38 <PWM_disable>
		PWM_disable(&motors, PWM_5);
     632:	f240 602c 	movw	r0, #1580	; 0x62c
     636:	f2c2 0000 	movt	r0, #8192	; 0x2000
     63a:	f04f 0105 	mov.w	r1, #5
     63e:	f005 fbfb 	bl	5e38 <PWM_disable>
     642:	e02f      	b.n	6a4 <wheel_y+0xec>
	}
	else {
		pwm = pwm * -1;
     644:	687b      	ldr	r3, [r7, #4]
     646:	f1c3 0300 	rsb	r3, r3, #0
     64a:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_2, pwm);
     64c:	687b      	ldr	r3, [r7, #4]
     64e:	f240 602c 	movw	r0, #1580	; 0x62c
     652:	f2c2 0000 	movt	r0, #8192	; 0x2000
     656:	f04f 0102 	mov.w	r1, #2
     65a:	461a      	mov	r2, r3
     65c:	f005 fce4 	bl	6028 <PWM_set_duty_cycle>
		PWM_set_duty_cycle(&motors, PWM_5, pwm);
     660:	687b      	ldr	r3, [r7, #4]
     662:	f240 602c 	movw	r0, #1580	; 0x62c
     666:	f2c2 0000 	movt	r0, #8192	; 0x2000
     66a:	f04f 0105 	mov.w	r1, #5
     66e:	461a      	mov	r2, r3
     670:	f005 fcda 	bl	6028 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_2);
     674:	f240 602c 	movw	r0, #1580	; 0x62c
     678:	f2c2 0000 	movt	r0, #8192	; 0x2000
     67c:	f04f 0102 	mov.w	r1, #2
     680:	f005 fb50 	bl	5d24 <PWM_enable>
		PWM_enable(&motors, PWM_5);
     684:	f240 602c 	movw	r0, #1580	; 0x62c
     688:	f2c2 0000 	movt	r0, #8192	; 0x2000
     68c:	f04f 0105 	mov.w	r1, #5
     690:	f005 fb48 	bl	5d24 <PWM_enable>
		PWM_disable(&motors, PWM_1);
     694:	f240 602c 	movw	r0, #1580	; 0x62c
     698:	f2c2 0000 	movt	r0, #8192	; 0x2000
     69c:	f04f 0101 	mov.w	r1, #1
     6a0:	f005 fbca 	bl	5e38 <PWM_disable>
	}
	return;
}
     6a4:	f107 0708 	add.w	r7, r7, #8
     6a8:	46bd      	mov	sp, r7
     6aa:	bd80      	pop	{r7, pc}

000006ac <wheel2>:

void wheel2(int pwm){
     6ac:	b580      	push	{r7, lr}
     6ae:	b082      	sub	sp, #8
     6b0:	af00      	add	r7, sp, #0
     6b2:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel2
	if (pwm == 0){
     6b4:	687b      	ldr	r3, [r7, #4]
     6b6:	2b00      	cmp	r3, #0
     6b8:	d110      	bne.n	6dc <wheel2+0x30>
		PWM_disable(&motors, PWM_3);
     6ba:	f240 602c 	movw	r0, #1580	; 0x62c
     6be:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6c2:	f04f 0103 	mov.w	r1, #3
     6c6:	f005 fbb7 	bl	5e38 <PWM_disable>
		PWM_disable(&motors, PWM_4);
     6ca:	f240 602c 	movw	r0, #1580	; 0x62c
     6ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6d2:	f04f 0104 	mov.w	r1, #4
     6d6:	f005 fbaf 	bl	5e38 <PWM_disable>
     6da:	e03b      	b.n	754 <wheel2+0xa8>
	}
	else if (pwm > 0){
     6dc:	687b      	ldr	r3, [r7, #4]
     6de:	2b00      	cmp	r3, #0
     6e0:	dd1a      	ble.n	718 <wheel2+0x6c>
		PWM_set_duty_cycle(&motors, PWM_3, pwm);
     6e2:	687b      	ldr	r3, [r7, #4]
     6e4:	f240 602c 	movw	r0, #1580	; 0x62c
     6e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6ec:	f04f 0103 	mov.w	r1, #3
     6f0:	461a      	mov	r2, r3
     6f2:	f005 fc99 	bl	6028 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_3);
     6f6:	f240 602c 	movw	r0, #1580	; 0x62c
     6fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6fe:	f04f 0103 	mov.w	r1, #3
     702:	f005 fb0f 	bl	5d24 <PWM_enable>
		PWM_disable(&motors, PWM_4);
     706:	f240 602c 	movw	r0, #1580	; 0x62c
     70a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     70e:	f04f 0104 	mov.w	r1, #4
     712:	f005 fb91 	bl	5e38 <PWM_disable>
     716:	e01d      	b.n	754 <wheel2+0xa8>
	}
	else {
		pwm = pwm * -1;
     718:	687b      	ldr	r3, [r7, #4]
     71a:	f1c3 0300 	rsb	r3, r3, #0
     71e:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_4, pwm);
     720:	687b      	ldr	r3, [r7, #4]
     722:	f240 602c 	movw	r0, #1580	; 0x62c
     726:	f2c2 0000 	movt	r0, #8192	; 0x2000
     72a:	f04f 0104 	mov.w	r1, #4
     72e:	461a      	mov	r2, r3
     730:	f005 fc7a 	bl	6028 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_4);
     734:	f240 602c 	movw	r0, #1580	; 0x62c
     738:	f2c2 0000 	movt	r0, #8192	; 0x2000
     73c:	f04f 0104 	mov.w	r1, #4
     740:	f005 faf0 	bl	5d24 <PWM_enable>
		PWM_disable(&motors, PWM_3);
     744:	f240 602c 	movw	r0, #1580	; 0x62c
     748:	f2c2 0000 	movt	r0, #8192	; 0x2000
     74c:	f04f 0103 	mov.w	r1, #3
     750:	f005 fb72 	bl	5e38 <PWM_disable>
	}
	return;
}
     754:	f107 0708 	add.w	r7, r7, #8
     758:	46bd      	mov	sp, r7
     75a:	bd80      	pop	{r7, pc}

0000075c <wheel4>:
		PWM_disable(&motors, PWM_4);
	}
	return;
}*/

void wheel4(int pwm){
     75c:	b580      	push	{r7, lr}
     75e:	b082      	sub	sp, #8
     760:	af00      	add	r7, sp, #0
     762:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel4
	if (pwm == 0){
     764:	687b      	ldr	r3, [r7, #4]
     766:	2b00      	cmp	r3, #0
     768:	d110      	bne.n	78c <wheel4+0x30>
		PWM_disable(&motors, PWM_6);
     76a:	f240 602c 	movw	r0, #1580	; 0x62c
     76e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     772:	f04f 0106 	mov.w	r1, #6
     776:	f005 fb5f 	bl	5e38 <PWM_disable>
		PWM_disable(&motors, PWM_7);
     77a:	f240 602c 	movw	r0, #1580	; 0x62c
     77e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     782:	f04f 0107 	mov.w	r1, #7
     786:	f005 fb57 	bl	5e38 <PWM_disable>
     78a:	e03b      	b.n	804 <wheel4+0xa8>
	}
	else if (pwm > 0){
     78c:	687b      	ldr	r3, [r7, #4]
     78e:	2b00      	cmp	r3, #0
     790:	dd1a      	ble.n	7c8 <wheel4+0x6c>
		PWM_set_duty_cycle(&motors, PWM_6, pwm);
     792:	687b      	ldr	r3, [r7, #4]
     794:	f240 602c 	movw	r0, #1580	; 0x62c
     798:	f2c2 0000 	movt	r0, #8192	; 0x2000
     79c:	f04f 0106 	mov.w	r1, #6
     7a0:	461a      	mov	r2, r3
     7a2:	f005 fc41 	bl	6028 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_6);
     7a6:	f240 602c 	movw	r0, #1580	; 0x62c
     7aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7ae:	f04f 0106 	mov.w	r1, #6
     7b2:	f005 fab7 	bl	5d24 <PWM_enable>
		PWM_disable(&motors, PWM_7);
     7b6:	f240 602c 	movw	r0, #1580	; 0x62c
     7ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7be:	f04f 0107 	mov.w	r1, #7
     7c2:	f005 fb39 	bl	5e38 <PWM_disable>
     7c6:	e01d      	b.n	804 <wheel4+0xa8>
	}
	else {
		pwm = pwm * -1;
     7c8:	687b      	ldr	r3, [r7, #4]
     7ca:	f1c3 0300 	rsb	r3, r3, #0
     7ce:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_7, pwm);
     7d0:	687b      	ldr	r3, [r7, #4]
     7d2:	f240 602c 	movw	r0, #1580	; 0x62c
     7d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7da:	f04f 0107 	mov.w	r1, #7
     7de:	461a      	mov	r2, r3
     7e0:	f005 fc22 	bl	6028 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_7);
     7e4:	f240 602c 	movw	r0, #1580	; 0x62c
     7e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7ec:	f04f 0107 	mov.w	r1, #7
     7f0:	f005 fa98 	bl	5d24 <PWM_enable>
		PWM_disable(&motors, PWM_6);
     7f4:	f240 602c 	movw	r0, #1580	; 0x62c
     7f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     7fc:	f04f 0106 	mov.w	r1, #6
     800:	f005 fb1a 	bl	5e38 <PWM_disable>
	}
	return;
}
     804:	f107 0708 	add.w	r7, r7, #8
     808:	46bd      	mov	sp, r7
     80a:	bd80      	pop	{r7, pc}

0000080c <set_gun_angle>:

void set_gun_angle(int angle){
     80c:	b580      	push	{r7, lr}
     80e:	b082      	sub	sp, #8
     810:	af00      	add	r7, sp, #0
     812:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          angle is a number between 0 and 204
	//EFFECTS: Sets angle of gun on robot
	angle += 46;
     814:	687b      	ldr	r3, [r7, #4]
     816:	f103 032e 	add.w	r3, r3, #46	; 0x2e
     81a:	607b      	str	r3, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_2, angle);
     81c:	687b      	ldr	r3, [r7, #4]
     81e:	f240 6030 	movw	r0, #1584	; 0x630
     822:	f2c2 0000 	movt	r0, #8192	; 0x2000
     826:	f04f 0102 	mov.w	r1, #2
     82a:	461a      	mov	r2, r3
     82c:	f005 fbfc 	bl	6028 <PWM_set_duty_cycle>
	return;
}
     830:	f107 0708 	add.w	r7, r7, #8
     834:	46bd      	mov	sp, r7
     836:	bd80      	pop	{r7, pc}

00000838 <range_init>:

void range_init() {
     838:	b580      	push	{r7, lr}
     83a:	af00      	add	r7, sp, #0
	ACE_init();
     83c:	f003 fede 	bl	45fc <ACE_init>
	adc_handler = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
     840:	f642 2068 	movw	r0, #10856	; 0x2a68
     844:	f2c0 0001 	movt	r0, #1
     848:	f004 fc9e 	bl	5188 <ACE_get_channel_handle>
     84c:	4603      	mov	r3, r0
     84e:	461a      	mov	r2, r3
     850:	f240 633c 	movw	r3, #1596	; 0x63c
     854:	f2c2 0300 	movt	r3, #8192	; 0x2000
     858:	701a      	strb	r2, [r3, #0]
}
     85a:	bd80      	pop	{r7, pc}

0000085c <wait>:

void wait(int x) {
     85c:	b480      	push	{r7}
     85e:	b083      	sub	sp, #12
     860:	af00      	add	r7, sp, #0
     862:	6078      	str	r0, [r7, #4]
	for (; x > 0; x--);
     864:	e003      	b.n	86e <wait+0x12>
     866:	687b      	ldr	r3, [r7, #4]
     868:	f103 33ff 	add.w	r3, r3, #4294967295
     86c:	607b      	str	r3, [r7, #4]
     86e:	687b      	ldr	r3, [r7, #4]
     870:	2b00      	cmp	r3, #0
     872:	dcf8      	bgt.n	866 <wait+0xa>
}
     874:	f107 070c 	add.w	r7, r7, #12
     878:	46bd      	mov	sp, r7
     87a:	bc80      	pop	{r7}
     87c:	4770      	bx	lr
     87e:	bf00      	nop

00000880 <get_range>:

int get_range() {
     880:	b580      	push	{r7, lr}
     882:	b086      	sub	sp, #24
     884:	af00      	add	r7, sp, #0
	int to_return;
	uint16_t adc_data = ACE_get_ppe_sample(adc_handler);
     886:	f240 633c 	movw	r3, #1596	; 0x63c
     88a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     88e:	781b      	ldrb	r3, [r3, #0]
     890:	4618      	mov	r0, r3
     892:	f004 fcdd 	bl	5250 <ACE_get_ppe_sample>
     896:	4603      	mov	r3, r0
     898:	80fb      	strh	r3, [r7, #6]
	double voltage = ((double)(adc_data))/4095 * 5;
     89a:	88fb      	ldrh	r3, [r7, #6]
     89c:	4618      	mov	r0, r3
     89e:	f007 fa31 	bl	7d04 <__aeabi_ui2d>
     8a2:	4602      	mov	r2, r0
     8a4:	460b      	mov	r3, r1
     8a6:	4610      	mov	r0, r2
     8a8:	4619      	mov	r1, r3
     8aa:	a315      	add	r3, pc, #84	; (adr r3, 900 <get_range+0x80>)
     8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
     8b0:	f007 fbc8 	bl	8044 <__aeabi_ddiv>
     8b4:	4602      	mov	r2, r0
     8b6:	460b      	mov	r3, r1
     8b8:	4610      	mov	r0, r2
     8ba:	4619      	mov	r1, r3
     8bc:	f04f 0200 	mov.w	r2, #0
     8c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     8c4:	f503 13a0 	add.w	r3, r3, #1310720	; 0x140000
     8c8:	f007 fa92 	bl	7df0 <__aeabi_dmul>
     8cc:	4602      	mov	r2, r0
     8ce:	460b      	mov	r3, r1
     8d0:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int inches = voltage * (512/5);
     8d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
     8d8:	a30b      	add	r3, pc, #44	; (adr r3, 908 <get_range+0x88>)
     8da:	e9d3 2300 	ldrd	r2, r3, [r3]
     8de:	f007 fa87 	bl	7df0 <__aeabi_dmul>
     8e2:	4602      	mov	r2, r0
     8e4:	460b      	mov	r3, r1
     8e6:	4610      	mov	r0, r2
     8e8:	4619      	mov	r1, r3
     8ea:	f007 fc93 	bl	8214 <__aeabi_d2iz>
     8ee:	4603      	mov	r3, r0
     8f0:	617b      	str	r3, [r7, #20]
	return inches;
     8f2:	697b      	ldr	r3, [r7, #20]
}
     8f4:	4618      	mov	r0, r3
     8f6:	f107 0718 	add.w	r7, r7, #24
     8fa:	46bd      	mov	sp, r7
     8fc:	bd80      	pop	{r7, pc}
     8fe:	bf00      	nop
     900:	00000000 	.word	0x00000000
     904:	40affe00 	.word	0x40affe00
     908:	00000000 	.word	0x00000000
     90c:	40598000 	.word	0x40598000

00000910 <moveTurret>:

void moveTurret(int delta) {
     910:	b580      	push	{r7, lr}
     912:	b082      	sub	sp, #8
     914:	af00      	add	r7, sp, #0
     916:	6078      	str	r0, [r7, #4]
	if (!delta)
     918:	687b      	ldr	r3, [r7, #4]
     91a:	2b00      	cmp	r3, #0
     91c:	d030      	beq.n	980 <moveTurret+0x70>
		return;
	curr_angle += delta;
     91e:	f240 6310 	movw	r3, #1552	; 0x610
     922:	f2c2 0300 	movt	r3, #8192	; 0x2000
     926:	681a      	ldr	r2, [r3, #0]
     928:	687b      	ldr	r3, [r7, #4]
     92a:	441a      	add	r2, r3
     92c:	f240 6310 	movw	r3, #1552	; 0x610
     930:	f2c2 0300 	movt	r3, #8192	; 0x2000
     934:	601a      	str	r2, [r3, #0]
	if (curr_angle < 5)
     936:	f240 6310 	movw	r3, #1552	; 0x610
     93a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     93e:	681b      	ldr	r3, [r3, #0]
     940:	2b04      	cmp	r3, #4
     942:	dc06      	bgt.n	952 <moveTurret+0x42>
		curr_angle = 5;
     944:	f240 6310 	movw	r3, #1552	; 0x610
     948:	f2c2 0300 	movt	r3, #8192	; 0x2000
     94c:	f04f 0205 	mov.w	r2, #5
     950:	601a      	str	r2, [r3, #0]
	if (curr_angle > 204)
     952:	f240 6310 	movw	r3, #1552	; 0x610
     956:	f2c2 0300 	movt	r3, #8192	; 0x2000
     95a:	681b      	ldr	r3, [r3, #0]
     95c:	2bcc      	cmp	r3, #204	; 0xcc
     95e:	dd06      	ble.n	96e <moveTurret+0x5e>
		curr_angle = 204;
     960:	f240 6310 	movw	r3, #1552	; 0x610
     964:	f2c2 0300 	movt	r3, #8192	; 0x2000
     968:	f04f 02cc 	mov.w	r2, #204	; 0xcc
     96c:	601a      	str	r2, [r3, #0]
	set_gun_angle(curr_angle);
     96e:	f240 6310 	movw	r3, #1552	; 0x610
     972:	f2c2 0300 	movt	r3, #8192	; 0x2000
     976:	681b      	ldr	r3, [r3, #0]
     978:	4618      	mov	r0, r3
     97a:	f7ff ff47 	bl	80c <set_gun_angle>
     97e:	e000      	b.n	982 <moveTurret+0x72>
	return inches;
}

void moveTurret(int delta) {
	if (!delta)
		return;
     980:	bf00      	nop
	if (curr_angle < 5)
		curr_angle = 5;
	if (curr_angle > 204)
		curr_angle = 204;
	set_gun_angle(curr_angle);
}
     982:	f107 0708 	add.w	r7, r7, #8
     986:	46bd      	mov	sp, r7
     988:	bd80      	pop	{r7, pc}
     98a:	bf00      	nop

0000098c <moveDatTrigger>:

void moveDatTrigger(int delta) {
     98c:	b580      	push	{r7, lr}
     98e:	b082      	sub	sp, #8
     990:	af00      	add	r7, sp, #0
     992:	6078      	str	r0, [r7, #4]
	if (!delta)
     994:	687b      	ldr	r3, [r7, #4]
     996:	2b00      	cmp	r3, #0
     998:	d030      	beq.n	9fc <moveDatTrigger+0x70>
		return;
	curr_trigger += delta;
     99a:	f240 6334 	movw	r3, #1588	; 0x634
     99e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9a2:	681a      	ldr	r2, [r3, #0]
     9a4:	687b      	ldr	r3, [r7, #4]
     9a6:	441a      	add	r2, r3
     9a8:	f240 6334 	movw	r3, #1588	; 0x634
     9ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b0:	601a      	str	r2, [r3, #0]
	if (curr_trigger < 60)
     9b2:	f240 6334 	movw	r3, #1588	; 0x634
     9b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9ba:	681b      	ldr	r3, [r3, #0]
     9bc:	2b3b      	cmp	r3, #59	; 0x3b
     9be:	dc06      	bgt.n	9ce <moveDatTrigger+0x42>
		curr_trigger = 60;
     9c0:	f240 6334 	movw	r3, #1588	; 0x634
     9c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9c8:	f04f 023c 	mov.w	r2, #60	; 0x3c
     9cc:	601a      	str	r2, [r3, #0]
	if (curr_trigger > TRIGGER_PULLED)
     9ce:	f240 6334 	movw	r3, #1588	; 0x634
     9d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9d6:	681b      	ldr	r3, [r3, #0]
     9d8:	2be1      	cmp	r3, #225	; 0xe1
     9da:	dd06      	ble.n	9ea <moveDatTrigger+0x5e>
		curr_trigger = TRIGGER_PULLED;
     9dc:	f240 6334 	movw	r3, #1588	; 0x634
     9e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9e4:	f04f 02e1 	mov.w	r2, #225	; 0xe1
     9e8:	601a      	str	r2, [r3, #0]
	set_trigger(curr_trigger);
     9ea:	f240 6334 	movw	r3, #1588	; 0x634
     9ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9f2:	681b      	ldr	r3, [r3, #0]
     9f4:	4618      	mov	r0, r3
     9f6:	f7ff fdab 	bl	550 <set_trigger>
     9fa:	e000      	b.n	9fe <moveDatTrigger+0x72>
	set_gun_angle(curr_angle);
}

void moveDatTrigger(int delta) {
	if (!delta)
		return;
     9fc:	bf00      	nop
	if (curr_trigger < 60)
		curr_trigger = 60;
	if (curr_trigger > TRIGGER_PULLED)
		curr_trigger = TRIGGER_PULLED;
	set_trigger(curr_trigger);
}
     9fe:	f107 0708 	add.w	r7, r7, #8
     a02:	46bd      	mov	sp, r7
     a04:	bd80      	pop	{r7, pc}
     a06:	bf00      	nop

00000a08 <drive_y>:

void drive_y(int val) {
     a08:	b580      	push	{r7, lr}
     a0a:	b082      	sub	sp, #8
     a0c:	af00      	add	r7, sp, #0
     a0e:	6078      	str	r0, [r7, #4]
	wheel_y(val);
     a10:	6878      	ldr	r0, [r7, #4]
     a12:	f7ff fdd1 	bl	5b8 <wheel_y>
}
     a16:	f107 0708 	add.w	r7, r7, #8
     a1a:	46bd      	mov	sp, r7
     a1c:	bd80      	pop	{r7, pc}
     a1e:	bf00      	nop

00000a20 <drive_x>:

void drive_x(int val) {
     a20:	b580      	push	{r7, lr}
     a22:	b082      	sub	sp, #8
     a24:	af00      	add	r7, sp, #0
     a26:	6078      	str	r0, [r7, #4]
	wheel2(val);
     a28:	6878      	ldr	r0, [r7, #4]
     a2a:	f7ff fe3f 	bl	6ac <wheel2>
	wheel4(val);
     a2e:	6878      	ldr	r0, [r7, #4]
     a30:	f7ff fe94 	bl	75c <wheel4>
}
     a34:	f107 0708 	add.w	r7, r7, #8
     a38:	46bd      	mov	sp, r7
     a3a:	bd80      	pop	{r7, pc}

00000a3c <main>:

int main(){
     a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     a40:	b0ec      	sub	sp, #432	; 0x1b0
     a42:	af04      	add	r7, sp, #16
	pwm_init();
     a44:	f7ff fd96 	bl	574 <pwm_init>
	MSS_GPIO_init();
     a48:	f001 fbce 	bl	21e8 <MSS_GPIO_init>
	range_init();
     a4c:	f7ff fef4 	bl	838 <range_init>
	MSS_GPIO_config(MSS_GPIO_15, MSS_GPIO_OUTPUT_MODE);
     a50:	f04f 000f 	mov.w	r0, #15
     a54:	f04f 0105 	mov.w	r1, #5
     a58:	f001 fbfc 	bl	2254 <MSS_GPIO_config>
	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, 162, (DATA_8_BITS | NO_PARITY));
     a5c:	f240 6020 	movw	r0, #1568	; 0x620
     a60:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a64:	f240 2100 	movw	r1, #512	; 0x200
     a68:	f2c4 0105 	movt	r1, #16389	; 0x4005
     a6c:	f04f 02a2 	mov.w	r2, #162	; 0xa2
     a70:	f04f 0301 	mov.w	r3, #1
     a74:	f004 fc16 	bl	52a4 <UART_init>

	uint8_t buff[BUFFER_SIZE];
	int offset = 0;
     a78:	f04f 0300 	mov.w	r3, #0
     a7c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	int receive_size;
	size_t received;
	int joyx, joyy, cx, cy, start, fire, left, right;
	int startDown = 0;
     a80:	f04f 0300 	mov.w	r3, #0
     a84:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
	int mode = 0; // 0 for manual, 1 for automatic
     a88:	f04f 0300 	mov.w	r3, #0
     a8c:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
	uint8_t tx[100];
	uint8_t size_buff[3];
	size_t txSize;
	//int start_counter = 0;
	firing = 0;
     a90:	f240 6338 	movw	r3, #1592	; 0x638
     a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a98:	f04f 0200 	mov.w	r2, #0
     a9c:	601a      	str	r2, [r3, #0]
	curr_angle = 0;
     a9e:	f240 6310 	movw	r3, #1552	; 0x610
     aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     aa6:	f04f 0200 	mov.w	r2, #0
     aaa:	601a      	str	r2, [r3, #0]
	curr_trigger = 60;
     aac:	f240 6334 	movw	r3, #1588	; 0x634
     ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ab4:	f04f 023c 	mov.w	r2, #60	; 0x3c
     ab8:	601a      	str	r2, [r3, #0]
	shots_fired = 0;
     aba:	f240 631c 	movw	r3, #1564	; 0x61c
     abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ac2:	f04f 0200 	mov.w	r2, #0
     ac6:	601a      	str	r2, [r3, #0]
	triggering = 0;
     ac8:	f240 6318 	movw	r3, #1560	; 0x618
     acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ad0:	f04f 0200 	mov.w	r2, #0
     ad4:	601a      	str	r2, [r3, #0]
	square_count = 0;
     ad6:	f240 6314 	movw	r3, #1556	; 0x614
     ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ade:	f04f 0200 	mov.w	r2, #0
     ae2:	601a      	str	r2, [r3, #0]
	square_state = 0;
     ae4:	f240 6328 	movw	r3, #1576	; 0x628
     ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     aec:	f04f 0200 	mov.w	r2, #0
     af0:	601a      	str	r2, [r3, #0]

	//release_trigger();
	MSS_GPIO_set_output(MSS_GPIO_15, 0);
     af2:	f04f 000f 	mov.w	r0, #15
     af6:	f04f 0100 	mov.w	r1, #0
     afa:	f001 fbc9 	bl	2290 <MSS_GPIO_set_output>
		//wheel2(-255);
		//wheel3(255);
		//wheel4(-255);
	}*/
	while (1) {
		while (!(received = UART_get_rx(&g_uart, buff, 1)));
     afe:	f107 0380 	add.w	r3, r7, #128	; 0x80
     b02:	f240 6020 	movw	r0, #1568	; 0x620
     b06:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b0a:	4619      	mov	r1, r3
     b0c:	f04f 0201 	mov.w	r2, #1
     b10:	f004 fe86 	bl	5820 <UART_get_rx>
     b14:	4603      	mov	r3, r0
     b16:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
     b1a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
     b1e:	2b00      	cmp	r3, #0
     b20:	d0ed      	beq.n	afe <main+0xc2>
		if (buff[0] == '@') {
     b22:	f107 0380 	add.w	r3, r7, #128	; 0x80
     b26:	781b      	ldrb	r3, [r3, #0]
     b28:	2b40      	cmp	r3, #64	; 0x40
     b2a:	d11b      	bne.n	b64 <main+0x128>
			while (!(received = UART_get_rx(&g_uart, buff, 1)));
     b2c:	f107 0380 	add.w	r3, r7, #128	; 0x80
     b30:	f240 6020 	movw	r0, #1568	; 0x620
     b34:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b38:	4619      	mov	r1, r3
     b3a:	f04f 0201 	mov.w	r2, #1
     b3e:	f004 fe6f 	bl	5820 <UART_get_rx>
     b42:	4603      	mov	r3, r0
     b44:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
     b48:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
     b4c:	2b00      	cmp	r3, #0
     b4e:	d0ed      	beq.n	b2c <main+0xf0>
			receive_size = buff[0];
     b50:	f107 0380 	add.w	r3, r7, #128	; 0x80
     b54:	781b      	ldrb	r3, [r3, #0]
     b56:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
		}
		else
			continue;
		offset = 0;
     b5a:	f04f 0300 	mov.w	r3, #0
     b5e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
     b62:	e001      	b.n	b68 <main+0x12c>
		if (buff[0] == '@') {
			while (!(received = UART_get_rx(&g_uart, buff, 1)));
			receive_size = buff[0];
		}
		else
			continue;
     b64:	e2ef      	b.n	1146 <PROCESS_STACK_SIZE+0x146>
			offset += received;
			receive_size -= received;
			if (receive_size <= 0) {
				break;
			}
		}
     b66:	bf00      	nop
		}
		else
			continue;
		offset = 0;
		while (1) {
			while (receive_size != 0 && !(received = UART_get_rx(&g_uart, buff + offset, receive_size)));
     b68:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
     b6c:	2b00      	cmp	r3, #0
     b6e:	d014      	beq.n	b9a <main+0x15e>
     b70:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
     b74:	f107 0380 	add.w	r3, r7, #128	; 0x80
     b78:	4413      	add	r3, r2
     b7a:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
     b7e:	f240 6020 	movw	r0, #1568	; 0x620
     b82:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b86:	4619      	mov	r1, r3
     b88:	f004 fe4a 	bl	5820 <UART_get_rx>
     b8c:	4603      	mov	r3, r0
     b8e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
     b92:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
     b96:	2b00      	cmp	r3, #0
     b98:	d0e6      	beq.n	b68 <main+0x12c>
			offset += received;
     b9a:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
     b9e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
     ba2:	4413      	add	r3, r2
     ba4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
			receive_size -= received;
     ba8:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
     bac:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
     bb0:	ebc3 0302 	rsb	r3, r3, r2
     bb4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
			if (receive_size <= 0) {
     bb8:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
     bbc:	2b00      	cmp	r3, #0
     bbe:	dcd2      	bgt.n	b66 <main+0x12a>
				break;
			}
		}
		if (buff[offset - 1] != '\0')
     bc0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
     bc4:	f103 33ff 	add.w	r3, r3, #4294967295
     bc8:	f107 0280 	add.w	r2, r7, #128	; 0x80
     bcc:	5cd3      	ldrb	r3, [r2, r3]
     bce:	2b00      	cmp	r3, #0
     bd0:	d000      	beq.n	bd4 <main+0x198>
			continue;
     bd2:	e2b8      	b.n	1146 <PROCESS_STACK_SIZE+0x146>
		if (6 != sscanf(buff, "%d %d %d %d %d %d", &joyx, &joyy, &cx, &cy, &fire, &start)) {
     bd4:	f107 0180 	add.w	r1, r7, #128	; 0x80
     bd8:	f107 027c 	add.w	r2, r7, #124	; 0x7c
     bdc:	f107 0378 	add.w	r3, r7, #120	; 0x78
     be0:	f107 0074 	add.w	r0, r7, #116	; 0x74
     be4:	9000      	str	r0, [sp, #0]
     be6:	f107 0070 	add.w	r0, r7, #112	; 0x70
     bea:	9001      	str	r0, [sp, #4]
     bec:	f107 0068 	add.w	r0, r7, #104	; 0x68
     bf0:	9002      	str	r0, [sp, #8]
     bf2:	f107 006c 	add.w	r0, r7, #108	; 0x6c
     bf6:	9003      	str	r0, [sp, #12]
     bf8:	4608      	mov	r0, r1
     bfa:	f642 217c 	movw	r1, #10876	; 0x2a7c
     bfe:	f2c0 0101 	movt	r1, #1
     c02:	f007 fc11 	bl	8428 <sscanf>
     c06:	4603      	mov	r3, r0
     c08:	2b06      	cmp	r3, #6
     c0a:	d007      	beq.n	c1c <main+0x1e0>
			bzero(buff, BUFFER_SIZE);
     c0c:	f107 0380 	add.w	r3, r7, #128	; 0x80
     c10:	4618      	mov	r0, r3
     c12:	f44f 7180 	mov.w	r1, #256	; 0x100
     c16:	f007 fb25 	bl	8264 <bzero>
			continue;
     c1a:	e294      	b.n	1146 <PROCESS_STACK_SIZE+0x146>
		}
		if (start > 1 || start < 0) {
     c1c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
     c20:	681b      	ldr	r3, [r3, #0]
     c22:	2b01      	cmp	r3, #1
     c24:	dc04      	bgt.n	c30 <main+0x1f4>
     c26:	f107 036c 	add.w	r3, r7, #108	; 0x6c
     c2a:	681b      	ldr	r3, [r3, #0]
     c2c:	2b00      	cmp	r3, #0
     c2e:	da07      	bge.n	c40 <main+0x204>
			bzero(buff, BUFFER_SIZE);
     c30:	f107 0380 	add.w	r3, r7, #128	; 0x80
     c34:	4618      	mov	r0, r3
     c36:	f44f 7180 	mov.w	r1, #256	; 0x100
     c3a:	f007 fb13 	bl	8264 <bzero>
			continue;
     c3e:	e282      	b.n	1146 <PROCESS_STACK_SIZE+0x146>
		}
		offset = 0;
     c40:	f04f 0300 	mov.w	r3, #0
     c44:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180

		if (6 != sscanf(buff, "%d %d %d %d %d %d", &joyx, &joyy, &cx, &cy, &fire, &start)) {
     c48:	f107 0180 	add.w	r1, r7, #128	; 0x80
     c4c:	f107 027c 	add.w	r2, r7, #124	; 0x7c
     c50:	f107 0378 	add.w	r3, r7, #120	; 0x78
     c54:	f107 0074 	add.w	r0, r7, #116	; 0x74
     c58:	9000      	str	r0, [sp, #0]
     c5a:	f107 0070 	add.w	r0, r7, #112	; 0x70
     c5e:	9001      	str	r0, [sp, #4]
     c60:	f107 0068 	add.w	r0, r7, #104	; 0x68
     c64:	9002      	str	r0, [sp, #8]
     c66:	f107 006c 	add.w	r0, r7, #108	; 0x6c
     c6a:	9003      	str	r0, [sp, #12]
     c6c:	4608      	mov	r0, r1
     c6e:	f642 217c 	movw	r1, #10876	; 0x2a7c
     c72:	f2c0 0101 	movt	r1, #1
     c76:	f007 fbd7 	bl	8428 <sscanf>
     c7a:	4603      	mov	r3, r0
     c7c:	2b06      	cmp	r3, #6
     c7e:	d007      	beq.n	c90 <main+0x254>
			bzero(buff, BUFFER_SIZE);
     c80:	f107 0380 	add.w	r3, r7, #128	; 0x80
     c84:	4618      	mov	r0, r3
     c86:	f44f 7180 	mov.w	r1, #256	; 0x100
     c8a:	f007 faeb 	bl	8264 <bzero>
			continue;
     c8e:	e25a      	b.n	1146 <PROCESS_STACK_SIZE+0x146>
		}
		//printf("%s\n\r", buff);

		printf("JoyX: %4d, JoyY: %4d, CX: %4d, CY: %4d, Fire: %d, Start: %d, Range: %d\n\r", joyx, joyy, cx, cy, fire, start, get_range());
     c90:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     c94:	681e      	ldr	r6, [r3, #0]
     c96:	f107 0378 	add.w	r3, r7, #120	; 0x78
     c9a:	681d      	ldr	r5, [r3, #0]
     c9c:	f107 0374 	add.w	r3, r7, #116	; 0x74
     ca0:	681c      	ldr	r4, [r3, #0]
     ca2:	f107 0370 	add.w	r3, r7, #112	; 0x70
     ca6:	f8d3 9000 	ldr.w	r9, [r3]
     caa:	f107 0368 	add.w	r3, r7, #104	; 0x68
     cae:	f8d3 a000 	ldr.w	sl, [r3]
     cb2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
     cb6:	f8d3 8000 	ldr.w	r8, [r3]
     cba:	f7ff fde1 	bl	880 <get_range>
     cbe:	4603      	mov	r3, r0
     cc0:	f8cd 9000 	str.w	r9, [sp]
     cc4:	f8cd a004 	str.w	sl, [sp, #4]
     cc8:	f8cd 8008 	str.w	r8, [sp, #8]
     ccc:	9303      	str	r3, [sp, #12]
     cce:	f642 2090 	movw	r0, #10896	; 0x2a90
     cd2:	f2c0 0001 	movt	r0, #1
     cd6:	4631      	mov	r1, r6
     cd8:	462a      	mov	r2, r5
     cda:	4623      	mov	r3, r4
     cdc:	f007 fafa 	bl	82d4 <printf>

		if (start && !startDown) {
     ce0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
     ce4:	681b      	ldr	r3, [r3, #0]
     ce6:	2b00      	cmp	r3, #0
     ce8:	d027      	beq.n	d3a <main+0x2fe>
     cea:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
     cee:	2b00      	cmp	r3, #0
     cf0:	d123      	bne.n	d3a <main+0x2fe>
			mode ++;
     cf2:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
     cf6:	f103 0301 	add.w	r3, r3, #1
     cfa:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
			if (mode == 2) {
     cfe:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
     d02:	2b02      	cmp	r3, #2
     d04:	d10d      	bne.n	d22 <main+0x2e6>
				square_count = 0;
     d06:	f240 6314 	movw	r3, #1556	; 0x614
     d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d0e:	f04f 0200 	mov.w	r2, #0
     d12:	601a      	str	r2, [r3, #0]
				square_state = 0;
     d14:	f240 6328 	movw	r3, #1576	; 0x628
     d18:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d1c:	f04f 0200 	mov.w	r2, #0
     d20:	601a      	str	r2, [r3, #0]
			}
			if (mode > NUM_MODES-1)
     d22:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
     d26:	2b02      	cmp	r3, #2
     d28:	dd03      	ble.n	d32 <main+0x2f6>
				mode = 0;
     d2a:	f04f 0300 	mov.w	r3, #0
     d2e:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
			startDown = 1;
     d32:	f04f 0301 	mov.w	r3, #1
     d36:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
			//start_counter = 0;
		}
		if (!start && startDown) {
     d3a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
     d3e:	681b      	ldr	r3, [r3, #0]
     d40:	2b00      	cmp	r3, #0
     d42:	d107      	bne.n	d54 <main+0x318>
     d44:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
     d48:	2b00      	cmp	r3, #0
     d4a:	d003      	beq.n	d54 <main+0x318>
			//if (start_counter >= 10)
				startDown = 0;
     d4c:	f04f 0300 	mov.w	r3, #0
     d50:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
			//else
			//	start_counter++;
		}

		if (mode == 2) { // Drive in a square
     d54:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
     d58:	2b02      	cmp	r3, #2
     d5a:	d174      	bne.n	e46 <main+0x40a>
			if (square_state == 0) {
     d5c:	f240 6328 	movw	r3, #1576	; 0x628
     d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d64:	681b      	ldr	r3, [r3, #0]
     d66:	2b00      	cmp	r3, #0
     d68:	d108      	bne.n	d7c <main+0x340>
				drive_x(0);
     d6a:	f04f 0000 	mov.w	r0, #0
     d6e:	f7ff fe57 	bl	a20 <drive_x>
				drive_y(255);
     d72:	f04f 00ff 	mov.w	r0, #255	; 0xff
     d76:	f7ff fe47 	bl	a08 <drive_y>
     d7a:	e02e      	b.n	dda <main+0x39e>
			}
			else if (square_state == 1) {
     d7c:	f240 6328 	movw	r3, #1576	; 0x628
     d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d84:	681b      	ldr	r3, [r3, #0]
     d86:	2b01      	cmp	r3, #1
     d88:	d108      	bne.n	d9c <main+0x360>
				drive_x(-255);
     d8a:	f06f 00fe 	mvn.w	r0, #254	; 0xfe
     d8e:	f7ff fe47 	bl	a20 <drive_x>
				drive_y(0);
     d92:	f04f 0000 	mov.w	r0, #0
     d96:	f7ff fe37 	bl	a08 <drive_y>
     d9a:	e01e      	b.n	dda <main+0x39e>
			}
			else if (square_state == 2) {
     d9c:	f240 6328 	movw	r3, #1576	; 0x628
     da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     da4:	681b      	ldr	r3, [r3, #0]
     da6:	2b02      	cmp	r3, #2
     da8:	d108      	bne.n	dbc <main+0x380>
				drive_y(-255);
     daa:	f06f 00fe 	mvn.w	r0, #254	; 0xfe
     dae:	f7ff fe2b 	bl	a08 <drive_y>
				drive_x(0);
     db2:	f04f 0000 	mov.w	r0, #0
     db6:	f7ff fe33 	bl	a20 <drive_x>
     dba:	e00e      	b.n	dda <main+0x39e>
			}
			else if (square_state == 3) {
     dbc:	f240 6328 	movw	r3, #1576	; 0x628
     dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dc4:	681b      	ldr	r3, [r3, #0]
     dc6:	2b03      	cmp	r3, #3
     dc8:	d107      	bne.n	dda <main+0x39e>
				drive_x(255);
     dca:	f04f 00ff 	mov.w	r0, #255	; 0xff
     dce:	f7ff fe27 	bl	a20 <drive_x>
				drive_y(0);
     dd2:	f04f 0000 	mov.w	r0, #0
     dd6:	f7ff fe17 	bl	a08 <drive_y>
			}
			square_count++;
     dda:	f240 6314 	movw	r3, #1556	; 0x614
     dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
     de2:	681b      	ldr	r3, [r3, #0]
     de4:	f103 0201 	add.w	r2, r3, #1
     de8:	f240 6314 	movw	r3, #1556	; 0x614
     dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
     df0:	601a      	str	r2, [r3, #0]
			if (square_count > SQUARE_TIME) {
     df2:	f240 6314 	movw	r3, #1556	; 0x614
     df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dfa:	681b      	ldr	r3, [r3, #0]
     dfc:	2b19      	cmp	r3, #25
     dfe:	dd12      	ble.n	e26 <main+0x3ea>
				square_count = 0;
     e00:	f240 6314 	movw	r3, #1556	; 0x614
     e04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e08:	f04f 0200 	mov.w	r2, #0
     e0c:	601a      	str	r2, [r3, #0]
				square_state++;
     e0e:	f240 6328 	movw	r3, #1576	; 0x628
     e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e16:	681b      	ldr	r3, [r3, #0]
     e18:	f103 0201 	add.w	r2, r3, #1
     e1c:	f240 6328 	movw	r3, #1576	; 0x628
     e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e24:	601a      	str	r2, [r3, #0]
			}
			if (square_state > 3)
     e26:	f240 6328 	movw	r3, #1576	; 0x628
     e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e2e:	681b      	ldr	r3, [r3, #0]
     e30:	2b03      	cmp	r3, #3
     e32:	f340 80b1 	ble.w	f98 <main+0x55c>
				square_state = 0;
     e36:	f240 6328 	movw	r3, #1576	; 0x628
     e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e3e:	f04f 0200 	mov.w	r2, #0
     e42:	601a      	str	r2, [r3, #0]
     e44:	e0a9      	b.n	f9a <main+0x55e>
		}
		else {

			joyx = joyx * 4;
     e46:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     e4a:	681b      	ldr	r3, [r3, #0]
     e4c:	ea4f 0283 	mov.w	r2, r3, lsl #2
     e50:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     e54:	601a      	str	r2, [r3, #0]
			joyy = joyy * .65;
     e56:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e5a:	681b      	ldr	r3, [r3, #0]
     e5c:	4618      	mov	r0, r3
     e5e:	f006 ff61 	bl	7d24 <__aeabi_i2d>
     e62:	4602      	mov	r2, r0
     e64:	460b      	mov	r3, r1
     e66:	4610      	mov	r0, r2
     e68:	4619      	mov	r1, r3
     e6a:	a3b7      	add	r3, pc, #732	; (adr r3, 1148 <PROCESS_STACK_SIZE+0x148>)
     e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
     e70:	f006 ffbe 	bl	7df0 <__aeabi_dmul>
     e74:	4602      	mov	r2, r0
     e76:	460b      	mov	r3, r1
     e78:	4610      	mov	r0, r2
     e7a:	4619      	mov	r1, r3
     e7c:	f007 f9ca 	bl	8214 <__aeabi_d2iz>
     e80:	4602      	mov	r2, r0
     e82:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e86:	601a      	str	r2, [r3, #0]

			/*if (joyx < 0)
				joyx -= 150;
			else if (joyx > 0)
				joyx += 150;*/
			if (joyy < 0)
     e88:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e8c:	681b      	ldr	r3, [r3, #0]
     e8e:	2b00      	cmp	r3, #0
     e90:	da08      	bge.n	ea4 <main+0x468>
				joyy -= 150;
     e92:	f107 0378 	add.w	r3, r7, #120	; 0x78
     e96:	681b      	ldr	r3, [r3, #0]
     e98:	f1a3 0296 	sub.w	r2, r3, #150	; 0x96
     e9c:	f107 0378 	add.w	r3, r7, #120	; 0x78
     ea0:	601a      	str	r2, [r3, #0]
     ea2:	e00c      	b.n	ebe <main+0x482>
			else if (joyy > 0)
     ea4:	f107 0378 	add.w	r3, r7, #120	; 0x78
     ea8:	681b      	ldr	r3, [r3, #0]
     eaa:	2b00      	cmp	r3, #0
     eac:	dd07      	ble.n	ebe <main+0x482>
				joyy += 150;
     eae:	f107 0378 	add.w	r3, r7, #120	; 0x78
     eb2:	681b      	ldr	r3, [r3, #0]
     eb4:	f103 0296 	add.w	r2, r3, #150	; 0x96
     eb8:	f107 0378 	add.w	r3, r7, #120	; 0x78
     ebc:	601a      	str	r2, [r3, #0]

			if(cx < -85)
     ebe:	f107 0374 	add.w	r3, r7, #116	; 0x74
     ec2:	681b      	ldr	r3, [r3, #0]
     ec4:	f113 0f55 	cmn.w	r3, #85	; 0x55
     ec8:	da04      	bge.n	ed4 <main+0x498>
				cx = -85;
     eca:	f107 0374 	add.w	r3, r7, #116	; 0x74
     ece:	f06f 0254 	mvn.w	r2, #84	; 0x54
     ed2:	601a      	str	r2, [r3, #0]

			left = joyx - cx*5;
     ed4:	f107 0374 	add.w	r3, r7, #116	; 0x74
     ed8:	681a      	ldr	r2, [r3, #0]
     eda:	4613      	mov	r3, r2
     edc:	ea4f 7383 	mov.w	r3, r3, lsl #30
     ee0:	ebc2 0303 	rsb	r3, r2, r3
     ee4:	ea4f 0383 	mov.w	r3, r3, lsl #2
     ee8:	ebc2 0203 	rsb	r2, r2, r3
     eec:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     ef0:	681b      	ldr	r3, [r3, #0]
     ef2:	4413      	add	r3, r2
     ef4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
			right = joyx + cx*5;
     ef8:	f107 0374 	add.w	r3, r7, #116	; 0x74
     efc:	681a      	ldr	r2, [r3, #0]
     efe:	4613      	mov	r3, r2
     f00:	ea4f 0383 	mov.w	r3, r3, lsl #2
     f04:	441a      	add	r2, r3
     f06:	f107 037c 	add.w	r3, r7, #124	; 0x7c
     f0a:	681b      	ldr	r3, [r3, #0]
     f0c:	4413      	add	r3, r2
     f0e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190

			if(left < -255)
     f12:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     f16:	f113 0fff 	cmn.w	r3, #255	; 0xff
     f1a:	da03      	bge.n	f24 <main+0x4e8>
				left = -255;
     f1c:	f06f 03fe 	mvn.w	r3, #254	; 0xfe
     f20:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
			if(left > 255)
     f24:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
     f28:	2bff      	cmp	r3, #255	; 0xff
     f2a:	dd03      	ble.n	f34 <main+0x4f8>
				left = 255;
     f2c:	f04f 03ff 	mov.w	r3, #255	; 0xff
     f30:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
			if(right < -255)
     f34:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
     f38:	f113 0fff 	cmn.w	r3, #255	; 0xff
     f3c:	da03      	bge.n	f46 <main+0x50a>
				right = -255;
     f3e:	f06f 03fe 	mvn.w	r3, #254	; 0xfe
     f42:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
			if(right > 255)
     f46:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
     f4a:	2bff      	cmp	r3, #255	; 0xff
     f4c:	dd03      	ble.n	f56 <main+0x51a>
				right = 255;
     f4e:	f04f 03ff 	mov.w	r3, #255	; 0xff
     f52:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190




			wheel_y(joyy);
     f56:	f107 0378 	add.w	r3, r7, #120	; 0x78
     f5a:	681b      	ldr	r3, [r3, #0]
     f5c:	4618      	mov	r0, r3
     f5e:	f7ff fb2b 	bl	5b8 <wheel_y>
			wheel2(left);
     f62:	f8d7 018c 	ldr.w	r0, [r7, #396]	; 0x18c
     f66:	f7ff fba1 	bl	6ac <wheel2>
			wheel4(right);
     f6a:	f8d7 0190 	ldr.w	r0, [r7, #400]	; 0x190
     f6e:	f7ff fbf5 	bl	75c <wheel4>

			moveTurret(cy/12);
     f72:	f107 0370 	add.w	r3, r7, #112	; 0x70
     f76:	681a      	ldr	r2, [r3, #0]
     f78:	f64a 23ab 	movw	r3, #43691	; 0xaaab
     f7c:	f6c2 23aa 	movt	r3, #10922	; 0x2aaa
     f80:	fb83 1302 	smull	r1, r3, r3, r2
     f84:	ea4f 0163 	mov.w	r1, r3, asr #1
     f88:	ea4f 73e2 	mov.w	r3, r2, asr #31
     f8c:	ebc3 0301 	rsb	r3, r3, r1
     f90:	4618      	mov	r0, r3
     f92:	f7ff fcbd 	bl	910 <moveTurret>
     f96:	e000      	b.n	f9a <main+0x55e>
			if (square_count > SQUARE_TIME) {
				square_count = 0;
				square_state++;
			}
			if (square_state > 3)
				square_state = 0;
     f98:	bf00      	nop

			moveTurret(cy/12);
			//moveDatTrigger(cy/8);
		}

		if ((fire && !firing) || (get_range() < FIRING_RANGE && !firing && mode)) {
     f9a:	f107 0368 	add.w	r3, r7, #104	; 0x68
     f9e:	681b      	ldr	r3, [r3, #0]
     fa0:	2b00      	cmp	r3, #0
     fa2:	d006      	beq.n	fb2 <main+0x576>
     fa4:	f240 6338 	movw	r3, #1592	; 0x638
     fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fac:	681b      	ldr	r3, [r3, #0]
     fae:	2b00      	cmp	r3, #0
     fb0:	d00f      	beq.n	fd2 <main+0x596>
     fb2:	f7ff fc65 	bl	880 <get_range>
     fb6:	4603      	mov	r3, r0
     fb8:	2b13      	cmp	r3, #19
     fba:	dc0c      	bgt.n	fd6 <main+0x59a>
     fbc:	f240 6338 	movw	r3, #1592	; 0x638
     fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fc4:	681b      	ldr	r3, [r3, #0]
     fc6:	2b00      	cmp	r3, #0
     fc8:	d105      	bne.n	fd6 <main+0x59a>
     fca:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
     fce:	2b00      	cmp	r3, #0
     fd0:	d001      	beq.n	fd6 <main+0x59a>
			start_gun();
     fd2:	f7ff fa65 	bl	4a0 <start_gun>
		}

		if (firing && fire_counter < FIRE_TIME)
     fd6:	f240 6338 	movw	r3, #1592	; 0x638
     fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fde:	681b      	ldr	r3, [r3, #0]
     fe0:	2b00      	cmp	r3, #0
     fe2:	d012      	beq.n	100a <PROCESS_STACK_SIZE+0xa>
     fe4:	f240 6340 	movw	r3, #1600	; 0x640
     fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fec:	681b      	ldr	r3, [r3, #0]
     fee:	2b3b      	cmp	r3, #59	; 0x3b
     ff0:	dc0b      	bgt.n	100a <PROCESS_STACK_SIZE+0xa>
			fire_counter++;
     ff2:	f240 6340 	movw	r3, #1600	; 0x640
     ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ffa:	681b      	ldr	r3, [r3, #0]
     ffc:	f103 0201 	add.w	r2, r3, #1
    1000:	f240 6340 	movw	r3, #1600	; 0x640
    1004:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1008:	601a      	str	r2, [r3, #0]
		if (firing && fire_counter >= FIRE_TIME) {
    100a:	f240 6338 	movw	r3, #1592	; 0x638
    100e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1012:	681b      	ldr	r3, [r3, #0]
    1014:	2b00      	cmp	r3, #0
    1016:	d014      	beq.n	1042 <PROCESS_STACK_SIZE+0x42>
    1018:	f240 6340 	movw	r3, #1600	; 0x640
    101c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1020:	681b      	ldr	r3, [r3, #0]
    1022:	2b3b      	cmp	r3, #59	; 0x3b
    1024:	dd0d      	ble.n	1042 <PROCESS_STACK_SIZE+0x42>
			stop_gun();
    1026:	f7ff fa53 	bl	4d0 <stop_gun>
			shots_fired++;
    102a:	f240 631c 	movw	r3, #1564	; 0x61c
    102e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1032:	681b      	ldr	r3, [r3, #0]
    1034:	f103 0201 	add.w	r2, r3, #1
    1038:	f240 631c 	movw	r3, #1564	; 0x61c
    103c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1040:	601a      	str	r2, [r3, #0]
		}
		if (fire_counter > TRIGGER_START_TIME && !triggering)
    1042:	f240 6340 	movw	r3, #1600	; 0x640
    1046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    104a:	681b      	ldr	r3, [r3, #0]
    104c:	2b19      	cmp	r3, #25
    104e:	dd08      	ble.n	1062 <PROCESS_STACK_SIZE+0x62>
    1050:	f240 6318 	movw	r3, #1560	; 0x618
    1054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1058:	681b      	ldr	r3, [r3, #0]
    105a:	2b00      	cmp	r3, #0
    105c:	d101      	bne.n	1062 <PROCESS_STACK_SIZE+0x62>
			pull_trigger();
    105e:	f7ff fa4f 	bl	500 <pull_trigger>
		if (fire_counter > TRIGGER_END_TIME && triggering)
    1062:	f240 6340 	movw	r3, #1600	; 0x640
    1066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    106a:	681b      	ldr	r3, [r3, #0]
    106c:	2b37      	cmp	r3, #55	; 0x37
    106e:	dd08      	ble.n	1082 <PROCESS_STACK_SIZE+0x82>
    1070:	f240 6318 	movw	r3, #1560	; 0x618
    1074:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1078:	681b      	ldr	r3, [r3, #0]
    107a:	2b00      	cmp	r3, #0
    107c:	d001      	beq.n	1082 <PROCESS_STACK_SIZE+0x82>
			release_trigger();
    107e:	f7ff fa53 	bl	528 <release_trigger>

		txSize = sprintf(tx, "%c%c%c%c", mode, get_range(), shots_fired, (int)(((((double)curr_angle)-5)*.25))) + 1;
    1082:	f7ff fbfd 	bl	880 <get_range>
    1086:	4604      	mov	r4, r0
    1088:	f240 631c 	movw	r3, #1564	; 0x61c
    108c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1090:	681d      	ldr	r5, [r3, #0]
    1092:	f240 6310 	movw	r3, #1552	; 0x610
    1096:	f2c2 0300 	movt	r3, #8192	; 0x2000
    109a:	681b      	ldr	r3, [r3, #0]
    109c:	4618      	mov	r0, r3
    109e:	f006 fe41 	bl	7d24 <__aeabi_i2d>
    10a2:	4602      	mov	r2, r0
    10a4:	460b      	mov	r3, r1
    10a6:	4610      	mov	r0, r2
    10a8:	4619      	mov	r1, r3
    10aa:	f04f 0200 	mov.w	r2, #0
    10ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    10b2:	f503 13a0 	add.w	r3, r3, #1310720	; 0x140000
    10b6:	f006 fce7 	bl	7a88 <__aeabi_dsub>
    10ba:	4602      	mov	r2, r0
    10bc:	460b      	mov	r3, r1
    10be:	4610      	mov	r0, r2
    10c0:	4619      	mov	r1, r3
    10c2:	f04f 0200 	mov.w	r2, #0
    10c6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    10ca:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    10ce:	f006 fe8f 	bl	7df0 <__aeabi_dmul>
    10d2:	4602      	mov	r2, r0
    10d4:	460b      	mov	r3, r1
    10d6:	4610      	mov	r0, r2
    10d8:	4619      	mov	r1, r3
    10da:	f007 f89b 	bl	8214 <__aeabi_d2iz>
    10de:	4602      	mov	r2, r0
    10e0:	f107 0304 	add.w	r3, r7, #4
    10e4:	9500      	str	r5, [sp, #0]
    10e6:	9201      	str	r2, [sp, #4]
    10e8:	4618      	mov	r0, r3
    10ea:	f642 21dc 	movw	r1, #10972	; 0x2adc
    10ee:	f2c0 0101 	movt	r1, #1
    10f2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
    10f6:	4623      	mov	r3, r4
    10f8:	f007 f91e 	bl	8338 <sprintf>
    10fc:	4603      	mov	r3, r0
    10fe:	f103 0301 	add.w	r3, r3, #1
    1102:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
		sprintf(size_buff, "@%c", txSize);
    1106:	463b      	mov	r3, r7
    1108:	4618      	mov	r0, r3
    110a:	f642 21e8 	movw	r1, #10984	; 0x2ae8
    110e:	f2c0 0101 	movt	r1, #1
    1112:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
    1116:	f007 f90f 	bl	8338 <sprintf>
		UART_send(&g_uart, size_buff, 2);
    111a:	463b      	mov	r3, r7
    111c:	f240 6020 	movw	r0, #1568	; 0x620
    1120:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1124:	4619      	mov	r1, r3
    1126:	f04f 0202 	mov.w	r2, #2
    112a:	f004 fa0b 	bl	5544 <UART_send>
		UART_send(&g_uart, tx, txSize);
    112e:	f107 0304 	add.w	r3, r7, #4
    1132:	f240 6020 	movw	r0, #1568	; 0x620
    1136:	f2c2 0000 	movt	r0, #8192	; 0x2000
    113a:	4619      	mov	r1, r3
    113c:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
    1140:	f004 fa00 	bl	5544 <UART_send>
	}
    1144:	e4db      	b.n	afe <main+0xc2>
    1146:	e4da      	b.n	afe <main+0xc2>
    1148:	cccccccd 	.word	0xcccccccd
    114c:	3fe4cccc 	.word	0x3fe4cccc

00001150 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1150:	b480      	push	{r7}
    1152:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    1154:	be00      	bkpt	0x0000
}
    1156:	46bd      	mov	sp, r7
    1158:	bc80      	pop	{r7}
    115a:	4770      	bx	lr

0000115c <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    115c:	b480      	push	{r7}
    115e:	b083      	sub	sp, #12
    1160:	af00      	add	r7, sp, #0
    1162:	6078      	str	r0, [r7, #4]
    1164:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1166:	be00      	bkpt	0x0000
}
    1168:	f107 070c 	add.w	r7, r7, #12
    116c:	46bd      	mov	sp, r7
    116e:	bc80      	pop	{r7}
    1170:	4770      	bx	lr
    1172:	bf00      	nop

00001174 <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1174:	b480      	push	{r7}
    1176:	b083      	sub	sp, #12
    1178:	af00      	add	r7, sp, #0
    117a:	6078      	str	r0, [r7, #4]
    117c:	460b      	mov	r3, r1
    117e:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1180:	be00      	bkpt	0x0000
}
    1182:	f107 070c 	add.w	r7, r7, #12
    1186:	46bd      	mov	sp, r7
    1188:	bc80      	pop	{r7}
    118a:	4770      	bx	lr

0000118c <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    118c:	b480      	push	{r7}
    118e:	b083      	sub	sp, #12
    1190:	af00      	add	r7, sp, #0
    1192:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1194:	be00      	bkpt	0x0000
}
    1196:	f107 070c 	add.w	r7, r7, #12
    119a:	46bd      	mov	sp, r7
    119c:	bc80      	pop	{r7}
    119e:	4770      	bx	lr

000011a0 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    11a0:	b480      	push	{r7}
    11a2:	b083      	sub	sp, #12
    11a4:	af00      	add	r7, sp, #0
    11a6:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    11a8:	be00      	bkpt	0x0000
}
    11aa:	f107 070c 	add.w	r7, r7, #12
    11ae:	46bd      	mov	sp, r7
    11b0:	bc80      	pop	{r7}
    11b2:	4770      	bx	lr

000011b4 <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    11b4:	b480      	push	{r7}
    11b6:	b083      	sub	sp, #12
    11b8:	af00      	add	r7, sp, #0
    11ba:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    11bc:	be00      	bkpt	0x0000
}
    11be:	f107 070c 	add.w	r7, r7, #12
    11c2:	46bd      	mov	sp, r7
    11c4:	bc80      	pop	{r7}
    11c6:	4770      	bx	lr

000011c8 <HAL_disable_interrupts>:
    11c8:	f3ef 8010 	mrs	r0, PRIMASK
    11cc:	b672      	cpsid	i
    11ce:	4770      	bx	lr

000011d0 <HAL_restore_interrupts>:
    11d0:	f380 8810 	msr	PRIMASK, r0
    11d4:	4770      	bx	lr
	...

000011d8 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    11d8:	b480      	push	{r7}
    11da:	b087      	sub	sp, #28
    11dc:	af00      	add	r7, sp, #0
    11de:	6078      	str	r0, [r7, #4]
    11e0:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    11e2:	687b      	ldr	r3, [r7, #4]
    11e4:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    11e6:	683b      	ldr	r3, [r7, #0]
    11e8:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    11ea:	697b      	ldr	r3, [r7, #20]
    11ec:	781b      	ldrb	r3, [r3, #0]
    11ee:	b2db      	uxtb	r3, r3
    11f0:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    11f2:	693b      	ldr	r3, [r7, #16]
    11f4:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    11f6:	68bb      	ldr	r3, [r7, #8]
    11f8:	f103 0301 	add.w	r3, r3, #1
    11fc:	60bb      	str	r3, [r7, #8]
    }
    11fe:	e7f0      	b.n	11e2 <HAL_assert_fail+0xa>

00001200 <HW_set_32bit_reg>:
    1200:	6001      	str	r1, [r0, #0]
    1202:	4770      	bx	lr

00001204 <HW_get_32bit_reg>:
    1204:	6800      	ldr	r0, [r0, #0]
    1206:	4770      	bx	lr

00001208 <HW_set_32bit_reg_field>:
    1208:	b50e      	push	{r1, r2, r3, lr}
    120a:	fa03 f301 	lsl.w	r3, r3, r1
    120e:	ea03 0302 	and.w	r3, r3, r2
    1212:	6801      	ldr	r1, [r0, #0]
    1214:	ea6f 0202 	mvn.w	r2, r2
    1218:	ea01 0102 	and.w	r1, r1, r2
    121c:	ea41 0103 	orr.w	r1, r1, r3
    1220:	6001      	str	r1, [r0, #0]
    1222:	bd0e      	pop	{r1, r2, r3, pc}

00001224 <HW_get_32bit_reg_field>:
    1224:	6800      	ldr	r0, [r0, #0]
    1226:	ea00 0002 	and.w	r0, r0, r2
    122a:	fa20 f001 	lsr.w	r0, r0, r1
    122e:	4770      	bx	lr

00001230 <HW_set_16bit_reg>:
    1230:	8001      	strh	r1, [r0, #0]
    1232:	4770      	bx	lr

00001234 <HW_get_16bit_reg>:
    1234:	8800      	ldrh	r0, [r0, #0]
    1236:	4770      	bx	lr

00001238 <HW_set_16bit_reg_field>:
    1238:	b50e      	push	{r1, r2, r3, lr}
    123a:	fa03 f301 	lsl.w	r3, r3, r1
    123e:	ea03 0302 	and.w	r3, r3, r2
    1242:	8801      	ldrh	r1, [r0, #0]
    1244:	ea6f 0202 	mvn.w	r2, r2
    1248:	ea01 0102 	and.w	r1, r1, r2
    124c:	ea41 0103 	orr.w	r1, r1, r3
    1250:	8001      	strh	r1, [r0, #0]
    1252:	bd0e      	pop	{r1, r2, r3, pc}

00001254 <HW_get_16bit_reg_field>:
    1254:	8800      	ldrh	r0, [r0, #0]
    1256:	ea00 0002 	and.w	r0, r0, r2
    125a:	fa20 f001 	lsr.w	r0, r0, r1
    125e:	4770      	bx	lr

00001260 <HW_set_8bit_reg>:
    1260:	7001      	strb	r1, [r0, #0]
    1262:	4770      	bx	lr

00001264 <HW_get_8bit_reg>:
    1264:	7800      	ldrb	r0, [r0, #0]
    1266:	4770      	bx	lr

00001268 <HW_set_8bit_reg_field>:
    1268:	b50e      	push	{r1, r2, r3, lr}
    126a:	fa03 f301 	lsl.w	r3, r3, r1
    126e:	ea03 0302 	and.w	r3, r3, r2
    1272:	7801      	ldrb	r1, [r0, #0]
    1274:	ea6f 0202 	mvn.w	r2, r2
    1278:	ea01 0102 	and.w	r1, r1, r2
    127c:	ea41 0103 	orr.w	r1, r1, r3
    1280:	7001      	strb	r1, [r0, #0]
    1282:	bd0e      	pop	{r1, r2, r3, pc}

00001284 <HW_get_8bit_reg_field>:
    1284:	7800      	ldrb	r0, [r0, #0]
    1286:	ea00 0002 	and.w	r0, r0, r2
    128a:	fa20 f001 	lsr.w	r0, r0, r1
    128e:	4770      	bx	lr

00001290 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1290:	b480      	push	{r7}
    1292:	b083      	sub	sp, #12
    1294:	af00      	add	r7, sp, #0
    1296:	4603      	mov	r3, r0
    1298:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    129a:	f24e 1300 	movw	r3, #57600	; 0xe100
    129e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    12a2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    12a6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    12aa:	88f9      	ldrh	r1, [r7, #6]
    12ac:	f001 011f 	and.w	r1, r1, #31
    12b0:	f04f 0001 	mov.w	r0, #1
    12b4:	fa00 f101 	lsl.w	r1, r0, r1
    12b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    12bc:	f107 070c 	add.w	r7, r7, #12
    12c0:	46bd      	mov	sp, r7
    12c2:	bc80      	pop	{r7}
    12c4:	4770      	bx	lr
    12c6:	bf00      	nop

000012c8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    12c8:	b480      	push	{r7}
    12ca:	b083      	sub	sp, #12
    12cc:	af00      	add	r7, sp, #0
    12ce:	4603      	mov	r3, r0
    12d0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    12d2:	f24e 1300 	movw	r3, #57600	; 0xe100
    12d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    12da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    12de:	ea4f 1252 	mov.w	r2, r2, lsr #5
    12e2:	88f9      	ldrh	r1, [r7, #6]
    12e4:	f001 011f 	and.w	r1, r1, #31
    12e8:	f04f 0001 	mov.w	r0, #1
    12ec:	fa00 f101 	lsl.w	r1, r0, r1
    12f0:	f102 0220 	add.w	r2, r2, #32
    12f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    12f8:	f107 070c 	add.w	r7, r7, #12
    12fc:	46bd      	mov	sp, r7
    12fe:	bc80      	pop	{r7}
    1300:	4770      	bx	lr
    1302:	bf00      	nop

00001304 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1304:	b480      	push	{r7}
    1306:	b083      	sub	sp, #12
    1308:	af00      	add	r7, sp, #0
    130a:	4603      	mov	r3, r0
    130c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    130e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1312:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1316:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    131a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    131e:	88f9      	ldrh	r1, [r7, #6]
    1320:	f001 011f 	and.w	r1, r1, #31
    1324:	f04f 0001 	mov.w	r0, #1
    1328:	fa00 f101 	lsl.w	r1, r0, r1
    132c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1330:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1334:	f107 070c 	add.w	r7, r7, #12
    1338:	46bd      	mov	sp, r7
    133a:	bc80      	pop	{r7}
    133c:	4770      	bx	lr
    133e:	bf00      	nop

00001340 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1340:	b580      	push	{r7, lr}
    1342:	b088      	sub	sp, #32
    1344:	af00      	add	r7, sp, #0
    1346:	60f8      	str	r0, [r7, #12]
    1348:	60b9      	str	r1, [r7, #8]
    134a:	4613      	mov	r3, r2
    134c:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    134e:	f04f 0301 	mov.w	r3, #1
    1352:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1354:	f04f 0300 	mov.w	r3, #0
    1358:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    135a:	68fa      	ldr	r2, [r7, #12]
    135c:	f240 636c 	movw	r3, #1644	; 0x66c
    1360:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1364:	429a      	cmp	r2, r3
    1366:	d007      	beq.n	1378 <MSS_UART_init+0x38>
    1368:	68fa      	ldr	r2, [r7, #12]
    136a:	f240 6344 	movw	r3, #1604	; 0x644
    136e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1372:	429a      	cmp	r2, r3
    1374:	d000      	beq.n	1378 <MSS_UART_init+0x38>
    1376:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1378:	68bb      	ldr	r3, [r7, #8]
    137a:	2b00      	cmp	r3, #0
    137c:	d100      	bne.n	1380 <MSS_UART_init+0x40>
    137e:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1380:	f006 f902 	bl	7588 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1384:	68fa      	ldr	r2, [r7, #12]
    1386:	f240 636c 	movw	r3, #1644	; 0x66c
    138a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    138e:	429a      	cmp	r2, r3
    1390:	d12e      	bne.n	13f0 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1392:	68fb      	ldr	r3, [r7, #12]
    1394:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1398:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    139a:	68fb      	ldr	r3, [r7, #12]
    139c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    13a0:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    13a2:	68fb      	ldr	r3, [r7, #12]
    13a4:	f04f 020a 	mov.w	r2, #10
    13a8:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    13aa:	f240 0358 	movw	r3, #88	; 0x58
    13ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13b2:	681b      	ldr	r3, [r3, #0]
    13b4:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    13b6:	f242 0300 	movw	r3, #8192	; 0x2000
    13ba:	f2ce 0304 	movt	r3, #57348	; 0xe004
    13be:	f242 0200 	movw	r2, #8192	; 0x2000
    13c2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    13c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    13c8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    13cc:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    13ce:	f04f 000a 	mov.w	r0, #10
    13d2:	f7ff ff97 	bl	1304 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    13d6:	f242 0300 	movw	r3, #8192	; 0x2000
    13da:	f2ce 0304 	movt	r3, #57348	; 0xe004
    13de:	f242 0200 	movw	r2, #8192	; 0x2000
    13e2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    13e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    13e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    13ec:	631a      	str	r2, [r3, #48]	; 0x30
    13ee:	e031      	b.n	1454 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    13f0:	68fa      	ldr	r2, [r7, #12]
    13f2:	f240 0300 	movw	r3, #0
    13f6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    13fa:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    13fc:	68fa      	ldr	r2, [r7, #12]
    13fe:	f240 0300 	movw	r3, #0
    1402:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1406:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1408:	68fb      	ldr	r3, [r7, #12]
    140a:	f04f 020b 	mov.w	r2, #11
    140e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1410:	f240 035c 	movw	r3, #92	; 0x5c
    1414:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1418:	681b      	ldr	r3, [r3, #0]
    141a:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    141c:	f242 0300 	movw	r3, #8192	; 0x2000
    1420:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1424:	f242 0200 	movw	r2, #8192	; 0x2000
    1428:	f2ce 0204 	movt	r2, #57348	; 0xe004
    142c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    142e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1432:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1434:	f04f 000b 	mov.w	r0, #11
    1438:	f7ff ff64 	bl	1304 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    143c:	f242 0300 	movw	r3, #8192	; 0x2000
    1440:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1444:	f242 0200 	movw	r2, #8192	; 0x2000
    1448:	f2ce 0204 	movt	r2, #57348	; 0xe004
    144c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    144e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1452:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1454:	68fb      	ldr	r3, [r7, #12]
    1456:	681b      	ldr	r3, [r3, #0]
    1458:	f04f 0200 	mov.w	r2, #0
    145c:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    145e:	68bb      	ldr	r3, [r7, #8]
    1460:	2b00      	cmp	r3, #0
    1462:	d021      	beq.n	14a8 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1464:	69ba      	ldr	r2, [r7, #24]
    1466:	68bb      	ldr	r3, [r7, #8]
    1468:	fbb2 f3f3 	udiv	r3, r2, r3
    146c:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    146e:	69fb      	ldr	r3, [r7, #28]
    1470:	f003 0308 	and.w	r3, r3, #8
    1474:	2b00      	cmp	r3, #0
    1476:	d006      	beq.n	1486 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1478:	69fb      	ldr	r3, [r7, #28]
    147a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    147e:	f103 0301 	add.w	r3, r3, #1
    1482:	61fb      	str	r3, [r7, #28]
    1484:	e003      	b.n	148e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1486:	69fb      	ldr	r3, [r7, #28]
    1488:	ea4f 1313 	mov.w	r3, r3, lsr #4
    148c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    148e:	69fa      	ldr	r2, [r7, #28]
    1490:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1494:	429a      	cmp	r2, r3
    1496:	d900      	bls.n	149a <MSS_UART_init+0x15a>
    1498:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    149a:	69fa      	ldr	r2, [r7, #28]
    149c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    14a0:	429a      	cmp	r2, r3
    14a2:	d801      	bhi.n	14a8 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    14a4:	69fb      	ldr	r3, [r7, #28]
    14a6:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    14a8:	68fb      	ldr	r3, [r7, #12]
    14aa:	685b      	ldr	r3, [r3, #4]
    14ac:	f04f 0201 	mov.w	r2, #1
    14b0:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    14b4:	68fb      	ldr	r3, [r7, #12]
    14b6:	681b      	ldr	r3, [r3, #0]
    14b8:	8afa      	ldrh	r2, [r7, #22]
    14ba:	ea4f 2212 	mov.w	r2, r2, lsr #8
    14be:	b292      	uxth	r2, r2
    14c0:	b2d2      	uxtb	r2, r2
    14c2:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    14c4:	68fb      	ldr	r3, [r7, #12]
    14c6:	681b      	ldr	r3, [r3, #0]
    14c8:	8afa      	ldrh	r2, [r7, #22]
    14ca:	b2d2      	uxtb	r2, r2
    14cc:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    14ce:	68fb      	ldr	r3, [r7, #12]
    14d0:	685b      	ldr	r3, [r3, #4]
    14d2:	f04f 0200 	mov.w	r2, #0
    14d6:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    14da:	68fb      	ldr	r3, [r7, #12]
    14dc:	681b      	ldr	r3, [r3, #0]
    14de:	79fa      	ldrb	r2, [r7, #7]
    14e0:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    14e2:	68fb      	ldr	r3, [r7, #12]
    14e4:	681b      	ldr	r3, [r3, #0]
    14e6:	f04f 020e 	mov.w	r2, #14
    14ea:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    14ec:	68fb      	ldr	r3, [r7, #12]
    14ee:	685b      	ldr	r3, [r3, #4]
    14f0:	f04f 0200 	mov.w	r2, #0
    14f4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    14f8:	68fb      	ldr	r3, [r7, #12]
    14fa:	f04f 0200 	mov.w	r2, #0
    14fe:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1500:	68fb      	ldr	r3, [r7, #12]
    1502:	f04f 0200 	mov.w	r2, #0
    1506:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1508:	68fb      	ldr	r3, [r7, #12]
    150a:	f04f 0200 	mov.w	r2, #0
    150e:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1510:	68fb      	ldr	r3, [r7, #12]
    1512:	f04f 0200 	mov.w	r2, #0
    1516:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1518:	68fa      	ldr	r2, [r7, #12]
    151a:	f641 3335 	movw	r3, #6965	; 0x1b35
    151e:	f2c0 0300 	movt	r3, #0
    1522:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1524:	68fb      	ldr	r3, [r7, #12]
    1526:	f04f 0200 	mov.w	r2, #0
    152a:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    152c:	68fb      	ldr	r3, [r7, #12]
    152e:	f04f 0200 	mov.w	r2, #0
    1532:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1534:	68fb      	ldr	r3, [r7, #12]
    1536:	f04f 0200 	mov.w	r2, #0
    153a:	729a      	strb	r2, [r3, #10]
}
    153c:	f107 0720 	add.w	r7, r7, #32
    1540:	46bd      	mov	sp, r7
    1542:	bd80      	pop	{r7, pc}

00001544 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1544:	b480      	push	{r7}
    1546:	b089      	sub	sp, #36	; 0x24
    1548:	af00      	add	r7, sp, #0
    154a:	60f8      	str	r0, [r7, #12]
    154c:	60b9      	str	r1, [r7, #8]
    154e:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1550:	f04f 0300 	mov.w	r3, #0
    1554:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1556:	68fa      	ldr	r2, [r7, #12]
    1558:	f240 636c 	movw	r3, #1644	; 0x66c
    155c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1560:	429a      	cmp	r2, r3
    1562:	d007      	beq.n	1574 <MSS_UART_polled_tx+0x30>
    1564:	68fa      	ldr	r2, [r7, #12]
    1566:	f240 6344 	movw	r3, #1604	; 0x644
    156a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    156e:	429a      	cmp	r2, r3
    1570:	d000      	beq.n	1574 <MSS_UART_polled_tx+0x30>
    1572:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1574:	68bb      	ldr	r3, [r7, #8]
    1576:	2b00      	cmp	r3, #0
    1578:	d100      	bne.n	157c <MSS_UART_polled_tx+0x38>
    157a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    157c:	687b      	ldr	r3, [r7, #4]
    157e:	2b00      	cmp	r3, #0
    1580:	d100      	bne.n	1584 <MSS_UART_polled_tx+0x40>
    1582:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1584:	68fa      	ldr	r2, [r7, #12]
    1586:	f240 636c 	movw	r3, #1644	; 0x66c
    158a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    158e:	429a      	cmp	r2, r3
    1590:	d006      	beq.n	15a0 <MSS_UART_polled_tx+0x5c>
    1592:	68fa      	ldr	r2, [r7, #12]
    1594:	f240 6344 	movw	r3, #1604	; 0x644
    1598:	f2c2 0300 	movt	r3, #8192	; 0x2000
    159c:	429a      	cmp	r2, r3
    159e:	d13d      	bne.n	161c <MSS_UART_polled_tx+0xd8>
    15a0:	68bb      	ldr	r3, [r7, #8]
    15a2:	2b00      	cmp	r3, #0
    15a4:	d03a      	beq.n	161c <MSS_UART_polled_tx+0xd8>
    15a6:	687b      	ldr	r3, [r7, #4]
    15a8:	2b00      	cmp	r3, #0
    15aa:	d037      	beq.n	161c <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    15ac:	68fb      	ldr	r3, [r7, #12]
    15ae:	681b      	ldr	r3, [r3, #0]
    15b0:	7d1b      	ldrb	r3, [r3, #20]
    15b2:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    15b4:	68fb      	ldr	r3, [r7, #12]
    15b6:	7a9a      	ldrb	r2, [r3, #10]
    15b8:	7efb      	ldrb	r3, [r7, #27]
    15ba:	ea42 0303 	orr.w	r3, r2, r3
    15be:	b2da      	uxtb	r2, r3
    15c0:	68fb      	ldr	r3, [r7, #12]
    15c2:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    15c4:	7efb      	ldrb	r3, [r7, #27]
    15c6:	f003 0320 	and.w	r3, r3, #32
    15ca:	2b00      	cmp	r3, #0
    15cc:	d023      	beq.n	1616 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    15ce:	f04f 0310 	mov.w	r3, #16
    15d2:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    15d4:	687b      	ldr	r3, [r7, #4]
    15d6:	2b0f      	cmp	r3, #15
    15d8:	d801      	bhi.n	15de <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    15da:	687b      	ldr	r3, [r7, #4]
    15dc:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    15de:	f04f 0300 	mov.w	r3, #0
    15e2:	617b      	str	r3, [r7, #20]
    15e4:	e00e      	b.n	1604 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    15e6:	68fb      	ldr	r3, [r7, #12]
    15e8:	681b      	ldr	r3, [r3, #0]
    15ea:	68b9      	ldr	r1, [r7, #8]
    15ec:	693a      	ldr	r2, [r7, #16]
    15ee:	440a      	add	r2, r1
    15f0:	7812      	ldrb	r2, [r2, #0]
    15f2:	701a      	strb	r2, [r3, #0]
    15f4:	693b      	ldr	r3, [r7, #16]
    15f6:	f103 0301 	add.w	r3, r3, #1
    15fa:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    15fc:	697b      	ldr	r3, [r7, #20]
    15fe:	f103 0301 	add.w	r3, r3, #1
    1602:	617b      	str	r3, [r7, #20]
    1604:	697a      	ldr	r2, [r7, #20]
    1606:	69fb      	ldr	r3, [r7, #28]
    1608:	429a      	cmp	r2, r3
    160a:	d3ec      	bcc.n	15e6 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    160c:	687a      	ldr	r2, [r7, #4]
    160e:	697b      	ldr	r3, [r7, #20]
    1610:	ebc3 0302 	rsb	r3, r3, r2
    1614:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1616:	687b      	ldr	r3, [r7, #4]
    1618:	2b00      	cmp	r3, #0
    161a:	d1c7      	bne.n	15ac <MSS_UART_polled_tx+0x68>
    }
}
    161c:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1620:	46bd      	mov	sp, r7
    1622:	bc80      	pop	{r7}
    1624:	4770      	bx	lr
    1626:	bf00      	nop

00001628 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    1628:	b480      	push	{r7}
    162a:	b087      	sub	sp, #28
    162c:	af00      	add	r7, sp, #0
    162e:	6078      	str	r0, [r7, #4]
    1630:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    1632:	f04f 0300 	mov.w	r3, #0
    1636:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1638:	687a      	ldr	r2, [r7, #4]
    163a:	f240 636c 	movw	r3, #1644	; 0x66c
    163e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1642:	429a      	cmp	r2, r3
    1644:	d007      	beq.n	1656 <MSS_UART_polled_tx_string+0x2e>
    1646:	687a      	ldr	r2, [r7, #4]
    1648:	f240 6344 	movw	r3, #1604	; 0x644
    164c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1650:	429a      	cmp	r2, r3
    1652:	d000      	beq.n	1656 <MSS_UART_polled_tx_string+0x2e>
    1654:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    1656:	683b      	ldr	r3, [r7, #0]
    1658:	2b00      	cmp	r3, #0
    165a:	d100      	bne.n	165e <MSS_UART_polled_tx_string+0x36>
    165c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    165e:	687a      	ldr	r2, [r7, #4]
    1660:	f240 636c 	movw	r3, #1644	; 0x66c
    1664:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1668:	429a      	cmp	r2, r3
    166a:	d006      	beq.n	167a <MSS_UART_polled_tx_string+0x52>
    166c:	687a      	ldr	r2, [r7, #4]
    166e:	f240 6344 	movw	r3, #1604	; 0x644
    1672:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1676:	429a      	cmp	r2, r3
    1678:	d138      	bne.n	16ec <MSS_UART_polled_tx_string+0xc4>
    167a:	683b      	ldr	r3, [r7, #0]
    167c:	2b00      	cmp	r3, #0
    167e:	d035      	beq.n	16ec <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1680:	683a      	ldr	r2, [r7, #0]
    1682:	68bb      	ldr	r3, [r7, #8]
    1684:	4413      	add	r3, r2
    1686:	781b      	ldrb	r3, [r3, #0]
    1688:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    168a:	e02c      	b.n	16e6 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    168c:	687b      	ldr	r3, [r7, #4]
    168e:	681b      	ldr	r3, [r3, #0]
    1690:	7d1b      	ldrb	r3, [r3, #20]
    1692:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    1694:	687b      	ldr	r3, [r7, #4]
    1696:	7a9a      	ldrb	r2, [r3, #10]
    1698:	7dfb      	ldrb	r3, [r7, #23]
    169a:	ea42 0303 	orr.w	r3, r2, r3
    169e:	b2da      	uxtb	r2, r3
    16a0:	687b      	ldr	r3, [r7, #4]
    16a2:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    16a4:	7dfb      	ldrb	r3, [r7, #23]
    16a6:	f003 0320 	and.w	r3, r3, #32
    16aa:	2b00      	cmp	r3, #0
    16ac:	d0ee      	beq.n	168c <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    16ae:	f04f 0300 	mov.w	r3, #0
    16b2:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    16b4:	e011      	b.n	16da <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    16b6:	687b      	ldr	r3, [r7, #4]
    16b8:	681b      	ldr	r3, [r3, #0]
    16ba:	693a      	ldr	r2, [r7, #16]
    16bc:	b2d2      	uxtb	r2, r2
    16be:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    16c0:	68fb      	ldr	r3, [r7, #12]
    16c2:	f103 0301 	add.w	r3, r3, #1
    16c6:	60fb      	str	r3, [r7, #12]
                char_idx++;
    16c8:	68bb      	ldr	r3, [r7, #8]
    16ca:	f103 0301 	add.w	r3, r3, #1
    16ce:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    16d0:	683a      	ldr	r2, [r7, #0]
    16d2:	68bb      	ldr	r3, [r7, #8]
    16d4:	4413      	add	r3, r2
    16d6:	781b      	ldrb	r3, [r3, #0]
    16d8:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    16da:	693b      	ldr	r3, [r7, #16]
    16dc:	2b00      	cmp	r3, #0
    16de:	d002      	beq.n	16e6 <MSS_UART_polled_tx_string+0xbe>
    16e0:	68fb      	ldr	r3, [r7, #12]
    16e2:	2b0f      	cmp	r3, #15
    16e4:	d9e7      	bls.n	16b6 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    16e6:	693b      	ldr	r3, [r7, #16]
    16e8:	2b00      	cmp	r3, #0
    16ea:	d1cf      	bne.n	168c <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    16ec:	f107 071c 	add.w	r7, r7, #28
    16f0:	46bd      	mov	sp, r7
    16f2:	bc80      	pop	{r7}
    16f4:	4770      	bx	lr
    16f6:	bf00      	nop

000016f8 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    16f8:	b580      	push	{r7, lr}
    16fa:	b084      	sub	sp, #16
    16fc:	af00      	add	r7, sp, #0
    16fe:	60f8      	str	r0, [r7, #12]
    1700:	60b9      	str	r1, [r7, #8]
    1702:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1704:	68fa      	ldr	r2, [r7, #12]
    1706:	f240 636c 	movw	r3, #1644	; 0x66c
    170a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    170e:	429a      	cmp	r2, r3
    1710:	d007      	beq.n	1722 <MSS_UART_irq_tx+0x2a>
    1712:	68fa      	ldr	r2, [r7, #12]
    1714:	f240 6344 	movw	r3, #1604	; 0x644
    1718:	f2c2 0300 	movt	r3, #8192	; 0x2000
    171c:	429a      	cmp	r2, r3
    171e:	d000      	beq.n	1722 <MSS_UART_irq_tx+0x2a>
    1720:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    1722:	68bb      	ldr	r3, [r7, #8]
    1724:	2b00      	cmp	r3, #0
    1726:	d100      	bne.n	172a <MSS_UART_irq_tx+0x32>
    1728:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    172a:	687b      	ldr	r3, [r7, #4]
    172c:	2b00      	cmp	r3, #0
    172e:	d100      	bne.n	1732 <MSS_UART_irq_tx+0x3a>
    1730:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    1732:	687b      	ldr	r3, [r7, #4]
    1734:	2b00      	cmp	r3, #0
    1736:	d032      	beq.n	179e <MSS_UART_irq_tx+0xa6>
    1738:	68bb      	ldr	r3, [r7, #8]
    173a:	2b00      	cmp	r3, #0
    173c:	d02f      	beq.n	179e <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    173e:	68fa      	ldr	r2, [r7, #12]
    1740:	f240 636c 	movw	r3, #1644	; 0x66c
    1744:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1748:	429a      	cmp	r2, r3
    174a:	d006      	beq.n	175a <MSS_UART_irq_tx+0x62>
    174c:	68fa      	ldr	r2, [r7, #12]
    174e:	f240 6344 	movw	r3, #1604	; 0x644
    1752:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1756:	429a      	cmp	r2, r3
    1758:	d121      	bne.n	179e <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    175a:	68fb      	ldr	r3, [r7, #12]
    175c:	68ba      	ldr	r2, [r7, #8]
    175e:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    1760:	68fb      	ldr	r3, [r7, #12]
    1762:	687a      	ldr	r2, [r7, #4]
    1764:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    1766:	68fb      	ldr	r3, [r7, #12]
    1768:	f04f 0200 	mov.w	r2, #0
    176c:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    176e:	68fb      	ldr	r3, [r7, #12]
    1770:	891b      	ldrh	r3, [r3, #8]
    1772:	b21b      	sxth	r3, r3
    1774:	4618      	mov	r0, r3
    1776:	f7ff fdc5 	bl	1304 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    177a:	68fa      	ldr	r2, [r7, #12]
    177c:	f641 3335 	movw	r3, #6965	; 0x1b35
    1780:	f2c0 0300 	movt	r3, #0
    1784:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    1786:	68fb      	ldr	r3, [r7, #12]
    1788:	685b      	ldr	r3, [r3, #4]
    178a:	f04f 0201 	mov.w	r2, #1
    178e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1792:	68fb      	ldr	r3, [r7, #12]
    1794:	891b      	ldrh	r3, [r3, #8]
    1796:	b21b      	sxth	r3, r3
    1798:	4618      	mov	r0, r3
    179a:	f7ff fd79 	bl	1290 <NVIC_EnableIRQ>
    }
}
    179e:	f107 0710 	add.w	r7, r7, #16
    17a2:	46bd      	mov	sp, r7
    17a4:	bd80      	pop	{r7, pc}
    17a6:	bf00      	nop

000017a8 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    17a8:	b480      	push	{r7}
    17aa:	b085      	sub	sp, #20
    17ac:	af00      	add	r7, sp, #0
    17ae:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    17b0:	f04f 0300 	mov.w	r3, #0
    17b4:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    17b6:	f04f 0300 	mov.w	r3, #0
    17ba:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    17bc:	687a      	ldr	r2, [r7, #4]
    17be:	f240 636c 	movw	r3, #1644	; 0x66c
    17c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17c6:	429a      	cmp	r2, r3
    17c8:	d007      	beq.n	17da <MSS_UART_tx_complete+0x32>
    17ca:	687a      	ldr	r2, [r7, #4]
    17cc:	f240 6344 	movw	r3, #1604	; 0x644
    17d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17d4:	429a      	cmp	r2, r3
    17d6:	d000      	beq.n	17da <MSS_UART_tx_complete+0x32>
    17d8:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    17da:	687a      	ldr	r2, [r7, #4]
    17dc:	f240 636c 	movw	r3, #1644	; 0x66c
    17e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17e4:	429a      	cmp	r2, r3
    17e6:	d006      	beq.n	17f6 <MSS_UART_tx_complete+0x4e>
    17e8:	687a      	ldr	r2, [r7, #4]
    17ea:	f240 6344 	movw	r3, #1604	; 0x644
    17ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17f2:	429a      	cmp	r2, r3
    17f4:	d117      	bne.n	1826 <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    17f6:	687b      	ldr	r3, [r7, #4]
    17f8:	681b      	ldr	r3, [r3, #0]
    17fa:	7d1b      	ldrb	r3, [r3, #20]
    17fc:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    17fe:	687b      	ldr	r3, [r7, #4]
    1800:	7a9a      	ldrb	r2, [r3, #10]
    1802:	7bfb      	ldrb	r3, [r7, #15]
    1804:	ea42 0303 	orr.w	r3, r2, r3
    1808:	b2da      	uxtb	r2, r3
    180a:	687b      	ldr	r3, [r7, #4]
    180c:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    180e:	687b      	ldr	r3, [r7, #4]
    1810:	691b      	ldr	r3, [r3, #16]
    1812:	2b00      	cmp	r3, #0
    1814:	d107      	bne.n	1826 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    1816:	7bfb      	ldrb	r3, [r7, #15]
    1818:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    181c:	2b00      	cmp	r3, #0
    181e:	d002      	beq.n	1826 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    1820:	f04f 0301 	mov.w	r3, #1
    1824:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    1826:	7bbb      	ldrb	r3, [r7, #14]
    1828:	b25b      	sxtb	r3, r3
}
    182a:	4618      	mov	r0, r3
    182c:	f107 0714 	add.w	r7, r7, #20
    1830:	46bd      	mov	sp, r7
    1832:	bc80      	pop	{r7}
    1834:	4770      	bx	lr
    1836:	bf00      	nop

00001838 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    1838:	b480      	push	{r7}
    183a:	b087      	sub	sp, #28
    183c:	af00      	add	r7, sp, #0
    183e:	60f8      	str	r0, [r7, #12]
    1840:	60b9      	str	r1, [r7, #8]
    1842:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    1844:	f04f 0300 	mov.w	r3, #0
    1848:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    184a:	f04f 0300 	mov.w	r3, #0
    184e:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1850:	68fa      	ldr	r2, [r7, #12]
    1852:	f240 636c 	movw	r3, #1644	; 0x66c
    1856:	f2c2 0300 	movt	r3, #8192	; 0x2000
    185a:	429a      	cmp	r2, r3
    185c:	d007      	beq.n	186e <MSS_UART_get_rx+0x36>
    185e:	68fa      	ldr	r2, [r7, #12]
    1860:	f240 6344 	movw	r3, #1604	; 0x644
    1864:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1868:	429a      	cmp	r2, r3
    186a:	d000      	beq.n	186e <MSS_UART_get_rx+0x36>
    186c:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    186e:	68bb      	ldr	r3, [r7, #8]
    1870:	2b00      	cmp	r3, #0
    1872:	d100      	bne.n	1876 <MSS_UART_get_rx+0x3e>
    1874:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    1876:	687b      	ldr	r3, [r7, #4]
    1878:	2b00      	cmp	r3, #0
    187a:	d100      	bne.n	187e <MSS_UART_get_rx+0x46>
    187c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    187e:	68fa      	ldr	r2, [r7, #12]
    1880:	f240 636c 	movw	r3, #1644	; 0x66c
    1884:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1888:	429a      	cmp	r2, r3
    188a:	d006      	beq.n	189a <MSS_UART_get_rx+0x62>
    188c:	68fa      	ldr	r2, [r7, #12]
    188e:	f240 6344 	movw	r3, #1604	; 0x644
    1892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1896:	429a      	cmp	r2, r3
    1898:	d134      	bne.n	1904 <MSS_UART_get_rx+0xcc>
    189a:	68bb      	ldr	r3, [r7, #8]
    189c:	2b00      	cmp	r3, #0
    189e:	d031      	beq.n	1904 <MSS_UART_get_rx+0xcc>
    18a0:	687b      	ldr	r3, [r7, #4]
    18a2:	2b00      	cmp	r3, #0
    18a4:	d02e      	beq.n	1904 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    18a6:	68fb      	ldr	r3, [r7, #12]
    18a8:	681b      	ldr	r3, [r3, #0]
    18aa:	7d1b      	ldrb	r3, [r3, #20]
    18ac:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    18ae:	68fb      	ldr	r3, [r7, #12]
    18b0:	7a9a      	ldrb	r2, [r3, #10]
    18b2:	7dfb      	ldrb	r3, [r7, #23]
    18b4:	ea42 0303 	orr.w	r3, r2, r3
    18b8:	b2da      	uxtb	r2, r3
    18ba:	68fb      	ldr	r3, [r7, #12]
    18bc:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    18be:	e017      	b.n	18f0 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    18c0:	68ba      	ldr	r2, [r7, #8]
    18c2:	693b      	ldr	r3, [r7, #16]
    18c4:	4413      	add	r3, r2
    18c6:	68fa      	ldr	r2, [r7, #12]
    18c8:	6812      	ldr	r2, [r2, #0]
    18ca:	7812      	ldrb	r2, [r2, #0]
    18cc:	b2d2      	uxtb	r2, r2
    18ce:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    18d0:	693b      	ldr	r3, [r7, #16]
    18d2:	f103 0301 	add.w	r3, r3, #1
    18d6:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    18d8:	68fb      	ldr	r3, [r7, #12]
    18da:	681b      	ldr	r3, [r3, #0]
    18dc:	7d1b      	ldrb	r3, [r3, #20]
    18de:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    18e0:	68fb      	ldr	r3, [r7, #12]
    18e2:	7a9a      	ldrb	r2, [r3, #10]
    18e4:	7dfb      	ldrb	r3, [r7, #23]
    18e6:	ea42 0303 	orr.w	r3, r2, r3
    18ea:	b2da      	uxtb	r2, r3
    18ec:	68fb      	ldr	r3, [r7, #12]
    18ee:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    18f0:	7dfb      	ldrb	r3, [r7, #23]
    18f2:	f003 0301 	and.w	r3, r3, #1
    18f6:	b2db      	uxtb	r3, r3
    18f8:	2b00      	cmp	r3, #0
    18fa:	d003      	beq.n	1904 <MSS_UART_get_rx+0xcc>
    18fc:	693a      	ldr	r2, [r7, #16]
    18fe:	687b      	ldr	r3, [r7, #4]
    1900:	429a      	cmp	r2, r3
    1902:	d3dd      	bcc.n	18c0 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    1904:	693b      	ldr	r3, [r7, #16]
}
    1906:	4618      	mov	r0, r3
    1908:	f107 071c 	add.w	r7, r7, #28
    190c:	46bd      	mov	sp, r7
    190e:	bc80      	pop	{r7}
    1910:	4770      	bx	lr
    1912:	bf00      	nop

00001914 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    1914:	b580      	push	{r7, lr}
    1916:	b082      	sub	sp, #8
    1918:	af00      	add	r7, sp, #0
    191a:	6078      	str	r0, [r7, #4]
    191c:	460b      	mov	r3, r1
    191e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1920:	687a      	ldr	r2, [r7, #4]
    1922:	f240 636c 	movw	r3, #1644	; 0x66c
    1926:	f2c2 0300 	movt	r3, #8192	; 0x2000
    192a:	429a      	cmp	r2, r3
    192c:	d007      	beq.n	193e <MSS_UART_enable_irq+0x2a>
    192e:	687a      	ldr	r2, [r7, #4]
    1930:	f240 6344 	movw	r3, #1604	; 0x644
    1934:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1938:	429a      	cmp	r2, r3
    193a:	d000      	beq.n	193e <MSS_UART_enable_irq+0x2a>
    193c:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    193e:	687a      	ldr	r2, [r7, #4]
    1940:	f240 636c 	movw	r3, #1644	; 0x66c
    1944:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1948:	429a      	cmp	r2, r3
    194a:	d006      	beq.n	195a <MSS_UART_enable_irq+0x46>
    194c:	687a      	ldr	r2, [r7, #4]
    194e:	f240 6344 	movw	r3, #1604	; 0x644
    1952:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1956:	429a      	cmp	r2, r3
    1958:	d116      	bne.n	1988 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    195a:	687b      	ldr	r3, [r7, #4]
    195c:	891b      	ldrh	r3, [r3, #8]
    195e:	b21b      	sxth	r3, r3
    1960:	4618      	mov	r0, r3
    1962:	f7ff fccf 	bl	1304 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    1966:	687b      	ldr	r3, [r7, #4]
    1968:	681b      	ldr	r3, [r3, #0]
    196a:	687a      	ldr	r2, [r7, #4]
    196c:	6812      	ldr	r2, [r2, #0]
    196e:	7912      	ldrb	r2, [r2, #4]
    1970:	b2d1      	uxtb	r1, r2
    1972:	78fa      	ldrb	r2, [r7, #3]
    1974:	ea41 0202 	orr.w	r2, r1, r2
    1978:	b2d2      	uxtb	r2, r2
    197a:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    197c:	687b      	ldr	r3, [r7, #4]
    197e:	891b      	ldrh	r3, [r3, #8]
    1980:	b21b      	sxth	r3, r3
    1982:	4618      	mov	r0, r3
    1984:	f7ff fc84 	bl	1290 <NVIC_EnableIRQ>
    }
}
    1988:	f107 0708 	add.w	r7, r7, #8
    198c:	46bd      	mov	sp, r7
    198e:	bd80      	pop	{r7, pc}

00001990 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    1990:	b580      	push	{r7, lr}
    1992:	b082      	sub	sp, #8
    1994:	af00      	add	r7, sp, #0
    1996:	6078      	str	r0, [r7, #4]
    1998:	460b      	mov	r3, r1
    199a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    199c:	687a      	ldr	r2, [r7, #4]
    199e:	f240 636c 	movw	r3, #1644	; 0x66c
    19a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19a6:	429a      	cmp	r2, r3
    19a8:	d007      	beq.n	19ba <MSS_UART_disable_irq+0x2a>
    19aa:	687a      	ldr	r2, [r7, #4]
    19ac:	f240 6344 	movw	r3, #1604	; 0x644
    19b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19b4:	429a      	cmp	r2, r3
    19b6:	d000      	beq.n	19ba <MSS_UART_disable_irq+0x2a>
    19b8:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    19ba:	687a      	ldr	r2, [r7, #4]
    19bc:	f240 636c 	movw	r3, #1644	; 0x66c
    19c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19c4:	429a      	cmp	r2, r3
    19c6:	d006      	beq.n	19d6 <MSS_UART_disable_irq+0x46>
    19c8:	687a      	ldr	r2, [r7, #4]
    19ca:	f240 6344 	movw	r3, #1604	; 0x644
    19ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19d2:	429a      	cmp	r2, r3
    19d4:	d11c      	bne.n	1a10 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    19d6:	687b      	ldr	r3, [r7, #4]
    19d8:	681b      	ldr	r3, [r3, #0]
    19da:	687a      	ldr	r2, [r7, #4]
    19dc:	6812      	ldr	r2, [r2, #0]
    19de:	7912      	ldrb	r2, [r2, #4]
    19e0:	b2d1      	uxtb	r1, r2
    19e2:	78fa      	ldrb	r2, [r7, #3]
    19e4:	ea6f 0202 	mvn.w	r2, r2
    19e8:	b2d2      	uxtb	r2, r2
    19ea:	ea01 0202 	and.w	r2, r1, r2
    19ee:	b2d2      	uxtb	r2, r2
    19f0:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    19f2:	687b      	ldr	r3, [r7, #4]
    19f4:	891b      	ldrh	r3, [r3, #8]
    19f6:	b21b      	sxth	r3, r3
    19f8:	4618      	mov	r0, r3
    19fa:	f7ff fc83 	bl	1304 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    19fe:	78fb      	ldrb	r3, [r7, #3]
    1a00:	2b0f      	cmp	r3, #15
    1a02:	d105      	bne.n	1a10 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    1a04:	687b      	ldr	r3, [r7, #4]
    1a06:	891b      	ldrh	r3, [r3, #8]
    1a08:	b21b      	sxth	r3, r3
    1a0a:	4618      	mov	r0, r3
    1a0c:	f7ff fc5c 	bl	12c8 <NVIC_DisableIRQ>

        }
    }
}
    1a10:	f107 0708 	add.w	r7, r7, #8
    1a14:	46bd      	mov	sp, r7
    1a16:	bd80      	pop	{r7, pc}

00001a18 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    1a18:	b580      	push	{r7, lr}
    1a1a:	b084      	sub	sp, #16
    1a1c:	af00      	add	r7, sp, #0
    1a1e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1a20:	687a      	ldr	r2, [r7, #4]
    1a22:	f240 636c 	movw	r3, #1644	; 0x66c
    1a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a2a:	429a      	cmp	r2, r3
    1a2c:	d007      	beq.n	1a3e <MSS_UART_isr+0x26>
    1a2e:	687a      	ldr	r2, [r7, #4]
    1a30:	f240 6344 	movw	r3, #1604	; 0x644
    1a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a38:	429a      	cmp	r2, r3
    1a3a:	d000      	beq.n	1a3e <MSS_UART_isr+0x26>
    1a3c:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1a3e:	687a      	ldr	r2, [r7, #4]
    1a40:	f240 636c 	movw	r3, #1644	; 0x66c
    1a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a48:	429a      	cmp	r2, r3
    1a4a:	d006      	beq.n	1a5a <MSS_UART_isr+0x42>
    1a4c:	687a      	ldr	r2, [r7, #4]
    1a4e:	f240 6344 	movw	r3, #1604	; 0x644
    1a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a56:	429a      	cmp	r2, r3
    1a58:	d167      	bne.n	1b2a <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    1a5a:	687b      	ldr	r3, [r7, #4]
    1a5c:	681b      	ldr	r3, [r3, #0]
    1a5e:	7a1b      	ldrb	r3, [r3, #8]
    1a60:	b2db      	uxtb	r3, r3
    1a62:	f003 030f 	and.w	r3, r3, #15
    1a66:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    1a68:	7bfb      	ldrb	r3, [r7, #15]
    1a6a:	2b0c      	cmp	r3, #12
    1a6c:	d854      	bhi.n	1b18 <MSS_UART_isr+0x100>
    1a6e:	a201      	add	r2, pc, #4	; (adr r2, 1a74 <MSS_UART_isr+0x5c>)
    1a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1a74:	00001aa9 	.word	0x00001aa9
    1a78:	00001b19 	.word	0x00001b19
    1a7c:	00001ac5 	.word	0x00001ac5
    1a80:	00001b19 	.word	0x00001b19
    1a84:	00001ae1 	.word	0x00001ae1
    1a88:	00001b19 	.word	0x00001b19
    1a8c:	00001afd 	.word	0x00001afd
    1a90:	00001b19 	.word	0x00001b19
    1a94:	00001b19 	.word	0x00001b19
    1a98:	00001b19 	.word	0x00001b19
    1a9c:	00001b19 	.word	0x00001b19
    1aa0:	00001b19 	.word	0x00001b19
    1aa4:	00001ae1 	.word	0x00001ae1
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1aa8:	687b      	ldr	r3, [r7, #4]
    1aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1aac:	2b00      	cmp	r3, #0
    1aae:	d100      	bne.n	1ab2 <MSS_UART_isr+0x9a>
    1ab0:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    1ab2:	687b      	ldr	r3, [r7, #4]
    1ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1ab6:	2b00      	cmp	r3, #0
    1ab8:	d030      	beq.n	1b1c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    1aba:	687b      	ldr	r3, [r7, #4]
    1abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1abe:	6878      	ldr	r0, [r7, #4]
    1ac0:	4798      	blx	r3
                }
            }
            break;
    1ac2:	e032      	b.n	1b2a <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    1ac4:	687b      	ldr	r3, [r7, #4]
    1ac6:	6a1b      	ldr	r3, [r3, #32]
    1ac8:	2b00      	cmp	r3, #0
    1aca:	d100      	bne.n	1ace <MSS_UART_isr+0xb6>
    1acc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    1ace:	687b      	ldr	r3, [r7, #4]
    1ad0:	6a1b      	ldr	r3, [r3, #32]
    1ad2:	2b00      	cmp	r3, #0
    1ad4:	d024      	beq.n	1b20 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    1ad6:	687b      	ldr	r3, [r7, #4]
    1ad8:	6a1b      	ldr	r3, [r3, #32]
    1ada:	6878      	ldr	r0, [r7, #4]
    1adc:	4798      	blx	r3
                }
            }
            break;
    1ade:	e024      	b.n	1b2a <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    1ae0:	687b      	ldr	r3, [r7, #4]
    1ae2:	69db      	ldr	r3, [r3, #28]
    1ae4:	2b00      	cmp	r3, #0
    1ae6:	d100      	bne.n	1aea <MSS_UART_isr+0xd2>
    1ae8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    1aea:	687b      	ldr	r3, [r7, #4]
    1aec:	69db      	ldr	r3, [r3, #28]
    1aee:	2b00      	cmp	r3, #0
    1af0:	d018      	beq.n	1b24 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    1af2:	687b      	ldr	r3, [r7, #4]
    1af4:	69db      	ldr	r3, [r3, #28]
    1af6:	6878      	ldr	r0, [r7, #4]
    1af8:	4798      	blx	r3
                }
            }
            break;
    1afa:	e016      	b.n	1b2a <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    1afc:	687b      	ldr	r3, [r7, #4]
    1afe:	699b      	ldr	r3, [r3, #24]
    1b00:	2b00      	cmp	r3, #0
    1b02:	d100      	bne.n	1b06 <MSS_UART_isr+0xee>
    1b04:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    1b06:	687b      	ldr	r3, [r7, #4]
    1b08:	699b      	ldr	r3, [r3, #24]
    1b0a:	2b00      	cmp	r3, #0
    1b0c:	d00c      	beq.n	1b28 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    1b0e:	687b      	ldr	r3, [r7, #4]
    1b10:	699b      	ldr	r3, [r3, #24]
    1b12:	6878      	ldr	r0, [r7, #4]
    1b14:	4798      	blx	r3
                }
            }
            break;
    1b16:	e008      	b.n	1b2a <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1b18:	be00      	bkpt	0x0000
    1b1a:	e006      	b.n	1b2a <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    1b1c:	bf00      	nop
    1b1e:	e004      	b.n	1b2a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    1b20:	bf00      	nop
    1b22:	e002      	b.n	1b2a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    1b24:	bf00      	nop
    1b26:	e000      	b.n	1b2a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    1b28:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    1b2a:	f107 0710 	add.w	r7, r7, #16
    1b2e:	46bd      	mov	sp, r7
    1b30:	bd80      	pop	{r7, pc}
    1b32:	bf00      	nop

00001b34 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1b34:	b480      	push	{r7}
    1b36:	b087      	sub	sp, #28
    1b38:	af00      	add	r7, sp, #0
    1b3a:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1b3c:	687a      	ldr	r2, [r7, #4]
    1b3e:	f240 636c 	movw	r3, #1644	; 0x66c
    1b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b46:	429a      	cmp	r2, r3
    1b48:	d007      	beq.n	1b5a <default_tx_handler+0x26>
    1b4a:	687a      	ldr	r2, [r7, #4]
    1b4c:	f240 6344 	movw	r3, #1604	; 0x644
    1b50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b54:	429a      	cmp	r2, r3
    1b56:	d000      	beq.n	1b5a <default_tx_handler+0x26>
    1b58:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1b5a:	687b      	ldr	r3, [r7, #4]
    1b5c:	68db      	ldr	r3, [r3, #12]
    1b5e:	2b00      	cmp	r3, #0
    1b60:	d100      	bne.n	1b64 <default_tx_handler+0x30>
    1b62:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    1b64:	687b      	ldr	r3, [r7, #4]
    1b66:	691b      	ldr	r3, [r3, #16]
    1b68:	2b00      	cmp	r3, #0
    1b6a:	d100      	bne.n	1b6e <default_tx_handler+0x3a>
    1b6c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1b6e:	687a      	ldr	r2, [r7, #4]
    1b70:	f240 636c 	movw	r3, #1644	; 0x66c
    1b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b78:	429a      	cmp	r2, r3
    1b7a:	d006      	beq.n	1b8a <default_tx_handler+0x56>
    1b7c:	687a      	ldr	r2, [r7, #4]
    1b7e:	f240 6344 	movw	r3, #1604	; 0x644
    1b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b86:	429a      	cmp	r2, r3
    1b88:	d152      	bne.n	1c30 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    1b8a:	687b      	ldr	r3, [r7, #4]
    1b8c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1b8e:	2b00      	cmp	r3, #0
    1b90:	d04e      	beq.n	1c30 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    1b92:	687b      	ldr	r3, [r7, #4]
    1b94:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1b96:	2b00      	cmp	r3, #0
    1b98:	d04a      	beq.n	1c30 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1b9a:	687b      	ldr	r3, [r7, #4]
    1b9c:	681b      	ldr	r3, [r3, #0]
    1b9e:	7d1b      	ldrb	r3, [r3, #20]
    1ba0:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    1ba2:	687b      	ldr	r3, [r7, #4]
    1ba4:	7a9a      	ldrb	r2, [r3, #10]
    1ba6:	7afb      	ldrb	r3, [r7, #11]
    1ba8:	ea42 0303 	orr.w	r3, r2, r3
    1bac:	b2da      	uxtb	r2, r3
    1bae:	687b      	ldr	r3, [r7, #4]
    1bb0:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    1bb2:	7afb      	ldrb	r3, [r7, #11]
    1bb4:	f003 0320 	and.w	r3, r3, #32
    1bb8:	2b00      	cmp	r3, #0
    1bba:	d029      	beq.n	1c10 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    1bbc:	f04f 0310 	mov.w	r3, #16
    1bc0:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1bc2:	687b      	ldr	r3, [r7, #4]
    1bc4:	691a      	ldr	r2, [r3, #16]
    1bc6:	687b      	ldr	r3, [r7, #4]
    1bc8:	695b      	ldr	r3, [r3, #20]
    1bca:	ebc3 0302 	rsb	r3, r3, r2
    1bce:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    1bd0:	697b      	ldr	r3, [r7, #20]
    1bd2:	2b0f      	cmp	r3, #15
    1bd4:	d801      	bhi.n	1bda <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    1bd6:	697b      	ldr	r3, [r7, #20]
    1bd8:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1bda:	f04f 0300 	mov.w	r3, #0
    1bde:	60fb      	str	r3, [r7, #12]
    1be0:	e012      	b.n	1c08 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    1be2:	687b      	ldr	r3, [r7, #4]
    1be4:	681b      	ldr	r3, [r3, #0]
    1be6:	687a      	ldr	r2, [r7, #4]
    1be8:	68d1      	ldr	r1, [r2, #12]
    1bea:	687a      	ldr	r2, [r7, #4]
    1bec:	6952      	ldr	r2, [r2, #20]
    1bee:	440a      	add	r2, r1
    1bf0:	7812      	ldrb	r2, [r2, #0]
    1bf2:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    1bf4:	687b      	ldr	r3, [r7, #4]
    1bf6:	695b      	ldr	r3, [r3, #20]
    1bf8:	f103 0201 	add.w	r2, r3, #1
    1bfc:	687b      	ldr	r3, [r7, #4]
    1bfe:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1c00:	68fb      	ldr	r3, [r7, #12]
    1c02:	f103 0301 	add.w	r3, r3, #1
    1c06:	60fb      	str	r3, [r7, #12]
    1c08:	68fa      	ldr	r2, [r7, #12]
    1c0a:	693b      	ldr	r3, [r7, #16]
    1c0c:	429a      	cmp	r2, r3
    1c0e:	d3e8      	bcc.n	1be2 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1c10:	687b      	ldr	r3, [r7, #4]
    1c12:	695a      	ldr	r2, [r3, #20]
    1c14:	687b      	ldr	r3, [r7, #4]
    1c16:	691b      	ldr	r3, [r3, #16]
    1c18:	429a      	cmp	r2, r3
    1c1a:	d109      	bne.n	1c30 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    1c1c:	687b      	ldr	r3, [r7, #4]
    1c1e:	f04f 0200 	mov.w	r2, #0
    1c22:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1c24:	687b      	ldr	r3, [r7, #4]
    1c26:	685b      	ldr	r3, [r3, #4]
    1c28:	f04f 0200 	mov.w	r2, #0
    1c2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    1c30:	f107 071c 	add.w	r7, r7, #28
    1c34:	46bd      	mov	sp, r7
    1c36:	bc80      	pop	{r7}
    1c38:	4770      	bx	lr
    1c3a:	bf00      	nop

00001c3c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    1c3c:	b580      	push	{r7, lr}
    1c3e:	b084      	sub	sp, #16
    1c40:	af00      	add	r7, sp, #0
    1c42:	60f8      	str	r0, [r7, #12]
    1c44:	60b9      	str	r1, [r7, #8]
    1c46:	4613      	mov	r3, r2
    1c48:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1c4a:	68fa      	ldr	r2, [r7, #12]
    1c4c:	f240 636c 	movw	r3, #1644	; 0x66c
    1c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c54:	429a      	cmp	r2, r3
    1c56:	d007      	beq.n	1c68 <MSS_UART_set_rx_handler+0x2c>
    1c58:	68fa      	ldr	r2, [r7, #12]
    1c5a:	f240 6344 	movw	r3, #1604	; 0x644
    1c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c62:	429a      	cmp	r2, r3
    1c64:	d000      	beq.n	1c68 <MSS_UART_set_rx_handler+0x2c>
    1c66:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1c68:	68bb      	ldr	r3, [r7, #8]
    1c6a:	2b00      	cmp	r3, #0
    1c6c:	d100      	bne.n	1c70 <MSS_UART_set_rx_handler+0x34>
    1c6e:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    1c70:	79fb      	ldrb	r3, [r7, #7]
    1c72:	2bc0      	cmp	r3, #192	; 0xc0
    1c74:	d900      	bls.n	1c78 <MSS_UART_set_rx_handler+0x3c>
    1c76:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1c78:	68fa      	ldr	r2, [r7, #12]
    1c7a:	f240 636c 	movw	r3, #1644	; 0x66c
    1c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c82:	429a      	cmp	r2, r3
    1c84:	d006      	beq.n	1c94 <MSS_UART_set_rx_handler+0x58>
    1c86:	68fa      	ldr	r2, [r7, #12]
    1c88:	f240 6344 	movw	r3, #1604	; 0x644
    1c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c90:	429a      	cmp	r2, r3
    1c92:	d123      	bne.n	1cdc <MSS_UART_set_rx_handler+0xa0>
    1c94:	68bb      	ldr	r3, [r7, #8]
    1c96:	2b00      	cmp	r3, #0
    1c98:	d020      	beq.n	1cdc <MSS_UART_set_rx_handler+0xa0>
    1c9a:	79fb      	ldrb	r3, [r7, #7]
    1c9c:	2bc0      	cmp	r3, #192	; 0xc0
    1c9e:	d81d      	bhi.n	1cdc <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    1ca0:	68fb      	ldr	r3, [r7, #12]
    1ca2:	68ba      	ldr	r2, [r7, #8]
    1ca4:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1ca6:	68fb      	ldr	r3, [r7, #12]
    1ca8:	681a      	ldr	r2, [r3, #0]
    1caa:	79fb      	ldrb	r3, [r7, #7]
    1cac:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    1cb0:	f043 030a 	orr.w	r3, r3, #10
    1cb4:	b2db      	uxtb	r3, r3
    1cb6:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1cb8:	68fb      	ldr	r3, [r7, #12]
    1cba:	891b      	ldrh	r3, [r3, #8]
    1cbc:	b21b      	sxth	r3, r3
    1cbe:	4618      	mov	r0, r3
    1cc0:	f7ff fb20 	bl	1304 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1cc4:	68fb      	ldr	r3, [r7, #12]
    1cc6:	685b      	ldr	r3, [r3, #4]
    1cc8:	f04f 0201 	mov.w	r2, #1
    1ccc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1cd0:	68fb      	ldr	r3, [r7, #12]
    1cd2:	891b      	ldrh	r3, [r3, #8]
    1cd4:	b21b      	sxth	r3, r3
    1cd6:	4618      	mov	r0, r3
    1cd8:	f7ff fada 	bl	1290 <NVIC_EnableIRQ>
    }
}
    1cdc:	f107 0710 	add.w	r7, r7, #16
    1ce0:	46bd      	mov	sp, r7
    1ce2:	bd80      	pop	{r7, pc}

00001ce4 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    1ce4:	b480      	push	{r7}
    1ce6:	b083      	sub	sp, #12
    1ce8:	af00      	add	r7, sp, #0
    1cea:	6078      	str	r0, [r7, #4]
    1cec:	460b      	mov	r3, r1
    1cee:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1cf0:	687a      	ldr	r2, [r7, #4]
    1cf2:	f240 636c 	movw	r3, #1644	; 0x66c
    1cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cfa:	429a      	cmp	r2, r3
    1cfc:	d007      	beq.n	1d0e <MSS_UART_set_loopback+0x2a>
    1cfe:	687a      	ldr	r2, [r7, #4]
    1d00:	f240 6344 	movw	r3, #1604	; 0x644
    1d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d08:	429a      	cmp	r2, r3
    1d0a:	d000      	beq.n	1d0e <MSS_UART_set_loopback+0x2a>
    1d0c:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    1d0e:	687a      	ldr	r2, [r7, #4]
    1d10:	f240 636c 	movw	r3, #1644	; 0x66c
    1d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d18:	429a      	cmp	r2, r3
    1d1a:	d006      	beq.n	1d2a <MSS_UART_set_loopback+0x46>
    1d1c:	687a      	ldr	r2, [r7, #4]
    1d1e:	f240 6344 	movw	r3, #1604	; 0x644
    1d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d26:	429a      	cmp	r2, r3
    1d28:	d10f      	bne.n	1d4a <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    1d2a:	78fb      	ldrb	r3, [r7, #3]
    1d2c:	2b00      	cmp	r3, #0
    1d2e:	d106      	bne.n	1d3e <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    1d30:	687b      	ldr	r3, [r7, #4]
    1d32:	685b      	ldr	r3, [r3, #4]
    1d34:	f04f 0200 	mov.w	r2, #0
    1d38:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1d3c:	e005      	b.n	1d4a <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    1d3e:	687b      	ldr	r3, [r7, #4]
    1d40:	685b      	ldr	r3, [r3, #4]
    1d42:	f04f 0201 	mov.w	r2, #1
    1d46:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    1d4a:	f107 070c 	add.w	r7, r7, #12
    1d4e:	46bd      	mov	sp, r7
    1d50:	bc80      	pop	{r7}
    1d52:	4770      	bx	lr

00001d54 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1d54:	4668      	mov	r0, sp
    1d56:	f020 0107 	bic.w	r1, r0, #7
    1d5a:	468d      	mov	sp, r1
    1d5c:	b589      	push	{r0, r3, r7, lr}
    1d5e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    1d60:	f240 606c 	movw	r0, #1644	; 0x66c
    1d64:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d68:	f7ff fe56 	bl	1a18 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    1d6c:	f04f 000a 	mov.w	r0, #10
    1d70:	f7ff fac8 	bl	1304 <NVIC_ClearPendingIRQ>
}
    1d74:	46bd      	mov	sp, r7
    1d76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1d7a:	4685      	mov	sp, r0
    1d7c:	4770      	bx	lr
    1d7e:	bf00      	nop

00001d80 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1d80:	4668      	mov	r0, sp
    1d82:	f020 0107 	bic.w	r1, r0, #7
    1d86:	468d      	mov	sp, r1
    1d88:	b589      	push	{r0, r3, r7, lr}
    1d8a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    1d8c:	f240 6044 	movw	r0, #1604	; 0x644
    1d90:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d94:	f7ff fe40 	bl	1a18 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    1d98:	f04f 000b 	mov.w	r0, #11
    1d9c:	f7ff fab2 	bl	1304 <NVIC_ClearPendingIRQ>
}
    1da0:	46bd      	mov	sp, r7
    1da2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1da6:	4685      	mov	sp, r0
    1da8:	4770      	bx	lr
    1daa:	bf00      	nop

00001dac <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1dac:	b580      	push	{r7, lr}
    1dae:	b082      	sub	sp, #8
    1db0:	af00      	add	r7, sp, #0
    1db2:	6078      	str	r0, [r7, #4]
    1db4:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1db6:	687a      	ldr	r2, [r7, #4]
    1db8:	f240 636c 	movw	r3, #1644	; 0x66c
    1dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dc0:	429a      	cmp	r2, r3
    1dc2:	d007      	beq.n	1dd4 <MSS_UART_set_rxstatus_handler+0x28>
    1dc4:	687a      	ldr	r2, [r7, #4]
    1dc6:	f240 6344 	movw	r3, #1604	; 0x644
    1dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dce:	429a      	cmp	r2, r3
    1dd0:	d000      	beq.n	1dd4 <MSS_UART_set_rxstatus_handler+0x28>
    1dd2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1dd4:	683b      	ldr	r3, [r7, #0]
    1dd6:	2b00      	cmp	r3, #0
    1dd8:	d100      	bne.n	1ddc <MSS_UART_set_rxstatus_handler+0x30>
    1dda:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1ddc:	687a      	ldr	r2, [r7, #4]
    1dde:	f240 636c 	movw	r3, #1644	; 0x66c
    1de2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1de6:	429a      	cmp	r2, r3
    1de8:	d006      	beq.n	1df8 <MSS_UART_set_rxstatus_handler+0x4c>
    1dea:	687a      	ldr	r2, [r7, #4]
    1dec:	f240 6344 	movw	r3, #1604	; 0x644
    1df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1df4:	429a      	cmp	r2, r3
    1df6:	d117      	bne.n	1e28 <MSS_UART_set_rxstatus_handler+0x7c>
    1df8:	683b      	ldr	r3, [r7, #0]
    1dfa:	2b00      	cmp	r3, #0
    1dfc:	d014      	beq.n	1e28 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    1dfe:	687b      	ldr	r3, [r7, #4]
    1e00:	683a      	ldr	r2, [r7, #0]
    1e02:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1e04:	687b      	ldr	r3, [r7, #4]
    1e06:	891b      	ldrh	r3, [r3, #8]
    1e08:	b21b      	sxth	r3, r3
    1e0a:	4618      	mov	r0, r3
    1e0c:	f7ff fa7a 	bl	1304 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    1e10:	687b      	ldr	r3, [r7, #4]
    1e12:	685b      	ldr	r3, [r3, #4]
    1e14:	f04f 0201 	mov.w	r2, #1
    1e18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1e1c:	687b      	ldr	r3, [r7, #4]
    1e1e:	891b      	ldrh	r3, [r3, #8]
    1e20:	b21b      	sxth	r3, r3
    1e22:	4618      	mov	r0, r3
    1e24:	f7ff fa34 	bl	1290 <NVIC_EnableIRQ>
    }
}
    1e28:	f107 0708 	add.w	r7, r7, #8
    1e2c:	46bd      	mov	sp, r7
    1e2e:	bd80      	pop	{r7, pc}

00001e30 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1e30:	b580      	push	{r7, lr}
    1e32:	b082      	sub	sp, #8
    1e34:	af00      	add	r7, sp, #0
    1e36:	6078      	str	r0, [r7, #4]
    1e38:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1e3a:	687a      	ldr	r2, [r7, #4]
    1e3c:	f240 636c 	movw	r3, #1644	; 0x66c
    1e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e44:	429a      	cmp	r2, r3
    1e46:	d007      	beq.n	1e58 <MSS_UART_set_tx_handler+0x28>
    1e48:	687a      	ldr	r2, [r7, #4]
    1e4a:	f240 6344 	movw	r3, #1604	; 0x644
    1e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e52:	429a      	cmp	r2, r3
    1e54:	d000      	beq.n	1e58 <MSS_UART_set_tx_handler+0x28>
    1e56:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1e58:	683b      	ldr	r3, [r7, #0]
    1e5a:	2b00      	cmp	r3, #0
    1e5c:	d100      	bne.n	1e60 <MSS_UART_set_tx_handler+0x30>
    1e5e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1e60:	687a      	ldr	r2, [r7, #4]
    1e62:	f240 636c 	movw	r3, #1644	; 0x66c
    1e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e6a:	429a      	cmp	r2, r3
    1e6c:	d006      	beq.n	1e7c <MSS_UART_set_tx_handler+0x4c>
    1e6e:	687a      	ldr	r2, [r7, #4]
    1e70:	f240 6344 	movw	r3, #1604	; 0x644
    1e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e78:	429a      	cmp	r2, r3
    1e7a:	d11f      	bne.n	1ebc <MSS_UART_set_tx_handler+0x8c>
    1e7c:	683b      	ldr	r3, [r7, #0]
    1e7e:	2b00      	cmp	r3, #0
    1e80:	d01c      	beq.n	1ebc <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    1e82:	687b      	ldr	r3, [r7, #4]
    1e84:	683a      	ldr	r2, [r7, #0]
    1e86:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    1e88:	687b      	ldr	r3, [r7, #4]
    1e8a:	f04f 0200 	mov.w	r2, #0
    1e8e:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    1e90:	687b      	ldr	r3, [r7, #4]
    1e92:	f04f 0200 	mov.w	r2, #0
    1e96:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1e98:	687b      	ldr	r3, [r7, #4]
    1e9a:	891b      	ldrh	r3, [r3, #8]
    1e9c:	b21b      	sxth	r3, r3
    1e9e:	4618      	mov	r0, r3
    1ea0:	f7ff fa30 	bl	1304 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    1ea4:	687b      	ldr	r3, [r7, #4]
    1ea6:	685b      	ldr	r3, [r3, #4]
    1ea8:	f04f 0201 	mov.w	r2, #1
    1eac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1eb0:	687b      	ldr	r3, [r7, #4]
    1eb2:	891b      	ldrh	r3, [r3, #8]
    1eb4:	b21b      	sxth	r3, r3
    1eb6:	4618      	mov	r0, r3
    1eb8:	f7ff f9ea 	bl	1290 <NVIC_EnableIRQ>
    }
}
    1ebc:	f107 0708 	add.w	r7, r7, #8
    1ec0:	46bd      	mov	sp, r7
    1ec2:	bd80      	pop	{r7, pc}

00001ec4 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1ec4:	b580      	push	{r7, lr}
    1ec6:	b082      	sub	sp, #8
    1ec8:	af00      	add	r7, sp, #0
    1eca:	6078      	str	r0, [r7, #4]
    1ecc:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ece:	687a      	ldr	r2, [r7, #4]
    1ed0:	f240 636c 	movw	r3, #1644	; 0x66c
    1ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ed8:	429a      	cmp	r2, r3
    1eda:	d007      	beq.n	1eec <MSS_UART_set_modemstatus_handler+0x28>
    1edc:	687a      	ldr	r2, [r7, #4]
    1ede:	f240 6344 	movw	r3, #1604	; 0x644
    1ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ee6:	429a      	cmp	r2, r3
    1ee8:	d000      	beq.n	1eec <MSS_UART_set_modemstatus_handler+0x28>
    1eea:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1eec:	683b      	ldr	r3, [r7, #0]
    1eee:	2b00      	cmp	r3, #0
    1ef0:	d100      	bne.n	1ef4 <MSS_UART_set_modemstatus_handler+0x30>
    1ef2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1ef4:	687a      	ldr	r2, [r7, #4]
    1ef6:	f240 636c 	movw	r3, #1644	; 0x66c
    1efa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1efe:	429a      	cmp	r2, r3
    1f00:	d006      	beq.n	1f10 <MSS_UART_set_modemstatus_handler+0x4c>
    1f02:	687a      	ldr	r2, [r7, #4]
    1f04:	f240 6344 	movw	r3, #1604	; 0x644
    1f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f0c:	429a      	cmp	r2, r3
    1f0e:	d117      	bne.n	1f40 <MSS_UART_set_modemstatus_handler+0x7c>
    1f10:	683b      	ldr	r3, [r7, #0]
    1f12:	2b00      	cmp	r3, #0
    1f14:	d014      	beq.n	1f40 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    1f16:	687b      	ldr	r3, [r7, #4]
    1f18:	683a      	ldr	r2, [r7, #0]
    1f1a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1f1c:	687b      	ldr	r3, [r7, #4]
    1f1e:	891b      	ldrh	r3, [r3, #8]
    1f20:	b21b      	sxth	r3, r3
    1f22:	4618      	mov	r0, r3
    1f24:	f7ff f9ee 	bl	1304 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    1f28:	687b      	ldr	r3, [r7, #4]
    1f2a:	685b      	ldr	r3, [r3, #4]
    1f2c:	f04f 0201 	mov.w	r2, #1
    1f30:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1f34:	687b      	ldr	r3, [r7, #4]
    1f36:	891b      	ldrh	r3, [r3, #8]
    1f38:	b21b      	sxth	r3, r3
    1f3a:	4618      	mov	r0, r3
    1f3c:	f7ff f9a8 	bl	1290 <NVIC_EnableIRQ>
    }
}
    1f40:	f107 0708 	add.w	r7, r7, #8
    1f44:	46bd      	mov	sp, r7
    1f46:	bd80      	pop	{r7, pc}

00001f48 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    1f48:	b480      	push	{r7}
    1f4a:	b089      	sub	sp, #36	; 0x24
    1f4c:	af00      	add	r7, sp, #0
    1f4e:	60f8      	str	r0, [r7, #12]
    1f50:	60b9      	str	r1, [r7, #8]
    1f52:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    1f54:	f04f 0300 	mov.w	r3, #0
    1f58:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    1f5a:	f04f 0300 	mov.w	r3, #0
    1f5e:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1f60:	68fa      	ldr	r2, [r7, #12]
    1f62:	f240 636c 	movw	r3, #1644	; 0x66c
    1f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f6a:	429a      	cmp	r2, r3
    1f6c:	d007      	beq.n	1f7e <MSS_UART_fill_tx_fifo+0x36>
    1f6e:	68fa      	ldr	r2, [r7, #12]
    1f70:	f240 6344 	movw	r3, #1604	; 0x644
    1f74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f78:	429a      	cmp	r2, r3
    1f7a:	d000      	beq.n	1f7e <MSS_UART_fill_tx_fifo+0x36>
    1f7c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    1f7e:	68bb      	ldr	r3, [r7, #8]
    1f80:	2b00      	cmp	r3, #0
    1f82:	d100      	bne.n	1f86 <MSS_UART_fill_tx_fifo+0x3e>
    1f84:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    1f86:	687b      	ldr	r3, [r7, #4]
    1f88:	2b00      	cmp	r3, #0
    1f8a:	d100      	bne.n	1f8e <MSS_UART_fill_tx_fifo+0x46>
    1f8c:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    1f8e:	68fa      	ldr	r2, [r7, #12]
    1f90:	f240 636c 	movw	r3, #1644	; 0x66c
    1f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f98:	429a      	cmp	r2, r3
    1f9a:	d006      	beq.n	1faa <MSS_UART_fill_tx_fifo+0x62>
    1f9c:	68fa      	ldr	r2, [r7, #12]
    1f9e:	f240 6344 	movw	r3, #1604	; 0x644
    1fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fa6:	429a      	cmp	r2, r3
    1fa8:	d131      	bne.n	200e <MAIN_STACK_SIZE+0xe>
    1faa:	68bb      	ldr	r3, [r7, #8]
    1fac:	2b00      	cmp	r3, #0
    1fae:	d02e      	beq.n	200e <MAIN_STACK_SIZE+0xe>
    1fb0:	687b      	ldr	r3, [r7, #4]
    1fb2:	2b00      	cmp	r3, #0
    1fb4:	d02b      	beq.n	200e <MAIN_STACK_SIZE+0xe>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    1fb6:	68fb      	ldr	r3, [r7, #12]
    1fb8:	681b      	ldr	r3, [r3, #0]
    1fba:	7d1b      	ldrb	r3, [r3, #20]
    1fbc:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    1fbe:	68fb      	ldr	r3, [r7, #12]
    1fc0:	7a9a      	ldrb	r2, [r3, #10]
    1fc2:	7dfb      	ldrb	r3, [r7, #23]
    1fc4:	ea42 0303 	orr.w	r3, r2, r3
    1fc8:	b2da      	uxtb	r2, r3
    1fca:	68fb      	ldr	r3, [r7, #12]
    1fcc:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    1fce:	7dfb      	ldrb	r3, [r7, #23]
    1fd0:	f003 0320 	and.w	r3, r3, #32
    1fd4:	2b00      	cmp	r3, #0
    1fd6:	d01a      	beq.n	200e <MAIN_STACK_SIZE+0xe>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    1fd8:	f04f 0310 	mov.w	r3, #16
    1fdc:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    1fde:	687b      	ldr	r3, [r7, #4]
    1fe0:	2b0f      	cmp	r3, #15
    1fe2:	d801      	bhi.n	1fe8 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    1fe4:	687b      	ldr	r3, [r7, #4]
    1fe6:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1fe8:	f04f 0300 	mov.w	r3, #0
    1fec:	61bb      	str	r3, [r7, #24]
    1fee:	e00a      	b.n	2006 <MAIN_STACK_SIZE+0x6>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    1ff0:	68fb      	ldr	r3, [r7, #12]
    1ff2:	681b      	ldr	r3, [r3, #0]
    1ff4:	68b9      	ldr	r1, [r7, #8]
    1ff6:	69ba      	ldr	r2, [r7, #24]
    1ff8:	440a      	add	r2, r1
    1ffa:	7812      	ldrb	r2, [r2, #0]
    1ffc:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1ffe:	69bb      	ldr	r3, [r7, #24]
    2000:	f103 0301 	add.w	r3, r3, #1
    2004:	61bb      	str	r3, [r7, #24]
    2006:	69ba      	ldr	r2, [r7, #24]
    2008:	69fb      	ldr	r3, [r7, #28]
    200a:	429a      	cmp	r2, r3
    200c:	d3f0      	bcc.n	1ff0 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    200e:	69bb      	ldr	r3, [r7, #24]
}
    2010:	4618      	mov	r0, r3
    2012:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2016:	46bd      	mov	sp, r7
    2018:	bc80      	pop	{r7}
    201a:	4770      	bx	lr

0000201c <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    201c:	b480      	push	{r7}
    201e:	b085      	sub	sp, #20
    2020:	af00      	add	r7, sp, #0
    2022:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2024:	f04f 33ff 	mov.w	r3, #4294967295
    2028:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    202a:	687a      	ldr	r2, [r7, #4]
    202c:	f240 636c 	movw	r3, #1644	; 0x66c
    2030:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2034:	429a      	cmp	r2, r3
    2036:	d007      	beq.n	2048 <MSS_UART_get_rx_status+0x2c>
    2038:	687a      	ldr	r2, [r7, #4]
    203a:	f240 6344 	movw	r3, #1604	; 0x644
    203e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2042:	429a      	cmp	r2, r3
    2044:	d000      	beq.n	2048 <MSS_UART_get_rx_status+0x2c>
    2046:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2048:	687a      	ldr	r2, [r7, #4]
    204a:	f240 636c 	movw	r3, #1644	; 0x66c
    204e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2052:	429a      	cmp	r2, r3
    2054:	d006      	beq.n	2064 <MSS_UART_get_rx_status+0x48>
    2056:	687a      	ldr	r2, [r7, #4]
    2058:	f240 6344 	movw	r3, #1604	; 0x644
    205c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2060:	429a      	cmp	r2, r3
    2062:	d113      	bne.n	208c <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2064:	687b      	ldr	r3, [r7, #4]
    2066:	7a9a      	ldrb	r2, [r3, #10]
    2068:	687b      	ldr	r3, [r7, #4]
    206a:	681b      	ldr	r3, [r3, #0]
    206c:	7d1b      	ldrb	r3, [r3, #20]
    206e:	b2db      	uxtb	r3, r3
    2070:	ea42 0303 	orr.w	r3, r2, r3
    2074:	b2da      	uxtb	r2, r3
    2076:	687b      	ldr	r3, [r7, #4]
    2078:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    207a:	687b      	ldr	r3, [r7, #4]
    207c:	7a9b      	ldrb	r3, [r3, #10]
    207e:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    2082:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2084:	687b      	ldr	r3, [r7, #4]
    2086:	f04f 0200 	mov.w	r2, #0
    208a:	729a      	strb	r2, [r3, #10]
    }
    return status;
    208c:	7bfb      	ldrb	r3, [r7, #15]
}
    208e:	4618      	mov	r0, r3
    2090:	f107 0714 	add.w	r7, r7, #20
    2094:	46bd      	mov	sp, r7
    2096:	bc80      	pop	{r7}
    2098:	4770      	bx	lr
    209a:	bf00      	nop

0000209c <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    209c:	b480      	push	{r7}
    209e:	b085      	sub	sp, #20
    20a0:	af00      	add	r7, sp, #0
    20a2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    20a4:	f04f 33ff 	mov.w	r3, #4294967295
    20a8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20aa:	687a      	ldr	r2, [r7, #4]
    20ac:	f240 636c 	movw	r3, #1644	; 0x66c
    20b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20b4:	429a      	cmp	r2, r3
    20b6:	d007      	beq.n	20c8 <MSS_UART_get_modem_status+0x2c>
    20b8:	687a      	ldr	r2, [r7, #4]
    20ba:	f240 6344 	movw	r3, #1604	; 0x644
    20be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20c2:	429a      	cmp	r2, r3
    20c4:	d000      	beq.n	20c8 <MSS_UART_get_modem_status+0x2c>
    20c6:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    20c8:	687a      	ldr	r2, [r7, #4]
    20ca:	f240 636c 	movw	r3, #1644	; 0x66c
    20ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20d2:	429a      	cmp	r2, r3
    20d4:	d006      	beq.n	20e4 <MSS_UART_get_modem_status+0x48>
    20d6:	687a      	ldr	r2, [r7, #4]
    20d8:	f240 6344 	movw	r3, #1604	; 0x644
    20dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20e0:	429a      	cmp	r2, r3
    20e2:	d103      	bne.n	20ec <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    20e4:	687b      	ldr	r3, [r7, #4]
    20e6:	681b      	ldr	r3, [r3, #0]
    20e8:	7e1b      	ldrb	r3, [r3, #24]
    20ea:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    20ec:	7bfb      	ldrb	r3, [r7, #15]
}
    20ee:	4618      	mov	r0, r3
    20f0:	f107 0714 	add.w	r7, r7, #20
    20f4:	46bd      	mov	sp, r7
    20f6:	bc80      	pop	{r7}
    20f8:	4770      	bx	lr
    20fa:	bf00      	nop

000020fc <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    20fc:	b480      	push	{r7}
    20fe:	b085      	sub	sp, #20
    2100:	af00      	add	r7, sp, #0
    2102:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    2104:	f04f 0300 	mov.w	r3, #0
    2108:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    210a:	687a      	ldr	r2, [r7, #4]
    210c:	f240 636c 	movw	r3, #1644	; 0x66c
    2110:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2114:	429a      	cmp	r2, r3
    2116:	d007      	beq.n	2128 <MSS_UART_get_tx_status+0x2c>
    2118:	687a      	ldr	r2, [r7, #4]
    211a:	f240 6344 	movw	r3, #1604	; 0x644
    211e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2122:	429a      	cmp	r2, r3
    2124:	d000      	beq.n	2128 <MSS_UART_get_tx_status+0x2c>
    2126:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2128:	687a      	ldr	r2, [r7, #4]
    212a:	f240 636c 	movw	r3, #1644	; 0x66c
    212e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2132:	429a      	cmp	r2, r3
    2134:	d006      	beq.n	2144 <MSS_UART_get_tx_status+0x48>
    2136:	687a      	ldr	r2, [r7, #4]
    2138:	f240 6344 	movw	r3, #1604	; 0x644
    213c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2140:	429a      	cmp	r2, r3
    2142:	d10f      	bne.n	2164 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2144:	687b      	ldr	r3, [r7, #4]
    2146:	681b      	ldr	r3, [r3, #0]
    2148:	7d1b      	ldrb	r3, [r3, #20]
    214a:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    214c:	687b      	ldr	r3, [r7, #4]
    214e:	7a9a      	ldrb	r2, [r3, #10]
    2150:	7bfb      	ldrb	r3, [r7, #15]
    2152:	ea42 0303 	orr.w	r3, r2, r3
    2156:	b2da      	uxtb	r2, r3
    2158:	687b      	ldr	r3, [r7, #4]
    215a:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    215c:	7bfb      	ldrb	r3, [r7, #15]
    215e:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2162:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2164:	7bfb      	ldrb	r3, [r7, #15]
}
    2166:	4618      	mov	r0, r3
    2168:	f107 0714 	add.w	r7, r7, #20
    216c:	46bd      	mov	sp, r7
    216e:	bc80      	pop	{r7}
    2170:	4770      	bx	lr
    2172:	bf00      	nop

00002174 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2174:	b480      	push	{r7}
    2176:	b083      	sub	sp, #12
    2178:	af00      	add	r7, sp, #0
    217a:	4603      	mov	r3, r0
    217c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    217e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2182:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2186:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    218a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    218e:	88f9      	ldrh	r1, [r7, #6]
    2190:	f001 011f 	and.w	r1, r1, #31
    2194:	f04f 0001 	mov.w	r0, #1
    2198:	fa00 f101 	lsl.w	r1, r0, r1
    219c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    21a0:	f107 070c 	add.w	r7, r7, #12
    21a4:	46bd      	mov	sp, r7
    21a6:	bc80      	pop	{r7}
    21a8:	4770      	bx	lr
    21aa:	bf00      	nop

000021ac <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    21ac:	b480      	push	{r7}
    21ae:	b083      	sub	sp, #12
    21b0:	af00      	add	r7, sp, #0
    21b2:	4603      	mov	r3, r0
    21b4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    21b6:	f24e 1300 	movw	r3, #57600	; 0xe100
    21ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
    21be:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    21c2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    21c6:	88f9      	ldrh	r1, [r7, #6]
    21c8:	f001 011f 	and.w	r1, r1, #31
    21cc:	f04f 0001 	mov.w	r0, #1
    21d0:	fa00 f101 	lsl.w	r1, r0, r1
    21d4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    21d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    21dc:	f107 070c 	add.w	r7, r7, #12
    21e0:	46bd      	mov	sp, r7
    21e2:	bc80      	pop	{r7}
    21e4:	4770      	bx	lr
    21e6:	bf00      	nop

000021e8 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    21e8:	b580      	push	{r7, lr}
    21ea:	b082      	sub	sp, #8
    21ec:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    21ee:	f242 0300 	movw	r3, #8192	; 0x2000
    21f2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    21f6:	f242 0200 	movw	r2, #8192	; 0x2000
    21fa:	f2ce 0204 	movt	r2, #57348	; 0xe004
    21fe:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2200:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    2204:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2206:	f04f 0300 	mov.w	r3, #0
    220a:	607b      	str	r3, [r7, #4]
    220c:	e00e      	b.n	222c <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    220e:	687a      	ldr	r2, [r7, #4]
    2210:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    2214:	f2c0 0301 	movt	r3, #1
    2218:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    221c:	b21b      	sxth	r3, r3
    221e:	4618      	mov	r0, r3
    2220:	f7ff ffc4 	bl	21ac <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2224:	687b      	ldr	r3, [r7, #4]
    2226:	f103 0301 	add.w	r3, r3, #1
    222a:	607b      	str	r3, [r7, #4]
    222c:	687b      	ldr	r3, [r7, #4]
    222e:	2b1f      	cmp	r3, #31
    2230:	d9ed      	bls.n	220e <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    2232:	f242 0300 	movw	r3, #8192	; 0x2000
    2236:	f2ce 0304 	movt	r3, #57348	; 0xe004
    223a:	f242 0200 	movw	r2, #8192	; 0x2000
    223e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2242:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2244:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    2248:	631a      	str	r2, [r3, #48]	; 0x30
}
    224a:	f107 0708 	add.w	r7, r7, #8
    224e:	46bd      	mov	sp, r7
    2250:	bd80      	pop	{r7, pc}
    2252:	bf00      	nop

00002254 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2254:	b480      	push	{r7}
    2256:	b085      	sub	sp, #20
    2258:	af00      	add	r7, sp, #0
    225a:	4603      	mov	r3, r0
    225c:	6039      	str	r1, [r7, #0]
    225e:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2260:	79fb      	ldrb	r3, [r7, #7]
    2262:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2264:	68fb      	ldr	r3, [r7, #12]
    2266:	2b1f      	cmp	r3, #31
    2268:	d900      	bls.n	226c <MSS_GPIO_config+0x18>
    226a:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    226c:	68fb      	ldr	r3, [r7, #12]
    226e:	2b1f      	cmp	r3, #31
    2270:	d808      	bhi.n	2284 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    2272:	68fa      	ldr	r2, [r7, #12]
    2274:	f642 3358 	movw	r3, #11096	; 0x2b58
    2278:	f2c0 0301 	movt	r3, #1
    227c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2280:	683a      	ldr	r2, [r7, #0]
    2282:	601a      	str	r2, [r3, #0]
    }
}
    2284:	f107 0714 	add.w	r7, r7, #20
    2288:	46bd      	mov	sp, r7
    228a:	bc80      	pop	{r7}
    228c:	4770      	bx	lr
    228e:	bf00      	nop

00002290 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    2290:	b480      	push	{r7}
    2292:	b085      	sub	sp, #20
    2294:	af00      	add	r7, sp, #0
    2296:	4602      	mov	r2, r0
    2298:	460b      	mov	r3, r1
    229a:	71fa      	strb	r2, [r7, #7]
    229c:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    229e:	79fb      	ldrb	r3, [r7, #7]
    22a0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    22a2:	68fb      	ldr	r3, [r7, #12]
    22a4:	2b1f      	cmp	r3, #31
    22a6:	d900      	bls.n	22aa <MSS_GPIO_set_output+0x1a>
    22a8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    22aa:	68fb      	ldr	r3, [r7, #12]
    22ac:	2b1f      	cmp	r3, #31
    22ae:	d809      	bhi.n	22c4 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    22b0:	f240 0300 	movw	r3, #0
    22b4:	f2c4 2326 	movt	r3, #16934	; 0x4226
    22b8:	68fa      	ldr	r2, [r7, #12]
    22ba:	79b9      	ldrb	r1, [r7, #6]
    22bc:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    22c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    22c4:	f107 0714 	add.w	r7, r7, #20
    22c8:	46bd      	mov	sp, r7
    22ca:	bc80      	pop	{r7}
    22cc:	4770      	bx	lr
    22ce:	bf00      	nop

000022d0 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    22d0:	b480      	push	{r7}
    22d2:	b087      	sub	sp, #28
    22d4:	af00      	add	r7, sp, #0
    22d6:	4602      	mov	r2, r0
    22d8:	460b      	mov	r3, r1
    22da:	71fa      	strb	r2, [r7, #7]
    22dc:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    22de:	79fb      	ldrb	r3, [r7, #7]
    22e0:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    22e2:	697b      	ldr	r3, [r7, #20]
    22e4:	2b1f      	cmp	r3, #31
    22e6:	d900      	bls.n	22ea <MSS_GPIO_drive_inout+0x1a>
    22e8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    22ea:	697b      	ldr	r3, [r7, #20]
    22ec:	2b1f      	cmp	r3, #31
    22ee:	d87d      	bhi.n	23ec <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    22f0:	79bb      	ldrb	r3, [r7, #6]
    22f2:	2b01      	cmp	r3, #1
    22f4:	d004      	beq.n	2300 <MSS_GPIO_drive_inout+0x30>
    22f6:	2b02      	cmp	r3, #2
    22f8:	d060      	beq.n	23bc <MSS_GPIO_drive_inout+0xec>
    22fa:	2b00      	cmp	r3, #0
    22fc:	d02e      	beq.n	235c <MSS_GPIO_drive_inout+0x8c>
    22fe:	e074      	b.n	23ea <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    2300:	f243 0300 	movw	r3, #12288	; 0x3000
    2304:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    230c:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    230e:	697b      	ldr	r3, [r7, #20]
    2310:	f04f 0201 	mov.w	r2, #1
    2314:	fa02 f303 	lsl.w	r3, r2, r3
    2318:	68fa      	ldr	r2, [r7, #12]
    231a:	ea42 0303 	orr.w	r3, r2, r3
    231e:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    2320:	f243 0300 	movw	r3, #12288	; 0x3000
    2324:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2328:	68fa      	ldr	r2, [r7, #12]
    232a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    232e:	697a      	ldr	r2, [r7, #20]
    2330:	f642 3358 	movw	r3, #11096	; 0x2b58
    2334:	f2c0 0301 	movt	r3, #1
    2338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    233c:	681b      	ldr	r3, [r3, #0]
    233e:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    2340:	693b      	ldr	r3, [r7, #16]
    2342:	f043 0304 	orr.w	r3, r3, #4
    2346:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    2348:	697a      	ldr	r2, [r7, #20]
    234a:	f642 3358 	movw	r3, #11096	; 0x2b58
    234e:	f2c0 0301 	movt	r3, #1
    2352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2356:	693a      	ldr	r2, [r7, #16]
    2358:	601a      	str	r2, [r3, #0]
            break;
    235a:	e047      	b.n	23ec <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    235c:	f243 0300 	movw	r3, #12288	; 0x3000
    2360:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2364:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    2368:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    236a:	697b      	ldr	r3, [r7, #20]
    236c:	f04f 0201 	mov.w	r2, #1
    2370:	fa02 f303 	lsl.w	r3, r2, r3
    2374:	ea6f 0303 	mvn.w	r3, r3
    2378:	68fa      	ldr	r2, [r7, #12]
    237a:	ea02 0303 	and.w	r3, r2, r3
    237e:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    2380:	f243 0300 	movw	r3, #12288	; 0x3000
    2384:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2388:	68fa      	ldr	r2, [r7, #12]
    238a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    238e:	697a      	ldr	r2, [r7, #20]
    2390:	f642 3358 	movw	r3, #11096	; 0x2b58
    2394:	f2c0 0301 	movt	r3, #1
    2398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    239c:	681b      	ldr	r3, [r3, #0]
    239e:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    23a0:	693b      	ldr	r3, [r7, #16]
    23a2:	f043 0304 	orr.w	r3, r3, #4
    23a6:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    23a8:	697a      	ldr	r2, [r7, #20]
    23aa:	f642 3358 	movw	r3, #11096	; 0x2b58
    23ae:	f2c0 0301 	movt	r3, #1
    23b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    23b6:	693a      	ldr	r2, [r7, #16]
    23b8:	601a      	str	r2, [r3, #0]
            break;
    23ba:	e017      	b.n	23ec <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    23bc:	697a      	ldr	r2, [r7, #20]
    23be:	f642 3358 	movw	r3, #11096	; 0x2b58
    23c2:	f2c0 0301 	movt	r3, #1
    23c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    23ca:	681b      	ldr	r3, [r3, #0]
    23cc:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    23ce:	693b      	ldr	r3, [r7, #16]
    23d0:	f023 0304 	bic.w	r3, r3, #4
    23d4:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    23d6:	697a      	ldr	r2, [r7, #20]
    23d8:	f642 3358 	movw	r3, #11096	; 0x2b58
    23dc:	f2c0 0301 	movt	r3, #1
    23e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    23e4:	693a      	ldr	r2, [r7, #16]
    23e6:	601a      	str	r2, [r3, #0]
            break;
    23e8:	e000      	b.n	23ec <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    23ea:	be00      	bkpt	0x0000
            break;
        }
    }
}
    23ec:	f107 071c 	add.w	r7, r7, #28
    23f0:	46bd      	mov	sp, r7
    23f2:	bc80      	pop	{r7}
    23f4:	4770      	bx	lr
    23f6:	bf00      	nop

000023f8 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    23f8:	b580      	push	{r7, lr}
    23fa:	b084      	sub	sp, #16
    23fc:	af00      	add	r7, sp, #0
    23fe:	4603      	mov	r3, r0
    2400:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    2402:	79fb      	ldrb	r3, [r7, #7]
    2404:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2406:	68fb      	ldr	r3, [r7, #12]
    2408:	2b1f      	cmp	r3, #31
    240a:	d900      	bls.n	240e <MSS_GPIO_enable_irq+0x16>
    240c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    240e:	68fb      	ldr	r3, [r7, #12]
    2410:	2b1f      	cmp	r3, #31
    2412:	d81e      	bhi.n	2452 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    2414:	68fa      	ldr	r2, [r7, #12]
    2416:	f642 3358 	movw	r3, #11096	; 0x2b58
    241a:	f2c0 0301 	movt	r3, #1
    241e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2422:	681b      	ldr	r3, [r3, #0]
    2424:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    2426:	68fa      	ldr	r2, [r7, #12]
    2428:	f642 3358 	movw	r3, #11096	; 0x2b58
    242c:	f2c0 0301 	movt	r3, #1
    2430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2434:	68ba      	ldr	r2, [r7, #8]
    2436:	f042 0208 	orr.w	r2, r2, #8
    243a:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    243c:	68fa      	ldr	r2, [r7, #12]
    243e:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    2442:	f2c0 0301 	movt	r3, #1
    2446:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    244a:	b21b      	sxth	r3, r3
    244c:	4618      	mov	r0, r3
    244e:	f7ff fe91 	bl	2174 <NVIC_EnableIRQ>
    }
}
    2452:	f107 0710 	add.w	r7, r7, #16
    2456:	46bd      	mov	sp, r7
    2458:	bd80      	pop	{r7, pc}
    245a:	bf00      	nop

0000245c <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    245c:	b480      	push	{r7}
    245e:	b085      	sub	sp, #20
    2460:	af00      	add	r7, sp, #0
    2462:	4603      	mov	r3, r0
    2464:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    2466:	79fb      	ldrb	r3, [r7, #7]
    2468:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    246a:	68fb      	ldr	r3, [r7, #12]
    246c:	2b1f      	cmp	r3, #31
    246e:	d900      	bls.n	2472 <MSS_GPIO_disable_irq+0x16>
    2470:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2472:	68fb      	ldr	r3, [r7, #12]
    2474:	2b1f      	cmp	r3, #31
    2476:	d813      	bhi.n	24a0 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    2478:	68fa      	ldr	r2, [r7, #12]
    247a:	f642 3358 	movw	r3, #11096	; 0x2b58
    247e:	f2c0 0301 	movt	r3, #1
    2482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2486:	681b      	ldr	r3, [r3, #0]
    2488:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    248a:	68fa      	ldr	r2, [r7, #12]
    248c:	f642 3358 	movw	r3, #11096	; 0x2b58
    2490:	f2c0 0301 	movt	r3, #1
    2494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2498:	68ba      	ldr	r2, [r7, #8]
    249a:	f022 0208 	bic.w	r2, r2, #8
    249e:	601a      	str	r2, [r3, #0]
    }
}
    24a0:	f107 0714 	add.w	r7, r7, #20
    24a4:	46bd      	mov	sp, r7
    24a6:	bc80      	pop	{r7}
    24a8:	4770      	bx	lr
    24aa:	bf00      	nop

000024ac <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    24ac:	b580      	push	{r7, lr}
    24ae:	b084      	sub	sp, #16
    24b0:	af00      	add	r7, sp, #0
    24b2:	4603      	mov	r3, r0
    24b4:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    24b6:	79fb      	ldrb	r3, [r7, #7]
    24b8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    24ba:	68fb      	ldr	r3, [r7, #12]
    24bc:	2b1f      	cmp	r3, #31
    24be:	d900      	bls.n	24c2 <MSS_GPIO_clear_irq+0x16>
    24c0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    24c2:	68fb      	ldr	r3, [r7, #12]
    24c4:	2b1f      	cmp	r3, #31
    24c6:	d815      	bhi.n	24f4 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    24c8:	f243 0300 	movw	r3, #12288	; 0x3000
    24cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
    24d0:	68fa      	ldr	r2, [r7, #12]
    24d2:	f04f 0101 	mov.w	r1, #1
    24d6:	fa01 f202 	lsl.w	r2, r1, r2
    24da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    24de:	68fa      	ldr	r2, [r7, #12]
    24e0:	f642 33d8 	movw	r3, #11224	; 0x2bd8
    24e4:	f2c0 0301 	movt	r3, #1
    24e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    24ec:	b21b      	sxth	r3, r3
    24ee:	4618      	mov	r0, r3
    24f0:	f7ff fe5c 	bl	21ac <NVIC_ClearPendingIRQ>
    }
}
    24f4:	f107 0710 	add.w	r7, r7, #16
    24f8:	46bd      	mov	sp, r7
    24fa:	bd80      	pop	{r7, pc}

000024fc <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    24fc:	b480      	push	{r7}
    24fe:	b085      	sub	sp, #20
    2500:	af00      	add	r7, sp, #0
    2502:	4603      	mov	r3, r0
    2504:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    2506:	f04f 0300 	mov.w	r3, #0
    250a:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    250c:	79fb      	ldrb	r3, [r7, #7]
    250e:	2b00      	cmp	r3, #0
    2510:	d000      	beq.n	2514 <ACE_get_channel_type+0x18>
    2512:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    2514:	79fb      	ldrb	r3, [r7, #7]
    2516:	2b00      	cmp	r3, #0
    2518:	d107      	bne.n	252a <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    251a:	79fa      	ldrb	r2, [r7, #7]
    251c:	f240 53c0 	movw	r3, #1472	; 0x5c0
    2520:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2524:	5c9b      	ldrb	r3, [r3, r2]
    2526:	73fb      	strb	r3, [r7, #15]
    2528:	e002      	b.n	2530 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    252a:	f04f 0300 	mov.w	r3, #0
    252e:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    2530:	7bfb      	ldrb	r3, [r7, #15]
}
    2532:	4618      	mov	r0, r3
    2534:	f107 0714 	add.w	r7, r7, #20
    2538:	46bd      	mov	sp, r7
    253a:	bc80      	pop	{r7}
    253c:	4770      	bx	lr
    253e:	bf00      	nop

00002540 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2540:	b480      	push	{r7}
    2542:	b085      	sub	sp, #20
    2544:	af00      	add	r7, sp, #0
    2546:	4602      	mov	r2, r0
    2548:	460b      	mov	r3, r1
    254a:	71fa      	strb	r2, [r7, #7]
    254c:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    254e:	79fa      	ldrb	r2, [r7, #7]
    2550:	f240 0318 	movw	r3, #24
    2554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2558:	ea4f 1202 	mov.w	r2, r2, lsl #4
    255c:	4413      	add	r3, r2
    255e:	791b      	ldrb	r3, [r3, #4]
    2560:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    2562:	7bbb      	ldrb	r3, [r7, #14]
    2564:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2568:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    256a:	7bfb      	ldrb	r3, [r7, #15]
    256c:	f240 0210 	movw	r2, #16
    2570:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2574:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2578:	4413      	add	r3, r2
    257a:	885b      	ldrh	r3, [r3, #2]
    257c:	88ba      	ldrh	r2, [r7, #4]
    257e:	fb02 f203 	mul.w	r2, r2, r3
    2582:	7bf9      	ldrb	r1, [r7, #15]
    2584:	f240 0310 	movw	r3, #16
    2588:	f2c2 0300 	movt	r3, #8192	; 0x2000
    258c:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    2590:	fbb2 f3f3 	udiv	r3, r2, r3
    2594:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    2596:	68bb      	ldr	r3, [r7, #8]
}
    2598:	4618      	mov	r0, r3
    259a:	f107 0714 	add.w	r7, r7, #20
    259e:	46bd      	mov	sp, r7
    25a0:	bc80      	pop	{r7}
    25a2:	4770      	bx	lr

000025a4 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    25a4:	b480      	push	{r7}
    25a6:	b087      	sub	sp, #28
    25a8:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    25aa:	f240 0300 	movw	r3, #0
    25ae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    25b2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    25b6:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    25b8:	f240 0300 	movw	r3, #0
    25bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    25c0:	f04f 0200 	mov.w	r2, #0
    25c4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    25c8:	f04f 0300 	mov.w	r3, #0
    25cc:	71fb      	strb	r3, [r7, #7]
    25ce:	e039      	b.n	2644 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    25d0:	79fb      	ldrb	r3, [r7, #7]
    25d2:	ea4f 0353 	mov.w	r3, r3, lsr #1
    25d6:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    25d8:	f240 0200 	movw	r2, #0
    25dc:	f2c4 0202 	movt	r2, #16386	; 0x4002
    25e0:	7c79      	ldrb	r1, [r7, #17]
    25e2:	460b      	mov	r3, r1
    25e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    25e8:	440b      	add	r3, r1
    25ea:	ea4f 1303 	mov.w	r3, r3, lsl #4
    25ee:	4413      	add	r3, r2
    25f0:	f503 7308 	add.w	r3, r3, #544	; 0x220
    25f4:	791b      	ldrb	r3, [r3, #4]
    25f6:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    25f8:	79fb      	ldrb	r3, [r7, #7]
    25fa:	f003 0301 	and.w	r3, r3, #1
    25fe:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    2600:	7cfb      	ldrb	r3, [r7, #19]
    2602:	2b00      	cmp	r3, #0
    2604:	d00d      	beq.n	2622 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    2606:	79f9      	ldrb	r1, [r7, #7]
    2608:	7cbb      	ldrb	r3, [r7, #18]
    260a:	ea4f 1353 	mov.w	r3, r3, lsr #5
    260e:	b2db      	uxtb	r3, r3
    2610:	461a      	mov	r2, r3
    2612:	f002 0203 	and.w	r2, r2, #3
    2616:	f240 53b4 	movw	r3, #1460	; 0x5b4
    261a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    261e:	545a      	strb	r2, [r3, r1]
    2620:	e00c      	b.n	263c <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    2622:	79f9      	ldrb	r1, [r7, #7]
    2624:	7cbb      	ldrb	r3, [r7, #18]
    2626:	ea4f 0353 	mov.w	r3, r3, lsr #1
    262a:	b2db      	uxtb	r3, r3
    262c:	461a      	mov	r2, r3
    262e:	f002 0203 	and.w	r2, r2, #3
    2632:	f240 53b4 	movw	r3, #1460	; 0x5b4
    2636:	f2c2 0300 	movt	r3, #8192	; 0x2000
    263a:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    263c:	79fb      	ldrb	r3, [r7, #7]
    263e:	f103 0301 	add.w	r3, r3, #1
    2642:	71fb      	strb	r3, [r7, #7]
    2644:	79fb      	ldrb	r3, [r7, #7]
    2646:	2b09      	cmp	r3, #9
    2648:	d9c2      	bls.n	25d0 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    264a:	f04f 0300 	mov.w	r3, #0
    264e:	60bb      	str	r3, [r7, #8]
    2650:	e073      	b.n	273a <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    2652:	68ba      	ldr	r2, [r7, #8]
    2654:	f240 0318 	movw	r3, #24
    2658:	f2c2 0300 	movt	r3, #8192	; 0x2000
    265c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2660:	4413      	add	r3, r2
    2662:	791b      	ldrb	r3, [r3, #4]
    2664:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    2666:	7dba      	ldrb	r2, [r7, #22]
    2668:	f642 4348 	movw	r3, #11336	; 0x2c48
    266c:	f2c0 0301 	movt	r3, #1
    2670:	5c9b      	ldrb	r3, [r3, r2]
    2672:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    2674:	7dba      	ldrb	r2, [r7, #22]
    2676:	f642 4318 	movw	r3, #11288	; 0x2c18
    267a:	f2c0 0301 	movt	r3, #1
    267e:	5c9b      	ldrb	r3, [r3, r2]
    2680:	2b01      	cmp	r3, #1
    2682:	d007      	beq.n	2694 <ace_init_convert+0xf0>
    2684:	2b02      	cmp	r3, #2
    2686:	d027      	beq.n	26d8 <ace_init_convert+0x134>
    2688:	2b00      	cmp	r3, #0
    268a:	d147      	bne.n	271c <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    268c:	f04f 0300 	mov.w	r3, #0
    2690:	75fb      	strb	r3, [r7, #23]
                break;
    2692:	e047      	b.n	2724 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    2694:	7d3b      	ldrb	r3, [r7, #20]
    2696:	2bff      	cmp	r3, #255	; 0xff
    2698:	d100      	bne.n	269c <ace_init_convert+0xf8>
    269a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    269c:	f240 0200 	movw	r2, #0
    26a0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    26a4:	7d39      	ldrb	r1, [r7, #20]
    26a6:	460b      	mov	r3, r1
    26a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    26ac:	440b      	add	r3, r1
    26ae:	ea4f 1303 	mov.w	r3, r3, lsl #4
    26b2:	4413      	add	r3, r2
    26b4:	f503 7308 	add.w	r3, r3, #544	; 0x220
    26b8:	7a1b      	ldrb	r3, [r3, #8]
    26ba:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    26bc:	7d7b      	ldrb	r3, [r7, #21]
    26be:	f003 0301 	and.w	r3, r3, #1
    26c2:	b2db      	uxtb	r3, r3
    26c4:	2b00      	cmp	r3, #0
    26c6:	d003      	beq.n	26d0 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    26c8:	f04f 0300 	mov.w	r3, #0
    26cc:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    26ce:	e029      	b.n	2724 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    26d0:	f04f 0301 	mov.w	r3, #1
    26d4:	75fb      	strb	r3, [r7, #23]
                }
                break;
    26d6:	e025      	b.n	2724 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    26d8:	7d3b      	ldrb	r3, [r7, #20]
    26da:	2bff      	cmp	r3, #255	; 0xff
    26dc:	d100      	bne.n	26e0 <ace_init_convert+0x13c>
    26de:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    26e0:	f240 0200 	movw	r2, #0
    26e4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    26e8:	7d39      	ldrb	r1, [r7, #20]
    26ea:	460b      	mov	r3, r1
    26ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
    26f0:	440b      	add	r3, r1
    26f2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    26f6:	4413      	add	r3, r2
    26f8:	f503 730a 	add.w	r3, r3, #552	; 0x228
    26fc:	791b      	ldrb	r3, [r3, #4]
    26fe:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    2700:	7d7b      	ldrb	r3, [r7, #21]
    2702:	f003 0301 	and.w	r3, r3, #1
    2706:	b2db      	uxtb	r3, r3
    2708:	2b00      	cmp	r3, #0
    270a:	d003      	beq.n	2714 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    270c:	f04f 0300 	mov.w	r3, #0
    2710:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    2712:	e007      	b.n	2724 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    2714:	f04f 0302 	mov.w	r3, #2
    2718:	75fb      	strb	r3, [r7, #23]
                }
                break;
    271a:	e003      	b.n	2724 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    271c:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    271e:	f04f 0300 	mov.w	r3, #0
    2722:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    2724:	68ba      	ldr	r2, [r7, #8]
    2726:	f240 53c0 	movw	r3, #1472	; 0x5c0
    272a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    272e:	7df9      	ldrb	r1, [r7, #23]
    2730:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    2732:	68bb      	ldr	r3, [r7, #8]
    2734:	f103 0301 	add.w	r3, r3, #1
    2738:	60bb      	str	r3, [r7, #8]
    273a:	68bb      	ldr	r3, [r7, #8]
    273c:	2b00      	cmp	r3, #0
    273e:	dd88      	ble.n	2652 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    2740:	f240 0300 	movw	r3, #0
    2744:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2748:	68fa      	ldr	r2, [r7, #12]
    274a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    274e:	f107 071c 	add.w	r7, r7, #28
    2752:	46bd      	mov	sp, r7
    2754:	bc80      	pop	{r7}
    2756:	4770      	bx	lr

00002758 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2758:	b480      	push	{r7}
    275a:	b08d      	sub	sp, #52	; 0x34
    275c:	af00      	add	r7, sp, #0
    275e:	4602      	mov	r2, r0
    2760:	460b      	mov	r3, r1
    2762:	71fa      	strb	r2, [r7, #7]
    2764:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2766:	79fa      	ldrb	r2, [r7, #7]
    2768:	f240 0318 	movw	r3, #24
    276c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2770:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2774:	4413      	add	r3, r2
    2776:	791b      	ldrb	r3, [r3, #4]
    2778:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    277a:	7cbb      	ldrb	r3, [r7, #18]
    277c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2780:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    2782:	7cba      	ldrb	r2, [r7, #18]
    2784:	f642 4378 	movw	r3, #11384	; 0x2c78
    2788:	f2c0 0301 	movt	r3, #1
    278c:	5c9b      	ldrb	r3, [r3, r2]
    278e:	2bff      	cmp	r3, #255	; 0xff
    2790:	d11c      	bne.n	27cc <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    2792:	7cfb      	ldrb	r3, [r7, #19]
    2794:	f240 0210 	movw	r2, #16
    2798:	f2c2 0200 	movt	r2, #8192	; 0x2000
    279c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    27a0:	4413      	add	r3, r2
    27a2:	885b      	ldrh	r3, [r3, #2]
    27a4:	88ba      	ldrh	r2, [r7, #4]
    27a6:	fb02 f203 	mul.w	r2, r2, r3
    27aa:	f240 1301 	movw	r3, #257	; 0x101
    27ae:	f2c0 0310 	movt	r3, #16
    27b2:	fba3 1302 	umull	r1, r3, r3, r2
    27b6:	ebc3 0202 	rsb	r2, r3, r2
    27ba:	ea4f 0252 	mov.w	r2, r2, lsr #1
    27be:	4413      	add	r3, r2
    27c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    27c4:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    27c6:	697b      	ldr	r3, [r7, #20]
    27c8:	60fb      	str	r3, [r7, #12]
    27ca:	e03d      	b.n	2848 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    27cc:	7cba      	ldrb	r2, [r7, #18]
    27ce:	f642 43a8 	movw	r3, #11432	; 0x2ca8
    27d2:	f2c0 0301 	movt	r3, #1
    27d6:	5c9b      	ldrb	r3, [r3, r2]
    27d8:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    27da:	7efa      	ldrb	r2, [r7, #27]
    27dc:	f240 53b4 	movw	r3, #1460	; 0x5b4
    27e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27e4:	5c9b      	ldrb	r3, [r3, r2]
    27e6:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    27e8:	88bb      	ldrh	r3, [r7, #4]
    27ea:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    27ec:	f640 73ff 	movw	r3, #4095	; 0xfff
    27f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    27f2:	7eba      	ldrb	r2, [r7, #26]
    27f4:	f642 43d8 	movw	r3, #11480	; 0x2cd8
    27f8:	f2c0 0301 	movt	r3, #1
    27fc:	5c9b      	ldrb	r3, [r3, r2]
    27fe:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    2800:	7eba      	ldrb	r2, [r7, #26]
    2802:	f642 43dc 	movw	r3, #11484	; 0x2cdc
    2806:	f2c0 0301 	movt	r3, #1
    280a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    280e:	b21b      	sxth	r3, r3
    2810:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    2812:	7cfb      	ldrb	r3, [r7, #19]
    2814:	f240 0210 	movw	r2, #16
    2818:	f2c2 0200 	movt	r2, #8192	; 0x2000
    281c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2820:	4413      	add	r3, r2
    2822:	885b      	ldrh	r3, [r3, #2]
    2824:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    2826:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    2828:	6abb      	ldr	r3, [r7, #40]	; 0x28
    282a:	ebc3 0302 	rsb	r3, r3, r2
    282e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2830:	6a39      	ldr	r1, [r7, #32]
    2832:	fb01 f202 	mul.w	r2, r1, r2
    2836:	fb02 f203 	mul.w	r2, r2, r3
    283a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    283c:	fb92 f3f3 	sdiv	r3, r2, r3
    2840:	69fa      	ldr	r2, [r7, #28]
    2842:	ebc3 0302 	rsb	r3, r3, r2
    2846:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    2848:	68fb      	ldr	r3, [r7, #12]
}
    284a:	4618      	mov	r0, r3
    284c:	f107 0734 	add.w	r7, r7, #52	; 0x34
    2850:	46bd      	mov	sp, r7
    2852:	bc80      	pop	{r7}
    2854:	4770      	bx	lr
    2856:	bf00      	nop

00002858 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2858:	b580      	push	{r7, lr}
    285a:	b086      	sub	sp, #24
    285c:	af00      	add	r7, sp, #0
    285e:	4602      	mov	r2, r0
    2860:	460b      	mov	r3, r1
    2862:	71fa      	strb	r2, [r7, #7]
    2864:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    2866:	f04f 0300 	mov.w	r3, #0
    286a:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    286c:	79fb      	ldrb	r3, [r7, #7]
    286e:	2b00      	cmp	r3, #0
    2870:	d000      	beq.n	2874 <ACE_convert_to_mA+0x1c>
    2872:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    2874:	79fb      	ldrb	r3, [r7, #7]
    2876:	2b00      	cmp	r3, #0
    2878:	d142      	bne.n	2900 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    287a:	79fa      	ldrb	r2, [r7, #7]
    287c:	f240 0318 	movw	r3, #24
    2880:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2884:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2888:	4413      	add	r3, r2
    288a:	791b      	ldrb	r3, [r3, #4]
    288c:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    288e:	7bbb      	ldrb	r3, [r7, #14]
    2890:	2b2f      	cmp	r3, #47	; 0x2f
    2892:	d900      	bls.n	2896 <ACE_convert_to_mA+0x3e>
    2894:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    2896:	7bba      	ldrb	r2, [r7, #14]
    2898:	f642 4318 	movw	r3, #11288	; 0x2c18
    289c:	f2c0 0301 	movt	r3, #1
    28a0:	5c9b      	ldrb	r3, [r3, r2]
    28a2:	2b01      	cmp	r3, #1
    28a4:	d12c      	bne.n	2900 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    28a6:	7bbb      	ldrb	r3, [r7, #14]
    28a8:	f003 0304 	and.w	r3, r3, #4
    28ac:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    28b0:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    28b2:	7bbb      	ldrb	r3, [r7, #14]
    28b4:	f003 0330 	and.w	r3, r3, #48	; 0x30
    28b8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    28bc:	b2db      	uxtb	r3, r3
    28be:	4413      	add	r3, r2
    28c0:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    28c2:	7bfb      	ldrb	r3, [r7, #15]
    28c4:	2b03      	cmp	r3, #3
    28c6:	d81b      	bhi.n	2900 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    28c8:	7bfa      	ldrb	r2, [r7, #15]
    28ca:	f642 23ec 	movw	r3, #10988	; 0x2aec
    28ce:	f2c0 0301 	movt	r3, #1
    28d2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    28d6:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    28d8:	79fa      	ldrb	r2, [r7, #7]
    28da:	88bb      	ldrh	r3, [r7, #4]
    28dc:	4610      	mov	r0, r2
    28de:	4619      	mov	r1, r3
    28e0:	f7ff ff3a 	bl	2758 <ACE_convert_to_mV>
    28e4:	4603      	mov	r3, r0
    28e6:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    28e8:	697a      	ldr	r2, [r7, #20]
    28ea:	4613      	mov	r3, r2
    28ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    28f0:	4413      	add	r3, r2
    28f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    28f6:	461a      	mov	r2, r3
    28f8:	693b      	ldr	r3, [r7, #16]
    28fa:	fbb2 f3f3 	udiv	r3, r2, r3
    28fe:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    2900:	68bb      	ldr	r3, [r7, #8]
}
    2902:	4618      	mov	r0, r3
    2904:	f107 0718 	add.w	r7, r7, #24
    2908:	46bd      	mov	sp, r7
    290a:	bd80      	pop	{r7, pc}

0000290c <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    290c:	b580      	push	{r7, lr}
    290e:	b086      	sub	sp, #24
    2910:	af00      	add	r7, sp, #0
    2912:	4602      	mov	r2, r0
    2914:	460b      	mov	r3, r1
    2916:	71fa      	strb	r2, [r7, #7]
    2918:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    291a:	f04f 0300 	mov.w	r3, #0
    291e:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    2920:	79fb      	ldrb	r3, [r7, #7]
    2922:	2b00      	cmp	r3, #0
    2924:	d000      	beq.n	2928 <ACE_convert_to_uA+0x1c>
    2926:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    2928:	79fb      	ldrb	r3, [r7, #7]
    292a:	2b00      	cmp	r3, #0
    292c:	d13f      	bne.n	29ae <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    292e:	79fa      	ldrb	r2, [r7, #7]
    2930:	f240 0318 	movw	r3, #24
    2934:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2938:	ea4f 1202 	mov.w	r2, r2, lsl #4
    293c:	4413      	add	r3, r2
    293e:	791b      	ldrb	r3, [r3, #4]
    2940:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    2942:	7bbb      	ldrb	r3, [r7, #14]
    2944:	2b2f      	cmp	r3, #47	; 0x2f
    2946:	d900      	bls.n	294a <ACE_convert_to_uA+0x3e>
    2948:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    294a:	7bba      	ldrb	r2, [r7, #14]
    294c:	f642 4318 	movw	r3, #11288	; 0x2c18
    2950:	f2c0 0301 	movt	r3, #1
    2954:	5c9b      	ldrb	r3, [r3, r2]
    2956:	2b01      	cmp	r3, #1
    2958:	d129      	bne.n	29ae <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    295a:	7bbb      	ldrb	r3, [r7, #14]
    295c:	f003 0304 	and.w	r3, r3, #4
    2960:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    2964:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2966:	7bbb      	ldrb	r3, [r7, #14]
    2968:	f003 0330 	and.w	r3, r3, #48	; 0x30
    296c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    2970:	b2db      	uxtb	r3, r3
    2972:	4413      	add	r3, r2
    2974:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    2976:	7bfb      	ldrb	r3, [r7, #15]
    2978:	2b03      	cmp	r3, #3
    297a:	d818      	bhi.n	29ae <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    297c:	7bfa      	ldrb	r2, [r7, #15]
    297e:	f642 23ec 	movw	r3, #10988	; 0x2aec
    2982:	f2c0 0301 	movt	r3, #1
    2986:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    298a:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    298c:	79fa      	ldrb	r2, [r7, #7]
    298e:	88bb      	ldrh	r3, [r7, #4]
    2990:	4610      	mov	r0, r2
    2992:	4619      	mov	r1, r3
    2994:	f7ff fee0 	bl	2758 <ACE_convert_to_mV>
    2998:	4603      	mov	r3, r0
    299a:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    299c:	697b      	ldr	r3, [r7, #20]
    299e:	f644 6220 	movw	r2, #20000	; 0x4e20
    29a2:	fb02 f203 	mul.w	r2, r2, r3
    29a6:	693b      	ldr	r3, [r7, #16]
    29a8:	fbb2 f3f3 	udiv	r3, r2, r3
    29ac:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    29ae:	68bb      	ldr	r3, [r7, #8]
}
    29b0:	4618      	mov	r0, r3
    29b2:	f107 0718 	add.w	r7, r7, #24
    29b6:	46bd      	mov	sp, r7
    29b8:	bd80      	pop	{r7, pc}
    29ba:	bf00      	nop

000029bc <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    29bc:	b580      	push	{r7, lr}
    29be:	b084      	sub	sp, #16
    29c0:	af00      	add	r7, sp, #0
    29c2:	4602      	mov	r2, r0
    29c4:	460b      	mov	r3, r1
    29c6:	71fa      	strb	r2, [r7, #7]
    29c8:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    29ca:	79fa      	ldrb	r2, [r7, #7]
    29cc:	88bb      	ldrh	r3, [r7, #4]
    29ce:	4610      	mov	r0, r2
    29d0:	4619      	mov	r1, r3
    29d2:	f7ff fec1 	bl	2758 <ACE_convert_to_mV>
    29d6:	4603      	mov	r3, r0
    29d8:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    29da:	68fa      	ldr	r2, [r7, #12]
    29dc:	4613      	mov	r3, r2
    29de:	ea4f 0383 	mov.w	r3, r3, lsl #2
    29e2:	4413      	add	r3, r2
    29e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    29e8:	461a      	mov	r2, r3
    29ea:	f248 531f 	movw	r3, #34079	; 0x851f
    29ee:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    29f2:	fba3 1302 	umull	r1, r3, r3, r2
    29f6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    29fa:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    29fc:	68bb      	ldr	r3, [r7, #8]
}
    29fe:	4618      	mov	r0, r3
    2a00:	f107 0710 	add.w	r7, r7, #16
    2a04:	46bd      	mov	sp, r7
    2a06:	bd80      	pop	{r7, pc}

00002a08 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2a08:	b580      	push	{r7, lr}
    2a0a:	b084      	sub	sp, #16
    2a0c:	af00      	add	r7, sp, #0
    2a0e:	4602      	mov	r2, r0
    2a10:	460b      	mov	r3, r1
    2a12:	71fa      	strb	r2, [r7, #7]
    2a14:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    2a16:	79fa      	ldrb	r2, [r7, #7]
    2a18:	88bb      	ldrh	r3, [r7, #4]
    2a1a:	4610      	mov	r0, r2
    2a1c:	4619      	mov	r1, r3
    2a1e:	f7ff fe9b 	bl	2758 <ACE_convert_to_mV>
    2a22:	4603      	mov	r3, r0
    2a24:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    2a26:	68fb      	ldr	r3, [r7, #12]
    2a28:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2a2c:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    2a30:	f1a3 030b 	sub.w	r3, r3, #11
    2a34:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    2a36:	68bb      	ldr	r3, [r7, #8]
}
    2a38:	4618      	mov	r0, r3
    2a3a:	f107 0710 	add.w	r7, r7, #16
    2a3e:	46bd      	mov	sp, r7
    2a40:	bd80      	pop	{r7, pc}
    2a42:	bf00      	nop

00002a44 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2a44:	b580      	push	{r7, lr}
    2a46:	b084      	sub	sp, #16
    2a48:	af00      	add	r7, sp, #0
    2a4a:	4602      	mov	r2, r0
    2a4c:	460b      	mov	r3, r1
    2a4e:	71fa      	strb	r2, [r7, #7]
    2a50:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    2a52:	79fa      	ldrb	r2, [r7, #7]
    2a54:	88bb      	ldrh	r3, [r7, #4]
    2a56:	4610      	mov	r0, r2
    2a58:	4619      	mov	r1, r3
    2a5a:	f7ff ffaf 	bl	29bc <ACE_convert_to_Kelvin>
    2a5e:	4603      	mov	r3, r0
    2a60:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    2a62:	68fa      	ldr	r2, [r7, #12]
    2a64:	4613      	mov	r3, r2
    2a66:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2a6a:	441a      	add	r2, r3
    2a6c:	f246 6367 	movw	r3, #26215	; 0x6667
    2a70:	f2c6 6366 	movt	r3, #26214	; 0x6666
    2a74:	fb83 1302 	smull	r1, r3, r3, r2
    2a78:	ea4f 0163 	mov.w	r1, r3, asr #1
    2a7c:	ea4f 73e2 	mov.w	r3, r2, asr #31
    2a80:	ebc3 0301 	rsb	r3, r3, r1
    2a84:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    2a88:	f1a3 0303 	sub.w	r3, r3, #3
    2a8c:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    2a8e:	68fb      	ldr	r3, [r7, #12]
}
    2a90:	4618      	mov	r0, r3
    2a92:	f107 0710 	add.w	r7, r7, #16
    2a96:	46bd      	mov	sp, r7
    2a98:	bd80      	pop	{r7, pc}
    2a9a:	bf00      	nop

00002a9c <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    2a9c:	b480      	push	{r7}
    2a9e:	b085      	sub	sp, #20
    2aa0:	af00      	add	r7, sp, #0
    2aa2:	4603      	mov	r3, r0
    2aa4:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    2aa6:	f04f 0300 	mov.w	r3, #0
    2aaa:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    2aac:	79fb      	ldrb	r3, [r7, #7]
    2aae:	2b00      	cmp	r3, #0
    2ab0:	d109      	bne.n	2ac6 <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    2ab2:	79fa      	ldrb	r2, [r7, #7]
    2ab4:	f240 0318 	movw	r3, #24
    2ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2abc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2ac0:	4413      	add	r3, r2
    2ac2:	681b      	ldr	r3, [r3, #0]
    2ac4:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    2ac6:	68fb      	ldr	r3, [r7, #12]
}
    2ac8:	4618      	mov	r0, r3
    2aca:	f107 0714 	add.w	r7, r7, #20
    2ace:	46bd      	mov	sp, r7
    2ad0:	bc80      	pop	{r7}
    2ad2:	4770      	bx	lr

00002ad4 <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    2ad4:	b480      	push	{r7}
    2ad6:	b087      	sub	sp, #28
    2ad8:	af00      	add	r7, sp, #0
    2ada:	4603      	mov	r3, r0
    2adc:	6039      	str	r1, [r7, #0]
    2ade:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2ae0:	79fa      	ldrb	r2, [r7, #7]
    2ae2:	f240 0318 	movw	r3, #24
    2ae6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aea:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2aee:	4413      	add	r3, r2
    2af0:	791b      	ldrb	r3, [r3, #4]
    2af2:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    2af4:	7bbb      	ldrb	r3, [r7, #14]
    2af6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2afa:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    2afc:	7bfb      	ldrb	r3, [r7, #15]
    2afe:	f240 0210 	movw	r2, #16
    2b02:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2b06:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2b0a:	4413      	add	r3, r2
    2b0c:	885b      	ldrh	r3, [r3, #2]
    2b0e:	461a      	mov	r2, r3
    2b10:	683b      	ldr	r3, [r7, #0]
    2b12:	429a      	cmp	r2, r3
    2b14:	d20a      	bcs.n	2b2c <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    2b16:	7bfa      	ldrb	r2, [r7, #15]
    2b18:	f240 0310 	movw	r3, #16
    2b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b20:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    2b24:	f103 33ff 	add.w	r3, r3, #4294967295
    2b28:	81bb      	strh	r3, [r7, #12]
    2b2a:	e01b      	b.n	2b64 <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    2b2c:	7bfb      	ldrb	r3, [r7, #15]
    2b2e:	f240 0210 	movw	r2, #16
    2b32:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2b36:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2b3a:	4413      	add	r3, r2
    2b3c:	885b      	ldrh	r3, [r3, #2]
    2b3e:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    2b40:	7bfa      	ldrb	r2, [r7, #15]
    2b42:	f240 0310 	movw	r3, #16
    2b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b4a:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    2b4e:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    2b50:	697b      	ldr	r3, [r7, #20]
    2b52:	f103 33ff 	add.w	r3, r3, #4294967295
    2b56:	683a      	ldr	r2, [r7, #0]
    2b58:	fb02 f203 	mul.w	r2, r2, r3
    2b5c:	693b      	ldr	r3, [r7, #16]
    2b5e:	fbb2 f3f3 	udiv	r3, r2, r3
    2b62:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    2b64:	89bb      	ldrh	r3, [r7, #12]
}
    2b66:	4618      	mov	r0, r3
    2b68:	f107 071c 	add.w	r7, r7, #28
    2b6c:	46bd      	mov	sp, r7
    2b6e:	bc80      	pop	{r7}
    2b70:	4770      	bx	lr
    2b72:	bf00      	nop

00002b74 <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    2b74:	b480      	push	{r7}
    2b76:	b085      	sub	sp, #20
    2b78:	af00      	add	r7, sp, #0
    2b7a:	4603      	mov	r3, r0
    2b7c:	6039      	str	r1, [r7, #0]
    2b7e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2b80:	79fa      	ldrb	r2, [r7, #7]
    2b82:	f240 0318 	movw	r3, #24
    2b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b8a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2b8e:	4413      	add	r3, r2
    2b90:	791b      	ldrb	r3, [r3, #4]
    2b92:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    2b94:	7bbb      	ldrb	r3, [r7, #14]
    2b96:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2b9a:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    2b9c:	7bfb      	ldrb	r3, [r7, #15]
    2b9e:	f240 0210 	movw	r2, #16
    2ba2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2ba6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2baa:	4413      	add	r3, r2
    2bac:	885b      	ldrh	r3, [r3, #2]
    2bae:	461a      	mov	r2, r3
    2bb0:	683b      	ldr	r3, [r7, #0]
    2bb2:	429a      	cmp	r2, r3
    2bb4:	d203      	bcs.n	2bbe <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    2bb6:	f640 73ff 	movw	r3, #4095	; 0xfff
    2bba:	81bb      	strh	r3, [r7, #12]
    2bbc:	e011      	b.n	2be2 <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    2bbe:	683a      	ldr	r2, [r7, #0]
    2bc0:	4613      	mov	r3, r2
    2bc2:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2bc6:	ebc2 0103 	rsb	r1, r2, r3
    2bca:	7bfb      	ldrb	r3, [r7, #15]
    2bcc:	f240 0210 	movw	r2, #16
    2bd0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2bd4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2bd8:	4413      	add	r3, r2
    2bda:	885b      	ldrh	r3, [r3, #2]
    2bdc:	fbb1 f3f3 	udiv	r3, r1, r3
    2be0:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    2be2:	89bb      	ldrh	r3, [r7, #12]
}
    2be4:	4618      	mov	r0, r3
    2be6:	f107 0714 	add.w	r7, r7, #20
    2bea:	46bd      	mov	sp, r7
    2bec:	bc80      	pop	{r7}
    2bee:	4770      	bx	lr

00002bf0 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    2bf0:	b480      	push	{r7}
    2bf2:	b08b      	sub	sp, #44	; 0x2c
    2bf4:	af00      	add	r7, sp, #0
    2bf6:	4603      	mov	r3, r0
    2bf8:	6039      	str	r1, [r7, #0]
    2bfa:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2bfc:	79fa      	ldrb	r2, [r7, #7]
    2bfe:	f240 0318 	movw	r3, #24
    2c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c06:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2c0a:	4413      	add	r3, r2
    2c0c:	791b      	ldrb	r3, [r3, #4]
    2c0e:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    2c10:	7abb      	ldrb	r3, [r7, #10]
    2c12:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2c16:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    2c18:	7aba      	ldrb	r2, [r7, #10]
    2c1a:	f642 4378 	movw	r3, #11384	; 0x2c78
    2c1e:	f2c0 0301 	movt	r3, #1
    2c22:	5c9b      	ldrb	r3, [r3, r2]
    2c24:	2bff      	cmp	r3, #255	; 0xff
    2c26:	d11b      	bne.n	2c60 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    2c28:	683b      	ldr	r3, [r7, #0]
    2c2a:	2b00      	cmp	r3, #0
    2c2c:	dd02      	ble.n	2c34 <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    2c2e:	683b      	ldr	r3, [r7, #0]
    2c30:	60fb      	str	r3, [r7, #12]
    2c32:	e002      	b.n	2c3a <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    2c34:	f04f 0300 	mov.w	r3, #0
    2c38:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    2c3a:	68fa      	ldr	r2, [r7, #12]
    2c3c:	4613      	mov	r3, r2
    2c3e:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2c42:	ebc2 0103 	rsb	r1, r2, r3
    2c46:	7afb      	ldrb	r3, [r7, #11]
    2c48:	f240 0210 	movw	r2, #16
    2c4c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2c50:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2c54:	4413      	add	r3, r2
    2c56:	885b      	ldrh	r3, [r3, #2]
    2c58:	fbb1 f3f3 	udiv	r3, r1, r3
    2c5c:	813b      	strh	r3, [r7, #8]
    2c5e:	e03f      	b.n	2ce0 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    2c60:	7aba      	ldrb	r2, [r7, #10]
    2c62:	f642 43a8 	movw	r3, #11432	; 0x2ca8
    2c66:	f2c0 0301 	movt	r3, #1
    2c6a:	5c9b      	ldrb	r3, [r3, r2]
    2c6c:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    2c6e:	7cba      	ldrb	r2, [r7, #18]
    2c70:	f240 53b4 	movw	r3, #1460	; 0x5b4
    2c74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c78:	5c9b      	ldrb	r3, [r3, r2]
    2c7a:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    2c7c:	f640 73ff 	movw	r3, #4095	; 0xfff
    2c80:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    2c82:	7cfa      	ldrb	r2, [r7, #19]
    2c84:	f642 43d8 	movw	r3, #11480	; 0x2cd8
    2c88:	f2c0 0301 	movt	r3, #1
    2c8c:	5c9b      	ldrb	r3, [r3, r2]
    2c8e:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    2c90:	7cfa      	ldrb	r2, [r7, #19]
    2c92:	f642 43dc 	movw	r3, #11484	; 0x2cdc
    2c96:	f2c0 0301 	movt	r3, #1
    2c9a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2c9e:	b21b      	sxth	r3, r3
    2ca0:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    2ca2:	7afb      	ldrb	r3, [r7, #11]
    2ca4:	f240 0210 	movw	r2, #16
    2ca8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2cac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2cb0:	4413      	add	r3, r2
    2cb2:	885b      	ldrh	r3, [r3, #2]
    2cb4:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    2cb6:	697a      	ldr	r2, [r7, #20]
    2cb8:	683b      	ldr	r3, [r7, #0]
    2cba:	ebc3 0302 	rsb	r3, r3, r2
    2cbe:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    2cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2cc2:	b29a      	uxth	r2, r3
    2cc4:	69bb      	ldr	r3, [r7, #24]
    2cc6:	6a79      	ldr	r1, [r7, #36]	; 0x24
    2cc8:	fb01 f103 	mul.w	r1, r1, r3
    2ccc:	69fb      	ldr	r3, [r7, #28]
    2cce:	fbb1 f1f3 	udiv	r1, r1, r3
    2cd2:	6a3b      	ldr	r3, [r7, #32]
    2cd4:	fbb1 f3f3 	udiv	r3, r1, r3
    2cd8:	b29b      	uxth	r3, r3
    2cda:	ebc3 0302 	rsb	r3, r3, r2
    2cde:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2ce0:	893a      	ldrh	r2, [r7, #8]
    2ce2:	f640 73ff 	movw	r3, #4095	; 0xfff
    2ce6:	429a      	cmp	r2, r3
    2ce8:	d902      	bls.n	2cf0 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2cea:	f640 73ff 	movw	r3, #4095	; 0xfff
    2cee:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    2cf0:	893b      	ldrh	r3, [r7, #8]
}
    2cf2:	4618      	mov	r0, r3
    2cf4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    2cf8:	46bd      	mov	sp, r7
    2cfa:	bc80      	pop	{r7}
    2cfc:	4770      	bx	lr
    2cfe:	bf00      	nop

00002d00 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    2d00:	b580      	push	{r7, lr}
    2d02:	b086      	sub	sp, #24
    2d04:	af00      	add	r7, sp, #0
    2d06:	4603      	mov	r3, r0
    2d08:	6039      	str	r1, [r7, #0]
    2d0a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    2d0c:	f04f 0300 	mov.w	r3, #0
    2d10:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    2d12:	f04f 0301 	mov.w	r3, #1
    2d16:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    2d18:	79fb      	ldrb	r3, [r7, #7]
    2d1a:	2b00      	cmp	r3, #0
    2d1c:	d000      	beq.n	2d20 <ACE_convert_from_mA+0x20>
    2d1e:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2d20:	79fa      	ldrb	r2, [r7, #7]
    2d22:	f240 0318 	movw	r3, #24
    2d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d2a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2d2e:	4413      	add	r3, r2
    2d30:	791b      	ldrb	r3, [r3, #4]
    2d32:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    2d34:	7dbb      	ldrb	r3, [r7, #22]
    2d36:	2b2f      	cmp	r3, #47	; 0x2f
    2d38:	d900      	bls.n	2d3c <ACE_convert_from_mA+0x3c>
    2d3a:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    2d3c:	7dba      	ldrb	r2, [r7, #22]
    2d3e:	f642 4318 	movw	r3, #11288	; 0x2c18
    2d42:	f2c0 0301 	movt	r3, #1
    2d46:	5c9b      	ldrb	r3, [r3, r2]
    2d48:	2b01      	cmp	r3, #1
    2d4a:	d134      	bne.n	2db6 <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2d4c:	7dbb      	ldrb	r3, [r7, #22]
    2d4e:	f003 0304 	and.w	r3, r3, #4
    2d52:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2d56:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2d58:	7dbb      	ldrb	r3, [r7, #22]
    2d5a:	f003 0330 	and.w	r3, r3, #48	; 0x30
    2d5e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2d62:	b2db      	uxtb	r3, r3
    2d64:	4413      	add	r3, r2
    2d66:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    2d68:	7dfb      	ldrb	r3, [r7, #23]
    2d6a:	2b03      	cmp	r3, #3
    2d6c:	d823      	bhi.n	2db6 <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    2d6e:	7dfa      	ldrb	r2, [r7, #23]
    2d70:	f642 23ec 	movw	r3, #10988	; 0x2aec
    2d74:	f2c0 0301 	movt	r3, #1
    2d78:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2d7c:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    2d7e:	683b      	ldr	r3, [r7, #0]
    2d80:	693a      	ldr	r2, [r7, #16]
    2d82:	fb02 f203 	mul.w	r2, r2, r3
    2d86:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    2d8a:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    2d8e:	fba3 1302 	umull	r1, r3, r3, r2
    2d92:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2d96:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2d98:	79fb      	ldrb	r3, [r7, #7]
    2d9a:	4618      	mov	r0, r3
    2d9c:	68f9      	ldr	r1, [r7, #12]
    2d9e:	f7ff fee9 	bl	2b74 <convert_mV_to_ppe_value>
    2da2:	4603      	mov	r3, r0
    2da4:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2da6:	897a      	ldrh	r2, [r7, #10]
    2da8:	f640 73ff 	movw	r3, #4095	; 0xfff
    2dac:	429a      	cmp	r2, r3
    2dae:	d902      	bls.n	2db6 <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    2db0:	f640 73ff 	movw	r3, #4095	; 0xfff
    2db4:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    2db6:	897b      	ldrh	r3, [r7, #10]
}
    2db8:	4618      	mov	r0, r3
    2dba:	f107 0718 	add.w	r7, r7, #24
    2dbe:	46bd      	mov	sp, r7
    2dc0:	bd80      	pop	{r7, pc}
    2dc2:	bf00      	nop

00002dc4 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    2dc4:	b580      	push	{r7, lr}
    2dc6:	b086      	sub	sp, #24
    2dc8:	af00      	add	r7, sp, #0
    2dca:	4603      	mov	r3, r0
    2dcc:	6039      	str	r1, [r7, #0]
    2dce:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    2dd0:	f04f 0300 	mov.w	r3, #0
    2dd4:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    2dd6:	f04f 0301 	mov.w	r3, #1
    2dda:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    2ddc:	79fb      	ldrb	r3, [r7, #7]
    2dde:	2b00      	cmp	r3, #0
    2de0:	d000      	beq.n	2de4 <ACE_convert_from_uA+0x20>
    2de2:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2de4:	79fa      	ldrb	r2, [r7, #7]
    2de6:	f240 0318 	movw	r3, #24
    2dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dee:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2df2:	4413      	add	r3, r2
    2df4:	791b      	ldrb	r3, [r3, #4]
    2df6:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    2df8:	7dbb      	ldrb	r3, [r7, #22]
    2dfa:	2b2f      	cmp	r3, #47	; 0x2f
    2dfc:	d900      	bls.n	2e00 <ACE_convert_from_uA+0x3c>
    2dfe:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    2e00:	7dba      	ldrb	r2, [r7, #22]
    2e02:	f642 4318 	movw	r3, #11288	; 0x2c18
    2e06:	f2c0 0301 	movt	r3, #1
    2e0a:	5c9b      	ldrb	r3, [r3, r2]
    2e0c:	2b01      	cmp	r3, #1
    2e0e:	d134      	bne.n	2e7a <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2e10:	7dbb      	ldrb	r3, [r7, #22]
    2e12:	f003 0304 	and.w	r3, r3, #4
    2e16:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2e1a:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    2e1c:	7dbb      	ldrb	r3, [r7, #22]
    2e1e:	f003 0330 	and.w	r3, r3, #48	; 0x30
    2e22:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    2e26:	b2db      	uxtb	r3, r3
    2e28:	4413      	add	r3, r2
    2e2a:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    2e2c:	7dfb      	ldrb	r3, [r7, #23]
    2e2e:	2b03      	cmp	r3, #3
    2e30:	d823      	bhi.n	2e7a <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    2e32:	7dfa      	ldrb	r2, [r7, #23]
    2e34:	f642 23ec 	movw	r3, #10988	; 0x2aec
    2e38:	f2c0 0301 	movt	r3, #1
    2e3c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2e40:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    2e42:	683b      	ldr	r3, [r7, #0]
    2e44:	693a      	ldr	r2, [r7, #16]
    2e46:	fb02 f203 	mul.w	r2, r2, r3
    2e4a:	f241 7359 	movw	r3, #5977	; 0x1759
    2e4e:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    2e52:	fba3 1302 	umull	r1, r3, r3, r2
    2e56:	ea4f 3393 	mov.w	r3, r3, lsr #14
    2e5a:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2e5c:	79fb      	ldrb	r3, [r7, #7]
    2e5e:	4618      	mov	r0, r3
    2e60:	68f9      	ldr	r1, [r7, #12]
    2e62:	f7ff fe87 	bl	2b74 <convert_mV_to_ppe_value>
    2e66:	4603      	mov	r3, r0
    2e68:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2e6a:	897a      	ldrh	r2, [r7, #10]
    2e6c:	f640 73ff 	movw	r3, #4095	; 0xfff
    2e70:	429a      	cmp	r2, r3
    2e72:	d902      	bls.n	2e7a <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    2e74:	f640 73ff 	movw	r3, #4095	; 0xfff
    2e78:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    2e7a:	897b      	ldrh	r3, [r7, #10]
}
    2e7c:	4618      	mov	r0, r3
    2e7e:	f107 0718 	add.w	r7, r7, #24
    2e82:	46bd      	mov	sp, r7
    2e84:	bd80      	pop	{r7, pc}
    2e86:	bf00      	nop

00002e88 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    2e88:	b580      	push	{r7, lr}
    2e8a:	b084      	sub	sp, #16
    2e8c:	af00      	add	r7, sp, #0
    2e8e:	4603      	mov	r3, r0
    2e90:	6039      	str	r1, [r7, #0]
    2e92:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    2e94:	683a      	ldr	r2, [r7, #0]
    2e96:	4613      	mov	r3, r2
    2e98:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2e9c:	4413      	add	r3, r2
    2e9e:	ea4f 0283 	mov.w	r2, r3, lsl #2
    2ea2:	441a      	add	r2, r3
    2ea4:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    2ea8:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    2eac:	fba3 1302 	umull	r1, r3, r3, r2
    2eb0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    2eb4:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2eb6:	79fb      	ldrb	r3, [r7, #7]
    2eb8:	4618      	mov	r0, r3
    2eba:	68f9      	ldr	r1, [r7, #12]
    2ebc:	f7ff fe5a 	bl	2b74 <convert_mV_to_ppe_value>
    2ec0:	4603      	mov	r3, r0
    2ec2:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2ec4:	897a      	ldrh	r2, [r7, #10]
    2ec6:	f640 73ff 	movw	r3, #4095	; 0xfff
    2eca:	429a      	cmp	r2, r3
    2ecc:	d902      	bls.n	2ed4 <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2ece:	f640 73ff 	movw	r3, #4095	; 0xfff
    2ed2:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    2ed4:	897b      	ldrh	r3, [r7, #10]
}
    2ed6:	4618      	mov	r0, r3
    2ed8:	f107 0710 	add.w	r7, r7, #16
    2edc:	46bd      	mov	sp, r7
    2ede:	bd80      	pop	{r7, pc}

00002ee0 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    2ee0:	b580      	push	{r7, lr}
    2ee2:	b084      	sub	sp, #16
    2ee4:	af00      	add	r7, sp, #0
    2ee6:	4603      	mov	r3, r0
    2ee8:	6039      	str	r1, [r7, #0]
    2eea:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    2eec:	683b      	ldr	r3, [r7, #0]
    2eee:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    2ef2:	f103 030b 	add.w	r3, r3, #11
    2ef6:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    2ef8:	683b      	ldr	r3, [r7, #0]
    2efa:	ea4f 0393 	mov.w	r3, r3, lsr #2
    2efe:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    2f00:	79fb      	ldrb	r3, [r7, #7]
    2f02:	4618      	mov	r0, r3
    2f04:	68f9      	ldr	r1, [r7, #12]
    2f06:	f7ff fe35 	bl	2b74 <convert_mV_to_ppe_value>
    2f0a:	4603      	mov	r3, r0
    2f0c:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2f0e:	897a      	ldrh	r2, [r7, #10]
    2f10:	f640 73ff 	movw	r3, #4095	; 0xfff
    2f14:	429a      	cmp	r2, r3
    2f16:	d902      	bls.n	2f1e <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2f18:	f640 73ff 	movw	r3, #4095	; 0xfff
    2f1c:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    2f1e:	897b      	ldrh	r3, [r7, #10]
}
    2f20:	4618      	mov	r0, r3
    2f22:	f107 0710 	add.w	r7, r7, #16
    2f26:	46bd      	mov	sp, r7
    2f28:	bd80      	pop	{r7, pc}
    2f2a:	bf00      	nop

00002f2c <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    2f2c:	b580      	push	{r7, lr}
    2f2e:	b084      	sub	sp, #16
    2f30:	af00      	add	r7, sp, #0
    2f32:	4603      	mov	r3, r0
    2f34:	6039      	str	r1, [r7, #0]
    2f36:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    2f38:	683b      	ldr	r3, [r7, #0]
    2f3a:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    2f3e:	f103 0303 	add.w	r3, r3, #3
    2f42:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    2f44:	683b      	ldr	r3, [r7, #0]
    2f46:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    2f48:	68fa      	ldr	r2, [r7, #12]
    2f4a:	4613      	mov	r3, r2
    2f4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2f50:	441a      	add	r2, r3
    2f52:	f648 6339 	movw	r3, #36409	; 0x8e39
    2f56:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    2f5a:	fba3 1302 	umull	r1, r3, r3, r2
    2f5e:	ea4f 0353 	mov.w	r3, r3, lsr #1
    2f62:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    2f64:	79fb      	ldrb	r3, [r7, #7]
    2f66:	4618      	mov	r0, r3
    2f68:	68f9      	ldr	r1, [r7, #12]
    2f6a:	f7ff ff8d 	bl	2e88 <ACE_convert_from_Kelvin>
    2f6e:	4603      	mov	r3, r0
    2f70:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    2f72:	897a      	ldrh	r2, [r7, #10]
    2f74:	f640 73ff 	movw	r3, #4095	; 0xfff
    2f78:	429a      	cmp	r2, r3
    2f7a:	d902      	bls.n	2f82 <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    2f7c:	f640 73ff 	movw	r3, #4095	; 0xfff
    2f80:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    2f82:	897b      	ldrh	r3, [r7, #10]
}
    2f84:	4618      	mov	r0, r3
    2f86:	f107 0710 	add.w	r7, r7, #16
    2f8a:	46bd      	mov	sp, r7
    2f8c:	bd80      	pop	{r7, pc}
    2f8e:	bf00      	nop

00002f90 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    2f90:	b480      	push	{r7}
    2f92:	b085      	sub	sp, #20
    2f94:	af00      	add	r7, sp, #0
    2f96:	6078      	str	r0, [r7, #4]
    2f98:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    2f9a:	687b      	ldr	r3, [r7, #4]
    2f9c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2fa0:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    2fa2:	683b      	ldr	r3, [r7, #0]
    2fa4:	2b00      	cmp	r3, #0
    2fa6:	d005      	beq.n	2fb4 <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    2fa8:	687b      	ldr	r3, [r7, #4]
    2faa:	ea4f 6313 	mov.w	r3, r3, lsr #24
    2fae:	b2da      	uxtb	r2, r3
    2fb0:	683b      	ldr	r3, [r7, #0]
    2fb2:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    2fb4:	89fb      	ldrh	r3, [r7, #14]
}
    2fb6:	4618      	mov	r0, r3
    2fb8:	f107 0714 	add.w	r7, r7, #20
    2fbc:	46bd      	mov	sp, r7
    2fbe:	bc80      	pop	{r7}
    2fc0:	4770      	bx	lr
    2fc2:	bf00      	nop

00002fc4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2fc4:	b480      	push	{r7}
    2fc6:	b083      	sub	sp, #12
    2fc8:	af00      	add	r7, sp, #0
    2fca:	4603      	mov	r3, r0
    2fcc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2fce:	f24e 1300 	movw	r3, #57600	; 0xe100
    2fd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2fd6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2fda:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2fde:	88f9      	ldrh	r1, [r7, #6]
    2fe0:	f001 011f 	and.w	r1, r1, #31
    2fe4:	f04f 0001 	mov.w	r0, #1
    2fe8:	fa00 f101 	lsl.w	r1, r0, r1
    2fec:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2ff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2ff4:	f107 070c 	add.w	r7, r7, #12
    2ff8:	46bd      	mov	sp, r7
    2ffa:	bc80      	pop	{r7}
    2ffc:	4770      	bx	lr
    2ffe:	bf00      	nop

00003000 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    3000:	b480      	push	{r7}
    3002:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    3004:	46bd      	mov	sp, r7
    3006:	bc80      	pop	{r7}
    3008:	4770      	bx	lr
    300a:	bf00      	nop

0000300c <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    300c:	b480      	push	{r7}
    300e:	b085      	sub	sp, #20
    3010:	af00      	add	r7, sp, #0
    3012:	4603      	mov	r3, r0
    3014:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    3016:	f04f 0300 	mov.w	r3, #0
    301a:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    301c:	68fb      	ldr	r3, [r7, #12]
}
    301e:	4618      	mov	r0, r3
    3020:	f107 0714 	add.w	r7, r7, #20
    3024:	46bd      	mov	sp, r7
    3026:	bc80      	pop	{r7}
    3028:	4770      	bx	lr
    302a:	bf00      	nop

0000302c <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    302c:	b480      	push	{r7}
    302e:	b085      	sub	sp, #20
    3030:	af00      	add	r7, sp, #0
    3032:	4603      	mov	r3, r0
    3034:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    3036:	f04f 0300 	mov.w	r3, #0
    303a:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    303c:	68fb      	ldr	r3, [r7, #12]
}
    303e:	4618      	mov	r0, r3
    3040:	f107 0714 	add.w	r7, r7, #20
    3044:	46bd      	mov	sp, r7
    3046:	bc80      	pop	{r7}
    3048:	4770      	bx	lr
    304a:	bf00      	nop

0000304c <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    304c:	b480      	push	{r7}
    304e:	b083      	sub	sp, #12
    3050:	af00      	add	r7, sp, #0
    3052:	4602      	mov	r2, r0
    3054:	460b      	mov	r3, r1
    3056:	71fa      	strb	r2, [r7, #7]
    3058:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    305a:	f107 070c 	add.w	r7, r7, #12
    305e:	46bd      	mov	sp, r7
    3060:	bc80      	pop	{r7}
    3062:	4770      	bx	lr

00003064 <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    3064:	b480      	push	{r7}
    3066:	b083      	sub	sp, #12
    3068:	af00      	add	r7, sp, #0
    306a:	4602      	mov	r2, r0
    306c:	460b      	mov	r3, r1
    306e:	71fa      	strb	r2, [r7, #7]
    3070:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    3072:	f107 070c 	add.w	r7, r7, #12
    3076:	46bd      	mov	sp, r7
    3078:	bc80      	pop	{r7}
    307a:	4770      	bx	lr

0000307c <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    307c:	b480      	push	{r7}
    307e:	b083      	sub	sp, #12
    3080:	af00      	add	r7, sp, #0
    3082:	4602      	mov	r2, r0
    3084:	460b      	mov	r3, r1
    3086:	71fa      	strb	r2, [r7, #7]
    3088:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    308a:	f107 070c 	add.w	r7, r7, #12
    308e:	46bd      	mov	sp, r7
    3090:	bc80      	pop	{r7}
    3092:	4770      	bx	lr

00003094 <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    3094:	b480      	push	{r7}
    3096:	b083      	sub	sp, #12
    3098:	af00      	add	r7, sp, #0
    309a:	4602      	mov	r2, r0
    309c:	460b      	mov	r3, r1
    309e:	71fa      	strb	r2, [r7, #7]
    30a0:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    30a2:	f107 070c 	add.w	r7, r7, #12
    30a6:	46bd      	mov	sp, r7
    30a8:	bc80      	pop	{r7}
    30aa:	4770      	bx	lr

000030ac <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    30ac:	b480      	push	{r7}
    30ae:	b083      	sub	sp, #12
    30b0:	af00      	add	r7, sp, #0
    30b2:	4602      	mov	r2, r0
    30b4:	460b      	mov	r3, r1
    30b6:	71fa      	strb	r2, [r7, #7]
    30b8:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    30ba:	f107 070c 	add.w	r7, r7, #12
    30be:	46bd      	mov	sp, r7
    30c0:	bc80      	pop	{r7}
    30c2:	4770      	bx	lr

000030c4 <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    30c4:	b480      	push	{r7}
    30c6:	b085      	sub	sp, #20
    30c8:	af00      	add	r7, sp, #0
    30ca:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    30cc:	f04f 0300 	mov.w	r3, #0
    30d0:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    30d2:	7bfb      	ldrb	r3, [r7, #15]
}
    30d4:	4618      	mov	r0, r3
    30d6:	f107 0714 	add.w	r7, r7, #20
    30da:	46bd      	mov	sp, r7
    30dc:	bc80      	pop	{r7}
    30de:	4770      	bx	lr

000030e0 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    30e0:	b480      	push	{r7}
    30e2:	b085      	sub	sp, #20
    30e4:	af00      	add	r7, sp, #0
    30e6:	4603      	mov	r3, r0
    30e8:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    30ea:	f04f 33ff 	mov.w	r3, #4294967295
    30ee:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    30f0:	68fb      	ldr	r3, [r7, #12]
}
    30f2:	4618      	mov	r0, r3
    30f4:	f107 0714 	add.w	r7, r7, #20
    30f8:	46bd      	mov	sp, r7
    30fa:	bc80      	pop	{r7}
    30fc:	4770      	bx	lr
    30fe:	bf00      	nop

00003100 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    3100:	b480      	push	{r7}
    3102:	b085      	sub	sp, #20
    3104:	af00      	add	r7, sp, #0
    3106:	4603      	mov	r3, r0
    3108:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    310a:	f04f 0300 	mov.w	r3, #0
    310e:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    3110:	68fb      	ldr	r3, [r7, #12]
}
    3112:	4618      	mov	r0, r3
    3114:	f107 0714 	add.w	r7, r7, #20
    3118:	46bd      	mov	sp, r7
    311a:	bc80      	pop	{r7}
    311c:	4770      	bx	lr
    311e:	bf00      	nop

00003120 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    3120:	b480      	push	{r7}
    3122:	b085      	sub	sp, #20
    3124:	af00      	add	r7, sp, #0
    3126:	4603      	mov	r3, r0
    3128:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    312a:	f04f 0301 	mov.w	r3, #1
    312e:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    3130:	7bfb      	ldrb	r3, [r7, #15]
}
    3132:	4618      	mov	r0, r3
    3134:	f107 0714 	add.w	r7, r7, #20
    3138:	46bd      	mov	sp, r7
    313a:	bc80      	pop	{r7}
    313c:	4770      	bx	lr
    313e:	bf00      	nop

00003140 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    3140:	b480      	push	{r7}
    3142:	b085      	sub	sp, #20
    3144:	af00      	add	r7, sp, #0
    3146:	4603      	mov	r3, r0
    3148:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    314a:	f04f 0300 	mov.w	r3, #0
    314e:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    3150:	68fb      	ldr	r3, [r7, #12]
}
    3152:	4618      	mov	r0, r3
    3154:	f107 0714 	add.w	r7, r7, #20
    3158:	46bd      	mov	sp, r7
    315a:	bc80      	pop	{r7}
    315c:	4770      	bx	lr
    315e:	bf00      	nop

00003160 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3160:	b480      	push	{r7}
    3162:	b085      	sub	sp, #20
    3164:	af00      	add	r7, sp, #0
    3166:	4603      	mov	r3, r0
    3168:	6039      	str	r1, [r7, #0]
    316a:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    316c:	f04f 0300 	mov.w	r3, #0
    3170:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    3172:	7bfb      	ldrb	r3, [r7, #15]
}
    3174:	4618      	mov	r0, r3
    3176:	f107 0714 	add.w	r7, r7, #20
    317a:	46bd      	mov	sp, r7
    317c:	bc80      	pop	{r7}
    317e:	4770      	bx	lr

00003180 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3180:	b480      	push	{r7}
    3182:	b085      	sub	sp, #20
    3184:	af00      	add	r7, sp, #0
    3186:	4603      	mov	r3, r0
    3188:	6039      	str	r1, [r7, #0]
    318a:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    318c:	f04f 0300 	mov.w	r3, #0
    3190:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    3192:	7bfb      	ldrb	r3, [r7, #15]
}
    3194:	4618      	mov	r0, r3
    3196:	f107 0714 	add.w	r7, r7, #20
    319a:	46bd      	mov	sp, r7
    319c:	bc80      	pop	{r7}
    319e:	4770      	bx	lr

000031a0 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    31a0:	b480      	push	{r7}
    31a2:	b083      	sub	sp, #12
    31a4:	af00      	add	r7, sp, #0
    31a6:	4603      	mov	r3, r0
    31a8:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    31aa:	f107 070c 	add.w	r7, r7, #12
    31ae:	46bd      	mov	sp, r7
    31b0:	bc80      	pop	{r7}
    31b2:	4770      	bx	lr

000031b4 <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    31b4:	b480      	push	{r7}
    31b6:	b083      	sub	sp, #12
    31b8:	af00      	add	r7, sp, #0
    31ba:	4603      	mov	r3, r0
    31bc:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    31be:	f107 070c 	add.w	r7, r7, #12
    31c2:	46bd      	mov	sp, r7
    31c4:	bc80      	pop	{r7}
    31c6:	4770      	bx	lr

000031c8 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    31c8:	b480      	push	{r7}
    31ca:	b083      	sub	sp, #12
    31cc:	af00      	add	r7, sp, #0
    31ce:	4603      	mov	r3, r0
    31d0:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    31d2:	f107 070c 	add.w	r7, r7, #12
    31d6:	46bd      	mov	sp, r7
    31d8:	bc80      	pop	{r7}
    31da:	4770      	bx	lr

000031dc <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    31dc:	b480      	push	{r7}
    31de:	b083      	sub	sp, #12
    31e0:	af00      	add	r7, sp, #0
    31e2:	4603      	mov	r3, r0
    31e4:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    31e6:	f107 070c 	add.w	r7, r7, #12
    31ea:	46bd      	mov	sp, r7
    31ec:	bc80      	pop	{r7}
    31ee:	4770      	bx	lr

000031f0 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    31f0:	b480      	push	{r7}
    31f2:	b083      	sub	sp, #12
    31f4:	af00      	add	r7, sp, #0
    31f6:	4603      	mov	r3, r0
    31f8:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    31fa:	f107 070c 	add.w	r7, r7, #12
    31fe:	46bd      	mov	sp, r7
    3200:	bc80      	pop	{r7}
    3202:	4770      	bx	lr

00003204 <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3204:	b480      	push	{r7}
    3206:	b083      	sub	sp, #12
    3208:	af00      	add	r7, sp, #0
    320a:	4603      	mov	r3, r0
    320c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    320e:	f107 070c 	add.w	r7, r7, #12
    3212:	46bd      	mov	sp, r7
    3214:	bc80      	pop	{r7}
    3216:	4770      	bx	lr

00003218 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    3218:	b480      	push	{r7}
    321a:	b083      	sub	sp, #12
    321c:	af00      	add	r7, sp, #0
    321e:	4603      	mov	r3, r0
    3220:	6039      	str	r1, [r7, #0]
    3222:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    3224:	f107 070c 	add.w	r7, r7, #12
    3228:	46bd      	mov	sp, r7
    322a:	bc80      	pop	{r7}
    322c:	4770      	bx	lr
    322e:	bf00      	nop

00003230 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    3230:	b480      	push	{r7}
    3232:	b083      	sub	sp, #12
    3234:	af00      	add	r7, sp, #0
    3236:	4603      	mov	r3, r0
    3238:	6039      	str	r1, [r7, #0]
    323a:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    323c:	f107 070c 	add.w	r7, r7, #12
    3240:	46bd      	mov	sp, r7
    3242:	bc80      	pop	{r7}
    3244:	4770      	bx	lr
    3246:	bf00      	nop

00003248 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    3248:	b480      	push	{r7}
    324a:	b083      	sub	sp, #12
    324c:	af00      	add	r7, sp, #0
    324e:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    3250:	f107 070c 	add.w	r7, r7, #12
    3254:	46bd      	mov	sp, r7
    3256:	bc80      	pop	{r7}
    3258:	4770      	bx	lr
    325a:	bf00      	nop

0000325c <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    325c:	b480      	push	{r7}
    325e:	b083      	sub	sp, #12
    3260:	af00      	add	r7, sp, #0
    3262:	4603      	mov	r3, r0
    3264:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3266:	f107 070c 	add.w	r7, r7, #12
    326a:	46bd      	mov	sp, r7
    326c:	bc80      	pop	{r7}
    326e:	4770      	bx	lr

00003270 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    3270:	4668      	mov	r0, sp
    3272:	f020 0107 	bic.w	r1, r0, #7
    3276:	468d      	mov	sp, r1
    3278:	b589      	push	{r0, r3, r7, lr}
    327a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    327c:	f04f 0000 	mov.w	r0, #0
    3280:	f7ff ffec 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    3284:	f04f 0076 	mov.w	r0, #118	; 0x76
    3288:	f7ff fe9c 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    328c:	46bd      	mov	sp, r7
    328e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3292:	4685      	mov	sp, r0
    3294:	4770      	bx	lr
    3296:	bf00      	nop

00003298 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    3298:	4668      	mov	r0, sp
    329a:	f020 0107 	bic.w	r1, r0, #7
    329e:	468d      	mov	sp, r1
    32a0:	b589      	push	{r0, r3, r7, lr}
    32a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    32a4:	f04f 0001 	mov.w	r0, #1
    32a8:	f7ff ffd8 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    32ac:	f04f 0077 	mov.w	r0, #119	; 0x77
    32b0:	f7ff fe88 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    32b4:	46bd      	mov	sp, r7
    32b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    32ba:	4685      	mov	sp, r0
    32bc:	4770      	bx	lr
    32be:	bf00      	nop

000032c0 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    32c0:	4668      	mov	r0, sp
    32c2:	f020 0107 	bic.w	r1, r0, #7
    32c6:	468d      	mov	sp, r1
    32c8:	b589      	push	{r0, r3, r7, lr}
    32ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    32cc:	f04f 0002 	mov.w	r0, #2
    32d0:	f7ff ffc4 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    32d4:	f04f 0078 	mov.w	r0, #120	; 0x78
    32d8:	f7ff fe74 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    32dc:	46bd      	mov	sp, r7
    32de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    32e2:	4685      	mov	sp, r0
    32e4:	4770      	bx	lr
    32e6:	bf00      	nop

000032e8 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    32e8:	4668      	mov	r0, sp
    32ea:	f020 0107 	bic.w	r1, r0, #7
    32ee:	468d      	mov	sp, r1
    32f0:	b589      	push	{r0, r3, r7, lr}
    32f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    32f4:	f04f 0003 	mov.w	r0, #3
    32f8:	f7ff ffb0 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    32fc:	f04f 0079 	mov.w	r0, #121	; 0x79
    3300:	f7ff fe60 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    3304:	46bd      	mov	sp, r7
    3306:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    330a:	4685      	mov	sp, r0
    330c:	4770      	bx	lr
    330e:	bf00      	nop

00003310 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    3310:	4668      	mov	r0, sp
    3312:	f020 0107 	bic.w	r1, r0, #7
    3316:	468d      	mov	sp, r1
    3318:	b589      	push	{r0, r3, r7, lr}
    331a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    331c:	f04f 0004 	mov.w	r0, #4
    3320:	f7ff ff9c 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    3324:	f04f 007a 	mov.w	r0, #122	; 0x7a
    3328:	f7ff fe4c 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    332c:	46bd      	mov	sp, r7
    332e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3332:	4685      	mov	sp, r0
    3334:	4770      	bx	lr
    3336:	bf00      	nop

00003338 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    3338:	4668      	mov	r0, sp
    333a:	f020 0107 	bic.w	r1, r0, #7
    333e:	468d      	mov	sp, r1
    3340:	b589      	push	{r0, r3, r7, lr}
    3342:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    3344:	f04f 0005 	mov.w	r0, #5
    3348:	f7ff ff88 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    334c:	f04f 007b 	mov.w	r0, #123	; 0x7b
    3350:	f7ff fe38 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    3354:	46bd      	mov	sp, r7
    3356:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    335a:	4685      	mov	sp, r0
    335c:	4770      	bx	lr
    335e:	bf00      	nop

00003360 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    3360:	4668      	mov	r0, sp
    3362:	f020 0107 	bic.w	r1, r0, #7
    3366:	468d      	mov	sp, r1
    3368:	b589      	push	{r0, r3, r7, lr}
    336a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    336c:	f04f 0006 	mov.w	r0, #6
    3370:	f7ff ff74 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    3374:	f04f 007c 	mov.w	r0, #124	; 0x7c
    3378:	f7ff fe24 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    337c:	46bd      	mov	sp, r7
    337e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3382:	4685      	mov	sp, r0
    3384:	4770      	bx	lr
    3386:	bf00      	nop

00003388 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    3388:	4668      	mov	r0, sp
    338a:	f020 0107 	bic.w	r1, r0, #7
    338e:	468d      	mov	sp, r1
    3390:	b589      	push	{r0, r3, r7, lr}
    3392:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    3394:	f04f 0007 	mov.w	r0, #7
    3398:	f7ff ff60 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    339c:	f04f 007d 	mov.w	r0, #125	; 0x7d
    33a0:	f7ff fe10 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    33a4:	46bd      	mov	sp, r7
    33a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    33aa:	4685      	mov	sp, r0
    33ac:	4770      	bx	lr
    33ae:	bf00      	nop

000033b0 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    33b0:	4668      	mov	r0, sp
    33b2:	f020 0107 	bic.w	r1, r0, #7
    33b6:	468d      	mov	sp, r1
    33b8:	b589      	push	{r0, r3, r7, lr}
    33ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    33bc:	f04f 0008 	mov.w	r0, #8
    33c0:	f7ff ff4c 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    33c4:	f04f 007e 	mov.w	r0, #126	; 0x7e
    33c8:	f7ff fdfc 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    33cc:	46bd      	mov	sp, r7
    33ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    33d2:	4685      	mov	sp, r0
    33d4:	4770      	bx	lr
    33d6:	bf00      	nop

000033d8 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    33d8:	4668      	mov	r0, sp
    33da:	f020 0107 	bic.w	r1, r0, #7
    33de:	468d      	mov	sp, r1
    33e0:	b589      	push	{r0, r3, r7, lr}
    33e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    33e4:	f04f 0009 	mov.w	r0, #9
    33e8:	f7ff ff38 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    33ec:	f04f 007f 	mov.w	r0, #127	; 0x7f
    33f0:	f7ff fde8 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    33f4:	46bd      	mov	sp, r7
    33f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    33fa:	4685      	mov	sp, r0
    33fc:	4770      	bx	lr
    33fe:	bf00      	nop

00003400 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    3400:	4668      	mov	r0, sp
    3402:	f020 0107 	bic.w	r1, r0, #7
    3406:	468d      	mov	sp, r1
    3408:	b589      	push	{r0, r3, r7, lr}
    340a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    340c:	f04f 000a 	mov.w	r0, #10
    3410:	f7ff ff24 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    3414:	f04f 0080 	mov.w	r0, #128	; 0x80
    3418:	f7ff fdd4 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    341c:	46bd      	mov	sp, r7
    341e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3422:	4685      	mov	sp, r0
    3424:	4770      	bx	lr
    3426:	bf00      	nop

00003428 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    3428:	4668      	mov	r0, sp
    342a:	f020 0107 	bic.w	r1, r0, #7
    342e:	468d      	mov	sp, r1
    3430:	b589      	push	{r0, r3, r7, lr}
    3432:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    3434:	f04f 000b 	mov.w	r0, #11
    3438:	f7ff ff10 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    343c:	f04f 0081 	mov.w	r0, #129	; 0x81
    3440:	f7ff fdc0 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    3444:	46bd      	mov	sp, r7
    3446:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    344a:	4685      	mov	sp, r0
    344c:	4770      	bx	lr
    344e:	bf00      	nop

00003450 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    3450:	4668      	mov	r0, sp
    3452:	f020 0107 	bic.w	r1, r0, #7
    3456:	468d      	mov	sp, r1
    3458:	b589      	push	{r0, r3, r7, lr}
    345a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    345c:	f04f 000c 	mov.w	r0, #12
    3460:	f7ff fefc 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    3464:	f04f 0082 	mov.w	r0, #130	; 0x82
    3468:	f7ff fdac 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    346c:	46bd      	mov	sp, r7
    346e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3472:	4685      	mov	sp, r0
    3474:	4770      	bx	lr
    3476:	bf00      	nop

00003478 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    3478:	4668      	mov	r0, sp
    347a:	f020 0107 	bic.w	r1, r0, #7
    347e:	468d      	mov	sp, r1
    3480:	b589      	push	{r0, r3, r7, lr}
    3482:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    3484:	f04f 000d 	mov.w	r0, #13
    3488:	f7ff fee8 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    348c:	f04f 0083 	mov.w	r0, #131	; 0x83
    3490:	f7ff fd98 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    3494:	46bd      	mov	sp, r7
    3496:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    349a:	4685      	mov	sp, r0
    349c:	4770      	bx	lr
    349e:	bf00      	nop

000034a0 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    34a0:	4668      	mov	r0, sp
    34a2:	f020 0107 	bic.w	r1, r0, #7
    34a6:	468d      	mov	sp, r1
    34a8:	b589      	push	{r0, r3, r7, lr}
    34aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    34ac:	f04f 000e 	mov.w	r0, #14
    34b0:	f7ff fed4 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    34b4:	f04f 0084 	mov.w	r0, #132	; 0x84
    34b8:	f7ff fd84 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    34bc:	46bd      	mov	sp, r7
    34be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    34c2:	4685      	mov	sp, r0
    34c4:	4770      	bx	lr
    34c6:	bf00      	nop

000034c8 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    34c8:	4668      	mov	r0, sp
    34ca:	f020 0107 	bic.w	r1, r0, #7
    34ce:	468d      	mov	sp, r1
    34d0:	b589      	push	{r0, r3, r7, lr}
    34d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    34d4:	f04f 000f 	mov.w	r0, #15
    34d8:	f7ff fec0 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    34dc:	f04f 0085 	mov.w	r0, #133	; 0x85
    34e0:	f7ff fd70 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    34e4:	46bd      	mov	sp, r7
    34e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    34ea:	4685      	mov	sp, r0
    34ec:	4770      	bx	lr
    34ee:	bf00      	nop

000034f0 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    34f0:	4668      	mov	r0, sp
    34f2:	f020 0107 	bic.w	r1, r0, #7
    34f6:	468d      	mov	sp, r1
    34f8:	b589      	push	{r0, r3, r7, lr}
    34fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    34fc:	f04f 0010 	mov.w	r0, #16
    3500:	f7ff feac 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    3504:	f04f 0086 	mov.w	r0, #134	; 0x86
    3508:	f7ff fd5c 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    350c:	46bd      	mov	sp, r7
    350e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3512:	4685      	mov	sp, r0
    3514:	4770      	bx	lr
    3516:	bf00      	nop

00003518 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    3518:	4668      	mov	r0, sp
    351a:	f020 0107 	bic.w	r1, r0, #7
    351e:	468d      	mov	sp, r1
    3520:	b589      	push	{r0, r3, r7, lr}
    3522:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    3524:	f04f 0011 	mov.w	r0, #17
    3528:	f7ff fe98 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    352c:	f04f 0087 	mov.w	r0, #135	; 0x87
    3530:	f7ff fd48 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    3534:	46bd      	mov	sp, r7
    3536:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    353a:	4685      	mov	sp, r0
    353c:	4770      	bx	lr
    353e:	bf00      	nop

00003540 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    3540:	4668      	mov	r0, sp
    3542:	f020 0107 	bic.w	r1, r0, #7
    3546:	468d      	mov	sp, r1
    3548:	b589      	push	{r0, r3, r7, lr}
    354a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    354c:	f04f 0012 	mov.w	r0, #18
    3550:	f7ff fe84 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    3554:	f04f 0088 	mov.w	r0, #136	; 0x88
    3558:	f7ff fd34 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    355c:	46bd      	mov	sp, r7
    355e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3562:	4685      	mov	sp, r0
    3564:	4770      	bx	lr
    3566:	bf00      	nop

00003568 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    3568:	4668      	mov	r0, sp
    356a:	f020 0107 	bic.w	r1, r0, #7
    356e:	468d      	mov	sp, r1
    3570:	b589      	push	{r0, r3, r7, lr}
    3572:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    3574:	f04f 0013 	mov.w	r0, #19
    3578:	f7ff fe70 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    357c:	f04f 0089 	mov.w	r0, #137	; 0x89
    3580:	f7ff fd20 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    3584:	46bd      	mov	sp, r7
    3586:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    358a:	4685      	mov	sp, r0
    358c:	4770      	bx	lr
    358e:	bf00      	nop

00003590 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    3590:	4668      	mov	r0, sp
    3592:	f020 0107 	bic.w	r1, r0, #7
    3596:	468d      	mov	sp, r1
    3598:	b589      	push	{r0, r3, r7, lr}
    359a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    359c:	f04f 0014 	mov.w	r0, #20
    35a0:	f7ff fe5c 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    35a4:	f04f 008a 	mov.w	r0, #138	; 0x8a
    35a8:	f7ff fd0c 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    35ac:	46bd      	mov	sp, r7
    35ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35b2:	4685      	mov	sp, r0
    35b4:	4770      	bx	lr
    35b6:	bf00      	nop

000035b8 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    35b8:	4668      	mov	r0, sp
    35ba:	f020 0107 	bic.w	r1, r0, #7
    35be:	468d      	mov	sp, r1
    35c0:	b589      	push	{r0, r3, r7, lr}
    35c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    35c4:	f04f 0015 	mov.w	r0, #21
    35c8:	f7ff fe48 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    35cc:	f04f 008b 	mov.w	r0, #139	; 0x8b
    35d0:	f7ff fcf8 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    35d4:	46bd      	mov	sp, r7
    35d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35da:	4685      	mov	sp, r0
    35dc:	4770      	bx	lr
    35de:	bf00      	nop

000035e0 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    35e0:	4668      	mov	r0, sp
    35e2:	f020 0107 	bic.w	r1, r0, #7
    35e6:	468d      	mov	sp, r1
    35e8:	b589      	push	{r0, r3, r7, lr}
    35ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    35ec:	f04f 0016 	mov.w	r0, #22
    35f0:	f7ff fe34 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    35f4:	f04f 008c 	mov.w	r0, #140	; 0x8c
    35f8:	f7ff fce4 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    35fc:	46bd      	mov	sp, r7
    35fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3602:	4685      	mov	sp, r0
    3604:	4770      	bx	lr
    3606:	bf00      	nop

00003608 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    3608:	4668      	mov	r0, sp
    360a:	f020 0107 	bic.w	r1, r0, #7
    360e:	468d      	mov	sp, r1
    3610:	b589      	push	{r0, r3, r7, lr}
    3612:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    3614:	f04f 0017 	mov.w	r0, #23
    3618:	f7ff fe20 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    361c:	f04f 008d 	mov.w	r0, #141	; 0x8d
    3620:	f7ff fcd0 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    3624:	46bd      	mov	sp, r7
    3626:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    362a:	4685      	mov	sp, r0
    362c:	4770      	bx	lr
    362e:	bf00      	nop

00003630 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    3630:	4668      	mov	r0, sp
    3632:	f020 0107 	bic.w	r1, r0, #7
    3636:	468d      	mov	sp, r1
    3638:	b589      	push	{r0, r3, r7, lr}
    363a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    363c:	f04f 0018 	mov.w	r0, #24
    3640:	f7ff fe0c 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    3644:	f04f 008e 	mov.w	r0, #142	; 0x8e
    3648:	f7ff fcbc 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    364c:	46bd      	mov	sp, r7
    364e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3652:	4685      	mov	sp, r0
    3654:	4770      	bx	lr
    3656:	bf00      	nop

00003658 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    3658:	4668      	mov	r0, sp
    365a:	f020 0107 	bic.w	r1, r0, #7
    365e:	468d      	mov	sp, r1
    3660:	b589      	push	{r0, r3, r7, lr}
    3662:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    3664:	f04f 0019 	mov.w	r0, #25
    3668:	f7ff fdf8 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    366c:	f04f 008f 	mov.w	r0, #143	; 0x8f
    3670:	f7ff fca8 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    3674:	46bd      	mov	sp, r7
    3676:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    367a:	4685      	mov	sp, r0
    367c:	4770      	bx	lr
    367e:	bf00      	nop

00003680 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    3680:	4668      	mov	r0, sp
    3682:	f020 0107 	bic.w	r1, r0, #7
    3686:	468d      	mov	sp, r1
    3688:	b589      	push	{r0, r3, r7, lr}
    368a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    368c:	f04f 001a 	mov.w	r0, #26
    3690:	f7ff fde4 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    3694:	f04f 0090 	mov.w	r0, #144	; 0x90
    3698:	f7ff fc94 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    369c:	46bd      	mov	sp, r7
    369e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    36a2:	4685      	mov	sp, r0
    36a4:	4770      	bx	lr
    36a6:	bf00      	nop

000036a8 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    36a8:	4668      	mov	r0, sp
    36aa:	f020 0107 	bic.w	r1, r0, #7
    36ae:	468d      	mov	sp, r1
    36b0:	b589      	push	{r0, r3, r7, lr}
    36b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    36b4:	f04f 001b 	mov.w	r0, #27
    36b8:	f7ff fdd0 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    36bc:	f04f 0091 	mov.w	r0, #145	; 0x91
    36c0:	f7ff fc80 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    36c4:	46bd      	mov	sp, r7
    36c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    36ca:	4685      	mov	sp, r0
    36cc:	4770      	bx	lr
    36ce:	bf00      	nop

000036d0 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    36d0:	4668      	mov	r0, sp
    36d2:	f020 0107 	bic.w	r1, r0, #7
    36d6:	468d      	mov	sp, r1
    36d8:	b589      	push	{r0, r3, r7, lr}
    36da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    36dc:	f04f 001c 	mov.w	r0, #28
    36e0:	f7ff fdbc 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    36e4:	f04f 0092 	mov.w	r0, #146	; 0x92
    36e8:	f7ff fc6c 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    36ec:	46bd      	mov	sp, r7
    36ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    36f2:	4685      	mov	sp, r0
    36f4:	4770      	bx	lr
    36f6:	bf00      	nop

000036f8 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    36f8:	4668      	mov	r0, sp
    36fa:	f020 0107 	bic.w	r1, r0, #7
    36fe:	468d      	mov	sp, r1
    3700:	b589      	push	{r0, r3, r7, lr}
    3702:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    3704:	f04f 001d 	mov.w	r0, #29
    3708:	f7ff fda8 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    370c:	f04f 0093 	mov.w	r0, #147	; 0x93
    3710:	f7ff fc58 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    3714:	46bd      	mov	sp, r7
    3716:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    371a:	4685      	mov	sp, r0
    371c:	4770      	bx	lr
    371e:	bf00      	nop

00003720 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    3720:	4668      	mov	r0, sp
    3722:	f020 0107 	bic.w	r1, r0, #7
    3726:	468d      	mov	sp, r1
    3728:	b589      	push	{r0, r3, r7, lr}
    372a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    372c:	f04f 001e 	mov.w	r0, #30
    3730:	f7ff fd94 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    3734:	f04f 0094 	mov.w	r0, #148	; 0x94
    3738:	f7ff fc44 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    373c:	46bd      	mov	sp, r7
    373e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3742:	4685      	mov	sp, r0
    3744:	4770      	bx	lr
    3746:	bf00      	nop

00003748 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    3748:	4668      	mov	r0, sp
    374a:	f020 0107 	bic.w	r1, r0, #7
    374e:	468d      	mov	sp, r1
    3750:	b589      	push	{r0, r3, r7, lr}
    3752:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    3754:	f04f 001f 	mov.w	r0, #31
    3758:	f7ff fd80 	bl	325c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    375c:	f04f 0095 	mov.w	r0, #149	; 0x95
    3760:	f7ff fc30 	bl	2fc4 <NVIC_ClearPendingIRQ>
}
    3764:	46bd      	mov	sp, r7
    3766:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    376a:	4685      	mov	sp, r0
    376c:	4770      	bx	lr
    376e:	bf00      	nop

00003770 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    3770:	b580      	push	{r7, lr}
    3772:	b084      	sub	sp, #16
    3774:	af00      	add	r7, sp, #0
    3776:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    3778:	f64f 73ff 	movw	r3, #65535	; 0xffff
    377c:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    377e:	f04f 0300 	mov.w	r3, #0
    3782:	813b      	strh	r3, [r7, #8]
    3784:	e02d      	b.n	37e2 <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    3786:	8939      	ldrh	r1, [r7, #8]
    3788:	f240 0228 	movw	r2, #40	; 0x28
    378c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3790:	460b      	mov	r3, r1
    3792:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3796:	440b      	add	r3, r1
    3798:	ea4f 0383 	mov.w	r3, r3, lsl #2
    379c:	4413      	add	r3, r2
    379e:	681b      	ldr	r3, [r3, #0]
    37a0:	2b00      	cmp	r3, #0
    37a2:	d01a      	beq.n	37da <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    37a4:	8939      	ldrh	r1, [r7, #8]
    37a6:	f240 0228 	movw	r2, #40	; 0x28
    37aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    37ae:	460b      	mov	r3, r1
    37b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37b4:	440b      	add	r3, r1
    37b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37ba:	4413      	add	r3, r2
    37bc:	681b      	ldr	r3, [r3, #0]
    37be:	6878      	ldr	r0, [r7, #4]
    37c0:	4619      	mov	r1, r3
    37c2:	f04f 0209 	mov.w	r2, #9
    37c6:	f004 fe8d 	bl	84e4 <strncmp>
    37ca:	4603      	mov	r3, r0
    37cc:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    37ce:	68fb      	ldr	r3, [r7, #12]
    37d0:	2b00      	cmp	r3, #0
    37d2:	d102      	bne.n	37da <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    37d4:	893b      	ldrh	r3, [r7, #8]
    37d6:	817b      	strh	r3, [r7, #10]
                break;
    37d8:	e006      	b.n	37e8 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    37da:	893b      	ldrh	r3, [r7, #8]
    37dc:	f103 0301 	add.w	r3, r3, #1
    37e0:	813b      	strh	r3, [r7, #8]
    37e2:	893b      	ldrh	r3, [r7, #8]
    37e4:	2b01      	cmp	r3, #1
    37e6:	d9ce      	bls.n	3786 <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    37e8:	897b      	ldrh	r3, [r7, #10]
}
    37ea:	4618      	mov	r0, r3
    37ec:	f107 0710 	add.w	r7, r7, #16
    37f0:	46bd      	mov	sp, r7
    37f2:	bd80      	pop	{r7, pc}

000037f4 <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    37f4:	b480      	push	{r7}
    37f6:	b085      	sub	sp, #20
    37f8:	af00      	add	r7, sp, #0
    37fa:	4603      	mov	r3, r0
    37fc:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    37fe:	88fb      	ldrh	r3, [r7, #6]
    3800:	2b01      	cmp	r3, #1
    3802:	d900      	bls.n	3806 <ACE_load_sse+0x12>
    3804:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3806:	88fb      	ldrh	r3, [r7, #6]
    3808:	2b01      	cmp	r3, #1
    380a:	f200 8085 	bhi.w	3918 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    380e:	88f9      	ldrh	r1, [r7, #6]
    3810:	f240 0228 	movw	r2, #40	; 0x28
    3814:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3818:	460b      	mov	r3, r1
    381a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    381e:	440b      	add	r3, r1
    3820:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3824:	4413      	add	r3, r2
    3826:	f103 0310 	add.w	r3, r3, #16
    382a:	781b      	ldrb	r3, [r3, #0]
    382c:	2b02      	cmp	r3, #2
    382e:	d900      	bls.n	3832 <ACE_load_sse+0x3e>
    3830:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    3832:	88f9      	ldrh	r1, [r7, #6]
    3834:	f240 0228 	movw	r2, #40	; 0x28
    3838:	f2c2 0200 	movt	r2, #8192	; 0x2000
    383c:	460b      	mov	r3, r1
    383e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3842:	440b      	add	r3, r1
    3844:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3848:	4413      	add	r3, r2
    384a:	f103 0310 	add.w	r3, r3, #16
    384e:	781b      	ldrb	r3, [r3, #0]
    3850:	2b02      	cmp	r3, #2
    3852:	d861      	bhi.n	3918 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    3854:	88f9      	ldrh	r1, [r7, #6]
    3856:	f240 0228 	movw	r2, #40	; 0x28
    385a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    385e:	460b      	mov	r3, r1
    3860:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3864:	440b      	add	r3, r1
    3866:	ea4f 0383 	mov.w	r3, r3, lsl #2
    386a:	4413      	add	r3, r2
    386c:	f103 0310 	add.w	r3, r3, #16
    3870:	781b      	ldrb	r3, [r3, #0]
    3872:	461a      	mov	r2, r3
    3874:	f642 43e4 	movw	r3, #11492	; 0x2ce4
    3878:	f2c0 0301 	movt	r3, #1
    387c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3880:	f04f 0200 	mov.w	r2, #0
    3884:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    3886:	88f9      	ldrh	r1, [r7, #6]
    3888:	f240 0228 	movw	r2, #40	; 0x28
    388c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3890:	460b      	mov	r3, r1
    3892:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3896:	440b      	add	r3, r1
    3898:	ea4f 0383 	mov.w	r3, r3, lsl #2
    389c:	4413      	add	r3, r2
    389e:	f103 030c 	add.w	r3, r3, #12
    38a2:	681b      	ldr	r3, [r3, #0]
    38a4:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    38a6:	88f9      	ldrh	r1, [r7, #6]
    38a8:	f240 0228 	movw	r2, #40	; 0x28
    38ac:	f2c2 0200 	movt	r2, #8192	; 0x2000
    38b0:	460b      	mov	r3, r1
    38b2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38b6:	440b      	add	r3, r1
    38b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    38bc:	4413      	add	r3, r2
    38be:	88db      	ldrh	r3, [r3, #6]
    38c0:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    38c2:	f04f 0300 	mov.w	r3, #0
    38c6:	813b      	strh	r3, [r7, #8]
    38c8:	e014      	b.n	38f4 <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    38ca:	f240 0300 	movw	r3, #0
    38ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    38d2:	8979      	ldrh	r1, [r7, #10]
    38d4:	893a      	ldrh	r2, [r7, #8]
    38d6:	440a      	add	r2, r1
    38d8:	68f9      	ldr	r1, [r7, #12]
    38da:	8809      	ldrh	r1, [r1, #0]
    38dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
    38e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    38e4:	68fb      	ldr	r3, [r7, #12]
    38e6:	f103 0302 	add.w	r3, r3, #2
    38ea:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    38ec:	893b      	ldrh	r3, [r7, #8]
    38ee:	f103 0301 	add.w	r3, r3, #1
    38f2:	813b      	strh	r3, [r7, #8]
    38f4:	88f9      	ldrh	r1, [r7, #6]
    38f6:	f240 0228 	movw	r2, #40	; 0x28
    38fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    38fe:	460b      	mov	r3, r1
    3900:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3904:	440b      	add	r3, r1
    3906:	ea4f 0383 	mov.w	r3, r3, lsl #2
    390a:	4413      	add	r3, r2
    390c:	f103 0308 	add.w	r3, r3, #8
    3910:	881b      	ldrh	r3, [r3, #0]
    3912:	893a      	ldrh	r2, [r7, #8]
    3914:	429a      	cmp	r2, r3
    3916:	d3d8      	bcc.n	38ca <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    3918:	f107 0714 	add.w	r7, r7, #20
    391c:	46bd      	mov	sp, r7
    391e:	bc80      	pop	{r7}
    3920:	4770      	bx	lr
    3922:	bf00      	nop

00003924 <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    3924:	b480      	push	{r7}
    3926:	b085      	sub	sp, #20
    3928:	af00      	add	r7, sp, #0
    392a:	4603      	mov	r3, r0
    392c:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    392e:	88fb      	ldrh	r3, [r7, #6]
    3930:	2b01      	cmp	r3, #1
    3932:	d900      	bls.n	3936 <ACE_start_sse+0x12>
    3934:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3936:	88fb      	ldrh	r3, [r7, #6]
    3938:	2b01      	cmp	r3, #1
    393a:	f200 808d 	bhi.w	3a58 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    393e:	88f9      	ldrh	r1, [r7, #6]
    3940:	f240 0228 	movw	r2, #40	; 0x28
    3944:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3948:	460b      	mov	r3, r1
    394a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    394e:	440b      	add	r3, r1
    3950:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3954:	4413      	add	r3, r2
    3956:	f103 0310 	add.w	r3, r3, #16
    395a:	781b      	ldrb	r3, [r3, #0]
    395c:	2b02      	cmp	r3, #2
    395e:	d900      	bls.n	3962 <ACE_start_sse+0x3e>
    3960:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    3962:	88f9      	ldrh	r1, [r7, #6]
    3964:	f240 0228 	movw	r2, #40	; 0x28
    3968:	f2c2 0200 	movt	r2, #8192	; 0x2000
    396c:	460b      	mov	r3, r1
    396e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3972:	440b      	add	r3, r1
    3974:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3978:	4413      	add	r3, r2
    397a:	88da      	ldrh	r2, [r3, #6]
    397c:	f240 13ff 	movw	r3, #511	; 0x1ff
    3980:	429a      	cmp	r2, r3
    3982:	d900      	bls.n	3986 <ACE_start_sse+0x62>
    3984:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    3986:	88f9      	ldrh	r1, [r7, #6]
    3988:	f240 0228 	movw	r2, #40	; 0x28
    398c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3990:	460b      	mov	r3, r1
    3992:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3996:	440b      	add	r3, r1
    3998:	ea4f 0383 	mov.w	r3, r3, lsl #2
    399c:	4413      	add	r3, r2
    399e:	88db      	ldrh	r3, [r3, #6]
    39a0:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    39a2:	89fb      	ldrh	r3, [r7, #14]
    39a4:	2bff      	cmp	r3, #255	; 0xff
    39a6:	d818      	bhi.n	39da <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    39a8:	88f9      	ldrh	r1, [r7, #6]
    39aa:	f240 0228 	movw	r2, #40	; 0x28
    39ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
    39b2:	460b      	mov	r3, r1
    39b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39b8:	440b      	add	r3, r1
    39ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39be:	4413      	add	r3, r2
    39c0:	f103 0310 	add.w	r3, r3, #16
    39c4:	781b      	ldrb	r3, [r3, #0]
    39c6:	461a      	mov	r2, r3
    39c8:	f642 43f0 	movw	r3, #11504	; 0x2cf0
    39cc:	f2c0 0301 	movt	r3, #1
    39d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    39d4:	89fa      	ldrh	r2, [r7, #14]
    39d6:	601a      	str	r2, [r3, #0]
    39d8:	e019      	b.n	3a0e <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    39da:	88f9      	ldrh	r1, [r7, #6]
    39dc:	f240 0228 	movw	r2, #40	; 0x28
    39e0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    39e4:	460b      	mov	r3, r1
    39e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39ea:	440b      	add	r3, r1
    39ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    39f0:	4413      	add	r3, r2
    39f2:	f103 0310 	add.w	r3, r3, #16
    39f6:	781b      	ldrb	r3, [r3, #0]
    39f8:	461a      	mov	r2, r3
    39fa:	f642 43fc 	movw	r3, #11516	; 0x2cfc
    39fe:	f2c0 0301 	movt	r3, #1
    3a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3a06:	89fa      	ldrh	r2, [r7, #14]
    3a08:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    3a0c:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    3a0e:	88f9      	ldrh	r1, [r7, #6]
    3a10:	f240 0228 	movw	r2, #40	; 0x28
    3a14:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3a18:	460b      	mov	r3, r1
    3a1a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a1e:	440b      	add	r3, r1
    3a20:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a24:	4413      	add	r3, r2
    3a26:	f103 0310 	add.w	r3, r3, #16
    3a2a:	781b      	ldrb	r3, [r3, #0]
    3a2c:	461a      	mov	r2, r3
    3a2e:	f642 43e4 	movw	r3, #11492	; 0x2ce4
    3a32:	f2c0 0301 	movt	r3, #1
    3a36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3a3a:	f04f 0201 	mov.w	r2, #1
    3a3e:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    3a40:	f240 0300 	movw	r3, #0
    3a44:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3a48:	f240 0200 	movw	r2, #0
    3a4c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3a50:	6852      	ldr	r2, [r2, #4]
    3a52:	f042 0201 	orr.w	r2, r2, #1
    3a56:	605a      	str	r2, [r3, #4]
    }
}
    3a58:	f107 0714 	add.w	r7, r7, #20
    3a5c:	46bd      	mov	sp, r7
    3a5e:	bc80      	pop	{r7}
    3a60:	4770      	bx	lr
    3a62:	bf00      	nop

00003a64 <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    3a64:	b480      	push	{r7}
    3a66:	b085      	sub	sp, #20
    3a68:	af00      	add	r7, sp, #0
    3a6a:	4603      	mov	r3, r0
    3a6c:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    3a6e:	88fb      	ldrh	r3, [r7, #6]
    3a70:	2b01      	cmp	r3, #1
    3a72:	d900      	bls.n	3a76 <ACE_restart_sse+0x12>
    3a74:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    3a76:	88f9      	ldrh	r1, [r7, #6]
    3a78:	f240 0228 	movw	r2, #40	; 0x28
    3a7c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3a80:	460b      	mov	r3, r1
    3a82:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a86:	440b      	add	r3, r1
    3a88:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3a8c:	4413      	add	r3, r2
    3a8e:	f103 0310 	add.w	r3, r3, #16
    3a92:	781b      	ldrb	r3, [r3, #0]
    3a94:	2b02      	cmp	r3, #2
    3a96:	d900      	bls.n	3a9a <ACE_restart_sse+0x36>
    3a98:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    3a9a:	88f9      	ldrh	r1, [r7, #6]
    3a9c:	f240 0228 	movw	r2, #40	; 0x28
    3aa0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3aa4:	460b      	mov	r3, r1
    3aa6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3aaa:	440b      	add	r3, r1
    3aac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3ab0:	4413      	add	r3, r2
    3ab2:	88da      	ldrh	r2, [r3, #6]
    3ab4:	f240 13ff 	movw	r3, #511	; 0x1ff
    3ab8:	429a      	cmp	r2, r3
    3aba:	d900      	bls.n	3abe <ACE_restart_sse+0x5a>
    3abc:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3abe:	88fb      	ldrh	r3, [r7, #6]
    3ac0:	2b01      	cmp	r3, #1
    3ac2:	d85c      	bhi.n	3b7e <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    3ac4:	88f9      	ldrh	r1, [r7, #6]
    3ac6:	f240 0228 	movw	r2, #40	; 0x28
    3aca:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3ace:	460b      	mov	r3, r1
    3ad0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3ad4:	440b      	add	r3, r1
    3ad6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3ada:	4413      	add	r3, r2
    3adc:	889b      	ldrh	r3, [r3, #4]
    3ade:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    3ae0:	89fb      	ldrh	r3, [r7, #14]
    3ae2:	2bff      	cmp	r3, #255	; 0xff
    3ae4:	d818      	bhi.n	3b18 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    3ae6:	88f9      	ldrh	r1, [r7, #6]
    3ae8:	f240 0228 	movw	r2, #40	; 0x28
    3aec:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3af0:	460b      	mov	r3, r1
    3af2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3af6:	440b      	add	r3, r1
    3af8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3afc:	4413      	add	r3, r2
    3afe:	f103 0310 	add.w	r3, r3, #16
    3b02:	781b      	ldrb	r3, [r3, #0]
    3b04:	461a      	mov	r2, r3
    3b06:	f642 43f0 	movw	r3, #11504	; 0x2cf0
    3b0a:	f2c0 0301 	movt	r3, #1
    3b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3b12:	89fa      	ldrh	r2, [r7, #14]
    3b14:	601a      	str	r2, [r3, #0]
    3b16:	e019      	b.n	3b4c <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    3b18:	88f9      	ldrh	r1, [r7, #6]
    3b1a:	f240 0228 	movw	r2, #40	; 0x28
    3b1e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3b22:	460b      	mov	r3, r1
    3b24:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b28:	440b      	add	r3, r1
    3b2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b2e:	4413      	add	r3, r2
    3b30:	f103 0310 	add.w	r3, r3, #16
    3b34:	781b      	ldrb	r3, [r3, #0]
    3b36:	461a      	mov	r2, r3
    3b38:	f642 43fc 	movw	r3, #11516	; 0x2cfc
    3b3c:	f2c0 0301 	movt	r3, #1
    3b40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3b44:	89fa      	ldrh	r2, [r7, #14]
    3b46:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    3b4a:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    3b4c:	88f9      	ldrh	r1, [r7, #6]
    3b4e:	f240 0228 	movw	r2, #40	; 0x28
    3b52:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3b56:	460b      	mov	r3, r1
    3b58:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b5c:	440b      	add	r3, r1
    3b5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3b62:	4413      	add	r3, r2
    3b64:	f103 0310 	add.w	r3, r3, #16
    3b68:	781b      	ldrb	r3, [r3, #0]
    3b6a:	461a      	mov	r2, r3
    3b6c:	f642 43e4 	movw	r3, #11492	; 0x2ce4
    3b70:	f2c0 0301 	movt	r3, #1
    3b74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3b78:	f04f 0201 	mov.w	r2, #1
    3b7c:	601a      	str	r2, [r3, #0]
    }
}
    3b7e:	f107 0714 	add.w	r7, r7, #20
    3b82:	46bd      	mov	sp, r7
    3b84:	bc80      	pop	{r7}
    3b86:	4770      	bx	lr

00003b88 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    3b88:	b480      	push	{r7}
    3b8a:	b083      	sub	sp, #12
    3b8c:	af00      	add	r7, sp, #0
    3b8e:	4603      	mov	r3, r0
    3b90:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    3b92:	88fb      	ldrh	r3, [r7, #6]
    3b94:	2b01      	cmp	r3, #1
    3b96:	d900      	bls.n	3b9a <ACE_stop_sse+0x12>
    3b98:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3b9a:	88fb      	ldrh	r3, [r7, #6]
    3b9c:	2b01      	cmp	r3, #1
    3b9e:	d818      	bhi.n	3bd2 <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    3ba0:	88f9      	ldrh	r1, [r7, #6]
    3ba2:	f240 0228 	movw	r2, #40	; 0x28
    3ba6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3baa:	460b      	mov	r3, r1
    3bac:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3bb0:	440b      	add	r3, r1
    3bb2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3bb6:	4413      	add	r3, r2
    3bb8:	f103 0310 	add.w	r3, r3, #16
    3bbc:	781b      	ldrb	r3, [r3, #0]
    3bbe:	461a      	mov	r2, r3
    3bc0:	f642 43e4 	movw	r3, #11492	; 0x2ce4
    3bc4:	f2c0 0301 	movt	r3, #1
    3bc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3bcc:	f04f 0200 	mov.w	r2, #0
    3bd0:	601a      	str	r2, [r3, #0]
    }
}
    3bd2:	f107 070c 	add.w	r7, r7, #12
    3bd6:	46bd      	mov	sp, r7
    3bd8:	bc80      	pop	{r7}
    3bda:	4770      	bx	lr

00003bdc <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    3bdc:	b480      	push	{r7}
    3bde:	b083      	sub	sp, #12
    3be0:	af00      	add	r7, sp, #0
    3be2:	4603      	mov	r3, r0
    3be4:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    3be6:	88fb      	ldrh	r3, [r7, #6]
    3be8:	2b01      	cmp	r3, #1
    3bea:	d900      	bls.n	3bee <ACE_resume_sse+0x12>
    3bec:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    3bee:	88fb      	ldrh	r3, [r7, #6]
    3bf0:	2b01      	cmp	r3, #1
    3bf2:	d818      	bhi.n	3c26 <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    3bf4:	88f9      	ldrh	r1, [r7, #6]
    3bf6:	f240 0228 	movw	r2, #40	; 0x28
    3bfa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3bfe:	460b      	mov	r3, r1
    3c00:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3c04:	440b      	add	r3, r1
    3c06:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3c0a:	4413      	add	r3, r2
    3c0c:	f103 0310 	add.w	r3, r3, #16
    3c10:	781b      	ldrb	r3, [r3, #0]
    3c12:	461a      	mov	r2, r3
    3c14:	f642 43e4 	movw	r3, #11492	; 0x2ce4
    3c18:	f2c0 0301 	movt	r3, #1
    3c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3c20:	f04f 0201 	mov.w	r2, #1
    3c24:	601a      	str	r2, [r3, #0]
    }
}
    3c26:	f107 070c 	add.w	r7, r7, #12
    3c2a:	46bd      	mov	sp, r7
    3c2c:	bc80      	pop	{r7}
    3c2e:	4770      	bx	lr

00003c30 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    3c30:	b480      	push	{r7}
    3c32:	b083      	sub	sp, #12
    3c34:	af00      	add	r7, sp, #0
    3c36:	4603      	mov	r3, r0
    3c38:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    3c3a:	79fb      	ldrb	r3, [r7, #7]
    3c3c:	2b14      	cmp	r3, #20
    3c3e:	d900      	bls.n	3c42 <ACE_enable_sse_irq+0x12>
    3c40:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    3c42:	f240 0300 	movw	r3, #0
    3c46:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3c4a:	f240 0200 	movw	r2, #0
    3c4e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3c52:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    3c56:	6811      	ldr	r1, [r2, #0]
    3c58:	79fa      	ldrb	r2, [r7, #7]
    3c5a:	f04f 0001 	mov.w	r0, #1
    3c5e:	fa00 f202 	lsl.w	r2, r0, r2
    3c62:	ea41 0202 	orr.w	r2, r1, r2
    3c66:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3c6a:	601a      	str	r2, [r3, #0]
}
    3c6c:	f107 070c 	add.w	r7, r7, #12
    3c70:	46bd      	mov	sp, r7
    3c72:	bc80      	pop	{r7}
    3c74:	4770      	bx	lr
    3c76:	bf00      	nop

00003c78 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    3c78:	b480      	push	{r7}
    3c7a:	b085      	sub	sp, #20
    3c7c:	af00      	add	r7, sp, #0
    3c7e:	4603      	mov	r3, r0
    3c80:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    3c82:	79fb      	ldrb	r3, [r7, #7]
    3c84:	2b14      	cmp	r3, #20
    3c86:	d900      	bls.n	3c8a <ACE_disable_sse_irq+0x12>
    3c88:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    3c8a:	f240 0300 	movw	r3, #0
    3c8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3c92:	f240 0200 	movw	r2, #0
    3c96:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3c9a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    3c9e:	6811      	ldr	r1, [r2, #0]
    3ca0:	79fa      	ldrb	r2, [r7, #7]
    3ca2:	f04f 0001 	mov.w	r0, #1
    3ca6:	fa00 f202 	lsl.w	r2, r0, r2
    3caa:	ea6f 0202 	mvn.w	r2, r2
    3cae:	ea01 0202 	and.w	r2, r1, r2
    3cb2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3cb6:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    3cb8:	f240 0300 	movw	r3, #0
    3cbc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3cc0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3cc4:	681b      	ldr	r3, [r3, #0]
    3cc6:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    3cc8:	68fb      	ldr	r3, [r7, #12]
    3cca:	f103 0301 	add.w	r3, r3, #1
    3cce:	60fb      	str	r3, [r7, #12]
}
    3cd0:	f107 0714 	add.w	r7, r7, #20
    3cd4:	46bd      	mov	sp, r7
    3cd6:	bc80      	pop	{r7}
    3cd8:	4770      	bx	lr
    3cda:	bf00      	nop

00003cdc <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    3cdc:	b480      	push	{r7}
    3cde:	b085      	sub	sp, #20
    3ce0:	af00      	add	r7, sp, #0
    3ce2:	4603      	mov	r3, r0
    3ce4:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    3ce6:	79fb      	ldrb	r3, [r7, #7]
    3ce8:	2b14      	cmp	r3, #20
    3cea:	d900      	bls.n	3cee <ACE_clear_sse_irq+0x12>
    3cec:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    3cee:	f240 0300 	movw	r3, #0
    3cf2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3cf6:	f240 0200 	movw	r2, #0
    3cfa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3cfe:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    3d02:	f102 0208 	add.w	r2, r2, #8
    3d06:	6811      	ldr	r1, [r2, #0]
    3d08:	79fa      	ldrb	r2, [r7, #7]
    3d0a:	f04f 0001 	mov.w	r0, #1
    3d0e:	fa00 f202 	lsl.w	r2, r0, r2
    3d12:	ea41 0202 	orr.w	r2, r1, r2
    3d16:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3d1a:	f103 0308 	add.w	r3, r3, #8
    3d1e:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    3d20:	f240 0300 	movw	r3, #0
    3d24:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d28:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    3d2c:	f103 0308 	add.w	r3, r3, #8
    3d30:	681b      	ldr	r3, [r3, #0]
    3d32:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    3d34:	68fb      	ldr	r3, [r7, #12]
    3d36:	f103 0301 	add.w	r3, r3, #1
    3d3a:	60fb      	str	r3, [r7, #12]
}
    3d3c:	f107 0714 	add.w	r7, r7, #20
    3d40:	46bd      	mov	sp, r7
    3d42:	bc80      	pop	{r7}
    3d44:	4770      	bx	lr
    3d46:	bf00      	nop

00003d48 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    3d48:	b480      	push	{r7}
    3d4a:	b083      	sub	sp, #12
    3d4c:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    3d4e:	f240 0300 	movw	r3, #0
    3d52:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d56:	685b      	ldr	r3, [r3, #4]
    3d58:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    3d5a:	f240 0300 	movw	r3, #0
    3d5e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d62:	f240 0200 	movw	r2, #0
    3d66:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3d6a:	6852      	ldr	r2, [r2, #4]
    3d6c:	f022 0201 	bic.w	r2, r2, #1
    3d70:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    3d72:	f240 0300 	movw	r3, #0
    3d76:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d7a:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    3d7e:	f103 0304 	add.w	r3, r3, #4
    3d82:	681b      	ldr	r3, [r3, #0]
    3d84:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    3d86:	f240 0300 	movw	r3, #0
    3d8a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d8e:	f240 0200 	movw	r2, #0
    3d92:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3d96:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    3d9a:	f102 0204 	add.w	r2, r2, #4
    3d9e:	6812      	ldr	r2, [r2, #0]
    3da0:	f022 0201 	bic.w	r2, r2, #1
    3da4:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    3da8:	f103 0304 	add.w	r3, r3, #4
    3dac:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    3dae:	f240 0300 	movw	r3, #0
    3db2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3db6:	f240 0200 	movw	r2, #0
    3dba:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3dbe:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    3dc0:	f042 0210 	orr.w	r2, r2, #16
    3dc4:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    3dc6:	f240 0300 	movw	r3, #0
    3dca:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3dce:	f240 0200 	movw	r2, #0
    3dd2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3dd6:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    3dda:	f042 0210 	orr.w	r2, r2, #16
    3dde:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    3de2:	f240 0300 	movw	r3, #0
    3de6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3dea:	f240 0200 	movw	r2, #0
    3dee:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3df2:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    3df6:	f042 0210 	orr.w	r2, r2, #16
    3dfa:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    3dfe:	f240 0300 	movw	r3, #0
    3e02:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3e06:	f240 0200 	movw	r2, #0
    3e0a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3e0e:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    3e12:	f102 0210 	add.w	r2, r2, #16
    3e16:	6812      	ldr	r2, [r2, #0]
    3e18:	f042 0204 	orr.w	r2, r2, #4
    3e1c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    3e20:	f103 0310 	add.w	r3, r3, #16
    3e24:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    3e26:	f240 0300 	movw	r3, #0
    3e2a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3e2e:	f240 0200 	movw	r2, #0
    3e32:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3e36:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    3e3a:	f102 021c 	add.w	r2, r2, #28
    3e3e:	6812      	ldr	r2, [r2, #0]
    3e40:	f042 0204 	orr.w	r2, r2, #4
    3e44:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    3e48:	f103 031c 	add.w	r3, r3, #28
    3e4c:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    3e4e:	f240 0300 	movw	r3, #0
    3e52:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3e56:	f240 0200 	movw	r2, #0
    3e5a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3e5e:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    3e62:	f102 0228 	add.w	r2, r2, #40	; 0x28
    3e66:	6812      	ldr	r2, [r2, #0]
    3e68:	f042 0204 	orr.w	r2, r2, #4
    3e6c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    3e70:	f103 0328 	add.w	r3, r3, #40	; 0x28
    3e74:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    3e76:	f240 0300 	movw	r3, #0
    3e7a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3e7e:	f240 0200 	movw	r2, #0
    3e82:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3e86:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    3e8a:	6812      	ldr	r2, [r2, #0]
    3e8c:	f042 0204 	orr.w	r2, r2, #4
    3e90:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    3e94:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    3e96:	f240 0300 	movw	r3, #0
    3e9a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3e9e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    3ea2:	f103 0304 	add.w	r3, r3, #4
    3ea6:	687a      	ldr	r2, [r7, #4]
    3ea8:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    3eaa:	f240 0300 	movw	r3, #0
    3eae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3eb2:	683a      	ldr	r2, [r7, #0]
    3eb4:	605a      	str	r2, [r3, #4]
}
    3eb6:	f107 070c 	add.w	r7, r7, #12
    3eba:	46bd      	mov	sp, r7
    3ebc:	bc80      	pop	{r7}
    3ebe:	4770      	bx	lr

00003ec0 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    3ec0:	b480      	push	{r7}
    3ec2:	b083      	sub	sp, #12
    3ec4:	af00      	add	r7, sp, #0
    3ec6:	4603      	mov	r3, r0
    3ec8:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    3eca:	79fb      	ldrb	r3, [r7, #7]
    3ecc:	2b00      	cmp	r3, #0
    3ece:	d000      	beq.n	3ed2 <ACE_get_default_m_factor+0x12>
    3ed0:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    3ed2:	79fa      	ldrb	r2, [r7, #7]
    3ed4:	f642 330c 	movw	r3, #11020	; 0x2b0c
    3ed8:	f2c0 0301 	movt	r3, #1
    3edc:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    3ee0:	b21b      	sxth	r3, r3
}
    3ee2:	4618      	mov	r0, r3
    3ee4:	f107 070c 	add.w	r7, r7, #12
    3ee8:	46bd      	mov	sp, r7
    3eea:	bc80      	pop	{r7}
    3eec:	4770      	bx	lr
    3eee:	bf00      	nop

00003ef0 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    3ef0:	b480      	push	{r7}
    3ef2:	b083      	sub	sp, #12
    3ef4:	af00      	add	r7, sp, #0
    3ef6:	4603      	mov	r3, r0
    3ef8:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    3efa:	79fb      	ldrb	r3, [r7, #7]
    3efc:	2b00      	cmp	r3, #0
    3efe:	d000      	beq.n	3f02 <ACE_get_default_c_offset+0x12>
    3f00:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    3f02:	79fb      	ldrb	r3, [r7, #7]
    3f04:	f642 320c 	movw	r2, #11020	; 0x2b0c
    3f08:	f2c0 0201 	movt	r2, #1
    3f0c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3f10:	4413      	add	r3, r2
    3f12:	885b      	ldrh	r3, [r3, #2]
    3f14:	b21b      	sxth	r3, r3
}
    3f16:	4618      	mov	r0, r3
    3f18:	f107 070c 	add.w	r7, r7, #12
    3f1c:	46bd      	mov	sp, r7
    3f1e:	bc80      	pop	{r7}
    3f20:	4770      	bx	lr
    3f22:	bf00      	nop

00003f24 <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    3f24:	b5b0      	push	{r4, r5, r7, lr}
    3f26:	b092      	sub	sp, #72	; 0x48
    3f28:	af00      	add	r7, sp, #0
    3f2a:	4613      	mov	r3, r2
    3f2c:	4602      	mov	r2, r0
    3f2e:	71fa      	strb	r2, [r7, #7]
    3f30:	460a      	mov	r2, r1
    3f32:	80ba      	strh	r2, [r7, #4]
    3f34:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    3f36:	f642 525c 	movw	r2, #11612	; 0x2d5c
    3f3a:	f2c0 0201 	movt	r2, #1
    3f3e:	f107 030c 	add.w	r3, r7, #12
    3f42:	e892 0003 	ldmia.w	r2, {r0, r1}
    3f46:	6018      	str	r0, [r3, #0]
    3f48:	f103 0304 	add.w	r3, r3, #4
    3f4c:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    3f4e:	79fb      	ldrb	r3, [r7, #7]
    3f50:	2b00      	cmp	r3, #0
    3f52:	d000      	beq.n	3f56 <ACE_set_linear_transform+0x32>
    3f54:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    3f56:	79fb      	ldrb	r3, [r7, #7]
    3f58:	2b00      	cmp	r3, #0
    3f5a:	f040 809d 	bne.w	4098 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3f5e:	79fa      	ldrb	r2, [r7, #7]
    3f60:	f240 0318 	movw	r3, #24
    3f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f68:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3f6c:	4413      	add	r3, r2
    3f6e:	791b      	ldrb	r3, [r3, #4]
    3f70:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    3f72:	7cfa      	ldrb	r2, [r7, #19]
    3f74:	f107 030c 	add.w	r3, r7, #12
    3f78:	4610      	mov	r0, r2
    3f7a:	4619      	mov	r1, r3
    3f7c:	f000 f928 	bl	41d0 <get_calibration>
        
        m1 = calibration.m1;
    3f80:	89fb      	ldrh	r3, [r7, #14]
    3f82:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    3f86:	8a3b      	ldrh	r3, [r7, #16]
    3f88:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    3f8c:	89bb      	ldrh	r3, [r7, #12]
    3f8e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    3f92:	88bb      	ldrh	r3, [r7, #4]
    3f94:	4618      	mov	r0, r3
    3f96:	f000 f883 	bl	40a0 <extend_sign>
    3f9a:	4604      	mov	r4, r0
    3f9c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    3fa0:	4618      	mov	r0, r3
    3fa2:	f000 f87d 	bl	40a0 <extend_sign>
    3fa6:	4603      	mov	r3, r0
    3fa8:	fb03 f304 	mul.w	r3, r3, r4
    3fac:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    3fae:	69fb      	ldr	r3, [r7, #28]
    3fb0:	461c      	mov	r4, r3
    3fb2:	ea4f 75e4 	mov.w	r5, r4, asr #31
    3fb6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    3fba:	4618      	mov	r0, r3
    3fbc:	f000 f870 	bl	40a0 <extend_sign>
    3fc0:	4603      	mov	r3, r0
    3fc2:	461a      	mov	r2, r3
    3fc4:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3fc8:	fb02 f105 	mul.w	r1, r2, r5
    3fcc:	fb04 f003 	mul.w	r0, r4, r3
    3fd0:	4401      	add	r1, r0
    3fd2:	fba4 2302 	umull	r2, r3, r4, r2
    3fd6:	4419      	add	r1, r3
    3fd8:	460b      	mov	r3, r1
    3fda:	e9c7 2308 	strd	r2, r3, [r7, #32]
    3fde:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    3fe2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    3fe6:	f000 f8b3 	bl	4150 <adjust_to_16bit_ace_format>
    3fea:	4603      	mov	r3, r0
    3fec:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    3fee:	88bb      	ldrh	r3, [r7, #4]
    3ff0:	4618      	mov	r0, r3
    3ff2:	f000 f855 	bl	40a0 <extend_sign>
    3ff6:	4604      	mov	r4, r0
    3ff8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    3ffc:	4618      	mov	r0, r3
    3ffe:	f000 f84f 	bl	40a0 <extend_sign>
    4002:	4603      	mov	r3, r0
    4004:	fb03 f304 	mul.w	r3, r3, r4
    4008:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    400a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    400c:	461c      	mov	r4, r3
    400e:	ea4f 75e4 	mov.w	r5, r4, asr #31
    4012:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    4016:	4618      	mov	r0, r3
    4018:	f000 f842 	bl	40a0 <extend_sign>
    401c:	4603      	mov	r3, r0
    401e:	461a      	mov	r2, r3
    4020:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4024:	fb02 f105 	mul.w	r1, r2, r5
    4028:	fb04 f003 	mul.w	r0, r4, r3
    402c:	4401      	add	r1, r0
    402e:	fba4 2302 	umull	r2, r3, r4, r2
    4032:	4419      	add	r1, r3
    4034:	460b      	mov	r3, r1
    4036:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    403a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    403e:	887b      	ldrh	r3, [r7, #2]
    4040:	4618      	mov	r0, r3
    4042:	f000 f82d 	bl	40a0 <extend_sign>
    4046:	4604      	mov	r4, r0
    4048:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    404c:	4618      	mov	r0, r3
    404e:	f000 f827 	bl	40a0 <extend_sign>
    4052:	4603      	mov	r3, r0
    4054:	fb03 f304 	mul.w	r3, r3, r4
    4058:	461a      	mov	r2, r3
    405a:	ea4f 73e2 	mov.w	r3, r2, asr #31
    405e:	ea4f 4192 	mov.w	r1, r2, lsr #18
    4062:	ea4f 3083 	mov.w	r0, r3, lsl #14
    4066:	ea40 0101 	orr.w	r1, r0, r1
    406a:	63f9      	str	r1, [r7, #60]	; 0x3c
    406c:	ea4f 3382 	mov.w	r3, r2, lsl #14
    4070:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    4072:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    4076:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    407a:	1812      	adds	r2, r2, r0
    407c:	eb43 0301 	adc.w	r3, r3, r1
    4080:	4610      	mov	r0, r2
    4082:	4619      	mov	r1, r3
    4084:	f000 f824 	bl	40d0 <adjust_to_24bit_ace_format>
    4088:	4603      	mov	r3, r0
    408a:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    408c:	79fb      	ldrb	r3, [r7, #7]
    408e:	4618      	mov	r0, r3
    4090:	6979      	ldr	r1, [r7, #20]
    4092:	69ba      	ldr	r2, [r7, #24]
    4094:	f000 fa5c 	bl	4550 <write_transform_coefficients>
    }
}
    4098:	f107 0748 	add.w	r7, r7, #72	; 0x48
    409c:	46bd      	mov	sp, r7
    409e:	bdb0      	pop	{r4, r5, r7, pc}

000040a0 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    40a0:	b480      	push	{r7}
    40a2:	b085      	sub	sp, #20
    40a4:	af00      	add	r7, sp, #0
    40a6:	4603      	mov	r3, r0
    40a8:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    40aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    40ae:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    40b0:	88fa      	ldrh	r2, [r7, #6]
    40b2:	68fb      	ldr	r3, [r7, #12]
    40b4:	ea82 0203 	eor.w	r2, r2, r3
    40b8:	68fb      	ldr	r3, [r7, #12]
    40ba:	ebc3 0302 	rsb	r3, r3, r2
    40be:	60bb      	str	r3, [r7, #8]
    
    return y;
    40c0:	68bb      	ldr	r3, [r7, #8]
}
    40c2:	4618      	mov	r0, r3
    40c4:	f107 0714 	add.w	r7, r7, #20
    40c8:	46bd      	mov	sp, r7
    40ca:	bc80      	pop	{r7}
    40cc:	4770      	bx	lr
    40ce:	bf00      	nop

000040d0 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    40d0:	b4b0      	push	{r4, r5, r7}
    40d2:	b089      	sub	sp, #36	; 0x24
    40d4:	af00      	add	r7, sp, #0
    40d6:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    40da:	f04f 30ff 	mov.w	r0, #4294967295
    40de:	f641 71ff 	movw	r1, #8191	; 0x1fff
    40e2:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    40e6:	f04f 0000 	mov.w	r0, #0
    40ea:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    40ee:	ea4f 31e1 	mov.w	r1, r1, asr #15
    40f2:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    40f6:	e9d7 0100 	ldrd	r0, r1, [r7]
    40fa:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    40fe:	4284      	cmp	r4, r0
    4100:	eb75 0c01 	sbcs.w	ip, r5, r1
    4104:	da04      	bge.n	4110 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    4106:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    410a:	e9c7 0100 	strd	r0, r1, [r7]
    410e:	e00b      	b.n	4128 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4110:	e9d7 4500 	ldrd	r4, r5, [r7]
    4114:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4118:	4284      	cmp	r4, r0
    411a:	eb75 0c01 	sbcs.w	ip, r5, r1
    411e:	da03      	bge.n	4128 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    4120:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4124:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    4128:	6879      	ldr	r1, [r7, #4]
    412a:	ea4f 4181 	mov.w	r1, r1, lsl #18
    412e:	6838      	ldr	r0, [r7, #0]
    4130:	ea4f 3290 	mov.w	r2, r0, lsr #14
    4134:	ea41 0202 	orr.w	r2, r1, r2
    4138:	6879      	ldr	r1, [r7, #4]
    413a:	ea4f 33a1 	mov.w	r3, r1, asr #14
    413e:	4613      	mov	r3, r2
    4140:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    4142:	68fb      	ldr	r3, [r7, #12]
}
    4144:	4618      	mov	r0, r3
    4146:	f107 0724 	add.w	r7, r7, #36	; 0x24
    414a:	46bd      	mov	sp, r7
    414c:	bcb0      	pop	{r4, r5, r7}
    414e:	4770      	bx	lr

00004150 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    4150:	b4b0      	push	{r4, r5, r7}
    4152:	b089      	sub	sp, #36	; 0x24
    4154:	af00      	add	r7, sp, #0
    4156:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    415a:	f04f 30ff 	mov.w	r0, #4294967295
    415e:	f641 71ff 	movw	r1, #8191	; 0x1fff
    4162:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    4166:	f04f 0000 	mov.w	r0, #0
    416a:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    416e:	ea4f 31e1 	mov.w	r1, r1, asr #15
    4172:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    4176:	e9d7 0100 	ldrd	r0, r1, [r7]
    417a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    417e:	4284      	cmp	r4, r0
    4180:	eb75 0c01 	sbcs.w	ip, r5, r1
    4184:	da04      	bge.n	4190 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    4186:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    418a:	e9c7 0100 	strd	r0, r1, [r7]
    418e:	e00b      	b.n	41a8 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4190:	e9d7 4500 	ldrd	r4, r5, [r7]
    4194:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4198:	4284      	cmp	r4, r0
    419a:	eb75 0c01 	sbcs.w	ip, r5, r1
    419e:	da03      	bge.n	41a8 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    41a0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    41a4:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    41a8:	6879      	ldr	r1, [r7, #4]
    41aa:	ea4f 3101 	mov.w	r1, r1, lsl #12
    41ae:	6838      	ldr	r0, [r7, #0]
    41b0:	ea4f 5210 	mov.w	r2, r0, lsr #20
    41b4:	ea41 0202 	orr.w	r2, r1, r2
    41b8:	6879      	ldr	r1, [r7, #4]
    41ba:	ea4f 5321 	mov.w	r3, r1, asr #20
    41be:	4613      	mov	r3, r2
    41c0:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    41c2:	68fb      	ldr	r3, [r7, #12]
}
    41c4:	4618      	mov	r0, r3
    41c6:	f107 0724 	add.w	r7, r7, #36	; 0x24
    41ca:	46bd      	mov	sp, r7
    41cc:	bcb0      	pop	{r4, r5, r7}
    41ce:	4770      	bx	lr

000041d0 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    41d0:	b490      	push	{r4, r7}
    41d2:	b0a4      	sub	sp, #144	; 0x90
    41d4:	af00      	add	r7, sp, #0
    41d6:	4603      	mov	r3, r0
    41d8:	6039      	str	r1, [r7, #0]
    41da:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    41dc:	f04f 030f 	mov.w	r3, #15
    41e0:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    41e2:	f04f 0301 	mov.w	r3, #1
    41e6:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    41e8:	f04f 0301 	mov.w	r3, #1
    41ec:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    41ee:	f642 530c 	movw	r3, #11532	; 0x2d0c
    41f2:	f2c0 0301 	movt	r3, #1
    41f6:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    41fa:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    41fc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    4200:	f04f 0300 	mov.w	r3, #0
    4204:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    4206:	79fa      	ldrb	r2, [r7, #7]
    4208:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    420a:	ea02 0303 	and.w	r3, r2, r3
    420e:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    4210:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4212:	f107 0290 	add.w	r2, r7, #144	; 0x90
    4216:	4413      	add	r3, r2
    4218:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    421c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    4220:	79fb      	ldrb	r3, [r7, #7]
    4222:	f003 0330 	and.w	r3, r3, #48	; 0x30
    4226:	ea4f 1313 	mov.w	r3, r3, lsr #4
    422a:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    422c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    422e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4232:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    4234:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4236:	2b04      	cmp	r3, #4
    4238:	d906      	bls.n	4248 <get_calibration+0x78>
    423a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    423c:	2b08      	cmp	r3, #8
    423e:	d803      	bhi.n	4248 <get_calibration+0x78>
    4240:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4242:	f103 0301 	add.w	r3, r3, #1
    4246:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    4248:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    424c:	2b05      	cmp	r3, #5
    424e:	f200 8151 	bhi.w	44f4 <get_calibration+0x324>
    4252:	a201      	add	r2, pc, #4	; (adr r2, 4258 <get_calibration+0x88>)
    4254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4258:	00004271 	.word	0x00004271
    425c:	000042bf 	.word	0x000042bf
    4260:	00004315 	.word	0x00004315
    4264:	0000437b 	.word	0x0000437b
    4268:	000043ed 	.word	0x000043ed
    426c:	00004455 	.word	0x00004455
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    4270:	f240 0200 	movw	r2, #0
    4274:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4278:	6f79      	ldr	r1, [r7, #116]	; 0x74
    427a:	460b      	mov	r3, r1
    427c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4280:	440b      	add	r3, r1
    4282:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4286:	4413      	add	r3, r2
    4288:	f503 7308 	add.w	r3, r3, #544	; 0x220
    428c:	791b      	ldrb	r3, [r3, #4]
    428e:	b2db      	uxtb	r3, r3
    4290:	f003 0306 	and.w	r3, r3, #6
    4294:	ea4f 0353 	mov.w	r3, r3, lsr #1
    4298:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    429a:	f642 5308 	movw	r3, #11528	; 0x2d08
    429e:	f2c0 0301 	movt	r3, #1
    42a2:	681b      	ldr	r3, [r3, #0]
    42a4:	f103 0390 	add.w	r3, r3, #144	; 0x90
    42a8:	461a      	mov	r2, r3
    42aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    42ac:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    42b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    42b2:	440b      	add	r3, r1
    42b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    42b8:	4413      	add	r3, r2
    42ba:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    42bc:	e122      	b.n	4504 <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    42be:	f240 0200 	movw	r2, #0
    42c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    42c6:	6f79      	ldr	r1, [r7, #116]	; 0x74
    42c8:	460b      	mov	r3, r1
    42ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    42ce:	440b      	add	r3, r1
    42d0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    42d4:	4413      	add	r3, r2
    42d6:	f503 7308 	add.w	r3, r3, #544	; 0x220
    42da:	791b      	ldrb	r3, [r3, #4]
    42dc:	b2db      	uxtb	r3, r3
    42de:	f003 0360 	and.w	r3, r3, #96	; 0x60
    42e2:	ea4f 1353 	mov.w	r3, r3, lsr #5
    42e6:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    42e8:	f642 5308 	movw	r3, #11528	; 0x2d08
    42ec:	f2c0 0301 	movt	r3, #1
    42f0:	681b      	ldr	r3, [r3, #0]
    42f2:	f103 0390 	add.w	r3, r3, #144	; 0x90
    42f6:	461a      	mov	r2, r3
    42f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    42fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
    42fe:	f103 0301 	add.w	r3, r3, #1
    4302:	ea4f 0183 	mov.w	r1, r3, lsl #2
    4306:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    4308:	440b      	add	r3, r1
    430a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    430e:	4413      	add	r3, r2
    4310:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    4312:	e0f7      	b.n	4504 <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    4314:	f240 0200 	movw	r2, #0
    4318:	f2c4 0202 	movt	r2, #16386	; 0x4002
    431c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    431e:	460b      	mov	r3, r1
    4320:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4324:	440b      	add	r3, r1
    4326:	ea4f 1303 	mov.w	r3, r3, lsl #4
    432a:	4413      	add	r3, r2
    432c:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4330:	7a1b      	ldrb	r3, [r3, #8]
    4332:	b2db      	uxtb	r3, r3
    4334:	461a      	mov	r2, r3
    4336:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    4338:	ea02 0303 	and.w	r3, r2, r3
    433c:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    433e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    4340:	2b00      	cmp	r3, #0
    4342:	d10c      	bne.n	435e <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    4344:	f642 5308 	movw	r3, #11528	; 0x2d08
    4348:	f2c0 0301 	movt	r3, #1
    434c:	681b      	ldr	r3, [r3, #0]
    434e:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    4352:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4354:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4358:	4413      	add	r3, r2
    435a:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    435c:	e0d2      	b.n	4504 <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    435e:	f642 5308 	movw	r3, #11528	; 0x2d08
    4362:	f2c0 0301 	movt	r3, #1
    4366:	681b      	ldr	r3, [r3, #0]
    4368:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    436c:	461a      	mov	r2, r3
    436e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4370:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4374:	4413      	add	r3, r2
    4376:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    4378:	e0c4      	b.n	4504 <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    437a:	f240 0200 	movw	r2, #0
    437e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4382:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4384:	460b      	mov	r3, r1
    4386:	ea4f 0343 	mov.w	r3, r3, lsl #1
    438a:	440b      	add	r3, r1
    438c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4390:	4413      	add	r3, r2
    4392:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4396:	791b      	ldrb	r3, [r3, #4]
    4398:	b2db      	uxtb	r3, r3
    439a:	461a      	mov	r2, r3
    439c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    439e:	ea02 0303 	and.w	r3, r2, r3
    43a2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    43a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    43aa:	2b00      	cmp	r3, #0
    43ac:	d10c      	bne.n	43c8 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    43ae:	f642 5308 	movw	r3, #11528	; 0x2d08
    43b2:	f2c0 0301 	movt	r3, #1
    43b6:	681b      	ldr	r3, [r3, #0]
    43b8:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    43bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    43be:	ea4f 0383 	mov.w	r3, r3, lsl #2
    43c2:	4413      	add	r3, r2
    43c4:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    43c6:	e09d      	b.n	4504 <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    43c8:	f642 5308 	movw	r3, #11528	; 0x2d08
    43cc:	f2c0 0301 	movt	r3, #1
    43d0:	681b      	ldr	r3, [r3, #0]
    43d2:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    43d6:	461a      	mov	r2, r3
    43d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    43da:	ea4f 0343 	mov.w	r3, r3, lsl #1
    43de:	f103 0301 	add.w	r3, r3, #1
    43e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    43e6:	4413      	add	r3, r2
    43e8:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    43ea:	e08b      	b.n	4504 <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    43ec:	f642 531c 	movw	r3, #11548	; 0x2d1c
    43f0:	f2c0 0301 	movt	r3, #1
    43f4:	f107 0c08 	add.w	ip, r7, #8
    43f8:	461c      	mov	r4, r3
    43fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    43fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4400:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    4402:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4406:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    4408:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    440c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    4410:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    4414:	79fa      	ldrb	r2, [r7, #7]
    4416:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    4418:	ea02 0303 	and.w	r3, r2, r3
    441c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4420:	f107 0290 	add.w	r2, r7, #144	; 0x90
    4424:	4413      	add	r3, r2
    4426:	f853 3c88 	ldr.w	r3, [r3, #-136]
    442a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    442e:	f642 5308 	movw	r3, #11528	; 0x2d08
    4432:	f2c0 0301 	movt	r3, #1
    4436:	681b      	ldr	r3, [r3, #0]
    4438:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    443c:	461a      	mov	r2, r3
    443e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    4440:	ea4f 0183 	mov.w	r1, r3, lsl #2
    4444:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    4448:	440b      	add	r3, r1
    444a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    444e:	4413      	add	r3, r2
    4450:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    4452:	e057      	b.n	4504 <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    4454:	f240 0200 	movw	r2, #0
    4458:	f2c4 0202 	movt	r2, #16386	; 0x4002
    445c:	6f79      	ldr	r1, [r7, #116]	; 0x74
    445e:	460b      	mov	r3, r1
    4460:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4464:	440b      	add	r3, r1
    4466:	ea4f 1303 	mov.w	r3, r3, lsl #4
    446a:	4413      	add	r3, r2
    446c:	f503 7306 	add.w	r3, r3, #536	; 0x218
    4470:	791b      	ldrb	r3, [r3, #4]
    4472:	b2db      	uxtb	r3, r3
    4474:	f003 0301 	and.w	r3, r3, #1
    4478:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    447c:	f240 0200 	movw	r2, #0
    4480:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4484:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4486:	460b      	mov	r3, r1
    4488:	ea4f 0343 	mov.w	r3, r3, lsl #1
    448c:	440b      	add	r3, r1
    448e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4492:	4413      	add	r3, r2
    4494:	f503 7306 	add.w	r3, r3, #536	; 0x218
    4498:	791b      	ldrb	r3, [r3, #4]
    449a:	b2db      	uxtb	r3, r3
    449c:	f003 0302 	and.w	r3, r3, #2
    44a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    44a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    44a8:	2b00      	cmp	r3, #0
    44aa:	d003      	beq.n	44b4 <get_calibration+0x2e4>
            {
                obd_mode = 1;
    44ac:	f04f 0301 	mov.w	r3, #1
    44b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    44b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    44b8:	2b00      	cmp	r3, #0
    44ba:	d003      	beq.n	44c4 <get_calibration+0x2f4>
            {
                chopping_option = 1;
    44bc:	f04f 0301 	mov.w	r3, #1
    44c0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    44c4:	f642 5308 	movw	r3, #11528	; 0x2d08
    44c8:	f2c0 0301 	movt	r3, #1
    44cc:	681b      	ldr	r3, [r3, #0]
    44ce:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    44d2:	461a      	mov	r2, r3
    44d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    44d6:	ea4f 0143 	mov.w	r1, r3, lsl #1
    44da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    44de:	440b      	add	r3, r1
    44e0:	ea4f 0143 	mov.w	r1, r3, lsl #1
    44e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    44e8:	440b      	add	r3, r1
    44ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    44ee:	4413      	add	r3, r2
    44f0:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    44f2:	e007      	b.n	4504 <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    44f4:	683b      	ldr	r3, [r7, #0]
    44f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    44fa:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    44fc:	683b      	ldr	r3, [r7, #0]
    44fe:	f04f 0200 	mov.w	r2, #0
    4502:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    4504:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    4506:	2b00      	cmp	r3, #0
    4508:	d007      	beq.n	451a <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    450a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    450c:	881a      	ldrh	r2, [r3, #0]
    450e:	683b      	ldr	r3, [r7, #0]
    4510:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    4512:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    4514:	885a      	ldrh	r2, [r3, #2]
    4516:	683b      	ldr	r3, [r7, #0]
    4518:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    451a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    451c:	f642 23f4 	movw	r3, #10996	; 0x2af4
    4520:	f2c0 0301 	movt	r3, #1
    4524:	5c9b      	ldrb	r3, [r3, r2]
    4526:	2b00      	cmp	r3, #0
    4528:	d008      	beq.n	453c <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    452a:	f642 5308 	movw	r3, #11528	; 0x2d08
    452e:	f2c0 0301 	movt	r3, #1
    4532:	681b      	ldr	r3, [r3, #0]
    4534:	8b9a      	ldrh	r2, [r3, #28]
    4536:	683b      	ldr	r3, [r7, #0]
    4538:	801a      	strh	r2, [r3, #0]
    453a:	e003      	b.n	4544 <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    453c:	683b      	ldr	r3, [r7, #0]
    453e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4542:	801a      	strh	r2, [r3, #0]
    }
}
    4544:	f107 0790 	add.w	r7, r7, #144	; 0x90
    4548:	46bd      	mov	sp, r7
    454a:	bc90      	pop	{r4, r7}
    454c:	4770      	bx	lr
    454e:	bf00      	nop

00004550 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    4550:	b480      	push	{r7}
    4552:	b087      	sub	sp, #28
    4554:	af00      	add	r7, sp, #0
    4556:	4603      	mov	r3, r0
    4558:	60b9      	str	r1, [r7, #8]
    455a:	607a      	str	r2, [r7, #4]
    455c:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    455e:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    4562:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    4564:	7bfa      	ldrb	r2, [r7, #15]
    4566:	f642 330c 	movw	r3, #11020	; 0x2b0c
    456a:	f2c0 0301 	movt	r3, #1
    456e:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    4572:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    4574:	7bfb      	ldrb	r3, [r7, #15]
    4576:	f642 320c 	movw	r2, #11020	; 0x2b0c
    457a:	f2c0 0201 	movt	r2, #1
    457e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4582:	4413      	add	r3, r2
    4584:	885b      	ldrh	r3, [r3, #2]
    4586:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    4588:	f240 0300 	movw	r3, #0
    458c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4590:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    4592:	f240 0200 	movw	r2, #0
    4596:	f2c4 0202 	movt	r2, #16386	; 0x4002
    459a:	8a39      	ldrh	r1, [r7, #16]
    459c:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    45a0:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    45a4:	697a      	ldr	r2, [r7, #20]
    45a6:	ea01 0102 	and.w	r1, r1, r2
    45aa:	68ba      	ldr	r2, [r7, #8]
    45ac:	ea4f 2212 	mov.w	r2, r2, lsr #8
    45b0:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    45b4:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    45b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    45bc:	f240 0300 	movw	r3, #0
    45c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    45c4:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    45c6:	f240 0200 	movw	r2, #0
    45ca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    45ce:	8a79      	ldrh	r1, [r7, #18]
    45d0:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    45d4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    45d8:	697a      	ldr	r2, [r7, #20]
    45da:	ea01 0102 	and.w	r1, r1, r2
    45de:	687a      	ldr	r2, [r7, #4]
    45e0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    45e4:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    45e8:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    45ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    45f0:	f107 071c 	add.w	r7, r7, #28
    45f4:	46bd      	mov	sp, r7
    45f6:	bc80      	pop	{r7}
    45f8:	4770      	bx	lr
    45fa:	bf00      	nop

000045fc <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    45fc:	b580      	push	{r7, lr}
    45fe:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    4600:	f7fe fcfe 	bl	3000 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    4604:	f7fd ffce 	bl	25a4 <ace_init_convert>
}
    4608:	bd80      	pop	{r7, pc}
    460a:	bf00      	nop

0000460c <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    460c:	b480      	push	{r7}
    460e:	b083      	sub	sp, #12
    4610:	af00      	add	r7, sp, #0
    4612:	4603      	mov	r3, r0
    4614:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    4616:	f240 0300 	movw	r3, #0
    461a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    461e:	79fa      	ldrb	r2, [r7, #7]
    4620:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    4624:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    4628:	b2d2      	uxtb	r2, r2
    462a:	651a      	str	r2, [r3, #80]	; 0x50
}
    462c:	f107 070c 	add.w	r7, r7, #12
    4630:	46bd      	mov	sp, r7
    4632:	bc80      	pop	{r7}
    4634:	4770      	bx	lr
    4636:	bf00      	nop

00004638 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    4638:	b480      	push	{r7}
    463a:	b085      	sub	sp, #20
    463c:	af00      	add	r7, sp, #0
    463e:	4603      	mov	r3, r0
    4640:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    4642:	f04f 0300 	mov.w	r3, #0
    4646:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    4648:	79fb      	ldrb	r3, [r7, #7]
    464a:	2b02      	cmp	r3, #2
    464c:	d900      	bls.n	4650 <ACE_get_adc_result+0x18>
    464e:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    4650:	79fb      	ldrb	r3, [r7, #7]
    4652:	2b02      	cmp	r3, #2
    4654:	d81b      	bhi.n	468e <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    4656:	79fa      	ldrb	r2, [r7, #7]
    4658:	f642 5364 	movw	r3, #11620	; 0x2d64
    465c:	f2c0 0301 	movt	r3, #1
    4660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4664:	681b      	ldr	r3, [r3, #0]
    4666:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    466a:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    466c:	68fb      	ldr	r3, [r7, #12]
    466e:	2b00      	cmp	r3, #0
    4670:	d0f1      	beq.n	4656 <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    4672:	79fa      	ldrb	r2, [r7, #7]
    4674:	f642 5364 	movw	r3, #11620	; 0x2d64
    4678:	f2c0 0301 	movt	r3, #1
    467c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4680:	681b      	ldr	r3, [r3, #0]
    4682:	b29b      	uxth	r3, r3
    4684:	ea4f 5303 	mov.w	r3, r3, lsl #20
    4688:	ea4f 5313 	mov.w	r3, r3, lsr #20
    468c:	817b      	strh	r3, [r7, #10]
    }
    return result;
    468e:	897b      	ldrh	r3, [r7, #10]
}
    4690:	4618      	mov	r0, r3
    4692:	f107 0714 	add.w	r7, r7, #20
    4696:	46bd      	mov	sp, r7
    4698:	bc80      	pop	{r7}
    469a:	4770      	bx	lr

0000469c <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    469c:	b490      	push	{r4, r7}
    469e:	b086      	sub	sp, #24
    46a0:	af00      	add	r7, sp, #0
    46a2:	71f8      	strb	r0, [r7, #7]
    46a4:	71b9      	strb	r1, [r7, #6]
    46a6:	717a      	strb	r2, [r7, #5]
    46a8:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    46aa:	79fb      	ldrb	r3, [r7, #7]
    46ac:	2b02      	cmp	r3, #2
    46ae:	d900      	bls.n	46b2 <ACE_configure_sdd+0x16>
    46b0:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    46b2:	79fb      	ldrb	r3, [r7, #7]
    46b4:	2b02      	cmp	r3, #2
    46b6:	f200 80bc 	bhi.w	4832 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    46ba:	f642 52b0 	movw	r2, #11696	; 0x2db0
    46be:	f2c0 0201 	movt	r2, #1
    46c2:	f107 030c 	add.w	r3, r7, #12
    46c6:	6812      	ldr	r2, [r2, #0]
    46c8:	4611      	mov	r1, r2
    46ca:	8019      	strh	r1, [r3, #0]
    46cc:	f103 0302 	add.w	r3, r3, #2
    46d0:	ea4f 4212 	mov.w	r2, r2, lsr #16
    46d4:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    46d6:	f04f 0301 	mov.w	r3, #1
    46da:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    46dc:	f04f 0300 	mov.w	r3, #0
    46e0:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    46e2:	79fb      	ldrb	r3, [r7, #7]
    46e4:	f107 0218 	add.w	r2, r7, #24
    46e8:	4413      	add	r3, r2
    46ea:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    46ee:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    46f0:	f240 0300 	movw	r3, #0
    46f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    46f8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    46fc:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    46fe:	f240 0300 	movw	r3, #0
    4702:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4706:	f04f 0200 	mov.w	r2, #0
    470a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    470e:	f240 0200 	movw	r2, #0
    4712:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4716:	7c79      	ldrb	r1, [r7, #17]
    4718:	460b      	mov	r3, r1
    471a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    471e:	440b      	add	r3, r1
    4720:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4724:	4413      	add	r3, r2
    4726:	f503 7306 	add.w	r3, r3, #536	; 0x218
    472a:	797a      	ldrb	r2, [r7, #5]
    472c:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    472e:	797b      	ldrb	r3, [r7, #5]
    4730:	f003 0301 	and.w	r3, r3, #1
    4734:	b2db      	uxtb	r3, r3
    4736:	2b00      	cmp	r3, #0
    4738:	d002      	beq.n	4740 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    473a:	f04f 0300 	mov.w	r3, #0
    473e:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    4740:	797b      	ldrb	r3, [r7, #5]
    4742:	f003 0302 	and.w	r3, r3, #2
    4746:	2b00      	cmp	r3, #0
    4748:	d002      	beq.n	4750 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    474a:	f04f 0301 	mov.w	r3, #1
    474e:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    4750:	f240 0200 	movw	r2, #0
    4754:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4758:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    475a:	f642 53a0 	movw	r3, #11680	; 0x2da0
    475e:	f2c0 0301 	movt	r3, #1
    4762:	681b      	ldr	r3, [r3, #0]
    4764:	79fc      	ldrb	r4, [r7, #7]
    4766:	f897 c012 	ldrb.w	ip, [r7, #18]
    476a:	7cf8      	ldrb	r0, [r7, #19]
    476c:	ea4f 0444 	mov.w	r4, r4, lsl #1
    4770:	44a4      	add	ip, r4
    4772:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    4776:	4460      	add	r0, ip
    4778:	4403      	add	r3, r0
    477a:	f103 0380 	add.w	r3, r3, #128	; 0x80
    477e:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    4780:	460b      	mov	r3, r1
    4782:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4786:	440b      	add	r3, r1
    4788:	ea4f 1303 	mov.w	r3, r3, lsl #4
    478c:	4413      	add	r3, r2
    478e:	f503 7304 	add.w	r3, r3, #528	; 0x210
    4792:	4602      	mov	r2, r0
    4794:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4796:	f240 0300 	movw	r3, #0
    479a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    479e:	697a      	ldr	r2, [r7, #20]
    47a0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    47a4:	79fa      	ldrb	r2, [r7, #7]
    47a6:	f642 5370 	movw	r3, #11632	; 0x2d70
    47aa:	f2c0 0301 	movt	r3, #1
    47ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    47b2:	79ba      	ldrb	r2, [r7, #6]
    47b4:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    47b6:	79fa      	ldrb	r2, [r7, #7]
    47b8:	f642 5370 	movw	r3, #11632	; 0x2d70
    47bc:	f2c0 0301 	movt	r3, #1
    47c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    47c4:	79f9      	ldrb	r1, [r7, #7]
    47c6:	f642 5370 	movw	r3, #11632	; 0x2d70
    47ca:	f2c0 0301 	movt	r3, #1
    47ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    47d2:	681b      	ldr	r3, [r3, #0]
    47d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    47d8:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    47da:	793b      	ldrb	r3, [r7, #4]
    47dc:	2b00      	cmp	r3, #0
    47de:	d115      	bne.n	480c <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    47e0:	f240 0300 	movw	r3, #0
    47e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    47e8:	f240 0200 	movw	r2, #0
    47ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
    47f0:	6911      	ldr	r1, [r2, #16]
    47f2:	79f8      	ldrb	r0, [r7, #7]
    47f4:	f642 527c 	movw	r2, #11644	; 0x2d7c
    47f8:	f2c0 0201 	movt	r2, #1
    47fc:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    4800:	ea6f 0202 	mvn.w	r2, r2
    4804:	ea01 0202 	and.w	r2, r1, r2
    4808:	611a      	str	r2, [r3, #16]
    480a:	e012      	b.n	4832 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    480c:	f240 0300 	movw	r3, #0
    4810:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4814:	f240 0200 	movw	r2, #0
    4818:	f2c4 0202 	movt	r2, #16386	; 0x4002
    481c:	6911      	ldr	r1, [r2, #16]
    481e:	79f8      	ldrb	r0, [r7, #7]
    4820:	f642 527c 	movw	r2, #11644	; 0x2d7c
    4824:	f2c0 0201 	movt	r2, #1
    4828:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    482c:	ea41 0202 	orr.w	r2, r1, r2
    4830:	611a      	str	r2, [r3, #16]
        }
    }
}
    4832:	f107 0718 	add.w	r7, r7, #24
    4836:	46bd      	mov	sp, r7
    4838:	bc90      	pop	{r4, r7}
    483a:	4770      	bx	lr

0000483c <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    483c:	b480      	push	{r7}
    483e:	b083      	sub	sp, #12
    4840:	af00      	add	r7, sp, #0
    4842:	4603      	mov	r3, r0
    4844:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    4846:	79fb      	ldrb	r3, [r7, #7]
    4848:	2b02      	cmp	r3, #2
    484a:	d900      	bls.n	484e <ACE_enable_sdd+0x12>
    484c:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    484e:	79fb      	ldrb	r3, [r7, #7]
    4850:	2b02      	cmp	r3, #2
    4852:	d811      	bhi.n	4878 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    4854:	79fa      	ldrb	r2, [r7, #7]
    4856:	f642 5370 	movw	r3, #11632	; 0x2d70
    485a:	f2c0 0301 	movt	r3, #1
    485e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    4862:	79f9      	ldrb	r1, [r7, #7]
    4864:	f642 5370 	movw	r3, #11632	; 0x2d70
    4868:	f2c0 0301 	movt	r3, #1
    486c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    4870:	681b      	ldr	r3, [r3, #0]
    4872:	f043 0320 	orr.w	r3, r3, #32
    4876:	6013      	str	r3, [r2, #0]
    }
}
    4878:	f107 070c 	add.w	r7, r7, #12
    487c:	46bd      	mov	sp, r7
    487e:	bc80      	pop	{r7}
    4880:	4770      	bx	lr
    4882:	bf00      	nop

00004884 <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    4884:	b480      	push	{r7}
    4886:	b083      	sub	sp, #12
    4888:	af00      	add	r7, sp, #0
    488a:	4603      	mov	r3, r0
    488c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    488e:	79fb      	ldrb	r3, [r7, #7]
    4890:	2b02      	cmp	r3, #2
    4892:	d900      	bls.n	4896 <ACE_disable_sdd+0x12>
    4894:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    4896:	79fb      	ldrb	r3, [r7, #7]
    4898:	2b02      	cmp	r3, #2
    489a:	d811      	bhi.n	48c0 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    489c:	79fa      	ldrb	r2, [r7, #7]
    489e:	f642 5370 	movw	r3, #11632	; 0x2d70
    48a2:	f2c0 0301 	movt	r3, #1
    48a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    48aa:	79f9      	ldrb	r1, [r7, #7]
    48ac:	f642 5370 	movw	r3, #11632	; 0x2d70
    48b0:	f2c0 0301 	movt	r3, #1
    48b4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    48b8:	681b      	ldr	r3, [r3, #0]
    48ba:	f023 0320 	bic.w	r3, r3, #32
    48be:	6013      	str	r3, [r2, #0]
    }
}
    48c0:	f107 070c 	add.w	r7, r7, #12
    48c4:	46bd      	mov	sp, r7
    48c6:	bc80      	pop	{r7}
    48c8:	4770      	bx	lr
    48ca:	bf00      	nop

000048cc <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    48cc:	b480      	push	{r7}
    48ce:	b083      	sub	sp, #12
    48d0:	af00      	add	r7, sp, #0
    48d2:	4603      	mov	r3, r0
    48d4:	6039      	str	r1, [r7, #0]
    48d6:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    48d8:	79fb      	ldrb	r3, [r7, #7]
    48da:	2b02      	cmp	r3, #2
    48dc:	d900      	bls.n	48e0 <ACE_set_sdd_value+0x14>
    48de:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    48e0:	79fb      	ldrb	r3, [r7, #7]
    48e2:	2b02      	cmp	r3, #2
    48e4:	d813      	bhi.n	490e <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    48e6:	79fa      	ldrb	r2, [r7, #7]
    48e8:	f642 5394 	movw	r3, #11668	; 0x2d94
    48ec:	f2c0 0301 	movt	r3, #1
    48f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    48f4:	683a      	ldr	r2, [r7, #0]
    48f6:	ea4f 4212 	mov.w	r2, r2, lsr #16
    48fa:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    48fc:	79fa      	ldrb	r2, [r7, #7]
    48fe:	f642 5388 	movw	r3, #11656	; 0x2d88
    4902:	f2c0 0301 	movt	r3, #1
    4906:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    490a:	683a      	ldr	r2, [r7, #0]
    490c:	601a      	str	r2, [r3, #0]
    }
}
    490e:	f107 070c 	add.w	r7, r7, #12
    4912:	46bd      	mov	sp, r7
    4914:	bc80      	pop	{r7}
    4916:	4770      	bx	lr

00004918 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    4918:	b480      	push	{r7}
    491a:	b087      	sub	sp, #28
    491c:	af00      	add	r7, sp, #0
    491e:	60f8      	str	r0, [r7, #12]
    4920:	60b9      	str	r1, [r7, #8]
    4922:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    4924:	f240 0300 	movw	r3, #0
    4928:	f2c4 0302 	movt	r3, #16386	; 0x4002
    492c:	691b      	ldr	r3, [r3, #16]
    492e:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    4930:	68fb      	ldr	r3, [r7, #12]
    4932:	f1b3 3fff 	cmp.w	r3, #4294967295
    4936:	d012      	beq.n	495e <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    4938:	f240 0300 	movw	r3, #0
    493c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4940:	68fa      	ldr	r2, [r7, #12]
    4942:	ea4f 4212 	mov.w	r2, r2, lsr #16
    4946:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    4948:	f240 0300 	movw	r3, #0
    494c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4950:	68fa      	ldr	r2, [r7, #12]
    4952:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    4956:	697b      	ldr	r3, [r7, #20]
    4958:	f043 0301 	orr.w	r3, r3, #1
    495c:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    495e:	68bb      	ldr	r3, [r7, #8]
    4960:	f1b3 3fff 	cmp.w	r3, #4294967295
    4964:	d013      	beq.n	498e <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    4966:	f240 0300 	movw	r3, #0
    496a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    496e:	68ba      	ldr	r2, [r7, #8]
    4970:	ea4f 4212 	mov.w	r2, r2, lsr #16
    4974:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    4978:	f240 0300 	movw	r3, #0
    497c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4980:	68ba      	ldr	r2, [r7, #8]
    4982:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    4986:	697b      	ldr	r3, [r7, #20]
    4988:	f043 0302 	orr.w	r3, r3, #2
    498c:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    498e:	687b      	ldr	r3, [r7, #4]
    4990:	f1b3 3fff 	cmp.w	r3, #4294967295
    4994:	d01c      	beq.n	49d0 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    4996:	f240 0300 	movw	r3, #0
    499a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    499e:	687a      	ldr	r2, [r7, #4]
    49a0:	ea4f 4212 	mov.w	r2, r2, lsr #16
    49a4:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    49a8:	f240 0300 	movw	r3, #0
    49ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
    49b0:	687a      	ldr	r2, [r7, #4]
    49b2:	ea4f 2212 	mov.w	r2, r2, lsr #8
    49b6:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    49ba:	f240 0300 	movw	r3, #0
    49be:	f2c4 0302 	movt	r3, #16386	; 0x4002
    49c2:	687a      	ldr	r2, [r7, #4]
    49c4:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    49c8:	697b      	ldr	r3, [r7, #20]
    49ca:	f043 0304 	orr.w	r3, r3, #4
    49ce:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    49d0:	f240 0300 	movw	r3, #0
    49d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    49d8:	697a      	ldr	r2, [r7, #20]
    49da:	611a      	str	r2, [r3, #16]
}
    49dc:	f107 071c 	add.w	r7, r7, #28
    49e0:	46bd      	mov	sp, r7
    49e2:	bc80      	pop	{r7}
    49e4:	4770      	bx	lr
    49e6:	bf00      	nop

000049e8 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    49e8:	b480      	push	{r7}
    49ea:	b087      	sub	sp, #28
    49ec:	af00      	add	r7, sp, #0
    49ee:	4602      	mov	r2, r0
    49f0:	460b      	mov	r3, r1
    49f2:	71fa      	strb	r2, [r7, #7]
    49f4:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    49f6:	79fb      	ldrb	r3, [r7, #7]
    49f8:	f003 0301 	and.w	r3, r3, #1
    49fc:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    49fe:	79fb      	ldrb	r3, [r7, #7]
    4a00:	2b09      	cmp	r3, #9
    4a02:	d900      	bls.n	4a06 <ACE_set_comp_reference+0x1e>
    4a04:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    4a06:	79bb      	ldrb	r3, [r7, #6]
    4a08:	2b03      	cmp	r3, #3
    4a0a:	d900      	bls.n	4a0e <ACE_set_comp_reference+0x26>
    4a0c:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    4a0e:	693b      	ldr	r3, [r7, #16]
    4a10:	2b00      	cmp	r3, #0
    4a12:	d100      	bne.n	4a16 <ACE_set_comp_reference+0x2e>
    4a14:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    4a16:	79fb      	ldrb	r3, [r7, #7]
    4a18:	2b09      	cmp	r3, #9
    4a1a:	f200 80b9 	bhi.w	4b90 <ACE_set_comp_reference+0x1a8>
    4a1e:	79bb      	ldrb	r3, [r7, #6]
    4a20:	2b03      	cmp	r3, #3
    4a22:	f200 80b5 	bhi.w	4b90 <ACE_set_comp_reference+0x1a8>
    4a26:	693b      	ldr	r3, [r7, #16]
    4a28:	2b00      	cmp	r3, #0
    4a2a:	f000 80b1 	beq.w	4b90 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    4a2e:	79fa      	ldrb	r2, [r7, #7]
    4a30:	f642 53a4 	movw	r3, #11684	; 0x2da4
    4a34:	f2c0 0301 	movt	r3, #1
    4a38:	5c9b      	ldrb	r3, [r3, r2]
    4a3a:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4a3c:	f240 0300 	movw	r3, #0
    4a40:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a44:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4a48:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4a4a:	f240 0300 	movw	r3, #0
    4a4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4a52:	f04f 0200 	mov.w	r2, #0
    4a56:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    4a5a:	79bb      	ldrb	r3, [r7, #6]
    4a5c:	2b03      	cmp	r3, #3
    4a5e:	d146      	bne.n	4aee <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    4a60:	f240 0100 	movw	r1, #0
    4a64:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4a68:	7bf8      	ldrb	r0, [r7, #15]
    4a6a:	f240 0200 	movw	r2, #0
    4a6e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4a72:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4a76:	4663      	mov	r3, ip
    4a78:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4a7c:	4463      	add	r3, ip
    4a7e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4a82:	4413      	add	r3, r2
    4a84:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4a88:	791b      	ldrb	r3, [r3, #4]
    4a8a:	b2db      	uxtb	r3, r3
    4a8c:	461a      	mov	r2, r3
    4a8e:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    4a92:	4603      	mov	r3, r0
    4a94:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4a98:	4403      	add	r3, r0
    4a9a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4a9e:	440b      	add	r3, r1
    4aa0:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4aa4:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    4aa6:	f240 0100 	movw	r1, #0
    4aaa:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4aae:	7bf8      	ldrb	r0, [r7, #15]
    4ab0:	f240 0200 	movw	r2, #0
    4ab4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ab8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4abc:	4663      	mov	r3, ip
    4abe:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4ac2:	4463      	add	r3, ip
    4ac4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4ac8:	4413      	add	r3, r2
    4aca:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4ace:	7a1b      	ldrb	r3, [r3, #8]
    4ad0:	b2db      	uxtb	r3, r3
    4ad2:	461a      	mov	r2, r3
    4ad4:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    4ad8:	4603      	mov	r3, r0
    4ada:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4ade:	4403      	add	r3, r0
    4ae0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4ae4:	440b      	add	r3, r1
    4ae6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4aea:	721a      	strb	r2, [r3, #8]
    4aec:	e049      	b.n	4b82 <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    4aee:	f240 0200 	movw	r2, #0
    4af2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4af6:	7bf8      	ldrb	r0, [r7, #15]
    4af8:	f240 0100 	movw	r1, #0
    4afc:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4b00:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4b04:	4663      	mov	r3, ip
    4b06:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4b0a:	4463      	add	r3, ip
    4b0c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4b10:	440b      	add	r3, r1
    4b12:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4b16:	791b      	ldrb	r3, [r3, #4]
    4b18:	b2db      	uxtb	r3, r3
    4b1a:	f043 0320 	orr.w	r3, r3, #32
    4b1e:	b2d9      	uxtb	r1, r3
    4b20:	4603      	mov	r3, r0
    4b22:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4b26:	4403      	add	r3, r0
    4b28:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4b2c:	4413      	add	r3, r2
    4b2e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4b32:	460a      	mov	r2, r1
    4b34:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    4b36:	f240 0200 	movw	r2, #0
    4b3a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b3e:	7bf8      	ldrb	r0, [r7, #15]
    4b40:	f240 0100 	movw	r1, #0
    4b44:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4b48:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4b4c:	4663      	mov	r3, ip
    4b4e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4b52:	4463      	add	r3, ip
    4b54:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4b58:	440b      	add	r3, r1
    4b5a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4b5e:	7a1b      	ldrb	r3, [r3, #8]
    4b60:	b2db      	uxtb	r3, r3
    4b62:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    4b66:	79b9      	ldrb	r1, [r7, #6]
    4b68:	440b      	add	r3, r1
    4b6a:	b2d9      	uxtb	r1, r3
    4b6c:	4603      	mov	r3, r0
    4b6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4b72:	4403      	add	r3, r0
    4b74:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4b78:	4413      	add	r3, r2
    4b7a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4b7e:	460a      	mov	r2, r1
    4b80:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4b82:	f240 0300 	movw	r3, #0
    4b86:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4b8a:	697a      	ldr	r2, [r7, #20]
    4b8c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4b90:	f107 071c 	add.w	r7, r7, #28
    4b94:	46bd      	mov	sp, r7
    4b96:	bc80      	pop	{r7}
    4b98:	4770      	bx	lr
    4b9a:	bf00      	nop

00004b9c <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    4b9c:	b480      	push	{r7}
    4b9e:	b087      	sub	sp, #28
    4ba0:	af00      	add	r7, sp, #0
    4ba2:	4602      	mov	r2, r0
    4ba4:	460b      	mov	r3, r1
    4ba6:	71fa      	strb	r2, [r7, #7]
    4ba8:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4baa:	79fb      	ldrb	r3, [r7, #7]
    4bac:	2b09      	cmp	r3, #9
    4bae:	d900      	bls.n	4bb2 <ACE_set_comp_hysteresis+0x16>
    4bb0:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    4bb2:	79bb      	ldrb	r3, [r7, #6]
    4bb4:	2b03      	cmp	r3, #3
    4bb6:	d900      	bls.n	4bba <ACE_set_comp_hysteresis+0x1e>
    4bb8:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    4bba:	79fb      	ldrb	r3, [r7, #7]
    4bbc:	2b09      	cmp	r3, #9
    4bbe:	d87b      	bhi.n	4cb8 <ACE_set_comp_hysteresis+0x11c>
    4bc0:	79bb      	ldrb	r3, [r7, #6]
    4bc2:	2b03      	cmp	r3, #3
    4bc4:	d878      	bhi.n	4cb8 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    4bc6:	79fa      	ldrb	r2, [r7, #7]
    4bc8:	f642 53a4 	movw	r3, #11684	; 0x2da4
    4bcc:	f2c0 0301 	movt	r3, #1
    4bd0:	5c9b      	ldrb	r3, [r3, r2]
    4bd2:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    4bd4:	79fb      	ldrb	r3, [r7, #7]
    4bd6:	f003 0301 	and.w	r3, r3, #1
    4bda:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4bdc:	f240 0300 	movw	r3, #0
    4be0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4be4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4be8:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4bea:	f240 0300 	movw	r3, #0
    4bee:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4bf2:	f04f 0200 	mov.w	r2, #0
    4bf6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    4bfa:	693b      	ldr	r3, [r7, #16]
    4bfc:	2b00      	cmp	r3, #0
    4bfe:	d02a      	beq.n	4c56 <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    4c00:	f240 0200 	movw	r2, #0
    4c04:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4c08:	7bf8      	ldrb	r0, [r7, #15]
    4c0a:	f240 0100 	movw	r1, #0
    4c0e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4c12:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4c16:	4663      	mov	r3, ip
    4c18:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4c1c:	4463      	add	r3, ip
    4c1e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4c22:	440b      	add	r3, r1
    4c24:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4c28:	791b      	ldrb	r3, [r3, #4]
    4c2a:	b2db      	uxtb	r3, r3
    4c2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    4c30:	79b9      	ldrb	r1, [r7, #6]
    4c32:	ea4f 1181 	mov.w	r1, r1, lsl #6
    4c36:	b2c9      	uxtb	r1, r1
    4c38:	ea43 0301 	orr.w	r3, r3, r1
    4c3c:	b2d9      	uxtb	r1, r3
    4c3e:	4603      	mov	r3, r0
    4c40:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4c44:	4403      	add	r3, r0
    4c46:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4c4a:	4413      	add	r3, r2
    4c4c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4c50:	460a      	mov	r2, r1
    4c52:	711a      	strb	r2, [r3, #4]
    4c54:	e029      	b.n	4caa <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    4c56:	f240 0200 	movw	r2, #0
    4c5a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4c5e:	7bf8      	ldrb	r0, [r7, #15]
    4c60:	f240 0100 	movw	r1, #0
    4c64:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4c68:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4c6c:	4663      	mov	r3, ip
    4c6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4c72:	4463      	add	r3, ip
    4c74:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4c78:	440b      	add	r3, r1
    4c7a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4c7e:	7a1b      	ldrb	r3, [r3, #8]
    4c80:	b2db      	uxtb	r3, r3
    4c82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    4c86:	79b9      	ldrb	r1, [r7, #6]
    4c88:	ea4f 1181 	mov.w	r1, r1, lsl #6
    4c8c:	b2c9      	uxtb	r1, r1
    4c8e:	ea43 0301 	orr.w	r3, r3, r1
    4c92:	b2d9      	uxtb	r1, r3
    4c94:	4603      	mov	r3, r0
    4c96:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4c9a:	4403      	add	r3, r0
    4c9c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4ca0:	4413      	add	r3, r2
    4ca2:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4ca6:	460a      	mov	r2, r1
    4ca8:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4caa:	f240 0300 	movw	r3, #0
    4cae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4cb2:	697a      	ldr	r2, [r7, #20]
    4cb4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4cb8:	f107 071c 	add.w	r7, r7, #28
    4cbc:	46bd      	mov	sp, r7
    4cbe:	bc80      	pop	{r7}
    4cc0:	4770      	bx	lr
    4cc2:	bf00      	nop

00004cc4 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    4cc4:	b480      	push	{r7}
    4cc6:	b087      	sub	sp, #28
    4cc8:	af00      	add	r7, sp, #0
    4cca:	4603      	mov	r3, r0
    4ccc:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4cce:	79fb      	ldrb	r3, [r7, #7]
    4cd0:	2b09      	cmp	r3, #9
    4cd2:	d900      	bls.n	4cd6 <ACE_enable_comp+0x12>
    4cd4:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    4cd6:	79fb      	ldrb	r3, [r7, #7]
    4cd8:	2b09      	cmp	r3, #9
    4cda:	d86c      	bhi.n	4db6 <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    4cdc:	79fa      	ldrb	r2, [r7, #7]
    4cde:	f642 53a4 	movw	r3, #11684	; 0x2da4
    4ce2:	f2c0 0301 	movt	r3, #1
    4ce6:	5c9b      	ldrb	r3, [r3, r2]
    4ce8:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    4cea:	79fb      	ldrb	r3, [r7, #7]
    4cec:	f003 0301 	and.w	r3, r3, #1
    4cf0:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4cf2:	f240 0300 	movw	r3, #0
    4cf6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4cfa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4cfe:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4d00:	f240 0300 	movw	r3, #0
    4d04:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4d08:	f04f 0200 	mov.w	r2, #0
    4d0c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    4d10:	693b      	ldr	r3, [r7, #16]
    4d12:	2b00      	cmp	r3, #0
    4d14:	d024      	beq.n	4d60 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    4d16:	f240 0200 	movw	r2, #0
    4d1a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4d1e:	7bf8      	ldrb	r0, [r7, #15]
    4d20:	f240 0100 	movw	r1, #0
    4d24:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4d28:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4d2c:	4663      	mov	r3, ip
    4d2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4d32:	4463      	add	r3, ip
    4d34:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4d38:	440b      	add	r3, r1
    4d3a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4d3e:	791b      	ldrb	r3, [r3, #4]
    4d40:	b2db      	uxtb	r3, r3
    4d42:	f043 0310 	orr.w	r3, r3, #16
    4d46:	b2d9      	uxtb	r1, r3
    4d48:	4603      	mov	r3, r0
    4d4a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4d4e:	4403      	add	r3, r0
    4d50:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4d54:	4413      	add	r3, r2
    4d56:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4d5a:	460a      	mov	r2, r1
    4d5c:	711a      	strb	r2, [r3, #4]
    4d5e:	e023      	b.n	4da8 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    4d60:	f240 0200 	movw	r2, #0
    4d64:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4d68:	7bf8      	ldrb	r0, [r7, #15]
    4d6a:	f240 0100 	movw	r1, #0
    4d6e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4d72:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4d76:	4663      	mov	r3, ip
    4d78:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4d7c:	4463      	add	r3, ip
    4d7e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4d82:	440b      	add	r3, r1
    4d84:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4d88:	7a1b      	ldrb	r3, [r3, #8]
    4d8a:	b2db      	uxtb	r3, r3
    4d8c:	f043 0310 	orr.w	r3, r3, #16
    4d90:	b2d9      	uxtb	r1, r3
    4d92:	4603      	mov	r3, r0
    4d94:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4d98:	4403      	add	r3, r0
    4d9a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4d9e:	4413      	add	r3, r2
    4da0:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4da4:	460a      	mov	r2, r1
    4da6:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4da8:	f240 0300 	movw	r3, #0
    4dac:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4db0:	697a      	ldr	r2, [r7, #20]
    4db2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4db6:	f107 071c 	add.w	r7, r7, #28
    4dba:	46bd      	mov	sp, r7
    4dbc:	bc80      	pop	{r7}
    4dbe:	4770      	bx	lr

00004dc0 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    4dc0:	b480      	push	{r7}
    4dc2:	b087      	sub	sp, #28
    4dc4:	af00      	add	r7, sp, #0
    4dc6:	4603      	mov	r3, r0
    4dc8:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4dca:	79fb      	ldrb	r3, [r7, #7]
    4dcc:	2b09      	cmp	r3, #9
    4dce:	d900      	bls.n	4dd2 <ACE_disable_comp+0x12>
    4dd0:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    4dd2:	79fb      	ldrb	r3, [r7, #7]
    4dd4:	2b09      	cmp	r3, #9
    4dd6:	d86a      	bhi.n	4eae <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    4dd8:	79fa      	ldrb	r2, [r7, #7]
    4dda:	f642 53a4 	movw	r3, #11684	; 0x2da4
    4dde:	f2c0 0301 	movt	r3, #1
    4de2:	5c9b      	ldrb	r3, [r3, r2]
    4de4:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    4de6:	79fb      	ldrb	r3, [r7, #7]
    4de8:	f003 0301 	and.w	r3, r3, #1
    4dec:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4dee:	f240 0300 	movw	r3, #0
    4df2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4df6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4dfa:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4dfc:	f240 0300 	movw	r3, #0
    4e00:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e04:	f04f 0200 	mov.w	r2, #0
    4e08:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    4e0c:	693b      	ldr	r3, [r7, #16]
    4e0e:	2b00      	cmp	r3, #0
    4e10:	d023      	beq.n	4e5a <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    4e12:	f240 0100 	movw	r1, #0
    4e16:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4e1a:	7bf8      	ldrb	r0, [r7, #15]
    4e1c:	f240 0200 	movw	r2, #0
    4e20:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4e24:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4e28:	4663      	mov	r3, ip
    4e2a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4e2e:	4463      	add	r3, ip
    4e30:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4e34:	4413      	add	r3, r2
    4e36:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4e3a:	791b      	ldrb	r3, [r3, #4]
    4e3c:	b2db      	uxtb	r3, r3
    4e3e:	461a      	mov	r2, r3
    4e40:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    4e44:	4603      	mov	r3, r0
    4e46:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4e4a:	4403      	add	r3, r0
    4e4c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4e50:	440b      	add	r3, r1
    4e52:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4e56:	711a      	strb	r2, [r3, #4]
    4e58:	e022      	b.n	4ea0 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    4e5a:	f240 0100 	movw	r1, #0
    4e5e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    4e62:	7bf8      	ldrb	r0, [r7, #15]
    4e64:	f240 0200 	movw	r2, #0
    4e68:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4e6c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    4e70:	4663      	mov	r3, ip
    4e72:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4e76:	4463      	add	r3, ip
    4e78:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4e7c:	4413      	add	r3, r2
    4e7e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4e82:	7a1b      	ldrb	r3, [r3, #8]
    4e84:	b2db      	uxtb	r3, r3
    4e86:	461a      	mov	r2, r3
    4e88:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    4e8c:	4603      	mov	r3, r0
    4e8e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4e92:	4403      	add	r3, r0
    4e94:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4e98:	440b      	add	r3, r1
    4e9a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4e9e:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    4ea0:	f240 0300 	movw	r3, #0
    4ea4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ea8:	697a      	ldr	r2, [r7, #20]
    4eaa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    4eae:	f107 071c 	add.w	r7, r7, #28
    4eb2:	46bd      	mov	sp, r7
    4eb4:	bc80      	pop	{r7}
    4eb6:	4770      	bx	lr

00004eb8 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    4eb8:	b480      	push	{r7}
    4eba:	b083      	sub	sp, #12
    4ebc:	af00      	add	r7, sp, #0
    4ebe:	4603      	mov	r3, r0
    4ec0:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4ec2:	79fb      	ldrb	r3, [r7, #7]
    4ec4:	2b09      	cmp	r3, #9
    4ec6:	d900      	bls.n	4eca <ACE_enable_comp_rise_irq+0x12>
    4ec8:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    4eca:	f240 0300 	movw	r3, #0
    4ece:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ed2:	f240 0200 	movw	r2, #0
    4ed6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4eda:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4ede:	f102 020c 	add.w	r2, r2, #12
    4ee2:	6811      	ldr	r1, [r2, #0]
    4ee4:	79fa      	ldrb	r2, [r7, #7]
    4ee6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4eea:	fa00 f202 	lsl.w	r2, r0, r2
    4eee:	ea41 0202 	orr.w	r2, r1, r2
    4ef2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4ef6:	f103 030c 	add.w	r3, r3, #12
    4efa:	601a      	str	r2, [r3, #0]
}
    4efc:	f107 070c 	add.w	r7, r7, #12
    4f00:	46bd      	mov	sp, r7
    4f02:	bc80      	pop	{r7}
    4f04:	4770      	bx	lr
    4f06:	bf00      	nop

00004f08 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    4f08:	b480      	push	{r7}
    4f0a:	b085      	sub	sp, #20
    4f0c:	af00      	add	r7, sp, #0
    4f0e:	4603      	mov	r3, r0
    4f10:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4f12:	79fb      	ldrb	r3, [r7, #7]
    4f14:	2b09      	cmp	r3, #9
    4f16:	d900      	bls.n	4f1a <ACE_disable_comp_rise_irq+0x12>
    4f18:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    4f1a:	f240 0300 	movw	r3, #0
    4f1e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4f22:	f240 0200 	movw	r2, #0
    4f26:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4f2a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4f2e:	f102 020c 	add.w	r2, r2, #12
    4f32:	6811      	ldr	r1, [r2, #0]
    4f34:	79fa      	ldrb	r2, [r7, #7]
    4f36:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4f3a:	fa00 f202 	lsl.w	r2, r0, r2
    4f3e:	ea6f 0202 	mvn.w	r2, r2
    4f42:	ea01 0202 	and.w	r2, r1, r2
    4f46:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4f4a:	f103 030c 	add.w	r3, r3, #12
    4f4e:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    4f50:	f240 0300 	movw	r3, #0
    4f54:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4f58:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4f5c:	f103 030c 	add.w	r3, r3, #12
    4f60:	681b      	ldr	r3, [r3, #0]
    4f62:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4f64:	68fb      	ldr	r3, [r7, #12]
    4f66:	f103 0301 	add.w	r3, r3, #1
    4f6a:	60fb      	str	r3, [r7, #12]
}
    4f6c:	f107 0714 	add.w	r7, r7, #20
    4f70:	46bd      	mov	sp, r7
    4f72:	bc80      	pop	{r7}
    4f74:	4770      	bx	lr
    4f76:	bf00      	nop

00004f78 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    4f78:	b480      	push	{r7}
    4f7a:	b085      	sub	sp, #20
    4f7c:	af00      	add	r7, sp, #0
    4f7e:	4603      	mov	r3, r0
    4f80:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4f82:	79fb      	ldrb	r3, [r7, #7]
    4f84:	2b09      	cmp	r3, #9
    4f86:	d900      	bls.n	4f8a <ACE_clear_comp_rise_irq+0x12>
    4f88:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    4f8a:	f240 0300 	movw	r3, #0
    4f8e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4f92:	f240 0200 	movw	r2, #0
    4f96:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4f9a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    4f9e:	f102 0214 	add.w	r2, r2, #20
    4fa2:	6811      	ldr	r1, [r2, #0]
    4fa4:	79fa      	ldrb	r2, [r7, #7]
    4fa6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    4faa:	fa00 f202 	lsl.w	r2, r0, r2
    4fae:	ea41 0202 	orr.w	r2, r1, r2
    4fb2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4fb6:	f103 0314 	add.w	r3, r3, #20
    4fba:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    4fbc:	f240 0300 	movw	r3, #0
    4fc0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4fc4:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4fc8:	f103 0314 	add.w	r3, r3, #20
    4fcc:	681b      	ldr	r3, [r3, #0]
    4fce:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4fd0:	68fb      	ldr	r3, [r7, #12]
    4fd2:	f103 0301 	add.w	r3, r3, #1
    4fd6:	60fb      	str	r3, [r7, #12]
}
    4fd8:	f107 0714 	add.w	r7, r7, #20
    4fdc:	46bd      	mov	sp, r7
    4fde:	bc80      	pop	{r7}
    4fe0:	4770      	bx	lr
    4fe2:	bf00      	nop

00004fe4 <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    4fe4:	b480      	push	{r7}
    4fe6:	b083      	sub	sp, #12
    4fe8:	af00      	add	r7, sp, #0
    4fea:	4603      	mov	r3, r0
    4fec:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    4fee:	79fb      	ldrb	r3, [r7, #7]
    4ff0:	2b09      	cmp	r3, #9
    4ff2:	d900      	bls.n	4ff6 <ACE_enable_comp_fall_irq+0x12>
    4ff4:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    4ff6:	f240 0300 	movw	r3, #0
    4ffa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ffe:	f240 0200 	movw	r2, #0
    5002:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5006:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    500a:	f102 020c 	add.w	r2, r2, #12
    500e:	6811      	ldr	r1, [r2, #0]
    5010:	79fa      	ldrb	r2, [r7, #7]
    5012:	f04f 0001 	mov.w	r0, #1
    5016:	fa00 f202 	lsl.w	r2, r0, r2
    501a:	ea41 0202 	orr.w	r2, r1, r2
    501e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5022:	f103 030c 	add.w	r3, r3, #12
    5026:	601a      	str	r2, [r3, #0]
}
    5028:	f107 070c 	add.w	r7, r7, #12
    502c:	46bd      	mov	sp, r7
    502e:	bc80      	pop	{r7}
    5030:	4770      	bx	lr
    5032:	bf00      	nop

00005034 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5034:	b480      	push	{r7}
    5036:	b085      	sub	sp, #20
    5038:	af00      	add	r7, sp, #0
    503a:	4603      	mov	r3, r0
    503c:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    503e:	79fb      	ldrb	r3, [r7, #7]
    5040:	2b09      	cmp	r3, #9
    5042:	d900      	bls.n	5046 <ACE_disable_comp_fall_irq+0x12>
    5044:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5046:	f240 0300 	movw	r3, #0
    504a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    504e:	f240 0200 	movw	r2, #0
    5052:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5056:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    505a:	f102 020c 	add.w	r2, r2, #12
    505e:	6811      	ldr	r1, [r2, #0]
    5060:	79fa      	ldrb	r2, [r7, #7]
    5062:	f04f 0001 	mov.w	r0, #1
    5066:	fa00 f202 	lsl.w	r2, r0, r2
    506a:	ea6f 0202 	mvn.w	r2, r2
    506e:	ea01 0202 	and.w	r2, r1, r2
    5072:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5076:	f103 030c 	add.w	r3, r3, #12
    507a:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    507c:	f240 0300 	movw	r3, #0
    5080:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5084:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5088:	f103 030c 	add.w	r3, r3, #12
    508c:	681b      	ldr	r3, [r3, #0]
    508e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5090:	68fb      	ldr	r3, [r7, #12]
    5092:	f103 0301 	add.w	r3, r3, #1
    5096:	60fb      	str	r3, [r7, #12]
}
    5098:	f107 0714 	add.w	r7, r7, #20
    509c:	46bd      	mov	sp, r7
    509e:	bc80      	pop	{r7}
    50a0:	4770      	bx	lr
    50a2:	bf00      	nop

000050a4 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    50a4:	b480      	push	{r7}
    50a6:	b085      	sub	sp, #20
    50a8:	af00      	add	r7, sp, #0
    50aa:	4603      	mov	r3, r0
    50ac:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    50ae:	79fb      	ldrb	r3, [r7, #7]
    50b0:	2b09      	cmp	r3, #9
    50b2:	d900      	bls.n	50b6 <ACE_clear_comp_fall_irq+0x12>
    50b4:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    50b6:	f240 0300 	movw	r3, #0
    50ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    50be:	f240 0200 	movw	r2, #0
    50c2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    50c6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    50ca:	f102 0214 	add.w	r2, r2, #20
    50ce:	6811      	ldr	r1, [r2, #0]
    50d0:	79fa      	ldrb	r2, [r7, #7]
    50d2:	f04f 0001 	mov.w	r0, #1
    50d6:	fa00 f202 	lsl.w	r2, r0, r2
    50da:	ea41 0202 	orr.w	r2, r1, r2
    50de:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    50e2:	f103 0314 	add.w	r3, r3, #20
    50e6:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    50e8:	f240 0300 	movw	r3, #0
    50ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
    50f0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    50f4:	f103 0314 	add.w	r3, r3, #20
    50f8:	681b      	ldr	r3, [r3, #0]
    50fa:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    50fc:	68fb      	ldr	r3, [r7, #12]
    50fe:	f103 0301 	add.w	r3, r3, #1
    5102:	60fb      	str	r3, [r7, #12]
}
    5104:	f107 0714 	add.w	r7, r7, #20
    5108:	46bd      	mov	sp, r7
    510a:	bc80      	pop	{r7}
    510c:	4770      	bx	lr
    510e:	bf00      	nop

00005110 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    5110:	b480      	push	{r7}
    5112:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    5114:	f240 0300 	movw	r3, #0
    5118:	f2c4 0302 	movt	r3, #16386	; 0x4002
    511c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5120:	f103 0310 	add.w	r3, r3, #16
    5124:	681b      	ldr	r3, [r3, #0]
}
    5126:	4618      	mov	r0, r3
    5128:	46bd      	mov	sp, r7
    512a:	bc80      	pop	{r7}
    512c:	4770      	bx	lr
    512e:	bf00      	nop

00005130 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    5130:	b480      	push	{r7}
    5132:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    5134:	f04f 0301 	mov.w	r3, #1
}
    5138:	4618      	mov	r0, r3
    513a:	46bd      	mov	sp, r7
    513c:	bc80      	pop	{r7}
    513e:	4770      	bx	lr

00005140 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    5140:	b480      	push	{r7}
    5142:	b083      	sub	sp, #12
    5144:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    5146:	f04f 0300 	mov.w	r3, #0
    514a:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    514c:	79fb      	ldrb	r3, [r7, #7]
}
    514e:	4618      	mov	r0, r3
    5150:	f107 070c 	add.w	r7, r7, #12
    5154:	46bd      	mov	sp, r7
    5156:	bc80      	pop	{r7}
    5158:	4770      	bx	lr
    515a:	bf00      	nop

0000515c <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    515c:	b480      	push	{r7}
    515e:	b083      	sub	sp, #12
    5160:	af00      	add	r7, sp, #0
    5162:	4603      	mov	r3, r0
    5164:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    5166:	79fb      	ldrb	r3, [r7, #7]
    5168:	f103 0301 	add.w	r3, r3, #1
    516c:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    516e:	79fb      	ldrb	r3, [r7, #7]
    5170:	2b00      	cmp	r3, #0
    5172:	d002      	beq.n	517a <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    5174:	f04f 0300 	mov.w	r3, #0
    5178:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    517a:	79fb      	ldrb	r3, [r7, #7]
}
    517c:	4618      	mov	r0, r3
    517e:	f107 070c 	add.w	r7, r7, #12
    5182:	46bd      	mov	sp, r7
    5184:	bc80      	pop	{r7}
    5186:	4770      	bx	lr

00005188 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    5188:	b580      	push	{r7, lr}
    518a:	b084      	sub	sp, #16
    518c:	af00      	add	r7, sp, #0
    518e:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5190:	f04f 0301 	mov.w	r3, #1
    5194:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5196:	f04f 0300 	mov.w	r3, #0
    519a:	813b      	strh	r3, [r7, #8]
    519c:	e025      	b.n	51ea <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    519e:	893a      	ldrh	r2, [r7, #8]
    51a0:	f240 0318 	movw	r3, #24
    51a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51a8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    51ac:	4413      	add	r3, r2
    51ae:	681b      	ldr	r3, [r3, #0]
    51b0:	2b00      	cmp	r3, #0
    51b2:	d016      	beq.n	51e2 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    51b4:	893a      	ldrh	r2, [r7, #8]
    51b6:	f240 0318 	movw	r3, #24
    51ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51be:	ea4f 1202 	mov.w	r2, r2, lsl #4
    51c2:	4413      	add	r3, r2
    51c4:	681b      	ldr	r3, [r3, #0]
    51c6:	6878      	ldr	r0, [r7, #4]
    51c8:	4619      	mov	r1, r3
    51ca:	f04f 0210 	mov.w	r2, #16
    51ce:	f003 f989 	bl	84e4 <strncmp>
    51d2:	4603      	mov	r3, r0
    51d4:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    51d6:	68fb      	ldr	r3, [r7, #12]
    51d8:	2b00      	cmp	r3, #0
    51da:	d102      	bne.n	51e2 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    51dc:	893b      	ldrh	r3, [r7, #8]
    51de:	72fb      	strb	r3, [r7, #11]
                break;
    51e0:	e006      	b.n	51f0 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    51e2:	893b      	ldrh	r3, [r7, #8]
    51e4:	f103 0301 	add.w	r3, r3, #1
    51e8:	813b      	strh	r3, [r7, #8]
    51ea:	893b      	ldrh	r3, [r7, #8]
    51ec:	2b00      	cmp	r3, #0
    51ee:	d0d6      	beq.n	519e <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    51f0:	7afb      	ldrb	r3, [r7, #11]
}
    51f2:	4618      	mov	r0, r3
    51f4:	f107 0710 	add.w	r7, r7, #16
    51f8:	46bd      	mov	sp, r7
    51fa:	bd80      	pop	{r7, pc}

000051fc <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    51fc:	b480      	push	{r7}
    51fe:	b085      	sub	sp, #20
    5200:	af00      	add	r7, sp, #0
    5202:	4603      	mov	r3, r0
    5204:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5206:	f04f 0301 	mov.w	r3, #1
    520a:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    520c:	f04f 0300 	mov.w	r3, #0
    5210:	81bb      	strh	r3, [r7, #12]
    5212:	e012      	b.n	523a <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    5214:	89ba      	ldrh	r2, [r7, #12]
    5216:	f240 0318 	movw	r3, #24
    521a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    521e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5222:	4413      	add	r3, r2
    5224:	791b      	ldrb	r3, [r3, #4]
    5226:	79fa      	ldrb	r2, [r7, #7]
    5228:	429a      	cmp	r2, r3
    522a:	d102      	bne.n	5232 <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    522c:	89bb      	ldrh	r3, [r7, #12]
    522e:	73fb      	strb	r3, [r7, #15]
            break;
    5230:	e006      	b.n	5240 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5232:	89bb      	ldrh	r3, [r7, #12]
    5234:	f103 0301 	add.w	r3, r3, #1
    5238:	81bb      	strh	r3, [r7, #12]
    523a:	89bb      	ldrh	r3, [r7, #12]
    523c:	2b00      	cmp	r3, #0
    523e:	d0e9      	beq.n	5214 <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    5240:	7bfb      	ldrb	r3, [r7, #15]
}
    5242:	4618      	mov	r0, r3
    5244:	f107 0714 	add.w	r7, r7, #20
    5248:	46bd      	mov	sp, r7
    524a:	bc80      	pop	{r7}
    524c:	4770      	bx	lr
    524e:	bf00      	nop

00005250 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    5250:	b480      	push	{r7}
    5252:	b085      	sub	sp, #20
    5254:	af00      	add	r7, sp, #0
    5256:	4603      	mov	r3, r0
    5258:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    525a:	79fa      	ldrb	r2, [r7, #7]
    525c:	f240 0318 	movw	r3, #24
    5260:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5264:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5268:	4413      	add	r3, r2
    526a:	88db      	ldrh	r3, [r3, #6]
    526c:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    526e:	f240 0300 	movw	r3, #0
    5272:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5276:	89fa      	ldrh	r2, [r7, #14]
    5278:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    527c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5280:	ea4f 4313 	mov.w	r3, r3, lsr #16
    5284:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    5286:	89bb      	ldrh	r3, [r7, #12]
    5288:	b21b      	sxth	r3, r3
    528a:	2b00      	cmp	r3, #0
    528c:	da02      	bge.n	5294 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    528e:	f04f 0300 	mov.w	r3, #0
    5292:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    5294:	89bb      	ldrh	r3, [r7, #12]
}
    5296:	4618      	mov	r0, r3
    5298:	f107 0714 	add.w	r7, r7, #20
    529c:	46bd      	mov	sp, r7
    529e:	bc80      	pop	{r7}
    52a0:	4770      	bx	lr
    52a2:	bf00      	nop

000052a4 <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    52a4:	b580      	push	{r7, lr}
    52a6:	b090      	sub	sp, #64	; 0x40
    52a8:	af00      	add	r7, sp, #0
    52aa:	60f8      	str	r0, [r7, #12]
    52ac:	60b9      	str	r1, [r7, #8]
    52ae:	80fa      	strh	r2, [r7, #6]
    52b0:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    52b2:	68fb      	ldr	r3, [r7, #12]
    52b4:	2b00      	cmp	r3, #0
    52b6:	d123      	bne.n	5300 <UART_init+0x5c>
    52b8:	f642 53b4 	movw	r3, #11700	; 0x2db4
    52bc:	f2c0 0301 	movt	r3, #1
    52c0:	f107 0c10 	add.w	ip, r7, #16
    52c4:	469e      	mov	lr, r3
    52c6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    52ca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    52ce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    52d2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    52d6:	e89e 0003 	ldmia.w	lr, {r0, r1}
    52da:	f8cc 0000 	str.w	r0, [ip]
    52de:	f10c 0c04 	add.w	ip, ip, #4
    52e2:	f8ac 1000 	strh.w	r1, [ip]
    52e6:	f10c 0c02 	add.w	ip, ip, #2
    52ea:	ea4f 4311 	mov.w	r3, r1, lsr #16
    52ee:	f88c 3000 	strb.w	r3, [ip]
    52f2:	f107 0310 	add.w	r3, r7, #16
    52f6:	4618      	mov	r0, r3
    52f8:	f04f 0130 	mov.w	r1, #48	; 0x30
    52fc:	f7fb ff6c 	bl	11d8 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    5300:	797b      	ldrb	r3, [r7, #5]
    5302:	2b07      	cmp	r3, #7
    5304:	d923      	bls.n	534e <UART_init+0xaa>
    5306:	f642 53b4 	movw	r3, #11700	; 0x2db4
    530a:	f2c0 0301 	movt	r3, #1
    530e:	f107 0c10 	add.w	ip, r7, #16
    5312:	469e      	mov	lr, r3
    5314:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5318:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    531c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5320:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5324:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5328:	f8cc 0000 	str.w	r0, [ip]
    532c:	f10c 0c04 	add.w	ip, ip, #4
    5330:	f8ac 1000 	strh.w	r1, [ip]
    5334:	f10c 0c02 	add.w	ip, ip, #2
    5338:	ea4f 4311 	mov.w	r3, r1, lsr #16
    533c:	f88c 3000 	strb.w	r3, [ip]
    5340:	f107 0310 	add.w	r3, r7, #16
    5344:	4618      	mov	r0, r3
    5346:	f04f 0131 	mov.w	r1, #49	; 0x31
    534a:	f7fb ff45 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    534e:	88fa      	ldrh	r2, [r7, #6]
    5350:	f641 73ff 	movw	r3, #8191	; 0x1fff
    5354:	429a      	cmp	r2, r3
    5356:	d923      	bls.n	53a0 <UART_init+0xfc>
    5358:	f642 53b4 	movw	r3, #11700	; 0x2db4
    535c:	f2c0 0301 	movt	r3, #1
    5360:	f107 0c10 	add.w	ip, r7, #16
    5364:	469e      	mov	lr, r3
    5366:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    536a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    536e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5372:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5376:	e89e 0003 	ldmia.w	lr, {r0, r1}
    537a:	f8cc 0000 	str.w	r0, [ip]
    537e:	f10c 0c04 	add.w	ip, ip, #4
    5382:	f8ac 1000 	strh.w	r1, [ip]
    5386:	f10c 0c02 	add.w	ip, ip, #2
    538a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    538e:	f88c 3000 	strb.w	r3, [ip]
    5392:	f107 0310 	add.w	r3, r7, #16
    5396:	4618      	mov	r0, r3
    5398:	f04f 0132 	mov.w	r1, #50	; 0x32
    539c:	f7fb ff1c 	bl	11d8 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    53a0:	68fb      	ldr	r3, [r7, #12]
    53a2:	2b00      	cmp	r3, #0
    53a4:	f000 80ca 	beq.w	553c <UART_init+0x298>
    53a8:	797b      	ldrb	r3, [r7, #5]
    53aa:	2b07      	cmp	r3, #7
    53ac:	f200 80c6 	bhi.w	553c <UART_init+0x298>
    53b0:	88fa      	ldrh	r2, [r7, #6]
    53b2:	f641 73ff 	movw	r3, #8191	; 0x1fff
    53b6:	429a      	cmp	r2, r3
    53b8:	f200 80c0 	bhi.w	553c <UART_init+0x298>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    53bc:	68bb      	ldr	r3, [r7, #8]
    53be:	f103 0208 	add.w	r2, r3, #8
    53c2:	88fb      	ldrh	r3, [r7, #6]
    53c4:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    53c8:	4610      	mov	r0, r2
    53ca:	4619      	mov	r1, r3
    53cc:	f7fb ff48 	bl	1260 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    53d0:	68bb      	ldr	r3, [r7, #8]
    53d2:	f103 020c 	add.w	r2, r3, #12
    53d6:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    53d8:	88fb      	ldrh	r3, [r7, #6]
    53da:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    53de:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    53e2:	ea41 0303 	orr.w	r3, r1, r3
    53e6:	4610      	mov	r0, r2
    53e8:	4619      	mov	r1, r3
    53ea:	f7fb ff39 	bl	1260 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    53ee:	68fb      	ldr	r3, [r7, #12]
    53f0:	68ba      	ldr	r2, [r7, #8]
    53f2:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    53f4:	68fb      	ldr	r3, [r7, #12]
    53f6:	681b      	ldr	r3, [r3, #0]
    53f8:	f103 0308 	add.w	r3, r3, #8
    53fc:	4618      	mov	r0, r3
    53fe:	f7fb ff31 	bl	1264 <HW_get_8bit_reg>
    5402:	4603      	mov	r3, r0
    5404:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    5406:	68fb      	ldr	r3, [r7, #12]
    5408:	681b      	ldr	r3, [r3, #0]
    540a:	f103 030c 	add.w	r3, r3, #12
    540e:	4618      	mov	r0, r3
    5410:	f7fb ff28 	bl	1264 <HW_get_8bit_reg>
    5414:	4603      	mov	r3, r0
    5416:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    541a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    541e:	f023 0307 	bic.w	r3, r3, #7
    5422:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    5426:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    542a:	ea4f 1343 	mov.w	r3, r3, lsl #5
    542e:	b29a      	uxth	r2, r3
    5430:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    5432:	ea42 0303 	orr.w	r3, r2, r3
    5436:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    5438:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    543c:	f003 0307 	and.w	r3, r3, #7
    5440:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    5444:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    5446:	88fb      	ldrh	r3, [r7, #6]
    5448:	429a      	cmp	r2, r3
    544a:	d023      	beq.n	5494 <UART_init+0x1f0>
    544c:	f642 53b4 	movw	r3, #11700	; 0x2db4
    5450:	f2c0 0301 	movt	r3, #1
    5454:	f107 0c10 	add.w	ip, r7, #16
    5458:	469e      	mov	lr, r3
    545a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    545e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5462:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5466:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    546a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    546e:	f8cc 0000 	str.w	r0, [ip]
    5472:	f10c 0c04 	add.w	ip, ip, #4
    5476:	f8ac 1000 	strh.w	r1, [ip]
    547a:	f10c 0c02 	add.w	ip, ip, #2
    547e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5482:	f88c 3000 	strb.w	r3, [ip]
    5486:	f107 0310 	add.w	r3, r7, #16
    548a:	4618      	mov	r0, r3
    548c:	f04f 0154 	mov.w	r1, #84	; 0x54
    5490:	f7fb fea2 	bl	11d8 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    5494:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    5498:	797b      	ldrb	r3, [r7, #5]
    549a:	429a      	cmp	r2, r3
    549c:	d023      	beq.n	54e6 <UART_init+0x242>
    549e:	f642 53b4 	movw	r3, #11700	; 0x2db4
    54a2:	f2c0 0301 	movt	r3, #1
    54a6:	f107 0c10 	add.w	ip, r7, #16
    54aa:	469e      	mov	lr, r3
    54ac:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    54b0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    54b4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    54b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    54bc:	e89e 0003 	ldmia.w	lr, {r0, r1}
    54c0:	f8cc 0000 	str.w	r0, [ip]
    54c4:	f10c 0c04 	add.w	ip, ip, #4
    54c8:	f8ac 1000 	strh.w	r1, [ip]
    54cc:	f10c 0c02 	add.w	ip, ip, #2
    54d0:	ea4f 4311 	mov.w	r3, r1, lsr #16
    54d4:	f88c 3000 	strb.w	r3, [ip]
    54d8:	f107 0310 	add.w	r3, r7, #16
    54dc:	4618      	mov	r0, r3
    54de:	f04f 0155 	mov.w	r1, #85	; 0x55
    54e2:	f7fb fe79 	bl	11d8 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    54e6:	68fb      	ldr	r3, [r7, #12]
    54e8:	681b      	ldr	r3, [r3, #0]
    54ea:	f103 0310 	add.w	r3, r3, #16
    54ee:	4618      	mov	r0, r3
    54f0:	f7fb feb8 	bl	1264 <HW_get_8bit_reg>
    54f4:	4603      	mov	r3, r0
    54f6:	f003 0302 	and.w	r3, r3, #2
    54fa:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    54fe:	e015      	b.n	552c <UART_init+0x288>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    5500:	68fb      	ldr	r3, [r7, #12]
    5502:	681b      	ldr	r3, [r3, #0]
    5504:	f103 0304 	add.w	r3, r3, #4
    5508:	4618      	mov	r0, r3
    550a:	f7fb feab 	bl	1264 <HW_get_8bit_reg>
    550e:	4603      	mov	r3, r0
    5510:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5514:	68fb      	ldr	r3, [r7, #12]
    5516:	681b      	ldr	r3, [r3, #0]
    5518:	f103 0310 	add.w	r3, r3, #16
    551c:	4618      	mov	r0, r3
    551e:	f7fb fea1 	bl	1264 <HW_get_8bit_reg>
    5522:	4603      	mov	r3, r0
    5524:	f003 0302 	and.w	r3, r3, #2
    5528:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    552c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    5530:	2b00      	cmp	r3, #0
    5532:	d1e5      	bne.n	5500 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    5534:	68fb      	ldr	r3, [r7, #12]
    5536:	f04f 0200 	mov.w	r2, #0
    553a:	711a      	strb	r2, [r3, #4]
    }
}
    553c:	f107 0740 	add.w	r7, r7, #64	; 0x40
    5540:	46bd      	mov	sp, r7
    5542:	bd80      	pop	{r7, pc}

00005544 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    5544:	b580      	push	{r7, lr}
    5546:	b090      	sub	sp, #64	; 0x40
    5548:	af00      	add	r7, sp, #0
    554a:	60f8      	str	r0, [r7, #12]
    554c:	60b9      	str	r1, [r7, #8]
    554e:	607a      	str	r2, [r7, #4]
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    5550:	68fb      	ldr	r3, [r7, #12]
    5552:	2b00      	cmp	r3, #0
    5554:	d123      	bne.n	559e <UART_send+0x5a>
    5556:	f642 53b4 	movw	r3, #11700	; 0x2db4
    555a:	f2c0 0301 	movt	r3, #1
    555e:	f107 0c10 	add.w	ip, r7, #16
    5562:	469e      	mov	lr, r3
    5564:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5568:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    556c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5570:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5574:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5578:	f8cc 0000 	str.w	r0, [ip]
    557c:	f10c 0c04 	add.w	ip, ip, #4
    5580:	f8ac 1000 	strh.w	r1, [ip]
    5584:	f10c 0c02 	add.w	ip, ip, #2
    5588:	ea4f 4311 	mov.w	r3, r1, lsr #16
    558c:	f88c 3000 	strb.w	r3, [ip]
    5590:	f107 0310 	add.w	r3, r7, #16
    5594:	4618      	mov	r0, r3
    5596:	f04f 017d 	mov.w	r1, #125	; 0x7d
    559a:	f7fb fe1d 	bl	11d8 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    559e:	68bb      	ldr	r3, [r7, #8]
    55a0:	2b00      	cmp	r3, #0
    55a2:	d123      	bne.n	55ec <UART_send+0xa8>
    55a4:	f642 53b4 	movw	r3, #11700	; 0x2db4
    55a8:	f2c0 0301 	movt	r3, #1
    55ac:	f107 0c10 	add.w	ip, r7, #16
    55b0:	469e      	mov	lr, r3
    55b2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    55b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    55ba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    55be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    55c2:	e89e 0003 	ldmia.w	lr, {r0, r1}
    55c6:	f8cc 0000 	str.w	r0, [ip]
    55ca:	f10c 0c04 	add.w	ip, ip, #4
    55ce:	f8ac 1000 	strh.w	r1, [ip]
    55d2:	f10c 0c02 	add.w	ip, ip, #2
    55d6:	ea4f 4311 	mov.w	r3, r1, lsr #16
    55da:	f88c 3000 	strb.w	r3, [ip]
    55de:	f107 0310 	add.w	r3, r7, #16
    55e2:	4618      	mov	r0, r3
    55e4:	f04f 017e 	mov.w	r1, #126	; 0x7e
    55e8:	f7fb fdf6 	bl	11d8 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    55ec:	687b      	ldr	r3, [r7, #4]
    55ee:	2b00      	cmp	r3, #0
    55f0:	d123      	bne.n	563a <UART_send+0xf6>
    55f2:	f642 53b4 	movw	r3, #11700	; 0x2db4
    55f6:	f2c0 0301 	movt	r3, #1
    55fa:	f107 0c10 	add.w	ip, r7, #16
    55fe:	469e      	mov	lr, r3
    5600:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5604:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5608:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    560c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5610:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5614:	f8cc 0000 	str.w	r0, [ip]
    5618:	f10c 0c04 	add.w	ip, ip, #4
    561c:	f8ac 1000 	strh.w	r1, [ip]
    5620:	f10c 0c02 	add.w	ip, ip, #2
    5624:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5628:	f88c 3000 	strb.w	r3, [ip]
    562c:	f107 0310 	add.w	r3, r7, #16
    5630:	4618      	mov	r0, r3
    5632:	f04f 017f 	mov.w	r1, #127	; 0x7f
    5636:	f7fb fdcf 	bl	11d8 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    563a:	68fb      	ldr	r3, [r7, #12]
    563c:	2b00      	cmp	r3, #0
    563e:	d02b      	beq.n	5698 <UART_send+0x154>
    5640:	68bb      	ldr	r3, [r7, #8]
    5642:	2b00      	cmp	r3, #0
    5644:	d028      	beq.n	5698 <UART_send+0x154>
    5646:	687b      	ldr	r3, [r7, #4]
    5648:	2b00      	cmp	r3, #0
    564a:	d025      	beq.n	5698 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    564c:	f04f 0300 	mov.w	r3, #0
    5650:	63bb      	str	r3, [r7, #56]	; 0x38
    5652:	e01d      	b.n	5690 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5654:	68fb      	ldr	r3, [r7, #12]
    5656:	681b      	ldr	r3, [r3, #0]
    5658:	f103 0310 	add.w	r3, r3, #16
    565c:	4618      	mov	r0, r3
    565e:	f7fb fe01 	bl	1264 <HW_get_8bit_reg>
    5662:	4603      	mov	r3, r0
    5664:	f003 0301 	and.w	r3, r3, #1
    5668:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    566c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    5670:	2b00      	cmp	r3, #0
    5672:	d0ef      	beq.n	5654 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5674:	68fb      	ldr	r3, [r7, #12]
    5676:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)tx_buffer[char_idx] );
    5678:	68b9      	ldr	r1, [r7, #8]
    567a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    567c:	440b      	add	r3, r1
    567e:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5680:	4610      	mov	r0, r2
    5682:	4619      	mov	r1, r3
    5684:	f7fb fdec 	bl	1260 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    5688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    568a:	f103 0301 	add.w	r3, r3, #1
    568e:	63bb      	str	r3, [r7, #56]	; 0x38
    5690:	6bba      	ldr	r2, [r7, #56]	; 0x38
    5692:	687b      	ldr	r3, [r7, #4]
    5694:	429a      	cmp	r2, r3
    5696:	d3dd      	bcc.n	5654 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    5698:	f107 0740 	add.w	r7, r7, #64	; 0x40
    569c:	46bd      	mov	sp, r7
    569e:	bd80      	pop	{r7, pc}

000056a0 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
    56a0:	b580      	push	{r7, lr}
    56a2:	b090      	sub	sp, #64	; 0x40
    56a4:	af00      	add	r7, sp, #0
    56a6:	60f8      	str	r0, [r7, #12]
    56a8:	60b9      	str	r1, [r7, #8]
    56aa:	607a      	str	r2, [r7, #4]
    uint8_t tx_ready;
    size_t size_sent = 0u;
    56ac:	f04f 0300 	mov.w	r3, #0
    56b0:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    56b2:	68fb      	ldr	r3, [r7, #12]
    56b4:	2b00      	cmp	r3, #0
    56b6:	d123      	bne.n	5700 <UART_fill_tx_fifo+0x60>
    56b8:	f642 53b4 	movw	r3, #11700	; 0x2db4
    56bc:	f2c0 0301 	movt	r3, #1
    56c0:	f107 0c14 	add.w	ip, r7, #20
    56c4:	469e      	mov	lr, r3
    56c6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    56ca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    56ce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    56d2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    56d6:	e89e 0003 	ldmia.w	lr, {r0, r1}
    56da:	f8cc 0000 	str.w	r0, [ip]
    56de:	f10c 0c04 	add.w	ip, ip, #4
    56e2:	f8ac 1000 	strh.w	r1, [ip]
    56e6:	f10c 0c02 	add.w	ip, ip, #2
    56ea:	ea4f 4311 	mov.w	r3, r1, lsr #16
    56ee:	f88c 3000 	strb.w	r3, [ip]
    56f2:	f107 0314 	add.w	r3, r7, #20
    56f6:	4618      	mov	r0, r3
    56f8:	f04f 01a2 	mov.w	r1, #162	; 0xa2
    56fc:	f7fb fd6c 	bl	11d8 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    5700:	68bb      	ldr	r3, [r7, #8]
    5702:	2b00      	cmp	r3, #0
    5704:	d123      	bne.n	574e <UART_fill_tx_fifo+0xae>
    5706:	f642 53b4 	movw	r3, #11700	; 0x2db4
    570a:	f2c0 0301 	movt	r3, #1
    570e:	f107 0c14 	add.w	ip, r7, #20
    5712:	469e      	mov	lr, r3
    5714:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5718:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    571c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5720:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5724:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5728:	f8cc 0000 	str.w	r0, [ip]
    572c:	f10c 0c04 	add.w	ip, ip, #4
    5730:	f8ac 1000 	strh.w	r1, [ip]
    5734:	f10c 0c02 	add.w	ip, ip, #2
    5738:	ea4f 4311 	mov.w	r3, r1, lsr #16
    573c:	f88c 3000 	strb.w	r3, [ip]
    5740:	f107 0314 	add.w	r3, r7, #20
    5744:	4618      	mov	r0, r3
    5746:	f04f 01a3 	mov.w	r1, #163	; 0xa3
    574a:	f7fb fd45 	bl	11d8 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    574e:	687b      	ldr	r3, [r7, #4]
    5750:	2b00      	cmp	r3, #0
    5752:	d123      	bne.n	579c <UART_fill_tx_fifo+0xfc>
    5754:	f642 53b4 	movw	r3, #11700	; 0x2db4
    5758:	f2c0 0301 	movt	r3, #1
    575c:	f107 0c14 	add.w	ip, r7, #20
    5760:	469e      	mov	lr, r3
    5762:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5766:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    576a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    576e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5772:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5776:	f8cc 0000 	str.w	r0, [ip]
    577a:	f10c 0c04 	add.w	ip, ip, #4
    577e:	f8ac 1000 	strh.w	r1, [ip]
    5782:	f10c 0c02 	add.w	ip, ip, #2
    5786:	ea4f 4311 	mov.w	r3, r1, lsr #16
    578a:	f88c 3000 	strb.w	r3, [ip]
    578e:	f107 0314 	add.w	r3, r7, #20
    5792:	4618      	mov	r0, r3
    5794:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    5798:	f7fb fd1e 	bl	11d8 <HAL_assert_fail>
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
    579c:	68fb      	ldr	r3, [r7, #12]
    579e:	2b00      	cmp	r3, #0
    57a0:	d037      	beq.n	5812 <UART_fill_tx_fifo+0x172>
    57a2:	68bb      	ldr	r3, [r7, #8]
    57a4:	2b00      	cmp	r3, #0
    57a6:	d034      	beq.n	5812 <UART_fill_tx_fifo+0x172>
    57a8:	687b      	ldr	r3, [r7, #4]
    57aa:	2b00      	cmp	r3, #0
    57ac:	d031      	beq.n	5812 <UART_fill_tx_fifo+0x172>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    57ae:	68fb      	ldr	r3, [r7, #12]
    57b0:	681b      	ldr	r3, [r3, #0]
    57b2:	f103 0310 	add.w	r3, r3, #16
    57b6:	4618      	mov	r0, r3
    57b8:	f7fb fd54 	bl	1264 <HW_get_8bit_reg>
    57bc:	4603      	mov	r3, r0
    57be:	f003 0301 	and.w	r3, r3, #1
    57c2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
    57c6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    57ca:	2b00      	cmp	r3, #0
    57cc:	d021      	beq.n	5812 <UART_fill_tx_fifo+0x172>
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    57ce:	68fb      	ldr	r3, [r7, #12]
    57d0:	681a      	ldr	r2, [r3, #0]
                		          (uint_fast8_t)tx_buffer[size_sent] );
    57d2:	68b9      	ldr	r1, [r7, #8]
    57d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    57d6:	440b      	add	r3, r1
    57d8:	781b      	ldrb	r3, [r3, #0]
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    57da:	4610      	mov	r0, r2
    57dc:	4619      	mov	r1, r3
    57de:	f7fb fd3f 	bl	1260 <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
    57e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    57e4:	f103 0301 	add.w	r3, r3, #1
    57e8:	63fb      	str	r3, [r7, #60]	; 0x3c
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    57ea:	68fb      	ldr	r3, [r7, #12]
    57ec:	681b      	ldr	r3, [r3, #0]
    57ee:	f103 0310 	add.w	r3, r3, #16
    57f2:	4618      	mov	r0, r3
    57f4:	f7fb fd36 	bl	1264 <HW_get_8bit_reg>
    57f8:	4603      	mov	r3, r0
    57fa:	f003 0301 	and.w	r3, r3, #1
    57fe:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
    5802:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    5806:	2b00      	cmp	r3, #0
    5808:	d003      	beq.n	5812 <UART_fill_tx_fifo+0x172>
    580a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    580c:	687b      	ldr	r3, [r7, #4]
    580e:	429a      	cmp	r2, r3
    5810:	d3dd      	bcc.n	57ce <UART_fill_tx_fifo+0x12e>
        }
    }    
    return size_sent;
    5812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    5814:	4618      	mov	r0, r3
    5816:	f107 0740 	add.w	r7, r7, #64	; 0x40
    581a:	46bd      	mov	sp, r7
    581c:	bd80      	pop	{r7, pc}
    581e:	bf00      	nop

00005820 <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
    5820:	b590      	push	{r4, r7, lr}
    5822:	b091      	sub	sp, #68	; 0x44
    5824:	af00      	add	r7, sp, #0
    5826:	60f8      	str	r0, [r7, #12]
    5828:	60b9      	str	r1, [r7, #8]
    582a:	607a      	str	r2, [r7, #4]
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    582c:	f04f 0300 	mov.w	r3, #0
    5830:	63fb      	str	r3, [r7, #60]	; 0x3c
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    5832:	68fb      	ldr	r3, [r7, #12]
    5834:	2b00      	cmp	r3, #0
    5836:	d123      	bne.n	5880 <UART_get_rx+0x60>
    5838:	f642 53b4 	movw	r3, #11700	; 0x2db4
    583c:	f2c0 0301 	movt	r3, #1
    5840:	f107 0c10 	add.w	ip, r7, #16
    5844:	469e      	mov	lr, r3
    5846:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    584a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    584e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5852:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5856:	e89e 0003 	ldmia.w	lr, {r0, r1}
    585a:	f8cc 0000 	str.w	r0, [ip]
    585e:	f10c 0c04 	add.w	ip, ip, #4
    5862:	f8ac 1000 	strh.w	r1, [ip]
    5866:	f10c 0c02 	add.w	ip, ip, #2
    586a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    586e:	f88c 3000 	strb.w	r3, [ip]
    5872:	f107 0310 	add.w	r3, r7, #16
    5876:	4618      	mov	r0, r3
    5878:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    587c:	f7fb fcac 	bl	11d8 <HAL_assert_fail>
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
    5880:	68bb      	ldr	r3, [r7, #8]
    5882:	2b00      	cmp	r3, #0
    5884:	d123      	bne.n	58ce <UART_get_rx+0xae>
    5886:	f642 53b4 	movw	r3, #11700	; 0x2db4
    588a:	f2c0 0301 	movt	r3, #1
    588e:	f107 0c10 	add.w	ip, r7, #16
    5892:	469e      	mov	lr, r3
    5894:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5898:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    589c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    58a0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    58a4:	e89e 0003 	ldmia.w	lr, {r0, r1}
    58a8:	f8cc 0000 	str.w	r0, [ip]
    58ac:	f10c 0c04 	add.w	ip, ip, #4
    58b0:	f8ac 1000 	strh.w	r1, [ip]
    58b4:	f10c 0c02 	add.w	ip, ip, #2
    58b8:	ea4f 4311 	mov.w	r3, r1, lsr #16
    58bc:	f88c 3000 	strb.w	r3, [ip]
    58c0:	f107 0310 	add.w	r3, r7, #16
    58c4:	4618      	mov	r0, r3
    58c6:	f04f 01cd 	mov.w	r1, #205	; 0xcd
    58ca:	f7fb fc85 	bl	11d8 <HAL_assert_fail>
	HAL_ASSERT( buff_size > 0 )
    58ce:	687b      	ldr	r3, [r7, #4]
    58d0:	2b00      	cmp	r3, #0
    58d2:	d123      	bne.n	591c <UART_get_rx+0xfc>
    58d4:	f642 53b4 	movw	r3, #11700	; 0x2db4
    58d8:	f2c0 0301 	movt	r3, #1
    58dc:	f107 0c10 	add.w	ip, r7, #16
    58e0:	469e      	mov	lr, r3
    58e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    58e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    58ea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    58ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    58f2:	e89e 0003 	ldmia.w	lr, {r0, r1}
    58f6:	f8cc 0000 	str.w	r0, [ip]
    58fa:	f10c 0c04 	add.w	ip, ip, #4
    58fe:	f8ac 1000 	strh.w	r1, [ip]
    5902:	f10c 0c02 	add.w	ip, ip, #2
    5906:	ea4f 4311 	mov.w	r3, r1, lsr #16
    590a:	f88c 3000 	strb.w	r3, [ip]
    590e:	f107 0310 	add.w	r3, r7, #16
    5912:	4618      	mov	r0, r3
    5914:	f04f 01ce 	mov.w	r1, #206	; 0xce
    5918:	f7fb fc5e 	bl	11d8 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    591c:	68fb      	ldr	r3, [r7, #12]
    591e:	2b00      	cmp	r3, #0
    5920:	d054      	beq.n	59cc <UART_get_rx+0x1ac>
    5922:	68bb      	ldr	r3, [r7, #8]
    5924:	2b00      	cmp	r3, #0
    5926:	d051      	beq.n	59cc <UART_get_rx+0x1ac>
    5928:	687b      	ldr	r3, [r7, #4]
    592a:	2b00      	cmp	r3, #0
    592c:	d04e      	beq.n	59cc <UART_get_rx+0x1ac>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
    592e:	f04f 0300 	mov.w	r3, #0
    5932:	63fb      	str	r3, [r7, #60]	; 0x3c
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    5934:	68fb      	ldr	r3, [r7, #12]
    5936:	681b      	ldr	r3, [r3, #0]
    5938:	f103 0310 	add.w	r3, r3, #16
    593c:	4618      	mov	r0, r3
    593e:	f7fb fc91 	bl	1264 <HW_get_8bit_reg>
    5942:	4603      	mov	r3, r0
    5944:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
        this_uart->status |= new_status;
    5948:	68fb      	ldr	r3, [r7, #12]
    594a:	791a      	ldrb	r2, [r3, #4]
    594c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    5950:	ea42 0303 	orr.w	r3, r2, r3
    5954:	b2da      	uxtb	r2, r3
    5956:	68fb      	ldr	r3, [r7, #12]
    5958:	711a      	strb	r2, [r3, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
    595a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    595e:	f003 0302 	and.w	r3, r3, #2
    5962:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    5966:	e029      	b.n	59bc <UART_get_rx+0x19c>
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
    5968:	68ba      	ldr	r2, [r7, #8]
    596a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    596c:	eb02 0403 	add.w	r4, r2, r3
    5970:	68fb      	ldr	r3, [r7, #12]
    5972:	681b      	ldr	r3, [r3, #0]
    5974:	f103 0304 	add.w	r3, r3, #4
    5978:	4618      	mov	r0, r3
    597a:	f7fb fc73 	bl	1264 <HW_get_8bit_reg>
    597e:	4603      	mov	r3, r0
    5980:	7023      	strb	r3, [r4, #0]
            		                              RXDATA );
            rx_idx++;
    5982:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    5984:	f103 0301 	add.w	r3, r3, #1
    5988:	63fb      	str	r3, [r7, #60]	; 0x3c
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    598a:	68fb      	ldr	r3, [r7, #12]
    598c:	681b      	ldr	r3, [r3, #0]
    598e:	f103 0310 	add.w	r3, r3, #16
    5992:	4618      	mov	r0, r3
    5994:	f7fb fc66 	bl	1264 <HW_get_8bit_reg>
    5998:	4603      	mov	r3, r0
    599a:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            this_uart->status |= new_status;
    599e:	68fb      	ldr	r3, [r7, #12]
    59a0:	791a      	ldrb	r2, [r3, #4]
    59a2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    59a6:	ea42 0303 	orr.w	r3, r2, r3
    59aa:	b2da      	uxtb	r2, r3
    59ac:	68fb      	ldr	r3, [r7, #12]
    59ae:	711a      	strb	r2, [r3, #4]
            rx_full = new_status & STATUS_RXFULL_MASK;
    59b0:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
    59b4:	f003 0302 	and.w	r3, r3, #2
    59b8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    59bc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    59c0:	2b00      	cmp	r3, #0
    59c2:	d003      	beq.n	59cc <UART_get_rx+0x1ac>
    59c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    59c6:	687b      	ldr	r3, [r7, #4]
    59c8:	429a      	cmp	r2, r3
    59ca:	d3cd      	bcc.n	5968 <UART_get_rx+0x148>
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
    59cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    59ce:	4618      	mov	r0, r3
    59d0:	f107 0744 	add.w	r7, r7, #68	; 0x44
    59d4:	46bd      	mov	sp, r7
    59d6:	bd90      	pop	{r4, r7, pc}

000059d8 <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    59d8:	b580      	push	{r7, lr}
    59da:	b08e      	sub	sp, #56	; 0x38
    59dc:	af00      	add	r7, sp, #0
    59de:	6078      	str	r0, [r7, #4]
    59e0:	6039      	str	r1, [r7, #0]
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    59e2:	687b      	ldr	r3, [r7, #4]
    59e4:	2b00      	cmp	r3, #0
    59e6:	d123      	bne.n	5a30 <UART_polled_tx_string+0x58>
    59e8:	f642 53b4 	movw	r3, #11700	; 0x2db4
    59ec:	f2c0 0301 	movt	r3, #1
    59f0:	f107 0c08 	add.w	ip, r7, #8
    59f4:	469e      	mov	lr, r3
    59f6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    59fa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    59fe:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5a02:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5a06:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5a0a:	f8cc 0000 	str.w	r0, [ip]
    5a0e:	f10c 0c04 	add.w	ip, ip, #4
    5a12:	f8ac 1000 	strh.w	r1, [ip]
    5a16:	f10c 0c02 	add.w	ip, ip, #2
    5a1a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5a1e:	f88c 3000 	strb.w	r3, [ip]
    5a22:	f107 0308 	add.w	r3, r7, #8
    5a26:	4618      	mov	r0, r3
    5a28:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    5a2c:	f7fb fbd4 	bl	11d8 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    5a30:	683b      	ldr	r3, [r7, #0]
    5a32:	2b00      	cmp	r3, #0
    5a34:	d123      	bne.n	5a7e <UART_polled_tx_string+0xa6>
    5a36:	f642 53b4 	movw	r3, #11700	; 0x2db4
    5a3a:	f2c0 0301 	movt	r3, #1
    5a3e:	f107 0c08 	add.w	ip, r7, #8
    5a42:	469e      	mov	lr, r3
    5a44:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5a48:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5a4c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5a50:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5a54:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5a58:	f8cc 0000 	str.w	r0, [ip]
    5a5c:	f10c 0c04 	add.w	ip, ip, #4
    5a60:	f8ac 1000 	strh.w	r1, [ip]
    5a64:	f10c 0c02 	add.w	ip, ip, #2
    5a68:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5a6c:	f88c 3000 	strb.w	r3, [ip]
    5a70:	f107 0308 	add.w	r3, r7, #8
    5a74:	4618      	mov	r0, r3
    5a76:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    5a7a:	f7fb fbad 	bl	11d8 <HAL_assert_fail>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    5a7e:	687b      	ldr	r3, [r7, #4]
    5a80:	2b00      	cmp	r3, #0
    5a82:	d02a      	beq.n	5ada <UART_polled_tx_string+0x102>
    5a84:	683b      	ldr	r3, [r7, #0]
    5a86:	2b00      	cmp	r3, #0
    5a88:	d027      	beq.n	5ada <UART_polled_tx_string+0x102>
    {
        char_idx = 0U;
    5a8a:	f04f 0300 	mov.w	r3, #0
    5a8e:	633b      	str	r3, [r7, #48]	; 0x30
        while( 0U != p_sz_string[char_idx] )
    5a90:	e01d      	b.n	5ace <UART_polled_tx_string+0xf6>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5a92:	687b      	ldr	r3, [r7, #4]
    5a94:	681b      	ldr	r3, [r3, #0]
    5a96:	f103 0310 	add.w	r3, r3, #16
    5a9a:	4618      	mov	r0, r3
    5a9c:	f7fb fbe2 	bl	1264 <HW_get_8bit_reg>
    5aa0:	4603      	mov	r3, r0
    5aa2:	f003 0301 	and.w	r3, r3, #1
    5aa6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    5aaa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    5aae:	2b00      	cmp	r3, #0
    5ab0:	d0ef      	beq.n	5a92 <UART_polled_tx_string+0xba>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5ab2:	687b      	ldr	r3, [r7, #4]
    5ab4:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)p_sz_string[char_idx] );
    5ab6:	6839      	ldr	r1, [r7, #0]
    5ab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    5aba:	440b      	add	r3, r1
    5abc:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5abe:	4610      	mov	r0, r2
    5ac0:	4619      	mov	r1, r3
    5ac2:	f7fb fbcd 	bl	1260 <HW_set_8bit_reg>
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
    5ac6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    5ac8:	f103 0301 	add.w	r3, r3, #1
    5acc:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    5ace:	683a      	ldr	r2, [r7, #0]
    5ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    5ad2:	4413      	add	r3, r2
    5ad4:	781b      	ldrb	r3, [r3, #0]
    5ad6:	2b00      	cmp	r3, #0
    5ad8:	d1db      	bne.n	5a92 <UART_polled_tx_string+0xba>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    5ada:	f107 0738 	add.w	r7, r7, #56	; 0x38
    5ade:	46bd      	mov	sp, r7
    5ae0:	bd80      	pop	{r7, pc}
    5ae2:	bf00      	nop

00005ae4 <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
    5ae4:	b580      	push	{r7, lr}
    5ae6:	b08c      	sub	sp, #48	; 0x30
    5ae8:	af00      	add	r7, sp, #0
    5aea:	6078      	str	r0, [r7, #4]
	uint8_t status = UART_APB_INVALID_PARAM;
    5aec:	f04f 33ff 	mov.w	r3, #4294967295
    5af0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    5af4:	687b      	ldr	r3, [r7, #4]
    5af6:	2b00      	cmp	r3, #0
    5af8:	d123      	bne.n	5b42 <UART_get_rx_status+0x5e>
    5afa:	f642 53b4 	movw	r3, #11700	; 0x2db4
    5afe:	f2c0 0301 	movt	r3, #1
    5b02:	f107 0c08 	add.w	ip, r7, #8
    5b06:	469e      	mov	lr, r3
    5b08:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5b0c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5b10:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5b14:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5b18:	e89e 0003 	ldmia.w	lr, {r0, r1}
    5b1c:	f8cc 0000 	str.w	r0, [ip]
    5b20:	f10c 0c04 	add.w	ip, ip, #4
    5b24:	f8ac 1000 	strh.w	r1, [ip]
    5b28:	f10c 0c02 	add.w	ip, ip, #2
    5b2c:	ea4f 4311 	mov.w	r3, r1, lsr #16
    5b30:	f88c 3000 	strb.w	r3, [ip]
    5b34:	f107 0308 	add.w	r3, r7, #8
    5b38:	4618      	mov	r0, r3
    5b3a:	f44f 718a 	mov.w	r1, #276	; 0x114
    5b3e:	f7fb fb4b 	bl	11d8 <HAL_assert_fail>
     * Extract UART error status and place in lower bits of "status".
     * Bit 0 - Parity error status
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    5b42:	687b      	ldr	r3, [r7, #4]
    5b44:	2b00      	cmp	r3, #0
    5b46:	d00b      	beq.n	5b60 <UART_get_rx_status+0x7c>
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
    5b48:	687b      	ldr	r3, [r7, #4]
    5b4a:	791b      	ldrb	r3, [r3, #4]
    5b4c:	f003 031c 	and.w	r3, r3, #28
    5b50:	ea4f 03a3 	mov.w	r3, r3, asr #2
    5b54:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
    5b58:	687b      	ldr	r3, [r7, #4]
    5b5a:	f04f 0200 	mov.w	r2, #0
    5b5e:	711a      	strb	r2, [r3, #4]
    }
    return status;
    5b60:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
    5b64:	4618      	mov	r0, r3
    5b66:	f107 0730 	add.w	r7, r7, #48	; 0x30
    5b6a:	46bd      	mov	sp, r7
    5b6c:	bd80      	pop	{r7, pc}
    5b6e:	bf00      	nop

00005b70 <PWM_init>:
    pwm_instance_t * pwm_inst,
    addr_t base_addr,
    uint32_t prescale,
    uint32_t period
)
{
    5b70:	b580      	push	{r7, lr}
    5b72:	b08c      	sub	sp, #48	; 0x30
    5b74:	af00      	add	r7, sp, #0
    5b76:	60f8      	str	r0, [r7, #12]
    5b78:	60b9      	str	r1, [r7, #8]
    5b7a:	607a      	str	r2, [r7, #4]
    5b7c:	603b      	str	r3, [r7, #0]
    pwm_inst->address = base_addr;
    5b7e:	68fb      	ldr	r3, [r7, #12]
    5b80:	68ba      	ldr	r2, [r7, #8]
    5b82:	601a      	str	r2, [r3, #0]

    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_1, 0u );
    5b84:	68fb      	ldr	r3, [r7, #12]
    5b86:	681b      	ldr	r3, [r3, #0]
    5b88:	f103 0308 	add.w	r3, r3, #8
    5b8c:	4618      	mov	r0, r3
    5b8e:	f04f 0100 	mov.w	r1, #0
    5b92:	f7fb fb65 	bl	1260 <HW_set_8bit_reg>
    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_2, 0u );
    5b96:	68fb      	ldr	r3, [r7, #12]
    5b98:	681b      	ldr	r3, [r3, #0]
    5b9a:	f103 030c 	add.w	r3, r3, #12
    5b9e:	4618      	mov	r0, r3
    5ba0:	f04f 0100 	mov.w	r1, #0
    5ba4:	f7fb fb5c 	bl	1260 <HW_set_8bit_reg>

    HAL_set_32bit_reg( pwm_inst->address, PRESCALE, (uint_fast32_t)prescale );
    5ba8:	68fb      	ldr	r3, [r7, #12]
    5baa:	681b      	ldr	r3, [r3, #0]
    5bac:	4618      	mov	r0, r3
    5bae:	6879      	ldr	r1, [r7, #4]
    5bb0:	f7fb fb26 	bl	1200 <HW_set_32bit_reg>

    /*
     * The minimum allowed period parameter value is 1.
     * This simplifies the duty cycle and edge value calculations for the driver.
     */
    HAL_ASSERT( period >= 1 )
    5bb4:	683b      	ldr	r3, [r7, #0]
    5bb6:	2b00      	cmp	r3, #0
    5bb8:	d117      	bne.n	5bea <PWM_init+0x7a>
    5bba:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    5bbe:	f2c0 0301 	movt	r3, #1
    5bc2:	f107 0c10 	add.w	ip, r7, #16
    5bc6:	469e      	mov	lr, r3
    5bc8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5bcc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5bd0:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5bd4:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5bd8:	f8ac 3000 	strh.w	r3, [ip]
    5bdc:	f107 0310 	add.w	r3, r7, #16
    5be0:	4618      	mov	r0, r3
    5be2:	f04f 01ae 	mov.w	r1, #174	; 0xae
    5be6:	f7fb faf7 	bl	11d8 <HAL_assert_fail>

    HAL_set_32bit_reg( pwm_inst->address, PERIOD, (uint_fast32_t)period );
    5bea:	68fb      	ldr	r3, [r7, #12]
    5bec:	681b      	ldr	r3, [r3, #0]
    5bee:	f103 0304 	add.w	r3, r3, #4
    5bf2:	4618      	mov	r0, r3
    5bf4:	6839      	ldr	r1, [r7, #0]
    5bf6:	f7fb fb03 	bl	1200 <HW_set_32bit_reg>

    /* Set positive edge to 0 for all PWMs. */
    HAL_set_32bit_reg( pwm_inst->address, PWM1_POSEDGE, 0u );
    5bfa:	68fb      	ldr	r3, [r7, #12]
    5bfc:	681b      	ldr	r3, [r3, #0]
    5bfe:	f103 0310 	add.w	r3, r3, #16
    5c02:	4618      	mov	r0, r3
    5c04:	f04f 0100 	mov.w	r1, #0
    5c08:	f7fb fafa 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM2_POSEDGE, 0u );
    5c0c:	68fb      	ldr	r3, [r7, #12]
    5c0e:	681b      	ldr	r3, [r3, #0]
    5c10:	f103 0318 	add.w	r3, r3, #24
    5c14:	4618      	mov	r0, r3
    5c16:	f04f 0100 	mov.w	r1, #0
    5c1a:	f7fb faf1 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM3_POSEDGE, 0u );
    5c1e:	68fb      	ldr	r3, [r7, #12]
    5c20:	681b      	ldr	r3, [r3, #0]
    5c22:	f103 0320 	add.w	r3, r3, #32
    5c26:	4618      	mov	r0, r3
    5c28:	f04f 0100 	mov.w	r1, #0
    5c2c:	f7fb fae8 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM4_POSEDGE, 0u );
    5c30:	68fb      	ldr	r3, [r7, #12]
    5c32:	681b      	ldr	r3, [r3, #0]
    5c34:	f103 0328 	add.w	r3, r3, #40	; 0x28
    5c38:	4618      	mov	r0, r3
    5c3a:	f04f 0100 	mov.w	r1, #0
    5c3e:	f7fb fadf 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM5_POSEDGE, 0u );
    5c42:	68fb      	ldr	r3, [r7, #12]
    5c44:	681b      	ldr	r3, [r3, #0]
    5c46:	f103 0330 	add.w	r3, r3, #48	; 0x30
    5c4a:	4618      	mov	r0, r3
    5c4c:	f04f 0100 	mov.w	r1, #0
    5c50:	f7fb fad6 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM6_POSEDGE, 0u );
    5c54:	68fb      	ldr	r3, [r7, #12]
    5c56:	681b      	ldr	r3, [r3, #0]
    5c58:	f103 0338 	add.w	r3, r3, #56	; 0x38
    5c5c:	4618      	mov	r0, r3
    5c5e:	f04f 0100 	mov.w	r1, #0
    5c62:	f7fb facd 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM7_POSEDGE, 0u );
    5c66:	68fb      	ldr	r3, [r7, #12]
    5c68:	681b      	ldr	r3, [r3, #0]
    5c6a:	f103 0340 	add.w	r3, r3, #64	; 0x40
    5c6e:	4618      	mov	r0, r3
    5c70:	f04f 0100 	mov.w	r1, #0
    5c74:	f7fb fac4 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM8_POSEDGE, 0u );
    5c78:	68fb      	ldr	r3, [r7, #12]
    5c7a:	681b      	ldr	r3, [r3, #0]
    5c7c:	f103 0348 	add.w	r3, r3, #72	; 0x48
    5c80:	4618      	mov	r0, r3
    5c82:	f04f 0100 	mov.w	r1, #0
    5c86:	f7fb fabb 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM9_POSEDGE, 0u );
    5c8a:	68fb      	ldr	r3, [r7, #12]
    5c8c:	681b      	ldr	r3, [r3, #0]
    5c8e:	f103 0350 	add.w	r3, r3, #80	; 0x50
    5c92:	4618      	mov	r0, r3
    5c94:	f04f 0100 	mov.w	r1, #0
    5c98:	f7fb fab2 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM10_POSEDGE, 0u );
    5c9c:	68fb      	ldr	r3, [r7, #12]
    5c9e:	681b      	ldr	r3, [r3, #0]
    5ca0:	f103 0358 	add.w	r3, r3, #88	; 0x58
    5ca4:	4618      	mov	r0, r3
    5ca6:	f04f 0100 	mov.w	r1, #0
    5caa:	f7fb faa9 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM11_POSEDGE, 0u );
    5cae:	68fb      	ldr	r3, [r7, #12]
    5cb0:	681b      	ldr	r3, [r3, #0]
    5cb2:	f103 0360 	add.w	r3, r3, #96	; 0x60
    5cb6:	4618      	mov	r0, r3
    5cb8:	f04f 0100 	mov.w	r1, #0
    5cbc:	f7fb faa0 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM12_POSEDGE, 0u );
    5cc0:	68fb      	ldr	r3, [r7, #12]
    5cc2:	681b      	ldr	r3, [r3, #0]
    5cc4:	f103 0368 	add.w	r3, r3, #104	; 0x68
    5cc8:	4618      	mov	r0, r3
    5cca:	f04f 0100 	mov.w	r1, #0
    5cce:	f7fb fa97 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM13_POSEDGE, 0u );
    5cd2:	68fb      	ldr	r3, [r7, #12]
    5cd4:	681b      	ldr	r3, [r3, #0]
    5cd6:	f103 0370 	add.w	r3, r3, #112	; 0x70
    5cda:	4618      	mov	r0, r3
    5cdc:	f04f 0100 	mov.w	r1, #0
    5ce0:	f7fb fa8e 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM14_POSEDGE, 0u );
    5ce4:	68fb      	ldr	r3, [r7, #12]
    5ce6:	681b      	ldr	r3, [r3, #0]
    5ce8:	f103 0378 	add.w	r3, r3, #120	; 0x78
    5cec:	4618      	mov	r0, r3
    5cee:	f04f 0100 	mov.w	r1, #0
    5cf2:	f7fb fa85 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM15_POSEDGE, 0u );
    5cf6:	68fb      	ldr	r3, [r7, #12]
    5cf8:	681b      	ldr	r3, [r3, #0]
    5cfa:	f103 0380 	add.w	r3, r3, #128	; 0x80
    5cfe:	4618      	mov	r0, r3
    5d00:	f04f 0100 	mov.w	r1, #0
    5d04:	f7fb fa7c 	bl	1200 <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM16_POSEDGE, 0u );
    5d08:	68fb      	ldr	r3, [r7, #12]
    5d0a:	681b      	ldr	r3, [r3, #0]
    5d0c:	f103 0388 	add.w	r3, r3, #136	; 0x88
    5d10:	4618      	mov	r0, r3
    5d12:	f04f 0100 	mov.w	r1, #0
    5d16:	f7fb fa73 	bl	1200 <HW_set_32bit_reg>
}
    5d1a:	f107 0730 	add.w	r7, r7, #48	; 0x30
    5d1e:	46bd      	mov	sp, r7
    5d20:	bd80      	pop	{r7, pc}
    5d22:	bf00      	nop

00005d24 <PWM_enable>:
void PWM_enable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    5d24:	b580      	push	{r7, lr}
    5d26:	b092      	sub	sp, #72	; 0x48
    5d28:	af00      	add	r7, sp, #0
    5d2a:	6078      	str	r0, [r7, #4]
    5d2c:	460b      	mov	r3, r1
    5d2e:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    5d30:	78fb      	ldrb	r3, [r7, #3]
    5d32:	2b00      	cmp	r3, #0
    5d34:	d117      	bne.n	5d66 <PWM_enable+0x42>
    5d36:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    5d3a:	f2c0 0301 	movt	r3, #1
    5d3e:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    5d42:	469e      	mov	lr, r3
    5d44:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5d48:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5d4c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5d50:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5d54:	f8ac 3000 	strh.w	r3, [ip]
    5d58:	f107 0328 	add.w	r3, r7, #40	; 0x28
    5d5c:	4618      	mov	r0, r3
    5d5e:	f04f 01d3 	mov.w	r1, #211	; 0xd3
    5d62:	f7fb fa39 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    5d66:	78fb      	ldrb	r3, [r7, #3]
    5d68:	2b10      	cmp	r3, #16
    5d6a:	d917      	bls.n	5d9c <PWM_enable+0x78>
    5d6c:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    5d70:	f2c0 0301 	movt	r3, #1
    5d74:	f107 0c08 	add.w	ip, r7, #8
    5d78:	469e      	mov	lr, r3
    5d7a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5d7e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5d82:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5d86:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5d8a:	f8ac 3000 	strh.w	r3, [ip]
    5d8e:	f107 0308 	add.w	r3, r7, #8
    5d92:	4618      	mov	r0, r3
    5d94:	f04f 01d4 	mov.w	r1, #212	; 0xd4
    5d98:	f7fb fa1e 	bl	11d8 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    5d9c:	78fb      	ldrb	r3, [r7, #3]
    5d9e:	2b00      	cmp	r3, #0
    5da0:	d046      	beq.n	5e30 <PWM_enable+0x10c>
    5da2:	78fb      	ldrb	r3, [r7, #3]
    5da4:	2b10      	cmp	r3, #16
    5da6:	d843      	bhi.n	5e30 <PWM_enable+0x10c>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
    5da8:	78fa      	ldrb	r2, [r7, #3]
    5daa:	f642 53dc 	movw	r3, #11740	; 0x2ddc
    5dae:	f2c0 0301 	movt	r3, #1
    5db2:	5c9b      	ldrb	r3, [r3, r2]
    5db4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        if ( pwm_id < PWM_9 )
    5db8:	78fb      	ldrb	r3, [r7, #3]
    5dba:	2b08      	cmp	r3, #8
    5dbc:	d81c      	bhi.n	5df8 <PWM_enable+0xd4>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
    5dbe:	687b      	ldr	r3, [r7, #4]
    5dc0:	681b      	ldr	r3, [r3, #0]
    5dc2:	f103 0308 	add.w	r3, r3, #8
    5dc6:	4618      	mov	r0, r3
    5dc8:	f7fb fa4c 	bl	1264 <HW_get_8bit_reg>
    5dcc:	4603      	mov	r3, r0
    5dce:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables |= pwm_id_mask;
    5dd2:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    5dd6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5dda:	ea42 0303 	orr.w	r3, r2, r3
    5dde:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5de2:	687b      	ldr	r3, [r7, #4]
    5de4:	681b      	ldr	r3, [r3, #0]
    5de6:	f103 0208 	add.w	r2, r3, #8
    5dea:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5dee:	4610      	mov	r0, r2
    5df0:	4619      	mov	r1, r3
    5df2:	f7fb fa35 	bl	1260 <HW_set_8bit_reg>
    5df6:	e01b      	b.n	5e30 <PWM_enable+0x10c>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
    5df8:	687b      	ldr	r3, [r7, #4]
    5dfa:	681b      	ldr	r3, [r3, #0]
    5dfc:	f103 030c 	add.w	r3, r3, #12
    5e00:	4618      	mov	r0, r3
    5e02:	f7fb fa2f 	bl	1264 <HW_get_8bit_reg>
    5e06:	4603      	mov	r3, r0
    5e08:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables |= pwm_id_mask;
    5e0c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    5e10:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5e14:	ea42 0303 	orr.w	r3, r2, r3
    5e18:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5e1c:	687b      	ldr	r3, [r7, #4]
    5e1e:	681b      	ldr	r3, [r3, #0]
    5e20:	f103 020c 	add.w	r2, r3, #12
    5e24:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5e28:	4610      	mov	r0, r2
    5e2a:	4619      	mov	r1, r3
    5e2c:	f7fb fa18 	bl	1260 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
    5e30:	f107 0748 	add.w	r7, r7, #72	; 0x48
    5e34:	46bd      	mov	sp, r7
    5e36:	bd80      	pop	{r7, pc}

00005e38 <PWM_disable>:
void PWM_disable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    5e38:	b580      	push	{r7, lr}
    5e3a:	b092      	sub	sp, #72	; 0x48
    5e3c:	af00      	add	r7, sp, #0
    5e3e:	6078      	str	r0, [r7, #4]
    5e40:	460b      	mov	r3, r1
    5e42:	70fb      	strb	r3, [r7, #3]
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    5e44:	78fb      	ldrb	r3, [r7, #3]
    5e46:	2b00      	cmp	r3, #0
    5e48:	d117      	bne.n	5e7a <PWM_disable+0x42>
    5e4a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    5e4e:	f2c0 0301 	movt	r3, #1
    5e52:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    5e56:	469e      	mov	lr, r3
    5e58:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5e5c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5e60:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5e64:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5e68:	f8ac 3000 	strh.w	r3, [ip]
    5e6c:	f107 0328 	add.w	r3, r7, #40	; 0x28
    5e70:	4618      	mov	r0, r3
    5e72:	f240 1101 	movw	r1, #257	; 0x101
    5e76:	f7fb f9af 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    5e7a:	78fb      	ldrb	r3, [r7, #3]
    5e7c:	2b10      	cmp	r3, #16
    5e7e:	d917      	bls.n	5eb0 <PWM_disable+0x78>
    5e80:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    5e84:	f2c0 0301 	movt	r3, #1
    5e88:	f107 0c08 	add.w	ip, r7, #8
    5e8c:	469e      	mov	lr, r3
    5e8e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5e92:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5e96:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5e9a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5e9e:	f8ac 3000 	strh.w	r3, [ip]
    5ea2:	f107 0308 	add.w	r3, r7, #8
    5ea6:	4618      	mov	r0, r3
    5ea8:	f44f 7181 	mov.w	r1, #258	; 0x102
    5eac:	f7fb f994 	bl	11d8 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    5eb0:	78fb      	ldrb	r3, [r7, #3]
    5eb2:	2b00      	cmp	r3, #0
    5eb4:	d04c      	beq.n	5f50 <PWM_disable+0x118>
    5eb6:	78fb      	ldrb	r3, [r7, #3]
    5eb8:	2b10      	cmp	r3, #16
    5eba:	d849      	bhi.n	5f50 <PWM_disable+0x118>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
    5ebc:	78fa      	ldrb	r2, [r7, #3]
    5ebe:	f642 53dc 	movw	r3, #11740	; 0x2ddc
    5ec2:	f2c0 0301 	movt	r3, #1
    5ec6:	5c9b      	ldrb	r3, [r3, r2]
    5ec8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        if ( pwm_id < PWM_9 )
    5ecc:	78fb      	ldrb	r3, [r7, #3]
    5ece:	2b08      	cmp	r3, #8
    5ed0:	d81f      	bhi.n	5f12 <PWM_disable+0xda>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
    5ed2:	687b      	ldr	r3, [r7, #4]
    5ed4:	681b      	ldr	r3, [r3, #0]
    5ed6:	f103 0308 	add.w	r3, r3, #8
    5eda:	4618      	mov	r0, r3
    5edc:	f7fb f9c2 	bl	1264 <HW_get_8bit_reg>
    5ee0:	4603      	mov	r3, r0
    5ee2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables &= (uint8_t)~pwm_id_mask;
    5ee6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5eea:	ea6f 0303 	mvn.w	r3, r3
    5eee:	b2da      	uxtb	r2, r3
    5ef0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5ef4:	ea02 0303 	and.w	r3, r2, r3
    5ef8:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5efc:	687b      	ldr	r3, [r7, #4]
    5efe:	681b      	ldr	r3, [r3, #0]
    5f00:	f103 0208 	add.w	r2, r3, #8
    5f04:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5f08:	4610      	mov	r0, r2
    5f0a:	4619      	mov	r1, r3
    5f0c:	f7fb f9a8 	bl	1260 <HW_set_8bit_reg>
    5f10:	e01e      	b.n	5f50 <PWM_disable+0x118>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
    5f12:	687b      	ldr	r3, [r7, #4]
    5f14:	681b      	ldr	r3, [r3, #0]
    5f16:	f103 030c 	add.w	r3, r3, #12
    5f1a:	4618      	mov	r0, r3
    5f1c:	f7fb f9a2 	bl	1264 <HW_get_8bit_reg>
    5f20:	4603      	mov	r3, r0
    5f22:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            pwm_enables &= (uint8_t)~pwm_id_mask;
    5f26:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    5f2a:	ea6f 0303 	mvn.w	r3, r3
    5f2e:	b2da      	uxtb	r2, r3
    5f30:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5f34:	ea02 0303 	and.w	r3, r2, r3
    5f38:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            HAL_set_8bit_reg
    5f3c:	687b      	ldr	r3, [r7, #4]
    5f3e:	681b      	ldr	r3, [r3, #0]
    5f40:	f103 020c 	add.w	r2, r3, #12
    5f44:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    5f48:	4610      	mov	r0, r2
    5f4a:	4619      	mov	r1, r3
    5f4c:	f7fb f988 	bl	1260 <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
    5f50:	f107 0748 	add.w	r7, r7, #72	; 0x48
    5f54:	46bd      	mov	sp, r7
    5f56:	bd80      	pop	{r7, pc}

00005f58 <PWM_enable_synch_update>:
 */
void PWM_enable_synch_update
(
    pwm_instance_t * pwm_inst
)
{
    5f58:	b580      	push	{r7, lr}
    5f5a:	b08a      	sub	sp, #40	; 0x28
    5f5c:	af00      	add	r7, sp, #0
    5f5e:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 1u );
    5f60:	687b      	ldr	r3, [r7, #4]
    5f62:	681b      	ldr	r3, [r3, #0]
    5f64:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5f68:	4618      	mov	r0, r3
    5f6a:	f04f 0101 	mov.w	r1, #1
    5f6e:	f7fb f95f 	bl	1230 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 1u)
    5f72:	687b      	ldr	r3, [r7, #4]
    5f74:	681b      	ldr	r3, [r3, #0]
    5f76:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5f7a:	4618      	mov	r0, r3
    5f7c:	f7fb f95a 	bl	1234 <HW_get_16bit_reg>
    5f80:	4603      	mov	r3, r0
    5f82:	2b01      	cmp	r3, #1
    5f84:	d017      	beq.n	5fb6 <PWM_enable_synch_update+0x5e>
    5f86:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    5f8a:	f2c0 0301 	movt	r3, #1
    5f8e:	f107 0c08 	add.w	ip, r7, #8
    5f92:	469e      	mov	lr, r3
    5f94:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5f98:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    5f9c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    5fa0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    5fa4:	f8ac 3000 	strh.w	r3, [ip]
    5fa8:	f107 0308 	add.w	r3, r7, #8
    5fac:	4618      	mov	r0, r3
    5fae:	f44f 7198 	mov.w	r1, #304	; 0x130
    5fb2:	f7fb f911 	bl	11d8 <HAL_assert_fail>
}
    5fb6:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5fba:	46bd      	mov	sp, r7
    5fbc:	bd80      	pop	{r7, pc}
    5fbe:	bf00      	nop

00005fc0 <PWM_disable_synch_update>:
 */
void PWM_disable_synch_update
(
   pwm_instance_t * pwm_inst
)
{
    5fc0:	b580      	push	{r7, lr}
    5fc2:	b08a      	sub	sp, #40	; 0x28
    5fc4:	af00      	add	r7, sp, #0
    5fc6:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 0u );
    5fc8:	687b      	ldr	r3, [r7, #4]
    5fca:	681b      	ldr	r3, [r3, #0]
    5fcc:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5fd0:	4618      	mov	r0, r3
    5fd2:	f04f 0100 	mov.w	r1, #0
    5fd6:	f7fb f92b 	bl	1230 <HW_set_16bit_reg>

    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 0u)
    5fda:	687b      	ldr	r3, [r7, #4]
    5fdc:	681b      	ldr	r3, [r3, #0]
    5fde:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
    5fe2:	4618      	mov	r0, r3
    5fe4:	f7fb f926 	bl	1234 <HW_get_16bit_reg>
    5fe8:	4603      	mov	r3, r0
    5fea:	2b00      	cmp	r3, #0
    5fec:	d017      	beq.n	601e <PWM_disable_synch_update+0x5e>
    5fee:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    5ff2:	f2c0 0301 	movt	r3, #1
    5ff6:	f107 0c08 	add.w	ip, r7, #8
    5ffa:	469e      	mov	lr, r3
    5ffc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6000:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6004:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6008:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    600c:	f8ac 3000 	strh.w	r3, [ip]
    6010:	f107 0308 	add.w	r3, r7, #8
    6014:	4618      	mov	r0, r3
    6016:	f44f 71a1 	mov.w	r1, #322	; 0x142
    601a:	f7fb f8dd 	bl	11d8 <HAL_assert_fail>
}
    601e:	f107 0728 	add.w	r7, r7, #40	; 0x28
    6022:	46bd      	mov	sp, r7
    6024:	bd80      	pop	{r7, pc}
    6026:	bf00      	nop

00006028 <PWM_set_duty_cycle>:
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle
)
{
    6028:	b580      	push	{r7, lr}
    602a:	b0a8      	sub	sp, #160	; 0xa0
    602c:	af00      	add	r7, sp, #0
    602e:	60f8      	str	r0, [r7, #12]
    6030:	460b      	mov	r3, r1
    6032:	607a      	str	r2, [r7, #4]
    6034:	72fb      	strb	r3, [r7, #11]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    6036:	7afb      	ldrb	r3, [r7, #11]
    6038:	2b00      	cmp	r3, #0
    603a:	d117      	bne.n	606c <PWM_set_duty_cycle+0x44>
    603c:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6040:	f2c0 0301 	movt	r3, #1
    6044:	f107 0c74 	add.w	ip, r7, #116	; 0x74
    6048:	469e      	mov	lr, r3
    604a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    604e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6052:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6056:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    605a:	f8ac 3000 	strh.w	r3, [ip]
    605e:	f107 0374 	add.w	r3, r7, #116	; 0x74
    6062:	4618      	mov	r0, r3
    6064:	f44f 71a9 	mov.w	r1, #338	; 0x152
    6068:	f7fb f8b6 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    606c:	7afb      	ldrb	r3, [r7, #11]
    606e:	2b10      	cmp	r3, #16
    6070:	d917      	bls.n	60a2 <PWM_set_duty_cycle+0x7a>
    6072:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6076:	f2c0 0301 	movt	r3, #1
    607a:	f107 0c54 	add.w	ip, r7, #84	; 0x54
    607e:	469e      	mov	lr, r3
    6080:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6084:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6088:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    608c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6090:	f8ac 3000 	strh.w	r3, [ip]
    6094:	f107 0354 	add.w	r3, r7, #84	; 0x54
    6098:	4618      	mov	r0, r3
    609a:	f240 1153 	movw	r1, #339	; 0x153
    609e:	f7fb f89b 	bl	11d8 <HAL_assert_fail>

    /* Assertion will ensure duty cycle is less than or equal to period value. */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    60a2:	68fb      	ldr	r3, [r7, #12]
    60a4:	681b      	ldr	r3, [r3, #0]
    60a6:	f103 0304 	add.w	r3, r3, #4
    60aa:	4618      	mov	r0, r3
    60ac:	f7fb f8aa 	bl	1204 <HW_get_32bit_reg>
    60b0:	4603      	mov	r3, r0
    60b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_ASSERT( duty_cycle <= period );
    60b6:	687a      	ldr	r2, [r7, #4]
    60b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
    60bc:	429a      	cmp	r2, r3
    60be:	d917      	bls.n	60f0 <PWM_set_duty_cycle+0xc8>
    60c0:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    60c4:	f2c0 0301 	movt	r3, #1
    60c8:	f107 0c34 	add.w	ip, r7, #52	; 0x34
    60cc:	469e      	mov	lr, r3
    60ce:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    60d2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    60d6:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    60da:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    60de:	f8ac 3000 	strh.w	r3, [ip]
    60e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
    60e6:	4618      	mov	r0, r3
    60e8:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    60ec:	f7fb f874 	bl	11d8 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    60f0:	7afb      	ldrb	r3, [r7, #11]
    60f2:	2b00      	cmp	r3, #0
    60f4:	d05f      	beq.n	61b6 <PWM_set_duty_cycle+0x18e>
    60f6:	7afb      	ldrb	r3, [r7, #11]
    60f8:	2b10      	cmp	r3, #16
    60fa:	d85c      	bhi.n	61b6 <PWM_set_duty_cycle+0x18e>
    {
        if ( duty_cycle == 0u )
    60fc:	687b      	ldr	r3, [r7, #4]
    60fe:	2b00      	cmp	r3, #0
    6100:	d105      	bne.n	610e <PWM_set_duty_cycle+0xe6>
        {
            PWM_disable( pwm_inst, pwm_id );
    6102:	7afb      	ldrb	r3, [r7, #11]
    6104:	68f8      	ldr	r0, [r7, #12]
    6106:	4619      	mov	r1, r3
    6108:	f7ff fe96 	bl	5e38 <PWM_disable>
    610c:	e053      	b.n	61b6 <PWM_set_duty_cycle+0x18e>
        }
        else
        {
            HW_set_32bit_reg
    610e:	68fb      	ldr	r3, [r7, #12]
    6110:	681a      	ldr	r2, [r3, #0]
    6112:	7af9      	ldrb	r1, [r7, #11]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
    6114:	f642 6314 	movw	r3, #11796	; 0x2e14
    6118:	f2c0 0301 	movt	r3, #1
    611c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        {
            PWM_disable( pwm_inst, pwm_id );
        }
        else
        {
            HW_set_32bit_reg
    6120:	4413      	add	r3, r2
    6122:	4618      	mov	r0, r3
    6124:	f04f 0100 	mov.w	r1, #0
    6128:	f7fb f86a 	bl	1200 <HW_set_32bit_reg>
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
    612c:	68fb      	ldr	r3, [r7, #12]
    612e:	681a      	ldr	r2, [r3, #0]
    6130:	7af9      	ldrb	r1, [r7, #11]
               (
                 pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
    6132:	f642 6358 	movw	r3, #11864	; 0x2e58
    6136:	f2c0 0301 	movt	r3, #1
    613a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
    613e:	4413      	add	r3, r2
    6140:	4618      	mov	r0, r3
    6142:	6879      	ldr	r1, [r7, #4]
    6144:	f7fb f85c 	bl	1200 <HW_set_32bit_reg>
#ifndef NDEBUG
        {
            uint8_t edge_value ;
            addr_t neg_addr;

            neg_addr = g_pwm_negedge_offset_lut[pwm_id] ;
    6148:	7afa      	ldrb	r2, [r7, #11]
    614a:	f642 6358 	movw	r3, #11864	; 0x2e58
    614e:	f2c0 0301 	movt	r3, #1
    6152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6156:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
            edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
    615a:	68fb      	ldr	r3, [r7, #12]
    615c:	681a      	ldr	r2, [r3, #0]
    615e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
    6162:	4413      	add	r3, r2
    6164:	4618      	mov	r0, r3
    6166:	f7fb f87d 	bl	1264 <HW_get_8bit_reg>
    616a:	4603      	mov	r3, r0
    616c:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
            HAL_ASSERT( edge_value == (uint8_t)duty_cycle )
    6170:	687b      	ldr	r3, [r7, #4]
    6172:	b2db      	uxtb	r3, r3
    6174:	f897 209b 	ldrb.w	r2, [r7, #155]	; 0x9b
    6178:	429a      	cmp	r2, r3
    617a:	d017      	beq.n	61ac <PWM_set_duty_cycle+0x184>
    617c:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6180:	f2c0 0301 	movt	r3, #1
    6184:	f107 0c14 	add.w	ip, r7, #20
    6188:	469e      	mov	lr, r3
    618a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    618e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6192:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6196:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    619a:	f8ac 3000 	strh.w	r3, [ip]
    619e:	f107 0314 	add.w	r3, r7, #20
    61a2:	4618      	mov	r0, r3
    61a4:	f240 117d 	movw	r1, #381	; 0x17d
    61a8:	f7fb f816 	bl	11d8 <HAL_assert_fail>
        }
#endif
            PWM_enable( pwm_inst, pwm_id );
    61ac:	7afb      	ldrb	r3, [r7, #11]
    61ae:	68f8      	ldr	r0, [r7, #12]
    61b0:	4619      	mov	r1, r3
    61b2:	f7ff fdb7 	bl	5d24 <PWM_enable>
        }
    }
}
    61b6:	f107 07a0 	add.w	r7, r7, #160	; 0xa0
    61ba:	46bd      	mov	sp, r7
    61bc:	bd80      	pop	{r7, pc}
    61be:	bf00      	nop

000061c0 <PWM_set_edges>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t pos_edge,
    uint32_t neg_edge
)
{
    61c0:	b580      	push	{r7, lr}
    61c2:	b0ba      	sub	sp, #232	; 0xe8
    61c4:	af00      	add	r7, sp, #0
    61c6:	60f8      	str	r0, [r7, #12]
    61c8:	607a      	str	r2, [r7, #4]
    61ca:	603b      	str	r3, [r7, #0]
    61cc:	460b      	mov	r3, r1
    61ce:	72fb      	strb	r3, [r7, #11]
    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    61d0:	7afb      	ldrb	r3, [r7, #11]
    61d2:	2b00      	cmp	r3, #0
    61d4:	d117      	bne.n	6206 <PWM_set_edges+0x46>
    61d6:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    61da:	f2c0 0301 	movt	r3, #1
    61de:	f107 0cb4 	add.w	ip, r7, #180	; 0xb4
    61e2:	469e      	mov	lr, r3
    61e4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    61e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    61ec:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    61f0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    61f4:	f8ac 3000 	strh.w	r3, [ip]
    61f8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
    61fc:	4618      	mov	r0, r3
    61fe:	f44f 71c9 	mov.w	r1, #402	; 0x192
    6202:	f7fa ffe9 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    6206:	7afb      	ldrb	r3, [r7, #11]
    6208:	2b10      	cmp	r3, #16
    620a:	d917      	bls.n	623c <PWM_set_edges+0x7c>
    620c:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6210:	f2c0 0301 	movt	r3, #1
    6214:	f107 0c94 	add.w	ip, r7, #148	; 0x94
    6218:	469e      	mov	lr, r3
    621a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    621e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6222:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6226:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    622a:	f8ac 3000 	strh.w	r3, [ip]
    622e:	f107 0394 	add.w	r3, r7, #148	; 0x94
    6232:	4618      	mov	r0, r3
    6234:	f240 1193 	movw	r1, #403	; 0x193
    6238:	f7fa ffce 	bl	11d8 <HAL_assert_fail>
     * period value.
     */
#ifndef NDEBUG
  {
    uint32_t period ;
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    623c:	68fb      	ldr	r3, [r7, #12]
    623e:	681b      	ldr	r3, [r3, #0]
    6240:	f103 0304 	add.w	r3, r3, #4
    6244:	4618      	mov	r0, r3
    6246:	f7fa ffdd 	bl	1204 <HW_get_32bit_reg>
    624a:	4603      	mov	r3, r0
    624c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_ASSERT( pos_edge <= period );
    6250:	687a      	ldr	r2, [r7, #4]
    6252:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    6256:	429a      	cmp	r2, r3
    6258:	d917      	bls.n	628a <PWM_set_edges+0xca>
    625a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    625e:	f2c0 0301 	movt	r3, #1
    6262:	f107 0c74 	add.w	ip, r7, #116	; 0x74
    6266:	469e      	mov	lr, r3
    6268:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    626c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6270:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6274:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6278:	f8ac 3000 	strh.w	r3, [ip]
    627c:	f107 0374 	add.w	r3, r7, #116	; 0x74
    6280:	4618      	mov	r0, r3
    6282:	f240 119d 	movw	r1, #413	; 0x19d
    6286:	f7fa ffa7 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( neg_edge <= period );
    628a:	683a      	ldr	r2, [r7, #0]
    628c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    6290:	429a      	cmp	r2, r3
    6292:	d917      	bls.n	62c4 <PWM_set_edges+0x104>
    6294:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6298:	f2c0 0301 	movt	r3, #1
    629c:	f107 0c54 	add.w	ip, r7, #84	; 0x54
    62a0:	469e      	mov	lr, r3
    62a2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    62a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    62aa:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    62ae:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    62b2:	f8ac 3000 	strh.w	r3, [ip]
    62b6:	f107 0354 	add.w	r3, r7, #84	; 0x54
    62ba:	4618      	mov	r0, r3
    62bc:	f44f 71cf 	mov.w	r1, #414	; 0x19e
    62c0:	f7fa ff8a 	bl	11d8 <HAL_assert_fail>
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    62c4:	7afb      	ldrb	r3, [r7, #11]
    62c6:	2b00      	cmp	r3, #0
    62c8:	f000 8083 	beq.w	63d2 <PWM_set_edges+0x212>
    62cc:	7afb      	ldrb	r3, [r7, #11]
    62ce:	2b10      	cmp	r3, #16
    62d0:	d87f      	bhi.n	63d2 <PWM_set_edges+0x212>
    {
        HW_set_32bit_reg
    62d2:	68fb      	ldr	r3, [r7, #12]
    62d4:	681a      	ldr	r2, [r3, #0]
    62d6:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
    62d8:	f642 6314 	movw	r3, #11796	; 0x2e14
    62dc:	f2c0 0301 	movt	r3, #1
    62e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    {
        HW_set_32bit_reg
    62e4:	4413      	add	r3, r2
    62e6:	4618      	mov	r0, r3
    62e8:	6879      	ldr	r1, [r7, #4]
    62ea:	f7fa ff89 	bl	1200 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t pos_addr;

        pos_addr = g_pwm_posedge_offset_lut[pwm_id];
    62ee:	7afa      	ldrb	r2, [r7, #11]
    62f0:	f642 6314 	movw	r3, #11796	; 0x2e14
    62f4:	f2c0 0301 	movt	r3, #1
    62f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    62fc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
    6300:	68fb      	ldr	r3, [r7, #12]
    6302:	681a      	ldr	r2, [r3, #0]
    6304:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    6308:	4413      	add	r3, r2
    630a:	4618      	mov	r0, r3
    630c:	f7fa ffaa 	bl	1264 <HW_get_8bit_reg>
    6310:	4603      	mov	r3, r0
    6312:	f887 30db 	strb.w	r3, [r7, #219]	; 0xdb
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    6316:	687b      	ldr	r3, [r7, #4]
    6318:	b2db      	uxtb	r3, r3
    631a:	f897 20db 	ldrb.w	r2, [r7, #219]	; 0xdb
    631e:	429a      	cmp	r2, r3
    6320:	d017      	beq.n	6352 <PWM_set_edges+0x192>
    6322:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6326:	f2c0 0301 	movt	r3, #1
    632a:	f107 0c34 	add.w	ip, r7, #52	; 0x34
    632e:	469e      	mov	lr, r3
    6330:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6334:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6338:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    633c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6340:	f8ac 3000 	strh.w	r3, [ip]
    6344:	f107 0334 	add.w	r3, r7, #52	; 0x34
    6348:	4618      	mov	r0, r3
    634a:	f240 11b5 	movw	r1, #437	; 0x1b5
    634e:	f7fa ff43 	bl	11d8 <HAL_assert_fail>
    }
#endif

        HW_set_32bit_reg
    6352:	68fb      	ldr	r3, [r7, #12]
    6354:	681a      	ldr	r2, [r3, #0]
    6356:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
    6358:	f642 6358 	movw	r3, #11864	; 0x2e58
    635c:	f2c0 0301 	movt	r3, #1
    6360:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    }
#endif

        HW_set_32bit_reg
    6364:	4413      	add	r3, r2
    6366:	4618      	mov	r0, r3
    6368:	6839      	ldr	r1, [r7, #0]
    636a:	f7fa ff49 	bl	1200 <HW_set_32bit_reg>
#ifndef NDEBUG
    {
        uint8_t edge_value ;
        addr_t neg_addr;

        neg_addr = g_pwm_negedge_offset_lut[pwm_id];
    636e:	7afa      	ldrb	r2, [r7, #11]
    6370:	f642 6358 	movw	r3, #11864	; 0x2e58
    6374:	f2c0 0301 	movt	r3, #1
    6378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    637c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
    6380:	68fb      	ldr	r3, [r7, #12]
    6382:	681a      	ldr	r2, [r3, #0]
    6384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6388:	4413      	add	r3, r2
    638a:	4618      	mov	r0, r3
    638c:	f7fa ff6a 	bl	1264 <HW_get_8bit_reg>
    6390:	4603      	mov	r3, r0
    6392:	f887 30e3 	strb.w	r3, [r7, #227]	; 0xe3
        HAL_ASSERT( edge_value == (uint8_t)neg_edge )
    6396:	683b      	ldr	r3, [r7, #0]
    6398:	b2db      	uxtb	r3, r3
    639a:	f897 20e3 	ldrb.w	r2, [r7, #227]	; 0xe3
    639e:	429a      	cmp	r2, r3
    63a0:	d017      	beq.n	63d2 <PWM_set_edges+0x212>
    63a2:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    63a6:	f2c0 0301 	movt	r3, #1
    63aa:	f107 0c14 	add.w	ip, r7, #20
    63ae:	469e      	mov	lr, r3
    63b0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    63b4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    63b8:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    63bc:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    63c0:	f8ac 3000 	strh.w	r3, [ip]
    63c4:	f107 0314 	add.w	r3, r7, #20
    63c8:	4618      	mov	r0, r3
    63ca:	f44f 71e5 	mov.w	r1, #458	; 0x1ca
    63ce:	f7fa ff03 	bl	11d8 <HAL_assert_fail>
    }
#endif
    }
}
    63d2:	f107 07e8 	add.w	r7, r7, #232	; 0xe8
    63d6:	46bd      	mov	sp, r7
    63d8:	bd80      	pop	{r7, pc}
    63da:	bf00      	nop

000063dc <PWM_get_duty_cycle>:
uint32_t PWM_get_duty_cycle
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    63dc:	b580      	push	{r7, lr}
    63de:	b098      	sub	sp, #96	; 0x60
    63e0:	af00      	add	r7, sp, #0
    63e2:	6078      	str	r0, [r7, #4]
    63e4:	460b      	mov	r3, r1
    63e6:	70fb      	strb	r3, [r7, #3]
    uint32_t pos_edge ;
    uint32_t neg_edge ;
    uint32_t duty_cycle = 0u;
    63e8:	f04f 0300 	mov.w	r3, #0
    63ec:	657b      	str	r3, [r7, #84]	; 0x54
    uint32_t period ;
    uint8_t pwm_enables;
    uint8_t pwm_id_mask;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    63ee:	78fb      	ldrb	r3, [r7, #3]
    63f0:	2b00      	cmp	r3, #0
    63f2:	d117      	bne.n	6424 <PWM_get_duty_cycle+0x48>
    63f4:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    63f8:	f2c0 0301 	movt	r3, #1
    63fc:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6400:	469e      	mov	lr, r3
    6402:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6406:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    640a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    640e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6412:	f8ac 3000 	strh.w	r3, [ip]
    6416:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    641a:	4618      	mov	r0, r3
    641c:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
    6420:	f7fa feda 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    6424:	78fb      	ldrb	r3, [r7, #3]
    6426:	2b10      	cmp	r3, #16
    6428:	d917      	bls.n	645a <PWM_get_duty_cycle+0x7e>
    642a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    642e:	f2c0 0301 	movt	r3, #1
    6432:	f107 0c0c 	add.w	ip, r7, #12
    6436:	469e      	mov	lr, r3
    6438:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    643c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6440:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6444:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6448:	f8ac 3000 	strh.w	r3, [ip]
    644c:	f107 030c 	add.w	r3, r7, #12
    6450:	4618      	mov	r0, r3
    6452:	f240 11e3 	movw	r1, #483	; 0x1e3
    6456:	f7fa febf 	bl	11d8 <HAL_assert_fail>

    if ((pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    645a:	78fb      	ldrb	r3, [r7, #3]
    645c:	2b00      	cmp	r3, #0
    645e:	d070      	beq.n	6542 <PWM_get_duty_cycle+0x166>
    6460:	78fb      	ldrb	r3, [r7, #3]
    6462:	2b10      	cmp	r3, #16
    6464:	d86d      	bhi.n	6542 <PWM_get_duty_cycle+0x166>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
    6466:	78fa      	ldrb	r2, [r7, #3]
    6468:	f642 53dc 	movw	r3, #11740	; 0x2ddc
    646c:	f2c0 0301 	movt	r3, #1
    6470:	5c9b      	ldrb	r3, [r3, r2]
    6472:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

        /* Find out if the PWM output is enabled or disabled */
        if (pwm_id < PWM_9)
    6476:	78fb      	ldrb	r3, [r7, #3]
    6478:	2b08      	cmp	r3, #8
    647a:	d812      	bhi.n	64a2 <PWM_get_duty_cycle+0xc6>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
    647c:	687b      	ldr	r3, [r7, #4]
    647e:	681b      	ldr	r3, [r3, #0]
    6480:	f103 0308 	add.w	r3, r3, #8
    6484:	4618      	mov	r0, r3
    6486:	f7fa feed 	bl	1264 <HW_get_8bit_reg>
    648a:	4603      	mov	r3, r0
    648c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
            pwm_enables &= pwm_id_mask;
    6490:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
    6494:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
    6498:	ea02 0303 	and.w	r3, r2, r3
    649c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    64a0:	e011      	b.n	64c6 <PWM_get_duty_cycle+0xea>
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
    64a2:	687b      	ldr	r3, [r7, #4]
    64a4:	681b      	ldr	r3, [r3, #0]
    64a6:	f103 030c 	add.w	r3, r3, #12
    64aa:	4618      	mov	r0, r3
    64ac:	f7fa feda 	bl	1264 <HW_get_8bit_reg>
    64b0:	4603      	mov	r3, r0
    64b2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
            pwm_enables &= pwm_id_mask;
    64b6:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
    64ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
    64be:	ea02 0303 	and.w	r3, r2, r3
    64c2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
         *   requested.
         *
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
    64c6:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    64ca:	2b00      	cmp	r3, #0
    64cc:	d039      	beq.n	6542 <PWM_get_duty_cycle+0x166>
        {
            pos_edge = HW_get_32bit_reg
    64ce:	687b      	ldr	r3, [r7, #4]
    64d0:	681a      	ldr	r2, [r3, #0]
    64d2:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
    64d4:	f642 6314 	movw	r3, #11796	; 0x2e14
    64d8:	f2c0 0301 	movt	r3, #1
    64dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
        {
            pos_edge = HW_get_32bit_reg
    64e0:	4413      	add	r3, r2
    64e2:	4618      	mov	r0, r3
    64e4:	f7fa fe8e 	bl	1204 <HW_get_32bit_reg>
    64e8:	4603      	mov	r3, r0
    64ea:	64fb      	str	r3, [r7, #76]	; 0x4c
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
    64ec:	687b      	ldr	r3, [r7, #4]
    64ee:	681a      	ldr	r2, [r3, #0]
    64f0:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
    64f2:	f642 6358 	movw	r3, #11864	; 0x2e58
    64f6:	f2c0 0301 	movt	r3, #1
    64fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            pos_edge = HW_get_32bit_reg
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
    64fe:	4413      	add	r3, r2
    6500:	4618      	mov	r0, r3
    6502:	f7fa fe7f 	bl	1204 <HW_get_32bit_reg>
    6506:	4603      	mov	r3, r0
    6508:	653b      	str	r3, [r7, #80]	; 0x50
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
                        );

            period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    650a:	687b      	ldr	r3, [r7, #4]
    650c:	681b      	ldr	r3, [r3, #0]
    650e:	f103 0304 	add.w	r3, r3, #4
    6512:	4618      	mov	r0, r3
    6514:	f7fa fe76 	bl	1204 <HW_get_32bit_reg>
    6518:	4603      	mov	r3, r0
    651a:	65bb      	str	r3, [r7, #88]	; 0x58
             *   and this is also the reset state for the edge registers. The
             *   PWM_set_duty_cycle() and PWM_generate_aligned_wave() functions
             *   cannot set pos_edge = neg_edge, instead they simply disable
             *   the PWM output when duty_cycle = 0 is requested.
             */
            if (pos_edge <= neg_edge)
    651c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    651e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6520:	429a      	cmp	r2, r3
    6522:	d805      	bhi.n	6530 <PWM_get_duty_cycle+0x154>
            {
                duty_cycle = neg_edge - pos_edge ;
    6524:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    6526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    6528:	ebc3 0302 	rsb	r3, r3, r2
    652c:	657b      	str	r3, [r7, #84]	; 0x54
    652e:	e008      	b.n	6542 <PWM_get_duty_cycle+0x166>
            }
            else
            {
                duty_cycle = (period - (pos_edge - neg_edge))+1u ;
    6530:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    6532:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    6534:	ebc3 0202 	rsb	r2, r3, r2
    6538:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    653a:	4413      	add	r3, r2
    653c:	f103 0301 	add.w	r3, r3, #1
    6540:	657b      	str	r3, [r7, #84]	; 0x54
            }
        }
    }

    return(duty_cycle);
    6542:	6d7b      	ldr	r3, [r7, #84]	; 0x54
}
    6544:	4618      	mov	r0, r3
    6546:	f107 0760 	add.w	r7, r7, #96	; 0x60
    654a:	46bd      	mov	sp, r7
    654c:	bd80      	pop	{r7, pc}
    654e:	bf00      	nop

00006550 <PWM_generate_aligned_wave>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle,
    pwm_wave_align_t alignment_type
)
{
    6550:	b580      	push	{r7, lr}
    6552:	b0b2      	sub	sp, #200	; 0xc8
    6554:	af00      	add	r7, sp, #0
    6556:	60f8      	str	r0, [r7, #12]
    6558:	607a      	str	r2, [r7, #4]
    655a:	460a      	mov	r2, r1
    655c:	72fa      	strb	r2, [r7, #11]
    655e:	70fb      	strb	r3, [r7, #3]
    uint32_t period;
    uint32_t pos_edge = 0u;
    6560:	f04f 0300 	mov.w	r3, #0
    6564:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    uint32_t neg_edge = 0u;
    6568:	f04f 0300 	mov.w	r3, #0
    656c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    6570:	7afb      	ldrb	r3, [r7, #11]
    6572:	2b00      	cmp	r3, #0
    6574:	d117      	bne.n	65a6 <PWM_generate_aligned_wave+0x56>
    6576:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    657a:	f2c0 0301 	movt	r3, #1
    657e:	f107 0c94 	add.w	ip, r7, #148	; 0x94
    6582:	469e      	mov	lr, r3
    6584:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6588:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    658c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6590:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6594:	f8ac 3000 	strh.w	r3, [ip]
    6598:	f107 0394 	add.w	r3, r7, #148	; 0x94
    659c:	4618      	mov	r0, r3
    659e:	f240 215e 	movw	r1, #606	; 0x25e
    65a2:	f7fa fe19 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    65a6:	7afb      	ldrb	r3, [r7, #11]
    65a8:	2b10      	cmp	r3, #16
    65aa:	d917      	bls.n	65dc <PWM_generate_aligned_wave+0x8c>
    65ac:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    65b0:	f2c0 0301 	movt	r3, #1
    65b4:	f107 0c74 	add.w	ip, r7, #116	; 0x74
    65b8:	469e      	mov	lr, r3
    65ba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    65be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    65c2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    65c6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    65ca:	f8ac 3000 	strh.w	r3, [ip]
    65ce:	f107 0374 	add.w	r3, r7, #116	; 0x74
    65d2:	4618      	mov	r0, r3
    65d4:	f240 215f 	movw	r1, #607	; 0x25f
    65d8:	f7fa fdfe 	bl	11d8 <HAL_assert_fail>

    if( (pwm_id >= PWM_1) && (pwm_id <= PWM_16) )
    65dc:	7afb      	ldrb	r3, [r7, #11]
    65de:	2b00      	cmp	r3, #0
    65e0:	f000 8105 	beq.w	67ee <PWM_generate_aligned_wave+0x29e>
    65e4:	7afb      	ldrb	r3, [r7, #11]
    65e6:	2b10      	cmp	r3, #16
    65e8:	f200 8101 	bhi.w	67ee <PWM_generate_aligned_wave+0x29e>
    {
        period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    65ec:	68fb      	ldr	r3, [r7, #12]
    65ee:	681b      	ldr	r3, [r3, #0]
    65f0:	f103 0304 	add.w	r3, r3, #4
    65f4:	4618      	mov	r0, r3
    65f6:	f7fa fe05 	bl	1204 <HW_get_32bit_reg>
    65fa:	4603      	mov	r3, r0
    65fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

        /*
         * Assertion will ensure duty cycle is less than or equal to
         * period value.
         */
        HAL_ASSERT( duty_cycle <= period );
    6600:	687a      	ldr	r2, [r7, #4]
    6602:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
    6606:	429a      	cmp	r2, r3
    6608:	d917      	bls.n	663a <PWM_generate_aligned_wave+0xea>
    660a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    660e:	f2c0 0301 	movt	r3, #1
    6612:	f107 0c54 	add.w	ip, r7, #84	; 0x54
    6616:	469e      	mov	lr, r3
    6618:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    661c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6620:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6624:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6628:	f8ac 3000 	strh.w	r3, [ip]
    662c:	f107 0354 	add.w	r3, r7, #84	; 0x54
    6630:	4618      	mov	r0, r3
    6632:	f240 2169 	movw	r1, #617	; 0x269
    6636:	f7fa fdcf 	bl	11d8 <HAL_assert_fail>

        if( 0u == duty_cycle)
    663a:	687b      	ldr	r3, [r7, #4]
    663c:	2b00      	cmp	r3, #0
    663e:	d105      	bne.n	664c <PWM_generate_aligned_wave+0xfc>
             * this is the setting for PWM output toggle mode (50% duty cycle).
             * See CorePWM Handbook, Fig1-3, PWM4, for a description of toggle
             * mode.
             * Instead, for a duty cycle of 0, disable the PWM output.
             */
            PWM_disable( pwm_inst, pwm_id );
    6640:	7afb      	ldrb	r3, [r7, #11]
    6642:	68f8      	ldr	r0, [r7, #12]
    6644:	4619      	mov	r1, r3
    6646:	f7ff fbf7 	bl	5e38 <PWM_disable>
    664a:	e0d0      	b.n	67ee <PWM_generate_aligned_wave+0x29e>
        }
        else
        {
            switch(alignment_type)
    664c:	78fb      	ldrb	r3, [r7, #3]
    664e:	2b01      	cmp	r3, #1
    6650:	d00b      	beq.n	666a <PWM_generate_aligned_wave+0x11a>
    6652:	2b02      	cmp	r3, #2
    6654:	d035      	beq.n	66c2 <PWM_generate_aligned_wave+0x172>
    6656:	2b00      	cmp	r3, #0
    6658:	d140      	bne.n	66dc <PWM_generate_aligned_wave+0x18c>
            {
                case PWM_LEFT_ALIGN :
                    pos_edge = 0u;
    665a:	f04f 0300 	mov.w	r3, #0
    665e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                    neg_edge = duty_cycle;
    6662:	687b      	ldr	r3, [r7, #4]
    6664:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                    break;
    6668:	e038      	b.n	66dc <PWM_generate_aligned_wave+0x18c>

                case PWM_CENTER_ALIGN :
                    if( (uint32_t)0x1 & (period ^ duty_cycle))
    666a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    666e:	687b      	ldr	r3, [r7, #4]
    6670:	ea82 0303 	eor.w	r3, r2, r3
    6674:	f003 0301 	and.w	r3, r3, #1
    6678:	b2db      	uxtb	r3, r3
    667a:	2b00      	cmp	r3, #0
    667c:	d011      	beq.n	66a2 <PWM_generate_aligned_wave+0x152>
                         * an odd number, then the duty cycle can
                         * be exactly centered in the period. The
                         * test for an "odd sum" may be expressed as,
                         * (lsb of period) XOR (lsb of duty_cycle) = 1
                         */
                        pos_edge = ((period - duty_cycle) +1u) >> 1 ;
    667e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    6682:	687b      	ldr	r3, [r7, #4]
    6684:	ebc3 0302 	rsb	r3, r3, r2
    6688:	f103 0301 	add.w	r3, r3, #1
    668c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6690:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                        neg_edge = pos_edge + duty_cycle ;
    6694:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
    6698:	687b      	ldr	r3, [r7, #4]
    669a:	4413      	add	r3, r2
    669c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
                        neg_edge = pos_edge + duty_cycle ;
#endif
                    }
                    break;
    66a0:	e01c      	b.n	66dc <PWM_generate_aligned_wave+0x18c>
                             */
                            neg_edge = 0u;
                        }
#else
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
    66a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    66a6:	687b      	ldr	r3, [r7, #4]
    66a8:	ebc3 0302 	rsb	r3, r3, r2
    66ac:	ea4f 0353 	mov.w	r3, r3, lsr #1
    66b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                        neg_edge = pos_edge + duty_cycle ;
    66b4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
    66b8:	687b      	ldr	r3, [r7, #4]
    66ba:	4413      	add	r3, r2
    66bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
#endif
                    }
                    break;
    66c0:	e00c      	b.n	66dc <PWM_generate_aligned_wave+0x18c>

                case PWM_RIGHT_ALIGN :
                    pos_edge = (period-duty_cycle) + 1u;
    66c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
    66c6:	687b      	ldr	r3, [r7, #4]
    66c8:	ebc3 0302 	rsb	r3, r3, r2
    66cc:	f103 0301 	add.w	r3, r3, #1
    66d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
                    neg_edge = 0u ;
    66d4:	f04f 0300 	mov.w	r3, #0
    66d8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

                default :
                    break ;
            }

            HW_set_32bit_reg
    66dc:	68fb      	ldr	r3, [r7, #12]
    66de:	681a      	ldr	r2, [r3, #0]
    66e0:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
    66e2:	f642 6314 	movw	r3, #11796	; 0x2e14
    66e6:	f2c0 0301 	movt	r3, #1
    66ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]

                default :
                    break ;
            }

            HW_set_32bit_reg
    66ee:	4413      	add	r3, r2
    66f0:	4618      	mov	r0, r3
    66f2:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
    66f6:	f7fa fd83 	bl	1200 <HW_set_32bit_reg>
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
    66fa:	68fb      	ldr	r3, [r7, #12]
    66fc:	681a      	ldr	r2, [r3, #0]
    66fe:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
    6700:	f642 6358 	movw	r3, #11864	; 0x2e58
    6704:	f2c0 0301 	movt	r3, #1
    6708:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
    670c:	4413      	add	r3, r2
    670e:	4618      	mov	r0, r3
    6710:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
    6714:	f7fa fd74 	bl	1200 <HW_set_32bit_reg>
#ifndef NDEBUG
            {
            uint8_t edge_value ;
            addr_t edge_addr;

            edge_addr = g_pwm_posedge_offset_lut[pwm_id];
    6718:	7afa      	ldrb	r2, [r7, #11]
    671a:	f642 6314 	movw	r3, #11796	; 0x2e14
    671e:	f2c0 0301 	movt	r3, #1
    6722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6726:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
    672a:	68fb      	ldr	r3, [r7, #12]
    672c:	681a      	ldr	r2, [r3, #0]
    672e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
    6732:	4413      	add	r3, r2
    6734:	4618      	mov	r0, r3
    6736:	f7fa fd95 	bl	1264 <HW_get_8bit_reg>
    673a:	4603      	mov	r3, r0
    673c:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
            HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    6740:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
    6744:	b2db      	uxtb	r3, r3
    6746:	f897 20c3 	ldrb.w	r2, [r7, #195]	; 0xc3
    674a:	429a      	cmp	r2, r3
    674c:	d017      	beq.n	677e <PWM_generate_aligned_wave+0x22e>
    674e:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6752:	f2c0 0301 	movt	r3, #1
    6756:	f107 0c34 	add.w	ip, r7, #52	; 0x34
    675a:	469e      	mov	lr, r3
    675c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6760:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6764:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6768:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    676c:	f8ac 3000 	strh.w	r3, [ip]
    6770:	f107 0334 	add.w	r3, r7, #52	; 0x34
    6774:	4618      	mov	r0, r3
    6776:	f240 21cb 	movw	r1, #715	; 0x2cb
    677a:	f7fa fd2d 	bl	11d8 <HAL_assert_fail>

            edge_addr = g_pwm_negedge_offset_lut[pwm_id];
    677e:	7afa      	ldrb	r2, [r7, #11]
    6780:	f642 6358 	movw	r3, #11864	; 0x2e58
    6784:	f2c0 0301 	movt	r3, #1
    6788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    678c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
    6790:	68fb      	ldr	r3, [r7, #12]
    6792:	681a      	ldr	r2, [r3, #0]
    6794:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
    6798:	4413      	add	r3, r2
    679a:	4618      	mov	r0, r3
    679c:	f7fa fd62 	bl	1264 <HW_get_8bit_reg>
    67a0:	4603      	mov	r3, r0
    67a2:	f887 30c3 	strb.w	r3, [r7, #195]	; 0xc3
            HAL_ASSERT( edge_value == (uint8_t)neg_edge )
    67a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
    67aa:	b2db      	uxtb	r3, r3
    67ac:	f897 20c3 	ldrb.w	r2, [r7, #195]	; 0xc3
    67b0:	429a      	cmp	r2, r3
    67b2:	d017      	beq.n	67e4 <PWM_generate_aligned_wave+0x294>
    67b4:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    67b8:	f2c0 0301 	movt	r3, #1
    67bc:	f107 0c14 	add.w	ip, r7, #20
    67c0:	469e      	mov	lr, r3
    67c2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    67c6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    67ca:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    67ce:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    67d2:	f8ac 3000 	strh.w	r3, [ip]
    67d6:	f107 0314 	add.w	r3, r7, #20
    67da:	4618      	mov	r0, r3
    67dc:	f240 21cf 	movw	r1, #719	; 0x2cf
    67e0:	f7fa fcfa 	bl	11d8 <HAL_assert_fail>
            }
#endif
            PWM_enable( pwm_inst, pwm_id );
    67e4:	7afb      	ldrb	r3, [r7, #11]
    67e6:	68f8      	ldr	r0, [r7, #12]
    67e8:	4619      	mov	r1, r3
    67ea:	f7ff fa9b 	bl	5d24 <PWM_enable>
        }
    }
}
    67ee:	f107 07c8 	add.w	r7, r7, #200	; 0xc8
    67f2:	46bd      	mov	sp, r7
    67f4:	bd80      	pop	{r7, pc}
    67f6:	bf00      	nop

000067f8 <PWM_enable_stretch_pulse>:
void PWM_enable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    67f8:	b580      	push	{r7, lr}
    67fa:	b09c      	sub	sp, #112	; 0x70
    67fc:	af00      	add	r7, sp, #0
    67fe:	6078      	str	r0, [r7, #4]
    6800:	460b      	mov	r3, r1
    6802:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    6804:	78fb      	ldrb	r3, [r7, #3]
    6806:	2b00      	cmp	r3, #0
    6808:	d117      	bne.n	683a <PWM_enable_stretch_pulse+0x42>
    680a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    680e:	f2c0 0301 	movt	r3, #1
    6812:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    6816:	469e      	mov	lr, r3
    6818:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    681c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6820:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6824:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6828:	f8ac 3000 	strh.w	r3, [ip]
    682c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    6830:	4618      	mov	r0, r3
    6832:	f240 21e5 	movw	r1, #741	; 0x2e5
    6836:	f7fa fccf 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    683a:	78fb      	ldrb	r3, [r7, #3]
    683c:	2b10      	cmp	r3, #16
    683e:	d917      	bls.n	6870 <PWM_enable_stretch_pulse+0x78>
    6840:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6844:	f2c0 0301 	movt	r3, #1
    6848:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    684c:	469e      	mov	lr, r3
    684e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6852:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6856:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    685a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    685e:	f8ac 3000 	strh.w	r3, [ip]
    6862:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6866:	4618      	mov	r0, r3
    6868:	f240 21e6 	movw	r1, #742	; 0x2e6
    686c:	f7fa fcb4 	bl	11d8 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    6870:	78fb      	ldrb	r3, [r7, #3]
    6872:	2b00      	cmp	r3, #0
    6874:	d04f      	beq.n	6916 <PWM_enable_stretch_pulse+0x11e>
    6876:	78fb      	ldrb	r3, [r7, #3]
    6878:	2b10      	cmp	r3, #16
    687a:	d84c      	bhi.n	6916 <PWM_enable_stretch_pulse+0x11e>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    687c:	78fa      	ldrb	r2, [r7, #3]
    687e:	f642 53f0 	movw	r3, #11760	; 0x2df0
    6882:	f2c0 0301 	movt	r3, #1
    6886:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    688a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    688e:	687b      	ldr	r3, [r7, #4]
    6890:	681b      	ldr	r3, [r3, #0]
    6892:	f103 0390 	add.w	r3, r3, #144	; 0x90
    6896:	4618      	mov	r0, r3
    6898:	f7fa fccc 	bl	1234 <HW_get_16bit_reg>
    689c:	4603      	mov	r3, r0
    689e:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        stretch_value |= pwm_id_mask;
    68a2:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
    68a6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    68aa:	ea42 0303 	orr.w	r3, r2, r3
    68ae:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

        HAL_set_16bit_reg
    68b2:	687b      	ldr	r3, [r7, #4]
    68b4:	681b      	ldr	r3, [r3, #0]
    68b6:	f103 0290 	add.w	r2, r3, #144	; 0x90
    68ba:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    68be:	4610      	mov	r0, r2
    68c0:	4619      	mov	r1, r3
    68c2:	f7fa fcb5 	bl	1230 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    68c6:	687b      	ldr	r3, [r7, #4]
    68c8:	681b      	ldr	r3, [r3, #0]
    68ca:	f103 0390 	add.w	r3, r3, #144	; 0x90
    68ce:	4618      	mov	r0, r3
    68d0:	f7fa fcb0 	bl	1234 <HW_get_16bit_reg>
    68d4:	4603      	mov	r3, r0
    68d6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( pwm_stretch == stretch_value )
    68da:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    68de:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    68e2:	429a      	cmp	r2, r3
    68e4:	d017      	beq.n	6916 <PWM_enable_stretch_pulse+0x11e>
    68e6:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    68ea:	f2c0 0301 	movt	r3, #1
    68ee:	f107 0c0c 	add.w	ip, r7, #12
    68f2:	469e      	mov	lr, r3
    68f4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    68f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    68fc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6900:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6904:	f8ac 3000 	strh.w	r3, [ip]
    6908:	f107 030c 	add.w	r3, r7, #12
    690c:	4618      	mov	r0, r3
    690e:	f240 21fe 	movw	r1, #766	; 0x2fe
    6912:	f7fa fc61 	bl	11d8 <HAL_assert_fail>
    }
#endif
    }
}
    6916:	f107 0770 	add.w	r7, r7, #112	; 0x70
    691a:	46bd      	mov	sp, r7
    691c:	bd80      	pop	{r7, pc}
    691e:	bf00      	nop

00006920 <PWM_disable_stretch_pulse>:
void PWM_disable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
    6920:	b580      	push	{r7, lr}
    6922:	b09c      	sub	sp, #112	; 0x70
    6924:	af00      	add	r7, sp, #0
    6926:	6078      	str	r0, [r7, #4]
    6928:	460b      	mov	r3, r1
    692a:	70fb      	strb	r3, [r7, #3]
    uint16_t stretch_value ;
    uint16_t pwm_id_mask ;

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    692c:	78fb      	ldrb	r3, [r7, #3]
    692e:	2b00      	cmp	r3, #0
    6930:	d117      	bne.n	6962 <PWM_disable_stretch_pulse+0x42>
    6932:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6936:	f2c0 0301 	movt	r3, #1
    693a:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    693e:	469e      	mov	lr, r3
    6940:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6944:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6948:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    694c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6950:	f8ac 3000 	strh.w	r3, [ip]
    6954:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    6958:	4618      	mov	r0, r3
    695a:	f240 3112 	movw	r1, #786	; 0x312
    695e:	f7fa fc3b 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_id <= PWM_16 )
    6962:	78fb      	ldrb	r3, [r7, #3]
    6964:	2b10      	cmp	r3, #16
    6966:	d917      	bls.n	6998 <PWM_disable_stretch_pulse+0x78>
    6968:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    696c:	f2c0 0301 	movt	r3, #1
    6970:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6974:	469e      	mov	lr, r3
    6976:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    697a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    697e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6982:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6986:	f8ac 3000 	strh.w	r3, [ip]
    698a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    698e:	4618      	mov	r0, r3
    6990:	f240 3113 	movw	r1, #787	; 0x313
    6994:	f7fa fc20 	bl	11d8 <HAL_assert_fail>

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    6998:	78fb      	ldrb	r3, [r7, #3]
    699a:	2b00      	cmp	r3, #0
    699c:	d052      	beq.n	6a44 <PWM_disable_stretch_pulse+0x124>
    699e:	78fb      	ldrb	r3, [r7, #3]
    69a0:	2b10      	cmp	r3, #16
    69a2:	d84f      	bhi.n	6a44 <PWM_disable_stretch_pulse+0x124>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
    69a4:	78fa      	ldrb	r2, [r7, #3]
    69a6:	f642 53f0 	movw	r3, #11760	; 0x2df0
    69aa:	f2c0 0301 	movt	r3, #1
    69ae:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    69b2:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
    69b6:	687b      	ldr	r3, [r7, #4]
    69b8:	681b      	ldr	r3, [r3, #0]
    69ba:	f103 0390 	add.w	r3, r3, #144	; 0x90
    69be:	4618      	mov	r0, r3
    69c0:	f7fa fc38 	bl	1234 <HW_get_16bit_reg>
    69c4:	4603      	mov	r3, r0
    69c6:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        stretch_value &= (uint16_t)~pwm_id_mask;
    69ca:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    69ce:	ea6f 0303 	mvn.w	r3, r3
    69d2:	b29a      	uxth	r2, r3
    69d4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    69d8:	ea02 0303 	and.w	r3, r2, r3
    69dc:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

        HAL_set_16bit_reg
    69e0:	687b      	ldr	r3, [r7, #4]
    69e2:	681b      	ldr	r3, [r3, #0]
    69e4:	f103 0290 	add.w	r2, r3, #144	; 0x90
    69e8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    69ec:	4610      	mov	r0, r2
    69ee:	4619      	mov	r1, r3
    69f0:	f7fa fc1e 	bl	1230 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t pwm_stretch ;
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
    69f4:	687b      	ldr	r3, [r7, #4]
    69f6:	681b      	ldr	r3, [r3, #0]
    69f8:	f103 0390 	add.w	r3, r3, #144	; 0x90
    69fc:	4618      	mov	r0, r3
    69fe:	f7fa fc19 	bl	1234 <HW_get_16bit_reg>
    6a02:	4603      	mov	r3, r0
    6a04:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( pwm_stretch == stretch_value )
    6a08:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    6a0c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6a10:	429a      	cmp	r2, r3
    6a12:	d017      	beq.n	6a44 <PWM_disable_stretch_pulse+0x124>
    6a14:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6a18:	f2c0 0301 	movt	r3, #1
    6a1c:	f107 0c0c 	add.w	ip, r7, #12
    6a20:	469e      	mov	lr, r3
    6a22:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6a26:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6a2a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6a2e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6a32:	f8ac 3000 	strh.w	r3, [ip]
    6a36:	f107 030c 	add.w	r3, r7, #12
    6a3a:	4618      	mov	r0, r3
    6a3c:	f240 312b 	movw	r1, #811	; 0x32b
    6a40:	f7fa fbca 	bl	11d8 <HAL_assert_fail>
    }
#endif
    }
}
    6a44:	f107 0770 	add.w	r7, r7, #112	; 0x70
    6a48:	46bd      	mov	sp, r7
    6a4a:	bd80      	pop	{r7, pc}

00006a4c <PWM_tach_init>:
void PWM_tach_init
(
    pwm_instance_t * pwm_inst,
    pwm_tach_prescale_t tach_prescale
)
{
    6a4c:	b580      	push	{r7, lr}
    6a4e:	b08a      	sub	sp, #40	; 0x28
    6a50:	af00      	add	r7, sp, #0
    6a52:	6078      	str	r0, [r7, #4]
    6a54:	460b      	mov	r3, r1
    6a56:	70fb      	strb	r3, [r7, #3]
    HAL_set_16bit_reg
    6a58:	687b      	ldr	r3, [r7, #4]
    6a5a:	681b      	ldr	r3, [r3, #0]
    6a5c:	f103 0294 	add.w	r2, r3, #148	; 0x94
    6a60:	78fb      	ldrb	r3, [r7, #3]
    6a62:	4610      	mov	r0, r2
    6a64:	4619      	mov	r1, r3
    6a66:	f7fa fbe3 	bl	1230 <HW_set_16bit_reg>
     * for CorePWM hardware instance.
     */
#ifndef NDEBUG
{
    uint16_t prescale ;
    prescale = HAL_get_16bit_reg(pwm_inst->address,TACHPRESCALE);
    6a6a:	687b      	ldr	r3, [r7, #4]
    6a6c:	681b      	ldr	r3, [r3, #0]
    6a6e:	f103 0394 	add.w	r3, r3, #148	; 0x94
    6a72:	4618      	mov	r0, r3
    6a74:	f7fa fbde 	bl	1234 <HW_get_16bit_reg>
    6a78:	4603      	mov	r3, r0
    6a7a:	84fb      	strh	r3, [r7, #38]	; 0x26
    HAL_ASSERT( (pwm_tach_prescale_t)prescale == tach_prescale )
    6a7c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    6a7e:	b2db      	uxtb	r3, r3
    6a80:	78fa      	ldrb	r2, [r7, #3]
    6a82:	429a      	cmp	r2, r3
    6a84:	d017      	beq.n	6ab6 <PWM_tach_init+0x6a>
    6a86:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6a8a:	f2c0 0301 	movt	r3, #1
    6a8e:	f107 0c08 	add.w	ip, r7, #8
    6a92:	469e      	mov	lr, r3
    6a94:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6a98:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6a9c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6aa0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6aa4:	f8ac 3000 	strh.w	r3, [ip]
    6aa8:	f107 0308 	add.w	r3, r7, #8
    6aac:	4618      	mov	r0, r3
    6aae:	f240 314a 	movw	r1, #842	; 0x34a
    6ab2:	f7fa fb91 	bl	11d8 <HAL_assert_fail>

    /*
     * Tachometer mode and IRQ mask registers are updated with default value.
     * So no need to check assertion.
     */
    HAL_set_16bit_reg(pwm_inst->address,TACHMODE,COREPWM_TACHMODE_DEFAULT );
    6ab6:	687b      	ldr	r3, [r7, #4]
    6ab8:	681b      	ldr	r3, [r3, #0]
    6aba:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    6abe:	4618      	mov	r0, r3
    6ac0:	f04f 0100 	mov.w	r1, #0
    6ac4:	f7fa fbb4 	bl	1230 <HW_set_16bit_reg>
    HAL_set_16bit_reg(pwm_inst->address,TACHIRQMASK,COREPWM_TACHIRQMASK_DEFAULT);
    6ac8:	687b      	ldr	r3, [r7, #4]
    6aca:	681b      	ldr	r3, [r3, #0]
    6acc:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6ad0:	4618      	mov	r0, r3
    6ad2:	f04f 0100 	mov.w	r1, #0
    6ad6:	f7fa fbab 	bl	1230 <HW_set_16bit_reg>

    /* Clear any pending interrupts for all the tachometer inputs.*/
    HAL_set_16bit_reg(pwm_inst->address,TACHSTATUS,COREPWM_TACHSTATUS_DEFAULT );
    6ada:	687b      	ldr	r3, [r7, #4]
    6adc:	681b      	ldr	r3, [r3, #0]
    6ade:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6ae2:	4618      	mov	r0, r3
    6ae4:	f64f 71ff 	movw	r1, #65535	; 0xffff
    6ae8:	f7fa fba2 	bl	1230 <HW_set_16bit_reg>

}
    6aec:	f107 0728 	add.w	r7, r7, #40	; 0x28
    6af0:	46bd      	mov	sp, r7
    6af2:	bd80      	pop	{r7, pc}

00006af4 <PWM_tach_set_mode>:
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id,
    uint16_t       pwm_tachmode
)
{
    6af4:	b580      	push	{r7, lr}
    6af6:	b09c      	sub	sp, #112	; 0x70
    6af8:	af00      	add	r7, sp, #0
    6afa:	6078      	str	r0, [r7, #4]
    6afc:	4613      	mov	r3, r2
    6afe:	460a      	mov	r2, r1
    6b00:	70fa      	strb	r2, [r7, #3]
    6b02:	803b      	strh	r3, [r7, #0]
    uint16_t pwm_tach_config;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6b04:	78fb      	ldrb	r3, [r7, #3]
    6b06:	2b00      	cmp	r3, #0
    6b08:	d117      	bne.n	6b3a <PWM_tach_set_mode+0x46>
    6b0a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6b0e:	f2c0 0301 	movt	r3, #1
    6b12:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    6b16:	469e      	mov	lr, r3
    6b18:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6b1c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6b20:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6b24:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6b28:	f8ac 3000 	strh.w	r3, [ip]
    6b2c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    6b30:	4618      	mov	r0, r3
    6b32:	f240 3169 	movw	r1, #873	; 0x369
    6b36:	f7fa fb4f 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6b3a:	78fb      	ldrb	r3, [r7, #3]
    6b3c:	2b10      	cmp	r3, #16
    6b3e:	d917      	bls.n	6b70 <PWM_tach_set_mode+0x7c>
    6b40:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6b44:	f2c0 0301 	movt	r3, #1
    6b48:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6b4c:	469e      	mov	lr, r3
    6b4e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6b52:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6b56:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6b5a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6b5e:	f8ac 3000 	strh.w	r3, [ip]
    6b62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6b66:	4618      	mov	r0, r3
    6b68:	f240 316a 	movw	r1, #874	; 0x36a
    6b6c:	f7fa fb34 	bl	11d8 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6b70:	78fb      	ldrb	r3, [r7, #3]
    6b72:	2b00      	cmp	r3, #0
    6b74:	d05e      	beq.n	6c34 <PWM_tach_set_mode+0x140>
    6b76:	78fb      	ldrb	r3, [r7, #3]
    6b78:	2b10      	cmp	r3, #16
    6b7a:	d85b      	bhi.n	6c34 <PWM_tach_set_mode+0x140>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6b7c:	78fa      	ldrb	r2, [r7, #3]
    6b7e:	f642 53f0 	movw	r3, #11760	; 0x2df0
    6b82:	f2c0 0301 	movt	r3, #1
    6b86:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6b8a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

        pwm_tach_config = HAL_get_16bit_reg( pwm_inst->address, TACHMODE );
    6b8e:	687b      	ldr	r3, [r7, #4]
    6b90:	681b      	ldr	r3, [r3, #0]
    6b92:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    6b96:	4618      	mov	r0, r3
    6b98:	f7fa fb4c 	bl	1234 <HW_get_16bit_reg>
    6b9c:	4603      	mov	r3, r0
    6b9e:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        if (pwm_tachmode)
    6ba2:	883b      	ldrh	r3, [r7, #0]
    6ba4:	2b00      	cmp	r3, #0
    6ba6:	d008      	beq.n	6bba <PWM_tach_set_mode+0xc6>
        {
            pwm_tach_config |= pwm_tach_id_mask;
    6ba8:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
    6bac:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6bb0:	ea42 0303 	orr.w	r3, r2, r3
    6bb4:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
    6bb8:	e00a      	b.n	6bd0 <PWM_tach_set_mode+0xdc>
        }
        else
        {
            pwm_tach_config &= (uint16_t)~pwm_tach_id_mask;
    6bba:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6bbe:	ea6f 0303 	mvn.w	r3, r3
    6bc2:	b29a      	uxth	r2, r3
    6bc4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6bc8:	ea02 0303 	and.w	r3, r2, r3
    6bcc:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        }

        HAL_set_16bit_reg(pwm_inst->address,TACHMODE,(uint_fast16_t)pwm_tach_config);
    6bd0:	687b      	ldr	r3, [r7, #4]
    6bd2:	681b      	ldr	r3, [r3, #0]
    6bd4:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
    6bd8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6bdc:	4610      	mov	r0, r2
    6bde:	4619      	mov	r1, r3
    6be0:	f7fa fb26 	bl	1230 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_mode;
        tach_mode = HAL_get_16bit_reg( pwm_inst->address, TACHMODE);
    6be4:	687b      	ldr	r3, [r7, #4]
    6be6:	681b      	ldr	r3, [r3, #0]
    6be8:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
    6bec:	4618      	mov	r0, r3
    6bee:	f7fa fb21 	bl	1234 <HW_get_16bit_reg>
    6bf2:	4603      	mov	r3, r0
    6bf4:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( tach_mode == pwm_tach_config )
    6bf8:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    6bfc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6c00:	429a      	cmp	r2, r3
    6c02:	d017      	beq.n	6c34 <PWM_tach_set_mode+0x140>
    6c04:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6c08:	f2c0 0301 	movt	r3, #1
    6c0c:	f107 0c0c 	add.w	ip, r7, #12
    6c10:	469e      	mov	lr, r3
    6c12:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6c16:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6c1a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6c1e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6c22:	f8ac 3000 	strh.w	r3, [ip]
    6c26:	f107 030c 	add.w	r3, r7, #12
    6c2a:	4618      	mov	r0, r3
    6c2c:	f44f 7161 	mov.w	r1, #900	; 0x384
    6c30:	f7fa fad2 	bl	11d8 <HAL_assert_fail>
    }
#endif
    }
}
    6c34:	f107 0770 	add.w	r7, r7, #112	; 0x70
    6c38:	46bd      	mov	sp, r7
    6c3a:	bd80      	pop	{r7, pc}

00006c3c <PWM_tach_read_value>:
uint16_t PWM_tach_read_value
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    6c3c:	b580      	push	{r7, lr}
    6c3e:	b092      	sub	sp, #72	; 0x48
    6c40:	af00      	add	r7, sp, #0
    6c42:	6078      	str	r0, [r7, #4]
    6c44:	460b      	mov	r3, r1
    6c46:	70fb      	strb	r3, [r7, #3]
    uint16_t tach_value = 0u;
    6c48:	f04f 0300 	mov.w	r3, #0
    6c4c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6c50:	78fb      	ldrb	r3, [r7, #3]
    6c52:	2b00      	cmp	r3, #0
    6c54:	d117      	bne.n	6c86 <PWM_tach_read_value+0x4a>
    6c56:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6c5a:	f2c0 0301 	movt	r3, #1
    6c5e:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    6c62:	469e      	mov	lr, r3
    6c64:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6c68:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6c6c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6c70:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6c74:	f8ac 3000 	strh.w	r3, [ip]
    6c78:	f107 0328 	add.w	r3, r7, #40	; 0x28
    6c7c:	4618      	mov	r0, r3
    6c7e:	f44f 7166 	mov.w	r1, #920	; 0x398
    6c82:	f7fa faa9 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6c86:	78fb      	ldrb	r3, [r7, #3]
    6c88:	2b10      	cmp	r3, #16
    6c8a:	d917      	bls.n	6cbc <PWM_tach_read_value+0x80>
    6c8c:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6c90:	f2c0 0301 	movt	r3, #1
    6c94:	f107 0c08 	add.w	ip, r7, #8
    6c98:	469e      	mov	lr, r3
    6c9a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6c9e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6ca2:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6ca6:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6caa:	f8ac 3000 	strh.w	r3, [ip]
    6cae:	f107 0308 	add.w	r3, r7, #8
    6cb2:	4618      	mov	r0, r3
    6cb4:	f240 3199 	movw	r1, #921	; 0x399
    6cb8:	f7fa fa8e 	bl	11d8 <HAL_assert_fail>

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6cbc:	78fb      	ldrb	r3, [r7, #3]
    6cbe:	2b00      	cmp	r3, #0
    6cc0:	d012      	beq.n	6ce8 <PWM_tach_read_value+0xac>
    6cc2:	78fb      	ldrb	r3, [r7, #3]
    6cc4:	2b10      	cmp	r3, #16
    6cc6:	d80f      	bhi.n	6ce8 <PWM_tach_read_value+0xac>
    {
        tach_value = HW_get_16bit_reg
    6cc8:	687b      	ldr	r3, [r7, #4]
    6cca:	681a      	ldr	r2, [r3, #0]
    6ccc:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
    6cce:	f642 639c 	movw	r3, #11932	; 0x2e9c
    6cd2:	f2c0 0301 	movt	r3, #1
    6cd6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    {
        tach_value = HW_get_16bit_reg
    6cda:	4413      	add	r3, r2
    6cdc:	4618      	mov	r0, r3
    6cde:	f7fa faa9 	bl	1234 <HW_get_16bit_reg>
    6ce2:	4603      	mov	r3, r0
    6ce4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
                         );
    }
    return( tach_value );
    6ce8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
}
    6cec:	4618      	mov	r0, r3
    6cee:	f107 0748 	add.w	r7, r7, #72	; 0x48
    6cf2:	46bd      	mov	sp, r7
    6cf4:	bd80      	pop	{r7, pc}
    6cf6:	bf00      	nop

00006cf8 <PWM_tach_clear_status>:
void PWM_tach_clear_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    6cf8:	b580      	push	{r7, lr}
    6cfa:	b092      	sub	sp, #72	; 0x48
    6cfc:	af00      	add	r7, sp, #0
    6cfe:	6078      	str	r0, [r7, #4]
    6d00:	460b      	mov	r3, r1
    6d02:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6d04:	78fb      	ldrb	r3, [r7, #3]
    6d06:	2b00      	cmp	r3, #0
    6d08:	d117      	bne.n	6d3a <PWM_tach_clear_status+0x42>
    6d0a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6d0e:	f2c0 0301 	movt	r3, #1
    6d12:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    6d16:	469e      	mov	lr, r3
    6d18:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6d1c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6d20:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6d24:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6d28:	f8ac 3000 	strh.w	r3, [ip]
    6d2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
    6d30:	4618      	mov	r0, r3
    6d32:	f240 31b3 	movw	r1, #947	; 0x3b3
    6d36:	f7fa fa4f 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6d3a:	78fb      	ldrb	r3, [r7, #3]
    6d3c:	2b10      	cmp	r3, #16
    6d3e:	d917      	bls.n	6d70 <PWM_tach_clear_status+0x78>
    6d40:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6d44:	f2c0 0301 	movt	r3, #1
    6d48:	f107 0c08 	add.w	ip, r7, #8
    6d4c:	469e      	mov	lr, r3
    6d4e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6d52:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6d56:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6d5a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6d5e:	f8ac 3000 	strh.w	r3, [ip]
    6d62:	f107 0308 	add.w	r3, r7, #8
    6d66:	4618      	mov	r0, r3
    6d68:	f44f 716d 	mov.w	r1, #948	; 0x3b4
    6d6c:	f7fa fa34 	bl	11d8 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6d70:	78fb      	ldrb	r3, [r7, #3]
    6d72:	2b00      	cmp	r3, #0
    6d74:	d015      	beq.n	6da2 <PWM_tach_clear_status+0xaa>
    6d76:	78fb      	ldrb	r3, [r7, #3]
    6d78:	2b10      	cmp	r3, #16
    6d7a:	d812      	bhi.n	6da2 <PWM_tach_clear_status+0xaa>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6d7c:	78fa      	ldrb	r2, [r7, #3]
    6d7e:	f642 53f0 	movw	r3, #11760	; 0x2df0
    6d82:	f2c0 0301 	movt	r3, #1
    6d86:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6d8a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 0 does not have any effect. So, write 1 to the right one */
        HAL_set_16bit_reg
    6d8e:	687b      	ldr	r3, [r7, #4]
    6d90:	681b      	ldr	r3, [r3, #0]
    6d92:	f103 0298 	add.w	r2, r3, #152	; 0x98
    6d96:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    6d9a:	4610      	mov	r0, r2
    6d9c:	4619      	mov	r1, r3
    6d9e:	f7fa fa47 	bl	1230 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t) pwm_tach_id_mask
            );
    }
}
    6da2:	f107 0748 	add.w	r7, r7, #72	; 0x48
    6da6:	46bd      	mov	sp, r7
    6da8:	bd80      	pop	{r7, pc}
    6daa:	bf00      	nop

00006dac <PWM_tach_read_status>:
uint16_t PWM_tach_read_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    6dac:	b580      	push	{r7, lr}
    6dae:	b094      	sub	sp, #80	; 0x50
    6db0:	af00      	add	r7, sp, #0
    6db2:	6078      	str	r0, [r7, #4]
    6db4:	460b      	mov	r3, r1
    6db6:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask ;
    uint16_t pwm_tach_status = 0u;
    6db8:	f04f 0300 	mov.w	r3, #0
    6dbc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6dc0:	78fb      	ldrb	r3, [r7, #3]
    6dc2:	2b00      	cmp	r3, #0
    6dc4:	d117      	bne.n	6df6 <PWM_tach_read_status+0x4a>
    6dc6:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6dca:	f2c0 0301 	movt	r3, #1
    6dce:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6dd2:	469e      	mov	lr, r3
    6dd4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6dd8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6ddc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6de0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6de4:	f8ac 3000 	strh.w	r3, [ip]
    6de8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6dec:	4618      	mov	r0, r3
    6dee:	f240 31d3 	movw	r1, #979	; 0x3d3
    6df2:	f7fa f9f1 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6df6:	78fb      	ldrb	r3, [r7, #3]
    6df8:	2b10      	cmp	r3, #16
    6dfa:	d917      	bls.n	6e2c <PWM_tach_read_status+0x80>
    6dfc:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6e00:	f2c0 0301 	movt	r3, #1
    6e04:	f107 0c0c 	add.w	ip, r7, #12
    6e08:	469e      	mov	lr, r3
    6e0a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6e0e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6e12:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6e16:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6e1a:	f8ac 3000 	strh.w	r3, [ip]
    6e1e:	f107 030c 	add.w	r3, r7, #12
    6e22:	4618      	mov	r0, r3
    6e24:	f44f 7175 	mov.w	r1, #980	; 0x3d4
    6e28:	f7fa f9d6 	bl	11d8 <HAL_assert_fail>

    if((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6e2c:	78fb      	ldrb	r3, [r7, #3]
    6e2e:	2b00      	cmp	r3, #0
    6e30:	d01d      	beq.n	6e6e <PWM_tach_read_status+0xc2>
    6e32:	78fb      	ldrb	r3, [r7, #3]
    6e34:	2b10      	cmp	r3, #16
    6e36:	d81a      	bhi.n	6e6e <PWM_tach_read_status+0xc2>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6e38:	78fa      	ldrb	r2, [r7, #3]
    6e3a:	f642 53f0 	movw	r3, #11760	; 0x2df0
    6e3e:	f2c0 0301 	movt	r3, #1
    6e42:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6e46:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
        pwm_tach_status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS);
    6e4a:	687b      	ldr	r3, [r7, #4]
    6e4c:	681b      	ldr	r3, [r3, #0]
    6e4e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6e52:	4618      	mov	r0, r3
    6e54:	f7fa f9ee 	bl	1234 <HW_get_16bit_reg>
    6e58:	4603      	mov	r3, r0
    6e5a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        pwm_tach_status = ( pwm_tach_status & pwm_tach_id_mask);
    6e5e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
    6e62:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
    6e66:	ea02 0303 	and.w	r3, r2, r3
    6e6a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
    }
    return ( pwm_tach_status );
    6e6e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
}
    6e72:	4618      	mov	r0, r3
    6e74:	f107 0750 	add.w	r7, r7, #80	; 0x50
    6e78:	46bd      	mov	sp, r7
    6e7a:	bd80      	pop	{r7, pc}

00006e7c <PWM_tach_get_irq_source>:
 */
pwm_tach_id_t PWM_tach_get_irq_source
(
    pwm_instance_t * pwm_inst
)
{
    6e7c:	b580      	push	{r7, lr}
    6e7e:	b084      	sub	sp, #16
    6e80:	af00      	add	r7, sp, #0
    6e82:	6078      	str	r0, [r7, #4]
    uint16_t status;
    uint16_t irq_mask;
    pwm_tach_id_t tach_id;
    uint16_t n;

    irq_mask = HAL_get_16bit_reg( pwm_inst->address , TACHIRQMASK );
    6e84:	687b      	ldr	r3, [r7, #4]
    6e86:	681b      	ldr	r3, [r3, #0]
    6e88:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6e8c:	4618      	mov	r0, r3
    6e8e:	f7fa f9d1 	bl	1234 <HW_get_16bit_reg>
    6e92:	4603      	mov	r3, r0
    6e94:	817b      	strh	r3, [r7, #10]
    status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS );
    6e96:	687b      	ldr	r3, [r7, #4]
    6e98:	681b      	ldr	r3, [r3, #0]
    6e9a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6e9e:	4618      	mov	r0, r3
    6ea0:	f7fa f9c8 	bl	1234 <HW_get_16bit_reg>
    6ea4:	4603      	mov	r3, r0
    6ea6:	813b      	strh	r3, [r7, #8]
    status = status & irq_mask;
    6ea8:	893a      	ldrh	r2, [r7, #8]
    6eaa:	897b      	ldrh	r3, [r7, #10]
    6eac:	ea02 0303 	and.w	r3, r2, r3
    6eb0:	813b      	strh	r3, [r7, #8]

    if(0u == status)
    6eb2:	893b      	ldrh	r3, [r7, #8]
    6eb4:	2b00      	cmp	r3, #0
    6eb6:	d103      	bne.n	6ec0 <PWM_tach_get_irq_source+0x44>
    {
        tach_id = PWM_TACH_INVALID;
    6eb8:	f04f 0300 	mov.w	r3, #0
    6ebc:	737b      	strb	r3, [r7, #13]
    6ebe:	e034      	b.n	6f2a <PWM_tach_get_irq_source+0xae>
    }
    else
    {
        n = 1u;
    6ec0:	f04f 0301 	mov.w	r3, #1
    6ec4:	81fb      	strh	r3, [r7, #14]
        if((status & 0x00FFu) == 0u) {n = n + 8u; status = status >> 8;}
    6ec6:	893b      	ldrh	r3, [r7, #8]
    6ec8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    6ecc:	2b00      	cmp	r3, #0
    6ece:	d107      	bne.n	6ee0 <PWM_tach_get_irq_source+0x64>
    6ed0:	89fb      	ldrh	r3, [r7, #14]
    6ed2:	f103 0308 	add.w	r3, r3, #8
    6ed6:	81fb      	strh	r3, [r7, #14]
    6ed8:	893b      	ldrh	r3, [r7, #8]
    6eda:	ea4f 2313 	mov.w	r3, r3, lsr #8
    6ede:	813b      	strh	r3, [r7, #8]
        if((status & 0x000Fu) == 0u) {n = n + 4u; status = status >> 4;}
    6ee0:	893b      	ldrh	r3, [r7, #8]
    6ee2:	f003 030f 	and.w	r3, r3, #15
    6ee6:	2b00      	cmp	r3, #0
    6ee8:	d107      	bne.n	6efa <PWM_tach_get_irq_source+0x7e>
    6eea:	89fb      	ldrh	r3, [r7, #14]
    6eec:	f103 0304 	add.w	r3, r3, #4
    6ef0:	81fb      	strh	r3, [r7, #14]
    6ef2:	893b      	ldrh	r3, [r7, #8]
    6ef4:	ea4f 1313 	mov.w	r3, r3, lsr #4
    6ef8:	813b      	strh	r3, [r7, #8]
        if((status & 0x0003u) == 0u) {n = n + 2u; status = status >> 2;}
    6efa:	893b      	ldrh	r3, [r7, #8]
    6efc:	f003 0303 	and.w	r3, r3, #3
    6f00:	2b00      	cmp	r3, #0
    6f02:	d107      	bne.n	6f14 <PWM_tach_get_irq_source+0x98>
    6f04:	89fb      	ldrh	r3, [r7, #14]
    6f06:	f103 0302 	add.w	r3, r3, #2
    6f0a:	81fb      	strh	r3, [r7, #14]
    6f0c:	893b      	ldrh	r3, [r7, #8]
    6f0e:	ea4f 0393 	mov.w	r3, r3, lsr #2
    6f12:	813b      	strh	r3, [r7, #8]
        if((status & 0x0001u) == 0u) {n = n + 1u;}
    6f14:	893b      	ldrh	r3, [r7, #8]
    6f16:	f003 0301 	and.w	r3, r3, #1
    6f1a:	2b00      	cmp	r3, #0
    6f1c:	d103      	bne.n	6f26 <PWM_tach_get_irq_source+0xaa>
    6f1e:	89fb      	ldrh	r3, [r7, #14]
    6f20:	f103 0301 	add.w	r3, r3, #1
    6f24:	81fb      	strh	r3, [r7, #14]
        tach_id = (pwm_tach_id_t)n ;
    6f26:	89fb      	ldrh	r3, [r7, #14]
    6f28:	737b      	strb	r3, [r7, #13]
    }

    return tach_id;
    6f2a:	7b7b      	ldrb	r3, [r7, #13]
}
    6f2c:	4618      	mov	r0, r3
    6f2e:	f107 0710 	add.w	r7, r7, #16
    6f32:	46bd      	mov	sp, r7
    6f34:	bd80      	pop	{r7, pc}
    6f36:	bf00      	nop

00006f38 <PWM_tach_enable_irq>:
void PWM_tach_enable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    6f38:	b580      	push	{r7, lr}
    6f3a:	b09c      	sub	sp, #112	; 0x70
    6f3c:	af00      	add	r7, sp, #0
    6f3e:	6078      	str	r0, [r7, #4]
    6f40:	460b      	mov	r3, r1
    6f42:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    6f44:	78fb      	ldrb	r3, [r7, #3]
    6f46:	2b00      	cmp	r3, #0
    6f48:	d117      	bne.n	6f7a <PWM_tach_enable_irq+0x42>
    6f4a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6f4e:	f2c0 0301 	movt	r3, #1
    6f52:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    6f56:	469e      	mov	lr, r3
    6f58:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6f5c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6f60:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6f64:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6f68:	f8ac 3000 	strh.w	r3, [ip]
    6f6c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    6f70:	4618      	mov	r0, r3
    6f72:	f44f 6182 	mov.w	r1, #1040	; 0x410
    6f76:	f7fa f92f 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    6f7a:	78fb      	ldrb	r3, [r7, #3]
    6f7c:	2b10      	cmp	r3, #16
    6f7e:	d917      	bls.n	6fb0 <PWM_tach_enable_irq+0x78>
    6f80:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    6f84:	f2c0 0301 	movt	r3, #1
    6f88:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    6f8c:	469e      	mov	lr, r3
    6f8e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6f92:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    6f96:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    6f9a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    6f9e:	f8ac 3000 	strh.w	r3, [ip]
    6fa2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    6fa6:	4618      	mov	r0, r3
    6fa8:	f240 4111 	movw	r1, #1041	; 0x411
    6fac:	f7fa f914 	bl	11d8 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    6fb0:	78fb      	ldrb	r3, [r7, #3]
    6fb2:	2b00      	cmp	r3, #0
    6fb4:	d04f      	beq.n	7056 <PWM_tach_enable_irq+0x11e>
    6fb6:	78fb      	ldrb	r3, [r7, #3]
    6fb8:	2b10      	cmp	r3, #16
    6fba:	d84c      	bhi.n	7056 <PWM_tach_enable_irq+0x11e>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    6fbc:	78fa      	ldrb	r2, [r7, #3]
    6fbe:	f642 53f0 	movw	r3, #11760	; 0x2df0
    6fc2:	f2c0 0301 	movt	r3, #1
    6fc6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    6fca:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    6fce:	687b      	ldr	r3, [r7, #4]
    6fd0:	681b      	ldr	r3, [r3, #0]
    6fd2:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    6fd6:	4618      	mov	r0, r3
    6fd8:	f7fa f92c 	bl	1234 <HW_get_16bit_reg>
    6fdc:	4603      	mov	r3, r0
    6fde:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        pwm_tach_irq |= pwm_tach_id_mask;
    6fe2:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
    6fe6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    6fea:	ea42 0303 	orr.w	r3, r2, r3
    6fee:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        HAL_set_16bit_reg
    6ff2:	687b      	ldr	r3, [r7, #4]
    6ff4:	681b      	ldr	r3, [r3, #0]
    6ff6:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    6ffa:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    6ffe:	4610      	mov	r0, r2
    7000:	4619      	mov	r1, r3
    7002:	f7fa f915 	bl	1230 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    7006:	687b      	ldr	r3, [r7, #4]
    7008:	681b      	ldr	r3, [r3, #0]
    700a:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    700e:	4618      	mov	r0, r3
    7010:	f7fa f910 	bl	1234 <HW_get_16bit_reg>
    7014:	4603      	mov	r3, r0
    7016:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    701a:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    701e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    7022:	429a      	cmp	r2, r3
    7024:	d017      	beq.n	7056 <PWM_tach_enable_irq+0x11e>
    7026:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    702a:	f2c0 0301 	movt	r3, #1
    702e:	f107 0c0c 	add.w	ip, r7, #12
    7032:	469e      	mov	lr, r3
    7034:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7038:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    703c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    7040:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    7044:	f8ac 3000 	strh.w	r3, [ip]
    7048:	f107 030c 	add.w	r3, r7, #12
    704c:	4618      	mov	r0, r3
    704e:	f240 4127 	movw	r1, #1063	; 0x427
    7052:	f7fa f8c1 	bl	11d8 <HAL_assert_fail>
    }
#endif
    }
}
    7056:	f107 0770 	add.w	r7, r7, #112	; 0x70
    705a:	46bd      	mov	sp, r7
    705c:	bd80      	pop	{r7, pc}
    705e:	bf00      	nop

00007060 <PWM_tach_disable_irq>:
void PWM_tach_disable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
    7060:	b580      	push	{r7, lr}
    7062:	b09c      	sub	sp, #112	; 0x70
    7064:	af00      	add	r7, sp, #0
    7066:	6078      	str	r0, [r7, #4]
    7068:	460b      	mov	r3, r1
    706a:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_irq;
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    706c:	78fb      	ldrb	r3, [r7, #3]
    706e:	2b00      	cmp	r3, #0
    7070:	d117      	bne.n	70a2 <PWM_tach_disable_irq+0x42>
    7072:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    7076:	f2c0 0301 	movt	r3, #1
    707a:	f107 0c4c 	add.w	ip, r7, #76	; 0x4c
    707e:	469e      	mov	lr, r3
    7080:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7084:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    7088:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    708c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    7090:	f8ac 3000 	strh.w	r3, [ip]
    7094:	f107 034c 	add.w	r3, r7, #76	; 0x4c
    7098:	4618      	mov	r0, r3
    709a:	f240 413b 	movw	r1, #1083	; 0x43b
    709e:	f7fa f89b 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    70a2:	78fb      	ldrb	r3, [r7, #3]
    70a4:	2b10      	cmp	r3, #16
    70a6:	d917      	bls.n	70d8 <PWM_tach_disable_irq+0x78>
    70a8:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    70ac:	f2c0 0301 	movt	r3, #1
    70b0:	f107 0c2c 	add.w	ip, r7, #44	; 0x2c
    70b4:	469e      	mov	lr, r3
    70b6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    70ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    70be:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    70c2:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    70c6:	f8ac 3000 	strh.w	r3, [ip]
    70ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
    70ce:	4618      	mov	r0, r3
    70d0:	f240 413c 	movw	r1, #1084	; 0x43c
    70d4:	f7fa f880 	bl	11d8 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    70d8:	78fb      	ldrb	r3, [r7, #3]
    70da:	2b00      	cmp	r3, #0
    70dc:	d052      	beq.n	7184 <PWM_tach_disable_irq+0x124>
    70de:	78fb      	ldrb	r3, [r7, #3]
    70e0:	2b10      	cmp	r3, #16
    70e2:	d84f      	bhi.n	7184 <PWM_tach_disable_irq+0x124>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    70e4:	78fa      	ldrb	r2, [r7, #3]
    70e6:	f642 53f0 	movw	r3, #11760	; 0x2df0
    70ea:	f2c0 0301 	movt	r3, #1
    70ee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    70f2:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
    70f6:	687b      	ldr	r3, [r7, #4]
    70f8:	681b      	ldr	r3, [r3, #0]
    70fa:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    70fe:	4618      	mov	r0, r3
    7100:	f7fa f898 	bl	1234 <HW_get_16bit_reg>
    7104:	4603      	mov	r3, r0
    7106:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        pwm_tach_irq &= (uint16_t)~pwm_tach_id_mask;
    710a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
    710e:	ea6f 0303 	mvn.w	r3, r3
    7112:	b29a      	uxth	r2, r3
    7114:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    7118:	ea02 0303 	and.w	r3, r2, r3
    711c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
        HAL_set_16bit_reg
    7120:	687b      	ldr	r3, [r7, #4]
    7122:	681b      	ldr	r3, [r3, #0]
    7124:	f103 029c 	add.w	r2, r3, #156	; 0x9c
    7128:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    712c:	4610      	mov	r0, r2
    712e:	4619      	mov	r1, r3
    7130:	f7fa f87e 	bl	1230 <HW_set_16bit_reg>
         * for CorePWM hardware instance.
         */
#ifndef NDEBUG
    {
        uint16_t tach_irq ;
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
    7134:	687b      	ldr	r3, [r7, #4]
    7136:	681b      	ldr	r3, [r3, #0]
    7138:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    713c:	4618      	mov	r0, r3
    713e:	f7fa f879 	bl	1234 <HW_get_16bit_reg>
    7142:	4603      	mov	r3, r0
    7144:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    7148:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
    714c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
    7150:	429a      	cmp	r2, r3
    7152:	d017      	beq.n	7184 <PWM_tach_disable_irq+0x124>
    7154:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    7158:	f2c0 0301 	movt	r3, #1
    715c:	f107 0c0c 	add.w	ip, r7, #12
    7160:	469e      	mov	lr, r3
    7162:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7166:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    716a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    716e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    7172:	f8ac 3000 	strh.w	r3, [ip]
    7176:	f107 030c 	add.w	r3, r7, #12
    717a:	4618      	mov	r0, r3
    717c:	f240 4152 	movw	r1, #1106	; 0x452
    7180:	f7fa f82a 	bl	11d8 <HAL_assert_fail>
    }
#endif
    }
}
    7184:	f107 0770 	add.w	r7, r7, #112	; 0x70
    7188:	46bd      	mov	sp, r7
    718a:	bd80      	pop	{r7, pc}

0000718c <PWM_tach_clear_irq>:
void PWM_tach_clear_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
    718c:	b580      	push	{r7, lr}
    718e:	b092      	sub	sp, #72	; 0x48
    7190:	af00      	add	r7, sp, #0
    7192:	6078      	str	r0, [r7, #4]
    7194:	460b      	mov	r3, r1
    7196:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask;

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    7198:	78fb      	ldrb	r3, [r7, #3]
    719a:	2b00      	cmp	r3, #0
    719c:	d117      	bne.n	71ce <PWM_tach_clear_irq+0x42>
    719e:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    71a2:	f2c0 0301 	movt	r3, #1
    71a6:	f107 0c28 	add.w	ip, r7, #40	; 0x28
    71aa:	469e      	mov	lr, r3
    71ac:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    71b0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    71b4:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    71b8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    71bc:	f8ac 3000 	strh.w	r3, [ip]
    71c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
    71c4:	4618      	mov	r0, r3
    71c6:	f240 4166 	movw	r1, #1126	; 0x466
    71ca:	f7fa f805 	bl	11d8 <HAL_assert_fail>
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )
    71ce:	78fb      	ldrb	r3, [r7, #3]
    71d0:	2b10      	cmp	r3, #16
    71d2:	d917      	bls.n	7204 <PWM_tach_clear_irq+0x78>
    71d4:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    71d8:	f2c0 0301 	movt	r3, #1
    71dc:	f107 0c08 	add.w	ip, r7, #8
    71e0:	469e      	mov	lr, r3
    71e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    71e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    71ea:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    71ee:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
    71f2:	f8ac 3000 	strh.w	r3, [ip]
    71f6:	f107 0308 	add.w	r3, r7, #8
    71fa:	4618      	mov	r0, r3
    71fc:	f240 4167 	movw	r1, #1127	; 0x467
    7200:	f7f9 ffea 	bl	11d8 <HAL_assert_fail>

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    7204:	78fb      	ldrb	r3, [r7, #3]
    7206:	2b00      	cmp	r3, #0
    7208:	d015      	beq.n	7236 <PWM_tach_clear_irq+0xaa>
    720a:	78fb      	ldrb	r3, [r7, #3]
    720c:	2b10      	cmp	r3, #16
    720e:	d812      	bhi.n	7236 <PWM_tach_clear_irq+0xaa>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
    7210:	78fa      	ldrb	r2, [r7, #3]
    7212:	f642 53f0 	movw	r3, #11760	; 0x2df0
    7216:	f2c0 0301 	movt	r3, #1
    721a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    721e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 0 does not have any effect. So, write 1 to the right one. */
        HAL_set_16bit_reg
    7222:	687b      	ldr	r3, [r7, #4]
    7224:	681b      	ldr	r3, [r3, #0]
    7226:	f103 0298 	add.w	r2, r3, #152	; 0x98
    722a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    722e:	4610      	mov	r0, r2
    7230:	4619      	mov	r1, r3
    7232:	f7f9 fffd 	bl	1230 <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t)pwm_tach_id_mask
             );
    }
}
    7236:	f107 0748 	add.w	r7, r7, #72	; 0x48
    723a:	46bd      	mov	sp, r7
    723c:	bd80      	pop	{r7, pc}
    723e:	bf00      	nop

00007240 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    7240:	4668      	mov	r0, sp
    7242:	f020 0107 	bic.w	r1, r0, #7
    7246:	468d      	mov	sp, r1
    7248:	b481      	push	{r0, r7}
    724a:	b082      	sub	sp, #8
    724c:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    724e:	f242 0300 	movw	r3, #8192	; 0x2000
    7252:	f2ce 0304 	movt	r3, #57348	; 0xe004
    7256:	f242 0200 	movw	r2, #8192	; 0x2000
    725a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    725e:	6d12      	ldr	r2, [r2, #80]	; 0x50
    7260:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    7264:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    7266:	f242 0300 	movw	r3, #8192	; 0x2000
    726a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    726e:	f242 0200 	movw	r2, #8192	; 0x2000
    7272:	f2ce 0204 	movt	r2, #57348	; 0xe004
    7276:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    7278:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    727c:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    7280:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    7282:	f242 0300 	movw	r3, #8192	; 0x2000
    7286:	f2ce 0304 	movt	r3, #57348	; 0xe004
    728a:	f242 0200 	movw	r2, #8192	; 0x2000
    728e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    7292:	6d12      	ldr	r2, [r2, #80]	; 0x50
    7294:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    7298:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    729c:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    729e:	f04f 0364 	mov.w	r3, #100	; 0x64
    72a2:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    72a4:	f242 0300 	movw	r3, #8192	; 0x2000
    72a8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    72ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    72ae:	f003 0303 	and.w	r3, r3, #3
    72b2:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    72b4:	687b      	ldr	r3, [r7, #4]
    72b6:	2b03      	cmp	r3, #3
    72b8:	d104      	bne.n	72c4 <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    72ba:	683b      	ldr	r3, [r7, #0]
    72bc:	f103 33ff 	add.w	r3, r3, #4294967295
    72c0:	603b      	str	r3, [r7, #0]
    72c2:	e002      	b.n	72ca <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    72c4:	f04f 0364 	mov.w	r3, #100	; 0x64
    72c8:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    72ca:	683b      	ldr	r3, [r7, #0]
    72cc:	2b00      	cmp	r3, #0
    72ce:	d1e9      	bne.n	72a4 <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    72d0:	f64e 5300 	movw	r3, #60672	; 0xed00
    72d4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    72d8:	f240 0204 	movw	r2, #4
    72dc:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    72e0:	60da      	str	r2, [r3, #12]
}
    72e2:	f107 0708 	add.w	r7, r7, #8
    72e6:	46bd      	mov	sp, r7
    72e8:	bc81      	pop	{r0, r7}
    72ea:	4685      	mov	sp, r0
    72ec:	4770      	bx	lr
    72ee:	bf00      	nop

000072f0 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    72f0:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    72f4:	f3ef 8409 	mrs	r4, PSP
    72f8:	4620      	mov	r0, r4
    72fa:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    72fc:	4623      	mov	r3, r4
}
    72fe:	4618      	mov	r0, r3

00007300 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    7300:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    7302:	f383 8809 	msr	PSP, r3
    7306:	4770      	bx	lr

00007308 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    7308:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    730c:	f3ef 8408 	mrs	r4, MSP
    7310:	4620      	mov	r0, r4
    7312:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    7314:	4623      	mov	r3, r4
}
    7316:	4618      	mov	r0, r3

00007318 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    7318:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    731a:	f383 8808 	msr	MSP, r3
    731e:	4770      	bx	lr

00007320 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    7320:	b480      	push	{r7}
    7322:	b083      	sub	sp, #12
    7324:	af00      	add	r7, sp, #0
  uint32_t result=0;
    7326:	f04f 0300 	mov.w	r3, #0
    732a:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    732c:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    7330:	607b      	str	r3, [r7, #4]
  return(result);
    7332:	687b      	ldr	r3, [r7, #4]
}
    7334:	4618      	mov	r0, r3
    7336:	f107 070c 	add.w	r7, r7, #12
    733a:	46bd      	mov	sp, r7
    733c:	bc80      	pop	{r7}
    733e:	4770      	bx	lr

00007340 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    7340:	b480      	push	{r7}
    7342:	b083      	sub	sp, #12
    7344:	af00      	add	r7, sp, #0
    7346:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    7348:	687b      	ldr	r3, [r7, #4]
    734a:	f383 8811 	msr	BASEPRI, r3
}
    734e:	f107 070c 	add.w	r7, r7, #12
    7352:	46bd      	mov	sp, r7
    7354:	bc80      	pop	{r7}
    7356:	4770      	bx	lr

00007358 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    7358:	b480      	push	{r7}
    735a:	b083      	sub	sp, #12
    735c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    735e:	f04f 0300 	mov.w	r3, #0
    7362:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7364:	f3ef 8310 	mrs	r3, PRIMASK
    7368:	607b      	str	r3, [r7, #4]
  return(result);
    736a:	687b      	ldr	r3, [r7, #4]
}
    736c:	4618      	mov	r0, r3
    736e:	f107 070c 	add.w	r7, r7, #12
    7372:	46bd      	mov	sp, r7
    7374:	bc80      	pop	{r7}
    7376:	4770      	bx	lr

00007378 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    7378:	b480      	push	{r7}
    737a:	b083      	sub	sp, #12
    737c:	af00      	add	r7, sp, #0
    737e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    7380:	687b      	ldr	r3, [r7, #4]
    7382:	f383 8810 	msr	PRIMASK, r3
}
    7386:	f107 070c 	add.w	r7, r7, #12
    738a:	46bd      	mov	sp, r7
    738c:	bc80      	pop	{r7}
    738e:	4770      	bx	lr

00007390 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    7390:	b480      	push	{r7}
    7392:	b083      	sub	sp, #12
    7394:	af00      	add	r7, sp, #0
  uint32_t result=0;
    7396:	f04f 0300 	mov.w	r3, #0
    739a:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    739c:	f3ef 8313 	mrs	r3, FAULTMASK
    73a0:	607b      	str	r3, [r7, #4]
  return(result);
    73a2:	687b      	ldr	r3, [r7, #4]
}
    73a4:	4618      	mov	r0, r3
    73a6:	f107 070c 	add.w	r7, r7, #12
    73aa:	46bd      	mov	sp, r7
    73ac:	bc80      	pop	{r7}
    73ae:	4770      	bx	lr

000073b0 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    73b0:	b480      	push	{r7}
    73b2:	b083      	sub	sp, #12
    73b4:	af00      	add	r7, sp, #0
    73b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    73b8:	687b      	ldr	r3, [r7, #4]
    73ba:	f383 8813 	msr	FAULTMASK, r3
}
    73be:	f107 070c 	add.w	r7, r7, #12
    73c2:	46bd      	mov	sp, r7
    73c4:	bc80      	pop	{r7}
    73c6:	4770      	bx	lr

000073c8 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    73c8:	b480      	push	{r7}
    73ca:	b083      	sub	sp, #12
    73cc:	af00      	add	r7, sp, #0
  uint32_t result=0;
    73ce:	f04f 0300 	mov.w	r3, #0
    73d2:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    73d4:	f3ef 8314 	mrs	r3, CONTROL
    73d8:	607b      	str	r3, [r7, #4]
  return(result);
    73da:	687b      	ldr	r3, [r7, #4]
}
    73dc:	4618      	mov	r0, r3
    73de:	f107 070c 	add.w	r7, r7, #12
    73e2:	46bd      	mov	sp, r7
    73e4:	bc80      	pop	{r7}
    73e6:	4770      	bx	lr

000073e8 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    73e8:	b480      	push	{r7}
    73ea:	b083      	sub	sp, #12
    73ec:	af00      	add	r7, sp, #0
    73ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    73f0:	687b      	ldr	r3, [r7, #4]
    73f2:	f383 8814 	msr	CONTROL, r3
}
    73f6:	f107 070c 	add.w	r7, r7, #12
    73fa:	46bd      	mov	sp, r7
    73fc:	bc80      	pop	{r7}
    73fe:	4770      	bx	lr

00007400 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    7400:	b480      	push	{r7}
    7402:	b085      	sub	sp, #20
    7404:	af00      	add	r7, sp, #0
    7406:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    7408:	f04f 0300 	mov.w	r3, #0
    740c:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    740e:	687b      	ldr	r3, [r7, #4]
    7410:	ba1b      	rev	r3, r3
    7412:	60fb      	str	r3, [r7, #12]
  return(result);
    7414:	68fb      	ldr	r3, [r7, #12]
}
    7416:	4618      	mov	r0, r3
    7418:	f107 0714 	add.w	r7, r7, #20
    741c:	46bd      	mov	sp, r7
    741e:	bc80      	pop	{r7}
    7420:	4770      	bx	lr
    7422:	bf00      	nop

00007424 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    7424:	b480      	push	{r7}
    7426:	b085      	sub	sp, #20
    7428:	af00      	add	r7, sp, #0
    742a:	4603      	mov	r3, r0
    742c:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    742e:	f04f 0300 	mov.w	r3, #0
    7432:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    7434:	88fb      	ldrh	r3, [r7, #6]
    7436:	ba5b      	rev16	r3, r3
    7438:	60fb      	str	r3, [r7, #12]
  return(result);
    743a:	68fb      	ldr	r3, [r7, #12]
}
    743c:	4618      	mov	r0, r3
    743e:	f107 0714 	add.w	r7, r7, #20
    7442:	46bd      	mov	sp, r7
    7444:	bc80      	pop	{r7}
    7446:	4770      	bx	lr

00007448 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    7448:	b480      	push	{r7}
    744a:	b085      	sub	sp, #20
    744c:	af00      	add	r7, sp, #0
    744e:	4603      	mov	r3, r0
    7450:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    7452:	f04f 0300 	mov.w	r3, #0
    7456:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    7458:	88fb      	ldrh	r3, [r7, #6]
    745a:	badb      	revsh	r3, r3
    745c:	60fb      	str	r3, [r7, #12]
  return(result);
    745e:	68fb      	ldr	r3, [r7, #12]
}
    7460:	4618      	mov	r0, r3
    7462:	f107 0714 	add.w	r7, r7, #20
    7466:	46bd      	mov	sp, r7
    7468:	bc80      	pop	{r7}
    746a:	4770      	bx	lr

0000746c <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    746c:	b480      	push	{r7}
    746e:	b085      	sub	sp, #20
    7470:	af00      	add	r7, sp, #0
    7472:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    7474:	f04f 0300 	mov.w	r3, #0
    7478:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    747a:	687b      	ldr	r3, [r7, #4]
    747c:	fa93 f3a3 	rbit	r3, r3
    7480:	60fb      	str	r3, [r7, #12]
   return(result);
    7482:	68fb      	ldr	r3, [r7, #12]
}
    7484:	4618      	mov	r0, r3
    7486:	f107 0714 	add.w	r7, r7, #20
    748a:	46bd      	mov	sp, r7
    748c:	bc80      	pop	{r7}
    748e:	4770      	bx	lr

00007490 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    7490:	b480      	push	{r7}
    7492:	b085      	sub	sp, #20
    7494:	af00      	add	r7, sp, #0
    7496:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    7498:	f04f 0300 	mov.w	r3, #0
    749c:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    749e:	687b      	ldr	r3, [r7, #4]
    74a0:	e8d3 3f4f 	ldrexb	r3, [r3]
    74a4:	73fb      	strb	r3, [r7, #15]
   return(result);
    74a6:	7bfb      	ldrb	r3, [r7, #15]
}
    74a8:	4618      	mov	r0, r3
    74aa:	f107 0714 	add.w	r7, r7, #20
    74ae:	46bd      	mov	sp, r7
    74b0:	bc80      	pop	{r7}
    74b2:	4770      	bx	lr

000074b4 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    74b4:	b480      	push	{r7}
    74b6:	b085      	sub	sp, #20
    74b8:	af00      	add	r7, sp, #0
    74ba:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    74bc:	f04f 0300 	mov.w	r3, #0
    74c0:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    74c2:	687b      	ldr	r3, [r7, #4]
    74c4:	e8d3 3f5f 	ldrexh	r3, [r3]
    74c8:	81fb      	strh	r3, [r7, #14]
   return(result);
    74ca:	89fb      	ldrh	r3, [r7, #14]
}
    74cc:	4618      	mov	r0, r3
    74ce:	f107 0714 	add.w	r7, r7, #20
    74d2:	46bd      	mov	sp, r7
    74d4:	bc80      	pop	{r7}
    74d6:	4770      	bx	lr

000074d8 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    74d8:	b480      	push	{r7}
    74da:	b085      	sub	sp, #20
    74dc:	af00      	add	r7, sp, #0
    74de:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    74e0:	f04f 0300 	mov.w	r3, #0
    74e4:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    74e6:	687b      	ldr	r3, [r7, #4]
    74e8:	e853 3f00 	ldrex	r3, [r3]
    74ec:	60fb      	str	r3, [r7, #12]
   return(result);
    74ee:	68fb      	ldr	r3, [r7, #12]
}
    74f0:	4618      	mov	r0, r3
    74f2:	f107 0714 	add.w	r7, r7, #20
    74f6:	46bd      	mov	sp, r7
    74f8:	bc80      	pop	{r7}
    74fa:	4770      	bx	lr

000074fc <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    74fc:	b480      	push	{r7}
    74fe:	b085      	sub	sp, #20
    7500:	af00      	add	r7, sp, #0
    7502:	4603      	mov	r3, r0
    7504:	6039      	str	r1, [r7, #0]
    7506:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    7508:	f04f 0300 	mov.w	r3, #0
    750c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    750e:	683b      	ldr	r3, [r7, #0]
    7510:	79fa      	ldrb	r2, [r7, #7]
    7512:	e8c3 2f43 	strexb	r3, r2, [r3]
    7516:	60fb      	str	r3, [r7, #12]
   return(result);
    7518:	68fb      	ldr	r3, [r7, #12]
}
    751a:	4618      	mov	r0, r3
    751c:	f107 0714 	add.w	r7, r7, #20
    7520:	46bd      	mov	sp, r7
    7522:	bc80      	pop	{r7}
    7524:	4770      	bx	lr
    7526:	bf00      	nop

00007528 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    7528:	b480      	push	{r7}
    752a:	b085      	sub	sp, #20
    752c:	af00      	add	r7, sp, #0
    752e:	4603      	mov	r3, r0
    7530:	6039      	str	r1, [r7, #0]
    7532:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    7534:	f04f 0300 	mov.w	r3, #0
    7538:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    753a:	683b      	ldr	r3, [r7, #0]
    753c:	88fa      	ldrh	r2, [r7, #6]
    753e:	e8c3 2f53 	strexh	r3, r2, [r3]
    7542:	60fb      	str	r3, [r7, #12]
   return(result);
    7544:	68fb      	ldr	r3, [r7, #12]
}
    7546:	4618      	mov	r0, r3
    7548:	f107 0714 	add.w	r7, r7, #20
    754c:	46bd      	mov	sp, r7
    754e:	bc80      	pop	{r7}
    7550:	4770      	bx	lr
    7552:	bf00      	nop

00007554 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    7554:	b480      	push	{r7}
    7556:	b085      	sub	sp, #20
    7558:	af00      	add	r7, sp, #0
    755a:	6078      	str	r0, [r7, #4]
    755c:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    755e:	f04f 0300 	mov.w	r3, #0
    7562:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    7564:	683b      	ldr	r3, [r7, #0]
    7566:	687a      	ldr	r2, [r7, #4]
    7568:	e843 2300 	strex	r3, r2, [r3]
    756c:	60fb      	str	r3, [r7, #12]
   return(result);
    756e:	68fb      	ldr	r3, [r7, #12]
}
    7570:	4618      	mov	r0, r3
    7572:	f107 0714 	add.w	r7, r7, #20
    7576:	46bd      	mov	sp, r7
    7578:	bc80      	pop	{r7}
    757a:	4770      	bx	lr

0000757c <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    757c:	b480      	push	{r7}
    757e:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    7580:	46bd      	mov	sp, r7
    7582:	bc80      	pop	{r7}
    7584:	4770      	bx	lr
    7586:	bf00      	nop

00007588 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    7588:	b580      	push	{r7, lr}
    758a:	b08a      	sub	sp, #40	; 0x28
    758c:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    758e:	f642 7300 	movw	r3, #12032	; 0x2f00
    7592:	f2c0 0301 	movt	r3, #1
    7596:	46bc      	mov	ip, r7
    7598:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    759a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    759e:	f242 0300 	movw	r3, #8192	; 0x2000
    75a2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    75a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    75a8:	ea4f 0393 	mov.w	r3, r3, lsr #2
    75ac:	f003 0303 	and.w	r3, r3, #3
    75b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    75b4:	f107 0228 	add.w	r2, r7, #40	; 0x28
    75b8:	4413      	add	r3, r2
    75ba:	f853 3c28 	ldr.w	r3, [r3, #-40]
    75be:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    75c0:	f242 0300 	movw	r3, #8192	; 0x2000
    75c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    75c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    75ca:	ea4f 1313 	mov.w	r3, r3, lsr #4
    75ce:	f003 0303 	and.w	r3, r3, #3
    75d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    75d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
    75da:	4413      	add	r3, r2
    75dc:	f853 3c28 	ldr.w	r3, [r3, #-40]
    75e0:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    75e2:	f242 0300 	movw	r3, #8192	; 0x2000
    75e6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    75ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    75ec:	ea4f 1393 	mov.w	r3, r3, lsr #6
    75f0:	f003 0303 	and.w	r3, r3, #3
    75f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    75f8:	f107 0228 	add.w	r2, r7, #40	; 0x28
    75fc:	4413      	add	r3, r2
    75fe:	f853 3c28 	ldr.w	r3, [r3, #-40]
    7602:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    7604:	f242 0300 	movw	r3, #8192	; 0x2000
    7608:	f2ce 0304 	movt	r3, #57348	; 0xe004
    760c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    760e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    7612:	f003 031f 	and.w	r3, r3, #31
    7616:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    7618:	f242 0300 	movw	r3, #8192	; 0x2000
    761c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    7620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    7622:	ea4f 3353 	mov.w	r3, r3, lsr #13
    7626:	f003 0301 	and.w	r3, r3, #1
    762a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    762c:	6a3b      	ldr	r3, [r7, #32]
    762e:	f103 0301 	add.w	r3, r3, #1
    7632:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    7634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7636:	2b00      	cmp	r3, #0
    7638:	d003      	beq.n	7642 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    763a:	69fb      	ldr	r3, [r7, #28]
    763c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    7640:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    7642:	f000 f849 	bl	76d8 <GetSystemClock>
    7646:	4602      	mov	r2, r0
    7648:	f240 0354 	movw	r3, #84	; 0x54
    764c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7650:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    7652:	f240 0354 	movw	r3, #84	; 0x54
    7656:	f2c2 0300 	movt	r3, #8192	; 0x2000
    765a:	681a      	ldr	r2, [r3, #0]
    765c:	693b      	ldr	r3, [r7, #16]
    765e:	fbb2 f2f3 	udiv	r2, r2, r3
    7662:	f240 0358 	movw	r3, #88	; 0x58
    7666:	f2c2 0300 	movt	r3, #8192	; 0x2000
    766a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    766c:	f240 0354 	movw	r3, #84	; 0x54
    7670:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7674:	681a      	ldr	r2, [r3, #0]
    7676:	697b      	ldr	r3, [r7, #20]
    7678:	fbb2 f2f3 	udiv	r2, r2, r3
    767c:	f240 035c 	movw	r3, #92	; 0x5c
    7680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7684:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    7686:	f240 0354 	movw	r3, #84	; 0x54
    768a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    768e:	681a      	ldr	r2, [r3, #0]
    7690:	69bb      	ldr	r3, [r7, #24]
    7692:	fbb2 f2f3 	udiv	r2, r2, r3
    7696:	f240 0360 	movw	r3, #96	; 0x60
    769a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    769e:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    76a0:	f240 0354 	movw	r3, #84	; 0x54
    76a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76a8:	681a      	ldr	r2, [r3, #0]
    76aa:	69fb      	ldr	r3, [r7, #28]
    76ac:	fbb2 f2f3 	udiv	r2, r2, r3
    76b0:	f240 0364 	movw	r3, #100	; 0x64
    76b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76b8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    76ba:	f240 0354 	movw	r3, #84	; 0x54
    76be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76c2:	681a      	ldr	r2, [r3, #0]
    76c4:	f240 0350 	movw	r3, #80	; 0x50
    76c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    76cc:	601a      	str	r2, [r3, #0]
}
    76ce:	f107 0728 	add.w	r7, r7, #40	; 0x28
    76d2:	46bd      	mov	sp, r7
    76d4:	bd80      	pop	{r7, pc}
    76d6:	bf00      	nop

000076d8 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    76d8:	b480      	push	{r7}
    76da:	b08b      	sub	sp, #44	; 0x2c
    76dc:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    76de:	f04f 0300 	mov.w	r3, #0
    76e2:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    76e4:	f640 031c 	movw	r3, #2076	; 0x81c
    76e8:	f2c6 0308 	movt	r3, #24584	; 0x6008
    76ec:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    76ee:	f240 2330 	movw	r3, #560	; 0x230
    76f2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    76f6:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    76f8:	68fb      	ldr	r3, [r7, #12]
    76fa:	681b      	ldr	r3, [r3, #0]
    76fc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    7700:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    7702:	693a      	ldr	r2, [r7, #16]
    7704:	f241 13cf 	movw	r3, #4559	; 0x11cf
    7708:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    770c:	429a      	cmp	r2, r3
    770e:	d108      	bne.n	7722 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    7710:	f64e 732c 	movw	r3, #61228	; 0xef2c
    7714:	f2c6 0301 	movt	r3, #24577	; 0x6001
    7718:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    771a:	697b      	ldr	r3, [r7, #20]
    771c:	681b      	ldr	r3, [r3, #0]
    771e:	607b      	str	r3, [r7, #4]
    7720:	e03d      	b.n	779e <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    7722:	68bb      	ldr	r3, [r7, #8]
    7724:	681a      	ldr	r2, [r3, #0]
    7726:	f244 3341 	movw	r3, #17217	; 0x4341
    772a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    772e:	429a      	cmp	r2, r3
    7730:	d135      	bne.n	779e <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    7732:	f640 0340 	movw	r3, #2112	; 0x840
    7736:	f2c6 0308 	movt	r3, #24584	; 0x6008
    773a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    773c:	69bb      	ldr	r3, [r7, #24]
    773e:	681b      	ldr	r3, [r3, #0]
    7740:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    7742:	69fb      	ldr	r3, [r7, #28]
    7744:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    7748:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    774a:	69fa      	ldr	r2, [r7, #28]
    774c:	f240 3300 	movw	r3, #768	; 0x300
    7750:	f2c0 0301 	movt	r3, #1
    7754:	429a      	cmp	r2, r3
    7756:	d922      	bls.n	779e <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    7758:	69fa      	ldr	r2, [r7, #28]
    775a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    775e:	f2c0 0301 	movt	r3, #1
    7762:	429a      	cmp	r2, r3
    7764:	d808      	bhi.n	7778 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    7766:	f241 632c 	movw	r3, #5676	; 0x162c
    776a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    776e:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    7770:	6a3b      	ldr	r3, [r7, #32]
    7772:	681b      	ldr	r3, [r3, #0]
    7774:	607b      	str	r3, [r7, #4]
    7776:	e012      	b.n	779e <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    7778:	69fa      	ldr	r2, [r7, #28]
    777a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    777e:	f2c0 0302 	movt	r3, #2
    7782:	429a      	cmp	r2, r3
    7784:	d808      	bhi.n	7798 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    7786:	f641 63ac 	movw	r3, #7852	; 0x1eac
    778a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    778e:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    7790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7792:	681b      	ldr	r3, [r3, #0]
    7794:	607b      	str	r3, [r7, #4]
    7796:	e002      	b.n	779e <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    7798:	f04f 0300 	mov.w	r3, #0
    779c:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    779e:	687b      	ldr	r3, [r7, #4]
    77a0:	2b00      	cmp	r3, #0
    77a2:	d105      	bne.n	77b0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    77a4:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    77a6:	f647 0340 	movw	r3, #30784	; 0x7840
    77aa:	f2c0 137d 	movt	r3, #381	; 0x17d
    77ae:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    77b0:	687b      	ldr	r3, [r7, #4]
}
    77b2:	4618      	mov	r0, r3
    77b4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    77b8:	46bd      	mov	sp, r7
    77ba:	bc80      	pop	{r7}
    77bc:	4770      	bx	lr
    77be:	bf00      	nop

000077c0 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    77c0:	b480      	push	{r7}
    77c2:	b083      	sub	sp, #12
    77c4:	af00      	add	r7, sp, #0
    77c6:	6078      	str	r0, [r7, #4]
    return -1;
    77c8:	f04f 33ff 	mov.w	r3, #4294967295
}
    77cc:	4618      	mov	r0, r3
    77ce:	f107 070c 	add.w	r7, r7, #12
    77d2:	46bd      	mov	sp, r7
    77d4:	bc80      	pop	{r7}
    77d6:	4770      	bx	lr

000077d8 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    77d8:	b580      	push	{r7, lr}
    77da:	b084      	sub	sp, #16
    77dc:	af00      	add	r7, sp, #0
    77de:	60f8      	str	r0, [r7, #12]
    77e0:	60b9      	str	r1, [r7, #8]
    77e2:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    77e4:	f000 fd48 	bl	8278 <__errno>
    77e8:	4603      	mov	r3, r0
    77ea:	f04f 020c 	mov.w	r2, #12
    77ee:	601a      	str	r2, [r3, #0]
    return -1;
    77f0:	f04f 33ff 	mov.w	r3, #4294967295
}
    77f4:	4618      	mov	r0, r3
    77f6:	f107 0710 	add.w	r7, r7, #16
    77fa:	46bd      	mov	sp, r7
    77fc:	bd80      	pop	{r7, pc}
    77fe:	bf00      	nop

00007800 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    7800:	b480      	push	{r7}
    7802:	b083      	sub	sp, #12
    7804:	af00      	add	r7, sp, #0
    7806:	6078      	str	r0, [r7, #4]
    7808:	e7fe      	b.n	7808 <_exit+0x8>
    780a:	bf00      	nop

0000780c <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    780c:	b580      	push	{r7, lr}
    780e:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    7810:	f000 fd32 	bl	8278 <__errno>
    7814:	4603      	mov	r3, r0
    7816:	f04f 020b 	mov.w	r2, #11
    781a:	601a      	str	r2, [r3, #0]
    return -1;
    781c:	f04f 33ff 	mov.w	r3, #4294967295
}
    7820:	4618      	mov	r0, r3
    7822:	bd80      	pop	{r7, pc}

00007824 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    7824:	b480      	push	{r7}
    7826:	b083      	sub	sp, #12
    7828:	af00      	add	r7, sp, #0
    782a:	6078      	str	r0, [r7, #4]
    782c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    782e:	683b      	ldr	r3, [r7, #0]
    7830:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    7834:	605a      	str	r2, [r3, #4]
    return 0;
    7836:	f04f 0300 	mov.w	r3, #0
}
    783a:	4618      	mov	r0, r3
    783c:	f107 070c 	add.w	r7, r7, #12
    7840:	46bd      	mov	sp, r7
    7842:	bc80      	pop	{r7}
    7844:	4770      	bx	lr
    7846:	bf00      	nop

00007848 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    7848:	b480      	push	{r7}
    784a:	af00      	add	r7, sp, #0
    return 1;
    784c:	f04f 0301 	mov.w	r3, #1
}
    7850:	4618      	mov	r0, r3
    7852:	46bd      	mov	sp, r7
    7854:	bc80      	pop	{r7}
    7856:	4770      	bx	lr

00007858 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    7858:	b480      	push	{r7}
    785a:	b083      	sub	sp, #12
    785c:	af00      	add	r7, sp, #0
    785e:	6078      	str	r0, [r7, #4]
    return 1;
    7860:	f04f 0301 	mov.w	r3, #1
}
    7864:	4618      	mov	r0, r3
    7866:	f107 070c 	add.w	r7, r7, #12
    786a:	46bd      	mov	sp, r7
    786c:	bc80      	pop	{r7}
    786e:	4770      	bx	lr

00007870 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    7870:	b580      	push	{r7, lr}
    7872:	b082      	sub	sp, #8
    7874:	af00      	add	r7, sp, #0
    7876:	6078      	str	r0, [r7, #4]
    7878:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    787a:	f000 fcfd 	bl	8278 <__errno>
    787e:	4603      	mov	r3, r0
    7880:	f04f 0216 	mov.w	r2, #22
    7884:	601a      	str	r2, [r3, #0]
    return -1;
    7886:	f04f 33ff 	mov.w	r3, #4294967295
}
    788a:	4618      	mov	r0, r3
    788c:	f107 0708 	add.w	r7, r7, #8
    7890:	46bd      	mov	sp, r7
    7892:	bd80      	pop	{r7, pc}

00007894 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    7894:	b580      	push	{r7, lr}
    7896:	b082      	sub	sp, #8
    7898:	af00      	add	r7, sp, #0
    789a:	6078      	str	r0, [r7, #4]
    789c:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    789e:	f000 fceb 	bl	8278 <__errno>
    78a2:	4603      	mov	r3, r0
    78a4:	f04f 021f 	mov.w	r2, #31
    78a8:	601a      	str	r2, [r3, #0]
    return -1;
    78aa:	f04f 33ff 	mov.w	r3, #4294967295
}
    78ae:	4618      	mov	r0, r3
    78b0:	f107 0708 	add.w	r7, r7, #8
    78b4:	46bd      	mov	sp, r7
    78b6:	bd80      	pop	{r7, pc}

000078b8 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    78b8:	b480      	push	{r7}
    78ba:	b085      	sub	sp, #20
    78bc:	af00      	add	r7, sp, #0
    78be:	60f8      	str	r0, [r7, #12]
    78c0:	60b9      	str	r1, [r7, #8]
    78c2:	607a      	str	r2, [r7, #4]
    return 0;
    78c4:	f04f 0300 	mov.w	r3, #0
}
    78c8:	4618      	mov	r0, r3
    78ca:	f107 0714 	add.w	r7, r7, #20
    78ce:	46bd      	mov	sp, r7
    78d0:	bc80      	pop	{r7}
    78d2:	4770      	bx	lr

000078d4 <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    78d4:	b480      	push	{r7}
    78d6:	b085      	sub	sp, #20
    78d8:	af00      	add	r7, sp, #0
    78da:	60f8      	str	r0, [r7, #12]
    78dc:	60b9      	str	r1, [r7, #8]
    78de:	607a      	str	r2, [r7, #4]
    return -1;
    78e0:	f04f 33ff 	mov.w	r3, #4294967295
}
    78e4:	4618      	mov	r0, r3
    78e6:	f107 0714 	add.w	r7, r7, #20
    78ea:	46bd      	mov	sp, r7
    78ec:	bc80      	pop	{r7}
    78ee:	4770      	bx	lr

000078f0 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    78f0:	b480      	push	{r7}
    78f2:	b085      	sub	sp, #20
    78f4:	af00      	add	r7, sp, #0
    78f6:	60f8      	str	r0, [r7, #12]
    78f8:	60b9      	str	r1, [r7, #8]
    78fa:	607a      	str	r2, [r7, #4]
    return 0;
    78fc:	f04f 0300 	mov.w	r3, #0
}
    7900:	4618      	mov	r0, r3
    7902:	f107 0714 	add.w	r7, r7, #20
    7906:	46bd      	mov	sp, r7
    7908:	bc80      	pop	{r7}
    790a:	4770      	bx	lr

0000790c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    790c:	b580      	push	{r7, lr}
    790e:	b084      	sub	sp, #16
    7910:	af00      	add	r7, sp, #0
    7912:	60f8      	str	r0, [r7, #12]
    7914:	60b9      	str	r1, [r7, #8]
    7916:	607a      	str	r2, [r7, #4]
    7918:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    791a:	f240 53c4 	movw	r3, #1476	; 0x5c4
    791e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7922:	681b      	ldr	r3, [r3, #0]
    7924:	2b00      	cmp	r3, #0
    7926:	d110      	bne.n	794a <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    7928:	f240 606c 	movw	r0, #1644	; 0x66c
    792c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    7930:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    7934:	f04f 0203 	mov.w	r2, #3
    7938:	f7f9 fd02 	bl	1340 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    793c:	f240 53c4 	movw	r3, #1476	; 0x5c4
    7940:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7944:	f04f 0201 	mov.w	r2, #1
    7948:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    794a:	683b      	ldr	r3, [r7, #0]
    794c:	f240 606c 	movw	r0, #1644	; 0x66c
    7950:	f2c2 0000 	movt	r0, #8192	; 0x2000
    7954:	6879      	ldr	r1, [r7, #4]
    7956:	461a      	mov	r2, r3
    7958:	f7f9 fdf4 	bl	1544 <MSS_UART_polled_tx>
    
    return len;
    795c:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    795e:	4618      	mov	r0, r3
    7960:	f107 0710 	add.w	r7, r7, #16
    7964:	46bd      	mov	sp, r7
    7966:	bd80      	pop	{r7, pc}

00007968 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    7968:	b580      	push	{r7, lr}
    796a:	b084      	sub	sp, #16
    796c:	af00      	add	r7, sp, #0
    796e:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    7970:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7974:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7978:	681b      	ldr	r3, [r3, #0]
    797a:	2b00      	cmp	r3, #0
    797c:	d108      	bne.n	7990 <_sbrk+0x28>
    {
      heap_end = &_end;
    797e:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7982:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7986:	f240 7298 	movw	r2, #1944	; 0x798
    798a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    798e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    7990:	f240 53cc 	movw	r3, #1484	; 0x5cc
    7994:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7998:	681b      	ldr	r3, [r3, #0]
    799a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    799c:	f3ef 8308 	mrs	r3, MSP
    79a0:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    79a2:	f240 53cc 	movw	r3, #1484	; 0x5cc
    79a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    79aa:	681a      	ldr	r2, [r3, #0]
    79ac:	687b      	ldr	r3, [r7, #4]
    79ae:	441a      	add	r2, r3
    79b0:	68fb      	ldr	r3, [r7, #12]
    79b2:	429a      	cmp	r2, r3
    79b4:	d90f      	bls.n	79d6 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    79b6:	f04f 0000 	mov.w	r0, #0
    79ba:	f04f 0101 	mov.w	r1, #1
    79be:	f642 7210 	movw	r2, #12048	; 0x2f10
    79c2:	f2c0 0201 	movt	r2, #1
    79c6:	f04f 0319 	mov.w	r3, #25
    79ca:	f7ff ff9f 	bl	790c <_write_r>
      _exit (1);
    79ce:	f04f 0001 	mov.w	r0, #1
    79d2:	f7ff ff15 	bl	7800 <_exit>
    }
  
    heap_end += incr;
    79d6:	f240 53cc 	movw	r3, #1484	; 0x5cc
    79da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    79de:	681a      	ldr	r2, [r3, #0]
    79e0:	687b      	ldr	r3, [r7, #4]
    79e2:	441a      	add	r2, r3
    79e4:	f240 53cc 	movw	r3, #1484	; 0x5cc
    79e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    79ec:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    79ee:	68bb      	ldr	r3, [r7, #8]
}
    79f0:	4618      	mov	r0, r3
    79f2:	f107 0710 	add.w	r7, r7, #16
    79f6:	46bd      	mov	sp, r7
    79f8:	bd80      	pop	{r7, pc}
    79fa:	bf00      	nop

000079fc <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    79fc:	b480      	push	{r7}
    79fe:	b083      	sub	sp, #12
    7a00:	af00      	add	r7, sp, #0
    7a02:	6078      	str	r0, [r7, #4]
    7a04:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    7a06:	683b      	ldr	r3, [r7, #0]
    7a08:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    7a0c:	605a      	str	r2, [r3, #4]
    return 0;
    7a0e:	f04f 0300 	mov.w	r3, #0
}
    7a12:	4618      	mov	r0, r3
    7a14:	f107 070c 	add.w	r7, r7, #12
    7a18:	46bd      	mov	sp, r7
    7a1a:	bc80      	pop	{r7}
    7a1c:	4770      	bx	lr
    7a1e:	bf00      	nop

00007a20 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    7a20:	b480      	push	{r7}
    7a22:	b083      	sub	sp, #12
    7a24:	af00      	add	r7, sp, #0
    7a26:	6078      	str	r0, [r7, #4]
    return -1;
    7a28:	f04f 33ff 	mov.w	r3, #4294967295
}
    7a2c:	4618      	mov	r0, r3
    7a2e:	f107 070c 	add.w	r7, r7, #12
    7a32:	46bd      	mov	sp, r7
    7a34:	bc80      	pop	{r7}
    7a36:	4770      	bx	lr

00007a38 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    7a38:	b580      	push	{r7, lr}
    7a3a:	b082      	sub	sp, #8
    7a3c:	af00      	add	r7, sp, #0
    7a3e:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    7a40:	f000 fc1a 	bl	8278 <__errno>
    7a44:	4603      	mov	r3, r0
    7a46:	f04f 0202 	mov.w	r2, #2
    7a4a:	601a      	str	r2, [r3, #0]
    return -1;
    7a4c:	f04f 33ff 	mov.w	r3, #4294967295
}
    7a50:	4618      	mov	r0, r3
    7a52:	f107 0708 	add.w	r7, r7, #8
    7a56:	46bd      	mov	sp, r7
    7a58:	bd80      	pop	{r7, pc}
    7a5a:	bf00      	nop

00007a5c <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    7a5c:	b580      	push	{r7, lr}
    7a5e:	b082      	sub	sp, #8
    7a60:	af00      	add	r7, sp, #0
    7a62:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    7a64:	f000 fc08 	bl	8278 <__errno>
    7a68:	4603      	mov	r3, r0
    7a6a:	f04f 020a 	mov.w	r2, #10
    7a6e:	601a      	str	r2, [r3, #0]
    return -1;
    7a70:	f04f 33ff 	mov.w	r3, #4294967295
}
    7a74:	4618      	mov	r0, r3
    7a76:	f107 0708 	add.w	r7, r7, #8
    7a7a:	46bd      	mov	sp, r7
    7a7c:	bd80      	pop	{r7, pc}
    7a7e:	bf00      	nop

00007a80 <__aeabi_drsub>:
    7a80:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    7a84:	e002      	b.n	7a8c <__adddf3>
    7a86:	bf00      	nop

00007a88 <__aeabi_dsub>:
    7a88:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00007a8c <__adddf3>:
    7a8c:	b530      	push	{r4, r5, lr}
    7a8e:	ea4f 0441 	mov.w	r4, r1, lsl #1
    7a92:	ea4f 0543 	mov.w	r5, r3, lsl #1
    7a96:	ea94 0f05 	teq	r4, r5
    7a9a:	bf08      	it	eq
    7a9c:	ea90 0f02 	teqeq	r0, r2
    7aa0:	bf1f      	itttt	ne
    7aa2:	ea54 0c00 	orrsne.w	ip, r4, r0
    7aa6:	ea55 0c02 	orrsne.w	ip, r5, r2
    7aaa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    7aae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    7ab2:	f000 80e2 	beq.w	7c7a <__adddf3+0x1ee>
    7ab6:	ea4f 5454 	mov.w	r4, r4, lsr #21
    7aba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    7abe:	bfb8      	it	lt
    7ac0:	426d      	neglt	r5, r5
    7ac2:	dd0c      	ble.n	7ade <__adddf3+0x52>
    7ac4:	442c      	add	r4, r5
    7ac6:	ea80 0202 	eor.w	r2, r0, r2
    7aca:	ea81 0303 	eor.w	r3, r1, r3
    7ace:	ea82 0000 	eor.w	r0, r2, r0
    7ad2:	ea83 0101 	eor.w	r1, r3, r1
    7ad6:	ea80 0202 	eor.w	r2, r0, r2
    7ada:	ea81 0303 	eor.w	r3, r1, r3
    7ade:	2d36      	cmp	r5, #54	; 0x36
    7ae0:	bf88      	it	hi
    7ae2:	bd30      	pophi	{r4, r5, pc}
    7ae4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    7ae8:	ea4f 3101 	mov.w	r1, r1, lsl #12
    7aec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    7af0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    7af4:	d002      	beq.n	7afc <__adddf3+0x70>
    7af6:	4240      	negs	r0, r0
    7af8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    7afc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    7b00:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7b04:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    7b08:	d002      	beq.n	7b10 <__adddf3+0x84>
    7b0a:	4252      	negs	r2, r2
    7b0c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    7b10:	ea94 0f05 	teq	r4, r5
    7b14:	f000 80a7 	beq.w	7c66 <__adddf3+0x1da>
    7b18:	f1a4 0401 	sub.w	r4, r4, #1
    7b1c:	f1d5 0e20 	rsbs	lr, r5, #32
    7b20:	db0d      	blt.n	7b3e <__adddf3+0xb2>
    7b22:	fa02 fc0e 	lsl.w	ip, r2, lr
    7b26:	fa22 f205 	lsr.w	r2, r2, r5
    7b2a:	1880      	adds	r0, r0, r2
    7b2c:	f141 0100 	adc.w	r1, r1, #0
    7b30:	fa03 f20e 	lsl.w	r2, r3, lr
    7b34:	1880      	adds	r0, r0, r2
    7b36:	fa43 f305 	asr.w	r3, r3, r5
    7b3a:	4159      	adcs	r1, r3
    7b3c:	e00e      	b.n	7b5c <__adddf3+0xd0>
    7b3e:	f1a5 0520 	sub.w	r5, r5, #32
    7b42:	f10e 0e20 	add.w	lr, lr, #32
    7b46:	2a01      	cmp	r2, #1
    7b48:	fa03 fc0e 	lsl.w	ip, r3, lr
    7b4c:	bf28      	it	cs
    7b4e:	f04c 0c02 	orrcs.w	ip, ip, #2
    7b52:	fa43 f305 	asr.w	r3, r3, r5
    7b56:	18c0      	adds	r0, r0, r3
    7b58:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    7b5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7b60:	d507      	bpl.n	7b72 <__adddf3+0xe6>
    7b62:	f04f 0e00 	mov.w	lr, #0
    7b66:	f1dc 0c00 	rsbs	ip, ip, #0
    7b6a:	eb7e 0000 	sbcs.w	r0, lr, r0
    7b6e:	eb6e 0101 	sbc.w	r1, lr, r1
    7b72:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    7b76:	d31b      	bcc.n	7bb0 <__adddf3+0x124>
    7b78:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    7b7c:	d30c      	bcc.n	7b98 <__adddf3+0x10c>
    7b7e:	0849      	lsrs	r1, r1, #1
    7b80:	ea5f 0030 	movs.w	r0, r0, rrx
    7b84:	ea4f 0c3c 	mov.w	ip, ip, rrx
    7b88:	f104 0401 	add.w	r4, r4, #1
    7b8c:	ea4f 5244 	mov.w	r2, r4, lsl #21
    7b90:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    7b94:	f080 809a 	bcs.w	7ccc <__adddf3+0x240>
    7b98:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    7b9c:	bf08      	it	eq
    7b9e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    7ba2:	f150 0000 	adcs.w	r0, r0, #0
    7ba6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    7baa:	ea41 0105 	orr.w	r1, r1, r5
    7bae:	bd30      	pop	{r4, r5, pc}
    7bb0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    7bb4:	4140      	adcs	r0, r0
    7bb6:	eb41 0101 	adc.w	r1, r1, r1
    7bba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7bbe:	f1a4 0401 	sub.w	r4, r4, #1
    7bc2:	d1e9      	bne.n	7b98 <__adddf3+0x10c>
    7bc4:	f091 0f00 	teq	r1, #0
    7bc8:	bf04      	itt	eq
    7bca:	4601      	moveq	r1, r0
    7bcc:	2000      	moveq	r0, #0
    7bce:	fab1 f381 	clz	r3, r1
    7bd2:	bf08      	it	eq
    7bd4:	3320      	addeq	r3, #32
    7bd6:	f1a3 030b 	sub.w	r3, r3, #11
    7bda:	f1b3 0220 	subs.w	r2, r3, #32
    7bde:	da0c      	bge.n	7bfa <__adddf3+0x16e>
    7be0:	320c      	adds	r2, #12
    7be2:	dd08      	ble.n	7bf6 <__adddf3+0x16a>
    7be4:	f102 0c14 	add.w	ip, r2, #20
    7be8:	f1c2 020c 	rsb	r2, r2, #12
    7bec:	fa01 f00c 	lsl.w	r0, r1, ip
    7bf0:	fa21 f102 	lsr.w	r1, r1, r2
    7bf4:	e00c      	b.n	7c10 <__adddf3+0x184>
    7bf6:	f102 0214 	add.w	r2, r2, #20
    7bfa:	bfd8      	it	le
    7bfc:	f1c2 0c20 	rsble	ip, r2, #32
    7c00:	fa01 f102 	lsl.w	r1, r1, r2
    7c04:	fa20 fc0c 	lsr.w	ip, r0, ip
    7c08:	bfdc      	itt	le
    7c0a:	ea41 010c 	orrle.w	r1, r1, ip
    7c0e:	4090      	lslle	r0, r2
    7c10:	1ae4      	subs	r4, r4, r3
    7c12:	bfa2      	ittt	ge
    7c14:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    7c18:	4329      	orrge	r1, r5
    7c1a:	bd30      	popge	{r4, r5, pc}
    7c1c:	ea6f 0404 	mvn.w	r4, r4
    7c20:	3c1f      	subs	r4, #31
    7c22:	da1c      	bge.n	7c5e <__adddf3+0x1d2>
    7c24:	340c      	adds	r4, #12
    7c26:	dc0e      	bgt.n	7c46 <__adddf3+0x1ba>
    7c28:	f104 0414 	add.w	r4, r4, #20
    7c2c:	f1c4 0220 	rsb	r2, r4, #32
    7c30:	fa20 f004 	lsr.w	r0, r0, r4
    7c34:	fa01 f302 	lsl.w	r3, r1, r2
    7c38:	ea40 0003 	orr.w	r0, r0, r3
    7c3c:	fa21 f304 	lsr.w	r3, r1, r4
    7c40:	ea45 0103 	orr.w	r1, r5, r3
    7c44:	bd30      	pop	{r4, r5, pc}
    7c46:	f1c4 040c 	rsb	r4, r4, #12
    7c4a:	f1c4 0220 	rsb	r2, r4, #32
    7c4e:	fa20 f002 	lsr.w	r0, r0, r2
    7c52:	fa01 f304 	lsl.w	r3, r1, r4
    7c56:	ea40 0003 	orr.w	r0, r0, r3
    7c5a:	4629      	mov	r1, r5
    7c5c:	bd30      	pop	{r4, r5, pc}
    7c5e:	fa21 f004 	lsr.w	r0, r1, r4
    7c62:	4629      	mov	r1, r5
    7c64:	bd30      	pop	{r4, r5, pc}
    7c66:	f094 0f00 	teq	r4, #0
    7c6a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    7c6e:	bf06      	itte	eq
    7c70:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    7c74:	3401      	addeq	r4, #1
    7c76:	3d01      	subne	r5, #1
    7c78:	e74e      	b.n	7b18 <__adddf3+0x8c>
    7c7a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    7c7e:	bf18      	it	ne
    7c80:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    7c84:	d029      	beq.n	7cda <__adddf3+0x24e>
    7c86:	ea94 0f05 	teq	r4, r5
    7c8a:	bf08      	it	eq
    7c8c:	ea90 0f02 	teqeq	r0, r2
    7c90:	d005      	beq.n	7c9e <__adddf3+0x212>
    7c92:	ea54 0c00 	orrs.w	ip, r4, r0
    7c96:	bf04      	itt	eq
    7c98:	4619      	moveq	r1, r3
    7c9a:	4610      	moveq	r0, r2
    7c9c:	bd30      	pop	{r4, r5, pc}
    7c9e:	ea91 0f03 	teq	r1, r3
    7ca2:	bf1e      	ittt	ne
    7ca4:	2100      	movne	r1, #0
    7ca6:	2000      	movne	r0, #0
    7ca8:	bd30      	popne	{r4, r5, pc}
    7caa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    7cae:	d105      	bne.n	7cbc <__adddf3+0x230>
    7cb0:	0040      	lsls	r0, r0, #1
    7cb2:	4149      	adcs	r1, r1
    7cb4:	bf28      	it	cs
    7cb6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    7cba:	bd30      	pop	{r4, r5, pc}
    7cbc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    7cc0:	bf3c      	itt	cc
    7cc2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    7cc6:	bd30      	popcc	{r4, r5, pc}
    7cc8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7ccc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    7cd0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    7cd4:	f04f 0000 	mov.w	r0, #0
    7cd8:	bd30      	pop	{r4, r5, pc}
    7cda:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    7cde:	bf1a      	itte	ne
    7ce0:	4619      	movne	r1, r3
    7ce2:	4610      	movne	r0, r2
    7ce4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    7ce8:	bf1c      	itt	ne
    7cea:	460b      	movne	r3, r1
    7cec:	4602      	movne	r2, r0
    7cee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    7cf2:	bf06      	itte	eq
    7cf4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    7cf8:	ea91 0f03 	teqeq	r1, r3
    7cfc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    7d00:	bd30      	pop	{r4, r5, pc}
    7d02:	bf00      	nop

00007d04 <__aeabi_ui2d>:
    7d04:	f090 0f00 	teq	r0, #0
    7d08:	bf04      	itt	eq
    7d0a:	2100      	moveq	r1, #0
    7d0c:	4770      	bxeq	lr
    7d0e:	b530      	push	{r4, r5, lr}
    7d10:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7d14:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7d18:	f04f 0500 	mov.w	r5, #0
    7d1c:	f04f 0100 	mov.w	r1, #0
    7d20:	e750      	b.n	7bc4 <__adddf3+0x138>
    7d22:	bf00      	nop

00007d24 <__aeabi_i2d>:
    7d24:	f090 0f00 	teq	r0, #0
    7d28:	bf04      	itt	eq
    7d2a:	2100      	moveq	r1, #0
    7d2c:	4770      	bxeq	lr
    7d2e:	b530      	push	{r4, r5, lr}
    7d30:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7d34:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7d38:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    7d3c:	bf48      	it	mi
    7d3e:	4240      	negmi	r0, r0
    7d40:	f04f 0100 	mov.w	r1, #0
    7d44:	e73e      	b.n	7bc4 <__adddf3+0x138>
    7d46:	bf00      	nop

00007d48 <__aeabi_f2d>:
    7d48:	0042      	lsls	r2, r0, #1
    7d4a:	ea4f 01e2 	mov.w	r1, r2, asr #3
    7d4e:	ea4f 0131 	mov.w	r1, r1, rrx
    7d52:	ea4f 7002 	mov.w	r0, r2, lsl #28
    7d56:	bf1f      	itttt	ne
    7d58:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    7d5c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7d60:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    7d64:	4770      	bxne	lr
    7d66:	f092 0f00 	teq	r2, #0
    7d6a:	bf14      	ite	ne
    7d6c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    7d70:	4770      	bxeq	lr
    7d72:	b530      	push	{r4, r5, lr}
    7d74:	f44f 7460 	mov.w	r4, #896	; 0x380
    7d78:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    7d7c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7d80:	e720      	b.n	7bc4 <__adddf3+0x138>
    7d82:	bf00      	nop

00007d84 <__aeabi_ul2d>:
    7d84:	ea50 0201 	orrs.w	r2, r0, r1
    7d88:	bf08      	it	eq
    7d8a:	4770      	bxeq	lr
    7d8c:	b530      	push	{r4, r5, lr}
    7d8e:	f04f 0500 	mov.w	r5, #0
    7d92:	e00a      	b.n	7daa <__aeabi_l2d+0x16>

00007d94 <__aeabi_l2d>:
    7d94:	ea50 0201 	orrs.w	r2, r0, r1
    7d98:	bf08      	it	eq
    7d9a:	4770      	bxeq	lr
    7d9c:	b530      	push	{r4, r5, lr}
    7d9e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    7da2:	d502      	bpl.n	7daa <__aeabi_l2d+0x16>
    7da4:	4240      	negs	r0, r0
    7da6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    7daa:	f44f 6480 	mov.w	r4, #1024	; 0x400
    7dae:	f104 0432 	add.w	r4, r4, #50	; 0x32
    7db2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    7db6:	f43f aedc 	beq.w	7b72 <__adddf3+0xe6>
    7dba:	f04f 0203 	mov.w	r2, #3
    7dbe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    7dc2:	bf18      	it	ne
    7dc4:	3203      	addne	r2, #3
    7dc6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    7dca:	bf18      	it	ne
    7dcc:	3203      	addne	r2, #3
    7dce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    7dd2:	f1c2 0320 	rsb	r3, r2, #32
    7dd6:	fa00 fc03 	lsl.w	ip, r0, r3
    7dda:	fa20 f002 	lsr.w	r0, r0, r2
    7dde:	fa01 fe03 	lsl.w	lr, r1, r3
    7de2:	ea40 000e 	orr.w	r0, r0, lr
    7de6:	fa21 f102 	lsr.w	r1, r1, r2
    7dea:	4414      	add	r4, r2
    7dec:	e6c1      	b.n	7b72 <__adddf3+0xe6>
    7dee:	bf00      	nop

00007df0 <__aeabi_dmul>:
    7df0:	b570      	push	{r4, r5, r6, lr}
    7df2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    7df6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    7dfa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    7dfe:	bf1d      	ittte	ne
    7e00:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    7e04:	ea94 0f0c 	teqne	r4, ip
    7e08:	ea95 0f0c 	teqne	r5, ip
    7e0c:	f000 f8de 	bleq	7fcc <__aeabi_dmul+0x1dc>
    7e10:	442c      	add	r4, r5
    7e12:	ea81 0603 	eor.w	r6, r1, r3
    7e16:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    7e1a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    7e1e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    7e22:	bf18      	it	ne
    7e24:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    7e28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    7e2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    7e30:	d038      	beq.n	7ea4 <__aeabi_dmul+0xb4>
    7e32:	fba0 ce02 	umull	ip, lr, r0, r2
    7e36:	f04f 0500 	mov.w	r5, #0
    7e3a:	fbe1 e502 	umlal	lr, r5, r1, r2
    7e3e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    7e42:	fbe0 e503 	umlal	lr, r5, r0, r3
    7e46:	f04f 0600 	mov.w	r6, #0
    7e4a:	fbe1 5603 	umlal	r5, r6, r1, r3
    7e4e:	f09c 0f00 	teq	ip, #0
    7e52:	bf18      	it	ne
    7e54:	f04e 0e01 	orrne.w	lr, lr, #1
    7e58:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    7e5c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    7e60:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    7e64:	d204      	bcs.n	7e70 <__aeabi_dmul+0x80>
    7e66:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    7e6a:	416d      	adcs	r5, r5
    7e6c:	eb46 0606 	adc.w	r6, r6, r6
    7e70:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    7e74:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    7e78:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    7e7c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    7e80:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    7e84:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    7e88:	bf88      	it	hi
    7e8a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    7e8e:	d81e      	bhi.n	7ece <__aeabi_dmul+0xde>
    7e90:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    7e94:	bf08      	it	eq
    7e96:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    7e9a:	f150 0000 	adcs.w	r0, r0, #0
    7e9e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    7ea2:	bd70      	pop	{r4, r5, r6, pc}
    7ea4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    7ea8:	ea46 0101 	orr.w	r1, r6, r1
    7eac:	ea40 0002 	orr.w	r0, r0, r2
    7eb0:	ea81 0103 	eor.w	r1, r1, r3
    7eb4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    7eb8:	bfc2      	ittt	gt
    7eba:	ebd4 050c 	rsbsgt	r5, r4, ip
    7ebe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    7ec2:	bd70      	popgt	{r4, r5, r6, pc}
    7ec4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    7ec8:	f04f 0e00 	mov.w	lr, #0
    7ecc:	3c01      	subs	r4, #1
    7ece:	f300 80ab 	bgt.w	8028 <__aeabi_dmul+0x238>
    7ed2:	f114 0f36 	cmn.w	r4, #54	; 0x36
    7ed6:	bfde      	ittt	le
    7ed8:	2000      	movle	r0, #0
    7eda:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    7ede:	bd70      	pople	{r4, r5, r6, pc}
    7ee0:	f1c4 0400 	rsb	r4, r4, #0
    7ee4:	3c20      	subs	r4, #32
    7ee6:	da35      	bge.n	7f54 <__aeabi_dmul+0x164>
    7ee8:	340c      	adds	r4, #12
    7eea:	dc1b      	bgt.n	7f24 <__aeabi_dmul+0x134>
    7eec:	f104 0414 	add.w	r4, r4, #20
    7ef0:	f1c4 0520 	rsb	r5, r4, #32
    7ef4:	fa00 f305 	lsl.w	r3, r0, r5
    7ef8:	fa20 f004 	lsr.w	r0, r0, r4
    7efc:	fa01 f205 	lsl.w	r2, r1, r5
    7f00:	ea40 0002 	orr.w	r0, r0, r2
    7f04:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    7f08:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7f0c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    7f10:	fa21 f604 	lsr.w	r6, r1, r4
    7f14:	eb42 0106 	adc.w	r1, r2, r6
    7f18:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7f1c:	bf08      	it	eq
    7f1e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7f22:	bd70      	pop	{r4, r5, r6, pc}
    7f24:	f1c4 040c 	rsb	r4, r4, #12
    7f28:	f1c4 0520 	rsb	r5, r4, #32
    7f2c:	fa00 f304 	lsl.w	r3, r0, r4
    7f30:	fa20 f005 	lsr.w	r0, r0, r5
    7f34:	fa01 f204 	lsl.w	r2, r1, r4
    7f38:	ea40 0002 	orr.w	r0, r0, r2
    7f3c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7f40:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    7f44:	f141 0100 	adc.w	r1, r1, #0
    7f48:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7f4c:	bf08      	it	eq
    7f4e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7f52:	bd70      	pop	{r4, r5, r6, pc}
    7f54:	f1c4 0520 	rsb	r5, r4, #32
    7f58:	fa00 f205 	lsl.w	r2, r0, r5
    7f5c:	ea4e 0e02 	orr.w	lr, lr, r2
    7f60:	fa20 f304 	lsr.w	r3, r0, r4
    7f64:	fa01 f205 	lsl.w	r2, r1, r5
    7f68:	ea43 0302 	orr.w	r3, r3, r2
    7f6c:	fa21 f004 	lsr.w	r0, r1, r4
    7f70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7f74:	fa21 f204 	lsr.w	r2, r1, r4
    7f78:	ea20 0002 	bic.w	r0, r0, r2
    7f7c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    7f80:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    7f84:	bf08      	it	eq
    7f86:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    7f8a:	bd70      	pop	{r4, r5, r6, pc}
    7f8c:	f094 0f00 	teq	r4, #0
    7f90:	d10f      	bne.n	7fb2 <__aeabi_dmul+0x1c2>
    7f92:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    7f96:	0040      	lsls	r0, r0, #1
    7f98:	eb41 0101 	adc.w	r1, r1, r1
    7f9c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    7fa0:	bf08      	it	eq
    7fa2:	3c01      	subeq	r4, #1
    7fa4:	d0f7      	beq.n	7f96 <__aeabi_dmul+0x1a6>
    7fa6:	ea41 0106 	orr.w	r1, r1, r6
    7faa:	f095 0f00 	teq	r5, #0
    7fae:	bf18      	it	ne
    7fb0:	4770      	bxne	lr
    7fb2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    7fb6:	0052      	lsls	r2, r2, #1
    7fb8:	eb43 0303 	adc.w	r3, r3, r3
    7fbc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    7fc0:	bf08      	it	eq
    7fc2:	3d01      	subeq	r5, #1
    7fc4:	d0f7      	beq.n	7fb6 <__aeabi_dmul+0x1c6>
    7fc6:	ea43 0306 	orr.w	r3, r3, r6
    7fca:	4770      	bx	lr
    7fcc:	ea94 0f0c 	teq	r4, ip
    7fd0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    7fd4:	bf18      	it	ne
    7fd6:	ea95 0f0c 	teqne	r5, ip
    7fda:	d00c      	beq.n	7ff6 <__aeabi_dmul+0x206>
    7fdc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7fe0:	bf18      	it	ne
    7fe2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    7fe6:	d1d1      	bne.n	7f8c <__aeabi_dmul+0x19c>
    7fe8:	ea81 0103 	eor.w	r1, r1, r3
    7fec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    7ff0:	f04f 0000 	mov.w	r0, #0
    7ff4:	bd70      	pop	{r4, r5, r6, pc}
    7ff6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    7ffa:	bf06      	itte	eq
    7ffc:	4610      	moveq	r0, r2
    7ffe:	4619      	moveq	r1, r3
    8000:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    8004:	d019      	beq.n	803a <__aeabi_dmul+0x24a>
    8006:	ea94 0f0c 	teq	r4, ip
    800a:	d102      	bne.n	8012 <__aeabi_dmul+0x222>
    800c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    8010:	d113      	bne.n	803a <__aeabi_dmul+0x24a>
    8012:	ea95 0f0c 	teq	r5, ip
    8016:	d105      	bne.n	8024 <__aeabi_dmul+0x234>
    8018:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    801c:	bf1c      	itt	ne
    801e:	4610      	movne	r0, r2
    8020:	4619      	movne	r1, r3
    8022:	d10a      	bne.n	803a <__aeabi_dmul+0x24a>
    8024:	ea81 0103 	eor.w	r1, r1, r3
    8028:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    802c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    8030:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    8034:	f04f 0000 	mov.w	r0, #0
    8038:	bd70      	pop	{r4, r5, r6, pc}
    803a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    803e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    8042:	bd70      	pop	{r4, r5, r6, pc}

00008044 <__aeabi_ddiv>:
    8044:	b570      	push	{r4, r5, r6, lr}
    8046:	f04f 0cff 	mov.w	ip, #255	; 0xff
    804a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    804e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    8052:	bf1d      	ittte	ne
    8054:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    8058:	ea94 0f0c 	teqne	r4, ip
    805c:	ea95 0f0c 	teqne	r5, ip
    8060:	f000 f8a7 	bleq	81b2 <__aeabi_ddiv+0x16e>
    8064:	eba4 0405 	sub.w	r4, r4, r5
    8068:	ea81 0e03 	eor.w	lr, r1, r3
    806c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    8070:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8074:	f000 8088 	beq.w	8188 <__aeabi_ddiv+0x144>
    8078:	ea4f 3303 	mov.w	r3, r3, lsl #12
    807c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    8080:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    8084:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    8088:	ea4f 2202 	mov.w	r2, r2, lsl #8
    808c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    8090:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    8094:	ea4f 2600 	mov.w	r6, r0, lsl #8
    8098:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    809c:	429d      	cmp	r5, r3
    809e:	bf08      	it	eq
    80a0:	4296      	cmpeq	r6, r2
    80a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    80a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
    80aa:	d202      	bcs.n	80b2 <__aeabi_ddiv+0x6e>
    80ac:	085b      	lsrs	r3, r3, #1
    80ae:	ea4f 0232 	mov.w	r2, r2, rrx
    80b2:	1ab6      	subs	r6, r6, r2
    80b4:	eb65 0503 	sbc.w	r5, r5, r3
    80b8:	085b      	lsrs	r3, r3, #1
    80ba:	ea4f 0232 	mov.w	r2, r2, rrx
    80be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    80c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    80c6:	ebb6 0e02 	subs.w	lr, r6, r2
    80ca:	eb75 0e03 	sbcs.w	lr, r5, r3
    80ce:	bf22      	ittt	cs
    80d0:	1ab6      	subcs	r6, r6, r2
    80d2:	4675      	movcs	r5, lr
    80d4:	ea40 000c 	orrcs.w	r0, r0, ip
    80d8:	085b      	lsrs	r3, r3, #1
    80da:	ea4f 0232 	mov.w	r2, r2, rrx
    80de:	ebb6 0e02 	subs.w	lr, r6, r2
    80e2:	eb75 0e03 	sbcs.w	lr, r5, r3
    80e6:	bf22      	ittt	cs
    80e8:	1ab6      	subcs	r6, r6, r2
    80ea:	4675      	movcs	r5, lr
    80ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    80f0:	085b      	lsrs	r3, r3, #1
    80f2:	ea4f 0232 	mov.w	r2, r2, rrx
    80f6:	ebb6 0e02 	subs.w	lr, r6, r2
    80fa:	eb75 0e03 	sbcs.w	lr, r5, r3
    80fe:	bf22      	ittt	cs
    8100:	1ab6      	subcs	r6, r6, r2
    8102:	4675      	movcs	r5, lr
    8104:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    8108:	085b      	lsrs	r3, r3, #1
    810a:	ea4f 0232 	mov.w	r2, r2, rrx
    810e:	ebb6 0e02 	subs.w	lr, r6, r2
    8112:	eb75 0e03 	sbcs.w	lr, r5, r3
    8116:	bf22      	ittt	cs
    8118:	1ab6      	subcs	r6, r6, r2
    811a:	4675      	movcs	r5, lr
    811c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    8120:	ea55 0e06 	orrs.w	lr, r5, r6
    8124:	d018      	beq.n	8158 <__aeabi_ddiv+0x114>
    8126:	ea4f 1505 	mov.w	r5, r5, lsl #4
    812a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    812e:	ea4f 1606 	mov.w	r6, r6, lsl #4
    8132:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8136:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    813a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    813e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    8142:	d1c0      	bne.n	80c6 <__aeabi_ddiv+0x82>
    8144:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    8148:	d10b      	bne.n	8162 <__aeabi_ddiv+0x11e>
    814a:	ea41 0100 	orr.w	r1, r1, r0
    814e:	f04f 0000 	mov.w	r0, #0
    8152:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    8156:	e7b6      	b.n	80c6 <__aeabi_ddiv+0x82>
    8158:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    815c:	bf04      	itt	eq
    815e:	4301      	orreq	r1, r0
    8160:	2000      	moveq	r0, #0
    8162:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    8166:	bf88      	it	hi
    8168:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    816c:	f63f aeaf 	bhi.w	7ece <__aeabi_dmul+0xde>
    8170:	ebb5 0c03 	subs.w	ip, r5, r3
    8174:	bf04      	itt	eq
    8176:	ebb6 0c02 	subseq.w	ip, r6, r2
    817a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    817e:	f150 0000 	adcs.w	r0, r0, #0
    8182:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8186:	bd70      	pop	{r4, r5, r6, pc}
    8188:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    818c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    8190:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    8194:	bfc2      	ittt	gt
    8196:	ebd4 050c 	rsbsgt	r5, r4, ip
    819a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    819e:	bd70      	popgt	{r4, r5, r6, pc}
    81a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    81a4:	f04f 0e00 	mov.w	lr, #0
    81a8:	3c01      	subs	r4, #1
    81aa:	e690      	b.n	7ece <__aeabi_dmul+0xde>
    81ac:	ea45 0e06 	orr.w	lr, r5, r6
    81b0:	e68d      	b.n	7ece <__aeabi_dmul+0xde>
    81b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    81b6:	ea94 0f0c 	teq	r4, ip
    81ba:	bf08      	it	eq
    81bc:	ea95 0f0c 	teqeq	r5, ip
    81c0:	f43f af3b 	beq.w	803a <__aeabi_dmul+0x24a>
    81c4:	ea94 0f0c 	teq	r4, ip
    81c8:	d10a      	bne.n	81e0 <__aeabi_ddiv+0x19c>
    81ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    81ce:	f47f af34 	bne.w	803a <__aeabi_dmul+0x24a>
    81d2:	ea95 0f0c 	teq	r5, ip
    81d6:	f47f af25 	bne.w	8024 <__aeabi_dmul+0x234>
    81da:	4610      	mov	r0, r2
    81dc:	4619      	mov	r1, r3
    81de:	e72c      	b.n	803a <__aeabi_dmul+0x24a>
    81e0:	ea95 0f0c 	teq	r5, ip
    81e4:	d106      	bne.n	81f4 <__aeabi_ddiv+0x1b0>
    81e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    81ea:	f43f aefd 	beq.w	7fe8 <__aeabi_dmul+0x1f8>
    81ee:	4610      	mov	r0, r2
    81f0:	4619      	mov	r1, r3
    81f2:	e722      	b.n	803a <__aeabi_dmul+0x24a>
    81f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    81f8:	bf18      	it	ne
    81fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    81fe:	f47f aec5 	bne.w	7f8c <__aeabi_dmul+0x19c>
    8202:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    8206:	f47f af0d 	bne.w	8024 <__aeabi_dmul+0x234>
    820a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    820e:	f47f aeeb 	bne.w	7fe8 <__aeabi_dmul+0x1f8>
    8212:	e712      	b.n	803a <__aeabi_dmul+0x24a>

00008214 <__aeabi_d2iz>:
    8214:	ea4f 0241 	mov.w	r2, r1, lsl #1
    8218:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    821c:	d215      	bcs.n	824a <__aeabi_d2iz+0x36>
    821e:	d511      	bpl.n	8244 <__aeabi_d2iz+0x30>
    8220:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    8224:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    8228:	d912      	bls.n	8250 <__aeabi_d2iz+0x3c>
    822a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    822e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    8232:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    8236:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    823a:	fa23 f002 	lsr.w	r0, r3, r2
    823e:	bf18      	it	ne
    8240:	4240      	negne	r0, r0
    8242:	4770      	bx	lr
    8244:	f04f 0000 	mov.w	r0, #0
    8248:	4770      	bx	lr
    824a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    824e:	d105      	bne.n	825c <__aeabi_d2iz+0x48>
    8250:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    8254:	bf08      	it	eq
    8256:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    825a:	4770      	bx	lr
    825c:	f04f 0000 	mov.w	r0, #0
    8260:	4770      	bx	lr
    8262:	bf00      	nop

00008264 <bzero>:
    8264:	460b      	mov	r3, r1
    8266:	b129      	cbz	r1, 8274 <bzero+0x10>
    8268:	2200      	movs	r2, #0
    826a:	4611      	mov	r1, r2
    826c:	5481      	strb	r1, [r0, r2]
    826e:	3201      	adds	r2, #1
    8270:	429a      	cmp	r2, r3
    8272:	d1fb      	bne.n	826c <bzero+0x8>
    8274:	4770      	bx	lr
    8276:	bf00      	nop

00008278 <__errno>:
    8278:	f240 036c 	movw	r3, #108	; 0x6c
    827c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8280:	6818      	ldr	r0, [r3, #0]
    8282:	4770      	bx	lr

00008284 <__libc_init_array>:
    8284:	b570      	push	{r4, r5, r6, lr}
    8286:	f243 3634 	movw	r6, #13108	; 0x3334
    828a:	f243 3534 	movw	r5, #13108	; 0x3334
    828e:	f2c0 0601 	movt	r6, #1
    8292:	f2c0 0501 	movt	r5, #1
    8296:	1b76      	subs	r6, r6, r5
    8298:	10b6      	asrs	r6, r6, #2
    829a:	d006      	beq.n	82aa <__libc_init_array+0x26>
    829c:	2400      	movs	r4, #0
    829e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    82a2:	3401      	adds	r4, #1
    82a4:	4798      	blx	r3
    82a6:	42a6      	cmp	r6, r4
    82a8:	d8f9      	bhi.n	829e <__libc_init_array+0x1a>
    82aa:	f243 3534 	movw	r5, #13108	; 0x3334
    82ae:	f243 3638 	movw	r6, #13112	; 0x3338
    82b2:	f2c0 0501 	movt	r5, #1
    82b6:	f2c0 0601 	movt	r6, #1
    82ba:	1b76      	subs	r6, r6, r5
    82bc:	f00b f82e 	bl	1331c <_init>
    82c0:	10b6      	asrs	r6, r6, #2
    82c2:	d006      	beq.n	82d2 <__libc_init_array+0x4e>
    82c4:	2400      	movs	r4, #0
    82c6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    82ca:	3401      	adds	r4, #1
    82cc:	4798      	blx	r3
    82ce:	42a6      	cmp	r6, r4
    82d0:	d8f9      	bhi.n	82c6 <__libc_init_array+0x42>
    82d2:	bd70      	pop	{r4, r5, r6, pc}

000082d4 <printf>:
    82d4:	b40f      	push	{r0, r1, r2, r3}
    82d6:	f240 036c 	movw	r3, #108	; 0x6c
    82da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    82de:	b510      	push	{r4, lr}
    82e0:	681c      	ldr	r4, [r3, #0]
    82e2:	b082      	sub	sp, #8
    82e4:	b124      	cbz	r4, 82f0 <printf+0x1c>
    82e6:	69a3      	ldr	r3, [r4, #24]
    82e8:	b913      	cbnz	r3, 82f0 <printf+0x1c>
    82ea:	4620      	mov	r0, r4
    82ec:	f005 fbec 	bl	dac8 <__sinit>
    82f0:	4620      	mov	r0, r4
    82f2:	ac05      	add	r4, sp, #20
    82f4:	9a04      	ldr	r2, [sp, #16]
    82f6:	4623      	mov	r3, r4
    82f8:	6881      	ldr	r1, [r0, #8]
    82fa:	9401      	str	r4, [sp, #4]
    82fc:	f002 fd82 	bl	ae04 <_vfprintf_r>
    8300:	b002      	add	sp, #8
    8302:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    8306:	b004      	add	sp, #16
    8308:	4770      	bx	lr
    830a:	bf00      	nop

0000830c <_printf_r>:
    830c:	b40e      	push	{r1, r2, r3}
    830e:	b510      	push	{r4, lr}
    8310:	4604      	mov	r4, r0
    8312:	b083      	sub	sp, #12
    8314:	b118      	cbz	r0, 831e <_printf_r+0x12>
    8316:	6983      	ldr	r3, [r0, #24]
    8318:	b90b      	cbnz	r3, 831e <_printf_r+0x12>
    831a:	f005 fbd5 	bl	dac8 <__sinit>
    831e:	4620      	mov	r0, r4
    8320:	ac06      	add	r4, sp, #24
    8322:	9a05      	ldr	r2, [sp, #20]
    8324:	4623      	mov	r3, r4
    8326:	6881      	ldr	r1, [r0, #8]
    8328:	9401      	str	r4, [sp, #4]
    832a:	f002 fd6b 	bl	ae04 <_vfprintf_r>
    832e:	b003      	add	sp, #12
    8330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    8334:	b003      	add	sp, #12
    8336:	4770      	bx	lr

00008338 <sprintf>:
    8338:	b40e      	push	{r1, r2, r3}
    833a:	f240 036c 	movw	r3, #108	; 0x6c
    833e:	b530      	push	{r4, r5, lr}
    8340:	b09c      	sub	sp, #112	; 0x70
    8342:	ac1f      	add	r4, sp, #124	; 0x7c
    8344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8348:	4605      	mov	r5, r0
    834a:	a901      	add	r1, sp, #4
    834c:	f854 2b04 	ldr.w	r2, [r4], #4
    8350:	f04f 3cff 	mov.w	ip, #4294967295
    8354:	6818      	ldr	r0, [r3, #0]
    8356:	f44f 7302 	mov.w	r3, #520	; 0x208
    835a:	f8ad 3010 	strh.w	r3, [sp, #16]
    835e:	4623      	mov	r3, r4
    8360:	9505      	str	r5, [sp, #20]
    8362:	9501      	str	r5, [sp, #4]
    8364:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    8368:	f8ad c012 	strh.w	ip, [sp, #18]
    836c:	9506      	str	r5, [sp, #24]
    836e:	9503      	str	r5, [sp, #12]
    8370:	941b      	str	r4, [sp, #108]	; 0x6c
    8372:	f000 f999 	bl	86a8 <_svfprintf_r>
    8376:	9b01      	ldr	r3, [sp, #4]
    8378:	2200      	movs	r2, #0
    837a:	701a      	strb	r2, [r3, #0]
    837c:	b01c      	add	sp, #112	; 0x70
    837e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    8382:	b003      	add	sp, #12
    8384:	4770      	bx	lr
    8386:	bf00      	nop

00008388 <_sprintf_r>:
    8388:	b40c      	push	{r2, r3}
    838a:	460b      	mov	r3, r1
    838c:	b510      	push	{r4, lr}
    838e:	b09c      	sub	sp, #112	; 0x70
    8390:	ac1e      	add	r4, sp, #120	; 0x78
    8392:	a901      	add	r1, sp, #4
    8394:	9305      	str	r3, [sp, #20]
    8396:	f44f 7c02 	mov.w	ip, #520	; 0x208
    839a:	f854 2b04 	ldr.w	r2, [r4], #4
    839e:	9301      	str	r3, [sp, #4]
    83a0:	f04f 33ff 	mov.w	r3, #4294967295
    83a4:	f8ad 3012 	strh.w	r3, [sp, #18]
    83a8:	4623      	mov	r3, r4
    83aa:	941b      	str	r4, [sp, #108]	; 0x6c
    83ac:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    83b0:	f8ad c010 	strh.w	ip, [sp, #16]
    83b4:	9406      	str	r4, [sp, #24]
    83b6:	9403      	str	r4, [sp, #12]
    83b8:	f000 f976 	bl	86a8 <_svfprintf_r>
    83bc:	9b01      	ldr	r3, [sp, #4]
    83be:	2200      	movs	r2, #0
    83c0:	701a      	strb	r2, [r3, #0]
    83c2:	b01c      	add	sp, #112	; 0x70
    83c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    83c8:	b002      	add	sp, #8
    83ca:	4770      	bx	lr

000083cc <eofread>:
    83cc:	2000      	movs	r0, #0
    83ce:	4770      	bx	lr

000083d0 <_sscanf_r>:
    83d0:	b40c      	push	{r2, r3}
    83d2:	f44f 7301 	mov.w	r3, #516	; 0x204
    83d6:	b5f0      	push	{r4, r5, r6, r7, lr}
    83d8:	b09d      	sub	sp, #116	; 0x74
    83da:	ac22      	add	r4, sp, #136	; 0x88
    83dc:	4605      	mov	r5, r0
    83de:	4608      	mov	r0, r1
    83e0:	f8ad 3010 	strh.w	r3, [sp, #16]
    83e4:	f854 7b04 	ldr.w	r7, [r4], #4
    83e8:	9101      	str	r1, [sp, #4]
    83ea:	9105      	str	r1, [sp, #20]
    83ec:	f000 f84a 	bl	8484 <strlen>
    83f0:	463a      	mov	r2, r7
    83f2:	4623      	mov	r3, r4
    83f4:	a901      	add	r1, sp, #4
    83f6:	f04f 3cff 	mov.w	ip, #4294967295
    83fa:	941b      	str	r4, [sp, #108]	; 0x6c
    83fc:	f8ad c012 	strh.w	ip, [sp, #18]
    8400:	4606      	mov	r6, r0
    8402:	4628      	mov	r0, r5
    8404:	f248 35cd 	movw	r5, #33741	; 0x83cd
    8408:	9606      	str	r6, [sp, #24]
    840a:	f2c0 0500 	movt	r5, #0
    840e:	9602      	str	r6, [sp, #8]
    8410:	950a      	str	r5, [sp, #40]	; 0x28
    8412:	2500      	movs	r5, #0
    8414:	9513      	str	r5, [sp, #76]	; 0x4c
    8416:	950e      	str	r5, [sp, #56]	; 0x38
    8418:	f001 fbf2 	bl	9c00 <__ssvfscanf_r>
    841c:	b01d      	add	sp, #116	; 0x74
    841e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    8422:	b002      	add	sp, #8
    8424:	4770      	bx	lr
    8426:	bf00      	nop

00008428 <sscanf>:
    8428:	b40e      	push	{r1, r2, r3}
    842a:	f44f 7301 	mov.w	r3, #516	; 0x204
    842e:	b570      	push	{r4, r5, r6, lr}
    8430:	b09d      	sub	sp, #116	; 0x74
    8432:	ac21      	add	r4, sp, #132	; 0x84
    8434:	f8ad 3010 	strh.w	r3, [sp, #16]
    8438:	f854 5b04 	ldr.w	r5, [r4], #4
    843c:	9005      	str	r0, [sp, #20]
    843e:	9001      	str	r0, [sp, #4]
    8440:	f000 f820 	bl	8484 <strlen>
    8444:	f240 016c 	movw	r1, #108	; 0x6c
    8448:	462a      	mov	r2, r5
    844a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    844e:	4623      	mov	r3, r4
    8450:	f248 35cd 	movw	r5, #33741	; 0x83cd
    8454:	f04f 3cff 	mov.w	ip, #4294967295
    8458:	f2c0 0500 	movt	r5, #0
    845c:	f8ad c012 	strh.w	ip, [sp, #18]
    8460:	950a      	str	r5, [sp, #40]	; 0x28
    8462:	2500      	movs	r5, #0
    8464:	941b      	str	r4, [sp, #108]	; 0x6c
    8466:	9513      	str	r5, [sp, #76]	; 0x4c
    8468:	950e      	str	r5, [sp, #56]	; 0x38
    846a:	4606      	mov	r6, r0
    846c:	6808      	ldr	r0, [r1, #0]
    846e:	a901      	add	r1, sp, #4
    8470:	9606      	str	r6, [sp, #24]
    8472:	9602      	str	r6, [sp, #8]
    8474:	f001 fbc4 	bl	9c00 <__ssvfscanf_r>
    8478:	b01d      	add	sp, #116	; 0x74
    847a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    847e:	b003      	add	sp, #12
    8480:	4770      	bx	lr
    8482:	bf00      	nop

00008484 <strlen>:
    8484:	f020 0103 	bic.w	r1, r0, #3
    8488:	f010 0003 	ands.w	r0, r0, #3
    848c:	f1c0 0000 	rsb	r0, r0, #0
    8490:	f851 3b04 	ldr.w	r3, [r1], #4
    8494:	f100 0c04 	add.w	ip, r0, #4
    8498:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    849c:	f06f 0200 	mvn.w	r2, #0
    84a0:	bf1c      	itt	ne
    84a2:	fa22 f20c 	lsrne.w	r2, r2, ip
    84a6:	4313      	orrne	r3, r2
    84a8:	f04f 0c01 	mov.w	ip, #1
    84ac:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    84b0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    84b4:	eba3 020c 	sub.w	r2, r3, ip
    84b8:	ea22 0203 	bic.w	r2, r2, r3
    84bc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    84c0:	bf04      	itt	eq
    84c2:	f851 3b04 	ldreq.w	r3, [r1], #4
    84c6:	3004      	addeq	r0, #4
    84c8:	d0f4      	beq.n	84b4 <strlen+0x30>
    84ca:	f013 0fff 	tst.w	r3, #255	; 0xff
    84ce:	bf1f      	itttt	ne
    84d0:	3001      	addne	r0, #1
    84d2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    84d6:	3001      	addne	r0, #1
    84d8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    84dc:	bf18      	it	ne
    84de:	3001      	addne	r0, #1
    84e0:	4770      	bx	lr
    84e2:	bf00      	nop

000084e4 <strncmp>:
    84e4:	b430      	push	{r4, r5}
    84e6:	4613      	mov	r3, r2
    84e8:	2a00      	cmp	r2, #0
    84ea:	d043      	beq.n	8574 <strncmp+0x90>
    84ec:	ea41 0200 	orr.w	r2, r1, r0
    84f0:	f012 0f03 	tst.w	r2, #3
    84f4:	d125      	bne.n	8542 <strncmp+0x5e>
    84f6:	2b03      	cmp	r3, #3
    84f8:	4604      	mov	r4, r0
    84fa:	460d      	mov	r5, r1
    84fc:	d93d      	bls.n	857a <strncmp+0x96>
    84fe:	6802      	ldr	r2, [r0, #0]
    8500:	6809      	ldr	r1, [r1, #0]
    8502:	428a      	cmp	r2, r1
    8504:	d139      	bne.n	857a <strncmp+0x96>
    8506:	3b04      	subs	r3, #4
    8508:	d034      	beq.n	8574 <strncmp+0x90>
    850a:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
    850e:	ea21 0202 	bic.w	r2, r1, r2
    8512:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    8516:	d00d      	beq.n	8534 <strncmp+0x50>
    8518:	e02c      	b.n	8574 <strncmp+0x90>
    851a:	6822      	ldr	r2, [r4, #0]
    851c:	6829      	ldr	r1, [r5, #0]
    851e:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
    8522:	428a      	cmp	r2, r1
    8524:	ea20 0002 	bic.w	r0, r0, r2
    8528:	d127      	bne.n	857a <strncmp+0x96>
    852a:	3b04      	subs	r3, #4
    852c:	d022      	beq.n	8574 <strncmp+0x90>
    852e:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
    8532:	d11f      	bne.n	8574 <strncmp+0x90>
    8534:	3404      	adds	r4, #4
    8536:	3504      	adds	r5, #4
    8538:	2b03      	cmp	r3, #3
    853a:	d8ee      	bhi.n	851a <strncmp+0x36>
    853c:	4620      	mov	r0, r4
    853e:	4629      	mov	r1, r5
    8540:	b1f3      	cbz	r3, 8580 <strncmp+0x9c>
    8542:	7804      	ldrb	r4, [r0, #0]
    8544:	3b01      	subs	r3, #1
    8546:	f891 c000 	ldrb.w	ip, [r1]
    854a:	4564      	cmp	r4, ip
    854c:	d10f      	bne.n	856e <strncmp+0x8a>
    854e:	b18b      	cbz	r3, 8574 <strncmp+0x90>
    8550:	b184      	cbz	r4, 8574 <strncmp+0x90>
    8552:	3b01      	subs	r3, #1
    8554:	2200      	movs	r2, #0
    8556:	e002      	b.n	855e <strncmp+0x7a>
    8558:	b163      	cbz	r3, 8574 <strncmp+0x90>
    855a:	b15c      	cbz	r4, 8574 <strncmp+0x90>
    855c:	3b01      	subs	r3, #1
    855e:	1884      	adds	r4, r0, r2
    8560:	188d      	adds	r5, r1, r2
    8562:	3201      	adds	r2, #1
    8564:	7864      	ldrb	r4, [r4, #1]
    8566:	f895 c001 	ldrb.w	ip, [r5, #1]
    856a:	4564      	cmp	r4, ip
    856c:	d0f4      	beq.n	8558 <strncmp+0x74>
    856e:	ebcc 0004 	rsb	r0, ip, r4
    8572:	e000      	b.n	8576 <strncmp+0x92>
    8574:	2000      	movs	r0, #0
    8576:	bc30      	pop	{r4, r5}
    8578:	4770      	bx	lr
    857a:	4620      	mov	r0, r4
    857c:	4629      	mov	r1, r5
    857e:	e7e0      	b.n	8542 <strncmp+0x5e>
    8580:	7824      	ldrb	r4, [r4, #0]
    8582:	f895 c000 	ldrb.w	ip, [r5]
    8586:	ebcc 0004 	rsb	r0, ip, r4
    858a:	e7f4      	b.n	8576 <strncmp+0x92>

0000858c <__sprint_r>:
    858c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8590:	b085      	sub	sp, #20
    8592:	4692      	mov	sl, r2
    8594:	460c      	mov	r4, r1
    8596:	9003      	str	r0, [sp, #12]
    8598:	6890      	ldr	r0, [r2, #8]
    859a:	6817      	ldr	r7, [r2, #0]
    859c:	2800      	cmp	r0, #0
    859e:	f000 8081 	beq.w	86a4 <__sprint_r+0x118>
    85a2:	f04f 0900 	mov.w	r9, #0
    85a6:	680b      	ldr	r3, [r1, #0]
    85a8:	464d      	mov	r5, r9
    85aa:	2d00      	cmp	r5, #0
    85ac:	d054      	beq.n	8658 <__sprint_r+0xcc>
    85ae:	68a6      	ldr	r6, [r4, #8]
    85b0:	42b5      	cmp	r5, r6
    85b2:	46b0      	mov	r8, r6
    85b4:	bf3e      	ittt	cc
    85b6:	4618      	movcc	r0, r3
    85b8:	462e      	movcc	r6, r5
    85ba:	46a8      	movcc	r8, r5
    85bc:	d33c      	bcc.n	8638 <__sprint_r+0xac>
    85be:	89a0      	ldrh	r0, [r4, #12]
    85c0:	f410 6f90 	tst.w	r0, #1152	; 0x480
    85c4:	bf08      	it	eq
    85c6:	4618      	moveq	r0, r3
    85c8:	d036      	beq.n	8638 <__sprint_r+0xac>
    85ca:	6962      	ldr	r2, [r4, #20]
    85cc:	6921      	ldr	r1, [r4, #16]
    85ce:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    85d2:	1a5b      	subs	r3, r3, r1
    85d4:	f103 0c01 	add.w	ip, r3, #1
    85d8:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    85dc:	44ac      	add	ip, r5
    85de:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    85e2:	45e3      	cmp	fp, ip
    85e4:	465a      	mov	r2, fp
    85e6:	bf3c      	itt	cc
    85e8:	46e3      	movcc	fp, ip
    85ea:	465a      	movcc	r2, fp
    85ec:	f410 6f80 	tst.w	r0, #1024	; 0x400
    85f0:	d037      	beq.n	8662 <__sprint_r+0xd6>
    85f2:	4611      	mov	r1, r2
    85f4:	9803      	ldr	r0, [sp, #12]
    85f6:	9301      	str	r3, [sp, #4]
    85f8:	f005 fe7a 	bl	e2f0 <_malloc_r>
    85fc:	9b01      	ldr	r3, [sp, #4]
    85fe:	2800      	cmp	r0, #0
    8600:	d03b      	beq.n	867a <__sprint_r+0xee>
    8602:	461a      	mov	r2, r3
    8604:	6921      	ldr	r1, [r4, #16]
    8606:	9301      	str	r3, [sp, #4]
    8608:	9002      	str	r0, [sp, #8]
    860a:	f006 f9c7 	bl	e99c <memcpy>
    860e:	89a2      	ldrh	r2, [r4, #12]
    8610:	9b01      	ldr	r3, [sp, #4]
    8612:	f8dd c008 	ldr.w	ip, [sp, #8]
    8616:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    861a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    861e:	81a2      	strh	r2, [r4, #12]
    8620:	462e      	mov	r6, r5
    8622:	46a8      	mov	r8, r5
    8624:	ebc3 020b 	rsb	r2, r3, fp
    8628:	eb0c 0003 	add.w	r0, ip, r3
    862c:	60a2      	str	r2, [r4, #8]
    862e:	f8c4 c010 	str.w	ip, [r4, #16]
    8632:	6020      	str	r0, [r4, #0]
    8634:	f8c4 b014 	str.w	fp, [r4, #20]
    8638:	4642      	mov	r2, r8
    863a:	4649      	mov	r1, r9
    863c:	f006 fa76 	bl	eb2c <memmove>
    8640:	68a2      	ldr	r2, [r4, #8]
    8642:	6823      	ldr	r3, [r4, #0]
    8644:	1b96      	subs	r6, r2, r6
    8646:	60a6      	str	r6, [r4, #8]
    8648:	f8da 2008 	ldr.w	r2, [sl, #8]
    864c:	4443      	add	r3, r8
    864e:	6023      	str	r3, [r4, #0]
    8650:	1b55      	subs	r5, r2, r5
    8652:	f8ca 5008 	str.w	r5, [sl, #8]
    8656:	b1fd      	cbz	r5, 8698 <__sprint_r+0x10c>
    8658:	f8d7 9000 	ldr.w	r9, [r7]
    865c:	687d      	ldr	r5, [r7, #4]
    865e:	3708      	adds	r7, #8
    8660:	e7a3      	b.n	85aa <__sprint_r+0x1e>
    8662:	9803      	ldr	r0, [sp, #12]
    8664:	9301      	str	r3, [sp, #4]
    8666:	f006 ffd7 	bl	f618 <_realloc_r>
    866a:	9b01      	ldr	r3, [sp, #4]
    866c:	4684      	mov	ip, r0
    866e:	2800      	cmp	r0, #0
    8670:	d1d6      	bne.n	8620 <__sprint_r+0x94>
    8672:	9803      	ldr	r0, [sp, #12]
    8674:	6921      	ldr	r1, [r4, #16]
    8676:	f005 faab 	bl	dbd0 <_free_r>
    867a:	9a03      	ldr	r2, [sp, #12]
    867c:	230c      	movs	r3, #12
    867e:	f04f 30ff 	mov.w	r0, #4294967295
    8682:	6013      	str	r3, [r2, #0]
    8684:	2300      	movs	r3, #0
    8686:	89a2      	ldrh	r2, [r4, #12]
    8688:	f8ca 3004 	str.w	r3, [sl, #4]
    868c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    8690:	f8ca 3008 	str.w	r3, [sl, #8]
    8694:	81a2      	strh	r2, [r4, #12]
    8696:	e002      	b.n	869e <__sprint_r+0x112>
    8698:	4628      	mov	r0, r5
    869a:	f8ca 5004 	str.w	r5, [sl, #4]
    869e:	b005      	add	sp, #20
    86a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    86a4:	6050      	str	r0, [r2, #4]
    86a6:	e7fa      	b.n	869e <__sprint_r+0x112>

000086a8 <_svfprintf_r>:
    86a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    86ac:	b0c5      	sub	sp, #276	; 0x114
    86ae:	460e      	mov	r6, r1
    86b0:	469a      	mov	sl, r3
    86b2:	4615      	mov	r5, r2
    86b4:	9009      	str	r0, [sp, #36]	; 0x24
    86b6:	f005 fd69 	bl	e18c <_localeconv_r>
    86ba:	89b3      	ldrh	r3, [r6, #12]
    86bc:	f013 0f80 	tst.w	r3, #128	; 0x80
    86c0:	6800      	ldr	r0, [r0, #0]
    86c2:	901b      	str	r0, [sp, #108]	; 0x6c
    86c4:	d003      	beq.n	86ce <_svfprintf_r+0x26>
    86c6:	6933      	ldr	r3, [r6, #16]
    86c8:	2b00      	cmp	r3, #0
    86ca:	f001 808c 	beq.w	97e6 <_svfprintf_r+0x113e>
    86ce:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    86d2:	46b3      	mov	fp, r6
    86d4:	464c      	mov	r4, r9
    86d6:	2200      	movs	r2, #0
    86d8:	9210      	str	r2, [sp, #64]	; 0x40
    86da:	2300      	movs	r3, #0
    86dc:	9218      	str	r2, [sp, #96]	; 0x60
    86de:	9217      	str	r2, [sp, #92]	; 0x5c
    86e0:	921a      	str	r2, [sp, #104]	; 0x68
    86e2:	920d      	str	r2, [sp, #52]	; 0x34
    86e4:	aa2d      	add	r2, sp, #180	; 0xb4
    86e6:	9319      	str	r3, [sp, #100]	; 0x64
    86e8:	3228      	adds	r2, #40	; 0x28
    86ea:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    86ee:	9216      	str	r2, [sp, #88]	; 0x58
    86f0:	9307      	str	r3, [sp, #28]
    86f2:	2300      	movs	r3, #0
    86f4:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    86f8:	9338      	str	r3, [sp, #224]	; 0xe0
    86fa:	9339      	str	r3, [sp, #228]	; 0xe4
    86fc:	782b      	ldrb	r3, [r5, #0]
    86fe:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    8702:	bf18      	it	ne
    8704:	2201      	movne	r2, #1
    8706:	2b00      	cmp	r3, #0
    8708:	bf0c      	ite	eq
    870a:	2200      	moveq	r2, #0
    870c:	f002 0201 	andne.w	r2, r2, #1
    8710:	b302      	cbz	r2, 8754 <_svfprintf_r+0xac>
    8712:	462e      	mov	r6, r5
    8714:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    8718:	1e1a      	subs	r2, r3, #0
    871a:	bf18      	it	ne
    871c:	2201      	movne	r2, #1
    871e:	2b25      	cmp	r3, #37	; 0x25
    8720:	bf0c      	ite	eq
    8722:	2200      	moveq	r2, #0
    8724:	f002 0201 	andne.w	r2, r2, #1
    8728:	2a00      	cmp	r2, #0
    872a:	d1f3      	bne.n	8714 <_svfprintf_r+0x6c>
    872c:	1b77      	subs	r7, r6, r5
    872e:	bf08      	it	eq
    8730:	4635      	moveq	r5, r6
    8732:	d00f      	beq.n	8754 <_svfprintf_r+0xac>
    8734:	6067      	str	r7, [r4, #4]
    8736:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8738:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    873a:	3301      	adds	r3, #1
    873c:	6025      	str	r5, [r4, #0]
    873e:	19d2      	adds	r2, r2, r7
    8740:	2b07      	cmp	r3, #7
    8742:	9239      	str	r2, [sp, #228]	; 0xe4
    8744:	9338      	str	r3, [sp, #224]	; 0xe0
    8746:	dc79      	bgt.n	883c <_svfprintf_r+0x194>
    8748:	3408      	adds	r4, #8
    874a:	980d      	ldr	r0, [sp, #52]	; 0x34
    874c:	4635      	mov	r5, r6
    874e:	19c0      	adds	r0, r0, r7
    8750:	900d      	str	r0, [sp, #52]	; 0x34
    8752:	7833      	ldrb	r3, [r6, #0]
    8754:	2b00      	cmp	r3, #0
    8756:	f000 8737 	beq.w	95c8 <_svfprintf_r+0xf20>
    875a:	2100      	movs	r1, #0
    875c:	f04f 0200 	mov.w	r2, #0
    8760:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    8764:	1c6b      	adds	r3, r5, #1
    8766:	910c      	str	r1, [sp, #48]	; 0x30
    8768:	f04f 38ff 	mov.w	r8, #4294967295
    876c:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    8770:	468a      	mov	sl, r1
    8772:	786a      	ldrb	r2, [r5, #1]
    8774:	202b      	movs	r0, #43	; 0x2b
    8776:	f04f 0c20 	mov.w	ip, #32
    877a:	1c5d      	adds	r5, r3, #1
    877c:	f1a2 0320 	sub.w	r3, r2, #32
    8780:	2b58      	cmp	r3, #88	; 0x58
    8782:	f200 8219 	bhi.w	8bb8 <_svfprintf_r+0x510>
    8786:	e8df f013 	tbh	[pc, r3, lsl #1]
    878a:	0229      	.short	0x0229
    878c:	02170217 	.word	0x02170217
    8790:	02170235 	.word	0x02170235
    8794:	02170217 	.word	0x02170217
    8798:	02170217 	.word	0x02170217
    879c:	023c0217 	.word	0x023c0217
    87a0:	02170248 	.word	0x02170248
    87a4:	02cf02c8 	.word	0x02cf02c8
    87a8:	02ef0217 	.word	0x02ef0217
    87ac:	02f602f6 	.word	0x02f602f6
    87b0:	02f602f6 	.word	0x02f602f6
    87b4:	02f602f6 	.word	0x02f602f6
    87b8:	02f602f6 	.word	0x02f602f6
    87bc:	021702f6 	.word	0x021702f6
    87c0:	02170217 	.word	0x02170217
    87c4:	02170217 	.word	0x02170217
    87c8:	02170217 	.word	0x02170217
    87cc:	02170217 	.word	0x02170217
    87d0:	024f0217 	.word	0x024f0217
    87d4:	02170288 	.word	0x02170288
    87d8:	02170288 	.word	0x02170288
    87dc:	02170217 	.word	0x02170217
    87e0:	02c10217 	.word	0x02c10217
    87e4:	02170217 	.word	0x02170217
    87e8:	021703ee 	.word	0x021703ee
    87ec:	02170217 	.word	0x02170217
    87f0:	02170217 	.word	0x02170217
    87f4:	02170393 	.word	0x02170393
    87f8:	03ad0217 	.word	0x03ad0217
    87fc:	02170217 	.word	0x02170217
    8800:	02170217 	.word	0x02170217
    8804:	02170217 	.word	0x02170217
    8808:	02170217 	.word	0x02170217
    880c:	02170217 	.word	0x02170217
    8810:	03d803c7 	.word	0x03d803c7
    8814:	02880288 	.word	0x02880288
    8818:	030b0288 	.word	0x030b0288
    881c:	021703d8 	.word	0x021703d8
    8820:	030f0217 	.word	0x030f0217
    8824:	03190217 	.word	0x03190217
    8828:	033e0329 	.word	0x033e0329
    882c:	0217038c 	.word	0x0217038c
    8830:	02170359 	.word	0x02170359
    8834:	02170384 	.word	0x02170384
    8838:	00ea0217 	.word	0x00ea0217
    883c:	9809      	ldr	r0, [sp, #36]	; 0x24
    883e:	4659      	mov	r1, fp
    8840:	aa37      	add	r2, sp, #220	; 0xdc
    8842:	f7ff fea3 	bl	858c <__sprint_r>
    8846:	2800      	cmp	r0, #0
    8848:	d17c      	bne.n	8944 <_svfprintf_r+0x29c>
    884a:	464c      	mov	r4, r9
    884c:	e77d      	b.n	874a <_svfprintf_r+0xa2>
    884e:	9918      	ldr	r1, [sp, #96]	; 0x60
    8850:	2901      	cmp	r1, #1
    8852:	f340 8452 	ble.w	90fa <_svfprintf_r+0xa52>
    8856:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8858:	2301      	movs	r3, #1
    885a:	6063      	str	r3, [r4, #4]
    885c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    885e:	6022      	str	r2, [r4, #0]
    8860:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8862:	3301      	adds	r3, #1
    8864:	9338      	str	r3, [sp, #224]	; 0xe0
    8866:	3201      	adds	r2, #1
    8868:	2b07      	cmp	r3, #7
    886a:	9239      	str	r2, [sp, #228]	; 0xe4
    886c:	f300 8596 	bgt.w	939c <_svfprintf_r+0xcf4>
    8870:	3408      	adds	r4, #8
    8872:	2301      	movs	r3, #1
    8874:	6063      	str	r3, [r4, #4]
    8876:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8878:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    887a:	3301      	adds	r3, #1
    887c:	981b      	ldr	r0, [sp, #108]	; 0x6c
    887e:	3201      	adds	r2, #1
    8880:	2b07      	cmp	r3, #7
    8882:	9239      	str	r2, [sp, #228]	; 0xe4
    8884:	6020      	str	r0, [r4, #0]
    8886:	9338      	str	r3, [sp, #224]	; 0xe0
    8888:	f300 857d 	bgt.w	9386 <_svfprintf_r+0xcde>
    888c:	3408      	adds	r4, #8
    888e:	9810      	ldr	r0, [sp, #64]	; 0x40
    8890:	2200      	movs	r2, #0
    8892:	2300      	movs	r3, #0
    8894:	9919      	ldr	r1, [sp, #100]	; 0x64
    8896:	f009 fc5b 	bl	12150 <__aeabi_dcmpeq>
    889a:	2800      	cmp	r0, #0
    889c:	f040 8503 	bne.w	92a6 <_svfprintf_r+0xbfe>
    88a0:	9918      	ldr	r1, [sp, #96]	; 0x60
    88a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    88a4:	1e4a      	subs	r2, r1, #1
    88a6:	6062      	str	r2, [r4, #4]
    88a8:	1c59      	adds	r1, r3, #1
    88aa:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    88ac:	6021      	str	r1, [r4, #0]
    88ae:	9939      	ldr	r1, [sp, #228]	; 0xe4
    88b0:	3301      	adds	r3, #1
    88b2:	9338      	str	r3, [sp, #224]	; 0xe0
    88b4:	188a      	adds	r2, r1, r2
    88b6:	2b07      	cmp	r3, #7
    88b8:	9239      	str	r2, [sp, #228]	; 0xe4
    88ba:	f300 842f 	bgt.w	911c <_svfprintf_r+0xa74>
    88be:	3408      	adds	r4, #8
    88c0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    88c2:	981a      	ldr	r0, [sp, #104]	; 0x68
    88c4:	6062      	str	r2, [r4, #4]
    88c6:	aa3e      	add	r2, sp, #248	; 0xf8
    88c8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    88ca:	6022      	str	r2, [r4, #0]
    88cc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    88ce:	3301      	adds	r3, #1
    88d0:	9338      	str	r3, [sp, #224]	; 0xe0
    88d2:	1812      	adds	r2, r2, r0
    88d4:	2b07      	cmp	r3, #7
    88d6:	9239      	str	r2, [sp, #228]	; 0xe4
    88d8:	f300 814f 	bgt.w	8b7a <_svfprintf_r+0x4d2>
    88dc:	f104 0308 	add.w	r3, r4, #8
    88e0:	f01a 0f04 	tst.w	sl, #4
    88e4:	f000 8156 	beq.w	8b94 <_svfprintf_r+0x4ec>
    88e8:	990c      	ldr	r1, [sp, #48]	; 0x30
    88ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    88ec:	1a8e      	subs	r6, r1, r2
    88ee:	2e00      	cmp	r6, #0
    88f0:	f340 8150 	ble.w	8b94 <_svfprintf_r+0x4ec>
    88f4:	2e10      	cmp	r6, #16
    88f6:	f642 7734 	movw	r7, #12084	; 0x2f34
    88fa:	bfd8      	it	le
    88fc:	f2c0 0701 	movtle	r7, #1
    8900:	f340 83de 	ble.w	90c0 <_svfprintf_r+0xa18>
    8904:	2410      	movs	r4, #16
    8906:	f2c0 0701 	movt	r7, #1
    890a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    890e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    8912:	e003      	b.n	891c <_svfprintf_r+0x274>
    8914:	3e10      	subs	r6, #16
    8916:	2e10      	cmp	r6, #16
    8918:	f340 83d2 	ble.w	90c0 <_svfprintf_r+0xa18>
    891c:	605c      	str	r4, [r3, #4]
    891e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8920:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8922:	3201      	adds	r2, #1
    8924:	601f      	str	r7, [r3, #0]
    8926:	3110      	adds	r1, #16
    8928:	2a07      	cmp	r2, #7
    892a:	9139      	str	r1, [sp, #228]	; 0xe4
    892c:	f103 0308 	add.w	r3, r3, #8
    8930:	9238      	str	r2, [sp, #224]	; 0xe0
    8932:	ddef      	ble.n	8914 <_svfprintf_r+0x26c>
    8934:	4650      	mov	r0, sl
    8936:	4659      	mov	r1, fp
    8938:	4642      	mov	r2, r8
    893a:	f7ff fe27 	bl	858c <__sprint_r>
    893e:	464b      	mov	r3, r9
    8940:	2800      	cmp	r0, #0
    8942:	d0e7      	beq.n	8914 <_svfprintf_r+0x26c>
    8944:	465e      	mov	r6, fp
    8946:	89b3      	ldrh	r3, [r6, #12]
    8948:	980d      	ldr	r0, [sp, #52]	; 0x34
    894a:	f013 0f40 	tst.w	r3, #64	; 0x40
    894e:	bf18      	it	ne
    8950:	f04f 30ff 	movne.w	r0, #4294967295
    8954:	900d      	str	r0, [sp, #52]	; 0x34
    8956:	980d      	ldr	r0, [sp, #52]	; 0x34
    8958:	b045      	add	sp, #276	; 0x114
    895a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    895e:	f01a 0f20 	tst.w	sl, #32
    8962:	f642 7078 	movw	r0, #12152	; 0x2f78
    8966:	f2c0 0001 	movt	r0, #1
    896a:	9214      	str	r2, [sp, #80]	; 0x50
    896c:	9017      	str	r0, [sp, #92]	; 0x5c
    896e:	f000 82c3 	beq.w	8ef8 <_svfprintf_r+0x850>
    8972:	990a      	ldr	r1, [sp, #40]	; 0x28
    8974:	1dcb      	adds	r3, r1, #7
    8976:	f023 0307 	bic.w	r3, r3, #7
    897a:	f103 0208 	add.w	r2, r3, #8
    897e:	920a      	str	r2, [sp, #40]	; 0x28
    8980:	e9d3 6700 	ldrd	r6, r7, [r3]
    8984:	ea56 0107 	orrs.w	r1, r6, r7
    8988:	bf0c      	ite	eq
    898a:	2200      	moveq	r2, #0
    898c:	2201      	movne	r2, #1
    898e:	ea1a 0f02 	tst.w	sl, r2
    8992:	f040 84bc 	bne.w	930e <_svfprintf_r+0xc66>
    8996:	2302      	movs	r3, #2
    8998:	f04f 0100 	mov.w	r1, #0
    899c:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    89a0:	f1b8 0f00 	cmp.w	r8, #0
    89a4:	bfa8      	it	ge
    89a6:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    89aa:	f1b8 0f00 	cmp.w	r8, #0
    89ae:	bf18      	it	ne
    89b0:	f042 0201 	orrne.w	r2, r2, #1
    89b4:	2a00      	cmp	r2, #0
    89b6:	f000 8160 	beq.w	8c7a <_svfprintf_r+0x5d2>
    89ba:	2b01      	cmp	r3, #1
    89bc:	f000 8434 	beq.w	9228 <_svfprintf_r+0xb80>
    89c0:	2b02      	cmp	r3, #2
    89c2:	f000 8417 	beq.w	91f4 <_svfprintf_r+0xb4c>
    89c6:	9916      	ldr	r1, [sp, #88]	; 0x58
    89c8:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    89cc:	9111      	str	r1, [sp, #68]	; 0x44
    89ce:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    89d2:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    89d6:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    89da:	f006 0007 	and.w	r0, r6, #7
    89de:	4667      	mov	r7, ip
    89e0:	4646      	mov	r6, r8
    89e2:	3030      	adds	r0, #48	; 0x30
    89e4:	ea56 0207 	orrs.w	r2, r6, r7
    89e8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    89ec:	d1ef      	bne.n	89ce <_svfprintf_r+0x326>
    89ee:	f01a 0f01 	tst.w	sl, #1
    89f2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    89f6:	9111      	str	r1, [sp, #68]	; 0x44
    89f8:	f040 84db 	bne.w	93b2 <_svfprintf_r+0xd0a>
    89fc:	9b16      	ldr	r3, [sp, #88]	; 0x58
    89fe:	1a5b      	subs	r3, r3, r1
    8a00:	930e      	str	r3, [sp, #56]	; 0x38
    8a02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8a04:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    8a08:	4543      	cmp	r3, r8
    8a0a:	bfb8      	it	lt
    8a0c:	4643      	movlt	r3, r8
    8a0e:	930b      	str	r3, [sp, #44]	; 0x2c
    8a10:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8a14:	b113      	cbz	r3, 8a1c <_svfprintf_r+0x374>
    8a16:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8a18:	3101      	adds	r1, #1
    8a1a:	910b      	str	r1, [sp, #44]	; 0x2c
    8a1c:	f01a 0202 	ands.w	r2, sl, #2
    8a20:	9213      	str	r2, [sp, #76]	; 0x4c
    8a22:	d002      	beq.n	8a2a <_svfprintf_r+0x382>
    8a24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8a26:	3302      	adds	r3, #2
    8a28:	930b      	str	r3, [sp, #44]	; 0x2c
    8a2a:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    8a2e:	9012      	str	r0, [sp, #72]	; 0x48
    8a30:	d138      	bne.n	8aa4 <_svfprintf_r+0x3fc>
    8a32:	990c      	ldr	r1, [sp, #48]	; 0x30
    8a34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8a36:	1a8e      	subs	r6, r1, r2
    8a38:	2e00      	cmp	r6, #0
    8a3a:	dd33      	ble.n	8aa4 <_svfprintf_r+0x3fc>
    8a3c:	2e10      	cmp	r6, #16
    8a3e:	f642 7734 	movw	r7, #12084	; 0x2f34
    8a42:	bfd8      	it	le
    8a44:	f2c0 0701 	movtle	r7, #1
    8a48:	dd20      	ble.n	8a8c <_svfprintf_r+0x3e4>
    8a4a:	f04f 0810 	mov.w	r8, #16
    8a4e:	f2c0 0701 	movt	r7, #1
    8a52:	e002      	b.n	8a5a <_svfprintf_r+0x3b2>
    8a54:	3e10      	subs	r6, #16
    8a56:	2e10      	cmp	r6, #16
    8a58:	dd18      	ble.n	8a8c <_svfprintf_r+0x3e4>
    8a5a:	f8c4 8004 	str.w	r8, [r4, #4]
    8a5e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8a60:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8a62:	3301      	adds	r3, #1
    8a64:	6027      	str	r7, [r4, #0]
    8a66:	3210      	adds	r2, #16
    8a68:	2b07      	cmp	r3, #7
    8a6a:	9239      	str	r2, [sp, #228]	; 0xe4
    8a6c:	f104 0408 	add.w	r4, r4, #8
    8a70:	9338      	str	r3, [sp, #224]	; 0xe0
    8a72:	ddef      	ble.n	8a54 <_svfprintf_r+0x3ac>
    8a74:	9809      	ldr	r0, [sp, #36]	; 0x24
    8a76:	4659      	mov	r1, fp
    8a78:	aa37      	add	r2, sp, #220	; 0xdc
    8a7a:	464c      	mov	r4, r9
    8a7c:	f7ff fd86 	bl	858c <__sprint_r>
    8a80:	2800      	cmp	r0, #0
    8a82:	f47f af5f 	bne.w	8944 <_svfprintf_r+0x29c>
    8a86:	3e10      	subs	r6, #16
    8a88:	2e10      	cmp	r6, #16
    8a8a:	dce6      	bgt.n	8a5a <_svfprintf_r+0x3b2>
    8a8c:	6066      	str	r6, [r4, #4]
    8a8e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8a90:	6027      	str	r7, [r4, #0]
    8a92:	1c5a      	adds	r2, r3, #1
    8a94:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8a96:	9238      	str	r2, [sp, #224]	; 0xe0
    8a98:	199b      	adds	r3, r3, r6
    8a9a:	2a07      	cmp	r2, #7
    8a9c:	9339      	str	r3, [sp, #228]	; 0xe4
    8a9e:	f300 83f7 	bgt.w	9290 <_svfprintf_r+0xbe8>
    8aa2:	3408      	adds	r4, #8
    8aa4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8aa8:	b173      	cbz	r3, 8ac8 <_svfprintf_r+0x420>
    8aaa:	2301      	movs	r3, #1
    8aac:	6063      	str	r3, [r4, #4]
    8aae:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8ab0:	aa43      	add	r2, sp, #268	; 0x10c
    8ab2:	3203      	adds	r2, #3
    8ab4:	6022      	str	r2, [r4, #0]
    8ab6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8ab8:	3301      	adds	r3, #1
    8aba:	9338      	str	r3, [sp, #224]	; 0xe0
    8abc:	3201      	adds	r2, #1
    8abe:	2b07      	cmp	r3, #7
    8ac0:	9239      	str	r2, [sp, #228]	; 0xe4
    8ac2:	f300 8340 	bgt.w	9146 <_svfprintf_r+0xa9e>
    8ac6:	3408      	adds	r4, #8
    8ac8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    8aca:	b16b      	cbz	r3, 8ae8 <_svfprintf_r+0x440>
    8acc:	2302      	movs	r3, #2
    8ace:	6063      	str	r3, [r4, #4]
    8ad0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8ad2:	aa43      	add	r2, sp, #268	; 0x10c
    8ad4:	6022      	str	r2, [r4, #0]
    8ad6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8ad8:	3301      	adds	r3, #1
    8ada:	9338      	str	r3, [sp, #224]	; 0xe0
    8adc:	3202      	adds	r2, #2
    8ade:	2b07      	cmp	r3, #7
    8ae0:	9239      	str	r2, [sp, #228]	; 0xe4
    8ae2:	f300 833a 	bgt.w	915a <_svfprintf_r+0xab2>
    8ae6:	3408      	adds	r4, #8
    8ae8:	9812      	ldr	r0, [sp, #72]	; 0x48
    8aea:	2880      	cmp	r0, #128	; 0x80
    8aec:	f000 82b2 	beq.w	9054 <_svfprintf_r+0x9ac>
    8af0:	9815      	ldr	r0, [sp, #84]	; 0x54
    8af2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8af4:	1ac6      	subs	r6, r0, r3
    8af6:	2e00      	cmp	r6, #0
    8af8:	dd2e      	ble.n	8b58 <_svfprintf_r+0x4b0>
    8afa:	2e10      	cmp	r6, #16
    8afc:	4fa7      	ldr	r7, [pc, #668]	; (8d9c <_svfprintf_r+0x6f4>)
    8afe:	bfc8      	it	gt
    8b00:	f04f 0810 	movgt.w	r8, #16
    8b04:	dc03      	bgt.n	8b0e <_svfprintf_r+0x466>
    8b06:	e01b      	b.n	8b40 <_svfprintf_r+0x498>
    8b08:	3e10      	subs	r6, #16
    8b0a:	2e10      	cmp	r6, #16
    8b0c:	dd18      	ble.n	8b40 <_svfprintf_r+0x498>
    8b0e:	f8c4 8004 	str.w	r8, [r4, #4]
    8b12:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8b14:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8b16:	3301      	adds	r3, #1
    8b18:	6027      	str	r7, [r4, #0]
    8b1a:	3210      	adds	r2, #16
    8b1c:	2b07      	cmp	r3, #7
    8b1e:	9239      	str	r2, [sp, #228]	; 0xe4
    8b20:	f104 0408 	add.w	r4, r4, #8
    8b24:	9338      	str	r3, [sp, #224]	; 0xe0
    8b26:	ddef      	ble.n	8b08 <_svfprintf_r+0x460>
    8b28:	9809      	ldr	r0, [sp, #36]	; 0x24
    8b2a:	4659      	mov	r1, fp
    8b2c:	aa37      	add	r2, sp, #220	; 0xdc
    8b2e:	464c      	mov	r4, r9
    8b30:	f7ff fd2c 	bl	858c <__sprint_r>
    8b34:	2800      	cmp	r0, #0
    8b36:	f47f af05 	bne.w	8944 <_svfprintf_r+0x29c>
    8b3a:	3e10      	subs	r6, #16
    8b3c:	2e10      	cmp	r6, #16
    8b3e:	dce6      	bgt.n	8b0e <_svfprintf_r+0x466>
    8b40:	6066      	str	r6, [r4, #4]
    8b42:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8b44:	6027      	str	r7, [r4, #0]
    8b46:	1c5a      	adds	r2, r3, #1
    8b48:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8b4a:	9238      	str	r2, [sp, #224]	; 0xe0
    8b4c:	199b      	adds	r3, r3, r6
    8b4e:	2a07      	cmp	r2, #7
    8b50:	9339      	str	r3, [sp, #228]	; 0xe4
    8b52:	f300 82ee 	bgt.w	9132 <_svfprintf_r+0xa8a>
    8b56:	3408      	adds	r4, #8
    8b58:	f41a 7f80 	tst.w	sl, #256	; 0x100
    8b5c:	f040 8219 	bne.w	8f92 <_svfprintf_r+0x8ea>
    8b60:	990e      	ldr	r1, [sp, #56]	; 0x38
    8b62:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8b64:	6061      	str	r1, [r4, #4]
    8b66:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8b68:	6022      	str	r2, [r4, #0]
    8b6a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8b6c:	3301      	adds	r3, #1
    8b6e:	9338      	str	r3, [sp, #224]	; 0xe0
    8b70:	1852      	adds	r2, r2, r1
    8b72:	2b07      	cmp	r3, #7
    8b74:	9239      	str	r2, [sp, #228]	; 0xe4
    8b76:	f77f aeb1 	ble.w	88dc <_svfprintf_r+0x234>
    8b7a:	9809      	ldr	r0, [sp, #36]	; 0x24
    8b7c:	4659      	mov	r1, fp
    8b7e:	aa37      	add	r2, sp, #220	; 0xdc
    8b80:	f7ff fd04 	bl	858c <__sprint_r>
    8b84:	2800      	cmp	r0, #0
    8b86:	f47f aedd 	bne.w	8944 <_svfprintf_r+0x29c>
    8b8a:	f01a 0f04 	tst.w	sl, #4
    8b8e:	464b      	mov	r3, r9
    8b90:	f47f aeaa 	bne.w	88e8 <_svfprintf_r+0x240>
    8b94:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8b96:	980d      	ldr	r0, [sp, #52]	; 0x34
    8b98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8b9a:	990c      	ldr	r1, [sp, #48]	; 0x30
    8b9c:	428a      	cmp	r2, r1
    8b9e:	bfac      	ite	ge
    8ba0:	1880      	addge	r0, r0, r2
    8ba2:	1840      	addlt	r0, r0, r1
    8ba4:	900d      	str	r0, [sp, #52]	; 0x34
    8ba6:	2b00      	cmp	r3, #0
    8ba8:	f040 829e 	bne.w	90e8 <_svfprintf_r+0xa40>
    8bac:	2300      	movs	r3, #0
    8bae:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    8bb2:	9338      	str	r3, [sp, #224]	; 0xe0
    8bb4:	464c      	mov	r4, r9
    8bb6:	e5a1      	b.n	86fc <_svfprintf_r+0x54>
    8bb8:	9214      	str	r2, [sp, #80]	; 0x50
    8bba:	2a00      	cmp	r2, #0
    8bbc:	f000 8504 	beq.w	95c8 <_svfprintf_r+0xf20>
    8bc0:	2001      	movs	r0, #1
    8bc2:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    8bc6:	f04f 0100 	mov.w	r1, #0
    8bca:	aa2d      	add	r2, sp, #180	; 0xb4
    8bcc:	900b      	str	r0, [sp, #44]	; 0x2c
    8bce:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8bd2:	9211      	str	r2, [sp, #68]	; 0x44
    8bd4:	900e      	str	r0, [sp, #56]	; 0x38
    8bd6:	2100      	movs	r1, #0
    8bd8:	9115      	str	r1, [sp, #84]	; 0x54
    8bda:	e71f      	b.n	8a1c <_svfprintf_r+0x374>
    8bdc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8be0:	2b00      	cmp	r3, #0
    8be2:	f040 840c 	bne.w	93fe <_svfprintf_r+0xd56>
    8be6:	990a      	ldr	r1, [sp, #40]	; 0x28
    8be8:	462b      	mov	r3, r5
    8bea:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    8bee:	782a      	ldrb	r2, [r5, #0]
    8bf0:	910a      	str	r1, [sp, #40]	; 0x28
    8bf2:	e5c2      	b.n	877a <_svfprintf_r+0xd2>
    8bf4:	990a      	ldr	r1, [sp, #40]	; 0x28
    8bf6:	f04a 0a01 	orr.w	sl, sl, #1
    8bfa:	782a      	ldrb	r2, [r5, #0]
    8bfc:	462b      	mov	r3, r5
    8bfe:	910a      	str	r1, [sp, #40]	; 0x28
    8c00:	e5bb      	b.n	877a <_svfprintf_r+0xd2>
    8c02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8c04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8c06:	681b      	ldr	r3, [r3, #0]
    8c08:	1d11      	adds	r1, r2, #4
    8c0a:	2b00      	cmp	r3, #0
    8c0c:	930c      	str	r3, [sp, #48]	; 0x30
    8c0e:	f2c0 85b2 	blt.w	9776 <_svfprintf_r+0x10ce>
    8c12:	782a      	ldrb	r2, [r5, #0]
    8c14:	462b      	mov	r3, r5
    8c16:	910a      	str	r1, [sp, #40]	; 0x28
    8c18:	e5af      	b.n	877a <_svfprintf_r+0xd2>
    8c1a:	990a      	ldr	r1, [sp, #40]	; 0x28
    8c1c:	462b      	mov	r3, r5
    8c1e:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    8c22:	782a      	ldrb	r2, [r5, #0]
    8c24:	910a      	str	r1, [sp, #40]	; 0x28
    8c26:	e5a8      	b.n	877a <_svfprintf_r+0xd2>
    8c28:	f04a 0a10 	orr.w	sl, sl, #16
    8c2c:	9214      	str	r2, [sp, #80]	; 0x50
    8c2e:	f01a 0f20 	tst.w	sl, #32
    8c32:	f000 8187 	beq.w	8f44 <_svfprintf_r+0x89c>
    8c36:	980a      	ldr	r0, [sp, #40]	; 0x28
    8c38:	1dc3      	adds	r3, r0, #7
    8c3a:	f023 0307 	bic.w	r3, r3, #7
    8c3e:	f103 0108 	add.w	r1, r3, #8
    8c42:	910a      	str	r1, [sp, #40]	; 0x28
    8c44:	e9d3 6700 	ldrd	r6, r7, [r3]
    8c48:	2e00      	cmp	r6, #0
    8c4a:	f177 0000 	sbcs.w	r0, r7, #0
    8c4e:	f2c0 8376 	blt.w	933e <_svfprintf_r+0xc96>
    8c52:	ea56 0107 	orrs.w	r1, r6, r7
    8c56:	f04f 0301 	mov.w	r3, #1
    8c5a:	bf0c      	ite	eq
    8c5c:	2200      	moveq	r2, #0
    8c5e:	2201      	movne	r2, #1
    8c60:	f1b8 0f00 	cmp.w	r8, #0
    8c64:	bfa8      	it	ge
    8c66:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    8c6a:	f1b8 0f00 	cmp.w	r8, #0
    8c6e:	bf18      	it	ne
    8c70:	f042 0201 	orrne.w	r2, r2, #1
    8c74:	2a00      	cmp	r2, #0
    8c76:	f47f aea0 	bne.w	89ba <_svfprintf_r+0x312>
    8c7a:	2b00      	cmp	r3, #0
    8c7c:	f040 81e5 	bne.w	904a <_svfprintf_r+0x9a2>
    8c80:	f01a 0f01 	tst.w	sl, #1
    8c84:	f000 81e1 	beq.w	904a <_svfprintf_r+0x9a2>
    8c88:	2330      	movs	r3, #48	; 0x30
    8c8a:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    8c8e:	ab2d      	add	r3, sp, #180	; 0xb4
    8c90:	2001      	movs	r0, #1
    8c92:	3327      	adds	r3, #39	; 0x27
    8c94:	900e      	str	r0, [sp, #56]	; 0x38
    8c96:	9311      	str	r3, [sp, #68]	; 0x44
    8c98:	e6b3      	b.n	8a02 <_svfprintf_r+0x35a>
    8c9a:	f01a 0f08 	tst.w	sl, #8
    8c9e:	9214      	str	r2, [sp, #80]	; 0x50
    8ca0:	f000 83bf 	beq.w	9422 <_svfprintf_r+0xd7a>
    8ca4:	980a      	ldr	r0, [sp, #40]	; 0x28
    8ca6:	1dc3      	adds	r3, r0, #7
    8ca8:	f023 0307 	bic.w	r3, r3, #7
    8cac:	f103 0108 	add.w	r1, r3, #8
    8cb0:	910a      	str	r1, [sp, #40]	; 0x28
    8cb2:	685e      	ldr	r6, [r3, #4]
    8cb4:	681f      	ldr	r7, [r3, #0]
    8cb6:	9619      	str	r6, [sp, #100]	; 0x64
    8cb8:	9710      	str	r7, [sp, #64]	; 0x40
    8cba:	4638      	mov	r0, r7
    8cbc:	4631      	mov	r1, r6
    8cbe:	f006 fe85 	bl	f9cc <__isinfd>
    8cc2:	4603      	mov	r3, r0
    8cc4:	2800      	cmp	r0, #0
    8cc6:	f000 8493 	beq.w	95f0 <_svfprintf_r+0xf48>
    8cca:	4638      	mov	r0, r7
    8ccc:	2200      	movs	r2, #0
    8cce:	2300      	movs	r3, #0
    8cd0:	4631      	mov	r1, r6
    8cd2:	f009 fa47 	bl	12164 <__aeabi_dcmplt>
    8cd6:	2800      	cmp	r0, #0
    8cd8:	f040 8415 	bne.w	9506 <_svfprintf_r+0xe5e>
    8cdc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8ce0:	2003      	movs	r0, #3
    8ce2:	f642 726c 	movw	r2, #12140	; 0x2f6c
    8ce6:	f642 7168 	movw	r1, #12136	; 0x2f68
    8cea:	900b      	str	r0, [sp, #44]	; 0x2c
    8cec:	9814      	ldr	r0, [sp, #80]	; 0x50
    8cee:	f2c0 0101 	movt	r1, #1
    8cf2:	f2c0 0201 	movt	r2, #1
    8cf6:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    8cfa:	2847      	cmp	r0, #71	; 0x47
    8cfc:	bfd8      	it	le
    8cfe:	460a      	movle	r2, r1
    8d00:	2103      	movs	r1, #3
    8d02:	9211      	str	r2, [sp, #68]	; 0x44
    8d04:	2200      	movs	r2, #0
    8d06:	910e      	str	r1, [sp, #56]	; 0x38
    8d08:	9215      	str	r2, [sp, #84]	; 0x54
    8d0a:	e683      	b.n	8a14 <_svfprintf_r+0x36c>
    8d0c:	990a      	ldr	r1, [sp, #40]	; 0x28
    8d0e:	f04a 0a08 	orr.w	sl, sl, #8
    8d12:	782a      	ldrb	r2, [r5, #0]
    8d14:	462b      	mov	r3, r5
    8d16:	910a      	str	r1, [sp, #40]	; 0x28
    8d18:	e52f      	b.n	877a <_svfprintf_r+0xd2>
    8d1a:	990a      	ldr	r1, [sp, #40]	; 0x28
    8d1c:	782a      	ldrb	r2, [r5, #0]
    8d1e:	f04a 0a04 	orr.w	sl, sl, #4
    8d22:	462b      	mov	r3, r5
    8d24:	910a      	str	r1, [sp, #40]	; 0x28
    8d26:	e528      	b.n	877a <_svfprintf_r+0xd2>
    8d28:	462b      	mov	r3, r5
    8d2a:	f813 2b01 	ldrb.w	r2, [r3], #1
    8d2e:	2a2a      	cmp	r2, #42	; 0x2a
    8d30:	f000 86cf 	beq.w	9ad2 <_svfprintf_r+0x142a>
    8d34:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8d38:	2909      	cmp	r1, #9
    8d3a:	bf88      	it	hi
    8d3c:	f04f 0800 	movhi.w	r8, #0
    8d40:	d810      	bhi.n	8d64 <_svfprintf_r+0x6bc>
    8d42:	3502      	adds	r5, #2
    8d44:	f04f 0800 	mov.w	r8, #0
    8d48:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    8d4c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    8d50:	462b      	mov	r3, r5
    8d52:	3501      	adds	r5, #1
    8d54:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    8d58:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8d5c:	2909      	cmp	r1, #9
    8d5e:	d9f3      	bls.n	8d48 <_svfprintf_r+0x6a0>
    8d60:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    8d64:	461d      	mov	r5, r3
    8d66:	e509      	b.n	877c <_svfprintf_r+0xd4>
    8d68:	990a      	ldr	r1, [sp, #40]	; 0x28
    8d6a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    8d6e:	782a      	ldrb	r2, [r5, #0]
    8d70:	462b      	mov	r3, r5
    8d72:	910a      	str	r1, [sp, #40]	; 0x28
    8d74:	e501      	b.n	877a <_svfprintf_r+0xd2>
    8d76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8d7a:	2600      	movs	r6, #0
    8d7c:	462b      	mov	r3, r5
    8d7e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    8d82:	f813 2b01 	ldrb.w	r2, [r3], #1
    8d86:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    8d8a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    8d8e:	461d      	mov	r5, r3
    8d90:	2909      	cmp	r1, #9
    8d92:	d9f3      	bls.n	8d7c <_svfprintf_r+0x6d4>
    8d94:	960c      	str	r6, [sp, #48]	; 0x30
    8d96:	461d      	mov	r5, r3
    8d98:	e4f0      	b.n	877c <_svfprintf_r+0xd4>
    8d9a:	bf00      	nop
    8d9c:	00012f44 	.word	0x00012f44
    8da0:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    8da4:	990a      	ldr	r1, [sp, #40]	; 0x28
    8da6:	e734      	b.n	8c12 <_svfprintf_r+0x56a>
    8da8:	782a      	ldrb	r2, [r5, #0]
    8daa:	2a6c      	cmp	r2, #108	; 0x6c
    8dac:	f000 8418 	beq.w	95e0 <_svfprintf_r+0xf38>
    8db0:	990a      	ldr	r1, [sp, #40]	; 0x28
    8db2:	f04a 0a10 	orr.w	sl, sl, #16
    8db6:	462b      	mov	r3, r5
    8db8:	910a      	str	r1, [sp, #40]	; 0x28
    8dba:	e4de      	b.n	877a <_svfprintf_r+0xd2>
    8dbc:	f01a 0f20 	tst.w	sl, #32
    8dc0:	f000 8323 	beq.w	940a <_svfprintf_r+0xd62>
    8dc4:	990a      	ldr	r1, [sp, #40]	; 0x28
    8dc6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8dc8:	680b      	ldr	r3, [r1, #0]
    8dca:	4610      	mov	r0, r2
    8dcc:	ea4f 71e0 	mov.w	r1, r0, asr #31
    8dd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8dd2:	e9c3 0100 	strd	r0, r1, [r3]
    8dd6:	f102 0a04 	add.w	sl, r2, #4
    8dda:	e48f      	b.n	86fc <_svfprintf_r+0x54>
    8ddc:	f01a 0320 	ands.w	r3, sl, #32
    8de0:	9214      	str	r2, [sp, #80]	; 0x50
    8de2:	f000 80c7 	beq.w	8f74 <_svfprintf_r+0x8cc>
    8de6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8de8:	1dda      	adds	r2, r3, #7
    8dea:	2300      	movs	r3, #0
    8dec:	f022 0207 	bic.w	r2, r2, #7
    8df0:	f102 0008 	add.w	r0, r2, #8
    8df4:	900a      	str	r0, [sp, #40]	; 0x28
    8df6:	e9d2 6700 	ldrd	r6, r7, [r2]
    8dfa:	ea56 0107 	orrs.w	r1, r6, r7
    8dfe:	bf0c      	ite	eq
    8e00:	2200      	moveq	r2, #0
    8e02:	2201      	movne	r2, #1
    8e04:	e5c8      	b.n	8998 <_svfprintf_r+0x2f0>
    8e06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8e08:	f642 7078 	movw	r0, #12152	; 0x2f78
    8e0c:	990a      	ldr	r1, [sp, #40]	; 0x28
    8e0e:	2378      	movs	r3, #120	; 0x78
    8e10:	f2c0 0001 	movt	r0, #1
    8e14:	9314      	str	r3, [sp, #80]	; 0x50
    8e16:	6816      	ldr	r6, [r2, #0]
    8e18:	3104      	adds	r1, #4
    8e1a:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    8e1e:	f04a 0a02 	orr.w	sl, sl, #2
    8e22:	2330      	movs	r3, #48	; 0x30
    8e24:	1e32      	subs	r2, r6, #0
    8e26:	bf18      	it	ne
    8e28:	2201      	movne	r2, #1
    8e2a:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    8e2e:	4636      	mov	r6, r6
    8e30:	f04f 0700 	mov.w	r7, #0
    8e34:	9017      	str	r0, [sp, #92]	; 0x5c
    8e36:	2302      	movs	r3, #2
    8e38:	910a      	str	r1, [sp, #40]	; 0x28
    8e3a:	e5ad      	b.n	8998 <_svfprintf_r+0x2f0>
    8e3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8e3e:	9214      	str	r2, [sp, #80]	; 0x50
    8e40:	f04f 0200 	mov.w	r2, #0
    8e44:	1d18      	adds	r0, r3, #4
    8e46:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    8e4a:	681b      	ldr	r3, [r3, #0]
    8e4c:	900a      	str	r0, [sp, #40]	; 0x28
    8e4e:	9311      	str	r3, [sp, #68]	; 0x44
    8e50:	2b00      	cmp	r3, #0
    8e52:	f000 854d 	beq.w	98f0 <_svfprintf_r+0x1248>
    8e56:	f1b8 0f00 	cmp.w	r8, #0
    8e5a:	9811      	ldr	r0, [sp, #68]	; 0x44
    8e5c:	f2c0 852a 	blt.w	98b4 <_svfprintf_r+0x120c>
    8e60:	2100      	movs	r1, #0
    8e62:	4642      	mov	r2, r8
    8e64:	f005 fd60 	bl	e928 <memchr>
    8e68:	4603      	mov	r3, r0
    8e6a:	2800      	cmp	r0, #0
    8e6c:	f000 856e 	beq.w	994c <_svfprintf_r+0x12a4>
    8e70:	9811      	ldr	r0, [sp, #68]	; 0x44
    8e72:	1a1b      	subs	r3, r3, r0
    8e74:	930e      	str	r3, [sp, #56]	; 0x38
    8e76:	4543      	cmp	r3, r8
    8e78:	f340 8482 	ble.w	9780 <_svfprintf_r+0x10d8>
    8e7c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    8e80:	2100      	movs	r1, #0
    8e82:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    8e86:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8e8a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    8e8e:	9115      	str	r1, [sp, #84]	; 0x54
    8e90:	e5c0      	b.n	8a14 <_svfprintf_r+0x36c>
    8e92:	f01a 0f20 	tst.w	sl, #32
    8e96:	9214      	str	r2, [sp, #80]	; 0x50
    8e98:	d010      	beq.n	8ebc <_svfprintf_r+0x814>
    8e9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8e9c:	1dda      	adds	r2, r3, #7
    8e9e:	2301      	movs	r3, #1
    8ea0:	e7a4      	b.n	8dec <_svfprintf_r+0x744>
    8ea2:	990a      	ldr	r1, [sp, #40]	; 0x28
    8ea4:	f04a 0a20 	orr.w	sl, sl, #32
    8ea8:	782a      	ldrb	r2, [r5, #0]
    8eaa:	462b      	mov	r3, r5
    8eac:	910a      	str	r1, [sp, #40]	; 0x28
    8eae:	e464      	b.n	877a <_svfprintf_r+0xd2>
    8eb0:	f04a 0a10 	orr.w	sl, sl, #16
    8eb4:	9214      	str	r2, [sp, #80]	; 0x50
    8eb6:	f01a 0f20 	tst.w	sl, #32
    8eba:	d1ee      	bne.n	8e9a <_svfprintf_r+0x7f2>
    8ebc:	f01a 0f10 	tst.w	sl, #16
    8ec0:	f040 8254 	bne.w	936c <_svfprintf_r+0xcc4>
    8ec4:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8ec8:	f000 8250 	beq.w	936c <_svfprintf_r+0xcc4>
    8ecc:	980a      	ldr	r0, [sp, #40]	; 0x28
    8ece:	2301      	movs	r3, #1
    8ed0:	1d01      	adds	r1, r0, #4
    8ed2:	910a      	str	r1, [sp, #40]	; 0x28
    8ed4:	8806      	ldrh	r6, [r0, #0]
    8ed6:	1e32      	subs	r2, r6, #0
    8ed8:	bf18      	it	ne
    8eda:	2201      	movne	r2, #1
    8edc:	4636      	mov	r6, r6
    8ede:	f04f 0700 	mov.w	r7, #0
    8ee2:	e559      	b.n	8998 <_svfprintf_r+0x2f0>
    8ee4:	f01a 0f20 	tst.w	sl, #32
    8ee8:	9214      	str	r2, [sp, #80]	; 0x50
    8eea:	f642 7254 	movw	r2, #12116	; 0x2f54
    8eee:	f2c0 0201 	movt	r2, #1
    8ef2:	9217      	str	r2, [sp, #92]	; 0x5c
    8ef4:	f47f ad3d 	bne.w	8972 <_svfprintf_r+0x2ca>
    8ef8:	f01a 0f10 	tst.w	sl, #16
    8efc:	f040 822d 	bne.w	935a <_svfprintf_r+0xcb2>
    8f00:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8f04:	f000 8229 	beq.w	935a <_svfprintf_r+0xcb2>
    8f08:	990a      	ldr	r1, [sp, #40]	; 0x28
    8f0a:	1d0a      	adds	r2, r1, #4
    8f0c:	920a      	str	r2, [sp, #40]	; 0x28
    8f0e:	880e      	ldrh	r6, [r1, #0]
    8f10:	4636      	mov	r6, r6
    8f12:	f04f 0700 	mov.w	r7, #0
    8f16:	e535      	b.n	8984 <_svfprintf_r+0x2dc>
    8f18:	9214      	str	r2, [sp, #80]	; 0x50
    8f1a:	2001      	movs	r0, #1
    8f1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8f1e:	f04f 0100 	mov.w	r1, #0
    8f22:	900b      	str	r0, [sp, #44]	; 0x2c
    8f24:	900e      	str	r0, [sp, #56]	; 0x38
    8f26:	6813      	ldr	r3, [r2, #0]
    8f28:	3204      	adds	r2, #4
    8f2a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    8f2e:	920a      	str	r2, [sp, #40]	; 0x28
    8f30:	aa2d      	add	r2, sp, #180	; 0xb4
    8f32:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    8f36:	9211      	str	r2, [sp, #68]	; 0x44
    8f38:	e64d      	b.n	8bd6 <_svfprintf_r+0x52e>
    8f3a:	f01a 0f20 	tst.w	sl, #32
    8f3e:	9214      	str	r2, [sp, #80]	; 0x50
    8f40:	f47f ae79 	bne.w	8c36 <_svfprintf_r+0x58e>
    8f44:	f01a 0f10 	tst.w	sl, #16
    8f48:	f040 81ed 	bne.w	9326 <_svfprintf_r+0xc7e>
    8f4c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    8f50:	f000 81e9 	beq.w	9326 <_svfprintf_r+0xc7e>
    8f54:	980a      	ldr	r0, [sp, #40]	; 0x28
    8f56:	1d01      	adds	r1, r0, #4
    8f58:	910a      	str	r1, [sp, #40]	; 0x28
    8f5a:	f9b0 6000 	ldrsh.w	r6, [r0]
    8f5e:	4636      	mov	r6, r6
    8f60:	ea4f 77e6 	mov.w	r7, r6, asr #31
    8f64:	e670      	b.n	8c48 <_svfprintf_r+0x5a0>
    8f66:	f04a 0a10 	orr.w	sl, sl, #16
    8f6a:	9214      	str	r2, [sp, #80]	; 0x50
    8f6c:	f01a 0320 	ands.w	r3, sl, #32
    8f70:	f47f af39 	bne.w	8de6 <_svfprintf_r+0x73e>
    8f74:	f01a 0210 	ands.w	r2, sl, #16
    8f78:	f000 825f 	beq.w	943a <_svfprintf_r+0xd92>
    8f7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8f7e:	1d10      	adds	r0, r2, #4
    8f80:	900a      	str	r0, [sp, #40]	; 0x28
    8f82:	6816      	ldr	r6, [r2, #0]
    8f84:	1e32      	subs	r2, r6, #0
    8f86:	bf18      	it	ne
    8f88:	2201      	movne	r2, #1
    8f8a:	4636      	mov	r6, r6
    8f8c:	f04f 0700 	mov.w	r7, #0
    8f90:	e502      	b.n	8998 <_svfprintf_r+0x2f0>
    8f92:	9b14      	ldr	r3, [sp, #80]	; 0x50
    8f94:	2b65      	cmp	r3, #101	; 0x65
    8f96:	f77f ac5a 	ble.w	884e <_svfprintf_r+0x1a6>
    8f9a:	9810      	ldr	r0, [sp, #64]	; 0x40
    8f9c:	2200      	movs	r2, #0
    8f9e:	2300      	movs	r3, #0
    8fa0:	9919      	ldr	r1, [sp, #100]	; 0x64
    8fa2:	f009 f8d5 	bl	12150 <__aeabi_dcmpeq>
    8fa6:	2800      	cmp	r0, #0
    8fa8:	f000 80e1 	beq.w	916e <_svfprintf_r+0xac6>
    8fac:	2301      	movs	r3, #1
    8fae:	6063      	str	r3, [r4, #4]
    8fb0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8fb2:	f642 7394 	movw	r3, #12180	; 0x2f94
    8fb6:	f2c0 0301 	movt	r3, #1
    8fba:	6023      	str	r3, [r4, #0]
    8fbc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    8fbe:	3201      	adds	r2, #1
    8fc0:	9238      	str	r2, [sp, #224]	; 0xe0
    8fc2:	3301      	adds	r3, #1
    8fc4:	2a07      	cmp	r2, #7
    8fc6:	9339      	str	r3, [sp, #228]	; 0xe4
    8fc8:	bfd8      	it	le
    8fca:	f104 0308 	addle.w	r3, r4, #8
    8fce:	f300 829f 	bgt.w	9510 <_svfprintf_r+0xe68>
    8fd2:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8fd4:	9818      	ldr	r0, [sp, #96]	; 0x60
    8fd6:	4282      	cmp	r2, r0
    8fd8:	db03      	blt.n	8fe2 <_svfprintf_r+0x93a>
    8fda:	f01a 0f01 	tst.w	sl, #1
    8fde:	f43f ac7f 	beq.w	88e0 <_svfprintf_r+0x238>
    8fe2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    8fe4:	2201      	movs	r2, #1
    8fe6:	605a      	str	r2, [r3, #4]
    8fe8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8fea:	6019      	str	r1, [r3, #0]
    8fec:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8fee:	3201      	adds	r2, #1
    8ff0:	9238      	str	r2, [sp, #224]	; 0xe0
    8ff2:	3101      	adds	r1, #1
    8ff4:	2a07      	cmp	r2, #7
    8ff6:	9139      	str	r1, [sp, #228]	; 0xe4
    8ff8:	f300 83eb 	bgt.w	97d2 <_svfprintf_r+0x112a>
    8ffc:	3308      	adds	r3, #8
    8ffe:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9000:	1e56      	subs	r6, r2, #1
    9002:	2e00      	cmp	r6, #0
    9004:	f77f ac6c 	ble.w	88e0 <_svfprintf_r+0x238>
    9008:	2e10      	cmp	r6, #16
    900a:	4fa0      	ldr	r7, [pc, #640]	; (928c <_svfprintf_r+0xbe4>)
    900c:	f340 81e9 	ble.w	93e2 <_svfprintf_r+0xd3a>
    9010:	2410      	movs	r4, #16
    9012:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    9016:	e003      	b.n	9020 <_svfprintf_r+0x978>
    9018:	3e10      	subs	r6, #16
    901a:	2e10      	cmp	r6, #16
    901c:	f340 81e1 	ble.w	93e2 <_svfprintf_r+0xd3a>
    9020:	605c      	str	r4, [r3, #4]
    9022:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    9024:	9939      	ldr	r1, [sp, #228]	; 0xe4
    9026:	3201      	adds	r2, #1
    9028:	601f      	str	r7, [r3, #0]
    902a:	3110      	adds	r1, #16
    902c:	2a07      	cmp	r2, #7
    902e:	9139      	str	r1, [sp, #228]	; 0xe4
    9030:	f103 0308 	add.w	r3, r3, #8
    9034:	9238      	str	r2, [sp, #224]	; 0xe0
    9036:	ddef      	ble.n	9018 <_svfprintf_r+0x970>
    9038:	9809      	ldr	r0, [sp, #36]	; 0x24
    903a:	4659      	mov	r1, fp
    903c:	4642      	mov	r2, r8
    903e:	f7ff faa5 	bl	858c <__sprint_r>
    9042:	464b      	mov	r3, r9
    9044:	2800      	cmp	r0, #0
    9046:	d0e7      	beq.n	9018 <_svfprintf_r+0x970>
    9048:	e47c      	b.n	8944 <_svfprintf_r+0x29c>
    904a:	9916      	ldr	r1, [sp, #88]	; 0x58
    904c:	2200      	movs	r2, #0
    904e:	920e      	str	r2, [sp, #56]	; 0x38
    9050:	9111      	str	r1, [sp, #68]	; 0x44
    9052:	e4d6      	b.n	8a02 <_svfprintf_r+0x35a>
    9054:	990c      	ldr	r1, [sp, #48]	; 0x30
    9056:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9058:	1a8e      	subs	r6, r1, r2
    905a:	2e00      	cmp	r6, #0
    905c:	f77f ad48 	ble.w	8af0 <_svfprintf_r+0x448>
    9060:	2e10      	cmp	r6, #16
    9062:	4f8a      	ldr	r7, [pc, #552]	; (928c <_svfprintf_r+0xbe4>)
    9064:	bfc8      	it	gt
    9066:	f04f 0810 	movgt.w	r8, #16
    906a:	dc03      	bgt.n	9074 <_svfprintf_r+0x9cc>
    906c:	e01b      	b.n	90a6 <_svfprintf_r+0x9fe>
    906e:	3e10      	subs	r6, #16
    9070:	2e10      	cmp	r6, #16
    9072:	dd18      	ble.n	90a6 <_svfprintf_r+0x9fe>
    9074:	f8c4 8004 	str.w	r8, [r4, #4]
    9078:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    907a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    907c:	3301      	adds	r3, #1
    907e:	6027      	str	r7, [r4, #0]
    9080:	3210      	adds	r2, #16
    9082:	2b07      	cmp	r3, #7
    9084:	9239      	str	r2, [sp, #228]	; 0xe4
    9086:	f104 0408 	add.w	r4, r4, #8
    908a:	9338      	str	r3, [sp, #224]	; 0xe0
    908c:	ddef      	ble.n	906e <_svfprintf_r+0x9c6>
    908e:	9809      	ldr	r0, [sp, #36]	; 0x24
    9090:	4659      	mov	r1, fp
    9092:	aa37      	add	r2, sp, #220	; 0xdc
    9094:	464c      	mov	r4, r9
    9096:	f7ff fa79 	bl	858c <__sprint_r>
    909a:	2800      	cmp	r0, #0
    909c:	f47f ac52 	bne.w	8944 <_svfprintf_r+0x29c>
    90a0:	3e10      	subs	r6, #16
    90a2:	2e10      	cmp	r6, #16
    90a4:	dce6      	bgt.n	9074 <_svfprintf_r+0x9cc>
    90a6:	6066      	str	r6, [r4, #4]
    90a8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    90aa:	6027      	str	r7, [r4, #0]
    90ac:	1c5a      	adds	r2, r3, #1
    90ae:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    90b0:	9238      	str	r2, [sp, #224]	; 0xe0
    90b2:	199b      	adds	r3, r3, r6
    90b4:	2a07      	cmp	r2, #7
    90b6:	9339      	str	r3, [sp, #228]	; 0xe4
    90b8:	f300 8188 	bgt.w	93cc <_svfprintf_r+0xd24>
    90bc:	3408      	adds	r4, #8
    90be:	e517      	b.n	8af0 <_svfprintf_r+0x448>
    90c0:	605e      	str	r6, [r3, #4]
    90c2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    90c4:	601f      	str	r7, [r3, #0]
    90c6:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    90c8:	3201      	adds	r2, #1
    90ca:	9238      	str	r2, [sp, #224]	; 0xe0
    90cc:	18f3      	adds	r3, r6, r3
    90ce:	2a07      	cmp	r2, #7
    90d0:	9339      	str	r3, [sp, #228]	; 0xe4
    90d2:	f77f ad60 	ble.w	8b96 <_svfprintf_r+0x4ee>
    90d6:	9809      	ldr	r0, [sp, #36]	; 0x24
    90d8:	4659      	mov	r1, fp
    90da:	aa37      	add	r2, sp, #220	; 0xdc
    90dc:	f7ff fa56 	bl	858c <__sprint_r>
    90e0:	2800      	cmp	r0, #0
    90e2:	f43f ad57 	beq.w	8b94 <_svfprintf_r+0x4ec>
    90e6:	e42d      	b.n	8944 <_svfprintf_r+0x29c>
    90e8:	9809      	ldr	r0, [sp, #36]	; 0x24
    90ea:	4659      	mov	r1, fp
    90ec:	aa37      	add	r2, sp, #220	; 0xdc
    90ee:	f7ff fa4d 	bl	858c <__sprint_r>
    90f2:	2800      	cmp	r0, #0
    90f4:	f43f ad5a 	beq.w	8bac <_svfprintf_r+0x504>
    90f8:	e424      	b.n	8944 <_svfprintf_r+0x29c>
    90fa:	f01a 0f01 	tst.w	sl, #1
    90fe:	f47f abaa 	bne.w	8856 <_svfprintf_r+0x1ae>
    9102:	2301      	movs	r3, #1
    9104:	6063      	str	r3, [r4, #4]
    9106:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    9108:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    910a:	3301      	adds	r3, #1
    910c:	9911      	ldr	r1, [sp, #68]	; 0x44
    910e:	3201      	adds	r2, #1
    9110:	2b07      	cmp	r3, #7
    9112:	9239      	str	r2, [sp, #228]	; 0xe4
    9114:	6021      	str	r1, [r4, #0]
    9116:	9338      	str	r3, [sp, #224]	; 0xe0
    9118:	f77f abd1 	ble.w	88be <_svfprintf_r+0x216>
    911c:	9809      	ldr	r0, [sp, #36]	; 0x24
    911e:	4659      	mov	r1, fp
    9120:	aa37      	add	r2, sp, #220	; 0xdc
    9122:	f7ff fa33 	bl	858c <__sprint_r>
    9126:	2800      	cmp	r0, #0
    9128:	f47f ac0c 	bne.w	8944 <_svfprintf_r+0x29c>
    912c:	464c      	mov	r4, r9
    912e:	f7ff bbc7 	b.w	88c0 <_svfprintf_r+0x218>
    9132:	9809      	ldr	r0, [sp, #36]	; 0x24
    9134:	4659      	mov	r1, fp
    9136:	aa37      	add	r2, sp, #220	; 0xdc
    9138:	f7ff fa28 	bl	858c <__sprint_r>
    913c:	2800      	cmp	r0, #0
    913e:	f47f ac01 	bne.w	8944 <_svfprintf_r+0x29c>
    9142:	464c      	mov	r4, r9
    9144:	e508      	b.n	8b58 <_svfprintf_r+0x4b0>
    9146:	9809      	ldr	r0, [sp, #36]	; 0x24
    9148:	4659      	mov	r1, fp
    914a:	aa37      	add	r2, sp, #220	; 0xdc
    914c:	f7ff fa1e 	bl	858c <__sprint_r>
    9150:	2800      	cmp	r0, #0
    9152:	f47f abf7 	bne.w	8944 <_svfprintf_r+0x29c>
    9156:	464c      	mov	r4, r9
    9158:	e4b6      	b.n	8ac8 <_svfprintf_r+0x420>
    915a:	9809      	ldr	r0, [sp, #36]	; 0x24
    915c:	4659      	mov	r1, fp
    915e:	aa37      	add	r2, sp, #220	; 0xdc
    9160:	f7ff fa14 	bl	858c <__sprint_r>
    9164:	2800      	cmp	r0, #0
    9166:	f47f abed 	bne.w	8944 <_svfprintf_r+0x29c>
    916a:	464c      	mov	r4, r9
    916c:	e4bc      	b.n	8ae8 <_svfprintf_r+0x440>
    916e:	9b42      	ldr	r3, [sp, #264]	; 0x108
    9170:	2b00      	cmp	r3, #0
    9172:	f340 81d9 	ble.w	9528 <_svfprintf_r+0xe80>
    9176:	9918      	ldr	r1, [sp, #96]	; 0x60
    9178:	428b      	cmp	r3, r1
    917a:	f2c0 816f 	blt.w	945c <_svfprintf_r+0xdb4>
    917e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    9180:	6061      	str	r1, [r4, #4]
    9182:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    9184:	6022      	str	r2, [r4, #0]
    9186:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    9188:	3301      	adds	r3, #1
    918a:	9338      	str	r3, [sp, #224]	; 0xe0
    918c:	1852      	adds	r2, r2, r1
    918e:	2b07      	cmp	r3, #7
    9190:	9239      	str	r2, [sp, #228]	; 0xe4
    9192:	bfd8      	it	le
    9194:	f104 0308 	addle.w	r3, r4, #8
    9198:	f300 83ba 	bgt.w	9910 <_svfprintf_r+0x1268>
    919c:	9c42      	ldr	r4, [sp, #264]	; 0x108
    919e:	9818      	ldr	r0, [sp, #96]	; 0x60
    91a0:	1a24      	subs	r4, r4, r0
    91a2:	2c00      	cmp	r4, #0
    91a4:	f340 819b 	ble.w	94de <_svfprintf_r+0xe36>
    91a8:	2c10      	cmp	r4, #16
    91aa:	4f38      	ldr	r7, [pc, #224]	; (928c <_svfprintf_r+0xbe4>)
    91ac:	f340 818b 	ble.w	94c6 <_svfprintf_r+0xe1e>
    91b0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    91b4:	2610      	movs	r6, #16
    91b6:	46aa      	mov	sl, r5
    91b8:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    91bc:	9d09      	ldr	r5, [sp, #36]	; 0x24
    91be:	e003      	b.n	91c8 <_svfprintf_r+0xb20>
    91c0:	3c10      	subs	r4, #16
    91c2:	2c10      	cmp	r4, #16
    91c4:	f340 817c 	ble.w	94c0 <_svfprintf_r+0xe18>
    91c8:	605e      	str	r6, [r3, #4]
    91ca:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    91cc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    91ce:	3201      	adds	r2, #1
    91d0:	601f      	str	r7, [r3, #0]
    91d2:	3110      	adds	r1, #16
    91d4:	2a07      	cmp	r2, #7
    91d6:	9139      	str	r1, [sp, #228]	; 0xe4
    91d8:	f103 0308 	add.w	r3, r3, #8
    91dc:	9238      	str	r2, [sp, #224]	; 0xe0
    91de:	ddef      	ble.n	91c0 <_svfprintf_r+0xb18>
    91e0:	4628      	mov	r0, r5
    91e2:	4659      	mov	r1, fp
    91e4:	4642      	mov	r2, r8
    91e6:	f7ff f9d1 	bl	858c <__sprint_r>
    91ea:	464b      	mov	r3, r9
    91ec:	2800      	cmp	r0, #0
    91ee:	d0e7      	beq.n	91c0 <_svfprintf_r+0xb18>
    91f0:	f7ff bba8 	b.w	8944 <_svfprintf_r+0x29c>
    91f4:	9816      	ldr	r0, [sp, #88]	; 0x58
    91f6:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    91fa:	4603      	mov	r3, r0
    91fc:	9011      	str	r0, [sp, #68]	; 0x44
    91fe:	0931      	lsrs	r1, r6, #4
    9200:	f006 020f 	and.w	r2, r6, #15
    9204:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    9208:	0938      	lsrs	r0, r7, #4
    920a:	f81c 2002 	ldrb.w	r2, [ip, r2]
    920e:	460e      	mov	r6, r1
    9210:	4607      	mov	r7, r0
    9212:	ea56 0107 	orrs.w	r1, r6, r7
    9216:	f803 2d01 	strb.w	r2, [r3, #-1]!
    921a:	d1f0      	bne.n	91fe <_svfprintf_r+0xb56>
    921c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    921e:	9311      	str	r3, [sp, #68]	; 0x44
    9220:	1ad2      	subs	r2, r2, r3
    9222:	920e      	str	r2, [sp, #56]	; 0x38
    9224:	f7ff bbed 	b.w	8a02 <_svfprintf_r+0x35a>
    9228:	2300      	movs	r3, #0
    922a:	2209      	movs	r2, #9
    922c:	42b2      	cmp	r2, r6
    922e:	eb73 0007 	sbcs.w	r0, r3, r7
    9232:	9b16      	ldr	r3, [sp, #88]	; 0x58
    9234:	bf3e      	ittt	cc
    9236:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    923a:	46a0      	movcc	r8, r4
    923c:	461c      	movcc	r4, r3
    923e:	d21a      	bcs.n	9276 <_svfprintf_r+0xbce>
    9240:	4630      	mov	r0, r6
    9242:	4639      	mov	r1, r7
    9244:	220a      	movs	r2, #10
    9246:	2300      	movs	r3, #0
    9248:	f009 f89a 	bl	12380 <__aeabi_uldivmod>
    924c:	4630      	mov	r0, r6
    924e:	4639      	mov	r1, r7
    9250:	2300      	movs	r3, #0
    9252:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    9256:	220a      	movs	r2, #10
    9258:	f804 cd01 	strb.w	ip, [r4, #-1]!
    925c:	f009 f890 	bl	12380 <__aeabi_uldivmod>
    9260:	4606      	mov	r6, r0
    9262:	460f      	mov	r7, r1
    9264:	2009      	movs	r0, #9
    9266:	2100      	movs	r1, #0
    9268:	42b0      	cmp	r0, r6
    926a:	41b9      	sbcs	r1, r7
    926c:	d3e8      	bcc.n	9240 <_svfprintf_r+0xb98>
    926e:	4623      	mov	r3, r4
    9270:	4644      	mov	r4, r8
    9272:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    9276:	1e5a      	subs	r2, r3, #1
    9278:	3630      	adds	r6, #48	; 0x30
    927a:	9211      	str	r2, [sp, #68]	; 0x44
    927c:	f803 6c01 	strb.w	r6, [r3, #-1]
    9280:	9b16      	ldr	r3, [sp, #88]	; 0x58
    9282:	1a9b      	subs	r3, r3, r2
    9284:	930e      	str	r3, [sp, #56]	; 0x38
    9286:	f7ff bbbc 	b.w	8a02 <_svfprintf_r+0x35a>
    928a:	bf00      	nop
    928c:	00012f44 	.word	0x00012f44
    9290:	9809      	ldr	r0, [sp, #36]	; 0x24
    9292:	4659      	mov	r1, fp
    9294:	aa37      	add	r2, sp, #220	; 0xdc
    9296:	f7ff f979 	bl	858c <__sprint_r>
    929a:	2800      	cmp	r0, #0
    929c:	f47f ab52 	bne.w	8944 <_svfprintf_r+0x29c>
    92a0:	464c      	mov	r4, r9
    92a2:	f7ff bbff 	b.w	8aa4 <_svfprintf_r+0x3fc>
    92a6:	9818      	ldr	r0, [sp, #96]	; 0x60
    92a8:	1e46      	subs	r6, r0, #1
    92aa:	2e00      	cmp	r6, #0
    92ac:	f77f ab08 	ble.w	88c0 <_svfprintf_r+0x218>
    92b0:	2e10      	cmp	r6, #16
    92b2:	4f9c      	ldr	r7, [pc, #624]	; (9524 <_svfprintf_r+0xe7c>)
    92b4:	bfc8      	it	gt
    92b6:	f04f 0810 	movgt.w	r8, #16
    92ba:	dc03      	bgt.n	92c4 <_svfprintf_r+0xc1c>
    92bc:	e01b      	b.n	92f6 <_svfprintf_r+0xc4e>
    92be:	3e10      	subs	r6, #16
    92c0:	2e10      	cmp	r6, #16
    92c2:	dd18      	ble.n	92f6 <_svfprintf_r+0xc4e>
    92c4:	f8c4 8004 	str.w	r8, [r4, #4]
    92c8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    92ca:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    92cc:	3301      	adds	r3, #1
    92ce:	6027      	str	r7, [r4, #0]
    92d0:	3210      	adds	r2, #16
    92d2:	2b07      	cmp	r3, #7
    92d4:	9239      	str	r2, [sp, #228]	; 0xe4
    92d6:	f104 0408 	add.w	r4, r4, #8
    92da:	9338      	str	r3, [sp, #224]	; 0xe0
    92dc:	ddef      	ble.n	92be <_svfprintf_r+0xc16>
    92de:	9809      	ldr	r0, [sp, #36]	; 0x24
    92e0:	4659      	mov	r1, fp
    92e2:	aa37      	add	r2, sp, #220	; 0xdc
    92e4:	464c      	mov	r4, r9
    92e6:	f7ff f951 	bl	858c <__sprint_r>
    92ea:	2800      	cmp	r0, #0
    92ec:	f47f ab2a 	bne.w	8944 <_svfprintf_r+0x29c>
    92f0:	3e10      	subs	r6, #16
    92f2:	2e10      	cmp	r6, #16
    92f4:	dce6      	bgt.n	92c4 <_svfprintf_r+0xc1c>
    92f6:	6066      	str	r6, [r4, #4]
    92f8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    92fa:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    92fc:	3301      	adds	r3, #1
    92fe:	6027      	str	r7, [r4, #0]
    9300:	1992      	adds	r2, r2, r6
    9302:	2b07      	cmp	r3, #7
    9304:	9239      	str	r2, [sp, #228]	; 0xe4
    9306:	9338      	str	r3, [sp, #224]	; 0xe0
    9308:	f77f aad9 	ble.w	88be <_svfprintf_r+0x216>
    930c:	e706      	b.n	911c <_svfprintf_r+0xa74>
    930e:	9814      	ldr	r0, [sp, #80]	; 0x50
    9310:	2130      	movs	r1, #48	; 0x30
    9312:	f04a 0a02 	orr.w	sl, sl, #2
    9316:	2201      	movs	r2, #1
    9318:	2302      	movs	r3, #2
    931a:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    931e:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    9322:	f7ff bb39 	b.w	8998 <_svfprintf_r+0x2f0>
    9326:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    9328:	1d13      	adds	r3, r2, #4
    932a:	6816      	ldr	r6, [r2, #0]
    932c:	930a      	str	r3, [sp, #40]	; 0x28
    932e:	4636      	mov	r6, r6
    9330:	ea4f 77e6 	mov.w	r7, r6, asr #31
    9334:	2e00      	cmp	r6, #0
    9336:	f177 0000 	sbcs.w	r0, r7, #0
    933a:	f6bf ac8a 	bge.w	8c52 <_svfprintf_r+0x5aa>
    933e:	4276      	negs	r6, r6
    9340:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    9344:	232d      	movs	r3, #45	; 0x2d
    9346:	ea56 0207 	orrs.w	r2, r6, r7
    934a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    934e:	bf0c      	ite	eq
    9350:	2200      	moveq	r2, #0
    9352:	2201      	movne	r2, #1
    9354:	2301      	movs	r3, #1
    9356:	f7ff bb23 	b.w	89a0 <_svfprintf_r+0x2f8>
    935a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    935c:	1d18      	adds	r0, r3, #4
    935e:	681e      	ldr	r6, [r3, #0]
    9360:	900a      	str	r0, [sp, #40]	; 0x28
    9362:	4636      	mov	r6, r6
    9364:	f04f 0700 	mov.w	r7, #0
    9368:	f7ff bb0c 	b.w	8984 <_svfprintf_r+0x2dc>
    936c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    936e:	1d13      	adds	r3, r2, #4
    9370:	6816      	ldr	r6, [r2, #0]
    9372:	930a      	str	r3, [sp, #40]	; 0x28
    9374:	2301      	movs	r3, #1
    9376:	1e32      	subs	r2, r6, #0
    9378:	bf18      	it	ne
    937a:	2201      	movne	r2, #1
    937c:	4636      	mov	r6, r6
    937e:	f04f 0700 	mov.w	r7, #0
    9382:	f7ff bb09 	b.w	8998 <_svfprintf_r+0x2f0>
    9386:	9809      	ldr	r0, [sp, #36]	; 0x24
    9388:	4659      	mov	r1, fp
    938a:	aa37      	add	r2, sp, #220	; 0xdc
    938c:	f7ff f8fe 	bl	858c <__sprint_r>
    9390:	2800      	cmp	r0, #0
    9392:	f47f aad7 	bne.w	8944 <_svfprintf_r+0x29c>
    9396:	464c      	mov	r4, r9
    9398:	f7ff ba79 	b.w	888e <_svfprintf_r+0x1e6>
    939c:	9809      	ldr	r0, [sp, #36]	; 0x24
    939e:	4659      	mov	r1, fp
    93a0:	aa37      	add	r2, sp, #220	; 0xdc
    93a2:	f7ff f8f3 	bl	858c <__sprint_r>
    93a6:	2800      	cmp	r0, #0
    93a8:	f47f aacc 	bne.w	8944 <_svfprintf_r+0x29c>
    93ac:	464c      	mov	r4, r9
    93ae:	f7ff ba60 	b.w	8872 <_svfprintf_r+0x1ca>
    93b2:	2830      	cmp	r0, #48	; 0x30
    93b4:	f000 8296 	beq.w	98e4 <_svfprintf_r+0x123c>
    93b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    93ba:	2330      	movs	r3, #48	; 0x30
    93bc:	f802 3d01 	strb.w	r3, [r2, #-1]!
    93c0:	9b16      	ldr	r3, [sp, #88]	; 0x58
    93c2:	9211      	str	r2, [sp, #68]	; 0x44
    93c4:	1a9b      	subs	r3, r3, r2
    93c6:	930e      	str	r3, [sp, #56]	; 0x38
    93c8:	f7ff bb1b 	b.w	8a02 <_svfprintf_r+0x35a>
    93cc:	9809      	ldr	r0, [sp, #36]	; 0x24
    93ce:	4659      	mov	r1, fp
    93d0:	aa37      	add	r2, sp, #220	; 0xdc
    93d2:	f7ff f8db 	bl	858c <__sprint_r>
    93d6:	2800      	cmp	r0, #0
    93d8:	f47f aab4 	bne.w	8944 <_svfprintf_r+0x29c>
    93dc:	464c      	mov	r4, r9
    93de:	f7ff bb87 	b.w	8af0 <_svfprintf_r+0x448>
    93e2:	605e      	str	r6, [r3, #4]
    93e4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    93e6:	9939      	ldr	r1, [sp, #228]	; 0xe4
    93e8:	3201      	adds	r2, #1
    93ea:	601f      	str	r7, [r3, #0]
    93ec:	1989      	adds	r1, r1, r6
    93ee:	2a07      	cmp	r2, #7
    93f0:	9139      	str	r1, [sp, #228]	; 0xe4
    93f2:	9238      	str	r2, [sp, #224]	; 0xe0
    93f4:	f73f abc1 	bgt.w	8b7a <_svfprintf_r+0x4d2>
    93f8:	3308      	adds	r3, #8
    93fa:	f7ff ba71 	b.w	88e0 <_svfprintf_r+0x238>
    93fe:	990a      	ldr	r1, [sp, #40]	; 0x28
    9400:	462b      	mov	r3, r5
    9402:	782a      	ldrb	r2, [r5, #0]
    9404:	910a      	str	r1, [sp, #40]	; 0x28
    9406:	f7ff b9b8 	b.w	877a <_svfprintf_r+0xd2>
    940a:	f01a 0f10 	tst.w	sl, #16
    940e:	f000 81cd 	beq.w	97ac <_svfprintf_r+0x1104>
    9412:	980a      	ldr	r0, [sp, #40]	; 0x28
    9414:	990d      	ldr	r1, [sp, #52]	; 0x34
    9416:	f100 0a04 	add.w	sl, r0, #4
    941a:	6803      	ldr	r3, [r0, #0]
    941c:	6019      	str	r1, [r3, #0]
    941e:	f7ff b96d 	b.w	86fc <_svfprintf_r+0x54>
    9422:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    9424:	1dd3      	adds	r3, r2, #7
    9426:	f023 0307 	bic.w	r3, r3, #7
    942a:	f103 0008 	add.w	r0, r3, #8
    942e:	900a      	str	r0, [sp, #40]	; 0x28
    9430:	685e      	ldr	r6, [r3, #4]
    9432:	681f      	ldr	r7, [r3, #0]
    9434:	9619      	str	r6, [sp, #100]	; 0x64
    9436:	9710      	str	r7, [sp, #64]	; 0x40
    9438:	e43f      	b.n	8cba <_svfprintf_r+0x612>
    943a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    943e:	f000 81a9 	beq.w	9794 <_svfprintf_r+0x10ec>
    9442:	990a      	ldr	r1, [sp, #40]	; 0x28
    9444:	4613      	mov	r3, r2
    9446:	1d0a      	adds	r2, r1, #4
    9448:	920a      	str	r2, [sp, #40]	; 0x28
    944a:	880e      	ldrh	r6, [r1, #0]
    944c:	1e32      	subs	r2, r6, #0
    944e:	bf18      	it	ne
    9450:	2201      	movne	r2, #1
    9452:	4636      	mov	r6, r6
    9454:	f04f 0700 	mov.w	r7, #0
    9458:	f7ff ba9e 	b.w	8998 <_svfprintf_r+0x2f0>
    945c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    945e:	6063      	str	r3, [r4, #4]
    9460:	9938      	ldr	r1, [sp, #224]	; 0xe0
    9462:	6022      	str	r2, [r4, #0]
    9464:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    9466:	3101      	adds	r1, #1
    9468:	9138      	str	r1, [sp, #224]	; 0xe0
    946a:	18d3      	adds	r3, r2, r3
    946c:	2907      	cmp	r1, #7
    946e:	9339      	str	r3, [sp, #228]	; 0xe4
    9470:	f300 8262 	bgt.w	9938 <_svfprintf_r+0x1290>
    9474:	3408      	adds	r4, #8
    9476:	2301      	movs	r3, #1
    9478:	9e42      	ldr	r6, [sp, #264]	; 0x108
    947a:	6063      	str	r3, [r4, #4]
    947c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    947e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    9480:	3301      	adds	r3, #1
    9482:	981b      	ldr	r0, [sp, #108]	; 0x6c
    9484:	3201      	adds	r2, #1
    9486:	2b07      	cmp	r3, #7
    9488:	9338      	str	r3, [sp, #224]	; 0xe0
    948a:	bfd8      	it	le
    948c:	f104 0308 	addle.w	r3, r4, #8
    9490:	6020      	str	r0, [r4, #0]
    9492:	9239      	str	r2, [sp, #228]	; 0xe4
    9494:	f300 8246 	bgt.w	9924 <_svfprintf_r+0x127c>
    9498:	9a42      	ldr	r2, [sp, #264]	; 0x108
    949a:	9911      	ldr	r1, [sp, #68]	; 0x44
    949c:	9818      	ldr	r0, [sp, #96]	; 0x60
    949e:	198e      	adds	r6, r1, r6
    94a0:	601e      	str	r6, [r3, #0]
    94a2:	1a81      	subs	r1, r0, r2
    94a4:	6059      	str	r1, [r3, #4]
    94a6:	9939      	ldr	r1, [sp, #228]	; 0xe4
    94a8:	1a8a      	subs	r2, r1, r2
    94aa:	9938      	ldr	r1, [sp, #224]	; 0xe0
    94ac:	1812      	adds	r2, r2, r0
    94ae:	9239      	str	r2, [sp, #228]	; 0xe4
    94b0:	3101      	adds	r1, #1
    94b2:	9138      	str	r1, [sp, #224]	; 0xe0
    94b4:	2907      	cmp	r1, #7
    94b6:	f73f ab60 	bgt.w	8b7a <_svfprintf_r+0x4d2>
    94ba:	3308      	adds	r3, #8
    94bc:	f7ff ba10 	b.w	88e0 <_svfprintf_r+0x238>
    94c0:	4655      	mov	r5, sl
    94c2:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    94c6:	605c      	str	r4, [r3, #4]
    94c8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    94ca:	9939      	ldr	r1, [sp, #228]	; 0xe4
    94cc:	3201      	adds	r2, #1
    94ce:	601f      	str	r7, [r3, #0]
    94d0:	1909      	adds	r1, r1, r4
    94d2:	2a07      	cmp	r2, #7
    94d4:	9139      	str	r1, [sp, #228]	; 0xe4
    94d6:	9238      	str	r2, [sp, #224]	; 0xe0
    94d8:	f300 827f 	bgt.w	99da <_svfprintf_r+0x1332>
    94dc:	3308      	adds	r3, #8
    94de:	f01a 0f01 	tst.w	sl, #1
    94e2:	f43f a9fd 	beq.w	88e0 <_svfprintf_r+0x238>
    94e6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    94e8:	2201      	movs	r2, #1
    94ea:	605a      	str	r2, [r3, #4]
    94ec:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    94ee:	6019      	str	r1, [r3, #0]
    94f0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    94f2:	3201      	adds	r2, #1
    94f4:	9238      	str	r2, [sp, #224]	; 0xe0
    94f6:	3101      	adds	r1, #1
    94f8:	2a07      	cmp	r2, #7
    94fa:	9139      	str	r1, [sp, #228]	; 0xe4
    94fc:	f73f ab3d 	bgt.w	8b7a <_svfprintf_r+0x4d2>
    9500:	3308      	adds	r3, #8
    9502:	f7ff b9ed 	b.w	88e0 <_svfprintf_r+0x238>
    9506:	232d      	movs	r3, #45	; 0x2d
    9508:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    950c:	f7ff bbe8 	b.w	8ce0 <_svfprintf_r+0x638>
    9510:	9809      	ldr	r0, [sp, #36]	; 0x24
    9512:	4659      	mov	r1, fp
    9514:	aa37      	add	r2, sp, #220	; 0xdc
    9516:	f7ff f839 	bl	858c <__sprint_r>
    951a:	2800      	cmp	r0, #0
    951c:	f47f aa12 	bne.w	8944 <_svfprintf_r+0x29c>
    9520:	464b      	mov	r3, r9
    9522:	e556      	b.n	8fd2 <_svfprintf_r+0x92a>
    9524:	00012f44 	.word	0x00012f44
    9528:	2301      	movs	r3, #1
    952a:	6063      	str	r3, [r4, #4]
    952c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    952e:	f642 7394 	movw	r3, #12180	; 0x2f94
    9532:	f2c0 0301 	movt	r3, #1
    9536:	6023      	str	r3, [r4, #0]
    9538:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    953a:	3201      	adds	r2, #1
    953c:	9238      	str	r2, [sp, #224]	; 0xe0
    953e:	3301      	adds	r3, #1
    9540:	2a07      	cmp	r2, #7
    9542:	9339      	str	r3, [sp, #228]	; 0xe4
    9544:	bfd8      	it	le
    9546:	f104 0308 	addle.w	r3, r4, #8
    954a:	f300 8173 	bgt.w	9834 <_svfprintf_r+0x118c>
    954e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    9550:	b92a      	cbnz	r2, 955e <_svfprintf_r+0xeb6>
    9552:	9818      	ldr	r0, [sp, #96]	; 0x60
    9554:	b918      	cbnz	r0, 955e <_svfprintf_r+0xeb6>
    9556:	f01a 0f01 	tst.w	sl, #1
    955a:	f43f a9c1 	beq.w	88e0 <_svfprintf_r+0x238>
    955e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    9560:	2201      	movs	r2, #1
    9562:	605a      	str	r2, [r3, #4]
    9564:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    9566:	6019      	str	r1, [r3, #0]
    9568:	9939      	ldr	r1, [sp, #228]	; 0xe4
    956a:	3201      	adds	r2, #1
    956c:	9238      	str	r2, [sp, #224]	; 0xe0
    956e:	3101      	adds	r1, #1
    9570:	2a07      	cmp	r2, #7
    9572:	9139      	str	r1, [sp, #228]	; 0xe4
    9574:	f300 8168 	bgt.w	9848 <_svfprintf_r+0x11a0>
    9578:	3308      	adds	r3, #8
    957a:	9c42      	ldr	r4, [sp, #264]	; 0x108
    957c:	4264      	negs	r4, r4
    957e:	2c00      	cmp	r4, #0
    9580:	f340 8187 	ble.w	9892 <_svfprintf_r+0x11ea>
    9584:	2c10      	cmp	r4, #16
    9586:	4f9e      	ldr	r7, [pc, #632]	; (9800 <_svfprintf_r+0x1158>)
    9588:	f340 81a0 	ble.w	98cc <_svfprintf_r+0x1224>
    958c:	2610      	movs	r6, #16
    958e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    9592:	e003      	b.n	959c <_svfprintf_r+0xef4>
    9594:	3c10      	subs	r4, #16
    9596:	2c10      	cmp	r4, #16
    9598:	f340 8198 	ble.w	98cc <_svfprintf_r+0x1224>
    959c:	605e      	str	r6, [r3, #4]
    959e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    95a0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    95a2:	3201      	adds	r2, #1
    95a4:	601f      	str	r7, [r3, #0]
    95a6:	3110      	adds	r1, #16
    95a8:	2a07      	cmp	r2, #7
    95aa:	9139      	str	r1, [sp, #228]	; 0xe4
    95ac:	f103 0308 	add.w	r3, r3, #8
    95b0:	9238      	str	r2, [sp, #224]	; 0xe0
    95b2:	ddef      	ble.n	9594 <_svfprintf_r+0xeec>
    95b4:	9809      	ldr	r0, [sp, #36]	; 0x24
    95b6:	4659      	mov	r1, fp
    95b8:	4642      	mov	r2, r8
    95ba:	f7fe ffe7 	bl	858c <__sprint_r>
    95be:	464b      	mov	r3, r9
    95c0:	2800      	cmp	r0, #0
    95c2:	d0e7      	beq.n	9594 <_svfprintf_r+0xeec>
    95c4:	f7ff b9be 	b.w	8944 <_svfprintf_r+0x29c>
    95c8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    95ca:	465e      	mov	r6, fp
    95cc:	2b00      	cmp	r3, #0
    95ce:	f43f a9ba 	beq.w	8946 <_svfprintf_r+0x29e>
    95d2:	9809      	ldr	r0, [sp, #36]	; 0x24
    95d4:	4659      	mov	r1, fp
    95d6:	aa37      	add	r2, sp, #220	; 0xdc
    95d8:	f7fe ffd8 	bl	858c <__sprint_r>
    95dc:	f7ff b9b3 	b.w	8946 <_svfprintf_r+0x29e>
    95e0:	990a      	ldr	r1, [sp, #40]	; 0x28
    95e2:	f04a 0a20 	orr.w	sl, sl, #32
    95e6:	786a      	ldrb	r2, [r5, #1]
    95e8:	1c6b      	adds	r3, r5, #1
    95ea:	910a      	str	r1, [sp, #40]	; 0x28
    95ec:	f7ff b8c5 	b.w	877a <_svfprintf_r+0xd2>
    95f0:	4638      	mov	r0, r7
    95f2:	4631      	mov	r1, r6
    95f4:	9308      	str	r3, [sp, #32]
    95f6:	f006 f9fb 	bl	f9f0 <__isnand>
    95fa:	9b08      	ldr	r3, [sp, #32]
    95fc:	2800      	cmp	r0, #0
    95fe:	f040 8101 	bne.w	9804 <_svfprintf_r+0x115c>
    9602:	f1b8 3fff 	cmp.w	r8, #4294967295
    9606:	bf08      	it	eq
    9608:	f108 0807 	addeq.w	r8, r8, #7
    960c:	d00e      	beq.n	962c <_svfprintf_r+0xf84>
    960e:	9a14      	ldr	r2, [sp, #80]	; 0x50
    9610:	2a67      	cmp	r2, #103	; 0x67
    9612:	bf14      	ite	ne
    9614:	2300      	movne	r3, #0
    9616:	2301      	moveq	r3, #1
    9618:	2a47      	cmp	r2, #71	; 0x47
    961a:	bf08      	it	eq
    961c:	f043 0301 	orreq.w	r3, r3, #1
    9620:	b123      	cbz	r3, 962c <_svfprintf_r+0xf84>
    9622:	f1b8 0f00 	cmp.w	r8, #0
    9626:	bf08      	it	eq
    9628:	f04f 0801 	moveq.w	r8, #1
    962c:	4633      	mov	r3, r6
    962e:	463a      	mov	r2, r7
    9630:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    9634:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    9638:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    963a:	2b00      	cmp	r3, #0
    963c:	f2c0 820a 	blt.w	9a54 <_svfprintf_r+0x13ac>
    9640:	2300      	movs	r3, #0
    9642:	9315      	str	r3, [sp, #84]	; 0x54
    9644:	9914      	ldr	r1, [sp, #80]	; 0x50
    9646:	2966      	cmp	r1, #102	; 0x66
    9648:	bf14      	ite	ne
    964a:	2300      	movne	r3, #0
    964c:	2301      	moveq	r3, #1
    964e:	2946      	cmp	r1, #70	; 0x46
    9650:	bf08      	it	eq
    9652:	f043 0301 	orreq.w	r3, r3, #1
    9656:	9312      	str	r3, [sp, #72]	; 0x48
    9658:	2b00      	cmp	r3, #0
    965a:	f000 818a 	beq.w	9972 <_svfprintf_r+0x12ca>
    965e:	2303      	movs	r3, #3
    9660:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    9664:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9666:	970e      	str	r7, [sp, #56]	; 0x38
    9668:	960f      	str	r6, [sp, #60]	; 0x3c
    966a:	9300      	str	r3, [sp, #0]
    966c:	9809      	ldr	r0, [sp, #36]	; 0x24
    966e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    9672:	9101      	str	r1, [sp, #4]
    9674:	a942      	add	r1, sp, #264	; 0x108
    9676:	9102      	str	r1, [sp, #8]
    9678:	a941      	add	r1, sp, #260	; 0x104
    967a:	9103      	str	r1, [sp, #12]
    967c:	a940      	add	r1, sp, #256	; 0x100
    967e:	9104      	str	r1, [sp, #16]
    9680:	f003 f966 	bl	c950 <_dtoa_r>
    9684:	9a14      	ldr	r2, [sp, #80]	; 0x50
    9686:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    968a:	bf18      	it	ne
    968c:	2301      	movne	r3, #1
    968e:	2a47      	cmp	r2, #71	; 0x47
    9690:	bf0c      	ite	eq
    9692:	2300      	moveq	r3, #0
    9694:	f003 0301 	andne.w	r3, r3, #1
    9698:	9011      	str	r0, [sp, #68]	; 0x44
    969a:	b92b      	cbnz	r3, 96a8 <_svfprintf_r+0x1000>
    969c:	f01a 0f01 	tst.w	sl, #1
    96a0:	bf08      	it	eq
    96a2:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    96a6:	d01a      	beq.n	96de <_svfprintf_r+0x1036>
    96a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    96aa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    96ac:	9912      	ldr	r1, [sp, #72]	; 0x48
    96ae:	eb03 0c00 	add.w	ip, r3, r0
    96b2:	b129      	cbz	r1, 96c0 <_svfprintf_r+0x1018>
    96b4:	781b      	ldrb	r3, [r3, #0]
    96b6:	2b30      	cmp	r3, #48	; 0x30
    96b8:	f000 80d0 	beq.w	985c <_svfprintf_r+0x11b4>
    96bc:	9b42      	ldr	r3, [sp, #264]	; 0x108
    96be:	449c      	add	ip, r3
    96c0:	4638      	mov	r0, r7
    96c2:	2200      	movs	r2, #0
    96c4:	2300      	movs	r3, #0
    96c6:	4631      	mov	r1, r6
    96c8:	f8cd c020 	str.w	ip, [sp, #32]
    96cc:	f008 fd40 	bl	12150 <__aeabi_dcmpeq>
    96d0:	f8dd c020 	ldr.w	ip, [sp, #32]
    96d4:	2800      	cmp	r0, #0
    96d6:	f000 8173 	beq.w	99c0 <_svfprintf_r+0x1318>
    96da:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    96de:	9814      	ldr	r0, [sp, #80]	; 0x50
    96e0:	9911      	ldr	r1, [sp, #68]	; 0x44
    96e2:	2867      	cmp	r0, #103	; 0x67
    96e4:	bf14      	ite	ne
    96e6:	2300      	movne	r3, #0
    96e8:	2301      	moveq	r3, #1
    96ea:	2847      	cmp	r0, #71	; 0x47
    96ec:	bf08      	it	eq
    96ee:	f043 0301 	orreq.w	r3, r3, #1
    96f2:	ebc1 010c 	rsb	r1, r1, ip
    96f6:	9118      	str	r1, [sp, #96]	; 0x60
    96f8:	2b00      	cmp	r3, #0
    96fa:	f000 814a 	beq.w	9992 <_svfprintf_r+0x12ea>
    96fe:	9a42      	ldr	r2, [sp, #264]	; 0x108
    9700:	f112 0f03 	cmn.w	r2, #3
    9704:	920e      	str	r2, [sp, #56]	; 0x38
    9706:	db02      	blt.n	970e <_svfprintf_r+0x1066>
    9708:	4590      	cmp	r8, r2
    970a:	f280 814b 	bge.w	99a4 <_svfprintf_r+0x12fc>
    970e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    9710:	3b02      	subs	r3, #2
    9712:	9314      	str	r3, [sp, #80]	; 0x50
    9714:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9716:	9814      	ldr	r0, [sp, #80]	; 0x50
    9718:	1e53      	subs	r3, r2, #1
    971a:	9342      	str	r3, [sp, #264]	; 0x108
    971c:	2b00      	cmp	r3, #0
    971e:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    9722:	f2c0 81d1 	blt.w	9ac8 <_svfprintf_r+0x1420>
    9726:	222b      	movs	r2, #43	; 0x2b
    9728:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    972c:	2b09      	cmp	r3, #9
    972e:	f300 8162 	bgt.w	99f6 <_svfprintf_r+0x134e>
    9732:	a93f      	add	r1, sp, #252	; 0xfc
    9734:	3330      	adds	r3, #48	; 0x30
    9736:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    973a:	2330      	movs	r3, #48	; 0x30
    973c:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    9740:	ab3e      	add	r3, sp, #248	; 0xf8
    9742:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9744:	1acb      	subs	r3, r1, r3
    9746:	9918      	ldr	r1, [sp, #96]	; 0x60
    9748:	931a      	str	r3, [sp, #104]	; 0x68
    974a:	1859      	adds	r1, r3, r1
    974c:	2a01      	cmp	r2, #1
    974e:	910e      	str	r1, [sp, #56]	; 0x38
    9750:	f340 81cc 	ble.w	9aec <_svfprintf_r+0x1444>
    9754:	980e      	ldr	r0, [sp, #56]	; 0x38
    9756:	3001      	adds	r0, #1
    9758:	900e      	str	r0, [sp, #56]	; 0x38
    975a:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    975e:	910b      	str	r1, [sp, #44]	; 0x2c
    9760:	9b15      	ldr	r3, [sp, #84]	; 0x54
    9762:	2b00      	cmp	r3, #0
    9764:	f000 80fd 	beq.w	9962 <_svfprintf_r+0x12ba>
    9768:	232d      	movs	r3, #45	; 0x2d
    976a:	2000      	movs	r0, #0
    976c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    9770:	9015      	str	r0, [sp, #84]	; 0x54
    9772:	f7ff b950 	b.w	8a16 <_svfprintf_r+0x36e>
    9776:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9778:	425b      	negs	r3, r3
    977a:	930c      	str	r3, [sp, #48]	; 0x30
    977c:	f7ff bace 	b.w	8d1c <_svfprintf_r+0x674>
    9780:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9782:	2000      	movs	r0, #0
    9784:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    9788:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    978c:	9015      	str	r0, [sp, #84]	; 0x54
    978e:	920b      	str	r2, [sp, #44]	; 0x2c
    9790:	f7ff b940 	b.w	8a14 <_svfprintf_r+0x36c>
    9794:	980a      	ldr	r0, [sp, #40]	; 0x28
    9796:	1d01      	adds	r1, r0, #4
    9798:	910a      	str	r1, [sp, #40]	; 0x28
    979a:	6806      	ldr	r6, [r0, #0]
    979c:	1e32      	subs	r2, r6, #0
    979e:	bf18      	it	ne
    97a0:	2201      	movne	r2, #1
    97a2:	4636      	mov	r6, r6
    97a4:	f04f 0700 	mov.w	r7, #0
    97a8:	f7ff b8f6 	b.w	8998 <_svfprintf_r+0x2f0>
    97ac:	f01a 0f40 	tst.w	sl, #64	; 0x40
    97b0:	bf17      	itett	ne
    97b2:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    97b4:	990a      	ldreq	r1, [sp, #40]	; 0x28
    97b6:	980d      	ldrne	r0, [sp, #52]	; 0x34
    97b8:	f102 0a04 	addne.w	sl, r2, #4
    97bc:	bf11      	iteee	ne
    97be:	6813      	ldrne	r3, [r2, #0]
    97c0:	f101 0a04 	addeq.w	sl, r1, #4
    97c4:	680b      	ldreq	r3, [r1, #0]
    97c6:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    97c8:	bf14      	ite	ne
    97ca:	8018      	strhne	r0, [r3, #0]
    97cc:	601a      	streq	r2, [r3, #0]
    97ce:	f7fe bf95 	b.w	86fc <_svfprintf_r+0x54>
    97d2:	9809      	ldr	r0, [sp, #36]	; 0x24
    97d4:	4659      	mov	r1, fp
    97d6:	aa37      	add	r2, sp, #220	; 0xdc
    97d8:	f7fe fed8 	bl	858c <__sprint_r>
    97dc:	2800      	cmp	r0, #0
    97de:	f47f a8b1 	bne.w	8944 <_svfprintf_r+0x29c>
    97e2:	464b      	mov	r3, r9
    97e4:	e40b      	b.n	8ffe <_svfprintf_r+0x956>
    97e6:	9809      	ldr	r0, [sp, #36]	; 0x24
    97e8:	2140      	movs	r1, #64	; 0x40
    97ea:	f004 fd81 	bl	e2f0 <_malloc_r>
    97ee:	6030      	str	r0, [r6, #0]
    97f0:	6130      	str	r0, [r6, #16]
    97f2:	2800      	cmp	r0, #0
    97f4:	f000 818d 	beq.w	9b12 <_svfprintf_r+0x146a>
    97f8:	2340      	movs	r3, #64	; 0x40
    97fa:	6173      	str	r3, [r6, #20]
    97fc:	f7fe bf67 	b.w	86ce <_svfprintf_r+0x26>
    9800:	00012f44 	.word	0x00012f44
    9804:	2003      	movs	r0, #3
    9806:	f642 7274 	movw	r2, #12148	; 0x2f74
    980a:	f642 7170 	movw	r1, #12144	; 0x2f70
    980e:	900b      	str	r0, [sp, #44]	; 0x2c
    9810:	9814      	ldr	r0, [sp, #80]	; 0x50
    9812:	f2c0 0101 	movt	r1, #1
    9816:	f2c0 0201 	movt	r2, #1
    981a:	9315      	str	r3, [sp, #84]	; 0x54
    981c:	2847      	cmp	r0, #71	; 0x47
    981e:	bfd8      	it	le
    9820:	460a      	movle	r2, r1
    9822:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    9826:	2103      	movs	r1, #3
    9828:	9211      	str	r2, [sp, #68]	; 0x44
    982a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    982e:	910e      	str	r1, [sp, #56]	; 0x38
    9830:	f7ff b8f0 	b.w	8a14 <_svfprintf_r+0x36c>
    9834:	9809      	ldr	r0, [sp, #36]	; 0x24
    9836:	4659      	mov	r1, fp
    9838:	aa37      	add	r2, sp, #220	; 0xdc
    983a:	f7fe fea7 	bl	858c <__sprint_r>
    983e:	2800      	cmp	r0, #0
    9840:	f47f a880 	bne.w	8944 <_svfprintf_r+0x29c>
    9844:	464b      	mov	r3, r9
    9846:	e682      	b.n	954e <_svfprintf_r+0xea6>
    9848:	9809      	ldr	r0, [sp, #36]	; 0x24
    984a:	4659      	mov	r1, fp
    984c:	aa37      	add	r2, sp, #220	; 0xdc
    984e:	f7fe fe9d 	bl	858c <__sprint_r>
    9852:	2800      	cmp	r0, #0
    9854:	f47f a876 	bne.w	8944 <_svfprintf_r+0x29c>
    9858:	464b      	mov	r3, r9
    985a:	e68e      	b.n	957a <_svfprintf_r+0xed2>
    985c:	4638      	mov	r0, r7
    985e:	2200      	movs	r2, #0
    9860:	2300      	movs	r3, #0
    9862:	4631      	mov	r1, r6
    9864:	f8cd c020 	str.w	ip, [sp, #32]
    9868:	f008 fc72 	bl	12150 <__aeabi_dcmpeq>
    986c:	f8dd c020 	ldr.w	ip, [sp, #32]
    9870:	2800      	cmp	r0, #0
    9872:	f47f af23 	bne.w	96bc <_svfprintf_r+0x1014>
    9876:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9878:	f1c2 0301 	rsb	r3, r2, #1
    987c:	9342      	str	r3, [sp, #264]	; 0x108
    987e:	e71e      	b.n	96be <_svfprintf_r+0x1016>
    9880:	9809      	ldr	r0, [sp, #36]	; 0x24
    9882:	4659      	mov	r1, fp
    9884:	aa37      	add	r2, sp, #220	; 0xdc
    9886:	f7fe fe81 	bl	858c <__sprint_r>
    988a:	2800      	cmp	r0, #0
    988c:	f47f a85a 	bne.w	8944 <_svfprintf_r+0x29c>
    9890:	464b      	mov	r3, r9
    9892:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9894:	9811      	ldr	r0, [sp, #68]	; 0x44
    9896:	605a      	str	r2, [r3, #4]
    9898:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    989a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    989c:	6018      	str	r0, [r3, #0]
    989e:	3201      	adds	r2, #1
    98a0:	9818      	ldr	r0, [sp, #96]	; 0x60
    98a2:	9238      	str	r2, [sp, #224]	; 0xe0
    98a4:	1809      	adds	r1, r1, r0
    98a6:	2a07      	cmp	r2, #7
    98a8:	9139      	str	r1, [sp, #228]	; 0xe4
    98aa:	f73f a966 	bgt.w	8b7a <_svfprintf_r+0x4d2>
    98ae:	3308      	adds	r3, #8
    98b0:	f7ff b816 	b.w	88e0 <_svfprintf_r+0x238>
    98b4:	2100      	movs	r1, #0
    98b6:	9115      	str	r1, [sp, #84]	; 0x54
    98b8:	f7fe fde4 	bl	8484 <strlen>
    98bc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    98c0:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    98c4:	900e      	str	r0, [sp, #56]	; 0x38
    98c6:	920b      	str	r2, [sp, #44]	; 0x2c
    98c8:	f7ff b8a4 	b.w	8a14 <_svfprintf_r+0x36c>
    98cc:	605c      	str	r4, [r3, #4]
    98ce:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    98d0:	601f      	str	r7, [r3, #0]
    98d2:	1c51      	adds	r1, r2, #1
    98d4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    98d6:	9138      	str	r1, [sp, #224]	; 0xe0
    98d8:	1912      	adds	r2, r2, r4
    98da:	2907      	cmp	r1, #7
    98dc:	9239      	str	r2, [sp, #228]	; 0xe4
    98de:	dccf      	bgt.n	9880 <_svfprintf_r+0x11d8>
    98e0:	3308      	adds	r3, #8
    98e2:	e7d6      	b.n	9892 <_svfprintf_r+0x11ea>
    98e4:	9916      	ldr	r1, [sp, #88]	; 0x58
    98e6:	9811      	ldr	r0, [sp, #68]	; 0x44
    98e8:	1a08      	subs	r0, r1, r0
    98ea:	900e      	str	r0, [sp, #56]	; 0x38
    98ec:	f7ff b889 	b.w	8a02 <_svfprintf_r+0x35a>
    98f0:	f1b8 0f06 	cmp.w	r8, #6
    98f4:	bf34      	ite	cc
    98f6:	4641      	movcc	r1, r8
    98f8:	2106      	movcs	r1, #6
    98fa:	f642 728c 	movw	r2, #12172	; 0x2f8c
    98fe:	f2c0 0201 	movt	r2, #1
    9902:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    9906:	910e      	str	r1, [sp, #56]	; 0x38
    9908:	9211      	str	r2, [sp, #68]	; 0x44
    990a:	930b      	str	r3, [sp, #44]	; 0x2c
    990c:	f7ff b963 	b.w	8bd6 <_svfprintf_r+0x52e>
    9910:	9809      	ldr	r0, [sp, #36]	; 0x24
    9912:	4659      	mov	r1, fp
    9914:	aa37      	add	r2, sp, #220	; 0xdc
    9916:	f7fe fe39 	bl	858c <__sprint_r>
    991a:	2800      	cmp	r0, #0
    991c:	f47f a812 	bne.w	8944 <_svfprintf_r+0x29c>
    9920:	464b      	mov	r3, r9
    9922:	e43b      	b.n	919c <_svfprintf_r+0xaf4>
    9924:	9809      	ldr	r0, [sp, #36]	; 0x24
    9926:	4659      	mov	r1, fp
    9928:	aa37      	add	r2, sp, #220	; 0xdc
    992a:	f7fe fe2f 	bl	858c <__sprint_r>
    992e:	2800      	cmp	r0, #0
    9930:	f47f a808 	bne.w	8944 <_svfprintf_r+0x29c>
    9934:	464b      	mov	r3, r9
    9936:	e5af      	b.n	9498 <_svfprintf_r+0xdf0>
    9938:	9809      	ldr	r0, [sp, #36]	; 0x24
    993a:	4659      	mov	r1, fp
    993c:	aa37      	add	r2, sp, #220	; 0xdc
    993e:	f7fe fe25 	bl	858c <__sprint_r>
    9942:	2800      	cmp	r0, #0
    9944:	f47e affe 	bne.w	8944 <_svfprintf_r+0x29c>
    9948:	464c      	mov	r4, r9
    994a:	e594      	b.n	9476 <_svfprintf_r+0xdce>
    994c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    9950:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    9954:	9015      	str	r0, [sp, #84]	; 0x54
    9956:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    995a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    995e:	f7ff b859 	b.w	8a14 <_svfprintf_r+0x36c>
    9962:	980e      	ldr	r0, [sp, #56]	; 0x38
    9964:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    9968:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    996c:	900b      	str	r0, [sp, #44]	; 0x2c
    996e:	f7ff b851 	b.w	8a14 <_svfprintf_r+0x36c>
    9972:	9a14      	ldr	r2, [sp, #80]	; 0x50
    9974:	2a65      	cmp	r2, #101	; 0x65
    9976:	bf14      	ite	ne
    9978:	2300      	movne	r3, #0
    997a:	2301      	moveq	r3, #1
    997c:	2a45      	cmp	r2, #69	; 0x45
    997e:	bf08      	it	eq
    9980:	f043 0301 	orreq.w	r3, r3, #1
    9984:	2b00      	cmp	r3, #0
    9986:	d032      	beq.n	99ee <_svfprintf_r+0x1346>
    9988:	f108 0301 	add.w	r3, r8, #1
    998c:	930b      	str	r3, [sp, #44]	; 0x2c
    998e:	2302      	movs	r3, #2
    9990:	e668      	b.n	9664 <_svfprintf_r+0xfbc>
    9992:	9814      	ldr	r0, [sp, #80]	; 0x50
    9994:	2865      	cmp	r0, #101	; 0x65
    9996:	dd62      	ble.n	9a5e <_svfprintf_r+0x13b6>
    9998:	9a14      	ldr	r2, [sp, #80]	; 0x50
    999a:	2a66      	cmp	r2, #102	; 0x66
    999c:	bf1c      	itt	ne
    999e:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    99a0:	930e      	strne	r3, [sp, #56]	; 0x38
    99a2:	d06f      	beq.n	9a84 <_svfprintf_r+0x13dc>
    99a4:	9a18      	ldr	r2, [sp, #96]	; 0x60
    99a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    99a8:	429a      	cmp	r2, r3
    99aa:	dc5b      	bgt.n	9a64 <_svfprintf_r+0x13bc>
    99ac:	f01a 0f01 	tst.w	sl, #1
    99b0:	f040 8081 	bne.w	9ab6 <_svfprintf_r+0x140e>
    99b4:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    99b8:	2167      	movs	r1, #103	; 0x67
    99ba:	900b      	str	r0, [sp, #44]	; 0x2c
    99bc:	9114      	str	r1, [sp, #80]	; 0x50
    99be:	e6cf      	b.n	9760 <_svfprintf_r+0x10b8>
    99c0:	9b40      	ldr	r3, [sp, #256]	; 0x100
    99c2:	459c      	cmp	ip, r3
    99c4:	bf98      	it	ls
    99c6:	469c      	movls	ip, r3
    99c8:	f67f ae89 	bls.w	96de <_svfprintf_r+0x1036>
    99cc:	2230      	movs	r2, #48	; 0x30
    99ce:	f803 2b01 	strb.w	r2, [r3], #1
    99d2:	459c      	cmp	ip, r3
    99d4:	9340      	str	r3, [sp, #256]	; 0x100
    99d6:	d8fa      	bhi.n	99ce <_svfprintf_r+0x1326>
    99d8:	e681      	b.n	96de <_svfprintf_r+0x1036>
    99da:	9809      	ldr	r0, [sp, #36]	; 0x24
    99dc:	4659      	mov	r1, fp
    99de:	aa37      	add	r2, sp, #220	; 0xdc
    99e0:	f7fe fdd4 	bl	858c <__sprint_r>
    99e4:	2800      	cmp	r0, #0
    99e6:	f47e afad 	bne.w	8944 <_svfprintf_r+0x29c>
    99ea:	464b      	mov	r3, r9
    99ec:	e577      	b.n	94de <_svfprintf_r+0xe36>
    99ee:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    99f2:	3302      	adds	r3, #2
    99f4:	e636      	b.n	9664 <_svfprintf_r+0xfbc>
    99f6:	f246 6c67 	movw	ip, #26215	; 0x6667
    99fa:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    99fe:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    9a02:	fb8c 2103 	smull	r2, r1, ip, r3
    9a06:	17da      	asrs	r2, r3, #31
    9a08:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    9a0c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    9a10:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    9a14:	4613      	mov	r3, r2
    9a16:	3130      	adds	r1, #48	; 0x30
    9a18:	2a09      	cmp	r2, #9
    9a1a:	f800 1d01 	strb.w	r1, [r0, #-1]!
    9a1e:	dcf0      	bgt.n	9a02 <_svfprintf_r+0x135a>
    9a20:	3330      	adds	r3, #48	; 0x30
    9a22:	1e42      	subs	r2, r0, #1
    9a24:	b2d9      	uxtb	r1, r3
    9a26:	f800 1c01 	strb.w	r1, [r0, #-1]
    9a2a:	9b07      	ldr	r3, [sp, #28]
    9a2c:	4293      	cmp	r3, r2
    9a2e:	bf98      	it	ls
    9a30:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    9a34:	f67f ae84 	bls.w	9740 <_svfprintf_r+0x1098>
    9a38:	4602      	mov	r2, r0
    9a3a:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    9a3e:	e001      	b.n	9a44 <_svfprintf_r+0x139c>
    9a40:	f812 1b01 	ldrb.w	r1, [r2], #1
    9a44:	f803 1c01 	strb.w	r1, [r3, #-1]
    9a48:	4619      	mov	r1, r3
    9a4a:	9807      	ldr	r0, [sp, #28]
    9a4c:	3301      	adds	r3, #1
    9a4e:	4290      	cmp	r0, r2
    9a50:	d8f6      	bhi.n	9a40 <_svfprintf_r+0x1398>
    9a52:	e675      	b.n	9740 <_svfprintf_r+0x1098>
    9a54:	202d      	movs	r0, #45	; 0x2d
    9a56:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    9a5a:	9015      	str	r0, [sp, #84]	; 0x54
    9a5c:	e5f2      	b.n	9644 <_svfprintf_r+0xf9c>
    9a5e:	9942      	ldr	r1, [sp, #264]	; 0x108
    9a60:	910e      	str	r1, [sp, #56]	; 0x38
    9a62:	e657      	b.n	9714 <_svfprintf_r+0x106c>
    9a64:	990e      	ldr	r1, [sp, #56]	; 0x38
    9a66:	9818      	ldr	r0, [sp, #96]	; 0x60
    9a68:	2900      	cmp	r1, #0
    9a6a:	bfda      	itte	le
    9a6c:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    9a6e:	f1c2 0302 	rsble	r3, r2, #2
    9a72:	2301      	movgt	r3, #1
    9a74:	181b      	adds	r3, r3, r0
    9a76:	2167      	movs	r1, #103	; 0x67
    9a78:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    9a7c:	930e      	str	r3, [sp, #56]	; 0x38
    9a7e:	9114      	str	r1, [sp, #80]	; 0x50
    9a80:	920b      	str	r2, [sp, #44]	; 0x2c
    9a82:	e66d      	b.n	9760 <_svfprintf_r+0x10b8>
    9a84:	9842      	ldr	r0, [sp, #264]	; 0x108
    9a86:	2800      	cmp	r0, #0
    9a88:	900e      	str	r0, [sp, #56]	; 0x38
    9a8a:	dd38      	ble.n	9afe <_svfprintf_r+0x1456>
    9a8c:	f1b8 0f00 	cmp.w	r8, #0
    9a90:	d107      	bne.n	9aa2 <_svfprintf_r+0x13fa>
    9a92:	f01a 0f01 	tst.w	sl, #1
    9a96:	bf04      	itt	eq
    9a98:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    9a9c:	910b      	streq	r1, [sp, #44]	; 0x2c
    9a9e:	f43f ae5f 	beq.w	9760 <_svfprintf_r+0x10b8>
    9aa2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9aa4:	2066      	movs	r0, #102	; 0x66
    9aa6:	9014      	str	r0, [sp, #80]	; 0x50
    9aa8:	1c53      	adds	r3, r2, #1
    9aaa:	4443      	add	r3, r8
    9aac:	930e      	str	r3, [sp, #56]	; 0x38
    9aae:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    9ab2:	910b      	str	r1, [sp, #44]	; 0x2c
    9ab4:	e654      	b.n	9760 <_svfprintf_r+0x10b8>
    9ab6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    9ab8:	2367      	movs	r3, #103	; 0x67
    9aba:	9314      	str	r3, [sp, #80]	; 0x50
    9abc:	3201      	adds	r2, #1
    9abe:	920e      	str	r2, [sp, #56]	; 0x38
    9ac0:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    9ac4:	900b      	str	r0, [sp, #44]	; 0x2c
    9ac6:	e64b      	b.n	9760 <_svfprintf_r+0x10b8>
    9ac8:	222d      	movs	r2, #45	; 0x2d
    9aca:	425b      	negs	r3, r3
    9acc:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    9ad0:	e62c      	b.n	972c <_svfprintf_r+0x1084>
    9ad2:	990a      	ldr	r1, [sp, #40]	; 0x28
    9ad4:	781a      	ldrb	r2, [r3, #0]
    9ad6:	f8d1 8000 	ldr.w	r8, [r1]
    9ada:	3104      	adds	r1, #4
    9adc:	910a      	str	r1, [sp, #40]	; 0x28
    9ade:	f1b8 0f00 	cmp.w	r8, #0
    9ae2:	bfb8      	it	lt
    9ae4:	f04f 38ff 	movlt.w	r8, #4294967295
    9ae8:	f7fe be47 	b.w	877a <_svfprintf_r+0xd2>
    9aec:	f01a 0f01 	tst.w	sl, #1
    9af0:	bf04      	itt	eq
    9af2:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    9af6:	930b      	streq	r3, [sp, #44]	; 0x2c
    9af8:	f43f ae32 	beq.w	9760 <_svfprintf_r+0x10b8>
    9afc:	e62a      	b.n	9754 <_svfprintf_r+0x10ac>
    9afe:	f1b8 0f00 	cmp.w	r8, #0
    9b02:	d10e      	bne.n	9b22 <_svfprintf_r+0x147a>
    9b04:	f01a 0f01 	tst.w	sl, #1
    9b08:	d10b      	bne.n	9b22 <_svfprintf_r+0x147a>
    9b0a:	2201      	movs	r2, #1
    9b0c:	920b      	str	r2, [sp, #44]	; 0x2c
    9b0e:	920e      	str	r2, [sp, #56]	; 0x38
    9b10:	e626      	b.n	9760 <_svfprintf_r+0x10b8>
    9b12:	9809      	ldr	r0, [sp, #36]	; 0x24
    9b14:	230c      	movs	r3, #12
    9b16:	f04f 31ff 	mov.w	r1, #4294967295
    9b1a:	910d      	str	r1, [sp, #52]	; 0x34
    9b1c:	6003      	str	r3, [r0, #0]
    9b1e:	f7fe bf1a 	b.w	8956 <_svfprintf_r+0x2ae>
    9b22:	f108 0302 	add.w	r3, r8, #2
    9b26:	2066      	movs	r0, #102	; 0x66
    9b28:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    9b2c:	930e      	str	r3, [sp, #56]	; 0x38
    9b2e:	9014      	str	r0, [sp, #80]	; 0x50
    9b30:	910b      	str	r1, [sp, #44]	; 0x2c
    9b32:	e615      	b.n	9760 <_svfprintf_r+0x10b8>

00009b34 <__ssrefill_r>:
    9b34:	b510      	push	{r4, lr}
    9b36:	460c      	mov	r4, r1
    9b38:	6b49      	ldr	r1, [r1, #52]	; 0x34
    9b3a:	b169      	cbz	r1, 9b58 <__ssrefill_r+0x24>
    9b3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    9b40:	4299      	cmp	r1, r3
    9b42:	d001      	beq.n	9b48 <__ssrefill_r+0x14>
    9b44:	f004 f844 	bl	dbd0 <_free_r>
    9b48:	6c23      	ldr	r3, [r4, #64]	; 0x40
    9b4a:	2000      	movs	r0, #0
    9b4c:	6360      	str	r0, [r4, #52]	; 0x34
    9b4e:	6063      	str	r3, [r4, #4]
    9b50:	b113      	cbz	r3, 9b58 <__ssrefill_r+0x24>
    9b52:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    9b54:	6023      	str	r3, [r4, #0]
    9b56:	bd10      	pop	{r4, pc}
    9b58:	6922      	ldr	r2, [r4, #16]
    9b5a:	2100      	movs	r1, #0
    9b5c:	89a3      	ldrh	r3, [r4, #12]
    9b5e:	f04f 30ff 	mov.w	r0, #4294967295
    9b62:	6061      	str	r1, [r4, #4]
    9b64:	f043 0320 	orr.w	r3, r3, #32
    9b68:	6022      	str	r2, [r4, #0]
    9b6a:	81a3      	strh	r3, [r4, #12]
    9b6c:	bd10      	pop	{r4, pc}
    9b6e:	bf00      	nop

00009b70 <_sungetc_r>:
    9b70:	f1b1 3fff 	cmp.w	r1, #4294967295
    9b74:	b530      	push	{r4, r5, lr}
    9b76:	b083      	sub	sp, #12
    9b78:	d014      	beq.n	9ba4 <_sungetc_r+0x34>
    9b7a:	f8b2 c00c 	ldrh.w	ip, [r2, #12]
    9b7e:	b2cc      	uxtb	r4, r1
    9b80:	6b53      	ldr	r3, [r2, #52]	; 0x34
    9b82:	f02c 0120 	bic.w	r1, ip, #32
    9b86:	8191      	strh	r1, [r2, #12]
    9b88:	b17b      	cbz	r3, 9baa <_sungetc_r+0x3a>
    9b8a:	6851      	ldr	r1, [r2, #4]
    9b8c:	6b93      	ldr	r3, [r2, #56]	; 0x38
    9b8e:	4299      	cmp	r1, r3
    9b90:	da2c      	bge.n	9bec <_sungetc_r+0x7c>
    9b92:	6813      	ldr	r3, [r2, #0]
    9b94:	4621      	mov	r1, r4
    9b96:	1e58      	subs	r0, r3, #1
    9b98:	6010      	str	r0, [r2, #0]
    9b9a:	f803 4c01 	strb.w	r4, [r3, #-1]
    9b9e:	6853      	ldr	r3, [r2, #4]
    9ba0:	3301      	adds	r3, #1
    9ba2:	6053      	str	r3, [r2, #4]
    9ba4:	4608      	mov	r0, r1
    9ba6:	b003      	add	sp, #12
    9ba8:	bd30      	pop	{r4, r5, pc}
    9baa:	6913      	ldr	r3, [r2, #16]
    9bac:	b1e3      	cbz	r3, 9be8 <_sungetc_r+0x78>
    9bae:	6810      	ldr	r0, [r2, #0]
    9bb0:	4283      	cmp	r3, r0
    9bb2:	d204      	bcs.n	9bbe <_sungetc_r+0x4e>
    9bb4:	f810 1c01 	ldrb.w	r1, [r0, #-1]
    9bb8:	1e43      	subs	r3, r0, #1
    9bba:	42a1      	cmp	r1, r4
    9bbc:	d00f      	beq.n	9bde <_sungetc_r+0x6e>
    9bbe:	6855      	ldr	r5, [r2, #4]
    9bc0:	4613      	mov	r3, r2
    9bc2:	63d0      	str	r0, [r2, #60]	; 0x3c
    9bc4:	4621      	mov	r1, r4
    9bc6:	f102 0044 	add.w	r0, r2, #68	; 0x44
    9bca:	f803 4f46 	strb.w	r4, [r3, #70]!
    9bce:	6350      	str	r0, [r2, #52]	; 0x34
    9bd0:	2003      	movs	r0, #3
    9bd2:	6415      	str	r5, [r2, #64]	; 0x40
    9bd4:	6390      	str	r0, [r2, #56]	; 0x38
    9bd6:	2001      	movs	r0, #1
    9bd8:	6013      	str	r3, [r2, #0]
    9bda:	6050      	str	r0, [r2, #4]
    9bdc:	e7e2      	b.n	9ba4 <_sungetc_r+0x34>
    9bde:	6850      	ldr	r0, [r2, #4]
    9be0:	6013      	str	r3, [r2, #0]
    9be2:	1c43      	adds	r3, r0, #1
    9be4:	6053      	str	r3, [r2, #4]
    9be6:	e7dd      	b.n	9ba4 <_sungetc_r+0x34>
    9be8:	6810      	ldr	r0, [r2, #0]
    9bea:	e7e8      	b.n	9bbe <_sungetc_r+0x4e>
    9bec:	4611      	mov	r1, r2
    9bee:	9201      	str	r2, [sp, #4]
    9bf0:	f001 f81c 	bl	ac2c <__submore>
    9bf4:	9a01      	ldr	r2, [sp, #4]
    9bf6:	2800      	cmp	r0, #0
    9bf8:	d0cb      	beq.n	9b92 <_sungetc_r+0x22>
    9bfa:	f04f 31ff 	mov.w	r1, #4294967295
    9bfe:	e7d1      	b.n	9ba4 <_sungetc_r+0x34>

00009c00 <__ssvfscanf_r>:
    9c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9c04:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
    9c08:	460c      	mov	r4, r1
    9c0a:	4617      	mov	r7, r2
    9c0c:	4680      	mov	r8, r0
    9c0e:	9309      	str	r3, [sp, #36]	; 0x24
    9c10:	f003 fea6 	bl	d960 <__sfp_lock_acquire>
    9c14:	89a3      	ldrh	r3, [r4, #12]
    9c16:	f240 1168 	movw	r1, #360	; 0x168
    9c1a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    9c1e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    9c22:	bf02      	ittt	eq
    9c24:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
    9c28:	81a3      	strheq	r3, [r4, #12]
    9c2a:	6e62      	ldreq	r2, [r4, #100]	; 0x64
    9c2c:	910d      	str	r1, [sp, #52]	; 0x34
    9c2e:	bf04      	itt	eq
    9c30:	f422 5300 	biceq.w	r3, r2, #8192	; 0x2000
    9c34:	6663      	streq	r3, [r4, #100]	; 0x64
    9c36:	2000      	movs	r0, #0
    9c38:	aa67      	add	r2, sp, #412	; 0x19c
    9c3a:	4605      	mov	r5, r0
    9c3c:	3203      	adds	r2, #3
    9c3e:	900a      	str	r0, [sp, #40]	; 0x28
    9c40:	900c      	str	r0, [sp, #48]	; 0x30
    9c42:	900b      	str	r0, [sp, #44]	; 0x2c
    9c44:	9203      	str	r2, [sp, #12]
    9c46:	783a      	ldrb	r2, [r7, #0]
    9c48:	92ad      	str	r2, [sp, #692]	; 0x2b4
    9c4a:	b33a      	cbz	r2, 9c9c <__ssvfscanf_r+0x9c>
    9c4c:	f240 1664 	movw	r6, #356	; 0x164
    9c50:	3701      	adds	r7, #1
    9c52:	f2c2 0600 	movt	r6, #8192	; 0x2000
    9c56:	6833      	ldr	r3, [r6, #0]
    9c58:	1899      	adds	r1, r3, r2
    9c5a:	f891 9001 	ldrb.w	r9, [r1, #1]
    9c5e:	f019 0908 	ands.w	r9, r9, #8
    9c62:	d023      	beq.n	9cac <__ssvfscanf_r+0xac>
    9c64:	6863      	ldr	r3, [r4, #4]
    9c66:	e00d      	b.n	9c84 <__ssvfscanf_r+0x84>
    9c68:	6823      	ldr	r3, [r4, #0]
    9c6a:	6831      	ldr	r1, [r6, #0]
    9c6c:	1c5a      	adds	r2, r3, #1
    9c6e:	781b      	ldrb	r3, [r3, #0]
    9c70:	185b      	adds	r3, r3, r1
    9c72:	785b      	ldrb	r3, [r3, #1]
    9c74:	f013 0f08 	tst.w	r3, #8
    9c78:	d0e5      	beq.n	9c46 <__ssvfscanf_r+0x46>
    9c7a:	6863      	ldr	r3, [r4, #4]
    9c7c:	3501      	adds	r5, #1
    9c7e:	6022      	str	r2, [r4, #0]
    9c80:	3b01      	subs	r3, #1
    9c82:	6063      	str	r3, [r4, #4]
    9c84:	2b00      	cmp	r3, #0
    9c86:	dcef      	bgt.n	9c68 <__ssvfscanf_r+0x68>
    9c88:	4640      	mov	r0, r8
    9c8a:	4621      	mov	r1, r4
    9c8c:	f7ff ff52 	bl	9b34 <__ssrefill_r>
    9c90:	2800      	cmp	r0, #0
    9c92:	d0e9      	beq.n	9c68 <__ssvfscanf_r+0x68>
    9c94:	783a      	ldrb	r2, [r7, #0]
    9c96:	92ad      	str	r2, [sp, #692]	; 0x2b4
    9c98:	2a00      	cmp	r2, #0
    9c9a:	d1d7      	bne.n	9c4c <__ssvfscanf_r+0x4c>
    9c9c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9c9e:	f003 fe61 	bl	d964 <__sfp_lock_release>
    9ca2:	4628      	mov	r0, r5
    9ca4:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
    9ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9cac:	2a25      	cmp	r2, #37	; 0x25
    9cae:	d010      	beq.n	9cd2 <__ssvfscanf_r+0xd2>
    9cb0:	6863      	ldr	r3, [r4, #4]
    9cb2:	2b00      	cmp	r3, #0
    9cb4:	f340 810a 	ble.w	9ecc <__ssvfscanf_r+0x2cc>
    9cb8:	6823      	ldr	r3, [r4, #0]
    9cba:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    9cbe:	7819      	ldrb	r1, [r3, #0]
    9cc0:	4291      	cmp	r1, r2
    9cc2:	d1eb      	bne.n	9c9c <__ssvfscanf_r+0x9c>
    9cc4:	6862      	ldr	r2, [r4, #4]
    9cc6:	3301      	adds	r3, #1
    9cc8:	3501      	adds	r5, #1
    9cca:	6023      	str	r3, [r4, #0]
    9ccc:	1e53      	subs	r3, r2, #1
    9cce:	6063      	str	r3, [r4, #4]
    9cd0:	e7b9      	b.n	9c46 <__ssvfscanf_r+0x46>
    9cd2:	783a      	ldrb	r2, [r7, #0]
    9cd4:	46cb      	mov	fp, r9
    9cd6:	210a      	movs	r1, #10
    9cd8:	3701      	adds	r7, #1
    9cda:	2a78      	cmp	r2, #120	; 0x78
    9cdc:	f200 83c4 	bhi.w	a468 <__ssvfscanf_r+0x868>
    9ce0:	f20f 0c04 	addw	ip, pc, #4
    9ce4:	f85c f022 	ldr.w	pc, [ip, r2, lsl #2]
    9ce8:	0000a48d 	.word	0x0000a48d
    9cec:	0000a469 	.word	0x0000a469
    9cf0:	0000a469 	.word	0x0000a469
    9cf4:	0000a469 	.word	0x0000a469
    9cf8:	0000a469 	.word	0x0000a469
    9cfc:	0000a469 	.word	0x0000a469
    9d00:	0000a469 	.word	0x0000a469
    9d04:	0000a469 	.word	0x0000a469
    9d08:	0000a469 	.word	0x0000a469
    9d0c:	0000a469 	.word	0x0000a469
    9d10:	0000a469 	.word	0x0000a469
    9d14:	0000a469 	.word	0x0000a469
    9d18:	0000a469 	.word	0x0000a469
    9d1c:	0000a469 	.word	0x0000a469
    9d20:	0000a469 	.word	0x0000a469
    9d24:	0000a469 	.word	0x0000a469
    9d28:	0000a469 	.word	0x0000a469
    9d2c:	0000a469 	.word	0x0000a469
    9d30:	0000a469 	.word	0x0000a469
    9d34:	0000a469 	.word	0x0000a469
    9d38:	0000a469 	.word	0x0000a469
    9d3c:	0000a469 	.word	0x0000a469
    9d40:	0000a469 	.word	0x0000a469
    9d44:	0000a469 	.word	0x0000a469
    9d48:	0000a469 	.word	0x0000a469
    9d4c:	0000a469 	.word	0x0000a469
    9d50:	0000a469 	.word	0x0000a469
    9d54:	0000a469 	.word	0x0000a469
    9d58:	0000a469 	.word	0x0000a469
    9d5c:	0000a469 	.word	0x0000a469
    9d60:	0000a469 	.word	0x0000a469
    9d64:	0000a469 	.word	0x0000a469
    9d68:	0000a469 	.word	0x0000a469
    9d6c:	0000a469 	.word	0x0000a469
    9d70:	0000a469 	.word	0x0000a469
    9d74:	0000a469 	.word	0x0000a469
    9d78:	0000a469 	.word	0x0000a469
    9d7c:	00009cb1 	.word	0x00009cb1
    9d80:	0000a469 	.word	0x0000a469
    9d84:	0000a469 	.word	0x0000a469
    9d88:	0000a469 	.word	0x0000a469
    9d8c:	0000a469 	.word	0x0000a469
    9d90:	0000a497 	.word	0x0000a497
    9d94:	0000a469 	.word	0x0000a469
    9d98:	0000a469 	.word	0x0000a469
    9d9c:	0000a469 	.word	0x0000a469
    9da0:	0000a469 	.word	0x0000a469
    9da4:	0000a469 	.word	0x0000a469
    9da8:	0000a49f 	.word	0x0000a49f
    9dac:	0000a49f 	.word	0x0000a49f
    9db0:	0000a49f 	.word	0x0000a49f
    9db4:	0000a49f 	.word	0x0000a49f
    9db8:	0000a49f 	.word	0x0000a49f
    9dbc:	0000a49f 	.word	0x0000a49f
    9dc0:	0000a49f 	.word	0x0000a49f
    9dc4:	0000a49f 	.word	0x0000a49f
    9dc8:	0000a49f 	.word	0x0000a49f
    9dcc:	0000a49f 	.word	0x0000a49f
    9dd0:	0000a469 	.word	0x0000a469
    9dd4:	0000a469 	.word	0x0000a469
    9dd8:	0000a469 	.word	0x0000a469
    9ddc:	0000a469 	.word	0x0000a469
    9de0:	0000a469 	.word	0x0000a469
    9de4:	0000a469 	.word	0x0000a469
    9de8:	0000a469 	.word	0x0000a469
    9dec:	0000a469 	.word	0x0000a469
    9df0:	0000a469 	.word	0x0000a469
    9df4:	0000a469 	.word	0x0000a469
    9df8:	00009ef3 	.word	0x00009ef3
    9dfc:	0000a4ad 	.word	0x0000a4ad
    9e00:	0000a469 	.word	0x0000a469
    9e04:	0000a4ad 	.word	0x0000a4ad
    9e08:	0000a469 	.word	0x0000a469
    9e0c:	0000a469 	.word	0x0000a469
    9e10:	0000a469 	.word	0x0000a469
    9e14:	0000a469 	.word	0x0000a469
    9e18:	0000a4b5 	.word	0x0000a4b5
    9e1c:	0000a469 	.word	0x0000a469
    9e20:	0000a469 	.word	0x0000a469
    9e24:	0000a4bd 	.word	0x0000a4bd
    9e28:	0000a469 	.word	0x0000a469
    9e2c:	0000a469 	.word	0x0000a469
    9e30:	0000a469 	.word	0x0000a469
    9e34:	0000a469 	.word	0x0000a469
    9e38:	0000a469 	.word	0x0000a469
    9e3c:	0000a469 	.word	0x0000a469
    9e40:	0000a469 	.word	0x0000a469
    9e44:	0000a469 	.word	0x0000a469
    9e48:	0000a4d7 	.word	0x0000a4d7
    9e4c:	0000a469 	.word	0x0000a469
    9e50:	0000a469 	.word	0x0000a469
    9e54:	0000a4f5 	.word	0x0000a4f5
    9e58:	0000a469 	.word	0x0000a469
    9e5c:	0000a469 	.word	0x0000a469
    9e60:	0000a469 	.word	0x0000a469
    9e64:	0000a469 	.word	0x0000a469
    9e68:	0000a469 	.word	0x0000a469
    9e6c:	0000a469 	.word	0x0000a469
    9e70:	0000a469 	.word	0x0000a469
    9e74:	0000a50b 	.word	0x0000a50b
    9e78:	00009ef7 	.word	0x00009ef7
    9e7c:	0000a4ad 	.word	0x0000a4ad
    9e80:	0000a4ad 	.word	0x0000a4ad
    9e84:	0000a4ad 	.word	0x0000a4ad
    9e88:	0000a3cd 	.word	0x0000a3cd
    9e8c:	0000a3d5 	.word	0x0000a3d5
    9e90:	0000a469 	.word	0x0000a469
    9e94:	0000a469 	.word	0x0000a469
    9e98:	0000a3eb 	.word	0x0000a3eb
    9e9c:	0000a469 	.word	0x0000a469
    9ea0:	0000a3ff 	.word	0x0000a3ff
    9ea4:	0000a41b 	.word	0x0000a41b
    9ea8:	0000a431 	.word	0x0000a431
    9eac:	0000a469 	.word	0x0000a469
    9eb0:	0000a469 	.word	0x0000a469
    9eb4:	0000a44b 	.word	0x0000a44b
    9eb8:	0000a469 	.word	0x0000a469
    9ebc:	0000a453 	.word	0x0000a453
    9ec0:	0000a469 	.word	0x0000a469
    9ec4:	0000a469 	.word	0x0000a469
    9ec8:	0000a4d7 	.word	0x0000a4d7
    9ecc:	4640      	mov	r0, r8
    9ece:	4621      	mov	r1, r4
    9ed0:	f7ff fe30 	bl	9b34 <__ssrefill_r>
    9ed4:	2800      	cmp	r0, #0
    9ed6:	f43f aeef 	beq.w	9cb8 <__ssvfscanf_r+0xb8>
    9eda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    9edc:	f003 fd42 	bl	d964 <__sfp_lock_release>
    9ee0:	b125      	cbz	r5, 9eec <__ssvfscanf_r+0x2ec>
    9ee2:	89a3      	ldrh	r3, [r4, #12]
    9ee4:	f013 0f40 	tst.w	r3, #64	; 0x40
    9ee8:	f43f aedb 	beq.w	9ca2 <__ssvfscanf_r+0xa2>
    9eec:	f04f 35ff 	mov.w	r5, #4294967295
    9ef0:	e6d7      	b.n	9ca2 <__ssvfscanf_r+0xa2>
    9ef2:	f049 0901 	orr.w	r9, r9, #1
    9ef6:	46da      	mov	sl, fp
    9ef8:	f640 5231 	movw	r2, #3377	; 0xd31
    9efc:	f2c0 0201 	movt	r2, #1
    9f00:	230a      	movs	r3, #10
    9f02:	f04f 0c03 	mov.w	ip, #3
    9f06:	920b      	str	r2, [sp, #44]	; 0x2c
    9f08:	930a      	str	r3, [sp, #40]	; 0x28
    9f0a:	f8cd c020 	str.w	ip, [sp, #32]
    9f0e:	6863      	ldr	r3, [r4, #4]
    9f10:	2b00      	cmp	r3, #0
    9f12:	f340 824a 	ble.w	a3aa <__ssvfscanf_r+0x7aa>
    9f16:	f019 0f40 	tst.w	r9, #64	; 0x40
    9f1a:	bf08      	it	eq
    9f1c:	6823      	ldreq	r3, [r4, #0]
    9f1e:	d012      	beq.n	9f46 <__ssvfscanf_r+0x346>
    9f20:	9a08      	ldr	r2, [sp, #32]
    9f22:	1e53      	subs	r3, r2, #1
    9f24:	2b03      	cmp	r3, #3
    9f26:	f200 80d7 	bhi.w	a0d8 <__ssvfscanf_r+0x4d8>
    9f2a:	e8df f013 	tbh	[pc, r3, lsl #1]
    9f2e:	01aa      	.short	0x01aa
    9f30:	001d0094 	.word	0x001d0094
    9f34:	0136      	.short	0x0136
    9f36:	4640      	mov	r0, r8
    9f38:	4621      	mov	r1, r4
    9f3a:	f7ff fdfb 	bl	9b34 <__ssrefill_r>
    9f3e:	2800      	cmp	r0, #0
    9f40:	d1cb      	bne.n	9eda <__ssvfscanf_r+0x2da>
    9f42:	6823      	ldr	r3, [r4, #0]
    9f44:	3501      	adds	r5, #1
    9f46:	7819      	ldrb	r1, [r3, #0]
    9f48:	3301      	adds	r3, #1
    9f4a:	6832      	ldr	r2, [r6, #0]
    9f4c:	188a      	adds	r2, r1, r2
    9f4e:	7852      	ldrb	r2, [r2, #1]
    9f50:	f012 0f08 	tst.w	r2, #8
    9f54:	d0e4      	beq.n	9f20 <__ssvfscanf_r+0x320>
    9f56:	6862      	ldr	r2, [r4, #4]
    9f58:	3a01      	subs	r2, #1
    9f5a:	6062      	str	r2, [r4, #4]
    9f5c:	2a00      	cmp	r2, #0
    9f5e:	bfc8      	it	gt
    9f60:	6023      	strgt	r3, [r4, #0]
    9f62:	dde8      	ble.n	9f36 <__ssvfscanf_r+0x336>
    9f64:	3501      	adds	r5, #1
    9f66:	e7ee      	b.n	9f46 <__ssvfscanf_r+0x346>
    9f68:	f10b 33ff 	add.w	r3, fp, #4294967295
    9f6c:	f449 6c58 	orr.w	ip, r9, #3456	; 0xd80
    9f70:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    9f74:	f642 7398 	movw	r3, #12184	; 0x2f98
    9f78:	bf88      	it	hi
    9f7a:	f5ab 7bae 	subhi.w	fp, fp, #348	; 0x15c
    9f7e:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
    9f82:	f2c0 0301 	movt	r3, #1
    9f86:	970e      	str	r7, [sp, #56]	; 0x38
    9f88:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9f8a:	bf92      	itee	ls
    9f8c:	f04f 0b00 	movls.w	fp, #0
    9f90:	f240 1a5d 	movwhi	sl, #349	; 0x15d
    9f94:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    9f98:	462a      	mov	r2, r5
    9f9a:	2600      	movs	r6, #0
    9f9c:	464d      	mov	r5, r9
    9f9e:	9608      	str	r6, [sp, #32]
    9fa0:	4699      	mov	r9, r3
    9fa2:	4666      	mov	r6, ip
    9fa4:	f8d4 c000 	ldr.w	ip, [r4]
    9fa8:	f89c 0000 	ldrb.w	r0, [ip]
    9fac:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    9fb0:	294d      	cmp	r1, #77	; 0x4d
    9fb2:	f200 81a7 	bhi.w	a304 <__ssvfscanf_r+0x704>
    9fb6:	e8df f011 	tbh	[pc, r1, lsl #1]
    9fba:	01c7      	.short	0x01c7
    9fbc:	01c701a5 	.word	0x01c701a5
    9fc0:	01a501a5 	.word	0x01a501a5
    9fc4:	01cd01d2 	.word	0x01cd01d2
    9fc8:	01cd01cd 	.word	0x01cd01cd
    9fcc:	01cd01cd 	.word	0x01cd01cd
    9fd0:	01cd01cd 	.word	0x01cd01cd
    9fd4:	01f101f1 	.word	0x01f101f1
    9fd8:	01a501a5 	.word	0x01a501a5
    9fdc:	01a501a5 	.word	0x01a501a5
    9fe0:	01a501a5 	.word	0x01a501a5
    9fe4:	01ec01a5 	.word	0x01ec01a5
    9fe8:	01ec01ec 	.word	0x01ec01ec
    9fec:	01ec01ec 	.word	0x01ec01ec
    9ff0:	01a501ec 	.word	0x01a501ec
    9ff4:	01a501a5 	.word	0x01a501a5
    9ff8:	01a501a5 	.word	0x01a501a5
    9ffc:	01a501a5 	.word	0x01a501a5
    a000:	01a501a5 	.word	0x01a501a5
    a004:	01a501a5 	.word	0x01a501a5
    a008:	01a501a5 	.word	0x01a501a5
    a00c:	01a501a5 	.word	0x01a501a5
    a010:	01a501a5 	.word	0x01a501a5
    a014:	01a5018c 	.word	0x01a5018c
    a018:	01a501a5 	.word	0x01a501a5
    a01c:	01a501a5 	.word	0x01a501a5
    a020:	01a501a5 	.word	0x01a501a5
    a024:	01ec01a5 	.word	0x01ec01a5
    a028:	01ec01ec 	.word	0x01ec01ec
    a02c:	01ec01ec 	.word	0x01ec01ec
    a030:	01a501ec 	.word	0x01a501ec
    a034:	01a501a5 	.word	0x01a501a5
    a038:	01a501a5 	.word	0x01a501a5
    a03c:	01a501a5 	.word	0x01a501a5
    a040:	01a501a5 	.word	0x01a501a5
    a044:	01a501a5 	.word	0x01a501a5
    a048:	01a501a5 	.word	0x01a501a5
    a04c:	01a501a5 	.word	0x01a501a5
    a050:	01a501a5 	.word	0x01a501a5
    a054:	018c      	.short	0x018c
    a056:	f1bb 0f00 	cmp.w	fp, #0
    a05a:	bf14      	ite	ne
    a05c:	46da      	movne	sl, fp
    a05e:	f04f 3aff 	moveq.w	sl, #4294967295
    a062:	f019 0301 	ands.w	r3, r9, #1
    a066:	f000 83ed 	beq.w	a844 <__ssvfscanf_r+0xc44>
    a06a:	f019 0010 	ands.w	r0, r9, #16
    a06e:	9008      	str	r0, [sp, #32]
    a070:	bf18      	it	ne
    a072:	f50d 7b2d 	addne.w	fp, sp, #692	; 0x2b4
    a076:	d104      	bne.n	a082 <__ssvfscanf_r+0x482>
    a078:	9909      	ldr	r1, [sp, #36]	; 0x24
    a07a:	f8d1 b000 	ldr.w	fp, [r1]
    a07e:	3104      	adds	r1, #4
    a080:	9109      	str	r1, [sp, #36]	; 0x24
    a082:	463b      	mov	r3, r7
    a084:	f04f 0900 	mov.w	r9, #0
    a088:	462f      	mov	r7, r5
    a08a:	465d      	mov	r5, fp
    a08c:	469b      	mov	fp, r3
    a08e:	960e      	str	r6, [sp, #56]	; 0x38
    a090:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a092:	6822      	ldr	r2, [r4, #0]
    a094:	6819      	ldr	r1, [r3, #0]
    a096:	7813      	ldrb	r3, [r2, #0]
    a098:	1859      	adds	r1, r3, r1
    a09a:	7849      	ldrb	r1, [r1, #1]
    a09c:	f081 0108 	eor.w	r1, r1, #8
    a0a0:	f3c1 01c0 	ubfx	r1, r1, #3, #1
    a0a4:	f1ba 0f00 	cmp.w	sl, #0
    a0a8:	bf0c      	ite	eq
    a0aa:	2100      	moveq	r1, #0
    a0ac:	f001 0101 	andne.w	r1, r1, #1
    a0b0:	2900      	cmp	r1, #0
    a0b2:	f040 8446 	bne.w	a942 <__ssvfscanf_r+0xd42>
    a0b6:	465b      	mov	r3, fp
    a0b8:	46ab      	mov	fp, r5
    a0ba:	463d      	mov	r5, r7
    a0bc:	461f      	mov	r7, r3
    a0be:	9e08      	ldr	r6, [sp, #32]
    a0c0:	2e00      	cmp	r6, #0
    a0c2:	f47f adc0 	bne.w	9c46 <__ssvfscanf_r+0x46>
    a0c6:	f8cb 6000 	str.w	r6, [fp]
    a0ca:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    a0ce:	f10c 0c01 	add.w	ip, ip, #1
    a0d2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a0d6:	e5b6      	b.n	9c46 <__ssvfscanf_r+0x46>
    a0d8:	f1bb 0f00 	cmp.w	fp, #0
    a0dc:	bf14      	ite	ne
    a0de:	46da      	movne	sl, fp
    a0e0:	f04f 0a01 	moveq.w	sl, #1
    a0e4:	f019 0601 	ands.w	r6, r9, #1
    a0e8:	f000 835a 	beq.w	a7a0 <__ssvfscanf_r+0xba0>
    a0ec:	f019 0010 	ands.w	r0, r9, #16
    a0f0:	9008      	str	r0, [sp, #32]
    a0f2:	bf18      	it	ne
    a0f4:	f04f 0900 	movne.w	r9, #0
    a0f8:	d104      	bne.n	a104 <__ssvfscanf_r+0x504>
    a0fa:	9909      	ldr	r1, [sp, #36]	; 0x24
    a0fc:	f8d1 9000 	ldr.w	r9, [r1]
    a100:	3104      	adds	r1, #4
    a102:	9109      	str	r1, [sp, #36]	; 0x24
    a104:	462b      	mov	r3, r5
    a106:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
    a10a:	46c1      	mov	r9, r8
    a10c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
    a110:	4655      	mov	r5, sl
    a112:	2600      	movs	r6, #0
    a114:	f10d 0b4c 	add.w	fp, sp, #76	; 0x4c
    a118:	469a      	mov	sl, r3
    a11a:	970e      	str	r7, [sp, #56]	; 0x38
    a11c:	f8d8 3000 	ldr.w	r3, [r8]
    a120:	429e      	cmp	r6, r3
    a122:	f43f aeda 	beq.w	9eda <__ssvfscanf_r+0x2da>
    a126:	6823      	ldr	r3, [r4, #0]
    a128:	2100      	movs	r1, #0
    a12a:	f8d4 e004 	ldr.w	lr, [r4, #4]
    a12e:	2208      	movs	r2, #8
    a130:	a8ab      	add	r0, sp, #684	; 0x2ac
    a132:	afab      	add	r7, sp, #684	; 0x2ac
    a134:	f813 cb01 	ldrb.w	ip, [r3], #1
    a138:	f10e 3eff 	add.w	lr, lr, #4294967295
    a13c:	f8c4 e004 	str.w	lr, [r4, #4]
    a140:	f80b c006 	strb.w	ip, [fp, r6]
    a144:	3601      	adds	r6, #1
    a146:	6023      	str	r3, [r4, #0]
    a148:	f004 fd4c 	bl	ebe4 <memset>
    a14c:	4648      	mov	r0, r9
    a14e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a150:	465a      	mov	r2, fp
    a152:	4633      	mov	r3, r6
    a154:	9700      	str	r7, [sp, #0]
    a156:	f004 fb9d 	bl	e894 <_mbrtowc_r>
    a15a:	f1b0 3fff 	cmp.w	r0, #4294967295
    a15e:	f43f aebc 	beq.w	9eda <__ssvfscanf_r+0x2da>
    a162:	2800      	cmp	r0, #0
    a164:	f040 83b9 	bne.w	a8da <__ssvfscanf_r+0xcda>
    a168:	9808      	ldr	r0, [sp, #32]
    a16a:	b908      	cbnz	r0, a170 <__ssvfscanf_r+0x570>
    a16c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a16e:	6008      	str	r0, [r1, #0]
    a170:	9a08      	ldr	r2, [sp, #32]
    a172:	44b2      	add	sl, r6
    a174:	3d01      	subs	r5, #1
    a176:	2a00      	cmp	r2, #0
    a178:	f000 83b9 	beq.w	a8ee <__ssvfscanf_r+0xcee>
    a17c:	2600      	movs	r6, #0
    a17e:	6863      	ldr	r3, [r4, #4]
    a180:	2b00      	cmp	r3, #0
    a182:	f340 8350 	ble.w	a826 <__ssvfscanf_r+0xc26>
    a186:	2d00      	cmp	r5, #0
    a188:	d1c8      	bne.n	a11c <__ssvfscanf_r+0x51c>
    a18a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    a18c:	4655      	mov	r5, sl
    a18e:	46c8      	mov	r8, r9
    a190:	9e08      	ldr	r6, [sp, #32]
    a192:	2e00      	cmp	r6, #0
    a194:	f47f ad57 	bne.w	9c46 <__ssvfscanf_r+0x46>
    a198:	e797      	b.n	a0ca <__ssvfscanf_r+0x4ca>
    a19a:	f10b 33ff 	add.w	r3, fp, #4294967295
    a19e:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    a1a2:	f200 82f7 	bhi.w	a794 <__ssvfscanf_r+0xb94>
    a1a6:	2200      	movs	r2, #0
    a1a8:	f04f 0b00 	mov.w	fp, #0
    a1ac:	4641      	mov	r1, r8
    a1ae:	9711      	str	r7, [sp, #68]	; 0x44
    a1b0:	4690      	mov	r8, r2
    a1b2:	f449 69f0 	orr.w	r9, r9, #1920	; 0x780
    a1b6:	ae13      	add	r6, sp, #76	; 0x4c
    a1b8:	465b      	mov	r3, fp
    a1ba:	465f      	mov	r7, fp
    a1bc:	460a      	mov	r2, r1
    a1be:	f8cd b020 	str.w	fp, [sp, #32]
    a1c2:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
    a1c6:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    a1ca:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
    a1ce:	f8d4 e000 	ldr.w	lr, [r4]
    a1d2:	f89e 0000 	ldrb.w	r0, [lr]
    a1d6:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    a1da:	294e      	cmp	r1, #78	; 0x4e
    a1dc:	f200 81d6 	bhi.w	a58c <__ssvfscanf_r+0x98c>
    a1e0:	e8df f011 	tbh	[pc, r1, lsl #1]
    a1e4:	01d4025d 	.word	0x01d4025d
    a1e8:	0255025d 	.word	0x0255025d
    a1ec:	024501d4 	.word	0x024501d4
    a1f0:	01be01be 	.word	0x01be01be
    a1f4:	01be01be 	.word	0x01be01be
    a1f8:	01be01be 	.word	0x01be01be
    a1fc:	01be01be 	.word	0x01be01be
    a200:	01d401be 	.word	0x01d401be
    a204:	01d401d4 	.word	0x01d401d4
    a208:	01d401d4 	.word	0x01d401d4
    a20c:	01d401d4 	.word	0x01d401d4
    a210:	01d402d3 	.word	0x01d402d3
    a214:	01d401d4 	.word	0x01d401d4
    a218:	02b302ba 	.word	0x02b302ba
    a21c:	01d401d4 	.word	0x01d401d4
    a220:	01d40296 	.word	0x01d40296
    a224:	01d401d4 	.word	0x01d401d4
    a228:	026b01d4 	.word	0x026b01d4
    a22c:	01d401d4 	.word	0x01d401d4
    a230:	01d401d4 	.word	0x01d401d4
    a234:	026401d4 	.word	0x026401d4
    a238:	01d401d4 	.word	0x01d401d4
    a23c:	01d401d4 	.word	0x01d401d4
    a240:	01d4028f 	.word	0x01d4028f
    a244:	01d401d4 	.word	0x01d401d4
    a248:	01d401d4 	.word	0x01d401d4
    a24c:	01d401d4 	.word	0x01d401d4
    a250:	01d402d3 	.word	0x01d402d3
    a254:	01d401d4 	.word	0x01d401d4
    a258:	02b302ba 	.word	0x02b302ba
    a25c:	01d401d4 	.word	0x01d401d4
    a260:	01d40296 	.word	0x01d40296
    a264:	01d401d4 	.word	0x01d401d4
    a268:	026b01d4 	.word	0x026b01d4
    a26c:	01d401d4 	.word	0x01d401d4
    a270:	01d401d4 	.word	0x01d401d4
    a274:	026401d4 	.word	0x026401d4
    a278:	01d401d4 	.word	0x01d401d4
    a27c:	01d401d4 	.word	0x01d401d4
    a280:	028f      	.short	0x028f
    a282:	f1bb 0f00 	cmp.w	fp, #0
    a286:	bf14      	ite	ne
    a288:	46da      	movne	sl, fp
    a28a:	f04f 3aff 	moveq.w	sl, #4294967295
    a28e:	f019 0f10 	tst.w	r9, #16
    a292:	f000 8140 	beq.w	a516 <__ssvfscanf_r+0x916>
    a296:	6823      	ldr	r3, [r4, #0]
    a298:	2600      	movs	r6, #0
    a29a:	781a      	ldrb	r2, [r3, #0]
    a29c:	f50d 7cd6 	add.w	ip, sp, #428	; 0x1ac
    a2a0:	3301      	adds	r3, #1
    a2a2:	f81c 2002 	ldrb.w	r2, [ip, r2]
    a2a6:	2a00      	cmp	r2, #0
    a2a8:	f000 83b8 	beq.w	aa1c <__ssvfscanf_r+0xe1c>
    a2ac:	6862      	ldr	r2, [r4, #4]
    a2ae:	3601      	adds	r6, #1
    a2b0:	6023      	str	r3, [r4, #0]
    a2b2:	3a01      	subs	r2, #1
    a2b4:	45b2      	cmp	sl, r6
    a2b6:	6062      	str	r2, [r4, #4]
    a2b8:	f000 82b2 	beq.w	a820 <__ssvfscanf_r+0xc20>
    a2bc:	2a00      	cmp	r2, #0
    a2be:	dcec      	bgt.n	a29a <__ssvfscanf_r+0x69a>
    a2c0:	4640      	mov	r0, r8
    a2c2:	4621      	mov	r1, r4
    a2c4:	f7ff fc36 	bl	9b34 <__ssrefill_r>
    a2c8:	2800      	cmp	r0, #0
    a2ca:	f040 82a9 	bne.w	a820 <__ssvfscanf_r+0xc20>
    a2ce:	6823      	ldr	r3, [r4, #0]
    a2d0:	e7e3      	b.n	a29a <__ssvfscanf_r+0x69a>
    a2d2:	f406 61c0 	and.w	r1, r6, #1536	; 0x600
    a2d6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    a2da:	d113      	bne.n	a304 <__ssvfscanf_r+0x704>
    a2dc:	f426 7600 	bic.w	r6, r6, #512	; 0x200
    a2e0:	2710      	movs	r7, #16
    a2e2:	f446 66a0 	orr.w	r6, r6, #1280	; 0x500
    a2e6:	f805 0b01 	strb.w	r0, [r5], #1
    a2ea:	6861      	ldr	r1, [r4, #4]
    a2ec:	3901      	subs	r1, #1
    a2ee:	6061      	str	r1, [r4, #4]
    a2f0:	2900      	cmp	r1, #0
    a2f2:	bfc4      	itt	gt
    a2f4:	f10c 0101 	addgt.w	r1, ip, #1
    a2f8:	6021      	strgt	r1, [r4, #0]
    a2fa:	dd5e      	ble.n	a3ba <__ssvfscanf_r+0x7ba>
    a2fc:	f1ba 0a01 	subs.w	sl, sl, #1
    a300:	f47f ae50 	bne.w	9fa4 <__ssvfscanf_r+0x3a4>
    a304:	f416 7f80 	tst.w	r6, #256	; 0x100
    a308:	46a9      	mov	r9, r5
    a30a:	970a      	str	r7, [sp, #40]	; 0x28
    a30c:	46b4      	mov	ip, r6
    a30e:	4615      	mov	r5, r2
    a310:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    a312:	d00f      	beq.n	a334 <__ssvfscanf_r+0x734>
    a314:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    a318:	45ca      	cmp	sl, r9
    a31a:	d208      	bcs.n	a32e <__ssvfscanf_r+0x72e>
    a31c:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
    a320:	4640      	mov	r0, r8
    a322:	4622      	mov	r2, r4
    a324:	9607      	str	r6, [sp, #28]
    a326:	f7ff fc23 	bl	9b70 <_sungetc_r>
    a32a:	f8dd c01c 	ldr.w	ip, [sp, #28]
    a32e:	45ca      	cmp	sl, r9
    a330:	f43f acb4 	beq.w	9c9c <__ssvfscanf_r+0x9c>
    a334:	f01c 0210 	ands.w	r2, ip, #16
    a338:	f000 8354 	beq.w	a9e4 <__ssvfscanf_r+0xde4>
    a33c:	ab13      	add	r3, sp, #76	; 0x4c
    a33e:	9808      	ldr	r0, [sp, #32]
    a340:	1aed      	subs	r5, r5, r3
    a342:	182d      	adds	r5, r5, r0
    a344:	444d      	add	r5, r9
    a346:	e47e      	b.n	9c46 <__ssvfscanf_r+0x46>
    a348:	f016 0f80 	tst.w	r6, #128	; 0x80
    a34c:	d0da      	beq.n	a304 <__ssvfscanf_r+0x704>
    a34e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    a352:	e7c8      	b.n	a2e6 <__ssvfscanf_r+0x6e6>
    a354:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    a358:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    a35c:	e7c3      	b.n	a2e6 <__ssvfscanf_r+0x6e6>
    a35e:	f416 6f00 	tst.w	r6, #2048	; 0x800
    a362:	d0c0      	beq.n	a2e6 <__ssvfscanf_r+0x6e6>
    a364:	b917      	cbnz	r7, a36c <__ssvfscanf_r+0x76c>
    a366:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    a36a:	3708      	adds	r7, #8
    a36c:	f416 6f80 	tst.w	r6, #1024	; 0x400
    a370:	bf18      	it	ne
    a372:	f426 66b0 	bicne.w	r6, r6, #1408	; 0x580
    a376:	d1b6      	bne.n	a2e6 <__ssvfscanf_r+0x6e6>
    a378:	f1bb 0f00 	cmp.w	fp, #0
    a37c:	d003      	beq.n	a386 <__ssvfscanf_r+0x786>
    a37e:	f10b 3bff 	add.w	fp, fp, #4294967295
    a382:	f10a 0a01 	add.w	sl, sl, #1
    a386:	9808      	ldr	r0, [sp, #32]
    a388:	f426 7660 	bic.w	r6, r6, #896	; 0x380
    a38c:	3001      	adds	r0, #1
    a38e:	9008      	str	r0, [sp, #32]
    a390:	e7ab      	b.n	a2ea <__ssvfscanf_r+0x6ea>
    a392:	2f0a      	cmp	r7, #10
    a394:	ddb6      	ble.n	a304 <__ssvfscanf_r+0x704>
    a396:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    a39a:	e7a4      	b.n	a2e6 <__ssvfscanf_r+0x6e6>
    a39c:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    a3a0:	2f08      	cmp	r7, #8
    a3a2:	ddaf      	ble.n	a304 <__ssvfscanf_r+0x704>
    a3a4:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    a3a8:	e79d      	b.n	a2e6 <__ssvfscanf_r+0x6e6>
    a3aa:	4640      	mov	r0, r8
    a3ac:	4621      	mov	r1, r4
    a3ae:	f7ff fbc1 	bl	9b34 <__ssrefill_r>
    a3b2:	2800      	cmp	r0, #0
    a3b4:	f43f adaf 	beq.w	9f16 <__ssvfscanf_r+0x316>
    a3b8:	e58f      	b.n	9eda <__ssvfscanf_r+0x2da>
    a3ba:	4640      	mov	r0, r8
    a3bc:	4621      	mov	r1, r4
    a3be:	9207      	str	r2, [sp, #28]
    a3c0:	f7ff fbb8 	bl	9b34 <__ssrefill_r>
    a3c4:	9a07      	ldr	r2, [sp, #28]
    a3c6:	2800      	cmp	r0, #0
    a3c8:	d098      	beq.n	a2fc <__ssvfscanf_r+0x6fc>
    a3ca:	e79b      	b.n	a304 <__ssvfscanf_r+0x704>
    a3cc:	f049 0904 	orr.w	r9, r9, #4
    a3d0:	783a      	ldrb	r2, [r7, #0]
    a3d2:	e481      	b.n	9cd8 <__ssvfscanf_r+0xd8>
    a3d4:	f640 5031 	movw	r0, #3377	; 0xd31
    a3d8:	2100      	movs	r1, #0
    a3da:	f2c0 0001 	movt	r0, #1
    a3de:	2203      	movs	r2, #3
    a3e0:	46da      	mov	sl, fp
    a3e2:	900b      	str	r0, [sp, #44]	; 0x2c
    a3e4:	910a      	str	r1, [sp, #40]	; 0x28
    a3e6:	9208      	str	r2, [sp, #32]
    a3e8:	e591      	b.n	9f0e <__ssvfscanf_r+0x30e>
    a3ea:	783a      	ldrb	r2, [r7, #0]
    a3ec:	2a6c      	cmp	r2, #108	; 0x6c
    a3ee:	bf0a      	itet	eq
    a3f0:	f049 0902 	orreq.w	r9, r9, #2
    a3f4:	f049 0901 	orrne.w	r9, r9, #1
    a3f8:	f817 2f01 	ldrbeq.w	r2, [r7, #1]!
    a3fc:	e46c      	b.n	9cd8 <__ssvfscanf_r+0xd8>
    a3fe:	f019 0f10 	tst.w	r9, #16
    a402:	f47f ac20 	bne.w	9c46 <__ssvfscanf_r+0x46>
    a406:	f019 0f04 	tst.w	r9, #4
    a40a:	f000 8377 	beq.w	aafc <__ssvfscanf_r+0xefc>
    a40e:	9e09      	ldr	r6, [sp, #36]	; 0x24
    a410:	6833      	ldr	r3, [r6, #0]
    a412:	3604      	adds	r6, #4
    a414:	9609      	str	r6, [sp, #36]	; 0x24
    a416:	801d      	strh	r5, [r3, #0]
    a418:	e415      	b.n	9c46 <__ssvfscanf_r+0x46>
    a41a:	f241 0379 	movw	r3, #4217	; 0x1079
    a41e:	2008      	movs	r0, #8
    a420:	f2c0 0301 	movt	r3, #1
    a424:	2103      	movs	r1, #3
    a426:	46da      	mov	sl, fp
    a428:	930b      	str	r3, [sp, #44]	; 0x2c
    a42a:	900a      	str	r0, [sp, #40]	; 0x28
    a42c:	9108      	str	r1, [sp, #32]
    a42e:	e56e      	b.n	9f0e <__ssvfscanf_r+0x30e>
    a430:	f241 0079 	movw	r0, #4217	; 0x1079
    a434:	2110      	movs	r1, #16
    a436:	f2c0 0001 	movt	r0, #1
    a43a:	2203      	movs	r2, #3
    a43c:	f449 7908 	orr.w	r9, r9, #544	; 0x220
    a440:	900b      	str	r0, [sp, #44]	; 0x2c
    a442:	46da      	mov	sl, fp
    a444:	910a      	str	r1, [sp, #40]	; 0x28
    a446:	9208      	str	r2, [sp, #32]
    a448:	e561      	b.n	9f0e <__ssvfscanf_r+0x30e>
    a44a:	2102      	movs	r1, #2
    a44c:	46da      	mov	sl, fp
    a44e:	9108      	str	r1, [sp, #32]
    a450:	e55d      	b.n	9f0e <__ssvfscanf_r+0x30e>
    a452:	f241 0079 	movw	r0, #4217	; 0x1079
    a456:	210a      	movs	r1, #10
    a458:	f2c0 0001 	movt	r0, #1
    a45c:	2203      	movs	r2, #3
    a45e:	46da      	mov	sl, fp
    a460:	900b      	str	r0, [sp, #44]	; 0x2c
    a462:	910a      	str	r1, [sp, #40]	; 0x28
    a464:	9208      	str	r2, [sp, #32]
    a466:	e552      	b.n	9f0e <__ssvfscanf_r+0x30e>
    a468:	18d3      	adds	r3, r2, r3
    a46a:	46da      	mov	sl, fp
    a46c:	785b      	ldrb	r3, [r3, #1]
    a46e:	f013 0f01 	tst.w	r3, #1
    a472:	f640 5331 	movw	r3, #3377	; 0xd31
    a476:	bf18      	it	ne
    a478:	f049 0901 	orrne.w	r9, r9, #1
    a47c:	f2c0 0301 	movt	r3, #1
    a480:	200a      	movs	r0, #10
    a482:	2103      	movs	r1, #3
    a484:	930b      	str	r3, [sp, #44]	; 0x2c
    a486:	900a      	str	r0, [sp, #40]	; 0x28
    a488:	9108      	str	r1, [sp, #32]
    a48a:	e540      	b.n	9f0e <__ssvfscanf_r+0x30e>
    a48c:	f003 fa6a 	bl	d964 <__sfp_lock_release>
    a490:	f04f 35ff 	mov.w	r5, #4294967295
    a494:	e405      	b.n	9ca2 <__ssvfscanf_r+0xa2>
    a496:	f049 0910 	orr.w	r9, r9, #16
    a49a:	783a      	ldrb	r2, [r7, #0]
    a49c:	e41c      	b.n	9cd8 <__ssvfscanf_r+0xd8>
    a49e:	fb01 fb0b 	mul.w	fp, r1, fp
    a4a2:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    a4a6:	4493      	add	fp, r2
    a4a8:	783a      	ldrb	r2, [r7, #0]
    a4aa:	e415      	b.n	9cd8 <__ssvfscanf_r+0xd8>
    a4ac:	2004      	movs	r0, #4
    a4ae:	46da      	mov	sl, fp
    a4b0:	9008      	str	r0, [sp, #32]
    a4b2:	e52c      	b.n	9f0e <__ssvfscanf_r+0x30e>
    a4b4:	f049 0902 	orr.w	r9, r9, #2
    a4b8:	783a      	ldrb	r2, [r7, #0]
    a4ba:	e40d      	b.n	9cd8 <__ssvfscanf_r+0xd8>
    a4bc:	f241 0379 	movw	r3, #4217	; 0x1079
    a4c0:	2008      	movs	r0, #8
    a4c2:	f2c0 0301 	movt	r3, #1
    a4c6:	2103      	movs	r1, #3
    a4c8:	f049 0901 	orr.w	r9, r9, #1
    a4cc:	930b      	str	r3, [sp, #44]	; 0x2c
    a4ce:	46da      	mov	sl, fp
    a4d0:	900a      	str	r0, [sp, #40]	; 0x28
    a4d2:	9108      	str	r1, [sp, #32]
    a4d4:	e51b      	b.n	9f0e <__ssvfscanf_r+0x30e>
    a4d6:	f241 0279 	movw	r2, #4217	; 0x1079
    a4da:	2310      	movs	r3, #16
    a4dc:	f2c0 0201 	movt	r2, #1
    a4e0:	f04f 0c03 	mov.w	ip, #3
    a4e4:	f449 7900 	orr.w	r9, r9, #512	; 0x200
    a4e8:	920b      	str	r2, [sp, #44]	; 0x2c
    a4ea:	46da      	mov	sl, fp
    a4ec:	930a      	str	r3, [sp, #40]	; 0x28
    a4ee:	f8cd c020 	str.w	ip, [sp, #32]
    a4f2:	e50c      	b.n	9f0e <__ssvfscanf_r+0x30e>
    a4f4:	4639      	mov	r1, r7
    a4f6:	a86b      	add	r0, sp, #428	; 0x1ac
    a4f8:	f005 fa9c 	bl	fa34 <__sccl>
    a4fc:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    a500:	2201      	movs	r2, #1
    a502:	46da      	mov	sl, fp
    a504:	9208      	str	r2, [sp, #32]
    a506:	4607      	mov	r7, r0
    a508:	e501      	b.n	9f0e <__ssvfscanf_r+0x30e>
    a50a:	2300      	movs	r3, #0
    a50c:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    a510:	46da      	mov	sl, fp
    a512:	9308      	str	r3, [sp, #32]
    a514:	e4fb      	b.n	9f0e <__ssvfscanf_r+0x30e>
    a516:	9809      	ldr	r0, [sp, #36]	; 0x24
    a518:	6822      	ldr	r2, [r4, #0]
    a51a:	6806      	ldr	r6, [r0, #0]
    a51c:	4633      	mov	r3, r6
    a51e:	7812      	ldrb	r2, [r2, #0]
    a520:	a96b      	add	r1, sp, #428	; 0x1ac
    a522:	5c8a      	ldrb	r2, [r1, r2]
    a524:	2a00      	cmp	r2, #0
    a526:	f000 81f6 	beq.w	a916 <__ssvfscanf_r+0xd16>
    a52a:	6822      	ldr	r2, [r4, #0]
    a52c:	6861      	ldr	r1, [r4, #4]
    a52e:	3901      	subs	r1, #1
    a530:	6061      	str	r1, [r4, #4]
    a532:	f812 1b01 	ldrb.w	r1, [r2], #1
    a536:	f1ba 0a01 	subs.w	sl, sl, #1
    a53a:	f803 1b01 	strb.w	r1, [r3], #1
    a53e:	6022      	str	r2, [r4, #0]
    a540:	f000 81e9 	beq.w	a916 <__ssvfscanf_r+0xd16>
    a544:	6861      	ldr	r1, [r4, #4]
    a546:	2900      	cmp	r1, #0
    a548:	dce9      	bgt.n	a51e <__ssvfscanf_r+0x91e>
    a54a:	4640      	mov	r0, r8
    a54c:	4621      	mov	r1, r4
    a54e:	9306      	str	r3, [sp, #24]
    a550:	f7ff faf0 	bl	9b34 <__ssrefill_r>
    a554:	9b06      	ldr	r3, [sp, #24]
    a556:	2800      	cmp	r0, #0
    a558:	f040 81da 	bne.w	a910 <__ssvfscanf_r+0xd10>
    a55c:	6822      	ldr	r2, [r4, #0]
    a55e:	e7de      	b.n	a51e <__ssvfscanf_r+0x91e>
    a560:	eb0b 0107 	add.w	r1, fp, r7
    a564:	b991      	cbnz	r1, a58c <__ssvfscanf_r+0x98c>
    a566:	f429 79c0 	bic.w	r9, r9, #384	; 0x180
    a56a:	f806 0b01 	strb.w	r0, [r6], #1
    a56e:	6861      	ldr	r1, [r4, #4]
    a570:	3501      	adds	r5, #1
    a572:	3901      	subs	r1, #1
    a574:	6061      	str	r1, [r4, #4]
    a576:	2900      	cmp	r1, #0
    a578:	bfc4      	itt	gt
    a57a:	f10e 0101 	addgt.w	r1, lr, #1
    a57e:	6021      	strgt	r1, [r4, #0]
    a580:	f340 81ba 	ble.w	a8f8 <__ssvfscanf_r+0xcf8>
    a584:	f1ba 0a01 	subs.w	sl, sl, #1
    a588:	f47f ae21 	bne.w	a1ce <__ssvfscanf_r+0x5ce>
    a58c:	930e      	str	r3, [sp, #56]	; 0x38
    a58e:	4690      	mov	r8, r2
    a590:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    a592:	463b      	mov	r3, r7
    a594:	9f11      	ldr	r7, [sp, #68]	; 0x44
    a596:	b10a      	cbz	r2, a59c <__ssvfscanf_r+0x99c>
    a598:	f429 7980 	bic.w	r9, r9, #256	; 0x100
    a59c:	3b01      	subs	r3, #1
    a59e:	2b01      	cmp	r3, #1
    a5a0:	f240 8323 	bls.w	abea <__ssvfscanf_r+0xfea>
    a5a4:	f10b 33ff 	add.w	r3, fp, #4294967295
    a5a8:	2b06      	cmp	r3, #6
    a5aa:	d821      	bhi.n	a5f0 <__ssvfscanf_r+0x9f0>
    a5ac:	f1bb 0f02 	cmp.w	fp, #2
    a5b0:	f240 830f 	bls.w	abd2 <__ssvfscanf_r+0xfd2>
    a5b4:	f1bb 0f03 	cmp.w	fp, #3
    a5b8:	d01a      	beq.n	a5f0 <__ssvfscanf_r+0x9f0>
    a5ba:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
    a5be:	46da      	mov	sl, fp
    a5c0:	46b1      	mov	r9, r6
    a5c2:	f10a 3aff 	add.w	sl, sl, #4294967295
    a5c6:	4640      	mov	r0, r8
    a5c8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a5cc:	4622      	mov	r2, r4
    a5ce:	fa5f fa8a 	uxtb.w	sl, sl
    a5d2:	f7ff facd 	bl	9b70 <_sungetc_r>
    a5d6:	f1ba 0f03 	cmp.w	sl, #3
    a5da:	d8f2      	bhi.n	a5c2 <__ssvfscanf_r+0x9c2>
    a5dc:	f1ab 0304 	sub.w	r3, fp, #4
    a5e0:	3d01      	subs	r5, #1
    a5e2:	464e      	mov	r6, r9
    a5e4:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    a5e8:	b2db      	uxtb	r3, r3
    a5ea:	1aed      	subs	r5, r5, r3
    a5ec:	43db      	mvns	r3, r3
    a5ee:	18f6      	adds	r6, r6, r3
    a5f0:	f419 7f80 	tst.w	r9, #256	; 0x100
    a5f4:	d016      	beq.n	a624 <__ssvfscanf_r+0xa24>
    a5f6:	f419 6f80 	tst.w	r9, #1024	; 0x400
    a5fa:	f040 830b 	bne.w	ac14 <__ssvfscanf_r+0x1014>
    a5fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a602:	3d01      	subs	r5, #1
    a604:	f1b1 0365 	subs.w	r3, r1, #101	; 0x65
    a608:	bf18      	it	ne
    a60a:	2301      	movne	r3, #1
    a60c:	2945      	cmp	r1, #69	; 0x45
    a60e:	bf0c      	ite	eq
    a610:	2300      	moveq	r3, #0
    a612:	f003 0301 	andne.w	r3, r3, #1
    a616:	2b00      	cmp	r3, #0
    a618:	f040 8259 	bne.w	aace <__ssvfscanf_r+0xece>
    a61c:	4640      	mov	r0, r8
    a61e:	4622      	mov	r2, r4
    a620:	f7ff faa6 	bl	9b70 <_sungetc_r>
    a624:	f019 0210 	ands.w	r2, r9, #16
    a628:	f47f ab0d 	bne.w	9c46 <__ssvfscanf_r+0x46>
    a62c:	f409 63c0 	and.w	r3, r9, #1536	; 0x600
    a630:	7032      	strb	r2, [r6, #0]
    a632:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    a636:	f000 8240 	beq.w	aaba <__ssvfscanf_r+0xeba>
    a63a:	9810      	ldr	r0, [sp, #64]	; 0x40
    a63c:	2800      	cmp	r0, #0
    a63e:	f040 8224 	bne.w	aa8a <__ssvfscanf_r+0xe8a>
    a642:	2200      	movs	r2, #0
    a644:	4640      	mov	r0, r8
    a646:	a913      	add	r1, sp, #76	; 0x4c
    a648:	f005 fb6a 	bl	fd20 <_strtod_r>
    a64c:	f019 0f01 	tst.w	r9, #1
    a650:	4682      	mov	sl, r0
    a652:	468b      	mov	fp, r1
    a654:	f000 81e8 	beq.w	aa28 <__ssvfscanf_r+0xe28>
    a658:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a65a:	1d16      	adds	r6, r2, #4
    a65c:	6813      	ldr	r3, [r2, #0]
    a65e:	e9c3 ab00 	strd	sl, fp, [r3]
    a662:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a664:	9609      	str	r6, [sp, #36]	; 0x24
    a666:	3301      	adds	r3, #1
    a668:	930c      	str	r3, [sp, #48]	; 0x30
    a66a:	f7ff baec 	b.w	9c46 <__ssvfscanf_r+0x46>
    a66e:	f419 7f80 	tst.w	r9, #256	; 0x100
    a672:	f43f af75 	beq.w	a560 <__ssvfscanf_r+0x960>
    a676:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    a67a:	3301      	adds	r3, #1
    a67c:	f1b8 0f00 	cmp.w	r8, #0
    a680:	f43f af75 	beq.w	a56e <__ssvfscanf_r+0x96e>
    a684:	f108 38ff 	add.w	r8, r8, #4294967295
    a688:	f10a 0a01 	add.w	sl, sl, #1
    a68c:	e76f      	b.n	a56e <__ssvfscanf_r+0x96e>
    a68e:	f419 7f00 	tst.w	r9, #512	; 0x200
    a692:	f43f af7b 	beq.w	a58c <__ssvfscanf_r+0x98c>
    a696:	f429 7920 	bic.w	r9, r9, #640	; 0x280
    a69a:	930f      	str	r3, [sp, #60]	; 0x3c
    a69c:	e765      	b.n	a56a <__ssvfscanf_r+0x96a>
    a69e:	f019 0f80 	tst.w	r9, #128	; 0x80
    a6a2:	f43f af73 	beq.w	a58c <__ssvfscanf_r+0x98c>
    a6a6:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    a6aa:	e75e      	b.n	a56a <__ssvfscanf_r+0x96a>
    a6ac:	f1bb 0f06 	cmp.w	fp, #6
    a6b0:	f47f af6c 	bne.w	a58c <__ssvfscanf_r+0x98c>
    a6b4:	f04f 0b07 	mov.w	fp, #7
    a6b8:	e757      	b.n	a56a <__ssvfscanf_r+0x96a>
    a6ba:	f1d7 0101 	rsbs	r1, r7, #1
    a6be:	bf38      	it	cc
    a6c0:	2100      	movcc	r1, #0
    a6c2:	2b00      	cmp	r3, #0
    a6c4:	bf14      	ite	ne
    a6c6:	2100      	movne	r1, #0
    a6c8:	f001 0101 	andeq.w	r1, r1, #1
    a6cc:	2900      	cmp	r1, #0
    a6ce:	f000 8133 	beq.w	a938 <__ssvfscanf_r+0xd38>
    a6d2:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    a6d6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    a6da:	f000 81d1 	beq.w	aa80 <__ssvfscanf_r+0xe80>
    a6de:	f1bb 0f01 	cmp.w	fp, #1
    a6e2:	bf14      	ite	ne
    a6e4:	2100      	movne	r1, #0
    a6e6:	2101      	moveq	r1, #1
    a6e8:	f1bb 0f04 	cmp.w	fp, #4
    a6ec:	bf08      	it	eq
    a6ee:	f041 0101 	orreq.w	r1, r1, #1
    a6f2:	2900      	cmp	r1, #0
    a6f4:	f43f af4a 	beq.w	a58c <__ssvfscanf_r+0x98c>
    a6f8:	f10b 0b01 	add.w	fp, fp, #1
    a6fc:	fa5f fb8b 	uxtb.w	fp, fp
    a700:	e733      	b.n	a56a <__ssvfscanf_r+0x96a>
    a702:	f1bb 0f07 	cmp.w	fp, #7
    a706:	f47f af41 	bne.w	a58c <__ssvfscanf_r+0x98c>
    a70a:	f04f 0b08 	mov.w	fp, #8
    a70e:	e72c      	b.n	a56a <__ssvfscanf_r+0x96a>
    a710:	f1db 0101 	rsbs	r1, fp, #1
    a714:	bf38      	it	cc
    a716:	2100      	movcc	r1, #0
    a718:	2b00      	cmp	r3, #0
    a71a:	bf14      	ite	ne
    a71c:	2100      	movne	r1, #0
    a71e:	f001 0101 	andeq.w	r1, r1, #1
    a722:	b129      	cbz	r1, a730 <__ssvfscanf_r+0xb30>
    a724:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    a728:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    a72c:	f000 81e0 	beq.w	aaf0 <__ssvfscanf_r+0xef0>
    a730:	f1bb 0f03 	cmp.w	fp, #3
    a734:	bf14      	ite	ne
    a736:	2100      	movne	r1, #0
    a738:	2101      	moveq	r1, #1
    a73a:	f1bb 0f05 	cmp.w	fp, #5
    a73e:	bf08      	it	eq
    a740:	f041 0101 	orreq.w	r1, r1, #1
    a744:	2900      	cmp	r1, #0
    a746:	d1d7      	bne.n	a6f8 <__ssvfscanf_r+0xaf8>
    a748:	e720      	b.n	a58c <__ssvfscanf_r+0x98c>
    a74a:	f1bb 0f02 	cmp.w	fp, #2
    a74e:	f47f af1d 	bne.w	a58c <__ssvfscanf_r+0x98c>
    a752:	f04f 0b03 	mov.w	fp, #3
    a756:	e708      	b.n	a56a <__ssvfscanf_r+0x96a>
    a758:	f409 61a0 	and.w	r1, r9, #1280	; 0x500
    a75c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
    a760:	d006      	beq.n	a770 <__ssvfscanf_r+0xb70>
    a762:	1e19      	subs	r1, r3, #0
    a764:	bf18      	it	ne
    a766:	2101      	movne	r1, #1
    a768:	ea11 2199 	ands.w	r1, r1, r9, lsr #10
    a76c:	f43f af0e 	beq.w	a58c <__ssvfscanf_r+0x98c>
    a770:	f419 7f00 	tst.w	r9, #512	; 0x200
    a774:	d103      	bne.n	a77e <__ssvfscanf_r+0xb7e>
    a776:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a778:	9608      	str	r6, [sp, #32]
    a77a:	1a5b      	subs	r3, r3, r1
    a77c:	9310      	str	r3, [sp, #64]	; 0x40
    a77e:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    a782:	2300      	movs	r3, #0
    a784:	f449 79c0 	orr.w	r9, r9, #384	; 0x180
    a788:	e6ef      	b.n	a56a <__ssvfscanf_r+0x96a>
    a78a:	2f01      	cmp	r7, #1
    a78c:	f47f aefe 	bne.w	a58c <__ssvfscanf_r+0x98c>
    a790:	2702      	movs	r7, #2
    a792:	e6ea      	b.n	a56a <__ssvfscanf_r+0x96a>
    a794:	f5ab 72ae 	sub.w	r2, fp, #348	; 0x15c
    a798:	f240 1a5d 	movw	sl, #349	; 0x15d
    a79c:	3a01      	subs	r2, #1
    a79e:	e503      	b.n	a1a8 <__ssvfscanf_r+0x5a8>
    a7a0:	f019 0910 	ands.w	r9, r9, #16
    a7a4:	d129      	bne.n	a7fa <__ssvfscanf_r+0xbfa>
    a7a6:	9809      	ldr	r0, [sp, #36]	; 0x24
    a7a8:	4656      	mov	r6, sl
    a7aa:	46d1      	mov	r9, sl
    a7ac:	46aa      	mov	sl, r5
    a7ae:	f8d0 b000 	ldr.w	fp, [r0]
    a7b2:	6865      	ldr	r5, [r4, #4]
    a7b4:	4658      	mov	r0, fp
    a7b6:	42ae      	cmp	r6, r5
    a7b8:	462a      	mov	r2, r5
    a7ba:	f240 81f7 	bls.w	abac <__ssvfscanf_r+0xfac>
    a7be:	6821      	ldr	r1, [r4, #0]
    a7c0:	1b76      	subs	r6, r6, r5
    a7c2:	f004 f8eb 	bl	e99c <memcpy>
    a7c6:	6823      	ldr	r3, [r4, #0]
    a7c8:	2100      	movs	r1, #0
    a7ca:	4640      	mov	r0, r8
    a7cc:	6061      	str	r1, [r4, #4]
    a7ce:	195b      	adds	r3, r3, r5
    a7d0:	4621      	mov	r1, r4
    a7d2:	6023      	str	r3, [r4, #0]
    a7d4:	44ab      	add	fp, r5
    a7d6:	f7ff f9ad 	bl	9b34 <__ssrefill_r>
    a7da:	2800      	cmp	r0, #0
    a7dc:	d0e9      	beq.n	a7b2 <__ssvfscanf_r+0xbb2>
    a7de:	4655      	mov	r5, sl
    a7e0:	ebb9 0a06 	subs.w	sl, r9, r6
    a7e4:	f43f ab79 	beq.w	9eda <__ssvfscanf_r+0x2da>
    a7e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a7ea:	4455      	add	r5, sl
    a7ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    a7ee:	3204      	adds	r2, #4
    a7f0:	9209      	str	r2, [sp, #36]	; 0x24
    a7f2:	3301      	adds	r3, #1
    a7f4:	930c      	str	r3, [sp, #48]	; 0x30
    a7f6:	f7ff ba26 	b.w	9c46 <__ssvfscanf_r+0x46>
    a7fa:	6863      	ldr	r3, [r4, #4]
    a7fc:	4640      	mov	r0, r8
    a7fe:	4621      	mov	r1, r4
    a800:	4553      	cmp	r3, sl
    a802:	f280 81af 	bge.w	ab64 <__ssvfscanf_r+0xf64>
    a806:	6822      	ldr	r2, [r4, #0]
    a808:	18f6      	adds	r6, r6, r3
    a80a:	ebc3 0a0a 	rsb	sl, r3, sl
    a80e:	18d3      	adds	r3, r2, r3
    a810:	6023      	str	r3, [r4, #0]
    a812:	f7ff f98f 	bl	9b34 <__ssrefill_r>
    a816:	2800      	cmp	r0, #0
    a818:	d0ef      	beq.n	a7fa <__ssvfscanf_r+0xbfa>
    a81a:	2e00      	cmp	r6, #0
    a81c:	f43f ab5d 	beq.w	9eda <__ssvfscanf_r+0x2da>
    a820:	19ad      	adds	r5, r5, r6
    a822:	f7ff ba10 	b.w	9c46 <__ssvfscanf_r+0x46>
    a826:	4648      	mov	r0, r9
    a828:	4621      	mov	r1, r4
    a82a:	f7ff f983 	bl	9b34 <__ssrefill_r>
    a82e:	2800      	cmp	r0, #0
    a830:	f43f aca9 	beq.w	a186 <__ssvfscanf_r+0x586>
    a834:	4655      	mov	r5, sl
    a836:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    a838:	46c8      	mov	r8, r9
    a83a:	2e00      	cmp	r6, #0
    a83c:	f43f aca8 	beq.w	a190 <__ssvfscanf_r+0x590>
    a840:	f7ff bb4b 	b.w	9eda <__ssvfscanf_r+0x2da>
    a844:	f019 0f10 	tst.w	r9, #16
    a848:	bf1c      	itt	ne
    a84a:	4699      	movne	r9, r3
    a84c:	6823      	ldrne	r3, [r4, #0]
    a84e:	d12f      	bne.n	a8b0 <__ssvfscanf_r+0xcb0>
    a850:	9809      	ldr	r0, [sp, #36]	; 0x24
    a852:	6822      	ldr	r2, [r4, #0]
    a854:	f8d0 9000 	ldr.w	r9, [r0]
    a858:	464b      	mov	r3, r9
    a85a:	7811      	ldrb	r1, [r2, #0]
    a85c:	6832      	ldr	r2, [r6, #0]
    a85e:	188a      	adds	r2, r1, r2
    a860:	7852      	ldrb	r2, [r2, #1]
    a862:	f012 0f08 	tst.w	r2, #8
    a866:	f040 80b0 	bne.w	a9ca <__ssvfscanf_r+0xdca>
    a86a:	6822      	ldr	r2, [r4, #0]
    a86c:	6861      	ldr	r1, [r4, #4]
    a86e:	3901      	subs	r1, #1
    a870:	6061      	str	r1, [r4, #4]
    a872:	f812 1b01 	ldrb.w	r1, [r2], #1
    a876:	f1ba 0a01 	subs.w	sl, sl, #1
    a87a:	f803 1b01 	strb.w	r1, [r3], #1
    a87e:	6022      	str	r2, [r4, #0]
    a880:	f000 80a3 	beq.w	a9ca <__ssvfscanf_r+0xdca>
    a884:	6861      	ldr	r1, [r4, #4]
    a886:	2900      	cmp	r1, #0
    a888:	dce7      	bgt.n	a85a <__ssvfscanf_r+0xc5a>
    a88a:	4640      	mov	r0, r8
    a88c:	4621      	mov	r1, r4
    a88e:	9306      	str	r3, [sp, #24]
    a890:	f7ff f950 	bl	9b34 <__ssrefill_r>
    a894:	9b06      	ldr	r3, [sp, #24]
    a896:	2800      	cmp	r0, #0
    a898:	f040 8097 	bne.w	a9ca <__ssvfscanf_r+0xdca>
    a89c:	6822      	ldr	r2, [r4, #0]
    a89e:	e7dc      	b.n	a85a <__ssvfscanf_r+0xc5a>
    a8a0:	4640      	mov	r0, r8
    a8a2:	4621      	mov	r1, r4
    a8a4:	f7ff f946 	bl	9b34 <__ssrefill_r>
    a8a8:	2800      	cmp	r0, #0
    a8aa:	f47f ad4b 	bne.w	a344 <__ssvfscanf_r+0x744>
    a8ae:	6823      	ldr	r3, [r4, #0]
    a8b0:	7819      	ldrb	r1, [r3, #0]
    a8b2:	3301      	adds	r3, #1
    a8b4:	6832      	ldr	r2, [r6, #0]
    a8b6:	188a      	adds	r2, r1, r2
    a8b8:	7852      	ldrb	r2, [r2, #1]
    a8ba:	f012 0f08 	tst.w	r2, #8
    a8be:	f47f ad41 	bne.w	a344 <__ssvfscanf_r+0x744>
    a8c2:	6862      	ldr	r2, [r4, #4]
    a8c4:	f109 0901 	add.w	r9, r9, #1
    a8c8:	6023      	str	r3, [r4, #0]
    a8ca:	3a01      	subs	r2, #1
    a8cc:	45d1      	cmp	r9, sl
    a8ce:	6062      	str	r2, [r4, #4]
    a8d0:	f43f ad38 	beq.w	a344 <__ssvfscanf_r+0x744>
    a8d4:	2a00      	cmp	r2, #0
    a8d6:	dceb      	bgt.n	a8b0 <__ssvfscanf_r+0xcb0>
    a8d8:	e7e2      	b.n	a8a0 <__ssvfscanf_r+0xca0>
    a8da:	f110 0f02 	cmn.w	r0, #2
    a8de:	f43f ac4e 	beq.w	a17e <__ssvfscanf_r+0x57e>
    a8e2:	9a08      	ldr	r2, [sp, #32]
    a8e4:	44b2      	add	sl, r6
    a8e6:	3d01      	subs	r5, #1
    a8e8:	2a00      	cmp	r2, #0
    a8ea:	f47f ac47 	bne.w	a17c <__ssvfscanf_r+0x57c>
    a8ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a8f0:	9e08      	ldr	r6, [sp, #32]
    a8f2:	3304      	adds	r3, #4
    a8f4:	930f      	str	r3, [sp, #60]	; 0x3c
    a8f6:	e442      	b.n	a17e <__ssvfscanf_r+0x57e>
    a8f8:	4610      	mov	r0, r2
    a8fa:	4621      	mov	r1, r4
    a8fc:	9207      	str	r2, [sp, #28]
    a8fe:	9306      	str	r3, [sp, #24]
    a900:	f7ff f918 	bl	9b34 <__ssrefill_r>
    a904:	9a07      	ldr	r2, [sp, #28]
    a906:	9b06      	ldr	r3, [sp, #24]
    a908:	2800      	cmp	r0, #0
    a90a:	f43f ae3b 	beq.w	a584 <__ssvfscanf_r+0x984>
    a90e:	e63d      	b.n	a58c <__ssvfscanf_r+0x98c>
    a910:	429e      	cmp	r6, r3
    a912:	f43f aae2 	beq.w	9eda <__ssvfscanf_r+0x2da>
    a916:	1b9e      	subs	r6, r3, r6
    a918:	f43f a9c0 	beq.w	9c9c <__ssvfscanf_r+0x9c>
    a91c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a91e:	19ad      	adds	r5, r5, r6
    a920:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    a924:	3204      	adds	r2, #4
    a926:	9209      	str	r2, [sp, #36]	; 0x24
    a928:	f10c 0c01 	add.w	ip, ip, #1
    a92c:	2200      	movs	r2, #0
    a92e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a932:	701a      	strb	r2, [r3, #0]
    a934:	f7ff b987 	b.w	9c46 <__ssvfscanf_r+0x46>
    a938:	2f02      	cmp	r7, #2
    a93a:	f47f aed0 	bne.w	a6de <__ssvfscanf_r+0xade>
    a93e:	3701      	adds	r7, #1
    a940:	e613      	b.n	a56a <__ssvfscanf_r+0x96a>
    a942:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    a944:	6831      	ldr	r1, [r6, #0]
    a946:	4589      	cmp	r9, r1
    a948:	f43f aac7 	beq.w	9eda <__ssvfscanf_r+0x2da>
    a94c:	6861      	ldr	r1, [r4, #4]
    a94e:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    a952:	3201      	adds	r2, #1
    a954:	a8ab      	add	r0, sp, #684	; 0x2ac
    a956:	f80c 3009 	strb.w	r3, [ip, r9]
    a95a:	3901      	subs	r1, #1
    a95c:	6022      	str	r2, [r4, #0]
    a95e:	f109 0901 	add.w	r9, r9, #1
    a962:	2208      	movs	r2, #8
    a964:	6061      	str	r1, [r4, #4]
    a966:	2100      	movs	r1, #0
    a968:	aeab      	add	r6, sp, #684	; 0x2ac
    a96a:	f004 f93b 	bl	ebe4 <memset>
    a96e:	4640      	mov	r0, r8
    a970:	4629      	mov	r1, r5
    a972:	aa13      	add	r2, sp, #76	; 0x4c
    a974:	464b      	mov	r3, r9
    a976:	9600      	str	r6, [sp, #0]
    a978:	f003 ff8c 	bl	e894 <_mbrtowc_r>
    a97c:	f1b0 3fff 	cmp.w	r0, #4294967295
    a980:	f43f aaab 	beq.w	9eda <__ssvfscanf_r+0x2da>
    a984:	2800      	cmp	r0, #0
    a986:	d159      	bne.n	aa3c <__ssvfscanf_r+0xe3c>
    a988:	6028      	str	r0, [r5, #0]
    a98a:	f003 fbeb 	bl	e164 <iswspace>
    a98e:	4603      	mov	r3, r0
    a990:	2800      	cmp	r0, #0
    a992:	f000 80a4 	beq.w	aade <__ssvfscanf_r+0xede>
    a996:	465b      	mov	r3, fp
    a998:	46ab      	mov	fp, r5
    a99a:	463d      	mov	r5, r7
    a99c:	461f      	mov	r7, r3
    a99e:	f1b9 0f00 	cmp.w	r9, #0
    a9a2:	f43f ab8c 	beq.w	a0be <__ssvfscanf_r+0x4be>
    a9a6:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    a9aa:	46a2      	mov	sl, r4
    a9ac:	eb0c 0609 	add.w	r6, ip, r9
    a9b0:	464c      	mov	r4, r9
    a9b2:	3c01      	subs	r4, #1
    a9b4:	4640      	mov	r0, r8
    a9b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    a9ba:	4652      	mov	r2, sl
    a9bc:	f7ff f8d8 	bl	9b70 <_sungetc_r>
    a9c0:	2c00      	cmp	r4, #0
    a9c2:	d1f6      	bne.n	a9b2 <__ssvfscanf_r+0xdb2>
    a9c4:	4654      	mov	r4, sl
    a9c6:	f7ff bb7a 	b.w	a0be <__ssvfscanf_r+0x4be>
    a9ca:	9909      	ldr	r1, [sp, #36]	; 0x24
    a9cc:	ebc9 0505 	rsb	r5, r9, r5
    a9d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a9d2:	18ed      	adds	r5, r5, r3
    a9d4:	3104      	adds	r1, #4
    a9d6:	9109      	str	r1, [sp, #36]	; 0x24
    a9d8:	3201      	adds	r2, #1
    a9da:	920c      	str	r2, [sp, #48]	; 0x30
    a9dc:	2200      	movs	r2, #0
    a9de:	701a      	strb	r2, [r3, #0]
    a9e0:	f7ff b931 	b.w	9c46 <__ssvfscanf_r+0x46>
    a9e4:	f889 2000 	strb.w	r2, [r9]
    a9e8:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    a9ec:	f8cd c01c 	str.w	ip, [sp, #28]
    a9f0:	4640      	mov	r0, r8
    a9f2:	4651      	mov	r1, sl
    a9f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a9f6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    a9f8:	47b0      	blx	r6
    a9fa:	f8dd c01c 	ldr.w	ip, [sp, #28]
    a9fe:	f01c 0f20 	tst.w	ip, #32
    aa02:	d033      	beq.n	aa6c <__ssvfscanf_r+0xe6c>
    aa04:	9909      	ldr	r1, [sp, #36]	; 0x24
    aa06:	680b      	ldr	r3, [r1, #0]
    aa08:	3104      	adds	r1, #4
    aa0a:	9109      	str	r1, [sp, #36]	; 0x24
    aa0c:	6018      	str	r0, [r3, #0]
    aa0e:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    aa12:	f10c 0c01 	add.w	ip, ip, #1
    aa16:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    aa1a:	e48f      	b.n	a33c <__ssvfscanf_r+0x73c>
    aa1c:	2e00      	cmp	r6, #0
    aa1e:	f43f a93d 	beq.w	9c9c <__ssvfscanf_r+0x9c>
    aa22:	19ad      	adds	r5, r5, r6
    aa24:	f7ff b90f 	b.w	9c46 <__ssvfscanf_r+0x46>
    aa28:	f019 0302 	ands.w	r3, r9, #2
    aa2c:	f000 8089 	beq.w	ab42 <__ssvfscanf_r+0xf42>
    aa30:	9e09      	ldr	r6, [sp, #36]	; 0x24
    aa32:	6833      	ldr	r3, [r6, #0]
    aa34:	3604      	adds	r6, #4
    aa36:	e9c3 ab00 	strd	sl, fp, [r3]
    aa3a:	e612      	b.n	a662 <__ssvfscanf_r+0xa62>
    aa3c:	f110 0f02 	cmn.w	r0, #2
    aa40:	d17d      	bne.n	ab3e <__ssvfscanf_r+0xf3e>
    aa42:	6863      	ldr	r3, [r4, #4]
    aa44:	2b00      	cmp	r3, #0
    aa46:	f73f ab23 	bgt.w	a090 <__ssvfscanf_r+0x490>
    aa4a:	4640      	mov	r0, r8
    aa4c:	4621      	mov	r1, r4
    aa4e:	f7ff f871 	bl	9b34 <__ssrefill_r>
    aa52:	2800      	cmp	r0, #0
    aa54:	f43f ab1c 	beq.w	a090 <__ssvfscanf_r+0x490>
    aa58:	465b      	mov	r3, fp
    aa5a:	46ab      	mov	fp, r5
    aa5c:	463d      	mov	r5, r7
    aa5e:	461f      	mov	r7, r3
    aa60:	f1b9 0f00 	cmp.w	r9, #0
    aa64:	f47f aa39 	bne.w	9eda <__ssvfscanf_r+0x2da>
    aa68:	f7ff bb29 	b.w	a0be <__ssvfscanf_r+0x4be>
    aa6c:	f01c 0f04 	tst.w	ip, #4
    aa70:	f000 8083 	beq.w	ab7a <__ssvfscanf_r+0xf7a>
    aa74:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aa76:	6813      	ldr	r3, [r2, #0]
    aa78:	3204      	adds	r2, #4
    aa7a:	9209      	str	r2, [sp, #36]	; 0x24
    aa7c:	8018      	strh	r0, [r3, #0]
    aa7e:	e7c6      	b.n	aa0e <__ssvfscanf_r+0xe0e>
    aa80:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    aa84:	2701      	movs	r7, #1
    aa86:	2300      	movs	r3, #0
    aa88:	e56f      	b.n	a56a <__ssvfscanf_r+0x96a>
    aa8a:	9b08      	ldr	r3, [sp, #32]
    aa8c:	4640      	mov	r0, r8
    aa8e:	1c59      	adds	r1, r3, #1
    aa90:	230a      	movs	r3, #10
    aa92:	f006 f94d 	bl	10d30 <_strtol_r>
    aa96:	9e10      	ldr	r6, [sp, #64]	; 0x40
    aa98:	1b82      	subs	r2, r0, r6
    aa9a:	9808      	ldr	r0, [sp, #32]
    aa9c:	f8dd c00c 	ldr.w	ip, [sp, #12]
    aaa0:	4584      	cmp	ip, r0
    aaa2:	bf9c      	itt	ls
    aaa4:	f50d 71cf 	addls.w	r1, sp, #414	; 0x19e
    aaa8:	9108      	strls	r1, [sp, #32]
    aaaa:	f642 71bc 	movw	r1, #12220	; 0x2fbc
    aaae:	9808      	ldr	r0, [sp, #32]
    aab0:	f2c0 0101 	movt	r1, #1
    aab4:	f7fd fc40 	bl	8338 <sprintf>
    aab8:	e5c3      	b.n	a642 <__ssvfscanf_r+0xa42>
    aaba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    aabc:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
    aac0:	ebb3 020c 	subs.w	r2, r3, ip
    aac4:	f43f adbd 	beq.w	a642 <__ssvfscanf_r+0xa42>
    aac8:	4252      	negs	r2, r2
    aaca:	9608      	str	r6, [sp, #32]
    aacc:	e7e5      	b.n	aa9a <__ssvfscanf_r+0xe9a>
    aace:	4640      	mov	r0, r8
    aad0:	4622      	mov	r2, r4
    aad2:	f7ff f84d 	bl	9b70 <_sungetc_r>
    aad6:	3d01      	subs	r5, #1
    aad8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    aadc:	e59e      	b.n	a61c <__ssvfscanf_r+0xa1c>
    aade:	9808      	ldr	r0, [sp, #32]
    aae0:	444f      	add	r7, r9
    aae2:	f10a 3aff 	add.w	sl, sl, #4294967295
    aae6:	bb08      	cbnz	r0, ab2c <__ssvfscanf_r+0xf2c>
    aae8:	3504      	adds	r5, #4
    aaea:	f8dd 9020 	ldr.w	r9, [sp, #32]
    aaee:	e7a8      	b.n	aa42 <__ssvfscanf_r+0xe42>
    aaf0:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    aaf4:	f04f 0b01 	mov.w	fp, #1
    aaf8:	2300      	movs	r3, #0
    aafa:	e536      	b.n	a56a <__ssvfscanf_r+0x96a>
    aafc:	f019 0f01 	tst.w	r9, #1
    ab00:	d10d      	bne.n	ab1e <__ssvfscanf_r+0xf1e>
    ab02:	f019 0f02 	tst.w	r9, #2
    ab06:	d013      	beq.n	ab30 <__ssvfscanf_r+0xf30>
    ab08:	9909      	ldr	r1, [sp, #36]	; 0x24
    ab0a:	680b      	ldr	r3, [r1, #0]
    ab0c:	3104      	adds	r1, #4
    ab0e:	9109      	str	r1, [sp, #36]	; 0x24
    ab10:	4628      	mov	r0, r5
    ab12:	ea4f 71e0 	mov.w	r1, r0, asr #31
    ab16:	e9c3 0100 	strd	r0, r1, [r3]
    ab1a:	f7ff b894 	b.w	9c46 <__ssvfscanf_r+0x46>
    ab1e:	9809      	ldr	r0, [sp, #36]	; 0x24
    ab20:	6803      	ldr	r3, [r0, #0]
    ab22:	3004      	adds	r0, #4
    ab24:	9009      	str	r0, [sp, #36]	; 0x24
    ab26:	601d      	str	r5, [r3, #0]
    ab28:	f7ff b88d 	b.w	9c46 <__ssvfscanf_r+0x46>
    ab2c:	4699      	mov	r9, r3
    ab2e:	e788      	b.n	aa42 <__ssvfscanf_r+0xe42>
    ab30:	9a09      	ldr	r2, [sp, #36]	; 0x24
    ab32:	6813      	ldr	r3, [r2, #0]
    ab34:	3204      	adds	r2, #4
    ab36:	9209      	str	r2, [sp, #36]	; 0x24
    ab38:	601d      	str	r5, [r3, #0]
    ab3a:	f7ff b884 	b.w	9c46 <__ssvfscanf_r+0x46>
    ab3e:	6828      	ldr	r0, [r5, #0]
    ab40:	e723      	b.n	a98a <__ssvfscanf_r+0xd8a>
    ab42:	9a09      	ldr	r2, [sp, #36]	; 0x24
    ab44:	9306      	str	r3, [sp, #24]
    ab46:	1d16      	adds	r6, r2, #4
    ab48:	f8d2 9000 	ldr.w	r9, [r2]
    ab4c:	f004 ff50 	bl	f9f0 <__isnand>
    ab50:	9b06      	ldr	r3, [sp, #24]
    ab52:	2800      	cmp	r0, #0
    ab54:	d155      	bne.n	ac02 <__ssvfscanf_r+0x1002>
    ab56:	4650      	mov	r0, sl
    ab58:	4659      	mov	r1, fp
    ab5a:	f007 fb4b 	bl	121f4 <__aeabi_d2f>
    ab5e:	f8c9 0000 	str.w	r0, [r9]
    ab62:	e57e      	b.n	a662 <__ssvfscanf_r+0xa62>
    ab64:	6822      	ldr	r2, [r4, #0]
    ab66:	4456      	add	r6, sl
    ab68:	ebca 0303 	rsb	r3, sl, r3
    ab6c:	19ad      	adds	r5, r5, r6
    ab6e:	6063      	str	r3, [r4, #4]
    ab70:	eb02 030a 	add.w	r3, r2, sl
    ab74:	6023      	str	r3, [r4, #0]
    ab76:	f7ff b866 	b.w	9c46 <__ssvfscanf_r+0x46>
    ab7a:	f01c 0201 	ands.w	r2, ip, #1
    ab7e:	d122      	bne.n	abc6 <__ssvfscanf_r+0xfc6>
    ab80:	f01c 0f02 	tst.w	ip, #2
    ab84:	d01f      	beq.n	abc6 <__ssvfscanf_r+0xfc6>
    ab86:	980b      	ldr	r0, [sp, #44]	; 0x2c
    ab88:	f241 0379 	movw	r3, #4217	; 0x1079
    ab8c:	f2c0 0301 	movt	r3, #1
    ab90:	4651      	mov	r1, sl
    ab92:	4298      	cmp	r0, r3
    ab94:	4640      	mov	r0, r8
    ab96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ab98:	d039      	beq.n	ac0e <__ssvfscanf_r+0x100e>
    ab9a:	f006 f975 	bl	10e88 <_strtoll_r>
    ab9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    aba0:	6813      	ldr	r3, [r2, #0]
    aba2:	3204      	adds	r2, #4
    aba4:	9209      	str	r2, [sp, #36]	; 0x24
    aba6:	6059      	str	r1, [r3, #4]
    aba8:	6018      	str	r0, [r3, #0]
    abaa:	e730      	b.n	aa0e <__ssvfscanf_r+0xe0e>
    abac:	4632      	mov	r2, r6
    abae:	6821      	ldr	r1, [r4, #0]
    abb0:	f003 fef4 	bl	e99c <memcpy>
    abb4:	6862      	ldr	r2, [r4, #4]
    abb6:	6823      	ldr	r3, [r4, #0]
    abb8:	4655      	mov	r5, sl
    abba:	1b92      	subs	r2, r2, r6
    abbc:	46ca      	mov	sl, r9
    abbe:	199e      	adds	r6, r3, r6
    abc0:	6062      	str	r2, [r4, #4]
    abc2:	6026      	str	r6, [r4, #0]
    abc4:	e610      	b.n	a7e8 <__ssvfscanf_r+0xbe8>
    abc6:	9e09      	ldr	r6, [sp, #36]	; 0x24
    abc8:	6833      	ldr	r3, [r6, #0]
    abca:	3604      	adds	r6, #4
    abcc:	9609      	str	r6, [sp, #36]	; 0x24
    abce:	6018      	str	r0, [r3, #0]
    abd0:	e71d      	b.n	aa0e <__ssvfscanf_r+0xe0e>
    abd2:	ad13      	add	r5, sp, #76	; 0x4c
    abd4:	e003      	b.n	abde <__ssvfscanf_r+0xfde>
    abd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    abda:	f7fe ffc9 	bl	9b70 <_sungetc_r>
    abde:	42b5      	cmp	r5, r6
    abe0:	4640      	mov	r0, r8
    abe2:	4622      	mov	r2, r4
    abe4:	d3f7      	bcc.n	abd6 <__ssvfscanf_r+0xfd6>
    abe6:	f7ff b859 	b.w	9c9c <__ssvfscanf_r+0x9c>
    abea:	ad13      	add	r5, sp, #76	; 0x4c
    abec:	e003      	b.n	abf6 <__ssvfscanf_r+0xff6>
    abee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    abf2:	f7fe ffbd 	bl	9b70 <_sungetc_r>
    abf6:	42b5      	cmp	r5, r6
    abf8:	4640      	mov	r0, r8
    abfa:	4622      	mov	r2, r4
    abfc:	d3f7      	bcc.n	abee <__ssvfscanf_r+0xfee>
    abfe:	f7ff b84d 	b.w	9c9c <__ssvfscanf_r+0x9c>
    ac02:	4618      	mov	r0, r3
    ac04:	f004 ff50 	bl	faa8 <nanf>
    ac08:	f8c9 0000 	str.w	r0, [r9]
    ac0c:	e529      	b.n	a662 <__ssvfscanf_r+0xa62>
    ac0e:	f006 fadd 	bl	111cc <_strtoull_r>
    ac12:	e7c4      	b.n	ab9e <__ssvfscanf_r+0xf9e>
    ac14:	ad13      	add	r5, sp, #76	; 0x4c
    ac16:	e003      	b.n	ac20 <__ssvfscanf_r+0x1020>
    ac18:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    ac1c:	f7fe ffa8 	bl	9b70 <_sungetc_r>
    ac20:	42b5      	cmp	r5, r6
    ac22:	4640      	mov	r0, r8
    ac24:	4622      	mov	r2, r4
    ac26:	d3f7      	bcc.n	ac18 <__ssvfscanf_r+0x1018>
    ac28:	f7ff b838 	b.w	9c9c <__ssvfscanf_r+0x9c>

0000ac2c <__submore>:
    ac2c:	f101 0344 	add.w	r3, r1, #68	; 0x44
    ac30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ac34:	460c      	mov	r4, r1
    ac36:	6b49      	ldr	r1, [r1, #52]	; 0x34
    ac38:	4299      	cmp	r1, r3
    ac3a:	d018      	beq.n	ac6e <__submore+0x42>
    ac3c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
    ac3e:	006f      	lsls	r7, r5, #1
    ac40:	463a      	mov	r2, r7
    ac42:	f004 fce9 	bl	f618 <_realloc_r>
    ac46:	4606      	mov	r6, r0
    ac48:	b168      	cbz	r0, ac66 <__submore+0x3a>
    ac4a:	eb00 0805 	add.w	r8, r0, r5
    ac4e:	462a      	mov	r2, r5
    ac50:	4640      	mov	r0, r8
    ac52:	4631      	mov	r1, r6
    ac54:	f003 fea2 	bl	e99c <memcpy>
    ac58:	63a7      	str	r7, [r4, #56]	; 0x38
    ac5a:	f8c4 8000 	str.w	r8, [r4]
    ac5e:	2000      	movs	r0, #0
    ac60:	6366      	str	r6, [r4, #52]	; 0x34
    ac62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ac66:	f04f 30ff 	mov.w	r0, #4294967295
    ac6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ac6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
    ac72:	f003 fb3d 	bl	e2f0 <_malloc_r>
    ac76:	4603      	mov	r3, r0
    ac78:	2800      	cmp	r0, #0
    ac7a:	d0f4      	beq.n	ac66 <__submore+0x3a>
    ac7c:	f894 1046 	ldrb.w	r1, [r4, #70]	; 0x46
    ac80:	f500 727e 	add.w	r2, r0, #1016	; 0x3f8
    ac84:	3205      	adds	r2, #5
    ac86:	6360      	str	r0, [r4, #52]	; 0x34
    ac88:	f44f 6080 	mov.w	r0, #1024	; 0x400
    ac8c:	63a0      	str	r0, [r4, #56]	; 0x38
    ac8e:	7091      	strb	r1, [r2, #2]
    ac90:	2000      	movs	r0, #0
    ac92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    ac96:	7051      	strb	r1, [r2, #1]
    ac98:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
    ac9c:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
    aca0:	6022      	str	r2, [r4, #0]
    aca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    aca6:	bf00      	nop

0000aca8 <_ungetc_r>:
    aca8:	f1b1 3fff 	cmp.w	r1, #4294967295
    acac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    acae:	460c      	mov	r4, r1
    acb0:	4615      	mov	r5, r2
    acb2:	4606      	mov	r6, r0
    acb4:	d03a      	beq.n	ad2c <_ungetc_r+0x84>
    acb6:	b110      	cbz	r0, acbe <_ungetc_r+0x16>
    acb8:	6983      	ldr	r3, [r0, #24]
    acba:	2b00      	cmp	r3, #0
    acbc:	d041      	beq.n	ad42 <_ungetc_r+0x9a>
    acbe:	f243 03f8 	movw	r3, #12536	; 0x30f8
    acc2:	f2c0 0301 	movt	r3, #1
    acc6:	429d      	cmp	r5, r3
    acc8:	bf08      	it	eq
    acca:	6875      	ldreq	r5, [r6, #4]
    accc:	d00e      	beq.n	acec <_ungetc_r+0x44>
    acce:	f243 1318 	movw	r3, #12568	; 0x3118
    acd2:	f2c0 0301 	movt	r3, #1
    acd6:	429d      	cmp	r5, r3
    acd8:	bf08      	it	eq
    acda:	68b5      	ldreq	r5, [r6, #8]
    acdc:	d006      	beq.n	acec <_ungetc_r+0x44>
    acde:	f243 1338 	movw	r3, #12600	; 0x3138
    ace2:	f2c0 0301 	movt	r3, #1
    ace6:	429d      	cmp	r5, r3
    ace8:	bf08      	it	eq
    acea:	68f5      	ldreq	r5, [r6, #12]
    acec:	89ab      	ldrh	r3, [r5, #12]
    acee:	b299      	uxth	r1, r3
    acf0:	f411 5f00 	tst.w	r1, #8192	; 0x2000
    acf4:	d01c      	beq.n	ad30 <_ungetc_r+0x88>
    acf6:	f64f 72df 	movw	r2, #65503	; 0xffdf
    acfa:	f2c0 0200 	movt	r2, #0
    acfe:	ea01 0202 	and.w	r2, r1, r2
    ad02:	81aa      	strh	r2, [r5, #12]
    ad04:	b293      	uxth	r3, r2
    ad06:	f013 0f04 	tst.w	r3, #4
    ad0a:	d03e      	beq.n	ad8a <_ungetc_r+0xe2>
    ad0c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    ad0e:	b2e7      	uxtb	r7, r4
    ad10:	b1d3      	cbz	r3, ad48 <_ungetc_r+0xa0>
    ad12:	686a      	ldr	r2, [r5, #4]
    ad14:	6bab      	ldr	r3, [r5, #56]	; 0x38
    ad16:	429a      	cmp	r2, r3
    ad18:	da41      	bge.n	ad9e <_ungetc_r+0xf6>
    ad1a:	682b      	ldr	r3, [r5, #0]
    ad1c:	463c      	mov	r4, r7
    ad1e:	1e5a      	subs	r2, r3, #1
    ad20:	602a      	str	r2, [r5, #0]
    ad22:	f803 7c01 	strb.w	r7, [r3, #-1]
    ad26:	686b      	ldr	r3, [r5, #4]
    ad28:	3301      	adds	r3, #1
    ad2a:	606b      	str	r3, [r5, #4]
    ad2c:	4620      	mov	r0, r4
    ad2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ad30:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    ad34:	6e6a      	ldr	r2, [r5, #100]	; 0x64
    ad36:	81ab      	strh	r3, [r5, #12]
    ad38:	b299      	uxth	r1, r3
    ad3a:	f422 5300 	bic.w	r3, r2, #8192	; 0x2000
    ad3e:	666b      	str	r3, [r5, #100]	; 0x64
    ad40:	e7d9      	b.n	acf6 <_ungetc_r+0x4e>
    ad42:	f002 fec1 	bl	dac8 <__sinit>
    ad46:	e7ba      	b.n	acbe <_ungetc_r+0x16>
    ad48:	692b      	ldr	r3, [r5, #16]
    ad4a:	2b00      	cmp	r3, #0
    ad4c:	d030      	beq.n	adb0 <_ungetc_r+0x108>
    ad4e:	682a      	ldr	r2, [r5, #0]
    ad50:	4293      	cmp	r3, r2
    ad52:	d204      	bcs.n	ad5e <_ungetc_r+0xb6>
    ad54:	f812 4c01 	ldrb.w	r4, [r2, #-1]
    ad58:	1e53      	subs	r3, r2, #1
    ad5a:	42bc      	cmp	r4, r7
    ad5c:	d010      	beq.n	ad80 <_ungetc_r+0xd8>
    ad5e:	6869      	ldr	r1, [r5, #4]
    ad60:	462b      	mov	r3, r5
    ad62:	463c      	mov	r4, r7
    ad64:	63ea      	str	r2, [r5, #60]	; 0x3c
    ad66:	f803 7f46 	strb.w	r7, [r3, #70]!
    ad6a:	f105 0244 	add.w	r2, r5, #68	; 0x44
    ad6e:	6429      	str	r1, [r5, #64]	; 0x40
    ad70:	4620      	mov	r0, r4
    ad72:	636a      	str	r2, [r5, #52]	; 0x34
    ad74:	2201      	movs	r2, #1
    ad76:	602b      	str	r3, [r5, #0]
    ad78:	606a      	str	r2, [r5, #4]
    ad7a:	2203      	movs	r2, #3
    ad7c:	63aa      	str	r2, [r5, #56]	; 0x38
    ad7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ad80:	686a      	ldr	r2, [r5, #4]
    ad82:	602b      	str	r3, [r5, #0]
    ad84:	1c53      	adds	r3, r2, #1
    ad86:	606b      	str	r3, [r5, #4]
    ad88:	e7d0      	b.n	ad2c <_ungetc_r+0x84>
    ad8a:	f013 0f10 	tst.w	r3, #16
    ad8e:	d00c      	beq.n	adaa <_ungetc_r+0x102>
    ad90:	f013 0f08 	tst.w	r3, #8
    ad94:	d10e      	bne.n	adb4 <_ungetc_r+0x10c>
    ad96:	f042 0204 	orr.w	r2, r2, #4
    ad9a:	81aa      	strh	r2, [r5, #12]
    ad9c:	e7b6      	b.n	ad0c <_ungetc_r+0x64>
    ad9e:	4630      	mov	r0, r6
    ada0:	4629      	mov	r1, r5
    ada2:	f7ff ff43 	bl	ac2c <__submore>
    ada6:	2800      	cmp	r0, #0
    ada8:	d0b7      	beq.n	ad1a <_ungetc_r+0x72>
    adaa:	f04f 34ff 	mov.w	r4, #4294967295
    adae:	e7bd      	b.n	ad2c <_ungetc_r+0x84>
    adb0:	682a      	ldr	r2, [r5, #0]
    adb2:	e7d4      	b.n	ad5e <_ungetc_r+0xb6>
    adb4:	4630      	mov	r0, r6
    adb6:	4629      	mov	r1, r5
    adb8:	f002 fd16 	bl	d7e8 <_fflush_r>
    adbc:	2800      	cmp	r0, #0
    adbe:	d1f4      	bne.n	adaa <_ungetc_r+0x102>
    adc0:	89a9      	ldrh	r1, [r5, #12]
    adc2:	f64f 72f7 	movw	r2, #65527	; 0xfff7
    adc6:	f2c0 0200 	movt	r2, #0
    adca:	61a8      	str	r0, [r5, #24]
    adcc:	ea01 0202 	and.w	r2, r1, r2
    add0:	60a8      	str	r0, [r5, #8]
    add2:	81aa      	strh	r2, [r5, #12]
    add4:	e7df      	b.n	ad96 <_ungetc_r+0xee>
    add6:	bf00      	nop

0000add8 <ungetc>:
    add8:	f240 036c 	movw	r3, #108	; 0x6c
    addc:	460a      	mov	r2, r1
    adde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ade2:	4601      	mov	r1, r0
    ade4:	6818      	ldr	r0, [r3, #0]
    ade6:	e75f      	b.n	aca8 <_ungetc_r>

0000ade8 <__sprint_r>:
    ade8:	6893      	ldr	r3, [r2, #8]
    adea:	b510      	push	{r4, lr}
    adec:	4614      	mov	r4, r2
    adee:	b913      	cbnz	r3, adf6 <__sprint_r+0xe>
    adf0:	6053      	str	r3, [r2, #4]
    adf2:	4618      	mov	r0, r3
    adf4:	bd10      	pop	{r4, pc}
    adf6:	f002 ffcb 	bl	dd90 <__sfvwrite_r>
    adfa:	2300      	movs	r3, #0
    adfc:	6063      	str	r3, [r4, #4]
    adfe:	60a3      	str	r3, [r4, #8]
    ae00:	bd10      	pop	{r4, pc}
    ae02:	bf00      	nop

0000ae04 <_vfprintf_r>:
    ae04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ae08:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    ae0c:	b083      	sub	sp, #12
    ae0e:	460e      	mov	r6, r1
    ae10:	4615      	mov	r5, r2
    ae12:	469a      	mov	sl, r3
    ae14:	4681      	mov	r9, r0
    ae16:	f003 f9b9 	bl	e18c <_localeconv_r>
    ae1a:	6800      	ldr	r0, [r0, #0]
    ae1c:	901d      	str	r0, [sp, #116]	; 0x74
    ae1e:	f1b9 0f00 	cmp.w	r9, #0
    ae22:	d004      	beq.n	ae2e <_vfprintf_r+0x2a>
    ae24:	f8d9 3018 	ldr.w	r3, [r9, #24]
    ae28:	2b00      	cmp	r3, #0
    ae2a:	f000 815a 	beq.w	b0e2 <_vfprintf_r+0x2de>
    ae2e:	f243 03f8 	movw	r3, #12536	; 0x30f8
    ae32:	f2c0 0301 	movt	r3, #1
    ae36:	429e      	cmp	r6, r3
    ae38:	bf08      	it	eq
    ae3a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    ae3e:	d010      	beq.n	ae62 <_vfprintf_r+0x5e>
    ae40:	f243 1318 	movw	r3, #12568	; 0x3118
    ae44:	f2c0 0301 	movt	r3, #1
    ae48:	429e      	cmp	r6, r3
    ae4a:	bf08      	it	eq
    ae4c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    ae50:	d007      	beq.n	ae62 <_vfprintf_r+0x5e>
    ae52:	f243 1338 	movw	r3, #12600	; 0x3138
    ae56:	f2c0 0301 	movt	r3, #1
    ae5a:	429e      	cmp	r6, r3
    ae5c:	bf08      	it	eq
    ae5e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    ae62:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    ae66:	fa1f f38c 	uxth.w	r3, ip
    ae6a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    ae6e:	d109      	bne.n	ae84 <_vfprintf_r+0x80>
    ae70:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    ae74:	6e72      	ldr	r2, [r6, #100]	; 0x64
    ae76:	f8a6 c00c 	strh.w	ip, [r6, #12]
    ae7a:	fa1f f38c 	uxth.w	r3, ip
    ae7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    ae82:	6672      	str	r2, [r6, #100]	; 0x64
    ae84:	f013 0f08 	tst.w	r3, #8
    ae88:	f001 8301 	beq.w	c48e <_vfprintf_r+0x168a>
    ae8c:	6932      	ldr	r2, [r6, #16]
    ae8e:	2a00      	cmp	r2, #0
    ae90:	f001 82fd 	beq.w	c48e <_vfprintf_r+0x168a>
    ae94:	f003 031a 	and.w	r3, r3, #26
    ae98:	2b0a      	cmp	r3, #10
    ae9a:	f000 80e0 	beq.w	b05e <_vfprintf_r+0x25a>
    ae9e:	2200      	movs	r2, #0
    aea0:	9212      	str	r2, [sp, #72]	; 0x48
    aea2:	921a      	str	r2, [sp, #104]	; 0x68
    aea4:	2300      	movs	r3, #0
    aea6:	921c      	str	r2, [sp, #112]	; 0x70
    aea8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    aeac:	9211      	str	r2, [sp, #68]	; 0x44
    aeae:	3404      	adds	r4, #4
    aeb0:	9219      	str	r2, [sp, #100]	; 0x64
    aeb2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    aeb6:	931b      	str	r3, [sp, #108]	; 0x6c
    aeb8:	3204      	adds	r2, #4
    aeba:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    aebe:	3228      	adds	r2, #40	; 0x28
    aec0:	3303      	adds	r3, #3
    aec2:	9218      	str	r2, [sp, #96]	; 0x60
    aec4:	9307      	str	r3, [sp, #28]
    aec6:	2300      	movs	r3, #0
    aec8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    aecc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    aed0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    aed4:	782b      	ldrb	r3, [r5, #0]
    aed6:	1e1a      	subs	r2, r3, #0
    aed8:	bf18      	it	ne
    aeda:	2201      	movne	r2, #1
    aedc:	2b25      	cmp	r3, #37	; 0x25
    aede:	bf0c      	ite	eq
    aee0:	2200      	moveq	r2, #0
    aee2:	f002 0201 	andne.w	r2, r2, #1
    aee6:	b332      	cbz	r2, af36 <_vfprintf_r+0x132>
    aee8:	462f      	mov	r7, r5
    aeea:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    aeee:	1e1a      	subs	r2, r3, #0
    aef0:	bf18      	it	ne
    aef2:	2201      	movne	r2, #1
    aef4:	2b25      	cmp	r3, #37	; 0x25
    aef6:	bf0c      	ite	eq
    aef8:	2200      	moveq	r2, #0
    aefa:	f002 0201 	andne.w	r2, r2, #1
    aefe:	2a00      	cmp	r2, #0
    af00:	d1f3      	bne.n	aeea <_vfprintf_r+0xe6>
    af02:	ebb7 0805 	subs.w	r8, r7, r5
    af06:	bf08      	it	eq
    af08:	463d      	moveq	r5, r7
    af0a:	d014      	beq.n	af36 <_vfprintf_r+0x132>
    af0c:	f8c4 8004 	str.w	r8, [r4, #4]
    af10:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    af14:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    af18:	3301      	adds	r3, #1
    af1a:	6025      	str	r5, [r4, #0]
    af1c:	2b07      	cmp	r3, #7
    af1e:	4442      	add	r2, r8
    af20:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    af24:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    af28:	dc78      	bgt.n	b01c <_vfprintf_r+0x218>
    af2a:	3408      	adds	r4, #8
    af2c:	9811      	ldr	r0, [sp, #68]	; 0x44
    af2e:	463d      	mov	r5, r7
    af30:	4440      	add	r0, r8
    af32:	9011      	str	r0, [sp, #68]	; 0x44
    af34:	783b      	ldrb	r3, [r7, #0]
    af36:	2b00      	cmp	r3, #0
    af38:	d07c      	beq.n	b034 <_vfprintf_r+0x230>
    af3a:	1c6b      	adds	r3, r5, #1
    af3c:	f04f 37ff 	mov.w	r7, #4294967295
    af40:	202b      	movs	r0, #43	; 0x2b
    af42:	f04f 0c20 	mov.w	ip, #32
    af46:	2100      	movs	r1, #0
    af48:	f04f 0200 	mov.w	r2, #0
    af4c:	910f      	str	r1, [sp, #60]	; 0x3c
    af4e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    af52:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    af56:	786a      	ldrb	r2, [r5, #1]
    af58:	910a      	str	r1, [sp, #40]	; 0x28
    af5a:	1c5d      	adds	r5, r3, #1
    af5c:	f1a2 0320 	sub.w	r3, r2, #32
    af60:	2b58      	cmp	r3, #88	; 0x58
    af62:	f200 8286 	bhi.w	b472 <_vfprintf_r+0x66e>
    af66:	e8df f013 	tbh	[pc, r3, lsl #1]
    af6a:	0298      	.short	0x0298
    af6c:	02840284 	.word	0x02840284
    af70:	028402a4 	.word	0x028402a4
    af74:	02840284 	.word	0x02840284
    af78:	02840284 	.word	0x02840284
    af7c:	02ad0284 	.word	0x02ad0284
    af80:	028402ba 	.word	0x028402ba
    af84:	02ca02c1 	.word	0x02ca02c1
    af88:	02e70284 	.word	0x02e70284
    af8c:	02f002f0 	.word	0x02f002f0
    af90:	02f002f0 	.word	0x02f002f0
    af94:	02f002f0 	.word	0x02f002f0
    af98:	02f002f0 	.word	0x02f002f0
    af9c:	028402f0 	.word	0x028402f0
    afa0:	02840284 	.word	0x02840284
    afa4:	02840284 	.word	0x02840284
    afa8:	02840284 	.word	0x02840284
    afac:	02840284 	.word	0x02840284
    afb0:	03040284 	.word	0x03040284
    afb4:	02840326 	.word	0x02840326
    afb8:	02840326 	.word	0x02840326
    afbc:	02840284 	.word	0x02840284
    afc0:	036a0284 	.word	0x036a0284
    afc4:	02840284 	.word	0x02840284
    afc8:	02840481 	.word	0x02840481
    afcc:	02840284 	.word	0x02840284
    afd0:	02840284 	.word	0x02840284
    afd4:	02840414 	.word	0x02840414
    afd8:	042f0284 	.word	0x042f0284
    afdc:	02840284 	.word	0x02840284
    afe0:	02840284 	.word	0x02840284
    afe4:	02840284 	.word	0x02840284
    afe8:	02840284 	.word	0x02840284
    afec:	02840284 	.word	0x02840284
    aff0:	0465044f 	.word	0x0465044f
    aff4:	03260326 	.word	0x03260326
    aff8:	03730326 	.word	0x03730326
    affc:	02840465 	.word	0x02840465
    b000:	03790284 	.word	0x03790284
    b004:	03850284 	.word	0x03850284
    b008:	03ad0396 	.word	0x03ad0396
    b00c:	0284040a 	.word	0x0284040a
    b010:	028403cc 	.word	0x028403cc
    b014:	028403f4 	.word	0x028403f4
    b018:	00c00284 	.word	0x00c00284
    b01c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b020:	4648      	mov	r0, r9
    b022:	4631      	mov	r1, r6
    b024:	320c      	adds	r2, #12
    b026:	f7ff fedf 	bl	ade8 <__sprint_r>
    b02a:	b958      	cbnz	r0, b044 <_vfprintf_r+0x240>
    b02c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b030:	3404      	adds	r4, #4
    b032:	e77b      	b.n	af2c <_vfprintf_r+0x128>
    b034:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b038:	2b00      	cmp	r3, #0
    b03a:	f041 8192 	bne.w	c362 <_vfprintf_r+0x155e>
    b03e:	2300      	movs	r3, #0
    b040:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b044:	89b3      	ldrh	r3, [r6, #12]
    b046:	f013 0f40 	tst.w	r3, #64	; 0x40
    b04a:	d002      	beq.n	b052 <_vfprintf_r+0x24e>
    b04c:	f04f 30ff 	mov.w	r0, #4294967295
    b050:	9011      	str	r0, [sp, #68]	; 0x44
    b052:	9811      	ldr	r0, [sp, #68]	; 0x44
    b054:	b05f      	add	sp, #380	; 0x17c
    b056:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    b05a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b05e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    b062:	2b00      	cmp	r3, #0
    b064:	f6ff af1b 	blt.w	ae9e <_vfprintf_r+0x9a>
    b068:	6a37      	ldr	r7, [r6, #32]
    b06a:	f02c 0c02 	bic.w	ip, ip, #2
    b06e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    b072:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    b076:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    b07a:	340c      	adds	r4, #12
    b07c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    b080:	462a      	mov	r2, r5
    b082:	4653      	mov	r3, sl
    b084:	4648      	mov	r0, r9
    b086:	4621      	mov	r1, r4
    b088:	ad1f      	add	r5, sp, #124	; 0x7c
    b08a:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    b08e:	2700      	movs	r7, #0
    b090:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    b094:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    b098:	f44f 6580 	mov.w	r5, #1024	; 0x400
    b09c:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    b0a0:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    b0a4:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    b0a8:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    b0ac:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    b0b0:	f7ff fea8 	bl	ae04 <_vfprintf_r>
    b0b4:	2800      	cmp	r0, #0
    b0b6:	9011      	str	r0, [sp, #68]	; 0x44
    b0b8:	db09      	blt.n	b0ce <_vfprintf_r+0x2ca>
    b0ba:	4621      	mov	r1, r4
    b0bc:	4648      	mov	r0, r9
    b0be:	f002 fb93 	bl	d7e8 <_fflush_r>
    b0c2:	9911      	ldr	r1, [sp, #68]	; 0x44
    b0c4:	42b8      	cmp	r0, r7
    b0c6:	bf18      	it	ne
    b0c8:	f04f 31ff 	movne.w	r1, #4294967295
    b0cc:	9111      	str	r1, [sp, #68]	; 0x44
    b0ce:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    b0d2:	f013 0f40 	tst.w	r3, #64	; 0x40
    b0d6:	d0bc      	beq.n	b052 <_vfprintf_r+0x24e>
    b0d8:	89b3      	ldrh	r3, [r6, #12]
    b0da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    b0de:	81b3      	strh	r3, [r6, #12]
    b0e0:	e7b7      	b.n	b052 <_vfprintf_r+0x24e>
    b0e2:	4648      	mov	r0, r9
    b0e4:	f002 fcf0 	bl	dac8 <__sinit>
    b0e8:	e6a1      	b.n	ae2e <_vfprintf_r+0x2a>
    b0ea:	980a      	ldr	r0, [sp, #40]	; 0x28
    b0ec:	f642 7c78 	movw	ip, #12152	; 0x2f78
    b0f0:	f2c0 0c01 	movt	ip, #1
    b0f4:	9216      	str	r2, [sp, #88]	; 0x58
    b0f6:	f010 0f20 	tst.w	r0, #32
    b0fa:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    b0fe:	f000 836e 	beq.w	b7de <_vfprintf_r+0x9da>
    b102:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b104:	1dcb      	adds	r3, r1, #7
    b106:	f023 0307 	bic.w	r3, r3, #7
    b10a:	f103 0208 	add.w	r2, r3, #8
    b10e:	920b      	str	r2, [sp, #44]	; 0x2c
    b110:	e9d3 ab00 	ldrd	sl, fp, [r3]
    b114:	ea5a 020b 	orrs.w	r2, sl, fp
    b118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b11a:	bf0c      	ite	eq
    b11c:	2200      	moveq	r2, #0
    b11e:	2201      	movne	r2, #1
    b120:	4213      	tst	r3, r2
    b122:	f040 866b 	bne.w	bdfc <_vfprintf_r+0xff8>
    b126:	2302      	movs	r3, #2
    b128:	f04f 0100 	mov.w	r1, #0
    b12c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    b130:	2f00      	cmp	r7, #0
    b132:	bfa2      	ittt	ge
    b134:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    b138:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    b13c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    b140:	2f00      	cmp	r7, #0
    b142:	bf18      	it	ne
    b144:	f042 0201 	orrne.w	r2, r2, #1
    b148:	2a00      	cmp	r2, #0
    b14a:	f000 841e 	beq.w	b98a <_vfprintf_r+0xb86>
    b14e:	2b01      	cmp	r3, #1
    b150:	f000 85de 	beq.w	bd10 <_vfprintf_r+0xf0c>
    b154:	2b02      	cmp	r3, #2
    b156:	f000 85c1 	beq.w	bcdc <_vfprintf_r+0xed8>
    b15a:	9918      	ldr	r1, [sp, #96]	; 0x60
    b15c:	9113      	str	r1, [sp, #76]	; 0x4c
    b15e:	ea4f 08da 	mov.w	r8, sl, lsr #3
    b162:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    b166:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    b16a:	f00a 0007 	and.w	r0, sl, #7
    b16e:	46e3      	mov	fp, ip
    b170:	46c2      	mov	sl, r8
    b172:	3030      	adds	r0, #48	; 0x30
    b174:	ea5a 020b 	orrs.w	r2, sl, fp
    b178:	f801 0d01 	strb.w	r0, [r1, #-1]!
    b17c:	d1ef      	bne.n	b15e <_vfprintf_r+0x35a>
    b17e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b182:	9113      	str	r1, [sp, #76]	; 0x4c
    b184:	f01c 0f01 	tst.w	ip, #1
    b188:	f040 868c 	bne.w	bea4 <_vfprintf_r+0x10a0>
    b18c:	9818      	ldr	r0, [sp, #96]	; 0x60
    b18e:	1a40      	subs	r0, r0, r1
    b190:	9010      	str	r0, [sp, #64]	; 0x40
    b192:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b196:	9a10      	ldr	r2, [sp, #64]	; 0x40
    b198:	9717      	str	r7, [sp, #92]	; 0x5c
    b19a:	42ba      	cmp	r2, r7
    b19c:	bfb8      	it	lt
    b19e:	463a      	movlt	r2, r7
    b1a0:	920c      	str	r2, [sp, #48]	; 0x30
    b1a2:	b113      	cbz	r3, b1aa <_vfprintf_r+0x3a6>
    b1a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b1a6:	3201      	adds	r2, #1
    b1a8:	920c      	str	r2, [sp, #48]	; 0x30
    b1aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b1ac:	980a      	ldr	r0, [sp, #40]	; 0x28
    b1ae:	f013 0302 	ands.w	r3, r3, #2
    b1b2:	9315      	str	r3, [sp, #84]	; 0x54
    b1b4:	bf1e      	ittt	ne
    b1b6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    b1ba:	f10c 0c02 	addne.w	ip, ip, #2
    b1be:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    b1c2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    b1c6:	9014      	str	r0, [sp, #80]	; 0x50
    b1c8:	d14d      	bne.n	b266 <_vfprintf_r+0x462>
    b1ca:	990f      	ldr	r1, [sp, #60]	; 0x3c
    b1cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b1ce:	1a8f      	subs	r7, r1, r2
    b1d0:	2f00      	cmp	r7, #0
    b1d2:	dd48      	ble.n	b266 <_vfprintf_r+0x462>
    b1d4:	2f10      	cmp	r7, #16
    b1d6:	f642 78c4 	movw	r8, #12228	; 0x2fc4
    b1da:	bfd8      	it	le
    b1dc:	f2c0 0801 	movtle	r8, #1
    b1e0:	dd30      	ble.n	b244 <_vfprintf_r+0x440>
    b1e2:	f2c0 0801 	movt	r8, #1
    b1e6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b1ea:	4643      	mov	r3, r8
    b1ec:	f04f 0a10 	mov.w	sl, #16
    b1f0:	46a8      	mov	r8, r5
    b1f2:	f10b 0b0c 	add.w	fp, fp, #12
    b1f6:	461d      	mov	r5, r3
    b1f8:	e002      	b.n	b200 <_vfprintf_r+0x3fc>
    b1fa:	3f10      	subs	r7, #16
    b1fc:	2f10      	cmp	r7, #16
    b1fe:	dd1e      	ble.n	b23e <_vfprintf_r+0x43a>
    b200:	f8c4 a004 	str.w	sl, [r4, #4]
    b204:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b208:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b20c:	3301      	adds	r3, #1
    b20e:	6025      	str	r5, [r4, #0]
    b210:	3210      	adds	r2, #16
    b212:	2b07      	cmp	r3, #7
    b214:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b218:	f104 0408 	add.w	r4, r4, #8
    b21c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b220:	ddeb      	ble.n	b1fa <_vfprintf_r+0x3f6>
    b222:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b226:	4648      	mov	r0, r9
    b228:	4631      	mov	r1, r6
    b22a:	465a      	mov	r2, fp
    b22c:	3404      	adds	r4, #4
    b22e:	f7ff fddb 	bl	ade8 <__sprint_r>
    b232:	2800      	cmp	r0, #0
    b234:	f47f af06 	bne.w	b044 <_vfprintf_r+0x240>
    b238:	3f10      	subs	r7, #16
    b23a:	2f10      	cmp	r7, #16
    b23c:	dce0      	bgt.n	b200 <_vfprintf_r+0x3fc>
    b23e:	462b      	mov	r3, r5
    b240:	4645      	mov	r5, r8
    b242:	4698      	mov	r8, r3
    b244:	6067      	str	r7, [r4, #4]
    b246:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b24a:	f8c4 8000 	str.w	r8, [r4]
    b24e:	1c5a      	adds	r2, r3, #1
    b250:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b254:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b258:	19db      	adds	r3, r3, r7
    b25a:	2a07      	cmp	r2, #7
    b25c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b260:	f300 858a 	bgt.w	bd78 <_vfprintf_r+0xf74>
    b264:	3408      	adds	r4, #8
    b266:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b26a:	b19b      	cbz	r3, b294 <_vfprintf_r+0x490>
    b26c:	2301      	movs	r3, #1
    b26e:	6063      	str	r3, [r4, #4]
    b270:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b274:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    b278:	3207      	adds	r2, #7
    b27a:	6022      	str	r2, [r4, #0]
    b27c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b280:	3301      	adds	r3, #1
    b282:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b286:	3201      	adds	r2, #1
    b288:	2b07      	cmp	r3, #7
    b28a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b28e:	f300 84b6 	bgt.w	bbfe <_vfprintf_r+0xdfa>
    b292:	3408      	adds	r4, #8
    b294:	9b15      	ldr	r3, [sp, #84]	; 0x54
    b296:	b19b      	cbz	r3, b2c0 <_vfprintf_r+0x4bc>
    b298:	2302      	movs	r3, #2
    b29a:	6063      	str	r3, [r4, #4]
    b29c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b2a0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    b2a4:	3204      	adds	r2, #4
    b2a6:	6022      	str	r2, [r4, #0]
    b2a8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b2ac:	3301      	adds	r3, #1
    b2ae:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b2b2:	3202      	adds	r2, #2
    b2b4:	2b07      	cmp	r3, #7
    b2b6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b2ba:	f300 84af 	bgt.w	bc1c <_vfprintf_r+0xe18>
    b2be:	3408      	adds	r4, #8
    b2c0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    b2c4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    b2c8:	f000 8376 	beq.w	b9b8 <_vfprintf_r+0xbb4>
    b2cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    b2ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
    b2d0:	1a9f      	subs	r7, r3, r2
    b2d2:	2f00      	cmp	r7, #0
    b2d4:	dd43      	ble.n	b35e <_vfprintf_r+0x55a>
    b2d6:	2f10      	cmp	r7, #16
    b2d8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; be68 <_vfprintf_r+0x1064>
    b2dc:	dd2e      	ble.n	b33c <_vfprintf_r+0x538>
    b2de:	4643      	mov	r3, r8
    b2e0:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b2e4:	46a8      	mov	r8, r5
    b2e6:	f04f 0a10 	mov.w	sl, #16
    b2ea:	f10b 0b0c 	add.w	fp, fp, #12
    b2ee:	461d      	mov	r5, r3
    b2f0:	e002      	b.n	b2f8 <_vfprintf_r+0x4f4>
    b2f2:	3f10      	subs	r7, #16
    b2f4:	2f10      	cmp	r7, #16
    b2f6:	dd1e      	ble.n	b336 <_vfprintf_r+0x532>
    b2f8:	f8c4 a004 	str.w	sl, [r4, #4]
    b2fc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b300:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b304:	3301      	adds	r3, #1
    b306:	6025      	str	r5, [r4, #0]
    b308:	3210      	adds	r2, #16
    b30a:	2b07      	cmp	r3, #7
    b30c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b310:	f104 0408 	add.w	r4, r4, #8
    b314:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b318:	ddeb      	ble.n	b2f2 <_vfprintf_r+0x4ee>
    b31a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b31e:	4648      	mov	r0, r9
    b320:	4631      	mov	r1, r6
    b322:	465a      	mov	r2, fp
    b324:	3404      	adds	r4, #4
    b326:	f7ff fd5f 	bl	ade8 <__sprint_r>
    b32a:	2800      	cmp	r0, #0
    b32c:	f47f ae8a 	bne.w	b044 <_vfprintf_r+0x240>
    b330:	3f10      	subs	r7, #16
    b332:	2f10      	cmp	r7, #16
    b334:	dce0      	bgt.n	b2f8 <_vfprintf_r+0x4f4>
    b336:	462b      	mov	r3, r5
    b338:	4645      	mov	r5, r8
    b33a:	4698      	mov	r8, r3
    b33c:	6067      	str	r7, [r4, #4]
    b33e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b342:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b346:	3301      	adds	r3, #1
    b348:	f8c4 8000 	str.w	r8, [r4]
    b34c:	19d2      	adds	r2, r2, r7
    b34e:	2b07      	cmp	r3, #7
    b350:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b354:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b358:	f300 8442 	bgt.w	bbe0 <_vfprintf_r+0xddc>
    b35c:	3408      	adds	r4, #8
    b35e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b362:	f41c 7f80 	tst.w	ip, #256	; 0x100
    b366:	f040 829d 	bne.w	b8a4 <_vfprintf_r+0xaa0>
    b36a:	9810      	ldr	r0, [sp, #64]	; 0x40
    b36c:	9913      	ldr	r1, [sp, #76]	; 0x4c
    b36e:	6060      	str	r0, [r4, #4]
    b370:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b374:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b378:	3301      	adds	r3, #1
    b37a:	6021      	str	r1, [r4, #0]
    b37c:	1812      	adds	r2, r2, r0
    b37e:	2b07      	cmp	r3, #7
    b380:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b384:	bfd8      	it	le
    b386:	f104 0308 	addle.w	r3, r4, #8
    b38a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b38e:	f300 839b 	bgt.w	bac8 <_vfprintf_r+0xcc4>
    b392:	990a      	ldr	r1, [sp, #40]	; 0x28
    b394:	f011 0f04 	tst.w	r1, #4
    b398:	d055      	beq.n	b446 <_vfprintf_r+0x642>
    b39a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    b39c:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    b3a0:	ebcc 0702 	rsb	r7, ip, r2
    b3a4:	2f00      	cmp	r7, #0
    b3a6:	dd4e      	ble.n	b446 <_vfprintf_r+0x642>
    b3a8:	2f10      	cmp	r7, #16
    b3aa:	f642 78c4 	movw	r8, #12228	; 0x2fc4
    b3ae:	bfd8      	it	le
    b3b0:	f2c0 0801 	movtle	r8, #1
    b3b4:	dd2e      	ble.n	b414 <_vfprintf_r+0x610>
    b3b6:	f2c0 0801 	movt	r8, #1
    b3ba:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    b3be:	4642      	mov	r2, r8
    b3c0:	2410      	movs	r4, #16
    b3c2:	46a8      	mov	r8, r5
    b3c4:	f10a 0a0c 	add.w	sl, sl, #12
    b3c8:	4615      	mov	r5, r2
    b3ca:	e002      	b.n	b3d2 <_vfprintf_r+0x5ce>
    b3cc:	3f10      	subs	r7, #16
    b3ce:	2f10      	cmp	r7, #16
    b3d0:	dd1d      	ble.n	b40e <_vfprintf_r+0x60a>
    b3d2:	605c      	str	r4, [r3, #4]
    b3d4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b3d8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b3dc:	3201      	adds	r2, #1
    b3de:	601d      	str	r5, [r3, #0]
    b3e0:	3110      	adds	r1, #16
    b3e2:	2a07      	cmp	r2, #7
    b3e4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b3e8:	f103 0308 	add.w	r3, r3, #8
    b3ec:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b3f0:	ddec      	ble.n	b3cc <_vfprintf_r+0x5c8>
    b3f2:	4648      	mov	r0, r9
    b3f4:	4631      	mov	r1, r6
    b3f6:	4652      	mov	r2, sl
    b3f8:	f7ff fcf6 	bl	ade8 <__sprint_r>
    b3fc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b400:	3304      	adds	r3, #4
    b402:	2800      	cmp	r0, #0
    b404:	f47f ae1e 	bne.w	b044 <_vfprintf_r+0x240>
    b408:	3f10      	subs	r7, #16
    b40a:	2f10      	cmp	r7, #16
    b40c:	dce1      	bgt.n	b3d2 <_vfprintf_r+0x5ce>
    b40e:	462a      	mov	r2, r5
    b410:	4645      	mov	r5, r8
    b412:	4690      	mov	r8, r2
    b414:	605f      	str	r7, [r3, #4]
    b416:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b41a:	f8c3 8000 	str.w	r8, [r3]
    b41e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b422:	3201      	adds	r2, #1
    b424:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b428:	18fb      	adds	r3, r7, r3
    b42a:	2a07      	cmp	r2, #7
    b42c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b430:	dd0b      	ble.n	b44a <_vfprintf_r+0x646>
    b432:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b436:	4648      	mov	r0, r9
    b438:	4631      	mov	r1, r6
    b43a:	320c      	adds	r2, #12
    b43c:	f7ff fcd4 	bl	ade8 <__sprint_r>
    b440:	2800      	cmp	r0, #0
    b442:	f47f adff 	bne.w	b044 <_vfprintf_r+0x240>
    b446:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b44a:	9811      	ldr	r0, [sp, #68]	; 0x44
    b44c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    b44e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    b450:	428a      	cmp	r2, r1
    b452:	bfac      	ite	ge
    b454:	1880      	addge	r0, r0, r2
    b456:	1840      	addlt	r0, r0, r1
    b458:	9011      	str	r0, [sp, #68]	; 0x44
    b45a:	2b00      	cmp	r3, #0
    b45c:	f040 8342 	bne.w	bae4 <_vfprintf_r+0xce0>
    b460:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b464:	2300      	movs	r3, #0
    b466:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    b46a:	3404      	adds	r4, #4
    b46c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    b470:	e530      	b.n	aed4 <_vfprintf_r+0xd0>
    b472:	9216      	str	r2, [sp, #88]	; 0x58
    b474:	2a00      	cmp	r2, #0
    b476:	f43f addd 	beq.w	b034 <_vfprintf_r+0x230>
    b47a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    b47e:	2301      	movs	r3, #1
    b480:	f04f 0c00 	mov.w	ip, #0
    b484:	3004      	adds	r0, #4
    b486:	930c      	str	r3, [sp, #48]	; 0x30
    b488:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    b48c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    b490:	9013      	str	r0, [sp, #76]	; 0x4c
    b492:	9310      	str	r3, [sp, #64]	; 0x40
    b494:	2100      	movs	r1, #0
    b496:	9117      	str	r1, [sp, #92]	; 0x5c
    b498:	e687      	b.n	b1aa <_vfprintf_r+0x3a6>
    b49a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b49e:	2b00      	cmp	r3, #0
    b4a0:	f040 852b 	bne.w	befa <_vfprintf_r+0x10f6>
    b4a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b4a6:	462b      	mov	r3, r5
    b4a8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    b4ac:	782a      	ldrb	r2, [r5, #0]
    b4ae:	910b      	str	r1, [sp, #44]	; 0x2c
    b4b0:	e553      	b.n	af5a <_vfprintf_r+0x156>
    b4b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b4b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b4b6:	f043 0301 	orr.w	r3, r3, #1
    b4ba:	930a      	str	r3, [sp, #40]	; 0x28
    b4bc:	462b      	mov	r3, r5
    b4be:	782a      	ldrb	r2, [r5, #0]
    b4c0:	910b      	str	r1, [sp, #44]	; 0x2c
    b4c2:	e54a      	b.n	af5a <_vfprintf_r+0x156>
    b4c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b4c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b4c8:	6809      	ldr	r1, [r1, #0]
    b4ca:	910f      	str	r1, [sp, #60]	; 0x3c
    b4cc:	1d11      	adds	r1, r2, #4
    b4ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    b4d0:	2b00      	cmp	r3, #0
    b4d2:	f2c0 8780 	blt.w	c3d6 <_vfprintf_r+0x15d2>
    b4d6:	782a      	ldrb	r2, [r5, #0]
    b4d8:	462b      	mov	r3, r5
    b4da:	910b      	str	r1, [sp, #44]	; 0x2c
    b4dc:	e53d      	b.n	af5a <_vfprintf_r+0x156>
    b4de:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b4e0:	462b      	mov	r3, r5
    b4e2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    b4e6:	782a      	ldrb	r2, [r5, #0]
    b4e8:	910b      	str	r1, [sp, #44]	; 0x2c
    b4ea:	e536      	b.n	af5a <_vfprintf_r+0x156>
    b4ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b4ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b4f0:	f043 0304 	orr.w	r3, r3, #4
    b4f4:	930a      	str	r3, [sp, #40]	; 0x28
    b4f6:	462b      	mov	r3, r5
    b4f8:	782a      	ldrb	r2, [r5, #0]
    b4fa:	910b      	str	r1, [sp, #44]	; 0x2c
    b4fc:	e52d      	b.n	af5a <_vfprintf_r+0x156>
    b4fe:	462b      	mov	r3, r5
    b500:	f813 2b01 	ldrb.w	r2, [r3], #1
    b504:	2a2a      	cmp	r2, #42	; 0x2a
    b506:	f001 80cd 	beq.w	c6a4 <_vfprintf_r+0x18a0>
    b50a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b50e:	2909      	cmp	r1, #9
    b510:	f201 8037 	bhi.w	c582 <_vfprintf_r+0x177e>
    b514:	3502      	adds	r5, #2
    b516:	2700      	movs	r7, #0
    b518:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    b51c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    b520:	462b      	mov	r3, r5
    b522:	3501      	adds	r5, #1
    b524:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    b528:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b52c:	2909      	cmp	r1, #9
    b52e:	d9f3      	bls.n	b518 <_vfprintf_r+0x714>
    b530:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    b534:	461d      	mov	r5, r3
    b536:	e511      	b.n	af5c <_vfprintf_r+0x158>
    b538:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b53a:	462b      	mov	r3, r5
    b53c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b53e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    b542:	920a      	str	r2, [sp, #40]	; 0x28
    b544:	782a      	ldrb	r2, [r5, #0]
    b546:	910b      	str	r1, [sp, #44]	; 0x2c
    b548:	e507      	b.n	af5a <_vfprintf_r+0x156>
    b54a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b54e:	f04f 0800 	mov.w	r8, #0
    b552:	462b      	mov	r3, r5
    b554:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    b558:	f813 2b01 	ldrb.w	r2, [r3], #1
    b55c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    b560:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    b564:	461d      	mov	r5, r3
    b566:	2909      	cmp	r1, #9
    b568:	d9f3      	bls.n	b552 <_vfprintf_r+0x74e>
    b56a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    b56e:	461d      	mov	r5, r3
    b570:	e4f4      	b.n	af5c <_vfprintf_r+0x158>
    b572:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b574:	9216      	str	r2, [sp, #88]	; 0x58
    b576:	f043 0310 	orr.w	r3, r3, #16
    b57a:	930a      	str	r3, [sp, #40]	; 0x28
    b57c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b580:	f01c 0f20 	tst.w	ip, #32
    b584:	f000 815d 	beq.w	b842 <_vfprintf_r+0xa3e>
    b588:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b58a:	1dc3      	adds	r3, r0, #7
    b58c:	f023 0307 	bic.w	r3, r3, #7
    b590:	f103 0108 	add.w	r1, r3, #8
    b594:	910b      	str	r1, [sp, #44]	; 0x2c
    b596:	e9d3 ab00 	ldrd	sl, fp, [r3]
    b59a:	f1ba 0f00 	cmp.w	sl, #0
    b59e:	f17b 0200 	sbcs.w	r2, fp, #0
    b5a2:	f2c0 849b 	blt.w	bedc <_vfprintf_r+0x10d8>
    b5a6:	ea5a 030b 	orrs.w	r3, sl, fp
    b5aa:	f04f 0301 	mov.w	r3, #1
    b5ae:	bf0c      	ite	eq
    b5b0:	2200      	moveq	r2, #0
    b5b2:	2201      	movne	r2, #1
    b5b4:	e5bc      	b.n	b130 <_vfprintf_r+0x32c>
    b5b6:	980a      	ldr	r0, [sp, #40]	; 0x28
    b5b8:	9216      	str	r2, [sp, #88]	; 0x58
    b5ba:	f010 0f08 	tst.w	r0, #8
    b5be:	f000 84ed 	beq.w	bf9c <_vfprintf_r+0x1198>
    b5c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b5c4:	1dcb      	adds	r3, r1, #7
    b5c6:	f023 0307 	bic.w	r3, r3, #7
    b5ca:	f103 0208 	add.w	r2, r3, #8
    b5ce:	920b      	str	r2, [sp, #44]	; 0x2c
    b5d0:	f8d3 8004 	ldr.w	r8, [r3, #4]
    b5d4:	f8d3 a000 	ldr.w	sl, [r3]
    b5d8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    b5dc:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    b5e0:	4650      	mov	r0, sl
    b5e2:	4641      	mov	r1, r8
    b5e4:	f004 f9f2 	bl	f9cc <__isinfd>
    b5e8:	4683      	mov	fp, r0
    b5ea:	2800      	cmp	r0, #0
    b5ec:	f000 8599 	beq.w	c122 <_vfprintf_r+0x131e>
    b5f0:	4650      	mov	r0, sl
    b5f2:	2200      	movs	r2, #0
    b5f4:	2300      	movs	r3, #0
    b5f6:	4641      	mov	r1, r8
    b5f8:	f006 fdb4 	bl	12164 <__aeabi_dcmplt>
    b5fc:	2800      	cmp	r0, #0
    b5fe:	f040 850b 	bne.w	c018 <_vfprintf_r+0x1214>
    b602:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b606:	f642 716c 	movw	r1, #12140	; 0x2f6c
    b60a:	f642 7268 	movw	r2, #12136	; 0x2f68
    b60e:	9816      	ldr	r0, [sp, #88]	; 0x58
    b610:	f2c0 0101 	movt	r1, #1
    b614:	f2c0 0201 	movt	r2, #1
    b618:	f04f 0c03 	mov.w	ip, #3
    b61c:	2847      	cmp	r0, #71	; 0x47
    b61e:	bfd8      	it	le
    b620:	4611      	movle	r1, r2
    b622:	9113      	str	r1, [sp, #76]	; 0x4c
    b624:	990a      	ldr	r1, [sp, #40]	; 0x28
    b626:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    b62a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    b62e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    b632:	910a      	str	r1, [sp, #40]	; 0x28
    b634:	f04f 0c00 	mov.w	ip, #0
    b638:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    b63c:	e5b1      	b.n	b1a2 <_vfprintf_r+0x39e>
    b63e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b642:	f043 0308 	orr.w	r3, r3, #8
    b646:	930a      	str	r3, [sp, #40]	; 0x28
    b648:	462b      	mov	r3, r5
    b64a:	782a      	ldrb	r2, [r5, #0]
    b64c:	910b      	str	r1, [sp, #44]	; 0x2c
    b64e:	e484      	b.n	af5a <_vfprintf_r+0x156>
    b650:	990a      	ldr	r1, [sp, #40]	; 0x28
    b652:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    b656:	910a      	str	r1, [sp, #40]	; 0x28
    b658:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b65a:	e73c      	b.n	b4d6 <_vfprintf_r+0x6d2>
    b65c:	782a      	ldrb	r2, [r5, #0]
    b65e:	2a6c      	cmp	r2, #108	; 0x6c
    b660:	f000 8555 	beq.w	c10e <_vfprintf_r+0x130a>
    b664:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b666:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b668:	910b      	str	r1, [sp, #44]	; 0x2c
    b66a:	f043 0310 	orr.w	r3, r3, #16
    b66e:	930a      	str	r3, [sp, #40]	; 0x28
    b670:	462b      	mov	r3, r5
    b672:	e472      	b.n	af5a <_vfprintf_r+0x156>
    b674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b676:	f012 0f20 	tst.w	r2, #32
    b67a:	f000 8482 	beq.w	bf82 <_vfprintf_r+0x117e>
    b67e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b680:	9a11      	ldr	r2, [sp, #68]	; 0x44
    b682:	6803      	ldr	r3, [r0, #0]
    b684:	4610      	mov	r0, r2
    b686:	ea4f 71e0 	mov.w	r1, r0, asr #31
    b68a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b68c:	e9c3 0100 	strd	r0, r1, [r3]
    b690:	f102 0a04 	add.w	sl, r2, #4
    b694:	e41e      	b.n	aed4 <_vfprintf_r+0xd0>
    b696:	9216      	str	r2, [sp, #88]	; 0x58
    b698:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b69a:	f012 0320 	ands.w	r3, r2, #32
    b69e:	f000 80ef 	beq.w	b880 <_vfprintf_r+0xa7c>
    b6a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b6a4:	1dda      	adds	r2, r3, #7
    b6a6:	2300      	movs	r3, #0
    b6a8:	f022 0207 	bic.w	r2, r2, #7
    b6ac:	f102 0c08 	add.w	ip, r2, #8
    b6b0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b6b4:	e9d2 ab00 	ldrd	sl, fp, [r2]
    b6b8:	ea5a 000b 	orrs.w	r0, sl, fp
    b6bc:	bf0c      	ite	eq
    b6be:	2200      	moveq	r2, #0
    b6c0:	2201      	movne	r2, #1
    b6c2:	e531      	b.n	b128 <_vfprintf_r+0x324>
    b6c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b6c6:	2178      	movs	r1, #120	; 0x78
    b6c8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b6cc:	9116      	str	r1, [sp, #88]	; 0x58
    b6ce:	6803      	ldr	r3, [r0, #0]
    b6d0:	f642 7078 	movw	r0, #12152	; 0x2f78
    b6d4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    b6d8:	2130      	movs	r1, #48	; 0x30
    b6da:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    b6de:	f04c 0c02 	orr.w	ip, ip, #2
    b6e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b6e4:	1e1a      	subs	r2, r3, #0
    b6e6:	bf18      	it	ne
    b6e8:	2201      	movne	r2, #1
    b6ea:	f2c0 0001 	movt	r0, #1
    b6ee:	469a      	mov	sl, r3
    b6f0:	f04f 0b00 	mov.w	fp, #0
    b6f4:	3104      	adds	r1, #4
    b6f6:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    b6fa:	9019      	str	r0, [sp, #100]	; 0x64
    b6fc:	2302      	movs	r3, #2
    b6fe:	910b      	str	r1, [sp, #44]	; 0x2c
    b700:	e512      	b.n	b128 <_vfprintf_r+0x324>
    b702:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b704:	9216      	str	r2, [sp, #88]	; 0x58
    b706:	f04f 0200 	mov.w	r2, #0
    b70a:	1d18      	adds	r0, r3, #4
    b70c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    b710:	681b      	ldr	r3, [r3, #0]
    b712:	900b      	str	r0, [sp, #44]	; 0x2c
    b714:	9313      	str	r3, [sp, #76]	; 0x4c
    b716:	2b00      	cmp	r3, #0
    b718:	f000 86c6 	beq.w	c4a8 <_vfprintf_r+0x16a4>
    b71c:	2f00      	cmp	r7, #0
    b71e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b720:	f2c0 868f 	blt.w	c442 <_vfprintf_r+0x163e>
    b724:	2100      	movs	r1, #0
    b726:	463a      	mov	r2, r7
    b728:	f003 f8fe 	bl	e928 <memchr>
    b72c:	4603      	mov	r3, r0
    b72e:	2800      	cmp	r0, #0
    b730:	f000 86f5 	beq.w	c51e <_vfprintf_r+0x171a>
    b734:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b736:	1a1b      	subs	r3, r3, r0
    b738:	9310      	str	r3, [sp, #64]	; 0x40
    b73a:	42bb      	cmp	r3, r7
    b73c:	f340 85be 	ble.w	c2bc <_vfprintf_r+0x14b8>
    b740:	9710      	str	r7, [sp, #64]	; 0x40
    b742:	2100      	movs	r1, #0
    b744:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    b748:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b74c:	970c      	str	r7, [sp, #48]	; 0x30
    b74e:	9117      	str	r1, [sp, #92]	; 0x5c
    b750:	e527      	b.n	b1a2 <_vfprintf_r+0x39e>
    b752:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b756:	9216      	str	r2, [sp, #88]	; 0x58
    b758:	f01c 0f20 	tst.w	ip, #32
    b75c:	d023      	beq.n	b7a6 <_vfprintf_r+0x9a2>
    b75e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b760:	2301      	movs	r3, #1
    b762:	1dc2      	adds	r2, r0, #7
    b764:	f022 0207 	bic.w	r2, r2, #7
    b768:	f102 0108 	add.w	r1, r2, #8
    b76c:	910b      	str	r1, [sp, #44]	; 0x2c
    b76e:	e9d2 ab00 	ldrd	sl, fp, [r2]
    b772:	ea5a 020b 	orrs.w	r2, sl, fp
    b776:	bf0c      	ite	eq
    b778:	2200      	moveq	r2, #0
    b77a:	2201      	movne	r2, #1
    b77c:	e4d4      	b.n	b128 <_vfprintf_r+0x324>
    b77e:	990a      	ldr	r1, [sp, #40]	; 0x28
    b780:	462b      	mov	r3, r5
    b782:	f041 0120 	orr.w	r1, r1, #32
    b786:	910a      	str	r1, [sp, #40]	; 0x28
    b788:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b78a:	782a      	ldrb	r2, [r5, #0]
    b78c:	910b      	str	r1, [sp, #44]	; 0x2c
    b78e:	f7ff bbe4 	b.w	af5a <_vfprintf_r+0x156>
    b792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b794:	9216      	str	r2, [sp, #88]	; 0x58
    b796:	f043 0310 	orr.w	r3, r3, #16
    b79a:	930a      	str	r3, [sp, #40]	; 0x28
    b79c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b7a0:	f01c 0f20 	tst.w	ip, #32
    b7a4:	d1db      	bne.n	b75e <_vfprintf_r+0x95a>
    b7a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b7a8:	f013 0f10 	tst.w	r3, #16
    b7ac:	f000 83d5 	beq.w	bf5a <_vfprintf_r+0x1156>
    b7b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b7b2:	2301      	movs	r3, #1
    b7b4:	1d02      	adds	r2, r0, #4
    b7b6:	920b      	str	r2, [sp, #44]	; 0x2c
    b7b8:	6801      	ldr	r1, [r0, #0]
    b7ba:	1e0a      	subs	r2, r1, #0
    b7bc:	bf18      	it	ne
    b7be:	2201      	movne	r2, #1
    b7c0:	468a      	mov	sl, r1
    b7c2:	f04f 0b00 	mov.w	fp, #0
    b7c6:	e4af      	b.n	b128 <_vfprintf_r+0x324>
    b7c8:	980a      	ldr	r0, [sp, #40]	; 0x28
    b7ca:	9216      	str	r2, [sp, #88]	; 0x58
    b7cc:	f642 7254 	movw	r2, #12116	; 0x2f54
    b7d0:	f010 0f20 	tst.w	r0, #32
    b7d4:	f2c0 0201 	movt	r2, #1
    b7d8:	9219      	str	r2, [sp, #100]	; 0x64
    b7da:	f47f ac92 	bne.w	b102 <_vfprintf_r+0x2fe>
    b7de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b7e0:	f013 0f10 	tst.w	r3, #16
    b7e4:	f040 831a 	bne.w	be1c <_vfprintf_r+0x1018>
    b7e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b7ea:	f012 0f40 	tst.w	r2, #64	; 0x40
    b7ee:	f000 8315 	beq.w	be1c <_vfprintf_r+0x1018>
    b7f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b7f4:	f103 0c04 	add.w	ip, r3, #4
    b7f8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b7fc:	f8b3 a000 	ldrh.w	sl, [r3]
    b800:	46d2      	mov	sl, sl
    b802:	f04f 0b00 	mov.w	fp, #0
    b806:	e485      	b.n	b114 <_vfprintf_r+0x310>
    b808:	9216      	str	r2, [sp, #88]	; 0x58
    b80a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    b80e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b810:	f04f 0c01 	mov.w	ip, #1
    b814:	f04f 0000 	mov.w	r0, #0
    b818:	3104      	adds	r1, #4
    b81a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    b81e:	6813      	ldr	r3, [r2, #0]
    b820:	3204      	adds	r2, #4
    b822:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    b826:	920b      	str	r2, [sp, #44]	; 0x2c
    b828:	9113      	str	r1, [sp, #76]	; 0x4c
    b82a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    b82e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    b832:	e62f      	b.n	b494 <_vfprintf_r+0x690>
    b834:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    b838:	9216      	str	r2, [sp, #88]	; 0x58
    b83a:	f01c 0f20 	tst.w	ip, #32
    b83e:	f47f aea3 	bne.w	b588 <_vfprintf_r+0x784>
    b842:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b844:	f012 0f10 	tst.w	r2, #16
    b848:	f040 82f1 	bne.w	be2e <_vfprintf_r+0x102a>
    b84c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b84e:	f012 0f40 	tst.w	r2, #64	; 0x40
    b852:	f000 82ec 	beq.w	be2e <_vfprintf_r+0x102a>
    b856:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b858:	f103 0c04 	add.w	ip, r3, #4
    b85c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b860:	f9b3 a000 	ldrsh.w	sl, [r3]
    b864:	46d2      	mov	sl, sl
    b866:	ea4f 7bea 	mov.w	fp, sl, asr #31
    b86a:	e696      	b.n	b59a <_vfprintf_r+0x796>
    b86c:	990a      	ldr	r1, [sp, #40]	; 0x28
    b86e:	9216      	str	r2, [sp, #88]	; 0x58
    b870:	f041 0110 	orr.w	r1, r1, #16
    b874:	910a      	str	r1, [sp, #40]	; 0x28
    b876:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b878:	f012 0320 	ands.w	r3, r2, #32
    b87c:	f47f af11 	bne.w	b6a2 <_vfprintf_r+0x89e>
    b880:	990a      	ldr	r1, [sp, #40]	; 0x28
    b882:	f011 0210 	ands.w	r2, r1, #16
    b886:	f000 8354 	beq.w	bf32 <_vfprintf_r+0x112e>
    b88a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    b88c:	f102 0c04 	add.w	ip, r2, #4
    b890:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    b894:	6811      	ldr	r1, [r2, #0]
    b896:	1e0a      	subs	r2, r1, #0
    b898:	bf18      	it	ne
    b89a:	2201      	movne	r2, #1
    b89c:	468a      	mov	sl, r1
    b89e:	f04f 0b00 	mov.w	fp, #0
    b8a2:	e441      	b.n	b128 <_vfprintf_r+0x324>
    b8a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    b8a6:	2a65      	cmp	r2, #101	; 0x65
    b8a8:	f340 8128 	ble.w	bafc <_vfprintf_r+0xcf8>
    b8ac:	9812      	ldr	r0, [sp, #72]	; 0x48
    b8ae:	2200      	movs	r2, #0
    b8b0:	2300      	movs	r3, #0
    b8b2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    b8b4:	f006 fc4c 	bl	12150 <__aeabi_dcmpeq>
    b8b8:	2800      	cmp	r0, #0
    b8ba:	f000 81be 	beq.w	bc3a <_vfprintf_r+0xe36>
    b8be:	2301      	movs	r3, #1
    b8c0:	6063      	str	r3, [r4, #4]
    b8c2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b8c6:	f642 7394 	movw	r3, #12180	; 0x2f94
    b8ca:	f2c0 0301 	movt	r3, #1
    b8ce:	6023      	str	r3, [r4, #0]
    b8d0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    b8d4:	3201      	adds	r2, #1
    b8d6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b8da:	3301      	adds	r3, #1
    b8dc:	2a07      	cmp	r2, #7
    b8de:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    b8e2:	bfd8      	it	le
    b8e4:	f104 0308 	addle.w	r3, r4, #8
    b8e8:	f300 839b 	bgt.w	c022 <_vfprintf_r+0x121e>
    b8ec:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    b8f0:	981a      	ldr	r0, [sp, #104]	; 0x68
    b8f2:	4282      	cmp	r2, r0
    b8f4:	db04      	blt.n	b900 <_vfprintf_r+0xafc>
    b8f6:	990a      	ldr	r1, [sp, #40]	; 0x28
    b8f8:	f011 0f01 	tst.w	r1, #1
    b8fc:	f43f ad49 	beq.w	b392 <_vfprintf_r+0x58e>
    b900:	2201      	movs	r2, #1
    b902:	605a      	str	r2, [r3, #4]
    b904:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b908:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b90c:	3201      	adds	r2, #1
    b90e:	981d      	ldr	r0, [sp, #116]	; 0x74
    b910:	3101      	adds	r1, #1
    b912:	2a07      	cmp	r2, #7
    b914:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b918:	6018      	str	r0, [r3, #0]
    b91a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b91e:	f300 855f 	bgt.w	c3e0 <_vfprintf_r+0x15dc>
    b922:	3308      	adds	r3, #8
    b924:	991a      	ldr	r1, [sp, #104]	; 0x68
    b926:	1e4f      	subs	r7, r1, #1
    b928:	2f00      	cmp	r7, #0
    b92a:	f77f ad32 	ble.w	b392 <_vfprintf_r+0x58e>
    b92e:	2f10      	cmp	r7, #16
    b930:	f8df 8534 	ldr.w	r8, [pc, #1332]	; be68 <_vfprintf_r+0x1064>
    b934:	f340 82ea 	ble.w	bf0c <_vfprintf_r+0x1108>
    b938:	4642      	mov	r2, r8
    b93a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    b93e:	46a8      	mov	r8, r5
    b940:	2410      	movs	r4, #16
    b942:	f10a 0a0c 	add.w	sl, sl, #12
    b946:	4615      	mov	r5, r2
    b948:	e003      	b.n	b952 <_vfprintf_r+0xb4e>
    b94a:	3f10      	subs	r7, #16
    b94c:	2f10      	cmp	r7, #16
    b94e:	f340 82da 	ble.w	bf06 <_vfprintf_r+0x1102>
    b952:	605c      	str	r4, [r3, #4]
    b954:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b958:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b95c:	3201      	adds	r2, #1
    b95e:	601d      	str	r5, [r3, #0]
    b960:	3110      	adds	r1, #16
    b962:	2a07      	cmp	r2, #7
    b964:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b968:	f103 0308 	add.w	r3, r3, #8
    b96c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b970:	ddeb      	ble.n	b94a <_vfprintf_r+0xb46>
    b972:	4648      	mov	r0, r9
    b974:	4631      	mov	r1, r6
    b976:	4652      	mov	r2, sl
    b978:	f7ff fa36 	bl	ade8 <__sprint_r>
    b97c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b980:	3304      	adds	r3, #4
    b982:	2800      	cmp	r0, #0
    b984:	d0e1      	beq.n	b94a <_vfprintf_r+0xb46>
    b986:	f7ff bb5d 	b.w	b044 <_vfprintf_r+0x240>
    b98a:	b97b      	cbnz	r3, b9ac <_vfprintf_r+0xba8>
    b98c:	990a      	ldr	r1, [sp, #40]	; 0x28
    b98e:	f011 0f01 	tst.w	r1, #1
    b992:	d00b      	beq.n	b9ac <_vfprintf_r+0xba8>
    b994:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    b998:	2330      	movs	r3, #48	; 0x30
    b99a:	3204      	adds	r2, #4
    b99c:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    b9a0:	3227      	adds	r2, #39	; 0x27
    b9a2:	2301      	movs	r3, #1
    b9a4:	9213      	str	r2, [sp, #76]	; 0x4c
    b9a6:	9310      	str	r3, [sp, #64]	; 0x40
    b9a8:	f7ff bbf3 	b.w	b192 <_vfprintf_r+0x38e>
    b9ac:	9818      	ldr	r0, [sp, #96]	; 0x60
    b9ae:	2100      	movs	r1, #0
    b9b0:	9110      	str	r1, [sp, #64]	; 0x40
    b9b2:	9013      	str	r0, [sp, #76]	; 0x4c
    b9b4:	f7ff bbed 	b.w	b192 <_vfprintf_r+0x38e>
    b9b8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    b9ba:	990c      	ldr	r1, [sp, #48]	; 0x30
    b9bc:	1a47      	subs	r7, r0, r1
    b9be:	2f00      	cmp	r7, #0
    b9c0:	f77f ac84 	ble.w	b2cc <_vfprintf_r+0x4c8>
    b9c4:	2f10      	cmp	r7, #16
    b9c6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; be68 <_vfprintf_r+0x1064>
    b9ca:	dd2e      	ble.n	ba2a <_vfprintf_r+0xc26>
    b9cc:	4643      	mov	r3, r8
    b9ce:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    b9d2:	46a8      	mov	r8, r5
    b9d4:	f04f 0a10 	mov.w	sl, #16
    b9d8:	f10b 0b0c 	add.w	fp, fp, #12
    b9dc:	461d      	mov	r5, r3
    b9de:	e002      	b.n	b9e6 <_vfprintf_r+0xbe2>
    b9e0:	3f10      	subs	r7, #16
    b9e2:	2f10      	cmp	r7, #16
    b9e4:	dd1e      	ble.n	ba24 <_vfprintf_r+0xc20>
    b9e6:	f8c4 a004 	str.w	sl, [r4, #4]
    b9ea:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    b9ee:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    b9f2:	3301      	adds	r3, #1
    b9f4:	6025      	str	r5, [r4, #0]
    b9f6:	3210      	adds	r2, #16
    b9f8:	2b07      	cmp	r3, #7
    b9fa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    b9fe:	f104 0408 	add.w	r4, r4, #8
    ba02:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ba06:	ddeb      	ble.n	b9e0 <_vfprintf_r+0xbdc>
    ba08:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    ba0c:	4648      	mov	r0, r9
    ba0e:	4631      	mov	r1, r6
    ba10:	465a      	mov	r2, fp
    ba12:	3404      	adds	r4, #4
    ba14:	f7ff f9e8 	bl	ade8 <__sprint_r>
    ba18:	2800      	cmp	r0, #0
    ba1a:	f47f ab13 	bne.w	b044 <_vfprintf_r+0x240>
    ba1e:	3f10      	subs	r7, #16
    ba20:	2f10      	cmp	r7, #16
    ba22:	dce0      	bgt.n	b9e6 <_vfprintf_r+0xbe2>
    ba24:	462b      	mov	r3, r5
    ba26:	4645      	mov	r5, r8
    ba28:	4698      	mov	r8, r3
    ba2a:	6067      	str	r7, [r4, #4]
    ba2c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ba30:	f8c4 8000 	str.w	r8, [r4]
    ba34:	1c5a      	adds	r2, r3, #1
    ba36:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    ba3a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    ba3e:	19db      	adds	r3, r3, r7
    ba40:	2a07      	cmp	r2, #7
    ba42:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    ba46:	f300 823a 	bgt.w	bebe <_vfprintf_r+0x10ba>
    ba4a:	3408      	adds	r4, #8
    ba4c:	e43e      	b.n	b2cc <_vfprintf_r+0x4c8>
    ba4e:	9913      	ldr	r1, [sp, #76]	; 0x4c
    ba50:	6063      	str	r3, [r4, #4]
    ba52:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    ba56:	6021      	str	r1, [r4, #0]
    ba58:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    ba5c:	3201      	adds	r2, #1
    ba5e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    ba62:	18cb      	adds	r3, r1, r3
    ba64:	2a07      	cmp	r2, #7
    ba66:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    ba6a:	f300 8549 	bgt.w	c500 <_vfprintf_r+0x16fc>
    ba6e:	3408      	adds	r4, #8
    ba70:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    ba72:	2301      	movs	r3, #1
    ba74:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    ba78:	6063      	str	r3, [r4, #4]
    ba7a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    ba7e:	6022      	str	r2, [r4, #0]
    ba80:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    ba84:	3301      	adds	r3, #1
    ba86:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    ba8a:	3201      	adds	r2, #1
    ba8c:	2b07      	cmp	r3, #7
    ba8e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    ba92:	bfd8      	it	le
    ba94:	f104 0308 	addle.w	r3, r4, #8
    ba98:	f300 8523 	bgt.w	c4e2 <_vfprintf_r+0x16de>
    ba9c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    ba9e:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    baa2:	19c7      	adds	r7, r0, r7
    baa4:	981a      	ldr	r0, [sp, #104]	; 0x68
    baa6:	601f      	str	r7, [r3, #0]
    baa8:	1a81      	subs	r1, r0, r2
    baaa:	6059      	str	r1, [r3, #4]
    baac:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bab0:	1a8a      	subs	r2, r1, r2
    bab2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    bab6:	1812      	adds	r2, r2, r0
    bab8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    babc:	3101      	adds	r1, #1
    babe:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    bac2:	2907      	cmp	r1, #7
    bac4:	f340 8232 	ble.w	bf2c <_vfprintf_r+0x1128>
    bac8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bacc:	4648      	mov	r0, r9
    bace:	4631      	mov	r1, r6
    bad0:	320c      	adds	r2, #12
    bad2:	f7ff f989 	bl	ade8 <__sprint_r>
    bad6:	2800      	cmp	r0, #0
    bad8:	f47f aab4 	bne.w	b044 <_vfprintf_r+0x240>
    badc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bae0:	3304      	adds	r3, #4
    bae2:	e456      	b.n	b392 <_vfprintf_r+0x58e>
    bae4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bae8:	4648      	mov	r0, r9
    baea:	4631      	mov	r1, r6
    baec:	320c      	adds	r2, #12
    baee:	f7ff f97b 	bl	ade8 <__sprint_r>
    baf2:	2800      	cmp	r0, #0
    baf4:	f43f acb4 	beq.w	b460 <_vfprintf_r+0x65c>
    baf8:	f7ff baa4 	b.w	b044 <_vfprintf_r+0x240>
    bafc:	991a      	ldr	r1, [sp, #104]	; 0x68
    bafe:	2901      	cmp	r1, #1
    bb00:	dd4c      	ble.n	bb9c <_vfprintf_r+0xd98>
    bb02:	2301      	movs	r3, #1
    bb04:	6063      	str	r3, [r4, #4]
    bb06:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bb0a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bb0e:	3301      	adds	r3, #1
    bb10:	9813      	ldr	r0, [sp, #76]	; 0x4c
    bb12:	3201      	adds	r2, #1
    bb14:	2b07      	cmp	r3, #7
    bb16:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bb1a:	6020      	str	r0, [r4, #0]
    bb1c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bb20:	f300 81b2 	bgt.w	be88 <_vfprintf_r+0x1084>
    bb24:	3408      	adds	r4, #8
    bb26:	2301      	movs	r3, #1
    bb28:	6063      	str	r3, [r4, #4]
    bb2a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bb2e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bb32:	3301      	adds	r3, #1
    bb34:	991d      	ldr	r1, [sp, #116]	; 0x74
    bb36:	3201      	adds	r2, #1
    bb38:	2b07      	cmp	r3, #7
    bb3a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bb3e:	6021      	str	r1, [r4, #0]
    bb40:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bb44:	f300 8192 	bgt.w	be6c <_vfprintf_r+0x1068>
    bb48:	3408      	adds	r4, #8
    bb4a:	9812      	ldr	r0, [sp, #72]	; 0x48
    bb4c:	2200      	movs	r2, #0
    bb4e:	2300      	movs	r3, #0
    bb50:	991b      	ldr	r1, [sp, #108]	; 0x6c
    bb52:	f006 fafd 	bl	12150 <__aeabi_dcmpeq>
    bb56:	2800      	cmp	r0, #0
    bb58:	f040 811d 	bne.w	bd96 <_vfprintf_r+0xf92>
    bb5c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    bb5e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    bb60:	1e5a      	subs	r2, r3, #1
    bb62:	6062      	str	r2, [r4, #4]
    bb64:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bb68:	1c41      	adds	r1, r0, #1
    bb6a:	6021      	str	r1, [r4, #0]
    bb6c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bb70:	3301      	adds	r3, #1
    bb72:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bb76:	188a      	adds	r2, r1, r2
    bb78:	2b07      	cmp	r3, #7
    bb7a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bb7e:	dc21      	bgt.n	bbc4 <_vfprintf_r+0xdc0>
    bb80:	3408      	adds	r4, #8
    bb82:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    bb84:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    bb88:	981c      	ldr	r0, [sp, #112]	; 0x70
    bb8a:	6022      	str	r2, [r4, #0]
    bb8c:	6063      	str	r3, [r4, #4]
    bb8e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bb92:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bb96:	3301      	adds	r3, #1
    bb98:	f7ff bbf0 	b.w	b37c <_vfprintf_r+0x578>
    bb9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    bb9e:	f012 0f01 	tst.w	r2, #1
    bba2:	d1ae      	bne.n	bb02 <_vfprintf_r+0xcfe>
    bba4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    bba6:	2301      	movs	r3, #1
    bba8:	6063      	str	r3, [r4, #4]
    bbaa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bbae:	6022      	str	r2, [r4, #0]
    bbb0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bbb4:	3301      	adds	r3, #1
    bbb6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bbba:	3201      	adds	r2, #1
    bbbc:	2b07      	cmp	r3, #7
    bbbe:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bbc2:	dddd      	ble.n	bb80 <_vfprintf_r+0xd7c>
    bbc4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bbc8:	4648      	mov	r0, r9
    bbca:	4631      	mov	r1, r6
    bbcc:	320c      	adds	r2, #12
    bbce:	f7ff f90b 	bl	ade8 <__sprint_r>
    bbd2:	2800      	cmp	r0, #0
    bbd4:	f47f aa36 	bne.w	b044 <_vfprintf_r+0x240>
    bbd8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bbdc:	3404      	adds	r4, #4
    bbde:	e7d0      	b.n	bb82 <_vfprintf_r+0xd7e>
    bbe0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bbe4:	4648      	mov	r0, r9
    bbe6:	4631      	mov	r1, r6
    bbe8:	320c      	adds	r2, #12
    bbea:	f7ff f8fd 	bl	ade8 <__sprint_r>
    bbee:	2800      	cmp	r0, #0
    bbf0:	f47f aa28 	bne.w	b044 <_vfprintf_r+0x240>
    bbf4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bbf8:	3404      	adds	r4, #4
    bbfa:	f7ff bbb0 	b.w	b35e <_vfprintf_r+0x55a>
    bbfe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bc02:	4648      	mov	r0, r9
    bc04:	4631      	mov	r1, r6
    bc06:	320c      	adds	r2, #12
    bc08:	f7ff f8ee 	bl	ade8 <__sprint_r>
    bc0c:	2800      	cmp	r0, #0
    bc0e:	f47f aa19 	bne.w	b044 <_vfprintf_r+0x240>
    bc12:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bc16:	3404      	adds	r4, #4
    bc18:	f7ff bb3c 	b.w	b294 <_vfprintf_r+0x490>
    bc1c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bc20:	4648      	mov	r0, r9
    bc22:	4631      	mov	r1, r6
    bc24:	320c      	adds	r2, #12
    bc26:	f7ff f8df 	bl	ade8 <__sprint_r>
    bc2a:	2800      	cmp	r0, #0
    bc2c:	f47f aa0a 	bne.w	b044 <_vfprintf_r+0x240>
    bc30:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bc34:	3404      	adds	r4, #4
    bc36:	f7ff bb43 	b.w	b2c0 <_vfprintf_r+0x4bc>
    bc3a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    bc3e:	2b00      	cmp	r3, #0
    bc40:	f340 81fd 	ble.w	c03e <_vfprintf_r+0x123a>
    bc44:	991a      	ldr	r1, [sp, #104]	; 0x68
    bc46:	428b      	cmp	r3, r1
    bc48:	f6ff af01 	blt.w	ba4e <_vfprintf_r+0xc4a>
    bc4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    bc4e:	6061      	str	r1, [r4, #4]
    bc50:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bc54:	6022      	str	r2, [r4, #0]
    bc56:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bc5a:	3301      	adds	r3, #1
    bc5c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bc60:	1852      	adds	r2, r2, r1
    bc62:	2b07      	cmp	r3, #7
    bc64:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bc68:	bfd8      	it	le
    bc6a:	f104 0308 	addle.w	r3, r4, #8
    bc6e:	f300 8429 	bgt.w	c4c4 <_vfprintf_r+0x16c0>
    bc72:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    bc76:	981a      	ldr	r0, [sp, #104]	; 0x68
    bc78:	1a24      	subs	r4, r4, r0
    bc7a:	2c00      	cmp	r4, #0
    bc7c:	f340 81b3 	ble.w	bfe6 <_vfprintf_r+0x11e2>
    bc80:	2c10      	cmp	r4, #16
    bc82:	f8df 81e4 	ldr.w	r8, [pc, #484]	; be68 <_vfprintf_r+0x1064>
    bc86:	f340 819d 	ble.w	bfc4 <_vfprintf_r+0x11c0>
    bc8a:	4642      	mov	r2, r8
    bc8c:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    bc90:	46a8      	mov	r8, r5
    bc92:	2710      	movs	r7, #16
    bc94:	f10a 0a0c 	add.w	sl, sl, #12
    bc98:	4615      	mov	r5, r2
    bc9a:	e003      	b.n	bca4 <_vfprintf_r+0xea0>
    bc9c:	3c10      	subs	r4, #16
    bc9e:	2c10      	cmp	r4, #16
    bca0:	f340 818d 	ble.w	bfbe <_vfprintf_r+0x11ba>
    bca4:	605f      	str	r7, [r3, #4]
    bca6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bcaa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bcae:	3201      	adds	r2, #1
    bcb0:	601d      	str	r5, [r3, #0]
    bcb2:	3110      	adds	r1, #16
    bcb4:	2a07      	cmp	r2, #7
    bcb6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bcba:	f103 0308 	add.w	r3, r3, #8
    bcbe:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bcc2:	ddeb      	ble.n	bc9c <_vfprintf_r+0xe98>
    bcc4:	4648      	mov	r0, r9
    bcc6:	4631      	mov	r1, r6
    bcc8:	4652      	mov	r2, sl
    bcca:	f7ff f88d 	bl	ade8 <__sprint_r>
    bcce:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    bcd2:	3304      	adds	r3, #4
    bcd4:	2800      	cmp	r0, #0
    bcd6:	d0e1      	beq.n	bc9c <_vfprintf_r+0xe98>
    bcd8:	f7ff b9b4 	b.w	b044 <_vfprintf_r+0x240>
    bcdc:	9a18      	ldr	r2, [sp, #96]	; 0x60
    bcde:	9819      	ldr	r0, [sp, #100]	; 0x64
    bce0:	4613      	mov	r3, r2
    bce2:	9213      	str	r2, [sp, #76]	; 0x4c
    bce4:	f00a 020f 	and.w	r2, sl, #15
    bce8:	ea4f 111a 	mov.w	r1, sl, lsr #4
    bcec:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    bcf0:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    bcf4:	5c82      	ldrb	r2, [r0, r2]
    bcf6:	468a      	mov	sl, r1
    bcf8:	46e3      	mov	fp, ip
    bcfa:	ea5a 0c0b 	orrs.w	ip, sl, fp
    bcfe:	f803 2d01 	strb.w	r2, [r3, #-1]!
    bd02:	d1ef      	bne.n	bce4 <_vfprintf_r+0xee0>
    bd04:	9818      	ldr	r0, [sp, #96]	; 0x60
    bd06:	9313      	str	r3, [sp, #76]	; 0x4c
    bd08:	1ac0      	subs	r0, r0, r3
    bd0a:	9010      	str	r0, [sp, #64]	; 0x40
    bd0c:	f7ff ba41 	b.w	b192 <_vfprintf_r+0x38e>
    bd10:	2209      	movs	r2, #9
    bd12:	2300      	movs	r3, #0
    bd14:	4552      	cmp	r2, sl
    bd16:	eb73 000b 	sbcs.w	r0, r3, fp
    bd1a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    bd1e:	d21f      	bcs.n	bd60 <_vfprintf_r+0xf5c>
    bd20:	4623      	mov	r3, r4
    bd22:	4644      	mov	r4, r8
    bd24:	46b8      	mov	r8, r7
    bd26:	461f      	mov	r7, r3
    bd28:	4650      	mov	r0, sl
    bd2a:	4659      	mov	r1, fp
    bd2c:	220a      	movs	r2, #10
    bd2e:	2300      	movs	r3, #0
    bd30:	f006 fb26 	bl	12380 <__aeabi_uldivmod>
    bd34:	2300      	movs	r3, #0
    bd36:	4650      	mov	r0, sl
    bd38:	4659      	mov	r1, fp
    bd3a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    bd3e:	220a      	movs	r2, #10
    bd40:	f804 cd01 	strb.w	ip, [r4, #-1]!
    bd44:	f006 fb1c 	bl	12380 <__aeabi_uldivmod>
    bd48:	2209      	movs	r2, #9
    bd4a:	2300      	movs	r3, #0
    bd4c:	4682      	mov	sl, r0
    bd4e:	468b      	mov	fp, r1
    bd50:	4552      	cmp	r2, sl
    bd52:	eb73 030b 	sbcs.w	r3, r3, fp
    bd56:	d3e7      	bcc.n	bd28 <_vfprintf_r+0xf24>
    bd58:	463b      	mov	r3, r7
    bd5a:	4647      	mov	r7, r8
    bd5c:	46a0      	mov	r8, r4
    bd5e:	461c      	mov	r4, r3
    bd60:	f108 30ff 	add.w	r0, r8, #4294967295
    bd64:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    bd68:	9013      	str	r0, [sp, #76]	; 0x4c
    bd6a:	f808 ac01 	strb.w	sl, [r8, #-1]
    bd6e:	9918      	ldr	r1, [sp, #96]	; 0x60
    bd70:	1a09      	subs	r1, r1, r0
    bd72:	9110      	str	r1, [sp, #64]	; 0x40
    bd74:	f7ff ba0d 	b.w	b192 <_vfprintf_r+0x38e>
    bd78:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bd7c:	4648      	mov	r0, r9
    bd7e:	4631      	mov	r1, r6
    bd80:	320c      	adds	r2, #12
    bd82:	f7ff f831 	bl	ade8 <__sprint_r>
    bd86:	2800      	cmp	r0, #0
    bd88:	f47f a95c 	bne.w	b044 <_vfprintf_r+0x240>
    bd8c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bd90:	3404      	adds	r4, #4
    bd92:	f7ff ba68 	b.w	b266 <_vfprintf_r+0x462>
    bd96:	991a      	ldr	r1, [sp, #104]	; 0x68
    bd98:	1e4f      	subs	r7, r1, #1
    bd9a:	2f00      	cmp	r7, #0
    bd9c:	f77f aef1 	ble.w	bb82 <_vfprintf_r+0xd7e>
    bda0:	2f10      	cmp	r7, #16
    bda2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; be68 <_vfprintf_r+0x1064>
    bda6:	dd4e      	ble.n	be46 <_vfprintf_r+0x1042>
    bda8:	4643      	mov	r3, r8
    bdaa:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    bdae:	46a8      	mov	r8, r5
    bdb0:	f04f 0a10 	mov.w	sl, #16
    bdb4:	f10b 0b0c 	add.w	fp, fp, #12
    bdb8:	461d      	mov	r5, r3
    bdba:	e002      	b.n	bdc2 <_vfprintf_r+0xfbe>
    bdbc:	3f10      	subs	r7, #16
    bdbe:	2f10      	cmp	r7, #16
    bdc0:	dd3e      	ble.n	be40 <_vfprintf_r+0x103c>
    bdc2:	f8c4 a004 	str.w	sl, [r4, #4]
    bdc6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    bdca:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    bdce:	3301      	adds	r3, #1
    bdd0:	6025      	str	r5, [r4, #0]
    bdd2:	3210      	adds	r2, #16
    bdd4:	2b07      	cmp	r3, #7
    bdd6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    bdda:	f104 0408 	add.w	r4, r4, #8
    bdde:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    bde2:	ddeb      	ble.n	bdbc <_vfprintf_r+0xfb8>
    bde4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bde8:	4648      	mov	r0, r9
    bdea:	4631      	mov	r1, r6
    bdec:	465a      	mov	r2, fp
    bdee:	3404      	adds	r4, #4
    bdf0:	f7fe fffa 	bl	ade8 <__sprint_r>
    bdf4:	2800      	cmp	r0, #0
    bdf6:	d0e1      	beq.n	bdbc <_vfprintf_r+0xfb8>
    bdf8:	f7ff b924 	b.w	b044 <_vfprintf_r+0x240>
    bdfc:	9816      	ldr	r0, [sp, #88]	; 0x58
    bdfe:	2130      	movs	r1, #48	; 0x30
    be00:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    be04:	2201      	movs	r2, #1
    be06:	2302      	movs	r3, #2
    be08:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    be0c:	f04c 0c02 	orr.w	ip, ip, #2
    be10:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    be14:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    be18:	f7ff b986 	b.w	b128 <_vfprintf_r+0x324>
    be1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    be1e:	1d01      	adds	r1, r0, #4
    be20:	6803      	ldr	r3, [r0, #0]
    be22:	910b      	str	r1, [sp, #44]	; 0x2c
    be24:	469a      	mov	sl, r3
    be26:	f04f 0b00 	mov.w	fp, #0
    be2a:	f7ff b973 	b.w	b114 <_vfprintf_r+0x310>
    be2e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    be30:	1d01      	adds	r1, r0, #4
    be32:	6803      	ldr	r3, [r0, #0]
    be34:	910b      	str	r1, [sp, #44]	; 0x2c
    be36:	469a      	mov	sl, r3
    be38:	ea4f 7bea 	mov.w	fp, sl, asr #31
    be3c:	f7ff bbad 	b.w	b59a <_vfprintf_r+0x796>
    be40:	462b      	mov	r3, r5
    be42:	4645      	mov	r5, r8
    be44:	4698      	mov	r8, r3
    be46:	6067      	str	r7, [r4, #4]
    be48:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    be4c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    be50:	3301      	adds	r3, #1
    be52:	f8c4 8000 	str.w	r8, [r4]
    be56:	19d2      	adds	r2, r2, r7
    be58:	2b07      	cmp	r3, #7
    be5a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    be5e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    be62:	f77f ae8d 	ble.w	bb80 <_vfprintf_r+0xd7c>
    be66:	e6ad      	b.n	bbc4 <_vfprintf_r+0xdc0>
    be68:	00012fd4 	.word	0x00012fd4
    be6c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    be70:	4648      	mov	r0, r9
    be72:	4631      	mov	r1, r6
    be74:	320c      	adds	r2, #12
    be76:	f7fe ffb7 	bl	ade8 <__sprint_r>
    be7a:	2800      	cmp	r0, #0
    be7c:	f47f a8e2 	bne.w	b044 <_vfprintf_r+0x240>
    be80:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    be84:	3404      	adds	r4, #4
    be86:	e660      	b.n	bb4a <_vfprintf_r+0xd46>
    be88:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    be8c:	4648      	mov	r0, r9
    be8e:	4631      	mov	r1, r6
    be90:	320c      	adds	r2, #12
    be92:	f7fe ffa9 	bl	ade8 <__sprint_r>
    be96:	2800      	cmp	r0, #0
    be98:	f47f a8d4 	bne.w	b044 <_vfprintf_r+0x240>
    be9c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bea0:	3404      	adds	r4, #4
    bea2:	e640      	b.n	bb26 <_vfprintf_r+0xd22>
    bea4:	2830      	cmp	r0, #48	; 0x30
    bea6:	f000 82ec 	beq.w	c482 <_vfprintf_r+0x167e>
    beaa:	9813      	ldr	r0, [sp, #76]	; 0x4c
    beac:	2330      	movs	r3, #48	; 0x30
    beae:	f800 3d01 	strb.w	r3, [r0, #-1]!
    beb2:	9918      	ldr	r1, [sp, #96]	; 0x60
    beb4:	9013      	str	r0, [sp, #76]	; 0x4c
    beb6:	1a09      	subs	r1, r1, r0
    beb8:	9110      	str	r1, [sp, #64]	; 0x40
    beba:	f7ff b96a 	b.w	b192 <_vfprintf_r+0x38e>
    bebe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    bec2:	4648      	mov	r0, r9
    bec4:	4631      	mov	r1, r6
    bec6:	320c      	adds	r2, #12
    bec8:	f7fe ff8e 	bl	ade8 <__sprint_r>
    becc:	2800      	cmp	r0, #0
    bece:	f47f a8b9 	bne.w	b044 <_vfprintf_r+0x240>
    bed2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    bed6:	3404      	adds	r4, #4
    bed8:	f7ff b9f8 	b.w	b2cc <_vfprintf_r+0x4c8>
    bedc:	f1da 0a00 	rsbs	sl, sl, #0
    bee0:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    bee4:	232d      	movs	r3, #45	; 0x2d
    bee6:	ea5a 0c0b 	orrs.w	ip, sl, fp
    beea:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    beee:	bf0c      	ite	eq
    bef0:	2200      	moveq	r2, #0
    bef2:	2201      	movne	r2, #1
    bef4:	2301      	movs	r3, #1
    bef6:	f7ff b91b 	b.w	b130 <_vfprintf_r+0x32c>
    befa:	990b      	ldr	r1, [sp, #44]	; 0x2c
    befc:	462b      	mov	r3, r5
    befe:	782a      	ldrb	r2, [r5, #0]
    bf00:	910b      	str	r1, [sp, #44]	; 0x2c
    bf02:	f7ff b82a 	b.w	af5a <_vfprintf_r+0x156>
    bf06:	462a      	mov	r2, r5
    bf08:	4645      	mov	r5, r8
    bf0a:	4690      	mov	r8, r2
    bf0c:	605f      	str	r7, [r3, #4]
    bf0e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bf12:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bf16:	3201      	adds	r2, #1
    bf18:	f8c3 8000 	str.w	r8, [r3]
    bf1c:	19c9      	adds	r1, r1, r7
    bf1e:	2a07      	cmp	r2, #7
    bf20:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bf24:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bf28:	f73f adce 	bgt.w	bac8 <_vfprintf_r+0xcc4>
    bf2c:	3308      	adds	r3, #8
    bf2e:	f7ff ba30 	b.w	b392 <_vfprintf_r+0x58e>
    bf32:	980a      	ldr	r0, [sp, #40]	; 0x28
    bf34:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    bf38:	f000 81ed 	beq.w	c316 <_vfprintf_r+0x1512>
    bf3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bf3e:	4613      	mov	r3, r2
    bf40:	1d0a      	adds	r2, r1, #4
    bf42:	920b      	str	r2, [sp, #44]	; 0x2c
    bf44:	f8b1 a000 	ldrh.w	sl, [r1]
    bf48:	f1ba 0200 	subs.w	r2, sl, #0
    bf4c:	bf18      	it	ne
    bf4e:	2201      	movne	r2, #1
    bf50:	46d2      	mov	sl, sl
    bf52:	f04f 0b00 	mov.w	fp, #0
    bf56:	f7ff b8e7 	b.w	b128 <_vfprintf_r+0x324>
    bf5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    bf5c:	f013 0f40 	tst.w	r3, #64	; 0x40
    bf60:	f000 81cc 	beq.w	c2fc <_vfprintf_r+0x14f8>
    bf64:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bf66:	2301      	movs	r3, #1
    bf68:	1d01      	adds	r1, r0, #4
    bf6a:	910b      	str	r1, [sp, #44]	; 0x2c
    bf6c:	f8b0 a000 	ldrh.w	sl, [r0]
    bf70:	f1ba 0200 	subs.w	r2, sl, #0
    bf74:	bf18      	it	ne
    bf76:	2201      	movne	r2, #1
    bf78:	46d2      	mov	sl, sl
    bf7a:	f04f 0b00 	mov.w	fp, #0
    bf7e:	f7ff b8d3 	b.w	b128 <_vfprintf_r+0x324>
    bf82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    bf84:	f013 0f10 	tst.w	r3, #16
    bf88:	f000 81a4 	beq.w	c2d4 <_vfprintf_r+0x14d0>
    bf8c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bf8e:	9911      	ldr	r1, [sp, #68]	; 0x44
    bf90:	f100 0a04 	add.w	sl, r0, #4
    bf94:	6803      	ldr	r3, [r0, #0]
    bf96:	6019      	str	r1, [r3, #0]
    bf98:	f7fe bf9c 	b.w	aed4 <_vfprintf_r+0xd0>
    bf9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bf9e:	1dc3      	adds	r3, r0, #7
    bfa0:	f023 0307 	bic.w	r3, r3, #7
    bfa4:	f103 0108 	add.w	r1, r3, #8
    bfa8:	910b      	str	r1, [sp, #44]	; 0x2c
    bfaa:	f8d3 8004 	ldr.w	r8, [r3, #4]
    bfae:	f8d3 a000 	ldr.w	sl, [r3]
    bfb2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    bfb6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    bfba:	f7ff bb11 	b.w	b5e0 <_vfprintf_r+0x7dc>
    bfbe:	462a      	mov	r2, r5
    bfc0:	4645      	mov	r5, r8
    bfc2:	4690      	mov	r8, r2
    bfc4:	605c      	str	r4, [r3, #4]
    bfc6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bfca:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bfce:	3201      	adds	r2, #1
    bfd0:	f8c3 8000 	str.w	r8, [r3]
    bfd4:	1909      	adds	r1, r1, r4
    bfd6:	2a07      	cmp	r2, #7
    bfd8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    bfdc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    bfe0:	f300 82ea 	bgt.w	c5b8 <_vfprintf_r+0x17b4>
    bfe4:	3308      	adds	r3, #8
    bfe6:	990a      	ldr	r1, [sp, #40]	; 0x28
    bfe8:	f011 0f01 	tst.w	r1, #1
    bfec:	f43f a9d1 	beq.w	b392 <_vfprintf_r+0x58e>
    bff0:	2201      	movs	r2, #1
    bff2:	605a      	str	r2, [r3, #4]
    bff4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    bff8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    bffc:	3201      	adds	r2, #1
    bffe:	981d      	ldr	r0, [sp, #116]	; 0x74
    c000:	3101      	adds	r1, #1
    c002:	2a07      	cmp	r2, #7
    c004:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    c008:	6018      	str	r0, [r3, #0]
    c00a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c00e:	f73f ad5b 	bgt.w	bac8 <_vfprintf_r+0xcc4>
    c012:	3308      	adds	r3, #8
    c014:	f7ff b9bd 	b.w	b392 <_vfprintf_r+0x58e>
    c018:	232d      	movs	r3, #45	; 0x2d
    c01a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    c01e:	f7ff baf2 	b.w	b606 <_vfprintf_r+0x802>
    c022:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c026:	4648      	mov	r0, r9
    c028:	4631      	mov	r1, r6
    c02a:	320c      	adds	r2, #12
    c02c:	f7fe fedc 	bl	ade8 <__sprint_r>
    c030:	2800      	cmp	r0, #0
    c032:	f47f a807 	bne.w	b044 <_vfprintf_r+0x240>
    c036:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c03a:	3304      	adds	r3, #4
    c03c:	e456      	b.n	b8ec <_vfprintf_r+0xae8>
    c03e:	2301      	movs	r3, #1
    c040:	6063      	str	r3, [r4, #4]
    c042:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    c046:	f642 7394 	movw	r3, #12180	; 0x2f94
    c04a:	f2c0 0301 	movt	r3, #1
    c04e:	6023      	str	r3, [r4, #0]
    c050:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    c054:	3201      	adds	r2, #1
    c056:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c05a:	3301      	adds	r3, #1
    c05c:	2a07      	cmp	r2, #7
    c05e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    c062:	bfd8      	it	le
    c064:	f104 0308 	addle.w	r3, r4, #8
    c068:	f300 8187 	bgt.w	c37a <_vfprintf_r+0x1576>
    c06c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    c070:	b93a      	cbnz	r2, c082 <_vfprintf_r+0x127e>
    c072:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    c074:	b92a      	cbnz	r2, c082 <_vfprintf_r+0x127e>
    c076:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    c07a:	f01c 0f01 	tst.w	ip, #1
    c07e:	f43f a988 	beq.w	b392 <_vfprintf_r+0x58e>
    c082:	2201      	movs	r2, #1
    c084:	605a      	str	r2, [r3, #4]
    c086:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    c08a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    c08e:	3201      	adds	r2, #1
    c090:	981d      	ldr	r0, [sp, #116]	; 0x74
    c092:	3101      	adds	r1, #1
    c094:	2a07      	cmp	r2, #7
    c096:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    c09a:	6018      	str	r0, [r3, #0]
    c09c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c0a0:	f300 8179 	bgt.w	c396 <_vfprintf_r+0x1592>
    c0a4:	3308      	adds	r3, #8
    c0a6:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    c0aa:	427f      	negs	r7, r7
    c0ac:	2f00      	cmp	r7, #0
    c0ae:	f340 81b3 	ble.w	c418 <_vfprintf_r+0x1614>
    c0b2:	2f10      	cmp	r7, #16
    c0b4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; c708 <_vfprintf_r+0x1904>
    c0b8:	f340 81d2 	ble.w	c460 <_vfprintf_r+0x165c>
    c0bc:	4642      	mov	r2, r8
    c0be:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    c0c2:	46a8      	mov	r8, r5
    c0c4:	2410      	movs	r4, #16
    c0c6:	f10a 0a0c 	add.w	sl, sl, #12
    c0ca:	4615      	mov	r5, r2
    c0cc:	e003      	b.n	c0d6 <_vfprintf_r+0x12d2>
    c0ce:	3f10      	subs	r7, #16
    c0d0:	2f10      	cmp	r7, #16
    c0d2:	f340 81c2 	ble.w	c45a <_vfprintf_r+0x1656>
    c0d6:	605c      	str	r4, [r3, #4]
    c0d8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    c0dc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    c0e0:	3201      	adds	r2, #1
    c0e2:	601d      	str	r5, [r3, #0]
    c0e4:	3110      	adds	r1, #16
    c0e6:	2a07      	cmp	r2, #7
    c0e8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    c0ec:	f103 0308 	add.w	r3, r3, #8
    c0f0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c0f4:	ddeb      	ble.n	c0ce <_vfprintf_r+0x12ca>
    c0f6:	4648      	mov	r0, r9
    c0f8:	4631      	mov	r1, r6
    c0fa:	4652      	mov	r2, sl
    c0fc:	f7fe fe74 	bl	ade8 <__sprint_r>
    c100:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c104:	3304      	adds	r3, #4
    c106:	2800      	cmp	r0, #0
    c108:	d0e1      	beq.n	c0ce <_vfprintf_r+0x12ca>
    c10a:	f7fe bf9b 	b.w	b044 <_vfprintf_r+0x240>
    c10e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    c110:	1c6b      	adds	r3, r5, #1
    c112:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c114:	f042 0220 	orr.w	r2, r2, #32
    c118:	920a      	str	r2, [sp, #40]	; 0x28
    c11a:	786a      	ldrb	r2, [r5, #1]
    c11c:	910b      	str	r1, [sp, #44]	; 0x2c
    c11e:	f7fe bf1c 	b.w	af5a <_vfprintf_r+0x156>
    c122:	4650      	mov	r0, sl
    c124:	4641      	mov	r1, r8
    c126:	f003 fc63 	bl	f9f0 <__isnand>
    c12a:	2800      	cmp	r0, #0
    c12c:	f040 80ff 	bne.w	c32e <_vfprintf_r+0x152a>
    c130:	f1b7 3fff 	cmp.w	r7, #4294967295
    c134:	f000 8251 	beq.w	c5da <_vfprintf_r+0x17d6>
    c138:	9816      	ldr	r0, [sp, #88]	; 0x58
    c13a:	2867      	cmp	r0, #103	; 0x67
    c13c:	bf14      	ite	ne
    c13e:	2300      	movne	r3, #0
    c140:	2301      	moveq	r3, #1
    c142:	2847      	cmp	r0, #71	; 0x47
    c144:	bf08      	it	eq
    c146:	f043 0301 	orreq.w	r3, r3, #1
    c14a:	b113      	cbz	r3, c152 <_vfprintf_r+0x134e>
    c14c:	2f00      	cmp	r7, #0
    c14e:	bf08      	it	eq
    c150:	2701      	moveq	r7, #1
    c152:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    c156:	4643      	mov	r3, r8
    c158:	4652      	mov	r2, sl
    c15a:	990a      	ldr	r1, [sp, #40]	; 0x28
    c15c:	e9c0 2300 	strd	r2, r3, [r0]
    c160:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    c164:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    c168:	910a      	str	r1, [sp, #40]	; 0x28
    c16a:	2b00      	cmp	r3, #0
    c16c:	f2c0 8264 	blt.w	c638 <_vfprintf_r+0x1834>
    c170:	2100      	movs	r1, #0
    c172:	9117      	str	r1, [sp, #92]	; 0x5c
    c174:	9816      	ldr	r0, [sp, #88]	; 0x58
    c176:	2866      	cmp	r0, #102	; 0x66
    c178:	bf14      	ite	ne
    c17a:	2300      	movne	r3, #0
    c17c:	2301      	moveq	r3, #1
    c17e:	2846      	cmp	r0, #70	; 0x46
    c180:	bf08      	it	eq
    c182:	f043 0301 	orreq.w	r3, r3, #1
    c186:	9310      	str	r3, [sp, #64]	; 0x40
    c188:	2b00      	cmp	r3, #0
    c18a:	f000 81d1 	beq.w	c530 <_vfprintf_r+0x172c>
    c18e:	46bc      	mov	ip, r7
    c190:	2303      	movs	r3, #3
    c192:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    c196:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    c19a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    c19e:	4648      	mov	r0, r9
    c1a0:	9300      	str	r3, [sp, #0]
    c1a2:	9102      	str	r1, [sp, #8]
    c1a4:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    c1a8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c1ac:	310c      	adds	r1, #12
    c1ae:	f8cd c004 	str.w	ip, [sp, #4]
    c1b2:	9103      	str	r1, [sp, #12]
    c1b4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    c1b8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    c1bc:	9104      	str	r1, [sp, #16]
    c1be:	f000 fbc7 	bl	c950 <_dtoa_r>
    c1c2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c1c4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    c1c8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    c1cc:	bf18      	it	ne
    c1ce:	2301      	movne	r3, #1
    c1d0:	2a47      	cmp	r2, #71	; 0x47
    c1d2:	bf0c      	ite	eq
    c1d4:	2300      	moveq	r3, #0
    c1d6:	f003 0301 	andne.w	r3, r3, #1
    c1da:	9013      	str	r0, [sp, #76]	; 0x4c
    c1dc:	b933      	cbnz	r3, c1ec <_vfprintf_r+0x13e8>
    c1de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    c1e0:	f013 0f01 	tst.w	r3, #1
    c1e4:	bf08      	it	eq
    c1e6:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    c1ea:	d016      	beq.n	c21a <_vfprintf_r+0x1416>
    c1ec:	9813      	ldr	r0, [sp, #76]	; 0x4c
    c1ee:	9910      	ldr	r1, [sp, #64]	; 0x40
    c1f0:	eb00 0b0c 	add.w	fp, r0, ip
    c1f4:	b131      	cbz	r1, c204 <_vfprintf_r+0x1400>
    c1f6:	7803      	ldrb	r3, [r0, #0]
    c1f8:	2b30      	cmp	r3, #48	; 0x30
    c1fa:	f000 80da 	beq.w	c3b2 <_vfprintf_r+0x15ae>
    c1fe:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    c202:	449b      	add	fp, r3
    c204:	4650      	mov	r0, sl
    c206:	2200      	movs	r2, #0
    c208:	2300      	movs	r3, #0
    c20a:	4641      	mov	r1, r8
    c20c:	f005 ffa0 	bl	12150 <__aeabi_dcmpeq>
    c210:	2800      	cmp	r0, #0
    c212:	f000 81c2 	beq.w	c59a <_vfprintf_r+0x1796>
    c216:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    c21a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c21c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    c21e:	2a67      	cmp	r2, #103	; 0x67
    c220:	bf14      	ite	ne
    c222:	2300      	movne	r3, #0
    c224:	2301      	moveq	r3, #1
    c226:	2a47      	cmp	r2, #71	; 0x47
    c228:	bf08      	it	eq
    c22a:	f043 0301 	orreq.w	r3, r3, #1
    c22e:	ebc0 000b 	rsb	r0, r0, fp
    c232:	901a      	str	r0, [sp, #104]	; 0x68
    c234:	2b00      	cmp	r3, #0
    c236:	f000 818a 	beq.w	c54e <_vfprintf_r+0x174a>
    c23a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    c23e:	f111 0f03 	cmn.w	r1, #3
    c242:	9110      	str	r1, [sp, #64]	; 0x40
    c244:	db02      	blt.n	c24c <_vfprintf_r+0x1448>
    c246:	428f      	cmp	r7, r1
    c248:	f280 818c 	bge.w	c564 <_vfprintf_r+0x1760>
    c24c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c24e:	3a02      	subs	r2, #2
    c250:	9216      	str	r2, [sp, #88]	; 0x58
    c252:	9910      	ldr	r1, [sp, #64]	; 0x40
    c254:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c256:	1e4b      	subs	r3, r1, #1
    c258:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    c25c:	2b00      	cmp	r3, #0
    c25e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    c262:	f2c0 8234 	blt.w	c6ce <_vfprintf_r+0x18ca>
    c266:	222b      	movs	r2, #43	; 0x2b
    c268:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    c26c:	2b09      	cmp	r3, #9
    c26e:	f300 81b6 	bgt.w	c5de <_vfprintf_r+0x17da>
    c272:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    c276:	3330      	adds	r3, #48	; 0x30
    c278:	3204      	adds	r2, #4
    c27a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    c27e:	2330      	movs	r3, #48	; 0x30
    c280:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    c284:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    c288:	981a      	ldr	r0, [sp, #104]	; 0x68
    c28a:	991a      	ldr	r1, [sp, #104]	; 0x68
    c28c:	1ad3      	subs	r3, r2, r3
    c28e:	1818      	adds	r0, r3, r0
    c290:	931c      	str	r3, [sp, #112]	; 0x70
    c292:	2901      	cmp	r1, #1
    c294:	9010      	str	r0, [sp, #64]	; 0x40
    c296:	f340 8210 	ble.w	c6ba <_vfprintf_r+0x18b6>
    c29a:	9810      	ldr	r0, [sp, #64]	; 0x40
    c29c:	3001      	adds	r0, #1
    c29e:	9010      	str	r0, [sp, #64]	; 0x40
    c2a0:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    c2a4:	910c      	str	r1, [sp, #48]	; 0x30
    c2a6:	9817      	ldr	r0, [sp, #92]	; 0x5c
    c2a8:	2800      	cmp	r0, #0
    c2aa:	f000 816e 	beq.w	c58a <_vfprintf_r+0x1786>
    c2ae:	232d      	movs	r3, #45	; 0x2d
    c2b0:	2100      	movs	r1, #0
    c2b2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    c2b6:	9117      	str	r1, [sp, #92]	; 0x5c
    c2b8:	f7fe bf74 	b.w	b1a4 <_vfprintf_r+0x3a0>
    c2bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    c2be:	f04f 0c00 	mov.w	ip, #0
    c2c2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c2c6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    c2ca:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    c2ce:	920c      	str	r2, [sp, #48]	; 0x30
    c2d0:	f7fe bf67 	b.w	b1a2 <_vfprintf_r+0x39e>
    c2d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c2d6:	f012 0f40 	tst.w	r2, #64	; 0x40
    c2da:	bf17      	itett	ne
    c2dc:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    c2de:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    c2e0:	9911      	ldrne	r1, [sp, #68]	; 0x44
    c2e2:	f100 0a04 	addne.w	sl, r0, #4
    c2e6:	bf11      	iteee	ne
    c2e8:	6803      	ldrne	r3, [r0, #0]
    c2ea:	f102 0a04 	addeq.w	sl, r2, #4
    c2ee:	6813      	ldreq	r3, [r2, #0]
    c2f0:	9811      	ldreq	r0, [sp, #68]	; 0x44
    c2f2:	bf14      	ite	ne
    c2f4:	8019      	strhne	r1, [r3, #0]
    c2f6:	6018      	streq	r0, [r3, #0]
    c2f8:	f7fe bdec 	b.w	aed4 <_vfprintf_r+0xd0>
    c2fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    c2fe:	1d13      	adds	r3, r2, #4
    c300:	930b      	str	r3, [sp, #44]	; 0x2c
    c302:	6811      	ldr	r1, [r2, #0]
    c304:	2301      	movs	r3, #1
    c306:	1e0a      	subs	r2, r1, #0
    c308:	bf18      	it	ne
    c30a:	2201      	movne	r2, #1
    c30c:	468a      	mov	sl, r1
    c30e:	f04f 0b00 	mov.w	fp, #0
    c312:	f7fe bf09 	b.w	b128 <_vfprintf_r+0x324>
    c316:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c318:	1d02      	adds	r2, r0, #4
    c31a:	920b      	str	r2, [sp, #44]	; 0x2c
    c31c:	6801      	ldr	r1, [r0, #0]
    c31e:	1e0a      	subs	r2, r1, #0
    c320:	bf18      	it	ne
    c322:	2201      	movne	r2, #1
    c324:	468a      	mov	sl, r1
    c326:	f04f 0b00 	mov.w	fp, #0
    c32a:	f7fe befd 	b.w	b128 <_vfprintf_r+0x324>
    c32e:	f642 7274 	movw	r2, #12148	; 0x2f74
    c332:	f642 7370 	movw	r3, #12144	; 0x2f70
    c336:	9916      	ldr	r1, [sp, #88]	; 0x58
    c338:	f2c0 0301 	movt	r3, #1
    c33c:	f2c0 0201 	movt	r2, #1
    c340:	2003      	movs	r0, #3
    c342:	2947      	cmp	r1, #71	; 0x47
    c344:	bfd8      	it	le
    c346:	461a      	movle	r2, r3
    c348:	9213      	str	r2, [sp, #76]	; 0x4c
    c34a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c34c:	900c      	str	r0, [sp, #48]	; 0x30
    c34e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    c352:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    c356:	920a      	str	r2, [sp, #40]	; 0x28
    c358:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c35c:	9010      	str	r0, [sp, #64]	; 0x40
    c35e:	f7fe bf20 	b.w	b1a2 <_vfprintf_r+0x39e>
    c362:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c366:	4648      	mov	r0, r9
    c368:	4631      	mov	r1, r6
    c36a:	320c      	adds	r2, #12
    c36c:	f7fe fd3c 	bl	ade8 <__sprint_r>
    c370:	2800      	cmp	r0, #0
    c372:	f47e ae67 	bne.w	b044 <_vfprintf_r+0x240>
    c376:	f7fe be62 	b.w	b03e <_vfprintf_r+0x23a>
    c37a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c37e:	4648      	mov	r0, r9
    c380:	4631      	mov	r1, r6
    c382:	320c      	adds	r2, #12
    c384:	f7fe fd30 	bl	ade8 <__sprint_r>
    c388:	2800      	cmp	r0, #0
    c38a:	f47e ae5b 	bne.w	b044 <_vfprintf_r+0x240>
    c38e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c392:	3304      	adds	r3, #4
    c394:	e66a      	b.n	c06c <_vfprintf_r+0x1268>
    c396:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c39a:	4648      	mov	r0, r9
    c39c:	4631      	mov	r1, r6
    c39e:	320c      	adds	r2, #12
    c3a0:	f7fe fd22 	bl	ade8 <__sprint_r>
    c3a4:	2800      	cmp	r0, #0
    c3a6:	f47e ae4d 	bne.w	b044 <_vfprintf_r+0x240>
    c3aa:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c3ae:	3304      	adds	r3, #4
    c3b0:	e679      	b.n	c0a6 <_vfprintf_r+0x12a2>
    c3b2:	4650      	mov	r0, sl
    c3b4:	2200      	movs	r2, #0
    c3b6:	2300      	movs	r3, #0
    c3b8:	4641      	mov	r1, r8
    c3ba:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    c3be:	f005 fec7 	bl	12150 <__aeabi_dcmpeq>
    c3c2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    c3c6:	2800      	cmp	r0, #0
    c3c8:	f47f af19 	bne.w	c1fe <_vfprintf_r+0x13fa>
    c3cc:	f1cc 0301 	rsb	r3, ip, #1
    c3d0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    c3d4:	e715      	b.n	c202 <_vfprintf_r+0x13fe>
    c3d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    c3d8:	4252      	negs	r2, r2
    c3da:	920f      	str	r2, [sp, #60]	; 0x3c
    c3dc:	f7ff b887 	b.w	b4ee <_vfprintf_r+0x6ea>
    c3e0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c3e4:	4648      	mov	r0, r9
    c3e6:	4631      	mov	r1, r6
    c3e8:	320c      	adds	r2, #12
    c3ea:	f7fe fcfd 	bl	ade8 <__sprint_r>
    c3ee:	2800      	cmp	r0, #0
    c3f0:	f47e ae28 	bne.w	b044 <_vfprintf_r+0x240>
    c3f4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c3f8:	3304      	adds	r3, #4
    c3fa:	f7ff ba93 	b.w	b924 <_vfprintf_r+0xb20>
    c3fe:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c402:	4648      	mov	r0, r9
    c404:	4631      	mov	r1, r6
    c406:	320c      	adds	r2, #12
    c408:	f7fe fcee 	bl	ade8 <__sprint_r>
    c40c:	2800      	cmp	r0, #0
    c40e:	f47e ae19 	bne.w	b044 <_vfprintf_r+0x240>
    c412:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c416:	3304      	adds	r3, #4
    c418:	991a      	ldr	r1, [sp, #104]	; 0x68
    c41a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    c41c:	6059      	str	r1, [r3, #4]
    c41e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    c422:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    c426:	6018      	str	r0, [r3, #0]
    c428:	3201      	adds	r2, #1
    c42a:	981a      	ldr	r0, [sp, #104]	; 0x68
    c42c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c430:	1809      	adds	r1, r1, r0
    c432:	2a07      	cmp	r2, #7
    c434:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    c438:	f73f ab46 	bgt.w	bac8 <_vfprintf_r+0xcc4>
    c43c:	3308      	adds	r3, #8
    c43e:	f7fe bfa8 	b.w	b392 <_vfprintf_r+0x58e>
    c442:	2100      	movs	r1, #0
    c444:	9117      	str	r1, [sp, #92]	; 0x5c
    c446:	f7fc f81d 	bl	8484 <strlen>
    c44a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c44e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    c452:	9010      	str	r0, [sp, #64]	; 0x40
    c454:	920c      	str	r2, [sp, #48]	; 0x30
    c456:	f7fe bea4 	b.w	b1a2 <_vfprintf_r+0x39e>
    c45a:	462a      	mov	r2, r5
    c45c:	4645      	mov	r5, r8
    c45e:	4690      	mov	r8, r2
    c460:	605f      	str	r7, [r3, #4]
    c462:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    c466:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    c46a:	3201      	adds	r2, #1
    c46c:	f8c3 8000 	str.w	r8, [r3]
    c470:	19c9      	adds	r1, r1, r7
    c472:	2a07      	cmp	r2, #7
    c474:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    c478:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    c47c:	dcbf      	bgt.n	c3fe <_vfprintf_r+0x15fa>
    c47e:	3308      	adds	r3, #8
    c480:	e7ca      	b.n	c418 <_vfprintf_r+0x1614>
    c482:	9a18      	ldr	r2, [sp, #96]	; 0x60
    c484:	9913      	ldr	r1, [sp, #76]	; 0x4c
    c486:	1a51      	subs	r1, r2, r1
    c488:	9110      	str	r1, [sp, #64]	; 0x40
    c48a:	f7fe be82 	b.w	b192 <_vfprintf_r+0x38e>
    c48e:	4648      	mov	r0, r9
    c490:	4631      	mov	r1, r6
    c492:	f000 f949 	bl	c728 <__swsetup_r>
    c496:	2800      	cmp	r0, #0
    c498:	f47e add8 	bne.w	b04c <_vfprintf_r+0x248>
    c49c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    c4a0:	fa1f f38c 	uxth.w	r3, ip
    c4a4:	f7fe bcf6 	b.w	ae94 <_vfprintf_r+0x90>
    c4a8:	2f06      	cmp	r7, #6
    c4aa:	bf28      	it	cs
    c4ac:	2706      	movcs	r7, #6
    c4ae:	f642 718c 	movw	r1, #12172	; 0x2f8c
    c4b2:	f2c0 0101 	movt	r1, #1
    c4b6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    c4ba:	9710      	str	r7, [sp, #64]	; 0x40
    c4bc:	9113      	str	r1, [sp, #76]	; 0x4c
    c4be:	920c      	str	r2, [sp, #48]	; 0x30
    c4c0:	f7fe bfe8 	b.w	b494 <_vfprintf_r+0x690>
    c4c4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c4c8:	4648      	mov	r0, r9
    c4ca:	4631      	mov	r1, r6
    c4cc:	320c      	adds	r2, #12
    c4ce:	f7fe fc8b 	bl	ade8 <__sprint_r>
    c4d2:	2800      	cmp	r0, #0
    c4d4:	f47e adb6 	bne.w	b044 <_vfprintf_r+0x240>
    c4d8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c4dc:	3304      	adds	r3, #4
    c4de:	f7ff bbc8 	b.w	bc72 <_vfprintf_r+0xe6e>
    c4e2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c4e6:	4648      	mov	r0, r9
    c4e8:	4631      	mov	r1, r6
    c4ea:	320c      	adds	r2, #12
    c4ec:	f7fe fc7c 	bl	ade8 <__sprint_r>
    c4f0:	2800      	cmp	r0, #0
    c4f2:	f47e ada7 	bne.w	b044 <_vfprintf_r+0x240>
    c4f6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c4fa:	3304      	adds	r3, #4
    c4fc:	f7ff bace 	b.w	ba9c <_vfprintf_r+0xc98>
    c500:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c504:	4648      	mov	r0, r9
    c506:	4631      	mov	r1, r6
    c508:	320c      	adds	r2, #12
    c50a:	f7fe fc6d 	bl	ade8 <__sprint_r>
    c50e:	2800      	cmp	r0, #0
    c510:	f47e ad98 	bne.w	b044 <_vfprintf_r+0x240>
    c514:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    c518:	3404      	adds	r4, #4
    c51a:	f7ff baa9 	b.w	ba70 <_vfprintf_r+0xc6c>
    c51e:	9710      	str	r7, [sp, #64]	; 0x40
    c520:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    c524:	9017      	str	r0, [sp, #92]	; 0x5c
    c526:	970c      	str	r7, [sp, #48]	; 0x30
    c528:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c52c:	f7fe be39 	b.w	b1a2 <_vfprintf_r+0x39e>
    c530:	9916      	ldr	r1, [sp, #88]	; 0x58
    c532:	2965      	cmp	r1, #101	; 0x65
    c534:	bf14      	ite	ne
    c536:	2300      	movne	r3, #0
    c538:	2301      	moveq	r3, #1
    c53a:	2945      	cmp	r1, #69	; 0x45
    c53c:	bf08      	it	eq
    c53e:	f043 0301 	orreq.w	r3, r3, #1
    c542:	2b00      	cmp	r3, #0
    c544:	d046      	beq.n	c5d4 <_vfprintf_r+0x17d0>
    c546:	f107 0c01 	add.w	ip, r7, #1
    c54a:	2302      	movs	r3, #2
    c54c:	e621      	b.n	c192 <_vfprintf_r+0x138e>
    c54e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    c550:	2b65      	cmp	r3, #101	; 0x65
    c552:	dd76      	ble.n	c642 <_vfprintf_r+0x183e>
    c554:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c556:	2a66      	cmp	r2, #102	; 0x66
    c558:	bf1c      	itt	ne
    c55a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    c55e:	9310      	strne	r3, [sp, #64]	; 0x40
    c560:	f000 8083 	beq.w	c66a <_vfprintf_r+0x1866>
    c564:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    c566:	9810      	ldr	r0, [sp, #64]	; 0x40
    c568:	4283      	cmp	r3, r0
    c56a:	dc6e      	bgt.n	c64a <_vfprintf_r+0x1846>
    c56c:	990a      	ldr	r1, [sp, #40]	; 0x28
    c56e:	f011 0f01 	tst.w	r1, #1
    c572:	f040 808e 	bne.w	c692 <_vfprintf_r+0x188e>
    c576:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    c57a:	2367      	movs	r3, #103	; 0x67
    c57c:	920c      	str	r2, [sp, #48]	; 0x30
    c57e:	9316      	str	r3, [sp, #88]	; 0x58
    c580:	e691      	b.n	c2a6 <_vfprintf_r+0x14a2>
    c582:	2700      	movs	r7, #0
    c584:	461d      	mov	r5, r3
    c586:	f7fe bce9 	b.w	af5c <_vfprintf_r+0x158>
    c58a:	9910      	ldr	r1, [sp, #64]	; 0x40
    c58c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    c590:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    c594:	910c      	str	r1, [sp, #48]	; 0x30
    c596:	f7fe be04 	b.w	b1a2 <_vfprintf_r+0x39e>
    c59a:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    c59e:	459b      	cmp	fp, r3
    c5a0:	bf98      	it	ls
    c5a2:	469b      	movls	fp, r3
    c5a4:	f67f ae39 	bls.w	c21a <_vfprintf_r+0x1416>
    c5a8:	2230      	movs	r2, #48	; 0x30
    c5aa:	f803 2b01 	strb.w	r2, [r3], #1
    c5ae:	459b      	cmp	fp, r3
    c5b0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    c5b4:	d8f9      	bhi.n	c5aa <_vfprintf_r+0x17a6>
    c5b6:	e630      	b.n	c21a <_vfprintf_r+0x1416>
    c5b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    c5bc:	4648      	mov	r0, r9
    c5be:	4631      	mov	r1, r6
    c5c0:	320c      	adds	r2, #12
    c5c2:	f7fe fc11 	bl	ade8 <__sprint_r>
    c5c6:	2800      	cmp	r0, #0
    c5c8:	f47e ad3c 	bne.w	b044 <_vfprintf_r+0x240>
    c5cc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    c5d0:	3304      	adds	r3, #4
    c5d2:	e508      	b.n	bfe6 <_vfprintf_r+0x11e2>
    c5d4:	46bc      	mov	ip, r7
    c5d6:	3302      	adds	r3, #2
    c5d8:	e5db      	b.n	c192 <_vfprintf_r+0x138e>
    c5da:	3707      	adds	r7, #7
    c5dc:	e5b9      	b.n	c152 <_vfprintf_r+0x134e>
    c5de:	f246 6c67 	movw	ip, #26215	; 0x6667
    c5e2:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    c5e6:	3103      	adds	r1, #3
    c5e8:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    c5ec:	fb8c 2003 	smull	r2, r0, ip, r3
    c5f0:	17da      	asrs	r2, r3, #31
    c5f2:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    c5f6:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    c5fa:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    c5fe:	4613      	mov	r3, r2
    c600:	3030      	adds	r0, #48	; 0x30
    c602:	2a09      	cmp	r2, #9
    c604:	f801 0d01 	strb.w	r0, [r1, #-1]!
    c608:	dcf0      	bgt.n	c5ec <_vfprintf_r+0x17e8>
    c60a:	3330      	adds	r3, #48	; 0x30
    c60c:	1e48      	subs	r0, r1, #1
    c60e:	b2da      	uxtb	r2, r3
    c610:	f801 2c01 	strb.w	r2, [r1, #-1]
    c614:	9b07      	ldr	r3, [sp, #28]
    c616:	4283      	cmp	r3, r0
    c618:	d96a      	bls.n	c6f0 <_vfprintf_r+0x18ec>
    c61a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    c61e:	3303      	adds	r3, #3
    c620:	e001      	b.n	c626 <_vfprintf_r+0x1822>
    c622:	f811 2b01 	ldrb.w	r2, [r1], #1
    c626:	f803 2c01 	strb.w	r2, [r3, #-1]
    c62a:	461a      	mov	r2, r3
    c62c:	f8dd c01c 	ldr.w	ip, [sp, #28]
    c630:	3301      	adds	r3, #1
    c632:	458c      	cmp	ip, r1
    c634:	d8f5      	bhi.n	c622 <_vfprintf_r+0x181e>
    c636:	e625      	b.n	c284 <_vfprintf_r+0x1480>
    c638:	222d      	movs	r2, #45	; 0x2d
    c63a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    c63e:	9217      	str	r2, [sp, #92]	; 0x5c
    c640:	e598      	b.n	c174 <_vfprintf_r+0x1370>
    c642:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    c646:	9010      	str	r0, [sp, #64]	; 0x40
    c648:	e603      	b.n	c252 <_vfprintf_r+0x144e>
    c64a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    c64c:	991a      	ldr	r1, [sp, #104]	; 0x68
    c64e:	2b00      	cmp	r3, #0
    c650:	bfda      	itte	le
    c652:	9810      	ldrle	r0, [sp, #64]	; 0x40
    c654:	f1c0 0302 	rsble	r3, r0, #2
    c658:	2301      	movgt	r3, #1
    c65a:	185b      	adds	r3, r3, r1
    c65c:	2267      	movs	r2, #103	; 0x67
    c65e:	9310      	str	r3, [sp, #64]	; 0x40
    c660:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    c664:	9216      	str	r2, [sp, #88]	; 0x58
    c666:	930c      	str	r3, [sp, #48]	; 0x30
    c668:	e61d      	b.n	c2a6 <_vfprintf_r+0x14a2>
    c66a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    c66e:	2800      	cmp	r0, #0
    c670:	9010      	str	r0, [sp, #64]	; 0x40
    c672:	dd31      	ble.n	c6d8 <_vfprintf_r+0x18d4>
    c674:	b91f      	cbnz	r7, c67e <_vfprintf_r+0x187a>
    c676:	990a      	ldr	r1, [sp, #40]	; 0x28
    c678:	f011 0f01 	tst.w	r1, #1
    c67c:	d00e      	beq.n	c69c <_vfprintf_r+0x1898>
    c67e:	9810      	ldr	r0, [sp, #64]	; 0x40
    c680:	2166      	movs	r1, #102	; 0x66
    c682:	9116      	str	r1, [sp, #88]	; 0x58
    c684:	1c43      	adds	r3, r0, #1
    c686:	19db      	adds	r3, r3, r7
    c688:	9310      	str	r3, [sp, #64]	; 0x40
    c68a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    c68e:	920c      	str	r2, [sp, #48]	; 0x30
    c690:	e609      	b.n	c2a6 <_vfprintf_r+0x14a2>
    c692:	9810      	ldr	r0, [sp, #64]	; 0x40
    c694:	2167      	movs	r1, #103	; 0x67
    c696:	9116      	str	r1, [sp, #88]	; 0x58
    c698:	3001      	adds	r0, #1
    c69a:	9010      	str	r0, [sp, #64]	; 0x40
    c69c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    c6a0:	920c      	str	r2, [sp, #48]	; 0x30
    c6a2:	e600      	b.n	c2a6 <_vfprintf_r+0x14a2>
    c6a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    c6a6:	781a      	ldrb	r2, [r3, #0]
    c6a8:	680f      	ldr	r7, [r1, #0]
    c6aa:	3104      	adds	r1, #4
    c6ac:	910b      	str	r1, [sp, #44]	; 0x2c
    c6ae:	2f00      	cmp	r7, #0
    c6b0:	bfb8      	it	lt
    c6b2:	f04f 37ff 	movlt.w	r7, #4294967295
    c6b6:	f7fe bc50 	b.w	af5a <_vfprintf_r+0x156>
    c6ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c6bc:	f012 0f01 	tst.w	r2, #1
    c6c0:	bf04      	itt	eq
    c6c2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    c6c6:	930c      	streq	r3, [sp, #48]	; 0x30
    c6c8:	f43f aded 	beq.w	c2a6 <_vfprintf_r+0x14a2>
    c6cc:	e5e5      	b.n	c29a <_vfprintf_r+0x1496>
    c6ce:	222d      	movs	r2, #45	; 0x2d
    c6d0:	425b      	negs	r3, r3
    c6d2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    c6d6:	e5c9      	b.n	c26c <_vfprintf_r+0x1468>
    c6d8:	b977      	cbnz	r7, c6f8 <_vfprintf_r+0x18f4>
    c6da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    c6dc:	f013 0f01 	tst.w	r3, #1
    c6e0:	d10a      	bne.n	c6f8 <_vfprintf_r+0x18f4>
    c6e2:	f04f 0c01 	mov.w	ip, #1
    c6e6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    c6ea:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    c6ee:	e5da      	b.n	c2a6 <_vfprintf_r+0x14a2>
    c6f0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    c6f4:	3202      	adds	r2, #2
    c6f6:	e5c5      	b.n	c284 <_vfprintf_r+0x1480>
    c6f8:	3702      	adds	r7, #2
    c6fa:	2166      	movs	r1, #102	; 0x66
    c6fc:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    c700:	9710      	str	r7, [sp, #64]	; 0x40
    c702:	9116      	str	r1, [sp, #88]	; 0x58
    c704:	920c      	str	r2, [sp, #48]	; 0x30
    c706:	e5ce      	b.n	c2a6 <_vfprintf_r+0x14a2>
    c708:	00012fd4 	.word	0x00012fd4

0000c70c <vfprintf>:
    c70c:	b410      	push	{r4}
    c70e:	f240 046c 	movw	r4, #108	; 0x6c
    c712:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c716:	468c      	mov	ip, r1
    c718:	4613      	mov	r3, r2
    c71a:	4601      	mov	r1, r0
    c71c:	4662      	mov	r2, ip
    c71e:	6820      	ldr	r0, [r4, #0]
    c720:	bc10      	pop	{r4}
    c722:	f7fe bb6f 	b.w	ae04 <_vfprintf_r>
    c726:	bf00      	nop

0000c728 <__swsetup_r>:
    c728:	b570      	push	{r4, r5, r6, lr}
    c72a:	f240 056c 	movw	r5, #108	; 0x6c
    c72e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    c732:	4606      	mov	r6, r0
    c734:	460c      	mov	r4, r1
    c736:	6828      	ldr	r0, [r5, #0]
    c738:	b110      	cbz	r0, c740 <__swsetup_r+0x18>
    c73a:	6983      	ldr	r3, [r0, #24]
    c73c:	2b00      	cmp	r3, #0
    c73e:	d036      	beq.n	c7ae <__swsetup_r+0x86>
    c740:	f243 03f8 	movw	r3, #12536	; 0x30f8
    c744:	f2c0 0301 	movt	r3, #1
    c748:	429c      	cmp	r4, r3
    c74a:	d038      	beq.n	c7be <__swsetup_r+0x96>
    c74c:	f243 1318 	movw	r3, #12568	; 0x3118
    c750:	f2c0 0301 	movt	r3, #1
    c754:	429c      	cmp	r4, r3
    c756:	d041      	beq.n	c7dc <__swsetup_r+0xb4>
    c758:	f243 1338 	movw	r3, #12600	; 0x3138
    c75c:	f2c0 0301 	movt	r3, #1
    c760:	429c      	cmp	r4, r3
    c762:	bf04      	itt	eq
    c764:	682b      	ldreq	r3, [r5, #0]
    c766:	68dc      	ldreq	r4, [r3, #12]
    c768:	89a2      	ldrh	r2, [r4, #12]
    c76a:	4611      	mov	r1, r2
    c76c:	b293      	uxth	r3, r2
    c76e:	f013 0f08 	tst.w	r3, #8
    c772:	4618      	mov	r0, r3
    c774:	bf18      	it	ne
    c776:	6922      	ldrne	r2, [r4, #16]
    c778:	d033      	beq.n	c7e2 <__swsetup_r+0xba>
    c77a:	b31a      	cbz	r2, c7c4 <__swsetup_r+0x9c>
    c77c:	f013 0101 	ands.w	r1, r3, #1
    c780:	d007      	beq.n	c792 <__swsetup_r+0x6a>
    c782:	6963      	ldr	r3, [r4, #20]
    c784:	2100      	movs	r1, #0
    c786:	60a1      	str	r1, [r4, #8]
    c788:	425b      	negs	r3, r3
    c78a:	61a3      	str	r3, [r4, #24]
    c78c:	b142      	cbz	r2, c7a0 <__swsetup_r+0x78>
    c78e:	2000      	movs	r0, #0
    c790:	bd70      	pop	{r4, r5, r6, pc}
    c792:	f013 0f02 	tst.w	r3, #2
    c796:	bf08      	it	eq
    c798:	6961      	ldreq	r1, [r4, #20]
    c79a:	60a1      	str	r1, [r4, #8]
    c79c:	2a00      	cmp	r2, #0
    c79e:	d1f6      	bne.n	c78e <__swsetup_r+0x66>
    c7a0:	89a3      	ldrh	r3, [r4, #12]
    c7a2:	f013 0f80 	tst.w	r3, #128	; 0x80
    c7a6:	d0f2      	beq.n	c78e <__swsetup_r+0x66>
    c7a8:	f04f 30ff 	mov.w	r0, #4294967295
    c7ac:	bd70      	pop	{r4, r5, r6, pc}
    c7ae:	f001 f98b 	bl	dac8 <__sinit>
    c7b2:	f243 03f8 	movw	r3, #12536	; 0x30f8
    c7b6:	f2c0 0301 	movt	r3, #1
    c7ba:	429c      	cmp	r4, r3
    c7bc:	d1c6      	bne.n	c74c <__swsetup_r+0x24>
    c7be:	682b      	ldr	r3, [r5, #0]
    c7c0:	685c      	ldr	r4, [r3, #4]
    c7c2:	e7d1      	b.n	c768 <__swsetup_r+0x40>
    c7c4:	f403 7120 	and.w	r1, r3, #640	; 0x280
    c7c8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    c7cc:	d0d6      	beq.n	c77c <__swsetup_r+0x54>
    c7ce:	4630      	mov	r0, r6
    c7d0:	4621      	mov	r1, r4
    c7d2:	f001 fd0f 	bl	e1f4 <__smakebuf_r>
    c7d6:	89a3      	ldrh	r3, [r4, #12]
    c7d8:	6922      	ldr	r2, [r4, #16]
    c7da:	e7cf      	b.n	c77c <__swsetup_r+0x54>
    c7dc:	682b      	ldr	r3, [r5, #0]
    c7de:	689c      	ldr	r4, [r3, #8]
    c7e0:	e7c2      	b.n	c768 <__swsetup_r+0x40>
    c7e2:	f013 0f10 	tst.w	r3, #16
    c7e6:	d0df      	beq.n	c7a8 <__swsetup_r+0x80>
    c7e8:	f013 0f04 	tst.w	r3, #4
    c7ec:	bf08      	it	eq
    c7ee:	6922      	ldreq	r2, [r4, #16]
    c7f0:	d017      	beq.n	c822 <__swsetup_r+0xfa>
    c7f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c7f4:	b151      	cbz	r1, c80c <__swsetup_r+0xe4>
    c7f6:	f104 0344 	add.w	r3, r4, #68	; 0x44
    c7fa:	4299      	cmp	r1, r3
    c7fc:	d003      	beq.n	c806 <__swsetup_r+0xde>
    c7fe:	4630      	mov	r0, r6
    c800:	f001 f9e6 	bl	dbd0 <_free_r>
    c804:	89a2      	ldrh	r2, [r4, #12]
    c806:	b290      	uxth	r0, r2
    c808:	2300      	movs	r3, #0
    c80a:	6363      	str	r3, [r4, #52]	; 0x34
    c80c:	6922      	ldr	r2, [r4, #16]
    c80e:	f64f 71db 	movw	r1, #65499	; 0xffdb
    c812:	f2c0 0100 	movt	r1, #0
    c816:	2300      	movs	r3, #0
    c818:	ea00 0101 	and.w	r1, r0, r1
    c81c:	6063      	str	r3, [r4, #4]
    c81e:	81a1      	strh	r1, [r4, #12]
    c820:	6022      	str	r2, [r4, #0]
    c822:	f041 0308 	orr.w	r3, r1, #8
    c826:	81a3      	strh	r3, [r4, #12]
    c828:	b29b      	uxth	r3, r3
    c82a:	e7a6      	b.n	c77a <__swsetup_r+0x52>
    c82c:	0000      	lsls	r0, r0, #0
	...

0000c830 <quorem>:
    c830:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c834:	6903      	ldr	r3, [r0, #16]
    c836:	690e      	ldr	r6, [r1, #16]
    c838:	4682      	mov	sl, r0
    c83a:	4689      	mov	r9, r1
    c83c:	429e      	cmp	r6, r3
    c83e:	f300 8083 	bgt.w	c948 <quorem+0x118>
    c842:	1cf2      	adds	r2, r6, #3
    c844:	f101 0514 	add.w	r5, r1, #20
    c848:	f100 0414 	add.w	r4, r0, #20
    c84c:	3e01      	subs	r6, #1
    c84e:	0092      	lsls	r2, r2, #2
    c850:	188b      	adds	r3, r1, r2
    c852:	1812      	adds	r2, r2, r0
    c854:	f103 0804 	add.w	r8, r3, #4
    c858:	6859      	ldr	r1, [r3, #4]
    c85a:	6850      	ldr	r0, [r2, #4]
    c85c:	3101      	adds	r1, #1
    c85e:	f005 fae3 	bl	11e28 <__aeabi_uidiv>
    c862:	4607      	mov	r7, r0
    c864:	2800      	cmp	r0, #0
    c866:	d039      	beq.n	c8dc <quorem+0xac>
    c868:	2300      	movs	r3, #0
    c86a:	469c      	mov	ip, r3
    c86c:	461a      	mov	r2, r3
    c86e:	58e9      	ldr	r1, [r5, r3]
    c870:	58e0      	ldr	r0, [r4, r3]
    c872:	fa1f fe81 	uxth.w	lr, r1
    c876:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    c87a:	b281      	uxth	r1, r0
    c87c:	fb0e ce07 	mla	lr, lr, r7, ip
    c880:	1851      	adds	r1, r2, r1
    c882:	fb0b fc07 	mul.w	ip, fp, r7
    c886:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    c88a:	fa1f fe8e 	uxth.w	lr, lr
    c88e:	ebce 0101 	rsb	r1, lr, r1
    c892:	fa1f f28c 	uxth.w	r2, ip
    c896:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    c89a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    c89e:	fa1f fe81 	uxth.w	lr, r1
    c8a2:	eb02 4221 	add.w	r2, r2, r1, asr #16
    c8a6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    c8aa:	50e1      	str	r1, [r4, r3]
    c8ac:	3304      	adds	r3, #4
    c8ae:	1412      	asrs	r2, r2, #16
    c8b0:	1959      	adds	r1, r3, r5
    c8b2:	4588      	cmp	r8, r1
    c8b4:	d2db      	bcs.n	c86e <quorem+0x3e>
    c8b6:	1d32      	adds	r2, r6, #4
    c8b8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    c8bc:	6859      	ldr	r1, [r3, #4]
    c8be:	b969      	cbnz	r1, c8dc <quorem+0xac>
    c8c0:	429c      	cmp	r4, r3
    c8c2:	d209      	bcs.n	c8d8 <quorem+0xa8>
    c8c4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    c8c8:	b112      	cbz	r2, c8d0 <quorem+0xa0>
    c8ca:	e005      	b.n	c8d8 <quorem+0xa8>
    c8cc:	681a      	ldr	r2, [r3, #0]
    c8ce:	b91a      	cbnz	r2, c8d8 <quorem+0xa8>
    c8d0:	3b04      	subs	r3, #4
    c8d2:	3e01      	subs	r6, #1
    c8d4:	429c      	cmp	r4, r3
    c8d6:	d3f9      	bcc.n	c8cc <quorem+0x9c>
    c8d8:	f8ca 6010 	str.w	r6, [sl, #16]
    c8dc:	4649      	mov	r1, r9
    c8de:	4650      	mov	r0, sl
    c8e0:	f002 fa40 	bl	ed64 <__mcmp>
    c8e4:	2800      	cmp	r0, #0
    c8e6:	db2c      	blt.n	c942 <quorem+0x112>
    c8e8:	2300      	movs	r3, #0
    c8ea:	3701      	adds	r7, #1
    c8ec:	469c      	mov	ip, r3
    c8ee:	58ea      	ldr	r2, [r5, r3]
    c8f0:	58e0      	ldr	r0, [r4, r3]
    c8f2:	b291      	uxth	r1, r2
    c8f4:	0c12      	lsrs	r2, r2, #16
    c8f6:	fa1f f980 	uxth.w	r9, r0
    c8fa:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    c8fe:	ebc1 0109 	rsb	r1, r1, r9
    c902:	4461      	add	r1, ip
    c904:	eb02 4221 	add.w	r2, r2, r1, asr #16
    c908:	b289      	uxth	r1, r1
    c90a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    c90e:	50e1      	str	r1, [r4, r3]
    c910:	3304      	adds	r3, #4
    c912:	ea4f 4c22 	mov.w	ip, r2, asr #16
    c916:	195a      	adds	r2, r3, r5
    c918:	4590      	cmp	r8, r2
    c91a:	d2e8      	bcs.n	c8ee <quorem+0xbe>
    c91c:	1d32      	adds	r2, r6, #4
    c91e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    c922:	6859      	ldr	r1, [r3, #4]
    c924:	b969      	cbnz	r1, c942 <quorem+0x112>
    c926:	429c      	cmp	r4, r3
    c928:	d209      	bcs.n	c93e <quorem+0x10e>
    c92a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    c92e:	b112      	cbz	r2, c936 <quorem+0x106>
    c930:	e005      	b.n	c93e <quorem+0x10e>
    c932:	681a      	ldr	r2, [r3, #0]
    c934:	b91a      	cbnz	r2, c93e <quorem+0x10e>
    c936:	3b04      	subs	r3, #4
    c938:	3e01      	subs	r6, #1
    c93a:	429c      	cmp	r4, r3
    c93c:	d3f9      	bcc.n	c932 <quorem+0x102>
    c93e:	f8ca 6010 	str.w	r6, [sl, #16]
    c942:	4638      	mov	r0, r7
    c944:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c948:	2000      	movs	r0, #0
    c94a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c94e:	bf00      	nop

0000c950 <_dtoa_r>:
    c950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c954:	6a46      	ldr	r6, [r0, #36]	; 0x24
    c956:	b0a1      	sub	sp, #132	; 0x84
    c958:	4604      	mov	r4, r0
    c95a:	4690      	mov	r8, r2
    c95c:	4699      	mov	r9, r3
    c95e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    c960:	2e00      	cmp	r6, #0
    c962:	f000 8423 	beq.w	d1ac <_dtoa_r+0x85c>
    c966:	6832      	ldr	r2, [r6, #0]
    c968:	b182      	cbz	r2, c98c <_dtoa_r+0x3c>
    c96a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    c96c:	f04f 0c01 	mov.w	ip, #1
    c970:	6876      	ldr	r6, [r6, #4]
    c972:	4620      	mov	r0, r4
    c974:	680b      	ldr	r3, [r1, #0]
    c976:	6056      	str	r6, [r2, #4]
    c978:	684a      	ldr	r2, [r1, #4]
    c97a:	4619      	mov	r1, r3
    c97c:	fa0c f202 	lsl.w	r2, ip, r2
    c980:	609a      	str	r2, [r3, #8]
    c982:	f002 fb29 	bl	efd8 <_Bfree>
    c986:	6a63      	ldr	r3, [r4, #36]	; 0x24
    c988:	2200      	movs	r2, #0
    c98a:	601a      	str	r2, [r3, #0]
    c98c:	f1b9 0600 	subs.w	r6, r9, #0
    c990:	db38      	blt.n	ca04 <_dtoa_r+0xb4>
    c992:	2300      	movs	r3, #0
    c994:	602b      	str	r3, [r5, #0]
    c996:	f240 0300 	movw	r3, #0
    c99a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    c99e:	461a      	mov	r2, r3
    c9a0:	ea06 0303 	and.w	r3, r6, r3
    c9a4:	4293      	cmp	r3, r2
    c9a6:	d017      	beq.n	c9d8 <_dtoa_r+0x88>
    c9a8:	2200      	movs	r2, #0
    c9aa:	2300      	movs	r3, #0
    c9ac:	4640      	mov	r0, r8
    c9ae:	4649      	mov	r1, r9
    c9b0:	e9cd 8906 	strd	r8, r9, [sp, #24]
    c9b4:	f005 fbcc 	bl	12150 <__aeabi_dcmpeq>
    c9b8:	2800      	cmp	r0, #0
    c9ba:	d029      	beq.n	ca10 <_dtoa_r+0xc0>
    c9bc:	982c      	ldr	r0, [sp, #176]	; 0xb0
    c9be:	2301      	movs	r3, #1
    c9c0:	992e      	ldr	r1, [sp, #184]	; 0xb8
    c9c2:	6003      	str	r3, [r0, #0]
    c9c4:	2900      	cmp	r1, #0
    c9c6:	f000 80d0 	beq.w	cb6a <_dtoa_r+0x21a>
    c9ca:	4b79      	ldr	r3, [pc, #484]	; (cbb0 <_dtoa_r+0x260>)
    c9cc:	1e58      	subs	r0, r3, #1
    c9ce:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    c9d0:	6013      	str	r3, [r2, #0]
    c9d2:	b021      	add	sp, #132	; 0x84
    c9d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c9d8:	982c      	ldr	r0, [sp, #176]	; 0xb0
    c9da:	f242 730f 	movw	r3, #9999	; 0x270f
    c9de:	6003      	str	r3, [r0, #0]
    c9e0:	f1b8 0f00 	cmp.w	r8, #0
    c9e4:	f000 8095 	beq.w	cb12 <_dtoa_r+0x1c2>
    c9e8:	f243 00f4 	movw	r0, #12532	; 0x30f4
    c9ec:	f2c0 0001 	movt	r0, #1
    c9f0:	992e      	ldr	r1, [sp, #184]	; 0xb8
    c9f2:	2900      	cmp	r1, #0
    c9f4:	d0ed      	beq.n	c9d2 <_dtoa_r+0x82>
    c9f6:	78c2      	ldrb	r2, [r0, #3]
    c9f8:	1cc3      	adds	r3, r0, #3
    c9fa:	2a00      	cmp	r2, #0
    c9fc:	d0e7      	beq.n	c9ce <_dtoa_r+0x7e>
    c9fe:	f100 0308 	add.w	r3, r0, #8
    ca02:	e7e4      	b.n	c9ce <_dtoa_r+0x7e>
    ca04:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    ca08:	2301      	movs	r3, #1
    ca0a:	46b1      	mov	r9, r6
    ca0c:	602b      	str	r3, [r5, #0]
    ca0e:	e7c2      	b.n	c996 <_dtoa_r+0x46>
    ca10:	4620      	mov	r0, r4
    ca12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    ca16:	a91e      	add	r1, sp, #120	; 0x78
    ca18:	9100      	str	r1, [sp, #0]
    ca1a:	a91f      	add	r1, sp, #124	; 0x7c
    ca1c:	9101      	str	r1, [sp, #4]
    ca1e:	f002 fb2d 	bl	f07c <__d2b>
    ca22:	f3c6 550a 	ubfx	r5, r6, #20, #11
    ca26:	4683      	mov	fp, r0
    ca28:	2d00      	cmp	r5, #0
    ca2a:	d07e      	beq.n	cb2a <_dtoa_r+0x1da>
    ca2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    ca30:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    ca34:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    ca36:	3d07      	subs	r5, #7
    ca38:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    ca3c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    ca40:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    ca44:	2300      	movs	r3, #0
    ca46:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    ca4a:	9319      	str	r3, [sp, #100]	; 0x64
    ca4c:	f240 0300 	movw	r3, #0
    ca50:	2200      	movs	r2, #0
    ca52:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    ca56:	f7fb f817 	bl	7a88 <__aeabi_dsub>
    ca5a:	a34f      	add	r3, pc, #316	; (adr r3, cb98 <_dtoa_r+0x248>)
    ca5c:	e9d3 2300 	ldrd	r2, r3, [r3]
    ca60:	f7fb f9c6 	bl	7df0 <__aeabi_dmul>
    ca64:	a34e      	add	r3, pc, #312	; (adr r3, cba0 <_dtoa_r+0x250>)
    ca66:	e9d3 2300 	ldrd	r2, r3, [r3]
    ca6a:	f7fb f80f 	bl	7a8c <__adddf3>
    ca6e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    ca72:	4628      	mov	r0, r5
    ca74:	f7fb f956 	bl	7d24 <__aeabi_i2d>
    ca78:	a34b      	add	r3, pc, #300	; (adr r3, cba8 <_dtoa_r+0x258>)
    ca7a:	e9d3 2300 	ldrd	r2, r3, [r3]
    ca7e:	f7fb f9b7 	bl	7df0 <__aeabi_dmul>
    ca82:	4602      	mov	r2, r0
    ca84:	460b      	mov	r3, r1
    ca86:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    ca8a:	f7fa ffff 	bl	7a8c <__adddf3>
    ca8e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    ca92:	f7fb fbbf 	bl	8214 <__aeabi_d2iz>
    ca96:	2200      	movs	r2, #0
    ca98:	2300      	movs	r3, #0
    ca9a:	4606      	mov	r6, r0
    ca9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    caa0:	f005 fb60 	bl	12164 <__aeabi_dcmplt>
    caa4:	b140      	cbz	r0, cab8 <_dtoa_r+0x168>
    caa6:	4630      	mov	r0, r6
    caa8:	f7fb f93c 	bl	7d24 <__aeabi_i2d>
    caac:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    cab0:	f005 fb4e 	bl	12150 <__aeabi_dcmpeq>
    cab4:	b900      	cbnz	r0, cab8 <_dtoa_r+0x168>
    cab6:	3e01      	subs	r6, #1
    cab8:	2e16      	cmp	r6, #22
    caba:	d95b      	bls.n	cb74 <_dtoa_r+0x224>
    cabc:	2301      	movs	r3, #1
    cabe:	9318      	str	r3, [sp, #96]	; 0x60
    cac0:	3f01      	subs	r7, #1
    cac2:	ebb7 0a05 	subs.w	sl, r7, r5
    cac6:	bf42      	ittt	mi
    cac8:	f1ca 0a00 	rsbmi	sl, sl, #0
    cacc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    cad0:	f04f 0a00 	movmi.w	sl, #0
    cad4:	d401      	bmi.n	cada <_dtoa_r+0x18a>
    cad6:	2200      	movs	r2, #0
    cad8:	920f      	str	r2, [sp, #60]	; 0x3c
    cada:	2e00      	cmp	r6, #0
    cadc:	f2c0 8371 	blt.w	d1c2 <_dtoa_r+0x872>
    cae0:	44b2      	add	sl, r6
    cae2:	2300      	movs	r3, #0
    cae4:	9617      	str	r6, [sp, #92]	; 0x5c
    cae6:	9315      	str	r3, [sp, #84]	; 0x54
    cae8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    caea:	2b09      	cmp	r3, #9
    caec:	d862      	bhi.n	cbb4 <_dtoa_r+0x264>
    caee:	2b05      	cmp	r3, #5
    caf0:	f340 8677 	ble.w	d7e2 <_dtoa_r+0xe92>
    caf4:	982a      	ldr	r0, [sp, #168]	; 0xa8
    caf6:	2700      	movs	r7, #0
    caf8:	3804      	subs	r0, #4
    cafa:	902a      	str	r0, [sp, #168]	; 0xa8
    cafc:	992a      	ldr	r1, [sp, #168]	; 0xa8
    cafe:	1e8b      	subs	r3, r1, #2
    cb00:	2b03      	cmp	r3, #3
    cb02:	f200 83dd 	bhi.w	d2c0 <_dtoa_r+0x970>
    cb06:	e8df f013 	tbh	[pc, r3, lsl #1]
    cb0a:	03a5      	.short	0x03a5
    cb0c:	03d503d8 	.word	0x03d503d8
    cb10:	03c4      	.short	0x03c4
    cb12:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    cb16:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    cb1a:	2e00      	cmp	r6, #0
    cb1c:	f47f af64 	bne.w	c9e8 <_dtoa_r+0x98>
    cb20:	f243 00e8 	movw	r0, #12520	; 0x30e8
    cb24:	f2c0 0001 	movt	r0, #1
    cb28:	e762      	b.n	c9f0 <_dtoa_r+0xa0>
    cb2a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    cb2c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    cb2e:	18fb      	adds	r3, r7, r3
    cb30:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    cb34:	1c9d      	adds	r5, r3, #2
    cb36:	2d20      	cmp	r5, #32
    cb38:	bfdc      	itt	le
    cb3a:	f1c5 0020 	rsble	r0, r5, #32
    cb3e:	fa08 f000 	lslle.w	r0, r8, r0
    cb42:	dd08      	ble.n	cb56 <_dtoa_r+0x206>
    cb44:	3b1e      	subs	r3, #30
    cb46:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    cb4a:	fa16 f202 	lsls.w	r2, r6, r2
    cb4e:	fa28 f303 	lsr.w	r3, r8, r3
    cb52:	ea42 0003 	orr.w	r0, r2, r3
    cb56:	f7fb f8d5 	bl	7d04 <__aeabi_ui2d>
    cb5a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    cb5e:	2201      	movs	r2, #1
    cb60:	3d03      	subs	r5, #3
    cb62:	9219      	str	r2, [sp, #100]	; 0x64
    cb64:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    cb68:	e770      	b.n	ca4c <_dtoa_r+0xfc>
    cb6a:	f642 7094 	movw	r0, #12180	; 0x2f94
    cb6e:	f2c0 0001 	movt	r0, #1
    cb72:	e72e      	b.n	c9d2 <_dtoa_r+0x82>
    cb74:	f243 13a0 	movw	r3, #12704	; 0x31a0
    cb78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    cb7c:	f2c0 0301 	movt	r3, #1
    cb80:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    cb84:	e9d3 2300 	ldrd	r2, r3, [r3]
    cb88:	f005 faec 	bl	12164 <__aeabi_dcmplt>
    cb8c:	2800      	cmp	r0, #0
    cb8e:	f040 8320 	bne.w	d1d2 <_dtoa_r+0x882>
    cb92:	9018      	str	r0, [sp, #96]	; 0x60
    cb94:	e794      	b.n	cac0 <_dtoa_r+0x170>
    cb96:	bf00      	nop
    cb98:	636f4361 	.word	0x636f4361
    cb9c:	3fd287a7 	.word	0x3fd287a7
    cba0:	8b60c8b3 	.word	0x8b60c8b3
    cba4:	3fc68a28 	.word	0x3fc68a28
    cba8:	509f79fb 	.word	0x509f79fb
    cbac:	3fd34413 	.word	0x3fd34413
    cbb0:	00012f95 	.word	0x00012f95
    cbb4:	2300      	movs	r3, #0
    cbb6:	f04f 30ff 	mov.w	r0, #4294967295
    cbba:	461f      	mov	r7, r3
    cbbc:	2101      	movs	r1, #1
    cbbe:	932a      	str	r3, [sp, #168]	; 0xa8
    cbc0:	9011      	str	r0, [sp, #68]	; 0x44
    cbc2:	9116      	str	r1, [sp, #88]	; 0x58
    cbc4:	9008      	str	r0, [sp, #32]
    cbc6:	932b      	str	r3, [sp, #172]	; 0xac
    cbc8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    cbca:	2300      	movs	r3, #0
    cbcc:	606b      	str	r3, [r5, #4]
    cbce:	4620      	mov	r0, r4
    cbd0:	6869      	ldr	r1, [r5, #4]
    cbd2:	f002 fa1d 	bl	f010 <_Balloc>
    cbd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    cbd8:	6028      	str	r0, [r5, #0]
    cbda:	681b      	ldr	r3, [r3, #0]
    cbdc:	9310      	str	r3, [sp, #64]	; 0x40
    cbde:	2f00      	cmp	r7, #0
    cbe0:	f000 815b 	beq.w	ce9a <_dtoa_r+0x54a>
    cbe4:	2e00      	cmp	r6, #0
    cbe6:	f340 842a 	ble.w	d43e <_dtoa_r+0xaee>
    cbea:	f243 13a0 	movw	r3, #12704	; 0x31a0
    cbee:	f006 020f 	and.w	r2, r6, #15
    cbf2:	f2c0 0301 	movt	r3, #1
    cbf6:	1135      	asrs	r5, r6, #4
    cbf8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    cbfc:	f015 0f10 	tst.w	r5, #16
    cc00:	e9d3 0100 	ldrd	r0, r1, [r3]
    cc04:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cc08:	f000 82e7 	beq.w	d1da <_dtoa_r+0x88a>
    cc0c:	f243 2378 	movw	r3, #12920	; 0x3278
    cc10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    cc14:	f2c0 0301 	movt	r3, #1
    cc18:	f005 050f 	and.w	r5, r5, #15
    cc1c:	f04f 0803 	mov.w	r8, #3
    cc20:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    cc24:	f7fb fa0e 	bl	8044 <__aeabi_ddiv>
    cc28:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    cc2c:	b1bd      	cbz	r5, cc5e <_dtoa_r+0x30e>
    cc2e:	f243 2778 	movw	r7, #12920	; 0x3278
    cc32:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cc36:	f2c0 0701 	movt	r7, #1
    cc3a:	f015 0f01 	tst.w	r5, #1
    cc3e:	4610      	mov	r0, r2
    cc40:	4619      	mov	r1, r3
    cc42:	d007      	beq.n	cc54 <_dtoa_r+0x304>
    cc44:	e9d7 2300 	ldrd	r2, r3, [r7]
    cc48:	f108 0801 	add.w	r8, r8, #1
    cc4c:	f7fb f8d0 	bl	7df0 <__aeabi_dmul>
    cc50:	4602      	mov	r2, r0
    cc52:	460b      	mov	r3, r1
    cc54:	3708      	adds	r7, #8
    cc56:	106d      	asrs	r5, r5, #1
    cc58:	d1ef      	bne.n	cc3a <_dtoa_r+0x2ea>
    cc5a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    cc5e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cc62:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    cc66:	f7fb f9ed 	bl	8044 <__aeabi_ddiv>
    cc6a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cc6e:	9918      	ldr	r1, [sp, #96]	; 0x60
    cc70:	2900      	cmp	r1, #0
    cc72:	f000 80de 	beq.w	ce32 <_dtoa_r+0x4e2>
    cc76:	f240 0300 	movw	r3, #0
    cc7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cc7e:	2200      	movs	r2, #0
    cc80:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    cc84:	f04f 0500 	mov.w	r5, #0
    cc88:	f005 fa6c 	bl	12164 <__aeabi_dcmplt>
    cc8c:	b108      	cbz	r0, cc92 <_dtoa_r+0x342>
    cc8e:	f04f 0501 	mov.w	r5, #1
    cc92:	9a08      	ldr	r2, [sp, #32]
    cc94:	2a00      	cmp	r2, #0
    cc96:	bfd4      	ite	le
    cc98:	2500      	movle	r5, #0
    cc9a:	f005 0501 	andgt.w	r5, r5, #1
    cc9e:	2d00      	cmp	r5, #0
    cca0:	f000 80c7 	beq.w	ce32 <_dtoa_r+0x4e2>
    cca4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    cca6:	2b00      	cmp	r3, #0
    cca8:	f340 80f5 	ble.w	ce96 <_dtoa_r+0x546>
    ccac:	f240 0300 	movw	r3, #0
    ccb0:	2200      	movs	r2, #0
    ccb2:	f2c4 0324 	movt	r3, #16420	; 0x4024
    ccb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ccba:	f7fb f899 	bl	7df0 <__aeabi_dmul>
    ccbe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    ccc2:	f108 0001 	add.w	r0, r8, #1
    ccc6:	1e71      	subs	r1, r6, #1
    ccc8:	9112      	str	r1, [sp, #72]	; 0x48
    ccca:	f7fb f82b 	bl	7d24 <__aeabi_i2d>
    ccce:	4602      	mov	r2, r0
    ccd0:	460b      	mov	r3, r1
    ccd2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ccd6:	f7fb f88b 	bl	7df0 <__aeabi_dmul>
    ccda:	f240 0300 	movw	r3, #0
    ccde:	2200      	movs	r2, #0
    cce0:	f2c4 031c 	movt	r3, #16412	; 0x401c
    cce4:	f7fa fed2 	bl	7a8c <__adddf3>
    cce8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    ccec:	4680      	mov	r8, r0
    ccee:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    ccf2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    ccf4:	2b00      	cmp	r3, #0
    ccf6:	f000 83ad 	beq.w	d454 <_dtoa_r+0xb04>
    ccfa:	f243 13a0 	movw	r3, #12704	; 0x31a0
    ccfe:	f240 0100 	movw	r1, #0
    cd02:	f2c0 0301 	movt	r3, #1
    cd06:	2000      	movs	r0, #0
    cd08:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    cd0c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    cd10:	f8cd c00c 	str.w	ip, [sp, #12]
    cd14:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    cd18:	f7fb f994 	bl	8044 <__aeabi_ddiv>
    cd1c:	4642      	mov	r2, r8
    cd1e:	464b      	mov	r3, r9
    cd20:	9d10      	ldr	r5, [sp, #64]	; 0x40
    cd22:	f7fa feb1 	bl	7a88 <__aeabi_dsub>
    cd26:	4680      	mov	r8, r0
    cd28:	4689      	mov	r9, r1
    cd2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cd2e:	f7fb fa71 	bl	8214 <__aeabi_d2iz>
    cd32:	4607      	mov	r7, r0
    cd34:	f7fa fff6 	bl	7d24 <__aeabi_i2d>
    cd38:	4602      	mov	r2, r0
    cd3a:	460b      	mov	r3, r1
    cd3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    cd40:	f7fa fea2 	bl	7a88 <__aeabi_dsub>
    cd44:	f107 0330 	add.w	r3, r7, #48	; 0x30
    cd48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    cd4c:	4640      	mov	r0, r8
    cd4e:	f805 3b01 	strb.w	r3, [r5], #1
    cd52:	4649      	mov	r1, r9
    cd54:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cd58:	f005 fa22 	bl	121a0 <__aeabi_dcmpgt>
    cd5c:	2800      	cmp	r0, #0
    cd5e:	f040 8213 	bne.w	d188 <_dtoa_r+0x838>
    cd62:	f240 0100 	movw	r1, #0
    cd66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    cd6a:	2000      	movs	r0, #0
    cd6c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    cd70:	f7fa fe8a 	bl	7a88 <__aeabi_dsub>
    cd74:	4602      	mov	r2, r0
    cd76:	460b      	mov	r3, r1
    cd78:	4640      	mov	r0, r8
    cd7a:	4649      	mov	r1, r9
    cd7c:	f005 fa10 	bl	121a0 <__aeabi_dcmpgt>
    cd80:	f8dd c00c 	ldr.w	ip, [sp, #12]
    cd84:	2800      	cmp	r0, #0
    cd86:	f040 83e7 	bne.w	d558 <_dtoa_r+0xc08>
    cd8a:	f1bc 0f01 	cmp.w	ip, #1
    cd8e:	f340 8082 	ble.w	ce96 <_dtoa_r+0x546>
    cd92:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    cd96:	2701      	movs	r7, #1
    cd98:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    cd9c:	961d      	str	r6, [sp, #116]	; 0x74
    cd9e:	4666      	mov	r6, ip
    cda0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    cda4:	940c      	str	r4, [sp, #48]	; 0x30
    cda6:	e010      	b.n	cdca <_dtoa_r+0x47a>
    cda8:	f240 0100 	movw	r1, #0
    cdac:	2000      	movs	r0, #0
    cdae:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    cdb2:	f7fa fe69 	bl	7a88 <__aeabi_dsub>
    cdb6:	4642      	mov	r2, r8
    cdb8:	464b      	mov	r3, r9
    cdba:	f005 f9d3 	bl	12164 <__aeabi_dcmplt>
    cdbe:	2800      	cmp	r0, #0
    cdc0:	f040 83c7 	bne.w	d552 <_dtoa_r+0xc02>
    cdc4:	42b7      	cmp	r7, r6
    cdc6:	f280 848b 	bge.w	d6e0 <_dtoa_r+0xd90>
    cdca:	f240 0300 	movw	r3, #0
    cdce:	4640      	mov	r0, r8
    cdd0:	4649      	mov	r1, r9
    cdd2:	2200      	movs	r2, #0
    cdd4:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cdd8:	3501      	adds	r5, #1
    cdda:	f7fb f809 	bl	7df0 <__aeabi_dmul>
    cdde:	f240 0300 	movw	r3, #0
    cde2:	2200      	movs	r2, #0
    cde4:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cde8:	4680      	mov	r8, r0
    cdea:	4689      	mov	r9, r1
    cdec:	4650      	mov	r0, sl
    cdee:	4659      	mov	r1, fp
    cdf0:	f7fa fffe 	bl	7df0 <__aeabi_dmul>
    cdf4:	468b      	mov	fp, r1
    cdf6:	4682      	mov	sl, r0
    cdf8:	f7fb fa0c 	bl	8214 <__aeabi_d2iz>
    cdfc:	4604      	mov	r4, r0
    cdfe:	f7fa ff91 	bl	7d24 <__aeabi_i2d>
    ce02:	3430      	adds	r4, #48	; 0x30
    ce04:	4602      	mov	r2, r0
    ce06:	460b      	mov	r3, r1
    ce08:	4650      	mov	r0, sl
    ce0a:	4659      	mov	r1, fp
    ce0c:	f7fa fe3c 	bl	7a88 <__aeabi_dsub>
    ce10:	9a10      	ldr	r2, [sp, #64]	; 0x40
    ce12:	464b      	mov	r3, r9
    ce14:	55d4      	strb	r4, [r2, r7]
    ce16:	4642      	mov	r2, r8
    ce18:	3701      	adds	r7, #1
    ce1a:	4682      	mov	sl, r0
    ce1c:	468b      	mov	fp, r1
    ce1e:	f005 f9a1 	bl	12164 <__aeabi_dcmplt>
    ce22:	4652      	mov	r2, sl
    ce24:	465b      	mov	r3, fp
    ce26:	2800      	cmp	r0, #0
    ce28:	d0be      	beq.n	cda8 <_dtoa_r+0x458>
    ce2a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    ce2e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    ce30:	e1aa      	b.n	d188 <_dtoa_r+0x838>
    ce32:	4640      	mov	r0, r8
    ce34:	f7fa ff76 	bl	7d24 <__aeabi_i2d>
    ce38:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    ce3c:	f7fa ffd8 	bl	7df0 <__aeabi_dmul>
    ce40:	f240 0300 	movw	r3, #0
    ce44:	2200      	movs	r2, #0
    ce46:	f2c4 031c 	movt	r3, #16412	; 0x401c
    ce4a:	f7fa fe1f 	bl	7a8c <__adddf3>
    ce4e:	9a08      	ldr	r2, [sp, #32]
    ce50:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    ce54:	4680      	mov	r8, r0
    ce56:	46a9      	mov	r9, r5
    ce58:	2a00      	cmp	r2, #0
    ce5a:	f040 82ec 	bne.w	d436 <_dtoa_r+0xae6>
    ce5e:	f240 0300 	movw	r3, #0
    ce62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ce66:	2200      	movs	r2, #0
    ce68:	f2c4 0314 	movt	r3, #16404	; 0x4014
    ce6c:	f7fa fe0c 	bl	7a88 <__aeabi_dsub>
    ce70:	4642      	mov	r2, r8
    ce72:	462b      	mov	r3, r5
    ce74:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    ce78:	f005 f992 	bl	121a0 <__aeabi_dcmpgt>
    ce7c:	2800      	cmp	r0, #0
    ce7e:	f040 824a 	bne.w	d316 <_dtoa_r+0x9c6>
    ce82:	4642      	mov	r2, r8
    ce84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ce88:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    ce8c:	f005 f96a 	bl	12164 <__aeabi_dcmplt>
    ce90:	2800      	cmp	r0, #0
    ce92:	f040 81d5 	bne.w	d240 <_dtoa_r+0x8f0>
    ce96:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    ce9a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    ce9c:	ea6f 0703 	mvn.w	r7, r3
    cea0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    cea4:	2e0e      	cmp	r6, #14
    cea6:	bfcc      	ite	gt
    cea8:	2700      	movgt	r7, #0
    ceaa:	f007 0701 	andle.w	r7, r7, #1
    ceae:	2f00      	cmp	r7, #0
    ceb0:	f000 80b7 	beq.w	d022 <_dtoa_r+0x6d2>
    ceb4:	982b      	ldr	r0, [sp, #172]	; 0xac
    ceb6:	f243 13a0 	movw	r3, #12704	; 0x31a0
    ceba:	f2c0 0301 	movt	r3, #1
    cebe:	9908      	ldr	r1, [sp, #32]
    cec0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    cec4:	0fc2      	lsrs	r2, r0, #31
    cec6:	2900      	cmp	r1, #0
    cec8:	bfcc      	ite	gt
    ceca:	2200      	movgt	r2, #0
    cecc:	f002 0201 	andle.w	r2, r2, #1
    ced0:	e9d3 0100 	ldrd	r0, r1, [r3]
    ced4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    ced8:	2a00      	cmp	r2, #0
    ceda:	f040 81a0 	bne.w	d21e <_dtoa_r+0x8ce>
    cede:	4602      	mov	r2, r0
    cee0:	460b      	mov	r3, r1
    cee2:	4640      	mov	r0, r8
    cee4:	4649      	mov	r1, r9
    cee6:	f7fb f8ad 	bl	8044 <__aeabi_ddiv>
    ceea:	9d10      	ldr	r5, [sp, #64]	; 0x40
    ceec:	f7fb f992 	bl	8214 <__aeabi_d2iz>
    cef0:	4682      	mov	sl, r0
    cef2:	f7fa ff17 	bl	7d24 <__aeabi_i2d>
    cef6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    cefa:	f7fa ff79 	bl	7df0 <__aeabi_dmul>
    cefe:	4602      	mov	r2, r0
    cf00:	460b      	mov	r3, r1
    cf02:	4640      	mov	r0, r8
    cf04:	4649      	mov	r1, r9
    cf06:	f7fa fdbf 	bl	7a88 <__aeabi_dsub>
    cf0a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    cf0e:	f805 3b01 	strb.w	r3, [r5], #1
    cf12:	9a08      	ldr	r2, [sp, #32]
    cf14:	2a01      	cmp	r2, #1
    cf16:	4680      	mov	r8, r0
    cf18:	4689      	mov	r9, r1
    cf1a:	d052      	beq.n	cfc2 <_dtoa_r+0x672>
    cf1c:	f240 0300 	movw	r3, #0
    cf20:	2200      	movs	r2, #0
    cf22:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cf26:	f7fa ff63 	bl	7df0 <__aeabi_dmul>
    cf2a:	2200      	movs	r2, #0
    cf2c:	2300      	movs	r3, #0
    cf2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
    cf32:	f005 f90d 	bl	12150 <__aeabi_dcmpeq>
    cf36:	2800      	cmp	r0, #0
    cf38:	f040 81eb 	bne.w	d312 <_dtoa_r+0x9c2>
    cf3c:	9810      	ldr	r0, [sp, #64]	; 0x40
    cf3e:	f04f 0801 	mov.w	r8, #1
    cf42:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    cf46:	46a3      	mov	fp, r4
    cf48:	1c87      	adds	r7, r0, #2
    cf4a:	960f      	str	r6, [sp, #60]	; 0x3c
    cf4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
    cf50:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    cf54:	e00a      	b.n	cf6c <_dtoa_r+0x61c>
    cf56:	f7fa ff4b 	bl	7df0 <__aeabi_dmul>
    cf5a:	2200      	movs	r2, #0
    cf5c:	2300      	movs	r3, #0
    cf5e:	4604      	mov	r4, r0
    cf60:	460d      	mov	r5, r1
    cf62:	f005 f8f5 	bl	12150 <__aeabi_dcmpeq>
    cf66:	2800      	cmp	r0, #0
    cf68:	f040 81ce 	bne.w	d308 <_dtoa_r+0x9b8>
    cf6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    cf70:	4620      	mov	r0, r4
    cf72:	4629      	mov	r1, r5
    cf74:	f108 0801 	add.w	r8, r8, #1
    cf78:	f7fb f864 	bl	8044 <__aeabi_ddiv>
    cf7c:	463e      	mov	r6, r7
    cf7e:	f7fb f949 	bl	8214 <__aeabi_d2iz>
    cf82:	4682      	mov	sl, r0
    cf84:	f7fa fece 	bl	7d24 <__aeabi_i2d>
    cf88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    cf8c:	f7fa ff30 	bl	7df0 <__aeabi_dmul>
    cf90:	4602      	mov	r2, r0
    cf92:	460b      	mov	r3, r1
    cf94:	4620      	mov	r0, r4
    cf96:	4629      	mov	r1, r5
    cf98:	f7fa fd76 	bl	7a88 <__aeabi_dsub>
    cf9c:	2200      	movs	r2, #0
    cf9e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    cfa2:	f807 cc01 	strb.w	ip, [r7, #-1]
    cfa6:	3701      	adds	r7, #1
    cfa8:	45c1      	cmp	r9, r8
    cfaa:	f240 0300 	movw	r3, #0
    cfae:	f2c4 0324 	movt	r3, #16420	; 0x4024
    cfb2:	d1d0      	bne.n	cf56 <_dtoa_r+0x606>
    cfb4:	4635      	mov	r5, r6
    cfb6:	465c      	mov	r4, fp
    cfb8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    cfba:	4680      	mov	r8, r0
    cfbc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    cfc0:	4689      	mov	r9, r1
    cfc2:	4642      	mov	r2, r8
    cfc4:	464b      	mov	r3, r9
    cfc6:	4640      	mov	r0, r8
    cfc8:	4649      	mov	r1, r9
    cfca:	f7fa fd5f 	bl	7a8c <__adddf3>
    cfce:	4680      	mov	r8, r0
    cfd0:	4689      	mov	r9, r1
    cfd2:	4642      	mov	r2, r8
    cfd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    cfd8:	464b      	mov	r3, r9
    cfda:	f005 f8c3 	bl	12164 <__aeabi_dcmplt>
    cfde:	b960      	cbnz	r0, cffa <_dtoa_r+0x6aa>
    cfe0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    cfe4:	4642      	mov	r2, r8
    cfe6:	464b      	mov	r3, r9
    cfe8:	f005 f8b2 	bl	12150 <__aeabi_dcmpeq>
    cfec:	2800      	cmp	r0, #0
    cfee:	f000 8190 	beq.w	d312 <_dtoa_r+0x9c2>
    cff2:	f01a 0f01 	tst.w	sl, #1
    cff6:	f000 818c 	beq.w	d312 <_dtoa_r+0x9c2>
    cffa:	9910      	ldr	r1, [sp, #64]	; 0x40
    cffc:	e000      	b.n	d000 <_dtoa_r+0x6b0>
    cffe:	461d      	mov	r5, r3
    d000:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    d004:	1e6b      	subs	r3, r5, #1
    d006:	2a39      	cmp	r2, #57	; 0x39
    d008:	f040 8367 	bne.w	d6da <_dtoa_r+0xd8a>
    d00c:	428b      	cmp	r3, r1
    d00e:	d1f6      	bne.n	cffe <_dtoa_r+0x6ae>
    d010:	9910      	ldr	r1, [sp, #64]	; 0x40
    d012:	2330      	movs	r3, #48	; 0x30
    d014:	3601      	adds	r6, #1
    d016:	2231      	movs	r2, #49	; 0x31
    d018:	700b      	strb	r3, [r1, #0]
    d01a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    d01c:	701a      	strb	r2, [r3, #0]
    d01e:	9612      	str	r6, [sp, #72]	; 0x48
    d020:	e0b2      	b.n	d188 <_dtoa_r+0x838>
    d022:	9a16      	ldr	r2, [sp, #88]	; 0x58
    d024:	2a00      	cmp	r2, #0
    d026:	f040 80df 	bne.w	d1e8 <_dtoa_r+0x898>
    d02a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    d02c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d02e:	920c      	str	r2, [sp, #48]	; 0x30
    d030:	2d00      	cmp	r5, #0
    d032:	bfd4      	ite	le
    d034:	2300      	movle	r3, #0
    d036:	2301      	movgt	r3, #1
    d038:	f1ba 0f00 	cmp.w	sl, #0
    d03c:	bfd4      	ite	le
    d03e:	2300      	movle	r3, #0
    d040:	f003 0301 	andgt.w	r3, r3, #1
    d044:	b14b      	cbz	r3, d05a <_dtoa_r+0x70a>
    d046:	45aa      	cmp	sl, r5
    d048:	bfb4      	ite	lt
    d04a:	4653      	movlt	r3, sl
    d04c:	462b      	movge	r3, r5
    d04e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    d050:	ebc3 0a0a 	rsb	sl, r3, sl
    d054:	1aed      	subs	r5, r5, r3
    d056:	1ac0      	subs	r0, r0, r3
    d058:	900f      	str	r0, [sp, #60]	; 0x3c
    d05a:	9915      	ldr	r1, [sp, #84]	; 0x54
    d05c:	2900      	cmp	r1, #0
    d05e:	dd1c      	ble.n	d09a <_dtoa_r+0x74a>
    d060:	9a16      	ldr	r2, [sp, #88]	; 0x58
    d062:	2a00      	cmp	r2, #0
    d064:	f000 82e9 	beq.w	d63a <_dtoa_r+0xcea>
    d068:	2f00      	cmp	r7, #0
    d06a:	dd12      	ble.n	d092 <_dtoa_r+0x742>
    d06c:	990c      	ldr	r1, [sp, #48]	; 0x30
    d06e:	463a      	mov	r2, r7
    d070:	4620      	mov	r0, r4
    d072:	f002 fa2d 	bl	f4d0 <__pow5mult>
    d076:	465a      	mov	r2, fp
    d078:	900c      	str	r0, [sp, #48]	; 0x30
    d07a:	4620      	mov	r0, r4
    d07c:	990c      	ldr	r1, [sp, #48]	; 0x30
    d07e:	f002 f93f 	bl	f300 <__multiply>
    d082:	4659      	mov	r1, fp
    d084:	4603      	mov	r3, r0
    d086:	4620      	mov	r0, r4
    d088:	9303      	str	r3, [sp, #12]
    d08a:	f001 ffa5 	bl	efd8 <_Bfree>
    d08e:	9b03      	ldr	r3, [sp, #12]
    d090:	469b      	mov	fp, r3
    d092:	9b15      	ldr	r3, [sp, #84]	; 0x54
    d094:	1bda      	subs	r2, r3, r7
    d096:	f040 8311 	bne.w	d6bc <_dtoa_r+0xd6c>
    d09a:	2101      	movs	r1, #1
    d09c:	4620      	mov	r0, r4
    d09e:	f002 f9c9 	bl	f434 <__i2b>
    d0a2:	9006      	str	r0, [sp, #24]
    d0a4:	9817      	ldr	r0, [sp, #92]	; 0x5c
    d0a6:	2800      	cmp	r0, #0
    d0a8:	dd05      	ble.n	d0b6 <_dtoa_r+0x766>
    d0aa:	9906      	ldr	r1, [sp, #24]
    d0ac:	4620      	mov	r0, r4
    d0ae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    d0b0:	f002 fa0e 	bl	f4d0 <__pow5mult>
    d0b4:	9006      	str	r0, [sp, #24]
    d0b6:	992a      	ldr	r1, [sp, #168]	; 0xa8
    d0b8:	2901      	cmp	r1, #1
    d0ba:	f340 810a 	ble.w	d2d2 <_dtoa_r+0x982>
    d0be:	2700      	movs	r7, #0
    d0c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    d0c2:	2b00      	cmp	r3, #0
    d0c4:	f040 8261 	bne.w	d58a <_dtoa_r+0xc3a>
    d0c8:	2301      	movs	r3, #1
    d0ca:	4453      	add	r3, sl
    d0cc:	f013 031f 	ands.w	r3, r3, #31
    d0d0:	f040 812a 	bne.w	d328 <_dtoa_r+0x9d8>
    d0d4:	231c      	movs	r3, #28
    d0d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    d0d8:	449a      	add	sl, r3
    d0da:	18ed      	adds	r5, r5, r3
    d0dc:	18d2      	adds	r2, r2, r3
    d0de:	920f      	str	r2, [sp, #60]	; 0x3c
    d0e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    d0e2:	2b00      	cmp	r3, #0
    d0e4:	dd05      	ble.n	d0f2 <_dtoa_r+0x7a2>
    d0e6:	4659      	mov	r1, fp
    d0e8:	461a      	mov	r2, r3
    d0ea:	4620      	mov	r0, r4
    d0ec:	f002 f8aa 	bl	f244 <__lshift>
    d0f0:	4683      	mov	fp, r0
    d0f2:	f1ba 0f00 	cmp.w	sl, #0
    d0f6:	dd05      	ble.n	d104 <_dtoa_r+0x7b4>
    d0f8:	9906      	ldr	r1, [sp, #24]
    d0fa:	4652      	mov	r2, sl
    d0fc:	4620      	mov	r0, r4
    d0fe:	f002 f8a1 	bl	f244 <__lshift>
    d102:	9006      	str	r0, [sp, #24]
    d104:	9818      	ldr	r0, [sp, #96]	; 0x60
    d106:	2800      	cmp	r0, #0
    d108:	f040 8229 	bne.w	d55e <_dtoa_r+0xc0e>
    d10c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    d10e:	9908      	ldr	r1, [sp, #32]
    d110:	2802      	cmp	r0, #2
    d112:	bfd4      	ite	le
    d114:	2300      	movle	r3, #0
    d116:	2301      	movgt	r3, #1
    d118:	2900      	cmp	r1, #0
    d11a:	bfcc      	ite	gt
    d11c:	2300      	movgt	r3, #0
    d11e:	f003 0301 	andle.w	r3, r3, #1
    d122:	2b00      	cmp	r3, #0
    d124:	f000 810c 	beq.w	d340 <_dtoa_r+0x9f0>
    d128:	2900      	cmp	r1, #0
    d12a:	f040 808c 	bne.w	d246 <_dtoa_r+0x8f6>
    d12e:	2205      	movs	r2, #5
    d130:	9906      	ldr	r1, [sp, #24]
    d132:	9b08      	ldr	r3, [sp, #32]
    d134:	4620      	mov	r0, r4
    d136:	f002 f987 	bl	f448 <__multadd>
    d13a:	9006      	str	r0, [sp, #24]
    d13c:	4658      	mov	r0, fp
    d13e:	9906      	ldr	r1, [sp, #24]
    d140:	f001 fe10 	bl	ed64 <__mcmp>
    d144:	2800      	cmp	r0, #0
    d146:	dd7e      	ble.n	d246 <_dtoa_r+0x8f6>
    d148:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d14a:	3601      	adds	r6, #1
    d14c:	2700      	movs	r7, #0
    d14e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d152:	2331      	movs	r3, #49	; 0x31
    d154:	f805 3b01 	strb.w	r3, [r5], #1
    d158:	9906      	ldr	r1, [sp, #24]
    d15a:	4620      	mov	r0, r4
    d15c:	f001 ff3c 	bl	efd8 <_Bfree>
    d160:	f1ba 0f00 	cmp.w	sl, #0
    d164:	f000 80d5 	beq.w	d312 <_dtoa_r+0x9c2>
    d168:	1e3b      	subs	r3, r7, #0
    d16a:	bf18      	it	ne
    d16c:	2301      	movne	r3, #1
    d16e:	4557      	cmp	r7, sl
    d170:	bf0c      	ite	eq
    d172:	2300      	moveq	r3, #0
    d174:	f003 0301 	andne.w	r3, r3, #1
    d178:	2b00      	cmp	r3, #0
    d17a:	f040 80d0 	bne.w	d31e <_dtoa_r+0x9ce>
    d17e:	4651      	mov	r1, sl
    d180:	4620      	mov	r0, r4
    d182:	f001 ff29 	bl	efd8 <_Bfree>
    d186:	9612      	str	r6, [sp, #72]	; 0x48
    d188:	4620      	mov	r0, r4
    d18a:	4659      	mov	r1, fp
    d18c:	f001 ff24 	bl	efd8 <_Bfree>
    d190:	9a12      	ldr	r2, [sp, #72]	; 0x48
    d192:	1c53      	adds	r3, r2, #1
    d194:	2200      	movs	r2, #0
    d196:	702a      	strb	r2, [r5, #0]
    d198:	982c      	ldr	r0, [sp, #176]	; 0xb0
    d19a:	992e      	ldr	r1, [sp, #184]	; 0xb8
    d19c:	6003      	str	r3, [r0, #0]
    d19e:	2900      	cmp	r1, #0
    d1a0:	f000 81d4 	beq.w	d54c <_dtoa_r+0xbfc>
    d1a4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    d1a6:	9810      	ldr	r0, [sp, #64]	; 0x40
    d1a8:	6015      	str	r5, [r2, #0]
    d1aa:	e412      	b.n	c9d2 <_dtoa_r+0x82>
    d1ac:	2010      	movs	r0, #16
    d1ae:	f001 f897 	bl	e2e0 <malloc>
    d1b2:	60c6      	str	r6, [r0, #12]
    d1b4:	6046      	str	r6, [r0, #4]
    d1b6:	6086      	str	r6, [r0, #8]
    d1b8:	6006      	str	r6, [r0, #0]
    d1ba:	4606      	mov	r6, r0
    d1bc:	6260      	str	r0, [r4, #36]	; 0x24
    d1be:	f7ff bbd2 	b.w	c966 <_dtoa_r+0x16>
    d1c2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    d1c4:	4271      	negs	r1, r6
    d1c6:	2200      	movs	r2, #0
    d1c8:	9115      	str	r1, [sp, #84]	; 0x54
    d1ca:	1b80      	subs	r0, r0, r6
    d1cc:	9217      	str	r2, [sp, #92]	; 0x5c
    d1ce:	900f      	str	r0, [sp, #60]	; 0x3c
    d1d0:	e48a      	b.n	cae8 <_dtoa_r+0x198>
    d1d2:	2100      	movs	r1, #0
    d1d4:	3e01      	subs	r6, #1
    d1d6:	9118      	str	r1, [sp, #96]	; 0x60
    d1d8:	e472      	b.n	cac0 <_dtoa_r+0x170>
    d1da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    d1de:	f04f 0802 	mov.w	r8, #2
    d1e2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    d1e6:	e521      	b.n	cc2c <_dtoa_r+0x2dc>
    d1e8:	982a      	ldr	r0, [sp, #168]	; 0xa8
    d1ea:	2801      	cmp	r0, #1
    d1ec:	f340 826c 	ble.w	d6c8 <_dtoa_r+0xd78>
    d1f0:	9a08      	ldr	r2, [sp, #32]
    d1f2:	9815      	ldr	r0, [sp, #84]	; 0x54
    d1f4:	1e53      	subs	r3, r2, #1
    d1f6:	4298      	cmp	r0, r3
    d1f8:	f2c0 8258 	blt.w	d6ac <_dtoa_r+0xd5c>
    d1fc:	1ac7      	subs	r7, r0, r3
    d1fe:	9b08      	ldr	r3, [sp, #32]
    d200:	2b00      	cmp	r3, #0
    d202:	bfa8      	it	ge
    d204:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    d206:	f2c0 8273 	blt.w	d6f0 <_dtoa_r+0xda0>
    d20a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    d20c:	4620      	mov	r0, r4
    d20e:	2101      	movs	r1, #1
    d210:	449a      	add	sl, r3
    d212:	18d2      	adds	r2, r2, r3
    d214:	920f      	str	r2, [sp, #60]	; 0x3c
    d216:	f002 f90d 	bl	f434 <__i2b>
    d21a:	900c      	str	r0, [sp, #48]	; 0x30
    d21c:	e708      	b.n	d030 <_dtoa_r+0x6e0>
    d21e:	9b08      	ldr	r3, [sp, #32]
    d220:	b973      	cbnz	r3, d240 <_dtoa_r+0x8f0>
    d222:	f240 0300 	movw	r3, #0
    d226:	2200      	movs	r2, #0
    d228:	f2c4 0314 	movt	r3, #16404	; 0x4014
    d22c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    d230:	f7fa fdde 	bl	7df0 <__aeabi_dmul>
    d234:	4642      	mov	r2, r8
    d236:	464b      	mov	r3, r9
    d238:	f004 ffa8 	bl	1218c <__aeabi_dcmpge>
    d23c:	2800      	cmp	r0, #0
    d23e:	d06a      	beq.n	d316 <_dtoa_r+0x9c6>
    d240:	2200      	movs	r2, #0
    d242:	9206      	str	r2, [sp, #24]
    d244:	920c      	str	r2, [sp, #48]	; 0x30
    d246:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    d248:	2700      	movs	r7, #0
    d24a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d24e:	43de      	mvns	r6, r3
    d250:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d252:	e781      	b.n	d158 <_dtoa_r+0x808>
    d254:	2100      	movs	r1, #0
    d256:	9116      	str	r1, [sp, #88]	; 0x58
    d258:	982b      	ldr	r0, [sp, #172]	; 0xac
    d25a:	2800      	cmp	r0, #0
    d25c:	f340 819f 	ble.w	d59e <_dtoa_r+0xc4e>
    d260:	982b      	ldr	r0, [sp, #172]	; 0xac
    d262:	4601      	mov	r1, r0
    d264:	9011      	str	r0, [sp, #68]	; 0x44
    d266:	9008      	str	r0, [sp, #32]
    d268:	6a65      	ldr	r5, [r4, #36]	; 0x24
    d26a:	2200      	movs	r2, #0
    d26c:	2917      	cmp	r1, #23
    d26e:	606a      	str	r2, [r5, #4]
    d270:	f240 82ab 	bls.w	d7ca <_dtoa_r+0xe7a>
    d274:	2304      	movs	r3, #4
    d276:	005b      	lsls	r3, r3, #1
    d278:	3201      	adds	r2, #1
    d27a:	f103 0014 	add.w	r0, r3, #20
    d27e:	4288      	cmp	r0, r1
    d280:	d9f9      	bls.n	d276 <_dtoa_r+0x926>
    d282:	9b08      	ldr	r3, [sp, #32]
    d284:	606a      	str	r2, [r5, #4]
    d286:	2b0e      	cmp	r3, #14
    d288:	bf8c      	ite	hi
    d28a:	2700      	movhi	r7, #0
    d28c:	f007 0701 	andls.w	r7, r7, #1
    d290:	e49d      	b.n	cbce <_dtoa_r+0x27e>
    d292:	2201      	movs	r2, #1
    d294:	9216      	str	r2, [sp, #88]	; 0x58
    d296:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    d298:	18f3      	adds	r3, r6, r3
    d29a:	9311      	str	r3, [sp, #68]	; 0x44
    d29c:	1c59      	adds	r1, r3, #1
    d29e:	2900      	cmp	r1, #0
    d2a0:	bfc8      	it	gt
    d2a2:	9108      	strgt	r1, [sp, #32]
    d2a4:	dce0      	bgt.n	d268 <_dtoa_r+0x918>
    d2a6:	290e      	cmp	r1, #14
    d2a8:	bf8c      	ite	hi
    d2aa:	2700      	movhi	r7, #0
    d2ac:	f007 0701 	andls.w	r7, r7, #1
    d2b0:	9108      	str	r1, [sp, #32]
    d2b2:	e489      	b.n	cbc8 <_dtoa_r+0x278>
    d2b4:	2301      	movs	r3, #1
    d2b6:	9316      	str	r3, [sp, #88]	; 0x58
    d2b8:	e7ce      	b.n	d258 <_dtoa_r+0x908>
    d2ba:	2200      	movs	r2, #0
    d2bc:	9216      	str	r2, [sp, #88]	; 0x58
    d2be:	e7ea      	b.n	d296 <_dtoa_r+0x946>
    d2c0:	f04f 33ff 	mov.w	r3, #4294967295
    d2c4:	2700      	movs	r7, #0
    d2c6:	2001      	movs	r0, #1
    d2c8:	9311      	str	r3, [sp, #68]	; 0x44
    d2ca:	9016      	str	r0, [sp, #88]	; 0x58
    d2cc:	9308      	str	r3, [sp, #32]
    d2ce:	972b      	str	r7, [sp, #172]	; 0xac
    d2d0:	e47a      	b.n	cbc8 <_dtoa_r+0x278>
    d2d2:	f1b8 0f00 	cmp.w	r8, #0
    d2d6:	f47f aef2 	bne.w	d0be <_dtoa_r+0x76e>
    d2da:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    d2de:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    d2e2:	2b00      	cmp	r3, #0
    d2e4:	f47f aeeb 	bne.w	d0be <_dtoa_r+0x76e>
    d2e8:	f240 0300 	movw	r3, #0
    d2ec:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    d2f0:	ea09 0303 	and.w	r3, r9, r3
    d2f4:	2b00      	cmp	r3, #0
    d2f6:	f43f aee2 	beq.w	d0be <_dtoa_r+0x76e>
    d2fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    d2fc:	f10a 0a01 	add.w	sl, sl, #1
    d300:	2701      	movs	r7, #1
    d302:	3201      	adds	r2, #1
    d304:	920f      	str	r2, [sp, #60]	; 0x3c
    d306:	e6db      	b.n	d0c0 <_dtoa_r+0x770>
    d308:	4635      	mov	r5, r6
    d30a:	465c      	mov	r4, fp
    d30c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    d30e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    d312:	9612      	str	r6, [sp, #72]	; 0x48
    d314:	e738      	b.n	d188 <_dtoa_r+0x838>
    d316:	2000      	movs	r0, #0
    d318:	9006      	str	r0, [sp, #24]
    d31a:	900c      	str	r0, [sp, #48]	; 0x30
    d31c:	e714      	b.n	d148 <_dtoa_r+0x7f8>
    d31e:	4639      	mov	r1, r7
    d320:	4620      	mov	r0, r4
    d322:	f001 fe59 	bl	efd8 <_Bfree>
    d326:	e72a      	b.n	d17e <_dtoa_r+0x82e>
    d328:	f1c3 0320 	rsb	r3, r3, #32
    d32c:	2b04      	cmp	r3, #4
    d32e:	f340 8254 	ble.w	d7da <_dtoa_r+0xe8a>
    d332:	990f      	ldr	r1, [sp, #60]	; 0x3c
    d334:	3b04      	subs	r3, #4
    d336:	449a      	add	sl, r3
    d338:	18ed      	adds	r5, r5, r3
    d33a:	18c9      	adds	r1, r1, r3
    d33c:	910f      	str	r1, [sp, #60]	; 0x3c
    d33e:	e6cf      	b.n	d0e0 <_dtoa_r+0x790>
    d340:	9916      	ldr	r1, [sp, #88]	; 0x58
    d342:	2900      	cmp	r1, #0
    d344:	f000 8131 	beq.w	d5aa <_dtoa_r+0xc5a>
    d348:	2d00      	cmp	r5, #0
    d34a:	dd05      	ble.n	d358 <_dtoa_r+0xa08>
    d34c:	990c      	ldr	r1, [sp, #48]	; 0x30
    d34e:	462a      	mov	r2, r5
    d350:	4620      	mov	r0, r4
    d352:	f001 ff77 	bl	f244 <__lshift>
    d356:	900c      	str	r0, [sp, #48]	; 0x30
    d358:	2f00      	cmp	r7, #0
    d35a:	f040 81ea 	bne.w	d732 <_dtoa_r+0xde2>
    d35e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d362:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d364:	2301      	movs	r3, #1
    d366:	f008 0001 	and.w	r0, r8, #1
    d36a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    d36c:	9011      	str	r0, [sp, #68]	; 0x44
    d36e:	950f      	str	r5, [sp, #60]	; 0x3c
    d370:	461d      	mov	r5, r3
    d372:	960c      	str	r6, [sp, #48]	; 0x30
    d374:	9906      	ldr	r1, [sp, #24]
    d376:	4658      	mov	r0, fp
    d378:	f7ff fa5a 	bl	c830 <quorem>
    d37c:	4639      	mov	r1, r7
    d37e:	3030      	adds	r0, #48	; 0x30
    d380:	900b      	str	r0, [sp, #44]	; 0x2c
    d382:	4658      	mov	r0, fp
    d384:	f001 fcee 	bl	ed64 <__mcmp>
    d388:	9906      	ldr	r1, [sp, #24]
    d38a:	4652      	mov	r2, sl
    d38c:	4606      	mov	r6, r0
    d38e:	4620      	mov	r0, r4
    d390:	f001 fedc 	bl	f14c <__mdiff>
    d394:	68c3      	ldr	r3, [r0, #12]
    d396:	4680      	mov	r8, r0
    d398:	2b00      	cmp	r3, #0
    d39a:	d03d      	beq.n	d418 <_dtoa_r+0xac8>
    d39c:	f04f 0901 	mov.w	r9, #1
    d3a0:	4641      	mov	r1, r8
    d3a2:	4620      	mov	r0, r4
    d3a4:	f001 fe18 	bl	efd8 <_Bfree>
    d3a8:	992a      	ldr	r1, [sp, #168]	; 0xa8
    d3aa:	ea59 0101 	orrs.w	r1, r9, r1
    d3ae:	d103      	bne.n	d3b8 <_dtoa_r+0xa68>
    d3b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    d3b2:	2a00      	cmp	r2, #0
    d3b4:	f000 81eb 	beq.w	d78e <_dtoa_r+0xe3e>
    d3b8:	2e00      	cmp	r6, #0
    d3ba:	f2c0 819e 	blt.w	d6fa <_dtoa_r+0xdaa>
    d3be:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    d3c0:	4332      	orrs	r2, r6
    d3c2:	d103      	bne.n	d3cc <_dtoa_r+0xa7c>
    d3c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d3c6:	2b00      	cmp	r3, #0
    d3c8:	f000 8197 	beq.w	d6fa <_dtoa_r+0xdaa>
    d3cc:	f1b9 0f00 	cmp.w	r9, #0
    d3d0:	f300 81ce 	bgt.w	d770 <_dtoa_r+0xe20>
    d3d4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    d3d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    d3d8:	f801 2b01 	strb.w	r2, [r1], #1
    d3dc:	9b08      	ldr	r3, [sp, #32]
    d3de:	910f      	str	r1, [sp, #60]	; 0x3c
    d3e0:	429d      	cmp	r5, r3
    d3e2:	f000 81c2 	beq.w	d76a <_dtoa_r+0xe1a>
    d3e6:	4659      	mov	r1, fp
    d3e8:	220a      	movs	r2, #10
    d3ea:	2300      	movs	r3, #0
    d3ec:	4620      	mov	r0, r4
    d3ee:	f002 f82b 	bl	f448 <__multadd>
    d3f2:	4557      	cmp	r7, sl
    d3f4:	4639      	mov	r1, r7
    d3f6:	4683      	mov	fp, r0
    d3f8:	d014      	beq.n	d424 <_dtoa_r+0xad4>
    d3fa:	220a      	movs	r2, #10
    d3fc:	2300      	movs	r3, #0
    d3fe:	4620      	mov	r0, r4
    d400:	3501      	adds	r5, #1
    d402:	f002 f821 	bl	f448 <__multadd>
    d406:	4651      	mov	r1, sl
    d408:	220a      	movs	r2, #10
    d40a:	2300      	movs	r3, #0
    d40c:	4607      	mov	r7, r0
    d40e:	4620      	mov	r0, r4
    d410:	f002 f81a 	bl	f448 <__multadd>
    d414:	4682      	mov	sl, r0
    d416:	e7ad      	b.n	d374 <_dtoa_r+0xa24>
    d418:	4658      	mov	r0, fp
    d41a:	4641      	mov	r1, r8
    d41c:	f001 fca2 	bl	ed64 <__mcmp>
    d420:	4681      	mov	r9, r0
    d422:	e7bd      	b.n	d3a0 <_dtoa_r+0xa50>
    d424:	4620      	mov	r0, r4
    d426:	220a      	movs	r2, #10
    d428:	2300      	movs	r3, #0
    d42a:	3501      	adds	r5, #1
    d42c:	f002 f80c 	bl	f448 <__multadd>
    d430:	4607      	mov	r7, r0
    d432:	4682      	mov	sl, r0
    d434:	e79e      	b.n	d374 <_dtoa_r+0xa24>
    d436:	9612      	str	r6, [sp, #72]	; 0x48
    d438:	f8dd c020 	ldr.w	ip, [sp, #32]
    d43c:	e459      	b.n	ccf2 <_dtoa_r+0x3a2>
    d43e:	4275      	negs	r5, r6
    d440:	2d00      	cmp	r5, #0
    d442:	f040 8101 	bne.w	d648 <_dtoa_r+0xcf8>
    d446:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    d44a:	f04f 0802 	mov.w	r8, #2
    d44e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d452:	e40c      	b.n	cc6e <_dtoa_r+0x31e>
    d454:	f243 11a0 	movw	r1, #12704	; 0x31a0
    d458:	4642      	mov	r2, r8
    d45a:	f2c0 0101 	movt	r1, #1
    d45e:	464b      	mov	r3, r9
    d460:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    d464:	f8cd c00c 	str.w	ip, [sp, #12]
    d468:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d46a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    d46e:	f7fa fcbf 	bl	7df0 <__aeabi_dmul>
    d472:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    d476:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d47a:	f7fa fecb 	bl	8214 <__aeabi_d2iz>
    d47e:	4607      	mov	r7, r0
    d480:	f7fa fc50 	bl	7d24 <__aeabi_i2d>
    d484:	460b      	mov	r3, r1
    d486:	4602      	mov	r2, r0
    d488:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d48c:	f7fa fafc 	bl	7a88 <__aeabi_dsub>
    d490:	f107 0330 	add.w	r3, r7, #48	; 0x30
    d494:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d498:	f805 3b01 	strb.w	r3, [r5], #1
    d49c:	f8dd c00c 	ldr.w	ip, [sp, #12]
    d4a0:	f1bc 0f01 	cmp.w	ip, #1
    d4a4:	d029      	beq.n	d4fa <_dtoa_r+0xbaa>
    d4a6:	46d1      	mov	r9, sl
    d4a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d4ac:	46b2      	mov	sl, r6
    d4ae:	9e10      	ldr	r6, [sp, #64]	; 0x40
    d4b0:	951c      	str	r5, [sp, #112]	; 0x70
    d4b2:	2701      	movs	r7, #1
    d4b4:	4665      	mov	r5, ip
    d4b6:	46a0      	mov	r8, r4
    d4b8:	f240 0300 	movw	r3, #0
    d4bc:	2200      	movs	r2, #0
    d4be:	f2c4 0324 	movt	r3, #16420	; 0x4024
    d4c2:	f7fa fc95 	bl	7df0 <__aeabi_dmul>
    d4c6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d4ca:	f7fa fea3 	bl	8214 <__aeabi_d2iz>
    d4ce:	4604      	mov	r4, r0
    d4d0:	f7fa fc28 	bl	7d24 <__aeabi_i2d>
    d4d4:	3430      	adds	r4, #48	; 0x30
    d4d6:	4602      	mov	r2, r0
    d4d8:	460b      	mov	r3, r1
    d4da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d4de:	f7fa fad3 	bl	7a88 <__aeabi_dsub>
    d4e2:	55f4      	strb	r4, [r6, r7]
    d4e4:	3701      	adds	r7, #1
    d4e6:	42af      	cmp	r7, r5
    d4e8:	d1e6      	bne.n	d4b8 <_dtoa_r+0xb68>
    d4ea:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    d4ec:	3f01      	subs	r7, #1
    d4ee:	4656      	mov	r6, sl
    d4f0:	4644      	mov	r4, r8
    d4f2:	46ca      	mov	sl, r9
    d4f4:	19ed      	adds	r5, r5, r7
    d4f6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d4fa:	f240 0300 	movw	r3, #0
    d4fe:	2200      	movs	r2, #0
    d500:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    d504:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    d508:	f7fa fac0 	bl	7a8c <__adddf3>
    d50c:	4602      	mov	r2, r0
    d50e:	460b      	mov	r3, r1
    d510:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d514:	f004 fe44 	bl	121a0 <__aeabi_dcmpgt>
    d518:	b9f0      	cbnz	r0, d558 <_dtoa_r+0xc08>
    d51a:	f240 0100 	movw	r1, #0
    d51e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    d522:	2000      	movs	r0, #0
    d524:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    d528:	f7fa faae 	bl	7a88 <__aeabi_dsub>
    d52c:	4602      	mov	r2, r0
    d52e:	460b      	mov	r3, r1
    d530:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    d534:	f004 fe16 	bl	12164 <__aeabi_dcmplt>
    d538:	2800      	cmp	r0, #0
    d53a:	f43f acac 	beq.w	ce96 <_dtoa_r+0x546>
    d53e:	462b      	mov	r3, r5
    d540:	461d      	mov	r5, r3
    d542:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    d546:	2a30      	cmp	r2, #48	; 0x30
    d548:	d0fa      	beq.n	d540 <_dtoa_r+0xbf0>
    d54a:	e61d      	b.n	d188 <_dtoa_r+0x838>
    d54c:	9810      	ldr	r0, [sp, #64]	; 0x40
    d54e:	f7ff ba40 	b.w	c9d2 <_dtoa_r+0x82>
    d552:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    d556:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    d558:	9e12      	ldr	r6, [sp, #72]	; 0x48
    d55a:	9910      	ldr	r1, [sp, #64]	; 0x40
    d55c:	e550      	b.n	d000 <_dtoa_r+0x6b0>
    d55e:	4658      	mov	r0, fp
    d560:	9906      	ldr	r1, [sp, #24]
    d562:	f001 fbff 	bl	ed64 <__mcmp>
    d566:	2800      	cmp	r0, #0
    d568:	f6bf add0 	bge.w	d10c <_dtoa_r+0x7bc>
    d56c:	4659      	mov	r1, fp
    d56e:	4620      	mov	r0, r4
    d570:	220a      	movs	r2, #10
    d572:	2300      	movs	r3, #0
    d574:	f001 ff68 	bl	f448 <__multadd>
    d578:	9916      	ldr	r1, [sp, #88]	; 0x58
    d57a:	3e01      	subs	r6, #1
    d57c:	4683      	mov	fp, r0
    d57e:	2900      	cmp	r1, #0
    d580:	f040 8119 	bne.w	d7b6 <_dtoa_r+0xe66>
    d584:	9a11      	ldr	r2, [sp, #68]	; 0x44
    d586:	9208      	str	r2, [sp, #32]
    d588:	e5c0      	b.n	d10c <_dtoa_r+0x7bc>
    d58a:	9806      	ldr	r0, [sp, #24]
    d58c:	6903      	ldr	r3, [r0, #16]
    d58e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    d592:	6918      	ldr	r0, [r3, #16]
    d594:	f001 fb94 	bl	ecc0 <__hi0bits>
    d598:	f1c0 0320 	rsb	r3, r0, #32
    d59c:	e595      	b.n	d0ca <_dtoa_r+0x77a>
    d59e:	2101      	movs	r1, #1
    d5a0:	9111      	str	r1, [sp, #68]	; 0x44
    d5a2:	9108      	str	r1, [sp, #32]
    d5a4:	912b      	str	r1, [sp, #172]	; 0xac
    d5a6:	f7ff bb0f 	b.w	cbc8 <_dtoa_r+0x278>
    d5aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
    d5ac:	46b1      	mov	r9, r6
    d5ae:	9f16      	ldr	r7, [sp, #88]	; 0x58
    d5b0:	46aa      	mov	sl, r5
    d5b2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    d5b6:	9e08      	ldr	r6, [sp, #32]
    d5b8:	e002      	b.n	d5c0 <_dtoa_r+0xc70>
    d5ba:	f001 ff45 	bl	f448 <__multadd>
    d5be:	4683      	mov	fp, r0
    d5c0:	4641      	mov	r1, r8
    d5c2:	4658      	mov	r0, fp
    d5c4:	f7ff f934 	bl	c830 <quorem>
    d5c8:	3501      	adds	r5, #1
    d5ca:	220a      	movs	r2, #10
    d5cc:	2300      	movs	r3, #0
    d5ce:	4659      	mov	r1, fp
    d5d0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    d5d4:	f80a c007 	strb.w	ip, [sl, r7]
    d5d8:	3701      	adds	r7, #1
    d5da:	4620      	mov	r0, r4
    d5dc:	42be      	cmp	r6, r7
    d5de:	dcec      	bgt.n	d5ba <_dtoa_r+0xc6a>
    d5e0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    d5e4:	464e      	mov	r6, r9
    d5e6:	2700      	movs	r7, #0
    d5e8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    d5ec:	4659      	mov	r1, fp
    d5ee:	2201      	movs	r2, #1
    d5f0:	4620      	mov	r0, r4
    d5f2:	f001 fe27 	bl	f244 <__lshift>
    d5f6:	9906      	ldr	r1, [sp, #24]
    d5f8:	4683      	mov	fp, r0
    d5fa:	f001 fbb3 	bl	ed64 <__mcmp>
    d5fe:	2800      	cmp	r0, #0
    d600:	dd0f      	ble.n	d622 <_dtoa_r+0xcd2>
    d602:	9910      	ldr	r1, [sp, #64]	; 0x40
    d604:	e000      	b.n	d608 <_dtoa_r+0xcb8>
    d606:	461d      	mov	r5, r3
    d608:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    d60c:	1e6b      	subs	r3, r5, #1
    d60e:	2a39      	cmp	r2, #57	; 0x39
    d610:	f040 808c 	bne.w	d72c <_dtoa_r+0xddc>
    d614:	428b      	cmp	r3, r1
    d616:	d1f6      	bne.n	d606 <_dtoa_r+0xcb6>
    d618:	9910      	ldr	r1, [sp, #64]	; 0x40
    d61a:	2331      	movs	r3, #49	; 0x31
    d61c:	3601      	adds	r6, #1
    d61e:	700b      	strb	r3, [r1, #0]
    d620:	e59a      	b.n	d158 <_dtoa_r+0x808>
    d622:	d103      	bne.n	d62c <_dtoa_r+0xcdc>
    d624:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d626:	f010 0f01 	tst.w	r0, #1
    d62a:	d1ea      	bne.n	d602 <_dtoa_r+0xcb2>
    d62c:	462b      	mov	r3, r5
    d62e:	461d      	mov	r5, r3
    d630:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    d634:	2a30      	cmp	r2, #48	; 0x30
    d636:	d0fa      	beq.n	d62e <_dtoa_r+0xcde>
    d638:	e58e      	b.n	d158 <_dtoa_r+0x808>
    d63a:	4659      	mov	r1, fp
    d63c:	9a15      	ldr	r2, [sp, #84]	; 0x54
    d63e:	4620      	mov	r0, r4
    d640:	f001 ff46 	bl	f4d0 <__pow5mult>
    d644:	4683      	mov	fp, r0
    d646:	e528      	b.n	d09a <_dtoa_r+0x74a>
    d648:	f005 030f 	and.w	r3, r5, #15
    d64c:	f243 12a0 	movw	r2, #12704	; 0x31a0
    d650:	f2c0 0201 	movt	r2, #1
    d654:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    d658:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    d65c:	e9d3 2300 	ldrd	r2, r3, [r3]
    d660:	f7fa fbc6 	bl	7df0 <__aeabi_dmul>
    d664:	112d      	asrs	r5, r5, #4
    d666:	bf08      	it	eq
    d668:	f04f 0802 	moveq.w	r8, #2
    d66c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    d670:	f43f aafd 	beq.w	cc6e <_dtoa_r+0x31e>
    d674:	f243 2778 	movw	r7, #12920	; 0x3278
    d678:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    d67c:	f04f 0802 	mov.w	r8, #2
    d680:	f2c0 0701 	movt	r7, #1
    d684:	f015 0f01 	tst.w	r5, #1
    d688:	4610      	mov	r0, r2
    d68a:	4619      	mov	r1, r3
    d68c:	d007      	beq.n	d69e <_dtoa_r+0xd4e>
    d68e:	e9d7 2300 	ldrd	r2, r3, [r7]
    d692:	f108 0801 	add.w	r8, r8, #1
    d696:	f7fa fbab 	bl	7df0 <__aeabi_dmul>
    d69a:	4602      	mov	r2, r0
    d69c:	460b      	mov	r3, r1
    d69e:	3708      	adds	r7, #8
    d6a0:	106d      	asrs	r5, r5, #1
    d6a2:	d1ef      	bne.n	d684 <_dtoa_r+0xd34>
    d6a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    d6a8:	f7ff bae1 	b.w	cc6e <_dtoa_r+0x31e>
    d6ac:	9915      	ldr	r1, [sp, #84]	; 0x54
    d6ae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    d6b0:	1a5b      	subs	r3, r3, r1
    d6b2:	18c9      	adds	r1, r1, r3
    d6b4:	18d2      	adds	r2, r2, r3
    d6b6:	9115      	str	r1, [sp, #84]	; 0x54
    d6b8:	9217      	str	r2, [sp, #92]	; 0x5c
    d6ba:	e5a0      	b.n	d1fe <_dtoa_r+0x8ae>
    d6bc:	4659      	mov	r1, fp
    d6be:	4620      	mov	r0, r4
    d6c0:	f001 ff06 	bl	f4d0 <__pow5mult>
    d6c4:	4683      	mov	fp, r0
    d6c6:	e4e8      	b.n	d09a <_dtoa_r+0x74a>
    d6c8:	9919      	ldr	r1, [sp, #100]	; 0x64
    d6ca:	2900      	cmp	r1, #0
    d6cc:	d047      	beq.n	d75e <_dtoa_r+0xe0e>
    d6ce:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    d6d2:	9f15      	ldr	r7, [sp, #84]	; 0x54
    d6d4:	3303      	adds	r3, #3
    d6d6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d6d8:	e597      	b.n	d20a <_dtoa_r+0x8ba>
    d6da:	3201      	adds	r2, #1
    d6dc:	b2d2      	uxtb	r2, r2
    d6de:	e49d      	b.n	d01c <_dtoa_r+0x6cc>
    d6e0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    d6e4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    d6e8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    d6ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    d6ec:	f7ff bbd3 	b.w	ce96 <_dtoa_r+0x546>
    d6f0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    d6f2:	2300      	movs	r3, #0
    d6f4:	9808      	ldr	r0, [sp, #32]
    d6f6:	1a0d      	subs	r5, r1, r0
    d6f8:	e587      	b.n	d20a <_dtoa_r+0x8ba>
    d6fa:	f1b9 0f00 	cmp.w	r9, #0
    d6fe:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d700:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d702:	dd0f      	ble.n	d724 <_dtoa_r+0xdd4>
    d704:	4659      	mov	r1, fp
    d706:	2201      	movs	r2, #1
    d708:	4620      	mov	r0, r4
    d70a:	f001 fd9b 	bl	f244 <__lshift>
    d70e:	9906      	ldr	r1, [sp, #24]
    d710:	4683      	mov	fp, r0
    d712:	f001 fb27 	bl	ed64 <__mcmp>
    d716:	2800      	cmp	r0, #0
    d718:	dd47      	ble.n	d7aa <_dtoa_r+0xe5a>
    d71a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    d71c:	2939      	cmp	r1, #57	; 0x39
    d71e:	d031      	beq.n	d784 <_dtoa_r+0xe34>
    d720:	3101      	adds	r1, #1
    d722:	910b      	str	r1, [sp, #44]	; 0x2c
    d724:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    d726:	f805 2b01 	strb.w	r2, [r5], #1
    d72a:	e515      	b.n	d158 <_dtoa_r+0x808>
    d72c:	3201      	adds	r2, #1
    d72e:	701a      	strb	r2, [r3, #0]
    d730:	e512      	b.n	d158 <_dtoa_r+0x808>
    d732:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    d734:	4620      	mov	r0, r4
    d736:	6851      	ldr	r1, [r2, #4]
    d738:	f001 fc6a 	bl	f010 <_Balloc>
    d73c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    d73e:	f103 010c 	add.w	r1, r3, #12
    d742:	691a      	ldr	r2, [r3, #16]
    d744:	3202      	adds	r2, #2
    d746:	0092      	lsls	r2, r2, #2
    d748:	4605      	mov	r5, r0
    d74a:	300c      	adds	r0, #12
    d74c:	f001 f926 	bl	e99c <memcpy>
    d750:	4620      	mov	r0, r4
    d752:	4629      	mov	r1, r5
    d754:	2201      	movs	r2, #1
    d756:	f001 fd75 	bl	f244 <__lshift>
    d75a:	4682      	mov	sl, r0
    d75c:	e601      	b.n	d362 <_dtoa_r+0xa12>
    d75e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    d760:	9f15      	ldr	r7, [sp, #84]	; 0x54
    d762:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d764:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    d768:	e54f      	b.n	d20a <_dtoa_r+0x8ba>
    d76a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d76c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d76e:	e73d      	b.n	d5ec <_dtoa_r+0xc9c>
    d770:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    d772:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d774:	2b39      	cmp	r3, #57	; 0x39
    d776:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d778:	d004      	beq.n	d784 <_dtoa_r+0xe34>
    d77a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d77c:	1c43      	adds	r3, r0, #1
    d77e:	f805 3b01 	strb.w	r3, [r5], #1
    d782:	e4e9      	b.n	d158 <_dtoa_r+0x808>
    d784:	2339      	movs	r3, #57	; 0x39
    d786:	f805 3b01 	strb.w	r3, [r5], #1
    d78a:	9910      	ldr	r1, [sp, #64]	; 0x40
    d78c:	e73c      	b.n	d608 <_dtoa_r+0xcb8>
    d78e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d790:	4633      	mov	r3, r6
    d792:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    d794:	2839      	cmp	r0, #57	; 0x39
    d796:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    d798:	d0f4      	beq.n	d784 <_dtoa_r+0xe34>
    d79a:	2b00      	cmp	r3, #0
    d79c:	dd01      	ble.n	d7a2 <_dtoa_r+0xe52>
    d79e:	3001      	adds	r0, #1
    d7a0:	900b      	str	r0, [sp, #44]	; 0x2c
    d7a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    d7a4:	f805 1b01 	strb.w	r1, [r5], #1
    d7a8:	e4d6      	b.n	d158 <_dtoa_r+0x808>
    d7aa:	d1bb      	bne.n	d724 <_dtoa_r+0xdd4>
    d7ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d7ae:	f010 0f01 	tst.w	r0, #1
    d7b2:	d0b7      	beq.n	d724 <_dtoa_r+0xdd4>
    d7b4:	e7b1      	b.n	d71a <_dtoa_r+0xdca>
    d7b6:	2300      	movs	r3, #0
    d7b8:	990c      	ldr	r1, [sp, #48]	; 0x30
    d7ba:	4620      	mov	r0, r4
    d7bc:	220a      	movs	r2, #10
    d7be:	f001 fe43 	bl	f448 <__multadd>
    d7c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d7c4:	9308      	str	r3, [sp, #32]
    d7c6:	900c      	str	r0, [sp, #48]	; 0x30
    d7c8:	e4a0      	b.n	d10c <_dtoa_r+0x7bc>
    d7ca:	9908      	ldr	r1, [sp, #32]
    d7cc:	290e      	cmp	r1, #14
    d7ce:	bf8c      	ite	hi
    d7d0:	2700      	movhi	r7, #0
    d7d2:	f007 0701 	andls.w	r7, r7, #1
    d7d6:	f7ff b9fa 	b.w	cbce <_dtoa_r+0x27e>
    d7da:	f43f ac81 	beq.w	d0e0 <_dtoa_r+0x790>
    d7de:	331c      	adds	r3, #28
    d7e0:	e479      	b.n	d0d6 <_dtoa_r+0x786>
    d7e2:	2701      	movs	r7, #1
    d7e4:	f7ff b98a 	b.w	cafc <_dtoa_r+0x1ac>

0000d7e8 <_fflush_r>:
    d7e8:	690b      	ldr	r3, [r1, #16]
    d7ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d7ee:	460c      	mov	r4, r1
    d7f0:	4680      	mov	r8, r0
    d7f2:	2b00      	cmp	r3, #0
    d7f4:	d071      	beq.n	d8da <_fflush_r+0xf2>
    d7f6:	b110      	cbz	r0, d7fe <_fflush_r+0x16>
    d7f8:	6983      	ldr	r3, [r0, #24]
    d7fa:	2b00      	cmp	r3, #0
    d7fc:	d078      	beq.n	d8f0 <_fflush_r+0x108>
    d7fe:	f243 03f8 	movw	r3, #12536	; 0x30f8
    d802:	f2c0 0301 	movt	r3, #1
    d806:	429c      	cmp	r4, r3
    d808:	bf08      	it	eq
    d80a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    d80e:	d010      	beq.n	d832 <_fflush_r+0x4a>
    d810:	f243 1318 	movw	r3, #12568	; 0x3118
    d814:	f2c0 0301 	movt	r3, #1
    d818:	429c      	cmp	r4, r3
    d81a:	bf08      	it	eq
    d81c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    d820:	d007      	beq.n	d832 <_fflush_r+0x4a>
    d822:	f243 1338 	movw	r3, #12600	; 0x3138
    d826:	f2c0 0301 	movt	r3, #1
    d82a:	429c      	cmp	r4, r3
    d82c:	bf08      	it	eq
    d82e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    d832:	89a3      	ldrh	r3, [r4, #12]
    d834:	b21a      	sxth	r2, r3
    d836:	f012 0f08 	tst.w	r2, #8
    d83a:	d135      	bne.n	d8a8 <_fflush_r+0xc0>
    d83c:	6862      	ldr	r2, [r4, #4]
    d83e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    d842:	81a3      	strh	r3, [r4, #12]
    d844:	2a00      	cmp	r2, #0
    d846:	dd5e      	ble.n	d906 <_fflush_r+0x11e>
    d848:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d84a:	2e00      	cmp	r6, #0
    d84c:	d045      	beq.n	d8da <_fflush_r+0xf2>
    d84e:	b29b      	uxth	r3, r3
    d850:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    d854:	bf18      	it	ne
    d856:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    d858:	d059      	beq.n	d90e <_fflush_r+0x126>
    d85a:	f013 0f04 	tst.w	r3, #4
    d85e:	d14a      	bne.n	d8f6 <_fflush_r+0x10e>
    d860:	2300      	movs	r3, #0
    d862:	4640      	mov	r0, r8
    d864:	6a21      	ldr	r1, [r4, #32]
    d866:	462a      	mov	r2, r5
    d868:	47b0      	blx	r6
    d86a:	4285      	cmp	r5, r0
    d86c:	d138      	bne.n	d8e0 <_fflush_r+0xf8>
    d86e:	89a1      	ldrh	r1, [r4, #12]
    d870:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    d874:	6922      	ldr	r2, [r4, #16]
    d876:	f2c0 0300 	movt	r3, #0
    d87a:	ea01 0303 	and.w	r3, r1, r3
    d87e:	2100      	movs	r1, #0
    d880:	6061      	str	r1, [r4, #4]
    d882:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    d886:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d888:	81a3      	strh	r3, [r4, #12]
    d88a:	6022      	str	r2, [r4, #0]
    d88c:	bf18      	it	ne
    d88e:	6565      	strne	r5, [r4, #84]	; 0x54
    d890:	b319      	cbz	r1, d8da <_fflush_r+0xf2>
    d892:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d896:	4299      	cmp	r1, r3
    d898:	d002      	beq.n	d8a0 <_fflush_r+0xb8>
    d89a:	4640      	mov	r0, r8
    d89c:	f000 f998 	bl	dbd0 <_free_r>
    d8a0:	2000      	movs	r0, #0
    d8a2:	6360      	str	r0, [r4, #52]	; 0x34
    d8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d8a8:	6926      	ldr	r6, [r4, #16]
    d8aa:	b1b6      	cbz	r6, d8da <_fflush_r+0xf2>
    d8ac:	6825      	ldr	r5, [r4, #0]
    d8ae:	6026      	str	r6, [r4, #0]
    d8b0:	1bad      	subs	r5, r5, r6
    d8b2:	f012 0f03 	tst.w	r2, #3
    d8b6:	bf0c      	ite	eq
    d8b8:	6963      	ldreq	r3, [r4, #20]
    d8ba:	2300      	movne	r3, #0
    d8bc:	60a3      	str	r3, [r4, #8]
    d8be:	e00a      	b.n	d8d6 <_fflush_r+0xee>
    d8c0:	4632      	mov	r2, r6
    d8c2:	462b      	mov	r3, r5
    d8c4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    d8c6:	4640      	mov	r0, r8
    d8c8:	6a21      	ldr	r1, [r4, #32]
    d8ca:	47b8      	blx	r7
    d8cc:	2800      	cmp	r0, #0
    d8ce:	ebc0 0505 	rsb	r5, r0, r5
    d8d2:	4406      	add	r6, r0
    d8d4:	dd04      	ble.n	d8e0 <_fflush_r+0xf8>
    d8d6:	2d00      	cmp	r5, #0
    d8d8:	dcf2      	bgt.n	d8c0 <_fflush_r+0xd8>
    d8da:	2000      	movs	r0, #0
    d8dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d8e0:	89a3      	ldrh	r3, [r4, #12]
    d8e2:	f04f 30ff 	mov.w	r0, #4294967295
    d8e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d8ea:	81a3      	strh	r3, [r4, #12]
    d8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d8f0:	f000 f8ea 	bl	dac8 <__sinit>
    d8f4:	e783      	b.n	d7fe <_fflush_r+0x16>
    d8f6:	6862      	ldr	r2, [r4, #4]
    d8f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    d8fa:	1aad      	subs	r5, r5, r2
    d8fc:	2b00      	cmp	r3, #0
    d8fe:	d0af      	beq.n	d860 <_fflush_r+0x78>
    d900:	6c23      	ldr	r3, [r4, #64]	; 0x40
    d902:	1aed      	subs	r5, r5, r3
    d904:	e7ac      	b.n	d860 <_fflush_r+0x78>
    d906:	6c22      	ldr	r2, [r4, #64]	; 0x40
    d908:	2a00      	cmp	r2, #0
    d90a:	dc9d      	bgt.n	d848 <_fflush_r+0x60>
    d90c:	e7e5      	b.n	d8da <_fflush_r+0xf2>
    d90e:	2301      	movs	r3, #1
    d910:	4640      	mov	r0, r8
    d912:	6a21      	ldr	r1, [r4, #32]
    d914:	47b0      	blx	r6
    d916:	f1b0 3fff 	cmp.w	r0, #4294967295
    d91a:	4605      	mov	r5, r0
    d91c:	d002      	beq.n	d924 <_fflush_r+0x13c>
    d91e:	89a3      	ldrh	r3, [r4, #12]
    d920:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d922:	e79a      	b.n	d85a <_fflush_r+0x72>
    d924:	f8d8 3000 	ldr.w	r3, [r8]
    d928:	2b1d      	cmp	r3, #29
    d92a:	d0d6      	beq.n	d8da <_fflush_r+0xf2>
    d92c:	89a3      	ldrh	r3, [r4, #12]
    d92e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d932:	81a3      	strh	r3, [r4, #12]
    d934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000d938 <fflush>:
    d938:	4601      	mov	r1, r0
    d93a:	b128      	cbz	r0, d948 <fflush+0x10>
    d93c:	f240 036c 	movw	r3, #108	; 0x6c
    d940:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d944:	6818      	ldr	r0, [r3, #0]
    d946:	e74f      	b.n	d7e8 <_fflush_r>
    d948:	f642 732c 	movw	r3, #12076	; 0x2f2c
    d94c:	f24d 71e9 	movw	r1, #55273	; 0xd7e9
    d950:	f2c0 0301 	movt	r3, #1
    d954:	f2c0 0100 	movt	r1, #0
    d958:	6818      	ldr	r0, [r3, #0]
    d95a:	f000 bbb3 	b.w	e0c4 <_fwalk_reent>
    d95e:	bf00      	nop

0000d960 <__sfp_lock_acquire>:
    d960:	4770      	bx	lr
    d962:	bf00      	nop

0000d964 <__sfp_lock_release>:
    d964:	4770      	bx	lr
    d966:	bf00      	nop

0000d968 <__sinit_lock_acquire>:
    d968:	4770      	bx	lr
    d96a:	bf00      	nop

0000d96c <__sinit_lock_release>:
    d96c:	4770      	bx	lr
    d96e:	bf00      	nop

0000d970 <__fp_lock>:
    d970:	2000      	movs	r0, #0
    d972:	4770      	bx	lr

0000d974 <__fp_unlock>:
    d974:	2000      	movs	r0, #0
    d976:	4770      	bx	lr

0000d978 <__fp_unlock_all>:
    d978:	f240 036c 	movw	r3, #108	; 0x6c
    d97c:	f64d 1175 	movw	r1, #55669	; 0xd975
    d980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d984:	f2c0 0100 	movt	r1, #0
    d988:	6818      	ldr	r0, [r3, #0]
    d98a:	f000 bbc5 	b.w	e118 <_fwalk>
    d98e:	bf00      	nop

0000d990 <__fp_lock_all>:
    d990:	f240 036c 	movw	r3, #108	; 0x6c
    d994:	f64d 1171 	movw	r1, #55665	; 0xd971
    d998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d99c:	f2c0 0100 	movt	r1, #0
    d9a0:	6818      	ldr	r0, [r3, #0]
    d9a2:	f000 bbb9 	b.w	e118 <_fwalk>
    d9a6:	bf00      	nop

0000d9a8 <_cleanup_r>:
    d9a8:	f241 41f9 	movw	r1, #5369	; 0x14f9
    d9ac:	f2c0 0101 	movt	r1, #1
    d9b0:	f000 bbb2 	b.w	e118 <_fwalk>

0000d9b4 <_cleanup>:
    d9b4:	f642 732c 	movw	r3, #12076	; 0x2f2c
    d9b8:	f2c0 0301 	movt	r3, #1
    d9bc:	6818      	ldr	r0, [r3, #0]
    d9be:	e7f3      	b.n	d9a8 <_cleanup_r>

0000d9c0 <std>:
    d9c0:	b510      	push	{r4, lr}
    d9c2:	4604      	mov	r4, r0
    d9c4:	2300      	movs	r3, #0
    d9c6:	305c      	adds	r0, #92	; 0x5c
    d9c8:	81a1      	strh	r1, [r4, #12]
    d9ca:	4619      	mov	r1, r3
    d9cc:	81e2      	strh	r2, [r4, #14]
    d9ce:	2208      	movs	r2, #8
    d9d0:	6023      	str	r3, [r4, #0]
    d9d2:	6063      	str	r3, [r4, #4]
    d9d4:	60a3      	str	r3, [r4, #8]
    d9d6:	6663      	str	r3, [r4, #100]	; 0x64
    d9d8:	6123      	str	r3, [r4, #16]
    d9da:	6163      	str	r3, [r4, #20]
    d9dc:	61a3      	str	r3, [r4, #24]
    d9de:	f001 f901 	bl	ebe4 <memset>
    d9e2:	f64f 3021 	movw	r0, #64289	; 0xfb21
    d9e6:	f64f 21e5 	movw	r1, #64229	; 0xfae5
    d9ea:	f64f 22bd 	movw	r2, #64189	; 0xfabd
    d9ee:	f64f 23b5 	movw	r3, #64181	; 0xfab5
    d9f2:	f2c0 0000 	movt	r0, #0
    d9f6:	f2c0 0100 	movt	r1, #0
    d9fa:	f2c0 0200 	movt	r2, #0
    d9fe:	f2c0 0300 	movt	r3, #0
    da02:	6260      	str	r0, [r4, #36]	; 0x24
    da04:	62a1      	str	r1, [r4, #40]	; 0x28
    da06:	62e2      	str	r2, [r4, #44]	; 0x2c
    da08:	6323      	str	r3, [r4, #48]	; 0x30
    da0a:	6224      	str	r4, [r4, #32]
    da0c:	bd10      	pop	{r4, pc}
    da0e:	bf00      	nop

0000da10 <__sfmoreglue>:
    da10:	b570      	push	{r4, r5, r6, lr}
    da12:	2568      	movs	r5, #104	; 0x68
    da14:	460e      	mov	r6, r1
    da16:	fb05 f501 	mul.w	r5, r5, r1
    da1a:	f105 010c 	add.w	r1, r5, #12
    da1e:	f000 fc67 	bl	e2f0 <_malloc_r>
    da22:	4604      	mov	r4, r0
    da24:	b148      	cbz	r0, da3a <__sfmoreglue+0x2a>
    da26:	f100 030c 	add.w	r3, r0, #12
    da2a:	2100      	movs	r1, #0
    da2c:	6046      	str	r6, [r0, #4]
    da2e:	462a      	mov	r2, r5
    da30:	4618      	mov	r0, r3
    da32:	6021      	str	r1, [r4, #0]
    da34:	60a3      	str	r3, [r4, #8]
    da36:	f001 f8d5 	bl	ebe4 <memset>
    da3a:	4620      	mov	r0, r4
    da3c:	bd70      	pop	{r4, r5, r6, pc}
    da3e:	bf00      	nop

0000da40 <__sfp>:
    da40:	f642 732c 	movw	r3, #12076	; 0x2f2c
    da44:	f2c0 0301 	movt	r3, #1
    da48:	b570      	push	{r4, r5, r6, lr}
    da4a:	681d      	ldr	r5, [r3, #0]
    da4c:	4606      	mov	r6, r0
    da4e:	69ab      	ldr	r3, [r5, #24]
    da50:	2b00      	cmp	r3, #0
    da52:	d02a      	beq.n	daaa <__sfp+0x6a>
    da54:	35d8      	adds	r5, #216	; 0xd8
    da56:	686b      	ldr	r3, [r5, #4]
    da58:	68ac      	ldr	r4, [r5, #8]
    da5a:	3b01      	subs	r3, #1
    da5c:	d503      	bpl.n	da66 <__sfp+0x26>
    da5e:	e020      	b.n	daa2 <__sfp+0x62>
    da60:	3468      	adds	r4, #104	; 0x68
    da62:	3b01      	subs	r3, #1
    da64:	d41d      	bmi.n	daa2 <__sfp+0x62>
    da66:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    da6a:	2a00      	cmp	r2, #0
    da6c:	d1f8      	bne.n	da60 <__sfp+0x20>
    da6e:	2500      	movs	r5, #0
    da70:	f04f 33ff 	mov.w	r3, #4294967295
    da74:	6665      	str	r5, [r4, #100]	; 0x64
    da76:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    da7a:	81e3      	strh	r3, [r4, #14]
    da7c:	4629      	mov	r1, r5
    da7e:	f04f 0301 	mov.w	r3, #1
    da82:	6025      	str	r5, [r4, #0]
    da84:	81a3      	strh	r3, [r4, #12]
    da86:	2208      	movs	r2, #8
    da88:	60a5      	str	r5, [r4, #8]
    da8a:	6065      	str	r5, [r4, #4]
    da8c:	6125      	str	r5, [r4, #16]
    da8e:	6165      	str	r5, [r4, #20]
    da90:	61a5      	str	r5, [r4, #24]
    da92:	f001 f8a7 	bl	ebe4 <memset>
    da96:	64e5      	str	r5, [r4, #76]	; 0x4c
    da98:	6365      	str	r5, [r4, #52]	; 0x34
    da9a:	63a5      	str	r5, [r4, #56]	; 0x38
    da9c:	64a5      	str	r5, [r4, #72]	; 0x48
    da9e:	4620      	mov	r0, r4
    daa0:	bd70      	pop	{r4, r5, r6, pc}
    daa2:	6828      	ldr	r0, [r5, #0]
    daa4:	b128      	cbz	r0, dab2 <__sfp+0x72>
    daa6:	4605      	mov	r5, r0
    daa8:	e7d5      	b.n	da56 <__sfp+0x16>
    daaa:	4628      	mov	r0, r5
    daac:	f000 f80c 	bl	dac8 <__sinit>
    dab0:	e7d0      	b.n	da54 <__sfp+0x14>
    dab2:	4630      	mov	r0, r6
    dab4:	2104      	movs	r1, #4
    dab6:	f7ff ffab 	bl	da10 <__sfmoreglue>
    daba:	6028      	str	r0, [r5, #0]
    dabc:	2800      	cmp	r0, #0
    dabe:	d1f2      	bne.n	daa6 <__sfp+0x66>
    dac0:	230c      	movs	r3, #12
    dac2:	4604      	mov	r4, r0
    dac4:	6033      	str	r3, [r6, #0]
    dac6:	e7ea      	b.n	da9e <__sfp+0x5e>

0000dac8 <__sinit>:
    dac8:	b570      	push	{r4, r5, r6, lr}
    daca:	6986      	ldr	r6, [r0, #24]
    dacc:	4604      	mov	r4, r0
    dace:	b106      	cbz	r6, dad2 <__sinit+0xa>
    dad0:	bd70      	pop	{r4, r5, r6, pc}
    dad2:	f64d 13a9 	movw	r3, #55721	; 0xd9a9
    dad6:	2501      	movs	r5, #1
    dad8:	f2c0 0300 	movt	r3, #0
    dadc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    dae0:	6283      	str	r3, [r0, #40]	; 0x28
    dae2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    dae6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    daea:	6185      	str	r5, [r0, #24]
    daec:	f7ff ffa8 	bl	da40 <__sfp>
    daf0:	6060      	str	r0, [r4, #4]
    daf2:	4620      	mov	r0, r4
    daf4:	f7ff ffa4 	bl	da40 <__sfp>
    daf8:	60a0      	str	r0, [r4, #8]
    dafa:	4620      	mov	r0, r4
    dafc:	f7ff ffa0 	bl	da40 <__sfp>
    db00:	4632      	mov	r2, r6
    db02:	2104      	movs	r1, #4
    db04:	4623      	mov	r3, r4
    db06:	60e0      	str	r0, [r4, #12]
    db08:	6860      	ldr	r0, [r4, #4]
    db0a:	f7ff ff59 	bl	d9c0 <std>
    db0e:	462a      	mov	r2, r5
    db10:	68a0      	ldr	r0, [r4, #8]
    db12:	2109      	movs	r1, #9
    db14:	4623      	mov	r3, r4
    db16:	f7ff ff53 	bl	d9c0 <std>
    db1a:	4623      	mov	r3, r4
    db1c:	68e0      	ldr	r0, [r4, #12]
    db1e:	2112      	movs	r1, #18
    db20:	2202      	movs	r2, #2
    db22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    db26:	e74b      	b.n	d9c0 <std>

0000db28 <_malloc_trim_r>:
    db28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    db2a:	f240 1478 	movw	r4, #376	; 0x178
    db2e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    db32:	460f      	mov	r7, r1
    db34:	4605      	mov	r5, r0
    db36:	f001 f8bf 	bl	ecb8 <__malloc_lock>
    db3a:	68a3      	ldr	r3, [r4, #8]
    db3c:	685e      	ldr	r6, [r3, #4]
    db3e:	f026 0603 	bic.w	r6, r6, #3
    db42:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    db46:	330f      	adds	r3, #15
    db48:	1bdf      	subs	r7, r3, r7
    db4a:	0b3f      	lsrs	r7, r7, #12
    db4c:	3f01      	subs	r7, #1
    db4e:	033f      	lsls	r7, r7, #12
    db50:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    db54:	db07      	blt.n	db66 <_malloc_trim_r+0x3e>
    db56:	2100      	movs	r1, #0
    db58:	4628      	mov	r0, r5
    db5a:	f001 ff57 	bl	fa0c <_sbrk_r>
    db5e:	68a3      	ldr	r3, [r4, #8]
    db60:	18f3      	adds	r3, r6, r3
    db62:	4283      	cmp	r3, r0
    db64:	d004      	beq.n	db70 <_malloc_trim_r+0x48>
    db66:	4628      	mov	r0, r5
    db68:	f001 f8a8 	bl	ecbc <__malloc_unlock>
    db6c:	2000      	movs	r0, #0
    db6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    db70:	4279      	negs	r1, r7
    db72:	4628      	mov	r0, r5
    db74:	f001 ff4a 	bl	fa0c <_sbrk_r>
    db78:	f1b0 3fff 	cmp.w	r0, #4294967295
    db7c:	d010      	beq.n	dba0 <_malloc_trim_r+0x78>
    db7e:	68a2      	ldr	r2, [r4, #8]
    db80:	f240 53e0 	movw	r3, #1504	; 0x5e0
    db84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db88:	1bf6      	subs	r6, r6, r7
    db8a:	f046 0601 	orr.w	r6, r6, #1
    db8e:	4628      	mov	r0, r5
    db90:	6056      	str	r6, [r2, #4]
    db92:	681a      	ldr	r2, [r3, #0]
    db94:	1bd7      	subs	r7, r2, r7
    db96:	601f      	str	r7, [r3, #0]
    db98:	f001 f890 	bl	ecbc <__malloc_unlock>
    db9c:	2001      	movs	r0, #1
    db9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    dba0:	2100      	movs	r1, #0
    dba2:	4628      	mov	r0, r5
    dba4:	f001 ff32 	bl	fa0c <_sbrk_r>
    dba8:	68a3      	ldr	r3, [r4, #8]
    dbaa:	1ac2      	subs	r2, r0, r3
    dbac:	2a0f      	cmp	r2, #15
    dbae:	ddda      	ble.n	db66 <_malloc_trim_r+0x3e>
    dbb0:	f240 5480 	movw	r4, #1408	; 0x580
    dbb4:	f240 51e0 	movw	r1, #1504	; 0x5e0
    dbb8:	f2c2 0400 	movt	r4, #8192	; 0x2000
    dbbc:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dbc0:	f042 0201 	orr.w	r2, r2, #1
    dbc4:	6824      	ldr	r4, [r4, #0]
    dbc6:	1b00      	subs	r0, r0, r4
    dbc8:	6008      	str	r0, [r1, #0]
    dbca:	605a      	str	r2, [r3, #4]
    dbcc:	e7cb      	b.n	db66 <_malloc_trim_r+0x3e>
    dbce:	bf00      	nop

0000dbd0 <_free_r>:
    dbd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dbd4:	4605      	mov	r5, r0
    dbd6:	460c      	mov	r4, r1
    dbd8:	2900      	cmp	r1, #0
    dbda:	f000 8088 	beq.w	dcee <_free_r+0x11e>
    dbde:	f001 f86b 	bl	ecb8 <__malloc_lock>
    dbe2:	f1a4 0208 	sub.w	r2, r4, #8
    dbe6:	f240 1078 	movw	r0, #376	; 0x178
    dbea:	6856      	ldr	r6, [r2, #4]
    dbec:	f2c2 0000 	movt	r0, #8192	; 0x2000
    dbf0:	f026 0301 	bic.w	r3, r6, #1
    dbf4:	f8d0 c008 	ldr.w	ip, [r0, #8]
    dbf8:	18d1      	adds	r1, r2, r3
    dbfa:	458c      	cmp	ip, r1
    dbfc:	684f      	ldr	r7, [r1, #4]
    dbfe:	f027 0703 	bic.w	r7, r7, #3
    dc02:	f000 8095 	beq.w	dd30 <_free_r+0x160>
    dc06:	f016 0601 	ands.w	r6, r6, #1
    dc0a:	604f      	str	r7, [r1, #4]
    dc0c:	d05f      	beq.n	dcce <_free_r+0xfe>
    dc0e:	2600      	movs	r6, #0
    dc10:	19cc      	adds	r4, r1, r7
    dc12:	6864      	ldr	r4, [r4, #4]
    dc14:	f014 0f01 	tst.w	r4, #1
    dc18:	d106      	bne.n	dc28 <_free_r+0x58>
    dc1a:	19db      	adds	r3, r3, r7
    dc1c:	2e00      	cmp	r6, #0
    dc1e:	d07a      	beq.n	dd16 <_free_r+0x146>
    dc20:	688c      	ldr	r4, [r1, #8]
    dc22:	68c9      	ldr	r1, [r1, #12]
    dc24:	608c      	str	r4, [r1, #8]
    dc26:	60e1      	str	r1, [r4, #12]
    dc28:	f043 0101 	orr.w	r1, r3, #1
    dc2c:	50d3      	str	r3, [r2, r3]
    dc2e:	6051      	str	r1, [r2, #4]
    dc30:	2e00      	cmp	r6, #0
    dc32:	d147      	bne.n	dcc4 <_free_r+0xf4>
    dc34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    dc38:	d35b      	bcc.n	dcf2 <_free_r+0x122>
    dc3a:	0a59      	lsrs	r1, r3, #9
    dc3c:	2904      	cmp	r1, #4
    dc3e:	bf9e      	ittt	ls
    dc40:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    dc44:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    dc48:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    dc4c:	d928      	bls.n	dca0 <_free_r+0xd0>
    dc4e:	2914      	cmp	r1, #20
    dc50:	bf9c      	itt	ls
    dc52:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    dc56:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    dc5a:	d921      	bls.n	dca0 <_free_r+0xd0>
    dc5c:	2954      	cmp	r1, #84	; 0x54
    dc5e:	bf9e      	ittt	ls
    dc60:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    dc64:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    dc68:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    dc6c:	d918      	bls.n	dca0 <_free_r+0xd0>
    dc6e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    dc72:	bf9e      	ittt	ls
    dc74:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    dc78:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    dc7c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    dc80:	d90e      	bls.n	dca0 <_free_r+0xd0>
    dc82:	f240 5c54 	movw	ip, #1364	; 0x554
    dc86:	4561      	cmp	r1, ip
    dc88:	bf95      	itete	ls
    dc8a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    dc8e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    dc92:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    dc96:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    dc9a:	bf98      	it	ls
    dc9c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    dca0:	1904      	adds	r4, r0, r4
    dca2:	68a1      	ldr	r1, [r4, #8]
    dca4:	42a1      	cmp	r1, r4
    dca6:	d103      	bne.n	dcb0 <_free_r+0xe0>
    dca8:	e064      	b.n	dd74 <_free_r+0x1a4>
    dcaa:	6889      	ldr	r1, [r1, #8]
    dcac:	428c      	cmp	r4, r1
    dcae:	d004      	beq.n	dcba <_free_r+0xea>
    dcb0:	6848      	ldr	r0, [r1, #4]
    dcb2:	f020 0003 	bic.w	r0, r0, #3
    dcb6:	4283      	cmp	r3, r0
    dcb8:	d3f7      	bcc.n	dcaa <_free_r+0xda>
    dcba:	68cb      	ldr	r3, [r1, #12]
    dcbc:	60d3      	str	r3, [r2, #12]
    dcbe:	6091      	str	r1, [r2, #8]
    dcc0:	60ca      	str	r2, [r1, #12]
    dcc2:	609a      	str	r2, [r3, #8]
    dcc4:	4628      	mov	r0, r5
    dcc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    dcca:	f000 bff7 	b.w	ecbc <__malloc_unlock>
    dcce:	f854 4c08 	ldr.w	r4, [r4, #-8]
    dcd2:	f100 0c08 	add.w	ip, r0, #8
    dcd6:	1b12      	subs	r2, r2, r4
    dcd8:	191b      	adds	r3, r3, r4
    dcda:	6894      	ldr	r4, [r2, #8]
    dcdc:	4564      	cmp	r4, ip
    dcde:	d047      	beq.n	dd70 <_free_r+0x1a0>
    dce0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    dce4:	f8cc 4008 	str.w	r4, [ip, #8]
    dce8:	f8c4 c00c 	str.w	ip, [r4, #12]
    dcec:	e790      	b.n	dc10 <_free_r+0x40>
    dcee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dcf2:	08db      	lsrs	r3, r3, #3
    dcf4:	f04f 0c01 	mov.w	ip, #1
    dcf8:	6846      	ldr	r6, [r0, #4]
    dcfa:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    dcfe:	109b      	asrs	r3, r3, #2
    dd00:	fa0c f303 	lsl.w	r3, ip, r3
    dd04:	60d1      	str	r1, [r2, #12]
    dd06:	688c      	ldr	r4, [r1, #8]
    dd08:	ea46 0303 	orr.w	r3, r6, r3
    dd0c:	6043      	str	r3, [r0, #4]
    dd0e:	6094      	str	r4, [r2, #8]
    dd10:	60e2      	str	r2, [r4, #12]
    dd12:	608a      	str	r2, [r1, #8]
    dd14:	e7d6      	b.n	dcc4 <_free_r+0xf4>
    dd16:	688c      	ldr	r4, [r1, #8]
    dd18:	4f1c      	ldr	r7, [pc, #112]	; (dd8c <_free_r+0x1bc>)
    dd1a:	42bc      	cmp	r4, r7
    dd1c:	d181      	bne.n	dc22 <_free_r+0x52>
    dd1e:	50d3      	str	r3, [r2, r3]
    dd20:	f043 0301 	orr.w	r3, r3, #1
    dd24:	60e2      	str	r2, [r4, #12]
    dd26:	60a2      	str	r2, [r4, #8]
    dd28:	6053      	str	r3, [r2, #4]
    dd2a:	6094      	str	r4, [r2, #8]
    dd2c:	60d4      	str	r4, [r2, #12]
    dd2e:	e7c9      	b.n	dcc4 <_free_r+0xf4>
    dd30:	18fb      	adds	r3, r7, r3
    dd32:	f016 0f01 	tst.w	r6, #1
    dd36:	d107      	bne.n	dd48 <_free_r+0x178>
    dd38:	f854 1c08 	ldr.w	r1, [r4, #-8]
    dd3c:	1a52      	subs	r2, r2, r1
    dd3e:	185b      	adds	r3, r3, r1
    dd40:	68d4      	ldr	r4, [r2, #12]
    dd42:	6891      	ldr	r1, [r2, #8]
    dd44:	60a1      	str	r1, [r4, #8]
    dd46:	60cc      	str	r4, [r1, #12]
    dd48:	f240 5184 	movw	r1, #1412	; 0x584
    dd4c:	6082      	str	r2, [r0, #8]
    dd4e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    dd52:	f043 0001 	orr.w	r0, r3, #1
    dd56:	6050      	str	r0, [r2, #4]
    dd58:	680a      	ldr	r2, [r1, #0]
    dd5a:	4293      	cmp	r3, r2
    dd5c:	d3b2      	bcc.n	dcc4 <_free_r+0xf4>
    dd5e:	f240 53dc 	movw	r3, #1500	; 0x5dc
    dd62:	4628      	mov	r0, r5
    dd64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd68:	6819      	ldr	r1, [r3, #0]
    dd6a:	f7ff fedd 	bl	db28 <_malloc_trim_r>
    dd6e:	e7a9      	b.n	dcc4 <_free_r+0xf4>
    dd70:	2601      	movs	r6, #1
    dd72:	e74d      	b.n	dc10 <_free_r+0x40>
    dd74:	2601      	movs	r6, #1
    dd76:	6844      	ldr	r4, [r0, #4]
    dd78:	ea4f 0cac 	mov.w	ip, ip, asr #2
    dd7c:	460b      	mov	r3, r1
    dd7e:	fa06 fc0c 	lsl.w	ip, r6, ip
    dd82:	ea44 040c 	orr.w	r4, r4, ip
    dd86:	6044      	str	r4, [r0, #4]
    dd88:	e798      	b.n	dcbc <_free_r+0xec>
    dd8a:	bf00      	nop
    dd8c:	20000180 	.word	0x20000180

0000dd90 <__sfvwrite_r>:
    dd90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dd94:	6893      	ldr	r3, [r2, #8]
    dd96:	b085      	sub	sp, #20
    dd98:	4690      	mov	r8, r2
    dd9a:	460c      	mov	r4, r1
    dd9c:	9003      	str	r0, [sp, #12]
    dd9e:	2b00      	cmp	r3, #0
    dda0:	d064      	beq.n	de6c <__sfvwrite_r+0xdc>
    dda2:	8988      	ldrh	r0, [r1, #12]
    dda4:	fa1f fa80 	uxth.w	sl, r0
    dda8:	f01a 0f08 	tst.w	sl, #8
    ddac:	f000 80a0 	beq.w	def0 <__sfvwrite_r+0x160>
    ddb0:	690b      	ldr	r3, [r1, #16]
    ddb2:	2b00      	cmp	r3, #0
    ddb4:	f000 809c 	beq.w	def0 <__sfvwrite_r+0x160>
    ddb8:	f01a 0b02 	ands.w	fp, sl, #2
    ddbc:	f8d8 5000 	ldr.w	r5, [r8]
    ddc0:	bf1c      	itt	ne
    ddc2:	f04f 0a00 	movne.w	sl, #0
    ddc6:	4657      	movne	r7, sl
    ddc8:	d136      	bne.n	de38 <__sfvwrite_r+0xa8>
    ddca:	f01a 0a01 	ands.w	sl, sl, #1
    ddce:	bf1d      	ittte	ne
    ddd0:	46dc      	movne	ip, fp
    ddd2:	46d9      	movne	r9, fp
    ddd4:	465f      	movne	r7, fp
    ddd6:	4656      	moveq	r6, sl
    ddd8:	d152      	bne.n	de80 <__sfvwrite_r+0xf0>
    ddda:	b326      	cbz	r6, de26 <__sfvwrite_r+0x96>
    dddc:	b280      	uxth	r0, r0
    ddde:	68a7      	ldr	r7, [r4, #8]
    dde0:	f410 7f00 	tst.w	r0, #512	; 0x200
    dde4:	f000 808f 	beq.w	df06 <__sfvwrite_r+0x176>
    dde8:	42be      	cmp	r6, r7
    ddea:	46bb      	mov	fp, r7
    ddec:	f080 80a7 	bcs.w	df3e <__sfvwrite_r+0x1ae>
    ddf0:	6820      	ldr	r0, [r4, #0]
    ddf2:	4637      	mov	r7, r6
    ddf4:	46b3      	mov	fp, r6
    ddf6:	465a      	mov	r2, fp
    ddf8:	4651      	mov	r1, sl
    ddfa:	f000 fe97 	bl	eb2c <memmove>
    ddfe:	68a2      	ldr	r2, [r4, #8]
    de00:	6823      	ldr	r3, [r4, #0]
    de02:	46b1      	mov	r9, r6
    de04:	1bd7      	subs	r7, r2, r7
    de06:	60a7      	str	r7, [r4, #8]
    de08:	4637      	mov	r7, r6
    de0a:	445b      	add	r3, fp
    de0c:	6023      	str	r3, [r4, #0]
    de0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    de12:	ebc9 0606 	rsb	r6, r9, r6
    de16:	44ca      	add	sl, r9
    de18:	1bdf      	subs	r7, r3, r7
    de1a:	f8c8 7008 	str.w	r7, [r8, #8]
    de1e:	b32f      	cbz	r7, de6c <__sfvwrite_r+0xdc>
    de20:	89a0      	ldrh	r0, [r4, #12]
    de22:	2e00      	cmp	r6, #0
    de24:	d1da      	bne.n	dddc <__sfvwrite_r+0x4c>
    de26:	f8d5 a000 	ldr.w	sl, [r5]
    de2a:	686e      	ldr	r6, [r5, #4]
    de2c:	3508      	adds	r5, #8
    de2e:	e7d4      	b.n	ddda <__sfvwrite_r+0x4a>
    de30:	f8d5 a000 	ldr.w	sl, [r5]
    de34:	686f      	ldr	r7, [r5, #4]
    de36:	3508      	adds	r5, #8
    de38:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    de3c:	bf34      	ite	cc
    de3e:	463b      	movcc	r3, r7
    de40:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    de44:	4652      	mov	r2, sl
    de46:	9803      	ldr	r0, [sp, #12]
    de48:	2f00      	cmp	r7, #0
    de4a:	d0f1      	beq.n	de30 <__sfvwrite_r+0xa0>
    de4c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    de4e:	6a21      	ldr	r1, [r4, #32]
    de50:	47b0      	blx	r6
    de52:	2800      	cmp	r0, #0
    de54:	4482      	add	sl, r0
    de56:	ebc0 0707 	rsb	r7, r0, r7
    de5a:	f340 80ec 	ble.w	e036 <__sfvwrite_r+0x2a6>
    de5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    de62:	1a18      	subs	r0, r3, r0
    de64:	f8c8 0008 	str.w	r0, [r8, #8]
    de68:	2800      	cmp	r0, #0
    de6a:	d1e5      	bne.n	de38 <__sfvwrite_r+0xa8>
    de6c:	2000      	movs	r0, #0
    de6e:	b005      	add	sp, #20
    de70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    de74:	f8d5 9000 	ldr.w	r9, [r5]
    de78:	f04f 0c00 	mov.w	ip, #0
    de7c:	686f      	ldr	r7, [r5, #4]
    de7e:	3508      	adds	r5, #8
    de80:	2f00      	cmp	r7, #0
    de82:	d0f7      	beq.n	de74 <__sfvwrite_r+0xe4>
    de84:	f1bc 0f00 	cmp.w	ip, #0
    de88:	f000 80b5 	beq.w	dff6 <__sfvwrite_r+0x266>
    de8c:	6963      	ldr	r3, [r4, #20]
    de8e:	45bb      	cmp	fp, r7
    de90:	bf34      	ite	cc
    de92:	46da      	movcc	sl, fp
    de94:	46ba      	movcs	sl, r7
    de96:	68a6      	ldr	r6, [r4, #8]
    de98:	6820      	ldr	r0, [r4, #0]
    de9a:	6922      	ldr	r2, [r4, #16]
    de9c:	199e      	adds	r6, r3, r6
    de9e:	4290      	cmp	r0, r2
    dea0:	bf94      	ite	ls
    dea2:	2200      	movls	r2, #0
    dea4:	2201      	movhi	r2, #1
    dea6:	45b2      	cmp	sl, r6
    dea8:	bfd4      	ite	le
    deaa:	2200      	movle	r2, #0
    deac:	f002 0201 	andgt.w	r2, r2, #1
    deb0:	2a00      	cmp	r2, #0
    deb2:	f040 80ae 	bne.w	e012 <__sfvwrite_r+0x282>
    deb6:	459a      	cmp	sl, r3
    deb8:	f2c0 8082 	blt.w	dfc0 <__sfvwrite_r+0x230>
    debc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    debe:	464a      	mov	r2, r9
    dec0:	f8cd c004 	str.w	ip, [sp, #4]
    dec4:	9803      	ldr	r0, [sp, #12]
    dec6:	6a21      	ldr	r1, [r4, #32]
    dec8:	47b0      	blx	r6
    deca:	f8dd c004 	ldr.w	ip, [sp, #4]
    dece:	1e06      	subs	r6, r0, #0
    ded0:	f340 80b1 	ble.w	e036 <__sfvwrite_r+0x2a6>
    ded4:	ebbb 0b06 	subs.w	fp, fp, r6
    ded8:	f000 8086 	beq.w	dfe8 <__sfvwrite_r+0x258>
    dedc:	f8d8 3008 	ldr.w	r3, [r8, #8]
    dee0:	44b1      	add	r9, r6
    dee2:	1bbf      	subs	r7, r7, r6
    dee4:	1b9e      	subs	r6, r3, r6
    dee6:	f8c8 6008 	str.w	r6, [r8, #8]
    deea:	2e00      	cmp	r6, #0
    deec:	d1c8      	bne.n	de80 <__sfvwrite_r+0xf0>
    deee:	e7bd      	b.n	de6c <__sfvwrite_r+0xdc>
    def0:	9803      	ldr	r0, [sp, #12]
    def2:	4621      	mov	r1, r4
    def4:	f7fe fc18 	bl	c728 <__swsetup_r>
    def8:	2800      	cmp	r0, #0
    defa:	f040 80d4 	bne.w	e0a6 <__sfvwrite_r+0x316>
    defe:	89a0      	ldrh	r0, [r4, #12]
    df00:	fa1f fa80 	uxth.w	sl, r0
    df04:	e758      	b.n	ddb8 <__sfvwrite_r+0x28>
    df06:	6820      	ldr	r0, [r4, #0]
    df08:	46b9      	mov	r9, r7
    df0a:	6923      	ldr	r3, [r4, #16]
    df0c:	4298      	cmp	r0, r3
    df0e:	bf94      	ite	ls
    df10:	2300      	movls	r3, #0
    df12:	2301      	movhi	r3, #1
    df14:	42b7      	cmp	r7, r6
    df16:	bf2c      	ite	cs
    df18:	2300      	movcs	r3, #0
    df1a:	f003 0301 	andcc.w	r3, r3, #1
    df1e:	2b00      	cmp	r3, #0
    df20:	f040 809d 	bne.w	e05e <__sfvwrite_r+0x2ce>
    df24:	6963      	ldr	r3, [r4, #20]
    df26:	429e      	cmp	r6, r3
    df28:	f0c0 808c 	bcc.w	e044 <__sfvwrite_r+0x2b4>
    df2c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    df2e:	4652      	mov	r2, sl
    df30:	9803      	ldr	r0, [sp, #12]
    df32:	6a21      	ldr	r1, [r4, #32]
    df34:	47b8      	blx	r7
    df36:	1e07      	subs	r7, r0, #0
    df38:	dd7d      	ble.n	e036 <__sfvwrite_r+0x2a6>
    df3a:	46b9      	mov	r9, r7
    df3c:	e767      	b.n	de0e <__sfvwrite_r+0x7e>
    df3e:	f410 6f90 	tst.w	r0, #1152	; 0x480
    df42:	bf08      	it	eq
    df44:	6820      	ldreq	r0, [r4, #0]
    df46:	f43f af56 	beq.w	ddf6 <__sfvwrite_r+0x66>
    df4a:	6962      	ldr	r2, [r4, #20]
    df4c:	6921      	ldr	r1, [r4, #16]
    df4e:	6823      	ldr	r3, [r4, #0]
    df50:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    df54:	1a5b      	subs	r3, r3, r1
    df56:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    df5a:	f103 0c01 	add.w	ip, r3, #1
    df5e:	44b4      	add	ip, r6
    df60:	ea4f 0969 	mov.w	r9, r9, asr #1
    df64:	45e1      	cmp	r9, ip
    df66:	464a      	mov	r2, r9
    df68:	bf3c      	itt	cc
    df6a:	46e1      	movcc	r9, ip
    df6c:	464a      	movcc	r2, r9
    df6e:	f410 6f80 	tst.w	r0, #1024	; 0x400
    df72:	f000 8083 	beq.w	e07c <__sfvwrite_r+0x2ec>
    df76:	4611      	mov	r1, r2
    df78:	9803      	ldr	r0, [sp, #12]
    df7a:	9302      	str	r3, [sp, #8]
    df7c:	f000 f9b8 	bl	e2f0 <_malloc_r>
    df80:	9b02      	ldr	r3, [sp, #8]
    df82:	2800      	cmp	r0, #0
    df84:	f000 8099 	beq.w	e0ba <__sfvwrite_r+0x32a>
    df88:	461a      	mov	r2, r3
    df8a:	6921      	ldr	r1, [r4, #16]
    df8c:	9302      	str	r3, [sp, #8]
    df8e:	9001      	str	r0, [sp, #4]
    df90:	f000 fd04 	bl	e99c <memcpy>
    df94:	89a2      	ldrh	r2, [r4, #12]
    df96:	9b02      	ldr	r3, [sp, #8]
    df98:	f8dd c004 	ldr.w	ip, [sp, #4]
    df9c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    dfa0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    dfa4:	81a2      	strh	r2, [r4, #12]
    dfa6:	ebc3 0209 	rsb	r2, r3, r9
    dfaa:	eb0c 0003 	add.w	r0, ip, r3
    dfae:	4637      	mov	r7, r6
    dfb0:	46b3      	mov	fp, r6
    dfb2:	60a2      	str	r2, [r4, #8]
    dfb4:	f8c4 c010 	str.w	ip, [r4, #16]
    dfb8:	6020      	str	r0, [r4, #0]
    dfba:	f8c4 9014 	str.w	r9, [r4, #20]
    dfbe:	e71a      	b.n	ddf6 <__sfvwrite_r+0x66>
    dfc0:	4652      	mov	r2, sl
    dfc2:	4649      	mov	r1, r9
    dfc4:	4656      	mov	r6, sl
    dfc6:	f8cd c004 	str.w	ip, [sp, #4]
    dfca:	f000 fdaf 	bl	eb2c <memmove>
    dfce:	68a2      	ldr	r2, [r4, #8]
    dfd0:	6823      	ldr	r3, [r4, #0]
    dfd2:	ebbb 0b06 	subs.w	fp, fp, r6
    dfd6:	ebca 0202 	rsb	r2, sl, r2
    dfda:	f8dd c004 	ldr.w	ip, [sp, #4]
    dfde:	4453      	add	r3, sl
    dfe0:	60a2      	str	r2, [r4, #8]
    dfe2:	6023      	str	r3, [r4, #0]
    dfe4:	f47f af7a 	bne.w	dedc <__sfvwrite_r+0x14c>
    dfe8:	9803      	ldr	r0, [sp, #12]
    dfea:	4621      	mov	r1, r4
    dfec:	f7ff fbfc 	bl	d7e8 <_fflush_r>
    dff0:	bb08      	cbnz	r0, e036 <__sfvwrite_r+0x2a6>
    dff2:	46dc      	mov	ip, fp
    dff4:	e772      	b.n	dedc <__sfvwrite_r+0x14c>
    dff6:	4648      	mov	r0, r9
    dff8:	210a      	movs	r1, #10
    dffa:	463a      	mov	r2, r7
    dffc:	f000 fc94 	bl	e928 <memchr>
    e000:	2800      	cmp	r0, #0
    e002:	d04b      	beq.n	e09c <__sfvwrite_r+0x30c>
    e004:	f100 0b01 	add.w	fp, r0, #1
    e008:	f04f 0c01 	mov.w	ip, #1
    e00c:	ebc9 0b0b 	rsb	fp, r9, fp
    e010:	e73c      	b.n	de8c <__sfvwrite_r+0xfc>
    e012:	4649      	mov	r1, r9
    e014:	4632      	mov	r2, r6
    e016:	f8cd c004 	str.w	ip, [sp, #4]
    e01a:	f000 fd87 	bl	eb2c <memmove>
    e01e:	6823      	ldr	r3, [r4, #0]
    e020:	4621      	mov	r1, r4
    e022:	9803      	ldr	r0, [sp, #12]
    e024:	199b      	adds	r3, r3, r6
    e026:	6023      	str	r3, [r4, #0]
    e028:	f7ff fbde 	bl	d7e8 <_fflush_r>
    e02c:	f8dd c004 	ldr.w	ip, [sp, #4]
    e030:	2800      	cmp	r0, #0
    e032:	f43f af4f 	beq.w	ded4 <__sfvwrite_r+0x144>
    e036:	89a3      	ldrh	r3, [r4, #12]
    e038:	f04f 30ff 	mov.w	r0, #4294967295
    e03c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    e040:	81a3      	strh	r3, [r4, #12]
    e042:	e714      	b.n	de6e <__sfvwrite_r+0xde>
    e044:	4632      	mov	r2, r6
    e046:	4651      	mov	r1, sl
    e048:	f000 fd70 	bl	eb2c <memmove>
    e04c:	68a2      	ldr	r2, [r4, #8]
    e04e:	6823      	ldr	r3, [r4, #0]
    e050:	4637      	mov	r7, r6
    e052:	1b92      	subs	r2, r2, r6
    e054:	46b1      	mov	r9, r6
    e056:	199b      	adds	r3, r3, r6
    e058:	60a2      	str	r2, [r4, #8]
    e05a:	6023      	str	r3, [r4, #0]
    e05c:	e6d7      	b.n	de0e <__sfvwrite_r+0x7e>
    e05e:	4651      	mov	r1, sl
    e060:	463a      	mov	r2, r7
    e062:	f000 fd63 	bl	eb2c <memmove>
    e066:	6823      	ldr	r3, [r4, #0]
    e068:	9803      	ldr	r0, [sp, #12]
    e06a:	4621      	mov	r1, r4
    e06c:	19db      	adds	r3, r3, r7
    e06e:	6023      	str	r3, [r4, #0]
    e070:	f7ff fbba 	bl	d7e8 <_fflush_r>
    e074:	2800      	cmp	r0, #0
    e076:	f43f aeca 	beq.w	de0e <__sfvwrite_r+0x7e>
    e07a:	e7dc      	b.n	e036 <__sfvwrite_r+0x2a6>
    e07c:	9803      	ldr	r0, [sp, #12]
    e07e:	9302      	str	r3, [sp, #8]
    e080:	f001 faca 	bl	f618 <_realloc_r>
    e084:	9b02      	ldr	r3, [sp, #8]
    e086:	4684      	mov	ip, r0
    e088:	2800      	cmp	r0, #0
    e08a:	d18c      	bne.n	dfa6 <__sfvwrite_r+0x216>
    e08c:	6921      	ldr	r1, [r4, #16]
    e08e:	9803      	ldr	r0, [sp, #12]
    e090:	f7ff fd9e 	bl	dbd0 <_free_r>
    e094:	9903      	ldr	r1, [sp, #12]
    e096:	230c      	movs	r3, #12
    e098:	600b      	str	r3, [r1, #0]
    e09a:	e7cc      	b.n	e036 <__sfvwrite_r+0x2a6>
    e09c:	f107 0b01 	add.w	fp, r7, #1
    e0a0:	f04f 0c01 	mov.w	ip, #1
    e0a4:	e6f2      	b.n	de8c <__sfvwrite_r+0xfc>
    e0a6:	9903      	ldr	r1, [sp, #12]
    e0a8:	2209      	movs	r2, #9
    e0aa:	89a3      	ldrh	r3, [r4, #12]
    e0ac:	f04f 30ff 	mov.w	r0, #4294967295
    e0b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    e0b4:	600a      	str	r2, [r1, #0]
    e0b6:	81a3      	strh	r3, [r4, #12]
    e0b8:	e6d9      	b.n	de6e <__sfvwrite_r+0xde>
    e0ba:	9a03      	ldr	r2, [sp, #12]
    e0bc:	230c      	movs	r3, #12
    e0be:	6013      	str	r3, [r2, #0]
    e0c0:	e7b9      	b.n	e036 <__sfvwrite_r+0x2a6>
    e0c2:	bf00      	nop

0000e0c4 <_fwalk_reent>:
    e0c4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    e0c8:	4607      	mov	r7, r0
    e0ca:	468a      	mov	sl, r1
    e0cc:	f7ff fc48 	bl	d960 <__sfp_lock_acquire>
    e0d0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    e0d4:	bf08      	it	eq
    e0d6:	46b0      	moveq	r8, r6
    e0d8:	d018      	beq.n	e10c <_fwalk_reent+0x48>
    e0da:	f04f 0800 	mov.w	r8, #0
    e0de:	6875      	ldr	r5, [r6, #4]
    e0e0:	68b4      	ldr	r4, [r6, #8]
    e0e2:	3d01      	subs	r5, #1
    e0e4:	d40f      	bmi.n	e106 <_fwalk_reent+0x42>
    e0e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    e0ea:	b14b      	cbz	r3, e100 <_fwalk_reent+0x3c>
    e0ec:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    e0f0:	4621      	mov	r1, r4
    e0f2:	4638      	mov	r0, r7
    e0f4:	f1b3 3fff 	cmp.w	r3, #4294967295
    e0f8:	d002      	beq.n	e100 <_fwalk_reent+0x3c>
    e0fa:	47d0      	blx	sl
    e0fc:	ea48 0800 	orr.w	r8, r8, r0
    e100:	3468      	adds	r4, #104	; 0x68
    e102:	3d01      	subs	r5, #1
    e104:	d5ef      	bpl.n	e0e6 <_fwalk_reent+0x22>
    e106:	6836      	ldr	r6, [r6, #0]
    e108:	2e00      	cmp	r6, #0
    e10a:	d1e8      	bne.n	e0de <_fwalk_reent+0x1a>
    e10c:	f7ff fc2a 	bl	d964 <__sfp_lock_release>
    e110:	4640      	mov	r0, r8
    e112:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    e116:	bf00      	nop

0000e118 <_fwalk>:
    e118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e11c:	4606      	mov	r6, r0
    e11e:	4688      	mov	r8, r1
    e120:	f7ff fc1e 	bl	d960 <__sfp_lock_acquire>
    e124:	36d8      	adds	r6, #216	; 0xd8
    e126:	bf08      	it	eq
    e128:	4637      	moveq	r7, r6
    e12a:	d015      	beq.n	e158 <_fwalk+0x40>
    e12c:	2700      	movs	r7, #0
    e12e:	6875      	ldr	r5, [r6, #4]
    e130:	68b4      	ldr	r4, [r6, #8]
    e132:	3d01      	subs	r5, #1
    e134:	d40d      	bmi.n	e152 <_fwalk+0x3a>
    e136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    e13a:	b13b      	cbz	r3, e14c <_fwalk+0x34>
    e13c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    e140:	4620      	mov	r0, r4
    e142:	f1b3 3fff 	cmp.w	r3, #4294967295
    e146:	d001      	beq.n	e14c <_fwalk+0x34>
    e148:	47c0      	blx	r8
    e14a:	4307      	orrs	r7, r0
    e14c:	3468      	adds	r4, #104	; 0x68
    e14e:	3d01      	subs	r5, #1
    e150:	d5f1      	bpl.n	e136 <_fwalk+0x1e>
    e152:	6836      	ldr	r6, [r6, #0]
    e154:	2e00      	cmp	r6, #0
    e156:	d1ea      	bne.n	e12e <_fwalk+0x16>
    e158:	f7ff fc04 	bl	d964 <__sfp_lock_release>
    e15c:	4638      	mov	r0, r7
    e15e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    e162:	bf00      	nop

0000e164 <iswspace>:
    e164:	28ff      	cmp	r0, #255	; 0xff
    e166:	d809      	bhi.n	e17c <iswspace+0x18>
    e168:	f240 1364 	movw	r3, #356	; 0x164
    e16c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e170:	681b      	ldr	r3, [r3, #0]
    e172:	18c0      	adds	r0, r0, r3
    e174:	7840      	ldrb	r0, [r0, #1]
    e176:	f000 0008 	and.w	r0, r0, #8
    e17a:	4770      	bx	lr
    e17c:	2000      	movs	r0, #0
    e17e:	4770      	bx	lr

0000e180 <__locale_charset>:
    e180:	f243 1358 	movw	r3, #12632	; 0x3158
    e184:	f2c0 0301 	movt	r3, #1
    e188:	6818      	ldr	r0, [r3, #0]
    e18a:	4770      	bx	lr

0000e18c <_localeconv_r>:
    e18c:	4800      	ldr	r0, [pc, #0]	; (e190 <_localeconv_r+0x4>)
    e18e:	4770      	bx	lr
    e190:	0001315c 	.word	0x0001315c

0000e194 <localeconv>:
    e194:	4800      	ldr	r0, [pc, #0]	; (e198 <localeconv+0x4>)
    e196:	4770      	bx	lr
    e198:	0001315c 	.word	0x0001315c

0000e19c <_setlocale_r>:
    e19c:	b570      	push	{r4, r5, r6, lr}
    e19e:	4605      	mov	r5, r0
    e1a0:	460e      	mov	r6, r1
    e1a2:	4614      	mov	r4, r2
    e1a4:	b172      	cbz	r2, e1c4 <_setlocale_r+0x28>
    e1a6:	f642 7130 	movw	r1, #12080	; 0x2f30
    e1aa:	4610      	mov	r0, r2
    e1ac:	f2c0 0101 	movt	r1, #1
    e1b0:	f001 fcc8 	bl	fb44 <strcmp>
    e1b4:	b958      	cbnz	r0, e1ce <_setlocale_r+0x32>
    e1b6:	f642 7030 	movw	r0, #12080	; 0x2f30
    e1ba:	622c      	str	r4, [r5, #32]
    e1bc:	f2c0 0001 	movt	r0, #1
    e1c0:	61ee      	str	r6, [r5, #28]
    e1c2:	bd70      	pop	{r4, r5, r6, pc}
    e1c4:	f642 7030 	movw	r0, #12080	; 0x2f30
    e1c8:	f2c0 0001 	movt	r0, #1
    e1cc:	bd70      	pop	{r4, r5, r6, pc}
    e1ce:	f642 7164 	movw	r1, #12132	; 0x2f64
    e1d2:	4620      	mov	r0, r4
    e1d4:	f2c0 0101 	movt	r1, #1
    e1d8:	f001 fcb4 	bl	fb44 <strcmp>
    e1dc:	2800      	cmp	r0, #0
    e1de:	d0ea      	beq.n	e1b6 <_setlocale_r+0x1a>
    e1e0:	2000      	movs	r0, #0
    e1e2:	bd70      	pop	{r4, r5, r6, pc}

0000e1e4 <setlocale>:
    e1e4:	f240 036c 	movw	r3, #108	; 0x6c
    e1e8:	460a      	mov	r2, r1
    e1ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1ee:	4601      	mov	r1, r0
    e1f0:	6818      	ldr	r0, [r3, #0]
    e1f2:	e7d3      	b.n	e19c <_setlocale_r>

0000e1f4 <__smakebuf_r>:
    e1f4:	898b      	ldrh	r3, [r1, #12]
    e1f6:	b5f0      	push	{r4, r5, r6, r7, lr}
    e1f8:	460c      	mov	r4, r1
    e1fa:	b29a      	uxth	r2, r3
    e1fc:	b091      	sub	sp, #68	; 0x44
    e1fe:	f012 0f02 	tst.w	r2, #2
    e202:	4605      	mov	r5, r0
    e204:	d141      	bne.n	e28a <__smakebuf_r+0x96>
    e206:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    e20a:	2900      	cmp	r1, #0
    e20c:	db18      	blt.n	e240 <__smakebuf_r+0x4c>
    e20e:	aa01      	add	r2, sp, #4
    e210:	f003 f97a 	bl	11508 <_fstat_r>
    e214:	2800      	cmp	r0, #0
    e216:	db11      	blt.n	e23c <__smakebuf_r+0x48>
    e218:	9b02      	ldr	r3, [sp, #8]
    e21a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    e21e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    e222:	bf14      	ite	ne
    e224:	2700      	movne	r7, #0
    e226:	2701      	moveq	r7, #1
    e228:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    e22c:	d040      	beq.n	e2b0 <__smakebuf_r+0xbc>
    e22e:	89a3      	ldrh	r3, [r4, #12]
    e230:	f44f 6680 	mov.w	r6, #1024	; 0x400
    e234:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    e238:	81a3      	strh	r3, [r4, #12]
    e23a:	e00b      	b.n	e254 <__smakebuf_r+0x60>
    e23c:	89a3      	ldrh	r3, [r4, #12]
    e23e:	b29a      	uxth	r2, r3
    e240:	f012 0f80 	tst.w	r2, #128	; 0x80
    e244:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    e248:	bf0c      	ite	eq
    e24a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    e24e:	2640      	movne	r6, #64	; 0x40
    e250:	2700      	movs	r7, #0
    e252:	81a3      	strh	r3, [r4, #12]
    e254:	4628      	mov	r0, r5
    e256:	4631      	mov	r1, r6
    e258:	f000 f84a 	bl	e2f0 <_malloc_r>
    e25c:	b170      	cbz	r0, e27c <__smakebuf_r+0x88>
    e25e:	89a1      	ldrh	r1, [r4, #12]
    e260:	f64d 12a9 	movw	r2, #55721	; 0xd9a9
    e264:	f2c0 0200 	movt	r2, #0
    e268:	6120      	str	r0, [r4, #16]
    e26a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    e26e:	6166      	str	r6, [r4, #20]
    e270:	62aa      	str	r2, [r5, #40]	; 0x28
    e272:	81a1      	strh	r1, [r4, #12]
    e274:	6020      	str	r0, [r4, #0]
    e276:	b97f      	cbnz	r7, e298 <__smakebuf_r+0xa4>
    e278:	b011      	add	sp, #68	; 0x44
    e27a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e27c:	89a3      	ldrh	r3, [r4, #12]
    e27e:	f413 7f00 	tst.w	r3, #512	; 0x200
    e282:	d1f9      	bne.n	e278 <__smakebuf_r+0x84>
    e284:	f043 0302 	orr.w	r3, r3, #2
    e288:	81a3      	strh	r3, [r4, #12]
    e28a:	f104 0347 	add.w	r3, r4, #71	; 0x47
    e28e:	6123      	str	r3, [r4, #16]
    e290:	6023      	str	r3, [r4, #0]
    e292:	2301      	movs	r3, #1
    e294:	6163      	str	r3, [r4, #20]
    e296:	e7ef      	b.n	e278 <__smakebuf_r+0x84>
    e298:	4628      	mov	r0, r5
    e29a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    e29e:	f003 fcfb 	bl	11c98 <_isatty_r>
    e2a2:	2800      	cmp	r0, #0
    e2a4:	d0e8      	beq.n	e278 <__smakebuf_r+0x84>
    e2a6:	89a3      	ldrh	r3, [r4, #12]
    e2a8:	f043 0301 	orr.w	r3, r3, #1
    e2ac:	81a3      	strh	r3, [r4, #12]
    e2ae:	e7e3      	b.n	e278 <__smakebuf_r+0x84>
    e2b0:	f64f 23bd 	movw	r3, #64189	; 0xfabd
    e2b4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    e2b6:	f2c0 0300 	movt	r3, #0
    e2ba:	429a      	cmp	r2, r3
    e2bc:	d1b7      	bne.n	e22e <__smakebuf_r+0x3a>
    e2be:	89a2      	ldrh	r2, [r4, #12]
    e2c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    e2c4:	461e      	mov	r6, r3
    e2c6:	6523      	str	r3, [r4, #80]	; 0x50
    e2c8:	ea42 0303 	orr.w	r3, r2, r3
    e2cc:	81a3      	strh	r3, [r4, #12]
    e2ce:	e7c1      	b.n	e254 <__smakebuf_r+0x60>

0000e2d0 <free>:
    e2d0:	f240 036c 	movw	r3, #108	; 0x6c
    e2d4:	4601      	mov	r1, r0
    e2d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2da:	6818      	ldr	r0, [r3, #0]
    e2dc:	f7ff bc78 	b.w	dbd0 <_free_r>

0000e2e0 <malloc>:
    e2e0:	f240 036c 	movw	r3, #108	; 0x6c
    e2e4:	4601      	mov	r1, r0
    e2e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2ea:	6818      	ldr	r0, [r3, #0]
    e2ec:	f000 b800 	b.w	e2f0 <_malloc_r>

0000e2f0 <_malloc_r>:
    e2f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e2f4:	f101 040b 	add.w	r4, r1, #11
    e2f8:	2c16      	cmp	r4, #22
    e2fa:	b083      	sub	sp, #12
    e2fc:	4606      	mov	r6, r0
    e2fe:	d82f      	bhi.n	e360 <_malloc_r+0x70>
    e300:	2300      	movs	r3, #0
    e302:	2410      	movs	r4, #16
    e304:	428c      	cmp	r4, r1
    e306:	bf2c      	ite	cs
    e308:	4619      	movcs	r1, r3
    e30a:	f043 0101 	orrcc.w	r1, r3, #1
    e30e:	2900      	cmp	r1, #0
    e310:	d130      	bne.n	e374 <_malloc_r+0x84>
    e312:	4630      	mov	r0, r6
    e314:	f000 fcd0 	bl	ecb8 <__malloc_lock>
    e318:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    e31c:	d22e      	bcs.n	e37c <_malloc_r+0x8c>
    e31e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    e322:	f240 1578 	movw	r5, #376	; 0x178
    e326:	f2c2 0500 	movt	r5, #8192	; 0x2000
    e32a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    e32e:	68d3      	ldr	r3, [r2, #12]
    e330:	4293      	cmp	r3, r2
    e332:	f000 8206 	beq.w	e742 <_malloc_r+0x452>
    e336:	685a      	ldr	r2, [r3, #4]
    e338:	f103 0508 	add.w	r5, r3, #8
    e33c:	68d9      	ldr	r1, [r3, #12]
    e33e:	4630      	mov	r0, r6
    e340:	f022 0c03 	bic.w	ip, r2, #3
    e344:	689a      	ldr	r2, [r3, #8]
    e346:	4463      	add	r3, ip
    e348:	685c      	ldr	r4, [r3, #4]
    e34a:	608a      	str	r2, [r1, #8]
    e34c:	f044 0401 	orr.w	r4, r4, #1
    e350:	60d1      	str	r1, [r2, #12]
    e352:	605c      	str	r4, [r3, #4]
    e354:	f000 fcb2 	bl	ecbc <__malloc_unlock>
    e358:	4628      	mov	r0, r5
    e35a:	b003      	add	sp, #12
    e35c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e360:	f024 0407 	bic.w	r4, r4, #7
    e364:	0fe3      	lsrs	r3, r4, #31
    e366:	428c      	cmp	r4, r1
    e368:	bf2c      	ite	cs
    e36a:	4619      	movcs	r1, r3
    e36c:	f043 0101 	orrcc.w	r1, r3, #1
    e370:	2900      	cmp	r1, #0
    e372:	d0ce      	beq.n	e312 <_malloc_r+0x22>
    e374:	230c      	movs	r3, #12
    e376:	2500      	movs	r5, #0
    e378:	6033      	str	r3, [r6, #0]
    e37a:	e7ed      	b.n	e358 <_malloc_r+0x68>
    e37c:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    e380:	bf04      	itt	eq
    e382:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    e386:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    e38a:	f040 8090 	bne.w	e4ae <_malloc_r+0x1be>
    e38e:	f240 1578 	movw	r5, #376	; 0x178
    e392:	f2c2 0500 	movt	r5, #8192	; 0x2000
    e396:	1828      	adds	r0, r5, r0
    e398:	68c3      	ldr	r3, [r0, #12]
    e39a:	4298      	cmp	r0, r3
    e39c:	d106      	bne.n	e3ac <_malloc_r+0xbc>
    e39e:	e00d      	b.n	e3bc <_malloc_r+0xcc>
    e3a0:	2a00      	cmp	r2, #0
    e3a2:	f280 816f 	bge.w	e684 <_malloc_r+0x394>
    e3a6:	68db      	ldr	r3, [r3, #12]
    e3a8:	4298      	cmp	r0, r3
    e3aa:	d007      	beq.n	e3bc <_malloc_r+0xcc>
    e3ac:	6859      	ldr	r1, [r3, #4]
    e3ae:	f021 0103 	bic.w	r1, r1, #3
    e3b2:	1b0a      	subs	r2, r1, r4
    e3b4:	2a0f      	cmp	r2, #15
    e3b6:	ddf3      	ble.n	e3a0 <_malloc_r+0xb0>
    e3b8:	f10e 3eff 	add.w	lr, lr, #4294967295
    e3bc:	f10e 0e01 	add.w	lr, lr, #1
    e3c0:	f240 1778 	movw	r7, #376	; 0x178
    e3c4:	f2c2 0700 	movt	r7, #8192	; 0x2000
    e3c8:	f107 0108 	add.w	r1, r7, #8
    e3cc:	688b      	ldr	r3, [r1, #8]
    e3ce:	4299      	cmp	r1, r3
    e3d0:	bf08      	it	eq
    e3d2:	687a      	ldreq	r2, [r7, #4]
    e3d4:	d026      	beq.n	e424 <_malloc_r+0x134>
    e3d6:	685a      	ldr	r2, [r3, #4]
    e3d8:	f022 0c03 	bic.w	ip, r2, #3
    e3dc:	ebc4 020c 	rsb	r2, r4, ip
    e3e0:	2a0f      	cmp	r2, #15
    e3e2:	f300 8194 	bgt.w	e70e <_malloc_r+0x41e>
    e3e6:	2a00      	cmp	r2, #0
    e3e8:	60c9      	str	r1, [r1, #12]
    e3ea:	6089      	str	r1, [r1, #8]
    e3ec:	f280 8099 	bge.w	e522 <_malloc_r+0x232>
    e3f0:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    e3f4:	f080 8165 	bcs.w	e6c2 <_malloc_r+0x3d2>
    e3f8:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    e3fc:	f04f 0a01 	mov.w	sl, #1
    e400:	687a      	ldr	r2, [r7, #4]
    e402:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    e406:	ea4f 0cac 	mov.w	ip, ip, asr #2
    e40a:	fa0a fc0c 	lsl.w	ip, sl, ip
    e40e:	60d8      	str	r0, [r3, #12]
    e410:	f8d0 8008 	ldr.w	r8, [r0, #8]
    e414:	ea4c 0202 	orr.w	r2, ip, r2
    e418:	607a      	str	r2, [r7, #4]
    e41a:	f8c3 8008 	str.w	r8, [r3, #8]
    e41e:	f8c8 300c 	str.w	r3, [r8, #12]
    e422:	6083      	str	r3, [r0, #8]
    e424:	f04f 0c01 	mov.w	ip, #1
    e428:	ea4f 03ae 	mov.w	r3, lr, asr #2
    e42c:	fa0c fc03 	lsl.w	ip, ip, r3
    e430:	4594      	cmp	ip, r2
    e432:	f200 8082 	bhi.w	e53a <_malloc_r+0x24a>
    e436:	ea12 0f0c 	tst.w	r2, ip
    e43a:	d108      	bne.n	e44e <_malloc_r+0x15e>
    e43c:	f02e 0e03 	bic.w	lr, lr, #3
    e440:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    e444:	f10e 0e04 	add.w	lr, lr, #4
    e448:	ea12 0f0c 	tst.w	r2, ip
    e44c:	d0f8      	beq.n	e440 <_malloc_r+0x150>
    e44e:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    e452:	46f2      	mov	sl, lr
    e454:	46c8      	mov	r8, r9
    e456:	f8d8 300c 	ldr.w	r3, [r8, #12]
    e45a:	4598      	cmp	r8, r3
    e45c:	d107      	bne.n	e46e <_malloc_r+0x17e>
    e45e:	e168      	b.n	e732 <_malloc_r+0x442>
    e460:	2a00      	cmp	r2, #0
    e462:	f280 8178 	bge.w	e756 <_malloc_r+0x466>
    e466:	68db      	ldr	r3, [r3, #12]
    e468:	4598      	cmp	r8, r3
    e46a:	f000 8162 	beq.w	e732 <_malloc_r+0x442>
    e46e:	6858      	ldr	r0, [r3, #4]
    e470:	f020 0003 	bic.w	r0, r0, #3
    e474:	1b02      	subs	r2, r0, r4
    e476:	2a0f      	cmp	r2, #15
    e478:	ddf2      	ble.n	e460 <_malloc_r+0x170>
    e47a:	461d      	mov	r5, r3
    e47c:	191f      	adds	r7, r3, r4
    e47e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    e482:	f044 0e01 	orr.w	lr, r4, #1
    e486:	f855 4f08 	ldr.w	r4, [r5, #8]!
    e48a:	4630      	mov	r0, r6
    e48c:	50ba      	str	r2, [r7, r2]
    e48e:	f042 0201 	orr.w	r2, r2, #1
    e492:	f8c3 e004 	str.w	lr, [r3, #4]
    e496:	f8cc 4008 	str.w	r4, [ip, #8]
    e49a:	f8c4 c00c 	str.w	ip, [r4, #12]
    e49e:	608f      	str	r7, [r1, #8]
    e4a0:	60cf      	str	r7, [r1, #12]
    e4a2:	607a      	str	r2, [r7, #4]
    e4a4:	60b9      	str	r1, [r7, #8]
    e4a6:	60f9      	str	r1, [r7, #12]
    e4a8:	f000 fc08 	bl	ecbc <__malloc_unlock>
    e4ac:	e754      	b.n	e358 <_malloc_r+0x68>
    e4ae:	f1be 0f04 	cmp.w	lr, #4
    e4b2:	bf9e      	ittt	ls
    e4b4:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    e4b8:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    e4bc:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e4c0:	f67f af65 	bls.w	e38e <_malloc_r+0x9e>
    e4c4:	f1be 0f14 	cmp.w	lr, #20
    e4c8:	bf9c      	itt	ls
    e4ca:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    e4ce:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e4d2:	f67f af5c 	bls.w	e38e <_malloc_r+0x9e>
    e4d6:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    e4da:	bf9e      	ittt	ls
    e4dc:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    e4e0:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    e4e4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e4e8:	f67f af51 	bls.w	e38e <_malloc_r+0x9e>
    e4ec:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    e4f0:	bf9e      	ittt	ls
    e4f2:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    e4f6:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    e4fa:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e4fe:	f67f af46 	bls.w	e38e <_malloc_r+0x9e>
    e502:	f240 5354 	movw	r3, #1364	; 0x554
    e506:	459e      	cmp	lr, r3
    e508:	bf95      	itete	ls
    e50a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    e50e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    e512:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    e516:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    e51a:	bf98      	it	ls
    e51c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    e520:	e735      	b.n	e38e <_malloc_r+0x9e>
    e522:	eb03 020c 	add.w	r2, r3, ip
    e526:	f103 0508 	add.w	r5, r3, #8
    e52a:	4630      	mov	r0, r6
    e52c:	6853      	ldr	r3, [r2, #4]
    e52e:	f043 0301 	orr.w	r3, r3, #1
    e532:	6053      	str	r3, [r2, #4]
    e534:	f000 fbc2 	bl	ecbc <__malloc_unlock>
    e538:	e70e      	b.n	e358 <_malloc_r+0x68>
    e53a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e53e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    e542:	f023 0903 	bic.w	r9, r3, #3
    e546:	ebc4 0209 	rsb	r2, r4, r9
    e54a:	454c      	cmp	r4, r9
    e54c:	bf94      	ite	ls
    e54e:	2300      	movls	r3, #0
    e550:	2301      	movhi	r3, #1
    e552:	2a0f      	cmp	r2, #15
    e554:	bfd8      	it	le
    e556:	f043 0301 	orrle.w	r3, r3, #1
    e55a:	2b00      	cmp	r3, #0
    e55c:	f000 80a1 	beq.w	e6a2 <_malloc_r+0x3b2>
    e560:	f240 5bdc 	movw	fp, #1500	; 0x5dc
    e564:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    e568:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    e56c:	f8db 3000 	ldr.w	r3, [fp]
    e570:	3310      	adds	r3, #16
    e572:	191b      	adds	r3, r3, r4
    e574:	f1b2 3fff 	cmp.w	r2, #4294967295
    e578:	d006      	beq.n	e588 <_malloc_r+0x298>
    e57a:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    e57e:	331f      	adds	r3, #31
    e580:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    e584:	f023 031f 	bic.w	r3, r3, #31
    e588:	4619      	mov	r1, r3
    e58a:	4630      	mov	r0, r6
    e58c:	9301      	str	r3, [sp, #4]
    e58e:	f001 fa3d 	bl	fa0c <_sbrk_r>
    e592:	9b01      	ldr	r3, [sp, #4]
    e594:	f1b0 3fff 	cmp.w	r0, #4294967295
    e598:	4682      	mov	sl, r0
    e59a:	f000 80f4 	beq.w	e786 <_malloc_r+0x496>
    e59e:	eb08 0109 	add.w	r1, r8, r9
    e5a2:	4281      	cmp	r1, r0
    e5a4:	f200 80ec 	bhi.w	e780 <_malloc_r+0x490>
    e5a8:	f8db 2004 	ldr.w	r2, [fp, #4]
    e5ac:	189a      	adds	r2, r3, r2
    e5ae:	4551      	cmp	r1, sl
    e5b0:	f8cb 2004 	str.w	r2, [fp, #4]
    e5b4:	f000 8145 	beq.w	e842 <_malloc_r+0x552>
    e5b8:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    e5bc:	f240 1078 	movw	r0, #376	; 0x178
    e5c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    e5c4:	f1b5 3fff 	cmp.w	r5, #4294967295
    e5c8:	bf08      	it	eq
    e5ca:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    e5ce:	d003      	beq.n	e5d8 <_malloc_r+0x2e8>
    e5d0:	4452      	add	r2, sl
    e5d2:	1a51      	subs	r1, r2, r1
    e5d4:	f8cb 1004 	str.w	r1, [fp, #4]
    e5d8:	f01a 0507 	ands.w	r5, sl, #7
    e5dc:	4630      	mov	r0, r6
    e5de:	bf17      	itett	ne
    e5e0:	f1c5 0508 	rsbne	r5, r5, #8
    e5e4:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    e5e8:	44aa      	addne	sl, r5
    e5ea:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    e5ee:	4453      	add	r3, sl
    e5f0:	051b      	lsls	r3, r3, #20
    e5f2:	0d1b      	lsrs	r3, r3, #20
    e5f4:	1aed      	subs	r5, r5, r3
    e5f6:	4629      	mov	r1, r5
    e5f8:	f001 fa08 	bl	fa0c <_sbrk_r>
    e5fc:	f1b0 3fff 	cmp.w	r0, #4294967295
    e600:	f000 812c 	beq.w	e85c <_malloc_r+0x56c>
    e604:	ebca 0100 	rsb	r1, sl, r0
    e608:	1949      	adds	r1, r1, r5
    e60a:	f041 0101 	orr.w	r1, r1, #1
    e60e:	f8db 2004 	ldr.w	r2, [fp, #4]
    e612:	f240 53dc 	movw	r3, #1500	; 0x5dc
    e616:	f8c7 a008 	str.w	sl, [r7, #8]
    e61a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e61e:	18aa      	adds	r2, r5, r2
    e620:	45b8      	cmp	r8, r7
    e622:	f8cb 2004 	str.w	r2, [fp, #4]
    e626:	f8ca 1004 	str.w	r1, [sl, #4]
    e62a:	d017      	beq.n	e65c <_malloc_r+0x36c>
    e62c:	f1b9 0f0f 	cmp.w	r9, #15
    e630:	f240 80df 	bls.w	e7f2 <_malloc_r+0x502>
    e634:	f1a9 010c 	sub.w	r1, r9, #12
    e638:	2505      	movs	r5, #5
    e63a:	f021 0107 	bic.w	r1, r1, #7
    e63e:	eb08 0001 	add.w	r0, r8, r1
    e642:	290f      	cmp	r1, #15
    e644:	6085      	str	r5, [r0, #8]
    e646:	6045      	str	r5, [r0, #4]
    e648:	f8d8 0004 	ldr.w	r0, [r8, #4]
    e64c:	f000 0001 	and.w	r0, r0, #1
    e650:	ea41 0000 	orr.w	r0, r1, r0
    e654:	f8c8 0004 	str.w	r0, [r8, #4]
    e658:	f200 80ac 	bhi.w	e7b4 <_malloc_r+0x4c4>
    e65c:	46d0      	mov	r8, sl
    e65e:	f240 53dc 	movw	r3, #1500	; 0x5dc
    e662:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    e666:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e66a:	428a      	cmp	r2, r1
    e66c:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    e670:	bf88      	it	hi
    e672:	62da      	strhi	r2, [r3, #44]	; 0x2c
    e674:	f240 53dc 	movw	r3, #1500	; 0x5dc
    e678:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e67c:	428a      	cmp	r2, r1
    e67e:	bf88      	it	hi
    e680:	631a      	strhi	r2, [r3, #48]	; 0x30
    e682:	e082      	b.n	e78a <_malloc_r+0x49a>
    e684:	185c      	adds	r4, r3, r1
    e686:	689a      	ldr	r2, [r3, #8]
    e688:	68d9      	ldr	r1, [r3, #12]
    e68a:	4630      	mov	r0, r6
    e68c:	6866      	ldr	r6, [r4, #4]
    e68e:	f103 0508 	add.w	r5, r3, #8
    e692:	608a      	str	r2, [r1, #8]
    e694:	f046 0301 	orr.w	r3, r6, #1
    e698:	60d1      	str	r1, [r2, #12]
    e69a:	6063      	str	r3, [r4, #4]
    e69c:	f000 fb0e 	bl	ecbc <__malloc_unlock>
    e6a0:	e65a      	b.n	e358 <_malloc_r+0x68>
    e6a2:	eb08 0304 	add.w	r3, r8, r4
    e6a6:	f042 0201 	orr.w	r2, r2, #1
    e6aa:	f044 0401 	orr.w	r4, r4, #1
    e6ae:	4630      	mov	r0, r6
    e6b0:	f8c8 4004 	str.w	r4, [r8, #4]
    e6b4:	f108 0508 	add.w	r5, r8, #8
    e6b8:	605a      	str	r2, [r3, #4]
    e6ba:	60bb      	str	r3, [r7, #8]
    e6bc:	f000 fafe 	bl	ecbc <__malloc_unlock>
    e6c0:	e64a      	b.n	e358 <_malloc_r+0x68>
    e6c2:	ea4f 225c 	mov.w	r2, ip, lsr #9
    e6c6:	2a04      	cmp	r2, #4
    e6c8:	d954      	bls.n	e774 <_malloc_r+0x484>
    e6ca:	2a14      	cmp	r2, #20
    e6cc:	f200 8089 	bhi.w	e7e2 <_malloc_r+0x4f2>
    e6d0:	325b      	adds	r2, #91	; 0x5b
    e6d2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e6d6:	44a8      	add	r8, r5
    e6d8:	f240 1778 	movw	r7, #376	; 0x178
    e6dc:	f2c2 0700 	movt	r7, #8192	; 0x2000
    e6e0:	f8d8 0008 	ldr.w	r0, [r8, #8]
    e6e4:	4540      	cmp	r0, r8
    e6e6:	d103      	bne.n	e6f0 <_malloc_r+0x400>
    e6e8:	e06f      	b.n	e7ca <_malloc_r+0x4da>
    e6ea:	6880      	ldr	r0, [r0, #8]
    e6ec:	4580      	cmp	r8, r0
    e6ee:	d004      	beq.n	e6fa <_malloc_r+0x40a>
    e6f0:	6842      	ldr	r2, [r0, #4]
    e6f2:	f022 0203 	bic.w	r2, r2, #3
    e6f6:	4594      	cmp	ip, r2
    e6f8:	d3f7      	bcc.n	e6ea <_malloc_r+0x3fa>
    e6fa:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    e6fe:	f8c3 c00c 	str.w	ip, [r3, #12]
    e702:	6098      	str	r0, [r3, #8]
    e704:	687a      	ldr	r2, [r7, #4]
    e706:	60c3      	str	r3, [r0, #12]
    e708:	f8cc 3008 	str.w	r3, [ip, #8]
    e70c:	e68a      	b.n	e424 <_malloc_r+0x134>
    e70e:	191f      	adds	r7, r3, r4
    e710:	4630      	mov	r0, r6
    e712:	f044 0401 	orr.w	r4, r4, #1
    e716:	60cf      	str	r7, [r1, #12]
    e718:	605c      	str	r4, [r3, #4]
    e71a:	f103 0508 	add.w	r5, r3, #8
    e71e:	50ba      	str	r2, [r7, r2]
    e720:	f042 0201 	orr.w	r2, r2, #1
    e724:	608f      	str	r7, [r1, #8]
    e726:	607a      	str	r2, [r7, #4]
    e728:	60b9      	str	r1, [r7, #8]
    e72a:	60f9      	str	r1, [r7, #12]
    e72c:	f000 fac6 	bl	ecbc <__malloc_unlock>
    e730:	e612      	b.n	e358 <_malloc_r+0x68>
    e732:	f10a 0a01 	add.w	sl, sl, #1
    e736:	f01a 0f03 	tst.w	sl, #3
    e73a:	d05f      	beq.n	e7fc <_malloc_r+0x50c>
    e73c:	f103 0808 	add.w	r8, r3, #8
    e740:	e689      	b.n	e456 <_malloc_r+0x166>
    e742:	f103 0208 	add.w	r2, r3, #8
    e746:	68d3      	ldr	r3, [r2, #12]
    e748:	429a      	cmp	r2, r3
    e74a:	bf08      	it	eq
    e74c:	f10e 0e02 	addeq.w	lr, lr, #2
    e750:	f43f ae36 	beq.w	e3c0 <_malloc_r+0xd0>
    e754:	e5ef      	b.n	e336 <_malloc_r+0x46>
    e756:	461d      	mov	r5, r3
    e758:	1819      	adds	r1, r3, r0
    e75a:	68da      	ldr	r2, [r3, #12]
    e75c:	4630      	mov	r0, r6
    e75e:	f855 3f08 	ldr.w	r3, [r5, #8]!
    e762:	684c      	ldr	r4, [r1, #4]
    e764:	6093      	str	r3, [r2, #8]
    e766:	f044 0401 	orr.w	r4, r4, #1
    e76a:	60da      	str	r2, [r3, #12]
    e76c:	604c      	str	r4, [r1, #4]
    e76e:	f000 faa5 	bl	ecbc <__malloc_unlock>
    e772:	e5f1      	b.n	e358 <_malloc_r+0x68>
    e774:	ea4f 129c 	mov.w	r2, ip, lsr #6
    e778:	3238      	adds	r2, #56	; 0x38
    e77a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e77e:	e7aa      	b.n	e6d6 <_malloc_r+0x3e6>
    e780:	45b8      	cmp	r8, r7
    e782:	f43f af11 	beq.w	e5a8 <_malloc_r+0x2b8>
    e786:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e78a:	f8d8 2004 	ldr.w	r2, [r8, #4]
    e78e:	f022 0203 	bic.w	r2, r2, #3
    e792:	4294      	cmp	r4, r2
    e794:	bf94      	ite	ls
    e796:	2300      	movls	r3, #0
    e798:	2301      	movhi	r3, #1
    e79a:	1b12      	subs	r2, r2, r4
    e79c:	2a0f      	cmp	r2, #15
    e79e:	bfd8      	it	le
    e7a0:	f043 0301 	orrle.w	r3, r3, #1
    e7a4:	2b00      	cmp	r3, #0
    e7a6:	f43f af7c 	beq.w	e6a2 <_malloc_r+0x3b2>
    e7aa:	4630      	mov	r0, r6
    e7ac:	2500      	movs	r5, #0
    e7ae:	f000 fa85 	bl	ecbc <__malloc_unlock>
    e7b2:	e5d1      	b.n	e358 <_malloc_r+0x68>
    e7b4:	f108 0108 	add.w	r1, r8, #8
    e7b8:	4630      	mov	r0, r6
    e7ba:	9301      	str	r3, [sp, #4]
    e7bc:	f7ff fa08 	bl	dbd0 <_free_r>
    e7c0:	9b01      	ldr	r3, [sp, #4]
    e7c2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e7c6:	685a      	ldr	r2, [r3, #4]
    e7c8:	e749      	b.n	e65e <_malloc_r+0x36e>
    e7ca:	f04f 0a01 	mov.w	sl, #1
    e7ce:	f8d7 8004 	ldr.w	r8, [r7, #4]
    e7d2:	1092      	asrs	r2, r2, #2
    e7d4:	4684      	mov	ip, r0
    e7d6:	fa0a f202 	lsl.w	r2, sl, r2
    e7da:	ea48 0202 	orr.w	r2, r8, r2
    e7de:	607a      	str	r2, [r7, #4]
    e7e0:	e78d      	b.n	e6fe <_malloc_r+0x40e>
    e7e2:	2a54      	cmp	r2, #84	; 0x54
    e7e4:	d824      	bhi.n	e830 <_malloc_r+0x540>
    e7e6:	ea4f 321c 	mov.w	r2, ip, lsr #12
    e7ea:	326e      	adds	r2, #110	; 0x6e
    e7ec:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e7f0:	e771      	b.n	e6d6 <_malloc_r+0x3e6>
    e7f2:	2301      	movs	r3, #1
    e7f4:	46d0      	mov	r8, sl
    e7f6:	f8ca 3004 	str.w	r3, [sl, #4]
    e7fa:	e7c6      	b.n	e78a <_malloc_r+0x49a>
    e7fc:	464a      	mov	r2, r9
    e7fe:	f01e 0f03 	tst.w	lr, #3
    e802:	4613      	mov	r3, r2
    e804:	f10e 3eff 	add.w	lr, lr, #4294967295
    e808:	d033      	beq.n	e872 <_malloc_r+0x582>
    e80a:	f853 2908 	ldr.w	r2, [r3], #-8
    e80e:	429a      	cmp	r2, r3
    e810:	d0f5      	beq.n	e7fe <_malloc_r+0x50e>
    e812:	687b      	ldr	r3, [r7, #4]
    e814:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    e818:	459c      	cmp	ip, r3
    e81a:	f63f ae8e 	bhi.w	e53a <_malloc_r+0x24a>
    e81e:	f1bc 0f00 	cmp.w	ip, #0
    e822:	f43f ae8a 	beq.w	e53a <_malloc_r+0x24a>
    e826:	ea1c 0f03 	tst.w	ip, r3
    e82a:	d027      	beq.n	e87c <_malloc_r+0x58c>
    e82c:	46d6      	mov	lr, sl
    e82e:	e60e      	b.n	e44e <_malloc_r+0x15e>
    e830:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    e834:	d815      	bhi.n	e862 <_malloc_r+0x572>
    e836:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    e83a:	3277      	adds	r2, #119	; 0x77
    e83c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e840:	e749      	b.n	e6d6 <_malloc_r+0x3e6>
    e842:	0508      	lsls	r0, r1, #20
    e844:	0d00      	lsrs	r0, r0, #20
    e846:	2800      	cmp	r0, #0
    e848:	f47f aeb6 	bne.w	e5b8 <_malloc_r+0x2c8>
    e84c:	f8d7 8008 	ldr.w	r8, [r7, #8]
    e850:	444b      	add	r3, r9
    e852:	f043 0301 	orr.w	r3, r3, #1
    e856:	f8c8 3004 	str.w	r3, [r8, #4]
    e85a:	e700      	b.n	e65e <_malloc_r+0x36e>
    e85c:	2101      	movs	r1, #1
    e85e:	2500      	movs	r5, #0
    e860:	e6d5      	b.n	e60e <_malloc_r+0x31e>
    e862:	f240 5054 	movw	r0, #1364	; 0x554
    e866:	4282      	cmp	r2, r0
    e868:	d90d      	bls.n	e886 <_malloc_r+0x596>
    e86a:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    e86e:	227e      	movs	r2, #126	; 0x7e
    e870:	e731      	b.n	e6d6 <_malloc_r+0x3e6>
    e872:	687b      	ldr	r3, [r7, #4]
    e874:	ea23 030c 	bic.w	r3, r3, ip
    e878:	607b      	str	r3, [r7, #4]
    e87a:	e7cb      	b.n	e814 <_malloc_r+0x524>
    e87c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    e880:	f10a 0a04 	add.w	sl, sl, #4
    e884:	e7cf      	b.n	e826 <_malloc_r+0x536>
    e886:	ea4f 429c 	mov.w	r2, ip, lsr #18
    e88a:	327c      	adds	r2, #124	; 0x7c
    e88c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    e890:	e721      	b.n	e6d6 <_malloc_r+0x3e6>
    e892:	bf00      	nop

0000e894 <_mbrtowc_r>:
    e894:	b530      	push	{r4, r5, lr}
    e896:	b083      	sub	sp, #12
    e898:	4605      	mov	r5, r0
    e89a:	4694      	mov	ip, r2
    e89c:	9c06      	ldr	r4, [sp, #24]
    e89e:	b15a      	cbz	r2, e8b8 <_mbrtowc_r+0x24>
    e8a0:	9400      	str	r4, [sp, #0]
    e8a2:	f000 f825 	bl	e8f0 <_mbtowc_r>
    e8a6:	f1b0 3fff 	cmp.w	r0, #4294967295
    e8aa:	d103      	bne.n	e8b4 <_mbrtowc_r+0x20>
    e8ac:	2300      	movs	r3, #0
    e8ae:	6023      	str	r3, [r4, #0]
    e8b0:	238a      	movs	r3, #138	; 0x8a
    e8b2:	602b      	str	r3, [r5, #0]
    e8b4:	b003      	add	sp, #12
    e8b6:	bd30      	pop	{r4, r5, pc}
    e8b8:	f642 7264 	movw	r2, #12132	; 0x2f64
    e8bc:	4661      	mov	r1, ip
    e8be:	f2c0 0201 	movt	r2, #1
    e8c2:	2301      	movs	r3, #1
    e8c4:	9400      	str	r4, [sp, #0]
    e8c6:	f000 f813 	bl	e8f0 <_mbtowc_r>
    e8ca:	e7ec      	b.n	e8a6 <_mbrtowc_r+0x12>

0000e8cc <mbrtowc>:
    e8cc:	b530      	push	{r4, r5, lr}
    e8ce:	f240 046c 	movw	r4, #108	; 0x6c
    e8d2:	b083      	sub	sp, #12
    e8d4:	f2c2 0400 	movt	r4, #8192	; 0x2000
    e8d8:	4605      	mov	r5, r0
    e8da:	468e      	mov	lr, r1
    e8dc:	4694      	mov	ip, r2
    e8de:	9300      	str	r3, [sp, #0]
    e8e0:	6820      	ldr	r0, [r4, #0]
    e8e2:	4629      	mov	r1, r5
    e8e4:	4672      	mov	r2, lr
    e8e6:	4663      	mov	r3, ip
    e8e8:	f7ff ffd4 	bl	e894 <_mbrtowc_r>
    e8ec:	b003      	add	sp, #12
    e8ee:	bd30      	pop	{r4, r5, pc}

0000e8f0 <_mbtowc_r>:
    e8f0:	b082      	sub	sp, #8
    e8f2:	4608      	mov	r0, r1
    e8f4:	b1a1      	cbz	r1, e920 <_mbtowc_r+0x30>
    e8f6:	1e11      	subs	r1, r2, #0
    e8f8:	bf18      	it	ne
    e8fa:	2101      	movne	r1, #1
    e8fc:	2b00      	cmp	r3, #0
    e8fe:	bf14      	ite	ne
    e900:	2300      	movne	r3, #0
    e902:	f001 0301 	andeq.w	r3, r1, #1
    e906:	b943      	cbnz	r3, e91a <_mbtowc_r+0x2a>
    e908:	b162      	cbz	r2, e924 <_mbtowc_r+0x34>
    e90a:	7813      	ldrb	r3, [r2, #0]
    e90c:	6003      	str	r3, [r0, #0]
    e90e:	7810      	ldrb	r0, [r2, #0]
    e910:	3800      	subs	r0, #0
    e912:	bf18      	it	ne
    e914:	2001      	movne	r0, #1
    e916:	b002      	add	sp, #8
    e918:	4770      	bx	lr
    e91a:	f06f 0001 	mvn.w	r0, #1
    e91e:	e7fa      	b.n	e916 <_mbtowc_r+0x26>
    e920:	a801      	add	r0, sp, #4
    e922:	e7e8      	b.n	e8f6 <_mbtowc_r+0x6>
    e924:	4610      	mov	r0, r2
    e926:	e7f6      	b.n	e916 <_mbtowc_r+0x26>

0000e928 <memchr>:
    e928:	f010 0f03 	tst.w	r0, #3
    e92c:	b2c9      	uxtb	r1, r1
    e92e:	b410      	push	{r4}
    e930:	d010      	beq.n	e954 <memchr+0x2c>
    e932:	2a00      	cmp	r2, #0
    e934:	d02f      	beq.n	e996 <memchr+0x6e>
    e936:	7803      	ldrb	r3, [r0, #0]
    e938:	428b      	cmp	r3, r1
    e93a:	d02a      	beq.n	e992 <memchr+0x6a>
    e93c:	3a01      	subs	r2, #1
    e93e:	e005      	b.n	e94c <memchr+0x24>
    e940:	2a00      	cmp	r2, #0
    e942:	d028      	beq.n	e996 <memchr+0x6e>
    e944:	7803      	ldrb	r3, [r0, #0]
    e946:	3a01      	subs	r2, #1
    e948:	428b      	cmp	r3, r1
    e94a:	d022      	beq.n	e992 <memchr+0x6a>
    e94c:	3001      	adds	r0, #1
    e94e:	f010 0f03 	tst.w	r0, #3
    e952:	d1f5      	bne.n	e940 <memchr+0x18>
    e954:	2a03      	cmp	r2, #3
    e956:	d911      	bls.n	e97c <memchr+0x54>
    e958:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    e95c:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    e960:	6803      	ldr	r3, [r0, #0]
    e962:	ea84 0303 	eor.w	r3, r4, r3
    e966:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    e96a:	ea2c 0303 	bic.w	r3, ip, r3
    e96e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    e972:	d103      	bne.n	e97c <memchr+0x54>
    e974:	3a04      	subs	r2, #4
    e976:	3004      	adds	r0, #4
    e978:	2a03      	cmp	r2, #3
    e97a:	d8f1      	bhi.n	e960 <memchr+0x38>
    e97c:	b15a      	cbz	r2, e996 <memchr+0x6e>
    e97e:	7803      	ldrb	r3, [r0, #0]
    e980:	428b      	cmp	r3, r1
    e982:	d006      	beq.n	e992 <memchr+0x6a>
    e984:	3a01      	subs	r2, #1
    e986:	b132      	cbz	r2, e996 <memchr+0x6e>
    e988:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    e98c:	3a01      	subs	r2, #1
    e98e:	428b      	cmp	r3, r1
    e990:	d1f9      	bne.n	e986 <memchr+0x5e>
    e992:	bc10      	pop	{r4}
    e994:	4770      	bx	lr
    e996:	2000      	movs	r0, #0
    e998:	e7fb      	b.n	e992 <memchr+0x6a>
    e99a:	bf00      	nop

0000e99c <memcpy>:
    e99c:	2a03      	cmp	r2, #3
    e99e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    e9a2:	d80b      	bhi.n	e9bc <memcpy+0x20>
    e9a4:	b13a      	cbz	r2, e9b6 <memcpy+0x1a>
    e9a6:	2300      	movs	r3, #0
    e9a8:	f811 c003 	ldrb.w	ip, [r1, r3]
    e9ac:	f800 c003 	strb.w	ip, [r0, r3]
    e9b0:	3301      	adds	r3, #1
    e9b2:	4293      	cmp	r3, r2
    e9b4:	d1f8      	bne.n	e9a8 <memcpy+0xc>
    e9b6:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    e9ba:	4770      	bx	lr
    e9bc:	1882      	adds	r2, r0, r2
    e9be:	460c      	mov	r4, r1
    e9c0:	4603      	mov	r3, r0
    e9c2:	e003      	b.n	e9cc <memcpy+0x30>
    e9c4:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    e9c8:	f803 1c01 	strb.w	r1, [r3, #-1]
    e9cc:	f003 0603 	and.w	r6, r3, #3
    e9d0:	4619      	mov	r1, r3
    e9d2:	46a4      	mov	ip, r4
    e9d4:	3301      	adds	r3, #1
    e9d6:	3401      	adds	r4, #1
    e9d8:	2e00      	cmp	r6, #0
    e9da:	d1f3      	bne.n	e9c4 <memcpy+0x28>
    e9dc:	f01c 0403 	ands.w	r4, ip, #3
    e9e0:	4663      	mov	r3, ip
    e9e2:	bf08      	it	eq
    e9e4:	ebc1 0c02 	rsbeq	ip, r1, r2
    e9e8:	d068      	beq.n	eabc <memcpy+0x120>
    e9ea:	4265      	negs	r5, r4
    e9ec:	f1c4 0a04 	rsb	sl, r4, #4
    e9f0:	eb0c 0705 	add.w	r7, ip, r5
    e9f4:	4633      	mov	r3, r6
    e9f6:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    e9fa:	f85c 6005 	ldr.w	r6, [ip, r5]
    e9fe:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    ea02:	1a55      	subs	r5, r2, r1
    ea04:	e008      	b.n	ea18 <memcpy+0x7c>
    ea06:	f857 4f04 	ldr.w	r4, [r7, #4]!
    ea0a:	4626      	mov	r6, r4
    ea0c:	fa04 f40a 	lsl.w	r4, r4, sl
    ea10:	ea49 0404 	orr.w	r4, r9, r4
    ea14:	50cc      	str	r4, [r1, r3]
    ea16:	3304      	adds	r3, #4
    ea18:	185c      	adds	r4, r3, r1
    ea1a:	2d03      	cmp	r5, #3
    ea1c:	fa26 f908 	lsr.w	r9, r6, r8
    ea20:	f1a5 0504 	sub.w	r5, r5, #4
    ea24:	eb0c 0603 	add.w	r6, ip, r3
    ea28:	dced      	bgt.n	ea06 <memcpy+0x6a>
    ea2a:	2300      	movs	r3, #0
    ea2c:	e002      	b.n	ea34 <memcpy+0x98>
    ea2e:	5cf1      	ldrb	r1, [r6, r3]
    ea30:	54e1      	strb	r1, [r4, r3]
    ea32:	3301      	adds	r3, #1
    ea34:	1919      	adds	r1, r3, r4
    ea36:	4291      	cmp	r1, r2
    ea38:	d3f9      	bcc.n	ea2e <memcpy+0x92>
    ea3a:	e7bc      	b.n	e9b6 <memcpy+0x1a>
    ea3c:	f853 4c40 	ldr.w	r4, [r3, #-64]
    ea40:	f841 4c40 	str.w	r4, [r1, #-64]
    ea44:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    ea48:	f841 4c3c 	str.w	r4, [r1, #-60]
    ea4c:	f853 4c38 	ldr.w	r4, [r3, #-56]
    ea50:	f841 4c38 	str.w	r4, [r1, #-56]
    ea54:	f853 4c34 	ldr.w	r4, [r3, #-52]
    ea58:	f841 4c34 	str.w	r4, [r1, #-52]
    ea5c:	f853 4c30 	ldr.w	r4, [r3, #-48]
    ea60:	f841 4c30 	str.w	r4, [r1, #-48]
    ea64:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    ea68:	f841 4c2c 	str.w	r4, [r1, #-44]
    ea6c:	f853 4c28 	ldr.w	r4, [r3, #-40]
    ea70:	f841 4c28 	str.w	r4, [r1, #-40]
    ea74:	f853 4c24 	ldr.w	r4, [r3, #-36]
    ea78:	f841 4c24 	str.w	r4, [r1, #-36]
    ea7c:	f853 4c20 	ldr.w	r4, [r3, #-32]
    ea80:	f841 4c20 	str.w	r4, [r1, #-32]
    ea84:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    ea88:	f841 4c1c 	str.w	r4, [r1, #-28]
    ea8c:	f853 4c18 	ldr.w	r4, [r3, #-24]
    ea90:	f841 4c18 	str.w	r4, [r1, #-24]
    ea94:	f853 4c14 	ldr.w	r4, [r3, #-20]
    ea98:	f841 4c14 	str.w	r4, [r1, #-20]
    ea9c:	f853 4c10 	ldr.w	r4, [r3, #-16]
    eaa0:	f841 4c10 	str.w	r4, [r1, #-16]
    eaa4:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    eaa8:	f841 4c0c 	str.w	r4, [r1, #-12]
    eaac:	f853 4c08 	ldr.w	r4, [r3, #-8]
    eab0:	f841 4c08 	str.w	r4, [r1, #-8]
    eab4:	f853 4c04 	ldr.w	r4, [r3, #-4]
    eab8:	f841 4c04 	str.w	r4, [r1, #-4]
    eabc:	461c      	mov	r4, r3
    eabe:	460d      	mov	r5, r1
    eac0:	3340      	adds	r3, #64	; 0x40
    eac2:	3140      	adds	r1, #64	; 0x40
    eac4:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    eac8:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    eacc:	dcb6      	bgt.n	ea3c <memcpy+0xa0>
    eace:	4621      	mov	r1, r4
    ead0:	462b      	mov	r3, r5
    ead2:	1b54      	subs	r4, r2, r5
    ead4:	e00f      	b.n	eaf6 <memcpy+0x15a>
    ead6:	f851 5c10 	ldr.w	r5, [r1, #-16]
    eada:	f843 5c10 	str.w	r5, [r3, #-16]
    eade:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    eae2:	f843 5c0c 	str.w	r5, [r3, #-12]
    eae6:	f851 5c08 	ldr.w	r5, [r1, #-8]
    eaea:	f843 5c08 	str.w	r5, [r3, #-8]
    eaee:	f851 5c04 	ldr.w	r5, [r1, #-4]
    eaf2:	f843 5c04 	str.w	r5, [r3, #-4]
    eaf6:	2c0f      	cmp	r4, #15
    eaf8:	460d      	mov	r5, r1
    eafa:	469c      	mov	ip, r3
    eafc:	f101 0110 	add.w	r1, r1, #16
    eb00:	f103 0310 	add.w	r3, r3, #16
    eb04:	f1a4 0410 	sub.w	r4, r4, #16
    eb08:	dce5      	bgt.n	ead6 <memcpy+0x13a>
    eb0a:	ebcc 0102 	rsb	r1, ip, r2
    eb0e:	2300      	movs	r3, #0
    eb10:	e003      	b.n	eb1a <memcpy+0x17e>
    eb12:	58ec      	ldr	r4, [r5, r3]
    eb14:	f84c 4003 	str.w	r4, [ip, r3]
    eb18:	3304      	adds	r3, #4
    eb1a:	195e      	adds	r6, r3, r5
    eb1c:	2903      	cmp	r1, #3
    eb1e:	eb03 040c 	add.w	r4, r3, ip
    eb22:	f1a1 0104 	sub.w	r1, r1, #4
    eb26:	dcf4      	bgt.n	eb12 <memcpy+0x176>
    eb28:	e77f      	b.n	ea2a <memcpy+0x8e>
    eb2a:	bf00      	nop

0000eb2c <memmove>:
    eb2c:	4288      	cmp	r0, r1
    eb2e:	468c      	mov	ip, r1
    eb30:	b470      	push	{r4, r5, r6}
    eb32:	4605      	mov	r5, r0
    eb34:	4614      	mov	r4, r2
    eb36:	d90e      	bls.n	eb56 <memmove+0x2a>
    eb38:	188b      	adds	r3, r1, r2
    eb3a:	4298      	cmp	r0, r3
    eb3c:	d20b      	bcs.n	eb56 <memmove+0x2a>
    eb3e:	b142      	cbz	r2, eb52 <memmove+0x26>
    eb40:	ebc2 0c03 	rsb	ip, r2, r3
    eb44:	4601      	mov	r1, r0
    eb46:	1e53      	subs	r3, r2, #1
    eb48:	f81c 2003 	ldrb.w	r2, [ip, r3]
    eb4c:	54ca      	strb	r2, [r1, r3]
    eb4e:	3b01      	subs	r3, #1
    eb50:	d2fa      	bcs.n	eb48 <memmove+0x1c>
    eb52:	bc70      	pop	{r4, r5, r6}
    eb54:	4770      	bx	lr
    eb56:	2a0f      	cmp	r2, #15
    eb58:	d809      	bhi.n	eb6e <memmove+0x42>
    eb5a:	2c00      	cmp	r4, #0
    eb5c:	d0f9      	beq.n	eb52 <memmove+0x26>
    eb5e:	2300      	movs	r3, #0
    eb60:	f81c 2003 	ldrb.w	r2, [ip, r3]
    eb64:	54ea      	strb	r2, [r5, r3]
    eb66:	3301      	adds	r3, #1
    eb68:	42a3      	cmp	r3, r4
    eb6a:	d1f9      	bne.n	eb60 <memmove+0x34>
    eb6c:	e7f1      	b.n	eb52 <memmove+0x26>
    eb6e:	ea41 0300 	orr.w	r3, r1, r0
    eb72:	f013 0f03 	tst.w	r3, #3
    eb76:	d1f0      	bne.n	eb5a <memmove+0x2e>
    eb78:	4694      	mov	ip, r2
    eb7a:	460c      	mov	r4, r1
    eb7c:	4603      	mov	r3, r0
    eb7e:	6825      	ldr	r5, [r4, #0]
    eb80:	f1ac 0c10 	sub.w	ip, ip, #16
    eb84:	601d      	str	r5, [r3, #0]
    eb86:	6865      	ldr	r5, [r4, #4]
    eb88:	605d      	str	r5, [r3, #4]
    eb8a:	68a5      	ldr	r5, [r4, #8]
    eb8c:	609d      	str	r5, [r3, #8]
    eb8e:	68e5      	ldr	r5, [r4, #12]
    eb90:	3410      	adds	r4, #16
    eb92:	60dd      	str	r5, [r3, #12]
    eb94:	3310      	adds	r3, #16
    eb96:	f1bc 0f0f 	cmp.w	ip, #15
    eb9a:	d8f0      	bhi.n	eb7e <memmove+0x52>
    eb9c:	3a10      	subs	r2, #16
    eb9e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    eba2:	f10c 0501 	add.w	r5, ip, #1
    eba6:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    ebaa:	012d      	lsls	r5, r5, #4
    ebac:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    ebb0:	eb01 0c05 	add.w	ip, r1, r5
    ebb4:	1945      	adds	r5, r0, r5
    ebb6:	2e03      	cmp	r6, #3
    ebb8:	4634      	mov	r4, r6
    ebba:	d9ce      	bls.n	eb5a <memmove+0x2e>
    ebbc:	2300      	movs	r3, #0
    ebbe:	f85c 2003 	ldr.w	r2, [ip, r3]
    ebc2:	50ea      	str	r2, [r5, r3]
    ebc4:	3304      	adds	r3, #4
    ebc6:	1af2      	subs	r2, r6, r3
    ebc8:	2a03      	cmp	r2, #3
    ebca:	d8f8      	bhi.n	ebbe <memmove+0x92>
    ebcc:	3e04      	subs	r6, #4
    ebce:	08b3      	lsrs	r3, r6, #2
    ebd0:	1c5a      	adds	r2, r3, #1
    ebd2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    ebd6:	0092      	lsls	r2, r2, #2
    ebd8:	4494      	add	ip, r2
    ebda:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    ebde:	18ad      	adds	r5, r5, r2
    ebe0:	e7bb      	b.n	eb5a <memmove+0x2e>
    ebe2:	bf00      	nop

0000ebe4 <memset>:
    ebe4:	2a03      	cmp	r2, #3
    ebe6:	b2c9      	uxtb	r1, r1
    ebe8:	b430      	push	{r4, r5}
    ebea:	d807      	bhi.n	ebfc <memset+0x18>
    ebec:	b122      	cbz	r2, ebf8 <memset+0x14>
    ebee:	2300      	movs	r3, #0
    ebf0:	54c1      	strb	r1, [r0, r3]
    ebf2:	3301      	adds	r3, #1
    ebf4:	4293      	cmp	r3, r2
    ebf6:	d1fb      	bne.n	ebf0 <memset+0xc>
    ebf8:	bc30      	pop	{r4, r5}
    ebfa:	4770      	bx	lr
    ebfc:	eb00 0c02 	add.w	ip, r0, r2
    ec00:	4603      	mov	r3, r0
    ec02:	e001      	b.n	ec08 <memset+0x24>
    ec04:	f803 1c01 	strb.w	r1, [r3, #-1]
    ec08:	f003 0403 	and.w	r4, r3, #3
    ec0c:	461a      	mov	r2, r3
    ec0e:	3301      	adds	r3, #1
    ec10:	2c00      	cmp	r4, #0
    ec12:	d1f7      	bne.n	ec04 <memset+0x20>
    ec14:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    ec18:	ebc2 040c 	rsb	r4, r2, ip
    ec1c:	fb03 f301 	mul.w	r3, r3, r1
    ec20:	e01f      	b.n	ec62 <memset+0x7e>
    ec22:	f842 3c40 	str.w	r3, [r2, #-64]
    ec26:	f842 3c3c 	str.w	r3, [r2, #-60]
    ec2a:	f842 3c38 	str.w	r3, [r2, #-56]
    ec2e:	f842 3c34 	str.w	r3, [r2, #-52]
    ec32:	f842 3c30 	str.w	r3, [r2, #-48]
    ec36:	f842 3c2c 	str.w	r3, [r2, #-44]
    ec3a:	f842 3c28 	str.w	r3, [r2, #-40]
    ec3e:	f842 3c24 	str.w	r3, [r2, #-36]
    ec42:	f842 3c20 	str.w	r3, [r2, #-32]
    ec46:	f842 3c1c 	str.w	r3, [r2, #-28]
    ec4a:	f842 3c18 	str.w	r3, [r2, #-24]
    ec4e:	f842 3c14 	str.w	r3, [r2, #-20]
    ec52:	f842 3c10 	str.w	r3, [r2, #-16]
    ec56:	f842 3c0c 	str.w	r3, [r2, #-12]
    ec5a:	f842 3c08 	str.w	r3, [r2, #-8]
    ec5e:	f842 3c04 	str.w	r3, [r2, #-4]
    ec62:	4615      	mov	r5, r2
    ec64:	3240      	adds	r2, #64	; 0x40
    ec66:	2c3f      	cmp	r4, #63	; 0x3f
    ec68:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    ec6c:	dcd9      	bgt.n	ec22 <memset+0x3e>
    ec6e:	462a      	mov	r2, r5
    ec70:	ebc5 040c 	rsb	r4, r5, ip
    ec74:	e007      	b.n	ec86 <memset+0xa2>
    ec76:	f842 3c10 	str.w	r3, [r2, #-16]
    ec7a:	f842 3c0c 	str.w	r3, [r2, #-12]
    ec7e:	f842 3c08 	str.w	r3, [r2, #-8]
    ec82:	f842 3c04 	str.w	r3, [r2, #-4]
    ec86:	4615      	mov	r5, r2
    ec88:	3210      	adds	r2, #16
    ec8a:	2c0f      	cmp	r4, #15
    ec8c:	f1a4 0410 	sub.w	r4, r4, #16
    ec90:	dcf1      	bgt.n	ec76 <memset+0x92>
    ec92:	462a      	mov	r2, r5
    ec94:	ebc5 050c 	rsb	r5, r5, ip
    ec98:	e001      	b.n	ec9e <memset+0xba>
    ec9a:	f842 3c04 	str.w	r3, [r2, #-4]
    ec9e:	4614      	mov	r4, r2
    eca0:	3204      	adds	r2, #4
    eca2:	2d03      	cmp	r5, #3
    eca4:	f1a5 0504 	sub.w	r5, r5, #4
    eca8:	dcf7      	bgt.n	ec9a <memset+0xb6>
    ecaa:	e001      	b.n	ecb0 <memset+0xcc>
    ecac:	f804 1b01 	strb.w	r1, [r4], #1
    ecb0:	4564      	cmp	r4, ip
    ecb2:	d3fb      	bcc.n	ecac <memset+0xc8>
    ecb4:	e7a0      	b.n	ebf8 <memset+0x14>
    ecb6:	bf00      	nop

0000ecb8 <__malloc_lock>:
    ecb8:	4770      	bx	lr
    ecba:	bf00      	nop

0000ecbc <__malloc_unlock>:
    ecbc:	4770      	bx	lr
    ecbe:	bf00      	nop

0000ecc0 <__hi0bits>:
    ecc0:	0c02      	lsrs	r2, r0, #16
    ecc2:	4603      	mov	r3, r0
    ecc4:	0412      	lsls	r2, r2, #16
    ecc6:	b1b2      	cbz	r2, ecf6 <__hi0bits+0x36>
    ecc8:	2000      	movs	r0, #0
    ecca:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    ecce:	d101      	bne.n	ecd4 <__hi0bits+0x14>
    ecd0:	3008      	adds	r0, #8
    ecd2:	021b      	lsls	r3, r3, #8
    ecd4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    ecd8:	d101      	bne.n	ecde <__hi0bits+0x1e>
    ecda:	3004      	adds	r0, #4
    ecdc:	011b      	lsls	r3, r3, #4
    ecde:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    ece2:	d101      	bne.n	ece8 <__hi0bits+0x28>
    ece4:	3002      	adds	r0, #2
    ece6:	009b      	lsls	r3, r3, #2
    ece8:	2b00      	cmp	r3, #0
    ecea:	db03      	blt.n	ecf4 <__hi0bits+0x34>
    ecec:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    ecf0:	d004      	beq.n	ecfc <__hi0bits+0x3c>
    ecf2:	3001      	adds	r0, #1
    ecf4:	4770      	bx	lr
    ecf6:	0403      	lsls	r3, r0, #16
    ecf8:	2010      	movs	r0, #16
    ecfa:	e7e6      	b.n	ecca <__hi0bits+0xa>
    ecfc:	2020      	movs	r0, #32
    ecfe:	4770      	bx	lr

0000ed00 <__lo0bits>:
    ed00:	6803      	ldr	r3, [r0, #0]
    ed02:	4602      	mov	r2, r0
    ed04:	f013 0007 	ands.w	r0, r3, #7
    ed08:	d009      	beq.n	ed1e <__lo0bits+0x1e>
    ed0a:	f013 0f01 	tst.w	r3, #1
    ed0e:	d121      	bne.n	ed54 <__lo0bits+0x54>
    ed10:	f013 0f02 	tst.w	r3, #2
    ed14:	d122      	bne.n	ed5c <__lo0bits+0x5c>
    ed16:	089b      	lsrs	r3, r3, #2
    ed18:	2002      	movs	r0, #2
    ed1a:	6013      	str	r3, [r2, #0]
    ed1c:	4770      	bx	lr
    ed1e:	b299      	uxth	r1, r3
    ed20:	b909      	cbnz	r1, ed26 <__lo0bits+0x26>
    ed22:	0c1b      	lsrs	r3, r3, #16
    ed24:	2010      	movs	r0, #16
    ed26:	f013 0fff 	tst.w	r3, #255	; 0xff
    ed2a:	d101      	bne.n	ed30 <__lo0bits+0x30>
    ed2c:	3008      	adds	r0, #8
    ed2e:	0a1b      	lsrs	r3, r3, #8
    ed30:	f013 0f0f 	tst.w	r3, #15
    ed34:	d101      	bne.n	ed3a <__lo0bits+0x3a>
    ed36:	3004      	adds	r0, #4
    ed38:	091b      	lsrs	r3, r3, #4
    ed3a:	f013 0f03 	tst.w	r3, #3
    ed3e:	d101      	bne.n	ed44 <__lo0bits+0x44>
    ed40:	3002      	adds	r0, #2
    ed42:	089b      	lsrs	r3, r3, #2
    ed44:	f013 0f01 	tst.w	r3, #1
    ed48:	d102      	bne.n	ed50 <__lo0bits+0x50>
    ed4a:	085b      	lsrs	r3, r3, #1
    ed4c:	d004      	beq.n	ed58 <__lo0bits+0x58>
    ed4e:	3001      	adds	r0, #1
    ed50:	6013      	str	r3, [r2, #0]
    ed52:	4770      	bx	lr
    ed54:	2000      	movs	r0, #0
    ed56:	4770      	bx	lr
    ed58:	2020      	movs	r0, #32
    ed5a:	4770      	bx	lr
    ed5c:	085b      	lsrs	r3, r3, #1
    ed5e:	2001      	movs	r0, #1
    ed60:	6013      	str	r3, [r2, #0]
    ed62:	4770      	bx	lr

0000ed64 <__mcmp>:
    ed64:	4603      	mov	r3, r0
    ed66:	690a      	ldr	r2, [r1, #16]
    ed68:	6900      	ldr	r0, [r0, #16]
    ed6a:	b410      	push	{r4}
    ed6c:	1a80      	subs	r0, r0, r2
    ed6e:	d111      	bne.n	ed94 <__mcmp+0x30>
    ed70:	3204      	adds	r2, #4
    ed72:	f103 0c14 	add.w	ip, r3, #20
    ed76:	0092      	lsls	r2, r2, #2
    ed78:	189b      	adds	r3, r3, r2
    ed7a:	1889      	adds	r1, r1, r2
    ed7c:	3104      	adds	r1, #4
    ed7e:	3304      	adds	r3, #4
    ed80:	f853 4c04 	ldr.w	r4, [r3, #-4]
    ed84:	3b04      	subs	r3, #4
    ed86:	f851 2c04 	ldr.w	r2, [r1, #-4]
    ed8a:	3904      	subs	r1, #4
    ed8c:	4294      	cmp	r4, r2
    ed8e:	d103      	bne.n	ed98 <__mcmp+0x34>
    ed90:	459c      	cmp	ip, r3
    ed92:	d3f5      	bcc.n	ed80 <__mcmp+0x1c>
    ed94:	bc10      	pop	{r4}
    ed96:	4770      	bx	lr
    ed98:	bf38      	it	cc
    ed9a:	f04f 30ff 	movcc.w	r0, #4294967295
    ed9e:	d3f9      	bcc.n	ed94 <__mcmp+0x30>
    eda0:	2001      	movs	r0, #1
    eda2:	e7f7      	b.n	ed94 <__mcmp+0x30>

0000eda4 <__ulp>:
    eda4:	f240 0300 	movw	r3, #0
    eda8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    edac:	ea01 0303 	and.w	r3, r1, r3
    edb0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    edb4:	2b00      	cmp	r3, #0
    edb6:	dd02      	ble.n	edbe <__ulp+0x1a>
    edb8:	4619      	mov	r1, r3
    edba:	2000      	movs	r0, #0
    edbc:	4770      	bx	lr
    edbe:	425b      	negs	r3, r3
    edc0:	151b      	asrs	r3, r3, #20
    edc2:	2b13      	cmp	r3, #19
    edc4:	dd0e      	ble.n	ede4 <__ulp+0x40>
    edc6:	3b14      	subs	r3, #20
    edc8:	2b1e      	cmp	r3, #30
    edca:	dd03      	ble.n	edd4 <__ulp+0x30>
    edcc:	2301      	movs	r3, #1
    edce:	2100      	movs	r1, #0
    edd0:	4618      	mov	r0, r3
    edd2:	4770      	bx	lr
    edd4:	2201      	movs	r2, #1
    edd6:	f1c3 031f 	rsb	r3, r3, #31
    edda:	2100      	movs	r1, #0
    eddc:	fa12 f303 	lsls.w	r3, r2, r3
    ede0:	4618      	mov	r0, r3
    ede2:	4770      	bx	lr
    ede4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    ede8:	2000      	movs	r0, #0
    edea:	fa52 f103 	asrs.w	r1, r2, r3
    edee:	4770      	bx	lr

0000edf0 <__b2d>:
    edf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    edf4:	6904      	ldr	r4, [r0, #16]
    edf6:	f100 0614 	add.w	r6, r0, #20
    edfa:	460f      	mov	r7, r1
    edfc:	3404      	adds	r4, #4
    edfe:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    ee02:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    ee06:	46a0      	mov	r8, r4
    ee08:	4628      	mov	r0, r5
    ee0a:	f7ff ff59 	bl	ecc0 <__hi0bits>
    ee0e:	280a      	cmp	r0, #10
    ee10:	f1c0 0320 	rsb	r3, r0, #32
    ee14:	603b      	str	r3, [r7, #0]
    ee16:	dc14      	bgt.n	ee42 <__b2d+0x52>
    ee18:	42a6      	cmp	r6, r4
    ee1a:	f1c0 030b 	rsb	r3, r0, #11
    ee1e:	d237      	bcs.n	ee90 <__b2d+0xa0>
    ee20:	f854 1c04 	ldr.w	r1, [r4, #-4]
    ee24:	40d9      	lsrs	r1, r3
    ee26:	fa25 fc03 	lsr.w	ip, r5, r3
    ee2a:	3015      	adds	r0, #21
    ee2c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    ee30:	4085      	lsls	r5, r0
    ee32:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    ee36:	ea41 0205 	orr.w	r2, r1, r5
    ee3a:	4610      	mov	r0, r2
    ee3c:	4619      	mov	r1, r3
    ee3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ee42:	42a6      	cmp	r6, r4
    ee44:	d320      	bcc.n	ee88 <__b2d+0x98>
    ee46:	2100      	movs	r1, #0
    ee48:	380b      	subs	r0, #11
    ee4a:	bf02      	ittt	eq
    ee4c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    ee50:	460a      	moveq	r2, r1
    ee52:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    ee56:	d0f0      	beq.n	ee3a <__b2d+0x4a>
    ee58:	42b4      	cmp	r4, r6
    ee5a:	f1c0 0320 	rsb	r3, r0, #32
    ee5e:	d919      	bls.n	ee94 <__b2d+0xa4>
    ee60:	f854 4c04 	ldr.w	r4, [r4, #-4]
    ee64:	40dc      	lsrs	r4, r3
    ee66:	4085      	lsls	r5, r0
    ee68:	fa21 fc03 	lsr.w	ip, r1, r3
    ee6c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    ee70:	fa11 f000 	lsls.w	r0, r1, r0
    ee74:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    ee78:	ea44 0200 	orr.w	r2, r4, r0
    ee7c:	ea45 030c 	orr.w	r3, r5, ip
    ee80:	4610      	mov	r0, r2
    ee82:	4619      	mov	r1, r3
    ee84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ee88:	f854 1c04 	ldr.w	r1, [r4, #-4]
    ee8c:	3c04      	subs	r4, #4
    ee8e:	e7db      	b.n	ee48 <__b2d+0x58>
    ee90:	2100      	movs	r1, #0
    ee92:	e7c8      	b.n	ee26 <__b2d+0x36>
    ee94:	2400      	movs	r4, #0
    ee96:	e7e6      	b.n	ee66 <__b2d+0x76>

0000ee98 <__ratio>:
    ee98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    ee9c:	b083      	sub	sp, #12
    ee9e:	460e      	mov	r6, r1
    eea0:	a901      	add	r1, sp, #4
    eea2:	4607      	mov	r7, r0
    eea4:	f7ff ffa4 	bl	edf0 <__b2d>
    eea8:	460d      	mov	r5, r1
    eeaa:	4604      	mov	r4, r0
    eeac:	4669      	mov	r1, sp
    eeae:	4630      	mov	r0, r6
    eeb0:	f7ff ff9e 	bl	edf0 <__b2d>
    eeb4:	f8dd c004 	ldr.w	ip, [sp, #4]
    eeb8:	46a9      	mov	r9, r5
    eeba:	46a0      	mov	r8, r4
    eebc:	460b      	mov	r3, r1
    eebe:	4602      	mov	r2, r0
    eec0:	6931      	ldr	r1, [r6, #16]
    eec2:	4616      	mov	r6, r2
    eec4:	6938      	ldr	r0, [r7, #16]
    eec6:	461f      	mov	r7, r3
    eec8:	1a40      	subs	r0, r0, r1
    eeca:	9900      	ldr	r1, [sp, #0]
    eecc:	ebc1 010c 	rsb	r1, r1, ip
    eed0:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    eed4:	2900      	cmp	r1, #0
    eed6:	bfc9      	itett	gt
    eed8:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    eedc:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    eee0:	4624      	movgt	r4, r4
    eee2:	464d      	movgt	r5, r9
    eee4:	bfdc      	itt	le
    eee6:	4612      	movle	r2, r2
    eee8:	463b      	movle	r3, r7
    eeea:	4620      	mov	r0, r4
    eeec:	4629      	mov	r1, r5
    eeee:	f7f9 f8a9 	bl	8044 <__aeabi_ddiv>
    eef2:	b003      	add	sp, #12
    eef4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000eef8 <_mprec_log10>:
    eef8:	2817      	cmp	r0, #23
    eefa:	b510      	push	{r4, lr}
    eefc:	4604      	mov	r4, r0
    eefe:	dd0e      	ble.n	ef1e <_mprec_log10+0x26>
    ef00:	f240 0100 	movw	r1, #0
    ef04:	2000      	movs	r0, #0
    ef06:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    ef0a:	f240 0300 	movw	r3, #0
    ef0e:	2200      	movs	r2, #0
    ef10:	f2c4 0324 	movt	r3, #16420	; 0x4024
    ef14:	f7f8 ff6c 	bl	7df0 <__aeabi_dmul>
    ef18:	3c01      	subs	r4, #1
    ef1a:	d1f6      	bne.n	ef0a <_mprec_log10+0x12>
    ef1c:	bd10      	pop	{r4, pc}
    ef1e:	f243 13a0 	movw	r3, #12704	; 0x31a0
    ef22:	f2c0 0301 	movt	r3, #1
    ef26:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    ef2a:	e9d3 0100 	ldrd	r0, r1, [r3]
    ef2e:	bd10      	pop	{r4, pc}

0000ef30 <__copybits>:
    ef30:	6913      	ldr	r3, [r2, #16]
    ef32:	3901      	subs	r1, #1
    ef34:	f102 0c14 	add.w	ip, r2, #20
    ef38:	b410      	push	{r4}
    ef3a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    ef3e:	114c      	asrs	r4, r1, #5
    ef40:	3214      	adds	r2, #20
    ef42:	3401      	adds	r4, #1
    ef44:	4594      	cmp	ip, r2
    ef46:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    ef4a:	d20f      	bcs.n	ef6c <__copybits+0x3c>
    ef4c:	2300      	movs	r3, #0
    ef4e:	f85c 1003 	ldr.w	r1, [ip, r3]
    ef52:	50c1      	str	r1, [r0, r3]
    ef54:	3304      	adds	r3, #4
    ef56:	eb03 010c 	add.w	r1, r3, ip
    ef5a:	428a      	cmp	r2, r1
    ef5c:	d8f7      	bhi.n	ef4e <__copybits+0x1e>
    ef5e:	ea6f 0c0c 	mvn.w	ip, ip
    ef62:	4462      	add	r2, ip
    ef64:	f022 0203 	bic.w	r2, r2, #3
    ef68:	3204      	adds	r2, #4
    ef6a:	1880      	adds	r0, r0, r2
    ef6c:	4284      	cmp	r4, r0
    ef6e:	d904      	bls.n	ef7a <__copybits+0x4a>
    ef70:	2300      	movs	r3, #0
    ef72:	f840 3b04 	str.w	r3, [r0], #4
    ef76:	4284      	cmp	r4, r0
    ef78:	d8fb      	bhi.n	ef72 <__copybits+0x42>
    ef7a:	bc10      	pop	{r4}
    ef7c:	4770      	bx	lr
    ef7e:	bf00      	nop

0000ef80 <__any_on>:
    ef80:	6902      	ldr	r2, [r0, #16]
    ef82:	114b      	asrs	r3, r1, #5
    ef84:	429a      	cmp	r2, r3
    ef86:	db10      	blt.n	efaa <__any_on+0x2a>
    ef88:	dd0e      	ble.n	efa8 <__any_on+0x28>
    ef8a:	f011 011f 	ands.w	r1, r1, #31
    ef8e:	d00b      	beq.n	efa8 <__any_on+0x28>
    ef90:	461a      	mov	r2, r3
    ef92:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ef96:	695b      	ldr	r3, [r3, #20]
    ef98:	fa23 fc01 	lsr.w	ip, r3, r1
    ef9c:	fa0c f101 	lsl.w	r1, ip, r1
    efa0:	4299      	cmp	r1, r3
    efa2:	d002      	beq.n	efaa <__any_on+0x2a>
    efa4:	2001      	movs	r0, #1
    efa6:	4770      	bx	lr
    efa8:	461a      	mov	r2, r3
    efaa:	3204      	adds	r2, #4
    efac:	f100 0114 	add.w	r1, r0, #20
    efb0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    efb4:	f103 0c04 	add.w	ip, r3, #4
    efb8:	4561      	cmp	r1, ip
    efba:	d20b      	bcs.n	efd4 <__any_on+0x54>
    efbc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    efc0:	2a00      	cmp	r2, #0
    efc2:	d1ef      	bne.n	efa4 <__any_on+0x24>
    efc4:	4299      	cmp	r1, r3
    efc6:	d205      	bcs.n	efd4 <__any_on+0x54>
    efc8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    efcc:	2a00      	cmp	r2, #0
    efce:	d1e9      	bne.n	efa4 <__any_on+0x24>
    efd0:	4299      	cmp	r1, r3
    efd2:	d3f9      	bcc.n	efc8 <__any_on+0x48>
    efd4:	2000      	movs	r0, #0
    efd6:	4770      	bx	lr

0000efd8 <_Bfree>:
    efd8:	b530      	push	{r4, r5, lr}
    efda:	6a45      	ldr	r5, [r0, #36]	; 0x24
    efdc:	b083      	sub	sp, #12
    efde:	4604      	mov	r4, r0
    efe0:	b155      	cbz	r5, eff8 <_Bfree+0x20>
    efe2:	b139      	cbz	r1, eff4 <_Bfree+0x1c>
    efe4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    efe6:	684a      	ldr	r2, [r1, #4]
    efe8:	68db      	ldr	r3, [r3, #12]
    efea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    efee:	6008      	str	r0, [r1, #0]
    eff0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    eff4:	b003      	add	sp, #12
    eff6:	bd30      	pop	{r4, r5, pc}
    eff8:	2010      	movs	r0, #16
    effa:	9101      	str	r1, [sp, #4]
    effc:	f7ff f970 	bl	e2e0 <malloc>
    f000:	9901      	ldr	r1, [sp, #4]
    f002:	6260      	str	r0, [r4, #36]	; 0x24
    f004:	60c5      	str	r5, [r0, #12]
    f006:	6045      	str	r5, [r0, #4]
    f008:	6085      	str	r5, [r0, #8]
    f00a:	6005      	str	r5, [r0, #0]
    f00c:	e7e9      	b.n	efe2 <_Bfree+0xa>
    f00e:	bf00      	nop

0000f010 <_Balloc>:
    f010:	b570      	push	{r4, r5, r6, lr}
    f012:	6a44      	ldr	r4, [r0, #36]	; 0x24
    f014:	4606      	mov	r6, r0
    f016:	460d      	mov	r5, r1
    f018:	b164      	cbz	r4, f034 <_Balloc+0x24>
    f01a:	68e2      	ldr	r2, [r4, #12]
    f01c:	b1a2      	cbz	r2, f048 <_Balloc+0x38>
    f01e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    f022:	b1eb      	cbz	r3, f060 <_Balloc+0x50>
    f024:	6819      	ldr	r1, [r3, #0]
    f026:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    f02a:	2200      	movs	r2, #0
    f02c:	60da      	str	r2, [r3, #12]
    f02e:	611a      	str	r2, [r3, #16]
    f030:	4618      	mov	r0, r3
    f032:	bd70      	pop	{r4, r5, r6, pc}
    f034:	2010      	movs	r0, #16
    f036:	f7ff f953 	bl	e2e0 <malloc>
    f03a:	2300      	movs	r3, #0
    f03c:	4604      	mov	r4, r0
    f03e:	6270      	str	r0, [r6, #36]	; 0x24
    f040:	60c3      	str	r3, [r0, #12]
    f042:	6043      	str	r3, [r0, #4]
    f044:	6083      	str	r3, [r0, #8]
    f046:	6003      	str	r3, [r0, #0]
    f048:	2210      	movs	r2, #16
    f04a:	4630      	mov	r0, r6
    f04c:	2104      	movs	r1, #4
    f04e:	f002 f9b3 	bl	113b8 <_calloc_r>
    f052:	6a73      	ldr	r3, [r6, #36]	; 0x24
    f054:	60e0      	str	r0, [r4, #12]
    f056:	68da      	ldr	r2, [r3, #12]
    f058:	2a00      	cmp	r2, #0
    f05a:	d1e0      	bne.n	f01e <_Balloc+0xe>
    f05c:	4613      	mov	r3, r2
    f05e:	e7e7      	b.n	f030 <_Balloc+0x20>
    f060:	2401      	movs	r4, #1
    f062:	4630      	mov	r0, r6
    f064:	4621      	mov	r1, r4
    f066:	40ac      	lsls	r4, r5
    f068:	1d62      	adds	r2, r4, #5
    f06a:	0092      	lsls	r2, r2, #2
    f06c:	f002 f9a4 	bl	113b8 <_calloc_r>
    f070:	4603      	mov	r3, r0
    f072:	2800      	cmp	r0, #0
    f074:	d0dc      	beq.n	f030 <_Balloc+0x20>
    f076:	6045      	str	r5, [r0, #4]
    f078:	6084      	str	r4, [r0, #8]
    f07a:	e7d6      	b.n	f02a <_Balloc+0x1a>

0000f07c <__d2b>:
    f07c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    f080:	b083      	sub	sp, #12
    f082:	2101      	movs	r1, #1
    f084:	461d      	mov	r5, r3
    f086:	4614      	mov	r4, r2
    f088:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    f08a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    f08c:	f7ff ffc0 	bl	f010 <_Balloc>
    f090:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    f094:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    f098:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    f09c:	4615      	mov	r5, r2
    f09e:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    f0a2:	9300      	str	r3, [sp, #0]
    f0a4:	bf1c      	itt	ne
    f0a6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    f0aa:	9300      	strne	r3, [sp, #0]
    f0ac:	4680      	mov	r8, r0
    f0ae:	2c00      	cmp	r4, #0
    f0b0:	d023      	beq.n	f0fa <__d2b+0x7e>
    f0b2:	a802      	add	r0, sp, #8
    f0b4:	f840 4d04 	str.w	r4, [r0, #-4]!
    f0b8:	f7ff fe22 	bl	ed00 <__lo0bits>
    f0bc:	4603      	mov	r3, r0
    f0be:	2800      	cmp	r0, #0
    f0c0:	d137      	bne.n	f132 <__d2b+0xb6>
    f0c2:	9901      	ldr	r1, [sp, #4]
    f0c4:	9a00      	ldr	r2, [sp, #0]
    f0c6:	f8c8 1014 	str.w	r1, [r8, #20]
    f0ca:	2a00      	cmp	r2, #0
    f0cc:	bf14      	ite	ne
    f0ce:	2402      	movne	r4, #2
    f0d0:	2401      	moveq	r4, #1
    f0d2:	f8c8 2018 	str.w	r2, [r8, #24]
    f0d6:	f8c8 4010 	str.w	r4, [r8, #16]
    f0da:	f1ba 0f00 	cmp.w	sl, #0
    f0de:	d01b      	beq.n	f118 <__d2b+0x9c>
    f0e0:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    f0e4:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    f0e8:	f1aa 0a03 	sub.w	sl, sl, #3
    f0ec:	4453      	add	r3, sl
    f0ee:	603b      	str	r3, [r7, #0]
    f0f0:	6032      	str	r2, [r6, #0]
    f0f2:	4640      	mov	r0, r8
    f0f4:	b003      	add	sp, #12
    f0f6:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    f0fa:	4668      	mov	r0, sp
    f0fc:	f7ff fe00 	bl	ed00 <__lo0bits>
    f100:	2301      	movs	r3, #1
    f102:	461c      	mov	r4, r3
    f104:	f8c8 3010 	str.w	r3, [r8, #16]
    f108:	9b00      	ldr	r3, [sp, #0]
    f10a:	f8c8 3014 	str.w	r3, [r8, #20]
    f10e:	f100 0320 	add.w	r3, r0, #32
    f112:	f1ba 0f00 	cmp.w	sl, #0
    f116:	d1e3      	bne.n	f0e0 <__d2b+0x64>
    f118:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    f11c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    f120:	3b02      	subs	r3, #2
    f122:	603b      	str	r3, [r7, #0]
    f124:	6910      	ldr	r0, [r2, #16]
    f126:	f7ff fdcb 	bl	ecc0 <__hi0bits>
    f12a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    f12e:	6030      	str	r0, [r6, #0]
    f130:	e7df      	b.n	f0f2 <__d2b+0x76>
    f132:	9a00      	ldr	r2, [sp, #0]
    f134:	f1c0 0120 	rsb	r1, r0, #32
    f138:	fa12 f101 	lsls.w	r1, r2, r1
    f13c:	40c2      	lsrs	r2, r0
    f13e:	9801      	ldr	r0, [sp, #4]
    f140:	4301      	orrs	r1, r0
    f142:	f8c8 1014 	str.w	r1, [r8, #20]
    f146:	9200      	str	r2, [sp, #0]
    f148:	e7bf      	b.n	f0ca <__d2b+0x4e>
    f14a:	bf00      	nop

0000f14c <__mdiff>:
    f14c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f150:	6913      	ldr	r3, [r2, #16]
    f152:	690f      	ldr	r7, [r1, #16]
    f154:	460c      	mov	r4, r1
    f156:	4615      	mov	r5, r2
    f158:	1aff      	subs	r7, r7, r3
    f15a:	2f00      	cmp	r7, #0
    f15c:	d04f      	beq.n	f1fe <__mdiff+0xb2>
    f15e:	db6a      	blt.n	f236 <__mdiff+0xea>
    f160:	2700      	movs	r7, #0
    f162:	f101 0614 	add.w	r6, r1, #20
    f166:	6861      	ldr	r1, [r4, #4]
    f168:	f7ff ff52 	bl	f010 <_Balloc>
    f16c:	f8d5 8010 	ldr.w	r8, [r5, #16]
    f170:	f8d4 c010 	ldr.w	ip, [r4, #16]
    f174:	f105 0114 	add.w	r1, r5, #20
    f178:	2200      	movs	r2, #0
    f17a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    f17e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    f182:	f105 0814 	add.w	r8, r5, #20
    f186:	3414      	adds	r4, #20
    f188:	f100 0314 	add.w	r3, r0, #20
    f18c:	60c7      	str	r7, [r0, #12]
    f18e:	f851 7b04 	ldr.w	r7, [r1], #4
    f192:	f856 5b04 	ldr.w	r5, [r6], #4
    f196:	46bb      	mov	fp, r7
    f198:	fa1f fa87 	uxth.w	sl, r7
    f19c:	0c3f      	lsrs	r7, r7, #16
    f19e:	fa1f f985 	uxth.w	r9, r5
    f1a2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    f1a6:	ebca 0a09 	rsb	sl, sl, r9
    f1aa:	4452      	add	r2, sl
    f1ac:	eb07 4722 	add.w	r7, r7, r2, asr #16
    f1b0:	b292      	uxth	r2, r2
    f1b2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    f1b6:	f843 2b04 	str.w	r2, [r3], #4
    f1ba:	143a      	asrs	r2, r7, #16
    f1bc:	4588      	cmp	r8, r1
    f1be:	d8e6      	bhi.n	f18e <__mdiff+0x42>
    f1c0:	42a6      	cmp	r6, r4
    f1c2:	d20e      	bcs.n	f1e2 <__mdiff+0x96>
    f1c4:	f856 1b04 	ldr.w	r1, [r6], #4
    f1c8:	b28d      	uxth	r5, r1
    f1ca:	0c09      	lsrs	r1, r1, #16
    f1cc:	1952      	adds	r2, r2, r5
    f1ce:	eb01 4122 	add.w	r1, r1, r2, asr #16
    f1d2:	b292      	uxth	r2, r2
    f1d4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    f1d8:	f843 2b04 	str.w	r2, [r3], #4
    f1dc:	140a      	asrs	r2, r1, #16
    f1de:	42b4      	cmp	r4, r6
    f1e0:	d8f0      	bhi.n	f1c4 <__mdiff+0x78>
    f1e2:	f853 2c04 	ldr.w	r2, [r3, #-4]
    f1e6:	b932      	cbnz	r2, f1f6 <__mdiff+0xaa>
    f1e8:	f853 2c08 	ldr.w	r2, [r3, #-8]
    f1ec:	f10c 3cff 	add.w	ip, ip, #4294967295
    f1f0:	3b04      	subs	r3, #4
    f1f2:	2a00      	cmp	r2, #0
    f1f4:	d0f8      	beq.n	f1e8 <__mdiff+0x9c>
    f1f6:	f8c0 c010 	str.w	ip, [r0, #16]
    f1fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f1fe:	3304      	adds	r3, #4
    f200:	f101 0614 	add.w	r6, r1, #20
    f204:	009b      	lsls	r3, r3, #2
    f206:	18d2      	adds	r2, r2, r3
    f208:	18cb      	adds	r3, r1, r3
    f20a:	3304      	adds	r3, #4
    f20c:	3204      	adds	r2, #4
    f20e:	f853 cc04 	ldr.w	ip, [r3, #-4]
    f212:	3b04      	subs	r3, #4
    f214:	f852 1c04 	ldr.w	r1, [r2, #-4]
    f218:	3a04      	subs	r2, #4
    f21a:	458c      	cmp	ip, r1
    f21c:	d10a      	bne.n	f234 <__mdiff+0xe8>
    f21e:	429e      	cmp	r6, r3
    f220:	d3f5      	bcc.n	f20e <__mdiff+0xc2>
    f222:	2100      	movs	r1, #0
    f224:	f7ff fef4 	bl	f010 <_Balloc>
    f228:	2301      	movs	r3, #1
    f22a:	6103      	str	r3, [r0, #16]
    f22c:	2300      	movs	r3, #0
    f22e:	6143      	str	r3, [r0, #20]
    f230:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f234:	d297      	bcs.n	f166 <__mdiff+0x1a>
    f236:	4623      	mov	r3, r4
    f238:	462c      	mov	r4, r5
    f23a:	2701      	movs	r7, #1
    f23c:	461d      	mov	r5, r3
    f23e:	f104 0614 	add.w	r6, r4, #20
    f242:	e790      	b.n	f166 <__mdiff+0x1a>

0000f244 <__lshift>:
    f244:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    f248:	690d      	ldr	r5, [r1, #16]
    f24a:	688b      	ldr	r3, [r1, #8]
    f24c:	1156      	asrs	r6, r2, #5
    f24e:	3501      	adds	r5, #1
    f250:	460c      	mov	r4, r1
    f252:	19ad      	adds	r5, r5, r6
    f254:	4690      	mov	r8, r2
    f256:	429d      	cmp	r5, r3
    f258:	4682      	mov	sl, r0
    f25a:	6849      	ldr	r1, [r1, #4]
    f25c:	dd03      	ble.n	f266 <__lshift+0x22>
    f25e:	005b      	lsls	r3, r3, #1
    f260:	3101      	adds	r1, #1
    f262:	429d      	cmp	r5, r3
    f264:	dcfb      	bgt.n	f25e <__lshift+0x1a>
    f266:	4650      	mov	r0, sl
    f268:	f7ff fed2 	bl	f010 <_Balloc>
    f26c:	2e00      	cmp	r6, #0
    f26e:	4607      	mov	r7, r0
    f270:	f100 0214 	add.w	r2, r0, #20
    f274:	dd0a      	ble.n	f28c <__lshift+0x48>
    f276:	2300      	movs	r3, #0
    f278:	4619      	mov	r1, r3
    f27a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    f27e:	3301      	adds	r3, #1
    f280:	42b3      	cmp	r3, r6
    f282:	d1fa      	bne.n	f27a <__lshift+0x36>
    f284:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    f288:	f103 0214 	add.w	r2, r3, #20
    f28c:	6920      	ldr	r0, [r4, #16]
    f28e:	f104 0314 	add.w	r3, r4, #20
    f292:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    f296:	3014      	adds	r0, #20
    f298:	f018 081f 	ands.w	r8, r8, #31
    f29c:	d01b      	beq.n	f2d6 <__lshift+0x92>
    f29e:	f1c8 0e20 	rsb	lr, r8, #32
    f2a2:	2100      	movs	r1, #0
    f2a4:	681e      	ldr	r6, [r3, #0]
    f2a6:	fa06 fc08 	lsl.w	ip, r6, r8
    f2aa:	ea41 010c 	orr.w	r1, r1, ip
    f2ae:	f842 1b04 	str.w	r1, [r2], #4
    f2b2:	f853 1b04 	ldr.w	r1, [r3], #4
    f2b6:	4298      	cmp	r0, r3
    f2b8:	fa21 f10e 	lsr.w	r1, r1, lr
    f2bc:	d8f2      	bhi.n	f2a4 <__lshift+0x60>
    f2be:	6011      	str	r1, [r2, #0]
    f2c0:	b101      	cbz	r1, f2c4 <__lshift+0x80>
    f2c2:	3501      	adds	r5, #1
    f2c4:	4650      	mov	r0, sl
    f2c6:	3d01      	subs	r5, #1
    f2c8:	4621      	mov	r1, r4
    f2ca:	613d      	str	r5, [r7, #16]
    f2cc:	f7ff fe84 	bl	efd8 <_Bfree>
    f2d0:	4638      	mov	r0, r7
    f2d2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    f2d6:	f853 1008 	ldr.w	r1, [r3, r8]
    f2da:	f842 1008 	str.w	r1, [r2, r8]
    f2de:	f108 0804 	add.w	r8, r8, #4
    f2e2:	eb08 0103 	add.w	r1, r8, r3
    f2e6:	4288      	cmp	r0, r1
    f2e8:	d9ec      	bls.n	f2c4 <__lshift+0x80>
    f2ea:	f853 1008 	ldr.w	r1, [r3, r8]
    f2ee:	f842 1008 	str.w	r1, [r2, r8]
    f2f2:	f108 0804 	add.w	r8, r8, #4
    f2f6:	eb08 0103 	add.w	r1, r8, r3
    f2fa:	4288      	cmp	r0, r1
    f2fc:	d8eb      	bhi.n	f2d6 <__lshift+0x92>
    f2fe:	e7e1      	b.n	f2c4 <__lshift+0x80>

0000f300 <__multiply>:
    f300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f304:	f8d1 8010 	ldr.w	r8, [r1, #16]
    f308:	6917      	ldr	r7, [r2, #16]
    f30a:	460d      	mov	r5, r1
    f30c:	4616      	mov	r6, r2
    f30e:	b087      	sub	sp, #28
    f310:	45b8      	cmp	r8, r7
    f312:	bfb5      	itete	lt
    f314:	4615      	movlt	r5, r2
    f316:	463b      	movge	r3, r7
    f318:	460b      	movlt	r3, r1
    f31a:	4647      	movge	r7, r8
    f31c:	bfb4      	ite	lt
    f31e:	461e      	movlt	r6, r3
    f320:	4698      	movge	r8, r3
    f322:	68ab      	ldr	r3, [r5, #8]
    f324:	eb08 0407 	add.w	r4, r8, r7
    f328:	6869      	ldr	r1, [r5, #4]
    f32a:	429c      	cmp	r4, r3
    f32c:	bfc8      	it	gt
    f32e:	3101      	addgt	r1, #1
    f330:	f7ff fe6e 	bl	f010 <_Balloc>
    f334:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    f338:	f100 0b14 	add.w	fp, r0, #20
    f33c:	3314      	adds	r3, #20
    f33e:	9003      	str	r0, [sp, #12]
    f340:	459b      	cmp	fp, r3
    f342:	9304      	str	r3, [sp, #16]
    f344:	d206      	bcs.n	f354 <__multiply+0x54>
    f346:	9904      	ldr	r1, [sp, #16]
    f348:	465b      	mov	r3, fp
    f34a:	2200      	movs	r2, #0
    f34c:	f843 2b04 	str.w	r2, [r3], #4
    f350:	4299      	cmp	r1, r3
    f352:	d8fb      	bhi.n	f34c <__multiply+0x4c>
    f354:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    f358:	f106 0914 	add.w	r9, r6, #20
    f35c:	f108 0814 	add.w	r8, r8, #20
    f360:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    f364:	3514      	adds	r5, #20
    f366:	45c1      	cmp	r9, r8
    f368:	f8cd 8004 	str.w	r8, [sp, #4]
    f36c:	f10c 0c14 	add.w	ip, ip, #20
    f370:	9502      	str	r5, [sp, #8]
    f372:	d24b      	bcs.n	f40c <__multiply+0x10c>
    f374:	f04f 0a00 	mov.w	sl, #0
    f378:	9405      	str	r4, [sp, #20]
    f37a:	f859 400a 	ldr.w	r4, [r9, sl]
    f37e:	eb0a 080b 	add.w	r8, sl, fp
    f382:	b2a0      	uxth	r0, r4
    f384:	b1d8      	cbz	r0, f3be <__multiply+0xbe>
    f386:	9a02      	ldr	r2, [sp, #8]
    f388:	4643      	mov	r3, r8
    f38a:	2400      	movs	r4, #0
    f38c:	f852 5b04 	ldr.w	r5, [r2], #4
    f390:	6819      	ldr	r1, [r3, #0]
    f392:	b2af      	uxth	r7, r5
    f394:	0c2d      	lsrs	r5, r5, #16
    f396:	b28e      	uxth	r6, r1
    f398:	0c09      	lsrs	r1, r1, #16
    f39a:	fb00 6607 	mla	r6, r0, r7, r6
    f39e:	fb00 1105 	mla	r1, r0, r5, r1
    f3a2:	1936      	adds	r6, r6, r4
    f3a4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    f3a8:	b2b6      	uxth	r6, r6
    f3aa:	0c0c      	lsrs	r4, r1, #16
    f3ac:	4594      	cmp	ip, r2
    f3ae:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    f3b2:	f843 6b04 	str.w	r6, [r3], #4
    f3b6:	d8e9      	bhi.n	f38c <__multiply+0x8c>
    f3b8:	601c      	str	r4, [r3, #0]
    f3ba:	f859 400a 	ldr.w	r4, [r9, sl]
    f3be:	0c24      	lsrs	r4, r4, #16
    f3c0:	d01c      	beq.n	f3fc <__multiply+0xfc>
    f3c2:	f85b 200a 	ldr.w	r2, [fp, sl]
    f3c6:	4641      	mov	r1, r8
    f3c8:	9b02      	ldr	r3, [sp, #8]
    f3ca:	2500      	movs	r5, #0
    f3cc:	4610      	mov	r0, r2
    f3ce:	881e      	ldrh	r6, [r3, #0]
    f3d0:	b297      	uxth	r7, r2
    f3d2:	fb06 5504 	mla	r5, r6, r4, r5
    f3d6:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    f3da:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    f3de:	600f      	str	r7, [r1, #0]
    f3e0:	f851 0f04 	ldr.w	r0, [r1, #4]!
    f3e4:	f853 2b04 	ldr.w	r2, [r3], #4
    f3e8:	b286      	uxth	r6, r0
    f3ea:	0c12      	lsrs	r2, r2, #16
    f3ec:	fb02 6204 	mla	r2, r2, r4, r6
    f3f0:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    f3f4:	0c15      	lsrs	r5, r2, #16
    f3f6:	459c      	cmp	ip, r3
    f3f8:	d8e9      	bhi.n	f3ce <__multiply+0xce>
    f3fa:	600a      	str	r2, [r1, #0]
    f3fc:	f10a 0a04 	add.w	sl, sl, #4
    f400:	9a01      	ldr	r2, [sp, #4]
    f402:	eb0a 0309 	add.w	r3, sl, r9
    f406:	429a      	cmp	r2, r3
    f408:	d8b7      	bhi.n	f37a <__multiply+0x7a>
    f40a:	9c05      	ldr	r4, [sp, #20]
    f40c:	2c00      	cmp	r4, #0
    f40e:	dd0b      	ble.n	f428 <__multiply+0x128>
    f410:	9a04      	ldr	r2, [sp, #16]
    f412:	f852 3c04 	ldr.w	r3, [r2, #-4]
    f416:	b93b      	cbnz	r3, f428 <__multiply+0x128>
    f418:	4613      	mov	r3, r2
    f41a:	e003      	b.n	f424 <__multiply+0x124>
    f41c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    f420:	3b04      	subs	r3, #4
    f422:	b90a      	cbnz	r2, f428 <__multiply+0x128>
    f424:	3c01      	subs	r4, #1
    f426:	d1f9      	bne.n	f41c <__multiply+0x11c>
    f428:	9b03      	ldr	r3, [sp, #12]
    f42a:	4618      	mov	r0, r3
    f42c:	611c      	str	r4, [r3, #16]
    f42e:	b007      	add	sp, #28
    f430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000f434 <__i2b>:
    f434:	b510      	push	{r4, lr}
    f436:	460c      	mov	r4, r1
    f438:	2101      	movs	r1, #1
    f43a:	f7ff fde9 	bl	f010 <_Balloc>
    f43e:	2201      	movs	r2, #1
    f440:	6144      	str	r4, [r0, #20]
    f442:	6102      	str	r2, [r0, #16]
    f444:	bd10      	pop	{r4, pc}
    f446:	bf00      	nop

0000f448 <__multadd>:
    f448:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    f44c:	460d      	mov	r5, r1
    f44e:	2100      	movs	r1, #0
    f450:	4606      	mov	r6, r0
    f452:	692c      	ldr	r4, [r5, #16]
    f454:	b083      	sub	sp, #12
    f456:	f105 0814 	add.w	r8, r5, #20
    f45a:	4608      	mov	r0, r1
    f45c:	f858 7001 	ldr.w	r7, [r8, r1]
    f460:	3001      	adds	r0, #1
    f462:	fa1f fa87 	uxth.w	sl, r7
    f466:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    f46a:	fb0a 3302 	mla	r3, sl, r2, r3
    f46e:	fb0c fc02 	mul.w	ip, ip, r2
    f472:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    f476:	b29b      	uxth	r3, r3
    f478:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    f47c:	f848 3001 	str.w	r3, [r8, r1]
    f480:	3104      	adds	r1, #4
    f482:	4284      	cmp	r4, r0
    f484:	ea4f 431c 	mov.w	r3, ip, lsr #16
    f488:	dce8      	bgt.n	f45c <__multadd+0x14>
    f48a:	b13b      	cbz	r3, f49c <__multadd+0x54>
    f48c:	68aa      	ldr	r2, [r5, #8]
    f48e:	4294      	cmp	r4, r2
    f490:	da08      	bge.n	f4a4 <__multadd+0x5c>
    f492:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    f496:	3401      	adds	r4, #1
    f498:	612c      	str	r4, [r5, #16]
    f49a:	6153      	str	r3, [r2, #20]
    f49c:	4628      	mov	r0, r5
    f49e:	b003      	add	sp, #12
    f4a0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    f4a4:	6869      	ldr	r1, [r5, #4]
    f4a6:	4630      	mov	r0, r6
    f4a8:	9301      	str	r3, [sp, #4]
    f4aa:	3101      	adds	r1, #1
    f4ac:	f7ff fdb0 	bl	f010 <_Balloc>
    f4b0:	692a      	ldr	r2, [r5, #16]
    f4b2:	f105 010c 	add.w	r1, r5, #12
    f4b6:	3202      	adds	r2, #2
    f4b8:	0092      	lsls	r2, r2, #2
    f4ba:	4607      	mov	r7, r0
    f4bc:	300c      	adds	r0, #12
    f4be:	f7ff fa6d 	bl	e99c <memcpy>
    f4c2:	4629      	mov	r1, r5
    f4c4:	4630      	mov	r0, r6
    f4c6:	463d      	mov	r5, r7
    f4c8:	f7ff fd86 	bl	efd8 <_Bfree>
    f4cc:	9b01      	ldr	r3, [sp, #4]
    f4ce:	e7e0      	b.n	f492 <__multadd+0x4a>

0000f4d0 <__pow5mult>:
    f4d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f4d4:	4615      	mov	r5, r2
    f4d6:	f012 0203 	ands.w	r2, r2, #3
    f4da:	4604      	mov	r4, r0
    f4dc:	4688      	mov	r8, r1
    f4de:	d12c      	bne.n	f53a <__pow5mult+0x6a>
    f4e0:	10ad      	asrs	r5, r5, #2
    f4e2:	d01e      	beq.n	f522 <__pow5mult+0x52>
    f4e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
    f4e6:	2e00      	cmp	r6, #0
    f4e8:	d034      	beq.n	f554 <__pow5mult+0x84>
    f4ea:	68b7      	ldr	r7, [r6, #8]
    f4ec:	2f00      	cmp	r7, #0
    f4ee:	d03b      	beq.n	f568 <__pow5mult+0x98>
    f4f0:	f015 0f01 	tst.w	r5, #1
    f4f4:	d108      	bne.n	f508 <__pow5mult+0x38>
    f4f6:	106d      	asrs	r5, r5, #1
    f4f8:	d013      	beq.n	f522 <__pow5mult+0x52>
    f4fa:	683e      	ldr	r6, [r7, #0]
    f4fc:	b1a6      	cbz	r6, f528 <__pow5mult+0x58>
    f4fe:	4630      	mov	r0, r6
    f500:	4607      	mov	r7, r0
    f502:	f015 0f01 	tst.w	r5, #1
    f506:	d0f6      	beq.n	f4f6 <__pow5mult+0x26>
    f508:	4641      	mov	r1, r8
    f50a:	463a      	mov	r2, r7
    f50c:	4620      	mov	r0, r4
    f50e:	f7ff fef7 	bl	f300 <__multiply>
    f512:	4641      	mov	r1, r8
    f514:	4606      	mov	r6, r0
    f516:	4620      	mov	r0, r4
    f518:	f7ff fd5e 	bl	efd8 <_Bfree>
    f51c:	106d      	asrs	r5, r5, #1
    f51e:	46b0      	mov	r8, r6
    f520:	d1eb      	bne.n	f4fa <__pow5mult+0x2a>
    f522:	4640      	mov	r0, r8
    f524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f528:	4639      	mov	r1, r7
    f52a:	463a      	mov	r2, r7
    f52c:	4620      	mov	r0, r4
    f52e:	f7ff fee7 	bl	f300 <__multiply>
    f532:	6038      	str	r0, [r7, #0]
    f534:	4607      	mov	r7, r0
    f536:	6006      	str	r6, [r0, #0]
    f538:	e7e3      	b.n	f502 <__pow5mult+0x32>
    f53a:	f243 1ca0 	movw	ip, #12704	; 0x31a0
    f53e:	2300      	movs	r3, #0
    f540:	f2c0 0c01 	movt	ip, #1
    f544:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    f548:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    f54c:	f7ff ff7c 	bl	f448 <__multadd>
    f550:	4680      	mov	r8, r0
    f552:	e7c5      	b.n	f4e0 <__pow5mult+0x10>
    f554:	2010      	movs	r0, #16
    f556:	f7fe fec3 	bl	e2e0 <malloc>
    f55a:	2300      	movs	r3, #0
    f55c:	4606      	mov	r6, r0
    f55e:	6260      	str	r0, [r4, #36]	; 0x24
    f560:	60c3      	str	r3, [r0, #12]
    f562:	6043      	str	r3, [r0, #4]
    f564:	6083      	str	r3, [r0, #8]
    f566:	6003      	str	r3, [r0, #0]
    f568:	4620      	mov	r0, r4
    f56a:	f240 2171 	movw	r1, #625	; 0x271
    f56e:	f7ff ff61 	bl	f434 <__i2b>
    f572:	2300      	movs	r3, #0
    f574:	60b0      	str	r0, [r6, #8]
    f576:	4607      	mov	r7, r0
    f578:	6003      	str	r3, [r0, #0]
    f57a:	e7b9      	b.n	f4f0 <__pow5mult+0x20>

0000f57c <__s2b>:
    f57c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    f580:	461e      	mov	r6, r3
    f582:	f648 6339 	movw	r3, #36409	; 0x8e39
    f586:	f106 0c08 	add.w	ip, r6, #8
    f58a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    f58e:	4688      	mov	r8, r1
    f590:	4605      	mov	r5, r0
    f592:	4617      	mov	r7, r2
    f594:	fb83 130c 	smull	r1, r3, r3, ip
    f598:	ea4f 7cec 	mov.w	ip, ip, asr #31
    f59c:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    f5a0:	f1bc 0f01 	cmp.w	ip, #1
    f5a4:	dd35      	ble.n	f612 <__s2b+0x96>
    f5a6:	2100      	movs	r1, #0
    f5a8:	2201      	movs	r2, #1
    f5aa:	0052      	lsls	r2, r2, #1
    f5ac:	3101      	adds	r1, #1
    f5ae:	4594      	cmp	ip, r2
    f5b0:	dcfb      	bgt.n	f5aa <__s2b+0x2e>
    f5b2:	4628      	mov	r0, r5
    f5b4:	f7ff fd2c 	bl	f010 <_Balloc>
    f5b8:	9b08      	ldr	r3, [sp, #32]
    f5ba:	6143      	str	r3, [r0, #20]
    f5bc:	2301      	movs	r3, #1
    f5be:	2f09      	cmp	r7, #9
    f5c0:	6103      	str	r3, [r0, #16]
    f5c2:	dd22      	ble.n	f60a <__s2b+0x8e>
    f5c4:	f108 0a09 	add.w	sl, r8, #9
    f5c8:	2409      	movs	r4, #9
    f5ca:	f818 3004 	ldrb.w	r3, [r8, r4]
    f5ce:	4601      	mov	r1, r0
    f5d0:	220a      	movs	r2, #10
    f5d2:	3401      	adds	r4, #1
    f5d4:	3b30      	subs	r3, #48	; 0x30
    f5d6:	4628      	mov	r0, r5
    f5d8:	f7ff ff36 	bl	f448 <__multadd>
    f5dc:	42a7      	cmp	r7, r4
    f5de:	dcf4      	bgt.n	f5ca <__s2b+0x4e>
    f5e0:	eb0a 0807 	add.w	r8, sl, r7
    f5e4:	f1a8 0808 	sub.w	r8, r8, #8
    f5e8:	42be      	cmp	r6, r7
    f5ea:	dd0c      	ble.n	f606 <__s2b+0x8a>
    f5ec:	2400      	movs	r4, #0
    f5ee:	f818 3004 	ldrb.w	r3, [r8, r4]
    f5f2:	4601      	mov	r1, r0
    f5f4:	3401      	adds	r4, #1
    f5f6:	220a      	movs	r2, #10
    f5f8:	3b30      	subs	r3, #48	; 0x30
    f5fa:	4628      	mov	r0, r5
    f5fc:	f7ff ff24 	bl	f448 <__multadd>
    f600:	19e3      	adds	r3, r4, r7
    f602:	429e      	cmp	r6, r3
    f604:	dcf3      	bgt.n	f5ee <__s2b+0x72>
    f606:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    f60a:	f108 080a 	add.w	r8, r8, #10
    f60e:	2709      	movs	r7, #9
    f610:	e7ea      	b.n	f5e8 <__s2b+0x6c>
    f612:	2100      	movs	r1, #0
    f614:	e7cd      	b.n	f5b2 <__s2b+0x36>
    f616:	bf00      	nop

0000f618 <_realloc_r>:
    f618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f61c:	4691      	mov	r9, r2
    f61e:	b083      	sub	sp, #12
    f620:	4607      	mov	r7, r0
    f622:	460e      	mov	r6, r1
    f624:	2900      	cmp	r1, #0
    f626:	f000 813a 	beq.w	f89e <_realloc_r+0x286>
    f62a:	f1a1 0808 	sub.w	r8, r1, #8
    f62e:	f109 040b 	add.w	r4, r9, #11
    f632:	f7ff fb41 	bl	ecb8 <__malloc_lock>
    f636:	2c16      	cmp	r4, #22
    f638:	f8d8 1004 	ldr.w	r1, [r8, #4]
    f63c:	460b      	mov	r3, r1
    f63e:	f200 80a0 	bhi.w	f782 <_realloc_r+0x16a>
    f642:	2210      	movs	r2, #16
    f644:	2500      	movs	r5, #0
    f646:	4614      	mov	r4, r2
    f648:	454c      	cmp	r4, r9
    f64a:	bf38      	it	cc
    f64c:	f045 0501 	orrcc.w	r5, r5, #1
    f650:	2d00      	cmp	r5, #0
    f652:	f040 812a 	bne.w	f8aa <_realloc_r+0x292>
    f656:	f021 0a03 	bic.w	sl, r1, #3
    f65a:	4592      	cmp	sl, r2
    f65c:	bfa2      	ittt	ge
    f65e:	4640      	movge	r0, r8
    f660:	4655      	movge	r5, sl
    f662:	f108 0808 	addge.w	r8, r8, #8
    f666:	da75      	bge.n	f754 <_realloc_r+0x13c>
    f668:	f240 1378 	movw	r3, #376	; 0x178
    f66c:	eb08 000a 	add.w	r0, r8, sl
    f670:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f674:	f8d3 e008 	ldr.w	lr, [r3, #8]
    f678:	4586      	cmp	lr, r0
    f67a:	f000 811a 	beq.w	f8b2 <_realloc_r+0x29a>
    f67e:	f8d0 c004 	ldr.w	ip, [r0, #4]
    f682:	f02c 0b01 	bic.w	fp, ip, #1
    f686:	4483      	add	fp, r0
    f688:	f8db b004 	ldr.w	fp, [fp, #4]
    f68c:	f01b 0f01 	tst.w	fp, #1
    f690:	d07c      	beq.n	f78c <_realloc_r+0x174>
    f692:	46ac      	mov	ip, r5
    f694:	4628      	mov	r0, r5
    f696:	f011 0f01 	tst.w	r1, #1
    f69a:	f040 809b 	bne.w	f7d4 <_realloc_r+0x1bc>
    f69e:	f856 1c08 	ldr.w	r1, [r6, #-8]
    f6a2:	ebc1 0b08 	rsb	fp, r1, r8
    f6a6:	f8db 5004 	ldr.w	r5, [fp, #4]
    f6aa:	f025 0503 	bic.w	r5, r5, #3
    f6ae:	2800      	cmp	r0, #0
    f6b0:	f000 80dd 	beq.w	f86e <_realloc_r+0x256>
    f6b4:	4570      	cmp	r0, lr
    f6b6:	f000 811f 	beq.w	f8f8 <_realloc_r+0x2e0>
    f6ba:	eb05 030a 	add.w	r3, r5, sl
    f6be:	eb0c 0503 	add.w	r5, ip, r3
    f6c2:	4295      	cmp	r5, r2
    f6c4:	bfb8      	it	lt
    f6c6:	461d      	movlt	r5, r3
    f6c8:	f2c0 80d2 	blt.w	f870 <_realloc_r+0x258>
    f6cc:	6881      	ldr	r1, [r0, #8]
    f6ce:	465b      	mov	r3, fp
    f6d0:	68c0      	ldr	r0, [r0, #12]
    f6d2:	f1aa 0204 	sub.w	r2, sl, #4
    f6d6:	2a24      	cmp	r2, #36	; 0x24
    f6d8:	6081      	str	r1, [r0, #8]
    f6da:	60c8      	str	r0, [r1, #12]
    f6dc:	f853 1f08 	ldr.w	r1, [r3, #8]!
    f6e0:	f8db 000c 	ldr.w	r0, [fp, #12]
    f6e4:	6081      	str	r1, [r0, #8]
    f6e6:	60c8      	str	r0, [r1, #12]
    f6e8:	f200 80d0 	bhi.w	f88c <_realloc_r+0x274>
    f6ec:	2a13      	cmp	r2, #19
    f6ee:	469c      	mov	ip, r3
    f6f0:	d921      	bls.n	f736 <_realloc_r+0x11e>
    f6f2:	4631      	mov	r1, r6
    f6f4:	f10b 0c10 	add.w	ip, fp, #16
    f6f8:	f851 0b04 	ldr.w	r0, [r1], #4
    f6fc:	f8cb 0008 	str.w	r0, [fp, #8]
    f700:	6870      	ldr	r0, [r6, #4]
    f702:	1d0e      	adds	r6, r1, #4
    f704:	2a1b      	cmp	r2, #27
    f706:	f8cb 000c 	str.w	r0, [fp, #12]
    f70a:	d914      	bls.n	f736 <_realloc_r+0x11e>
    f70c:	6848      	ldr	r0, [r1, #4]
    f70e:	1d31      	adds	r1, r6, #4
    f710:	f10b 0c18 	add.w	ip, fp, #24
    f714:	f8cb 0010 	str.w	r0, [fp, #16]
    f718:	6870      	ldr	r0, [r6, #4]
    f71a:	1d0e      	adds	r6, r1, #4
    f71c:	2a24      	cmp	r2, #36	; 0x24
    f71e:	f8cb 0014 	str.w	r0, [fp, #20]
    f722:	d108      	bne.n	f736 <_realloc_r+0x11e>
    f724:	684a      	ldr	r2, [r1, #4]
    f726:	f10b 0c20 	add.w	ip, fp, #32
    f72a:	f8cb 2018 	str.w	r2, [fp, #24]
    f72e:	6872      	ldr	r2, [r6, #4]
    f730:	3608      	adds	r6, #8
    f732:	f8cb 201c 	str.w	r2, [fp, #28]
    f736:	4631      	mov	r1, r6
    f738:	4698      	mov	r8, r3
    f73a:	4662      	mov	r2, ip
    f73c:	4658      	mov	r0, fp
    f73e:	f851 3b04 	ldr.w	r3, [r1], #4
    f742:	f842 3b04 	str.w	r3, [r2], #4
    f746:	6873      	ldr	r3, [r6, #4]
    f748:	f8cc 3004 	str.w	r3, [ip, #4]
    f74c:	684b      	ldr	r3, [r1, #4]
    f74e:	6053      	str	r3, [r2, #4]
    f750:	f8db 3004 	ldr.w	r3, [fp, #4]
    f754:	ebc4 0c05 	rsb	ip, r4, r5
    f758:	f1bc 0f0f 	cmp.w	ip, #15
    f75c:	d826      	bhi.n	f7ac <_realloc_r+0x194>
    f75e:	1942      	adds	r2, r0, r5
    f760:	f003 0301 	and.w	r3, r3, #1
    f764:	ea43 0505 	orr.w	r5, r3, r5
    f768:	6045      	str	r5, [r0, #4]
    f76a:	6853      	ldr	r3, [r2, #4]
    f76c:	f043 0301 	orr.w	r3, r3, #1
    f770:	6053      	str	r3, [r2, #4]
    f772:	4638      	mov	r0, r7
    f774:	4645      	mov	r5, r8
    f776:	f7ff faa1 	bl	ecbc <__malloc_unlock>
    f77a:	4628      	mov	r0, r5
    f77c:	b003      	add	sp, #12
    f77e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f782:	f024 0407 	bic.w	r4, r4, #7
    f786:	4622      	mov	r2, r4
    f788:	0fe5      	lsrs	r5, r4, #31
    f78a:	e75d      	b.n	f648 <_realloc_r+0x30>
    f78c:	f02c 0c03 	bic.w	ip, ip, #3
    f790:	eb0c 050a 	add.w	r5, ip, sl
    f794:	4295      	cmp	r5, r2
    f796:	f6ff af7e 	blt.w	f696 <_realloc_r+0x7e>
    f79a:	6882      	ldr	r2, [r0, #8]
    f79c:	460b      	mov	r3, r1
    f79e:	68c1      	ldr	r1, [r0, #12]
    f7a0:	4640      	mov	r0, r8
    f7a2:	f108 0808 	add.w	r8, r8, #8
    f7a6:	608a      	str	r2, [r1, #8]
    f7a8:	60d1      	str	r1, [r2, #12]
    f7aa:	e7d3      	b.n	f754 <_realloc_r+0x13c>
    f7ac:	1901      	adds	r1, r0, r4
    f7ae:	f003 0301 	and.w	r3, r3, #1
    f7b2:	eb01 020c 	add.w	r2, r1, ip
    f7b6:	ea43 0404 	orr.w	r4, r3, r4
    f7ba:	f04c 0301 	orr.w	r3, ip, #1
    f7be:	6044      	str	r4, [r0, #4]
    f7c0:	604b      	str	r3, [r1, #4]
    f7c2:	4638      	mov	r0, r7
    f7c4:	6853      	ldr	r3, [r2, #4]
    f7c6:	3108      	adds	r1, #8
    f7c8:	f043 0301 	orr.w	r3, r3, #1
    f7cc:	6053      	str	r3, [r2, #4]
    f7ce:	f7fe f9ff 	bl	dbd0 <_free_r>
    f7d2:	e7ce      	b.n	f772 <_realloc_r+0x15a>
    f7d4:	4649      	mov	r1, r9
    f7d6:	4638      	mov	r0, r7
    f7d8:	f7fe fd8a 	bl	e2f0 <_malloc_r>
    f7dc:	4605      	mov	r5, r0
    f7de:	2800      	cmp	r0, #0
    f7e0:	d041      	beq.n	f866 <_realloc_r+0x24e>
    f7e2:	f8d8 3004 	ldr.w	r3, [r8, #4]
    f7e6:	f1a0 0208 	sub.w	r2, r0, #8
    f7ea:	f023 0101 	bic.w	r1, r3, #1
    f7ee:	4441      	add	r1, r8
    f7f0:	428a      	cmp	r2, r1
    f7f2:	f000 80d7 	beq.w	f9a4 <_realloc_r+0x38c>
    f7f6:	f1aa 0204 	sub.w	r2, sl, #4
    f7fa:	4631      	mov	r1, r6
    f7fc:	2a24      	cmp	r2, #36	; 0x24
    f7fe:	d878      	bhi.n	f8f2 <_realloc_r+0x2da>
    f800:	2a13      	cmp	r2, #19
    f802:	4603      	mov	r3, r0
    f804:	d921      	bls.n	f84a <_realloc_r+0x232>
    f806:	4634      	mov	r4, r6
    f808:	f854 3b04 	ldr.w	r3, [r4], #4
    f80c:	1d21      	adds	r1, r4, #4
    f80e:	f840 3b04 	str.w	r3, [r0], #4
    f812:	1d03      	adds	r3, r0, #4
    f814:	f8d6 c004 	ldr.w	ip, [r6, #4]
    f818:	2a1b      	cmp	r2, #27
    f81a:	f8c5 c004 	str.w	ip, [r5, #4]
    f81e:	d914      	bls.n	f84a <_realloc_r+0x232>
    f820:	f8d4 e004 	ldr.w	lr, [r4, #4]
    f824:	1d1c      	adds	r4, r3, #4
    f826:	f101 0c04 	add.w	ip, r1, #4
    f82a:	f8c0 e004 	str.w	lr, [r0, #4]
    f82e:	6848      	ldr	r0, [r1, #4]
    f830:	f10c 0104 	add.w	r1, ip, #4
    f834:	6058      	str	r0, [r3, #4]
    f836:	1d23      	adds	r3, r4, #4
    f838:	2a24      	cmp	r2, #36	; 0x24
    f83a:	d106      	bne.n	f84a <_realloc_r+0x232>
    f83c:	f8dc 2004 	ldr.w	r2, [ip, #4]
    f840:	6062      	str	r2, [r4, #4]
    f842:	684a      	ldr	r2, [r1, #4]
    f844:	3108      	adds	r1, #8
    f846:	605a      	str	r2, [r3, #4]
    f848:	3308      	adds	r3, #8
    f84a:	4608      	mov	r0, r1
    f84c:	461a      	mov	r2, r3
    f84e:	f850 4b04 	ldr.w	r4, [r0], #4
    f852:	f842 4b04 	str.w	r4, [r2], #4
    f856:	6849      	ldr	r1, [r1, #4]
    f858:	6059      	str	r1, [r3, #4]
    f85a:	6843      	ldr	r3, [r0, #4]
    f85c:	6053      	str	r3, [r2, #4]
    f85e:	4631      	mov	r1, r6
    f860:	4638      	mov	r0, r7
    f862:	f7fe f9b5 	bl	dbd0 <_free_r>
    f866:	4638      	mov	r0, r7
    f868:	f7ff fa28 	bl	ecbc <__malloc_unlock>
    f86c:	e785      	b.n	f77a <_realloc_r+0x162>
    f86e:	4455      	add	r5, sl
    f870:	4295      	cmp	r5, r2
    f872:	dbaf      	blt.n	f7d4 <_realloc_r+0x1bc>
    f874:	465b      	mov	r3, fp
    f876:	f8db 000c 	ldr.w	r0, [fp, #12]
    f87a:	f1aa 0204 	sub.w	r2, sl, #4
    f87e:	f853 1f08 	ldr.w	r1, [r3, #8]!
    f882:	2a24      	cmp	r2, #36	; 0x24
    f884:	6081      	str	r1, [r0, #8]
    f886:	60c8      	str	r0, [r1, #12]
    f888:	f67f af30 	bls.w	f6ec <_realloc_r+0xd4>
    f88c:	4618      	mov	r0, r3
    f88e:	4631      	mov	r1, r6
    f890:	4698      	mov	r8, r3
    f892:	f7ff f94b 	bl	eb2c <memmove>
    f896:	4658      	mov	r0, fp
    f898:	f8db 3004 	ldr.w	r3, [fp, #4]
    f89c:	e75a      	b.n	f754 <_realloc_r+0x13c>
    f89e:	4611      	mov	r1, r2
    f8a0:	b003      	add	sp, #12
    f8a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f8a6:	f7fe bd23 	b.w	e2f0 <_malloc_r>
    f8aa:	230c      	movs	r3, #12
    f8ac:	2500      	movs	r5, #0
    f8ae:	603b      	str	r3, [r7, #0]
    f8b0:	e763      	b.n	f77a <_realloc_r+0x162>
    f8b2:	f8de 5004 	ldr.w	r5, [lr, #4]
    f8b6:	f104 0b10 	add.w	fp, r4, #16
    f8ba:	f025 0c03 	bic.w	ip, r5, #3
    f8be:	eb0c 000a 	add.w	r0, ip, sl
    f8c2:	4558      	cmp	r0, fp
    f8c4:	bfb8      	it	lt
    f8c6:	4670      	movlt	r0, lr
    f8c8:	f6ff aee5 	blt.w	f696 <_realloc_r+0x7e>
    f8cc:	eb08 0204 	add.w	r2, r8, r4
    f8d0:	1b01      	subs	r1, r0, r4
    f8d2:	f041 0101 	orr.w	r1, r1, #1
    f8d6:	609a      	str	r2, [r3, #8]
    f8d8:	6051      	str	r1, [r2, #4]
    f8da:	4638      	mov	r0, r7
    f8dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
    f8e0:	4635      	mov	r5, r6
    f8e2:	f001 0301 	and.w	r3, r1, #1
    f8e6:	431c      	orrs	r4, r3
    f8e8:	f8c8 4004 	str.w	r4, [r8, #4]
    f8ec:	f7ff f9e6 	bl	ecbc <__malloc_unlock>
    f8f0:	e743      	b.n	f77a <_realloc_r+0x162>
    f8f2:	f7ff f91b 	bl	eb2c <memmove>
    f8f6:	e7b2      	b.n	f85e <_realloc_r+0x246>
    f8f8:	4455      	add	r5, sl
    f8fa:	f104 0110 	add.w	r1, r4, #16
    f8fe:	44ac      	add	ip, r5
    f900:	458c      	cmp	ip, r1
    f902:	dbb5      	blt.n	f870 <_realloc_r+0x258>
    f904:	465d      	mov	r5, fp
    f906:	f8db 000c 	ldr.w	r0, [fp, #12]
    f90a:	f1aa 0204 	sub.w	r2, sl, #4
    f90e:	f855 1f08 	ldr.w	r1, [r5, #8]!
    f912:	2a24      	cmp	r2, #36	; 0x24
    f914:	6081      	str	r1, [r0, #8]
    f916:	60c8      	str	r0, [r1, #12]
    f918:	d84c      	bhi.n	f9b4 <_realloc_r+0x39c>
    f91a:	2a13      	cmp	r2, #19
    f91c:	4628      	mov	r0, r5
    f91e:	d924      	bls.n	f96a <_realloc_r+0x352>
    f920:	4631      	mov	r1, r6
    f922:	f10b 0010 	add.w	r0, fp, #16
    f926:	f851 eb04 	ldr.w	lr, [r1], #4
    f92a:	f8cb e008 	str.w	lr, [fp, #8]
    f92e:	f8d6 e004 	ldr.w	lr, [r6, #4]
    f932:	1d0e      	adds	r6, r1, #4
    f934:	2a1b      	cmp	r2, #27
    f936:	f8cb e00c 	str.w	lr, [fp, #12]
    f93a:	d916      	bls.n	f96a <_realloc_r+0x352>
    f93c:	f8d1 e004 	ldr.w	lr, [r1, #4]
    f940:	1d31      	adds	r1, r6, #4
    f942:	f10b 0018 	add.w	r0, fp, #24
    f946:	f8cb e010 	str.w	lr, [fp, #16]
    f94a:	f8d6 e004 	ldr.w	lr, [r6, #4]
    f94e:	1d0e      	adds	r6, r1, #4
    f950:	2a24      	cmp	r2, #36	; 0x24
    f952:	f8cb e014 	str.w	lr, [fp, #20]
    f956:	d108      	bne.n	f96a <_realloc_r+0x352>
    f958:	684a      	ldr	r2, [r1, #4]
    f95a:	f10b 0020 	add.w	r0, fp, #32
    f95e:	f8cb 2018 	str.w	r2, [fp, #24]
    f962:	6872      	ldr	r2, [r6, #4]
    f964:	3608      	adds	r6, #8
    f966:	f8cb 201c 	str.w	r2, [fp, #28]
    f96a:	4631      	mov	r1, r6
    f96c:	4602      	mov	r2, r0
    f96e:	f851 eb04 	ldr.w	lr, [r1], #4
    f972:	f842 eb04 	str.w	lr, [r2], #4
    f976:	6876      	ldr	r6, [r6, #4]
    f978:	6046      	str	r6, [r0, #4]
    f97a:	6849      	ldr	r1, [r1, #4]
    f97c:	6051      	str	r1, [r2, #4]
    f97e:	eb0b 0204 	add.w	r2, fp, r4
    f982:	ebc4 010c 	rsb	r1, r4, ip
    f986:	f041 0101 	orr.w	r1, r1, #1
    f98a:	609a      	str	r2, [r3, #8]
    f98c:	6051      	str	r1, [r2, #4]
    f98e:	4638      	mov	r0, r7
    f990:	f8db 1004 	ldr.w	r1, [fp, #4]
    f994:	f001 0301 	and.w	r3, r1, #1
    f998:	431c      	orrs	r4, r3
    f99a:	f8cb 4004 	str.w	r4, [fp, #4]
    f99e:	f7ff f98d 	bl	ecbc <__malloc_unlock>
    f9a2:	e6ea      	b.n	f77a <_realloc_r+0x162>
    f9a4:	6855      	ldr	r5, [r2, #4]
    f9a6:	4640      	mov	r0, r8
    f9a8:	f108 0808 	add.w	r8, r8, #8
    f9ac:	f025 0503 	bic.w	r5, r5, #3
    f9b0:	4455      	add	r5, sl
    f9b2:	e6cf      	b.n	f754 <_realloc_r+0x13c>
    f9b4:	4631      	mov	r1, r6
    f9b6:	4628      	mov	r0, r5
    f9b8:	9300      	str	r3, [sp, #0]
    f9ba:	f8cd c004 	str.w	ip, [sp, #4]
    f9be:	f7ff f8b5 	bl	eb2c <memmove>
    f9c2:	f8dd c004 	ldr.w	ip, [sp, #4]
    f9c6:	9b00      	ldr	r3, [sp, #0]
    f9c8:	e7d9      	b.n	f97e <_realloc_r+0x366>
    f9ca:	bf00      	nop

0000f9cc <__isinfd>:
    f9cc:	4602      	mov	r2, r0
    f9ce:	4240      	negs	r0, r0
    f9d0:	ea40 0302 	orr.w	r3, r0, r2
    f9d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f9d8:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    f9dc:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    f9e0:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    f9e4:	4258      	negs	r0, r3
    f9e6:	ea40 0303 	orr.w	r3, r0, r3
    f9ea:	17d8      	asrs	r0, r3, #31
    f9ec:	3001      	adds	r0, #1
    f9ee:	4770      	bx	lr

0000f9f0 <__isnand>:
    f9f0:	4602      	mov	r2, r0
    f9f2:	4240      	negs	r0, r0
    f9f4:	4310      	orrs	r0, r2
    f9f6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f9fa:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    f9fe:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    fa02:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    fa06:	0fc0      	lsrs	r0, r0, #31
    fa08:	4770      	bx	lr
    fa0a:	bf00      	nop

0000fa0c <_sbrk_r>:
    fa0c:	b538      	push	{r3, r4, r5, lr}
    fa0e:	f240 7494 	movw	r4, #1940	; 0x794
    fa12:	f2c2 0400 	movt	r4, #8192	; 0x2000
    fa16:	4605      	mov	r5, r0
    fa18:	4608      	mov	r0, r1
    fa1a:	2300      	movs	r3, #0
    fa1c:	6023      	str	r3, [r4, #0]
    fa1e:	f7f7 ffa3 	bl	7968 <_sbrk>
    fa22:	f1b0 3fff 	cmp.w	r0, #4294967295
    fa26:	d000      	beq.n	fa2a <_sbrk_r+0x1e>
    fa28:	bd38      	pop	{r3, r4, r5, pc}
    fa2a:	6823      	ldr	r3, [r4, #0]
    fa2c:	2b00      	cmp	r3, #0
    fa2e:	d0fb      	beq.n	fa28 <_sbrk_r+0x1c>
    fa30:	602b      	str	r3, [r5, #0]
    fa32:	bd38      	pop	{r3, r4, r5, pc}

0000fa34 <__sccl>:
    fa34:	4602      	mov	r2, r0
    fa36:	4608      	mov	r0, r1
    fa38:	b470      	push	{r4, r5, r6}
    fa3a:	f810 4b01 	ldrb.w	r4, [r0], #1
    fa3e:	2c5e      	cmp	r4, #94	; 0x5e
    fa40:	d02e      	beq.n	faa0 <__sccl+0x6c>
    fa42:	2100      	movs	r1, #0
    fa44:	2300      	movs	r3, #0
    fa46:	54d1      	strb	r1, [r2, r3]
    fa48:	3301      	adds	r3, #1
    fa4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    fa4e:	d1fa      	bne.n	fa46 <__sccl+0x12>
    fa50:	b18c      	cbz	r4, fa76 <__sccl+0x42>
    fa52:	f081 0c01 	eor.w	ip, r1, #1
    fa56:	4601      	mov	r1, r0
    fa58:	f802 c004 	strb.w	ip, [r2, r4]
    fa5c:	4608      	mov	r0, r1
    fa5e:	f810 3b01 	ldrb.w	r3, [r0], #1
    fa62:	2b2d      	cmp	r3, #45	; 0x2d
    fa64:	d009      	beq.n	fa7a <__sccl+0x46>
    fa66:	2b5d      	cmp	r3, #93	; 0x5d
    fa68:	d001      	beq.n	fa6e <__sccl+0x3a>
    fa6a:	b913      	cbnz	r3, fa72 <__sccl+0x3e>
    fa6c:	4608      	mov	r0, r1
    fa6e:	bc70      	pop	{r4, r5, r6}
    fa70:	4770      	bx	lr
    fa72:	461c      	mov	r4, r3
    fa74:	e7ef      	b.n	fa56 <__sccl+0x22>
    fa76:	3801      	subs	r0, #1
    fa78:	e7f9      	b.n	fa6e <__sccl+0x3a>
    fa7a:	784d      	ldrb	r5, [r1, #1]
    fa7c:	2d5d      	cmp	r5, #93	; 0x5d
    fa7e:	bf14      	ite	ne
    fa80:	2600      	movne	r6, #0
    fa82:	2601      	moveq	r6, #1
    fa84:	42a5      	cmp	r5, r4
    fa86:	bfb8      	it	lt
    fa88:	f046 0601 	orrlt.w	r6, r6, #1
    fa8c:	2e00      	cmp	r6, #0
    fa8e:	d1f0      	bne.n	fa72 <__sccl+0x3e>
    fa90:	1913      	adds	r3, r2, r4
    fa92:	3401      	adds	r4, #1
    fa94:	f803 cf01 	strb.w	ip, [r3, #1]!
    fa98:	42a5      	cmp	r5, r4
    fa9a:	dcfa      	bgt.n	fa92 <__sccl+0x5e>
    fa9c:	3102      	adds	r1, #2
    fa9e:	e7dd      	b.n	fa5c <__sccl+0x28>
    faa0:	784c      	ldrb	r4, [r1, #1]
    faa2:	3001      	adds	r0, #1
    faa4:	2101      	movs	r1, #1
    faa6:	e7cd      	b.n	fa44 <__sccl+0x10>

0000faa8 <nanf>:
    faa8:	f240 0000 	movw	r0, #0
    faac:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
    fab0:	4770      	bx	lr
    fab2:	bf00      	nop

0000fab4 <__sclose>:
    fab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    fab8:	f001 bcac 	b.w	11414 <_close_r>

0000fabc <__sseek>:
    fabc:	b510      	push	{r4, lr}
    fabe:	460c      	mov	r4, r1
    fac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    fac4:	f002 f8fc 	bl	11cc0 <_lseek_r>
    fac8:	89a3      	ldrh	r3, [r4, #12]
    faca:	f1b0 3fff 	cmp.w	r0, #4294967295
    face:	bf15      	itete	ne
    fad0:	6560      	strne	r0, [r4, #84]	; 0x54
    fad2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    fad6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    fada:	81a3      	strheq	r3, [r4, #12]
    fadc:	bf18      	it	ne
    fade:	81a3      	strhne	r3, [r4, #12]
    fae0:	bd10      	pop	{r4, pc}
    fae2:	bf00      	nop

0000fae4 <__swrite>:
    fae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    fae8:	461d      	mov	r5, r3
    faea:	898b      	ldrh	r3, [r1, #12]
    faec:	460c      	mov	r4, r1
    faee:	4616      	mov	r6, r2
    faf0:	4607      	mov	r7, r0
    faf2:	f413 7f80 	tst.w	r3, #256	; 0x100
    faf6:	d006      	beq.n	fb06 <__swrite+0x22>
    faf8:	2302      	movs	r3, #2
    fafa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    fafe:	2200      	movs	r2, #0
    fb00:	f002 f8de 	bl	11cc0 <_lseek_r>
    fb04:	89a3      	ldrh	r3, [r4, #12]
    fb06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    fb0a:	4638      	mov	r0, r7
    fb0c:	81a3      	strh	r3, [r4, #12]
    fb0e:	4632      	mov	r2, r6
    fb10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    fb14:	462b      	mov	r3, r5
    fb16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    fb1a:	f7f7 bef7 	b.w	790c <_write_r>
    fb1e:	bf00      	nop

0000fb20 <__sread>:
    fb20:	b510      	push	{r4, lr}
    fb22:	460c      	mov	r4, r1
    fb24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    fb28:	f002 f8e0 	bl	11cec <_read_r>
    fb2c:	2800      	cmp	r0, #0
    fb2e:	db03      	blt.n	fb38 <__sread+0x18>
    fb30:	6d63      	ldr	r3, [r4, #84]	; 0x54
    fb32:	181b      	adds	r3, r3, r0
    fb34:	6563      	str	r3, [r4, #84]	; 0x54
    fb36:	bd10      	pop	{r4, pc}
    fb38:	89a3      	ldrh	r3, [r4, #12]
    fb3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    fb3e:	81a3      	strh	r3, [r4, #12]
    fb40:	bd10      	pop	{r4, pc}
    fb42:	bf00      	nop

0000fb44 <strcmp>:
    fb44:	ea80 0201 	eor.w	r2, r0, r1
    fb48:	f012 0f03 	tst.w	r2, #3
    fb4c:	d13a      	bne.n	fbc4 <strcmp_unaligned>
    fb4e:	f010 0203 	ands.w	r2, r0, #3
    fb52:	f020 0003 	bic.w	r0, r0, #3
    fb56:	f021 0103 	bic.w	r1, r1, #3
    fb5a:	f850 cb04 	ldr.w	ip, [r0], #4
    fb5e:	bf08      	it	eq
    fb60:	f851 3b04 	ldreq.w	r3, [r1], #4
    fb64:	d00d      	beq.n	fb82 <strcmp+0x3e>
    fb66:	f082 0203 	eor.w	r2, r2, #3
    fb6a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    fb6e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    fb72:	fa23 f202 	lsr.w	r2, r3, r2
    fb76:	f851 3b04 	ldr.w	r3, [r1], #4
    fb7a:	ea4c 0c02 	orr.w	ip, ip, r2
    fb7e:	ea43 0302 	orr.w	r3, r3, r2
    fb82:	bf00      	nop
    fb84:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    fb88:	459c      	cmp	ip, r3
    fb8a:	bf01      	itttt	eq
    fb8c:	ea22 020c 	biceq.w	r2, r2, ip
    fb90:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    fb94:	f850 cb04 	ldreq.w	ip, [r0], #4
    fb98:	f851 3b04 	ldreq.w	r3, [r1], #4
    fb9c:	d0f2      	beq.n	fb84 <strcmp+0x40>
    fb9e:	ea4f 600c 	mov.w	r0, ip, lsl #24
    fba2:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    fba6:	2801      	cmp	r0, #1
    fba8:	bf28      	it	cs
    fbaa:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    fbae:	bf08      	it	eq
    fbb0:	0a1b      	lsreq	r3, r3, #8
    fbb2:	d0f4      	beq.n	fb9e <strcmp+0x5a>
    fbb4:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    fbb8:	ea4f 6010 	mov.w	r0, r0, lsr #24
    fbbc:	eba0 0003 	sub.w	r0, r0, r3
    fbc0:	4770      	bx	lr
    fbc2:	bf00      	nop

0000fbc4 <strcmp_unaligned>:
    fbc4:	f010 0f03 	tst.w	r0, #3
    fbc8:	d00a      	beq.n	fbe0 <strcmp_unaligned+0x1c>
    fbca:	f810 2b01 	ldrb.w	r2, [r0], #1
    fbce:	f811 3b01 	ldrb.w	r3, [r1], #1
    fbd2:	2a01      	cmp	r2, #1
    fbd4:	bf28      	it	cs
    fbd6:	429a      	cmpcs	r2, r3
    fbd8:	d0f4      	beq.n	fbc4 <strcmp_unaligned>
    fbda:	eba2 0003 	sub.w	r0, r2, r3
    fbde:	4770      	bx	lr
    fbe0:	f84d 5d04 	str.w	r5, [sp, #-4]!
    fbe4:	f84d 4d04 	str.w	r4, [sp, #-4]!
    fbe8:	f04f 0201 	mov.w	r2, #1
    fbec:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    fbf0:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    fbf4:	f001 0c03 	and.w	ip, r1, #3
    fbf8:	f021 0103 	bic.w	r1, r1, #3
    fbfc:	f850 4b04 	ldr.w	r4, [r0], #4
    fc00:	f851 5b04 	ldr.w	r5, [r1], #4
    fc04:	f1bc 0f02 	cmp.w	ip, #2
    fc08:	d026      	beq.n	fc58 <strcmp_unaligned+0x94>
    fc0a:	d84b      	bhi.n	fca4 <strcmp_unaligned+0xe0>
    fc0c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    fc10:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    fc14:	eba4 0302 	sub.w	r3, r4, r2
    fc18:	ea23 0304 	bic.w	r3, r3, r4
    fc1c:	d10d      	bne.n	fc3a <strcmp_unaligned+0x76>
    fc1e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    fc22:	bf08      	it	eq
    fc24:	f851 5b04 	ldreq.w	r5, [r1], #4
    fc28:	d10a      	bne.n	fc40 <strcmp_unaligned+0x7c>
    fc2a:	ea8c 0c04 	eor.w	ip, ip, r4
    fc2e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    fc32:	d10c      	bne.n	fc4e <strcmp_unaligned+0x8a>
    fc34:	f850 4b04 	ldr.w	r4, [r0], #4
    fc38:	e7e8      	b.n	fc0c <strcmp_unaligned+0x48>
    fc3a:	ea4f 2515 	mov.w	r5, r5, lsr #8
    fc3e:	e05c      	b.n	fcfa <strcmp_unaligned+0x136>
    fc40:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    fc44:	d152      	bne.n	fcec <strcmp_unaligned+0x128>
    fc46:	780d      	ldrb	r5, [r1, #0]
    fc48:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    fc4c:	e055      	b.n	fcfa <strcmp_unaligned+0x136>
    fc4e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    fc52:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    fc56:	e050      	b.n	fcfa <strcmp_unaligned+0x136>
    fc58:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    fc5c:	eba4 0302 	sub.w	r3, r4, r2
    fc60:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    fc64:	ea23 0304 	bic.w	r3, r3, r4
    fc68:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    fc6c:	d117      	bne.n	fc9e <strcmp_unaligned+0xda>
    fc6e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    fc72:	bf08      	it	eq
    fc74:	f851 5b04 	ldreq.w	r5, [r1], #4
    fc78:	d107      	bne.n	fc8a <strcmp_unaligned+0xc6>
    fc7a:	ea8c 0c04 	eor.w	ip, ip, r4
    fc7e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    fc82:	d108      	bne.n	fc96 <strcmp_unaligned+0xd2>
    fc84:	f850 4b04 	ldr.w	r4, [r0], #4
    fc88:	e7e6      	b.n	fc58 <strcmp_unaligned+0x94>
    fc8a:	041b      	lsls	r3, r3, #16
    fc8c:	d12e      	bne.n	fcec <strcmp_unaligned+0x128>
    fc8e:	880d      	ldrh	r5, [r1, #0]
    fc90:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    fc94:	e031      	b.n	fcfa <strcmp_unaligned+0x136>
    fc96:	ea4f 4505 	mov.w	r5, r5, lsl #16
    fc9a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    fc9e:	ea4f 4515 	mov.w	r5, r5, lsr #16
    fca2:	e02a      	b.n	fcfa <strcmp_unaligned+0x136>
    fca4:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    fca8:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    fcac:	eba4 0302 	sub.w	r3, r4, r2
    fcb0:	ea23 0304 	bic.w	r3, r3, r4
    fcb4:	d10d      	bne.n	fcd2 <strcmp_unaligned+0x10e>
    fcb6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    fcba:	bf08      	it	eq
    fcbc:	f851 5b04 	ldreq.w	r5, [r1], #4
    fcc0:	d10a      	bne.n	fcd8 <strcmp_unaligned+0x114>
    fcc2:	ea8c 0c04 	eor.w	ip, ip, r4
    fcc6:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    fcca:	d10a      	bne.n	fce2 <strcmp_unaligned+0x11e>
    fccc:	f850 4b04 	ldr.w	r4, [r0], #4
    fcd0:	e7e8      	b.n	fca4 <strcmp_unaligned+0xe0>
    fcd2:	ea4f 6515 	mov.w	r5, r5, lsr #24
    fcd6:	e010      	b.n	fcfa <strcmp_unaligned+0x136>
    fcd8:	f014 0fff 	tst.w	r4, #255	; 0xff
    fcdc:	d006      	beq.n	fcec <strcmp_unaligned+0x128>
    fcde:	f851 5b04 	ldr.w	r5, [r1], #4
    fce2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    fce6:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    fcea:	e006      	b.n	fcfa <strcmp_unaligned+0x136>
    fcec:	f04f 0000 	mov.w	r0, #0
    fcf0:	f85d 4b04 	ldr.w	r4, [sp], #4
    fcf4:	f85d 5b04 	ldr.w	r5, [sp], #4
    fcf8:	4770      	bx	lr
    fcfa:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    fcfe:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    fd02:	2801      	cmp	r0, #1
    fd04:	bf28      	it	cs
    fd06:	4290      	cmpcs	r0, r2
    fd08:	bf04      	itt	eq
    fd0a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    fd0e:	0a2d      	lsreq	r5, r5, #8
    fd10:	d0f3      	beq.n	fcfa <strcmp_unaligned+0x136>
    fd12:	eba2 0000 	sub.w	r0, r2, r0
    fd16:	f85d 4b04 	ldr.w	r4, [sp], #4
    fd1a:	f85d 5b04 	ldr.w	r5, [sp], #4
    fd1e:	4770      	bx	lr

0000fd20 <_strtod_r>:
    fd20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fd24:	b0a3      	sub	sp, #140	; 0x8c
    fd26:	4604      	mov	r4, r0
    fd28:	2600      	movs	r6, #0
    fd2a:	920a      	str	r2, [sp, #40]	; 0x28
    fd2c:	460a      	mov	r2, r1
    fd2e:	2700      	movs	r7, #0
    fd30:	911f      	str	r1, [sp, #124]	; 0x7c
    fd32:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
    fd36:	7810      	ldrb	r0, [r2, #0]
    fd38:	282d      	cmp	r0, #45	; 0x2d
    fd3a:	f200 8123 	bhi.w	ff84 <_strtod_r+0x264>
    fd3e:	e8df f010 	tbh	[pc, r0, lsl #1]
    fd42:	00b2      	.short	0x00b2
    fd44:	01210121 	.word	0x01210121
    fd48:	01210121 	.word	0x01210121
    fd4c:	01210121 	.word	0x01210121
    fd50:	01210121 	.word	0x01210121
    fd54:	011e011e 	.word	0x011e011e
    fd58:	011e011e 	.word	0x011e011e
    fd5c:	0121011e 	.word	0x0121011e
    fd60:	01210121 	.word	0x01210121
    fd64:	01210121 	.word	0x01210121
    fd68:	01210121 	.word	0x01210121
    fd6c:	01210121 	.word	0x01210121
    fd70:	01210121 	.word	0x01210121
    fd74:	01210121 	.word	0x01210121
    fd78:	01210121 	.word	0x01210121
    fd7c:	01210121 	.word	0x01210121
    fd80:	011e0121 	.word	0x011e0121
    fd84:	01210121 	.word	0x01210121
    fd88:	01210121 	.word	0x01210121
    fd8c:	01210121 	.word	0x01210121
    fd90:	01210121 	.word	0x01210121
    fd94:	01210121 	.word	0x01210121
    fd98:	0121011b 	.word	0x0121011b
    fd9c:	00c3      	.short	0x00c3
    fd9e:	2700      	movs	r7, #0
    fda0:	463e      	mov	r6, r7
    fda2:	463d      	mov	r5, r7
    fda4:	f04f 0c00 	mov.w	ip, #0
    fda8:	9206      	str	r2, [sp, #24]
    fdaa:	46e3      	mov	fp, ip
    fdac:	9510      	str	r5, [sp, #64]	; 0x40
    fdae:	f8cd c010 	str.w	ip, [sp, #16]
    fdb2:	2865      	cmp	r0, #101	; 0x65
    fdb4:	bf14      	ite	ne
    fdb6:	2200      	movne	r2, #0
    fdb8:	2201      	moveq	r2, #1
    fdba:	2845      	cmp	r0, #69	; 0x45
    fdbc:	bf08      	it	eq
    fdbe:	f042 0201 	orreq.w	r2, r2, #1
    fdc2:	2a00      	cmp	r2, #0
    fdc4:	f000 80f9 	beq.w	ffba <_strtod_r+0x29a>
    fdc8:	ea45 020c 	orr.w	r2, r5, ip
    fdcc:	ea52 0208 	orrs.w	r2, r2, r8
    fdd0:	d069      	beq.n	fea6 <_strtod_r+0x186>
    fdd2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    fdd4:	f101 0a01 	add.w	sl, r1, #1
    fdd8:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
    fddc:	7848      	ldrb	r0, [r1, #1]
    fdde:	282b      	cmp	r0, #43	; 0x2b
    fde0:	f000 8521 	beq.w	10826 <RAM_SIZE+0x826>
    fde4:	282d      	cmp	r0, #45	; 0x2d
    fde6:	f000 83b8 	beq.w	1055a <RAM_SIZE+0x55a>
    fdea:	2200      	movs	r2, #0
    fdec:	9208      	str	r2, [sp, #32]
    fdee:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    fdf2:	2a09      	cmp	r2, #9
    fdf4:	bf84      	itt	hi
    fdf6:	911f      	strhi	r1, [sp, #124]	; 0x7c
    fdf8:	f04f 0a00 	movhi.w	sl, #0
    fdfc:	d848      	bhi.n	fe90 <_strtod_r+0x170>
    fdfe:	2830      	cmp	r0, #48	; 0x30
    fe00:	d107      	bne.n	fe12 <_strtod_r+0xf2>
    fe02:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fe04:	9b10      	ldr	r3, [sp, #64]	; 0x40
    fe06:	3201      	adds	r2, #1
    fe08:	921f      	str	r2, [sp, #124]	; 0x7c
    fe0a:	7810      	ldrb	r0, [r2, #0]
    fe0c:	2830      	cmp	r0, #48	; 0x30
    fe0e:	d0fa      	beq.n	fe06 <_strtod_r+0xe6>
    fe10:	9310      	str	r3, [sp, #64]	; 0x40
    fe12:	f1a0 0231 	sub.w	r2, r0, #49	; 0x31
    fe16:	2a08      	cmp	r2, #8
    fe18:	f200 80cf 	bhi.w	ffba <_strtod_r+0x29a>
    fe1c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    fe1e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    fe22:	1c53      	adds	r3, r2, #1
    fe24:	930b      	str	r3, [sp, #44]	; 0x2c
    fe26:	9209      	str	r2, [sp, #36]	; 0x24
    fe28:	931f      	str	r3, [sp, #124]	; 0x7c
    fe2a:	7850      	ldrb	r0, [r2, #1]
    fe2c:	282f      	cmp	r0, #47	; 0x2f
    fe2e:	dd1a      	ble.n	fe66 <_strtod_r+0x146>
    fe30:	2839      	cmp	r0, #57	; 0x39
    fe32:	dc18      	bgt.n	fe66 <_strtod_r+0x146>
    fe34:	1c93      	adds	r3, r2, #2
    fe36:	9a10      	ldr	r2, [sp, #64]	; 0x40
    fe38:	46a9      	mov	r9, r5
    fe3a:	920b      	str	r2, [sp, #44]	; 0x2c
    fe3c:	461a      	mov	r2, r3
    fe3e:	e002      	b.n	fe46 <_strtod_r+0x126>
    fe40:	2839      	cmp	r0, #57	; 0x39
    fe42:	f300 8625 	bgt.w	10a90 <RAM_SIZE+0xa90>
    fe46:	921f      	str	r2, [sp, #124]	; 0x7c
    fe48:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    fe4c:	7810      	ldrb	r0, [r2, #0]
    fe4e:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
    fe52:	4615      	mov	r5, r2
    fe54:	3201      	adds	r2, #1
    fe56:	282f      	cmp	r0, #47	; 0x2f
    fe58:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
    fe5c:	dcf0      	bgt.n	fe40 <_strtod_r+0x120>
    fe5e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    fe60:	950b      	str	r5, [sp, #44]	; 0x2c
    fe62:	464d      	mov	r5, r9
    fe64:	9210      	str	r2, [sp, #64]	; 0x40
    fe66:	9a09      	ldr	r2, [sp, #36]	; 0x24
    fe68:	f644 691f 	movw	r9, #19999	; 0x4e1f
    fe6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    fe6e:	1a9b      	subs	r3, r3, r2
    fe70:	45ca      	cmp	sl, r9
    fe72:	bfd4      	ite	le
    fe74:	2200      	movle	r2, #0
    fe76:	2201      	movgt	r2, #1
    fe78:	2b08      	cmp	r3, #8
    fe7a:	bfc8      	it	gt
    fe7c:	f042 0201 	orrgt.w	r2, r2, #1
    fe80:	9309      	str	r3, [sp, #36]	; 0x24
    fe82:	9b08      	ldr	r3, [sp, #32]
    fe84:	2a00      	cmp	r2, #0
    fe86:	bf18      	it	ne
    fe88:	46ca      	movne	sl, r9
    fe8a:	b10b      	cbz	r3, fe90 <_strtod_r+0x170>
    fe8c:	f1ca 0a00 	rsb	sl, sl, #0
    fe90:	2d00      	cmp	r5, #0
    fe92:	f040 8097 	bne.w	ffc4 <_strtod_r+0x2a4>
    fe96:	ea5c 0c08 	orrs.w	ip, ip, r8
    fe9a:	f040 8119 	bne.w	100d0 <RAM_SIZE+0xd0>
    fe9e:	9f04      	ldr	r7, [sp, #16]
    fea0:	2f00      	cmp	r7, #0
    fea2:	f000 829f 	beq.w	103e4 <RAM_SIZE+0x3e4>
    fea6:	2300      	movs	r3, #0
    fea8:	911f      	str	r1, [sp, #124]	; 0x7c
    feaa:	461a      	mov	r2, r3
    feac:	930f      	str	r3, [sp, #60]	; 0x3c
    feae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    feb0:	b10f      	cbz	r7, feb6 <_strtod_r+0x196>
    feb2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    feb4:	6039      	str	r1, [r7, #0]
    feb6:	980f      	ldr	r0, [sp, #60]	; 0x3c
    feb8:	b108      	cbz	r0, febe <_strtod_r+0x19e>
    feba:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    febe:	4618      	mov	r0, r3
    fec0:	4611      	mov	r1, r2
    fec2:	b023      	add	sp, #140	; 0x8c
    fec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fec8:	2001      	movs	r0, #1
    feca:	900f      	str	r0, [sp, #60]	; 0x3c
    fecc:	3201      	adds	r2, #1
    fece:	921f      	str	r2, [sp, #124]	; 0x7c
    fed0:	7810      	ldrb	r0, [r2, #0]
    fed2:	2800      	cmp	r0, #0
    fed4:	d0e7      	beq.n	fea6 <_strtod_r+0x186>
    fed6:	2830      	cmp	r0, #48	; 0x30
    fed8:	bf18      	it	ne
    feda:	f04f 0800 	movne.w	r8, #0
    fede:	d058      	beq.n	ff92 <_strtod_r+0x272>
    fee0:	282f      	cmp	r0, #47	; 0x2f
    fee2:	f340 855f 	ble.w	109a4 <RAM_SIZE+0x9a4>
    fee6:	2839      	cmp	r0, #57	; 0x39
    fee8:	f73f af59 	bgt.w	fd9e <_strtod_r+0x7e>
    feec:	2700      	movs	r7, #0
    feee:	463e      	mov	r6, r7
    fef0:	463d      	mov	r5, r7
    fef2:	e002      	b.n	fefa <_strtod_r+0x1da>
    fef4:	2839      	cmp	r0, #57	; 0x39
    fef6:	f73f af55 	bgt.w	fda4 <_strtod_r+0x84>
    fefa:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    fefe:	2d08      	cmp	r5, #8
    ff00:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    ff04:	bfd8      	it	le
    ff06:	f1a3 0630 	suble.w	r6, r3, #48	; 0x30
    ff0a:	dd07      	ble.n	ff1c <_strtod_r+0x1fc>
    ff0c:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    ff10:	2d0f      	cmp	r5, #15
    ff12:	eb00 0043 	add.w	r0, r0, r3, lsl #1
    ff16:	bfd8      	it	le
    ff18:	f1a0 0730 	suble.w	r7, r0, #48	; 0x30
    ff1c:	3501      	adds	r5, #1
    ff1e:	18ab      	adds	r3, r5, r2
    ff20:	931f      	str	r3, [sp, #124]	; 0x7c
    ff22:	5d50      	ldrb	r0, [r2, r5]
    ff24:	282f      	cmp	r0, #47	; 0x2f
    ff26:	dce5      	bgt.n	fef4 <_strtod_r+0x1d4>
    ff28:	469c      	mov	ip, r3
    ff2a:	9510      	str	r5, [sp, #64]	; 0x40
    ff2c:	282e      	cmp	r0, #46	; 0x2e
    ff2e:	f040 80d2 	bne.w	100d6 <RAM_SIZE+0xd6>
    ff32:	9b10      	ldr	r3, [sp, #64]	; 0x40
    ff34:	f10c 0001 	add.w	r0, ip, #1
    ff38:	901f      	str	r0, [sp, #124]	; 0x7c
    ff3a:	f89c 0001 	ldrb.w	r0, [ip, #1]
    ff3e:	2b00      	cmp	r3, #0
    ff40:	f000 822b 	beq.w	1039a <RAM_SIZE+0x39a>
    ff44:	f04f 0c00 	mov.w	ip, #0
    ff48:	461d      	mov	r5, r3
    ff4a:	46e3      	mov	fp, ip
    ff4c:	9206      	str	r2, [sp, #24]
    ff4e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    ff52:	f1ba 0f09 	cmp.w	sl, #9
    ff56:	f200 8242 	bhi.w	103de <RAM_SIZE+0x3de>
    ff5a:	981f      	ldr	r0, [sp, #124]	; 0x7c
    ff5c:	f10c 0c01 	add.w	ip, ip, #1
    ff60:	9504      	str	r5, [sp, #16]
    ff62:	9008      	str	r0, [sp, #32]
    ff64:	f1ba 0f00 	cmp.w	sl, #0
    ff68:	f040 8522 	bne.w	109b0 <RAM_SIZE+0x9b0>
    ff6c:	9d04      	ldr	r5, [sp, #16]
    ff6e:	9808      	ldr	r0, [sp, #32]
    ff70:	1c42      	adds	r2, r0, #1
    ff72:	921f      	str	r2, [sp, #124]	; 0x7c
    ff74:	7840      	ldrb	r0, [r0, #1]
    ff76:	e7ea      	b.n	ff4e <_strtod_r+0x22e>
    ff78:	2700      	movs	r7, #0
    ff7a:	970f      	str	r7, [sp, #60]	; 0x3c
    ff7c:	e7a6      	b.n	fecc <_strtod_r+0x1ac>
    ff7e:	3201      	adds	r2, #1
    ff80:	921f      	str	r2, [sp, #124]	; 0x7c
    ff82:	e6d8      	b.n	fd36 <_strtod_r+0x16>
    ff84:	2300      	movs	r3, #0
    ff86:	2830      	cmp	r0, #48	; 0x30
    ff88:	930f      	str	r3, [sp, #60]	; 0x3c
    ff8a:	bf18      	it	ne
    ff8c:	f04f 0800 	movne.w	r8, #0
    ff90:	d1a6      	bne.n	fee0 <_strtod_r+0x1c0>
    ff92:	7853      	ldrb	r3, [r2, #1]
    ff94:	1c55      	adds	r5, r2, #1
    ff96:	2b58      	cmp	r3, #88	; 0x58
    ff98:	f000 83c3 	beq.w	10722 <RAM_SIZE+0x722>
    ff9c:	2b78      	cmp	r3, #120	; 0x78
    ff9e:	f000 83c0 	beq.w	10722 <RAM_SIZE+0x722>
    ffa2:	462a      	mov	r2, r5
    ffa4:	951f      	str	r5, [sp, #124]	; 0x7c
    ffa6:	3501      	adds	r5, #1
    ffa8:	7810      	ldrb	r0, [r2, #0]
    ffaa:	2830      	cmp	r0, #48	; 0x30
    ffac:	d0f9      	beq.n	ffa2 <_strtod_r+0x282>
    ffae:	2800      	cmp	r0, #0
    ffb0:	f000 808e 	beq.w	100d0 <RAM_SIZE+0xd0>
    ffb4:	f04f 0801 	mov.w	r8, #1
    ffb8:	e792      	b.n	fee0 <_strtod_r+0x1c0>
    ffba:	f04f 0a00 	mov.w	sl, #0
    ffbe:	2d00      	cmp	r5, #0
    ffc0:	f43f af69 	beq.w	fe96 <_strtod_r+0x176>
    ffc4:	4630      	mov	r0, r6
    ffc6:	ebcb 0a0a 	rsb	sl, fp, sl
    ffca:	f8cd a020 	str.w	sl, [sp, #32]
    ffce:	f7f7 fe99 	bl	7d04 <__aeabi_ui2d>
    ffd2:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
    ffd6:	2d10      	cmp	r5, #16
    ffd8:	bfb4      	ite	lt
    ffda:	46a8      	movlt	r8, r5
    ffdc:	f04f 0810 	movge.w	r8, #16
    ffe0:	f1b9 0f00 	cmp.w	r9, #0
    ffe4:	bf08      	it	eq
    ffe6:	46a9      	moveq	r9, r5
    ffe8:	f1b8 0f09 	cmp.w	r8, #9
    ffec:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    fff0:	dd16      	ble.n	10020 <RAM_SIZE+0x20>
    fff2:	f243 13a0 	movw	r3, #12704	; 0x31a0
    fff6:	f2c0 0301 	movt	r3, #1
    fffa:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
    fffe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
   10002:	f7f7 fef5 	bl	7df0 <__aeabi_dmul>
   10006:	4682      	mov	sl, r0
   10008:	4638      	mov	r0, r7
   1000a:	468b      	mov	fp, r1
   1000c:	f7f7 fe7a 	bl	7d04 <__aeabi_ui2d>
   10010:	4602      	mov	r2, r0
   10012:	460b      	mov	r3, r1
   10014:	4650      	mov	r0, sl
   10016:	4659      	mov	r1, fp
   10018:	f7f7 fd38 	bl	7a8c <__adddf3>
   1001c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10020:	2d0f      	cmp	r5, #15
   10022:	dc60      	bgt.n	100e6 <RAM_SIZE+0xe6>
   10024:	9f08      	ldr	r7, [sp, #32]
   10026:	2f00      	cmp	r7, #0
   10028:	d04f      	beq.n	100ca <RAM_SIZE+0xca>
   1002a:	f340 8537 	ble.w	10a9c <RAM_SIZE+0xa9c>
   1002e:	9808      	ldr	r0, [sp, #32]
   10030:	2816      	cmp	r0, #22
   10032:	f300 84fa 	bgt.w	10a2a <RAM_SIZE+0xa2a>
   10036:	9a08      	ldr	r2, [sp, #32]
   10038:	f243 13a0 	movw	r3, #12704	; 0x31a0
   1003c:	f2c0 0301 	movt	r3, #1
   10040:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10044:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   10048:	e9d3 2300 	ldrd	r2, r3, [r3]
   1004c:	f7f7 fed0 	bl	7df0 <__aeabi_dmul>
   10050:	4603      	mov	r3, r0
   10052:	460a      	mov	r2, r1
   10054:	e72b      	b.n	feae <_strtod_r+0x18e>
   10056:	4649      	mov	r1, r9
   10058:	9806      	ldr	r0, [sp, #24]
   1005a:	f7f8 f8db 	bl	8214 <__aeabi_d2iz>
   1005e:	f7f7 fe61 	bl	7d24 <__aeabi_i2d>
   10062:	4602      	mov	r2, r0
   10064:	460b      	mov	r3, r1
   10066:	9806      	ldr	r0, [sp, #24]
   10068:	4649      	mov	r1, r9
   1006a:	f7f7 fd0d 	bl	7a88 <__aeabi_dsub>
   1006e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   10070:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10074:	2a00      	cmp	r2, #0
   10076:	f040 833c 	bne.w	106f2 <RAM_SIZE+0x6f2>
   1007a:	9b18      	ldr	r3, [sp, #96]	; 0x60
   1007c:	2b00      	cmp	r3, #0
   1007e:	f040 8338 	bne.w	106f2 <RAM_SIZE+0x6f2>
   10082:	f02b 437f 	bic.w	r3, fp, #4278190080	; 0xff000000
   10086:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1008a:	2b00      	cmp	r3, #0
   1008c:	f040 8331 	bne.w	106f2 <RAM_SIZE+0x6f2>
   10090:	f20f 735c 	addw	r3, pc, #1884	; 0x75c
   10094:	e9d3 2300 	ldrd	r2, r3, [r3]
   10098:	f002 f864 	bl	12164 <__aeabi_dcmplt>
   1009c:	2800      	cmp	r0, #0
   1009e:	f000 8167 	beq.w	10370 <RAM_SIZE+0x370>
   100a2:	4620      	mov	r0, r4
   100a4:	991e      	ldr	r1, [sp, #120]	; 0x78
   100a6:	f7fe ff97 	bl	efd8 <_Bfree>
   100aa:	4620      	mov	r0, r4
   100ac:	4639      	mov	r1, r7
   100ae:	f7fe ff93 	bl	efd8 <_Bfree>
   100b2:	4620      	mov	r0, r4
   100b4:	4631      	mov	r1, r6
   100b6:	f7fe ff8f 	bl	efd8 <_Bfree>
   100ba:	4620      	mov	r0, r4
   100bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
   100be:	f7fe ff8b 	bl	efd8 <_Bfree>
   100c2:	4620      	mov	r0, r4
   100c4:	4641      	mov	r1, r8
   100c6:	f7fe ff87 	bl	efd8 <_Bfree>
   100ca:	9b18      	ldr	r3, [sp, #96]	; 0x60
   100cc:	9a19      	ldr	r2, [sp, #100]	; 0x64
   100ce:	e6ee      	b.n	feae <_strtod_r+0x18e>
   100d0:	2300      	movs	r3, #0
   100d2:	461a      	mov	r2, r3
   100d4:	e6eb      	b.n	feae <_strtod_r+0x18e>
   100d6:	f04f 0c00 	mov.w	ip, #0
   100da:	9206      	str	r2, [sp, #24]
   100dc:	9d10      	ldr	r5, [sp, #64]	; 0x40
   100de:	46e3      	mov	fp, ip
   100e0:	f8cd c010 	str.w	ip, [sp, #16]
   100e4:	e665      	b.n	fdb2 <_strtod_r+0x92>
   100e6:	9f08      	ldr	r7, [sp, #32]
   100e8:	ebc8 0a05 	rsb	sl, r8, r5
   100ec:	44ba      	add	sl, r7
   100ee:	f1ba 0f00 	cmp.w	sl, #0
   100f2:	f340 844f 	ble.w	10994 <RAM_SIZE+0x994>
   100f6:	f01a 020f 	ands.w	r2, sl, #15
   100fa:	d00d      	beq.n	10118 <RAM_SIZE+0x118>
   100fc:	f243 13a0 	movw	r3, #12704	; 0x31a0
   10100:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10104:	f2c0 0301 	movt	r3, #1
   10108:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1010c:	e9d3 2300 	ldrd	r2, r3, [r3]
   10110:	f7f7 fe6e 	bl	7df0 <__aeabi_dmul>
   10114:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10118:	f03a 0a0f 	bics.w	sl, sl, #15
   1011c:	f040 81b6 	bne.w	1048c <RAM_SIZE+0x48c>
   10120:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10124:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10128:	462b      	mov	r3, r5
   1012a:	9906      	ldr	r1, [sp, #24]
   1012c:	464a      	mov	r2, r9
   1012e:	4620      	mov	r0, r4
   10130:	9600      	str	r6, [sp, #0]
   10132:	f7ff fa23 	bl	f57c <__s2b>
   10136:	9f08      	ldr	r7, [sp, #32]
   10138:	427f      	negs	r7, r7
   1013a:	9711      	str	r7, [sp, #68]	; 0x44
   1013c:	f100 030c 	add.w	r3, r0, #12
   10140:	900b      	str	r0, [sp, #44]	; 0x2c
   10142:	9310      	str	r3, [sp, #64]	; 0x40
   10144:	980b      	ldr	r0, [sp, #44]	; 0x2c
   10146:	6841      	ldr	r1, [r0, #4]
   10148:	4620      	mov	r0, r4
   1014a:	f7fe ff61 	bl	f010 <_Balloc>
   1014e:	990b      	ldr	r1, [sp, #44]	; 0x2c
   10150:	690a      	ldr	r2, [r1, #16]
   10152:	9910      	ldr	r1, [sp, #64]	; 0x40
   10154:	3202      	adds	r2, #2
   10156:	0092      	lsls	r2, r2, #2
   10158:	4607      	mov	r7, r0
   1015a:	300c      	adds	r0, #12
   1015c:	f7fe fc1e 	bl	e99c <memcpy>
   10160:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10164:	4620      	mov	r0, r4
   10166:	a921      	add	r1, sp, #132	; 0x84
   10168:	9100      	str	r1, [sp, #0]
   1016a:	a920      	add	r1, sp, #128	; 0x80
   1016c:	9101      	str	r1, [sp, #4]
   1016e:	f7fe ff85 	bl	f07c <__d2b>
   10172:	2101      	movs	r1, #1
   10174:	901e      	str	r0, [sp, #120]	; 0x78
   10176:	4620      	mov	r0, r4
   10178:	f7ff f95c 	bl	f434 <__i2b>
   1017c:	9a08      	ldr	r2, [sp, #32]
   1017e:	2a00      	cmp	r2, #0
   10180:	4606      	mov	r6, r0
   10182:	f2c0 822c 	blt.w	105de <RAM_SIZE+0x5de>
   10186:	f8dd 9020 	ldr.w	r9, [sp, #32]
   1018a:	2200      	movs	r2, #0
   1018c:	4693      	mov	fp, r2
   1018e:	464b      	mov	r3, r9
   10190:	9d21      	ldr	r5, [sp, #132]	; 0x84
   10192:	f46f 707f 	mvn.w	r0, #1020	; 0x3fc
   10196:	9920      	ldr	r1, [sp, #128]	; 0x80
   10198:	2d00      	cmp	r5, #0
   1019a:	bfac      	ite	ge
   1019c:	eb02 0b05 	addge.w	fp, r2, r5
   101a0:	1b5b      	sublt	r3, r3, r5
   101a2:	ebca 0505 	rsb	r5, sl, r5
   101a6:	eb05 0c01 	add.w	ip, r5, r1
   101aa:	4584      	cmp	ip, r0
   101ac:	bfb6      	itet	lt
   101ae:	f505 6186 	addlt.w	r1, r5, #1072	; 0x430
   101b2:	f1c1 0136 	rsbge	r1, r1, #54	; 0x36
   101b6:	3103      	addlt	r1, #3
   101b8:	eb03 050a 	add.w	r5, r3, sl
   101bc:	eb01 080b 	add.w	r8, r1, fp
   101c0:	186d      	adds	r5, r5, r1
   101c2:	45a8      	cmp	r8, r5
   101c4:	bfb4      	ite	lt
   101c6:	4643      	movlt	r3, r8
   101c8:	462b      	movge	r3, r5
   101ca:	455b      	cmp	r3, fp
   101cc:	bfa8      	it	ge
   101ce:	465b      	movge	r3, fp
   101d0:	2b00      	cmp	r3, #0
   101d2:	bfc2      	ittt	gt
   101d4:	ebc3 0b0b 	rsbgt	fp, r3, fp
   101d8:	ebc3 0808 	rsbgt	r8, r3, r8
   101dc:	1aed      	subgt	r5, r5, r3
   101de:	b18a      	cbz	r2, 10204 <RAM_SIZE+0x204>
   101e0:	4631      	mov	r1, r6
   101e2:	4620      	mov	r0, r4
   101e4:	f7ff f974 	bl	f4d0 <__pow5mult>
   101e8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
   101ea:	4606      	mov	r6, r0
   101ec:	4620      	mov	r0, r4
   101ee:	4631      	mov	r1, r6
   101f0:	f7ff f886 	bl	f300 <__multiply>
   101f4:	991e      	ldr	r1, [sp, #120]	; 0x78
   101f6:	4603      	mov	r3, r0
   101f8:	4620      	mov	r0, r4
   101fa:	9303      	str	r3, [sp, #12]
   101fc:	f7fe feec 	bl	efd8 <_Bfree>
   10200:	9b03      	ldr	r3, [sp, #12]
   10202:	931e      	str	r3, [sp, #120]	; 0x78
   10204:	f1b8 0f00 	cmp.w	r8, #0
   10208:	dd05      	ble.n	10216 <RAM_SIZE+0x216>
   1020a:	4642      	mov	r2, r8
   1020c:	4620      	mov	r0, r4
   1020e:	991e      	ldr	r1, [sp, #120]	; 0x78
   10210:	f7ff f818 	bl	f244 <__lshift>
   10214:	901e      	str	r0, [sp, #120]	; 0x78
   10216:	f1b9 0f00 	cmp.w	r9, #0
   1021a:	d005      	beq.n	10228 <RAM_SIZE+0x228>
   1021c:	4639      	mov	r1, r7
   1021e:	464a      	mov	r2, r9
   10220:	4620      	mov	r0, r4
   10222:	f7ff f955 	bl	f4d0 <__pow5mult>
   10226:	4607      	mov	r7, r0
   10228:	2d00      	cmp	r5, #0
   1022a:	dd05      	ble.n	10238 <RAM_SIZE+0x238>
   1022c:	4639      	mov	r1, r7
   1022e:	462a      	mov	r2, r5
   10230:	4620      	mov	r0, r4
   10232:	f7ff f807 	bl	f244 <__lshift>
   10236:	4607      	mov	r7, r0
   10238:	f1bb 0f00 	cmp.w	fp, #0
   1023c:	dd05      	ble.n	1024a <RAM_SIZE+0x24a>
   1023e:	4631      	mov	r1, r6
   10240:	465a      	mov	r2, fp
   10242:	4620      	mov	r0, r4
   10244:	f7fe fffe 	bl	f244 <__lshift>
   10248:	4606      	mov	r6, r0
   1024a:	991e      	ldr	r1, [sp, #120]	; 0x78
   1024c:	463a      	mov	r2, r7
   1024e:	4620      	mov	r0, r4
   10250:	f7fe ff7c 	bl	f14c <__mdiff>
   10254:	2200      	movs	r2, #0
   10256:	4631      	mov	r1, r6
   10258:	68c3      	ldr	r3, [r0, #12]
   1025a:	4680      	mov	r8, r0
   1025c:	60c2      	str	r2, [r0, #12]
   1025e:	9309      	str	r3, [sp, #36]	; 0x24
   10260:	f7fe fd80 	bl	ed64 <__mcmp>
   10264:	2800      	cmp	r0, #0
   10266:	f2c0 82e1 	blt.w	1082c <RAM_SIZE+0x82c>
   1026a:	f000 832e 	beq.w	108ca <RAM_SIZE+0x8ca>
   1026e:	4640      	mov	r0, r8
   10270:	4631      	mov	r1, r6
   10272:	f7fe fe11 	bl	ee98 <__ratio>
   10276:	2200      	movs	r2, #0
   10278:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1027c:	e9cd 0106 	strd	r0, r1, [sp, #24]
   10280:	f001 ff7a 	bl	12178 <__aeabi_dcmple>
   10284:	2800      	cmp	r0, #0
   10286:	f000 8194 	beq.w	105b2 <RAM_SIZE+0x5b2>
   1028a:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1028c:	2a00      	cmp	r2, #0
   1028e:	f000 81ac 	beq.w	105ea <RAM_SIZE+0x5ea>
   10292:	f240 0900 	movw	r9, #0
   10296:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
   1029a:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
   1029e:	f240 0300 	movw	r3, #0
   102a2:	2200      	movs	r2, #0
   102a4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   102a8:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
   102ac:	2200      	movs	r2, #0
   102ae:	9206      	str	r2, [sp, #24]
   102b0:	f240 0500 	movw	r5, #0
   102b4:	f240 0300 	movw	r3, #0
   102b8:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   102bc:	f6c7 73e0 	movt	r3, #32736	; 0x7fe0
   102c0:	ea0c 0505 	and.w	r5, ip, r5
   102c4:	f240 0b00 	movw	fp, #0
   102c8:	429d      	cmp	r5, r3
   102ca:	f6c7 7bf0 	movt	fp, #32752	; 0x7ff0
   102ce:	f000 81c5 	beq.w	1065c <RAM_SIZE+0x65c>
   102d2:	f1ba 0300 	subs.w	r3, sl, #0
   102d6:	bf18      	it	ne
   102d8:	2301      	movne	r3, #1
   102da:	f1b5 6fd4 	cmp.w	r5, #111149056	; 0x6a00000
   102de:	bf8c      	ite	hi
   102e0:	2300      	movhi	r3, #0
   102e2:	f003 0301 	andls.w	r3, r3, #1
   102e6:	b30b      	cbz	r3, 1032c <RAM_SIZE+0x32c>
   102e8:	9806      	ldr	r0, [sp, #24]
   102ea:	4649      	mov	r1, r9
   102ec:	f20f 5308 	addw	r3, pc, #1288	; 0x508
   102f0:	e9d3 2300 	ldrd	r2, r3, [r3]
   102f4:	f001 ff40 	bl	12178 <__aeabi_dcmple>
   102f8:	b198      	cbz	r0, 10322 <RAM_SIZE+0x322>
   102fa:	4649      	mov	r1, r9
   102fc:	9806      	ldr	r0, [sp, #24]
   102fe:	f001 ff59 	bl	121b4 <__aeabi_d2uiz>
   10302:	2800      	cmp	r0, #0
   10304:	bf08      	it	eq
   10306:	2001      	moveq	r0, #1
   10308:	f7f7 fcfc 	bl	7d04 <__aeabi_ui2d>
   1030c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1030e:	9006      	str	r0, [sp, #24]
   10310:	4689      	mov	r9, r1
   10312:	2b00      	cmp	r3, #0
   10314:	f000 8202 	beq.w	1071c <RAM_SIZE+0x71c>
   10318:	460b      	mov	r3, r1
   1031a:	9806      	ldr	r0, [sp, #24]
   1031c:	4619      	mov	r1, r3
   1031e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   10322:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   10324:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
   10328:	1b5b      	subs	r3, r3, r5
   1032a:	931b      	str	r3, [sp, #108]	; 0x6c
   1032c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
   10330:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   10334:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10338:	f7fe fd34 	bl	eda4 <__ulp>
   1033c:	4602      	mov	r2, r0
   1033e:	460b      	mov	r3, r1
   10340:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   10344:	f7f7 fd54 	bl	7df0 <__aeabi_dmul>
   10348:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1034c:	f7f7 fb9e 	bl	7a8c <__adddf3>
   10350:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10354:	f8dd b064 	ldr.w	fp, [sp, #100]	; 0x64
   10358:	f1ba 0f00 	cmp.w	sl, #0
   1035c:	d108      	bne.n	10370 <RAM_SIZE+0x370>
   1035e:	f240 0300 	movw	r3, #0
   10362:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   10366:	ea0b 0303 	and.w	r3, fp, r3
   1036a:	429d      	cmp	r5, r3
   1036c:	f43f ae73 	beq.w	10056 <RAM_SIZE+0x56>
   10370:	4620      	mov	r0, r4
   10372:	991e      	ldr	r1, [sp, #120]	; 0x78
   10374:	f7fe fe30 	bl	efd8 <_Bfree>
   10378:	4620      	mov	r0, r4
   1037a:	4639      	mov	r1, r7
   1037c:	f7fe fe2c 	bl	efd8 <_Bfree>
   10380:	4620      	mov	r0, r4
   10382:	4631      	mov	r1, r6
   10384:	f7fe fe28 	bl	efd8 <_Bfree>
   10388:	4620      	mov	r0, r4
   1038a:	4641      	mov	r1, r8
   1038c:	f7fe fe24 	bl	efd8 <_Bfree>
   10390:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10394:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10398:	e6d4      	b.n	10144 <RAM_SIZE+0x144>
   1039a:	2830      	cmp	r0, #48	; 0x30
   1039c:	bf18      	it	ne
   1039e:	f8dd c040 	ldrne.w	ip, [sp, #64]	; 0x40
   103a2:	d10c      	bne.n	103be <RAM_SIZE+0x3be>
   103a4:	f10c 0502 	add.w	r5, ip, #2
   103a8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
   103ac:	4663      	mov	r3, ip
   103ae:	951f      	str	r5, [sp, #124]	; 0x7c
   103b0:	f10c 0c01 	add.w	ip, ip, #1
   103b4:	f815 0b01 	ldrb.w	r0, [r5], #1
   103b8:	2830      	cmp	r0, #48	; 0x30
   103ba:	d0f8      	beq.n	103ae <RAM_SIZE+0x3ae>
   103bc:	9310      	str	r3, [sp, #64]	; 0x40
   103be:	f1a0 0531 	sub.w	r5, r0, #49	; 0x31
   103c2:	2d08      	cmp	r5, #8
   103c4:	f200 80c3 	bhi.w	1054e <RAM_SIZE+0x54e>
   103c8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   103ca:	46e3      	mov	fp, ip
   103cc:	2300      	movs	r3, #0
   103ce:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
   103d2:	9304      	str	r3, [sp, #16]
   103d4:	f04f 0c01 	mov.w	ip, #1
   103d8:	9206      	str	r2, [sp, #24]
   103da:	9208      	str	r2, [sp, #32]
   103dc:	e5c2      	b.n	ff64 <_strtod_r+0x244>
   103de:	2301      	movs	r3, #1
   103e0:	9304      	str	r3, [sp, #16]
   103e2:	e4e6      	b.n	fdb2 <_strtod_r+0x92>
   103e4:	3849      	subs	r0, #73	; 0x49
   103e6:	2825      	cmp	r0, #37	; 0x25
   103e8:	f63f ad5d 	bhi.w	fea6 <_strtod_r+0x186>
   103ec:	a201      	add	r2, pc, #4	; (adr r2, 103f4 <RAM_SIZE+0x3f4>)
   103ee:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
   103f2:	bf00      	nop
   103f4:	0001058f 	.word	0x0001058f
   103f8:	0000fea7 	.word	0x0000fea7
   103fc:	0000fea7 	.word	0x0000fea7
   10400:	0000fea7 	.word	0x0000fea7
   10404:	0000fea7 	.word	0x0000fea7
   10408:	0001056b 	.word	0x0001056b
   1040c:	0000fea7 	.word	0x0000fea7
   10410:	0000fea7 	.word	0x0000fea7
   10414:	0000fea7 	.word	0x0000fea7
   10418:	0000fea7 	.word	0x0000fea7
   1041c:	0000fea7 	.word	0x0000fea7
   10420:	0000fea7 	.word	0x0000fea7
   10424:	0000fea7 	.word	0x0000fea7
   10428:	0000fea7 	.word	0x0000fea7
   1042c:	0000fea7 	.word	0x0000fea7
   10430:	0000fea7 	.word	0x0000fea7
   10434:	0000fea7 	.word	0x0000fea7
   10438:	0000fea7 	.word	0x0000fea7
   1043c:	0000fea7 	.word	0x0000fea7
   10440:	0000fea7 	.word	0x0000fea7
   10444:	0000fea7 	.word	0x0000fea7
   10448:	0000fea7 	.word	0x0000fea7
   1044c:	0000fea7 	.word	0x0000fea7
   10450:	0000fea7 	.word	0x0000fea7
   10454:	0000fea7 	.word	0x0000fea7
   10458:	0000fea7 	.word	0x0000fea7
   1045c:	0000fea7 	.word	0x0000fea7
   10460:	0000fea7 	.word	0x0000fea7
   10464:	0000fea7 	.word	0x0000fea7
   10468:	0000fea7 	.word	0x0000fea7
   1046c:	0000fea7 	.word	0x0000fea7
   10470:	0000fea7 	.word	0x0000fea7
   10474:	0001058f 	.word	0x0001058f
   10478:	0000fea7 	.word	0x0000fea7
   1047c:	0000fea7 	.word	0x0000fea7
   10480:	0000fea7 	.word	0x0000fea7
   10484:	0000fea7 	.word	0x0000fea7
   10488:	0001056b 	.word	0x0001056b
   1048c:	f5ba 7f9a 	cmp.w	sl, #308	; 0x134
   10490:	f300 8277 	bgt.w	10982 <RAM_SIZE+0x982>
   10494:	ea4f 172a 	mov.w	r7, sl, asr #4
   10498:	f243 2b78 	movw	fp, #12920	; 0x3278
   1049c:	2f01      	cmp	r7, #1
   1049e:	bfdc      	itt	le
   104a0:	f04f 0a00 	movle.w	sl, #0
   104a4:	f2c0 0b01 	movtle	fp, #1
   104a8:	dd1f      	ble.n	104ea <RAM_SIZE+0x4ea>
   104aa:	4621      	mov	r1, r4
   104ac:	f2c0 0b01 	movt	fp, #1
   104b0:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   104b4:	46a8      	mov	r8, r5
   104b6:	f04f 0a00 	mov.w	sl, #0
   104ba:	465c      	mov	r4, fp
   104bc:	460d      	mov	r5, r1
   104be:	f017 0f01 	tst.w	r7, #1
   104c2:	4610      	mov	r0, r2
   104c4:	4619      	mov	r1, r3
   104c6:	f10a 0a01 	add.w	sl, sl, #1
   104ca:	ea4f 0767 	mov.w	r7, r7, asr #1
   104ce:	d005      	beq.n	104dc <RAM_SIZE+0x4dc>
   104d0:	e9d4 2300 	ldrd	r2, r3, [r4]
   104d4:	f7f7 fc8c 	bl	7df0 <__aeabi_dmul>
   104d8:	4602      	mov	r2, r0
   104da:	460b      	mov	r3, r1
   104dc:	3408      	adds	r4, #8
   104de:	2f01      	cmp	r7, #1
   104e0:	dced      	bgt.n	104be <RAM_SIZE+0x4be>
   104e2:	462c      	mov	r4, r5
   104e4:	4645      	mov	r5, r8
   104e6:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   104ea:	9a19      	ldr	r2, [sp, #100]	; 0x64
   104ec:	eb0b 03ca 	add.w	r3, fp, sl, lsl #3
   104f0:	f1a2 7254 	sub.w	r2, r2, #55574528	; 0x3500000
   104f4:	9219      	str	r2, [sp, #100]	; 0x64
   104f6:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   104fa:	e9d3 2300 	ldrd	r2, r3, [r3]
   104fe:	f7f7 fc77 	bl	7df0 <__aeabi_dmul>
   10502:	f240 0300 	movw	r3, #0
   10506:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   1050a:	f240 0200 	movw	r2, #0
   1050e:	f6c7 42a0 	movt	r2, #31904	; 0x7ca0
   10512:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10516:	9919      	ldr	r1, [sp, #100]	; 0x64
   10518:	ea01 0303 	and.w	r3, r1, r3
   1051c:	4293      	cmp	r3, r2
   1051e:	f200 8230 	bhi.w	10982 <RAM_SIZE+0x982>
   10522:	f240 0200 	movw	r2, #0
   10526:	f6c7 4290 	movt	r2, #31888	; 0x7c90
   1052a:	4293      	cmp	r3, r2
   1052c:	f240 82fd 	bls.w	10b2a <RAM_SIZE+0xb2a>
   10530:	f64f 73ff 	movw	r3, #65535	; 0xffff
   10534:	f04f 32ff 	mov.w	r2, #4294967295
   10538:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   1053c:	9218      	str	r2, [sp, #96]	; 0x60
   1053e:	9319      	str	r3, [sp, #100]	; 0x64
   10540:	f04f 0a00 	mov.w	sl, #0
   10544:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10548:	e9cd 0104 	strd	r0, r1, [sp, #16]
   1054c:	e5ec      	b.n	10128 <RAM_SIZE+0x128>
   1054e:	2500      	movs	r5, #0
   10550:	9206      	str	r2, [sp, #24]
   10552:	46ab      	mov	fp, r5
   10554:	2201      	movs	r2, #1
   10556:	9204      	str	r2, [sp, #16]
   10558:	e42b      	b.n	fdb2 <_strtod_r+0x92>
   1055a:	2301      	movs	r3, #1
   1055c:	9308      	str	r3, [sp, #32]
   1055e:	f10a 0201 	add.w	r2, sl, #1
   10562:	921f      	str	r2, [sp, #124]	; 0x7c
   10564:	f89a 0001 	ldrb.w	r0, [sl, #1]
   10568:	e441      	b.n	fdee <_strtod_r+0xce>
   1056a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   1056c:	489e      	ldr	r0, [pc, #632]	; (107e8 <RAM_SIZE+0x7e8>)
   1056e:	f810 4c01 	ldrb.w	r4, [r0, #-1]
   10572:	3001      	adds	r0, #1
   10574:	2c00      	cmp	r4, #0
   10576:	f000 82e3 	beq.w	10b40 <RAM_SIZE+0xb40>
   1057a:	7853      	ldrb	r3, [r2, #1]
   1057c:	3201      	adds	r2, #1
   1057e:	2b40      	cmp	r3, #64	; 0x40
   10580:	dd02      	ble.n	10588 <RAM_SIZE+0x588>
   10582:	2b5a      	cmp	r3, #90	; 0x5a
   10584:	bfd8      	it	le
   10586:	3320      	addle	r3, #32
   10588:	42a3      	cmp	r3, r4
   1058a:	d0f0      	beq.n	1056e <RAM_SIZE+0x56e>
   1058c:	e48b      	b.n	fea6 <_strtod_r+0x186>
   1058e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   10590:	4896      	ldr	r0, [pc, #600]	; (107ec <RAM_SIZE+0x7ec>)
   10592:	f810 4c01 	ldrb.w	r4, [r0, #-1]
   10596:	3001      	adds	r0, #1
   10598:	2c00      	cmp	r4, #0
   1059a:	f000 82e9 	beq.w	10b70 <RAM_SIZE+0xb70>
   1059e:	7853      	ldrb	r3, [r2, #1]
   105a0:	3201      	adds	r2, #1
   105a2:	2b40      	cmp	r3, #64	; 0x40
   105a4:	dd02      	ble.n	105ac <RAM_SIZE+0x5ac>
   105a6:	2b5a      	cmp	r3, #90	; 0x5a
   105a8:	bfd8      	it	le
   105aa:	3320      	addle	r3, #32
   105ac:	42a3      	cmp	r3, r4
   105ae:	d0f0      	beq.n	10592 <RAM_SIZE+0x592>
   105b0:	e479      	b.n	fea6 <_strtod_r+0x186>
   105b2:	f240 0300 	movw	r3, #0
   105b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   105ba:	2200      	movs	r2, #0
   105bc:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   105c0:	f7f7 fc16 	bl	7df0 <__aeabi_dmul>
   105c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
   105c6:	9006      	str	r0, [sp, #24]
   105c8:	4689      	mov	r9, r1
   105ca:	b90a      	cbnz	r2, 105d0 <RAM_SIZE+0x5d0>
   105cc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   105d0:	9a06      	ldr	r2, [sp, #24]
   105d2:	460b      	mov	r3, r1
   105d4:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
   105d8:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
   105dc:	e668      	b.n	102b0 <RAM_SIZE+0x2b0>
   105de:	9a11      	ldr	r2, [sp, #68]	; 0x44
   105e0:	f04f 0900 	mov.w	r9, #0
   105e4:	464b      	mov	r3, r9
   105e6:	4693      	mov	fp, r2
   105e8:	e5d2      	b.n	10190 <RAM_SIZE+0x190>
   105ea:	9b18      	ldr	r3, [sp, #96]	; 0x60
   105ec:	2b00      	cmp	r3, #0
   105ee:	d174      	bne.n	106da <RAM_SIZE+0x6da>
   105f0:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
   105f4:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
   105f8:	4662      	mov	r2, ip
   105fa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   105fe:	b9f3      	cbnz	r3, 1063e <RAM_SIZE+0x63e>
   10600:	f240 0300 	movw	r3, #0
   10604:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   10608:	2200      	movs	r2, #0
   1060a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1060e:	f8cd c00c 	str.w	ip, [sp, #12]
   10612:	f001 fda7 	bl	12164 <__aeabi_dcmplt>
   10616:	f8dd c00c 	ldr.w	ip, [sp, #12]
   1061a:	2800      	cmp	r0, #0
   1061c:	f000 80f0 	beq.w	10800 <RAM_SIZE+0x800>
   10620:	f240 0300 	movw	r3, #0
   10624:	f240 0900 	movw	r9, #0
   10628:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
   1062c:	f6c3 79e0 	movt	r9, #16352	; 0x3fe0
   10630:	2200      	movs	r2, #0
   10632:	9206      	str	r2, [sp, #24]
   10634:	4610      	mov	r0, r2
   10636:	4619      	mov	r1, r3
   10638:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   1063c:	e638      	b.n	102b0 <RAM_SIZE+0x2b0>
   1063e:	f240 0900 	movw	r9, #0
   10642:	f240 0100 	movw	r1, #0
   10646:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
   1064a:	2000      	movs	r0, #0
   1064c:	4694      	mov	ip, r2
   1064e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   10652:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
   10656:	2100      	movs	r1, #0
   10658:	9106      	str	r1, [sp, #24]
   1065a:	e629      	b.n	102b0 <RAM_SIZE+0x2b0>
   1065c:	f1ac 7354 	sub.w	r3, ip, #55574528	; 0x3500000
   10660:	9319      	str	r3, [sp, #100]	; 0x64
   10662:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
   10666:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   1066a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   1066e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10672:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   10676:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
   1067a:	f7fe fb93 	bl	eda4 <__ulp>
   1067e:	4602      	mov	r2, r0
   10680:	460b      	mov	r3, r1
   10682:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   10686:	f7f7 fbb3 	bl	7df0 <__aeabi_dmul>
   1068a:	4602      	mov	r2, r0
   1068c:	460b      	mov	r3, r1
   1068e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   10692:	f7f7 f9fb 	bl	7a8c <__adddf3>
   10696:	f64f 7cff 	movw	ip, #65535	; 0xffff
   1069a:	f6c7 4c9f 	movt	ip, #31903	; 0x7c9f
   1069e:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   106a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
   106a4:	ea02 030b 	and.w	r3, r2, fp
   106a8:	4563      	cmp	r3, ip
   106aa:	bf9c      	itt	ls
   106ac:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
   106b0:	f8cd b064 	strls.w	fp, [sp, #100]	; 0x64
   106b4:	f67f ae50 	bls.w	10358 <RAM_SIZE+0x358>
   106b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   106bc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   106be:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   106c2:	429a      	cmp	r2, r3
   106c4:	f000 8150 	beq.w	10968 <RAM_SIZE+0x968>
   106c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   106cc:	f04f 32ff 	mov.w	r2, #4294967295
   106d0:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   106d4:	9218      	str	r2, [sp, #96]	; 0x60
   106d6:	9319      	str	r3, [sp, #100]	; 0x64
   106d8:	e64a      	b.n	10370 <RAM_SIZE+0x370>
   106da:	2b01      	cmp	r3, #1
   106dc:	9a19      	ldr	r2, [sp, #100]	; 0x64
   106de:	d1ae      	bne.n	1063e <RAM_SIZE+0x63e>
   106e0:	2a00      	cmp	r2, #0
   106e2:	d1ac      	bne.n	1063e <RAM_SIZE+0x63e>
   106e4:	2300      	movs	r3, #0
   106e6:	2200      	movs	r2, #0
   106e8:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   106ec:	2322      	movs	r3, #34	; 0x22
   106ee:	6023      	str	r3, [r4, #0]
   106f0:	e4d7      	b.n	100a2 <RAM_SIZE+0xa2>
   106f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   106f6:	a338      	add	r3, pc, #224	; (adr r3, 107d8 <RAM_SIZE+0x7d8>)
   106f8:	e9d3 2300 	ldrd	r2, r3, [r3]
   106fc:	f001 fd32 	bl	12164 <__aeabi_dcmplt>
   10700:	2800      	cmp	r0, #0
   10702:	f47f acce 	bne.w	100a2 <RAM_SIZE+0xa2>
   10706:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   1070a:	a335      	add	r3, pc, #212	; (adr r3, 107e0 <RAM_SIZE+0x7e0>)
   1070c:	e9d3 2300 	ldrd	r2, r3, [r3]
   10710:	f001 fd46 	bl	121a0 <__aeabi_dcmpgt>
   10714:	2800      	cmp	r0, #0
   10716:	f43f ae2b 	beq.w	10370 <RAM_SIZE+0x370>
   1071a:	e4c2      	b.n	100a2 <RAM_SIZE+0xa2>
   1071c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   10720:	e5fb      	b.n	1031a <RAM_SIZE+0x31a>
   10722:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   10724:	f240 5688 	movw	r6, #1416	; 0x588
   10728:	f2c2 0600 	movt	r6, #8192	; 0x2000
   1072c:	4620      	mov	r0, r4
   1072e:	a91f      	add	r1, sp, #124	; 0x7c
   10730:	4632      	mov	r2, r6
   10732:	ab1d      	add	r3, sp, #116	; 0x74
   10734:	9701      	str	r7, [sp, #4]
   10736:	af1e      	add	r7, sp, #120	; 0x78
   10738:	9700      	str	r7, [sp, #0]
   1073a:	f000 ff71 	bl	11620 <__gethex>
   1073e:	f010 0807 	ands.w	r8, r0, #7
   10742:	4607      	mov	r7, r0
   10744:	f43f acc4 	beq.w	100d0 <RAM_SIZE+0xd0>
   10748:	f1b8 0f06 	cmp.w	r8, #6
   1074c:	f000 8168 	beq.w	10a20 <RAM_SIZE+0xa20>
   10750:	9a1e      	ldr	r2, [sp, #120]	; 0x78
   10752:	b13a      	cbz	r2, 10764 <RAM_SIZE+0x764>
   10754:	6831      	ldr	r1, [r6, #0]
   10756:	a814      	add	r0, sp, #80	; 0x50
   10758:	f7fe fbea 	bl	ef30 <__copybits>
   1075c:	4620      	mov	r0, r4
   1075e:	991e      	ldr	r1, [sp, #120]	; 0x78
   10760:	f7fe fc3a 	bl	efd8 <_Bfree>
   10764:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   10766:	f1b8 0f06 	cmp.w	r8, #6
   1076a:	d80b      	bhi.n	10784 <RAM_SIZE+0x784>
   1076c:	e8df f008 	tbb	[pc, r8]
   10770:	141c212d 	.word	0x141c212d
   10774:	2104      	.short	0x2104
   10776:	2d          	.byte	0x2d
   10777:	00          	.byte	0x00
   10778:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   1077c:	9319      	str	r3, [sp, #100]	; 0x64
   1077e:	f04f 33ff 	mov.w	r3, #4294967295
   10782:	9318      	str	r3, [sp, #96]	; 0x60
   10784:	f017 0f08 	tst.w	r7, #8
   10788:	f43f ac9f 	beq.w	100ca <RAM_SIZE+0xca>
   1078c:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1078e:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10790:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   10794:	f7ff bb8b 	b.w	feae <_strtod_r+0x18e>
   10798:	f240 0300 	movw	r3, #0
   1079c:	2200      	movs	r2, #0
   1079e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   107a2:	9218      	str	r2, [sp, #96]	; 0x60
   107a4:	9319      	str	r3, [sp, #100]	; 0x64
   107a6:	e7ed      	b.n	10784 <RAM_SIZE+0x784>
   107a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   107aa:	9318      	str	r3, [sp, #96]	; 0x60
   107ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
   107ae:	9319      	str	r3, [sp, #100]	; 0x64
   107b0:	e7e8      	b.n	10784 <RAM_SIZE+0x784>
   107b2:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   107b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   107b8:	9914      	ldr	r1, [sp, #80]	; 0x50
   107ba:	3303      	adds	r3, #3
   107bc:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
   107c0:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
   107c4:	9319      	str	r3, [sp, #100]	; 0x64
   107c6:	9118      	str	r1, [sp, #96]	; 0x60
   107c8:	e7dc      	b.n	10784 <RAM_SIZE+0x784>
   107ca:	2300      	movs	r3, #0
   107cc:	9318      	str	r3, [sp, #96]	; 0x60
   107ce:	9319      	str	r3, [sp, #100]	; 0x64
   107d0:	e7d8      	b.n	10784 <RAM_SIZE+0x784>
   107d2:	bf00      	nop
   107d4:	f3af 8000 	nop.w
   107d8:	94a03595 	.word	0x94a03595
   107dc:	3fdfffff 	.word	0x3fdfffff
   107e0:	35afe535 	.word	0x35afe535
   107e4:	3fe00000 	.word	0x3fe00000
   107e8:	000132fd 	.word	0x000132fd
   107ec:	000132f1 	.word	0x000132f1
   107f0:	94a03595 	.word	0x94a03595
   107f4:	3fcfffff 	.word	0x3fcfffff
   107f8:	ffc00000 	.word	0xffc00000
   107fc:	41dfffff 	.word	0x41dfffff
   10800:	f240 0300 	movw	r3, #0
   10804:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   10808:	2200      	movs	r2, #0
   1080a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   1080e:	f8cd c00c 	str.w	ip, [sp, #12]
   10812:	f7f7 faed 	bl	7df0 <__aeabi_dmul>
   10816:	f8dd c00c 	ldr.w	ip, [sp, #12]
   1081a:	9006      	str	r0, [sp, #24]
   1081c:	4689      	mov	r9, r1
   1081e:	4602      	mov	r2, r0
   10820:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
   10824:	e706      	b.n	10634 <RAM_SIZE+0x634>
   10826:	2300      	movs	r3, #0
   10828:	9308      	str	r3, [sp, #32]
   1082a:	e698      	b.n	1055e <RAM_SIZE+0x55e>
   1082c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1082e:	2b00      	cmp	r3, #0
   10830:	d17c      	bne.n	1092c <RAM_SIZE+0x92c>
   10832:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10834:	2b00      	cmp	r3, #0
   10836:	d179      	bne.n	1092c <RAM_SIZE+0x92c>
   10838:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1083a:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
   1083e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   10842:	2b00      	cmp	r3, #0
   10844:	d172      	bne.n	1092c <RAM_SIZE+0x92c>
   10846:	f240 0500 	movw	r5, #0
   1084a:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   1084e:	ea02 0505 	and.w	r5, r2, r5
   10852:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
   10856:	d969      	bls.n	1092c <RAM_SIZE+0x92c>
   10858:	f8d8 3014 	ldr.w	r3, [r8, #20]
   1085c:	b91b      	cbnz	r3, 10866 <RAM_SIZE+0x866>
   1085e:	f8d8 3010 	ldr.w	r3, [r8, #16]
   10862:	2b01      	cmp	r3, #1
   10864:	dd62      	ble.n	1092c <RAM_SIZE+0x92c>
   10866:	4641      	mov	r1, r8
   10868:	2201      	movs	r2, #1
   1086a:	4620      	mov	r0, r4
   1086c:	f7fe fcea 	bl	f244 <__lshift>
   10870:	4631      	mov	r1, r6
   10872:	4680      	mov	r8, r0
   10874:	f7fe fa76 	bl	ed64 <__mcmp>
   10878:	2800      	cmp	r0, #0
   1087a:	dd57      	ble.n	1092c <RAM_SIZE+0x92c>
   1087c:	f1ba 0f00 	cmp.w	sl, #0
   10880:	f000 816b 	beq.w	10b5a <RAM_SIZE+0xb5a>
   10884:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
   10888:	f200 8167 	bhi.w	10b5a <RAM_SIZE+0xb5a>
   1088c:	f1b5 7f5c 	cmp.w	r5, #57671680	; 0x3700000
   10890:	f67f af28 	bls.w	106e4 <RAM_SIZE+0x6e4>
   10894:	f240 0300 	movw	r3, #0
   10898:	2200      	movs	r2, #0
   1089a:	f6c3 1350 	movt	r3, #14672	; 0x3950
   1089e:	9216      	str	r2, [sp, #88]	; 0x58
   108a0:	9317      	str	r3, [sp, #92]	; 0x5c
   108a2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
   108a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   108aa:	f7f7 faa1 	bl	7df0 <__aeabi_dmul>
   108ae:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   108b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
   108b4:	2b00      	cmp	r3, #0
   108b6:	f47f abf4 	bne.w	100a2 <RAM_SIZE+0xa2>
   108ba:	9b18      	ldr	r3, [sp, #96]	; 0x60
   108bc:	2b00      	cmp	r3, #0
   108be:	f47f abf0 	bne.w	100a2 <RAM_SIZE+0xa2>
   108c2:	2322      	movs	r3, #34	; 0x22
   108c4:	6023      	str	r3, [r4, #0]
   108c6:	f7ff bbec 	b.w	100a2 <RAM_SIZE+0xa2>
   108ca:	9809      	ldr	r0, [sp, #36]	; 0x24
   108cc:	2800      	cmp	r0, #0
   108ce:	f000 80cc 	beq.w	10a6a <RAM_SIZE+0xa6a>
   108d2:	9a19      	ldr	r2, [sp, #100]	; 0x64
   108d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
   108d8:	f2c0 030f 	movt	r3, #15
   108dc:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
   108e0:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
   108e4:	4299      	cmp	r1, r3
   108e6:	d12a      	bne.n	1093e <RAM_SIZE+0x93e>
   108e8:	9b18      	ldr	r3, [sp, #96]	; 0x60
   108ea:	f1ba 0f00 	cmp.w	sl, #0
   108ee:	f000 81ab 	beq.w	10c48 <RAM_SIZE+0xc48>
   108f2:	f240 0100 	movw	r1, #0
   108f6:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
   108fa:	ea02 0101 	and.w	r1, r2, r1
   108fe:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
   10902:	f200 81a1 	bhi.w	10c48 <RAM_SIZE+0xc48>
   10906:	0d09      	lsrs	r1, r1, #20
   10908:	f1c1 006b 	rsb	r0, r1, #107	; 0x6b
   1090c:	f04f 31ff 	mov.w	r1, #4294967295
   10910:	4081      	lsls	r1, r0
   10912:	428b      	cmp	r3, r1
   10914:	d114      	bne.n	10940 <RAM_SIZE+0x940>
   10916:	f240 0300 	movw	r3, #0
   1091a:	2100      	movs	r1, #0
   1091c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   10920:	9118      	str	r1, [sp, #96]	; 0x60
   10922:	ea02 0303 	and.w	r3, r2, r3
   10926:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
   1092a:	9319      	str	r3, [sp, #100]	; 0x64
   1092c:	f1ba 0f00 	cmp.w	sl, #0
   10930:	f43f abb7 	beq.w	100a2 <RAM_SIZE+0xa2>
   10934:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10938:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1093c:	e7aa      	b.n	10894 <RAM_SIZE+0x894>
   1093e:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10940:	f013 0f01 	tst.w	r3, #1
   10944:	d0f2      	beq.n	1092c <RAM_SIZE+0x92c>
   10946:	9909      	ldr	r1, [sp, #36]	; 0x24
   10948:	2900      	cmp	r1, #0
   1094a:	f000 80da 	beq.w	10b02 <RAM_SIZE+0xb02>
   1094e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10952:	f7fe fa27 	bl	eda4 <__ulp>
   10956:	4602      	mov	r2, r0
   10958:	460b      	mov	r3, r1
   1095a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   1095e:	f7f7 f895 	bl	7a8c <__adddf3>
   10962:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10966:	e7e1      	b.n	1092c <RAM_SIZE+0x92c>
   10968:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1096a:	f1b3 3fff 	cmp.w	r3, #4294967295
   1096e:	f47f aeab 	bne.w	106c8 <RAM_SIZE+0x6c8>
   10972:	2322      	movs	r3, #34	; 0x22
   10974:	f8cd b064 	str.w	fp, [sp, #100]	; 0x64
   10978:	6023      	str	r3, [r4, #0]
   1097a:	3b22      	subs	r3, #34	; 0x22
   1097c:	9318      	str	r3, [sp, #96]	; 0x60
   1097e:	f7ff bb90 	b.w	100a2 <RAM_SIZE+0xa2>
   10982:	f240 0200 	movw	r2, #0
   10986:	2322      	movs	r3, #34	; 0x22
   10988:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
   1098c:	6023      	str	r3, [r4, #0]
   1098e:	2300      	movs	r3, #0
   10990:	f7ff ba8d 	b.w	feae <_strtod_r+0x18e>
   10994:	f040 8099 	bne.w	10aca <RAM_SIZE+0xaca>
   10998:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   1099c:	e9cd 0104 	strd	r0, r1, [sp, #16]
   109a0:	f7ff bbc2 	b.w	10128 <RAM_SIZE+0x128>
   109a4:	2700      	movs	r7, #0
   109a6:	4694      	mov	ip, r2
   109a8:	463e      	mov	r6, r7
   109aa:	9710      	str	r7, [sp, #64]	; 0x40
   109ac:	f7ff babe 	b.w	ff2c <_strtod_r+0x20c>
   109b0:	f1bc 0f01 	cmp.w	ip, #1
   109b4:	44e3      	add	fp, ip
   109b6:	d01d      	beq.n	109f4 <RAM_SIZE+0x9f4>
   109b8:	9804      	ldr	r0, [sp, #16]
   109ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
   109bc:	eb00 090c 	add.w	r9, r0, ip
   109c0:	4602      	mov	r2, r0
   109c2:	f109 39ff 	add.w	r9, r9, #4294967295
   109c6:	e002      	b.n	109ce <RAM_SIZE+0x9ce>
   109c8:	0046      	lsls	r6, r0, #1
   109ca:	454a      	cmp	r2, r9
   109cc:	d00b      	beq.n	109e6 <RAM_SIZE+0x9e6>
   109ce:	3201      	adds	r2, #1
   109d0:	eb06 0086 	add.w	r0, r6, r6, lsl #2
   109d4:	1e53      	subs	r3, r2, #1
   109d6:	2b08      	cmp	r3, #8
   109d8:	ddf6      	ble.n	109c8 <RAM_SIZE+0x9c8>
   109da:	eb07 0387 	add.w	r3, r7, r7, lsl #2
   109de:	2a10      	cmp	r2, #16
   109e0:	bfd8      	it	le
   109e2:	005f      	lslle	r7, r3, #1
   109e4:	e7f1      	b.n	109ca <RAM_SIZE+0x9ca>
   109e6:	9a04      	ldr	r2, [sp, #16]
   109e8:	9510      	str	r5, [sp, #64]	; 0x40
   109ea:	4494      	add	ip, r2
   109ec:	f10c 3cff 	add.w	ip, ip, #4294967295
   109f0:	f8cd c010 	str.w	ip, [sp, #16]
   109f4:	9b04      	ldr	r3, [sp, #16]
   109f6:	1c5d      	adds	r5, r3, #1
   109f8:	2b08      	cmp	r3, #8
   109fa:	bfde      	ittt	le
   109fc:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
   10a00:	f04f 0c00 	movle.w	ip, #0
   10a04:	eb0a 0646 	addle.w	r6, sl, r6, lsl #1
   10a08:	f77f aab1 	ble.w	ff6e <_strtod_r+0x24e>
   10a0c:	2d10      	cmp	r5, #16
   10a0e:	f04f 0c00 	mov.w	ip, #0
   10a12:	f73f aaac 	bgt.w	ff6e <_strtod_r+0x24e>
   10a16:	220a      	movs	r2, #10
   10a18:	fb02 a707 	mla	r7, r2, r7, sl
   10a1c:	f7ff baa7 	b.w	ff6e <_strtod_r+0x24e>
   10a20:	2300      	movs	r3, #0
   10a22:	951f      	str	r5, [sp, #124]	; 0x7c
   10a24:	461a      	mov	r2, r3
   10a26:	f7ff ba42 	b.w	feae <_strtod_r+0x18e>
   10a2a:	f1c5 070f 	rsb	r7, r5, #15
   10a2e:	9808      	ldr	r0, [sp, #32]
   10a30:	f107 0316 	add.w	r3, r7, #22
   10a34:	4298      	cmp	r0, r3
   10a36:	f73f ab56 	bgt.w	100e6 <RAM_SIZE+0xe6>
   10a3a:	f243 14a0 	movw	r4, #12704	; 0x31a0
   10a3e:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10a42:	f2c0 0401 	movt	r4, #1
   10a46:	eb04 03c7 	add.w	r3, r4, r7, lsl #3
   10a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
   10a4e:	f7f7 f9cf 	bl	7df0 <__aeabi_dmul>
   10a52:	9a08      	ldr	r2, [sp, #32]
   10a54:	1bd7      	subs	r7, r2, r7
   10a56:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
   10a5a:	e9d4 2300 	ldrd	r2, r3, [r4]
   10a5e:	f7f7 f9c7 	bl	7df0 <__aeabi_dmul>
   10a62:	4603      	mov	r3, r0
   10a64:	460a      	mov	r2, r1
   10a66:	f7ff ba22 	b.w	feae <_strtod_r+0x18e>
   10a6a:	9a19      	ldr	r2, [sp, #100]	; 0x64
   10a6c:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
   10a70:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   10a74:	2b00      	cmp	r3, #0
   10a76:	f47f af62 	bne.w	1093e <RAM_SIZE+0x93e>
   10a7a:	9b18      	ldr	r3, [sp, #96]	; 0x60
   10a7c:	2b00      	cmp	r3, #0
   10a7e:	f47f af5f 	bne.w	10940 <RAM_SIZE+0x940>
   10a82:	f240 0500 	movw	r5, #0
   10a86:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
   10a8a:	ea02 0505 	and.w	r5, r2, r5
   10a8e:	e6f5      	b.n	1087c <RAM_SIZE+0x87c>
   10a90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   10a92:	950b      	str	r5, [sp, #44]	; 0x2c
   10a94:	464d      	mov	r5, r9
   10a96:	9310      	str	r3, [sp, #64]	; 0x40
   10a98:	f7ff b9e5 	b.w	fe66 <_strtod_r+0x146>
   10a9c:	9b08      	ldr	r3, [sp, #32]
   10a9e:	f113 0f16 	cmn.w	r3, #22
   10aa2:	f6ff ab20 	blt.w	100e6 <RAM_SIZE+0xe6>
   10aa6:	ebc3 7243 	rsb	r2, r3, r3, lsl #29
   10aaa:	f243 13a0 	movw	r3, #12704	; 0x31a0
   10aae:	f2c0 0301 	movt	r3, #1
   10ab2:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10ab6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   10aba:	e9d3 2300 	ldrd	r2, r3, [r3]
   10abe:	f7f7 fac1 	bl	8044 <__aeabi_ddiv>
   10ac2:	4603      	mov	r3, r0
   10ac4:	460a      	mov	r2, r1
   10ac6:	f7ff b9f2 	b.w	feae <_strtod_r+0x18e>
   10aca:	f1ca 0700 	rsb	r7, sl, #0
   10ace:	f017 020f 	ands.w	r2, r7, #15
   10ad2:	d00d      	beq.n	10af0 <RAM_SIZE+0xaf0>
   10ad4:	f243 13a0 	movw	r3, #12704	; 0x31a0
   10ad8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10adc:	f2c0 0301 	movt	r3, #1
   10ae0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   10ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
   10ae8:	f7f7 faac 	bl	8044 <__aeabi_ddiv>
   10aec:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10af0:	113f      	asrs	r7, r7, #4
   10af2:	d157      	bne.n	10ba4 <RAM_SIZE+0xba4>
   10af4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10af8:	46ba      	mov	sl, r7
   10afa:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10afe:	f7ff bb13 	b.w	10128 <RAM_SIZE+0x128>
   10b02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10b06:	f7fe f94d 	bl	eda4 <__ulp>
   10b0a:	4602      	mov	r2, r0
   10b0c:	460b      	mov	r3, r1
   10b0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   10b12:	f7f6 ffb9 	bl	7a88 <__aeabi_dsub>
   10b16:	2200      	movs	r2, #0
   10b18:	2300      	movs	r3, #0
   10b1a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
   10b1e:	f001 fb17 	bl	12150 <__aeabi_dcmpeq>
   10b22:	2800      	cmp	r0, #0
   10b24:	f43f af02 	beq.w	1092c <RAM_SIZE+0x92c>
   10b28:	e5dc      	b.n	106e4 <RAM_SIZE+0x6e4>
   10b2a:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
   10b2e:	9119      	str	r1, [sp, #100]	; 0x64
   10b30:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10b34:	f04f 0a00 	mov.w	sl, #0
   10b38:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10b3c:	f7ff baf4 	b.w	10128 <RAM_SIZE+0x128>
   10b40:	1c53      	adds	r3, r2, #1
   10b42:	931f      	str	r3, [sp, #124]	; 0x7c
   10b44:	7853      	ldrb	r3, [r2, #1]
   10b46:	2b28      	cmp	r3, #40	; 0x28
   10b48:	f000 8084 	beq.w	10c54 <RAM_SIZE+0xc54>
   10b4c:	f240 0200 	movw	r2, #0
   10b50:	2300      	movs	r3, #0
   10b52:	f6cf 72f8 	movt	r2, #65528	; 0xfff8
   10b56:	f7ff b9aa 	b.w	feae <_strtod_r+0x18e>
   10b5a:	f5a5 1380 	sub.w	r3, r5, #1048576	; 0x100000
   10b5e:	f04f 32ff 	mov.w	r2, #4294967295
   10b62:	9218      	str	r2, [sp, #96]	; 0x60
   10b64:	ea6f 5313 	mvn.w	r3, r3, lsr #20
   10b68:	ea6f 5303 	mvn.w	r3, r3, lsl #20
   10b6c:	9319      	str	r3, [sp, #100]	; 0x64
   10b6e:	e6dd      	b.n	1092c <RAM_SIZE+0x92c>
   10b70:	4845      	ldr	r0, [pc, #276]	; (10c88 <RAM_SIZE+0xc88>)
   10b72:	4611      	mov	r1, r2
   10b74:	921f      	str	r2, [sp, #124]	; 0x7c
   10b76:	f810 4c01 	ldrb.w	r4, [r0, #-1]
   10b7a:	3001      	adds	r0, #1
   10b7c:	2c00      	cmp	r4, #0
   10b7e:	d066      	beq.n	10c4e <RAM_SIZE+0xc4e>
   10b80:	784b      	ldrb	r3, [r1, #1]
   10b82:	3101      	adds	r1, #1
   10b84:	2b40      	cmp	r3, #64	; 0x40
   10b86:	dd02      	ble.n	10b8e <RAM_SIZE+0xb8e>
   10b88:	2b5a      	cmp	r3, #90	; 0x5a
   10b8a:	bfd8      	it	le
   10b8c:	3320      	addle	r3, #32
   10b8e:	42a3      	cmp	r3, r4
   10b90:	d0f1      	beq.n	10b76 <RAM_SIZE+0xb76>
   10b92:	3201      	adds	r2, #1
   10b94:	921f      	str	r2, [sp, #124]	; 0x7c
   10b96:	f240 0200 	movw	r2, #0
   10b9a:	2300      	movs	r3, #0
   10b9c:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
   10ba0:	f7ff b985 	b.w	feae <_strtod_r+0x18e>
   10ba4:	2f1f      	cmp	r7, #31
   10ba6:	dc49      	bgt.n	10c3c <RAM_SIZE+0xc3c>
   10ba8:	f017 0a10 	ands.w	sl, r7, #16
   10bac:	bf18      	it	ne
   10bae:	f04f 0a6a 	movne.w	sl, #106	; 0x6a
   10bb2:	2f00      	cmp	r7, #0
   10bb4:	dd16      	ble.n	10be4 <RAM_SIZE+0xbe4>
   10bb6:	f243 28c8 	movw	r8, #13000	; 0x32c8
   10bba:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
   10bbe:	f2c0 0801 	movt	r8, #1
   10bc2:	f017 0f01 	tst.w	r7, #1
   10bc6:	4610      	mov	r0, r2
   10bc8:	4619      	mov	r1, r3
   10bca:	d005      	beq.n	10bd8 <RAM_SIZE+0xbd8>
   10bcc:	e9d8 2300 	ldrd	r2, r3, [r8]
   10bd0:	f7f7 f90e 	bl	7df0 <__aeabi_dmul>
   10bd4:	4602      	mov	r2, r0
   10bd6:	460b      	mov	r3, r1
   10bd8:	107f      	asrs	r7, r7, #1
   10bda:	f108 0808 	add.w	r8, r8, #8
   10bde:	d1f0      	bne.n	10bc2 <RAM_SIZE+0xbc2>
   10be0:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
   10be4:	f1ba 0f00 	cmp.w	sl, #0
   10be8:	d01d      	beq.n	10c26 <RAM_SIZE+0xc26>
   10bea:	9a19      	ldr	r2, [sp, #100]	; 0x64
   10bec:	f240 0300 	movw	r3, #0
   10bf0:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   10bf4:	ea02 0303 	and.w	r3, r2, r3
   10bf8:	0d1b      	lsrs	r3, r3, #20
   10bfa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
   10bfe:	2b00      	cmp	r3, #0
   10c00:	dd11      	ble.n	10c26 <RAM_SIZE+0xc26>
   10c02:	2b1f      	cmp	r3, #31
   10c04:	dd36      	ble.n	10c74 <RAM_SIZE+0xc74>
   10c06:	2100      	movs	r1, #0
   10c08:	2b34      	cmp	r3, #52	; 0x34
   10c0a:	bfc8      	it	gt
   10c0c:	f04f 735c 	movgt.w	r3, #57671680	; 0x3700000
   10c10:	9118      	str	r1, [sp, #96]	; 0x60
   10c12:	bfc8      	it	gt
   10c14:	9319      	strgt	r3, [sp, #100]	; 0x64
   10c16:	dc06      	bgt.n	10c26 <RAM_SIZE+0xc26>
   10c18:	f04f 31ff 	mov.w	r1, #4294967295
   10c1c:	3b20      	subs	r3, #32
   10c1e:	fa11 f303 	lsls.w	r3, r1, r3
   10c22:	401a      	ands	r2, r3
   10c24:	9219      	str	r2, [sp, #100]	; 0x64
   10c26:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
   10c2a:	2200      	movs	r2, #0
   10c2c:	2300      	movs	r3, #0
   10c2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
   10c32:	f001 fa8d 	bl	12150 <__aeabi_dcmpeq>
   10c36:	2800      	cmp	r0, #0
   10c38:	f43f aa76 	beq.w	10128 <RAM_SIZE+0x128>
   10c3c:	2300      	movs	r3, #0
   10c3e:	2222      	movs	r2, #34	; 0x22
   10c40:	6022      	str	r2, [r4, #0]
   10c42:	461a      	mov	r2, r3
   10c44:	f7ff b933 	b.w	feae <_strtod_r+0x18e>
   10c48:	f04f 31ff 	mov.w	r1, #4294967295
   10c4c:	e661      	b.n	10912 <RAM_SIZE+0x912>
   10c4e:	3101      	adds	r1, #1
   10c50:	911f      	str	r1, [sp, #124]	; 0x7c
   10c52:	e7a0      	b.n	10b96 <RAM_SIZE+0xb96>
   10c54:	a81f      	add	r0, sp, #124	; 0x7c
   10c56:	490d      	ldr	r1, [pc, #52]	; (10c8c <RAM_SIZE+0xc8c>)
   10c58:	aa14      	add	r2, sp, #80	; 0x50
   10c5a:	f000 ff3f 	bl	11adc <__hexnan>
   10c5e:	2805      	cmp	r0, #5
   10c60:	f47f af74 	bne.w	10b4c <RAM_SIZE+0xb4c>
   10c64:	9a15      	ldr	r2, [sp, #84]	; 0x54
   10c66:	9b14      	ldr	r3, [sp, #80]	; 0x50
   10c68:	f042 42fe 	orr.w	r2, r2, #2130706432	; 0x7f000000
   10c6c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   10c70:	f7ff b91d 	b.w	feae <_strtod_r+0x18e>
   10c74:	f04f 32ff 	mov.w	r2, #4294967295
   10c78:	fa12 f303 	lsls.w	r3, r2, r3
   10c7c:	9a18      	ldr	r2, [sp, #96]	; 0x60
   10c7e:	ea02 0303 	and.w	r3, r2, r3
   10c82:	9318      	str	r3, [sp, #96]	; 0x60
   10c84:	e7cf      	b.n	10c26 <RAM_SIZE+0xc26>
   10c86:	bf00      	nop
   10c88:	000132f5 	.word	0x000132f5
   10c8c:	2000059c 	.word	0x2000059c

00010c90 <strtof>:
   10c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10c92:	f240 046c 	movw	r4, #108	; 0x6c
   10c96:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10c9a:	460a      	mov	r2, r1
   10c9c:	4601      	mov	r1, r0
   10c9e:	6820      	ldr	r0, [r4, #0]
   10ca0:	f7ff f83e 	bl	fd20 <_strtod_r>
   10ca4:	460f      	mov	r7, r1
   10ca6:	4606      	mov	r6, r0
   10ca8:	f001 faa4 	bl	121f4 <__aeabi_d2f>
   10cac:	2100      	movs	r1, #0
   10cae:	4605      	mov	r5, r0
   10cb0:	f001 fb34 	bl	1231c <__aeabi_fcmpeq>
   10cb4:	b158      	cbz	r0, 10cce <strtof+0x3e>
   10cb6:	4630      	mov	r0, r6
   10cb8:	4639      	mov	r1, r7
   10cba:	2200      	movs	r2, #0
   10cbc:	2300      	movs	r3, #0
   10cbe:	f001 fa47 	bl	12150 <__aeabi_dcmpeq>
   10cc2:	b920      	cbnz	r0, 10cce <strtof+0x3e>
   10cc4:	6823      	ldr	r3, [r4, #0]
   10cc6:	2222      	movs	r2, #34	; 0x22
   10cc8:	601a      	str	r2, [r3, #0]
   10cca:	4628      	mov	r0, r5
   10ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10cce:	f64f 71ff 	movw	r1, #65535	; 0xffff
   10cd2:	4628      	mov	r0, r5
   10cd4:	f6c7 717f 	movt	r1, #32639	; 0x7f7f
   10cd8:	f001 fb48 	bl	1236c <__aeabi_fcmpgt>
   10cdc:	b158      	cbz	r0, 10cf6 <strtof+0x66>
   10cde:	f64f 73ff 	movw	r3, #65535	; 0xffff
   10ce2:	4630      	mov	r0, r6
   10ce4:	4639      	mov	r1, r7
   10ce6:	f04f 32ff 	mov.w	r2, #4294967295
   10cea:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
   10cee:	f001 fa57 	bl	121a0 <__aeabi_dcmpgt>
   10cf2:	2800      	cmp	r0, #0
   10cf4:	d0e6      	beq.n	10cc4 <strtof+0x34>
   10cf6:	4628      	mov	r0, r5
   10cf8:	f46f 0100 	mvn.w	r1, #8388608	; 0x800000
   10cfc:	f001 fb18 	bl	12330 <__aeabi_fcmplt>
   10d00:	2800      	cmp	r0, #0
   10d02:	d0e2      	beq.n	10cca <strtof+0x3a>
   10d04:	4630      	mov	r0, r6
   10d06:	4639      	mov	r1, r7
   10d08:	f04f 32ff 	mov.w	r2, #4294967295
   10d0c:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
   10d10:	f001 fa28 	bl	12164 <__aeabi_dcmplt>
   10d14:	2800      	cmp	r0, #0
   10d16:	d0d5      	beq.n	10cc4 <strtof+0x34>
   10d18:	4628      	mov	r0, r5
   10d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00010d1c <strtod>:
   10d1c:	f240 036c 	movw	r3, #108	; 0x6c
   10d20:	460a      	mov	r2, r1
   10d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d26:	4601      	mov	r1, r0
   10d28:	6818      	ldr	r0, [r3, #0]
   10d2a:	f7fe bff9 	b.w	fd20 <_strtod_r>
   10d2e:	bf00      	nop

00010d30 <_strtol_r>:
   10d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d34:	f240 1564 	movw	r5, #356	; 0x164
   10d38:	f2c2 0500 	movt	r5, #8192	; 0x2000
   10d3c:	b083      	sub	sp, #12
   10d3e:	460c      	mov	r4, r1
   10d40:	461f      	mov	r7, r3
   10d42:	f8d5 8000 	ldr.w	r8, [r5]
   10d46:	460e      	mov	r6, r1
   10d48:	9001      	str	r0, [sp, #4]
   10d4a:	9200      	str	r2, [sp, #0]
   10d4c:	f816 5b01 	ldrb.w	r5, [r6], #1
   10d50:	eb08 0305 	add.w	r3, r8, r5
   10d54:	f893 b001 	ldrb.w	fp, [r3, #1]
   10d58:	f01b 0b08 	ands.w	fp, fp, #8
   10d5c:	d1f6      	bne.n	10d4c <_strtol_r+0x1c>
   10d5e:	2d2d      	cmp	r5, #45	; 0x2d
   10d60:	d065      	beq.n	10e2e <_strtol_r+0xfe>
   10d62:	2d2b      	cmp	r5, #43	; 0x2b
   10d64:	bf08      	it	eq
   10d66:	f816 5b01 	ldrbeq.w	r5, [r6], #1
   10d6a:	f1d7 0301 	rsbs	r3, r7, #1
   10d6e:	bf38      	it	cc
   10d70:	2300      	movcc	r3, #0
   10d72:	2f10      	cmp	r7, #16
   10d74:	bf14      	ite	ne
   10d76:	461a      	movne	r2, r3
   10d78:	f043 0201 	orreq.w	r2, r3, #1
   10d7c:	b132      	cbz	r2, 10d8c <_strtol_r+0x5c>
   10d7e:	2d30      	cmp	r5, #48	; 0x30
   10d80:	d066      	beq.n	10e50 <_strtol_r+0x120>
   10d82:	b11b      	cbz	r3, 10d8c <_strtol_r+0x5c>
   10d84:	2d30      	cmp	r5, #48	; 0x30
   10d86:	bf0c      	ite	eq
   10d88:	2708      	moveq	r7, #8
   10d8a:	270a      	movne	r7, #10
   10d8c:	f1bb 0f00 	cmp.w	fp, #0
   10d90:	4639      	mov	r1, r7
   10d92:	bf14      	ite	ne
   10d94:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
   10d98:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
   10d9c:	4648      	mov	r0, r9
   10d9e:	f001 f971 	bl	12084 <__aeabi_uidivmod>
   10da2:	4648      	mov	r0, r9
   10da4:	468a      	mov	sl, r1
   10da6:	4639      	mov	r1, r7
   10da8:	f001 f83e 	bl	11e28 <__aeabi_uidiv>
   10dac:	2100      	movs	r1, #0
   10dae:	468c      	mov	ip, r1
   10db0:	eb08 0205 	add.w	r2, r8, r5
   10db4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
   10db8:	7852      	ldrb	r2, [r2, #1]
   10dba:	f012 0f04 	tst.w	r2, #4
   10dbe:	d108      	bne.n	10dd2 <_strtol_r+0xa2>
   10dc0:	f012 0f03 	tst.w	r2, #3
   10dc4:	d020      	beq.n	10e08 <_strtol_r+0xd8>
   10dc6:	f012 0f01 	tst.w	r2, #1
   10dca:	bf14      	ite	ne
   10dcc:	2337      	movne	r3, #55	; 0x37
   10dce:	2357      	moveq	r3, #87	; 0x57
   10dd0:	1aeb      	subs	r3, r5, r3
   10dd2:	429f      	cmp	r7, r3
   10dd4:	dd18      	ble.n	10e08 <_strtol_r+0xd8>
   10dd6:	4584      	cmp	ip, r0
   10dd8:	bf94      	ite	ls
   10dda:	2200      	movls	r2, #0
   10ddc:	2201      	movhi	r2, #1
   10dde:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
   10de2:	f04f 31ff 	mov.w	r1, #4294967295
   10de6:	d10c      	bne.n	10e02 <_strtol_r+0xd2>
   10de8:	4584      	cmp	ip, r0
   10dea:	bf14      	ite	ne
   10dec:	2200      	movne	r2, #0
   10dee:	2201      	moveq	r2, #1
   10df0:	4553      	cmp	r3, sl
   10df2:	bfd4      	ite	le
   10df4:	2200      	movle	r2, #0
   10df6:	f002 0201 	andgt.w	r2, r2, #1
   10dfa:	b912      	cbnz	r2, 10e02 <_strtol_r+0xd2>
   10dfc:	fb07 3c0c 	mla	ip, r7, ip, r3
   10e00:	2101      	movs	r1, #1
   10e02:	f816 5b01 	ldrb.w	r5, [r6], #1
   10e06:	e7d3      	b.n	10db0 <_strtol_r+0x80>
   10e08:	f1b1 3fff 	cmp.w	r1, #4294967295
   10e0c:	d014      	beq.n	10e38 <_strtol_r+0x108>
   10e0e:	f1bb 0f00 	cmp.w	fp, #0
   10e12:	d109      	bne.n	10e28 <_strtol_r+0xf8>
   10e14:	4660      	mov	r0, ip
   10e16:	9b00      	ldr	r3, [sp, #0]
   10e18:	b11b      	cbz	r3, 10e22 <_strtol_r+0xf2>
   10e1a:	b101      	cbz	r1, 10e1e <_strtol_r+0xee>
   10e1c:	1e74      	subs	r4, r6, #1
   10e1e:	9a00      	ldr	r2, [sp, #0]
   10e20:	6014      	str	r4, [r2, #0]
   10e22:	b003      	add	sp, #12
   10e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10e28:	f1cc 0000 	rsb	r0, ip, #0
   10e2c:	e7f3      	b.n	10e16 <_strtol_r+0xe6>
   10e2e:	f816 5b01 	ldrb.w	r5, [r6], #1
   10e32:	f04f 0b01 	mov.w	fp, #1
   10e36:	e798      	b.n	10d6a <_strtol_r+0x3a>
   10e38:	9a01      	ldr	r2, [sp, #4]
   10e3a:	f1bb 0f00 	cmp.w	fp, #0
   10e3e:	f04f 0322 	mov.w	r3, #34	; 0x22
   10e42:	bf14      	ite	ne
   10e44:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   10e48:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   10e4c:	6013      	str	r3, [r2, #0]
   10e4e:	e7e2      	b.n	10e16 <_strtol_r+0xe6>
   10e50:	7832      	ldrb	r2, [r6, #0]
   10e52:	2a78      	cmp	r2, #120	; 0x78
   10e54:	bf14      	ite	ne
   10e56:	2100      	movne	r1, #0
   10e58:	2101      	moveq	r1, #1
   10e5a:	2a58      	cmp	r2, #88	; 0x58
   10e5c:	bf14      	ite	ne
   10e5e:	460a      	movne	r2, r1
   10e60:	f041 0201 	orreq.w	r2, r1, #1
   10e64:	2a00      	cmp	r2, #0
   10e66:	d08c      	beq.n	10d82 <_strtol_r+0x52>
   10e68:	7875      	ldrb	r5, [r6, #1]
   10e6a:	2710      	movs	r7, #16
   10e6c:	3602      	adds	r6, #2
   10e6e:	e78d      	b.n	10d8c <_strtol_r+0x5c>

00010e70 <strtol>:
   10e70:	b410      	push	{r4}
   10e72:	f240 046c 	movw	r4, #108	; 0x6c
   10e76:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10e7a:	468c      	mov	ip, r1
   10e7c:	4613      	mov	r3, r2
   10e7e:	4601      	mov	r1, r0
   10e80:	4662      	mov	r2, ip
   10e82:	6820      	ldr	r0, [r4, #0]
   10e84:	bc10      	pop	{r4}
   10e86:	e753      	b.n	10d30 <_strtol_r>

00010e88 <_strtoll_r>:
   10e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10e8c:	f240 1464 	movw	r4, #356	; 0x164
   10e90:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10e94:	b08b      	sub	sp, #44	; 0x2c
   10e96:	469a      	mov	sl, r3
   10e98:	460d      	mov	r5, r1
   10e9a:	6826      	ldr	r6, [r4, #0]
   10e9c:	9106      	str	r1, [sp, #24]
   10e9e:	9009      	str	r0, [sp, #36]	; 0x24
   10ea0:	9208      	str	r2, [sp, #32]
   10ea2:	f815 4b01 	ldrb.w	r4, [r5], #1
   10ea6:	1933      	adds	r3, r6, r4
   10ea8:	785b      	ldrb	r3, [r3, #1]
   10eaa:	f013 0308 	ands.w	r3, r3, #8
   10eae:	d1f8      	bne.n	10ea2 <_strtoll_r+0x1a>
   10eb0:	2c2d      	cmp	r4, #45	; 0x2d
   10eb2:	f000 80aa 	beq.w	1100a <_strtoll_r+0x182>
   10eb6:	2c2b      	cmp	r4, #43	; 0x2b
   10eb8:	bf08      	it	eq
   10eba:	f815 4b01 	ldrbeq.w	r4, [r5], #1
   10ebe:	9307      	str	r3, [sp, #28]
   10ec0:	f1da 0301 	rsbs	r3, sl, #1
   10ec4:	bf38      	it	cc
   10ec6:	2300      	movcc	r3, #0
   10ec8:	f1ba 0f10 	cmp.w	sl, #16
   10ecc:	bf14      	ite	ne
   10ece:	461a      	movne	r2, r3
   10ed0:	f043 0201 	orreq.w	r2, r3, #1
   10ed4:	b1aa      	cbz	r2, 10f02 <_strtoll_r+0x7a>
   10ed6:	2c30      	cmp	r4, #48	; 0x30
   10ed8:	f000 80a5 	beq.w	11026 <_strtoll_r+0x19e>
   10edc:	2b00      	cmp	r3, #0
   10ede:	f000 80c5 	beq.w	1106c <_strtoll_r+0x1e4>
   10ee2:	2c30      	cmp	r4, #48	; 0x30
   10ee4:	f000 80b9 	beq.w	1105a <_strtoll_r+0x1d2>
   10ee8:	9807      	ldr	r0, [sp, #28]
   10eea:	220a      	movs	r2, #10
   10eec:	2300      	movs	r3, #0
   10eee:	f04f 0a0a 	mov.w	sl, #10
   10ef2:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10ef6:	b160      	cbz	r0, 10f12 <_strtoll_r+0x8a>
   10ef8:	f04f 0800 	mov.w	r8, #0
   10efc:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
   10f00:	e00b      	b.n	10f1a <_strtoll_r+0x92>
   10f02:	4652      	mov	r2, sl
   10f04:	ea4f 73e2 	mov.w	r3, r2, asr #31
   10f08:	e9cd 2304 	strd	r2, r3, [sp, #16]
   10f0c:	9807      	ldr	r0, [sp, #28]
   10f0e:	2800      	cmp	r0, #0
   10f10:	d1f2      	bne.n	10ef8 <_strtoll_r+0x70>
   10f12:	f04f 38ff 	mov.w	r8, #4294967295
   10f16:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
   10f1a:	4640      	mov	r0, r8
   10f1c:	4649      	mov	r1, r9
   10f1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10f22:	2700      	movs	r7, #0
   10f24:	f001 fa2c 	bl	12380 <__aeabi_uldivmod>
   10f28:	4640      	mov	r0, r8
   10f2a:	4649      	mov	r1, r9
   10f2c:	4693      	mov	fp, r2
   10f2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   10f32:	f001 fa25 	bl	12380 <__aeabi_uldivmod>
   10f36:	2200      	movs	r2, #0
   10f38:	2300      	movs	r3, #0
   10f3a:	f8cd b004 	str.w	fp, [sp, #4]
   10f3e:	f8cd a000 	str.w	sl, [sp]
   10f42:	4680      	mov	r8, r0
   10f44:	4689      	mov	r9, r1
   10f46:	1930      	adds	r0, r6, r4
   10f48:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
   10f4c:	7840      	ldrb	r0, [r0, #1]
   10f4e:	f010 0f04 	tst.w	r0, #4
   10f52:	d108      	bne.n	10f66 <_strtoll_r+0xde>
   10f54:	f010 0f03 	tst.w	r0, #3
   10f58:	d040      	beq.n	10fdc <_strtoll_r+0x154>
   10f5a:	f010 0f01 	tst.w	r0, #1
   10f5e:	bf14      	ite	ne
   10f60:	2137      	movne	r1, #55	; 0x37
   10f62:	2157      	moveq	r1, #87	; 0x57
   10f64:	1a61      	subs	r1, r4, r1
   10f66:	ea83 0b09 	eor.w	fp, r3, r9
   10f6a:	ea82 0a08 	eor.w	sl, r2, r8
   10f6e:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10f72:	f8dd b000 	ldr.w	fp, [sp]
   10f76:	458b      	cmp	fp, r1
   10f78:	dd30      	ble.n	10fdc <_strtoll_r+0x154>
   10f7a:	4590      	cmp	r8, r2
   10f7c:	eb79 0003 	sbcs.w	r0, r9, r3
   10f80:	bf2c      	ite	cs
   10f82:	2000      	movcs	r0, #0
   10f84:	2001      	movcc	r0, #1
   10f86:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
   10f8a:	f04f 37ff 	mov.w	r7, #4294967295
   10f8e:	d122      	bne.n	10fd6 <_strtoll_r+0x14e>
   10f90:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   10f94:	9805      	ldr	r0, [sp, #20]
   10f96:	9c04      	ldr	r4, [sp, #16]
   10f98:	ea5a 0b0b 	orrs.w	fp, sl, fp
   10f9c:	f8dd a004 	ldr.w	sl, [sp, #4]
   10fa0:	fb02 fc00 	mul.w	ip, r2, r0
   10fa4:	bf14      	ite	ne
   10fa6:	2000      	movne	r0, #0
   10fa8:	2001      	moveq	r0, #1
   10faa:	4551      	cmp	r1, sl
   10fac:	bfd4      	ite	le
   10fae:	2000      	movle	r0, #0
   10fb0:	f000 0001 	andgt.w	r0, r0, #1
   10fb4:	fba2 ab04 	umull	sl, fp, r2, r4
   10fb8:	fb04 cc03 	mla	ip, r4, r3, ip
   10fbc:	e9cd ab02 	strd	sl, fp, [sp, #8]
   10fc0:	b948      	cbnz	r0, 10fd6 <_strtoll_r+0x14e>
   10fc2:	44e3      	add	fp, ip
   10fc4:	f8cd b00c 	str.w	fp, [sp, #12]
   10fc8:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   10fcc:	2701      	movs	r7, #1
   10fce:	eb1a 0201 	adds.w	r2, sl, r1
   10fd2:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
   10fd6:	f815 4b01 	ldrb.w	r4, [r5], #1
   10fda:	e7b4      	b.n	10f46 <_strtoll_r+0xbe>
   10fdc:	f1b7 3fff 	cmp.w	r7, #4294967295
   10fe0:	9807      	ldr	r0, [sp, #28]
   10fe2:	d017      	beq.n	11014 <_strtoll_r+0x18c>
   10fe4:	b968      	cbnz	r0, 11002 <_strtoll_r+0x17a>
   10fe6:	9908      	ldr	r1, [sp, #32]
   10fe8:	b119      	cbz	r1, 10ff2 <_strtoll_r+0x16a>
   10fea:	b93f      	cbnz	r7, 10ffc <_strtoll_r+0x174>
   10fec:	9806      	ldr	r0, [sp, #24]
   10fee:	9c08      	ldr	r4, [sp, #32]
   10ff0:	6020      	str	r0, [r4, #0]
   10ff2:	4619      	mov	r1, r3
   10ff4:	4610      	mov	r0, r2
   10ff6:	b00b      	add	sp, #44	; 0x2c
   10ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10ffc:	3d01      	subs	r5, #1
   10ffe:	9506      	str	r5, [sp, #24]
   11000:	e7f4      	b.n	10fec <_strtoll_r+0x164>
   11002:	4252      	negs	r2, r2
   11004:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   11008:	e7ed      	b.n	10fe6 <_strtoll_r+0x15e>
   1100a:	f815 4b01 	ldrb.w	r4, [r5], #1
   1100e:	2001      	movs	r0, #1
   11010:	9007      	str	r0, [sp, #28]
   11012:	e755      	b.n	10ec0 <_strtoll_r+0x38>
   11014:	b9e8      	cbnz	r0, 11052 <_strtoll_r+0x1ca>
   11016:	f04f 32ff 	mov.w	r2, #4294967295
   1101a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   1101e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   11020:	2122      	movs	r1, #34	; 0x22
   11022:	6021      	str	r1, [r4, #0]
   11024:	e7df      	b.n	10fe6 <_strtoll_r+0x15e>
   11026:	782a      	ldrb	r2, [r5, #0]
   11028:	2a78      	cmp	r2, #120	; 0x78
   1102a:	bf14      	ite	ne
   1102c:	2100      	movne	r1, #0
   1102e:	2101      	moveq	r1, #1
   11030:	2a58      	cmp	r2, #88	; 0x58
   11032:	bf14      	ite	ne
   11034:	460a      	movne	r2, r1
   11036:	f041 0201 	orreq.w	r2, r1, #1
   1103a:	2a00      	cmp	r2, #0
   1103c:	f43f af4e 	beq.w	10edc <_strtoll_r+0x54>
   11040:	786c      	ldrb	r4, [r5, #1]
   11042:	2210      	movs	r2, #16
   11044:	2300      	movs	r3, #0
   11046:	3502      	adds	r5, #2
   11048:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1104c:	f04f 0a10 	mov.w	sl, #16
   11050:	e75c      	b.n	10f0c <_strtoll_r+0x84>
   11052:	2200      	movs	r2, #0
   11054:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
   11058:	e7e1      	b.n	1101e <_strtoll_r+0x196>
   1105a:	f04f 0a08 	mov.w	sl, #8
   1105e:	f04f 0b00 	mov.w	fp, #0
   11062:	e9cd ab04 	strd	sl, fp, [sp, #16]
   11066:	f04f 0a08 	mov.w	sl, #8
   1106a:	e74f      	b.n	10f0c <_strtoll_r+0x84>
   1106c:	4650      	mov	r0, sl
   1106e:	ea4f 71e0 	mov.w	r1, r0, asr #31
   11072:	e9cd 0104 	strd	r0, r1, [sp, #16]
   11076:	e749      	b.n	10f0c <_strtoll_r+0x84>

00011078 <_strtoul_r>:
   11078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1107c:	f240 1664 	movw	r6, #356	; 0x164
   11080:	f2c2 0600 	movt	r6, #8192	; 0x2000
   11084:	b083      	sub	sp, #12
   11086:	460c      	mov	r4, r1
   11088:	4615      	mov	r5, r2
   1108a:	f8d6 a000 	ldr.w	sl, [r6]
   1108e:	4698      	mov	r8, r3
   11090:	460f      	mov	r7, r1
   11092:	9001      	str	r0, [sp, #4]
   11094:	f817 6b01 	ldrb.w	r6, [r7], #1
   11098:	eb0a 0306 	add.w	r3, sl, r6
   1109c:	f893 b001 	ldrb.w	fp, [r3, #1]
   110a0:	f01b 0b08 	ands.w	fp, fp, #8
   110a4:	d1f6      	bne.n	11094 <_strtoul_r+0x1c>
   110a6:	2e2d      	cmp	r6, #45	; 0x2d
   110a8:	d06c      	beq.n	11184 <_strtoul_r+0x10c>
   110aa:	2e2b      	cmp	r6, #43	; 0x2b
   110ac:	bf08      	it	eq
   110ae:	f817 6b01 	ldrbeq.w	r6, [r7], #1
   110b2:	f1d8 0301 	rsbs	r3, r8, #1
   110b6:	bf38      	it	cc
   110b8:	2300      	movcc	r3, #0
   110ba:	f1b8 0f10 	cmp.w	r8, #16
   110be:	bf14      	ite	ne
   110c0:	461a      	movne	r2, r3
   110c2:	f043 0201 	orreq.w	r2, r3, #1
   110c6:	b172      	cbz	r2, 110e6 <_strtoul_r+0x6e>
   110c8:	2e30      	cmp	r6, #48	; 0x30
   110ca:	d060      	beq.n	1118e <_strtoul_r+0x116>
   110cc:	b15b      	cbz	r3, 110e6 <_strtoul_r+0x6e>
   110ce:	2e30      	cmp	r6, #48	; 0x30
   110d0:	bf0c      	ite	eq
   110d2:	f04f 0808 	moveq.w	r8, #8
   110d6:	f04f 080a 	movne.w	r8, #10
   110da:	bf0c      	ite	eq
   110dc:	f04f 0907 	moveq.w	r9, #7
   110e0:	f04f 0905 	movne.w	r9, #5
   110e4:	e005      	b.n	110f2 <_strtoul_r+0x7a>
   110e6:	f04f 30ff 	mov.w	r0, #4294967295
   110ea:	4641      	mov	r1, r8
   110ec:	f000 ffca 	bl	12084 <__aeabi_uidivmod>
   110f0:	4689      	mov	r9, r1
   110f2:	4641      	mov	r1, r8
   110f4:	f04f 30ff 	mov.w	r0, #4294967295
   110f8:	f000 fe96 	bl	11e28 <__aeabi_uidiv>
   110fc:	2100      	movs	r1, #0
   110fe:	4684      	mov	ip, r0
   11100:	4608      	mov	r0, r1
   11102:	eb0a 0206 	add.w	r2, sl, r6
   11106:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
   1110a:	7852      	ldrb	r2, [r2, #1]
   1110c:	f012 0f04 	tst.w	r2, #4
   11110:	d108      	bne.n	11124 <_strtoul_r+0xac>
   11112:	f012 0f03 	tst.w	r2, #3
   11116:	d020      	beq.n	1115a <_strtoul_r+0xe2>
   11118:	f012 0f01 	tst.w	r2, #1
   1111c:	bf14      	ite	ne
   1111e:	2337      	movne	r3, #55	; 0x37
   11120:	2357      	moveq	r3, #87	; 0x57
   11122:	1af3      	subs	r3, r6, r3
   11124:	4598      	cmp	r8, r3
   11126:	dd18      	ble.n	1115a <_strtoul_r+0xe2>
   11128:	4560      	cmp	r0, ip
   1112a:	bf94      	ite	ls
   1112c:	2200      	movls	r2, #0
   1112e:	2201      	movhi	r2, #1
   11130:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
   11134:	f04f 31ff 	mov.w	r1, #4294967295
   11138:	d10c      	bne.n	11154 <_strtoul_r+0xdc>
   1113a:	4560      	cmp	r0, ip
   1113c:	bf14      	ite	ne
   1113e:	2200      	movne	r2, #0
   11140:	2201      	moveq	r2, #1
   11142:	454b      	cmp	r3, r9
   11144:	bfd4      	ite	le
   11146:	2200      	movle	r2, #0
   11148:	f002 0201 	andgt.w	r2, r2, #1
   1114c:	b912      	cbnz	r2, 11154 <_strtoul_r+0xdc>
   1114e:	fb08 3000 	mla	r0, r8, r0, r3
   11152:	2101      	movs	r1, #1
   11154:	f817 6b01 	ldrb.w	r6, [r7], #1
   11158:	e7d3      	b.n	11102 <_strtoul_r+0x8a>
   1115a:	f1b1 3fff 	cmp.w	r1, #4294967295
   1115e:	d00c      	beq.n	1117a <_strtoul_r+0x102>
   11160:	f1bb 0f00 	cmp.w	fp, #0
   11164:	d107      	bne.n	11176 <_strtoul_r+0xfe>
   11166:	b10d      	cbz	r5, 1116c <_strtoul_r+0xf4>
   11168:	b919      	cbnz	r1, 11172 <_strtoul_r+0xfa>
   1116a:	602c      	str	r4, [r5, #0]
   1116c:	b003      	add	sp, #12
   1116e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11172:	1e7c      	subs	r4, r7, #1
   11174:	e7f9      	b.n	1116a <_strtoul_r+0xf2>
   11176:	4240      	negs	r0, r0
   11178:	e7f5      	b.n	11166 <_strtoul_r+0xee>
   1117a:	9a01      	ldr	r2, [sp, #4]
   1117c:	2322      	movs	r3, #34	; 0x22
   1117e:	4608      	mov	r0, r1
   11180:	6013      	str	r3, [r2, #0]
   11182:	e7f0      	b.n	11166 <_strtoul_r+0xee>
   11184:	f817 6b01 	ldrb.w	r6, [r7], #1
   11188:	f04f 0b01 	mov.w	fp, #1
   1118c:	e791      	b.n	110b2 <_strtoul_r+0x3a>
   1118e:	783a      	ldrb	r2, [r7, #0]
   11190:	2a78      	cmp	r2, #120	; 0x78
   11192:	bf14      	ite	ne
   11194:	2100      	movne	r1, #0
   11196:	2101      	moveq	r1, #1
   11198:	2a58      	cmp	r2, #88	; 0x58
   1119a:	bf14      	ite	ne
   1119c:	460a      	movne	r2, r1
   1119e:	f041 0201 	orreq.w	r2, r1, #1
   111a2:	2a00      	cmp	r2, #0
   111a4:	d092      	beq.n	110cc <_strtoul_r+0x54>
   111a6:	787e      	ldrb	r6, [r7, #1]
   111a8:	f04f 090f 	mov.w	r9, #15
   111ac:	3702      	adds	r7, #2
   111ae:	f04f 0810 	mov.w	r8, #16
   111b2:	e79e      	b.n	110f2 <_strtoul_r+0x7a>

000111b4 <strtoul>:
   111b4:	b410      	push	{r4}
   111b6:	f240 046c 	movw	r4, #108	; 0x6c
   111ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
   111be:	468c      	mov	ip, r1
   111c0:	4613      	mov	r3, r2
   111c2:	4601      	mov	r1, r0
   111c4:	4662      	mov	r2, ip
   111c6:	6820      	ldr	r0, [r4, #0]
   111c8:	bc10      	pop	{r4}
   111ca:	e755      	b.n	11078 <_strtoul_r>

000111cc <_strtoull_r>:
   111cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   111d0:	f240 1464 	movw	r4, #356	; 0x164
   111d4:	f2c2 0400 	movt	r4, #8192	; 0x2000
   111d8:	b08b      	sub	sp, #44	; 0x2c
   111da:	469a      	mov	sl, r3
   111dc:	460d      	mov	r5, r1
   111de:	6826      	ldr	r6, [r4, #0]
   111e0:	9106      	str	r1, [sp, #24]
   111e2:	9009      	str	r0, [sp, #36]	; 0x24
   111e4:	9207      	str	r2, [sp, #28]
   111e6:	f815 4b01 	ldrb.w	r4, [r5], #1
   111ea:	1933      	adds	r3, r6, r4
   111ec:	785b      	ldrb	r3, [r3, #1]
   111ee:	f013 0308 	ands.w	r3, r3, #8
   111f2:	d1f8      	bne.n	111e6 <_strtoull_r+0x1a>
   111f4:	2c2d      	cmp	r4, #45	; 0x2d
   111f6:	f000 80a9 	beq.w	1134c <_strtoull_r+0x180>
   111fa:	2c2b      	cmp	r4, #43	; 0x2b
   111fc:	bf08      	it	eq
   111fe:	f815 4b01 	ldrbeq.w	r4, [r5], #1
   11202:	9308      	str	r3, [sp, #32]
   11204:	f1da 0301 	rsbs	r3, sl, #1
   11208:	bf38      	it	cc
   1120a:	2300      	movcc	r3, #0
   1120c:	f1ba 0f10 	cmp.w	sl, #16
   11210:	bf14      	ite	ne
   11212:	461a      	movne	r2, r3
   11214:	f043 0201 	orreq.w	r2, r3, #1
   11218:	b18a      	cbz	r2, 1123e <_strtoull_r+0x72>
   1121a:	2c30      	cmp	r4, #48	; 0x30
   1121c:	f000 809b 	beq.w	11356 <_strtoull_r+0x18a>
   11220:	2b00      	cmp	r3, #0
   11222:	f000 80b9 	beq.w	11398 <_strtoull_r+0x1cc>
   11226:	2c30      	cmp	r4, #48	; 0x30
   11228:	f000 80ad 	beq.w	11386 <_strtoull_r+0x1ba>
   1122c:	220a      	movs	r2, #10
   1122e:	2300      	movs	r3, #0
   11230:	f04f 0b05 	mov.w	fp, #5
   11234:	e9cd 2304 	strd	r2, r3, [sp, #16]
   11238:	f04f 0a0a 	mov.w	sl, #10
   1123c:	e00b      	b.n	11256 <_strtoull_r+0x8a>
   1123e:	4652      	mov	r2, sl
   11240:	ea4f 73e2 	mov.w	r3, r2, asr #31
   11244:	f04f 30ff 	mov.w	r0, #4294967295
   11248:	f04f 31ff 	mov.w	r1, #4294967295
   1124c:	e9cd 2304 	strd	r2, r3, [sp, #16]
   11250:	f001 f896 	bl	12380 <__aeabi_uldivmod>
   11254:	4693      	mov	fp, r2
   11256:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1125a:	f04f 30ff 	mov.w	r0, #4294967295
   1125e:	f04f 31ff 	mov.w	r1, #4294967295
   11262:	2700      	movs	r7, #0
   11264:	f001 f88c 	bl	12380 <__aeabi_uldivmod>
   11268:	2200      	movs	r2, #0
   1126a:	2300      	movs	r3, #0
   1126c:	f8cd b004 	str.w	fp, [sp, #4]
   11270:	f8cd a000 	str.w	sl, [sp]
   11274:	4680      	mov	r8, r0
   11276:	4689      	mov	r9, r1
   11278:	1930      	adds	r0, r6, r4
   1127a:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
   1127e:	7840      	ldrb	r0, [r0, #1]
   11280:	f010 0f04 	tst.w	r0, #4
   11284:	d108      	bne.n	11298 <_strtoull_r+0xcc>
   11286:	f010 0f03 	tst.w	r0, #3
   1128a:	d040      	beq.n	1130e <_strtoull_r+0x142>
   1128c:	f010 0f01 	tst.w	r0, #1
   11290:	bf14      	ite	ne
   11292:	2137      	movne	r1, #55	; 0x37
   11294:	2157      	moveq	r1, #87	; 0x57
   11296:	1a61      	subs	r1, r4, r1
   11298:	ea83 0b09 	eor.w	fp, r3, r9
   1129c:	ea82 0a08 	eor.w	sl, r2, r8
   112a0:	e9cd ab02 	strd	sl, fp, [sp, #8]
   112a4:	f8dd b000 	ldr.w	fp, [sp]
   112a8:	458b      	cmp	fp, r1
   112aa:	dd30      	ble.n	1130e <_strtoull_r+0x142>
   112ac:	4590      	cmp	r8, r2
   112ae:	eb79 0003 	sbcs.w	r0, r9, r3
   112b2:	bf2c      	ite	cs
   112b4:	2000      	movcs	r0, #0
   112b6:	2001      	movcc	r0, #1
   112b8:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
   112bc:	f04f 37ff 	mov.w	r7, #4294967295
   112c0:	d122      	bne.n	11308 <_strtoull_r+0x13c>
   112c2:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   112c6:	9805      	ldr	r0, [sp, #20]
   112c8:	9c04      	ldr	r4, [sp, #16]
   112ca:	ea5a 0b0b 	orrs.w	fp, sl, fp
   112ce:	f8dd a004 	ldr.w	sl, [sp, #4]
   112d2:	fb02 fc00 	mul.w	ip, r2, r0
   112d6:	bf14      	ite	ne
   112d8:	2000      	movne	r0, #0
   112da:	2001      	moveq	r0, #1
   112dc:	4551      	cmp	r1, sl
   112de:	bfd4      	ite	le
   112e0:	2000      	movle	r0, #0
   112e2:	f000 0001 	andgt.w	r0, r0, #1
   112e6:	fba2 ab04 	umull	sl, fp, r2, r4
   112ea:	fb04 cc03 	mla	ip, r4, r3, ip
   112ee:	e9cd ab02 	strd	sl, fp, [sp, #8]
   112f2:	b948      	cbnz	r0, 11308 <_strtoull_r+0x13c>
   112f4:	44e3      	add	fp, ip
   112f6:	f8cd b00c 	str.w	fp, [sp, #12]
   112fa:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
   112fe:	2701      	movs	r7, #1
   11300:	eb1a 0201 	adds.w	r2, sl, r1
   11304:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
   11308:	f815 4b01 	ldrb.w	r4, [r5], #1
   1130c:	e7b4      	b.n	11278 <_strtoull_r+0xac>
   1130e:	f1b7 3fff 	cmp.w	r7, #4294967295
   11312:	d013      	beq.n	1133c <_strtoull_r+0x170>
   11314:	9908      	ldr	r1, [sp, #32]
   11316:	b969      	cbnz	r1, 11334 <_strtoull_r+0x168>
   11318:	9c07      	ldr	r4, [sp, #28]
   1131a:	b11c      	cbz	r4, 11324 <_strtoull_r+0x158>
   1131c:	b93f      	cbnz	r7, 1132e <_strtoull_r+0x162>
   1131e:	9906      	ldr	r1, [sp, #24]
   11320:	9807      	ldr	r0, [sp, #28]
   11322:	6001      	str	r1, [r0, #0]
   11324:	4619      	mov	r1, r3
   11326:	4610      	mov	r0, r2
   11328:	b00b      	add	sp, #44	; 0x2c
   1132a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1132e:	3d01      	subs	r5, #1
   11330:	9506      	str	r5, [sp, #24]
   11332:	e7f4      	b.n	1131e <_strtoull_r+0x152>
   11334:	4252      	negs	r2, r2
   11336:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1133a:	e7ed      	b.n	11318 <_strtoull_r+0x14c>
   1133c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1133e:	2322      	movs	r3, #34	; 0x22
   11340:	f04f 32ff 	mov.w	r2, #4294967295
   11344:	6003      	str	r3, [r0, #0]
   11346:	f04f 33ff 	mov.w	r3, #4294967295
   1134a:	e7e5      	b.n	11318 <_strtoull_r+0x14c>
   1134c:	f815 4b01 	ldrb.w	r4, [r5], #1
   11350:	2001      	movs	r0, #1
   11352:	9008      	str	r0, [sp, #32]
   11354:	e756      	b.n	11204 <_strtoull_r+0x38>
   11356:	782a      	ldrb	r2, [r5, #0]
   11358:	2a78      	cmp	r2, #120	; 0x78
   1135a:	bf14      	ite	ne
   1135c:	2100      	movne	r1, #0
   1135e:	2101      	moveq	r1, #1
   11360:	2a58      	cmp	r2, #88	; 0x58
   11362:	bf14      	ite	ne
   11364:	460a      	movne	r2, r1
   11366:	f041 0201 	orreq.w	r2, r1, #1
   1136a:	2a00      	cmp	r2, #0
   1136c:	f43f af58 	beq.w	11220 <_strtoull_r+0x54>
   11370:	786c      	ldrb	r4, [r5, #1]
   11372:	2210      	movs	r2, #16
   11374:	2300      	movs	r3, #0
   11376:	3502      	adds	r5, #2
   11378:	f04f 0b0f 	mov.w	fp, #15
   1137c:	e9cd 2304 	strd	r2, r3, [sp, #16]
   11380:	f04f 0a10 	mov.w	sl, #16
   11384:	e767      	b.n	11256 <_strtoull_r+0x8a>
   11386:	2008      	movs	r0, #8
   11388:	2100      	movs	r1, #0
   1138a:	f04f 0b07 	mov.w	fp, #7
   1138e:	e9cd 0104 	strd	r0, r1, [sp, #16]
   11392:	f04f 0a08 	mov.w	sl, #8
   11396:	e75e      	b.n	11256 <_strtoull_r+0x8a>
   11398:	4650      	mov	r0, sl
   1139a:	ea4f 71e0 	mov.w	r1, r0, asr #31
   1139e:	e9cd 0104 	strd	r0, r1, [sp, #16]
   113a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   113a6:	f04f 30ff 	mov.w	r0, #4294967295
   113aa:	f04f 31ff 	mov.w	r1, #4294967295
   113ae:	f000 ffe7 	bl	12380 <__aeabi_uldivmod>
   113b2:	4693      	mov	fp, r2
   113b4:	e74f      	b.n	11256 <_strtoull_r+0x8a>
   113b6:	bf00      	nop

000113b8 <_calloc_r>:
   113b8:	b538      	push	{r3, r4, r5, lr}
   113ba:	fb01 f102 	mul.w	r1, r1, r2
   113be:	f7fc ff97 	bl	e2f0 <_malloc_r>
   113c2:	4604      	mov	r4, r0
   113c4:	b1f8      	cbz	r0, 11406 <_calloc_r+0x4e>
   113c6:	f850 2c04 	ldr.w	r2, [r0, #-4]
   113ca:	f022 0203 	bic.w	r2, r2, #3
   113ce:	3a04      	subs	r2, #4
   113d0:	2a24      	cmp	r2, #36	; 0x24
   113d2:	d81a      	bhi.n	1140a <_calloc_r+0x52>
   113d4:	2a13      	cmp	r2, #19
   113d6:	4603      	mov	r3, r0
   113d8:	d90f      	bls.n	113fa <_calloc_r+0x42>
   113da:	2100      	movs	r1, #0
   113dc:	f840 1b04 	str.w	r1, [r0], #4
   113e0:	1d03      	adds	r3, r0, #4
   113e2:	2a1b      	cmp	r2, #27
   113e4:	6061      	str	r1, [r4, #4]
   113e6:	d908      	bls.n	113fa <_calloc_r+0x42>
   113e8:	1d1d      	adds	r5, r3, #4
   113ea:	6041      	str	r1, [r0, #4]
   113ec:	6059      	str	r1, [r3, #4]
   113ee:	1d2b      	adds	r3, r5, #4
   113f0:	2a24      	cmp	r2, #36	; 0x24
   113f2:	bf02      	ittt	eq
   113f4:	6069      	streq	r1, [r5, #4]
   113f6:	6059      	streq	r1, [r3, #4]
   113f8:	3308      	addeq	r3, #8
   113fa:	461a      	mov	r2, r3
   113fc:	2100      	movs	r1, #0
   113fe:	f842 1b04 	str.w	r1, [r2], #4
   11402:	6059      	str	r1, [r3, #4]
   11404:	6051      	str	r1, [r2, #4]
   11406:	4620      	mov	r0, r4
   11408:	bd38      	pop	{r3, r4, r5, pc}
   1140a:	2100      	movs	r1, #0
   1140c:	f7fd fbea 	bl	ebe4 <memset>
   11410:	4620      	mov	r0, r4
   11412:	bd38      	pop	{r3, r4, r5, pc}

00011414 <_close_r>:
   11414:	b538      	push	{r3, r4, r5, lr}
   11416:	f240 7494 	movw	r4, #1940	; 0x794
   1141a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1141e:	4605      	mov	r5, r0
   11420:	4608      	mov	r0, r1
   11422:	2300      	movs	r3, #0
   11424:	6023      	str	r3, [r4, #0]
   11426:	f7f6 f9cb 	bl	77c0 <_close>
   1142a:	f1b0 3fff 	cmp.w	r0, #4294967295
   1142e:	d000      	beq.n	11432 <_close_r+0x1e>
   11430:	bd38      	pop	{r3, r4, r5, pc}
   11432:	6823      	ldr	r3, [r4, #0]
   11434:	2b00      	cmp	r3, #0
   11436:	d0fb      	beq.n	11430 <_close_r+0x1c>
   11438:	602b      	str	r3, [r5, #0]
   1143a:	bd38      	pop	{r3, r4, r5, pc}

0001143c <_fclose_r>:
   1143c:	b570      	push	{r4, r5, r6, lr}
   1143e:	4605      	mov	r5, r0
   11440:	460c      	mov	r4, r1
   11442:	2900      	cmp	r1, #0
   11444:	d04b      	beq.n	114de <_fclose_r+0xa2>
   11446:	f7fc fa8b 	bl	d960 <__sfp_lock_acquire>
   1144a:	b115      	cbz	r5, 11452 <_fclose_r+0x16>
   1144c:	69ab      	ldr	r3, [r5, #24]
   1144e:	2b00      	cmp	r3, #0
   11450:	d048      	beq.n	114e4 <_fclose_r+0xa8>
   11452:	f243 03f8 	movw	r3, #12536	; 0x30f8
   11456:	f2c0 0301 	movt	r3, #1
   1145a:	429c      	cmp	r4, r3
   1145c:	bf08      	it	eq
   1145e:	686c      	ldreq	r4, [r5, #4]
   11460:	d00e      	beq.n	11480 <_fclose_r+0x44>
   11462:	f243 1318 	movw	r3, #12568	; 0x3118
   11466:	f2c0 0301 	movt	r3, #1
   1146a:	429c      	cmp	r4, r3
   1146c:	bf08      	it	eq
   1146e:	68ac      	ldreq	r4, [r5, #8]
   11470:	d006      	beq.n	11480 <_fclose_r+0x44>
   11472:	f243 1338 	movw	r3, #12600	; 0x3138
   11476:	f2c0 0301 	movt	r3, #1
   1147a:	429c      	cmp	r4, r3
   1147c:	bf08      	it	eq
   1147e:	68ec      	ldreq	r4, [r5, #12]
   11480:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
   11484:	b33e      	cbz	r6, 114d6 <_fclose_r+0x9a>
   11486:	4628      	mov	r0, r5
   11488:	4621      	mov	r1, r4
   1148a:	f7fc f9ad 	bl	d7e8 <_fflush_r>
   1148e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   11490:	4606      	mov	r6, r0
   11492:	b13b      	cbz	r3, 114a4 <_fclose_r+0x68>
   11494:	4628      	mov	r0, r5
   11496:	6a21      	ldr	r1, [r4, #32]
   11498:	4798      	blx	r3
   1149a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
   1149e:	bf28      	it	cs
   114a0:	f04f 36ff 	movcs.w	r6, #4294967295
   114a4:	89a3      	ldrh	r3, [r4, #12]
   114a6:	f013 0f80 	tst.w	r3, #128	; 0x80
   114aa:	d11f      	bne.n	114ec <_fclose_r+0xb0>
   114ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
   114ae:	b141      	cbz	r1, 114c2 <_fclose_r+0x86>
   114b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
   114b4:	4299      	cmp	r1, r3
   114b6:	d002      	beq.n	114be <_fclose_r+0x82>
   114b8:	4628      	mov	r0, r5
   114ba:	f7fc fb89 	bl	dbd0 <_free_r>
   114be:	2300      	movs	r3, #0
   114c0:	6363      	str	r3, [r4, #52]	; 0x34
   114c2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   114c4:	b121      	cbz	r1, 114d0 <_fclose_r+0x94>
   114c6:	4628      	mov	r0, r5
   114c8:	f7fc fb82 	bl	dbd0 <_free_r>
   114cc:	2300      	movs	r3, #0
   114ce:	64a3      	str	r3, [r4, #72]	; 0x48
   114d0:	f04f 0300 	mov.w	r3, #0
   114d4:	81a3      	strh	r3, [r4, #12]
   114d6:	f7fc fa45 	bl	d964 <__sfp_lock_release>
   114da:	4630      	mov	r0, r6
   114dc:	bd70      	pop	{r4, r5, r6, pc}
   114de:	460e      	mov	r6, r1
   114e0:	4630      	mov	r0, r6
   114e2:	bd70      	pop	{r4, r5, r6, pc}
   114e4:	4628      	mov	r0, r5
   114e6:	f7fc faef 	bl	dac8 <__sinit>
   114ea:	e7b2      	b.n	11452 <_fclose_r+0x16>
   114ec:	4628      	mov	r0, r5
   114ee:	6921      	ldr	r1, [r4, #16]
   114f0:	f7fc fb6e 	bl	dbd0 <_free_r>
   114f4:	e7da      	b.n	114ac <_fclose_r+0x70>
   114f6:	bf00      	nop

000114f8 <fclose>:
   114f8:	f240 036c 	movw	r3, #108	; 0x6c
   114fc:	4601      	mov	r1, r0
   114fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11502:	6818      	ldr	r0, [r3, #0]
   11504:	e79a      	b.n	1143c <_fclose_r>
   11506:	bf00      	nop

00011508 <_fstat_r>:
   11508:	b538      	push	{r3, r4, r5, lr}
   1150a:	f240 7494 	movw	r4, #1940	; 0x794
   1150e:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11512:	4605      	mov	r5, r0
   11514:	4608      	mov	r0, r1
   11516:	4611      	mov	r1, r2
   11518:	2300      	movs	r3, #0
   1151a:	6023      	str	r3, [r4, #0]
   1151c:	f7f6 f982 	bl	7824 <_fstat>
   11520:	f1b0 3fff 	cmp.w	r0, #4294967295
   11524:	d000      	beq.n	11528 <_fstat_r+0x20>
   11526:	bd38      	pop	{r3, r4, r5, pc}
   11528:	6823      	ldr	r3, [r4, #0]
   1152a:	2b00      	cmp	r3, #0
   1152c:	d0fb      	beq.n	11526 <_fstat_r+0x1e>
   1152e:	602b      	str	r3, [r5, #0]
   11530:	bd38      	pop	{r3, r4, r5, pc}
   11532:	bf00      	nop

00011534 <__hexdig_init>:
   11534:	f243 3010 	movw	r0, #13072	; 0x3310
   11538:	f240 6394 	movw	r3, #1684	; 0x694
   1153c:	f2c0 0001 	movt	r0, #1
   11540:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11544:	2110      	movs	r1, #16
   11546:	2230      	movs	r2, #48	; 0x30
   11548:	54d1      	strb	r1, [r2, r3]
   1154a:	3101      	adds	r1, #1
   1154c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   11550:	b2c9      	uxtb	r1, r1
   11552:	2a00      	cmp	r2, #0
   11554:	d1f8      	bne.n	11548 <__hexdig_init+0x14>
   11556:	f243 3008 	movw	r0, #13064	; 0x3308
   1155a:	211a      	movs	r1, #26
   1155c:	f2c0 0001 	movt	r0, #1
   11560:	2261      	movs	r2, #97	; 0x61
   11562:	54d1      	strb	r1, [r2, r3]
   11564:	3101      	adds	r1, #1
   11566:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   1156a:	b2c9      	uxtb	r1, r1
   1156c:	2a00      	cmp	r2, #0
   1156e:	d1f8      	bne.n	11562 <__hexdig_init+0x2e>
   11570:	f243 3000 	movw	r0, #13056	; 0x3300
   11574:	211a      	movs	r1, #26
   11576:	f2c0 0001 	movt	r0, #1
   1157a:	2241      	movs	r2, #65	; 0x41
   1157c:	54d1      	strb	r1, [r2, r3]
   1157e:	3101      	adds	r1, #1
   11580:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   11584:	b2c9      	uxtb	r1, r1
   11586:	2a00      	cmp	r2, #0
   11588:	d1f8      	bne.n	1157c <__hexdig_init+0x48>
   1158a:	4770      	bx	lr

0001158c <rshift>:
   1158c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
   11590:	6904      	ldr	r4, [r0, #16]
   11592:	114b      	asrs	r3, r1, #5
   11594:	f100 0214 	add.w	r2, r0, #20
   11598:	42a3      	cmp	r3, r4
   1159a:	4617      	mov	r7, r2
   1159c:	da27      	bge.n	115ee <rshift+0x62>
   1159e:	3304      	adds	r3, #4
   115a0:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   115a4:	3414      	adds	r4, #20
   115a6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   115aa:	1d1d      	adds	r5, r3, #4
   115ac:	f011 011f 	ands.w	r1, r1, #31
   115b0:	d025      	beq.n	115fe <rshift+0x72>
   115b2:	685e      	ldr	r6, [r3, #4]
   115b4:	1d2b      	adds	r3, r5, #4
   115b6:	f1c1 0820 	rsb	r8, r1, #32
   115ba:	40ce      	lsrs	r6, r1
   115bc:	429c      	cmp	r4, r3
   115be:	d914      	bls.n	115ea <rshift+0x5e>
   115c0:	f04f 0c00 	mov.w	ip, #0
   115c4:	681f      	ldr	r7, [r3, #0]
   115c6:	fa07 f708 	lsl.w	r7, r7, r8
   115ca:	433e      	orrs	r6, r7
   115cc:	f842 600c 	str.w	r6, [r2, ip]
   115d0:	f853 6b04 	ldr.w	r6, [r3], #4
   115d4:	f10c 0c04 	add.w	ip, ip, #4
   115d8:	40ce      	lsrs	r6, r1
   115da:	429c      	cmp	r4, r3
   115dc:	d8f2      	bhi.n	115c4 <rshift+0x38>
   115de:	1b67      	subs	r7, r4, r5
   115e0:	3f05      	subs	r7, #5
   115e2:	f027 0703 	bic.w	r7, r7, #3
   115e6:	19c7      	adds	r7, r0, r7
   115e8:	3718      	adds	r7, #24
   115ea:	603e      	str	r6, [r7, #0]
   115ec:	b9b6      	cbnz	r6, 1161c <rshift+0x90>
   115ee:	1aba      	subs	r2, r7, r2
   115f0:	1092      	asrs	r2, r2, #2
   115f2:	6102      	str	r2, [r0, #16]
   115f4:	b902      	cbnz	r2, 115f8 <rshift+0x6c>
   115f6:	6142      	str	r2, [r0, #20]
   115f8:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
   115fc:	4770      	bx	lr
   115fe:	42ac      	cmp	r4, r5
   11600:	d9f5      	bls.n	115ee <rshift+0x62>
   11602:	586b      	ldr	r3, [r5, r1]
   11604:	5053      	str	r3, [r2, r1]
   11606:	3104      	adds	r1, #4
   11608:	194b      	adds	r3, r1, r5
   1160a:	429c      	cmp	r4, r3
   1160c:	d8f9      	bhi.n	11602 <rshift+0x76>
   1160e:	43ef      	mvns	r7, r5
   11610:	193f      	adds	r7, r7, r4
   11612:	f027 0703 	bic.w	r7, r7, #3
   11616:	19c7      	adds	r7, r0, r7
   11618:	3718      	adds	r7, #24
   1161a:	e7e8      	b.n	115ee <rshift+0x62>
   1161c:	3704      	adds	r7, #4
   1161e:	e7e6      	b.n	115ee <rshift+0x62>

00011620 <__gethex>:
   11620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11624:	f240 6494 	movw	r4, #1684	; 0x694
   11628:	b085      	sub	sp, #20
   1162a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1162e:	4693      	mov	fp, r2
   11630:	9302      	str	r3, [sp, #8]
   11632:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   11636:	9001      	str	r0, [sp, #4]
   11638:	2b00      	cmp	r3, #0
   1163a:	f000 8105 	beq.w	11848 <__gethex+0x228>
   1163e:	680b      	ldr	r3, [r1, #0]
   11640:	1c9e      	adds	r6, r3, #2
   11642:	f893 c002 	ldrb.w	ip, [r3, #2]
   11646:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   1164a:	f040 81cc 	bne.w	119e6 <__gethex+0x3c6>
   1164e:	3303      	adds	r3, #3
   11650:	2000      	movs	r0, #0
   11652:	461e      	mov	r6, r3
   11654:	f813 cb01 	ldrb.w	ip, [r3], #1
   11658:	3001      	adds	r0, #1
   1165a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   1165e:	d0f8      	beq.n	11652 <__gethex+0x32>
   11660:	f814 500c 	ldrb.w	r5, [r4, ip]
   11664:	f240 6294 	movw	r2, #1684	; 0x694
   11668:	f2c2 0200 	movt	r2, #8192	; 0x2000
   1166c:	2d00      	cmp	r5, #0
   1166e:	d03a      	beq.n	116e6 <__gethex+0xc6>
   11670:	f04f 0800 	mov.w	r8, #0
   11674:	4633      	mov	r3, r6
   11676:	4645      	mov	r5, r8
   11678:	7832      	ldrb	r2, [r6, #0]
   1167a:	e001      	b.n	11680 <__gethex+0x60>
   1167c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   11680:	5ca7      	ldrb	r7, [r4, r2]
   11682:	2f00      	cmp	r7, #0
   11684:	d1fa      	bne.n	1167c <__gethex+0x5c>
   11686:	f1d5 0c01 	rsbs	ip, r5, #1
   1168a:	bf38      	it	cc
   1168c:	f04f 0c00 	movcc.w	ip, #0
   11690:	2a2e      	cmp	r2, #46	; 0x2e
   11692:	bf14      	ite	ne
   11694:	2200      	movne	r2, #0
   11696:	f00c 0201 	andeq.w	r2, ip, #1
   1169a:	b162      	cbz	r2, 116b6 <__gethex+0x96>
   1169c:	785a      	ldrb	r2, [r3, #1]
   1169e:	1c5f      	adds	r7, r3, #1
   116a0:	5ca3      	ldrb	r3, [r4, r2]
   116a2:	2b00      	cmp	r3, #0
   116a4:	f000 81e0 	beq.w	11a68 <__gethex+0x448>
   116a8:	463b      	mov	r3, r7
   116aa:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   116ae:	5ca2      	ldrb	r2, [r4, r2]
   116b0:	2a00      	cmp	r2, #0
   116b2:	d1fa      	bne.n	116aa <__gethex+0x8a>
   116b4:	463d      	mov	r5, r7
   116b6:	461f      	mov	r7, r3
   116b8:	2d00      	cmp	r5, #0
   116ba:	f000 8159 	beq.w	11970 <__gethex+0x350>
   116be:	1bed      	subs	r5, r5, r7
   116c0:	783b      	ldrb	r3, [r7, #0]
   116c2:	00ad      	lsls	r5, r5, #2
   116c4:	2b50      	cmp	r3, #80	; 0x50
   116c6:	d018      	beq.n	116fa <__gethex+0xda>
   116c8:	2b70      	cmp	r3, #112	; 0x70
   116ca:	d016      	beq.n	116fa <__gethex+0xda>
   116cc:	463a      	mov	r2, r7
   116ce:	600a      	str	r2, [r1, #0]
   116d0:	f1b8 0f00 	cmp.w	r8, #0
   116d4:	d04d      	beq.n	11772 <__gethex+0x152>
   116d6:	2800      	cmp	r0, #0
   116d8:	bf0c      	ite	eq
   116da:	2406      	moveq	r4, #6
   116dc:	2400      	movne	r4, #0
   116de:	4620      	mov	r0, r4
   116e0:	b005      	add	sp, #20
   116e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   116e6:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
   116ea:	f000 812c 	beq.w	11946 <__gethex+0x326>
   116ee:	7833      	ldrb	r3, [r6, #0]
   116f0:	4637      	mov	r7, r6
   116f2:	f04f 0801 	mov.w	r8, #1
   116f6:	2b50      	cmp	r3, #80	; 0x50
   116f8:	d1e6      	bne.n	116c8 <__gethex+0xa8>
   116fa:	787b      	ldrb	r3, [r7, #1]
   116fc:	f107 0901 	add.w	r9, r7, #1
   11700:	2b2b      	cmp	r3, #43	; 0x2b
   11702:	f000 8149 	beq.w	11998 <__gethex+0x378>
   11706:	2b2d      	cmp	r3, #45	; 0x2d
   11708:	f000 8141 	beq.w	1198e <__gethex+0x36e>
   1170c:	2200      	movs	r2, #0
   1170e:	9203      	str	r2, [sp, #12]
   11710:	f814 c003 	ldrb.w	ip, [r4, r3]
   11714:	f240 6394 	movw	r3, #1684	; 0x694
   11718:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1171c:	f1bc 0f00 	cmp.w	ip, #0
   11720:	d0d4      	beq.n	116cc <__gethex+0xac>
   11722:	f1bc 0f19 	cmp.w	ip, #25
   11726:	dcd1      	bgt.n	116cc <__gethex+0xac>
   11728:	f899 a001 	ldrb.w	sl, [r9, #1]
   1172c:	f1ac 0c10 	sub.w	ip, ip, #16
   11730:	f109 0201 	add.w	r2, r9, #1
   11734:	f813 300a 	ldrb.w	r3, [r3, sl]
   11738:	b193      	cbz	r3, 11760 <__gethex+0x140>
   1173a:	2b19      	cmp	r3, #25
   1173c:	dc10      	bgt.n	11760 <__gethex+0x140>
   1173e:	46a9      	mov	r9, r5
   11740:	e001      	b.n	11746 <__gethex+0x126>
   11742:	2b19      	cmp	r3, #25
   11744:	dc0b      	bgt.n	1175e <__gethex+0x13e>
   11746:	f812 af01 	ldrb.w	sl, [r2, #1]!
   1174a:	f1a3 0510 	sub.w	r5, r3, #16
   1174e:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
   11752:	f814 300a 	ldrb.w	r3, [r4, sl]
   11756:	eb05 0c4c 	add.w	ip, r5, ip, lsl #1
   1175a:	2b00      	cmp	r3, #0
   1175c:	d1f1      	bne.n	11742 <__gethex+0x122>
   1175e:	464d      	mov	r5, r9
   11760:	9b03      	ldr	r3, [sp, #12]
   11762:	b10b      	cbz	r3, 11768 <__gethex+0x148>
   11764:	f1cc 0c00 	rsb	ip, ip, #0
   11768:	4465      	add	r5, ip
   1176a:	600a      	str	r2, [r1, #0]
   1176c:	f1b8 0f00 	cmp.w	r8, #0
   11770:	d1b1      	bne.n	116d6 <__gethex+0xb6>
   11772:	1e7b      	subs	r3, r7, #1
   11774:	4641      	mov	r1, r8
   11776:	1b9b      	subs	r3, r3, r6
   11778:	2b07      	cmp	r3, #7
   1177a:	dd03      	ble.n	11784 <__gethex+0x164>
   1177c:	105b      	asrs	r3, r3, #1
   1177e:	3101      	adds	r1, #1
   11780:	2b07      	cmp	r3, #7
   11782:	dcfb      	bgt.n	1177c <__gethex+0x15c>
   11784:	9801      	ldr	r0, [sp, #4]
   11786:	f7fd fc43 	bl	f010 <_Balloc>
   1178a:	42be      	cmp	r6, r7
   1178c:	4680      	mov	r8, r0
   1178e:	f100 0a14 	add.w	sl, r0, #20
   11792:	f080 8164 	bcs.w	11a5e <__gethex+0x43e>
   11796:	2300      	movs	r3, #0
   11798:	46ac      	mov	ip, r5
   1179a:	461a      	mov	r2, r3
   1179c:	4655      	mov	r5, sl
   1179e:	e009      	b.n	117b4 <__gethex+0x194>
   117a0:	5c61      	ldrb	r1, [r4, r1]
   117a2:	f001 010f 	and.w	r1, r1, #15
   117a6:	fa11 f202 	lsls.w	r2, r1, r2
   117aa:	4313      	orrs	r3, r2
   117ac:	3f01      	subs	r7, #1
   117ae:	4602      	mov	r2, r0
   117b0:	42be      	cmp	r6, r7
   117b2:	d210      	bcs.n	117d6 <__gethex+0x1b6>
   117b4:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   117b8:	1d10      	adds	r0, r2, #4
   117ba:	292e      	cmp	r1, #46	; 0x2e
   117bc:	bf08      	it	eq
   117be:	4610      	moveq	r0, r2
   117c0:	d0f4      	beq.n	117ac <__gethex+0x18c>
   117c2:	2a20      	cmp	r2, #32
   117c4:	d1ec      	bne.n	117a0 <__gethex+0x180>
   117c6:	f845 3b04 	str.w	r3, [r5], #4
   117ca:	2300      	movs	r3, #0
   117cc:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   117d0:	461a      	mov	r2, r3
   117d2:	2004      	movs	r0, #4
   117d4:	e7e4      	b.n	117a0 <__gethex+0x180>
   117d6:	462a      	mov	r2, r5
   117d8:	4665      	mov	r5, ip
   117da:	4694      	mov	ip, r2
   117dc:	4662      	mov	r2, ip
   117de:	4618      	mov	r0, r3
   117e0:	f842 3b04 	str.w	r3, [r2], #4
   117e4:	ebca 0402 	rsb	r4, sl, r2
   117e8:	10a4      	asrs	r4, r4, #2
   117ea:	f8c8 4010 	str.w	r4, [r8, #16]
   117ee:	f7fd fa67 	bl	ecc0 <__hi0bits>
   117f2:	f8db 6000 	ldr.w	r6, [fp]
   117f6:	0164      	lsls	r4, r4, #5
   117f8:	1a24      	subs	r4, r4, r0
   117fa:	42b4      	cmp	r4, r6
   117fc:	f300 80d1 	bgt.w	119a2 <__gethex+0x382>
   11800:	f2c0 80ab 	blt.w	1195a <__gethex+0x33a>
   11804:	2700      	movs	r7, #0
   11806:	f8db 3008 	ldr.w	r3, [fp, #8]
   1180a:	429d      	cmp	r5, r3
   1180c:	f300 8092 	bgt.w	11934 <__gethex+0x314>
   11810:	f8db 3004 	ldr.w	r3, [fp, #4]
   11814:	429d      	cmp	r5, r3
   11816:	f280 809e 	bge.w	11956 <__gethex+0x336>
   1181a:	1b5c      	subs	r4, r3, r5
   1181c:	42a6      	cmp	r6, r4
   1181e:	dc18      	bgt.n	11852 <__gethex+0x232>
   11820:	f8db 200c 	ldr.w	r2, [fp, #12]
   11824:	2a02      	cmp	r2, #2
   11826:	f000 80f9 	beq.w	11a1c <__gethex+0x3fc>
   1182a:	2a03      	cmp	r2, #3
   1182c:	f000 8135 	beq.w	11a9a <__gethex+0x47a>
   11830:	2a01      	cmp	r2, #1
   11832:	f000 8123 	beq.w	11a7c <__gethex+0x45c>
   11836:	9801      	ldr	r0, [sp, #4]
   11838:	4641      	mov	r1, r8
   1183a:	f7fd fbcd 	bl	efd8 <_Bfree>
   1183e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   11840:	2300      	movs	r3, #0
   11842:	2450      	movs	r4, #80	; 0x50
   11844:	6013      	str	r3, [r2, #0]
   11846:	e74a      	b.n	116de <__gethex+0xbe>
   11848:	9100      	str	r1, [sp, #0]
   1184a:	f7ff fe73 	bl	11534 <__hexdig_init>
   1184e:	9900      	ldr	r1, [sp, #0]
   11850:	e6f5      	b.n	1163e <__gethex+0x1e>
   11852:	1e65      	subs	r5, r4, #1
   11854:	2f00      	cmp	r7, #0
   11856:	f040 80d9 	bne.w	11a0c <__gethex+0x3ec>
   1185a:	2d00      	cmp	r5, #0
   1185c:	dd04      	ble.n	11868 <__gethex+0x248>
   1185e:	4640      	mov	r0, r8
   11860:	4629      	mov	r1, r5
   11862:	f7fd fb8d 	bl	ef80 <__any_on>
   11866:	4607      	mov	r7, r0
   11868:	116b      	asrs	r3, r5, #5
   1186a:	2201      	movs	r2, #1
   1186c:	f005 051f 	and.w	r5, r5, #31
   11870:	4621      	mov	r1, r4
   11872:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
   11876:	40aa      	lsls	r2, r5
   11878:	4640      	mov	r0, r8
   1187a:	421a      	tst	r2, r3
   1187c:	bf18      	it	ne
   1187e:	f047 0702 	orrne.w	r7, r7, #2
   11882:	f7ff fe83 	bl	1158c <rshift>
   11886:	f8db 5004 	ldr.w	r5, [fp, #4]
   1188a:	1b36      	subs	r6, r6, r4
   1188c:	2402      	movs	r4, #2
   1188e:	2f00      	cmp	r7, #0
   11890:	d077      	beq.n	11982 <__gethex+0x362>
   11892:	f8db 300c 	ldr.w	r3, [fp, #12]
   11896:	2b02      	cmp	r3, #2
   11898:	d06c      	beq.n	11974 <__gethex+0x354>
   1189a:	2b03      	cmp	r3, #3
   1189c:	f000 80e9 	beq.w	11a72 <__gethex+0x452>
   118a0:	2b01      	cmp	r3, #1
   118a2:	d16c      	bne.n	1197e <__gethex+0x35e>
   118a4:	f017 0f02 	tst.w	r7, #2
   118a8:	d069      	beq.n	1197e <__gethex+0x35e>
   118aa:	f8da 3000 	ldr.w	r3, [sl]
   118ae:	431f      	orrs	r7, r3
   118b0:	f017 0f01 	tst.w	r7, #1
   118b4:	d063      	beq.n	1197e <__gethex+0x35e>
   118b6:	f8d8 7010 	ldr.w	r7, [r8, #16]
   118ba:	4653      	mov	r3, sl
   118bc:	2000      	movs	r0, #0
   118be:	eb08 0187 	add.w	r1, r8, r7, lsl #2
   118c2:	3114      	adds	r1, #20
   118c4:	681a      	ldr	r2, [r3, #0]
   118c6:	f1b2 3fff 	cmp.w	r2, #4294967295
   118ca:	f040 80ed 	bne.w	11aa8 <__gethex+0x488>
   118ce:	f843 0b04 	str.w	r0, [r3], #4
   118d2:	4299      	cmp	r1, r3
   118d4:	d8f6      	bhi.n	118c4 <__gethex+0x2a4>
   118d6:	f8d8 2008 	ldr.w	r2, [r8, #8]
   118da:	463b      	mov	r3, r7
   118dc:	4297      	cmp	r7, r2
   118de:	bfb8      	it	lt
   118e0:	46c2      	movlt	sl, r8
   118e2:	f280 80e4 	bge.w	11aae <__gethex+0x48e>
   118e6:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
   118ea:	46d0      	mov	r8, sl
   118ec:	3301      	adds	r3, #1
   118ee:	f8ca 3010 	str.w	r3, [sl, #16]
   118f2:	2301      	movs	r3, #1
   118f4:	6153      	str	r3, [r2, #20]
   118f6:	2c02      	cmp	r4, #2
   118f8:	f000 80a0 	beq.w	11a3c <__gethex+0x41c>
   118fc:	f8d8 3010 	ldr.w	r3, [r8, #16]
   11900:	429f      	cmp	r7, r3
   11902:	db0d      	blt.n	11920 <__gethex+0x300>
   11904:	f016 061f 	ands.w	r6, r6, #31
   11908:	f000 80a7 	beq.w	11a5a <__gethex+0x43a>
   1190c:	eb08 0787 	add.w	r7, r8, r7, lsl #2
   11910:	f1c6 0620 	rsb	r6, r6, #32
   11914:	6938      	ldr	r0, [r7, #16]
   11916:	f7fd f9d3 	bl	ecc0 <__hi0bits>
   1191a:	42b0      	cmp	r0, r6
   1191c:	f280 809d 	bge.w	11a5a <__gethex+0x43a>
   11920:	2101      	movs	r1, #1
   11922:	4640      	mov	r0, r8
   11924:	f7ff fe32 	bl	1158c <rshift>
   11928:	f8db 3008 	ldr.w	r3, [fp, #8]
   1192c:	3501      	adds	r5, #1
   1192e:	429d      	cmp	r5, r3
   11930:	f340 8093 	ble.w	11a5a <__gethex+0x43a>
   11934:	9801      	ldr	r0, [sp, #4]
   11936:	4641      	mov	r1, r8
   11938:	f7fd fb4e 	bl	efd8 <_Bfree>
   1193c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1193e:	2300      	movs	r3, #0
   11940:	24a3      	movs	r4, #163	; 0xa3
   11942:	6013      	str	r3, [r2, #0]
   11944:	e6cb      	b.n	116de <__gethex+0xbe>
   11946:	7873      	ldrb	r3, [r6, #1]
   11948:	1c77      	adds	r7, r6, #1
   1194a:	5cd5      	ldrb	r5, [r2, r3]
   1194c:	2d00      	cmp	r5, #0
   1194e:	d14c      	bne.n	119ea <__gethex+0x3ca>
   11950:	f04f 0801 	mov.w	r8, #1
   11954:	e6b6      	b.n	116c4 <__gethex+0xa4>
   11956:	2401      	movs	r4, #1
   11958:	e799      	b.n	1188e <__gethex+0x26e>
   1195a:	1b34      	subs	r4, r6, r4
   1195c:	4641      	mov	r1, r8
   1195e:	9801      	ldr	r0, [sp, #4]
   11960:	4622      	mov	r2, r4
   11962:	f7fd fc6f 	bl	f244 <__lshift>
   11966:	1b2d      	subs	r5, r5, r4
   11968:	4680      	mov	r8, r0
   1196a:	f100 0a14 	add.w	sl, r0, #20
   1196e:	e749      	b.n	11804 <__gethex+0x1e4>
   11970:	783b      	ldrb	r3, [r7, #0]
   11972:	e6a7      	b.n	116c4 <__gethex+0xa4>
   11974:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   11976:	f1c2 0301 	rsb	r3, r2, #1
   1197a:	2b00      	cmp	r3, #0
   1197c:	d19b      	bne.n	118b6 <__gethex+0x296>
   1197e:	f044 0410 	orr.w	r4, r4, #16
   11982:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   11984:	9a02      	ldr	r2, [sp, #8]
   11986:	f8c3 8000 	str.w	r8, [r3]
   1198a:	6015      	str	r5, [r2, #0]
   1198c:	e6a7      	b.n	116de <__gethex+0xbe>
   1198e:	2201      	movs	r2, #1
   11990:	9203      	str	r2, [sp, #12]
   11992:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   11996:	e6bb      	b.n	11710 <__gethex+0xf0>
   11998:	2300      	movs	r3, #0
   1199a:	9303      	str	r3, [sp, #12]
   1199c:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   119a0:	e6b6      	b.n	11710 <__gethex+0xf0>
   119a2:	1ba4      	subs	r4, r4, r6
   119a4:	4640      	mov	r0, r8
   119a6:	4621      	mov	r1, r4
   119a8:	f7fd faea 	bl	ef80 <__any_on>
   119ac:	4607      	mov	r7, r0
   119ae:	b1a0      	cbz	r0, 119da <__gethex+0x3ba>
   119b0:	1e61      	subs	r1, r4, #1
   119b2:	2701      	movs	r7, #1
   119b4:	f001 021f 	and.w	r2, r1, #31
   119b8:	114b      	asrs	r3, r1, #5
   119ba:	fa17 f202 	lsls.w	r2, r7, r2
   119be:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   119c2:	695b      	ldr	r3, [r3, #20]
   119c4:	421a      	tst	r2, r3
   119c6:	d008      	beq.n	119da <__gethex+0x3ba>
   119c8:	42b9      	cmp	r1, r7
   119ca:	dd4b      	ble.n	11a64 <__gethex+0x444>
   119cc:	3901      	subs	r1, #1
   119ce:	4640      	mov	r0, r8
   119d0:	f7fd fad6 	bl	ef80 <__any_on>
   119d4:	2800      	cmp	r0, #0
   119d6:	d045      	beq.n	11a64 <__gethex+0x444>
   119d8:	3702      	adds	r7, #2
   119da:	4640      	mov	r0, r8
   119dc:	4621      	mov	r1, r4
   119de:	f7ff fdd5 	bl	1158c <rshift>
   119e2:	192d      	adds	r5, r5, r4
   119e4:	e70f      	b.n	11806 <__gethex+0x1e6>
   119e6:	2000      	movs	r0, #0
   119e8:	e63a      	b.n	11660 <__gethex+0x40>
   119ea:	2b30      	cmp	r3, #48	; 0x30
   119ec:	463b      	mov	r3, r7
   119ee:	bf18      	it	ne
   119f0:	783a      	ldrbne	r2, [r7, #0]
   119f2:	d10d      	bne.n	11a10 <__gethex+0x3f0>
   119f4:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   119f8:	2a30      	cmp	r2, #48	; 0x30
   119fa:	d0fb      	beq.n	119f4 <__gethex+0x3d4>
   119fc:	5ca0      	ldrb	r0, [r4, r2]
   119fe:	b938      	cbnz	r0, 11a10 <__gethex+0x3f0>
   11a00:	f04f 0801 	mov.w	r8, #1
   11a04:	463d      	mov	r5, r7
   11a06:	461e      	mov	r6, r3
   11a08:	4640      	mov	r0, r8
   11a0a:	e639      	b.n	11680 <__gethex+0x60>
   11a0c:	2701      	movs	r7, #1
   11a0e:	e72b      	b.n	11868 <__gethex+0x248>
   11a10:	463d      	mov	r5, r7
   11a12:	461e      	mov	r6, r3
   11a14:	f04f 0800 	mov.w	r8, #0
   11a18:	2001      	movs	r0, #1
   11a1a:	e631      	b.n	11680 <__gethex+0x60>
   11a1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   11a1e:	2a00      	cmp	r2, #0
   11a20:	f47f af09 	bne.w	11836 <__gethex+0x216>
   11a24:	9a02      	ldr	r2, [sp, #8]
   11a26:	2462      	movs	r4, #98	; 0x62
   11a28:	6013      	str	r3, [r2, #0]
   11a2a:	2301      	movs	r3, #1
   11a2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   11a2e:	f8ca 3000 	str.w	r3, [sl]
   11a32:	f8c8 3010 	str.w	r3, [r8, #16]
   11a36:	f8c2 8000 	str.w	r8, [r2]
   11a3a:	e650      	b.n	116de <__gethex+0xbe>
   11a3c:	f8db 3000 	ldr.w	r3, [fp]
   11a40:	3b01      	subs	r3, #1
   11a42:	42b3      	cmp	r3, r6
   11a44:	d12e      	bne.n	11aa4 <__gethex+0x484>
   11a46:	1173      	asrs	r3, r6, #5
   11a48:	2201      	movs	r2, #1
   11a4a:	f006 061f 	and.w	r6, r6, #31
   11a4e:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   11a52:	40b2      	lsls	r2, r6
   11a54:	695b      	ldr	r3, [r3, #20]
   11a56:	421a      	tst	r2, r3
   11a58:	d024      	beq.n	11aa4 <__gethex+0x484>
   11a5a:	2421      	movs	r4, #33	; 0x21
   11a5c:	e791      	b.n	11982 <__gethex+0x362>
   11a5e:	46d4      	mov	ip, sl
   11a60:	2300      	movs	r3, #0
   11a62:	e6bb      	b.n	117dc <__gethex+0x1bc>
   11a64:	2702      	movs	r7, #2
   11a66:	e7b8      	b.n	119da <__gethex+0x3ba>
   11a68:	463d      	mov	r5, r7
   11a6a:	2d00      	cmp	r5, #0
   11a6c:	f47f ae27 	bne.w	116be <__gethex+0x9e>
   11a70:	e77e      	b.n	11970 <__gethex+0x350>
   11a72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   11a74:	2b00      	cmp	r3, #0
   11a76:	f47f af1e 	bne.w	118b6 <__gethex+0x296>
   11a7a:	e780      	b.n	1197e <__gethex+0x35e>
   11a7c:	42b4      	cmp	r4, r6
   11a7e:	f47f aeda 	bne.w	11836 <__gethex+0x216>
   11a82:	2e01      	cmp	r6, #1
   11a84:	ddce      	ble.n	11a24 <__gethex+0x404>
   11a86:	1e71      	subs	r1, r6, #1
   11a88:	4640      	mov	r0, r8
   11a8a:	f7fd fa79 	bl	ef80 <__any_on>
   11a8e:	2800      	cmp	r0, #0
   11a90:	f43f aed1 	beq.w	11836 <__gethex+0x216>
   11a94:	f8db 3004 	ldr.w	r3, [fp, #4]
   11a98:	e7c4      	b.n	11a24 <__gethex+0x404>
   11a9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   11a9c:	2a00      	cmp	r2, #0
   11a9e:	f43f aeca 	beq.w	11836 <__gethex+0x216>
   11aa2:	e7bf      	b.n	11a24 <__gethex+0x404>
   11aa4:	2422      	movs	r4, #34	; 0x22
   11aa6:	e76c      	b.n	11982 <__gethex+0x362>
   11aa8:	3201      	adds	r2, #1
   11aaa:	601a      	str	r2, [r3, #0]
   11aac:	e723      	b.n	118f6 <__gethex+0x2d6>
   11aae:	f8d8 1004 	ldr.w	r1, [r8, #4]
   11ab2:	9801      	ldr	r0, [sp, #4]
   11ab4:	3101      	adds	r1, #1
   11ab6:	f7fd faab 	bl	f010 <_Balloc>
   11aba:	f8d8 2010 	ldr.w	r2, [r8, #16]
   11abe:	f108 010c 	add.w	r1, r8, #12
   11ac2:	3202      	adds	r2, #2
   11ac4:	0092      	lsls	r2, r2, #2
   11ac6:	4682      	mov	sl, r0
   11ac8:	300c      	adds	r0, #12
   11aca:	f7fc ff67 	bl	e99c <memcpy>
   11ace:	9801      	ldr	r0, [sp, #4]
   11ad0:	4641      	mov	r1, r8
   11ad2:	f7fd fa81 	bl	efd8 <_Bfree>
   11ad6:	f8da 3010 	ldr.w	r3, [sl, #16]
   11ada:	e704      	b.n	118e6 <__gethex+0x2c6>

00011adc <__hexnan>:
   11adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ae0:	f240 6494 	movw	r4, #1684	; 0x694
   11ae4:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11ae8:	b085      	sub	sp, #20
   11aea:	460d      	mov	r5, r1
   11aec:	4691      	mov	r9, r2
   11aee:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   11af2:	9002      	str	r0, [sp, #8]
   11af4:	2b00      	cmp	r3, #0
   11af6:	f000 80af 	beq.w	11c58 <__hexnan+0x17c>
   11afa:	682a      	ldr	r2, [r5, #0]
   11afc:	9902      	ldr	r1, [sp, #8]
   11afe:	1153      	asrs	r3, r2, #5
   11b00:	f012 021f 	ands.w	r2, r2, #31
   11b04:	9203      	str	r2, [sp, #12]
   11b06:	eb09 0383 	add.w	r3, r9, r3, lsl #2
   11b0a:	680e      	ldr	r6, [r1, #0]
   11b0c:	bf18      	it	ne
   11b0e:	3304      	addne	r3, #4
   11b10:	2200      	movs	r2, #0
   11b12:	1f18      	subs	r0, r3, #4
   11b14:	4692      	mov	sl, r2
   11b16:	4680      	mov	r8, r0
   11b18:	4601      	mov	r1, r0
   11b1a:	4693      	mov	fp, r2
   11b1c:	4617      	mov	r7, r2
   11b1e:	9001      	str	r0, [sp, #4]
   11b20:	f843 2c04 	str.w	r2, [r3, #-4]
   11b24:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   11b28:	2b00      	cmp	r3, #0
   11b2a:	d035      	beq.n	11b98 <__hexnan+0xbc>
   11b2c:	5ce2      	ldrb	r2, [r4, r3]
   11b2e:	2a00      	cmp	r2, #0
   11b30:	d175      	bne.n	11c1e <__hexnan+0x142>
   11b32:	2b20      	cmp	r3, #32
   11b34:	f200 808a 	bhi.w	11c4c <__hexnan+0x170>
   11b38:	455f      	cmp	r7, fp
   11b3a:	ddf3      	ble.n	11b24 <__hexnan+0x48>
   11b3c:	4541      	cmp	r1, r8
   11b3e:	bf2c      	ite	cs
   11b40:	2300      	movcs	r3, #0
   11b42:	2301      	movcc	r3, #1
   11b44:	f1ba 0f07 	cmp.w	sl, #7
   11b48:	bfcc      	ite	gt
   11b4a:	2300      	movgt	r3, #0
   11b4c:	f003 0301 	andle.w	r3, r3, #1
   11b50:	b19b      	cbz	r3, 11b7a <__hexnan+0x9e>
   11b52:	f1ca 0508 	rsb	r5, sl, #8
   11b56:	680a      	ldr	r2, [r1, #0]
   11b58:	460b      	mov	r3, r1
   11b5a:	468c      	mov	ip, r1
   11b5c:	00ad      	lsls	r5, r5, #2
   11b5e:	f1c5 0a20 	rsb	sl, r5, #32
   11b62:	6859      	ldr	r1, [r3, #4]
   11b64:	fa01 f00a 	lsl.w	r0, r1, sl
   11b68:	4302      	orrs	r2, r0
   11b6a:	601a      	str	r2, [r3, #0]
   11b6c:	fa31 f205 	lsrs.w	r2, r1, r5
   11b70:	f843 2f04 	str.w	r2, [r3, #4]!
   11b74:	4598      	cmp	r8, r3
   11b76:	d8f4      	bhi.n	11b62 <__hexnan+0x86>
   11b78:	4661      	mov	r1, ip
   11b7a:	4549      	cmp	r1, r9
   11b7c:	bf98      	it	ls
   11b7e:	f04f 0a08 	movls.w	sl, #8
   11b82:	d9cf      	bls.n	11b24 <__hexnan+0x48>
   11b84:	2200      	movs	r2, #0
   11b86:	f841 2d04 	str.w	r2, [r1, #-4]!
   11b8a:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   11b8e:	46bb      	mov	fp, r7
   11b90:	4688      	mov	r8, r1
   11b92:	4692      	mov	sl, r2
   11b94:	2b00      	cmp	r3, #0
   11b96:	d1c9      	bne.n	11b2c <__hexnan+0x50>
   11b98:	2f00      	cmp	r7, #0
   11b9a:	d059      	beq.n	11c50 <__hexnan+0x174>
   11b9c:	4541      	cmp	r1, r8
   11b9e:	bf2c      	ite	cs
   11ba0:	2300      	movcs	r3, #0
   11ba2:	2301      	movcc	r3, #1
   11ba4:	f1ba 0f07 	cmp.w	sl, #7
   11ba8:	bfcc      	ite	gt
   11baa:	2300      	movgt	r3, #0
   11bac:	f003 0301 	andle.w	r3, r3, #1
   11bb0:	b19b      	cbz	r3, 11bda <__hexnan+0xfe>
   11bb2:	f1ca 0a08 	rsb	sl, sl, #8
   11bb6:	680a      	ldr	r2, [r1, #0]
   11bb8:	460b      	mov	r3, r1
   11bba:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
   11bbe:	f1ca 0420 	rsb	r4, sl, #32
   11bc2:	6858      	ldr	r0, [r3, #4]
   11bc4:	fa00 fc04 	lsl.w	ip, r0, r4
   11bc8:	ea42 020c 	orr.w	r2, r2, ip
   11bcc:	601a      	str	r2, [r3, #0]
   11bce:	fa20 f20a 	lsr.w	r2, r0, sl
   11bd2:	f843 2f04 	str.w	r2, [r3, #4]!
   11bd6:	4598      	cmp	r8, r3
   11bd8:	d8f3      	bhi.n	11bc2 <__hexnan+0xe6>
   11bda:	4589      	cmp	r9, r1
   11bdc:	d23f      	bcs.n	11c5e <__hexnan+0x182>
   11bde:	9801      	ldr	r0, [sp, #4]
   11be0:	464b      	mov	r3, r9
   11be2:	f851 2b04 	ldr.w	r2, [r1], #4
   11be6:	4288      	cmp	r0, r1
   11be8:	f843 2b04 	str.w	r2, [r3], #4
   11bec:	d2f9      	bcs.n	11be2 <__hexnan+0x106>
   11bee:	9901      	ldr	r1, [sp, #4]
   11bf0:	2200      	movs	r2, #0
   11bf2:	f843 2b04 	str.w	r2, [r3], #4
   11bf6:	4299      	cmp	r1, r3
   11bf8:	d2fb      	bcs.n	11bf2 <__hexnan+0x116>
   11bfa:	9801      	ldr	r0, [sp, #4]
   11bfc:	6803      	ldr	r3, [r0, #0]
   11bfe:	b963      	cbnz	r3, 11c1a <__hexnan+0x13e>
   11c00:	9901      	ldr	r1, [sp, #4]
   11c02:	4589      	cmp	r9, r1
   11c04:	bf18      	it	ne
   11c06:	9b01      	ldrne	r3, [sp, #4]
   11c08:	d102      	bne.n	11c10 <__hexnan+0x134>
   11c0a:	e037      	b.n	11c7c <__hexnan+0x1a0>
   11c0c:	4599      	cmp	r9, r3
   11c0e:	d035      	beq.n	11c7c <__hexnan+0x1a0>
   11c10:	f853 2c04 	ldr.w	r2, [r3, #-4]
   11c14:	3b04      	subs	r3, #4
   11c16:	2a00      	cmp	r2, #0
   11c18:	d0f8      	beq.n	11c0c <__hexnan+0x130>
   11c1a:	2005      	movs	r0, #5
   11c1c:	e019      	b.n	11c52 <__hexnan+0x176>
   11c1e:	f10a 0a01 	add.w	sl, sl, #1
   11c22:	3701      	adds	r7, #1
   11c24:	f1ba 0f08 	cmp.w	sl, #8
   11c28:	dc07      	bgt.n	11c3a <__hexnan+0x15e>
   11c2a:	680b      	ldr	r3, [r1, #0]
   11c2c:	011b      	lsls	r3, r3, #4
   11c2e:	f002 020f 	and.w	r2, r2, #15
   11c32:	ea43 0202 	orr.w	r2, r3, r2
   11c36:	600a      	str	r2, [r1, #0]
   11c38:	e774      	b.n	11b24 <__hexnan+0x48>
   11c3a:	4549      	cmp	r1, r9
   11c3c:	f67f af72 	bls.w	11b24 <__hexnan+0x48>
   11c40:	2300      	movs	r3, #0
   11c42:	f04f 0a01 	mov.w	sl, #1
   11c46:	f841 3d04 	str.w	r3, [r1, #-4]!
   11c4a:	e7f0      	b.n	11c2e <__hexnan+0x152>
   11c4c:	2b29      	cmp	r3, #41	; 0x29
   11c4e:	d01d      	beq.n	11c8c <__hexnan+0x1b0>
   11c50:	2004      	movs	r0, #4
   11c52:	b005      	add	sp, #20
   11c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11c58:	f7ff fc6c 	bl	11534 <__hexdig_init>
   11c5c:	e74d      	b.n	11afa <__hexnan+0x1e>
   11c5e:	9903      	ldr	r1, [sp, #12]
   11c60:	b189      	cbz	r1, 11c86 <__hexnan+0x1aa>
   11c62:	9801      	ldr	r0, [sp, #4]
   11c64:	f04f 31ff 	mov.w	r1, #4294967295
   11c68:	9b03      	ldr	r3, [sp, #12]
   11c6a:	f1c3 0220 	rsb	r2, r3, #32
   11c6e:	6803      	ldr	r3, [r0, #0]
   11c70:	fa31 f202 	lsrs.w	r2, r1, r2
   11c74:	ea02 0303 	and.w	r3, r2, r3
   11c78:	6003      	str	r3, [r0, #0]
   11c7a:	e7c0      	b.n	11bfe <__hexnan+0x122>
   11c7c:	2301      	movs	r3, #1
   11c7e:	2005      	movs	r0, #5
   11c80:	f8c9 3000 	str.w	r3, [r9]
   11c84:	e7e5      	b.n	11c52 <__hexnan+0x176>
   11c86:	9a01      	ldr	r2, [sp, #4]
   11c88:	6813      	ldr	r3, [r2, #0]
   11c8a:	e7b8      	b.n	11bfe <__hexnan+0x122>
   11c8c:	9b02      	ldr	r3, [sp, #8]
   11c8e:	3601      	adds	r6, #1
   11c90:	601e      	str	r6, [r3, #0]
   11c92:	2f00      	cmp	r7, #0
   11c94:	d182      	bne.n	11b9c <__hexnan+0xc0>
   11c96:	e7db      	b.n	11c50 <__hexnan+0x174>

00011c98 <_isatty_r>:
   11c98:	b538      	push	{r3, r4, r5, lr}
   11c9a:	f240 7494 	movw	r4, #1940	; 0x794
   11c9e:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11ca2:	4605      	mov	r5, r0
   11ca4:	4608      	mov	r0, r1
   11ca6:	2300      	movs	r3, #0
   11ca8:	6023      	str	r3, [r4, #0]
   11caa:	f7f5 fdd5 	bl	7858 <_isatty>
   11cae:	f1b0 3fff 	cmp.w	r0, #4294967295
   11cb2:	d000      	beq.n	11cb6 <_isatty_r+0x1e>
   11cb4:	bd38      	pop	{r3, r4, r5, pc}
   11cb6:	6823      	ldr	r3, [r4, #0]
   11cb8:	2b00      	cmp	r3, #0
   11cba:	d0fb      	beq.n	11cb4 <_isatty_r+0x1c>
   11cbc:	602b      	str	r3, [r5, #0]
   11cbe:	bd38      	pop	{r3, r4, r5, pc}

00011cc0 <_lseek_r>:
   11cc0:	b538      	push	{r3, r4, r5, lr}
   11cc2:	f240 7494 	movw	r4, #1940	; 0x794
   11cc6:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11cca:	4605      	mov	r5, r0
   11ccc:	4608      	mov	r0, r1
   11cce:	4611      	mov	r1, r2
   11cd0:	461a      	mov	r2, r3
   11cd2:	2300      	movs	r3, #0
   11cd4:	6023      	str	r3, [r4, #0]
   11cd6:	f7f5 fdef 	bl	78b8 <_lseek>
   11cda:	f1b0 3fff 	cmp.w	r0, #4294967295
   11cde:	d000      	beq.n	11ce2 <_lseek_r+0x22>
   11ce0:	bd38      	pop	{r3, r4, r5, pc}
   11ce2:	6823      	ldr	r3, [r4, #0]
   11ce4:	2b00      	cmp	r3, #0
   11ce6:	d0fb      	beq.n	11ce0 <_lseek_r+0x20>
   11ce8:	602b      	str	r3, [r5, #0]
   11cea:	bd38      	pop	{r3, r4, r5, pc}

00011cec <_read_r>:
   11cec:	b538      	push	{r3, r4, r5, lr}
   11cee:	f240 7494 	movw	r4, #1940	; 0x794
   11cf2:	f2c2 0400 	movt	r4, #8192	; 0x2000
   11cf6:	4605      	mov	r5, r0
   11cf8:	4608      	mov	r0, r1
   11cfa:	4611      	mov	r1, r2
   11cfc:	461a      	mov	r2, r3
   11cfe:	2300      	movs	r3, #0
   11d00:	6023      	str	r3, [r4, #0]
   11d02:	f7f5 fdf5 	bl	78f0 <_read>
   11d06:	f1b0 3fff 	cmp.w	r0, #4294967295
   11d0a:	d000      	beq.n	11d0e <_read_r+0x22>
   11d0c:	bd38      	pop	{r3, r4, r5, pc}
   11d0e:	6823      	ldr	r3, [r4, #0]
   11d10:	2b00      	cmp	r3, #0
   11d12:	d0fb      	beq.n	11d0c <_read_r+0x20>
   11d14:	602b      	str	r3, [r5, #0]
   11d16:	bd38      	pop	{r3, r4, r5, pc}

00011d18 <_wrapup_reent>:
   11d18:	b570      	push	{r4, r5, r6, lr}
   11d1a:	4604      	mov	r4, r0
   11d1c:	b188      	cbz	r0, 11d42 <_wrapup_reent+0x2a>
   11d1e:	f104 0248 	add.w	r2, r4, #72	; 0x48
   11d22:	6853      	ldr	r3, [r2, #4]
   11d24:	1e5d      	subs	r5, r3, #1
   11d26:	d407      	bmi.n	11d38 <_wrapup_reent+0x20>
   11d28:	3302      	adds	r3, #2
   11d2a:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   11d2e:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   11d32:	4798      	blx	r3
   11d34:	3d01      	subs	r5, #1
   11d36:	d5fa      	bpl.n	11d2e <_wrapup_reent+0x16>
   11d38:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   11d3a:	b10b      	cbz	r3, 11d40 <_wrapup_reent+0x28>
   11d3c:	4620      	mov	r0, r4
   11d3e:	4798      	blx	r3
   11d40:	bd70      	pop	{r4, r5, r6, pc}
   11d42:	f240 036c 	movw	r3, #108	; 0x6c
   11d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d4a:	681c      	ldr	r4, [r3, #0]
   11d4c:	e7e7      	b.n	11d1e <_wrapup_reent+0x6>
   11d4e:	bf00      	nop

00011d50 <cleanup_glue>:
   11d50:	b570      	push	{r4, r5, r6, lr}
   11d52:	460c      	mov	r4, r1
   11d54:	6809      	ldr	r1, [r1, #0]
   11d56:	4605      	mov	r5, r0
   11d58:	b109      	cbz	r1, 11d5e <cleanup_glue+0xe>
   11d5a:	f7ff fff9 	bl	11d50 <cleanup_glue>
   11d5e:	4628      	mov	r0, r5
   11d60:	4621      	mov	r1, r4
   11d62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   11d66:	f7fb bf33 	b.w	dbd0 <_free_r>
   11d6a:	bf00      	nop

00011d6c <_reclaim_reent>:
   11d6c:	f240 036c 	movw	r3, #108	; 0x6c
   11d70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d74:	b570      	push	{r4, r5, r6, lr}
   11d76:	681b      	ldr	r3, [r3, #0]
   11d78:	4605      	mov	r5, r0
   11d7a:	4298      	cmp	r0, r3
   11d7c:	d046      	beq.n	11e0c <_reclaim_reent+0xa0>
   11d7e:	6a43      	ldr	r3, [r0, #36]	; 0x24
   11d80:	4619      	mov	r1, r3
   11d82:	b1bb      	cbz	r3, 11db4 <_reclaim_reent+0x48>
   11d84:	68da      	ldr	r2, [r3, #12]
   11d86:	b1aa      	cbz	r2, 11db4 <_reclaim_reent+0x48>
   11d88:	2600      	movs	r6, #0
   11d8a:	5991      	ldr	r1, [r2, r6]
   11d8c:	b141      	cbz	r1, 11da0 <_reclaim_reent+0x34>
   11d8e:	680c      	ldr	r4, [r1, #0]
   11d90:	4628      	mov	r0, r5
   11d92:	f7fb ff1d 	bl	dbd0 <_free_r>
   11d96:	4621      	mov	r1, r4
   11d98:	2c00      	cmp	r4, #0
   11d9a:	d1f8      	bne.n	11d8e <_reclaim_reent+0x22>
   11d9c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   11d9e:	68da      	ldr	r2, [r3, #12]
   11da0:	3604      	adds	r6, #4
   11da2:	2e3c      	cmp	r6, #60	; 0x3c
   11da4:	d001      	beq.n	11daa <_reclaim_reent+0x3e>
   11da6:	68da      	ldr	r2, [r3, #12]
   11da8:	e7ef      	b.n	11d8a <_reclaim_reent+0x1e>
   11daa:	4611      	mov	r1, r2
   11dac:	4628      	mov	r0, r5
   11dae:	f7fb ff0f 	bl	dbd0 <_free_r>
   11db2:	6a69      	ldr	r1, [r5, #36]	; 0x24
   11db4:	6809      	ldr	r1, [r1, #0]
   11db6:	b111      	cbz	r1, 11dbe <_reclaim_reent+0x52>
   11db8:	4628      	mov	r0, r5
   11dba:	f7fb ff09 	bl	dbd0 <_free_r>
   11dbe:	6969      	ldr	r1, [r5, #20]
   11dc0:	b111      	cbz	r1, 11dc8 <_reclaim_reent+0x5c>
   11dc2:	4628      	mov	r0, r5
   11dc4:	f7fb ff04 	bl	dbd0 <_free_r>
   11dc8:	6a69      	ldr	r1, [r5, #36]	; 0x24
   11dca:	b111      	cbz	r1, 11dd2 <_reclaim_reent+0x66>
   11dcc:	4628      	mov	r0, r5
   11dce:	f7fb feff 	bl	dbd0 <_free_r>
   11dd2:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   11dd4:	b111      	cbz	r1, 11ddc <_reclaim_reent+0x70>
   11dd6:	4628      	mov	r0, r5
   11dd8:	f7fb fefa 	bl	dbd0 <_free_r>
   11ddc:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   11dde:	b111      	cbz	r1, 11de6 <_reclaim_reent+0x7a>
   11de0:	4628      	mov	r0, r5
   11de2:	f7fb fef5 	bl	dbd0 <_free_r>
   11de6:	6c29      	ldr	r1, [r5, #64]	; 0x40
   11de8:	b111      	cbz	r1, 11df0 <_reclaim_reent+0x84>
   11dea:	4628      	mov	r0, r5
   11dec:	f7fb fef0 	bl	dbd0 <_free_r>
   11df0:	6cab      	ldr	r3, [r5, #72]	; 0x48
   11df2:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   11df6:	b111      	cbz	r1, 11dfe <_reclaim_reent+0x92>
   11df8:	4628      	mov	r0, r5
   11dfa:	f7fb fee9 	bl	dbd0 <_free_r>
   11dfe:	6b69      	ldr	r1, [r5, #52]	; 0x34
   11e00:	b111      	cbz	r1, 11e08 <_reclaim_reent+0x9c>
   11e02:	4628      	mov	r0, r5
   11e04:	f7fb fee4 	bl	dbd0 <_free_r>
   11e08:	69ab      	ldr	r3, [r5, #24]
   11e0a:	b903      	cbnz	r3, 11e0e <_reclaim_reent+0xa2>
   11e0c:	bd70      	pop	{r4, r5, r6, pc}
   11e0e:	6aab      	ldr	r3, [r5, #40]	; 0x28
   11e10:	4628      	mov	r0, r5
   11e12:	4798      	blx	r3
   11e14:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   11e18:	2900      	cmp	r1, #0
   11e1a:	d0f7      	beq.n	11e0c <_reclaim_reent+0xa0>
   11e1c:	4628      	mov	r0, r5
   11e1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   11e22:	e795      	b.n	11d50 <cleanup_glue>
   11e24:	0000      	lsls	r0, r0, #0
	...

00011e28 <__aeabi_uidiv>:
   11e28:	1e4a      	subs	r2, r1, #1
   11e2a:	bf08      	it	eq
   11e2c:	4770      	bxeq	lr
   11e2e:	f0c0 8124 	bcc.w	1207a <__aeabi_uidiv+0x252>
   11e32:	4288      	cmp	r0, r1
   11e34:	f240 8116 	bls.w	12064 <__aeabi_uidiv+0x23c>
   11e38:	4211      	tst	r1, r2
   11e3a:	f000 8117 	beq.w	1206c <__aeabi_uidiv+0x244>
   11e3e:	fab0 f380 	clz	r3, r0
   11e42:	fab1 f281 	clz	r2, r1
   11e46:	eba2 0303 	sub.w	r3, r2, r3
   11e4a:	f1c3 031f 	rsb	r3, r3, #31
   11e4e:	a204      	add	r2, pc, #16	; (adr r2, 11e60 <__aeabi_uidiv+0x38>)
   11e50:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   11e54:	f04f 0200 	mov.w	r2, #0
   11e58:	469f      	mov	pc, r3
   11e5a:	bf00      	nop
   11e5c:	f3af 8000 	nop.w
   11e60:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   11e64:	bf00      	nop
   11e66:	eb42 0202 	adc.w	r2, r2, r2
   11e6a:	bf28      	it	cs
   11e6c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   11e70:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   11e74:	bf00      	nop
   11e76:	eb42 0202 	adc.w	r2, r2, r2
   11e7a:	bf28      	it	cs
   11e7c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   11e80:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   11e84:	bf00      	nop
   11e86:	eb42 0202 	adc.w	r2, r2, r2
   11e8a:	bf28      	it	cs
   11e8c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   11e90:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   11e94:	bf00      	nop
   11e96:	eb42 0202 	adc.w	r2, r2, r2
   11e9a:	bf28      	it	cs
   11e9c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   11ea0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   11ea4:	bf00      	nop
   11ea6:	eb42 0202 	adc.w	r2, r2, r2
   11eaa:	bf28      	it	cs
   11eac:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   11eb0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   11eb4:	bf00      	nop
   11eb6:	eb42 0202 	adc.w	r2, r2, r2
   11eba:	bf28      	it	cs
   11ebc:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   11ec0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   11ec4:	bf00      	nop
   11ec6:	eb42 0202 	adc.w	r2, r2, r2
   11eca:	bf28      	it	cs
   11ecc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   11ed0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   11ed4:	bf00      	nop
   11ed6:	eb42 0202 	adc.w	r2, r2, r2
   11eda:	bf28      	it	cs
   11edc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   11ee0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   11ee4:	bf00      	nop
   11ee6:	eb42 0202 	adc.w	r2, r2, r2
   11eea:	bf28      	it	cs
   11eec:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   11ef0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   11ef4:	bf00      	nop
   11ef6:	eb42 0202 	adc.w	r2, r2, r2
   11efa:	bf28      	it	cs
   11efc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   11f00:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   11f04:	bf00      	nop
   11f06:	eb42 0202 	adc.w	r2, r2, r2
   11f0a:	bf28      	it	cs
   11f0c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   11f10:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   11f14:	bf00      	nop
   11f16:	eb42 0202 	adc.w	r2, r2, r2
   11f1a:	bf28      	it	cs
   11f1c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   11f20:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   11f24:	bf00      	nop
   11f26:	eb42 0202 	adc.w	r2, r2, r2
   11f2a:	bf28      	it	cs
   11f2c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   11f30:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   11f34:	bf00      	nop
   11f36:	eb42 0202 	adc.w	r2, r2, r2
   11f3a:	bf28      	it	cs
   11f3c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   11f40:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   11f44:	bf00      	nop
   11f46:	eb42 0202 	adc.w	r2, r2, r2
   11f4a:	bf28      	it	cs
   11f4c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   11f50:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   11f54:	bf00      	nop
   11f56:	eb42 0202 	adc.w	r2, r2, r2
   11f5a:	bf28      	it	cs
   11f5c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   11f60:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   11f64:	bf00      	nop
   11f66:	eb42 0202 	adc.w	r2, r2, r2
   11f6a:	bf28      	it	cs
   11f6c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   11f70:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   11f74:	bf00      	nop
   11f76:	eb42 0202 	adc.w	r2, r2, r2
   11f7a:	bf28      	it	cs
   11f7c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   11f80:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   11f84:	bf00      	nop
   11f86:	eb42 0202 	adc.w	r2, r2, r2
   11f8a:	bf28      	it	cs
   11f8c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   11f90:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   11f94:	bf00      	nop
   11f96:	eb42 0202 	adc.w	r2, r2, r2
   11f9a:	bf28      	it	cs
   11f9c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   11fa0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   11fa4:	bf00      	nop
   11fa6:	eb42 0202 	adc.w	r2, r2, r2
   11faa:	bf28      	it	cs
   11fac:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   11fb0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   11fb4:	bf00      	nop
   11fb6:	eb42 0202 	adc.w	r2, r2, r2
   11fba:	bf28      	it	cs
   11fbc:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   11fc0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   11fc4:	bf00      	nop
   11fc6:	eb42 0202 	adc.w	r2, r2, r2
   11fca:	bf28      	it	cs
   11fcc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   11fd0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   11fd4:	bf00      	nop
   11fd6:	eb42 0202 	adc.w	r2, r2, r2
   11fda:	bf28      	it	cs
   11fdc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   11fe0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   11fe4:	bf00      	nop
   11fe6:	eb42 0202 	adc.w	r2, r2, r2
   11fea:	bf28      	it	cs
   11fec:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   11ff0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   11ff4:	bf00      	nop
   11ff6:	eb42 0202 	adc.w	r2, r2, r2
   11ffa:	bf28      	it	cs
   11ffc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   12000:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   12004:	bf00      	nop
   12006:	eb42 0202 	adc.w	r2, r2, r2
   1200a:	bf28      	it	cs
   1200c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   12010:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   12014:	bf00      	nop
   12016:	eb42 0202 	adc.w	r2, r2, r2
   1201a:	bf28      	it	cs
   1201c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   12020:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   12024:	bf00      	nop
   12026:	eb42 0202 	adc.w	r2, r2, r2
   1202a:	bf28      	it	cs
   1202c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   12030:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   12034:	bf00      	nop
   12036:	eb42 0202 	adc.w	r2, r2, r2
   1203a:	bf28      	it	cs
   1203c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   12040:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   12044:	bf00      	nop
   12046:	eb42 0202 	adc.w	r2, r2, r2
   1204a:	bf28      	it	cs
   1204c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   12050:	ebb0 0f01 	cmp.w	r0, r1
   12054:	bf00      	nop
   12056:	eb42 0202 	adc.w	r2, r2, r2
   1205a:	bf28      	it	cs
   1205c:	eba0 0001 	subcs.w	r0, r0, r1
   12060:	4610      	mov	r0, r2
   12062:	4770      	bx	lr
   12064:	bf0c      	ite	eq
   12066:	2001      	moveq	r0, #1
   12068:	2000      	movne	r0, #0
   1206a:	4770      	bx	lr
   1206c:	fab1 f281 	clz	r2, r1
   12070:	f1c2 021f 	rsb	r2, r2, #31
   12074:	fa20 f002 	lsr.w	r0, r0, r2
   12078:	4770      	bx	lr
   1207a:	b108      	cbz	r0, 12080 <__aeabi_uidiv+0x258>
   1207c:	f04f 30ff 	mov.w	r0, #4294967295
   12080:	f000 b80e 	b.w	120a0 <__aeabi_idiv0>

00012084 <__aeabi_uidivmod>:
   12084:	2900      	cmp	r1, #0
   12086:	d0f8      	beq.n	1207a <__aeabi_uidiv+0x252>
   12088:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   1208c:	f7ff fecc 	bl	11e28 <__aeabi_uidiv>
   12090:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   12094:	fb02 f300 	mul.w	r3, r2, r0
   12098:	eba1 0103 	sub.w	r1, r1, r3
   1209c:	4770      	bx	lr
   1209e:	bf00      	nop

000120a0 <__aeabi_idiv0>:
   120a0:	4770      	bx	lr
   120a2:	bf00      	nop

000120a4 <__gedf2>:
   120a4:	f04f 3cff 	mov.w	ip, #4294967295
   120a8:	e006      	b.n	120b8 <__cmpdf2+0x4>
   120aa:	bf00      	nop

000120ac <__ledf2>:
   120ac:	f04f 0c01 	mov.w	ip, #1
   120b0:	e002      	b.n	120b8 <__cmpdf2+0x4>
   120b2:	bf00      	nop

000120b4 <__cmpdf2>:
   120b4:	f04f 0c01 	mov.w	ip, #1
   120b8:	f84d cd04 	str.w	ip, [sp, #-4]!
   120bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   120c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   120c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   120c8:	bf18      	it	ne
   120ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   120ce:	d01b      	beq.n	12108 <__cmpdf2+0x54>
   120d0:	b001      	add	sp, #4
   120d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   120d6:	bf0c      	ite	eq
   120d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   120dc:	ea91 0f03 	teqne	r1, r3
   120e0:	bf02      	ittt	eq
   120e2:	ea90 0f02 	teqeq	r0, r2
   120e6:	2000      	moveq	r0, #0
   120e8:	4770      	bxeq	lr
   120ea:	f110 0f00 	cmn.w	r0, #0
   120ee:	ea91 0f03 	teq	r1, r3
   120f2:	bf58      	it	pl
   120f4:	4299      	cmppl	r1, r3
   120f6:	bf08      	it	eq
   120f8:	4290      	cmpeq	r0, r2
   120fa:	bf2c      	ite	cs
   120fc:	17d8      	asrcs	r0, r3, #31
   120fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   12102:	f040 0001 	orr.w	r0, r0, #1
   12106:	4770      	bx	lr
   12108:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1210c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   12110:	d102      	bne.n	12118 <__cmpdf2+0x64>
   12112:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   12116:	d107      	bne.n	12128 <__cmpdf2+0x74>
   12118:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1211c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   12120:	d1d6      	bne.n	120d0 <__cmpdf2+0x1c>
   12122:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   12126:	d0d3      	beq.n	120d0 <__cmpdf2+0x1c>
   12128:	f85d 0b04 	ldr.w	r0, [sp], #4
   1212c:	4770      	bx	lr
   1212e:	bf00      	nop

00012130 <__aeabi_cdrcmple>:
   12130:	4684      	mov	ip, r0
   12132:	4610      	mov	r0, r2
   12134:	4662      	mov	r2, ip
   12136:	468c      	mov	ip, r1
   12138:	4619      	mov	r1, r3
   1213a:	4663      	mov	r3, ip
   1213c:	e000      	b.n	12140 <__aeabi_cdcmpeq>
   1213e:	bf00      	nop

00012140 <__aeabi_cdcmpeq>:
   12140:	b501      	push	{r0, lr}
   12142:	f7ff ffb7 	bl	120b4 <__cmpdf2>
   12146:	2800      	cmp	r0, #0
   12148:	bf48      	it	mi
   1214a:	f110 0f00 	cmnmi.w	r0, #0
   1214e:	bd01      	pop	{r0, pc}

00012150 <__aeabi_dcmpeq>:
   12150:	f84d ed08 	str.w	lr, [sp, #-8]!
   12154:	f7ff fff4 	bl	12140 <__aeabi_cdcmpeq>
   12158:	bf0c      	ite	eq
   1215a:	2001      	moveq	r0, #1
   1215c:	2000      	movne	r0, #0
   1215e:	f85d fb08 	ldr.w	pc, [sp], #8
   12162:	bf00      	nop

00012164 <__aeabi_dcmplt>:
   12164:	f84d ed08 	str.w	lr, [sp, #-8]!
   12168:	f7ff ffea 	bl	12140 <__aeabi_cdcmpeq>
   1216c:	bf34      	ite	cc
   1216e:	2001      	movcc	r0, #1
   12170:	2000      	movcs	r0, #0
   12172:	f85d fb08 	ldr.w	pc, [sp], #8
   12176:	bf00      	nop

00012178 <__aeabi_dcmple>:
   12178:	f84d ed08 	str.w	lr, [sp, #-8]!
   1217c:	f7ff ffe0 	bl	12140 <__aeabi_cdcmpeq>
   12180:	bf94      	ite	ls
   12182:	2001      	movls	r0, #1
   12184:	2000      	movhi	r0, #0
   12186:	f85d fb08 	ldr.w	pc, [sp], #8
   1218a:	bf00      	nop

0001218c <__aeabi_dcmpge>:
   1218c:	f84d ed08 	str.w	lr, [sp, #-8]!
   12190:	f7ff ffce 	bl	12130 <__aeabi_cdrcmple>
   12194:	bf94      	ite	ls
   12196:	2001      	movls	r0, #1
   12198:	2000      	movhi	r0, #0
   1219a:	f85d fb08 	ldr.w	pc, [sp], #8
   1219e:	bf00      	nop

000121a0 <__aeabi_dcmpgt>:
   121a0:	f84d ed08 	str.w	lr, [sp, #-8]!
   121a4:	f7ff ffc4 	bl	12130 <__aeabi_cdrcmple>
   121a8:	bf34      	ite	cc
   121aa:	2001      	movcc	r0, #1
   121ac:	2000      	movcs	r0, #0
   121ae:	f85d fb08 	ldr.w	pc, [sp], #8
   121b2:	bf00      	nop

000121b4 <__aeabi_d2uiz>:
   121b4:	004a      	lsls	r2, r1, #1
   121b6:	d211      	bcs.n	121dc <__aeabi_d2uiz+0x28>
   121b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   121bc:	d211      	bcs.n	121e2 <__aeabi_d2uiz+0x2e>
   121be:	d50d      	bpl.n	121dc <__aeabi_d2uiz+0x28>
   121c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   121c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   121c8:	d40e      	bmi.n	121e8 <__aeabi_d2uiz+0x34>
   121ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   121ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   121d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   121d6:	fa23 f002 	lsr.w	r0, r3, r2
   121da:	4770      	bx	lr
   121dc:	f04f 0000 	mov.w	r0, #0
   121e0:	4770      	bx	lr
   121e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   121e6:	d102      	bne.n	121ee <__aeabi_d2uiz+0x3a>
   121e8:	f04f 30ff 	mov.w	r0, #4294967295
   121ec:	4770      	bx	lr
   121ee:	f04f 0000 	mov.w	r0, #0
   121f2:	4770      	bx	lr

000121f4 <__aeabi_d2f>:
   121f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
   121f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   121fc:	bf24      	itt	cs
   121fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   12202:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   12206:	d90d      	bls.n	12224 <__aeabi_d2f+0x30>
   12208:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   1220c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   12210:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   12214:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   12218:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   1221c:	bf08      	it	eq
   1221e:	f020 0001 	biceq.w	r0, r0, #1
   12222:	4770      	bx	lr
   12224:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   12228:	d121      	bne.n	1226e <__aeabi_d2f+0x7a>
   1222a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   1222e:	bfbc      	itt	lt
   12230:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   12234:	4770      	bxlt	lr
   12236:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1223a:	ea4f 5252 	mov.w	r2, r2, lsr #21
   1223e:	f1c2 0218 	rsb	r2, r2, #24
   12242:	f1c2 0c20 	rsb	ip, r2, #32
   12246:	fa10 f30c 	lsls.w	r3, r0, ip
   1224a:	fa20 f002 	lsr.w	r0, r0, r2
   1224e:	bf18      	it	ne
   12250:	f040 0001 	orrne.w	r0, r0, #1
   12254:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   12258:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   1225c:	fa03 fc0c 	lsl.w	ip, r3, ip
   12260:	ea40 000c 	orr.w	r0, r0, ip
   12264:	fa23 f302 	lsr.w	r3, r3, r2
   12268:	ea4f 0343 	mov.w	r3, r3, lsl #1
   1226c:	e7cc      	b.n	12208 <__aeabi_d2f+0x14>
   1226e:	ea7f 5362 	mvns.w	r3, r2, asr #21
   12272:	d107      	bne.n	12284 <__aeabi_d2f+0x90>
   12274:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   12278:	bf1e      	ittt	ne
   1227a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   1227e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   12282:	4770      	bxne	lr
   12284:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   12288:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   1228c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   12290:	4770      	bx	lr
   12292:	bf00      	nop

00012294 <__gesf2>:
   12294:	f04f 3cff 	mov.w	ip, #4294967295
   12298:	e006      	b.n	122a8 <__cmpsf2+0x4>
   1229a:	bf00      	nop

0001229c <__lesf2>:
   1229c:	f04f 0c01 	mov.w	ip, #1
   122a0:	e002      	b.n	122a8 <__cmpsf2+0x4>
   122a2:	bf00      	nop

000122a4 <__cmpsf2>:
   122a4:	f04f 0c01 	mov.w	ip, #1
   122a8:	f84d cd04 	str.w	ip, [sp, #-4]!
   122ac:	ea4f 0240 	mov.w	r2, r0, lsl #1
   122b0:	ea4f 0341 	mov.w	r3, r1, lsl #1
   122b4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   122b8:	bf18      	it	ne
   122ba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   122be:	d011      	beq.n	122e4 <__cmpsf2+0x40>
   122c0:	b001      	add	sp, #4
   122c2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   122c6:	bf18      	it	ne
   122c8:	ea90 0f01 	teqne	r0, r1
   122cc:	bf58      	it	pl
   122ce:	ebb2 0003 	subspl.w	r0, r2, r3
   122d2:	bf88      	it	hi
   122d4:	17c8      	asrhi	r0, r1, #31
   122d6:	bf38      	it	cc
   122d8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   122dc:	bf18      	it	ne
   122de:	f040 0001 	orrne.w	r0, r0, #1
   122e2:	4770      	bx	lr
   122e4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   122e8:	d102      	bne.n	122f0 <__cmpsf2+0x4c>
   122ea:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   122ee:	d105      	bne.n	122fc <__cmpsf2+0x58>
   122f0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   122f4:	d1e4      	bne.n	122c0 <__cmpsf2+0x1c>
   122f6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   122fa:	d0e1      	beq.n	122c0 <__cmpsf2+0x1c>
   122fc:	f85d 0b04 	ldr.w	r0, [sp], #4
   12300:	4770      	bx	lr
   12302:	bf00      	nop

00012304 <__aeabi_cfrcmple>:
   12304:	4684      	mov	ip, r0
   12306:	4608      	mov	r0, r1
   12308:	4661      	mov	r1, ip
   1230a:	e7ff      	b.n	1230c <__aeabi_cfcmpeq>

0001230c <__aeabi_cfcmpeq>:
   1230c:	b50f      	push	{r0, r1, r2, r3, lr}
   1230e:	f7ff ffc9 	bl	122a4 <__cmpsf2>
   12312:	2800      	cmp	r0, #0
   12314:	bf48      	it	mi
   12316:	f110 0f00 	cmnmi.w	r0, #0
   1231a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0001231c <__aeabi_fcmpeq>:
   1231c:	f84d ed08 	str.w	lr, [sp, #-8]!
   12320:	f7ff fff4 	bl	1230c <__aeabi_cfcmpeq>
   12324:	bf0c      	ite	eq
   12326:	2001      	moveq	r0, #1
   12328:	2000      	movne	r0, #0
   1232a:	f85d fb08 	ldr.w	pc, [sp], #8
   1232e:	bf00      	nop

00012330 <__aeabi_fcmplt>:
   12330:	f84d ed08 	str.w	lr, [sp, #-8]!
   12334:	f7ff ffea 	bl	1230c <__aeabi_cfcmpeq>
   12338:	bf34      	ite	cc
   1233a:	2001      	movcc	r0, #1
   1233c:	2000      	movcs	r0, #0
   1233e:	f85d fb08 	ldr.w	pc, [sp], #8
   12342:	bf00      	nop

00012344 <__aeabi_fcmple>:
   12344:	f84d ed08 	str.w	lr, [sp, #-8]!
   12348:	f7ff ffe0 	bl	1230c <__aeabi_cfcmpeq>
   1234c:	bf94      	ite	ls
   1234e:	2001      	movls	r0, #1
   12350:	2000      	movhi	r0, #0
   12352:	f85d fb08 	ldr.w	pc, [sp], #8
   12356:	bf00      	nop

00012358 <__aeabi_fcmpge>:
   12358:	f84d ed08 	str.w	lr, [sp, #-8]!
   1235c:	f7ff ffd2 	bl	12304 <__aeabi_cfrcmple>
   12360:	bf94      	ite	ls
   12362:	2001      	movls	r0, #1
   12364:	2000      	movhi	r0, #0
   12366:	f85d fb08 	ldr.w	pc, [sp], #8
   1236a:	bf00      	nop

0001236c <__aeabi_fcmpgt>:
   1236c:	f84d ed08 	str.w	lr, [sp, #-8]!
   12370:	f7ff ffc8 	bl	12304 <__aeabi_cfrcmple>
   12374:	bf34      	ite	cc
   12376:	2001      	movcc	r0, #1
   12378:	2000      	movcs	r0, #0
   1237a:	f85d fb08 	ldr.w	pc, [sp], #8
   1237e:	bf00      	nop

00012380 <__aeabi_uldivmod>:
   12380:	b94b      	cbnz	r3, 12396 <__aeabi_uldivmod+0x16>
   12382:	b942      	cbnz	r2, 12396 <__aeabi_uldivmod+0x16>
   12384:	2900      	cmp	r1, #0
   12386:	bf08      	it	eq
   12388:	2800      	cmpeq	r0, #0
   1238a:	d002      	beq.n	12392 <__aeabi_uldivmod+0x12>
   1238c:	f04f 31ff 	mov.w	r1, #4294967295
   12390:	4608      	mov	r0, r1
   12392:	f7ff be85 	b.w	120a0 <__aeabi_idiv0>
   12396:	b082      	sub	sp, #8
   12398:	46ec      	mov	ip, sp
   1239a:	e92d 5000 	stmdb	sp!, {ip, lr}
   1239e:	f000 f805 	bl	123ac <__gnu_uldivmod_helper>
   123a2:	f8dd e004 	ldr.w	lr, [sp, #4]
   123a6:	b002      	add	sp, #8
   123a8:	bc0c      	pop	{r2, r3}
   123aa:	4770      	bx	lr

000123ac <__gnu_uldivmod_helper>:
   123ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   123ae:	4614      	mov	r4, r2
   123b0:	461d      	mov	r5, r3
   123b2:	4606      	mov	r6, r0
   123b4:	460f      	mov	r7, r1
   123b6:	f000 f9d7 	bl	12768 <__udivdi3>
   123ba:	fb00 f505 	mul.w	r5, r0, r5
   123be:	fba0 2304 	umull	r2, r3, r0, r4
   123c2:	fb04 5401 	mla	r4, r4, r1, r5
   123c6:	18e3      	adds	r3, r4, r3
   123c8:	1ab6      	subs	r6, r6, r2
   123ca:	eb67 0703 	sbc.w	r7, r7, r3
   123ce:	9b06      	ldr	r3, [sp, #24]
   123d0:	e9c3 6700 	strd	r6, r7, [r3]
   123d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   123d6:	bf00      	nop

000123d8 <__gnu_ldivmod_helper>:
   123d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   123da:	4614      	mov	r4, r2
   123dc:	461d      	mov	r5, r3
   123de:	4606      	mov	r6, r0
   123e0:	460f      	mov	r7, r1
   123e2:	f000 f80f 	bl	12404 <__divdi3>
   123e6:	fb00 f505 	mul.w	r5, r0, r5
   123ea:	fba0 2304 	umull	r2, r3, r0, r4
   123ee:	fb04 5401 	mla	r4, r4, r1, r5
   123f2:	18e3      	adds	r3, r4, r3
   123f4:	1ab6      	subs	r6, r6, r2
   123f6:	eb67 0703 	sbc.w	r7, r7, r3
   123fa:	9b06      	ldr	r3, [sp, #24]
   123fc:	e9c3 6700 	strd	r6, r7, [r3]
   12400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12402:	bf00      	nop

00012404 <__divdi3>:
   12404:	2900      	cmp	r1, #0
   12406:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1240a:	b085      	sub	sp, #20
   1240c:	f2c0 80c8 	blt.w	125a0 <__divdi3+0x19c>
   12410:	2600      	movs	r6, #0
   12412:	2b00      	cmp	r3, #0
   12414:	f2c0 80bf 	blt.w	12596 <__divdi3+0x192>
   12418:	4689      	mov	r9, r1
   1241a:	4614      	mov	r4, r2
   1241c:	4605      	mov	r5, r0
   1241e:	469b      	mov	fp, r3
   12420:	2b00      	cmp	r3, #0
   12422:	d14a      	bne.n	124ba <__divdi3+0xb6>
   12424:	428a      	cmp	r2, r1
   12426:	d957      	bls.n	124d8 <__divdi3+0xd4>
   12428:	fab2 f382 	clz	r3, r2
   1242c:	b153      	cbz	r3, 12444 <__divdi3+0x40>
   1242e:	f1c3 0020 	rsb	r0, r3, #32
   12432:	fa01 f903 	lsl.w	r9, r1, r3
   12436:	fa25 f800 	lsr.w	r8, r5, r0
   1243a:	fa12 f403 	lsls.w	r4, r2, r3
   1243e:	409d      	lsls	r5, r3
   12440:	ea48 0909 	orr.w	r9, r8, r9
   12444:	0c27      	lsrs	r7, r4, #16
   12446:	4648      	mov	r0, r9
   12448:	4639      	mov	r1, r7
   1244a:	fa1f fb84 	uxth.w	fp, r4
   1244e:	f7ff fceb 	bl	11e28 <__aeabi_uidiv>
   12452:	4639      	mov	r1, r7
   12454:	4682      	mov	sl, r0
   12456:	4648      	mov	r0, r9
   12458:	f7ff fe14 	bl	12084 <__aeabi_uidivmod>
   1245c:	0c2a      	lsrs	r2, r5, #16
   1245e:	fb0b f30a 	mul.w	r3, fp, sl
   12462:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   12466:	454b      	cmp	r3, r9
   12468:	d909      	bls.n	1247e <__divdi3+0x7a>
   1246a:	eb19 0904 	adds.w	r9, r9, r4
   1246e:	f10a 3aff 	add.w	sl, sl, #4294967295
   12472:	d204      	bcs.n	1247e <__divdi3+0x7a>
   12474:	454b      	cmp	r3, r9
   12476:	bf84      	itt	hi
   12478:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1247c:	44a1      	addhi	r9, r4
   1247e:	ebc3 0909 	rsb	r9, r3, r9
   12482:	4639      	mov	r1, r7
   12484:	4648      	mov	r0, r9
   12486:	b2ad      	uxth	r5, r5
   12488:	f7ff fcce 	bl	11e28 <__aeabi_uidiv>
   1248c:	4639      	mov	r1, r7
   1248e:	4680      	mov	r8, r0
   12490:	4648      	mov	r0, r9
   12492:	f7ff fdf7 	bl	12084 <__aeabi_uidivmod>
   12496:	fb0b fb08 	mul.w	fp, fp, r8
   1249a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1249e:	45ab      	cmp	fp, r5
   124a0:	d907      	bls.n	124b2 <__divdi3+0xae>
   124a2:	192d      	adds	r5, r5, r4
   124a4:	f108 38ff 	add.w	r8, r8, #4294967295
   124a8:	d203      	bcs.n	124b2 <__divdi3+0xae>
   124aa:	45ab      	cmp	fp, r5
   124ac:	bf88      	it	hi
   124ae:	f108 38ff 	addhi.w	r8, r8, #4294967295
   124b2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   124b6:	2700      	movs	r7, #0
   124b8:	e003      	b.n	124c2 <__divdi3+0xbe>
   124ba:	428b      	cmp	r3, r1
   124bc:	d957      	bls.n	1256e <__divdi3+0x16a>
   124be:	2700      	movs	r7, #0
   124c0:	46b8      	mov	r8, r7
   124c2:	4642      	mov	r2, r8
   124c4:	463b      	mov	r3, r7
   124c6:	b116      	cbz	r6, 124ce <__divdi3+0xca>
   124c8:	4252      	negs	r2, r2
   124ca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   124ce:	4619      	mov	r1, r3
   124d0:	4610      	mov	r0, r2
   124d2:	b005      	add	sp, #20
   124d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   124d8:	b922      	cbnz	r2, 124e4 <__divdi3+0xe0>
   124da:	4611      	mov	r1, r2
   124dc:	2001      	movs	r0, #1
   124de:	f7ff fca3 	bl	11e28 <__aeabi_uidiv>
   124e2:	4604      	mov	r4, r0
   124e4:	fab4 f884 	clz	r8, r4
   124e8:	f1b8 0f00 	cmp.w	r8, #0
   124ec:	d15e      	bne.n	125ac <__divdi3+0x1a8>
   124ee:	ebc4 0809 	rsb	r8, r4, r9
   124f2:	0c27      	lsrs	r7, r4, #16
   124f4:	fa1f f984 	uxth.w	r9, r4
   124f8:	2101      	movs	r1, #1
   124fa:	9102      	str	r1, [sp, #8]
   124fc:	4639      	mov	r1, r7
   124fe:	4640      	mov	r0, r8
   12500:	f7ff fc92 	bl	11e28 <__aeabi_uidiv>
   12504:	4639      	mov	r1, r7
   12506:	4682      	mov	sl, r0
   12508:	4640      	mov	r0, r8
   1250a:	f7ff fdbb 	bl	12084 <__aeabi_uidivmod>
   1250e:	ea4f 4815 	mov.w	r8, r5, lsr #16
   12512:	fb09 f30a 	mul.w	r3, r9, sl
   12516:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   1251a:	455b      	cmp	r3, fp
   1251c:	d909      	bls.n	12532 <__divdi3+0x12e>
   1251e:	eb1b 0b04 	adds.w	fp, fp, r4
   12522:	f10a 3aff 	add.w	sl, sl, #4294967295
   12526:	d204      	bcs.n	12532 <__divdi3+0x12e>
   12528:	455b      	cmp	r3, fp
   1252a:	bf84      	itt	hi
   1252c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   12530:	44a3      	addhi	fp, r4
   12532:	ebc3 0b0b 	rsb	fp, r3, fp
   12536:	4639      	mov	r1, r7
   12538:	4658      	mov	r0, fp
   1253a:	b2ad      	uxth	r5, r5
   1253c:	f7ff fc74 	bl	11e28 <__aeabi_uidiv>
   12540:	4639      	mov	r1, r7
   12542:	4680      	mov	r8, r0
   12544:	4658      	mov	r0, fp
   12546:	f7ff fd9d 	bl	12084 <__aeabi_uidivmod>
   1254a:	fb09 f908 	mul.w	r9, r9, r8
   1254e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   12552:	45a9      	cmp	r9, r5
   12554:	d907      	bls.n	12566 <__divdi3+0x162>
   12556:	192d      	adds	r5, r5, r4
   12558:	f108 38ff 	add.w	r8, r8, #4294967295
   1255c:	d203      	bcs.n	12566 <__divdi3+0x162>
   1255e:	45a9      	cmp	r9, r5
   12560:	bf88      	it	hi
   12562:	f108 38ff 	addhi.w	r8, r8, #4294967295
   12566:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1256a:	9f02      	ldr	r7, [sp, #8]
   1256c:	e7a9      	b.n	124c2 <__divdi3+0xbe>
   1256e:	fab3 f783 	clz	r7, r3
   12572:	2f00      	cmp	r7, #0
   12574:	d168      	bne.n	12648 <__divdi3+0x244>
   12576:	428b      	cmp	r3, r1
   12578:	bf2c      	ite	cs
   1257a:	f04f 0900 	movcs.w	r9, #0
   1257e:	f04f 0901 	movcc.w	r9, #1
   12582:	4282      	cmp	r2, r0
   12584:	bf8c      	ite	hi
   12586:	464c      	movhi	r4, r9
   12588:	f049 0401 	orrls.w	r4, r9, #1
   1258c:	2c00      	cmp	r4, #0
   1258e:	d096      	beq.n	124be <__divdi3+0xba>
   12590:	f04f 0801 	mov.w	r8, #1
   12594:	e795      	b.n	124c2 <__divdi3+0xbe>
   12596:	4252      	negs	r2, r2
   12598:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1259c:	43f6      	mvns	r6, r6
   1259e:	e73b      	b.n	12418 <__divdi3+0x14>
   125a0:	4240      	negs	r0, r0
   125a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   125a6:	f04f 36ff 	mov.w	r6, #4294967295
   125aa:	e732      	b.n	12412 <__divdi3+0xe>
   125ac:	fa04 f408 	lsl.w	r4, r4, r8
   125b0:	f1c8 0720 	rsb	r7, r8, #32
   125b4:	fa35 f307 	lsrs.w	r3, r5, r7
   125b8:	fa29 fa07 	lsr.w	sl, r9, r7
   125bc:	0c27      	lsrs	r7, r4, #16
   125be:	fa09 fb08 	lsl.w	fp, r9, r8
   125c2:	4639      	mov	r1, r7
   125c4:	4650      	mov	r0, sl
   125c6:	ea43 020b 	orr.w	r2, r3, fp
   125ca:	9202      	str	r2, [sp, #8]
   125cc:	f7ff fc2c 	bl	11e28 <__aeabi_uidiv>
   125d0:	4639      	mov	r1, r7
   125d2:	fa1f f984 	uxth.w	r9, r4
   125d6:	4683      	mov	fp, r0
   125d8:	4650      	mov	r0, sl
   125da:	f7ff fd53 	bl	12084 <__aeabi_uidivmod>
   125de:	9802      	ldr	r0, [sp, #8]
   125e0:	fb09 f20b 	mul.w	r2, r9, fp
   125e4:	0c03      	lsrs	r3, r0, #16
   125e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   125ea:	429a      	cmp	r2, r3
   125ec:	d904      	bls.n	125f8 <__divdi3+0x1f4>
   125ee:	191b      	adds	r3, r3, r4
   125f0:	f10b 3bff 	add.w	fp, fp, #4294967295
   125f4:	f0c0 80b1 	bcc.w	1275a <__divdi3+0x356>
   125f8:	1a9b      	subs	r3, r3, r2
   125fa:	4639      	mov	r1, r7
   125fc:	4618      	mov	r0, r3
   125fe:	9301      	str	r3, [sp, #4]
   12600:	f7ff fc12 	bl	11e28 <__aeabi_uidiv>
   12604:	9901      	ldr	r1, [sp, #4]
   12606:	4682      	mov	sl, r0
   12608:	4608      	mov	r0, r1
   1260a:	4639      	mov	r1, r7
   1260c:	f7ff fd3a 	bl	12084 <__aeabi_uidivmod>
   12610:	f8dd c008 	ldr.w	ip, [sp, #8]
   12614:	fb09 f30a 	mul.w	r3, r9, sl
   12618:	fa1f f08c 	uxth.w	r0, ip
   1261c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   12620:	4293      	cmp	r3, r2
   12622:	d908      	bls.n	12636 <__divdi3+0x232>
   12624:	1912      	adds	r2, r2, r4
   12626:	f10a 3aff 	add.w	sl, sl, #4294967295
   1262a:	d204      	bcs.n	12636 <__divdi3+0x232>
   1262c:	4293      	cmp	r3, r2
   1262e:	bf84      	itt	hi
   12630:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   12634:	1912      	addhi	r2, r2, r4
   12636:	fa05 f508 	lsl.w	r5, r5, r8
   1263a:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   1263e:	ebc3 0802 	rsb	r8, r3, r2
   12642:	f8cd e008 	str.w	lr, [sp, #8]
   12646:	e759      	b.n	124fc <__divdi3+0xf8>
   12648:	f1c7 0020 	rsb	r0, r7, #32
   1264c:	fa03 fa07 	lsl.w	sl, r3, r7
   12650:	40c2      	lsrs	r2, r0
   12652:	fa35 f300 	lsrs.w	r3, r5, r0
   12656:	ea42 0b0a 	orr.w	fp, r2, sl
   1265a:	fa21 f800 	lsr.w	r8, r1, r0
   1265e:	fa01 f907 	lsl.w	r9, r1, r7
   12662:	4640      	mov	r0, r8
   12664:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   12668:	ea43 0109 	orr.w	r1, r3, r9
   1266c:	9102      	str	r1, [sp, #8]
   1266e:	4651      	mov	r1, sl
   12670:	fa1f f28b 	uxth.w	r2, fp
   12674:	9203      	str	r2, [sp, #12]
   12676:	f7ff fbd7 	bl	11e28 <__aeabi_uidiv>
   1267a:	4651      	mov	r1, sl
   1267c:	4681      	mov	r9, r0
   1267e:	4640      	mov	r0, r8
   12680:	f7ff fd00 	bl	12084 <__aeabi_uidivmod>
   12684:	9b03      	ldr	r3, [sp, #12]
   12686:	f8dd c008 	ldr.w	ip, [sp, #8]
   1268a:	fb03 f209 	mul.w	r2, r3, r9
   1268e:	ea4f 401c 	mov.w	r0, ip, lsr #16
   12692:	fa14 f307 	lsls.w	r3, r4, r7
   12696:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   1269a:	42a2      	cmp	r2, r4
   1269c:	d904      	bls.n	126a8 <__divdi3+0x2a4>
   1269e:	eb14 040b 	adds.w	r4, r4, fp
   126a2:	f109 39ff 	add.w	r9, r9, #4294967295
   126a6:	d352      	bcc.n	1274e <__divdi3+0x34a>
   126a8:	1aa4      	subs	r4, r4, r2
   126aa:	4651      	mov	r1, sl
   126ac:	4620      	mov	r0, r4
   126ae:	9301      	str	r3, [sp, #4]
   126b0:	f7ff fbba 	bl	11e28 <__aeabi_uidiv>
   126b4:	4651      	mov	r1, sl
   126b6:	4680      	mov	r8, r0
   126b8:	4620      	mov	r0, r4
   126ba:	f7ff fce3 	bl	12084 <__aeabi_uidivmod>
   126be:	9803      	ldr	r0, [sp, #12]
   126c0:	f8dd c008 	ldr.w	ip, [sp, #8]
   126c4:	fb00 f208 	mul.w	r2, r0, r8
   126c8:	fa1f f38c 	uxth.w	r3, ip
   126cc:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   126d0:	9b01      	ldr	r3, [sp, #4]
   126d2:	4282      	cmp	r2, r0
   126d4:	d904      	bls.n	126e0 <__divdi3+0x2dc>
   126d6:	eb10 000b 	adds.w	r0, r0, fp
   126da:	f108 38ff 	add.w	r8, r8, #4294967295
   126de:	d330      	bcc.n	12742 <__divdi3+0x33e>
   126e0:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   126e4:	fa1f fc83 	uxth.w	ip, r3
   126e8:	0c1b      	lsrs	r3, r3, #16
   126ea:	1a80      	subs	r0, r0, r2
   126ec:	fa1f fe88 	uxth.w	lr, r8
   126f0:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   126f4:	fb0c f90e 	mul.w	r9, ip, lr
   126f8:	fb0c fc0a 	mul.w	ip, ip, sl
   126fc:	fb03 c10e 	mla	r1, r3, lr, ip
   12700:	fb03 f20a 	mul.w	r2, r3, sl
   12704:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   12708:	458c      	cmp	ip, r1
   1270a:	bf88      	it	hi
   1270c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   12710:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   12714:	4570      	cmp	r0, lr
   12716:	d310      	bcc.n	1273a <__divdi3+0x336>
   12718:	fa1f f989 	uxth.w	r9, r9
   1271c:	fa05 f707 	lsl.w	r7, r5, r7
   12720:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   12724:	bf14      	ite	ne
   12726:	2200      	movne	r2, #0
   12728:	2201      	moveq	r2, #1
   1272a:	4287      	cmp	r7, r0
   1272c:	bf2c      	ite	cs
   1272e:	2700      	movcs	r7, #0
   12730:	f002 0701 	andcc.w	r7, r2, #1
   12734:	2f00      	cmp	r7, #0
   12736:	f43f aec4 	beq.w	124c2 <__divdi3+0xbe>
   1273a:	f108 38ff 	add.w	r8, r8, #4294967295
   1273e:	2700      	movs	r7, #0
   12740:	e6bf      	b.n	124c2 <__divdi3+0xbe>
   12742:	4282      	cmp	r2, r0
   12744:	bf84      	itt	hi
   12746:	4458      	addhi	r0, fp
   12748:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1274c:	e7c8      	b.n	126e0 <__divdi3+0x2dc>
   1274e:	42a2      	cmp	r2, r4
   12750:	bf84      	itt	hi
   12752:	f109 39ff 	addhi.w	r9, r9, #4294967295
   12756:	445c      	addhi	r4, fp
   12758:	e7a6      	b.n	126a8 <__divdi3+0x2a4>
   1275a:	429a      	cmp	r2, r3
   1275c:	bf84      	itt	hi
   1275e:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   12762:	191b      	addhi	r3, r3, r4
   12764:	e748      	b.n	125f8 <__divdi3+0x1f4>
   12766:	bf00      	nop

00012768 <__udivdi3>:
   12768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1276c:	460c      	mov	r4, r1
   1276e:	b083      	sub	sp, #12
   12770:	4680      	mov	r8, r0
   12772:	4616      	mov	r6, r2
   12774:	4689      	mov	r9, r1
   12776:	461f      	mov	r7, r3
   12778:	4615      	mov	r5, r2
   1277a:	468a      	mov	sl, r1
   1277c:	2b00      	cmp	r3, #0
   1277e:	d14b      	bne.n	12818 <__udivdi3+0xb0>
   12780:	428a      	cmp	r2, r1
   12782:	d95c      	bls.n	1283e <__udivdi3+0xd6>
   12784:	fab2 f382 	clz	r3, r2
   12788:	b15b      	cbz	r3, 127a2 <__udivdi3+0x3a>
   1278a:	f1c3 0020 	rsb	r0, r3, #32
   1278e:	fa01 fa03 	lsl.w	sl, r1, r3
   12792:	fa28 f200 	lsr.w	r2, r8, r0
   12796:	fa16 f503 	lsls.w	r5, r6, r3
   1279a:	fa08 f803 	lsl.w	r8, r8, r3
   1279e:	ea42 0a0a 	orr.w	sl, r2, sl
   127a2:	0c2e      	lsrs	r6, r5, #16
   127a4:	4650      	mov	r0, sl
   127a6:	4631      	mov	r1, r6
   127a8:	b2af      	uxth	r7, r5
   127aa:	f7ff fb3d 	bl	11e28 <__aeabi_uidiv>
   127ae:	4631      	mov	r1, r6
   127b0:	ea4f 4418 	mov.w	r4, r8, lsr #16
   127b4:	4681      	mov	r9, r0
   127b6:	4650      	mov	r0, sl
   127b8:	f7ff fc64 	bl	12084 <__aeabi_uidivmod>
   127bc:	fb07 f309 	mul.w	r3, r7, r9
   127c0:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   127c4:	4553      	cmp	r3, sl
   127c6:	d909      	bls.n	127dc <__udivdi3+0x74>
   127c8:	eb1a 0a05 	adds.w	sl, sl, r5
   127cc:	f109 39ff 	add.w	r9, r9, #4294967295
   127d0:	d204      	bcs.n	127dc <__udivdi3+0x74>
   127d2:	4553      	cmp	r3, sl
   127d4:	bf84      	itt	hi
   127d6:	f109 39ff 	addhi.w	r9, r9, #4294967295
   127da:	44aa      	addhi	sl, r5
   127dc:	ebc3 0a0a 	rsb	sl, r3, sl
   127e0:	4631      	mov	r1, r6
   127e2:	4650      	mov	r0, sl
   127e4:	fa1f f888 	uxth.w	r8, r8
   127e8:	f7ff fb1e 	bl	11e28 <__aeabi_uidiv>
   127ec:	4631      	mov	r1, r6
   127ee:	4604      	mov	r4, r0
   127f0:	4650      	mov	r0, sl
   127f2:	f7ff fc47 	bl	12084 <__aeabi_uidivmod>
   127f6:	fb07 f704 	mul.w	r7, r7, r4
   127fa:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   127fe:	4547      	cmp	r7, r8
   12800:	d906      	bls.n	12810 <__udivdi3+0xa8>
   12802:	3c01      	subs	r4, #1
   12804:	eb18 0805 	adds.w	r8, r8, r5
   12808:	d202      	bcs.n	12810 <__udivdi3+0xa8>
   1280a:	4547      	cmp	r7, r8
   1280c:	bf88      	it	hi
   1280e:	3c01      	subhi	r4, #1
   12810:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   12814:	2600      	movs	r6, #0
   12816:	e05c      	b.n	128d2 <__udivdi3+0x16a>
   12818:	428b      	cmp	r3, r1
   1281a:	d858      	bhi.n	128ce <__udivdi3+0x166>
   1281c:	fab3 f683 	clz	r6, r3
   12820:	2e00      	cmp	r6, #0
   12822:	d15b      	bne.n	128dc <__udivdi3+0x174>
   12824:	428b      	cmp	r3, r1
   12826:	bf2c      	ite	cs
   12828:	2200      	movcs	r2, #0
   1282a:	2201      	movcc	r2, #1
   1282c:	4285      	cmp	r5, r0
   1282e:	bf8c      	ite	hi
   12830:	4615      	movhi	r5, r2
   12832:	f042 0501 	orrls.w	r5, r2, #1
   12836:	2d00      	cmp	r5, #0
   12838:	d049      	beq.n	128ce <__udivdi3+0x166>
   1283a:	2401      	movs	r4, #1
   1283c:	e049      	b.n	128d2 <__udivdi3+0x16a>
   1283e:	b922      	cbnz	r2, 1284a <__udivdi3+0xe2>
   12840:	4611      	mov	r1, r2
   12842:	2001      	movs	r0, #1
   12844:	f7ff faf0 	bl	11e28 <__aeabi_uidiv>
   12848:	4605      	mov	r5, r0
   1284a:	fab5 f685 	clz	r6, r5
   1284e:	2e00      	cmp	r6, #0
   12850:	f040 80ba 	bne.w	129c8 <__udivdi3+0x260>
   12854:	1b64      	subs	r4, r4, r5
   12856:	0c2f      	lsrs	r7, r5, #16
   12858:	fa1f fa85 	uxth.w	sl, r5
   1285c:	2601      	movs	r6, #1
   1285e:	4639      	mov	r1, r7
   12860:	4620      	mov	r0, r4
   12862:	f7ff fae1 	bl	11e28 <__aeabi_uidiv>
   12866:	4639      	mov	r1, r7
   12868:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   1286c:	4681      	mov	r9, r0
   1286e:	4620      	mov	r0, r4
   12870:	f7ff fc08 	bl	12084 <__aeabi_uidivmod>
   12874:	fb0a f309 	mul.w	r3, sl, r9
   12878:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   1287c:	455b      	cmp	r3, fp
   1287e:	d909      	bls.n	12894 <__udivdi3+0x12c>
   12880:	eb1b 0b05 	adds.w	fp, fp, r5
   12884:	f109 39ff 	add.w	r9, r9, #4294967295
   12888:	d204      	bcs.n	12894 <__udivdi3+0x12c>
   1288a:	455b      	cmp	r3, fp
   1288c:	bf84      	itt	hi
   1288e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   12892:	44ab      	addhi	fp, r5
   12894:	ebc3 0b0b 	rsb	fp, r3, fp
   12898:	4639      	mov	r1, r7
   1289a:	4658      	mov	r0, fp
   1289c:	fa1f f888 	uxth.w	r8, r8
   128a0:	f7ff fac2 	bl	11e28 <__aeabi_uidiv>
   128a4:	4639      	mov	r1, r7
   128a6:	4604      	mov	r4, r0
   128a8:	4658      	mov	r0, fp
   128aa:	f7ff fbeb 	bl	12084 <__aeabi_uidivmod>
   128ae:	fb0a fa04 	mul.w	sl, sl, r4
   128b2:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   128b6:	45c2      	cmp	sl, r8
   128b8:	d906      	bls.n	128c8 <__udivdi3+0x160>
   128ba:	3c01      	subs	r4, #1
   128bc:	eb18 0805 	adds.w	r8, r8, r5
   128c0:	d202      	bcs.n	128c8 <__udivdi3+0x160>
   128c2:	45c2      	cmp	sl, r8
   128c4:	bf88      	it	hi
   128c6:	3c01      	subhi	r4, #1
   128c8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   128cc:	e001      	b.n	128d2 <__udivdi3+0x16a>
   128ce:	2600      	movs	r6, #0
   128d0:	4634      	mov	r4, r6
   128d2:	4631      	mov	r1, r6
   128d4:	4620      	mov	r0, r4
   128d6:	b003      	add	sp, #12
   128d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128dc:	f1c6 0020 	rsb	r0, r6, #32
   128e0:	40b3      	lsls	r3, r6
   128e2:	fa32 f700 	lsrs.w	r7, r2, r0
   128e6:	fa21 fb00 	lsr.w	fp, r1, r0
   128ea:	431f      	orrs	r7, r3
   128ec:	fa14 f206 	lsls.w	r2, r4, r6
   128f0:	fa28 f100 	lsr.w	r1, r8, r0
   128f4:	4658      	mov	r0, fp
   128f6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   128fa:	4311      	orrs	r1, r2
   128fc:	9100      	str	r1, [sp, #0]
   128fe:	4651      	mov	r1, sl
   12900:	b2bb      	uxth	r3, r7
   12902:	9301      	str	r3, [sp, #4]
   12904:	f7ff fa90 	bl	11e28 <__aeabi_uidiv>
   12908:	4651      	mov	r1, sl
   1290a:	40b5      	lsls	r5, r6
   1290c:	4681      	mov	r9, r0
   1290e:	4658      	mov	r0, fp
   12910:	f7ff fbb8 	bl	12084 <__aeabi_uidivmod>
   12914:	9c01      	ldr	r4, [sp, #4]
   12916:	9800      	ldr	r0, [sp, #0]
   12918:	fb04 f309 	mul.w	r3, r4, r9
   1291c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   12920:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   12924:	455b      	cmp	r3, fp
   12926:	d905      	bls.n	12934 <__udivdi3+0x1cc>
   12928:	eb1b 0b07 	adds.w	fp, fp, r7
   1292c:	f109 39ff 	add.w	r9, r9, #4294967295
   12930:	f0c0 808e 	bcc.w	12a50 <__udivdi3+0x2e8>
   12934:	ebc3 0b0b 	rsb	fp, r3, fp
   12938:	4651      	mov	r1, sl
   1293a:	4658      	mov	r0, fp
   1293c:	f7ff fa74 	bl	11e28 <__aeabi_uidiv>
   12940:	4651      	mov	r1, sl
   12942:	4604      	mov	r4, r0
   12944:	4658      	mov	r0, fp
   12946:	f7ff fb9d 	bl	12084 <__aeabi_uidivmod>
   1294a:	9801      	ldr	r0, [sp, #4]
   1294c:	9a00      	ldr	r2, [sp, #0]
   1294e:	fb00 f304 	mul.w	r3, r0, r4
   12952:	fa1f fc82 	uxth.w	ip, r2
   12956:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   1295a:	4293      	cmp	r3, r2
   1295c:	d906      	bls.n	1296c <__udivdi3+0x204>
   1295e:	3c01      	subs	r4, #1
   12960:	19d2      	adds	r2, r2, r7
   12962:	d203      	bcs.n	1296c <__udivdi3+0x204>
   12964:	4293      	cmp	r3, r2
   12966:	d901      	bls.n	1296c <__udivdi3+0x204>
   12968:	19d2      	adds	r2, r2, r7
   1296a:	3c01      	subs	r4, #1
   1296c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   12970:	b2a8      	uxth	r0, r5
   12972:	1ad2      	subs	r2, r2, r3
   12974:	0c2d      	lsrs	r5, r5, #16
   12976:	fa1f fc84 	uxth.w	ip, r4
   1297a:	0c23      	lsrs	r3, r4, #16
   1297c:	fb00 f70c 	mul.w	r7, r0, ip
   12980:	fb00 fe03 	mul.w	lr, r0, r3
   12984:	fb05 e10c 	mla	r1, r5, ip, lr
   12988:	fb05 f503 	mul.w	r5, r5, r3
   1298c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   12990:	458e      	cmp	lr, r1
   12992:	bf88      	it	hi
   12994:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   12998:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   1299c:	42aa      	cmp	r2, r5
   1299e:	d310      	bcc.n	129c2 <__udivdi3+0x25a>
   129a0:	b2bf      	uxth	r7, r7
   129a2:	fa08 f606 	lsl.w	r6, r8, r6
   129a6:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   129aa:	bf14      	ite	ne
   129ac:	f04f 0e00 	movne.w	lr, #0
   129b0:	f04f 0e01 	moveq.w	lr, #1
   129b4:	4296      	cmp	r6, r2
   129b6:	bf2c      	ite	cs
   129b8:	2600      	movcs	r6, #0
   129ba:	f00e 0601 	andcc.w	r6, lr, #1
   129be:	2e00      	cmp	r6, #0
   129c0:	d087      	beq.n	128d2 <__udivdi3+0x16a>
   129c2:	3c01      	subs	r4, #1
   129c4:	2600      	movs	r6, #0
   129c6:	e784      	b.n	128d2 <__udivdi3+0x16a>
   129c8:	40b5      	lsls	r5, r6
   129ca:	f1c6 0120 	rsb	r1, r6, #32
   129ce:	fa24 f901 	lsr.w	r9, r4, r1
   129d2:	fa28 f201 	lsr.w	r2, r8, r1
   129d6:	0c2f      	lsrs	r7, r5, #16
   129d8:	40b4      	lsls	r4, r6
   129da:	4639      	mov	r1, r7
   129dc:	4648      	mov	r0, r9
   129de:	4322      	orrs	r2, r4
   129e0:	9200      	str	r2, [sp, #0]
   129e2:	f7ff fa21 	bl	11e28 <__aeabi_uidiv>
   129e6:	4639      	mov	r1, r7
   129e8:	fa1f fa85 	uxth.w	sl, r5
   129ec:	4683      	mov	fp, r0
   129ee:	4648      	mov	r0, r9
   129f0:	f7ff fb48 	bl	12084 <__aeabi_uidivmod>
   129f4:	9b00      	ldr	r3, [sp, #0]
   129f6:	0c1a      	lsrs	r2, r3, #16
   129f8:	fb0a f30b 	mul.w	r3, sl, fp
   129fc:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   12a00:	42a3      	cmp	r3, r4
   12a02:	d903      	bls.n	12a0c <__udivdi3+0x2a4>
   12a04:	1964      	adds	r4, r4, r5
   12a06:	f10b 3bff 	add.w	fp, fp, #4294967295
   12a0a:	d327      	bcc.n	12a5c <__udivdi3+0x2f4>
   12a0c:	1ae4      	subs	r4, r4, r3
   12a0e:	4639      	mov	r1, r7
   12a10:	4620      	mov	r0, r4
   12a12:	f7ff fa09 	bl	11e28 <__aeabi_uidiv>
   12a16:	4639      	mov	r1, r7
   12a18:	4681      	mov	r9, r0
   12a1a:	4620      	mov	r0, r4
   12a1c:	f7ff fb32 	bl	12084 <__aeabi_uidivmod>
   12a20:	9800      	ldr	r0, [sp, #0]
   12a22:	fb0a f309 	mul.w	r3, sl, r9
   12a26:	fa1f fc80 	uxth.w	ip, r0
   12a2a:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   12a2e:	42a3      	cmp	r3, r4
   12a30:	d908      	bls.n	12a44 <__udivdi3+0x2dc>
   12a32:	1964      	adds	r4, r4, r5
   12a34:	f109 39ff 	add.w	r9, r9, #4294967295
   12a38:	d204      	bcs.n	12a44 <__udivdi3+0x2dc>
   12a3a:	42a3      	cmp	r3, r4
   12a3c:	bf84      	itt	hi
   12a3e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   12a42:	1964      	addhi	r4, r4, r5
   12a44:	fa08 f806 	lsl.w	r8, r8, r6
   12a48:	1ae4      	subs	r4, r4, r3
   12a4a:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   12a4e:	e706      	b.n	1285e <__udivdi3+0xf6>
   12a50:	455b      	cmp	r3, fp
   12a52:	bf84      	itt	hi
   12a54:	f109 39ff 	addhi.w	r9, r9, #4294967295
   12a58:	44bb      	addhi	fp, r7
   12a5a:	e76b      	b.n	12934 <__udivdi3+0x1cc>
   12a5c:	42a3      	cmp	r3, r4
   12a5e:	bf84      	itt	hi
   12a60:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   12a64:	1964      	addhi	r4, r4, r5
   12a66:	e7d1      	b.n	12a0c <__udivdi3+0x2a4>
   12a68:	44434441 	.word	0x44434441
   12a6c:	63657269 	.word	0x63657269
   12a70:	706e4974 	.word	0x706e4974
   12a74:	305f7475 	.word	0x305f7475
   12a78:	00000000 	.word	0x00000000
   12a7c:	25206425 	.word	0x25206425
   12a80:	64252064 	.word	0x64252064
   12a84:	20642520 	.word	0x20642520
   12a88:	25206425 	.word	0x25206425
   12a8c:	00000064 	.word	0x00000064
   12a90:	58796f4a 	.word	0x58796f4a
   12a94:	3425203a 	.word	0x3425203a
   12a98:	4a202c64 	.word	0x4a202c64
   12a9c:	3a59796f 	.word	0x3a59796f
   12aa0:	64342520 	.word	0x64342520
   12aa4:	5843202c 	.word	0x5843202c
   12aa8:	3425203a 	.word	0x3425203a
   12aac:	43202c64 	.word	0x43202c64
   12ab0:	25203a59 	.word	0x25203a59
   12ab4:	202c6434 	.word	0x202c6434
   12ab8:	65726946 	.word	0x65726946
   12abc:	6425203a 	.word	0x6425203a
   12ac0:	7453202c 	.word	0x7453202c
   12ac4:	3a747261 	.word	0x3a747261
   12ac8:	2c642520 	.word	0x2c642520
   12acc:	6e615220 	.word	0x6e615220
   12ad0:	203a6567 	.word	0x203a6567
   12ad4:	0d0a6425 	.word	0x0d0a6425
   12ad8:	00000000 	.word	0x00000000
   12adc:	63256325 	.word	0x63256325
   12ae0:	63256325 	.word	0x63256325
   12ae4:	00000000 	.word	0x00000000
   12ae8:	00632540 	.word	0x00632540

00012aec <g_ace_current_resistors>:
   12aec:	00010001 00010001                       ........

00012af4 <g_ace_external_varef_used>:
   12af4:	00000000                                ....

00012af8 <g_ace_channel_0_name>:
   12af8:	44434441 63657269 706e4974 305f7475     ADCDirectInput_0
   12b08:	00000000                                ....

00012b0c <g_ace_ppe_transforms_desc_table>:
   12b0c:	00110010 00004000                       .....@..

00012b14 <g_ace_sse_proc_0_name>:
   12b14:	30434441 49414d5f 0000004e              ADC0_MAIN...

00012b20 <g_ace_sse_proc_0_sequence>:
   12b20:	16021705 00001200                       ........

00012b28 <g_ace_sse_proc_1_name>:
   12b28:	31434441 49414d5f 0000004e              ADC1_MAIN...

00012b34 <g_ace_sse_proc_1_sequence>:
   12b34:	26022705 24ca2551 23ff0000 23ff0000     .'.&Q%.$...#...#
   12b44:	23ff0000 23ff0000 23ff0000 23a30000     ...#...#...#...#
   12b54:	20050000                                ... 

00012b58 <g_config_reg_lut>:
   12b58:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
   12b68:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
   12b78:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
   12b88:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
   12b98:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
   12ba8:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
   12bb8:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
   12bc8:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

00012bd8 <g_gpio_irqn_lut>:
   12bd8:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
   12be8:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
   12bf8:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
   12c08:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

00012c18 <channel_type_lut>:
   12c18:	01000000 01000002 00000002 00ffff00     ................
   12c28:	01000000 01000002 00000002 00ffff00     ................
   12c38:	01000000 ffffff02 000000ff 00ffff00     ................

00012c48 <channel_quad_lut>:
   12c48:	000000ff 01010100 ffffff01 ffffffff     ................
   12c58:	020202ff 03030302 ffffff03 ffffffff     ................
   12c68:	040404ff ffffff04 ffffffff ffffffff     ................

00012c78 <abps_channel_lut>:
   12c78:	ff0000ff ff0101ff ffffffff ffffffff     ................
   12c88:	ff0202ff ff0303ff ffffffff ffffffff     ................
   12c98:	ff0404ff ffffffff ffffffff ffffffff     ................

00012ca8 <abps_idx_lut>:
   12ca8:	ff0100ff ff0302ff ffffffff ffffffff     ................
   12cb8:	ff0504ff ff0706ff ffffffff ffffffff     ................
   12cc8:	ff0908ff ffffffff ffffffff ffffffff     ................

00012cd8 <apbs_gain_lut>:
   12cd8:	0204080c                                ....

00012cdc <apbs_range>:
   12cdc:	28003c00 0a001400                       .<.(....

00012ce4 <sse_pc_ctrl_lut>:
   12ce4:	40020048 40020088 400200c8              H..@...@...@

00012cf0 <sse_pc_lo_lut>:
   12cf0:	40020040 40020080 400200c0              @..@...@...@

00012cfc <sse_pc_hi_lut>:
   12cfc:	40020044 40020084 400200c4              D..@...@...@

00012d08 <p_mtd_data>:
   12d08:	60080010                                ...`

00012d0c <C.24.3275>:
   12d0c:	02010006 02010003 04040403 05060604     ................

00012d1c <C.36.3339>:
	...
   12d44:	00000001 00000002 00000003 00000000     ................
	...

00012d5c <C.18.3185>:
   12d5c:	40004000 00000000                       .@.@....

00012d64 <adc_status_reg_lut>:
   12d64:	40021000 40021004 40021008              ...@...@...@

00012d70 <dac_ctrl_reg_lut>:
   12d70:	40020060 400200a0 400200e0              `..@...@...@

00012d7c <dac_enable_masks_lut>:
   12d7c:	00000010 00000020 00000040              .... ...@...

00012d88 <dac_byte01_reg_lut>:
   12d88:	40020500 40020504 40020508              ...@...@...@

00012d94 <dac_byte2_reg_lut>:
   12d94:	4002006c 400200ac 400200ec              l..@...@...@

00012da0 <p_mtd_data>:
   12da0:	60080010                                ...`

00012da4 <comp_id_2_scb_lut>:
   12da4:	01010000 03030202 00000404              ............

00012db0 <C.18.3510>:
   12db0:	00040200 642f2e2e 65766972 432f7372     ....../drivers/C
   12dc0:	5565726f 61545241 632f6270 5f65726f     oreUARTapb/core_
   12dd0:	74726175 6270615f 0000632e              uart_apb.c..

00012ddc <g_pwm_id_mask_lut>:
   12ddc:	04020100 40201008 04020180 40201008     ...... @...... @
   12dec:	00000080                                ....

00012df0 <g_pwm_tach_id_mask_lut>:
   12df0:	00010000 00040002 00100008 00400020     ............ .@.
   12e00:	01000080 04000200 10000800 40002000     ............. .@
   12e10:	00008000                                ....

00012e14 <g_pwm_posedge_offset_lut>:
   12e14:	00000000 00000010 00000018 00000020     ............ ...
   12e24:	00000028 00000030 00000038 00000040     (...0...8...@...
   12e34:	00000048 00000050 00000058 00000060     H...P...X...`...
   12e44:	00000068 00000070 00000078 00000080     h...p...x.......
   12e54:	00000088                                ....

00012e58 <g_pwm_negedge_offset_lut>:
   12e58:	00000000 00000014 0000001c 00000024     ............$...
   12e68:	0000002c 00000034 0000003c 00000044     ,...4...<...D...
   12e78:	0000004c 00000054 0000005c 00000064     L...T...\...d...
   12e88:	0000006c 00000074 0000007c 00000084     l...t...|.......
   12e98:	0000008c                                ....

00012e9c <g_tachpulsedur_offset_lut>:
   12e9c:	00000000 000000a4 000000a8 000000ac     ................
   12eac:	000000b0 000000b4 000000b8 000000bc     ................
   12ebc:	000000c0 000000c4 000000c8 000000cc     ................
   12ecc:	000000d0 000000d4 000000d8 000000dc     ................
   12edc:	000000e0 642f2e2e 65766972 432f7372     ....../drivers/C
   12eec:	5065726f 632f4d57 5f65726f 2e6d7770     orePWM/core_pwm.
   12efc:	00000063                                c...

00012f00 <C.18.2576>:
   12f00:	00000001 00000002 00000004 00000001     ................
   12f10:	70616548 646e6120 61747320 63206b63     Heap and stack c
   12f20:	696c6c6f 6e6f6973 0000000a              ollision....

00012f2c <_global_impure_ptr>:
   12f2c:	20000070 00000043                       p.. C...

00012f34 <blanks.3595>:
   12f34:	20202020 20202020 20202020 20202020                     

00012f44 <zeroes.3596>:
   12f44:	30303030 30303030 30303030 30303030     0000000000000000
   12f54:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   12f64:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
   12f74:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   12f84:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
   12f94:	00000030                                0...

00012f98 <basefix.3536>:
   12f98:	0001000a 00030002 00050004 00070006     ................
   12fa8:	00090008 000b000a 000d000c 000f000e     ................
   12fb8:	00000010 646c2565 00000000              ....e%ld....

00012fc4 <blanks.3577>:
   12fc4:	20202020 20202020 20202020 20202020                     

00012fd4 <zeroes.3578>:
   12fd4:	30303030 30303030 30303030 30303030     0000000000000000

00012fe4 <_ctype_>:
   12fe4:	20202000 20202020 28282020 20282828     .         ((((( 
   12ff4:	20202020 20202020 20202020 20202020                     
   13004:	10108820 10101010 10101010 10101010      ...............
   13014:	04040410 04040404 10040404 10101010     ................
   13024:	41411010 41414141 01010101 01010101     ..AAAAAA........
   13034:	01010101 01010101 01010101 10101010     ................
   13044:	42421010 42424242 02020202 02020202     ..BBBBBB........
   13054:	02020202 02020202 02020202 10101010     ................
   13064:	00000020 00000000 00000000 00000000      ...............
	...
   130e8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

000130f8 <__sf_fake_stdin>:
	...

00013118 <__sf_fake_stdout>:
	...

00013138 <__sf_fake_stderr>:
	...

00013158 <charset>:
   13158:	00013190                                .1..

0001315c <lconv>:
   1315c:	0001318c 00012f64 00012f64 00012f64     .1..d/..d/..d/..
   1316c:	00012f64 00012f64 00012f64 00012f64     d/..d/..d/..d/..
   1317c:	00012f64 00012f64 ffffffff ffffffff     d/..d/..........
   1318c:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
   1319c:	00000000                                ....

000131a0 <__mprec_tens>:
   131a0:	00000000 3ff00000 00000000 40240000     .......?......$@
   131b0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   131c0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   131d0:	00000000 412e8480 00000000 416312d0     .......A......cA
   131e0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   131f0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   13200:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   13210:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   13220:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   13230:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   13240:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   13250:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   13260:	79d99db4 44ea7843                       ...yCx.D

00013268 <p05.2463>:
   13268:	00000005 00000019 0000007d 00000000     ........}.......

00013278 <__mprec_bigtens>:
   13278:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   13288:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   13298:	7f73bf3c 75154fdd                       <.s..O.u

000132a0 <__mprec_tinytens>:
   132a0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   132b0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   132c0:	64ac6f43 0ac80628                       Co.d(...

000132c8 <tinytens>:
   132c8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   132d8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   132e8:	64ac6f43 0e180628 0000666e 74696e69     Co.d(...nf..init
   132f8:	00000079 00006e61 44434241 00004645     y...an..ABCDEF..
   13308:	64636261 00006665 33323130 37363534     abcdef..01234567
   13318:	00003938                                89..

0001331c <_init>:
   1331c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1331e:	bf00      	nop
   13320:	bcf8      	pop	{r3, r4, r5, r6, r7}
   13322:	bc08      	pop	{r3}
   13324:	469e      	mov	lr, r3
   13326:	4770      	bx	lr

00013328 <_fini>:
   13328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1332a:	bf00      	nop
   1332c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1332e:	bc08      	pop	{r3}
   13330:	469e      	mov	lr, r3
   13332:	4770      	bx	lr

00013334 <__frame_dummy_init_array_entry>:
   13334:	0485 0000                                   ....

00013338 <__do_global_dtors_aux_fini_array_entry>:
   13338:	0471 0000                                   q...
