<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../../Fulladder_61_bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Adder_61bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Adder_61bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Adder_61bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Adder_61bit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Adder_61bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Adder_61bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Adder_61bit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Adder_61bit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Adder_61bit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Adder_61bit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder_61bit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Adder_61bit.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Adder_61bit.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder_61bit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Adder_61bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Adder_61bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Adder_61bit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Adder_61bit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Adder_61bit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Adder_61bit.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Adder_61bit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Adder_61bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder_61bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Adder_61bit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Adder_61bit_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Adder_61bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Adder_61bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Adder_61bit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Adder_61bit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_61bit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_61bit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Adder_61bit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Adder_61bit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_61bit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Adder_61bit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Adder_61bit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Adder_61bit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Adder_61bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FA_1bit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="FA_1bit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FA_1bit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FA_1bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="FA_1bit.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FA_1bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FA_4bit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="FA_4bit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FA_4bit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FA_4bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="FA_4bit.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FA_4bit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FA_4bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Adder_61bit_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/Adder_61bit_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Adder_61bit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Adder_61bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Adder_61bit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Adder_61bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1741585739" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1741585739">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1741586804" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1741586804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder_61bit.vhd"/>
      <outfile xil_pn:name="FA_1bit.vhd"/>
      <outfile xil_pn:name="FA_4bit.vhd"/>
      <outfile xil_pn:name="tb_Adder_61bit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741586804" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1741586804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741586804" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1741586804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741586287" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1741586287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741586804" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1741586804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder_61bit.vhd"/>
      <outfile xil_pn:name="FA_1bit.vhd"/>
      <outfile xil_pn:name="FA_4bit.vhd"/>
      <outfile xil_pn:name="tb_Adder_61bit.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741586806" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:start_ts="1741586804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Adder_61bit_beh.prj"/>
      <outfile xil_pn:name="tb_Adder_61bit_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1741586806" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:start_ts="1741586806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Adder_61bit_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1741585955" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1741585955">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1741585955" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1741585955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741586205" xil_pn:name="TRAN_regenerateCores" xil_pn:start_ts="1741586205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741585955" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1741585955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741585955" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1741585955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741586205" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1741586205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741586205" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1741586205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741586208" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:start_ts="1741586205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder_61bit.lso"/>
      <outfile xil_pn:name="Adder_61bit.ngc"/>
      <outfile xil_pn:name="Adder_61bit.ngr"/>
      <outfile xil_pn:name="Adder_61bit.prj"/>
      <outfile xil_pn:name="Adder_61bit.stx"/>
      <outfile xil_pn:name="Adder_61bit.syr"/>
      <outfile xil_pn:name="Adder_61bit.xst"/>
      <outfile xil_pn:name="Adder_61bit_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1741586107" xil_pn:name="TRAN_compileBCD2" xil_pn:start_ts="1741586107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741586220" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:start_ts="1741586217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder_61bit.bld"/>
      <outfile xil_pn:name="Adder_61bit.ngd"/>
      <outfile xil_pn:name="Adder_61bit_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741586232" xil_pn:name="TRANEXT_map_spartan6" xil_pn:start_ts="1741586220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder_61bit.pcf"/>
      <outfile xil_pn:name="Adder_61bit_map.map"/>
      <outfile xil_pn:name="Adder_61bit_map.mrp"/>
      <outfile xil_pn:name="Adder_61bit_map.ncd"/>
      <outfile xil_pn:name="Adder_61bit_map.ngm"/>
      <outfile xil_pn:name="Adder_61bit_map.xrpt"/>
      <outfile xil_pn:name="Adder_61bit_summary.xml"/>
      <outfile xil_pn:name="Adder_61bit_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741586247" xil_pn:name="TRANEXT_par_spartan6" xil_pn:start_ts="1741586232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder_61bit.ncd"/>
      <outfile xil_pn:name="Adder_61bit.pad"/>
      <outfile xil_pn:name="Adder_61bit.par"/>
      <outfile xil_pn:name="Adder_61bit.ptwx"/>
      <outfile xil_pn:name="Adder_61bit.unroutes"/>
      <outfile xil_pn:name="Adder_61bit.xpi"/>
      <outfile xil_pn:name="Adder_61bit_pad.csv"/>
      <outfile xil_pn:name="Adder_61bit_pad.txt"/>
      <outfile xil_pn:name="Adder_61bit_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741586247" xil_pn:name="TRAN_postRouteTrce" xil_pn:start_ts="1741586242">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Adder_61bit.twr"/>
      <outfile xil_pn:name="Adder_61bit.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1741586214" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:start_ts="1741586213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/Adder_61bit_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/Adder_61bit_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
