{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "87aa2e57-b8c5-4b8f-842e-0cc67c1671c3",
   "metadata": {},
   "outputs": [],
   "source": [
    "import random\n",
    "import re\n",
    "import networkx as nx\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "########################################################################################\n",
    "\n",
    "def TARMAC(circuit_netlist, potential_signals, triggers, stimuli, max_vector_number):\n",
    "    \n",
    "    design_graph = ConstructDesignGraph(circuit_netlist)\n",
    "    ComputeLogicExpressions(design_graph, potential_signals, triggers, stimuli)\n",
    "    \n",
    "    SG = {\n",
    "        'V': potential_signals + triggers + stimuli,\n",
    "        'E': {u: set(potential_signals + triggers + stimuli) - {u} for u in potential_signals + triggers + stimuli}\n",
    "    }\n",
    "    \n",
    "    tests = []\n",
    "    \n",
    "    for i in range(1, max_vector_number + 1):\n",
    "        ti = CliqueSampling(SG)\n",
    "        tests.append(ti)\n",
    "    \n",
    "    return tests\n",
    "\n",
    "\n",
    "########################################################################################\n",
    "\n",
    "def ConstructDesignGraph(modules, inputs, outputs, wires):\n",
    "    G = nx.DiGraph()\n",
    "    \n",
    "    # Add modules as nodes\n",
    "    for module in modules:\n",
    "        G.add_node(module)\n",
    "        \n",
    "    # Connect inputs to modules\n",
    "    for input_pin in inputs:\n",
    "        G.add_edge(input_pin, input_pin.split('.')[0])\n",
    "        \n",
    "    # Connect modules to outputs\n",
    "    for output_pin in outputs:\n",
    "        G.add_edge(output_pin.split('.')[0], output_pin)\n",
    "        \n",
    "    # Connect wires between modules\n",
    "    for wire in wires:\n",
    "        source_module = wire.split('.')[0]\n",
    "        dest_module = wire.split('.')[1]\n",
    "        G.add_edge(source_module, dest_module)\n",
    "    \n",
    "    return G\n",
    "\n",
    "def parse_verilog(file_path):\n",
    "    modules = []\n",
    "    inputs = []\n",
    "    outputs = []\n",
    "    wires = []\n",
    "    \n",
    "    with open(file_path, 'r') as file:\n",
    "        verilog_code = file.read()\n",
    "    \n",
    "    # Extract module names\n",
    "    module_matches = re.findall(r'module\\s+(\\w+)', verilog_code)\n",
    "    modules.extend(module_matches)\n",
    "    \n",
    "    # Extract input names\n",
    "    input_matches = re.findall(r'input\\s+(\\w+)', verilog_code)\n",
    "    inputs.extend(input_matches)\n",
    "    \n",
    "    # Extract output names\n",
    "    output_matches = re.findall(r'output\\s+(\\w+)', verilog_code)\n",
    "    outputs.extend(output_matches)\n",
    "    \n",
    "    # Extract wire names\n",
    "    wire_matches = re.findall(r'wire\\s+(\\w+)\\s*;', verilog_code)\n",
    "    wires.extend(wire_matches)\n",
    "    \n",
    "    return modules, inputs, outputs, wires\n",
    "\n",
    "# Example Verilog file: design.v\n",
    "# module AND2(input A, B, output Y);\n",
    "# module OR2(input A, B, output Y);\n",
    "# module NOT1(input A, output Y);\n",
    "# wire A_to_AND, B_to_AND, A_to_OR, B_to_OR, Y_from_AND, Y_from_OR, Y_from_NOT;\n",
    "\n",
    "# Provide the path to the Verilog file\n",
    "file_path = 'Dropbox/Spring 2023/Hardware Security/Final Project/HardwareTrojan Project_EE6914/HardwareTrojan Project_EE6914/sample_design/size_4/c2670_T_0.v'\n",
    "\n",
    "# Parse the Verilog file\n",
    "modules, inputs, outputs, wires = parse_verilog(file_path)\n",
    "\n",
    "# Generate the graph design\n",
    "design_graph = generate_graph_design(modules, inputs, outputs, wires)\n",
    "\n",
    "# Draw the graph\n",
    "pos = nx.spring_layout(design_graph)\n",
    "nx.draw(design_graph, pos, with_labels=True, node_size=1000, node_color='lightblue')\n",
    "plt.show()\n",
    "\n",
    "########################################################################################\n",
    "\n",
    "def ComputeLogicExpressions(design_graph, potential_signals, triggers, stimuli):\n",
    "    # Implementation specific to compute logic expressions for P, T, S in the design graph\n",
    "    # Replace with your code or library calls\n",
    "    pass\n",
    "\n",
    "########################################################################################\n",
    "\n",
    "def CliqueSampling(SG):\n",
    "    cns = True\n",
    "    P = list(SG.V)\n",
    "    \n",
    "    while P:\n",
    "        v = random.choice(P)\n",
    "        P.remove(v)\n",
    "        \n",
    "        if satisfiable(cns and (v.le == v.rv)):\n",
    "            cns = cns and (v.le == v.rv)\n",
    "            P = intersection(P, SG.E(v))\n",
    "        elif has_single_constraint(cns):\n",
    "            u = get_single_constraint_variable(cns)\n",
    "            SG.E[v] = SG.E[v] - {u}\n",
    "            SG.E[u] = SG.E[u] - {v}\n",
    "    \n",
    "    # Use SMT solver to solve cns and return the test\n",
    "    test = solve_with_SMT_solver(cns)\n",
    "    return test\n",
    "\n",
    "def satisfiable(expression):\n",
    "    return bool(expression)\n",
    "\n",
    "def has_single_constraint(cns):\n",
    "    return len(cns.args) == 1\n",
    "\n",
    "def intersection(expression1, expression2):\n",
    "    return expression1 and expression2\n",
    "\n",
    "# Example usage\n",
    "circuit_netlist = ...  # Provide the circuit netlist\n",
    "potential_signals = ...  # Provide the potential trigger signals\n",
    "triggers = ...  # Provide the trigger signals\n",
    "stimuli = ...  # Provide the stimuli signals\n",
    "max_vector_number = ...  # Provide the maximum vector number\n",
    "\n",
    "tests = TARMAC(circuit_netlist, potential_signals, triggers, stimuli, max_vector_number)\n",
    "print(tests)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
