$date
	Mon Sep  5 11:12:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module l2 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & g1 $end
$var wire 1 ' g2 $end
$var wire 1 ( g3 $end
$var wire 1 ) h $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
0'
1&
0%
0$
0#
0"
1!
$end
#40
1'
0&
1%
#80
1&
0'
0(
0%
1$
#120
0!
1)
0&
1%
#160
0!
1)
0'
0%
0$
1#
#200
1!
0)
1'
1%
#240
0!
1)
0'
0%
1$
#280
1%
#320
1!
0)
1&
1(
0%
0$
0#
1"
#360
0&
1%
#400
1&
0(
0%
1$
#440
0!
1)
0&
1%
#480
0%
0$
1#
#520
1%
#560
0%
1$
#600
1%
#640
