5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel4.vcd) 2 -o (sbit_sel4.cdd) 2 -v (sbit_sel4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 sbit_sel4.v 11 32 1
2 1 3d 16 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 107000b 1 0 31 0 32 17 0 ffffffff 0 0 ffffffff 0
1 b 2 14 107000b 1 0 3 0 4 17 0 f 0 0 0 0
4 1 16 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 sbit_sel4.v 0 21 1
2 2 0 17 50010 1 61008 0 0 32 16 ffffffff 0
2 3 1 17 10001 0 1410 0 0 32 1 a
2 4 37 17 10010 1 1a 2 3
2 5 0 18 5000b 1 21000 0 0 4 16 a c
2 6 1 18 10001 0 1410 0 0 4 1 b
2 7 37 18 1000b 1 12 5 6
2 8 0 19 20002 1 1008 0 0 32 48 5 0
2 9 2c 19 10002 2 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 0 20 70007 1 1004 0 0 32 48 0 0
2 11 23 20 50008 1 1004 0 10 1 18 0 1 0 0 0 0 b
2 12 1 20 10001 0 1410 0 0 32 1 a
2 13 37 20 10008 1 16 11 12
4 4 17 1 11 7 7 4
4 7 18 1 0 9 9 4
4 9 19 1 0 13 0 4
4 13 20 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 sbit_sel4.v 0 30 1
