/home1/socuser10/2025Soc/week1x_final_project/hardware/33.RV32I_timer_tests/sim/func_sim_timer_dhrystone/mem_path.vh
/home1/socuser10/2025Soc/week1x_final_project/hardware/33.RV32I_timer_tests/sim/func_sim_timer_dhrystone/sim_define.v
/home1/socuser10/2025Soc/week1x_final_project/hardware/33.RV32I_timer_tests/testbench/c_tests_tb.v
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/10peripheral_tbman/tbman_apbs.v
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/10peripheral_tbman/tbman_regs.v
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/10peripheral_tbman/tbman_wrap.v
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/12peripheral_timer/TimerCounter.v
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/ASYNC_RAM_DP_WBE.v
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/Addr_Decoder.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/EX_MEM.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/ID_EX.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/IF_ID.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/MEM_WB.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/SMU_RV32I_System.v
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/alu.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/aludec.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/branch_logic.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/building_blocks/BE_logic.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/building_blocks/adder.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/building_blocks/extend.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/building_blocks/flopenr.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/building_blocks/flopr.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/building_blocks/mux2.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/building_blocks/mux3.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/controller.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/data_mux.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/datapath.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/hazard_unit.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/maindec.sv
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/reg_file_async.v
/home1/socuser10/2025Soc/week1x_final_project/hardware/source/myCPU/pipeline_async/rev00/riscvpipeline.sv
