Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May  4 19:18:35 2025
| Host         : Aditya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        2           
TIMING-18  Warning           Missing input or output delay                       42          
TIMING-20  Warning           Non-clocked latch                                   1           
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7999)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16039)
5. checking no_input_delay (12)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7999)
---------------------------
 There are 7997 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vsync (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: photo_debounce_1/q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16039)
----------------------------------------------------
 There are 16039 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.020        0.000                      0                  204        0.057        0.000                      0                  204        3.000        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
clk_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                  5.051        0.000                      0                  183        0.200        0.000                      0                  183        4.500        0.000                       0                   100  
clk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   37.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_100MHz                6.488        0.000                      0                   16        0.057        0.000                      0                   16  
clk_100MHz          clk_out1_clk_wiz_0        3.020        0.000                      0                    5        1.044        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_100MHz                              
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_100MHz          
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        5.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.082ns (24.126%)  route 3.403ns (75.874%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  photo_fsm/read_addr_reg[5]/Q
                         net (fo=4, routed)           1.161     6.682    photo_fsm/read_addr_reg_n_0_[5]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  photo_fsm/read_addr[9]_i_5/O
                         net (fo=1, routed)           0.811     7.617    photo_fsm/read_addr[9]_i_5_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.148     7.765 r  photo_fsm/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.663     8.428    photo_fsm/read_addr[9]_i_3_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.354     8.782 r  photo_fsm/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.768     9.550    photo_fsm/read_addr_0
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[0]/C
                         clock pessimism              0.296    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X55Y59         FDRE (Setup_fdre_C_CE)      -0.429    14.600    photo_fsm/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.082ns (24.126%)  route 3.403ns (75.874%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  photo_fsm/read_addr_reg[5]/Q
                         net (fo=4, routed)           1.161     6.682    photo_fsm/read_addr_reg_n_0_[5]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  photo_fsm/read_addr[9]_i_5/O
                         net (fo=1, routed)           0.811     7.617    photo_fsm/read_addr[9]_i_5_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.148     7.765 r  photo_fsm/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.663     8.428    photo_fsm/read_addr[9]_i_3_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.354     8.782 r  photo_fsm/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.768     9.550    photo_fsm/read_addr_0
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
                         clock pessimism              0.296    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X55Y59         FDRE (Setup_fdre_C_CE)      -0.429    14.600    photo_fsm/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.082ns (25.189%)  route 3.214ns (74.811%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  photo_fsm/read_addr_reg[5]/Q
                         net (fo=4, routed)           1.161     6.682    photo_fsm/read_addr_reg_n_0_[5]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  photo_fsm/read_addr[9]_i_5/O
                         net (fo=1, routed)           0.811     7.617    photo_fsm/read_addr[9]_i_5_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.148     7.765 r  photo_fsm/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.663     8.428    photo_fsm/read_addr[9]_i_3_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.354     8.782 r  photo_fsm/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.579     9.360    photo_fsm/read_addr_0
    SLICE_X54Y59         FDRE                                         r  photo_fsm/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X54Y59         FDRE                                         r  photo_fsm/read_addr_reg[2]/C
                         clock pessimism              0.274    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y59         FDRE (Setup_fdre_C_CE)      -0.393    14.614    photo_fsm/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.082ns (25.189%)  route 3.214ns (74.811%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  photo_fsm/read_addr_reg[5]/Q
                         net (fo=4, routed)           1.161     6.682    photo_fsm/read_addr_reg_n_0_[5]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  photo_fsm/read_addr[9]_i_5/O
                         net (fo=1, routed)           0.811     7.617    photo_fsm/read_addr[9]_i_5_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.148     7.765 r  photo_fsm/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.663     8.428    photo_fsm/read_addr[9]_i_3_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.354     8.782 r  photo_fsm/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.579     9.360    photo_fsm/read_addr_0
    SLICE_X54Y59         FDRE                                         r  photo_fsm/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X54Y59         FDRE                                         r  photo_fsm/read_addr_reg[3]/C
                         clock pessimism              0.274    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y59         FDRE (Setup_fdre_C_CE)      -0.393    14.614    photo_fsm/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 1.082ns (25.189%)  route 3.214ns (74.811%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  photo_fsm/read_addr_reg[5]/Q
                         net (fo=4, routed)           1.161     6.682    photo_fsm/read_addr_reg_n_0_[5]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  photo_fsm/read_addr[9]_i_5/O
                         net (fo=1, routed)           0.811     7.617    photo_fsm/read_addr[9]_i_5_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.148     7.765 r  photo_fsm/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.663     8.428    photo_fsm/read_addr[9]_i_3_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.354     8.782 r  photo_fsm/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.579     9.360    photo_fsm/read_addr_0
    SLICE_X54Y59         FDRE                                         r  photo_fsm/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X54Y59         FDRE                                         r  photo_fsm/read_addr_reg[4]/C
                         clock pessimism              0.274    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y59         FDRE (Setup_fdre_C_CE)      -0.393    14.614    photo_fsm/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.614    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.082ns (25.318%)  route 3.192ns (74.682%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  photo_fsm/read_addr_reg[5]/Q
                         net (fo=4, routed)           1.161     6.682    photo_fsm/read_addr_reg_n_0_[5]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  photo_fsm/read_addr[9]_i_5/O
                         net (fo=1, routed)           0.811     7.617    photo_fsm/read_addr[9]_i_5_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.148     7.765 r  photo_fsm/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.663     8.428    photo_fsm/read_addr[9]_i_3_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.354     8.782 r  photo_fsm/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.557     9.338    photo_fsm/read_addr_0
    SLICE_X56Y58         FDRE                                         r  photo_fsm/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.442    14.771    photo_fsm/clk_100MHz
    SLICE_X56Y58         FDRE                                         r  photo_fsm/read_addr_reg[1]/C
                         clock pessimism              0.257    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X56Y58         FDRE (Setup_fdre_C_CE)      -0.393    14.599    photo_fsm/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.261ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.082ns (25.318%)  route 3.192ns (74.682%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  photo_fsm/read_addr_reg[5]/Q
                         net (fo=4, routed)           1.161     6.682    photo_fsm/read_addr_reg_n_0_[5]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  photo_fsm/read_addr[9]_i_5/O
                         net (fo=1, routed)           0.811     7.617    photo_fsm/read_addr[9]_i_5_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.148     7.765 r  photo_fsm/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.663     8.428    photo_fsm/read_addr[9]_i_3_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.354     8.782 r  photo_fsm/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.557     9.338    photo_fsm/read_addr_0
    SLICE_X56Y58         FDRE                                         r  photo_fsm/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.442    14.771    photo_fsm/clk_100MHz
    SLICE_X56Y58         FDRE                                         r  photo_fsm/read_addr_reg[6]/C
                         clock pessimism              0.257    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X56Y58         FDRE (Setup_fdre_C_CE)      -0.393    14.599    photo_fsm/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.261    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.082ns (25.597%)  route 3.145ns (74.403%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  photo_fsm/read_addr_reg[5]/Q
                         net (fo=4, routed)           1.161     6.682    photo_fsm/read_addr_reg_n_0_[5]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  photo_fsm/read_addr[9]_i_5/O
                         net (fo=1, routed)           0.811     7.617    photo_fsm/read_addr[9]_i_5_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.148     7.765 r  photo_fsm/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.663     8.428    photo_fsm/read_addr[9]_i_3_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.354     8.782 r  photo_fsm/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.510     9.292    photo_fsm/read_addr_0
    SLICE_X56Y59         FDRE                                         r  photo_fsm/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.441    14.770    photo_fsm/clk_100MHz
    SLICE_X56Y59         FDRE                                         r  photo_fsm/read_addr_reg[7]/C
                         clock pessimism              0.257    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y59         FDRE (Setup_fdre_C_CE)      -0.393    14.598    photo_fsm/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.082ns (25.597%)  route 3.145ns (74.403%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  photo_fsm/read_addr_reg[5]/Q
                         net (fo=4, routed)           1.161     6.682    photo_fsm/read_addr_reg_n_0_[5]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  photo_fsm/read_addr[9]_i_5/O
                         net (fo=1, routed)           0.811     7.617    photo_fsm/read_addr[9]_i_5_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.148     7.765 r  photo_fsm/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.663     8.428    photo_fsm/read_addr[9]_i_3_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.354     8.782 r  photo_fsm/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.510     9.292    photo_fsm/read_addr_0
    SLICE_X56Y59         FDRE                                         r  photo_fsm/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.441    14.770    photo_fsm/clk_100MHz
    SLICE_X56Y59         FDRE                                         r  photo_fsm/read_addr_reg[8]/C
                         clock pessimism              0.257    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y59         FDRE (Setup_fdre_C_CE)      -0.393    14.598    photo_fsm/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 photo_fsm/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 1.082ns (25.597%)  route 3.145ns (74.403%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  photo_fsm/read_addr_reg[5]/Q
                         net (fo=4, routed)           1.161     6.682    photo_fsm/read_addr_reg_n_0_[5]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.806 r  photo_fsm/read_addr[9]_i_5/O
                         net (fo=1, routed)           0.811     7.617    photo_fsm/read_addr[9]_i_5_n_0
    SLICE_X56Y59         LUT5 (Prop_lut5_I3_O)        0.148     7.765 r  photo_fsm/read_addr[9]_i_3/O
                         net (fo=1, routed)           0.663     8.428    photo_fsm/read_addr[9]_i_3_n_0
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.354     8.782 r  photo_fsm/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.510     9.292    photo_fsm/read_addr_0
    SLICE_X56Y59         FDRE                                         r  photo_fsm/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.441    14.770    photo_fsm/clk_100MHz
    SLICE_X56Y59         FDRE                                         r  photo_fsm/read_addr_reg[9]/C
                         clock pessimism              0.257    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X56Y59         FDRE (Setup_fdre_C_CE)      -0.393    14.598    photo_fsm/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  5.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.679%)  route 0.095ns (31.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.431    photo_fsm/clk_100MHz
    SLICE_X54Y59         FDRE                                         r  photo_fsm/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  photo_fsm/read_addr_reg[4]/Q
                         net (fo=5, routed)           0.095     1.691    photo_fsm/read_addr_reg_n_0_[4]
    SLICE_X55Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.736 r  photo_fsm/read_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.736    photo_fsm/read_addr[5]_i_1_n_0
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.833     1.947    photo_fsm/clk_100MHz
    SLICE_X55Y59         FDRE                                         r  photo_fsm/read_addr_reg[5]/C
                         clock pessimism             -0.503     1.444    
    SLICE_X55Y59         FDRE (Hold_fdre_C_D)         0.091     1.535    photo_fsm/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 photo_debounce_1/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_debounce_1/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.941%)  route 0.136ns (49.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.431    photo_debounce_1/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  photo_debounce_1/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  photo_debounce_1/ff1_reg/Q
                         net (fo=3, routed)           0.136     1.708    photo_debounce_1/ff1
    SLICE_X48Y57         FDRE                                         r  photo_debounce_1/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.946    photo_debounce_1/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  photo_debounce_1/ff2_reg/C
                         clock pessimism             -0.515     1.431    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.070     1.501    photo_debounce_1/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 photo_debounce_2/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_debounce_2/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.590     1.458    photo_debounce_2/clk_100MHz
    SLICE_X61Y61         FDRE                                         r  photo_debounce_2/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.128     1.586 r  photo_debounce_2/ff1_reg/Q
                         net (fo=3, routed)           0.085     1.671    photo_debounce_2/ff1
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.099     1.770 r  photo_debounce_2/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.770    photo_debounce_2/q_i_1__0_n_0
    SLICE_X61Y61         FDRE                                         r  photo_debounce_2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.860     1.973    photo_debounce_2/clk_100MHz
    SLICE_X61Y61         FDRE                                         r  photo_debounce_2/q_reg/C
                         clock pessimism             -0.515     1.458    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.091     1.549    photo_debounce_2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.699%)  route 0.183ns (46.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.565     1.433    photo_fsm/clk_100MHz
    SLICE_X56Y58         FDRE                                         r  photo_fsm/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  photo_fsm/read_addr_reg[1]/Q
                         net (fo=7, routed)           0.183     1.780    photo_fsm/read_addr_reg_n_0_[1]
    SLICE_X54Y59         LUT5 (Prop_lut5_I3_O)        0.048     1.828 r  photo_fsm/read_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    photo_fsm/read_addr[3]_i_1_n_0
    SLICE_X54Y59         FDRE                                         r  photo_fsm/read_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.833     1.947    photo_fsm/clk_100MHz
    SLICE_X54Y59         FDRE                                         r  photo_fsm/read_addr_reg[3]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X54Y59         FDRE (Hold_fdre_C_D)         0.131     1.599    photo_fsm/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.344%)  route 0.183ns (46.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.565     1.433    photo_fsm/clk_100MHz
    SLICE_X56Y58         FDRE                                         r  photo_fsm/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  photo_fsm/read_addr_reg[1]/Q
                         net (fo=7, routed)           0.183     1.780    photo_fsm/read_addr_reg_n_0_[1]
    SLICE_X54Y59         LUT4 (Prop_lut4_I1_O)        0.045     1.825 r  photo_fsm/read_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    photo_fsm/read_addr[2]_i_1_n_0
    SLICE_X54Y59         FDRE                                         r  photo_fsm/read_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.833     1.947    photo_fsm/clk_100MHz
    SLICE_X54Y59         FDRE                                         r  photo_fsm/read_addr_reg[2]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X54Y59         FDRE (Hold_fdre_C_D)         0.121     1.589    photo_fsm/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 photo_fsm/FSM_sequential_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.187ns (45.356%)  route 0.225ns (54.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.430    photo_fsm/clk_100MHz
    SLICE_X55Y60         FDRE                                         r  photo_fsm/FSM_sequential_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  photo_fsm/FSM_sequential_rstate_reg[1]/Q
                         net (fo=8, routed)           0.225     1.797    photo_fsm/rstate[1]
    SLICE_X56Y60         LUT5 (Prop_lut5_I4_O)        0.046     1.843 r  photo_fsm/read_mode_i_1/O
                         net (fo=1, routed)           0.000     1.843    photo_fsm/read_mode_i_1_n_0
    SLICE_X56Y60         FDRE                                         r  photo_fsm/read_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.946    photo_fsm/clk_100MHz
    SLICE_X56Y60         FDRE                                         r  photo_fsm/read_mode_reg/C
                         clock pessimism             -0.479     1.467    
    SLICE_X56Y60         FDRE (Hold_fdre_C_D)         0.131     1.598    photo_fsm/read_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 photo_fsm/read_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_fsm/read_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.565     1.433    photo_fsm/clk_100MHz
    SLICE_X56Y59         FDRE                                         r  photo_fsm/read_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  photo_fsm/read_addr_reg[8]/Q
                         net (fo=4, routed)           0.124     1.705    photo_fsm/read_addr_reg_n_0_[8]
    SLICE_X56Y59         LUT6 (Prop_lut6_I1_O)        0.099     1.804 r  photo_fsm/read_addr[9]_i_2/O
                         net (fo=1, routed)           0.000     1.804    photo_fsm/read_addr[9]_i_2_n_0
    SLICE_X56Y59         FDRE                                         r  photo_fsm/read_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.833     1.947    photo_fsm/clk_100MHz
    SLICE_X56Y59         FDRE                                         r  photo_fsm/read_addr_reg[9]/C
                         clock pessimism             -0.514     1.433    
    SLICE_X56Y59         FDRE (Hold_fdre_C_D)         0.121     1.554    photo_fsm/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 photo_debounce_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_debounce_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.431    photo_debounce_1/clk_100MHz
    SLICE_X49Y58         FDRE                                         r  photo_debounce_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  photo_debounce_1/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.681    photo_debounce_1/counter_reg_n_0_[3]
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.789 r  photo_debounce_1/counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.789    photo_debounce_1/counter_reg[0]_i_3_n_4
    SLICE_X49Y58         FDRE                                         r  photo_debounce_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.946    photo_debounce_1/clk_100MHz
    SLICE_X49Y58         FDRE                                         r  photo_debounce_1/counter_reg[3]/C
                         clock pessimism             -0.515     1.431    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.105     1.536    photo_debounce_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 photo_debounce_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_debounce_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.431    photo_debounce_1/clk_100MHz
    SLICE_X49Y59         FDRE                                         r  photo_debounce_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  photo_debounce_1/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.681    photo_debounce_1/counter_reg_n_0_[7]
    SLICE_X49Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.789 r  photo_debounce_1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.789    photo_debounce_1/counter_reg[4]_i_1_n_4
    SLICE_X49Y59         FDRE                                         r  photo_debounce_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.946    photo_debounce_1/clk_100MHz
    SLICE_X49Y59         FDRE                                         r  photo_debounce_1/counter_reg[7]/C
                         clock pessimism             -0.515     1.431    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.105     1.536    photo_debounce_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 photo_debounce_1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            photo_debounce_1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.562     1.430    photo_debounce_1/clk_100MHz
    SLICE_X49Y60         FDRE                                         r  photo_debounce_1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  photo_debounce_1/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.680    photo_debounce_1/counter_reg_n_0_[11]
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.788 r  photo_debounce_1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    photo_debounce_1/counter_reg[8]_i_1_n_4
    SLICE_X49Y60         FDRE                                         r  photo_debounce_1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.831     1.945    photo_debounce_1/clk_100MHz
    SLICE_X49Y60         FDRE                                         r  photo_debounce_1/counter_reg[11]/C
                         clock pessimism             -0.515     1.430    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.105     1.535    photo_debounce_1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63   hex_pixel_left/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y65   hex_pixel_left/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y65   hex_pixel_left/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y66   hex_pixel_left/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y66   hex_pixel_left/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y66   hex_pixel_left/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y66   hex_pixel_left/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y67   hex_pixel_left/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63   hex_pixel_left/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   hex_pixel_left/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   hex_pixel_left/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   hex_pixel_left/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   hex_pixel_left/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   hex_pixel_left/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   hex_pixel_left/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66   hex_pixel_left/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66   hex_pixel_left/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66   hex_pixel_left/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66   hex_pixel_left/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   hex_pixel_left/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   hex_pixel_left/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   hex_pixel_left/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   hex_pixel_left/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   hex_pixel_left/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65   hex_pixel_left/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66   hex_pixel_left/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66   hex_pixel_left/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66   hex_pixel_left/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66   hex_pixel_left/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen/inst/clk_in1
  To Clock:  clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y24     image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y24     image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        6.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 0.882ns (13.662%)  route 5.574ns (86.338%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[14]
                         net (fo=2, routed)           5.574     8.051    photo_fsm/D[14]
    SLICE_X52Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X52Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[14]/C
                         clock pessimism              0.000    14.769    
                         clock uncertainty           -0.202    14.567    
    SLICE_X52Y60         FDRE (Setup_fdre_C_D)       -0.028    14.539    photo_fsm/bram_data_latched_reg[14]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.882ns (14.238%)  route 5.312ns (85.762%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[10]
                         net (fo=2, routed)           5.312     7.790    photo_fsm/D[10]
    SLICE_X50Y59         FDRE                                         r  photo_fsm/bram_data_latched_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X50Y59         FDRE                                         r  photo_fsm/bram_data_latched_reg[10]/C
                         clock pessimism              0.000    14.769    
                         clock uncertainty           -0.202    14.567    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)       -0.031    14.536    photo_fsm/bram_data_latched_reg[10]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -7.790    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 0.882ns (14.574%)  route 5.170ns (85.426%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=2, routed)           5.170     7.647    photo_fsm/D[9]
    SLICE_X50Y59         FDRE                                         r  photo_fsm/bram_data_latched_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X50Y59         FDRE                                         r  photo_fsm/bram_data_latched_reg[9]/C
                         clock pessimism              0.000    14.769    
                         clock uncertainty           -0.202    14.567    
    SLICE_X50Y59         FDRE (Setup_fdre_C_D)       -0.028    14.539    photo_fsm/bram_data_latched_reg[9]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 0.882ns (14.865%)  route 5.051ns (85.135%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           5.051     7.529    photo_fsm/D[8]
    SLICE_X50Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X50Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[8]/C
                         clock pessimism              0.000    14.769    
                         clock uncertainty           -0.202    14.567    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)       -0.028    14.539    photo_fsm/bram_data_latched_reg[8]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  7.010    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.882ns (15.292%)  route 4.886ns (84.708%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           4.886     7.363    photo_fsm/D[1]
    SLICE_X50Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X50Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[1]/C
                         clock pessimism              0.000    14.769    
                         clock uncertainty           -0.202    14.567    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)       -0.031    14.536    photo_fsm/bram_data_latched_reg[1]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 0.882ns (16.011%)  route 4.627ns (83.989%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           4.627     7.104    photo_fsm/D[12]
    SLICE_X52Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X52Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[12]/C
                         clock pessimism              0.000    14.769    
                         clock uncertainty           -0.202    14.567    
    SLICE_X52Y60         FDRE (Setup_fdre_C_D)       -0.031    14.536    photo_fsm/bram_data_latched_reg[12]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 0.882ns (16.375%)  route 4.504ns (83.625%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=2, routed)           4.504     6.982    photo_fsm/D[4]
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[4]/C
                         clock pessimism              0.000    14.769    
                         clock uncertainty           -0.202    14.567    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)       -0.081    14.486    photo_fsm/bram_data_latched_reg[4]
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.527ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 0.882ns (16.489%)  route 4.467ns (83.511%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           4.467     6.945    photo_fsm/D[0]
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[0]/C
                         clock pessimism              0.000    14.769    
                         clock uncertainty           -0.202    14.567    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)       -0.095    14.472    photo_fsm/bram_data_latched_reg[0]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  7.527    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.882ns (16.517%)  route 4.458ns (83.483%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[13]
                         net (fo=2, routed)           4.458     6.935    photo_fsm/D[13]
    SLICE_X52Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X52Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[13]/C
                         clock pessimism              0.000    14.769    
                         clock uncertainty           -0.202    14.567    
    SLICE_X52Y60         FDRE (Setup_fdre_C_D)       -0.045    14.522    photo_fsm/bram_data_latched_reg[13]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.882ns (16.662%)  route 4.411ns (83.338%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=2, routed)           4.411     6.889    photo_fsm/D[7]
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440    14.769    photo_fsm/clk_100MHz
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[7]/C
                         clock pessimism              0.000    14.769    
                         clock uncertainty           -0.202    14.567    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)       -0.047    14.520    photo_fsm/bram_data_latched_reg[7]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -6.889    
  -------------------------------------------------------------------
                         slack                                  7.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.468ns (11.459%)  route 3.616ns (88.541%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.468     1.940 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           3.616     5.556    photo_fsm/D[2]
    SLICE_X50Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X50Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[2]/C
                         clock pessimism              0.000     5.065    
                         clock uncertainty            0.202     5.267    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.232     5.499    photo_fsm/bram_data_latched_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.499    
                         arrival time                           5.556    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.468ns (11.315%)  route 3.668ns (88.685%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.468     1.940 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=2, routed)           3.668     5.608    photo_fsm/D[3]
    SLICE_X50Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X50Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[3]/C
                         clock pessimism              0.000     5.065    
                         clock uncertainty            0.202     5.267    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.246     5.513    photo_fsm/bram_data_latched_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.513    
                         arrival time                           5.608    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 0.468ns (11.256%)  route 3.690ns (88.744%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.468     1.940 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=2, routed)           3.690     5.630    photo_fsm/D[11]
    SLICE_X50Y59         FDRE                                         r  photo_fsm/bram_data_latched_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X50Y59         FDRE                                         r  photo_fsm/bram_data_latched_reg[11]/C
                         clock pessimism              0.000     5.065    
                         clock uncertainty            0.202     5.267    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.232     5.499    photo_fsm/bram_data_latched_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.499    
                         arrival time                           5.630    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.468ns (11.308%)  route 3.671ns (88.692%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.468     1.940 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=2, routed)           3.671     5.611    photo_fsm/D[6]
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[6]/C
                         clock pessimism              0.000     5.065    
                         clock uncertainty            0.202     5.267    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.199     5.466    photo_fsm/bram_data_latched_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.466    
                         arrival time                           5.611    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.468ns (11.289%)  route 3.678ns (88.711%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.468     1.940 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=2, routed)           3.678     5.618    photo_fsm/D[5]
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[5]/C
                         clock pessimism              0.000     5.065    
                         clock uncertainty            0.202     5.267    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.196     5.463    photo_fsm/bram_data_latched_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.463    
                         arrival time                           5.618    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.468ns (11.135%)  route 3.735ns (88.865%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.468     1.940 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=2, routed)           3.735     5.675    photo_fsm/D[15]
    SLICE_X52Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X52Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[15]/C
                         clock pessimism              0.000     5.065    
                         clock uncertainty            0.202     5.267    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.246     5.513    photo_fsm/bram_data_latched_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.513    
                         arrival time                           5.675    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.468ns (11.022%)  route 3.778ns (88.978%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.468     1.940 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[13]
                         net (fo=2, routed)           3.778     5.718    photo_fsm/D[13]
    SLICE_X52Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X52Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[13]/C
                         clock pessimism              0.000     5.065    
                         clock uncertainty            0.202     5.267    
    SLICE_X52Y60         FDRE (Hold_fdre_C_D)         0.232     5.499    photo_fsm/bram_data_latched_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.499    
                         arrival time                           5.718    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.468ns (11.089%)  route 3.752ns (88.911%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.468     1.940 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=2, routed)           3.752     5.692    photo_fsm/D[7]
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[7]/C
                         clock pessimism              0.000     5.065    
                         clock uncertainty            0.202     5.267    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.191     5.458    photo_fsm/bram_data_latched_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.458    
                         arrival time                           5.692    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.468ns (10.991%)  route 3.790ns (89.009%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.468     1.940 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           3.790     5.730    photo_fsm/D[0]
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[0]/C
                         clock pessimism              0.000     5.065    
                         clock uncertainty            0.202     5.267    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.169     5.436    photo_fsm/bram_data_latched_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.436    
                         arrival time                           5.730    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            photo_fsm/bram_data_latched_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100MHz rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.468ns (10.865%)  route 3.839ns (89.135%))
  Logic Levels:           0  
  Clock Path Skew:        3.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.468     1.940 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=2, routed)           3.839     5.779    photo_fsm/D[4]
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557     5.065    photo_fsm/clk_100MHz
    SLICE_X51Y60         FDRE                                         r  photo_fsm/bram_data_latched_reg[4]/C
                         clock pessimism              0.000     5.065    
                         clock uncertainty            0.202     5.267    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.180     5.447    photo_fsm/bram_data_latched_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.447    
                         arrival time                           5.779    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 photo_fsm/bram_addr_debug_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100MHz rise@30.000ns)
  Data Path Delay:        2.415ns  (logic 0.744ns (30.802%)  route 1.671ns (69.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns = ( 35.065 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557    35.065    photo_fsm/clk_100MHz
    SLICE_X55Y60         FDRE                                         r  photo_fsm/bram_addr_debug_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.419    35.484 r  photo_fsm/bram_addr_debug_reg[0]/Q
                         net (fo=2, routed)           0.928    36.411    photo_fsm/read_addr
    SLICE_X50Y60         LUT3 (Prop_lut3_I0_O)        0.325    36.736 r  photo_fsm/image_bram_i_3/O
                         net (fo=1, routed)           0.744    37.480    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    41.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472    41.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.202    41.270    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.770    40.500    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.500    
                         arrival time                         -37.480    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100MHz rise@30.000ns)
  Data Path Delay:        2.253ns  (logic 0.773ns (34.305%)  route 1.480ns (65.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns = ( 35.065 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557    35.065    photo_fsm/clk_100MHz
    SLICE_X56Y60         FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.478    35.543 f  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.775    36.318    cam_inst/read_mode
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.295    36.613 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.705    37.318    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    41.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472    41.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.202    41.270    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    40.738    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.738    
                         arrival time                         -37.318    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100MHz rise@30.000ns)
  Data Path Delay:        2.292ns  (logic 0.773ns (33.725%)  route 1.519ns (66.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns = ( 35.065 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557    35.065    photo_fsm/clk_100MHz
    SLICE_X56Y60         FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.478    35.543 r  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           1.036    36.578    cam_inst/read_mode
    SLICE_X48Y60         LUT2 (Prop_lut2_I1_O)        0.295    36.873 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.483    37.357    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    41.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472    41.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.202    41.270    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.827    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.827    
                         arrival time                         -37.357    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100MHz rise@30.000ns)
  Data Path Delay:        2.292ns  (logic 0.773ns (33.725%)  route 1.519ns (66.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns = ( 35.065 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557    35.065    photo_fsm/clk_100MHz
    SLICE_X56Y60         FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.478    35.543 r  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           1.036    36.578    cam_inst/read_mode
    SLICE_X48Y60         LUT2 (Prop_lut2_I1_O)        0.295    36.873 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.483    37.357    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    41.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472    41.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.202    41.270    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    40.910    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.910    
                         arrival time                         -37.357    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_100MHz rise@30.000ns)
  Data Path Delay:        2.079ns  (logic 0.773ns (37.179%)  route 1.306ns (62.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    5.065ns = ( 35.065 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    30.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972    33.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.557    35.065    photo_fsm/clk_100MHz
    SLICE_X56Y60         FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.478    35.543 f  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.775    36.318    cam_inst/read_mode
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.295    36.613 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.531    37.144    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457    41.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472    41.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    41.472    
                         clock uncertainty           -0.202    41.270    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    40.738    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         40.738    
                         arrival time                         -37.144    
  -------------------------------------------------------------------
                         slack                                  3.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.246ns (31.818%)  route 0.527ns (68.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.432    photo_fsm/clk_100MHz
    SLICE_X56Y60         FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.148     1.580 f  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.304     1.884    cam_inst/read_mode
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.098     1.982 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.223     2.206    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.871     0.871    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.202     1.073    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[0])
                                                      0.089     1.162    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.246ns (31.027%)  route 0.547ns (68.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.432    photo_fsm/clk_100MHz
    SLICE_X56Y60         FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.148     1.580 f  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.304     1.884    cam_inst/read_mode
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.098     1.982 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.243     2.225    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.871     0.871    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.202     1.073    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_WEA[1])
                                                      0.089     1.162    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.249ns (29.574%)  route 0.593ns (70.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.432    photo_fsm/clk_100MHz
    SLICE_X56Y60         FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.148     1.580 r  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.304     1.884    photo_fsm/read_mode
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.101     1.985 r  photo_fsm/image_bram_i_3/O
                         net (fo=1, routed)           0.289     2.274    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.871     0.871    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.202     1.073    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.117     1.190    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.246ns (28.603%)  route 0.614ns (71.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.432    photo_fsm/clk_100MHz
    SLICE_X56Y60         FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.148     1.580 r  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.402     1.982    cam_inst/read_mode
    SLICE_X48Y60         LUT2 (Prop_lut2_I1_O)        0.098     2.080 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.212     2.292    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.871     0.871    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.202     1.073    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.169    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 photo_fsm/read_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_100MHz rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.246ns (28.603%)  route 0.614ns (71.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.564     1.432    photo_fsm/clk_100MHz
    SLICE_X56Y60         FDRE                                         r  photo_fsm/read_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.148     1.580 r  photo_fsm/read_mode_reg/Q
                         net (fo=4, routed)           0.402     1.982    cam_inst/read_mode
    SLICE_X48Y60         LUT2 (Prop_lut2_I1_O)        0.098     2.080 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.212     2.292    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.871     0.871    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.202     1.073    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     1.142    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  1.151    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         16032 Endpoints
Min Delay         16032 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        78.750ns  (logic 35.246ns (44.757%)  route 43.504ns (55.243%))
  Logic Levels:           124  (CARRY4=96 FDRE=1 LUT1=1 LUT3=19 LUT4=1 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE                         0.000     0.000 r  cam_inst/count_reg[1]/C
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[1]/Q
                         net (fo=151, routed)         6.642     7.160    cam_inst/count[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         1.870     9.154    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.278 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          2.317    11.596    cam_inst/p_1_in[9]
    SLICE_X39Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.720 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000    11.720    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.270 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.362    13.632    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.756 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    13.756    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.289 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.289    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.406 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.406    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.523 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.523    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.777 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.534    16.311    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.367    16.678 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    16.678    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.228 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.228    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    17.342    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.456    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.727 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.329    19.056    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.373    19.429 r  cam_inst/bram_din_cam[15]_i_132/O
                         net (fo=1, routed)           0.000    19.429    cam_inst/bram_din_cam[15]_i_132_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.979 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.979    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.093    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.207    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.478 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.020    21.498    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.373    21.871 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    21.871    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.272 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.272    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.386    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.500    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.771 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.313    24.084    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.373    24.457 r  cam_inst/bram_din_cam[15]_i_100/O
                         net (fo=1, routed)           0.000    24.457    cam_inst/bram_din_cam[15]_i_100_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.007 r  cam_inst/bram_din_cam_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.007    cam_inst/bram_din_cam_reg[15]_i_77_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    25.121    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    25.235    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.506 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.346    26.852    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.373    27.225 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    27.225    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.775 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.775    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.889 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.889    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.003 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.003    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.274 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.734    30.009    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.373    30.382 r  cam_inst/bram_din_cam[15]_i_68/O
                         net (fo=1, routed)           0.000    30.382    cam_inst/bram_din_cam[15]_i_68_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.915 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.915    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.032 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.032    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.149 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.149    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.403 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          0.865    32.267    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.367    32.634 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    32.634    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.184    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.298    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.412    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.683 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.373    35.056    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.373    35.429 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    35.429    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.979 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.979    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.093    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.207    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.478 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          0.881    37.360    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.373    37.733 r  cam_inst/bram_din_cam[15]_i_35/O
                         net (fo=1, routed)           0.000    37.733    cam_inst/bram_din_cam[15]_i_35_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.283 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.283    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.397 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.397    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.511 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.511    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.804 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.326    40.130    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.373    40.503 r  cam_inst/bram_din_cam[14]_i_15/O
                         net (fo=1, routed)           0.000    40.503    cam_inst/bram_din_cam[14]_i_15_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.901 r  cam_inst/bram_din_cam_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.901    cam_inst/bram_din_cam_reg[14]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.015 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.015    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.129 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.129    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    41.422 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.440    42.862    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.373    43.235 r  cam_inst/bram_din_cam[13]_i_14/O
                         net (fo=1, routed)           0.000    43.235    cam_inst/bram_din_cam[13]_i_14_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.611 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.611    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.728    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.845    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    44.126 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.225    45.351    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.367    45.718 r  cam_inst/bram_din_cam[12]_i_12/O
                         net (fo=1, routed)           0.000    45.718    cam_inst/bram_din_cam[12]_i_12_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.268 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.268    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.382 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.382    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    46.675 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.052    47.727    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X44Y69         LUT3 (Prop_lut3_I0_O)        0.373    48.100 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    48.100    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.650 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.650    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.764    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.878    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    49.171 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.011    50.182    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.373    50.555 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    50.555    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.088 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.088    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.205 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.205    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.322 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.322    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    51.603 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.188    52.791    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.367    53.158 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    53.158    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.708 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.708    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.822 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.822    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.936 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.936    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    54.229 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.723    55.952    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X49Y70         LUT5 (Prop_lut5_I3_O)        0.373    56.325 r  cam_inst/bram_din_cam[8]_i_14/O
                         net (fo=1, routed)           0.000    56.325    cam_inst/bram_din_cam[8]_i_14_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.726 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.726    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.840 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.840    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.954 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.954    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    57.247 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.053    58.301    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X48Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    59.130 r  cam_inst/bram_din_cam_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.130    cam_inst/bram_din_cam_reg[7]_i_9_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.244    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.358    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.651 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.413    61.063    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.373    61.436 r  cam_inst/bram_din_cam[6]_i_12/O
                         net (fo=1, routed)           0.000    61.436    cam_inst/bram_din_cam[6]_i_12_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.969 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.969    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.086 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.086    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.367 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.655    64.022    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X45Y64         LUT5 (Prop_lut5_I3_O)        0.367    64.389 r  cam_inst/bram_din_cam[5]_i_14/O
                         net (fo=1, routed)           0.000    64.389    cam_inst/bram_din_cam[5]_i_14_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.790 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    64.790    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.904    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.018 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.018    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.311 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.721    67.032    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.373    67.405 r  cam_inst/bram_din_cam[4]_i_12/O
                         net (fo=1, routed)           0.000    67.405    cam_inst/bram_din_cam[4]_i_12_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.938 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.938    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.055 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.055    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    68.336 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.427    69.762    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.367    70.129 r  cam_inst/bram_din_cam[3]_i_16/O
                         net (fo=1, routed)           0.000    70.129    cam_inst/bram_din_cam[3]_i_16_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.679 r  cam_inst/bram_din_cam_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.679    cam_inst/bram_din_cam_reg[3]_i_9_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.793 r  cam_inst/bram_din_cam_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.793    cam_inst/bram_din_cam_reg[3]_i_4_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.907 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.907    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    71.200 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          1.074    72.274    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.373    72.647 r  cam_inst/bram_din_cam[2]_i_16/O
                         net (fo=1, routed)           0.000    72.647    cam_inst/bram_din_cam[2]_i_16_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.180 r  cam_inst/bram_din_cam_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.180    cam_inst/bram_din_cam_reg[2]_i_9_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.297 r  cam_inst/bram_din_cam_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.297    cam_inst/bram_din_cam_reg[2]_i_4_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.414 r  cam_inst/bram_din_cam_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.414    cam_inst/bram_din_cam_reg[2]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    73.695 r  cam_inst/bram_din_cam_reg[2]_i_1/CO[0]
                         net (fo=15, routed)          1.372    75.067    cam_inst/bram_din_cam_reg[2]_i_1_n_3
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.367    75.434 r  cam_inst/bram_din_cam[1]_i_16/O
                         net (fo=1, routed)           0.000    75.434    cam_inst/bram_din_cam[1]_i_16_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.967 r  cam_inst/bram_din_cam_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.967    cam_inst/bram_din_cam_reg[1]_i_9_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.084 r  cam_inst/bram_din_cam_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    76.084    cam_inst/bram_din_cam_reg[1]_i_4_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.201 r  cam_inst/bram_din_cam_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.201    cam_inst/bram_din_cam_reg[1]_i_2_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    76.482 r  cam_inst/bram_din_cam_reg[1]_i_1/CO[0]
                         net (fo=15, routed)          1.237    77.719    cam_inst/bram_din_cam_reg[1]_i_1_n_3
    SLICE_X51Y64         LUT3 (Prop_lut3_I0_O)        0.367    78.086 r  cam_inst/bram_din_cam[0]_i_10/O
                         net (fo=1, routed)           0.000    78.086    cam_inst/bram_din_cam[0]_i_10_n_0
    SLICE_X51Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.636 r  cam_inst/bram_din_cam_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.636    cam_inst/bram_din_cam_reg[0]_i_2_n_0
    SLICE_X51Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.750 r  cam_inst/bram_din_cam_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.750    cam_inst/bram_din_cam_reg[0]_i_1_n_0
    SLICE_X51Y65         FDRE                                         r  cam_inst/bram_din_cam_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        76.482ns  (logic 34.215ns (44.736%)  route 42.267ns (55.264%))
  Logic Levels:           121  (CARRY4=94 FDRE=1 LUT1=1 LUT3=18 LUT4=1 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE                         0.000     0.000 r  cam_inst/count_reg[1]/C
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[1]/Q
                         net (fo=151, routed)         6.642     7.160    cam_inst/count[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         1.870     9.154    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.278 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          2.317    11.596    cam_inst/p_1_in[9]
    SLICE_X39Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.720 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000    11.720    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.270 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.362    13.632    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.756 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    13.756    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.289 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.289    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.406 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.406    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.523 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.523    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.777 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.534    16.311    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.367    16.678 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    16.678    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.228 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.228    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    17.342    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.456    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.727 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.329    19.056    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.373    19.429 r  cam_inst/bram_din_cam[15]_i_132/O
                         net (fo=1, routed)           0.000    19.429    cam_inst/bram_din_cam[15]_i_132_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.979 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.979    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.093    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.207    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.478 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.020    21.498    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.373    21.871 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    21.871    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.272 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.272    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.386    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.500    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.771 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.313    24.084    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.373    24.457 r  cam_inst/bram_din_cam[15]_i_100/O
                         net (fo=1, routed)           0.000    24.457    cam_inst/bram_din_cam[15]_i_100_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.007 r  cam_inst/bram_din_cam_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.007    cam_inst/bram_din_cam_reg[15]_i_77_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    25.121    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    25.235    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.506 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.346    26.852    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.373    27.225 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    27.225    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.775 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.775    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.889 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.889    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.003 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.003    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.274 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.734    30.009    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.373    30.382 r  cam_inst/bram_din_cam[15]_i_68/O
                         net (fo=1, routed)           0.000    30.382    cam_inst/bram_din_cam[15]_i_68_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.915 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.915    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.032 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.032    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.149 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.149    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.403 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          0.865    32.267    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.367    32.634 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    32.634    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.184    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.298    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.412    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.683 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.373    35.056    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.373    35.429 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    35.429    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.979 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.979    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.093    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.207    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.478 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          0.881    37.360    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.373    37.733 r  cam_inst/bram_din_cam[15]_i_35/O
                         net (fo=1, routed)           0.000    37.733    cam_inst/bram_din_cam[15]_i_35_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.283 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.283    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.397 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.397    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.511 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.511    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.804 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.326    40.130    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.373    40.503 r  cam_inst/bram_din_cam[14]_i_15/O
                         net (fo=1, routed)           0.000    40.503    cam_inst/bram_din_cam[14]_i_15_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.901 r  cam_inst/bram_din_cam_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.901    cam_inst/bram_din_cam_reg[14]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.015 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.015    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.129 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.129    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    41.422 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.440    42.862    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.373    43.235 r  cam_inst/bram_din_cam[13]_i_14/O
                         net (fo=1, routed)           0.000    43.235    cam_inst/bram_din_cam[13]_i_14_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.611 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.611    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.728    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.845    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    44.126 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.225    45.351    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.367    45.718 r  cam_inst/bram_din_cam[12]_i_12/O
                         net (fo=1, routed)           0.000    45.718    cam_inst/bram_din_cam[12]_i_12_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.268 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.268    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.382 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.382    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    46.675 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.052    47.727    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X44Y69         LUT3 (Prop_lut3_I0_O)        0.373    48.100 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    48.100    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.650 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.650    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.764    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.878    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    49.171 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.011    50.182    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.373    50.555 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    50.555    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.088 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.088    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.205 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.205    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.322 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.322    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    51.603 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.188    52.791    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.367    53.158 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    53.158    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.708 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.708    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.822 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.822    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.936 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.936    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    54.229 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.723    55.952    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X49Y70         LUT5 (Prop_lut5_I3_O)        0.373    56.325 r  cam_inst/bram_din_cam[8]_i_14/O
                         net (fo=1, routed)           0.000    56.325    cam_inst/bram_din_cam[8]_i_14_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.726 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.726    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.840 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.840    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.954 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.954    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    57.247 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.053    58.301    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X48Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    59.130 r  cam_inst/bram_din_cam_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.130    cam_inst/bram_din_cam_reg[7]_i_9_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.244    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.358    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.651 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.413    61.063    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.373    61.436 r  cam_inst/bram_din_cam[6]_i_12/O
                         net (fo=1, routed)           0.000    61.436    cam_inst/bram_din_cam[6]_i_12_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.969 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.969    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.086 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.086    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.367 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.655    64.022    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X45Y64         LUT5 (Prop_lut5_I3_O)        0.367    64.389 r  cam_inst/bram_din_cam[5]_i_14/O
                         net (fo=1, routed)           0.000    64.389    cam_inst/bram_din_cam[5]_i_14_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.790 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    64.790    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.904    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.018 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.018    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.311 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.721    67.032    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.373    67.405 r  cam_inst/bram_din_cam[4]_i_12/O
                         net (fo=1, routed)           0.000    67.405    cam_inst/bram_din_cam[4]_i_12_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.938 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.938    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.055 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.055    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    68.336 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.427    69.762    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.367    70.129 r  cam_inst/bram_din_cam[3]_i_16/O
                         net (fo=1, routed)           0.000    70.129    cam_inst/bram_din_cam[3]_i_16_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.679 r  cam_inst/bram_din_cam_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.679    cam_inst/bram_din_cam_reg[3]_i_9_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.793 r  cam_inst/bram_din_cam_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.793    cam_inst/bram_din_cam_reg[3]_i_4_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.907 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.907    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    71.200 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          1.074    72.274    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.373    72.647 r  cam_inst/bram_din_cam[2]_i_16/O
                         net (fo=1, routed)           0.000    72.647    cam_inst/bram_din_cam[2]_i_16_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.180 r  cam_inst/bram_din_cam_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.180    cam_inst/bram_din_cam_reg[2]_i_9_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.297 r  cam_inst/bram_din_cam_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.297    cam_inst/bram_din_cam_reg[2]_i_4_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.414 r  cam_inst/bram_din_cam_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.414    cam_inst/bram_din_cam_reg[2]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    73.695 r  cam_inst/bram_din_cam_reg[2]_i_1/CO[0]
                         net (fo=15, routed)          1.372    75.067    cam_inst/bram_din_cam_reg[2]_i_1_n_3
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.367    75.434 r  cam_inst/bram_din_cam[1]_i_16/O
                         net (fo=1, routed)           0.000    75.434    cam_inst/bram_din_cam[1]_i_16_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.967 r  cam_inst/bram_din_cam_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    75.967    cam_inst/bram_din_cam_reg[1]_i_9_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.084 r  cam_inst/bram_din_cam_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    76.084    cam_inst/bram_din_cam_reg[1]_i_4_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.201 r  cam_inst/bram_din_cam_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.201    cam_inst/bram_din_cam_reg[1]_i_2_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    76.482 r  cam_inst/bram_din_cam_reg[1]_i_1/CO[0]
                         net (fo=15, routed)          0.000    76.482    cam_inst/bram_din_cam_reg[1]_i_1_n_3
    SLICE_X52Y66         FDRE                                         r  cam_inst/bram_din_cam_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.695ns  (logic 32.800ns (44.508%)  route 40.895ns (55.492%))
  Logic Levels:           116  (CARRY4=90 FDRE=1 LUT1=1 LUT3=17 LUT4=1 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE                         0.000     0.000 r  cam_inst/count_reg[1]/C
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[1]/Q
                         net (fo=151, routed)         6.642     7.160    cam_inst/count[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         1.870     9.154    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.278 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          2.317    11.596    cam_inst/p_1_in[9]
    SLICE_X39Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.720 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000    11.720    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.270 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.362    13.632    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.756 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    13.756    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.289 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.289    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.406 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.406    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.523 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.523    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.777 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.534    16.311    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.367    16.678 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    16.678    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.228 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.228    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    17.342    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.456    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.727 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.329    19.056    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.373    19.429 r  cam_inst/bram_din_cam[15]_i_132/O
                         net (fo=1, routed)           0.000    19.429    cam_inst/bram_din_cam[15]_i_132_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.979 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.979    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.093    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.207    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.478 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.020    21.498    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.373    21.871 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    21.871    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.272 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.272    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.386    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.500    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.771 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.313    24.084    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.373    24.457 r  cam_inst/bram_din_cam[15]_i_100/O
                         net (fo=1, routed)           0.000    24.457    cam_inst/bram_din_cam[15]_i_100_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.007 r  cam_inst/bram_din_cam_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.007    cam_inst/bram_din_cam_reg[15]_i_77_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    25.121    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    25.235    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.506 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.346    26.852    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.373    27.225 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    27.225    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.775 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.775    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.889 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.889    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.003 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.003    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.274 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.734    30.009    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.373    30.382 r  cam_inst/bram_din_cam[15]_i_68/O
                         net (fo=1, routed)           0.000    30.382    cam_inst/bram_din_cam[15]_i_68_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.915 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.915    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.032 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.032    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.149 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.149    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.403 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          0.865    32.267    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.367    32.634 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    32.634    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.184    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.298    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.412    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.683 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.373    35.056    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.373    35.429 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    35.429    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.979 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.979    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.093    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.207    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.478 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          0.881    37.360    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.373    37.733 r  cam_inst/bram_din_cam[15]_i_35/O
                         net (fo=1, routed)           0.000    37.733    cam_inst/bram_din_cam[15]_i_35_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.283 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.283    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.397 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.397    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.511 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.511    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.804 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.326    40.130    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.373    40.503 r  cam_inst/bram_din_cam[14]_i_15/O
                         net (fo=1, routed)           0.000    40.503    cam_inst/bram_din_cam[14]_i_15_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.901 r  cam_inst/bram_din_cam_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.901    cam_inst/bram_din_cam_reg[14]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.015 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.015    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.129 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.129    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    41.422 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.440    42.862    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.373    43.235 r  cam_inst/bram_din_cam[13]_i_14/O
                         net (fo=1, routed)           0.000    43.235    cam_inst/bram_din_cam[13]_i_14_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.611 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.611    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.728    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.845    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    44.126 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.225    45.351    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.367    45.718 r  cam_inst/bram_din_cam[12]_i_12/O
                         net (fo=1, routed)           0.000    45.718    cam_inst/bram_din_cam[12]_i_12_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.268 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.268    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.382 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.382    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    46.675 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.052    47.727    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X44Y69         LUT3 (Prop_lut3_I0_O)        0.373    48.100 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    48.100    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.650 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.650    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.764    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.878    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    49.171 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.011    50.182    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.373    50.555 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    50.555    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.088 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.088    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.205 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.205    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.322 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.322    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    51.603 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.188    52.791    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.367    53.158 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    53.158    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.708 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.708    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.822 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.822    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.936 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.936    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    54.229 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.723    55.952    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X49Y70         LUT5 (Prop_lut5_I3_O)        0.373    56.325 r  cam_inst/bram_din_cam[8]_i_14/O
                         net (fo=1, routed)           0.000    56.325    cam_inst/bram_din_cam[8]_i_14_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.726 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.726    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.840 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.840    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.954 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.954    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    57.247 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.053    58.301    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X48Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    59.130 r  cam_inst/bram_din_cam_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.130    cam_inst/bram_din_cam_reg[7]_i_9_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.244    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.358    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.651 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.413    61.063    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.373    61.436 r  cam_inst/bram_din_cam[6]_i_12/O
                         net (fo=1, routed)           0.000    61.436    cam_inst/bram_din_cam[6]_i_12_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.969 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.969    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.086 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.086    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.367 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.655    64.022    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X45Y64         LUT5 (Prop_lut5_I3_O)        0.367    64.389 r  cam_inst/bram_din_cam[5]_i_14/O
                         net (fo=1, routed)           0.000    64.389    cam_inst/bram_din_cam[5]_i_14_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.790 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    64.790    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.904    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.018 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.018    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.311 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.721    67.032    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.373    67.405 r  cam_inst/bram_din_cam[4]_i_12/O
                         net (fo=1, routed)           0.000    67.405    cam_inst/bram_din_cam[4]_i_12_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.938 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.938    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.055 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.055    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    68.336 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.427    69.762    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.367    70.129 r  cam_inst/bram_din_cam[3]_i_16/O
                         net (fo=1, routed)           0.000    70.129    cam_inst/bram_din_cam[3]_i_16_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.679 r  cam_inst/bram_din_cam_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.679    cam_inst/bram_din_cam_reg[3]_i_9_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.793 r  cam_inst/bram_din_cam_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.793    cam_inst/bram_din_cam_reg[3]_i_4_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.907 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.907    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    71.200 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          1.074    72.274    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X50Y64         LUT3 (Prop_lut3_I0_O)        0.373    72.647 r  cam_inst/bram_din_cam[2]_i_16/O
                         net (fo=1, routed)           0.000    72.647    cam_inst/bram_din_cam[2]_i_16_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.180 r  cam_inst/bram_din_cam_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    73.180    cam_inst/bram_din_cam_reg[2]_i_9_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.297 r  cam_inst/bram_din_cam_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    73.297    cam_inst/bram_din_cam_reg[2]_i_4_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.414 r  cam_inst/bram_din_cam_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.414    cam_inst/bram_din_cam_reg[2]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    73.695 r  cam_inst/bram_din_cam_reg[2]_i_1/CO[0]
                         net (fo=15, routed)          0.000    73.695    cam_inst/bram_din_cam_reg[2]_i_1_n_3
    SLICE_X50Y67         FDRE                                         r  cam_inst/bram_din_cam_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        71.200ns  (logic 31.379ns (44.071%)  route 39.821ns (55.929%))
  Logic Levels:           111  (CARRY4=86 FDRE=1 LUT1=1 LUT3=16 LUT4=1 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE                         0.000     0.000 r  cam_inst/count_reg[1]/C
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[1]/Q
                         net (fo=151, routed)         6.642     7.160    cam_inst/count[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         1.870     9.154    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.278 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          2.317    11.596    cam_inst/p_1_in[9]
    SLICE_X39Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.720 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000    11.720    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.270 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.362    13.632    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.756 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    13.756    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.289 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.289    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.406 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.406    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.523 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.523    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.777 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.534    16.311    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.367    16.678 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    16.678    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.228 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.228    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    17.342    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.456    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.727 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.329    19.056    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.373    19.429 r  cam_inst/bram_din_cam[15]_i_132/O
                         net (fo=1, routed)           0.000    19.429    cam_inst/bram_din_cam[15]_i_132_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.979 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.979    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.093    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.207    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.478 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.020    21.498    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.373    21.871 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    21.871    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.272 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.272    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.386    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.500    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.771 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.313    24.084    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.373    24.457 r  cam_inst/bram_din_cam[15]_i_100/O
                         net (fo=1, routed)           0.000    24.457    cam_inst/bram_din_cam[15]_i_100_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.007 r  cam_inst/bram_din_cam_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.007    cam_inst/bram_din_cam_reg[15]_i_77_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    25.121    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    25.235    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.506 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.346    26.852    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.373    27.225 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    27.225    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.775 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.775    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.889 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.889    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.003 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.003    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.274 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.734    30.009    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.373    30.382 r  cam_inst/bram_din_cam[15]_i_68/O
                         net (fo=1, routed)           0.000    30.382    cam_inst/bram_din_cam[15]_i_68_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.915 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.915    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.032 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.032    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.149 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.149    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.403 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          0.865    32.267    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.367    32.634 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    32.634    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.184    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.298    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.412    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.683 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.373    35.056    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.373    35.429 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    35.429    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.979 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.979    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.093    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.207    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.478 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          0.881    37.360    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.373    37.733 r  cam_inst/bram_din_cam[15]_i_35/O
                         net (fo=1, routed)           0.000    37.733    cam_inst/bram_din_cam[15]_i_35_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.283 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.283    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.397 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.397    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.511 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.511    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.804 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.326    40.130    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.373    40.503 r  cam_inst/bram_din_cam[14]_i_15/O
                         net (fo=1, routed)           0.000    40.503    cam_inst/bram_din_cam[14]_i_15_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.901 r  cam_inst/bram_din_cam_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.901    cam_inst/bram_din_cam_reg[14]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.015 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.015    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.129 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.129    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    41.422 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.440    42.862    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.373    43.235 r  cam_inst/bram_din_cam[13]_i_14/O
                         net (fo=1, routed)           0.000    43.235    cam_inst/bram_din_cam[13]_i_14_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.611 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.611    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.728    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.845    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    44.126 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.225    45.351    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.367    45.718 r  cam_inst/bram_din_cam[12]_i_12/O
                         net (fo=1, routed)           0.000    45.718    cam_inst/bram_din_cam[12]_i_12_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.268 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.268    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.382 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.382    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    46.675 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.052    47.727    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X44Y69         LUT3 (Prop_lut3_I0_O)        0.373    48.100 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    48.100    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.650 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.650    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.764    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.878    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    49.171 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.011    50.182    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.373    50.555 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    50.555    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.088 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.088    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.205 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.205    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.322 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.322    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    51.603 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.188    52.791    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.367    53.158 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    53.158    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.708 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.708    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.822 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.822    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.936 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.936    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    54.229 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.723    55.952    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X49Y70         LUT5 (Prop_lut5_I3_O)        0.373    56.325 r  cam_inst/bram_din_cam[8]_i_14/O
                         net (fo=1, routed)           0.000    56.325    cam_inst/bram_din_cam[8]_i_14_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.726 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.726    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.840 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.840    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.954 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.954    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    57.247 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.053    58.301    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X48Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    59.130 r  cam_inst/bram_din_cam_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.130    cam_inst/bram_din_cam_reg[7]_i_9_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.244    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.358    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.651 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.413    61.063    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.373    61.436 r  cam_inst/bram_din_cam[6]_i_12/O
                         net (fo=1, routed)           0.000    61.436    cam_inst/bram_din_cam[6]_i_12_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.969 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.969    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.086 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.086    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.367 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.655    64.022    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X45Y64         LUT5 (Prop_lut5_I3_O)        0.367    64.389 r  cam_inst/bram_din_cam[5]_i_14/O
                         net (fo=1, routed)           0.000    64.389    cam_inst/bram_din_cam[5]_i_14_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.790 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    64.790    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.904    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.018 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.018    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.311 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.721    67.032    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.373    67.405 r  cam_inst/bram_din_cam[4]_i_12/O
                         net (fo=1, routed)           0.000    67.405    cam_inst/bram_din_cam[4]_i_12_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.938 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.938    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.055 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.055    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    68.336 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          1.427    69.762    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X48Y63         LUT3 (Prop_lut3_I0_O)        0.367    70.129 r  cam_inst/bram_din_cam[3]_i_16/O
                         net (fo=1, routed)           0.000    70.129    cam_inst/bram_din_cam[3]_i_16_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.679 r  cam_inst/bram_din_cam_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    70.679    cam_inst/bram_din_cam_reg[3]_i_9_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.793 r  cam_inst/bram_din_cam_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    70.793    cam_inst/bram_din_cam_reg[3]_i_4_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.907 r  cam_inst/bram_din_cam_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.907    cam_inst/bram_din_cam_reg[3]_i_2_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    71.200 r  cam_inst/bram_din_cam_reg[3]_i_1/CO[0]
                         net (fo=15, routed)          0.000    71.200    cam_inst/bram_din_cam_reg[3]_i_1_n_3
    SLICE_X48Y66         FDRE                                         r  cam_inst/bram_din_cam_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.336ns  (logic 29.941ns (43.814%)  route 38.395ns (56.186%))
  Logic Levels:           106  (CARRY4=82 FDRE=1 LUT1=1 LUT3=15 LUT4=1 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE                         0.000     0.000 r  cam_inst/count_reg[1]/C
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[1]/Q
                         net (fo=151, routed)         6.642     7.160    cam_inst/count[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         1.870     9.154    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.278 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          2.317    11.596    cam_inst/p_1_in[9]
    SLICE_X39Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.720 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000    11.720    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.270 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.362    13.632    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.756 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    13.756    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.289 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.289    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.406 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.406    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.523 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.523    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.777 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.534    16.311    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.367    16.678 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    16.678    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.228 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.228    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    17.342    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.456    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.727 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.329    19.056    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.373    19.429 r  cam_inst/bram_din_cam[15]_i_132/O
                         net (fo=1, routed)           0.000    19.429    cam_inst/bram_din_cam[15]_i_132_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.979 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.979    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.093    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.207    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.478 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.020    21.498    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.373    21.871 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    21.871    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.272 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.272    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.386    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.500    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.771 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.313    24.084    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.373    24.457 r  cam_inst/bram_din_cam[15]_i_100/O
                         net (fo=1, routed)           0.000    24.457    cam_inst/bram_din_cam[15]_i_100_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.007 r  cam_inst/bram_din_cam_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.007    cam_inst/bram_din_cam_reg[15]_i_77_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    25.121    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    25.235    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.506 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.346    26.852    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.373    27.225 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    27.225    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.775 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.775    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.889 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.889    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.003 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.003    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.274 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.734    30.009    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.373    30.382 r  cam_inst/bram_din_cam[15]_i_68/O
                         net (fo=1, routed)           0.000    30.382    cam_inst/bram_din_cam[15]_i_68_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.915 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.915    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.032 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.032    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.149 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.149    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.403 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          0.865    32.267    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.367    32.634 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    32.634    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.184    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.298    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.412    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.683 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.373    35.056    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.373    35.429 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    35.429    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.979 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.979    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.093    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.207    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.478 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          0.881    37.360    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.373    37.733 r  cam_inst/bram_din_cam[15]_i_35/O
                         net (fo=1, routed)           0.000    37.733    cam_inst/bram_din_cam[15]_i_35_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.283 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.283    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.397 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.397    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.511 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.511    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.804 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.326    40.130    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.373    40.503 r  cam_inst/bram_din_cam[14]_i_15/O
                         net (fo=1, routed)           0.000    40.503    cam_inst/bram_din_cam[14]_i_15_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.901 r  cam_inst/bram_din_cam_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.901    cam_inst/bram_din_cam_reg[14]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.015 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.015    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.129 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.129    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    41.422 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.440    42.862    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.373    43.235 r  cam_inst/bram_din_cam[13]_i_14/O
                         net (fo=1, routed)           0.000    43.235    cam_inst/bram_din_cam[13]_i_14_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.611 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.611    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.728    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.845    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    44.126 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.225    45.351    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.367    45.718 r  cam_inst/bram_din_cam[12]_i_12/O
                         net (fo=1, routed)           0.000    45.718    cam_inst/bram_din_cam[12]_i_12_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.268 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.268    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.382 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.382    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    46.675 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.052    47.727    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X44Y69         LUT3 (Prop_lut3_I0_O)        0.373    48.100 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    48.100    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.650 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.650    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.764    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.878    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    49.171 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.011    50.182    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.373    50.555 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    50.555    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.088 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.088    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.205 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.205    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.322 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.322    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    51.603 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.188    52.791    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.367    53.158 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    53.158    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.708 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.708    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.822 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.822    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.936 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.936    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    54.229 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.723    55.952    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X49Y70         LUT5 (Prop_lut5_I3_O)        0.373    56.325 r  cam_inst/bram_din_cam[8]_i_14/O
                         net (fo=1, routed)           0.000    56.325    cam_inst/bram_din_cam[8]_i_14_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.726 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.726    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.840 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.840    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.954 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.954    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    57.247 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.053    58.301    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X48Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    59.130 r  cam_inst/bram_din_cam_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.130    cam_inst/bram_din_cam_reg[7]_i_9_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.244    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.358    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.651 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.413    61.063    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.373    61.436 r  cam_inst/bram_din_cam[6]_i_12/O
                         net (fo=1, routed)           0.000    61.436    cam_inst/bram_din_cam[6]_i_12_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.969 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.969    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.086 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.086    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.367 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.655    64.022    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X45Y64         LUT5 (Prop_lut5_I3_O)        0.367    64.389 r  cam_inst/bram_din_cam[5]_i_14/O
                         net (fo=1, routed)           0.000    64.389    cam_inst/bram_din_cam[5]_i_14_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.790 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    64.790    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.904    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.018 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.018    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.311 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          1.721    67.032    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X46Y64         LUT3 (Prop_lut3_I0_O)        0.373    67.405 r  cam_inst/bram_din_cam[4]_i_12/O
                         net (fo=1, routed)           0.000    67.405    cam_inst/bram_din_cam[4]_i_12_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.938 r  cam_inst/bram_din_cam_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    67.938    cam_inst/bram_din_cam_reg[4]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.055 r  cam_inst/bram_din_cam_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.055    cam_inst/bram_din_cam_reg[4]_i_2_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    68.336 r  cam_inst/bram_din_cam_reg[4]_i_1/CO[0]
                         net (fo=15, routed)          0.000    68.336    cam_inst/bram_din_cam_reg[4]_i_1_n_3
    SLICE_X46Y66         FDRE                                         r  cam_inst/bram_din_cam_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.311ns  (logic 28.637ns (43.847%)  route 36.674ns (56.153%))
  Logic Levels:           102  (CARRY4=79 FDRE=1 LUT1=1 LUT3=14 LUT4=1 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE                         0.000     0.000 r  cam_inst/count_reg[1]/C
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[1]/Q
                         net (fo=151, routed)         6.642     7.160    cam_inst/count[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         1.870     9.154    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.278 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          2.317    11.596    cam_inst/p_1_in[9]
    SLICE_X39Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.720 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000    11.720    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.270 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.362    13.632    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.756 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    13.756    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.289 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.289    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.406 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.406    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.523 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.523    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.777 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.534    16.311    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.367    16.678 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    16.678    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.228 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.228    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    17.342    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.456    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.727 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.329    19.056    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.373    19.429 r  cam_inst/bram_din_cam[15]_i_132/O
                         net (fo=1, routed)           0.000    19.429    cam_inst/bram_din_cam[15]_i_132_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.979 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.979    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.093    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.207    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.478 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.020    21.498    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.373    21.871 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    21.871    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.272 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.272    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.386    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.500    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.771 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.313    24.084    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.373    24.457 r  cam_inst/bram_din_cam[15]_i_100/O
                         net (fo=1, routed)           0.000    24.457    cam_inst/bram_din_cam[15]_i_100_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.007 r  cam_inst/bram_din_cam_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.007    cam_inst/bram_din_cam_reg[15]_i_77_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    25.121    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    25.235    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.506 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.346    26.852    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.373    27.225 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    27.225    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.775 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.775    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.889 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.889    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.003 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.003    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.274 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.734    30.009    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.373    30.382 r  cam_inst/bram_din_cam[15]_i_68/O
                         net (fo=1, routed)           0.000    30.382    cam_inst/bram_din_cam[15]_i_68_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.915 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.915    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.032 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.032    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.149 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.149    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.403 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          0.865    32.267    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.367    32.634 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    32.634    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.184    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.298    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.412    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.683 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.373    35.056    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.373    35.429 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    35.429    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.979 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.979    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.093    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.207    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.478 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          0.881    37.360    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.373    37.733 r  cam_inst/bram_din_cam[15]_i_35/O
                         net (fo=1, routed)           0.000    37.733    cam_inst/bram_din_cam[15]_i_35_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.283 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.283    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.397 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.397    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.511 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.511    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.804 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.326    40.130    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.373    40.503 r  cam_inst/bram_din_cam[14]_i_15/O
                         net (fo=1, routed)           0.000    40.503    cam_inst/bram_din_cam[14]_i_15_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.901 r  cam_inst/bram_din_cam_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.901    cam_inst/bram_din_cam_reg[14]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.015 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.015    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.129 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.129    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    41.422 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.440    42.862    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.373    43.235 r  cam_inst/bram_din_cam[13]_i_14/O
                         net (fo=1, routed)           0.000    43.235    cam_inst/bram_din_cam[13]_i_14_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.611 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.611    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.728    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.845    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    44.126 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.225    45.351    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.367    45.718 r  cam_inst/bram_din_cam[12]_i_12/O
                         net (fo=1, routed)           0.000    45.718    cam_inst/bram_din_cam[12]_i_12_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.268 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.268    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.382 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.382    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    46.675 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.052    47.727    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X44Y69         LUT3 (Prop_lut3_I0_O)        0.373    48.100 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    48.100    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.650 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.650    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.764    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.878    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    49.171 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.011    50.182    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.373    50.555 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    50.555    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.088 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.088    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.205 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.205    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.322 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.322    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    51.603 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.188    52.791    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.367    53.158 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    53.158    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.708 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.708    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.822 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.822    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.936 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.936    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    54.229 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.723    55.952    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X49Y70         LUT5 (Prop_lut5_I3_O)        0.373    56.325 r  cam_inst/bram_din_cam[8]_i_14/O
                         net (fo=1, routed)           0.000    56.325    cam_inst/bram_din_cam[8]_i_14_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.726 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.726    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.840 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.840    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.954 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.954    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    57.247 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.053    58.301    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X48Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    59.130 r  cam_inst/bram_din_cam_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.130    cam_inst/bram_din_cam_reg[7]_i_9_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.244    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.358    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.651 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.413    61.063    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.373    61.436 r  cam_inst/bram_din_cam[6]_i_12/O
                         net (fo=1, routed)           0.000    61.436    cam_inst/bram_din_cam[6]_i_12_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.969 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.969    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.086 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.086    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.367 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          1.655    64.022    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X45Y64         LUT5 (Prop_lut5_I3_O)        0.367    64.389 r  cam_inst/bram_din_cam[5]_i_14/O
                         net (fo=1, routed)           0.000    64.389    cam_inst/bram_din_cam[5]_i_14_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    64.790 r  cam_inst/bram_din_cam_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    64.790    cam_inst/bram_din_cam_reg[5]_i_9_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.904 r  cam_inst/bram_din_cam_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.904    cam_inst/bram_din_cam_reg[5]_i_4_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.018 r  cam_inst/bram_din_cam_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.018    cam_inst/bram_din_cam_reg[5]_i_2_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    65.311 r  cam_inst/bram_din_cam_reg[5]_i_1/CO[0]
                         net (fo=15, routed)          0.000    65.311    cam_inst/bram_din_cam_reg[5]_i_1_n_3
    SLICE_X45Y67         FDRE                                         r  cam_inst/bram_din_cam_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.367ns  (logic 27.348ns (43.850%)  route 35.019ns (56.150%))
  Logic Levels:           97  (CARRY4=75 FDRE=1 LUT1=1 LUT3=14 LUT4=1 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE                         0.000     0.000 r  cam_inst/count_reg[1]/C
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[1]/Q
                         net (fo=151, routed)         6.642     7.160    cam_inst/count[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         1.870     9.154    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.278 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          2.317    11.596    cam_inst/p_1_in[9]
    SLICE_X39Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.720 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000    11.720    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.270 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.362    13.632    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.756 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    13.756    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.289 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.289    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.406 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.406    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.523 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.523    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.777 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.534    16.311    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.367    16.678 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    16.678    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.228 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.228    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    17.342    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.456    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.727 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.329    19.056    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.373    19.429 r  cam_inst/bram_din_cam[15]_i_132/O
                         net (fo=1, routed)           0.000    19.429    cam_inst/bram_din_cam[15]_i_132_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.979 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.979    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.093    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.207    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.478 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.020    21.498    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.373    21.871 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    21.871    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.272 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.272    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.386    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.500    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.771 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.313    24.084    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.373    24.457 r  cam_inst/bram_din_cam[15]_i_100/O
                         net (fo=1, routed)           0.000    24.457    cam_inst/bram_din_cam[15]_i_100_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.007 r  cam_inst/bram_din_cam_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.007    cam_inst/bram_din_cam_reg[15]_i_77_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    25.121    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    25.235    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.506 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.346    26.852    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.373    27.225 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    27.225    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.775 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.775    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.889 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.889    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.003 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.003    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.274 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.734    30.009    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.373    30.382 r  cam_inst/bram_din_cam[15]_i_68/O
                         net (fo=1, routed)           0.000    30.382    cam_inst/bram_din_cam[15]_i_68_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.915 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.915    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.032 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.032    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.149 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.149    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.403 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          0.865    32.267    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.367    32.634 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    32.634    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.184    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.298    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.412    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.683 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.373    35.056    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.373    35.429 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    35.429    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.979 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.979    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.093    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.207    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.478 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          0.881    37.360    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.373    37.733 r  cam_inst/bram_din_cam[15]_i_35/O
                         net (fo=1, routed)           0.000    37.733    cam_inst/bram_din_cam[15]_i_35_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.283 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.283    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.397 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.397    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.511 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.511    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.804 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.326    40.130    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.373    40.503 r  cam_inst/bram_din_cam[14]_i_15/O
                         net (fo=1, routed)           0.000    40.503    cam_inst/bram_din_cam[14]_i_15_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.901 r  cam_inst/bram_din_cam_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.901    cam_inst/bram_din_cam_reg[14]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.015 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.015    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.129 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.129    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    41.422 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.440    42.862    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.373    43.235 r  cam_inst/bram_din_cam[13]_i_14/O
                         net (fo=1, routed)           0.000    43.235    cam_inst/bram_din_cam[13]_i_14_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.611 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.611    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.728    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.845    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    44.126 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.225    45.351    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.367    45.718 r  cam_inst/bram_din_cam[12]_i_12/O
                         net (fo=1, routed)           0.000    45.718    cam_inst/bram_din_cam[12]_i_12_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.268 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.268    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.382 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.382    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    46.675 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.052    47.727    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X44Y69         LUT3 (Prop_lut3_I0_O)        0.373    48.100 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    48.100    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.650 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.650    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.764    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.878    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    49.171 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.011    50.182    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.373    50.555 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    50.555    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.088 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.088    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.205 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.205    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.322 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.322    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    51.603 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.188    52.791    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.367    53.158 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    53.158    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.708 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.708    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.822 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.822    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.936 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.936    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    54.229 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.723    55.952    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X49Y70         LUT5 (Prop_lut5_I3_O)        0.373    56.325 r  cam_inst/bram_din_cam[8]_i_14/O
                         net (fo=1, routed)           0.000    56.325    cam_inst/bram_din_cam[8]_i_14_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.726 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.726    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.840 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.840    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.954 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.954    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    57.247 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.053    58.301    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X48Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    59.130 r  cam_inst/bram_din_cam_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.130    cam_inst/bram_din_cam_reg[7]_i_9_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.244    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.358    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.651 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          1.413    61.063    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.373    61.436 r  cam_inst/bram_din_cam[6]_i_12/O
                         net (fo=1, routed)           0.000    61.436    cam_inst/bram_din_cam[6]_i_12_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.969 r  cam_inst/bram_din_cam_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.969    cam_inst/bram_din_cam_reg[6]_i_4_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.086 r  cam_inst/bram_din_cam_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.086    cam_inst/bram_din_cam_reg[6]_i_2_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    62.367 r  cam_inst/bram_din_cam_reg[6]_i_1/CO[0]
                         net (fo=15, routed)          0.000    62.367    cam_inst/bram_din_cam_reg[6]_i_1_n_3
    SLICE_X46Y70         FDRE                                         r  cam_inst/bram_din_cam_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        59.651ns  (logic 26.044ns (43.661%)  route 33.607ns (56.339%))
  Logic Levels:           93  (CARRY4=72 FDRE=1 LUT1=1 LUT3=13 LUT4=1 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE                         0.000     0.000 r  cam_inst/count_reg[1]/C
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[1]/Q
                         net (fo=151, routed)         6.642     7.160    cam_inst/count[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         1.870     9.154    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.278 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          2.317    11.596    cam_inst/p_1_in[9]
    SLICE_X39Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.720 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000    11.720    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.270 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.362    13.632    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.756 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    13.756    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.289 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.289    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.406 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.406    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.523 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.523    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.777 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.534    16.311    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.367    16.678 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    16.678    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.228 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.228    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    17.342    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.456    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.727 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.329    19.056    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.373    19.429 r  cam_inst/bram_din_cam[15]_i_132/O
                         net (fo=1, routed)           0.000    19.429    cam_inst/bram_din_cam[15]_i_132_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.979 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.979    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.093    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.207    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.478 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.020    21.498    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.373    21.871 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    21.871    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.272 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.272    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.386    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.500    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.771 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.313    24.084    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.373    24.457 r  cam_inst/bram_din_cam[15]_i_100/O
                         net (fo=1, routed)           0.000    24.457    cam_inst/bram_din_cam[15]_i_100_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.007 r  cam_inst/bram_din_cam_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.007    cam_inst/bram_din_cam_reg[15]_i_77_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    25.121    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    25.235    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.506 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.346    26.852    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.373    27.225 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    27.225    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.775 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.775    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.889 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.889    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.003 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.003    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.274 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.734    30.009    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.373    30.382 r  cam_inst/bram_din_cam[15]_i_68/O
                         net (fo=1, routed)           0.000    30.382    cam_inst/bram_din_cam[15]_i_68_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.915 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.915    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.032 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.032    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.149 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.149    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.403 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          0.865    32.267    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.367    32.634 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    32.634    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.184    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.298    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.412    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.683 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.373    35.056    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.373    35.429 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    35.429    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.979 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.979    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.093    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.207    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.478 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          0.881    37.360    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.373    37.733 r  cam_inst/bram_din_cam[15]_i_35/O
                         net (fo=1, routed)           0.000    37.733    cam_inst/bram_din_cam[15]_i_35_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.283 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.283    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.397 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.397    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.511 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.511    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.804 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.326    40.130    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.373    40.503 r  cam_inst/bram_din_cam[14]_i_15/O
                         net (fo=1, routed)           0.000    40.503    cam_inst/bram_din_cam[14]_i_15_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.901 r  cam_inst/bram_din_cam_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.901    cam_inst/bram_din_cam_reg[14]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.015 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.015    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.129 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.129    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    41.422 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.440    42.862    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.373    43.235 r  cam_inst/bram_din_cam[13]_i_14/O
                         net (fo=1, routed)           0.000    43.235    cam_inst/bram_din_cam[13]_i_14_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.611 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.611    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.728    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.845    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    44.126 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.225    45.351    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.367    45.718 r  cam_inst/bram_din_cam[12]_i_12/O
                         net (fo=1, routed)           0.000    45.718    cam_inst/bram_din_cam[12]_i_12_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.268 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.268    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.382 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.382    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    46.675 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.052    47.727    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X44Y69         LUT3 (Prop_lut3_I0_O)        0.373    48.100 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    48.100    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.650 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.650    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.764    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.878    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    49.171 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.011    50.182    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.373    50.555 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    50.555    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.088 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.088    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.205 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.205    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.322 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.322    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    51.603 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.188    52.791    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.367    53.158 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    53.158    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.708 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.708    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.822 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.822    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.936 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.936    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    54.229 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.723    55.952    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X49Y70         LUT5 (Prop_lut5_I3_O)        0.373    56.325 r  cam_inst/bram_din_cam[8]_i_14/O
                         net (fo=1, routed)           0.000    56.325    cam_inst/bram_din_cam[8]_i_14_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.726 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.726    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.840 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.840    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.954 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.954    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    57.247 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          1.053    58.301    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X48Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    59.130 r  cam_inst/bram_din_cam_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    59.130    cam_inst/bram_din_cam_reg[7]_i_9_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.244 r  cam_inst/bram_din_cam_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    59.244    cam_inst/bram_din_cam_reg[7]_i_4_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.358 r  cam_inst/bram_din_cam_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.358    cam_inst/bram_din_cam_reg[7]_i_2_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    59.651 r  cam_inst/bram_din_cam_reg[7]_i_1/CO[0]
                         net (fo=15, routed)          0.000    59.651    cam_inst/bram_din_cam_reg[7]_i_1_n_3
    SLICE_X48Y71         FDRE                                         r  cam_inst/bram_din_cam_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.247ns  (logic 24.694ns (43.136%)  route 32.553ns (56.864%))
  Logic Levels:           89  (CARRY4=68 FDRE=1 LUT1=1 LUT3=13 LUT4=1 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE                         0.000     0.000 r  cam_inst/count_reg[1]/C
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[1]/Q
                         net (fo=151, routed)         6.642     7.160    cam_inst/count[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         1.870     9.154    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.278 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          2.317    11.596    cam_inst/p_1_in[9]
    SLICE_X39Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.720 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000    11.720    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.270 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.362    13.632    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.756 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    13.756    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.289 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.289    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.406 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.406    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.523 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.523    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.777 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.534    16.311    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.367    16.678 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    16.678    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.228 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.228    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    17.342    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.456    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.727 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.329    19.056    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.373    19.429 r  cam_inst/bram_din_cam[15]_i_132/O
                         net (fo=1, routed)           0.000    19.429    cam_inst/bram_din_cam[15]_i_132_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.979 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.979    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.093    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.207    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.478 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.020    21.498    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.373    21.871 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    21.871    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.272 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.272    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.386    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.500    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.771 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.313    24.084    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.373    24.457 r  cam_inst/bram_din_cam[15]_i_100/O
                         net (fo=1, routed)           0.000    24.457    cam_inst/bram_din_cam[15]_i_100_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.007 r  cam_inst/bram_din_cam_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.007    cam_inst/bram_din_cam_reg[15]_i_77_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    25.121    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    25.235    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.506 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.346    26.852    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.373    27.225 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    27.225    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.775 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.775    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.889 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.889    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.003 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.003    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.274 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.734    30.009    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.373    30.382 r  cam_inst/bram_din_cam[15]_i_68/O
                         net (fo=1, routed)           0.000    30.382    cam_inst/bram_din_cam[15]_i_68_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.915 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.915    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.032 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.032    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.149 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.149    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.403 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          0.865    32.267    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.367    32.634 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    32.634    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.184    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.298    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.412    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.683 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.373    35.056    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.373    35.429 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    35.429    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.979 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.979    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.093    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.207    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.478 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          0.881    37.360    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.373    37.733 r  cam_inst/bram_din_cam[15]_i_35/O
                         net (fo=1, routed)           0.000    37.733    cam_inst/bram_din_cam[15]_i_35_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.283 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.283    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.397 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.397    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.511 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.511    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.804 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.326    40.130    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.373    40.503 r  cam_inst/bram_din_cam[14]_i_15/O
                         net (fo=1, routed)           0.000    40.503    cam_inst/bram_din_cam[14]_i_15_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.901 r  cam_inst/bram_din_cam_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.901    cam_inst/bram_din_cam_reg[14]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.015 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.015    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.129 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.129    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    41.422 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.440    42.862    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.373    43.235 r  cam_inst/bram_din_cam[13]_i_14/O
                         net (fo=1, routed)           0.000    43.235    cam_inst/bram_din_cam[13]_i_14_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.611 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.611    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.728    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.845    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    44.126 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.225    45.351    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.367    45.718 r  cam_inst/bram_din_cam[12]_i_12/O
                         net (fo=1, routed)           0.000    45.718    cam_inst/bram_din_cam[12]_i_12_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.268 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.268    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.382 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.382    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    46.675 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.052    47.727    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X44Y69         LUT3 (Prop_lut3_I0_O)        0.373    48.100 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    48.100    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.650 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.650    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.764    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.878    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    49.171 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.011    50.182    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.373    50.555 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    50.555    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.088 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.088    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.205 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.205    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.322 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.322    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    51.603 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.188    52.791    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.367    53.158 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    53.158    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.708 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.708    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.822 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.822    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.936 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.936    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    54.229 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          1.723    55.952    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X49Y70         LUT5 (Prop_lut5_I3_O)        0.373    56.325 r  cam_inst/bram_din_cam[8]_i_14/O
                         net (fo=1, routed)           0.000    56.325    cam_inst/bram_din_cam[8]_i_14_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    56.726 r  cam_inst/bram_din_cam_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    56.726    cam_inst/bram_din_cam_reg[8]_i_9_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.840 r  cam_inst/bram_din_cam_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    56.840    cam_inst/bram_din_cam_reg[8]_i_4_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.954 r  cam_inst/bram_din_cam_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.954    cam_inst/bram_din_cam_reg[8]_i_2_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    57.247 r  cam_inst/bram_din_cam_reg[8]_i_1/CO[0]
                         net (fo=15, routed)          0.000    57.247    cam_inst/bram_din_cam_reg[8]_i_1_n_3
    SLICE_X49Y73         FDRE                                         r  cam_inst/bram_din_cam_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam_inst/bram_din_cam_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.229ns  (logic 23.399ns (43.148%)  route 30.830ns (56.852%))
  Logic Levels:           84  (CARRY4=64 FDRE=1 LUT1=1 LUT3=13 LUT4=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE                         0.000     0.000 r  cam_inst/count_reg[1]/C
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/count_reg[1]/Q
                         net (fo=151, routed)         6.642     7.160    cam_inst/count[1]
    SLICE_X46Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.284 r  cam_inst/pixel_count[783][9]_i_5/O
                         net (fo=134, routed)         1.870     9.154    cam_inst/pixel_count[783][9]_i_5_n_0
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     9.278 f  cam_inst/pixel_count[783][9]_i_2/O
                         net (fo=43, routed)          2.317    11.596    cam_inst/p_1_in[9]
    SLICE_X39Y70         LUT1 (Prop_lut1_I0_O)        0.124    11.720 r  cam_inst/bram_din_cam[15]_i_168/O
                         net (fo=1, routed)           0.000    11.720    cam_inst/bram_din_cam[15]_i_168_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.270 r  cam_inst/bram_din_cam_reg[15]_i_149/CO[3]
                         net (fo=14, routed)          1.362    13.632    cam_inst/bram_din_cam_reg[15]_i_149_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I0_O)        0.124    13.756 r  cam_inst/bram_din_cam[15]_i_163/O
                         net (fo=1, routed)           0.000    13.756    cam_inst/bram_din_cam[15]_i_163_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.289 r  cam_inst/bram_din_cam_reg[15]_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.289    cam_inst/bram_din_cam_reg[15]_i_141_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.406 r  cam_inst/bram_din_cam_reg[15]_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.406    cam_inst/bram_din_cam_reg[15]_i_136_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.523 r  cam_inst/bram_din_cam_reg[15]_i_135/CO[3]
                         net (fo=1, routed)           0.000    14.523    cam_inst/bram_din_cam_reg[15]_i_135_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.777 r  cam_inst/bram_din_cam_reg[15]_i_133/CO[0]
                         net (fo=14, routed)          1.534    16.311    cam_inst/bram_din_cam_reg[15]_i_133_n_3
    SLICE_X37Y67         LUT3 (Prop_lut3_I0_O)        0.367    16.678 r  cam_inst/bram_din_cam[15]_i_148/O
                         net (fo=1, routed)           0.000    16.678    cam_inst/bram_din_cam[15]_i_148_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.228 r  cam_inst/bram_din_cam_reg[15]_i_125/CO[3]
                         net (fo=1, routed)           0.000    17.228    cam_inst/bram_din_cam_reg[15]_i_125_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.342 r  cam_inst/bram_din_cam_reg[15]_i_120/CO[3]
                         net (fo=1, routed)           0.000    17.342    cam_inst/bram_din_cam_reg[15]_i_120_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.456 r  cam_inst/bram_din_cam_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    17.456    cam_inst/bram_din_cam_reg[15]_i_119_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.727 r  cam_inst/bram_din_cam_reg[15]_i_117/CO[0]
                         net (fo=14, routed)          1.329    19.056    cam_inst/bram_din_cam_reg[15]_i_117_n_3
    SLICE_X36Y64         LUT3 (Prop_lut3_I0_O)        0.373    19.429 r  cam_inst/bram_din_cam[15]_i_132/O
                         net (fo=1, routed)           0.000    19.429    cam_inst/bram_din_cam[15]_i_132_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.979 r  cam_inst/bram_din_cam_reg[15]_i_109/CO[3]
                         net (fo=1, routed)           0.000    19.979    cam_inst/bram_din_cam_reg[15]_i_109_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.093 r  cam_inst/bram_din_cam_reg[15]_i_104/CO[3]
                         net (fo=1, routed)           0.000    20.093    cam_inst/bram_din_cam_reg[15]_i_104_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.207 r  cam_inst/bram_din_cam_reg[15]_i_103/CO[3]
                         net (fo=1, routed)           0.000    20.207    cam_inst/bram_din_cam_reg[15]_i_103_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.478 r  cam_inst/bram_din_cam_reg[15]_i_101/CO[0]
                         net (fo=14, routed)          1.020    21.498    cam_inst/bram_din_cam_reg[15]_i_101_n_3
    SLICE_X37Y63         LUT5 (Prop_lut5_I3_O)        0.373    21.871 r  cam_inst/bram_din_cam[15]_i_114/O
                         net (fo=1, routed)           0.000    21.871    cam_inst/bram_din_cam[15]_i_114_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.272 r  cam_inst/bram_din_cam_reg[15]_i_93/CO[3]
                         net (fo=1, routed)           0.000    22.272    cam_inst/bram_din_cam_reg[15]_i_93_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.386 r  cam_inst/bram_din_cam_reg[15]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.386    cam_inst/bram_din_cam_reg[15]_i_88_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.500 r  cam_inst/bram_din_cam_reg[15]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.500    cam_inst/bram_din_cam_reg[15]_i_87_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.771 r  cam_inst/bram_din_cam_reg[15]_i_85/CO[0]
                         net (fo=14, routed)          1.313    24.084    cam_inst/bram_din_cam_reg[15]_i_85_n_3
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.373    24.457 r  cam_inst/bram_din_cam[15]_i_100/O
                         net (fo=1, routed)           0.000    24.457    cam_inst/bram_din_cam[15]_i_100_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.007 r  cam_inst/bram_din_cam_reg[15]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.007    cam_inst/bram_din_cam_reg[15]_i_77_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cam_inst/bram_din_cam_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    25.121    cam_inst/bram_din_cam_reg[15]_i_72_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cam_inst/bram_din_cam_reg[15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    25.235    cam_inst/bram_din_cam_reg[15]_i_71_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.506 r  cam_inst/bram_din_cam_reg[15]_i_69/CO[0]
                         net (fo=14, routed)          1.346    26.852    cam_inst/bram_din_cam_reg[15]_i_69_n_3
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.373    27.225 r  cam_inst/bram_din_cam[15]_i_84/O
                         net (fo=1, routed)           0.000    27.225    cam_inst/bram_din_cam[15]_i_84_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.775 r  cam_inst/bram_din_cam_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    27.775    cam_inst/bram_din_cam_reg[15]_i_61_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.889 r  cam_inst/bram_din_cam_reg[15]_i_56/CO[3]
                         net (fo=1, routed)           0.000    27.889    cam_inst/bram_din_cam_reg[15]_i_56_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.003 r  cam_inst/bram_din_cam_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    28.003    cam_inst/bram_din_cam_reg[15]_i_55_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.274 r  cam_inst/bram_din_cam_reg[15]_i_53/CO[0]
                         net (fo=14, routed)          1.734    30.009    cam_inst/bram_din_cam_reg[15]_i_53_n_3
    SLICE_X38Y63         LUT3 (Prop_lut3_I0_O)        0.373    30.382 r  cam_inst/bram_din_cam[15]_i_68/O
                         net (fo=1, routed)           0.000    30.382    cam_inst/bram_din_cam[15]_i_68_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.915 r  cam_inst/bram_din_cam_reg[15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.915    cam_inst/bram_din_cam_reg[15]_i_45_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.032 r  cam_inst/bram_din_cam_reg[15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.032    cam_inst/bram_din_cam_reg[15]_i_40_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.149 r  cam_inst/bram_din_cam_reg[15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.149    cam_inst/bram_din_cam_reg[15]_i_39_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.403 r  cam_inst/bram_din_cam_reg[15]_i_31/CO[0]
                         net (fo=14, routed)          0.865    32.267    cam_inst/bram_din_cam_reg[15]_i_31_n_3
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.367    32.634 r  cam_inst/bram_din_cam[15]_i_52/O
                         net (fo=1, routed)           0.000    32.634    cam_inst/bram_din_cam[15]_i_52_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.184 r  cam_inst/bram_din_cam_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.184    cam_inst/bram_din_cam_reg[15]_i_26_n_0
    SLICE_X39Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.298 r  cam_inst/bram_din_cam_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.298    cam_inst/bram_din_cam_reg[15]_i_21_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.412 r  cam_inst/bram_din_cam_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.412    cam_inst/bram_din_cam_reg[15]_i_20_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.683 r  cam_inst/bram_din_cam_reg[15]_i_12/CO[0]
                         net (fo=14, routed)          1.373    35.056    cam_inst/bram_din_cam_reg[15]_i_12_n_3
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.373    35.429 r  cam_inst/bram_din_cam[15]_i_38/O
                         net (fo=1, routed)           0.000    35.429    cam_inst/bram_din_cam[15]_i_38_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.979 r  cam_inst/bram_din_cam_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.979    cam_inst/bram_din_cam_reg[15]_i_15_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.093 r  cam_inst/bram_din_cam_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.093    cam_inst/bram_din_cam_reg[15]_i_7_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.207 r  cam_inst/bram_din_cam_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.207    cam_inst/bram_din_cam_reg[15]_i_6_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.478 r  cam_inst/bram_din_cam_reg[15]_i_3/CO[0]
                         net (fo=14, routed)          0.881    37.360    cam_inst/bram_din_cam_reg[15]_i_3_n_3
    SLICE_X40Y68         LUT3 (Prop_lut3_I0_O)        0.373    37.733 r  cam_inst/bram_din_cam[15]_i_35/O
                         net (fo=1, routed)           0.000    37.733    cam_inst/bram_din_cam[15]_i_35_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.283 r  cam_inst/bram_din_cam_reg[15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.283    cam_inst/bram_din_cam_reg[15]_i_14_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.397 r  cam_inst/bram_din_cam_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.397    cam_inst/bram_din_cam_reg[15]_i_5_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.511 r  cam_inst/bram_din_cam_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.511    cam_inst/bram_din_cam_reg[15]_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    38.804 r  cam_inst/bram_din_cam_reg[15]_i_1/CO[0]
                         net (fo=15, routed)          1.326    40.130    cam_inst/bram_din_cam_reg[15]_i_1_n_3
    SLICE_X41Y67         LUT4 (Prop_lut4_I2_O)        0.373    40.503 r  cam_inst/bram_din_cam[14]_i_15/O
                         net (fo=1, routed)           0.000    40.503    cam_inst/bram_din_cam[14]_i_15_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    40.901 r  cam_inst/bram_din_cam_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    40.901    cam_inst/bram_din_cam_reg[14]_i_9_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.015 r  cam_inst/bram_din_cam_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.015    cam_inst/bram_din_cam_reg[14]_i_4_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.129 r  cam_inst/bram_din_cam_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.129    cam_inst/bram_din_cam_reg[14]_i_2_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    41.422 r  cam_inst/bram_din_cam_reg[14]_i_1/CO[0]
                         net (fo=15, routed)          1.440    42.862    cam_inst/bram_din_cam_reg[14]_i_1_n_3
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.373    43.235 r  cam_inst/bram_din_cam[13]_i_14/O
                         net (fo=1, routed)           0.000    43.235    cam_inst/bram_din_cam[13]_i_14_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.611 r  cam_inst/bram_din_cam_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.611    cam_inst/bram_din_cam_reg[13]_i_9_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  cam_inst/bram_din_cam_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    43.728    cam_inst/bram_din_cam_reg[13]_i_4_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  cam_inst/bram_din_cam_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.845    cam_inst/bram_din_cam_reg[13]_i_2_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    44.126 r  cam_inst/bram_din_cam_reg[13]_i_1/CO[0]
                         net (fo=15, routed)          1.225    45.351    cam_inst/bram_din_cam_reg[13]_i_1_n_3
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.367    45.718 r  cam_inst/bram_din_cam[12]_i_12/O
                         net (fo=1, routed)           0.000    45.718    cam_inst/bram_din_cam[12]_i_12_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.268 r  cam_inst/bram_din_cam_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    46.268    cam_inst/bram_din_cam_reg[12]_i_4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.382 r  cam_inst/bram_din_cam_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.382    cam_inst/bram_din_cam_reg[12]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    46.675 r  cam_inst/bram_din_cam_reg[12]_i_1/CO[0]
                         net (fo=15, routed)          1.052    47.727    cam_inst/bram_din_cam_reg[12]_i_1_n_3
    SLICE_X44Y69         LUT3 (Prop_lut3_I0_O)        0.373    48.100 r  cam_inst/bram_din_cam[11]_i_16/O
                         net (fo=1, routed)           0.000    48.100    cam_inst/bram_din_cam[11]_i_16_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.650 r  cam_inst/bram_din_cam_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    48.650    cam_inst/bram_din_cam_reg[11]_i_9_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.764 r  cam_inst/bram_din_cam_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    48.764    cam_inst/bram_din_cam_reg[11]_i_4_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.878 r  cam_inst/bram_din_cam_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.878    cam_inst/bram_din_cam_reg[11]_i_2_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    49.171 r  cam_inst/bram_din_cam_reg[11]_i_1/CO[0]
                         net (fo=15, routed)          1.011    50.182    cam_inst/bram_din_cam_reg[11]_i_1_n_3
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.373    50.555 r  cam_inst/bram_din_cam[10]_i_16/O
                         net (fo=1, routed)           0.000    50.555    cam_inst/bram_din_cam[10]_i_16_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.088 r  cam_inst/bram_din_cam_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    51.088    cam_inst/bram_din_cam_reg[10]_i_9_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.205 r  cam_inst/bram_din_cam_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    51.205    cam_inst/bram_din_cam_reg[10]_i_4_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.322 r  cam_inst/bram_din_cam_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.322    cam_inst/bram_din_cam_reg[10]_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    51.603 r  cam_inst/bram_din_cam_reg[10]_i_1/CO[0]
                         net (fo=15, routed)          1.188    52.791    cam_inst/bram_din_cam_reg[10]_i_1_n_3
    SLICE_X45Y70         LUT3 (Prop_lut3_I0_O)        0.367    53.158 r  cam_inst/bram_din_cam[9]_i_16/O
                         net (fo=1, routed)           0.000    53.158    cam_inst/bram_din_cam[9]_i_16_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.708 r  cam_inst/bram_din_cam_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    53.708    cam_inst/bram_din_cam_reg[9]_i_9_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.822 r  cam_inst/bram_din_cam_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    53.822    cam_inst/bram_din_cam_reg[9]_i_4_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.936 r  cam_inst/bram_din_cam_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.936    cam_inst/bram_din_cam_reg[9]_i_2_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    54.229 r  cam_inst/bram_din_cam_reg[9]_i_1/CO[0]
                         net (fo=15, routed)          0.000    54.229    cam_inst/bram_din_cam_reg[9]_i_1_n_3
    SLICE_X45Y73         FDRE                                         r  cam_inst/bram_din_cam_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.164ns (61.653%)  route 0.102ns (38.347%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[2]/C
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_din_cam_reg[2]/Q
                         net (fo=1, routed)           0.102     0.266    cam_inst_n_16
    SLICE_X52Y67         FDRE                                         r  latched_pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/pixel_addr_reg[0]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (49.032%)  route 0.147ns (50.968%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDCE                         0.000     0.000 r  cam_inst/drawX_reg[5]/C
    SLICE_X36Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawX_reg[5]/Q
                         net (fo=23, routed)          0.147     0.288    cam_inst/drawX_reg[5]
    SLICE_X38Y101        FDRE                                         r  cam_inst/pixel_addr_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDCE                         0.000     0.000 r  cam_inst/drawX_reg[0]/C
    SLICE_X37Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawX_reg[0]/Q
                         net (fo=8, routed)           0.131     0.272    cam_inst/drawX_reg__0[0]
    SLICE_X36Y102        LUT4 (Prop_lut4_I2_O)        0.045     0.317 r  cam_inst/drawX[3]_i_1/O
                         net (fo=1, routed)           0.000     0.317    cam_inst/p_0_in[3]
    SLICE_X36Y102        FDCE                                         r  cam_inst/drawX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDCE                         0.000     0.000 r  cam_inst/drawX_reg[0]/C
    SLICE_X37Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawX_reg[0]/Q
                         net (fo=8, routed)           0.132     0.273    cam_inst/drawX_reg__0[0]
    SLICE_X36Y102        LUT6 (Prop_lut6_I3_O)        0.045     0.318 r  cam_inst/drawX[5]_i_1/O
                         net (fo=1, routed)           0.000     0.318    cam_inst/p_0_in[5]
    SLICE_X36Y102        FDCE                                         r  cam_inst/drawX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDCE                         0.000     0.000 r  cam_inst/drawX_reg[0]/C
    SLICE_X37Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawX_reg[0]/Q
                         net (fo=8, routed)           0.131     0.272    cam_inst/drawX_reg__0[0]
    SLICE_X36Y102        LUT5 (Prop_lut5_I3_O)        0.048     0.320 r  cam_inst/drawX[4]_i_1/O
                         net (fo=1, routed)           0.000     0.320    cam_inst/drawX[4]_i_1_n_0
    SLICE_X36Y102        FDCE                                         r  cam_inst/drawX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            latched_pixel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[1]/C
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_din_cam_reg[1]/Q
                         net (fo=1, routed)           0.164     0.328    cam_inst_n_17
    SLICE_X53Y67         FDRE                                         r  latched_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/pixel_addr_reg[0]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.324%)  route 0.192ns (57.676%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDCE                         0.000     0.000 r  cam_inst/drawX_reg[5]/C
    SLICE_X36Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawX_reg[5]/Q
                         net (fo=23, routed)          0.192     0.333    cam_inst/drawX_reg[5]
    SLICE_X38Y101        FDRE                                         r  cam_inst/pixel_addr_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawY_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawY_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.227ns (67.878%)  route 0.107ns (32.122%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE                         0.000     0.000 r  cam_inst/drawY_reg[2]/C
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cam_inst/drawY_reg[2]/Q
                         net (fo=8, routed)           0.107     0.235    cam_inst/drawY_reg[2]
    SLICE_X36Y103        LUT6 (Prop_lut6_I3_O)        0.099     0.334 r  cam_inst/drawY[6]_i_1/O
                         net (fo=1, routed)           0.000     0.334    cam_inst/p_0_in__0[6]
    SLICE_X36Y103        FDCE                                         r  cam_inst/drawY_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawX_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/drawX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.111%)  route 0.158ns (45.889%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDCE                         0.000     0.000 r  cam_inst/drawX_reg[9]/C
    SLICE_X37Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawX_reg[9]/Q
                         net (fo=5, routed)           0.158     0.299    cam_inst/drawX_reg__0[9]
    SLICE_X37Y103        LUT5 (Prop_lut5_I4_O)        0.045     0.344 r  cam_inst/drawX[9]_i_2/O
                         net (fo=1, routed)           0.000     0.344    cam_inst/p_0_in[9]
    SLICE_X37Y103        FDCE                                         r  cam_inst/drawX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam_inst/drawX_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cam_inst/pixel_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.886%)  route 0.204ns (59.114%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE                         0.000     0.000 r  cam_inst/drawX_reg[6]/C
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cam_inst/drawX_reg[6]/Q
                         net (fo=7, routed)           0.204     0.345    cam_inst/drawX_reg[6]
    SLICE_X36Y106        FDRE                                         r  cam_inst/pixel_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 3.900ns (43.666%)  route 5.031ns (56.334%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.616     5.124    hex_pixel_left/clk_100MHz
    SLICE_X58Y67         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          2.291     7.871    hex_pixel_left/p_0_in[1]
    SLICE_X52Y71         LUT6 (Prop_lut6_I4_O)        0.124     7.995 r  hex_pixel_left/hex_seg_left_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.995    hex_pixel_left/hex_seg_left_OBUF[5]_inst_i_2_n_0
    SLICE_X52Y71         MUXF7 (Prop_muxf7_I0_O)      0.241     8.236 r  hex_pixel_left/hex_seg_left_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.740    10.976    hex_seg_left_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.079    14.054 r  hex_seg_left_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.054    hex_seg_left[5]
    D6                                                                r  hex_seg_left[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.565ns  (logic 3.862ns (45.085%)  route 4.704ns (54.915%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.616     5.124    hex_pixel_left/clk_100MHz
    SLICE_X58Y67         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          2.091     7.671    hex_pixel_left/p_0_in[1]
    SLICE_X52Y71         LUT6 (Prop_lut6_I4_O)        0.124     7.795 r  hex_pixel_left/hex_seg_left_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.795    hex_pixel_left/hex_seg_left_OBUF[0]_inst_i_2_n_0
    SLICE_X52Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.004 r  hex_pixel_left/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.613    10.616    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.073    13.689 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.689    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.547ns  (logic 3.906ns (45.704%)  route 4.641ns (54.296%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.616     5.124    hex_pixel_left/clk_100MHz
    SLICE_X58Y67         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          1.916     7.496    hex_pixel_left/p_0_in[1]
    SLICE_X53Y71         LUT6 (Prop_lut6_I4_O)        0.124     7.620 r  hex_pixel_left/hex_seg_left_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.620    hex_pixel_left/hex_seg_left_OBUF[6]_inst_i_2_n_0
    SLICE_X53Y71         MUXF7 (Prop_muxf7_I0_O)      0.238     7.858 r  hex_pixel_left/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.725    10.583    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.088    13.671 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.671    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.336ns  (logic 3.880ns (46.541%)  route 4.457ns (53.459%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.616     5.124    hex_pixel_left/clk_100MHz
    SLICE_X58Y67         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          1.628     7.208    hex_pixel_left/p_0_in[1]
    SLICE_X53Y71         LUT6 (Prop_lut6_I4_O)        0.124     7.332 r  hex_pixel_left/hex_seg_left_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.332    hex_pixel_left/hex_seg_left_OBUF[3]_inst_i_3_n_0
    SLICE_X53Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     7.549 r  hex_pixel_left/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.828    10.377    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.083    13.460 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.460    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 3.917ns (47.844%)  route 4.270ns (52.156%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.616     5.124    hex_pixel_left/clk_100MHz
    SLICE_X58Y67         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          1.307     6.887    hex_pixel_left/p_0_in[1]
    SLICE_X52Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.011 r  hex_pixel_left/hex_seg_left_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.011    hex_pixel_left/hex_seg_left_OBUF[4]_inst_i_3_n_0
    SLICE_X52Y68         MUXF7 (Prop_muxf7_I1_O)      0.247     7.258 r  hex_pixel_left/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.963    10.220    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.090    13.310 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.310    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 3.610ns (45.397%)  route 4.342ns (54.603%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.621     5.129    photo_fsm/clk_100MHz
    SLICE_X63Y64         FDRE                                         r  photo_fsm/non_zero_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  photo_fsm/non_zero_count_reg[5]/Q
                         net (fo=9, routed)           1.325     6.910    photo_fsm/non_zero_count_reg_n_0_[5]
    SLICE_X64Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.034 r  photo_fsm/hex_seg_right_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.593     7.627    photo_fsm/hex_seg_right_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.124     7.751 r  photo_fsm/hex_seg_right_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.424    10.174    hex_seg_right_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    13.080 r  hex_seg_right_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.080    hex_seg_right[6]
    E5                                                                r  hex_seg_right[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.802ns  (logic 3.884ns (49.783%)  route 3.918ns (50.217%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.616     5.124    hex_pixel_left/clk_100MHz
    SLICE_X58Y67         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          1.182     6.762    hex_pixel_left/p_0_in[1]
    SLICE_X52Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.886 r  hex_pixel_left/hex_seg_left_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.886    hex_pixel_left/hex_seg_left_OBUF[1]_inst_i_3_n_0
    SLICE_X52Y67         MUXF7 (Prop_muxf7_I1_O)      0.214     7.100 r  hex_pixel_left/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.736     9.836    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.090    12.926 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.926    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 3.876ns (49.725%)  route 3.919ns (50.275%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.616     5.124    hex_pixel_left/clk_100MHz
    SLICE_X58Y67         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          1.291     6.871    hex_pixel_left/p_0_in[1]
    SLICE_X52Y68         LUT6 (Prop_lut6_I4_O)        0.124     6.995 r  hex_pixel_left/hex_seg_left_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.995    hex_pixel_left/hex_seg_left_OBUF[2]_inst_i_3_n_0
    SLICE_X52Y68         MUXF7 (Prop_muxf7_I1_O)      0.214     7.209 r  hex_pixel_left/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.628     9.837    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.082    12.919 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.919    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.666ns  (logic 3.719ns (48.520%)  route 3.946ns (51.480%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.617     5.125    hex_pixel_left/clk_100MHz
    SLICE_X58Y66         FDRE                                         r  hex_pixel_left/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  hex_pixel_left/counter_reg[15]/Q
                         net (fo=19, routed)          1.479     7.060    hex_pixel_left/p_0_in[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.150     7.210 r  hex_pixel_left/hex_grid_left_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.468     9.677    hex_grid_right_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.113    12.791 r  hex_grid_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.791    hex_grid_left[2]
    C3                                                                r  hex_grid_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 4.056ns (53.149%)  route 3.575ns (46.851%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.618     5.126    photo_fsm/clk_100MHz
    SLICE_X64Y66         FDRE                                         r  photo_fsm/non_zero_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  photo_fsm/non_zero_count_reg[9]/Q
                         net (fo=5, routed)           0.704     6.348    photo_fsm/non_zero_count_reg_n_0_[9]
    SLICE_X64Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.472 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.798     7.271    photo_fsm/hex_seg_right_OBUF[3]_inst_i_4_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.395 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.395    photo_fsm/hex_seg_right_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     7.612 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.072     9.684    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.073    12.756 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.756    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 photo_debounce_1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam_inst/photo_active_reg_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.186ns (33.424%)  route 0.370ns (66.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.431    photo_debounce_1/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  photo_debounce_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  photo_debounce_1/q_reg/Q
                         net (fo=6, routed)           0.184     1.757    photo_debounce_1/take_photo
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.802 f  photo_debounce_1/photo_active_reg_LDC_i_2/O
                         net (fo=2, routed)           0.186     1.988    cam_inst/photo_active_reg_C_0
    SLICE_X50Y58         FDCE                                         f  cam_inst/photo_active_reg_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_debounce_1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam_inst/photo_active_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.186ns (33.366%)  route 0.371ns (66.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.431    photo_debounce_1/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  photo_debounce_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  photo_debounce_1/q_reg/Q
                         net (fo=6, routed)           0.184     1.757    photo_debounce_1/take_photo
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.802 f  photo_debounce_1/photo_active_reg_LDC_i_2/O
                         net (fo=2, routed)           0.187     1.989    cam_inst/photo_active_reg_C_0
    SLICE_X49Y57         LDCE                                         f  cam_inst/photo_active_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_debounce_1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cam_inst/photo_active_reg_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.185ns (25.125%)  route 0.551ns (74.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.563     1.431    photo_debounce_1/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  photo_debounce_1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  photo_debounce_1/q_reg/Q
                         net (fo=6, routed)           0.353     1.925    photo_debounce_1/take_photo
    SLICE_X48Y57         LUT2 (Prop_lut2_I0_O)        0.044     1.969 f  photo_debounce_1/photo_active_reg_LDC_i_1/O
                         net (fo=2, routed)           0.199     2.168    cam_inst/photo_active_reg_P_0
    SLICE_X48Y58         FDPE                                         f  cam_inst/photo_active_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.352ns (69.960%)  route 0.580ns (30.040%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.456    photo_fsm/clk_100MHz
    SLICE_X64Y66         FDRE                                         r  photo_fsm/non_zero_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  photo_fsm/non_zero_count_reg[9]/Q
                         net (fo=5, routed)           0.227     1.847    photo_fsm/non_zero_count_reg_n_0_[9]
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.892 r  photo_fsm/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.246    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     3.388 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.388    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.477ns (75.520%)  route 0.479ns (24.480%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.589     1.457    photo_fsm/clk_100MHz
    SLICE_X62Y65         FDRE                                         r  photo_fsm/non_zero_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  photo_fsm/non_zero_count_reg[0]/Q
                         net (fo=14, routed)          0.151     1.749    photo_fsm/non_zero_count_reg_n_0_[0]
    SLICE_X64Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.794 r  photo_fsm/hex_seg_right_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.794    photo_fsm/hex_seg_right_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y65         MUXF7 (Prop_muxf7_I1_O)      0.064     1.858 r  photo_fsm/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.186    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.227     3.413 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.413    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.374ns (68.071%)  route 0.645ns (31.929%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.456    photo_fsm/clk_100MHz
    SLICE_X64Y66         FDRE                                         r  photo_fsm/non_zero_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  photo_fsm/non_zero_count_reg[9]/Q
                         net (fo=5, routed)           0.238     1.859    photo_fsm/non_zero_count_reg_n_0_[9]
    SLICE_X64Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  photo_fsm/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.310    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     3.475 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.475    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.493ns (72.125%)  route 0.577ns (27.875%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.456    photo_fsm/clk_100MHz
    SLICE_X63Y66         FDRE                                         r  photo_fsm/non_zero_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  photo_fsm/non_zero_count_reg[7]/Q
                         net (fo=10, routed)          0.219     1.816    photo_fsm/non_zero_count_reg_n_0_[7]
    SLICE_X64Y66         LUT5 (Prop_lut5_I4_O)        0.045     1.861 r  photo_fsm/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.861    photo_fsm/hex_seg_right_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     1.923 r  photo_fsm/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.282    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.245     3.527 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.527    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 photo_fsm/non_zero_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.490ns (71.785%)  route 0.585ns (28.215%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.456    photo_fsm/clk_100MHz
    SLICE_X63Y66         FDRE                                         r  photo_fsm/non_zero_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.597 f  photo_fsm/non_zero_count_reg[7]/Q
                         net (fo=10, routed)          0.153     1.750    photo_fsm/non_zero_count_reg_n_0_[7]
    SLICE_X63Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.795 r  photo_fsm/hex_seg_right_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.795    photo_fsm/hex_seg_right_OBUF[4]_inst_i_2_n_0
    SLICE_X63Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     1.857 r  photo_fsm/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.290    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.531 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.531    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.451ns (67.527%)  route 0.698ns (32.473%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.455    hex_pixel_left/clk_100MHz
    SLICE_X58Y66         FDRE                                         r  hex_pixel_left/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141     1.596 r  hex_pixel_left/counter_reg[15]/Q
                         net (fo=19, routed)          0.207     1.804    photo_fsm/p_0_in[0]
    SLICE_X63Y66         MUXF7 (Prop_muxf7_S_O)       0.085     1.889 r  photo_fsm/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.379    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.225     3.604 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.604    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hex_pixel_left/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.371ns (60.413%)  route 0.898ns (39.587%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.586     1.454    hex_pixel_left/clk_100MHz
    SLICE_X58Y67         FDRE                                         r  hex_pixel_left/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.141     1.595 r  hex_pixel_left/counter_reg[16]/Q
                         net (fo=34, routed)          0.495     2.090    hex_pixel_left/p_0_in[1]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.135 r  hex_pixel_left/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.403     2.539    hex_grid_right_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     3.724 r  hex_grid_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.724    hex_grid_right[1]
    E3                                                                r  hex_grid_right[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 3.593ns (43.927%)  route 4.586ns (56.073%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575    21.575    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    18.243 f  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    19.904    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.000 f  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           2.925    22.925    xclk_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.497    26.421 f  xclk_OBUF_inst/O
                         net (fo=0)                   0.000    26.421    xclk
    K16                                                               f  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 0.882ns (15.603%)  route 4.771ns (84.397%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=2, routed)           4.771     7.248    cam_inst/bram_dout[7]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 0.882ns (15.606%)  route 4.770ns (84.394%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=2, routed)           4.770     7.247    cam_inst/bram_dout[15]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.478ns  (logic 0.882ns (16.100%)  route 4.596ns (83.900%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=2, routed)           4.596     7.074    cam_inst/bram_dout[8]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.296ns  (logic 0.882ns (16.654%)  route 4.414ns (83.346%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=2, routed)           4.414     6.891    cam_inst/bram_dout[5]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.291ns  (logic 0.882ns (16.671%)  route 4.409ns (83.329%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=2, routed)           4.409     6.886    cam_inst/bram_dout[3]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.283ns  (logic 0.882ns (16.696%)  route 4.401ns (83.304%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[13]
                         net (fo=2, routed)           4.401     6.878    cam_inst/bram_dout[13]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.237ns  (logic 0.882ns (16.841%)  route 4.355ns (83.159%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[12]
                         net (fo=2, routed)           4.355     6.833    cam_inst/bram_dout[12]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.193ns  (logic 0.882ns (16.984%)  route 4.311ns (83.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[4]
                         net (fo=2, routed)           4.311     6.789    cam_inst/bram_dout[4]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.949ns  (logic 0.882ns (17.822%)  route 4.067ns (82.178%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     1.575    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.595     1.595    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.882     2.477 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[14]
                         net (fo=2, routed)           4.067     6.544    cam_inst/bram_dout[14]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[14]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.204ns (35.046%)  route 0.378ns (64.954%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.596     0.596    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.204     0.800 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=2, routed)           0.378     1.178    cam_inst/bram_dout[2]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.725ns  (logic 0.204ns (28.130%)  route 0.521ns (71.870%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.596     0.596    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.204     0.800 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[11]
                         net (fo=2, routed)           0.521     1.321    cam_inst/bram_dout[11]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.766ns  (logic 0.204ns (26.629%)  route 0.562ns (73.371%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.596     0.596    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.800 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           0.562     1.362    cam_inst/bram_dout[0]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.087ns  (logic 0.204ns (18.774%)  route 0.883ns (81.226%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.596     0.596    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.204     0.800 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=2, routed)           0.883     1.683    cam_inst/bram_dout[9]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.224ns (49.869%)  route 1.230ns (50.131%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     0.549    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.744     0.744    xclk_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.198     1.942 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.942    xclk
    K16                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 0.204ns (11.882%)  route 1.513ns (88.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.596     0.596    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.204     0.800 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[10]
                         net (fo=2, routed)           1.513     2.313    cam_inst/bram_dout[10]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 0.204ns (11.144%)  route 1.627ns (88.856%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.596     0.596    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.204     0.800 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[6]
                         net (fo=2, routed)           1.627     2.427    cam_inst/bram_dout[6]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 0.204ns (10.509%)  route 1.737ns (89.491%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.596     0.596    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204     0.800 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.737     2.537    cam_inst/bram_dout[1]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 0.204ns (10.462%)  route 1.746ns (89.538%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.596     0.596    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.204     0.800 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[14]
                         net (fo=2, routed)           1.746     2.546    cam_inst/bram_dout[14]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cam_inst/bram_din_cam1/A[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 0.204ns (9.784%)  route 1.881ns (90.216%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     0.549    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.596     0.596    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.204     0.800 r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=2, routed)           1.881     2.681    cam_inst/bram_dout[5]
    DSP48_X1Y24          DSP48E1                                      r  cam_inst/bram_din_cam1/A[5]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.575     6.575    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.549     0.549    clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/frame_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            photo_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.974ns  (logic 0.642ns (21.589%)  route 2.332ns (78.411%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE                         0.000     0.000 r  cam_inst/frame_done_reg/C
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  cam_inst/frame_done_reg/Q
                         net (fo=3, routed)           2.332     2.850    photo_fsm/FSM_sequential_state_reg[0]_0[0]
    SLICE_X48Y57         LUT4 (Prop_lut4_I2_O)        0.124     2.974 r  photo_fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.974    photo_fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440     4.769    photo_fsm/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 btn_photo
                            (input port)
  Destination:            photo_debounce_1/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.875ns  (logic 1.316ns (45.792%)  route 1.558ns (54.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn_photo (IN)
                         net (fo=0)                   0.000     0.000    btn_photo
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  btn_photo_IBUF_inst/O
                         net (fo=1, routed)           1.558     2.875    photo_debounce_1/btn_photo_IBUF
    SLICE_X48Y57         FDRE                                         r  photo_debounce_1/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.440     4.769    photo_debounce_1/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  photo_debounce_1/ff1_reg/C

Slack:                    inf
  Source:                 btn_read
                            (input port)
  Destination:            photo_debounce_2/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.434ns  (logic 1.322ns (54.285%)  route 1.113ns (45.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn_read (IN)
                         net (fo=0)                   0.000     0.000    btn_read
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  btn_read_IBUF_inst/O
                         net (fo=1, routed)           1.113     2.434    photo_debounce_2/btn_read_IBUF
    SLICE_X61Y61         FDRE                                         r  photo_debounce_2/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.505     4.834    photo_debounce_2/clk_100MHz
    SLICE_X61Y61         FDRE                                         r  photo_debounce_2/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_read
                            (input port)
  Destination:            photo_debounce_2/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.399ns (47.649%)  route 0.438ns (52.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn_read (IN)
                         net (fo=0)                   0.000     0.000    btn_read
    J1                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  btn_read_IBUF_inst/O
                         net (fo=1, routed)           0.438     0.836    photo_debounce_2/btn_read_IBUF
    SLICE_X61Y61         FDRE                                         r  photo_debounce_2/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.860     1.973    photo_debounce_2/clk_100MHz
    SLICE_X61Y61         FDRE                                         r  photo_debounce_2/ff1_reg/C

Slack:                    inf
  Source:                 btn_photo
                            (input port)
  Destination:            photo_debounce_1/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.394ns (36.678%)  route 0.679ns (63.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn_photo (IN)
                         net (fo=0)                   0.000     0.000    btn_photo
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  btn_photo_IBUF_inst/O
                         net (fo=1, routed)           0.679     1.073    photo_debounce_1/btn_photo_IBUF
    SLICE_X48Y57         FDRE                                         r  photo_debounce_1/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.946    photo_debounce_1/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  photo_debounce_1/ff1_reg/C

Slack:                    inf
  Source:                 cam_inst/frame_done_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            photo_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.209ns (17.106%)  route 1.013ns (82.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE                         0.000     0.000 r  cam_inst/frame_done_reg/C
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  cam_inst/frame_done_reg/Q
                         net (fo=3, routed)           1.013     1.177    photo_fsm/FSM_sequential_state_reg[0]_0[0]
    SLICE_X48Y57         LUT4 (Prop_lut4_I2_O)        0.045     1.222 r  photo_fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.222    photo_fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100MHz_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.832     1.946    photo_fsm/clk_100MHz
    SLICE_X48Y57         FDRE                                         r  photo_fsm/FSM_sequential_state_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/bram_addr_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.508ns  (logic 0.668ns (26.636%)  route 1.840ns (73.364%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE                         0.000     0.000 r  cam_inst/bram_addr_cam_reg[0]/C
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam_inst/bram_addr_cam_reg[0]/Q
                         net (fo=1, routed)           1.096     1.614    photo_fsm/bram_addr_cam[0]
    SLICE_X50Y60         LUT3 (Prop_lut3_I1_O)        0.150     1.764 r  photo_fsm/image_bram_i_3/O
                         net (fo=1, routed)           0.744     2.508    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.246ns  (logic 0.580ns (25.820%)  route 1.666ns (74.180%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.961     1.417    cam_inst/bram_en_cam
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.541 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.705     2.246    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.991%)  route 1.492ns (72.009%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.961     1.417    cam_inst/bram_en_cam
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.541 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.531     2.072    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.585ns  (logic 0.580ns (36.586%)  route 1.005ns (63.414%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.522     0.978    cam_inst/bram_en_cam
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.102 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.483     1.585    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.585ns  (logic 0.580ns (36.586%)  route 1.005ns (63.414%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.522     0.978    cam_inst/bram_en_cam
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.124     1.102 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.483     1.585    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.185ns  (logic 0.456ns (38.471%)  route 0.729ns (61.529%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[0]/C
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cam_inst/bram_din_cam_reg[0]/Q
                         net (fo=2, routed)           0.729     1.185    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.457     1.457    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           1.472     1.472    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam_inst/bram_din_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.023%)  route 0.299ns (67.977%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE                         0.000     0.000 r  cam_inst/bram_din_cam_reg[0]/C
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_din_cam_reg[0]/Q
                         net (fo=2, routed)           0.299     0.440    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.871     0.871    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.888%)  route 0.397ns (68.112%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.185     0.326    cam_inst/bram_en_cam
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.212     0.583    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.871     0.871    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.888%)  route 0.397ns (68.112%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.185     0.326    cam_inst/bram_en_cam
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  cam_inst/image_bram_i_1/O
                         net (fo=2, routed)           0.212     0.583    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.871     0.871    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.665%)  route 0.568ns (75.335%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.345     0.486    cam_inst/bram_en_cam
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.531 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.223     0.754    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.871     0.871    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_en_cam_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.036%)  route 0.588ns (75.964%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE                         0.000     0.000 r  cam_inst/bram_en_cam_reg/C
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam_inst/bram_en_cam_reg/Q
                         net (fo=3, routed)           0.345     0.486    cam_inst/bram_en_cam
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.531 r  cam_inst/image_bram_i_2/O
                         net (fo=2, routed)           0.243     0.774    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.871     0.871    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 cam_inst/bram_addr_cam_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.208ns (23.641%)  route 0.672ns (76.359%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE                         0.000     0.000 r  cam_inst/bram_addr_cam_reg[0]/C
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam_inst/bram_addr_cam_reg[0]/Q
                         net (fo=1, routed)           0.383     0.547    photo_fsm/bram_addr_cam[0]
    SLICE_X50Y60         LUT3 (Prop_lut3_I1_O)        0.044     0.591 r  photo_fsm/image_bram_i_3/O
                         net (fo=1, routed)           0.289     0.880    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     0.817    clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=3, routed)           0.871     0.871    image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  image_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





