
---------- Begin Simulation Statistics ----------
final_tick                                 1205807200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173618                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408880                       # Number of bytes of host memory used
host_op_rate                                   307810                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.70                       # Real time elapsed on the host
host_tick_rate                               87983939                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2379399                       # Number of instructions simulated
sim_ops                                       4218491                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001206                       # Number of seconds simulated
sim_ticks                                  1205807200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               510152                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 29                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26488                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            531356                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             276145                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          510152                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           234007                       # Number of indirect misses.
system.cpu.branchPred.lookups                  574576                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19600                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        14108                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2656431                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2073220                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26590                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     422629                       # Number of branches committed
system.cpu.commit.bw_lim_events                713391                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             864                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          931759                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2379399                       # Number of instructions committed
system.cpu.commit.committedOps                4218491                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2591845                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.627602                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.740666                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1222620     47.17%     47.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       207604      8.01%     55.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       187367      7.23%     62.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       260863     10.06%     72.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       713391     27.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2591845                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17725                       # Number of function calls committed.
system.cpu.commit.int_insts                   4162331                       # Number of committed integer instructions.
system.cpu.commit.loads                        601840                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20844      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3291438     78.02%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1053      0.02%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38203      0.91%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.07%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.03%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.15%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.27%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.29%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.16%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.03%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          581952     13.80%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         210059      4.98%     99.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.47%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4218491                       # Class of committed instruction
system.cpu.commit.refs                         824398                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2379399                       # Number of Instructions Simulated
system.cpu.committedOps                       4218491                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.266925                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.266925                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7660                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32810                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47129                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4111                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1040666                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5383424                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   356655                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1334016                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26656                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88888                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      687361                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2067                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      242672                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           167                       # TLB misses on write requests
system.cpu.fetch.Branches                      574576                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    297991                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2425481                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5589                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3180017                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           688                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   53312                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.190603                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             393893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             295745                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.054900                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2846881                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.991433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.923249                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1301905     45.73%     45.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    88207      3.10%     48.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    72659      2.55%     51.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   100591      3.53%     54.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1283519     45.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2846881                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124000                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68564                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    249617200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    249616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    249616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    249616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    249616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    249616800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8665600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8665200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       609600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       609600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4736400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4527600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4553200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4769600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     94703200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     94613200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     94657600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     94691600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1914722000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          167638                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31128                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   453790                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.584093                       # Inst execution rate
system.cpu.iew.exec_refs                       931618                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     242656                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  713715                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                723599                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1521                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               654                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               255833                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5150205                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                688962                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             39321                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4775277                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3359                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8786                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26656                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15026                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           573                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            43181                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       121757                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        33274                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             73                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22781                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8347                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6414716                       # num instructions consuming a value
system.cpu.iew.wb_count                       4752135                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577395                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3703822                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.576416                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4759584                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7396234                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4063861                       # number of integer regfile writes
system.cpu.ipc                               0.789313                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.789313                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27793      0.58%      0.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3744254     77.77%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1079      0.02%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42248      0.88%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4664      0.10%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1430      0.03%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7024      0.15%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15348      0.32%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14282      0.30%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7340      0.15%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2473      0.05%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               674455     14.01%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              232082      4.82%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26369      0.55%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13760      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4814601                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93773                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              188990                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89989                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             138853                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4693035                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12306502                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4662146                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5943128                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5147592                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4814601                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2613                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          931703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19412                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1749                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1381054                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2846881                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.691184                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.666742                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1214152     42.65%     42.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              206640      7.26%     49.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              350897     12.33%     62.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              394601     13.86%     76.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              680591     23.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2846881                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.597137                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      298111                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           382                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8744                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5471                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               723599                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              255833                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1874792                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          3014519                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     89                       # Number of system calls
system.cpu.rename.BlockCycles                  859752                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5553303                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               82                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43065                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   408019                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14076                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4591                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13774453                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5301059                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7005625                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1362892                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72533                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26656                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                167389                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1452299                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            163165                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8387528                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22173                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1010                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    202255                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1068                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7028704                       # The number of ROB reads
system.cpu.rob.rob_writes                    10556526                       # The number of ROB writes
system.cpu.timesIdled                            1766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38772                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              437                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          660                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            660                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               92                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23165                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12340                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1343                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8177                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1305                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1305                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12340                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       959232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       959232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  959232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13645                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13645    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13645                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11440547                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29628053                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17986                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4147                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24207                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                934                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2040                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2040                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17986                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9158                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49637                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58795                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       200704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1260224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1460928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10545                       # Total snoops (count)
system.l2bus.snoopTraffic                       86144                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30568                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015212                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.122664                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30104     98.48%     98.48% # Request fanout histogram
system.l2bus.snoop_fanout::1                      463      1.51%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30568                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20265198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19127247                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3767598                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1205807200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       294112                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           294112                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       294112                       # number of overall hits
system.cpu.icache.overall_hits::total          294112                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3878                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3878                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3878                       # number of overall misses
system.cpu.icache.overall_misses::total          3878                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185478000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185478000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185478000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185478000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       297990                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       297990                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       297990                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       297990                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47828.261991                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47828.261991                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47828.261991                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47828.261991                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          228                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          739                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          739                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          739                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          739                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3139                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3139                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3139                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3139                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149492000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149492000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149492000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149492000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010534                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010534                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010534                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010534                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47624.084103                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47624.084103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47624.084103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47624.084103                       # average overall mshr miss latency
system.cpu.icache.replacements                   2883                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       294112                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          294112                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3878                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3878                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185478000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185478000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       297990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       297990                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47828.261991                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47828.261991                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          739                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          739                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3139                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3139                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149492000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149492000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47624.084103                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47624.084103                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.724047                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              250000                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2883                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.715227                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.724047                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            599119                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           599119                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       830542                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           830542                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       830542                       # number of overall hits
system.cpu.dcache.overall_hits::total          830542                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35113                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35113                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35113                       # number of overall misses
system.cpu.dcache.overall_misses::total         35113                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1696344800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1696344800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1696344800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1696344800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       865655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       865655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       865655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       865655                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040562                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040562                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040562                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040562                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48311.018711                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48311.018711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48311.018711                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48311.018711                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27664                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          156                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.368932                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           78                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1674                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2804                       # number of writebacks
system.cpu.dcache.writebacks::total              2804                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22400                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22400                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22400                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22400                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12713                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12713                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12713                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16887                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580029600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580029600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580029600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249237559                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    829267159                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019508                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45624.919374                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45624.919374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45624.919374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59711.921179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49106.837153                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15863                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       610051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          610051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33036                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33036                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1594285200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1594285200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       643087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       643087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051371                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48259.026517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48259.026517                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22363                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22363                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    480868000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    480868000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016597                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45054.623817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45054.623817                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       220491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220491                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102059600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102059600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       222568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       222568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009332                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009332                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49137.987482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49137.987482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2040                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2040                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99161600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99161600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48608.627451                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48608.627451                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4174                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4174                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249237559                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249237559                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59711.921179                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 59711.921179                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.626464                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              638223                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15863                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.233436                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   761.242219                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   220.384244                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.743401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.215219                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          781                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1748197                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1748197                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1116                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5047                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          741                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6904                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1116                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5047                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          741                       # number of overall hits
system.l2cache.overall_hits::total               6904                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2020                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7666                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3433                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13119                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2020                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7666                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3433                       # number of overall misses
system.l2cache.overall_misses::total            13119                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    136309200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522060800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240817643                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    899187643                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    136309200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522060800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240817643                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    899187643                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3136                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12713                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4174                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20023                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3136                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12713                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4174                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20023                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.644133                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603005                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.822472                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655197                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.644133                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603005                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.822472                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655197                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67479.801980                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68100.808766                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70147.871541                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68540.867673                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67479.801980                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68100.808766                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70147.871541                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68540.867673                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1343                       # number of writebacks
system.l2cache.writebacks::total                 1343                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             22                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           13                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            22                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2019                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7658                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13097                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2019                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7658                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          548                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13645                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120133600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    460506400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    213046855                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    793686855                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120133600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    460506400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    213046855                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32584272                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    826271127                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.643814                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602376                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.819358                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654098                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.643814                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602376                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.819358                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.681466                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59501.535414                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60134.029773                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62294.402047                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60600.660838                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59501.535414                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60134.029773                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62294.402047                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59460.350365                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60554.864566                       # average overall mshr miss latency
system.l2cache.replacements                      9608                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2804                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2804                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2804                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2804                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          349                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          548                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          548                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32584272                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32584272                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59460.350365                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59460.350365                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          735                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              735                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1305                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1305                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     90471200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     90471200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2040                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2040                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.639706                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.639706                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69326.590038                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69326.590038                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1305                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1305                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80031200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80031200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639706                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639706                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61326.590038                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61326.590038                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1116                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4312                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          741                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6169                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2020                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6361                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3433                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11814                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    136309200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    431589600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240817643                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    808716443                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3136                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10673                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4174                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17983                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.644133                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595990                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.822472                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.656954                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67479.801980                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67849.331866                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70147.871541                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68454.075080                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           22                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2019                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6353                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3420                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11792                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120133600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    380475200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    213046855                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    713655655                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.643814                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595240                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.819358                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655730                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59501.535414                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59889.060286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62294.402047                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60520.323524                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3749.523276                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26226                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9608                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.729600                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.794789                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   358.024625                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2338.893993                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   902.176807                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   135.633062                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003612                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.087408                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.571019                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220258                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033114                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.915411                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3000                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1075                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2823                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.267578                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               323704                       # Number of tag accesses
system.l2cache.tags.data_accesses              323704                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1205807200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          490112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              873280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85952                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85952                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2019                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7658                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3420                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          548                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13645                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1343                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1343                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107161410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          406459673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    181521557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29085910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              724228550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107161410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107161410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        71281711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              71281711                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        71281711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107161410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         406459673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    181521557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29085910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             795510261                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1224616400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               11513042                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409904                       # Number of bytes of host memory used
host_op_rate                                 20406644                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.21                       # Real time elapsed on the host
host_tick_rate                               89568326                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2416994                       # Number of instructions simulated
sim_ops                                       4285103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000019                       # Number of seconds simulated
sim_ticks                                    18809200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9508                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 53                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1300                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10584                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2153                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9508                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7355                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11702                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     384                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          673                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     41863                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    37938                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1300                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       7421                       # Number of branches committed
system.cpu.commit.bw_lim_events                 11214                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           28590                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                37595                       # Number of instructions committed
system.cpu.commit.committedOps                  66612                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        36346                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.832719                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.727820                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        13993     38.50%     38.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4607     12.68%     51.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2447      6.73%     57.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4085     11.24%     69.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        11214     30.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        36346                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  144                       # Number of function calls committed.
system.cpu.commit.int_insts                     64792                       # Number of committed integer instructions.
system.cpu.commit.loads                          7685                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1656      2.49%      2.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            55226     82.91%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     85.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.10%     85.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.03%     85.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.05%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.04%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.06%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.08%     85.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.04%     85.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.04%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7563     11.35%     97.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1683      2.53%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.18%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             66612                       # Class of committed instruction
system.cpu.commit.refs                           9440                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       37595                       # Number of Instructions Simulated
system.cpu.committedOps                         66612                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.250778                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.250778                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           27                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           24                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           60                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  9285                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 107163                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     6044                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     26415                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1301                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1343                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9471                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3322                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       11702                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7278                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         34192                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   208                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          65101                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2602                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.248857                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               8895                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2537                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.384450                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              44388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.604015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.808359                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    13311     29.99%     29.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1140      2.57%     32.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1559      3.51%     36.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2183      4.92%     40.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26195     59.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                44388                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       764                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      470                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      4621200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      4621600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      4621600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      4621200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      4621200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      4621200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        29600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1357200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1350400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1353600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1351600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       33318000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1391                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8418                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.784871                       # Inst execution rate
system.cpu.iew.exec_refs                        12811                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3322                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    8026                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 11606                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 6                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4154                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               95203                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9489                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1501                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 83930                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     2                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1301                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    19                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              158                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3921                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2400                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          955                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            436                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     89910                       # num instructions consuming a value
system.cpu.iew.wb_count                         83062                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.712746                       # average fanout of values written-back
system.cpu.iew.wb_producers                     64083                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.766412                       # insts written-back per cycle
system.cpu.iew.wb_sent                          83373                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   106600                       # number of integer regfile reads
system.cpu.int_regfile_writes                   69255                       # number of integer regfile writes
system.cpu.ipc                               0.799502                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.799502                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2136      2.50%      2.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 69322     81.14%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     83.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    74      0.09%     83.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  48      0.06%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.04%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   39      0.05%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   87      0.10%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   82      0.10%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  33      0.04%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 48      0.06%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 9677     11.33%     95.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3563      4.17%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             212      0.25%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  85431                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     665                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1337                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          603                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1192                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  82630                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             214900                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        82459                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            122603                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      95182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     85431                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           28590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               987                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        34154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         44388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.924642                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.712481                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               16815     37.88%     37.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3051      6.87%     44.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4573     10.30%     55.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6562     14.78%     69.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13387     30.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           44388                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.816792                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        7278                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                10                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                11606                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4154                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   33038                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            47023                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    8233                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 88872                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     71                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     7045                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   144                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                232984                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 103172                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              130966                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     26566                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    630                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1301                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   900                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    42092                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1290                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           140442                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            343                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       832                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       120334                       # The number of ROB reads
system.cpu.rob.rob_writes                      198534                       # The number of ROB writes
system.cpu.timesIdled                              24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          149                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            296                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               14                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 79                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict              100                       # Transaction distribution
system.membus.trans_dist::ReadExReq                30                       # Transaction distribution
system.membus.trans_dist::ReadExResp               30                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            79                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 109                       # Request fanout histogram
system.membus.reqLayer2.occupancy               98009                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             233891                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 109                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            32                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               220                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  7                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                14                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               14                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 32                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                32                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            109                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          316                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     451                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    10624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               118                       # Total snoops (count)
system.l2bus.snoopTraffic                         448                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                273                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.069597                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.254934                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      254     93.04%     93.04% # Request fanout histogram
system.l2bus.snoop_fanout::1                       19      6.96%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  273                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              120800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               144779                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               54000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        18809200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         7224                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7224                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         7224                       # number of overall hits
system.cpu.icache.overall_hits::total            7224                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             54                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total            54                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2450000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2450000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2450000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2450000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7278                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7278                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007420                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007420                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007420                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007420                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45370.370370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45370.370370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45370.370370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45370.370370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2246800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2246800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2246800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2246800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006183                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006183                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49928.888889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49928.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49928.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49928.888889                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         7224                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7224                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2450000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2450000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007420                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007420                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45370.370370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45370.370370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2246800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2246800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49928.888889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49928.888889                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.437339                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9666                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                50                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            193.320000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.437339                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14601                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14601                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10891                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10891                       # number of overall hits
system.cpu.dcache.overall_hits::total           10891                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          172                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            172                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          172                       # number of overall misses
system.cpu.dcache.overall_misses::total           172                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      7604400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7604400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      7604400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7604400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11063                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11063                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11063                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11063                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015547                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015547                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44211.627907                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44211.627907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44211.627907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44211.627907                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          264                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          132                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           25                       # number of writebacks
system.cpu.dcache.writebacks::total                25                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           81                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           81                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           91                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           91                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           19                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4561200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4561200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      4561200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       963978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      5525178                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008226                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008226                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008226                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009943                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50123.076923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50123.076923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50123.076923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50735.684211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50228.890909                       # average overall mshr miss latency
system.cpu.dcache.replacements                     96                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          115                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           115                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4938800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4938800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         9308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         9308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42946.086957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42946.086957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           70                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           45                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2384800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2384800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52995.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52995.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           57                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2665600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2665600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032479                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032479                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46764.912281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46764.912281                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           46                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2176400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2176400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47313.043478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47313.043478                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       963978                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       963978                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50735.684211                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 50735.684211                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               15808                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                96                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            164.666667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   828.887757                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   195.112243                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.809461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.190539                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          717                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22222                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22222                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  36                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 36                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            29                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            63                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               105                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           29                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           63                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           13                       # number of overall misses
system.l2cache.overall_misses::total              105                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2058000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      4212400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       901189                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      7171589                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2058000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      4212400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       901189                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      7171589                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           45                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           77                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           19                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             141                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           45                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           77                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           19                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            141                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.644444                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.818182                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.744681                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.644444                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.818182                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.744681                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 70965.517241                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66863.492063                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69322.230769                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68300.847619                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 70965.517241                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66863.492063                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69322.230769                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68300.847619                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              7                       # number of writebacks
system.l2cache.writebacks::total                    7                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           63                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          105                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           63                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          109                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1826000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      3708400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       797189                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      6331589                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1826000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      3708400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       797189                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       266395                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      6597984                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.644444                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.818182                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.744681                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.644444                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.818182                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.773050                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62965.517241                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58863.492063                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61322.230769                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60300.847619                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62965.517241                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58863.492063                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61322.230769                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 66598.750000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60531.963303                       # average overall mshr miss latency
system.l2cache.replacements                       111                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           25                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           25                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           25                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           25                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       266395                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       266395                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 66598.750000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 66598.750000                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data           14                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              14                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total           14                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           30                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             30                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1982800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1982800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           32                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.937500                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.937500                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66093.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66093.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           30                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           30                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1742800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1742800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.937500                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58093.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58093.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           34                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           75                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2058000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      2229600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       901189                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      5188789                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          109                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.644444                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.733333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.684211                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.688073                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70965.517241                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67563.636364                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69322.230769                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69183.853333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           75                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1826000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1965600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       797189                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      4588789                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.644444                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.733333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.684211                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.688073                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62965.517241                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59563.636364                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61322.230769                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61183.853333                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    410                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  111                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.693694                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.878187                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1110.092061                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1865.243647                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   956.971057                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   124.815048                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009492                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.271019                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455382                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.233636                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030472                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1083                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3013                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1039                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2733                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.264404                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.735596                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2471                       # Number of tag accesses
system.l2cache.tags.data_accesses                2471                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     18809200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            4032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                6976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          448                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              448                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               63                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  109                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             7                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   7                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           98675116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          214363184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     44233673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     13610361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              370882334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      98675116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          98675116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        23818132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              23818132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        23818132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          98675116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         214363184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     44233673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     13610361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             394700466                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1354296800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 986272                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                  1772998                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.80                       # Real time elapsed on the host
host_tick_rate                               46240671                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2765901                       # Number of instructions simulated
sim_ops                                       4972290                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000130                       # Number of seconds simulated
sim_ticks                                   129680400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                80884                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 27                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2979                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             75379                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40190                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           80884                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            40694                       # Number of indirect misses.
system.cpu.branchPred.lookups                   93250                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8828                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2825                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    322935                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   167758                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3001                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      82314                       # Number of branches committed
system.cpu.commit.bw_lim_events                125201                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              96                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           59894                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               348907                       # Number of instructions committed
system.cpu.commit.committedOps                 687187                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       292141                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.352244                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.682652                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        72411     24.79%     24.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        37808     12.94%     37.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        21588      7.39%     45.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        35133     12.03%     57.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       125201     42.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       292141                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8642                       # Number of function calls committed.
system.cpu.commit.int_insts                    686686                       # Number of committed integer instructions.
system.cpu.commit.loads                        116159                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          174      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           514850     74.92%     74.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1032      0.15%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.02%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.01%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.02%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.01%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.01%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.01%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          115831     16.86%     92.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          54104      7.87%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            687187                       # Class of committed instruction
system.cpu.commit.refs                         170525                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      348907                       # Number of Instructions Simulated
system.cpu.committedOps                        687187                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.929190                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.929190                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           32                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           70                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          128                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 20559                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 767059                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    70733                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    211597                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3010                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3049                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      120061                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            56                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       55728                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       93250                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     63904                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        230794                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   707                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         387891                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           152                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    6020                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.287630                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              74959                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              49018                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.196452                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             308948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.519233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.770533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    88527     28.65%     28.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16063      5.20%     33.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14861      4.81%     38.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25461      8.24%     46.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   164036     53.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               308948                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1399                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      896                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     36369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     36369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     36369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     36370000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     36370000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     36370000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       234000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       234000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        41600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        41600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        41200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        42000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     17800400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     17798000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     17800000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     17798000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      290150400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3214                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    84802                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.219756                       # Inst execution rate
system.cpu.iew.exec_refs                       175796                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      55727                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   16374                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                125379                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                833                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                46                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                59994                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              747069                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                120069                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6861                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                719647                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     23                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    28                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3010                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    64                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3363                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         9222                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5628                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3067                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            147                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    716525                       # num instructions consuming a value
system.cpu.iew.wb_count                        717245                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.666234                       # average fanout of values written-back
system.cpu.iew.wb_producers                    477373                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.212347                       # insts written-back per cycle
system.cpu.iew.wb_sent                         718207                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1108041                       # number of integer regfile reads
system.cpu.int_regfile_writes                  576961                       # number of integer regfile writes
system.cpu.ipc                               1.076206                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.076206                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1132      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                545544     75.09%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1034      0.14%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   136      0.02%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 132      0.02%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 120      0.02%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   46      0.01%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  110      0.02%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   98      0.01%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 101      0.01%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 61      0.01%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               120982     16.65%     92.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               56241      7.74%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             438      0.06%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            330      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 726505                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1461                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2929                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1380                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2248                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 723912                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1759998                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       715865                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            804723                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     744785                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    726505                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2284                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           59893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               966                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2188                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        83643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        308948                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.351545                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.461563                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               54570     17.66%     17.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36659     11.87%     29.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               57709     18.68%     48.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               65612     21.24%     69.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               94398     30.55%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          308948                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.240909                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       63931                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            52                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2176                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2162                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               125379                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               59994                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  346413                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           324201                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     33                       # Number of system calls
system.cpu.rename.BlockCycles                   17308                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                714595                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    196                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    72883                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    337                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    36                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1892125                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 759931                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              782218                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    212425                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    692                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3010                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1514                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    67648                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2002                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1171171                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1808                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                106                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1561                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            113                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       914021                       # The number of ROB reads
system.cpu.rob.rob_writes                     1511016                       # The number of ROB writes
system.cpu.timesIdled                             275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1312                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               34                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           501                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                257                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           21                       # Transaction distribution
system.membus.trans_dist::CleanEvict              218                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           257                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        18112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        18112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   18112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 262                       # Request fanout histogram
system.membus.reqLayer2.occupancy              234015                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             563185                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 650                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            68                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               853                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 8                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            651                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1417                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          537                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1954                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        14464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    44096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               289                       # Total snoops (count)
system.l2bus.snoopTraffic                        2368                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                932                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.057940                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.233755                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      878     94.21%     94.21% # Request fanout histogram
system.l2bus.snoop_fanout::1                       54      5.79%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  932                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              214800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               569180                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              574800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       129680400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        63332                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            63332                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        63332                       # number of overall hits
system.cpu.icache.overall_hits::total           63332                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          572                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            572                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          572                       # number of overall misses
system.cpu.icache.overall_misses::total           572                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17959200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17959200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17959200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17959200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        63904                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        63904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        63904                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        63904                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008951                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008951                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008951                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008951                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31397.202797                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31397.202797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31397.202797                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31397.202797                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          144                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           92                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          480                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13896800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13896800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13896800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13896800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007511                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007511                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007511                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007511                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28951.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28951.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28951.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28951.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    474                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        63332                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           63332                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          572                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           572                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17959200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17959200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        63904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        63904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008951                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008951                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31397.202797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31397.202797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13896800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13896800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007511                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007511                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28951.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28951.666667                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.838134                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              108665                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.856164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.838134                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            128287                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           128287                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       170744                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           170744                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       170744                       # number of overall hits
system.cpu.dcache.overall_hits::total          170744                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          284                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            284                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          284                       # number of overall misses
system.cpu.dcache.overall_misses::total           284                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11619600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11619600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11619600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11619600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       171028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       171028                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       171028                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       171028                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001661                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001661                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001661                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001661                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40914.084507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40914.084507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40914.084507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40914.084507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                24                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           47                       # number of writebacks
system.cpu.dcache.writebacks::total                47                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          123                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           18                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6474800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6474800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6474800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       967180                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7441980                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000941                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000941                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000941                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001047                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40216.149068                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40216.149068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40216.149068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53732.222222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41575.307263                       # average overall mshr miss latency
system.cpu.dcache.replacements                    179                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       116385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11245600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11245600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       116661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       116661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40744.927536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40744.927536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          153                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6107200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6107200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39916.339869                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39916.339869                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54359                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54359                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       374000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       374000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54367                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        46750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        46750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       367600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       367600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        45950                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        45950                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           18                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           18                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       967180                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       967180                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53732.222222                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53732.222222                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              375325                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1203                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            311.990856                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   835.058146                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   188.941854                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.815486                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.184514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          859                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          732                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.161133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.838867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            342235                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           342235                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             304                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              75                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 383                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            304                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             75                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                383                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           160                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            86                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               260                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          160                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           86                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           14                       # number of overall misses
system.l2cache.overall_misses::total              260                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10746000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5642400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       923185                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17311585                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10746000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5642400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       923185                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17311585                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          464                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          161                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           18                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             643                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          464                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          161                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           18                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            643                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.344828                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.534161                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.404355                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.344828                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.534161                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.404355                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67162.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65609.302326                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65941.785714                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66583.019231                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67162.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65609.302326                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65941.785714                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66583.019231                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             21                       # number of writebacks
system.l2cache.writebacks::total                   21                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          160                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           86                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          260                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          160                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           86                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          263                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9474000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4954400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       811185                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15239585                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9474000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4954400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       811185                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       164398                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15403983                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.344828                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.534161                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.404355                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.344828                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.534161                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.409020                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59212.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57609.302326                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57941.785714                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58613.788462                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59212.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57609.302326                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57941.785714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 54799.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58570.277567                       # average overall mshr miss latency
system.l2cache.replacements                       268                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           47                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           47                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           47                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           47                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       164398                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       164398                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 54799.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 54799.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       332800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       332800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.625000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.625000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        66560                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        66560                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       292800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       292800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.625000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        58560                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        58560                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          304                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           72                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          380                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          160                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           81                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          255                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10746000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5309600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       923185                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16978785                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          464                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          153                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          635                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.344828                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.529412                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.401575                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67162.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65550.617284                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65941.785714                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66583.470588                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          160                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           81                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          255                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9474000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4661600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       811185                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14946785                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.344828                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.401575                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59212.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57550.617284                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57941.785714                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58614.843137                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13858                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4364                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.175527                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.152026                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1139.717895                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1846.006070                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   948.140847                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   121.983162                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009803                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.278251                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.450685                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231480                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029781                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1026                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3070                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          989                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           26                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2669                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.250488                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.749512                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                10516                       # Number of tag accesses
system.l2cache.tags.data_accesses               10516                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    129680400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1344                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1344                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              159                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               86                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  262                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            21                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  21                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           78469838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           42442806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      6909294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1480563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              129302501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      78469838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          78469838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        10363941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              10363941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        10363941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          78469838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          42442806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      6909294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1480563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             139666441                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
