// Seed: 1441714813
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_2.id_1 = 0;
  output wire id_1;
  wire id_7;
  wire id_8;
endmodule : SymbolIdentifier
module module_1 (
    input wand id_0
    , id_5,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3
);
  assign id_3 = id_0;
  logic id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2
);
  wire id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
