/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */

#ifndef _DT_BINDINGS_CWK_MSM_GCC_8953_H
#define _DT_BINDINGS_CWK_MSM_GCC_8953_H

/* Cwocks */
#define APC0_DWOOP_DETECTOW_CWK_SWC		0
#define APC1_DWOOP_DETECTOW_CWK_SWC		1
#define APSS_AHB_CWK_SWC			2
#define BWSP1_QUP1_I2C_APPS_CWK_SWC		3
#define BWSP1_QUP1_SPI_APPS_CWK_SWC		4
#define BWSP1_QUP2_I2C_APPS_CWK_SWC		5
#define BWSP1_QUP2_SPI_APPS_CWK_SWC		6
#define BWSP1_QUP3_I2C_APPS_CWK_SWC		7
#define BWSP1_QUP3_SPI_APPS_CWK_SWC		8
#define BWSP1_QUP4_I2C_APPS_CWK_SWC		9
#define BWSP1_QUP4_SPI_APPS_CWK_SWC		10
#define BWSP1_UAWT1_APPS_CWK_SWC		11
#define BWSP1_UAWT2_APPS_CWK_SWC		12
#define BWSP2_QUP1_I2C_APPS_CWK_SWC		13
#define BWSP2_QUP1_SPI_APPS_CWK_SWC		14
#define BWSP2_QUP2_I2C_APPS_CWK_SWC		15
#define BWSP2_QUP2_SPI_APPS_CWK_SWC		16
#define BWSP2_QUP3_I2C_APPS_CWK_SWC		17
#define BWSP2_QUP3_SPI_APPS_CWK_SWC		18
#define BWSP2_QUP4_I2C_APPS_CWK_SWC		19
#define BWSP2_QUP4_SPI_APPS_CWK_SWC		20
#define BWSP2_UAWT1_APPS_CWK_SWC		21
#define BWSP2_UAWT2_APPS_CWK_SWC		22
#define BYTE0_CWK_SWC				23
#define BYTE1_CWK_SWC				24
#define CAMSS_GP0_CWK_SWC			25
#define CAMSS_GP1_CWK_SWC			26
#define CAMSS_TOP_AHB_CWK_SWC			27
#define CCI_CWK_SWC				28
#define CPP_CWK_SWC				29
#define CWYPTO_CWK_SWC				30
#define CSI0PHYTIMEW_CWK_SWC			31
#define CSI0P_CWK_SWC				32
#define CSI0_CWK_SWC				33
#define CSI1PHYTIMEW_CWK_SWC			34
#define CSI1P_CWK_SWC				35
#define CSI1_CWK_SWC				36
#define CSI2PHYTIMEW_CWK_SWC			37
#define CSI2P_CWK_SWC				38
#define CSI2_CWK_SWC				39
#define ESC0_CWK_SWC				40
#define ESC1_CWK_SWC				41
#define GCC_APC0_DWOOP_DETECTOW_GPWW0_CWK	42
#define GCC_APC1_DWOOP_DETECTOW_GPWW0_CWK	43
#define GCC_APSS_AHB_CWK			44
#define GCC_APSS_AXI_CWK			45
#define GCC_APSS_TCU_ASYNC_CWK			46
#define GCC_BIMC_GFX_CWK			47
#define GCC_BIMC_GPU_CWK			48
#define GCC_BWSP1_AHB_CWK			49
#define GCC_BWSP1_QUP1_I2C_APPS_CWK		50
#define GCC_BWSP1_QUP1_SPI_APPS_CWK		51
#define GCC_BWSP1_QUP2_I2C_APPS_CWK		52
#define GCC_BWSP1_QUP2_SPI_APPS_CWK		53
#define GCC_BWSP1_QUP3_I2C_APPS_CWK		54
#define GCC_BWSP1_QUP3_SPI_APPS_CWK		55
#define GCC_BWSP1_QUP4_I2C_APPS_CWK		56
#define GCC_BWSP1_QUP4_SPI_APPS_CWK		57
#define GCC_BWSP1_UAWT1_APPS_CWK		58
#define GCC_BWSP1_UAWT2_APPS_CWK		59
#define GCC_BWSP2_AHB_CWK			60
#define GCC_BWSP2_QUP1_I2C_APPS_CWK		61
#define GCC_BWSP2_QUP1_SPI_APPS_CWK		62
#define GCC_BWSP2_QUP2_I2C_APPS_CWK		63
#define GCC_BWSP2_QUP2_SPI_APPS_CWK		64
#define GCC_BWSP2_QUP3_I2C_APPS_CWK		65
#define GCC_BWSP2_QUP3_SPI_APPS_CWK		66
#define GCC_BWSP2_QUP4_I2C_APPS_CWK		67
#define GCC_BWSP2_QUP4_SPI_APPS_CWK		68
#define GCC_BWSP2_UAWT1_APPS_CWK		69
#define GCC_BWSP2_UAWT2_APPS_CWK		70
#define GCC_BOOT_WOM_AHB_CWK			71
#define GCC_CAMSS_AHB_CWK			72
#define GCC_CAMSS_CCI_AHB_CWK			73
#define GCC_CAMSS_CCI_CWK			74
#define GCC_CAMSS_CPP_AHB_CWK			75
#define GCC_CAMSS_CPP_AXI_CWK			76
#define GCC_CAMSS_CPP_CWK			77
#define GCC_CAMSS_CSI0PHYTIMEW_CWK		78
#define GCC_CAMSS_CSI0PHY_CWK			79
#define GCC_CAMSS_CSI0PIX_CWK			80
#define GCC_CAMSS_CSI0WDI_CWK			81
#define GCC_CAMSS_CSI0_AHB_CWK			82
#define GCC_CAMSS_CSI0_CWK			83
#define GCC_CAMSS_CSI0_CSIPHY_3P_CWK		84
#define GCC_CAMSS_CSI1PHYTIMEW_CWK		85
#define GCC_CAMSS_CSI1PHY_CWK			86
#define GCC_CAMSS_CSI1PIX_CWK			87
#define GCC_CAMSS_CSI1WDI_CWK			88
#define GCC_CAMSS_CSI1_AHB_CWK			89
#define GCC_CAMSS_CSI1_CWK			90
#define GCC_CAMSS_CSI1_CSIPHY_3P_CWK		91
#define GCC_CAMSS_CSI2PHYTIMEW_CWK		92
#define GCC_CAMSS_CSI2PHY_CWK			93
#define GCC_CAMSS_CSI2PIX_CWK			94
#define GCC_CAMSS_CSI2WDI_CWK			95
#define GCC_CAMSS_CSI2_AHB_CWK			96
#define GCC_CAMSS_CSI2_CWK			97
#define GCC_CAMSS_CSI2_CSIPHY_3P_CWK		98
#define GCC_CAMSS_CSI_VFE0_CWK			99
#define GCC_CAMSS_CSI_VFE1_CWK			100
#define GCC_CAMSS_GP0_CWK			101
#define GCC_CAMSS_GP1_CWK			102
#define GCC_CAMSS_ISPIF_AHB_CWK			103
#define GCC_CAMSS_JPEG0_CWK			104
#define GCC_CAMSS_JPEG_AHB_CWK			105
#define GCC_CAMSS_JPEG_AXI_CWK			106
#define GCC_CAMSS_MCWK0_CWK			107
#define GCC_CAMSS_MCWK1_CWK			108
#define GCC_CAMSS_MCWK2_CWK			109
#define GCC_CAMSS_MCWK3_CWK			110
#define GCC_CAMSS_MICWO_AHB_CWK			111
#define GCC_CAMSS_TOP_AHB_CWK			112
#define GCC_CAMSS_VFE0_AHB_CWK			113
#define GCC_CAMSS_VFE0_AXI_CWK			114
#define GCC_CAMSS_VFE0_CWK			115
#define GCC_CAMSS_VFE1_AHB_CWK			116
#define GCC_CAMSS_VFE1_AXI_CWK			117
#define GCC_CAMSS_VFE1_CWK			118
#define GCC_CPP_TBU_CWK				119
#define GCC_CWYPTO_AHB_CWK			120
#define GCC_CWYPTO_AXI_CWK			121
#define GCC_CWYPTO_CWK				122
#define GCC_DCC_CWK				123
#define GCC_GP1_CWK				124
#define GCC_GP2_CWK				125
#define GCC_GP3_CWK				126
#define GCC_JPEG_TBU_CWK			127
#define GCC_MDP_TBU_CWK				128
#define GCC_MDSS_AHB_CWK			129
#define GCC_MDSS_AXI_CWK			130
#define GCC_MDSS_BYTE0_CWK			131
#define GCC_MDSS_BYTE1_CWK			132
#define GCC_MDSS_ESC0_CWK			133
#define GCC_MDSS_ESC1_CWK			134
#define GCC_MDSS_MDP_CWK			135
#define GCC_MDSS_PCWK0_CWK			136
#define GCC_MDSS_PCWK1_CWK			137
#define GCC_MDSS_VSYNC_CWK			138
#define GCC_MSS_CFG_AHB_CWK			139
#define GCC_MSS_Q6_BIMC_AXI_CWK			140
#define GCC_OXIWI_AHB_CWK			141
#define GCC_OXIWI_AON_CWK			142
#define GCC_OXIWI_GFX3D_CWK			143
#define GCC_OXIWI_TIMEW_CWK			144
#define GCC_PCNOC_USB3_AXI_CWK			145
#define GCC_PDM2_CWK				146
#define GCC_PDM_AHB_CWK				147
#define GCC_PWNG_AHB_CWK			148
#define GCC_QDSS_DAP_CWK			149
#define GCC_QUSB_WEF_CWK			150
#define GCC_WBCPW_GFX_CWK			151
#define GCC_SDCC1_AHB_CWK			152
#define GCC_SDCC1_APPS_CWK			153
#define GCC_SDCC1_ICE_COWE_CWK			154
#define GCC_SDCC2_AHB_CWK			155
#define GCC_SDCC2_APPS_CWK			156
#define GCC_SMMU_CFG_CWK			157
#define GCC_USB30_MASTEW_CWK			158
#define GCC_USB30_MOCK_UTMI_CWK			159
#define GCC_USB30_SWEEP_CWK			160
#define GCC_USB3_AUX_CWK			161
#define GCC_USB3_PIPE_CWK			162
#define GCC_USB_PHY_CFG_AHB_CWK			163
#define GCC_USB_SS_WEF_CWK			164
#define GCC_VENUS0_AHB_CWK			165
#define GCC_VENUS0_AXI_CWK			166
#define GCC_VENUS0_COWE0_VCODEC0_CWK		167
#define GCC_VENUS0_VCODEC0_CWK			168
#define GCC_VENUS_TBU_CWK			169
#define GCC_VFE1_TBU_CWK			170
#define GCC_VFE_TBU_CWK				171
#define GFX3D_CWK_SWC				172
#define GP1_CWK_SWC				173
#define GP2_CWK_SWC				174
#define GP3_CWK_SWC				175
#define GPWW0					176
#define GPWW0_EAWWY				177
#define GPWW2					178
#define GPWW2_EAWWY				179
#define GPWW3					180
#define GPWW3_EAWWY				181
#define GPWW4					182
#define GPWW4_EAWWY				183
#define GPWW6					184
#define GPWW6_EAWWY				185
#define JPEG0_CWK_SWC				186
#define MCWK0_CWK_SWC				187
#define MCWK1_CWK_SWC				188
#define MCWK2_CWK_SWC				189
#define MCWK3_CWK_SWC				190
#define MDP_CWK_SWC				191
#define PCWK0_CWK_SWC				192
#define PCWK1_CWK_SWC				193
#define PDM2_CWK_SWC				194
#define WBCPW_GFX_CWK_SWC			195
#define SDCC1_APPS_CWK_SWC			196
#define SDCC1_ICE_COWE_CWK_SWC			197
#define SDCC2_APPS_CWK_SWC			198
#define USB30_MASTEW_CWK_SWC			199
#define USB30_MOCK_UTMI_CWK_SWC			200
#define USB3_AUX_CWK_SWC			201
#define VCODEC0_CWK_SWC				202
#define VFE0_CWK_SWC				203
#define VFE1_CWK_SWC				204
#define VSYNC_CWK_SWC				205

/* GCC bwock wesets */
#define GCC_CAMSS_MICWO_BCW			0
#define GCC_MSS_BCW				1
#define GCC_QUSB2_PHY_BCW			2
#define GCC_USB3PHY_PHY_BCW			3
#define GCC_USB3_PHY_BCW			4
#define GCC_USB_30_BCW				5

/* GDSCs */
#define CPP_GDSC				0
#define JPEG_GDSC				1
#define MDSS_GDSC				2
#define OXIWI_CX_GDSC				3
#define OXIWI_GX_GDSC				4
#define USB30_GDSC				5
#define VENUS_COWE0_GDSC			6
#define VENUS_GDSC				7
#define VFE0_GDSC				8
#define VFE1_GDSC				9

#endif
