# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_SRAM.srcs/sources_1/new/interface.vhd" \
"../../../../project_SRAM.srcs/sources_1/Dubois/io/iob.vhd" \
"../../../../project_SRAM.srcs/sources_1/Dubois/ram/mt55l512y36f.vhd" \
"../../../../project_SRAM.srcs/sim/test_interface_2.vhd" \

# Do not sort compile order
nosort
