    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_DEC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DSM
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_Ext_CP_Clk
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_Positive_Input
ADC_Positive_Input__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
ADC_Positive_Input__0__MASK EQU 0x08
ADC_Positive_Input__0__PC EQU CYREG_PRT3_PC3
ADC_Positive_Input__0__PORT EQU 3
ADC_Positive_Input__0__SHIFT EQU 3
ADC_Positive_Input__AG EQU CYREG_PRT3_AG
ADC_Positive_Input__AMUX EQU CYREG_PRT3_AMUX
ADC_Positive_Input__BIE EQU CYREG_PRT3_BIE
ADC_Positive_Input__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ADC_Positive_Input__BYP EQU CYREG_PRT3_BYP
ADC_Positive_Input__CTL EQU CYREG_PRT3_CTL
ADC_Positive_Input__DM0 EQU CYREG_PRT3_DM0
ADC_Positive_Input__DM1 EQU CYREG_PRT3_DM1
ADC_Positive_Input__DM2 EQU CYREG_PRT3_DM2
ADC_Positive_Input__DR EQU CYREG_PRT3_DR
ADC_Positive_Input__INP_DIS EQU CYREG_PRT3_INP_DIS
ADC_Positive_Input__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ADC_Positive_Input__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ADC_Positive_Input__LCD_EN EQU CYREG_PRT3_LCD_EN
ADC_Positive_Input__MASK EQU 0x08
ADC_Positive_Input__PORT EQU 3
ADC_Positive_Input__PRT EQU CYREG_PRT3_PRT
ADC_Positive_Input__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ADC_Positive_Input__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ADC_Positive_Input__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ADC_Positive_Input__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ADC_Positive_Input__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ADC_Positive_Input__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ADC_Positive_Input__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ADC_Positive_Input__PS EQU CYREG_PRT3_PS
ADC_Positive_Input__SHIFT EQU 3
ADC_Positive_Input__SLW EQU CYREG_PRT3_SLW

; ADC_theACLK
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; PGA_SC
PGA_SC__BST EQU CYREG_SC1_BST
PGA_SC__CLK EQU CYREG_SC1_CLK
PGA_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_SC__CMPINV_MASK EQU 0x02
PGA_SC__CPTR EQU CYREG_SC_CPTR
PGA_SC__CPTR_MASK EQU 0x02
PGA_SC__CR0 EQU CYREG_SC1_CR0
PGA_SC__CR1 EQU CYREG_SC1_CR1
PGA_SC__CR2 EQU CYREG_SC1_CR2
PGA_SC__MSK EQU CYREG_SC_MSK
PGA_SC__MSK_MASK EQU 0x02
PGA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_SC__PM_ACT_MSK EQU 0x02
PGA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_SC__PM_STBY_MSK EQU 0x02
PGA_SC__SR EQU CYREG_SC_SR
PGA_SC__SR_MASK EQU 0x02
PGA_SC__SW0 EQU CYREG_SC1_SW0
PGA_SC__SW10 EQU CYREG_SC1_SW10
PGA_SC__SW2 EQU CYREG_SC1_SW2
PGA_SC__SW3 EQU CYREG_SC1_SW3
PGA_SC__SW4 EQU CYREG_SC1_SW4
PGA_SC__SW6 EQU CYREG_SC1_SW6
PGA_SC__SW7 EQU CYREG_SC1_SW7
PGA_SC__SW8 EQU CYREG_SC1_SW8
PGA_SC__WRK1 EQU CYREG_SC_WRK1
PGA_SC__WRK1_MASK EQU 0x02

; Sensor1
Sensor1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Sensor1__0__MASK EQU 0x04
Sensor1__0__PC EQU CYREG_PRT1_PC2
Sensor1__0__PORT EQU 1
Sensor1__0__SHIFT EQU 2
Sensor1__AG EQU CYREG_PRT1_AG
Sensor1__AMUX EQU CYREG_PRT1_AMUX
Sensor1__BIE EQU CYREG_PRT1_BIE
Sensor1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor1__BYP EQU CYREG_PRT1_BYP
Sensor1__CTL EQU CYREG_PRT1_CTL
Sensor1__DM0 EQU CYREG_PRT1_DM0
Sensor1__DM1 EQU CYREG_PRT1_DM1
Sensor1__DM2 EQU CYREG_PRT1_DM2
Sensor1__DR EQU CYREG_PRT1_DR
Sensor1__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor1__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor1__MASK EQU 0x04
Sensor1__PORT EQU 1
Sensor1__PRT EQU CYREG_PRT1_PRT
Sensor1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor1__PS EQU CYREG_PRT1_PS
Sensor1__SHIFT EQU 2
Sensor1__SLW EQU CYREG_PRT1_SLW

; Sensor2
Sensor2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Sensor2__0__MASK EQU 0x10
Sensor2__0__PC EQU CYREG_PRT1_PC4
Sensor2__0__PORT EQU 1
Sensor2__0__SHIFT EQU 4
Sensor2__AG EQU CYREG_PRT1_AG
Sensor2__AMUX EQU CYREG_PRT1_AMUX
Sensor2__BIE EQU CYREG_PRT1_BIE
Sensor2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor2__BYP EQU CYREG_PRT1_BYP
Sensor2__CTL EQU CYREG_PRT1_CTL
Sensor2__DM0 EQU CYREG_PRT1_DM0
Sensor2__DM1 EQU CYREG_PRT1_DM1
Sensor2__DM2 EQU CYREG_PRT1_DM2
Sensor2__DR EQU CYREG_PRT1_DR
Sensor2__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor2__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor2__MASK EQU 0x10
Sensor2__PORT EQU 1
Sensor2__PRT EQU CYREG_PRT1_PRT
Sensor2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor2__PS EQU CYREG_PRT1_PS
Sensor2__SHIFT EQU 4
Sensor2__SLW EQU CYREG_PRT1_SLW

; Sensor3
Sensor3__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Sensor3__0__MASK EQU 0x20
Sensor3__0__PC EQU CYREG_PRT1_PC5
Sensor3__0__PORT EQU 1
Sensor3__0__SHIFT EQU 5
Sensor3__AG EQU CYREG_PRT1_AG
Sensor3__AMUX EQU CYREG_PRT1_AMUX
Sensor3__BIE EQU CYREG_PRT1_BIE
Sensor3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor3__BYP EQU CYREG_PRT1_BYP
Sensor3__CTL EQU CYREG_PRT1_CTL
Sensor3__DM0 EQU CYREG_PRT1_DM0
Sensor3__DM1 EQU CYREG_PRT1_DM1
Sensor3__DM2 EQU CYREG_PRT1_DM2
Sensor3__DR EQU CYREG_PRT1_DR
Sensor3__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor3__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor3__MASK EQU 0x20
Sensor3__PORT EQU 1
Sensor3__PRT EQU CYREG_PRT1_PRT
Sensor3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor3__PS EQU CYREG_PRT1_PS
Sensor3__SHIFT EQU 5
Sensor3__SLW EQU CYREG_PRT1_SLW

; Sensor4
Sensor4__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Sensor4__0__MASK EQU 0x40
Sensor4__0__PC EQU CYREG_PRT1_PC6
Sensor4__0__PORT EQU 1
Sensor4__0__SHIFT EQU 6
Sensor4__AG EQU CYREG_PRT1_AG
Sensor4__AMUX EQU CYREG_PRT1_AMUX
Sensor4__BIE EQU CYREG_PRT1_BIE
Sensor4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor4__BYP EQU CYREG_PRT1_BYP
Sensor4__CTL EQU CYREG_PRT1_CTL
Sensor4__DM0 EQU CYREG_PRT1_DM0
Sensor4__DM1 EQU CYREG_PRT1_DM1
Sensor4__DM2 EQU CYREG_PRT1_DM2
Sensor4__DR EQU CYREG_PRT1_DR
Sensor4__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor4__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor4__MASK EQU 0x40
Sensor4__PORT EQU 1
Sensor4__PRT EQU CYREG_PRT1_PRT
Sensor4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor4__PS EQU CYREG_PRT1_PS
Sensor4__SHIFT EQU 6
Sensor4__SLW EQU CYREG_PRT1_SLW

; Sensor5
Sensor5__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Sensor5__0__MASK EQU 0x80
Sensor5__0__PC EQU CYREG_PRT1_PC7
Sensor5__0__PORT EQU 1
Sensor5__0__SHIFT EQU 7
Sensor5__AG EQU CYREG_PRT1_AG
Sensor5__AMUX EQU CYREG_PRT1_AMUX
Sensor5__BIE EQU CYREG_PRT1_BIE
Sensor5__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sensor5__BYP EQU CYREG_PRT1_BYP
Sensor5__CTL EQU CYREG_PRT1_CTL
Sensor5__DM0 EQU CYREG_PRT1_DM0
Sensor5__DM1 EQU CYREG_PRT1_DM1
Sensor5__DM2 EQU CYREG_PRT1_DM2
Sensor5__DR EQU CYREG_PRT1_DR
Sensor5__INP_DIS EQU CYREG_PRT1_INP_DIS
Sensor5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sensor5__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sensor5__LCD_EN EQU CYREG_PRT1_LCD_EN
Sensor5__MASK EQU 0x80
Sensor5__PORT EQU 1
Sensor5__PRT EQU CYREG_PRT1_PRT
Sensor5__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sensor5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sensor5__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sensor5__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sensor5__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sensor5__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sensor5__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sensor5__PS EQU CYREG_PRT1_PS
Sensor5__SHIFT EQU 7
Sensor5__SLW EQU CYREG_PRT1_SLW

; VDAC8_1_viDAC8
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC1_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC1_TST

; SineWave
SineWave__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
SineWave__0__MASK EQU 0x40
SineWave__0__PC EQU CYREG_PRT6_PC6
SineWave__0__PORT EQU 6
SineWave__0__SHIFT EQU 6
SineWave__AG EQU CYREG_PRT6_AG
SineWave__AMUX EQU CYREG_PRT6_AMUX
SineWave__BIE EQU CYREG_PRT6_BIE
SineWave__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SineWave__BYP EQU CYREG_PRT6_BYP
SineWave__CTL EQU CYREG_PRT6_CTL
SineWave__DM0 EQU CYREG_PRT6_DM0
SineWave__DM1 EQU CYREG_PRT6_DM1
SineWave__DM2 EQU CYREG_PRT6_DM2
SineWave__DR EQU CYREG_PRT6_DR
SineWave__INP_DIS EQU CYREG_PRT6_INP_DIS
SineWave__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SineWave__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SineWave__LCD_EN EQU CYREG_PRT6_LCD_EN
SineWave__MASK EQU 0x40
SineWave__PORT EQU 6
SineWave__PRT EQU CYREG_PRT6_PRT
SineWave__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SineWave__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SineWave__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SineWave__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SineWave__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SineWave__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SineWave__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SineWave__PS EQU CYREG_PRT6_PS
SineWave__SHIFT EQU 6
SineWave__SLW EQU CYREG_PRT6_SLW

; LCD_Char_1_LCDPort
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

; SensorScan_bScanComp
SensorScan_bScanComp_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SensorScan_bScanComp_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SensorScan_bScanComp_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SensorScan_bScanComp_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SensorScan_bScanComp_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SensorScan_bScanComp_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SensorScan_bScanComp_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SensorScan_bScanComp_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SensorScan_bScanComp_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SensorScan_bScanComp_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SensorScan_bScanComp_ChannelCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
SensorScan_bScanComp_ChannelCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SensorScan_bScanComp_ChannelCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
SensorScan_bScanComp_ChannelCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SensorScan_bScanComp_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SensorScan_bScanComp_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SensorScan_bScanComp_ChannelCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
SensorScan_bScanComp_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SensorScan_bScanComp_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SensorScan_bScanComp_ChannelCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
SensorScan_bScanComp_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SensorScan_bScanComp_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SensorScan_bScanComp_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SensorScan_bScanComp_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
SensorScan_bScanComp_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
SensorScan_bScanComp_ChannelCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
SensorScan_bScanComp_CtrlCnt__0__MASK EQU 0x01
SensorScan_bScanComp_CtrlCnt__0__POS EQU 0
SensorScan_bScanComp_CtrlCnt__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SensorScan_bScanComp_CtrlCnt__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SensorScan_bScanComp_CtrlCnt__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SensorScan_bScanComp_CtrlCnt__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SensorScan_bScanComp_CtrlCnt__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SensorScan_bScanComp_CtrlCnt__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SensorScan_bScanComp_CtrlCnt__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SensorScan_bScanComp_CtrlCnt__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SensorScan_bScanComp_CtrlCnt__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SensorScan_bScanComp_CtrlCnt__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SensorScan_bScanComp_CtrlCnt__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SensorScan_bScanComp_CtrlCnt__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SensorScan_bScanComp_CtrlCnt__COUNT_REG EQU CYREG_B1_UDB09_CTL
SensorScan_bScanComp_CtrlCnt__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SensorScan_bScanComp_CtrlCnt__MASK EQU 0x01
SensorScan_bScanComp_CtrlCnt__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SensorScan_bScanComp_CtrlCnt__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SensorScan_bScanComp_CtrlCnt__PERIOD_REG EQU CYREG_B1_UDB09_MSK
SensorScan_bScanComp_St0_IntReg0__0__MASK EQU 0x01
SensorScan_bScanComp_St0_IntReg0__0__POS EQU 0
SensorScan_bScanComp_St0_IntReg0__1__MASK EQU 0x02
SensorScan_bScanComp_St0_IntReg0__1__POS EQU 1
SensorScan_bScanComp_St0_IntReg0__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SensorScan_bScanComp_St0_IntReg0__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SensorScan_bScanComp_St0_IntReg0__2__MASK EQU 0x04
SensorScan_bScanComp_St0_IntReg0__2__POS EQU 2
SensorScan_bScanComp_St0_IntReg0__3__MASK EQU 0x08
SensorScan_bScanComp_St0_IntReg0__3__POS EQU 3
SensorScan_bScanComp_St0_IntReg0__4__MASK EQU 0x10
SensorScan_bScanComp_St0_IntReg0__4__POS EQU 4
SensorScan_bScanComp_St0_IntReg0__MASK EQU 0x1F
SensorScan_bScanComp_St0_IntReg0__MASK_REG EQU CYREG_B0_UDB08_MSK
SensorScan_bScanComp_St0_IntReg0__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SensorScan_bScanComp_St0_IntReg0__STATUS_REG EQU CYREG_B0_UDB08_ST
SensorScan_bScanComp_St0_OutReg0__0__MASK EQU 0x01
SensorScan_bScanComp_St0_OutReg0__0__POS EQU 0
SensorScan_bScanComp_St0_OutReg0__1__MASK EQU 0x02
SensorScan_bScanComp_St0_OutReg0__1__POS EQU 1
SensorScan_bScanComp_St0_OutReg0__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SensorScan_bScanComp_St0_OutReg0__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SensorScan_bScanComp_St0_OutReg0__2__MASK EQU 0x04
SensorScan_bScanComp_St0_OutReg0__2__POS EQU 2
SensorScan_bScanComp_St0_OutReg0__3__MASK EQU 0x08
SensorScan_bScanComp_St0_OutReg0__3__POS EQU 3
SensorScan_bScanComp_St0_OutReg0__4__MASK EQU 0x10
SensorScan_bScanComp_St0_OutReg0__4__POS EQU 4
SensorScan_bScanComp_St0_OutReg0__MASK EQU 0x1F
SensorScan_bScanComp_St0_OutReg0__MASK_REG EQU CYREG_B1_UDB08_MSK
SensorScan_bScanComp_St0_OutReg0__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SensorScan_bScanComp_St0_OutReg0__STATUS_REG EQU CYREG_B1_UDB08_ST

; SensorScan_Clock_int
SensorScan_Clock_int__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SensorScan_Clock_int__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SensorScan_Clock_int__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SensorScan_Clock_int__CFG2_SRC_SEL_MASK EQU 0x07
SensorScan_Clock_int__INDEX EQU 0x02
SensorScan_Clock_int__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SensorScan_Clock_int__PM_ACT_MSK EQU 0x04
SensorScan_Clock_int__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SensorScan_Clock_int__PM_STBY_MSK EQU 0x04

; SensorScan_Comp_ctComp
SensorScan_Comp_ctComp__CLK EQU CYREG_CMP1_CLK
SensorScan_Comp_ctComp__CMP_MASK EQU 0x02
SensorScan_Comp_ctComp__CMP_NUMBER EQU 1
SensorScan_Comp_ctComp__CR EQU CYREG_CMP1_CR
SensorScan_Comp_ctComp__LUT__CR EQU CYREG_LUT1_CR
SensorScan_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
SensorScan_Comp_ctComp__LUT__MSK_MASK EQU 0x02
SensorScan_Comp_ctComp__LUT__MSK_SHIFT EQU 1
SensorScan_Comp_ctComp__LUT__MX EQU CYREG_LUT1_MX
SensorScan_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
SensorScan_Comp_ctComp__LUT__SR_MASK EQU 0x02
SensorScan_Comp_ctComp__LUT__SR_SHIFT EQU 1
SensorScan_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
SensorScan_Comp_ctComp__PM_ACT_MSK EQU 0x02
SensorScan_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
SensorScan_Comp_ctComp__PM_STBY_MSK EQU 0x02
SensorScan_Comp_ctComp__SW0 EQU CYREG_CMP1_SW0
SensorScan_Comp_ctComp__SW2 EQU CYREG_CMP1_SW2
SensorScan_Comp_ctComp__SW3 EQU CYREG_CMP1_SW3
SensorScan_Comp_ctComp__SW4 EQU CYREG_CMP1_SW4
SensorScan_Comp_ctComp__SW6 EQU CYREG_CMP1_SW6
SensorScan_Comp_ctComp__TR0 EQU CYREG_CMP1_TR0
SensorScan_Comp_ctComp__TR1 EQU CYREG_CMP1_TR1
SensorScan_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
SensorScan_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
SensorScan_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
SensorScan_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
SensorScan_Comp_ctComp__WRK EQU CYREG_CMP_WRK
SensorScan_Comp_ctComp__WRK_MASK EQU 0x02
SensorScan_Comp_ctComp__WRK_SHIFT EQU 1

; SineWaveGen_BuffAmp_ABuf
SineWaveGen_BuffAmp_ABuf__CR EQU CYREG_OPAMP3_CR
SineWaveGen_BuffAmp_ABuf__MX EQU CYREG_OPAMP3_MX
SineWaveGen_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
SineWaveGen_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
SineWaveGen_BuffAmp_ABuf__PM_ACT_MSK EQU 0x08
SineWaveGen_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
SineWaveGen_BuffAmp_ABuf__PM_STBY_MSK EQU 0x08
SineWaveGen_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
SineWaveGen_BuffAmp_ABuf__SW EQU CYREG_OPAMP3_SW
SineWaveGen_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP3_TR0
SineWaveGen_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP3_TR1

; SineWaveGen_VDAC8_viDAC8
SineWaveGen_VDAC8_viDAC8__CR0 EQU CYREG_DAC3_CR0
SineWaveGen_VDAC8_viDAC8__CR1 EQU CYREG_DAC3_CR1
SineWaveGen_VDAC8_viDAC8__D EQU CYREG_DAC3_D
SineWaveGen_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
SineWaveGen_VDAC8_viDAC8__PM_ACT_MSK EQU 0x08
SineWaveGen_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
SineWaveGen_VDAC8_viDAC8__PM_STBY_MSK EQU 0x08
SineWaveGen_VDAC8_viDAC8__STROBE EQU CYREG_DAC3_STROBE
SineWaveGen_VDAC8_viDAC8__SW0 EQU CYREG_DAC3_SW0
SineWaveGen_VDAC8_viDAC8__SW2 EQU CYREG_DAC3_SW2
SineWaveGen_VDAC8_viDAC8__SW3 EQU CYREG_DAC3_SW3
SineWaveGen_VDAC8_viDAC8__SW4 EQU CYREG_DAC3_SW4
SineWaveGen_VDAC8_viDAC8__TR EQU CYREG_DAC3_TR
SineWaveGen_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
SineWaveGen_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
SineWaveGen_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
SineWaveGen_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
SineWaveGen_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
SineWaveGen_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
SineWaveGen_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
SineWaveGen_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
SineWaveGen_VDAC8_viDAC8__TST EQU CYREG_DAC3_TST

; SineWaveGen_Wave1_DMA
SineWaveGen_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SineWaveGen_Wave1_DMA__DRQ_NUMBER EQU 0
SineWaveGen_Wave1_DMA__NUMBEROF_TDS EQU 0
SineWaveGen_Wave1_DMA__PRIORITY EQU 2
SineWaveGen_Wave1_DMA__TERMIN_EN EQU 0
SineWaveGen_Wave1_DMA__TERMIN_SEL EQU 0
SineWaveGen_Wave1_DMA__TERMOUT0_EN EQU 0
SineWaveGen_Wave1_DMA__TERMOUT0_SEL EQU 0
SineWaveGen_Wave1_DMA__TERMOUT1_EN EQU 0
SineWaveGen_Wave1_DMA__TERMOUT1_SEL EQU 0

; SineWaveGen_Wave2_DMA
SineWaveGen_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SineWaveGen_Wave2_DMA__DRQ_NUMBER EQU 1
SineWaveGen_Wave2_DMA__NUMBEROF_TDS EQU 0
SineWaveGen_Wave2_DMA__PRIORITY EQU 2
SineWaveGen_Wave2_DMA__TERMIN_EN EQU 0
SineWaveGen_Wave2_DMA__TERMIN_SEL EQU 0
SineWaveGen_Wave2_DMA__TERMOUT0_EN EQU 0
SineWaveGen_Wave2_DMA__TERMOUT0_SEL EQU 0
SineWaveGen_Wave2_DMA__TERMOUT1_EN EQU 0
SineWaveGen_Wave2_DMA__TERMOUT1_SEL EQU 0

; SensorValue1
SensorValue1__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
SensorValue1__0__MASK EQU 0x02
SensorValue1__0__PC EQU CYREG_PRT5_PC1
SensorValue1__0__PORT EQU 5
SensorValue1__0__SHIFT EQU 1
SensorValue1__AG EQU CYREG_PRT5_AG
SensorValue1__AMUX EQU CYREG_PRT5_AMUX
SensorValue1__BIE EQU CYREG_PRT5_BIE
SensorValue1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SensorValue1__BYP EQU CYREG_PRT5_BYP
SensorValue1__CTL EQU CYREG_PRT5_CTL
SensorValue1__DM0 EQU CYREG_PRT5_DM0
SensorValue1__DM1 EQU CYREG_PRT5_DM1
SensorValue1__DM2 EQU CYREG_PRT5_DM2
SensorValue1__DR EQU CYREG_PRT5_DR
SensorValue1__INP_DIS EQU CYREG_PRT5_INP_DIS
SensorValue1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SensorValue1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SensorValue1__LCD_EN EQU CYREG_PRT5_LCD_EN
SensorValue1__MASK EQU 0x02
SensorValue1__PORT EQU 5
SensorValue1__PRT EQU CYREG_PRT5_PRT
SensorValue1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SensorValue1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SensorValue1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SensorValue1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SensorValue1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SensorValue1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SensorValue1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SensorValue1__PS EQU CYREG_PRT5_PS
SensorValue1__SHIFT EQU 1
SensorValue1__SLW EQU CYREG_PRT5_SLW

; SensorValue2
SensorValue2__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
SensorValue2__0__MASK EQU 0x04
SensorValue2__0__PC EQU CYREG_PRT5_PC2
SensorValue2__0__PORT EQU 5
SensorValue2__0__SHIFT EQU 2
SensorValue2__AG EQU CYREG_PRT5_AG
SensorValue2__AMUX EQU CYREG_PRT5_AMUX
SensorValue2__BIE EQU CYREG_PRT5_BIE
SensorValue2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SensorValue2__BYP EQU CYREG_PRT5_BYP
SensorValue2__CTL EQU CYREG_PRT5_CTL
SensorValue2__DM0 EQU CYREG_PRT5_DM0
SensorValue2__DM1 EQU CYREG_PRT5_DM1
SensorValue2__DM2 EQU CYREG_PRT5_DM2
SensorValue2__DR EQU CYREG_PRT5_DR
SensorValue2__INP_DIS EQU CYREG_PRT5_INP_DIS
SensorValue2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SensorValue2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SensorValue2__LCD_EN EQU CYREG_PRT5_LCD_EN
SensorValue2__MASK EQU 0x04
SensorValue2__PORT EQU 5
SensorValue2__PRT EQU CYREG_PRT5_PRT
SensorValue2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SensorValue2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SensorValue2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SensorValue2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SensorValue2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SensorValue2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SensorValue2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SensorValue2__PS EQU CYREG_PRT5_PS
SensorValue2__SHIFT EQU 2
SensorValue2__SLW EQU CYREG_PRT5_SLW

; SensorValue3
SensorValue3__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
SensorValue3__0__MASK EQU 0x08
SensorValue3__0__PC EQU CYREG_PRT5_PC3
SensorValue3__0__PORT EQU 5
SensorValue3__0__SHIFT EQU 3
SensorValue3__AG EQU CYREG_PRT5_AG
SensorValue3__AMUX EQU CYREG_PRT5_AMUX
SensorValue3__BIE EQU CYREG_PRT5_BIE
SensorValue3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SensorValue3__BYP EQU CYREG_PRT5_BYP
SensorValue3__CTL EQU CYREG_PRT5_CTL
SensorValue3__DM0 EQU CYREG_PRT5_DM0
SensorValue3__DM1 EQU CYREG_PRT5_DM1
SensorValue3__DM2 EQU CYREG_PRT5_DM2
SensorValue3__DR EQU CYREG_PRT5_DR
SensorValue3__INP_DIS EQU CYREG_PRT5_INP_DIS
SensorValue3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SensorValue3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SensorValue3__LCD_EN EQU CYREG_PRT5_LCD_EN
SensorValue3__MASK EQU 0x08
SensorValue3__PORT EQU 5
SensorValue3__PRT EQU CYREG_PRT5_PRT
SensorValue3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SensorValue3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SensorValue3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SensorValue3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SensorValue3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SensorValue3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SensorValue3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SensorValue3__PS EQU CYREG_PRT5_PS
SensorValue3__SHIFT EQU 3
SensorValue3__SLW EQU CYREG_PRT5_SLW

; SensorValue4
SensorValue4__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
SensorValue4__0__MASK EQU 0x10
SensorValue4__0__PC EQU CYREG_PRT5_PC4
SensorValue4__0__PORT EQU 5
SensorValue4__0__SHIFT EQU 4
SensorValue4__AG EQU CYREG_PRT5_AG
SensorValue4__AMUX EQU CYREG_PRT5_AMUX
SensorValue4__BIE EQU CYREG_PRT5_BIE
SensorValue4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SensorValue4__BYP EQU CYREG_PRT5_BYP
SensorValue4__CTL EQU CYREG_PRT5_CTL
SensorValue4__DM0 EQU CYREG_PRT5_DM0
SensorValue4__DM1 EQU CYREG_PRT5_DM1
SensorValue4__DM2 EQU CYREG_PRT5_DM2
SensorValue4__DR EQU CYREG_PRT5_DR
SensorValue4__INP_DIS EQU CYREG_PRT5_INP_DIS
SensorValue4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SensorValue4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SensorValue4__LCD_EN EQU CYREG_PRT5_LCD_EN
SensorValue4__MASK EQU 0x10
SensorValue4__PORT EQU 5
SensorValue4__PRT EQU CYREG_PRT5_PRT
SensorValue4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SensorValue4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SensorValue4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SensorValue4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SensorValue4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SensorValue4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SensorValue4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SensorValue4__PS EQU CYREG_PRT5_PS
SensorValue4__SHIFT EQU 4
SensorValue4__SLW EQU CYREG_PRT5_SLW

; SensorValue5
SensorValue5__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
SensorValue5__0__MASK EQU 0x20
SensorValue5__0__PC EQU CYREG_PRT5_PC5
SensorValue5__0__PORT EQU 5
SensorValue5__0__SHIFT EQU 5
SensorValue5__AG EQU CYREG_PRT5_AG
SensorValue5__AMUX EQU CYREG_PRT5_AMUX
SensorValue5__BIE EQU CYREG_PRT5_BIE
SensorValue5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SensorValue5__BYP EQU CYREG_PRT5_BYP
SensorValue5__CTL EQU CYREG_PRT5_CTL
SensorValue5__DM0 EQU CYREG_PRT5_DM0
SensorValue5__DM1 EQU CYREG_PRT5_DM1
SensorValue5__DM2 EQU CYREG_PRT5_DM2
SensorValue5__DR EQU CYREG_PRT5_DR
SensorValue5__INP_DIS EQU CYREG_PRT5_INP_DIS
SensorValue5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SensorValue5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SensorValue5__LCD_EN EQU CYREG_PRT5_LCD_EN
SensorValue5__MASK EQU 0x20
SensorValue5__PORT EQU 5
SensorValue5__PRT EQU CYREG_PRT5_PRT
SensorValue5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SensorValue5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SensorValue5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SensorValue5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SensorValue5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SensorValue5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SensorValue5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SensorValue5__PS EQU CYREG_PRT5_PS
SensorValue5__SHIFT EQU 5
SensorValue5__SLW EQU CYREG_PRT5_SLW

; Song1Trigger
Song1Trigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Song1Trigger__0__MASK EQU 0x02
Song1Trigger__0__PC EQU CYREG_PRT0_PC1
Song1Trigger__0__PORT EQU 0
Song1Trigger__0__SHIFT EQU 1
Song1Trigger__AG EQU CYREG_PRT0_AG
Song1Trigger__AMUX EQU CYREG_PRT0_AMUX
Song1Trigger__BIE EQU CYREG_PRT0_BIE
Song1Trigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Song1Trigger__BYP EQU CYREG_PRT0_BYP
Song1Trigger__CTL EQU CYREG_PRT0_CTL
Song1Trigger__DM0 EQU CYREG_PRT0_DM0
Song1Trigger__DM1 EQU CYREG_PRT0_DM1
Song1Trigger__DM2 EQU CYREG_PRT0_DM2
Song1Trigger__DR EQU CYREG_PRT0_DR
Song1Trigger__INP_DIS EQU CYREG_PRT0_INP_DIS
Song1Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Song1Trigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Song1Trigger__LCD_EN EQU CYREG_PRT0_LCD_EN
Song1Trigger__MASK EQU 0x02
Song1Trigger__PORT EQU 0
Song1Trigger__PRT EQU CYREG_PRT0_PRT
Song1Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Song1Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Song1Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Song1Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Song1Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Song1Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Song1Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Song1Trigger__PS EQU CYREG_PRT0_PS
Song1Trigger__SHIFT EQU 1
Song1Trigger__SLW EQU CYREG_PRT0_SLW

; Song2Trigger
Song2Trigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Song2Trigger__0__MASK EQU 0x04
Song2Trigger__0__PC EQU CYREG_PRT0_PC2
Song2Trigger__0__PORT EQU 0
Song2Trigger__0__SHIFT EQU 2
Song2Trigger__AG EQU CYREG_PRT0_AG
Song2Trigger__AMUX EQU CYREG_PRT0_AMUX
Song2Trigger__BIE EQU CYREG_PRT0_BIE
Song2Trigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Song2Trigger__BYP EQU CYREG_PRT0_BYP
Song2Trigger__CTL EQU CYREG_PRT0_CTL
Song2Trigger__DM0 EQU CYREG_PRT0_DM0
Song2Trigger__DM1 EQU CYREG_PRT0_DM1
Song2Trigger__DM2 EQU CYREG_PRT0_DM2
Song2Trigger__DR EQU CYREG_PRT0_DR
Song2Trigger__INP_DIS EQU CYREG_PRT0_INP_DIS
Song2Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Song2Trigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Song2Trigger__LCD_EN EQU CYREG_PRT0_LCD_EN
Song2Trigger__MASK EQU 0x04
Song2Trigger__PORT EQU 0
Song2Trigger__PRT EQU CYREG_PRT0_PRT
Song2Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Song2Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Song2Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Song2Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Song2Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Song2Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Song2Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Song2Trigger__PS EQU CYREG_PRT0_PS
Song2Trigger__SHIFT EQU 2
Song2Trigger__SLW EQU CYREG_PRT0_SLW

; Song3Trigger
Song3Trigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Song3Trigger__0__MASK EQU 0x08
Song3Trigger__0__PC EQU CYREG_PRT0_PC3
Song3Trigger__0__PORT EQU 0
Song3Trigger__0__SHIFT EQU 3
Song3Trigger__AG EQU CYREG_PRT0_AG
Song3Trigger__AMUX EQU CYREG_PRT0_AMUX
Song3Trigger__BIE EQU CYREG_PRT0_BIE
Song3Trigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Song3Trigger__BYP EQU CYREG_PRT0_BYP
Song3Trigger__CTL EQU CYREG_PRT0_CTL
Song3Trigger__DM0 EQU CYREG_PRT0_DM0
Song3Trigger__DM1 EQU CYREG_PRT0_DM1
Song3Trigger__DM2 EQU CYREG_PRT0_DM2
Song3Trigger__DR EQU CYREG_PRT0_DR
Song3Trigger__INP_DIS EQU CYREG_PRT0_INP_DIS
Song3Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Song3Trigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Song3Trigger__LCD_EN EQU CYREG_PRT0_LCD_EN
Song3Trigger__MASK EQU 0x08
Song3Trigger__PORT EQU 0
Song3Trigger__PRT EQU CYREG_PRT0_PRT
Song3Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Song3Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Song3Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Song3Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Song3Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Song3Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Song3Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Song3Trigger__PS EQU CYREG_PRT0_PS
Song3Trigger__SHIFT EQU 3
Song3Trigger__SLW EQU CYREG_PRT0_SLW

; Song4Trigger
Song4Trigger__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Song4Trigger__0__MASK EQU 0x10
Song4Trigger__0__PC EQU CYREG_PRT0_PC4
Song4Trigger__0__PORT EQU 0
Song4Trigger__0__SHIFT EQU 4
Song4Trigger__AG EQU CYREG_PRT0_AG
Song4Trigger__AMUX EQU CYREG_PRT0_AMUX
Song4Trigger__BIE EQU CYREG_PRT0_BIE
Song4Trigger__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Song4Trigger__BYP EQU CYREG_PRT0_BYP
Song4Trigger__CTL EQU CYREG_PRT0_CTL
Song4Trigger__DM0 EQU CYREG_PRT0_DM0
Song4Trigger__DM1 EQU CYREG_PRT0_DM1
Song4Trigger__DM2 EQU CYREG_PRT0_DM2
Song4Trigger__DR EQU CYREG_PRT0_DR
Song4Trigger__INP_DIS EQU CYREG_PRT0_INP_DIS
Song4Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Song4Trigger__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Song4Trigger__LCD_EN EQU CYREG_PRT0_LCD_EN
Song4Trigger__MASK EQU 0x10
Song4Trigger__PORT EQU 0
Song4Trigger__PRT EQU CYREG_PRT0_PRT
Song4Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Song4Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Song4Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Song4Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Song4Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Song4Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Song4Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Song4Trigger__PS EQU CYREG_PRT0_PS
Song4Trigger__SHIFT EQU 4
Song4Trigger__SLW EQU CYREG_PRT0_SLW

; SineWaveClock
SineWaveClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SineWaveClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SineWaveClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SineWaveClock__CFG2_SRC_SEL_MASK EQU 0x07
SineWaveClock__INDEX EQU 0x01
SineWaveClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SineWaveClock__PM_ACT_MSK EQU 0x02
SineWaveClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SineWaveClock__PM_STBY_MSK EQU 0x02

; Sensor_Interrupt
Sensor_Interrupt__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Sensor_Interrupt__0__MASK EQU 0x01
Sensor_Interrupt__0__PC EQU CYREG_PRT0_PC0
Sensor_Interrupt__0__PORT EQU 0
Sensor_Interrupt__0__SHIFT EQU 0
Sensor_Interrupt__AG EQU CYREG_PRT0_AG
Sensor_Interrupt__AMUX EQU CYREG_PRT0_AMUX
Sensor_Interrupt__BIE EQU CYREG_PRT0_BIE
Sensor_Interrupt__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Sensor_Interrupt__BYP EQU CYREG_PRT0_BYP
Sensor_Interrupt__CTL EQU CYREG_PRT0_CTL
Sensor_Interrupt__DM0 EQU CYREG_PRT0_DM0
Sensor_Interrupt__DM1 EQU CYREG_PRT0_DM1
Sensor_Interrupt__DM2 EQU CYREG_PRT0_DM2
Sensor_Interrupt__DR EQU CYREG_PRT0_DR
Sensor_Interrupt__INP_DIS EQU CYREG_PRT0_INP_DIS
Sensor_Interrupt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Sensor_Interrupt__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Sensor_Interrupt__LCD_EN EQU CYREG_PRT0_LCD_EN
Sensor_Interrupt__MASK EQU 0x01
Sensor_Interrupt__PORT EQU 0
Sensor_Interrupt__PRT EQU CYREG_PRT0_PRT
Sensor_Interrupt__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Sensor_Interrupt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Sensor_Interrupt__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Sensor_Interrupt__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Sensor_Interrupt__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Sensor_Interrupt__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Sensor_Interrupt__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Sensor_Interrupt__PS EQU CYREG_PRT0_PS
Sensor_Interrupt__SHIFT EQU 0
Sensor_Interrupt__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
