ARM GAS  /tmp/ccUM1ges.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_timebase_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_InitTick,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_InitTick
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_InitTick:
  27              	.LVL0:
  28              	.LFB134:
  29              		.file 1 "Core/Src/stm32f4xx_hal_timebase_tim.c"
   1:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32f4xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @file    stm32f4xx_hal_timebase_tim.c
   5:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32f4xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * All rights reserved.
  11:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *
  16:Core/Src/stm32f4xx_hal_timebase_tim.c ****   ******************************************************************************
  17:Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  18:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* USER CODE END Header */
  19:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  20:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f4xx_hal_timebase_tim.c **** #include "stm32f4xx_hal.h"
  22:Core/Src/stm32f4xx_hal_timebase_tim.c **** #include "stm32f4xx_hal_tim.h"
  23:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  24:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  25:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  26:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  27:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim6;
  29:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
ARM GAS  /tmp/ccUM1ges.s 			page 2


  30:Core/Src/stm32f4xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
  31:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  32:Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
  33:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM6 as a time base source.
  34:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  35:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  36:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  37:Core/Src/stm32f4xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  38:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  39:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval HAL status
  40:Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  41:Core/Src/stm32f4xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  42:Core/Src/stm32f4xx_hal_timebase_tim.c **** {
  30              		.loc 1 42 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 32
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 42 1 is_stmt 0 view .LVU1
  35 0000 30B5     		push	{r4, r5, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 12
  38              		.cfi_offset 4, -12
  39              		.cfi_offset 5, -8
  40              		.cfi_offset 14, -4
  41 0002 89B0     		sub	sp, sp, #36
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 48
  44 0004 0446     		mov	r4, r0
  43:Core/Src/stm32f4xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  45              		.loc 1 43 3 is_stmt 1 view .LVU2
  44:Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
  46              		.loc 1 44 3 view .LVU3
  47              	.LVL1:
  45:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  46:Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0U;
  48              		.loc 1 46 3 view .LVU4
  47:Core/Src/stm32f4xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  49              		.loc 1 47 3 view .LVU5
  48:Core/Src/stm32f4xx_hal_timebase_tim.c ****   HAL_StatusTypeDef     status;
  50              		.loc 1 48 3 view .LVU6
  49:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  50:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Enable TIM6 clock */
  51:Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_RCC_TIM6_CLK_ENABLE();
  51              		.loc 1 51 3 view .LVU7
  52              	.LBB2:
  53              		.loc 1 51 3 view .LVU8
  54 0006 0023     		movs	r3, #0
  55 0008 0193     		str	r3, [sp, #4]
  56              		.loc 1 51 3 view .LVU9
  57 000a 214B     		ldr	r3, .L9
  58 000c 1A6C     		ldr	r2, [r3, #64]
  59 000e 42F01002 		orr	r2, r2, #16
  60 0012 1A64     		str	r2, [r3, #64]
  61              		.loc 1 51 3 view .LVU10
  62 0014 1B6C     		ldr	r3, [r3, #64]
  63 0016 03F01003 		and	r3, r3, #16
  64 001a 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccUM1ges.s 			page 3


  65              		.loc 1 51 3 view .LVU11
  66 001c 019B     		ldr	r3, [sp, #4]
  67              	.LBE2:
  68              		.loc 1 51 3 view .LVU12
  52:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Get clock configuration */
  53:Core/Src/stm32f4xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  69              		.loc 1 53 3 view .LVU13
  70 001e 02A9     		add	r1, sp, #8
  71 0020 03A8     		add	r0, sp, #12
  72              	.LVL2:
  73              		.loc 1 53 3 is_stmt 0 view .LVU14
  74 0022 FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  75              	.LVL3:
  54:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Get APB1 prescaler */
  55:Core/Src/stm32f4xx_hal_timebase_tim.c ****   uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  76              		.loc 1 55 3 is_stmt 1 view .LVU15
  77              		.loc 1 55 19 is_stmt 0 view .LVU16
  78 0026 069B     		ldr	r3, [sp, #24]
  79              	.LVL4:
  56:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Compute TIM6 clock */
  57:Core/Src/stm32f4xx_hal_timebase_tim.c ****   if (uwAPB1Prescaler == RCC_HCLK_DIV1)
  80              		.loc 1 57 3 is_stmt 1 view .LVU17
  81              		.loc 1 57 6 is_stmt 0 view .LVU18
  82 0028 CBB9     		cbnz	r3, .L2
  58:Core/Src/stm32f4xx_hal_timebase_tim.c ****   {
  59:Core/Src/stm32f4xx_hal_timebase_tim.c ****     uwTimclock = HAL_RCC_GetPCLK1Freq();
  83              		.loc 1 59 5 is_stmt 1 view .LVU19
  84              		.loc 1 59 18 is_stmt 0 view .LVU20
  85 002a FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  86              	.LVL5:
  87              		.loc 1 59 18 view .LVU21
  88 002e 0346     		mov	r3, r0
  89              	.LVL6:
  90              	.L3:
  60:Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
  61:Core/Src/stm32f4xx_hal_timebase_tim.c ****   else
  62:Core/Src/stm32f4xx_hal_timebase_tim.c ****   {
  63:Core/Src/stm32f4xx_hal_timebase_tim.c ****     uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  64:Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
  65:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  66:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  67:Core/Src/stm32f4xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  91              		.loc 1 67 3 is_stmt 1 view .LVU22
  92              		.loc 1 67 46 is_stmt 0 view .LVU23
  93 0030 1848     		ldr	r0, .L9+4
  94 0032 A0FB0323 		umull	r2, r3, r0, r3
  95              	.LVL7:
  96              		.loc 1 67 46 view .LVU24
  97 0036 9B0C     		lsrs	r3, r3, #18
  98              		.loc 1 67 20 view .LVU25
  99 0038 013B     		subs	r3, r3, #1
 100              	.LVL8:
  68:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  69:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Initialize TIM6 */
  70:Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim6.Instance = TIM6;
 101              		.loc 1 70 3 is_stmt 1 view .LVU26
 102              		.loc 1 70 18 is_stmt 0 view .LVU27
ARM GAS  /tmp/ccUM1ges.s 			page 4


 103 003a 1748     		ldr	r0, .L9+8
 104 003c 174A     		ldr	r2, .L9+12
 105 003e 0260     		str	r2, [r0]
  71:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  72:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  73:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  74:Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  75:Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  76:Core/Src/stm32f4xx_hal_timebase_tim.c ****   + ClockDivision = 0
  77:Core/Src/stm32f4xx_hal_timebase_tim.c ****   + Counter direction = Up
  78:Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
  79:Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim6.Init.Period = (1000000U / 1000U) - 1U;
 106              		.loc 1 79 3 is_stmt 1 view .LVU28
 107              		.loc 1 79 21 is_stmt 0 view .LVU29
 108 0040 40F2E732 		movw	r2, #999
 109 0044 C260     		str	r2, [r0, #12]
  80:Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
 110              		.loc 1 80 3 is_stmt 1 view .LVU30
 111              		.loc 1 80 24 is_stmt 0 view .LVU31
 112 0046 4360     		str	r3, [r0, #4]
  81:Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
 113              		.loc 1 81 3 is_stmt 1 view .LVU32
 114              		.loc 1 81 28 is_stmt 0 view .LVU33
 115 0048 0023     		movs	r3, #0
 116              	.LVL9:
 117              		.loc 1 81 28 view .LVU34
 118 004a 0361     		str	r3, [r0, #16]
  82:Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 119              		.loc 1 82 3 is_stmt 1 view .LVU35
 120              		.loc 1 82 26 is_stmt 0 view .LVU36
 121 004c 8360     		str	r3, [r0, #8]
  83:Core/Src/stm32f4xx_hal_timebase_tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 122              		.loc 1 83 3 is_stmt 1 view .LVU37
 123              		.loc 1 83 32 is_stmt 0 view .LVU38
 124 004e 8361     		str	r3, [r0, #24]
  84:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
  85:Core/Src/stm32f4xx_hal_timebase_tim.c ****   status = HAL_TIM_Base_Init(&htim6);
 125              		.loc 1 85 3 is_stmt 1 view .LVU39
 126              		.loc 1 85 12 is_stmt 0 view .LVU40
 127 0050 FFF7FEFF 		bl	HAL_TIM_Base_Init
 128              	.LVL10:
  86:Core/Src/stm32f4xx_hal_timebase_tim.c ****   if (status == HAL_OK)
 129              		.loc 1 86 3 is_stmt 1 view .LVU41
 130              		.loc 1 86 6 is_stmt 0 view .LVU42
 131 0054 0546     		mov	r5, r0
 132 0056 30B1     		cbz	r0, .L7
 133              	.LVL11:
 134              	.L4:
  87:Core/Src/stm32f4xx_hal_timebase_tim.c ****   {
  88:Core/Src/stm32f4xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  89:Core/Src/stm32f4xx_hal_timebase_tim.c ****     status = HAL_TIM_Base_Start_IT(&htim6);
  90:Core/Src/stm32f4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
  91:Core/Src/stm32f4xx_hal_timebase_tim.c ****     {
  92:Core/Src/stm32f4xx_hal_timebase_tim.c ****     /* Enable the TIM6 global Interrupt */
  93:Core/Src/stm32f4xx_hal_timebase_tim.c ****         HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  94:Core/Src/stm32f4xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
  95:Core/Src/stm32f4xx_hal_timebase_tim.c ****       if (TickPriority < (1UL << __NVIC_PRIO_BITS))
ARM GAS  /tmp/ccUM1ges.s 			page 5


  96:Core/Src/stm32f4xx_hal_timebase_tim.c ****       {
  97:Core/Src/stm32f4xx_hal_timebase_tim.c ****         /* Configure the TIM IRQ priority */
  98:Core/Src/stm32f4xx_hal_timebase_tim.c ****         HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
  99:Core/Src/stm32f4xx_hal_timebase_tim.c ****         uwTickPrio = TickPriority;
 100:Core/Src/stm32f4xx_hal_timebase_tim.c ****       }
 101:Core/Src/stm32f4xx_hal_timebase_tim.c ****       else
 102:Core/Src/stm32f4xx_hal_timebase_tim.c ****       {
 103:Core/Src/stm32f4xx_hal_timebase_tim.c ****         status = HAL_ERROR;
 104:Core/Src/stm32f4xx_hal_timebase_tim.c ****       }
 105:Core/Src/stm32f4xx_hal_timebase_tim.c ****     }
 106:Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
 107:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
 108:Core/Src/stm32f4xx_hal_timebase_tim.c ****  /* Return function status */
 109:Core/Src/stm32f4xx_hal_timebase_tim.c ****   return status;
 135              		.loc 1 109 3 is_stmt 1 view .LVU43
 110:Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 136              		.loc 1 110 1 is_stmt 0 view .LVU44
 137 0058 2846     		mov	r0, r5
 138 005a 09B0     		add	sp, sp, #36
 139              	.LCFI2:
 140              		.cfi_remember_state
 141              		.cfi_def_cfa_offset 12
 142              		@ sp needed
 143 005c 30BD     		pop	{r4, r5, pc}
 144              	.LVL12:
 145              	.L2:
 146              	.LCFI3:
 147              		.cfi_restore_state
  63:Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
 148              		.loc 1 63 5 is_stmt 1 view .LVU45
  63:Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
 149              		.loc 1 63 24 is_stmt 0 view .LVU46
 150 005e FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 151              	.LVL13:
  63:Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
 152              		.loc 1 63 16 view .LVU47
 153 0062 4300     		lsls	r3, r0, #1
 154              	.LVL14:
  63:Core/Src/stm32f4xx_hal_timebase_tim.c ****   }
 155              		.loc 1 63 16 view .LVU48
 156 0064 E4E7     		b	.L3
 157              	.LVL15:
 158              	.L7:
  89:Core/Src/stm32f4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 159              		.loc 1 89 5 is_stmt 1 view .LVU49
  89:Core/Src/stm32f4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 160              		.loc 1 89 14 is_stmt 0 view .LVU50
 161 0066 0C48     		ldr	r0, .L9+8
 162              	.LVL16:
  89:Core/Src/stm32f4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 163              		.loc 1 89 14 view .LVU51
 164 0068 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 165              	.LVL17:
  90:Core/Src/stm32f4xx_hal_timebase_tim.c ****     {
 166              		.loc 1 90 5 is_stmt 1 view .LVU52
  90:Core/Src/stm32f4xx_hal_timebase_tim.c ****     {
 167              		.loc 1 90 8 is_stmt 0 view .LVU53
ARM GAS  /tmp/ccUM1ges.s 			page 6


 168 006c 0546     		mov	r5, r0
 169 006e 0028     		cmp	r0, #0
 170 0070 F2D1     		bne	.L4
  93:Core/Src/stm32f4xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
 171              		.loc 1 93 9 is_stmt 1 view .LVU54
 172 0072 3620     		movs	r0, #54
 173              	.LVL18:
  93:Core/Src/stm32f4xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
 174              		.loc 1 93 9 is_stmt 0 view .LVU55
 175 0074 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 176              	.LVL19:
  95:Core/Src/stm32f4xx_hal_timebase_tim.c ****       {
 177              		.loc 1 95 7 is_stmt 1 view .LVU56
  95:Core/Src/stm32f4xx_hal_timebase_tim.c ****       {
 178              		.loc 1 95 10 is_stmt 0 view .LVU57
 179 0078 0F2C     		cmp	r4, #15
 180 007a 01D9     		bls	.L8
 103:Core/Src/stm32f4xx_hal_timebase_tim.c ****       }
 181              		.loc 1 103 16 view .LVU58
 182 007c 0125     		movs	r5, #1
 183 007e EBE7     		b	.L4
 184              	.L8:
  98:Core/Src/stm32f4xx_hal_timebase_tim.c ****         uwTickPrio = TickPriority;
 185              		.loc 1 98 9 is_stmt 1 view .LVU59
 186 0080 0022     		movs	r2, #0
 187 0082 2146     		mov	r1, r4
 188 0084 3620     		movs	r0, #54
 189 0086 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 190              	.LVL20:
  99:Core/Src/stm32f4xx_hal_timebase_tim.c ****       }
 191              		.loc 1 99 9 view .LVU60
  99:Core/Src/stm32f4xx_hal_timebase_tim.c ****       }
 192              		.loc 1 99 20 is_stmt 0 view .LVU61
 193 008a 054B     		ldr	r3, .L9+16
 194 008c 1C60     		str	r4, [r3]
 195 008e E3E7     		b	.L4
 196              	.L10:
 197              		.align	2
 198              	.L9:
 199 0090 00380240 		.word	1073887232
 200 0094 83DE1B43 		.word	1125899907
 201 0098 00000000 		.word	.LANCHOR0
 202 009c 00100040 		.word	1073745920
 203 00a0 00000000 		.word	uwTickPrio
 204              		.cfi_endproc
 205              	.LFE134:
 207              		.section	.text.HAL_SuspendTick,"ax",%progbits
 208              		.align	1
 209              		.global	HAL_SuspendTick
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu fpv4-sp-d16
 215              	HAL_SuspendTick:
 216              	.LFB135:
 111:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
 112:Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
ARM GAS  /tmp/ccUM1ges.s 			page 7


 113:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
 114:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM6 update interrupt.
 115:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  None
 116:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval None
 117:Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
 118:Core/Src/stm32f4xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
 119:Core/Src/stm32f4xx_hal_timebase_tim.c **** {
 217              		.loc 1 119 1 is_stmt 1 view -0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		@ link register save eliminated.
 120:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Disable TIM6 update Interrupt */
 121:Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 222              		.loc 1 121 3 view .LVU63
 223 0000 034B     		ldr	r3, .L12
 224 0002 1A68     		ldr	r2, [r3]
 225 0004 D368     		ldr	r3, [r2, #12]
 226 0006 23F00103 		bic	r3, r3, #1
 227 000a D360     		str	r3, [r2, #12]
 122:Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 228              		.loc 1 122 1 is_stmt 0 view .LVU64
 229 000c 7047     		bx	lr
 230              	.L13:
 231 000e 00BF     		.align	2
 232              	.L12:
 233 0010 00000000 		.word	.LANCHOR0
 234              		.cfi_endproc
 235              	.LFE135:
 237              		.section	.text.HAL_ResumeTick,"ax",%progbits
 238              		.align	1
 239              		.global	HAL_ResumeTick
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 243              		.fpu fpv4-sp-d16
 245              	HAL_ResumeTick:
 246              	.LFB136:
 123:Core/Src/stm32f4xx_hal_timebase_tim.c **** 
 124:Core/Src/stm32f4xx_hal_timebase_tim.c **** /**
 125:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 126:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM6 update interrupt.
 127:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @param  None
 128:Core/Src/stm32f4xx_hal_timebase_tim.c ****   * @retval None
 129:Core/Src/stm32f4xx_hal_timebase_tim.c ****   */
 130:Core/Src/stm32f4xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 131:Core/Src/stm32f4xx_hal_timebase_tim.c **** {
 247              		.loc 1 131 1 is_stmt 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 132:Core/Src/stm32f4xx_hal_timebase_tim.c ****   /* Enable TIM6 Update interrupt */
 133:Core/Src/stm32f4xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 252              		.loc 1 133 3 view .LVU66
 253 0000 034B     		ldr	r3, .L15
 254 0002 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccUM1ges.s 			page 8


 255 0004 D368     		ldr	r3, [r2, #12]
 256 0006 43F00103 		orr	r3, r3, #1
 257 000a D360     		str	r3, [r2, #12]
 134:Core/Src/stm32f4xx_hal_timebase_tim.c **** }
 258              		.loc 1 134 1 is_stmt 0 view .LVU67
 259 000c 7047     		bx	lr
 260              	.L16:
 261 000e 00BF     		.align	2
 262              	.L15:
 263 0010 00000000 		.word	.LANCHOR0
 264              		.cfi_endproc
 265              	.LFE136:
 267              		.global	htim6
 268              		.section	.bss.htim6,"aw",%nobits
 269              		.align	2
 270              		.set	.LANCHOR0,. + 0
 273              	htim6:
 274 0000 00000000 		.space	72
 274      00000000 
 274      00000000 
 274      00000000 
 274      00000000 
 275              		.text
 276              	.Letext0:
 277              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 278              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 279              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 280              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 281              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 282              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 283              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 284              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccUM1ges.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_timebase_tim.c
     /tmp/ccUM1ges.s:18     .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccUM1ges.s:26     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccUM1ges.s:199    .text.HAL_InitTick:0000000000000090 $d
     /tmp/ccUM1ges.s:208    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/ccUM1ges.s:215    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/ccUM1ges.s:233    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/ccUM1ges.s:238    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/ccUM1ges.s:245    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/ccUM1ges.s:263    .text.HAL_ResumeTick:0000000000000010 $d
     /tmp/ccUM1ges.s:273    .bss.htim6:0000000000000000 htim6
     /tmp/ccUM1ges.s:269    .bss.htim6:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
HAL_NVIC_EnableIRQ
HAL_NVIC_SetPriority
uwTickPrio
