Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : state_machine
Version: O-2018.06-SP1
Date   : Wed Mar  9 04:26:19 2022
****************************************

Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: curr_state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: curr_state_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  curr_state_reg[1]/CP (FD2)               0.00       0.00 r
  curr_state_reg[1]/QN (FD2)               3.40       3.40 f
  U14/Z (NR2)                              1.99       5.39 r
  U13/Z (ND2)                              0.40       5.80 f
  U11/Z (AO4)                              2.20       8.00 r
  curr_state_reg[2]/D (FD2)                0.00       8.00 r
  data arrival time                                   8.00

  clock clk (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -1.00      99.00
  curr_state_reg[2]/CP (FD2)               0.00      99.00 r
  library setup time                      -0.85      98.15
  data required time                                 98.15
  -----------------------------------------------------------
  data required time                                 98.15
  data arrival time                                  -8.00
  -----------------------------------------------------------
  slack (MET)                                        90.15


1
