srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2021.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
INFO: analyzing module SPI (VERI-9002)
C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/SPI.v(29): INFO: undeclared symbol SDOUT_int, assumed default net type wire (VERI-9004)
INFO: analyzing module dff_sr (VERI-9002)
INFO: analyzing module shift_register (VERI-9002)
INFO: analyzing module design_1_SPI_0_0 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_SPI (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_0 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_1 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_10 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_11 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_12 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_13 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_14 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_15 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_16 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_17 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_18 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_19 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_2 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_20 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_21 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_22 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_23 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_24 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_25 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_26 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_27 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_28 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_29 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_3 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_30 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_31 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_32 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_33 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_34 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_35 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_36 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_37 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_38 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_39 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_4 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_40 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_41 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_42 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_43 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_44 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_45 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_46 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_47 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_48 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_49 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_5 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_50 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_51 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_52 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_53 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_54 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_55 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_56 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_57 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_58 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_59 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_6 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_60 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_61 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_62 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_7 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_8 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_dff_sr_9 (VERI-9002)
INFO: analyzing module design_1_SPI_0_0_shift_register (VERI-9002)
INFO: analyzing module glbl (VERI-9002)
-- Analyzing VHDL file "c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_0' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_0' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_1' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_1' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_10' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_10' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_11' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_11' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_12' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_12' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_13' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_13' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_14' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_14' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_15' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_15' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_16' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_16' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_17' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_17' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_18' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_18' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_19' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_19' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_2' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_2' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_20' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_20' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_21' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_21' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_22' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_22' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_23' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_23' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_24' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_24' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_25' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_25' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_26' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_26' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_27' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_27' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_28' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_28' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_29' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_29' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_3' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_3' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_30' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_30' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_31' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_31' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_32' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_32' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_33' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_33' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_34' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_34' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_35' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_35' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_36' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_36' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_37' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_37' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_38' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_38' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_39' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_39' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_4' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_4' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_40' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_40' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_41' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_41' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_42' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_42' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_43' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_43' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_44' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_44' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_45' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_45' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_46' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_46' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_47' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_47' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_48' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_48' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_49' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_49' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_5' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_5' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_50' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_50' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_51' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_51' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_52' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_52' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_53' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_53' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_54' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_54' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_55' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_55' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_56' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_56' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_57' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_57' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_58' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_58' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_59' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_59' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_6' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_6' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_60' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_60' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_61' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_61' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_62' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_62' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_7' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_7' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_8' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_8' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_dff_sr_9' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_dff_sr_9' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_shift_register' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_shift_register' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0_SPI' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0_spi' (VHDL-9006)
INFO: analyzing entity 'design_1_SPI_0_0' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_spi_0_0' (VHDL-9006)
Listing tops:
VeriTop library:xil_defaultlib mod:SPI
VeriTop library:xil_defaultlib mod:design_1_SPI_0_0
VeriTop library:xil_defaultlib mod:glbl
VHDLTop: library:xil_defaultlib entity:design_1_spi_0_0 arch:
VHDLTop: library:xil_defaultlib entity:design_1_spi_0_0 arch:
END of tops
C:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.srcs/sources_1/new/SPI.v(1): INFO: compiling module 'SPI_default' (VERI-1018)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.v(18): INFO: compiling module 'design_1_SPI_0_0_default' (VERI-1018)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.v(6949): INFO: compiling module 'glbl_default' (VERI-1018)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(7751): INFO: executing 'design_1_SPI_0_0_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(7701): INFO: executing 'design_1_SPI_0_0_SPI_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(6664): INFO: executing 'design_1_SPI_0_0_shift_register_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(17): INFO: executing 'design_1_SPI_0_0_dff_sr_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(104): INFO: executing 'design_1_SPI_0_0_dff_sr_0_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(208): INFO: executing 'design_1_SPI_0_0_dff_sr_1_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(1352): INFO: executing 'design_1_SPI_0_0_dff_sr_2_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(2496): INFO: executing 'design_1_SPI_0_0_dff_sr_3_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(3640): INFO: executing 'design_1_SPI_0_0_dff_sr_4_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(4784): INFO: executing 'design_1_SPI_0_0_dff_sr_5_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(5936): INFO: executing 'design_1_SPI_0_0_dff_sr_6_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(6352): INFO: executing 'design_1_SPI_0_0_dff_sr_7_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(6456): INFO: executing 'design_1_SPI_0_0_dff_sr_8_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(6560): INFO: executing 'design_1_SPI_0_0_dff_sr_9_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(312): INFO: executing 'design_1_SPI_0_0_dff_sr_10_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(416): INFO: executing 'design_1_SPI_0_0_dff_sr_11_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(520): INFO: executing 'design_1_SPI_0_0_dff_sr_12_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(624): INFO: executing 'design_1_SPI_0_0_dff_sr_13_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(728): INFO: executing 'design_1_SPI_0_0_dff_sr_14_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(832): INFO: executing 'design_1_SPI_0_0_dff_sr_15_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(936): INFO: executing 'design_1_SPI_0_0_dff_sr_16_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(1040): INFO: executing 'design_1_SPI_0_0_dff_sr_17_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(1144): INFO: executing 'design_1_SPI_0_0_dff_sr_18_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(1248): INFO: executing 'design_1_SPI_0_0_dff_sr_19_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(1456): INFO: executing 'design_1_SPI_0_0_dff_sr_20_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(1560): INFO: executing 'design_1_SPI_0_0_dff_sr_21_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(1664): INFO: executing 'design_1_SPI_0_0_dff_sr_22_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(1768): INFO: executing 'design_1_SPI_0_0_dff_sr_23_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(1872): INFO: executing 'design_1_SPI_0_0_dff_sr_24_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(1976): INFO: executing 'design_1_SPI_0_0_dff_sr_25_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(2080): INFO: executing 'design_1_SPI_0_0_dff_sr_26_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(2184): INFO: executing 'design_1_SPI_0_0_dff_sr_27_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(2288): INFO: executing 'design_1_SPI_0_0_dff_sr_28_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(2392): INFO: executing 'design_1_SPI_0_0_dff_sr_29_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(2600): INFO: executing 'design_1_SPI_0_0_dff_sr_30_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(2704): INFO: executing 'design_1_SPI_0_0_dff_sr_31_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(2808): INFO: executing 'design_1_SPI_0_0_dff_sr_32_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(2912): INFO: executing 'design_1_SPI_0_0_dff_sr_33_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(3016): INFO: executing 'design_1_SPI_0_0_dff_sr_34_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(3120): INFO: executing 'design_1_SPI_0_0_dff_sr_35_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(3224): INFO: executing 'design_1_SPI_0_0_dff_sr_36_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(3328): INFO: executing 'design_1_SPI_0_0_dff_sr_37_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(3432): INFO: executing 'design_1_SPI_0_0_dff_sr_38_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(3536): INFO: executing 'design_1_SPI_0_0_dff_sr_39_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(3744): INFO: executing 'design_1_SPI_0_0_dff_sr_40_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(3848): INFO: executing 'design_1_SPI_0_0_dff_sr_41_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(3952): INFO: executing 'design_1_SPI_0_0_dff_sr_42_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(4056): INFO: executing 'design_1_SPI_0_0_dff_sr_43_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(4160): INFO: executing 'design_1_SPI_0_0_dff_sr_44_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(4264): INFO: executing 'design_1_SPI_0_0_dff_sr_45_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(4368): INFO: executing 'design_1_SPI_0_0_dff_sr_46_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(4472): INFO: executing 'design_1_SPI_0_0_dff_sr_47_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(4576): INFO: executing 'design_1_SPI_0_0_dff_sr_48_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(4680): INFO: executing 'design_1_SPI_0_0_dff_sr_49_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(4888): INFO: executing 'design_1_SPI_0_0_dff_sr_50_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(4992): INFO: executing 'design_1_SPI_0_0_dff_sr_51_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(5096): INFO: executing 'design_1_SPI_0_0_dff_sr_52_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(5200): INFO: executing 'design_1_SPI_0_0_dff_sr_53_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(5304): INFO: executing 'design_1_SPI_0_0_dff_sr_54_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(5408): INFO: executing 'design_1_SPI_0_0_dff_sr_55_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(5512): INFO: executing 'design_1_SPI_0_0_dff_sr_56_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(5616): INFO: executing 'design_1_SPI_0_0_dff_sr_57_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(5720): INFO: executing 'design_1_SPI_0_0_dff_sr_58_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(5832): INFO: executing 'design_1_SPI_0_0_dff_sr_59_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(6040): INFO: executing 'design_1_SPI_0_0_dff_sr_60_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(6144): INFO: executing 'design_1_SPI_0_0_dff_sr_61_default(STRUCTURE)' (VHDL-1067)
c:/Users/mtrawka/Documents/aio/testcases/mentor/security/proof_of_concept/vivado_design/random_number_gen_RTL/random_number_gen_RTL.gen/sources_1/bd/design_1/ip/design_1_SPI_0_0/design_1_SPI_0_0_sim_netlist.vhdl(6248): INFO: executing 'design_1_SPI_0_0_dff_sr_62_default(STRUCTURE)' (VHDL-1067)
srcscan exits with return value 0
