// Seed: 442866592
module module_0 (
    output tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output wire  id_4,
    input  tri0  id_5
    , id_16,
    output uwire id_6,
    input  tri0  id_7,
    input  uwire id_8,
    input  wire  id_9,
    input  uwire id_10,
    input  uwire id_11,
    output wor   id_12,
    output tri0  id_13,
    output wor   id_14
);
  wire id_17;
  wire [1 : 1] id_18;
endmodule
program module_1 #(
    parameter id_13 = 32'd92,
    parameter id_15 = 32'd91,
    parameter id_2  = 32'd57,
    parameter id_3  = 32'd15
) (
    output uwire id_0,
    input wire id_1,
    input uwire _id_2,
    input supply0 _id_3,
    input uwire id_4,
    input wand id_5,
    input tri id_6,
    input wand id_7,
    input tri1 id_8,
    output wire id_9[id_15 : -1],
    output uwire id_10#(.id_23(1)),
    input uwire id_11,
    input supply0 id_12,
    output uwire _id_13,
    input tri id_14,
    input wire _id_15,
    input wand id_16,
    input wand id_17,
    output uwire id_18,
    output wand id_19,
    input tri0 id_20,
    output supply1 id_21
);
  wire [-1 : id_2] id_24, id_25, id_26, id_27, id_28;
  wire id_29;
  always
  `define pp_30 0
  module_0 modCall_1 (
      id_0,
      id_1,
      id_20,
      id_8,
      id_10,
      id_20,
      id_0,
      id_17,
      id_4,
      id_8,
      id_6,
      id_5,
      id_19,
      id_21,
      id_21
  );
  assign modCall_1.id_12 = 0;
  assign id_0 = id_29;
  wire id_31;
  ;
  parameter id_32[id_13 : id_3] = 1;
  logic id_33;
  ;
  always $clog2(39);
  ;
  wire [-1 : 1] id_34, id_35;
  wire id_36[`pp_30 : id_3], id_37;
  wire id_38;
  ;
  localparam id_39[1 'b0 : ~  1] = 1;
endprogram
