###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Mon Dec 20 12:51:29 2021
#  Design:            Subsystem
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Subsystem_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin In11_reg[2]/C 
Endpoint:   In11_reg[2]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[2]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.483
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.517
- Arrival Time                 10.237
= Slack Time                   34.280
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |               |       |        |           |       |  Time   |   Time   | 
     |---------------+-------+--------+-----------+-------+---------+----------| 
     | In1[2]        |   v   | In1[2] |           |       |  10.000 |   44.280 | 
     | g2657/AN      |   v   | In1[2] | NO2I1HDX1 | 0.000 |  10.000 |   44.281 | 
     | g2657/Q       |   v   | n_135  | NO2I1HDX1 | 0.236 |  10.236 |   44.517 | 
     | In11_reg[2]/D |   v   | n_135  | DFRQHDX1  | 0.000 |  10.237 |   44.517 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |  -34.280 | 
     | In11_reg[2]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.280 | 
     +-----------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin In11_reg[0]/C 
Endpoint:   In11_reg[0]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[0]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.482
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.518
- Arrival Time                 10.235
= Slack Time                   34.283
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |               |       |        |           |       |  Time   |   Time   | 
     |---------------+-------+--------+-----------+-------+---------+----------| 
     | In1[0]        |   v   | In1[0] |           |       |  10.000 |   44.283 | 
     | g2654/AN      |   v   | In1[0] | NO2I1HDX1 | 0.000 |  10.000 |   44.283 | 
     | g2654/Q       |   v   | n_138  | NO2I1HDX1 | 0.235 |  10.235 |   44.518 | 
     | In11_reg[0]/D |   v   | n_138  | DFRQHDX1  | 0.000 |  10.235 |   44.518 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |  -34.283 | 
     | In11_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.283 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin In11_reg[9]/C 
Endpoint:   In11_reg[9]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[9]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.475
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.525
- Arrival Time                 10.240
= Slack Time                   34.285
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |               |       |        |           |       |  Time   |   Time   | 
     |---------------+-------+--------+-----------+-------+---------+----------| 
     | In1[9]        |   v   | In1[9] |           |       |  10.000 |   44.285 | 
     | g2666/AN      |   v   | In1[9] | NO2I1HDX1 | 0.000 |  10.000 |   44.285 | 
     | g2666/Q       |   v   | n_126  | NO2I1HDX1 | 0.239 |  10.239 |   44.525 | 
     | In11_reg[9]/D |   v   | n_126  | DFRQHDX2  | 0.000 |  10.240 |   44.525 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |  -34.285 | 
     | In11_reg[9]/C |   ^   | clk   | DFRQHDX2 | 0.000 |   0.000 |  -34.285 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin In11_reg[1]/C 
Endpoint:   In11_reg[1]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[1]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.479
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.521
- Arrival Time                 10.230
= Slack Time                   34.291
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |               |       |        |           |       |  Time   |   Time   | 
     |---------------+-------+--------+-----------+-------+---------+----------| 
     | In1[1]        |   v   | In1[1] |           |       |  10.000 |   44.291 | 
     | g2656/AN      |   v   | In1[1] | NO2I1HDX1 | 0.000 |  10.000 |   44.291 | 
     | g2656/Q       |   v   | n_136  | NO2I1HDX1 | 0.230 |  10.230 |   44.521 | 
     | In11_reg[1]/D |   v   | n_136  | DFRQHDX1  | 0.000 |  10.230 |   44.521 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |  -34.291 | 
     | In11_reg[1]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.291 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin In11_reg[3]/C 
Endpoint:   In11_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[3]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.478
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.522
- Arrival Time                 10.229
= Slack Time                   34.293
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |               |       |        |           |       |  Time   |   Time   | 
     |---------------+-------+--------+-----------+-------+---------+----------| 
     | In1[3]        |   v   | In1[3] |           |       |  10.000 |   44.293 | 
     | g2658/AN      |   v   | In1[3] | NO2I1HDX1 | 0.000 |  10.000 |   44.293 | 
     | g2658/Q       |   v   | n_134  | NO2I1HDX1 | 0.229 |  10.229 |   44.522 | 
     | In11_reg[3]/D |   v   | n_134  | DFRQHDX1  | 0.000 |  10.229 |   44.522 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |  -34.293 | 
     | In11_reg[3]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.293 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin In11_reg[16]/C 
Endpoint:   In11_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[16]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.476
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.524
- Arrival Time                 10.225
= Slack Time                   34.299
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                |       |         |           |       |  Time   |   Time   | 
     |----------------+-------+---------+-----------+-------+---------+----------| 
     | In1[16]        |   v   | In1[16] |           |       |  10.000 |   44.300 | 
     | g2714/AN       |   v   | In1[16] | NO2I1HDX1 | 0.000 |  10.000 |   44.300 | 
     | g2714/Q        |   v   | n_78    | NO2I1HDX1 | 0.225 |  10.225 |   44.524 | 
     | In11_reg[16]/D |   v   | n_78    | DFRQHDX1  | 0.000 |  10.225 |   44.524 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |  -34.299 | 
     | In11_reg[16]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.299 | 
     +------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin In11_reg[10]/C 
Endpoint:   In11_reg[10]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[10]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.474
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.526
- Arrival Time                 10.222
= Slack Time                   34.304
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                |       |         |           |       |  Time   |   Time   | 
     |----------------+-------+---------+-----------+-------+---------+----------| 
     | In1[10]        |   v   | In1[10] |           |       |  10.000 |   44.304 | 
     | g2651/AN       |   v   | In1[10] | NO2I1HDX1 | 0.000 |  10.000 |   44.304 | 
     | g2651/Q        |   v   | n_141   | NO2I1HDX1 | 0.222 |  10.222 |   44.526 | 
     | In11_reg[10]/D |   v   | n_141   | DFRQHDX1  | 0.000 |  10.222 |   44.526 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |  -34.304 | 
     | In11_reg[10]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.304 | 
     +------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin In11_reg[4]/C 
Endpoint:   In11_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[4]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.474
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.526
- Arrival Time                 10.221
= Slack Time                   34.305
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |               |       |        |           |       |  Time   |   Time   | 
     |---------------+-------+--------+-----------+-------+---------+----------| 
     | In1[4]        |   v   | In1[4] |           |       |  10.000 |   44.305 | 
     | g2670/AN      |   v   | In1[4] | NO2I1HDX1 | 0.000 |  10.000 |   44.305 | 
     | g2670/Q       |   v   | n_122  | NO2I1HDX1 | 0.221 |  10.221 |   44.526 | 
     | In11_reg[4]/D |   v   | n_122  | DFRQHDX1  | 0.000 |  10.221 |   44.526 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |  -34.305 | 
     | In11_reg[4]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.305 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin In11_reg[15]/C 
Endpoint:   In11_reg[15]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[15]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.473
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.527
- Arrival Time                 10.221
= Slack Time                   34.306
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                |       |         |           |       |  Time   |   Time   | 
     |----------------+-------+---------+-----------+-------+---------+----------| 
     | In1[15]        |   v   | In1[15] |           |       |  10.000 |   44.306 | 
     | g2653/AN       |   v   | In1[15] | NO2I1HDX1 | 0.000 |  10.000 |   44.306 | 
     | g2653/Q        |   v   | n_139   | NO2I1HDX1 | 0.221 |  10.221 |   44.526 | 
     | In11_reg[15]/D |   v   | n_139   | DFRQHDX1  | 0.000 |  10.221 |   44.527 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |  -34.306 | 
     | In11_reg[15]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.306 | 
     +------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin In11_reg[6]/C 
Endpoint:   In11_reg[6]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[6]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.473
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.527
- Arrival Time                 10.220
= Slack Time                   34.307
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |               |       |        |           |       |  Time   |   Time   | 
     |---------------+-------+--------+-----------+-------+---------+----------| 
     | In1[6]        |   v   | In1[6] |           |       |  10.000 |   44.307 | 
     | g2498/AN      |   v   | In1[6] | NO2I1HDX1 | 0.000 |  10.000 |   44.307 | 
     | g2498/Q       |   v   | n_294  | NO2I1HDX1 | 0.220 |  10.220 |   44.527 | 
     | In11_reg[6]/D |   v   | n_294  | DFRQHDX1  | 0.000 |  10.220 |   44.527 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |  -34.307 | 
     | In11_reg[6]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.307 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin In11_reg[7]/C 
Endpoint:   In11_reg[7]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[7]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.473
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.527
- Arrival Time                 10.220
= Slack Time                   34.307
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |               |       |        |           |       |  Time   |   Time   | 
     |---------------+-------+--------+-----------+-------+---------+----------| 
     | In1[7]        |   v   | In1[7] |           |       |  10.000 |   44.307 | 
     | g2662/AN      |   v   | In1[7] | NO2I1HDX1 | 0.000 |  10.000 |   44.307 | 
     | g2662/Q       |   v   | n_130  | NO2I1HDX1 | 0.220 |  10.220 |   44.527 | 
     | In11_reg[7]/D |   v   | n_130  | DFRQHDX1  | 0.000 |  10.220 |   44.527 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |  -34.307 | 
     | In11_reg[7]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.307 | 
     +-----------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin In11_reg[13]/C 
Endpoint:   In11_reg[13]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[13]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.472
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.528
- Arrival Time                 10.219
= Slack Time                   34.308
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                |       |         |           |       |  Time   |   Time   | 
     |----------------+-------+---------+-----------+-------+---------+----------| 
     | In1[13]        |   v   | In1[13] |           |       |  10.000 |   44.308 | 
     | g2652/AN       |   v   | In1[13] | NO2I1HDX1 | 0.000 |  10.000 |   44.308 | 
     | g2652/Q        |   v   | n_140   | NO2I1HDX1 | 0.219 |  10.219 |   44.527 | 
     | In11_reg[13]/D |   v   | n_140   | DFRQHDX1  | 0.000 |  10.219 |   44.528 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |  -34.308 | 
     | In11_reg[13]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.308 | 
     +------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin In11_reg[14]/C 
Endpoint:   In11_reg[14]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[14]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.472
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.528
- Arrival Time                 10.219
= Slack Time                   34.309
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                |       |         |           |       |  Time   |   Time   | 
     |----------------+-------+---------+-----------+-------+---------+----------| 
     | In1[14]        |   v   | In1[14] |           |       |  10.000 |   44.309 | 
     | g2470/AN       |   v   | In1[14] | NO2I1HDX1 | 0.000 |  10.000 |   44.309 | 
     | g2470/Q        |   v   | n_322   | NO2I1HDX1 | 0.218 |  10.219 |   44.528 | 
     | In11_reg[14]/D |   v   | n_322   | DFRQHDX1  | 0.000 |  10.219 |   44.528 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |  -34.309 | 
     | In11_reg[14]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.309 | 
     +------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin In11_reg[12]/C 
Endpoint:   In11_reg[12]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[12]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.472
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.528
- Arrival Time                 10.218
= Slack Time                   34.309
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                |       |         |           |       |  Time   |   Time   | 
     |----------------+-------+---------+-----------+-------+---------+----------| 
     | In1[12]        |   v   | In1[12] |           |       |  10.000 |   44.309 | 
     | g2647/AN       |   v   | In1[12] | NO2I1HDX1 | 0.000 |  10.000 |   44.310 | 
     | g2647/Q        |   v   | n_145   | NO2I1HDX1 | 0.218 |  10.218 |   44.528 | 
     | In11_reg[12]/D |   v   | n_145   | DFRQHDX1  | 0.000 |  10.218 |   44.528 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |  -34.309 | 
     | In11_reg[12]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -34.309 | 
     +------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin In11_reg[8]/C 
Endpoint:   In11_reg[8]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[8]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.466
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.534
- Arrival Time                 10.224
= Slack Time                   34.310
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |               |       |        |           |       |  Time   |   Time   | 
     |---------------+-------+--------+-----------+-------+---------+----------| 
     | In1[8]        |   v   | In1[8] |           |       |  10.000 |   44.310 | 
     | g2628/AN      |   v   | In1[8] | NO2I1HDX1 | 0.000 |  10.000 |   44.310 | 
     | g2628/Q       |   v   | n_164  | NO2I1HDX1 | 0.224 |  10.224 |   44.534 | 
     | In11_reg[8]/D |   v   | n_164  | DFRQHDX2  | 0.000 |  10.224 |   44.534 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |  -34.310 | 
     | In11_reg[8]/C |   ^   | clk   | DFRQHDX2 | 0.000 |   0.000 |  -34.310 | 
     +-----------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin In11_reg[11]/C 
Endpoint:   In11_reg[11]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[11]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.466
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.534
- Arrival Time                 10.223
= Slack Time                   34.311
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                |       |         |           |       |  Time   |   Time   | 
     |----------------+-------+---------+-----------+-------+---------+----------| 
     | In1[11]        |   v   | In1[11] |           |       |  10.000 |   44.311 | 
     | g2643/AN       |   v   | In1[11] | NO2I1HDX1 | 0.000 |  10.000 |   44.311 | 
     | g2643/Q        |   v   | n_149   | NO2I1HDX1 | 0.223 |  10.223 |   44.534 | 
     | In11_reg[11]/D |   v   | n_149   | DFRQHDX2  | 0.000 |  10.223 |   44.534 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |  -34.311 | 
     | In11_reg[11]/C |   ^   | clk   | DFRQHDX2 | 0.000 |   0.000 |  -34.311 | 
     +------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin In11_reg[5]/C 
Endpoint:   In11_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: In1[5]        (v) triggered by  leading edge of 'clk_20MHz'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.464
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.536
- Arrival Time                 10.220
= Slack Time                   34.316
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     = Beginpoint Arrival Time           10.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |               |       |        |           |       |  Time   |   Time   | 
     |---------------+-------+--------+-----------+-------+---------+----------| 
     | In1[5]        |   v   | In1[5] |           |       |  10.000 |   44.316 | 
     | g2661/AN      |   v   | In1[5] | NO2I1HDX1 | 0.000 |  10.000 |   44.316 | 
     | g2661/Q       |   v   | n_131  | NO2I1HDX1 | 0.220 |  10.220 |   44.536 | 
     | In11_reg[5]/D |   v   | n_131  | DFRQHDX2  | 0.000 |  10.220 |   44.536 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |  -34.316 | 
     | In11_reg[5]/C |   ^   | clk   | DFRQHDX2 | 0.000 |   0.000 |  -34.316 | 
     +-----------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Sum10_out3_reg[16]/C 
Endpoint:   Sum10_out3_reg[16]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         1.042
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                43.958
- Arrival Time                  6.692
= Slack Time                   37.267
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                       |       |               |           |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                 |   ^   | reset         |           |       |   0.000 |   37.267 | 
     | FE_OFC0_reset/A       |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.267 | 
     | FE_OFC0_reset/Q       |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   38.999 | 
     | FE_OFC3_reset/A       |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.012 | 
     | FE_OFC3_reset/Q       |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.019 | 
     | FE_OFC5_reset/A       |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.067 | 
     | FE_OFC5_reset/Q       |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   43.931 | 
     | Sum10_out3_reg[16]/SE |   ^   | FE_OFN5_reset | SDFRQHDX1 | 0.028 |   6.692 |   43.958 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                      |       |       |           |       |  Time   |   Time   | 
     |----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk   |           |       |   0.000 |  -37.267 | 
     | Sum10_out3_reg[16]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |  -37.267 | 
     +-------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Sum10_out3_reg[14]/C 
Endpoint:   Sum10_out3_reg[14]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         1.042
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                43.958
- Arrival Time                  6.691
= Slack Time                   37.267
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                       |       |               |           |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                 |   ^   | reset         |           |       |   0.000 |   37.267 | 
     | FE_OFC0_reset/A       |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.267 | 
     | FE_OFC0_reset/Q       |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   38.999 | 
     | FE_OFC3_reset/A       |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.013 | 
     | FE_OFC3_reset/Q       |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.020 | 
     | FE_OFC5_reset/A       |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.068 | 
     | FE_OFC5_reset/Q       |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   43.931 | 
     | Sum10_out3_reg[14]/SE |   ^   | FE_OFN5_reset | SDFRQHDX1 | 0.027 |   6.691 |   43.958 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                      |       |       |           |       |  Time   |   Time   | 
     |----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk   |           |       |   0.000 |  -37.267 | 
     | Sum10_out3_reg[14]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |  -37.267 | 
     +-------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Sum10_out3_reg[15]/C 
Endpoint:   Sum10_out3_reg[15]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         1.042
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                43.958
- Arrival Time                  6.691
= Slack Time                   37.267
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                       |       |               |           |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                 |   ^   | reset         |           |       |   0.000 |   37.267 | 
     | FE_OFC0_reset/A       |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.267 | 
     | FE_OFC0_reset/Q       |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   38.999 | 
     | FE_OFC3_reset/A       |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.013 | 
     | FE_OFC3_reset/Q       |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.020 | 
     | FE_OFC5_reset/A       |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.068 | 
     | FE_OFC5_reset/Q       |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   43.931 | 
     | Sum10_out3_reg[15]/SE |   ^   | FE_OFN5_reset | SDFRQHDX1 | 0.027 |   6.691 |   43.958 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                      |       |       |           |       |  Time   |   Time   | 
     |----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk   |           |       |   0.000 |  -37.267 | 
     | Sum10_out3_reg[15]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |  -37.267 | 
     +-------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Sum7_out1_reg[18]/C 
Endpoint:   Sum7_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.510
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.490
- Arrival Time                  7.030
= Slack Time                   37.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.460 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.460 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.192 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.205 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.212 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.260 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.124 | 
     | g2755/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.037 |   6.701 |   44.161 | 
     | g2755/Q             |   v   | n_37          | NO2I1HDX1 | 0.328 |   7.029 |   44.489 | 
     | Sum7_out1_reg[18]/D |   v   | n_37          | DFRQHDX1  | 0.000 |   7.030 |   44.490 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.460 | 
     | Sum7_out1_reg[18]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.460 | 
     +-----------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin Sum6_out1_reg[15]/C 
Endpoint:   Sum6_out1_reg[15]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.508
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.492
- Arrival Time                  7.031
= Slack Time                   37.461
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.461 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.461 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.193 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.206 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.214 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.261 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.125 | 
     | g2635/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.050 |   6.714 |   44.175 | 
     | g2635/Q             |   v   | n_157         | NO2I1HDX1 | 0.317 |   7.031 |   44.492 | 
     | Sum6_out1_reg[15]/D |   v   | n_157         | DFRQHDX1  | 0.000 |   7.031 |   44.492 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.461 | 
     | Sum6_out1_reg[15]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.461 | 
     +-----------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin Product6_out1_2_reg[19]/C 
Endpoint:   Product6_out1_2_reg[19]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.505
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.495
- Arrival Time                  7.021
= Slack Time                   37.474
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset         |           |       |   0.000 |   37.474 | 
     | FE_OFC0_reset/A           |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.474 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.206 | 
     | FE_OFC3_reset/A           |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.219 | 
     | FE_OFC3_reset/Q           |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.226 | 
     | FE_OFC5_reset/A           |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.274 | 
     | FE_OFC5_reset/Q           |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.138 | 
     | g2585/B                   |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.055 |   6.719 |   44.192 | 
     | g2585/Q                   |   v   | n_207         | NO2I1HDX1 | 0.302 |   7.021 |   44.495 | 
     | Product6_out1_2_reg[19]/D |   v   | n_207         | DFRQHDX1  | 0.000 |   7.021 |   44.495 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |  -37.474 | 
     | Product6_out1_2_reg[19]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.474 | 
     +-----------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin Sum6_out1_reg[17]/C 
Endpoint:   Sum6_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.506
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.494
- Arrival Time                  7.019
= Slack Time                   37.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.475 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.475 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.207 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.220 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.227 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.275 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.139 | 
     | g2697/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.049 |   6.713 |   44.188 | 
     | g2697/Q             |   v   | n_95          | NO2I1HDX1 | 0.306 |   7.019 |   44.494 | 
     | Sum6_out1_reg[17]/D |   v   | n_95          | DFRQHDX1  | 0.000 |   7.019 |   44.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.475 | 
     | Sum6_out1_reg[17]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.475 | 
     +-----------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin Product6_out1_2_reg[17]/C 
Endpoint:   Product6_out1_2_reg[17]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.496
- Arrival Time                  7.016
= Slack Time                   37.480
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset         |           |       |   0.000 |   37.480 | 
     | FE_OFC0_reset/A           |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.480 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.212 | 
     | FE_OFC3_reset/A           |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.225 | 
     | FE_OFC3_reset/Q           |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.232 | 
     | FE_OFC5_reset/A           |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.280 | 
     | FE_OFC5_reset/Q           |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.144 | 
     | g2584/B                   |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.054 |   6.718 |   44.198 | 
     | g2584/Q                   |   v   | n_208         | NO2I1HDX1 | 0.298 |   7.016 |   44.496 | 
     | Product6_out1_2_reg[17]/D |   v   | n_208         | DFRQHDX1  | 0.000 |   7.016 |   44.496 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |  -37.480 | 
     | Product6_out1_2_reg[17]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.480 | 
     +-----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin Sum6_out1_reg[16]/C 
Endpoint:   Sum6_out1_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.505
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.495
- Arrival Time                  7.015
= Slack Time                   37.480
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.480 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.480 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.212 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.226 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.233 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.281 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.144 | 
     | g2673/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.049 |   6.713 |   44.194 | 
     | g2673/Q             |   v   | n_119         | NO2I1HDX1 | 0.301 |   7.014 |   44.495 | 
     | Sum6_out1_reg[16]/D |   v   | n_119         | DFRQHDX1  | 0.000 |   7.015 |   44.495 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.480 | 
     | Sum6_out1_reg[16]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.480 | 
     +-----------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin Sum5_out1_reg[20]/C 
Endpoint:   Sum5_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.496
- Arrival Time                  7.014
= Slack Time                   37.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.482 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.482 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.214 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.227 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.234 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.282 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.146 | 
     | g2723/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.053 |   6.717 |   44.199 | 
     | g2723/Q             |   v   | n_69          | NO2I1HDX1 | 0.297 |   7.014 |   44.496 | 
     | Sum5_out1_reg[20]/D |   v   | n_69          | DFRQHDX1  | 0.000 |   7.014 |   44.496 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.482 | 
     | Sum5_out1_reg[20]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.482 | 
     +-----------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin Product6_out1_2_reg[20]/C 
Endpoint:   Product6_out1_2_reg[20]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.496
- Arrival Time                  7.014
= Slack Time                   37.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset         |           |       |   0.000 |   37.482 | 
     | FE_OFC0_reset/A           |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.482 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.214 | 
     | FE_OFC3_reset/A           |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.227 | 
     | FE_OFC3_reset/Q           |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.234 | 
     | FE_OFC5_reset/A           |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.282 | 
     | FE_OFC5_reset/Q           |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.146 | 
     | g2589/B                   |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.055 |   6.719 |   44.200 | 
     | g2589/Q                   |   v   | n_203         | NO2I1HDX1 | 0.296 |   7.014 |   44.496 | 
     | Product6_out1_2_reg[20]/D |   v   | n_203         | DFRQHDX1  | 0.000 |   7.014 |   44.496 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |  -37.482 | 
     | Product6_out1_2_reg[20]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.482 | 
     +-----------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin Product6_out1_2_reg[21]/C 
Endpoint:   Product6_out1_2_reg[21]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.496
- Arrival Time                  7.013
= Slack Time                   37.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset         |           |       |   0.000 |   37.484 | 
     | FE_OFC0_reset/A           |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.484 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.216 | 
     | FE_OFC3_reset/A           |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.229 | 
     | FE_OFC3_reset/Q           |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.236 | 
     | FE_OFC5_reset/A           |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.284 | 
     | FE_OFC5_reset/Q           |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.147 | 
     | g2590/B                   |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.055 |   6.718 |   44.202 | 
     | g2590/Q                   |   v   | n_202         | NO2I1HDX1 | 0.294 |   7.013 |   44.496 | 
     | Product6_out1_2_reg[21]/D |   v   | n_202         | DFRQHDX1  | 0.000 |   7.013 |   44.496 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |  -37.484 | 
     | Product6_out1_2_reg[21]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.484 | 
     +-----------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin Sum7_out1_reg[19]/C 
Endpoint:   Sum7_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.506
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.494
- Arrival Time                  7.006
= Slack Time                   37.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.488 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.488 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.220 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.233 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.240 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.288 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.152 | 
     | g2754/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.037 |   6.701 |   44.189 | 
     | g2754/Q             |   v   | n_38          | NO2I1HDX1 | 0.305 |   7.006 |   44.494 | 
     | Sum7_out1_reg[19]/D |   v   | n_38          | DFRQHDX1  | 0.000 |   7.006 |   44.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.488 | 
     | Sum7_out1_reg[19]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.488 | 
     +-----------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin Out1_reg[16]/C 
Endpoint:   Out1_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.507
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.493
- Arrival Time                  7.002
= Slack Time                   37.491
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell   | Delay | Arrival | Required | 
     |                 |       |               |          |       |  Time   |   Time   | 
     |-----------------+-------+---------------+----------+-------+---------+----------| 
     | reset           |   ^   | reset         |          |       |   0.000 |   37.491 | 
     | FE_OFC0_reset/A |   ^   | reset         | BUHDX2   | 0.000 |   0.000 |   37.491 | 
     | FE_OFC0_reset/Q |   ^   | FE_OFN0_reset | BUHDX2   | 1.732 |   1.732 |   39.223 | 
     | FE_OFC3_reset/A |   ^   | FE_OFN0_reset | BUHDX2   | 0.013 |   1.745 |   39.236 | 
     | FE_OFC3_reset/Q |   ^   | FE_OFN3_reset | BUHDX2   | 2.007 |   3.752 |   41.243 | 
     | FE_OFC5_reset/A |   ^   | FE_OFN3_reset | BUHDX1   | 0.048 |   3.800 |   41.291 | 
     | FE_OFC5_reset/Q |   ^   | FE_OFN5_reset | BUHDX1   | 2.864 |   6.664 |   44.155 | 
     | g1921/B         |   ^   | FE_OFN5_reset | NO2HDX1  | 0.028 |   6.692 |   44.183 | 
     | g1921/Q         |   v   | n_546         | NO2HDX1  | 0.310 |   7.002 |   44.493 | 
     | Out1_reg[16]/D  |   v   | n_546         | DFRQHDX1 | 0.000 |   7.002 |   44.493 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |  -37.491 | 
     | Out1_reg[16]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.491 | 
     +------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin Product6_out1_2_reg[18]/C 
Endpoint:   Product6_out1_2_reg[18]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.502
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.498
- Arrival Time                  7.004
= Slack Time                   37.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset         |           |       |   0.000 |   37.494 | 
     | FE_OFC0_reset/A           |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.494 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.226 | 
     | FE_OFC3_reset/A           |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.239 | 
     | FE_OFC3_reset/Q           |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.246 | 
     | FE_OFC5_reset/A           |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.294 | 
     | FE_OFC5_reset/Q           |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.158 | 
     | g2586/B                   |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.054 |   6.718 |   44.212 | 
     | g2586/Q                   |   v   | n_206         | NO2I1HDX1 | 0.286 |   7.004 |   44.498 | 
     | Product6_out1_2_reg[18]/D |   v   | n_206         | DFRQHDX1  | 0.000 |   7.004 |   44.498 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |  -37.494 | 
     | Product6_out1_2_reg[18]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.494 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin Sum6_out1_reg[20]/C 
Endpoint:   Sum6_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.503
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.497
- Arrival Time                  7.001
= Slack Time                   37.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.496 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.496 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.228 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.241 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.248 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.296 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.160 | 
     | g2467/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.045 |   6.709 |   44.205 | 
     | g2467/Q             |   v   | n_325         | NO2I1HDX1 | 0.291 |   7.001 |   44.497 | 
     | Sum6_out1_reg[20]/D |   v   | n_325         | DFRQHDX1  | 0.000 |   7.001 |   44.497 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.496 | 
     | Sum6_out1_reg[20]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.496 | 
     +-----------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin Out1_reg[14]/C 
Endpoint:   Out1_reg[14]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.506
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.494
- Arrival Time                  6.998
= Slack Time                   37.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   ^   | reset         |           |       |   0.000 |   37.496 | 
     | FE_OFC0_reset/A |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.496 | 
     | FE_OFC0_reset/Q |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.228 | 
     | FE_OFC3_reset/A |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.241 | 
     | FE_OFC3_reset/Q |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.248 | 
     | FE_OFC5_reset/A |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.296 | 
     | FE_OFC5_reset/Q |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.160 | 
     | g1940/B         |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.028 |   6.692 |   44.188 | 
     | g1940/Q         |   v   | n_533         | NO2I1HDX1 | 0.306 |   6.998 |   44.494 | 
     | Out1_reg[14]/D  |   v   | n_533         | DFRQHDX1  | 0.000 |   6.998 |   44.494 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |  -37.496 | 
     | Out1_reg[14]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.496 | 
     +------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Sum7_out1_reg[20]/C 
Endpoint:   Sum7_out1_reg[20]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.496
- Arrival Time                  6.999
= Slack Time                   37.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.497 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.497 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.229 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.242 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.249 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.297 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.161 | 
     | g2676/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.038 |   6.702 |   44.199 | 
     | g2676/Q             |   v   | n_116         | NO2I1HDX1 | 0.297 |   6.999 |   44.496 | 
     | Sum7_out1_reg[20]/D |   v   | n_116         | DFRQHDX1  | 0.000 |   6.999 |   44.496 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.497 | 
     | Sum7_out1_reg[20]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.497 | 
     +-----------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Sum8_out1_reg[19]/C 
Endpoint:   Sum8_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.506
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.494
- Arrival Time                  6.997
= Slack Time                   37.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.497 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.497 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.229 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.242 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.249 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.297 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.161 | 
     | g2469/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.029 |   6.693 |   44.189 | 
     | g2469/Q             |   v   | n_323         | NO2I1HDX1 | 0.305 |   6.997 |   44.494 | 
     | Sum8_out1_reg[19]/D |   v   | n_323         | DFRQHDX1  | 0.000 |   6.997 |   44.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.497 | 
     | Sum8_out1_reg[19]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.497 | 
     +-----------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin Product6_out1_2_reg[14]/C 
Endpoint:   Product6_out1_2_reg[14]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.502
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.498
- Arrival Time                  7.000
= Slack Time                   37.498
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset         |           |       |   0.000 |   37.498 | 
     | FE_OFC0_reset/A           |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.498 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.230 | 
     | FE_OFC3_reset/A           |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.243 | 
     | FE_OFC3_reset/Q           |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.250 | 
     | FE_OFC5_reset/A           |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.298 | 
     | FE_OFC5_reset/Q           |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.162 | 
     | g2581/B                   |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.052 |   6.716 |   44.214 | 
     | g2581/Q                   |   v   | n_211         | NO2I1HDX1 | 0.284 |   7.000 |   44.498 | 
     | Product6_out1_2_reg[14]/D |   v   | n_211         | DFRQHDX1  | 0.000 |   7.000 |   44.498 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |  -37.498 | 
     | Product6_out1_2_reg[14]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.498 | 
     +-----------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Out1_reg[13]/C 
Endpoint:   Out1_reg[13]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.506
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.494
- Arrival Time                  6.995
= Slack Time                   37.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   ^   | reset         |           |       |   0.000 |   37.500 | 
     | FE_OFC0_reset/A |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.500 | 
     | FE_OFC0_reset/Q |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.232 | 
     | FE_OFC3_reset/A |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.245 | 
     | FE_OFC3_reset/Q |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.252 | 
     | FE_OFC5_reset/A |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.300 | 
     | FE_OFC5_reset/Q |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.164 | 
     | g1955/B         |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.028 |   6.692 |   44.191 | 
     | g1955/Q         |   v   | n_519         | NO2I1HDX1 | 0.303 |   6.995 |   44.494 | 
     | Out1_reg[13]/D  |   v   | n_519         | DFRQHDX1  | 0.000 |   6.995 |   44.494 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |  -37.500 | 
     | Out1_reg[13]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.500 | 
     +------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Product6_out1_2_reg[15]/C 
Endpoint:   Product6_out1_2_reg[15]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.501
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.499
- Arrival Time                  6.998
= Slack Time                   37.501
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset         |           |       |   0.000 |   37.501 | 
     | FE_OFC0_reset/A           |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.502 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.234 | 
     | FE_OFC3_reset/A           |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.247 | 
     | FE_OFC3_reset/Q           |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.254 | 
     | FE_OFC5_reset/A           |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.302 | 
     | FE_OFC5_reset/Q           |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.165 | 
     | g2582/B                   |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.053 |   6.717 |   44.218 | 
     | g2582/Q                   |   v   | n_210         | NO2I1HDX1 | 0.281 |   6.997 |   44.499 | 
     | Product6_out1_2_reg[15]/D |   v   | n_210         | DFRQHDX1  | 0.000 |   6.998 |   44.499 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |  -37.501 | 
     | Product6_out1_2_reg[15]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.501 | 
     +-----------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Sum6_out1_reg[13]/C 
Endpoint:   Sum6_out1_reg[13]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.501
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.499
- Arrival Time                  6.996
= Slack Time                   37.503
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.503 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.503 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.235 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.248 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.255 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.303 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.167 | 
     | g2722/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.051 |   6.715 |   44.218 | 
     | g2722/Q             |   v   | n_70          | NO2I1HDX1 | 0.281 |   6.996 |   44.499 | 
     | Sum6_out1_reg[13]/D |   v   | n_70          | DFRQHDX1  | 0.000 |   6.996 |   44.499 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.503 | 
     | Sum6_out1_reg[13]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.503 | 
     +-----------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Sum7_out1_reg[17]/C 
Endpoint:   Sum7_out1_reg[17]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.496
- Arrival Time                  6.992
= Slack Time                   37.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.504 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.504 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.236 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.249 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.257 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.304 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.168 | 
     | g2680/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.032 |   6.696 |   44.200 | 
     | g2680/Q             |   v   | n_112         | NO2I1HDX1 | 0.296 |   6.992 |   44.496 | 
     | Sum7_out1_reg[17]/D |   v   | n_112         | DFRQHDX1  | 0.000 |   6.992 |   44.496 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.504 | 
     | Sum7_out1_reg[17]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.504 | 
     +-----------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Sum5_out1_reg[18]/C 
Endpoint:   Sum5_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.500
- Arrival Time                  6.993
= Slack Time                   37.507
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.507 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.507 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.239 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.252 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.259 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.307 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.171 | 
     | g2749/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.051 |   6.715 |   44.222 | 
     | g2749/Q             |   v   | n_43          | NO2I1HDX1 | 0.277 |   6.993 |   44.500 | 
     | Sum5_out1_reg[18]/D |   v   | n_43          | DFRQHDX1  | 0.000 |   6.993 |   44.500 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.507 | 
     | Sum5_out1_reg[18]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.507 | 
     +-----------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Sum5_out1_reg[19]/C 
Endpoint:   Sum5_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.500
- Arrival Time                  6.992
= Slack Time                   37.508
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.508 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.508 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.240 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.254 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.261 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.309 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.172 | 
     | g2681/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.052 |   6.716 |   44.225 | 
     | g2681/Q             |   v   | n_111         | NO2I1HDX1 | 0.275 |   6.992 |   44.500 | 
     | Sum5_out1_reg[19]/D |   v   | n_111         | DFRQHDX1  | 0.000 |   6.992 |   44.500 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.508 | 
     | Sum5_out1_reg[19]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.508 | 
     +-----------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin Product6_out1_2_reg[16]/C 
Endpoint:   Product6_out1_2_reg[16]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.500
- Arrival Time                  6.992
= Slack Time                   37.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                           |       |               |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset         |           |       |   0.000 |   37.509 | 
     | FE_OFC0_reset/A           |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.509 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.241 | 
     | FE_OFC3_reset/A           |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.254 | 
     | FE_OFC3_reset/Q           |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.261 | 
     | FE_OFC5_reset/A           |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.309 | 
     | FE_OFC5_reset/Q           |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.173 | 
     | g2583/B                   |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.054 |   6.718 |   44.226 | 
     | g2583/Q                   |   v   | n_209         | NO2I1HDX1 | 0.274 |   6.992 |   44.500 | 
     | Product6_out1_2_reg[16]/D |   v   | n_209         | DFRQHDX1  | 0.000 |   6.992 |   44.500 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |  -37.509 | 
     | Product6_out1_2_reg[16]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.509 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin Sum6_out1_reg[21]/C 
Endpoint:   Sum6_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.501
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.499
- Arrival Time                  6.988
= Slack Time                   37.510
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.510 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.510 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.242 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.256 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.263 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.311 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.174 | 
     | g2753/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.043 |   6.707 |   44.217 | 
     | g2753/Q             |   v   | n_39          | NO2I1HDX1 | 0.281 |   6.988 |   44.499 | 
     | Sum6_out1_reg[21]/D |   v   | n_39          | DFRQHDX1  | 0.000 |   6.988 |   44.499 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.510 | 
     | Sum6_out1_reg[21]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.510 | 
     +-----------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin Out1_reg[15]/C 
Endpoint:   Out1_reg[15]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.504
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.496
- Arrival Time                  6.985
= Slack Time                   37.511
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                 |       |               |           |       |  Time   |   Time   | 
     |-----------------+-------+---------------+-----------+-------+---------+----------| 
     | reset           |   ^   | reset         |           |       |   0.000 |   37.512 | 
     | FE_OFC0_reset/A |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.512 | 
     | FE_OFC0_reset/Q |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.244 | 
     | FE_OFC3_reset/A |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.257 | 
     | FE_OFC3_reset/Q |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.264 | 
     | FE_OFC5_reset/A |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.312 | 
     | FE_OFC5_reset/Q |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.176 | 
     | g1926/B         |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.028 |   6.692 |   44.203 | 
     | g1926/Q         |   v   | n_542         | NO2I1HDX1 | 0.293 |   6.985 |   44.496 | 
     | Out1_reg[15]/D  |   v   | n_542         | DFRQHDX1  | 0.000 |   6.985 |   44.496 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |  -37.511 | 
     | Out1_reg[15]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.511 | 
     +------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin Sum6_out1_reg[19]/C 
Endpoint:   Sum6_out1_reg[19]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.500
- Arrival Time                  6.987
= Slack Time                   37.513
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.513 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.513 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.245 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.258 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.265 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.313 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.177 | 
     | g2698/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.046 |   6.710 |   44.222 | 
     | g2698/Q             |   v   | n_94          | NO2I1HDX1 | 0.277 |   6.987 |   44.500 | 
     | Sum6_out1_reg[19]/D |   v   | n_94          | DFRQHDX1  | 0.000 |   6.987 |   44.500 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.513 | 
     | Sum6_out1_reg[19]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.513 | 
     +-----------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin Sum6_out1_reg[14]/C 
Endpoint:   Sum6_out1_reg[14]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.500
- Arrival Time                  6.987
= Slack Time                   37.513
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.513 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.513 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.245 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.258 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.265 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.313 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.177 | 
     | g2672/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.050 |   6.714 |   44.227 | 
     | g2672/Q             |   v   | n_120         | NO2I1HDX1 | 0.273 |   6.987 |   44.500 | 
     | Sum6_out1_reg[14]/D |   v   | n_120         | DFRQHDX1  | 0.000 |   6.987 |   44.500 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.513 | 
     | Sum6_out1_reg[14]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.513 | 
     +-----------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin Sum6_out1_reg[18]/C 
Endpoint:   Sum6_out1_reg[18]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.500
- Arrival Time                  6.987
= Slack Time                   37.513
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.513 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.513 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.245 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.258 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.265 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.313 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.177 | 
     | g2479/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.047 |   6.711 |   44.224 | 
     | g2479/Q             |   v   | n_313         | NO2I1HDX1 | 0.276 |   6.987 |   44.500 | 
     | Sum6_out1_reg[18]/D |   v   | n_313         | DFRQHDX1  | 0.000 |   6.987 |   44.500 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.513 | 
     | Sum6_out1_reg[18]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.513 | 
     +-----------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Sum7_out1_reg[21]/C 
Endpoint:   Sum7_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MAXview
Other End Arrival Time          0.000
- Setup                         0.501
+ Phase Shift                  50.000
- Uncertainty                   5.000
= Required Time                44.499
- Arrival Time                  6.985
= Slack Time                   37.514
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | reset               |   ^   | reset         |           |       |   0.000 |   37.514 | 
     | FE_OFC0_reset/A     |   ^   | reset         | BUHDX2    | 0.000 |   0.000 |   37.514 | 
     | FE_OFC0_reset/Q     |   ^   | FE_OFN0_reset | BUHDX2    | 1.732 |   1.732 |   39.246 | 
     | FE_OFC3_reset/A     |   ^   | FE_OFN0_reset | BUHDX2    | 0.013 |   1.745 |   39.259 | 
     | FE_OFC3_reset/Q     |   ^   | FE_OFN3_reset | BUHDX2    | 2.007 |   3.752 |   41.266 | 
     | FE_OFC5_reset/A     |   ^   | FE_OFN3_reset | BUHDX1    | 0.048 |   3.800 |   41.314 | 
     | FE_OFC5_reset/Q     |   ^   | FE_OFN5_reset | BUHDX1    | 2.864 |   6.664 |   44.178 | 
     | g2638/B             |   ^   | FE_OFN5_reset | NO2I1HDX1 | 0.041 |   6.705 |   44.219 | 
     | g2638/Q             |   v   | n_154         | NO2I1HDX1 | 0.280 |   6.985 |   44.499 | 
     | Sum7_out1_reg[21]/D |   v   | n_154         | DFRQHDX1  | 0.000 |   6.985 |   44.499 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |  -37.514 | 
     | Sum7_out1_reg[21]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |  -37.514 | 
     +-----------------------------------------------------------------------------+ 

