INFO: [HLS 200-10] Running '/home/ziyan/opt/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ziyan' on host 'ziyan-ThinkPad-X1-Carbon-6th' (Linux_x86_64 version 4.15.0-42-generic) on Sat Dec 15 03:39:34 CST 2018
INFO: [HLS 200-10] On os Ubuntu 18.04.1 LTS
INFO: [HLS 200-10] In directory '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/acceleartor_padding'
INFO: [HLS 200-10] Opening project '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/acceleartor_padding/acceleartor_hls_padding'.
INFO: [HLS 200-10] Adding design file 'acceleartor_hls_padding/bias.bin' to the project
INFO: [HLS 200-10] Adding design file 'acceleartor_hls_padding/components.cpp' to the project
INFO: [HLS 200-10] Adding design file 'acceleartor_hls_padding/conv1_weight.bin' to the project
INFO: [HLS 200-10] Adding design file 'acceleartor_hls_padding/conv_last_weight.bin' to the project
INFO: [HLS 200-10] Adding design file 'acceleartor_hls_padding/fc_weight.bin' to the project
INFO: [HLS 200-10] Adding design file 'acceleartor_hls_padding/plane.bin' to the project
INFO: [HLS 200-10] Adding design file 'acceleartor_hls_padding/shuffle_conv_1x1.bin' to the project
INFO: [HLS 200-10] Adding design file 'acceleartor_hls_padding/shuffle_conv_3x3.bin' to the project
INFO: [HLS 200-10] Adding design file 'acceleartor_hls_padding/shufflenet.cpp' to the project
INFO: [HLS 200-10] Adding design file 'acceleartor_hls_padding/shufflenet.h' to the project
INFO: [HLS 200-10] Adding test bench file 'acceleartor_hls_padding/test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/acceleartor_padding/acceleartor_hls_padding/naive'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'acceleartor_hls_padding/shufflenet.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_3x3.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'shuffle_conv_1x1.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'plane.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'fc_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv_last_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv1_weight.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'acceleartor_hls_padding/components.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'bias.bin'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 358.008 ; gain = 12.586 ; free physical = 7210 ; free virtual = 12621
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 358.008 ; gain = 12.586 ; free physical = 7196 ; free virtual = 12621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<9, 3, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 486.906 ; gain = 141.484 ; free physical = 7152 ; free virtual = 12586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 486.906 ; gain = 141.484 ; free physical = 7138 ; free virtual = 12574
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:501:15) to (acceleartor_hls_padding/components.cpp:500:25) in function 'subconv_3x3_8_stride_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:504:20) to (acceleartor_hls_padding/components.cpp:497:22) in function 'subconv_3x3_8_stride_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:311:15) to (acceleartor_hls_padding/components.cpp:310:25) in function 'subconv_3x3_8_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:314:20) to (acceleartor_hls_padding/components.cpp:307:22) in function 'subconv_3x3_8_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:522:15) to (acceleartor_hls_padding/components.cpp:521:25) in function 'subconv_3x3_4_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:525:20) to (acceleartor_hls_padding/components.cpp:518:22) in function 'subconv_3x3_4_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:79:15) to (acceleartor_hls_padding/components.cpp:78:25) in function 'subconv_3x3_32_stride_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:82:20) to (acceleartor_hls_padding/components.cpp:75:23) in function 'subconv_3x3_32_stride_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:290:15) to (acceleartor_hls_padding/components.cpp:289:25) in function 'subconv_3x3_16_stride_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:294:20) to (acceleartor_hls_padding/components.cpp:286:22) in function 'subconv_3x3_16_stride_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:101:15) to (acceleartor_hls_padding/components.cpp:100:25) in function 'subconv_3x3_16_no_relu_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:104:20) to (acceleartor_hls_padding/components.cpp:97:23) in function 'subconv_3x3_16_no_relu_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:462:13) to (acceleartor_hls_padding/components.cpp:461:26) in function 'subconv_1x1_8p_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:464:20) to (acceleartor_hls_padding/components.cpp:459:22) in function 'subconv_1x1_8p_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:271:13) to (acceleartor_hls_padding/components.cpp:270:26) in function 'subconv_1x1_8_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:273:20) to (acceleartor_hls_padding/components.cpp:268:22) in function 'subconv_1x1_8_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:482:13) to (acceleartor_hls_padding/components.cpp:481:26) in function 'subconv_1x1_4_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:484:20) to (acceleartor_hls_padding/components.cpp:479:22) in function 'subconv_1x1_4_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:40:13) to (acceleartor_hls_padding/components.cpp:39:26) in function 'subconv_1x1_32_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:42:20) to (acceleartor_hls_padding/components.cpp:37:23) in function 'subconv_1x1_32_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:251:13) to (acceleartor_hls_padding/components.cpp:250:26) in function 'subconv_1x1_16p_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:253:20) to (acceleartor_hls_padding/components.cpp:248:23) in function 'subconv_1x1_16p_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:60:13) to (acceleartor_hls_padding/components.cpp:59:26) in function 'subconv_1x1_16_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:62:20) to (acceleartor_hls_padding/components.cpp:57:23) in function 'subconv_1x1_16_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:681:11) to (acceleartor_hls_padding/components.cpp:680:25) in function 'fc'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:684:18) to (acceleartor_hls_padding/components.cpp:678:23) in function 'fc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:650:13) to (acceleartor_hls_padding/components.cpp:649:27) in function 'conv_last'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:652:20) to (acceleartor_hls_padding/components.cpp:647:22) in function 'conv_last'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:18:15) to (acceleartor_hls_padding/components.cpp:17:25) in function 'conv1_p'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:22:20) to (acceleartor_hls_padding/components.cpp:13:23) in function 'conv1_p'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:666:5) to (acceleartor_hls_padding/components.cpp:665:20) in function 'avgpool'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (acceleartor_hls_padding/components.cpp:669:16) to (acceleartor_hls_padding/components.cpp:662:24) in function 'avgpool'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:24 . Memory (MB): peak = 614.004 ; gain = 268.582 ; free physical = 7024 ; free virtual = 12465
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_32_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:73:25) into subconv_3x3_32_strid.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_no_relu_p' (acceleartor_hls_padding/components.cpp:305:25) into subconv_3x3_8_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_no_relu_p' (acceleartor_hls_padding/components.cpp:95:25) into subconv_3x3_16_no_re.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_8_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:495:25) into subconv_3x3_8_stride.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_4_no_relu_p' (acceleartor_hls_padding/components.cpp:516:25) into subconv_3x3_4_no_rel.
WARNING: [XFORM 203-631] Renaming function 'subconv_3x3_16_stride_no_relu_p' (acceleartor_hls_padding/components.cpp:284:25) into subconv_3x3_16_strid.
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:94:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 512 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:97:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 10 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:100:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 32 on port 'DATA_INPUT_OUTPUT' (acceleartor_hls_padding/shufflenet.cpp:107:8).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:120:13).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:123:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:133:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:135:6).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:143:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:145:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:158:17).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:168:10).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:170:9).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:195:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:197:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:206:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:208:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:216:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:250:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:252:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:261:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:263:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:269:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:271:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:298:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:309:5).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:311:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port '3X3_1X1_WEIGHTS' (acceleartor_hls_padding/shufflenet.cpp:318:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 24 on port 'DATA_BIAS' (acceleartor_hls_padding/shufflenet.cpp:320:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 512 on port 'weight.V' (acceleartor_hls_padding/components.cpp:681:11).
INFO: [XFORM 203-811] Inferring bus burst write of length 10 on port 'output.V' (acceleartor_hls_padding/components.cpp:685:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 192 on port 'weight.V' (acceleartor_hls_padding/components.cpp:650:13).
INFO: [XFORM 203-811] Inferring bus burst read of length 3 on port 'weight.V' (acceleartor_hls_padding/components.cpp:18:15).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 998.004 ; gain = 652.582 ; free physical = 6641 ; free virtual = 12082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ShuffleNetV2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.37 seconds; current allocated memory: 608.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 608.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 609.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 609.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 610.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 611.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 611.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 612.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 612.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 612.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 612.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 612.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 613.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 614.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 614.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 614.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 615.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 615.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 616.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 616.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 617.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 617.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 617.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 618.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 618.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 618.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 619.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 619.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 619.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 620.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 620.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 621.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 621.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 622.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 622.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 623.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 623.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 623.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 624.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 624.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 624.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 625.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 625.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 625.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 626.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 626.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 626.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 627.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 627.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 628.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.74 seconds; current allocated memory: 654.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.26 seconds; current allocated memory: 698.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_p'.
INFO: [HLS 200-111]  Elapsed time: 9.05 seconds; current allocated memory: 702.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_32_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_32_p'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 705.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_32_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_32_strid'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 708.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16_p'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 711.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_l_p'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 713.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 715.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_no_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_no_re'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 717.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_24_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_24_p'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 719.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_16p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_16p_p'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 721.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_16_strid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_16_strid'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 724.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8_p'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 727.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_l_p'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 729.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 731.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 732.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_48_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_48_p'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 735.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_8p_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_8p_p'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 737.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_8_stride' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_8_stride'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 739.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_1x1_4_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_1x1_4_p'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 743.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_l_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_l_p'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 745.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_r_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_r_p'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 746.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subconv_3x3_4_no_rel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'subconv_3x3_4_no_rel'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 748.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shuffle_96_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shuffle_96_p'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 750.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_last'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 752.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'avgpool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'avgpool'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 755.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fc'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 757.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShuffleNetV2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_INPUT_OUTPUT' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_OTHER_WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/p3X3_1X1_WEIGHTS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/DATA_BIAS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/image_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv1_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_3x3_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/shuffle_conv_1x1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/conv_last_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ShuffleNetV2/fc_output_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ShuffleNetV2' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global array 'conv1_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_bias_V' to 'ShuffleNetV2_convbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_bias_V' to 'ShuffleNetV2_convcud' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'fc_bias_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_fc_bias_V' to 'ShuffleNetV2_fc_bdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'image_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_image_p_V' to 'ShuffleNetV2_imageOg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv1_output_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv1_output_p_V' to 'ShuffleNetV2_convfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_24_1x1_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_24_1x1_V' to 'ShuffleNetV2_weigg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_24_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_24_V' to 'ShuffleNetV2_biashbi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_0_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_0_Downs' to 'ShuffleNetV2_Shufibs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_24_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_24_1_3x3_V' to 'ShuffleNetV2_weigjbC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_24_16x16_p' to 'ShuffleNetV2_buffkbM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_24_16x16_p' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_24_16x16_p' to 'ShuffleNetV2_bufflbW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit0_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit0_outp' to 'ShuffleNetV2_downmb6' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_0_outpu' to 'ShuffleNetV2_shufncg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_1_outpu' to 'ShuffleNetV2_shufocq' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit0_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit0_2_outpu' to 'ShuffleNetV2_shufpcA' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_48_1x1_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_48_1x1_V' to 'ShuffleNetV2_weigqcK' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_48_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_48_V' to 'ShuffleNetV2_biasrcU' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_1_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_1_Downs' to 'ShuffleNetV2_Shufsc4' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_48_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_48_1_3x3_V' to 'ShuffleNetV2_weigtde' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_48_8x8_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_48_8x8_p_V' to 'ShuffleNetV2_buffudo' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_48_8x8_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_48_8x8_p_V' to 'ShuffleNetV2_buffvdy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit1_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit1_outp' to 'ShuffleNetV2_downwdI' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_0_outpu' to 'ShuffleNetV2_shufxdS' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_1_outpu' to 'ShuffleNetV2_shufyd2' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_2_outpu' to 'ShuffleNetV2_shufzec' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_3_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_3_outpu' to 'ShuffleNetV2_shufAem' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_4_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_4_outpu' to 'ShuffleNetV2_shufBew' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_5_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_5_outpu' to 'ShuffleNetV2_shufCeG' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_6_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_6_outpu' to 'ShuffleNetV2_shufDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit1_7_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit1_7_outpu' to 'ShuffleNetV2_shufEe0' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_96_1x1_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_96_1x1_V' to 'ShuffleNetV2_weigFfa' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'bias_96_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_bias_96_V' to 'ShuffleNetV2_biasGfk' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'ShuffleConvs_2_Downs' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_ShuffleConvs_2_Downs' to 'ShuffleNetV2_ShufHfu' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'weights_96_1_3x3_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_weights_96_1_3x3_V' to 'ShuffleNetV2_weigIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer0_1_96_4x4_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer0_1_96_4x4_p_V' to 'ShuffleNetV2_buffJfO' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'buffer1_1_96_4x4_p_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_buffer1_1_96_4x4_p_V' to 'ShuffleNetV2_buffKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'downsampleunit2_outp' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_downsampleunit2_outp' to 'ShuffleNetV2_downLf8' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_0_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_0_outpu' to 'ShuffleNetV2_shufMgi' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_1_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_1_outpu' to 'ShuffleNetV2_shufNgs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_2_outpu' to 'ShuffleNetV2_shufOgC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'shuffleunit2_2_outpu_1' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_shuffleunit2_2_outpu_1' to 'ShuffleNetV2_shufPgM' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'conv_last_output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_conv_last_output_V' to 'ShuffleNetV2_convQgW' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'avgpool_output_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'ShuffleNetV2_avgpool_output_V' to 'ShuffleNetV2_avgpRg6' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'image_V', 'conv1_weight_V', 'shuffle_conv_3x3_V', 'shuffle_conv_1x1_V', 'conv_last_weight_V', 'fc_weight_V', 'bias_V' and 'fc_output_V' to AXI-Lite port CTL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShuffleNetV2'.
INFO: [HLS 200-111]  Elapsed time: 5.55 seconds; current allocated memory: 807.490 MB.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convbkb_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convcud_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_fc_bdEe_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_imageOg_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convfYi_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigg8j_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigjbC_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffkbM_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downmb6_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigqcK_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biasrcU_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigtde_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffudo_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downwdI_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigFfa_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_biasGfk_ram' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_weigIfE_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_buffJfO_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_downLf8_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_shufPgM_ram' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ShuffleNetV2_convQgW_ram' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:58 ; elapsed = 00:01:47 . Memory (MB): peak = 1286.660 ; gain = 941.238 ; free physical = 6161 ; free virtual = 11752
INFO: [SYSC 207-301] Generating SystemC RTL for ShuffleNetV2.
INFO: [VHDL 208-304] Generating VHDL RTL for ShuffleNetV2.
INFO: [VLOG 209-307] Generating Verilog RTL for ShuffleNetV2.
INFO: [HLS 200-112] Total elapsed time: 107.15 seconds; peak allocated memory: 807.490 MB.
