
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
“
Running: %s
333*	simulator2¶
ëC:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_top_lvl_behav --prj C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.sim/sim_1/behav/tb_top_lvl.prj work.tb_top_lvl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
ˆ
(Analyzing VHDL file "%s" into library %s163*xsimverific2ì
C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/synchronizer.vhd2default:default2
work2default:defaultZ10-163
ı
(Analyzing VHDL file "%s" into library %s163*xsimverific2í
~C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/stream_proc.vhd2default:default2
work2default:defaultZ10-163
Ú
(Analyzing VHDL file "%s" into library %s163*xsimverific2è
{C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/receiver.vhd2default:default2
work2default:defaultZ10-163
¯
(Analyzing VHDL file "%s" into library %s163*xsimverific2ï
ÄC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
work2default:defaultZ10-163
˙
(Analyzing VHDL file "%s" into library %s163*xsimverific2ó
ÇC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/M_AXI_read_data.vhd2default:default2
work2default:defaultZ10-163
Ù
(Analyzing VHDL file "%s" into library %s163*xsimverific2ë
}C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/dataToAxis.vhd2default:default2
work2default:defaultZ10-163
ˆ
(Analyzing VHDL file "%s" into library %s163*xsimverific2ì
C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/control_unit.vhd2default:default2
work2default:defaultZ10-163
Å
(Analyzing VHDL file "%s" into library %s163*xsimverific2û
âC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
work2default:defaultZ10-163
˘
(Analyzing VHDL file "%s" into library %s163*xsimverific2ñ
ÅC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sources_1/new/receiver_frame.vhd2default:default2
work2default:defaultZ10-163
Ù
(Analyzing VHDL file "%s" into library %s163*xsimverific2ë
}C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_stream_proc.vhd2default:default2
work2default:defaultZ10-163
Ò
(Analyzing VHDL file "%s" into library %s163*xsimverific2é
zC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_receiver.vhd2default:default2
work2default:defaultZ10-163

(Analyzing VHDL file "%s" into library %s163*xsimverific2ç
yC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_MAXI_rd.vhd2default:default2
work2default:defaultZ10-163
Ú
(Analyzing VHDL file "%s" into library %s163*xsimverific2è
{C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_data_flow.vhd2default:default2
work2default:defaultZ10-163
Û
(Analyzing VHDL file "%s" into library %s163*xsimverific2ê
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_dataToAxis.vhd2default:default2
work2default:defaultZ10-163
ı
(Analyzing VHDL file "%s" into library %s163*xsimverific2í
~C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_control_unit.vhd2default:default2
work2default:defaultZ10-163

(Analyzing VHDL file "%s" into library %s163*xsimverific2ç
yC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
work2default:defaultZ10-163
ˆ
(Analyzing VHDL file "%s" into library %s163*xsimverific2ì
C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_pulser_1ch_v2.vhd2default:default2
work2default:defaultZ10-163
¯
(Analyzing VHDL file "%s" into library %s163*xsimverific2ï
ÄC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4_3/axi_pulser_receiver_v4_3.srcs/sim_1/new/tb_receiver_frame.vhd2default:default2
work2default:defaultZ10-163
®
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling %s
389*	simulator2(
package std.standard2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_11642default:defaultZ43-3505
X
Compiling %s
389*	simulator2,
package ieee.numeric_std2default:defaultZ43-3505
\
Compiling %s
389*	simulator20
package ieee.std_logic_arith2default:defaultZ43-3505
_
Compiling %s
389*	simulator23
package ieee.std_logic_unsigned2default:defaultZ43-3505
Z
Compiling %s
389*	simulator2.
package unisim.vcomponents2default:defaultZ43-3505
R
Compiling %s
389*	simulator2&
package std.textio2default:defaultZ43-3505
Y
Compiling %s
389*	simulator2-
package ieee.vital_timing2default:defaultZ43-3505
]
Compiling %s
389*	simulator21
package ieee.vital_primitives2default:defaultZ43-3505
S
Compiling %s
389*	simulator2'
package unisim.vpkg2default:defaultZ43-3505
S
Compiling %s
389*	simulator2'
package vl.vl_types2default:defaultZ43-3505
á
Compiling %s
389*	simulator2[
Garchitecture behavioral of entity work.synchronizer [\synchronizer(2)\]2default:defaultZ43-3505
é
Compiling %s
389*	simulator2b
Narchitecture behavioral of entity work.pulser_1ch_v2 [\pulser_1ch_v2(32,8,3)\]2default:defaultZ43-3505
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod15
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod21
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
secureip.xil_iserdese2_vl_mod5
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
secureip.xil_iserdese2_vl_mod0
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod27
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
secureip.xil_iserdese2_vl_mod1
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod14
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
secureip.xil_iserdese2_vl_mod6
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod13
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod30
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod31
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
secureip.xil_iserdese2_vl_mod2
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
secureip.xil_iserdese2_vl_mod3
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
secureip.xil_iserdese2_vl_mod4
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod16
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod32
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod33
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod34
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod17
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod25
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod20
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod18
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod19
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod26
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
secureip.xil_iserdese2_vl_mod7
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod22
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod24
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod10
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
secureip.xil_iserdese2_vl_mod9
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod11
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod29
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod12
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod23
2default:defaultZ43-3953
f
Compiling module %s405*	simulator24
 secureip.xil_iserdese2_vl_mod28
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
secureip.xil_iserdese2_vl_mod8
2default:defaultZ43-3953
b
Compiling module %s405*	simulator20
secureip.vioi_inlogic_shell
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.vioi_inlogic_ship(DATA_RATE="DDR...
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.B_ISERDESE2(DATA_RATE="DDR",DATA...
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.ISERDESE2_WRAP(DATA_RATE="DDR",D...
2default:defaultZ43-3953
ô
Compiling %s
389*	simulator2m
Yarchitecture iserdese2_v of entity unisim.ISERDESE2 [\ISERDESE2("DDR",6,"FALSE","FALS...]2default:defaultZ43-3505
ì
Compiling %s
389*	simulator2g
Sarchitecture ibufds_v of entity unisim.IBUFDS [\IBUFDS("DONT_CARE",false,"FALSE...]2default:defaultZ43-3505
ï
Compiling %s
389*	simulator2i
Uarchitecture ibufgds_v of entity unisim.IBUFGDS [\IBUFGDS("DONT_CARE",false,"0",t...]2default:defaultZ43-3505
{
Compiling %s
389*	simulator2O
;architecture bufio_v of entity unisim.BUFIO [bufio_default]2default:defaultZ43-3505
ä
Compiling %s
389*	simulator2^
Jarchitecture bufr_v of entity unisim.BUFR [\BUFR("3","VIRTEX4")(1,1,1,7)\]2default:defaultZ43-3505
ã
Compiling %s
389*	simulator2_
Karchitecture behavioral of entity work.receiver_frame [\receiver_frame(8)\]2default:defaultZ43-3505
ù
Compiling %s
389*	simulator2q
]architecture arch_imp of entity work.control_unit_s_axi [\control_unit_s_axi(8,32,8,16,3,...]2default:defaultZ43-3505
ä
Compiling %s
389*	simulator2^
Jarchitecture behavioral of entity work.stream_proc [\stream_proc(8,8,16)\]2default:defaultZ43-3505
É
Compiling %s
389*	simulator2W
Carchitecture behavioral of entity work.dataToAxis [\dataToAxis(8)\]2default:defaultZ43-3505
ú
Compiling %s
389*	simulator2p
\architecture behavioral of entity work.M_AXI_read_data [\M_AXI_read_data(8,8,1,32,32,1,1...]2default:defaultZ43-3505
£
Compiling %s
389*	simulator2w
carchitecture behavioral of entity work.axi_pulser_receiver_v4 [\axi_pulser_receiver_v4(8,32,8,1...]2default:defaultZ43-3505
q
Compiling %s
389*	simulator2E
1architecture behavioral of entity work.tb_top_lvl2default:defaultZ43-3505
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
72default:defaultZ43-3497
`
Built simulation snapshot %s
278*	simulator2$
tb_top_lvl_behav2default:defaultZ43-3394


End Record