Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sat Apr 23 21:39:53 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/27bit_adder_timing.rpt
| Design       : adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.628ns  (logic 5.328ns (50.126%)  route 5.301ns (49.874%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           2.157     3.107    a_IBUF[0]
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     3.231 r  s_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.231    s_OBUF[3]_inst_i_5_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.763 r  s_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.763    s_OBUF[3]_inst_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.877 r  s_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.877    s_OBUF[7]_inst_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.991 r  s_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.991    s_OBUF[11]_inst_i_1_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.105 r  s_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.105    s_OBUF[15]_inst_i_1_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.219 r  s_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.219    s_OBUF[19]_inst_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.333 r  s_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.333    s_OBUF[23]_inst_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.667 r  s_OBUF[26]_inst_i_1/O[1]
                         net (fo=1, routed)           3.144     7.811    s_OBUF[25]
    J19                  OBUF (Prop_obuf_I_O)         2.818    10.628 r  s_OBUF[25]_inst/O
                         net (fo=0)                   0.000    10.628    s[25]
    J19                                                               r  s[25] (OUT)
  -------------------------------------------------------------------    -------------------




