$date
	Tue May  9 20:01:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_imem $end
$scope module uut $end
$var wire 16 ! instr [15:0] $end
$var wire 5 " pc [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx "
bx !
$end
#150
b0 !
b0 "
#250
b1 !
b1 "
#350
b10000 !
b10 "
#450
b10001 !
b11 "
#550
b100000000 !
b100 "
#600
