# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../Compartido/xci/WCLK" \
"../../../../../../Compartido/xci/WCLK/WCLK_sim_netlist.v" \

sv xil_defaultlib  --include "../../../../../../Compartido/xci/WCLK" \
"../../../../vivado_project.srcs/sources_1/new/pkg_clk_divider_var.sv" \
"../../../../../../Ejercicio1/module_clock_catodo.sv" \
"../../../../../../Ejercicio1/module_digitos.sv" \
"../../../../../../Compartido/module_seg7_control.sv" \
"../../../../../../Ejercicio1/top_module_contador_7seg.sv" \
"../../../../vivado_project.srcs/sim_1/new/tb_module_contador_7seg.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
