
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004330                       # Number of seconds simulated
sim_ticks                                  4330308144                       # Number of ticks simulated
final_tick                               533901652398                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 308217                       # Simulator instruction rate (inst/s)
host_op_rate                                   390196                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 329265                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920948                       # Number of bytes of host memory used
host_seconds                                 13151.43                       # Real time elapsed on the host
sim_insts                                  4053498725                       # Number of instructions simulated
sim_ops                                    5131634241                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       964096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       786944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       413568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       556288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2744064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           23168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       465280                       # Number of bytes written to this memory
system.physmem.bytes_written::total            465280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7532                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6148                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3231                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4346                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21438                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3635                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3635                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1418837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    222639121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1271041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    181729331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1271041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     95505444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1389278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    128463837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               633687929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1418837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1271041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1271041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1389278                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5350197                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         107447319                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              107447319                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         107447319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1418837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    222639121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1271041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    181729331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1271041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     95505444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1389278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    128463837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              741135248                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084840                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532485                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206222                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1278439                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194064                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299253                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8803                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319875                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16787788                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084840                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493317                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037464                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1525030                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632654                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91371                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      9268317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.221793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.245705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5672983     61.21%     61.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354366      3.82%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337098      3.64%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315852      3.41%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261268      2.82%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187423      2.02%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135574      1.46%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209490      2.26%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794263     19.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      9268317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.297064                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.616630                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476512                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1490423                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436378                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40794                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824207                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496547                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3886                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19947311                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10533                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824207                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657542                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1039446                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       171845                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289100                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286174                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19352034                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          468                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156718                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79088                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26832206                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90146609                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90146609                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10037068                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3566                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1841                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           699809                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1894212                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23567                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414232                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18038206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3455                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14605575                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23736                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5708903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17439013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          205                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      9268317                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.575861                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.823601                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3781322     40.80%     40.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1718873     18.55%     59.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1356225     14.63%     73.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818533      8.83%     82.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834990      9.01%     91.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378556      4.08%     95.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242571      2.62%     98.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67489      0.73%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69758      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      9268317                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63475     59.58%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20113     18.88%     78.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        22944     21.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12007959     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200417      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1546792     10.59%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848813      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14605575                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.406487                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             106532                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007294                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38609735                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23750766                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712107                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45932                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       661853                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          407                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234349                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824207                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         943335                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        19966                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18041662                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82662                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1894212                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016316                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1835                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         14034                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1439                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          210                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122653                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238252                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365092                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1468370                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240483                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303160                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019157                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834790                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.383329                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245304                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234479                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200252                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24879747                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.370752                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369789                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239195                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5803521                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3250                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205378                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8444110                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.449436                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.067561                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3856672     45.67%     45.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046525     24.24%     69.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849486     10.06%     79.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431441      5.11%     85.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451244      5.34%     90.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225583      2.67%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154794      1.83%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89200      1.06%     95.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339165      4.02%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8444110                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239195                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009341                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339165                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26147505                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36910155                       # The number of ROB writes
system.switch_cpus0.timesIdled                   7124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1116116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239195                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.038443                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.038443                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.962980                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.962980                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64941146                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475828                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18727425                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3241785                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2630003                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       220606                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1346523                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1280528                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          344432                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9549                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3395797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17869442                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3241785                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1624960                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3775285                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1161338                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        903278                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1671585                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       101778                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9010038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.445913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5234753     58.10%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          235853      2.62%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269444      2.99%     63.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          493705      5.48%     69.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          220936      2.45%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          339066      3.76%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          184345      2.05%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          158716      1.76%     79.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1873220     20.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9010038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.312177                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.720791                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3584218                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       852652                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3601852                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        37774                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        933539                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       552314                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2136                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21283439                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4971                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        933539                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3780081                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         200642                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       376943                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3439469                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       279357                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20459690                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         6248                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        150086                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        79951                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1930                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     28648549                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95302092                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95302092                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17627990                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11020521                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4325                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2605                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           711754                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1907565                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       974987                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13762                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       361484                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19215858                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15471045                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30743                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6479772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19417198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          852                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9010038                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.717090                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.911921                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3330364     36.96%     36.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1845316     20.48%     57.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1289095     14.31%     71.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       876091      9.72%     81.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       720578      8.00%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       396351      4.40%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       386962      4.29%     98.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88821      0.99%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        76460      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9010038                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         112055     77.11%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15725     10.82%     87.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17536     12.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12903125     83.40%     83.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       219051      1.42%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1705      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1541674      9.96%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       805490      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15471045                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.489830                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             145317                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009393                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40128184                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25700110                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15027224                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15616362                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        30783                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       744975                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246411                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        933539                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          87913                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10573                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19220193                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1907565                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       974987                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2597                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130055                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       127001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       257056                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15182079                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1438927                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       288962                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2215217                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2150522                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            776290                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.462004                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15038930                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15027224                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9839737                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27605401                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.447091                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356442                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10331948                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12689508                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6530752                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       223469                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8076499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.571164                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.143553                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3368195     41.70%     41.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2117296     26.22%     67.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       866680     10.73%     78.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       433536      5.37%     84.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       444346      5.50%     89.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       175906      2.18%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       192317      2.38%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        98356      1.22%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       379867      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8076499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10331948                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12689508                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1891163                       # Number of memory references committed
system.switch_cpus1.commit.loads              1162590                       # Number of loads committed
system.switch_cpus1.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1824237                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11432338                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258191                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       379867                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26916723                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39374911                       # The number of ROB writes
system.switch_cpus1.timesIdled                   7902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1374395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10331948                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12689508                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10331948                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.005080                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.005080                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.994946                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.994946                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68254502                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20774771                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19680982                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3470                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3582371                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2919842                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       237336                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1460178                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1391548                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          382693                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10567                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3687754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              19573031                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3582371                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1774241                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4100957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1281204                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        758178                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1810193                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       103185                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9587331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.358081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5486374     57.23%     57.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          285440      2.98%     60.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          297916      3.11%     63.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          471027      4.91%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          222396      2.32%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          314806      3.28%     73.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          212028      2.21%     76.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          156229      1.63%     77.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2141115     22.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9587331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.344975                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.884843                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3884353                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       707171                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3923233                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33360                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1039213                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       606552                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1230                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      23392253                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4549                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1039213                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         4080033                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         138113                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       315076                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3758807                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       256081                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      22550637                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           77                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        148730                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        75303                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     31566892                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    105141091                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    105141091                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19248130                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        12318720                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3871                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1978                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           672363                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2102251                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1085253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11512                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       319779                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          21138707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3891                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16780262                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30893                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      7296723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     22525533                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9587331                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.750254                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.929585                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3458084     36.07%     36.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2045381     21.33%     57.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1312631     13.69%     71.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       889501      9.28%     80.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       828766      8.64%     89.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       458123      4.78%     93.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       415610      4.33%     98.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        92103      0.96%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        87132      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9587331                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         126188     77.51%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18665     11.47%     88.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17941     11.02%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     14001495     83.44%     83.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       223237      1.33%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1894      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1661779      9.90%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       891857      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16780262                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.615905                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             162794                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009702                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     43341538                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     28439457                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16300494                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16943056                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        24327                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       842468                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       287695                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1039213                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          88960                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        15022                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     21142601                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52390                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2102251                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1085253                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1969                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         12076                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       142133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       134632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       276765                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16475669                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1552079                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       304589                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2409807                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2340037                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            857728                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.586574                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16312892                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16300494                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10699377                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         30426852                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.569705                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351643                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11216680                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13810568                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      7332053                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3858                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       239466                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8548118                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.615627                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.164758                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3395803     39.73%     39.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2363971     27.65%     67.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       940771     11.01%     78.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       471567      5.52%     83.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       432981      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       196238      2.30%     91.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       213688      2.50%     93.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109680      1.28%     95.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       423419      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8548118                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11216680                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13810568                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2057333                       # Number of memory references committed
system.switch_cpus2.commit.loads              1259780                       # Number of loads committed
system.switch_cpus2.commit.membars               1922                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1994001                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12441498                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       284767                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       423419                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            29267138                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           43325636                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5822                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 797102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11216680                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13810568                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11216680                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.925803                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.925803                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.080144                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.080144                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        73977424                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22597072                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       21530629                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3844                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                10384433                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3315607                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2699602                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       221922                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1364376                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1283093                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          350548                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9917                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3310226                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18318297                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3315607                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1633641                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4031490                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1193190                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1090506                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1620553                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        93632                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9399306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.411061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.275827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5367816     57.11%     57.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          353192      3.76%     60.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          286063      3.04%     63.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          693085      7.37%     71.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          183729      1.95%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          250563      2.67%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          173843      1.85%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          101183      1.08%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1989832     21.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9399306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.319286                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.764015                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3455028                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1075543                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3877041                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24936                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        966756                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       564110                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          345                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21943774                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1691                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        966756                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3707736                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         142725                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       565409                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3644156                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       372519                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      21170350                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          466                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        149744                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       120645                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     29603812                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     98849998                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     98849998                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18203004                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11400774                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4503                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2727                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1042038                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1989548                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1034762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21618                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       310296                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19997992                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4505                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15876778                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        32935                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6860755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     21138946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          878                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9399306                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.689144                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.890527                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3543194     37.70%     37.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1938986     20.63%     58.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1236325     13.15%     71.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       932146      9.92%     81.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       815224      8.67%     90.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       420553      4.47%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       363322      3.87%     98.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        71337      0.76%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78219      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9399306                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          94237     69.54%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20649     15.24%     84.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        20624     15.22%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13193893     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       221656      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1774      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1585923      9.99%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       873532      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15876778                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.528902                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             135513                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008535                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     41321306                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26863469                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15470163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16012291                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        60786                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       783720                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          399                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       261648                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        966756                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          86393                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9260                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     20002500                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        45364                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1989548                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1034762                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2698                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7258                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          221                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       134347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       126421                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       260768                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15625592                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1485924                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       251182                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2336676                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2201371                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            850752                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.504713                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15480607                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15470163                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10064018                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28596779                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.489746                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351928                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10666987                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13110924                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6891665                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3627                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       225610                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8432550                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.554799                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.124904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3514048     41.67%     41.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2226556     26.40%     68.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       899832     10.67%     78.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       517227      6.13%     84.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       412041      4.89%     89.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       171629      2.04%     91.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       201393      2.39%     94.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100236      1.19%     95.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       389588      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8432550                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10666987                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13110924                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1978935                       # Number of memory references committed
system.switch_cpus3.commit.loads              1205825                       # Number of loads committed
system.switch_cpus3.commit.membars               1802                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1880707                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11816994                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       267315                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       389588                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            28045369                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           40972591                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 985127                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10666987                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13110924                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10666987                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.973511                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.973511                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.027209                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.027209                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        70301880                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21362627                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       20238745                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3622                       # number of misc regfile writes
system.l20.replacements                          7597                       # number of replacements
system.l20.tagsinuse                       511.744959                       # Cycle average of tags in use
system.l20.total_refs                            4471                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8109                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.551363                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.433757                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.890500                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   483.113665                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            21.307037                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008660                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005646                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.943581                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.041615                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999502                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2934                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2935                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             872                       # number of Writeback hits
system.l20.Writeback_hits::total                  872                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           18                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2952                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2953                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2952                       # number of overall hits
system.l20.overall_hits::total                   2953                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         7502                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 7550                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           30                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 30                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         7532                       # number of demand (read+write) misses
system.l20.demand_misses::total                  7580                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         7532                       # number of overall misses
system.l20.overall_misses::total                 7580                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     10158291                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1250512021                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1260670312                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      4659406                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      4659406                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     10158291                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1255171427                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1265329718                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     10158291                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1255171427                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1265329718                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10436                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10485                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          872                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              872                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10484                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10533                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10484                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10533                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.718858                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.720076                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.625000                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.625000                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.718428                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.719643                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.979592                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.718428                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.719643                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 211631.062500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166690.485337                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166976.200265                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 155313.533333                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 155313.533333                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 211631.062500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166645.170871                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166930.041953                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 211631.062500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166645.170871                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166930.041953                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 720                       # number of writebacks
system.l20.writebacks::total                      720                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         7502                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            7550                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           30                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            30                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         7532                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             7580                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         7532                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            7580                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      9611409                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1165120819                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1174732228                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      4317814                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      4317814                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      9611409                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1169438633                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1179050042                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      9611409                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1169438633                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1179050042                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.718858                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.720076                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.718428                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.719643                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.979592                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.718428                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.719643                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 200237.687500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155308.027059                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155593.672583                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 143927.133333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 143927.133333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 200237.687500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155262.696893                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155547.498945                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 200237.687500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155262.696893                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155547.498945                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6208                       # number of replacements
system.l21.tagsinuse                       511.600152                       # Cycle average of tags in use
system.l21.total_refs                            3036                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6720                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.451786                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            6.400440                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.651324                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   465.644478                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            34.903910                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012501                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009085                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.909462                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.068172                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999219                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1624                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1626                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             845                       # number of Writeback hits
system.l21.Writeback_hits::total                  845                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           43                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   43                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1667                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1669                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1667                       # number of overall hits
system.l21.overall_hits::total                   1669                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6129                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6172                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           21                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 21                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6150                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6193                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6150                       # number of overall misses
system.l21.overall_misses::total                 6193                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      9123469                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1003370040                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1012493509                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      3826145                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      3826145                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      9123469                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1007196185                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1016319654                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      9123469                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1007196185                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1016319654                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7753                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7798                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          845                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              845                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           64                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7817                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7862                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7817                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7862                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.790533                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.791485                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.328125                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.328125                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.786747                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.787713                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.786747                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.787713                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 212173.697674                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 163708.604993                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 164046.258749                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 182197.380952                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 182197.380952                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 212173.697674                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 163771.737398                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 164107.807848                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 212173.697674                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 163771.737398                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 164107.807848                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 658                       # number of writebacks
system.l21.writebacks::total                      658                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            2                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 2                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  2                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            2                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 2                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6127                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6170                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            21                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6148                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6191                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6148                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6191                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      8620630                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    930551167                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    939171797                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      3577811                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      3577811                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      8620630                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    934128978                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    942749608                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      8620630                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    934128978                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    942749608                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.790275                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.791229                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.328125                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.328125                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.786491                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.787459                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.786491                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.787459                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200479.767442                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151877.128611                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 152215.850405                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 170371.952381                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 170371.952381                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 200479.767442                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 151940.302212                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 152277.436278                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 200479.767442                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 151940.302212                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 152277.436278                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3293                       # number of replacements
system.l22.tagsinuse                       511.388330                       # Cycle average of tags in use
system.l22.total_refs                            6285                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3805                       # Sample count of references to valid blocks.
system.l22.avg_refs                          1.651774                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            7.405930                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.752918                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   437.725885                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            61.503596                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.014465                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.009283                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.854933                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.120124                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998805                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1725                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1727                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1046                       # number of Writeback hits
system.l22.Writeback_hits::total                 1046                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           56                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1781                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1783                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1781                       # number of overall hits
system.l22.overall_hits::total                   1783                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3231                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3274                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3231                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3274                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3231                       # number of overall misses
system.l22.overall_misses::total                 3274                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      8874688                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    475179293                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      484053981                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      8874688                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    475179293                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       484053981                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      8874688                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    475179293                       # number of overall miss cycles
system.l22.overall_miss_latency::total      484053981                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4956                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5001                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1046                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1046                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           56                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5012                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5057                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5012                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5057                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.651937                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.654669                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.644653                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.647419                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.644653                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.647419                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 206388.093023                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 147068.800062                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 147847.886683                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 206388.093023                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 147068.800062                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 147847.886683                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 206388.093023                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 147068.800062                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 147847.886683                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 793                       # number of writebacks
system.l22.writebacks::total                      793                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3231                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3274                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3231                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3274                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3231                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3274                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      8384592                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    438376351                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    446760943                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      8384592                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    438376351                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    446760943                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      8384592                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    438376351                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    446760943                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.651937                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.654669                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.644653                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.647419                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.644653                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.647419                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 194990.511628                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 135678.226865                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 136457.221442                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 194990.511628                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 135678.226865                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 136457.221442                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 194990.511628                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 135678.226865                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 136457.221442                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4441                       # number of replacements
system.l23.tagsinuse                       511.532859                       # Cycle average of tags in use
system.l23.total_refs                            4037                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4952                       # Sample count of references to valid blocks.
system.l23.avg_refs                          0.815226                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.322192                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.725472                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   466.533096                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            29.952098                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022114                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007276                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.911197                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.058500                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999088                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1575                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1576                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1785                       # number of Writeback hits
system.l23.Writeback_hits::total                 1785                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           58                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   58                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1633                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1634                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1633                       # number of overall hits
system.l23.overall_hits::total                   1634                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4345                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4392                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4346                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4393                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4346                       # number of overall misses
system.l23.overall_misses::total                 4393                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13625326                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    660681636                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      674306962                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        66591                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        66591                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13625326                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    660748227                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       674373553                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13625326                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    660748227                       # number of overall miss cycles
system.l23.overall_miss_latency::total      674373553                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           48                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5920                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5968                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1785                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1785                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           59                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               59                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           48                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5979                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6027                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           48                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5979                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6027                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.979167                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.733953                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.735925                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.016949                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.016949                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.979167                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.726877                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.728887                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.979167                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.726877                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.728887                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 289900.553191                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 152055.612428                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 153530.729053                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        66591                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        66591                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 289900.553191                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 152035.947308                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 153510.938539                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 289900.553191                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 152035.947308                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 153510.938539                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1464                       # number of writebacks
system.l23.writebacks::total                     1464                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           47                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4345                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4392                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           47                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4346                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4393                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           47                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4346                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4393                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     13088416                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    611060967                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    624149383                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        55261                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        55261                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     13088416                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    611116228                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    624204644                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     13088416                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    611116228                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    624204644                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.979167                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.733953                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.735925                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.016949                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.979167                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.726877                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.728887                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.979167                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.726877                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.728887                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 278476.936170                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 140635.435443                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 142110.515255                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        55261                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        55261                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 278476.936170                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 140615.791072                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 142090.745277                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 278476.936170                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 140615.791072                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 142090.745277                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               582.068678                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641274                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   590                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1697697.074576                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.728144                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.340534                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.070077                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.932802                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632580                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632580                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632580                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632580                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632580                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632580                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     14654573                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14654573                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     14654573                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14654573                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     14654573                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14654573                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632654                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632654                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632654                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632654                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198034.770270                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198034.770270                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198034.770270                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198034.770270                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198034.770270                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198034.770270                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     10215056                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     10215056                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     10215056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     10215056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     10215056                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     10215056                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 208470.530612                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 208470.530612                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 208470.530612                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 208470.530612                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 208470.530612                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 208470.530612                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10484                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372648                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10740                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16235.814525                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.383061                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.616939                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899934                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100066                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127976                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127976                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778457                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778457                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1689                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1689                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1620                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906433                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906433                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906433                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906433                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        40922                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        40922                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          188                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          188                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        41110                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         41110                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        41110                       # number of overall misses
system.cpu0.dcache.overall_misses::total        41110                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5073460842                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5073460842                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18746597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18746597                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5092207439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5092207439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5092207439                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5092207439                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1168898                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1168898                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1947543                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1947543                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1947543                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1947543                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035009                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035009                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000241                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021109                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021109                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021109                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021109                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123978.809491                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123978.809491                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99715.941489                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99715.941489                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 123867.853053                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 123867.853053                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 123867.853053                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 123867.853053                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu0.dcache.writebacks::total              872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        30486                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        30486                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          140                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        30626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        30626                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30626                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10436                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10436                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10484                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10484                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1278704276                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1278704276                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4843109                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4843109                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1283547385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1283547385                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1283547385                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1283547385                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005383                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005383                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005383                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005383                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122528.198160                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122528.198160                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 100898.104167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 100898.104167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122429.166826                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122429.166826                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122429.166826                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122429.166826                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.102221                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006715773                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947225.866538                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.102221                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067472                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823882                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1671527                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1671527                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1671527                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1671527                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1671527                       # number of overall hits
system.cpu1.icache.overall_hits::total        1671527                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     12656673                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12656673                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     12656673                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12656673                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     12656673                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12656673                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1671585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1671585                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1671585                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1671585                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1671585                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1671585                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 218218.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 218218.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 218218.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 218218.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 218218.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 218218.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      9217888                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9217888                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      9217888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9217888                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      9217888                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9217888                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 204841.955556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 204841.955556                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 204841.955556                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7817                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165403913                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8073                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              20488.531277                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.687854                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.312146                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.889406                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.110594                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1119329                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1119329                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       724806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        724806                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2525                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2525                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1735                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1735                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1844135                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1844135                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1844135                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1844135                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17143                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17143                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          223                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          223                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17366                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17366                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17366                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17366                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2350999990                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2350999990                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     18384382                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18384382                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2369384372                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2369384372                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2369384372                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2369384372                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1136472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1136472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       725029                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       725029                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1861501                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1861501                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1861501                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1861501                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015084                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015084                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009329                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009329                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009329                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009329                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137140.523246                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137140.523246                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82441.174888                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82441.174888                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136438.118853                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136438.118853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136438.118853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136438.118853                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          845                       # number of writebacks
system.cpu1.dcache.writebacks::total              845                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9390                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9390                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          159                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9549                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9549                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9549                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7753                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7753                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7817                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7817                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1024174400                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1024174400                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4567485                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4567485                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1028741885                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1028741885                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1028741885                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1028741885                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004199                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 132100.399845                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 132100.399845                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71366.953125                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71366.953125                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 131603.157861                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 131603.157861                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 131603.157861                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 131603.157861                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.889245                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004858695                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1981969.812623                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.889245                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065528                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805912                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1810132                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1810132                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1810132                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1810132                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1810132                       # number of overall hits
system.cpu2.icache.overall_hits::total        1810132                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total           61                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     11826376                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11826376                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     11826376                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11826376                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     11826376                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11826376                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1810193                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1810193                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1810193                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1810193                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1810193                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1810193                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 193875.016393                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 193875.016393                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 193875.016393                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 193875.016393                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 193875.016393                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 193875.016393                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8965555                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8965555                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8965555                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8965555                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8965555                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8965555                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 199234.555556                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 199234.555556                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 199234.555556                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 199234.555556                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 199234.555556                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 199234.555556                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5012                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               154017244                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5268                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              29236.378891                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.939015                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.060985                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886481                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113519                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1213489                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1213489                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       793516                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        793516                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1923                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1923                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1922                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2007005                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2007005                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2007005                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2007005                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        13382                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13382                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          175                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13557                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13557                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13557                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13557                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1651409009                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1651409009                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5417907                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5417907                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1656826916                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1656826916                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1656826916                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1656826916                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1226871                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1226871                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       793691                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       793691                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2020562                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2020562                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2020562                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2020562                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010907                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010907                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006710                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006710                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006710                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006710                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 123405.246525                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 123405.246525                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 30959.468571                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 30959.468571                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 122211.913845                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122211.913845                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 122211.913845                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122211.913845                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1046                       # number of writebacks
system.cpu2.dcache.writebacks::total             1046                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8426                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8426                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8545                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8545                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8545                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8545                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4956                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4956                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5012                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5012                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    494299702                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    494299702                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1170261                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1170261                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    495469963                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    495469963                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    495469963                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    495469963                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004040                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004040                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002480                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002480                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002480                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002480                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99737.631558                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99737.631558                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 20897.517857                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20897.517857                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 98856.736433                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98856.736433                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 98856.736433                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98856.736433                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.171477                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004837144                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1924975.371648                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    44.171477                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.070788                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830403                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1620480                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1620480                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1620480                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1620480                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1620480                       # number of overall hits
system.cpu3.icache.overall_hits::total        1620480                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           73                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           73                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           73                       # number of overall misses
system.cpu3.icache.overall_misses::total           73                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     20294080                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     20294080                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     20294080                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     20294080                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     20294080                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     20294080                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1620553                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1620553                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1620553                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1620553                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1620553                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1620553                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 278001.095890                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 278001.095890                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 278001.095890                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 278001.095890                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 278001.095890                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 278001.095890                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           25                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           25                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           48                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           48                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           48                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13701849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13701849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13701849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13701849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13701849                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13701849                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 285455.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 285455.187500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 285455.187500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 285455.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 285455.187500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 285455.187500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5979                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158312728                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6235                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              25390.974820                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.415000                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.585000                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884434                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115566                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1126490                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1126490                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       768767                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        768767                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2059                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2059                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1811                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1811                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1895257                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1895257                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1895257                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1895257                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16278                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16278                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          536                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          536                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16814                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16814                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16814                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16814                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2226497573                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2226497573                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     63624726                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     63624726                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2290122299                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2290122299                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2290122299                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2290122299                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1142768                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1142768                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       769303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       769303                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1912071                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1912071                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1912071                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1912071                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014244                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014244                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000697                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000697                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008794                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008794                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008794                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008794                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 136779.553569                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 136779.553569                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 118702.847015                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 118702.847015                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 136203.300761                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136203.300761                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 136203.300761                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136203.300761                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       181178                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        90589                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1785                       # number of writebacks
system.cpu3.dcache.writebacks::total             1785                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10358                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10358                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          477                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          477                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10835                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10835                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10835                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10835                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5920                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5920                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5979                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5979                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5979                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5979                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    682132113                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    682132113                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1023156                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1023156                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    683155269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    683155269                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    683155269                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    683155269                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005180                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003127                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003127                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003127                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003127                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 115225.019088                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115225.019088                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 17341.627119                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 17341.627119                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114259.118414                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114259.118414                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114259.118414                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114259.118414                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
