// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Matrix_Vector_Activa_6 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read,
        reps_out_din,
        reps_out_full_n,
        reps_out_write,
        weights5_m_weights_V_address0,
        weights5_m_weights_V_ce0,
        weights5_m_weights_V_q0,
        threshs5_m_threshold_address0,
        threshs5_m_threshold_ce0,
        threshs5_m_threshold_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state8 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [0:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;
output  [31:0] reps_out_din;
input   reps_out_full_n;
output   reps_out_write;
output  [14:0] weights5_m_weights_V_address0;
output   weights5_m_weights_V_ce0;
input  [31:0] weights5_m_weights_V_q0;
output  [7:0] threshs5_m_threshold_address0;
output   threshs5_m_threshold_ce0;
input  [15:0] threshs5_m_threshold_q0;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg out_V_V_write;
reg reps_read;
reg reps_out_write;
reg weights5_m_weights_V_ce0;
reg threshs5_m_threshold_ce0;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_i_reg_3433;
reg   [0:0] tmp_i_1030_reg_3442;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] tmp_41_i_reg_3460;
reg   [0:0] tmp_41_i_reg_3460_pp0_iter4_reg;
reg    reps_blk_n;
reg    reps_out_blk_n;
reg   [31:0] i_i_reg_619;
wire   [31:0] tmp_i_fu_798_p2;
reg   [31:0] tmp_i_reg_3428;
reg    ap_block_state1;
wire   [0:0] exitcond_i_fu_814_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op202_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_fu_819_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_i_1030_fu_828_p2;
wire   [6:0] tmp_1189_fu_837_p1;
reg   [6:0] tmp_1189_reg_3446;
wire   [6:0] tmp_1188_fu_841_p1;
reg   [6:0] tmp_1188_reg_3451;
wire   [0:0] tmp_39_i_fu_848_p2;
reg   [0:0] tmp_39_i_reg_3455;
reg   [0:0] tmp_39_i_reg_3455_pp0_iter1_reg;
reg   [0:0] tmp_39_i_reg_3455_pp0_iter2_reg;
reg   [0:0] tmp_39_i_reg_3455_pp0_iter3_reg;
wire   [0:0] tmp_41_i_fu_860_p2;
reg   [0:0] tmp_41_i_reg_3460_pp0_iter1_reg;
reg   [0:0] tmp_41_i_reg_3460_pp0_iter2_reg;
reg   [0:0] tmp_41_i_reg_3460_pp0_iter3_reg;
wire   [0:0] tmp_43_i_fu_885_p2;
reg   [0:0] tmp_43_i_reg_3469;
wire   [31:0] inElem_V_3_fu_1120_p74;
reg   [15:0] threshs5_m_threshold_2_reg_3560;
reg   [15:0] threshs5_m_threshold_2_reg_3560_pp0_iter2_reg;
reg   [15:0] threshs5_m_threshold_2_reg_3560_pp0_iter3_reg;
reg   [15:0] threshs5_m_threshold_2_reg_3560_pp0_iter4_reg;
wire   [0:0] tmp_139_14_i_fu_2154_p2;
reg   [0:0] tmp_139_14_i_reg_3565;
wire   [0:0] tmp_139_15_i_fu_2182_p2;
reg   [0:0] tmp_139_15_i_reg_3570;
wire   [0:0] tmp_139_16_i_fu_2210_p2;
reg   [0:0] tmp_139_16_i_reg_3575;
wire   [0:0] tmp_139_17_i_fu_2238_p2;
reg   [0:0] tmp_139_17_i_reg_3580;
wire   [0:0] tmp_139_18_i_fu_2266_p2;
reg   [0:0] tmp_139_18_i_reg_3585;
wire   [0:0] tmp_139_19_i_fu_2294_p2;
reg   [0:0] tmp_139_19_i_reg_3590;
wire   [0:0] tmp_139_21_i_fu_2354_p2;
reg   [0:0] tmp_139_21_i_reg_3595;
wire   [0:0] tmp_139_22_i_fu_2382_p2;
reg   [0:0] tmp_139_22_i_reg_3600;
wire   [0:0] tmp_139_23_i_fu_2410_p2;
reg   [0:0] tmp_139_23_i_reg_3605;
wire   [0:0] tmp_139_24_i_fu_2438_p2;
reg   [0:0] tmp_139_24_i_reg_3610;
wire   [0:0] tmp_139_25_i_fu_2466_p2;
reg   [0:0] tmp_139_25_i_reg_3615;
wire   [0:0] tmp_139_26_i_fu_2494_p2;
reg   [0:0] tmp_139_26_i_reg_3620;
wire   [0:0] tmp_139_27_i_fu_2522_p2;
reg   [0:0] tmp_139_27_i_reg_3625;
reg   [0:0] tmp_139_27_i_reg_3625_pp0_iter3_reg;
wire   [0:0] tmp_139_28_i_fu_2550_p2;
reg   [0:0] tmp_139_28_i_reg_3630;
reg   [0:0] tmp_139_28_i_reg_3630_pp0_iter3_reg;
wire   [0:0] tmp_139_29_i_fu_2578_p2;
reg   [0:0] tmp_139_29_i_reg_3635;
reg   [0:0] tmp_139_29_i_reg_3635_pp0_iter3_reg;
wire   [1:0] tmp152_fu_2616_p2;
reg   [1:0] tmp152_reg_3640;
wire   [1:0] tmp153_fu_2622_p2;
reg   [1:0] tmp153_reg_3645;
wire   [1:0] tmp155_fu_2628_p2;
reg   [1:0] tmp155_reg_3650;
wire   [1:0] tmp156_fu_2634_p2;
reg   [1:0] tmp156_reg_3655;
wire   [1:0] tmp159_fu_2640_p2;
reg   [1:0] tmp159_reg_3660;
wire   [1:0] tmp160_fu_2646_p2;
reg   [1:0] tmp160_reg_3665;
wire   [1:0] tmp162_fu_2652_p2;
reg   [1:0] tmp162_reg_3670;
wire   [1:0] tmp163_fu_2664_p2;
reg   [1:0] tmp163_reg_3675;
wire   [2:0] tmp139_fu_2726_p2;
reg   [2:0] tmp139_reg_3680;
wire   [3:0] tmp142_fu_2792_p2;
reg   [3:0] tmp142_reg_3685;
wire   [4:0] tmp149_fu_2882_p2;
reg   [4:0] tmp149_reg_3690;
wire   [15:0] accu_0_V_fu_2950_p2;
reg   [15:0] accu_0_V_reg_3695;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire   [31:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_630;
reg   [31:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_630;
reg   [31:0] ap_phi_reg_pp0_iter2_act_m_val_V_reg_630;
wire   [63:0] tmp_42_i_fu_874_p1;
wire   [63:0] tmp_40_i_fu_1632_p1;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] accu_V_0_i_fu_262;
reg   [31:0] tile_assign_fu_266;
wire   [31:0] tile_fu_1637_p2;
wire   [31:0] tile_1_fu_1648_p3;
reg   [31:0] sf_3_fu_270;
wire   [31:0] sf_fu_854_p2;
reg   [31:0] tmp_V_fu_274;
reg   [31:0] tmp_V_101_fu_278;
reg   [31:0] tmp_V_102_fu_282;
reg   [31:0] tmp_V_103_fu_286;
reg   [31:0] tmp_V_104_fu_290;
reg   [31:0] tmp_V_105_fu_294;
reg   [31:0] tmp_V_106_fu_298;
reg   [31:0] tmp_V_107_fu_302;
reg   [31:0] tmp_V_108_fu_306;
reg   [31:0] tmp_V_109_fu_310;
reg   [31:0] tmp_V_110_fu_314;
reg   [31:0] tmp_V_111_fu_318;
reg   [31:0] tmp_V_112_fu_322;
reg   [31:0] tmp_V_113_fu_326;
reg   [31:0] tmp_V_114_fu_330;
reg   [31:0] tmp_V_115_fu_334;
reg   [31:0] tmp_V_116_fu_338;
reg   [31:0] tmp_V_117_fu_342;
reg   [31:0] tmp_V_118_fu_346;
reg   [31:0] tmp_V_119_fu_350;
reg   [31:0] tmp_V_120_fu_354;
reg   [31:0] tmp_V_121_fu_358;
reg   [31:0] tmp_V_122_fu_362;
reg   [31:0] tmp_V_123_fu_366;
reg   [31:0] tmp_V_124_fu_370;
reg   [31:0] tmp_V_125_fu_374;
reg   [31:0] tmp_V_126_fu_378;
reg   [31:0] tmp_V_127_fu_382;
reg   [31:0] tmp_V_128_fu_386;
reg   [31:0] tmp_V_129_fu_390;
reg   [31:0] tmp_V_130_fu_394;
reg   [31:0] tmp_V_131_fu_398;
reg   [31:0] tmp_V_132_fu_402;
reg   [31:0] tmp_V_133_fu_406;
reg   [31:0] tmp_V_134_fu_410;
reg   [31:0] tmp_V_135_fu_414;
reg   [31:0] tmp_V_136_fu_418;
reg   [31:0] tmp_V_137_fu_422;
reg   [31:0] tmp_V_138_fu_426;
reg   [31:0] tmp_V_139_fu_430;
reg   [31:0] tmp_V_140_fu_434;
reg   [31:0] tmp_V_141_fu_438;
reg   [31:0] tmp_V_142_fu_442;
reg   [31:0] tmp_V_143_fu_446;
reg   [31:0] tmp_V_144_fu_450;
reg   [31:0] tmp_V_145_fu_454;
reg   [31:0] tmp_V_146_fu_458;
reg   [31:0] tmp_V_147_fu_462;
reg   [31:0] tmp_V_148_fu_466;
reg   [31:0] tmp_V_149_fu_470;
reg   [31:0] tmp_V_150_fu_474;
reg   [31:0] tmp_V_151_fu_478;
reg   [31:0] tmp_V_152_fu_482;
reg   [31:0] tmp_V_153_fu_486;
reg   [31:0] tmp_V_154_fu_490;
reg   [31:0] tmp_V_155_fu_494;
reg   [31:0] tmp_V_156_fu_498;
reg   [31:0] tmp_V_157_fu_502;
reg   [31:0] tmp_V_158_fu_506;
reg   [31:0] tmp_V_159_fu_510;
reg   [31:0] tmp_V_160_fu_514;
reg   [31:0] tmp_V_161_fu_518;
reg   [31:0] tmp_V_162_fu_522;
reg   [31:0] tmp_V_163_fu_526;
reg   [31:0] tmp_V_164_fu_530;
reg   [31:0] tmp_V_165_fu_534;
reg   [31:0] tmp_V_166_fu_538;
reg   [31:0] tmp_V_167_fu_542;
reg   [31:0] tmp_V_168_fu_546;
reg   [31:0] tmp_V_169_fu_550;
reg   [31:0] tmp_V_170_fu_554;
reg   [31:0] tmp_V_171_fu_558;
reg   [31:0] nf_assign_fu_562;
wire   [31:0] nf_1_fu_891_p3;
wire   [31:0] tmp_1186_fu_786_p2;
wire   [31:0] tmp_1187_fu_792_p2;
wire   [31:0] nf_fu_879_p2;
wire   [0:0] tmp_1191_fu_1664_p1;
wire   [0:0] tmp_1190_fu_1660_p1;
wire   [0:0] tmp_fu_1668_p2;
wire   [0:0] tmp_139_i_fu_1674_p2;
wire   [0:0] tmp_1193_fu_1692_p3;
wire   [0:0] tmp_1192_fu_1684_p3;
wire   [0:0] tmp73_fu_1700_p2;
wire   [0:0] tmp_139_1_i_fu_1706_p2;
wire   [0:0] tmp_1195_fu_1724_p3;
wire   [0:0] tmp_1194_fu_1716_p3;
wire   [0:0] tmp74_fu_1732_p2;
wire   [0:0] tmp_139_2_i_fu_1738_p2;
wire   [0:0] tmp_1197_fu_1756_p3;
wire   [0:0] tmp_1196_fu_1748_p3;
wire   [0:0] tmp75_fu_1764_p2;
wire   [0:0] tmp_139_3_i_fu_1770_p2;
wire   [0:0] tmp_1199_fu_1788_p3;
wire   [0:0] tmp_1198_fu_1780_p3;
wire   [0:0] tmp76_fu_1796_p2;
wire   [0:0] tmp_139_4_i_fu_1802_p2;
wire   [0:0] tmp_1201_fu_1820_p3;
wire   [0:0] tmp_1200_fu_1812_p3;
wire   [0:0] tmp77_fu_1828_p2;
wire   [0:0] tmp_139_5_i_fu_1834_p2;
wire   [0:0] tmp_1203_fu_1852_p3;
wire   [0:0] tmp_1202_fu_1844_p3;
wire   [0:0] tmp78_fu_1860_p2;
wire   [0:0] tmp_139_6_i_fu_1866_p2;
wire   [0:0] tmp_1205_fu_1884_p3;
wire   [0:0] tmp_1204_fu_1876_p3;
wire   [0:0] tmp79_fu_1892_p2;
wire   [0:0] tmp_139_7_i_fu_1898_p2;
wire   [0:0] tmp_1207_fu_1916_p3;
wire   [0:0] tmp_1206_fu_1908_p3;
wire   [0:0] tmp80_fu_1924_p2;
wire   [0:0] tmp_139_8_i_fu_1930_p2;
wire   [0:0] tmp_1209_fu_1948_p3;
wire   [0:0] tmp_1208_fu_1940_p3;
wire   [0:0] tmp81_fu_1956_p2;
wire   [0:0] tmp_139_9_i_fu_1962_p2;
wire   [0:0] tmp_1211_fu_1980_p3;
wire   [0:0] tmp_1210_fu_1972_p3;
wire   [0:0] tmp82_fu_1988_p2;
wire   [0:0] tmp_139_i_1040_fu_1994_p2;
wire   [0:0] tmp_1213_fu_2012_p3;
wire   [0:0] tmp_1212_fu_2004_p3;
wire   [0:0] tmp83_fu_2020_p2;
wire   [0:0] tmp_139_10_i_fu_2026_p2;
wire   [0:0] tmp_1215_fu_2044_p3;
wire   [0:0] tmp_1214_fu_2036_p3;
wire   [0:0] tmp84_fu_2052_p2;
wire   [0:0] tmp_139_11_i_fu_2058_p2;
wire   [0:0] tmp_1217_fu_2076_p3;
wire   [0:0] tmp_1216_fu_2068_p3;
wire   [0:0] tmp85_fu_2084_p2;
wire   [0:0] tmp_139_12_i_fu_2090_p2;
wire   [0:0] tmp_1219_fu_2108_p3;
wire   [0:0] tmp_1218_fu_2100_p3;
wire   [0:0] tmp86_fu_2116_p2;
wire   [0:0] tmp_139_13_i_fu_2122_p2;
wire   [0:0] tmp_1221_fu_2140_p3;
wire   [0:0] tmp_1220_fu_2132_p3;
wire   [0:0] tmp87_fu_2148_p2;
wire   [0:0] tmp_1223_fu_2168_p3;
wire   [0:0] tmp_1222_fu_2160_p3;
wire   [0:0] tmp88_fu_2176_p2;
wire   [0:0] tmp_1225_fu_2196_p3;
wire   [0:0] tmp_1224_fu_2188_p3;
wire   [0:0] tmp89_fu_2204_p2;
wire   [0:0] tmp_1227_fu_2224_p3;
wire   [0:0] tmp_1226_fu_2216_p3;
wire   [0:0] tmp90_fu_2232_p2;
wire   [0:0] tmp_1229_fu_2252_p3;
wire   [0:0] tmp_1228_fu_2244_p3;
wire   [0:0] tmp91_fu_2260_p2;
wire   [0:0] tmp_1231_fu_2280_p3;
wire   [0:0] tmp_1230_fu_2272_p3;
wire   [0:0] tmp92_fu_2288_p2;
wire   [0:0] tmp_1233_fu_2308_p3;
wire   [0:0] tmp_1232_fu_2300_p3;
wire   [0:0] tmp93_fu_2316_p2;
wire   [0:0] tmp_139_20_i_fu_2322_p2;
wire   [0:0] tmp_1235_fu_2340_p3;
wire   [0:0] tmp_1234_fu_2332_p3;
wire   [0:0] tmp94_fu_2348_p2;
wire   [0:0] tmp_1237_fu_2368_p3;
wire   [0:0] tmp_1236_fu_2360_p3;
wire   [0:0] tmp95_fu_2376_p2;
wire   [0:0] tmp_1239_fu_2396_p3;
wire   [0:0] tmp_1238_fu_2388_p3;
wire   [0:0] tmp96_fu_2404_p2;
wire   [0:0] tmp_1241_fu_2424_p3;
wire   [0:0] tmp_1240_fu_2416_p3;
wire   [0:0] tmp97_fu_2432_p2;
wire   [0:0] tmp_1243_fu_2452_p3;
wire   [0:0] tmp_1242_fu_2444_p3;
wire   [0:0] tmp98_fu_2460_p2;
wire   [0:0] tmp_1245_fu_2480_p3;
wire   [0:0] tmp_1244_fu_2472_p3;
wire   [0:0] tmp99_fu_2488_p2;
wire   [0:0] tmp_1247_fu_2508_p3;
wire   [0:0] tmp_1246_fu_2500_p3;
wire   [0:0] tmp100_fu_2516_p2;
wire   [0:0] tmp_1249_fu_2536_p3;
wire   [0:0] tmp_1248_fu_2528_p3;
wire   [0:0] tmp101_fu_2544_p2;
wire   [0:0] tmp_1251_fu_2564_p3;
wire   [0:0] tmp_1250_fu_2556_p3;
wire   [0:0] tmp102_fu_2572_p2;
wire   [0:0] tmp_1253_fu_2592_p3;
wire   [0:0] tmp_1252_fu_2584_p3;
wire   [0:0] tmp133_fu_2600_p2;
wire   [0:0] tmp_139_30_i_fu_2606_p2;
wire   [1:0] tmp_140_i_cast_fu_1680_p1;
wire   [1:0] tmp_140_20_i_cast_fu_2328_p1;
wire   [1:0] tmp_140_1_i_cast_fu_1712_p1;
wire   [1:0] tmp_140_2_i_cast_fu_1744_p1;
wire   [1:0] tmp_140_3_i_cast_fu_1776_p1;
wire   [1:0] tmp_140_4_i_cast_fu_1808_p1;
wire   [1:0] tmp_140_5_i_cast_fu_1840_p1;
wire   [1:0] tmp_140_6_i_cast_fu_1872_p1;
wire   [1:0] tmp_140_7_i_cast_fu_1904_p1;
wire   [1:0] tmp_140_8_i_cast_fu_1936_p1;
wire   [1:0] tmp_140_9_i_cast_fu_1968_p1;
wire   [1:0] tmp_140_i_cast_1041_fu_2000_p1;
wire   [1:0] tmp_140_10_i_cast_fu_2032_p1;
wire   [1:0] tmp_140_11_i_cast_fu_2064_p1;
wire   [1:0] tmp_140_30_i_cast_fu_2612_p1;
wire   [1:0] tmp_140_12_i_cast_fu_2096_p1;
wire   [1:0] tmp_140_13_i_cast_fu_2128_p1;
wire   [1:0] tmp164_fu_2658_p2;
wire   [1:0] tmp_140_23_i_cast_fu_2694_p1;
wire   [1:0] tmp_140_26_i_cast_fu_2703_p1;
wire   [1:0] tmp140_fu_2706_p2;
wire   [1:0] tmp_140_25_i_cast_fu_2700_p1;
wire   [1:0] tmp_140_22_i_cast_fu_2691_p1;
wire   [1:0] tmp141_fu_2716_p2;
wire   [2:0] tmp140_cast_fu_2712_p1;
wire   [2:0] tmp141_cast_fu_2722_p1;
wire   [1:0] tmp_140_15_i_cast_fu_2673_p1;
wire   [1:0] tmp_140_24_i_cast_fu_2697_p1;
wire   [1:0] tmp144_fu_2732_p2;
wire   [1:0] tmp_140_17_i_cast_fu_2679_p1;
wire   [1:0] tmp_140_14_i_cast_fu_2670_p1;
wire   [1:0] tmp145_fu_2742_p2;
wire   [2:0] tmp144_cast_fu_2738_p1;
wire   [2:0] tmp145_cast_fu_2748_p1;
wire   [2:0] tmp143_fu_2752_p2;
wire   [1:0] tmp_140_19_i_cast_fu_2685_p1;
wire   [1:0] tmp_140_16_i_cast_fu_2676_p1;
wire   [1:0] tmp147_fu_2762_p2;
wire   [1:0] tmp_140_21_i_cast_fu_2688_p1;
wire   [1:0] tmp_140_18_i_cast_fu_2682_p1;
wire   [1:0] tmp148_fu_2772_p2;
wire   [2:0] tmp147_cast_fu_2768_p1;
wire   [2:0] tmp148_cast_fu_2778_p1;
wire   [2:0] tmp146_fu_2782_p2;
wire   [3:0] tmp143_cast_fu_2758_p1;
wire   [3:0] tmp146_cast_fu_2788_p1;
wire   [2:0] tmp152_cast_fu_2798_p1;
wire   [2:0] tmp153_cast_fu_2801_p1;
wire   [2:0] tmp151_fu_2804_p2;
wire   [2:0] tmp155_cast_fu_2814_p1;
wire   [2:0] tmp156_cast_fu_2817_p1;
wire   [2:0] tmp154_fu_2820_p2;
wire   [3:0] tmp151_cast_fu_2810_p1;
wire   [3:0] tmp154_cast_fu_2826_p1;
wire   [3:0] tmp150_fu_2830_p2;
wire   [2:0] tmp159_cast_fu_2840_p1;
wire   [2:0] tmp160_cast_fu_2843_p1;
wire   [2:0] tmp158_fu_2846_p2;
wire   [2:0] tmp162_cast_fu_2856_p1;
wire   [2:0] tmp163_cast_fu_2859_p1;
wire   [2:0] tmp161_fu_2862_p2;
wire   [3:0] tmp158_cast_fu_2852_p1;
wire   [3:0] tmp161_cast_fu_2868_p1;
wire   [3:0] tmp157_fu_2872_p2;
wire   [4:0] tmp150_cast_fu_2836_p1;
wire   [4:0] tmp157_cast_fu_2878_p1;
wire   [15:0] tmp_140_28_i_fu_2901_p1;
wire   [15:0] res_V_fu_2891_p3;
wire   [1:0] tmp_140_27_i_cast_fu_2898_p1;
wire   [1:0] tmp_140_29_i_cast_fu_2904_p1;
wire   [1:0] tmp138_fu_2913_p2;
wire   [15:0] tmp137_fu_2907_p2;
wire   [15:0] tmp138_cast_fu_2919_p1;
wire   [15:0] tmp136_fu_2923_p2;
wire   [15:0] tmp139_cast_fu_2929_p1;
wire   [15:0] tmp135_fu_2932_p2;
wire   [15:0] tmp142_cast_fu_2938_p1;
wire   [15:0] tmp134_fu_2941_p2;
wire   [15:0] tmp149_cast_fu_2947_p1;
wire    ap_CS_fsm_state8;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

BBJ_u96_cnvW1A1_mNgs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
BBJ_u96_cnvW1A1_mNgs_U345(
    .din0(tmp_V_fu_274),
    .din1(tmp_V_101_fu_278),
    .din2(tmp_V_102_fu_282),
    .din3(tmp_V_103_fu_286),
    .din4(tmp_V_104_fu_290),
    .din5(tmp_V_105_fu_294),
    .din6(tmp_V_106_fu_298),
    .din7(tmp_V_107_fu_302),
    .din8(tmp_V_108_fu_306),
    .din9(tmp_V_109_fu_310),
    .din10(tmp_V_110_fu_314),
    .din11(tmp_V_111_fu_318),
    .din12(tmp_V_112_fu_322),
    .din13(tmp_V_113_fu_326),
    .din14(tmp_V_114_fu_330),
    .din15(tmp_V_115_fu_334),
    .din16(tmp_V_116_fu_338),
    .din17(tmp_V_117_fu_342),
    .din18(tmp_V_118_fu_346),
    .din19(tmp_V_119_fu_350),
    .din20(tmp_V_120_fu_354),
    .din21(tmp_V_121_fu_358),
    .din22(tmp_V_122_fu_362),
    .din23(tmp_V_123_fu_366),
    .din24(tmp_V_124_fu_370),
    .din25(tmp_V_125_fu_374),
    .din26(tmp_V_126_fu_378),
    .din27(tmp_V_127_fu_382),
    .din28(tmp_V_128_fu_386),
    .din29(tmp_V_129_fu_390),
    .din30(tmp_V_130_fu_394),
    .din31(tmp_V_131_fu_398),
    .din32(tmp_V_132_fu_402),
    .din33(tmp_V_133_fu_406),
    .din34(tmp_V_134_fu_410),
    .din35(tmp_V_135_fu_414),
    .din36(tmp_V_136_fu_418),
    .din37(tmp_V_137_fu_422),
    .din38(tmp_V_138_fu_426),
    .din39(tmp_V_139_fu_430),
    .din40(tmp_V_140_fu_434),
    .din41(tmp_V_141_fu_438),
    .din42(tmp_V_142_fu_442),
    .din43(tmp_V_143_fu_446),
    .din44(tmp_V_144_fu_450),
    .din45(tmp_V_145_fu_454),
    .din46(tmp_V_146_fu_458),
    .din47(tmp_V_147_fu_462),
    .din48(tmp_V_148_fu_466),
    .din49(tmp_V_149_fu_470),
    .din50(tmp_V_150_fu_474),
    .din51(tmp_V_151_fu_478),
    .din52(tmp_V_152_fu_482),
    .din53(tmp_V_153_fu_486),
    .din54(tmp_V_154_fu_490),
    .din55(tmp_V_155_fu_494),
    .din56(tmp_V_156_fu_498),
    .din57(tmp_V_157_fu_502),
    .din58(tmp_V_158_fu_506),
    .din59(tmp_V_159_fu_510),
    .din60(tmp_V_160_fu_514),
    .din61(tmp_V_161_fu_518),
    .din62(tmp_V_162_fu_522),
    .din63(tmp_V_163_fu_526),
    .din64(tmp_V_164_fu_530),
    .din65(tmp_V_165_fu_534),
    .din66(tmp_V_166_fu_538),
    .din67(tmp_V_167_fu_542),
    .din68(tmp_V_168_fu_546),
    .din69(tmp_V_169_fu_550),
    .din70(tmp_V_170_fu_554),
    .din71(tmp_V_171_fu_558),
    .din72(tmp_1189_reg_3446),
    .dout(inElem_V_3_fu_1120_p74)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd0) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_630 <= inElem_V_3_fu_1120_p74;
    end else if ((((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd70) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd69) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd68) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd67) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd66) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd65) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd64) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd63) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd62) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd61) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd60) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd59) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd58) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd57) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd56) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd55) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd54) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd53) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd52) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd51) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd50) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd49) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd48) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd47) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd46) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd45) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd44) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd43) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd42) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd41) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd40) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd39) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd38) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd37) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd36) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd35) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd34) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd33) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd32) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd31) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd30) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd29) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd28) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd27) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd26) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd25) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd24) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd22) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd21) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd20) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(tmp_1188_reg_3451 == 7'd70) & ~(tmp_1188_reg_3451 == 7'd69) & ~(tmp_1188_reg_3451 == 7'd68) & ~(tmp_1188_reg_3451 == 7'd67) & ~(tmp_1188_reg_3451 == 7'd66) & ~(tmp_1188_reg_3451 == 7'd65) & ~(tmp_1188_reg_3451 == 7'd64) & ~(tmp_1188_reg_3451 == 7'd63) & ~(tmp_1188_reg_3451 == 7'd62) & ~(tmp_1188_reg_3451 == 7'd61) & ~(tmp_1188_reg_3451 == 7'd60) & ~(tmp_1188_reg_3451 == 7'd59) & ~(tmp_1188_reg_3451 == 7'd58) & ~(tmp_1188_reg_3451 == 7'd57) & ~(tmp_1188_reg_3451 == 7'd56) & ~(tmp_1188_reg_3451 == 7'd55) & ~(tmp_1188_reg_3451 == 7'd54) & ~(tmp_1188_reg_3451 == 7'd53) & ~(tmp_1188_reg_3451 == 7'd52) & ~(tmp_1188_reg_3451 == 7'd51) & ~(tmp_1188_reg_3451 == 7'd50) & ~(tmp_1188_reg_3451 == 7'd49) & ~(tmp_1188_reg_3451 == 7'd48) & ~(tmp_1188_reg_3451 == 7'd47) & ~(tmp_1188_reg_3451 == 7'd46) & ~(tmp_1188_reg_3451 == 7'd45) & ~(tmp_1188_reg_3451 == 7'd44) & ~(tmp_1188_reg_3451 == 7'd43) & ~(tmp_1188_reg_3451 == 7'd42) & ~(tmp_1188_reg_3451 == 7'd41) & ~(tmp_1188_reg_3451 == 7'd40) & ~(tmp_1188_reg_3451 == 7'd39) & ~(tmp_1188_reg_3451 == 7'd38) & ~(tmp_1188_reg_3451 == 7'd37) & ~(tmp_1188_reg_3451 == 7'd36) & ~(tmp_1188_reg_3451 == 7'd35) & ~(tmp_1188_reg_3451 == 7'd34) & ~(tmp_1188_reg_3451 == 7'd33) & ~(tmp_1188_reg_3451 == 7'd32) & ~(tmp_1188_reg_3451 == 7'd31) & ~(tmp_1188_reg_3451 == 7'd30) & ~(tmp_1188_reg_3451 == 7'd29) & ~(tmp_1188_reg_3451 == 7'd28) & ~(tmp_1188_reg_3451 == 7'd27) & ~(tmp_1188_reg_3451 == 7'd26) & ~(tmp_1188_reg_3451 == 7'd25) & ~(tmp_1188_reg_3451 == 7'd24) & ~(tmp_1188_reg_3451 == 7'd23) & ~(tmp_1188_reg_3451 == 7'd22) & ~(tmp_1188_reg_3451 == 7'd21) & ~(tmp_1188_reg_3451 == 7'd20) & ~(tmp_1188_reg_3451 == 7'd19) & ~(tmp_1188_reg_3451 == 7'd18) & ~(tmp_1188_reg_3451 == 7'd17) & ~(tmp_1188_reg_3451 == 7'd16) & ~(tmp_1188_reg_3451 == 7'd15) & ~(tmp_1188_reg_3451 == 7'd14) & ~(tmp_1188_reg_3451 == 7'd13) & ~(tmp_1188_reg_3451 == 7'd12) & ~(tmp_1188_reg_3451 == 7'd11) & ~(tmp_1188_reg_3451 == 7'd10) & ~(tmp_1188_reg_3451 == 7'd9) & ~(tmp_1188_reg_3451 == 7'd8) & ~(tmp_1188_reg_3451 == 7'd7) & ~(tmp_1188_reg_3451 == 7'd6) & ~(tmp_1188_reg_3451 == 7'd5) & ~(tmp_1188_reg_3451 == 7'd4) & ~(tmp_1188_reg_3451 == 7'd3) & ~(tmp_1188_reg_3451 == 7'd2) & ~(tmp_1188_reg_3451 == 7'd1) & ~(tmp_1188_reg_3451 == 7'd0) & (tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_630 <= in_V_V_dout;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_act_m_val_V_reg_630 <= ap_phi_reg_pp0_iter1_act_m_val_V_reg_630;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_i_reg_619 <= i_fu_819_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_619 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_41_i_fu_860_p2 == 1'd1) & (exitcond_i_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_fu_562 <= nf_1_fu_891_p3;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_562 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_41_i_fu_860_p2 == 1'd0) & (exitcond_i_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_3_fu_270 <= sf_fu_854_p2;
    end else if ((((tmp_41_i_fu_860_p2 == 1'd1) & (exitcond_i_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_3_fu_270 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_41_i_reg_3460 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_266 <= tile_1_fu_1648_p3;
    end else if (((tmp_41_i_reg_3460 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_266 <= tile_fu_1637_p2;
    end else if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tile_assign_fu_266 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        accu_0_V_reg_3695 <= accu_0_V_fu_2950_p2;
        threshs5_m_threshold_2_reg_3560_pp0_iter2_reg <= threshs5_m_threshold_2_reg_3560;
        threshs5_m_threshold_2_reg_3560_pp0_iter3_reg <= threshs5_m_threshold_2_reg_3560_pp0_iter2_reg;
        threshs5_m_threshold_2_reg_3560_pp0_iter4_reg <= threshs5_m_threshold_2_reg_3560_pp0_iter3_reg;
        tmp139_reg_3680 <= tmp139_fu_2726_p2;
        tmp142_reg_3685 <= tmp142_fu_2792_p2;
        tmp149_reg_3690 <= tmp149_fu_2882_p2;
        tmp152_reg_3640 <= tmp152_fu_2616_p2;
        tmp153_reg_3645 <= tmp153_fu_2622_p2;
        tmp155_reg_3650 <= tmp155_fu_2628_p2;
        tmp156_reg_3655 <= tmp156_fu_2634_p2;
        tmp159_reg_3660 <= tmp159_fu_2640_p2;
        tmp160_reg_3665 <= tmp160_fu_2646_p2;
        tmp162_reg_3670 <= tmp162_fu_2652_p2;
        tmp163_reg_3675 <= tmp163_fu_2664_p2;
        tmp_139_14_i_reg_3565 <= tmp_139_14_i_fu_2154_p2;
        tmp_139_15_i_reg_3570 <= tmp_139_15_i_fu_2182_p2;
        tmp_139_16_i_reg_3575 <= tmp_139_16_i_fu_2210_p2;
        tmp_139_17_i_reg_3580 <= tmp_139_17_i_fu_2238_p2;
        tmp_139_18_i_reg_3585 <= tmp_139_18_i_fu_2266_p2;
        tmp_139_19_i_reg_3590 <= tmp_139_19_i_fu_2294_p2;
        tmp_139_21_i_reg_3595 <= tmp_139_21_i_fu_2354_p2;
        tmp_139_22_i_reg_3600 <= tmp_139_22_i_fu_2382_p2;
        tmp_139_23_i_reg_3605 <= tmp_139_23_i_fu_2410_p2;
        tmp_139_24_i_reg_3610 <= tmp_139_24_i_fu_2438_p2;
        tmp_139_25_i_reg_3615 <= tmp_139_25_i_fu_2466_p2;
        tmp_139_26_i_reg_3620 <= tmp_139_26_i_fu_2494_p2;
        tmp_139_27_i_reg_3625 <= tmp_139_27_i_fu_2522_p2;
        tmp_139_27_i_reg_3625_pp0_iter3_reg <= tmp_139_27_i_reg_3625;
        tmp_139_28_i_reg_3630 <= tmp_139_28_i_fu_2550_p2;
        tmp_139_28_i_reg_3630_pp0_iter3_reg <= tmp_139_28_i_reg_3630;
        tmp_139_29_i_reg_3635 <= tmp_139_29_i_fu_2578_p2;
        tmp_139_29_i_reg_3635_pp0_iter3_reg <= tmp_139_29_i_reg_3635;
        tmp_39_i_reg_3455_pp0_iter2_reg <= tmp_39_i_reg_3455_pp0_iter1_reg;
        tmp_39_i_reg_3455_pp0_iter3_reg <= tmp_39_i_reg_3455_pp0_iter2_reg;
        tmp_41_i_reg_3460_pp0_iter2_reg <= tmp_41_i_reg_3460_pp0_iter1_reg;
        tmp_41_i_reg_3460_pp0_iter3_reg <= tmp_41_i_reg_3460_pp0_iter2_reg;
        tmp_41_i_reg_3460_pp0_iter4_reg <= tmp_41_i_reg_3460_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accu_V_0_i_fu_262 <= accu_0_V_fu_2950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_630 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_630;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_i_reg_3433 <= exitcond_i_fu_814_p2;
        tmp_39_i_reg_3455_pp0_iter1_reg <= tmp_39_i_reg_3455;
        tmp_41_i_reg_3460_pp0_iter1_reg <= tmp_41_i_reg_3460;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_41_i_reg_3460 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs5_m_threshold_2_reg_3560 <= threshs5_m_threshold_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_fu_828_p2 == 1'd1) & (exitcond_i_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1188_reg_3451 <= tmp_1188_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_fu_828_p2 == 1'd0) & (exitcond_i_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1189_reg_3446 <= tmp_1189_fu_837_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_39_i_reg_3455 <= tmp_39_i_fu_848_p2;
        tmp_41_i_reg_3460 <= tmp_41_i_fu_860_p2;
        tmp_i_1030_reg_3442 <= tmp_i_1030_fu_828_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_41_i_fu_860_p2 == 1'd1) & (exitcond_i_fu_814_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_43_i_reg_3469 <= tmp_43_i_fu_885_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_101_fu_278 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_102_fu_282 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_103_fu_286 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_104_fu_290 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_105_fu_294 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_106_fu_298 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_107_fu_302 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_108_fu_306 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_109_fu_310 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_110_fu_314 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_111_fu_318 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_112_fu_322 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_113_fu_326 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_114_fu_330 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_115_fu_334 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_116_fu_338 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_117_fu_342 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_118_fu_346 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_119_fu_350 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_120_fu_354 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_121_fu_358 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_122_fu_362 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_123_fu_366 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_124_fu_370 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_125_fu_374 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_126_fu_378 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_127_fu_382 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_128_fu_386 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_129_fu_390 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_130_fu_394 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_131_fu_398 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_132_fu_402 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_133_fu_406 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_134_fu_410 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_135_fu_414 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_136_fu_418 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_137_fu_422 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_138_fu_426 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_139_fu_430 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_140_fu_434 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_141_fu_438 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_142_fu_442 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_143_fu_446 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_144_fu_450 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_145_fu_454 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_146_fu_458 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_147_fu_462 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_148_fu_466 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_149_fu_470 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_150_fu_474 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_151_fu_478 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_152_fu_482 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_153_fu_486 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_154_fu_490 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_155_fu_494 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_156_fu_498 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_157_fu_502 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_158_fu_506 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_159_fu_510 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_160_fu_514 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_161_fu_518 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_162_fu_522 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_163_fu_526 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd64) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_164_fu_530 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd65) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_165_fu_534 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd66) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_166_fu_538 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd67) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_167_fu_542 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd68) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_168_fu_546 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd69) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_169_fu_550 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd70) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_170_fu_554 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_1188_reg_3451 == 7'd70) & ~(tmp_1188_reg_3451 == 7'd69) & ~(tmp_1188_reg_3451 == 7'd68) & ~(tmp_1188_reg_3451 == 7'd67) & ~(tmp_1188_reg_3451 == 7'd66) & ~(tmp_1188_reg_3451 == 7'd65) & ~(tmp_1188_reg_3451 == 7'd64) & ~(tmp_1188_reg_3451 == 7'd63) & ~(tmp_1188_reg_3451 == 7'd62) & ~(tmp_1188_reg_3451 == 7'd61) & ~(tmp_1188_reg_3451 == 7'd60) & ~(tmp_1188_reg_3451 == 7'd59) & ~(tmp_1188_reg_3451 == 7'd58) & ~(tmp_1188_reg_3451 == 7'd57) & ~(tmp_1188_reg_3451 == 7'd56) & ~(tmp_1188_reg_3451 == 7'd55) & ~(tmp_1188_reg_3451 == 7'd54) & ~(tmp_1188_reg_3451 == 7'd53) & ~(tmp_1188_reg_3451 == 7'd52) & ~(tmp_1188_reg_3451 == 7'd51) & ~(tmp_1188_reg_3451 == 7'd50) & ~(tmp_1188_reg_3451 == 7'd49) & ~(tmp_1188_reg_3451 == 7'd48) & ~(tmp_1188_reg_3451 == 7'd47) & ~(tmp_1188_reg_3451 == 7'd46) & ~(tmp_1188_reg_3451 == 7'd45) & ~(tmp_1188_reg_3451 == 7'd44) & ~(tmp_1188_reg_3451 == 7'd43) & ~(tmp_1188_reg_3451 == 7'd42) & ~(tmp_1188_reg_3451 == 7'd41) & ~(tmp_1188_reg_3451 == 7'd40) & ~(tmp_1188_reg_3451 == 7'd39) & ~(tmp_1188_reg_3451 == 7'd38) & ~(tmp_1188_reg_3451 == 7'd37) & ~(tmp_1188_reg_3451 == 7'd36) & ~(tmp_1188_reg_3451 == 7'd35) & ~(tmp_1188_reg_3451 == 7'd34) & ~(tmp_1188_reg_3451 == 7'd33) & ~(tmp_1188_reg_3451 == 7'd32) & ~(tmp_1188_reg_3451 == 7'd31) & ~(tmp_1188_reg_3451 == 7'd30) & ~(tmp_1188_reg_3451 == 7'd29) & ~(tmp_1188_reg_3451 == 7'd28) & ~(tmp_1188_reg_3451 == 7'd27) & ~(tmp_1188_reg_3451 == 7'd26) & ~(tmp_1188_reg_3451 == 7'd25) & ~(tmp_1188_reg_3451 == 7'd24) & ~(tmp_1188_reg_3451 == 7'd23) & ~(tmp_1188_reg_3451 == 7'd22) & ~(tmp_1188_reg_3451 == 7'd21) & ~(tmp_1188_reg_3451 == 7'd20) & ~(tmp_1188_reg_3451 == 7'd19) & ~(tmp_1188_reg_3451 == 7'd18) & ~(tmp_1188_reg_3451 == 7'd17) & ~(tmp_1188_reg_3451 == 7'd16) & ~(tmp_1188_reg_3451 == 7'd15) & ~(tmp_1188_reg_3451 == 7'd14) & ~(tmp_1188_reg_3451 == 7'd13) & ~(tmp_1188_reg_3451 == 7'd12) & ~(tmp_1188_reg_3451 == 7'd11) & ~(tmp_1188_reg_3451 == 7'd10) & ~(tmp_1188_reg_3451 == 7'd9) & ~(tmp_1188_reg_3451 == 7'd8) & ~(tmp_1188_reg_3451 == 7'd7) & ~(tmp_1188_reg_3451 == 7'd6) & ~(tmp_1188_reg_3451 == 7'd5) & ~(tmp_1188_reg_3451 == 7'd4) & ~(tmp_1188_reg_3451 == 7'd3) & ~(tmp_1188_reg_3451 == 7'd2) & ~(tmp_1188_reg_3451 == 7'd1) & ~(tmp_1188_reg_3451 == 7'd0) & (tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_171_fu_558 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1188_reg_3451 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_fu_274 <= in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_i_reg_3428[31 : 11] <= tmp_i_fu_798_p2[31 : 11];
    end
end

always @ (*) begin
    if ((exitcond_i_fu_814_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op202_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_41_i_reg_3460_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_41_i_reg_3460_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_blk_n = reps_out_full_n;
    end else begin
        reps_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_write = 1'b1;
    end else begin
        reps_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs5_m_threshold_ce0 = 1'b1;
    end else begin
        threshs5_m_threshold_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights5_m_weights_V_ce0 = 1'b1;
    end else begin
        weights5_m_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_i_fu_814_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((exitcond_i_fu_814_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_0_V_fu_2950_p2 = (tmp134_fu_2941_p2 + tmp149_cast_fu_2947_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_41_i_reg_3460_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op202_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_41_i_reg_3460_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op202_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_41_i_reg_3460_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op202_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((in_V_V_empty_n == 1'b0) & (ap_predicate_op202_read_state3 == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = ((tmp_41_i_reg_3460_pp0_iter4_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_630 = 'bx;

always @ (*) begin
    ap_predicate_op202_read_state3 = ((tmp_i_1030_reg_3442 == 1'd1) & (exitcond_i_reg_3433 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign exitcond_i_fu_814_p2 = ((i_i_reg_619 == tmp_i_reg_3428) ? 1'b1 : 1'b0);

assign i_fu_819_p2 = (i_i_reg_619 + 32'd1);

assign nf_1_fu_891_p3 = ((tmp_43_i_fu_885_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_879_p2);

assign nf_fu_879_p2 = (nf_assign_fu_562 + 32'd1);

assign out_V_V_din = (($signed(accu_0_V_reg_3695) > $signed(threshs5_m_threshold_2_reg_3560_pp0_iter4_reg)) ? 1'b1 : 1'b0);

assign reps_out_din = reps_dout;

assign res_V_fu_2891_p3 = ((tmp_39_i_reg_3455_pp0_iter3_reg[0:0] === 1'b1) ? 16'd0 : accu_V_0_i_fu_262);

assign sf_fu_854_p2 = (32'd1 + sf_3_fu_270);

assign start_out = real_start;

assign threshs5_m_threshold_address0 = tmp_42_i_fu_874_p1;

assign tile_1_fu_1648_p3 = ((tmp_43_i_reg_3469[0:0] === 1'b1) ? 32'd0 : tile_fu_1637_p2);

assign tile_fu_1637_p2 = (32'd1 + tile_assign_fu_266);

assign tmp100_fu_2516_p2 = (tmp_1247_fu_2508_p3 ^ tmp_1246_fu_2500_p3);

assign tmp101_fu_2544_p2 = (tmp_1249_fu_2536_p3 ^ tmp_1248_fu_2528_p3);

assign tmp102_fu_2572_p2 = (tmp_1251_fu_2564_p3 ^ tmp_1250_fu_2556_p3);

assign tmp133_fu_2600_p2 = (tmp_1253_fu_2592_p3 ^ tmp_1252_fu_2584_p3);

assign tmp134_fu_2941_p2 = (tmp135_fu_2932_p2 + tmp142_cast_fu_2938_p1);

assign tmp135_fu_2932_p2 = (tmp136_fu_2923_p2 + tmp139_cast_fu_2929_p1);

assign tmp136_fu_2923_p2 = (tmp137_fu_2907_p2 + tmp138_cast_fu_2919_p1);

assign tmp137_fu_2907_p2 = (tmp_140_28_i_fu_2901_p1 + res_V_fu_2891_p3);

assign tmp138_cast_fu_2919_p1 = tmp138_fu_2913_p2;

assign tmp138_fu_2913_p2 = (tmp_140_27_i_cast_fu_2898_p1 + tmp_140_29_i_cast_fu_2904_p1);

assign tmp139_cast_fu_2929_p1 = tmp139_reg_3680;

assign tmp139_fu_2726_p2 = (tmp140_cast_fu_2712_p1 + tmp141_cast_fu_2722_p1);

assign tmp140_cast_fu_2712_p1 = tmp140_fu_2706_p2;

assign tmp140_fu_2706_p2 = (tmp_140_23_i_cast_fu_2694_p1 + tmp_140_26_i_cast_fu_2703_p1);

assign tmp141_cast_fu_2722_p1 = tmp141_fu_2716_p2;

assign tmp141_fu_2716_p2 = (tmp_140_25_i_cast_fu_2700_p1 + tmp_140_22_i_cast_fu_2691_p1);

assign tmp142_cast_fu_2938_p1 = tmp142_reg_3685;

assign tmp142_fu_2792_p2 = (tmp143_cast_fu_2758_p1 + tmp146_cast_fu_2788_p1);

assign tmp143_cast_fu_2758_p1 = tmp143_fu_2752_p2;

assign tmp143_fu_2752_p2 = (tmp144_cast_fu_2738_p1 + tmp145_cast_fu_2748_p1);

assign tmp144_cast_fu_2738_p1 = tmp144_fu_2732_p2;

assign tmp144_fu_2732_p2 = (tmp_140_15_i_cast_fu_2673_p1 + tmp_140_24_i_cast_fu_2697_p1);

assign tmp145_cast_fu_2748_p1 = tmp145_fu_2742_p2;

assign tmp145_fu_2742_p2 = (tmp_140_17_i_cast_fu_2679_p1 + tmp_140_14_i_cast_fu_2670_p1);

assign tmp146_cast_fu_2788_p1 = tmp146_fu_2782_p2;

assign tmp146_fu_2782_p2 = (tmp147_cast_fu_2768_p1 + tmp148_cast_fu_2778_p1);

assign tmp147_cast_fu_2768_p1 = tmp147_fu_2762_p2;

assign tmp147_fu_2762_p2 = (tmp_140_19_i_cast_fu_2685_p1 + tmp_140_16_i_cast_fu_2676_p1);

assign tmp148_cast_fu_2778_p1 = tmp148_fu_2772_p2;

assign tmp148_fu_2772_p2 = (tmp_140_21_i_cast_fu_2688_p1 + tmp_140_18_i_cast_fu_2682_p1);

assign tmp149_cast_fu_2947_p1 = tmp149_reg_3690;

assign tmp149_fu_2882_p2 = (tmp150_cast_fu_2836_p1 + tmp157_cast_fu_2878_p1);

assign tmp150_cast_fu_2836_p1 = tmp150_fu_2830_p2;

assign tmp150_fu_2830_p2 = (tmp151_cast_fu_2810_p1 + tmp154_cast_fu_2826_p1);

assign tmp151_cast_fu_2810_p1 = tmp151_fu_2804_p2;

assign tmp151_fu_2804_p2 = (tmp152_cast_fu_2798_p1 + tmp153_cast_fu_2801_p1);

assign tmp152_cast_fu_2798_p1 = tmp152_reg_3640;

assign tmp152_fu_2616_p2 = (tmp_140_i_cast_fu_1680_p1 + tmp_140_20_i_cast_fu_2328_p1);

assign tmp153_cast_fu_2801_p1 = tmp153_reg_3645;

assign tmp153_fu_2622_p2 = (tmp_140_1_i_cast_fu_1712_p1 + tmp_140_2_i_cast_fu_1744_p1);

assign tmp154_cast_fu_2826_p1 = tmp154_fu_2820_p2;

assign tmp154_fu_2820_p2 = (tmp155_cast_fu_2814_p1 + tmp156_cast_fu_2817_p1);

assign tmp155_cast_fu_2814_p1 = tmp155_reg_3650;

assign tmp155_fu_2628_p2 = (tmp_140_3_i_cast_fu_1776_p1 + tmp_140_4_i_cast_fu_1808_p1);

assign tmp156_cast_fu_2817_p1 = tmp156_reg_3655;

assign tmp156_fu_2634_p2 = (tmp_140_5_i_cast_fu_1840_p1 + tmp_140_6_i_cast_fu_1872_p1);

assign tmp157_cast_fu_2878_p1 = tmp157_fu_2872_p2;

assign tmp157_fu_2872_p2 = (tmp158_cast_fu_2852_p1 + tmp161_cast_fu_2868_p1);

assign tmp158_cast_fu_2852_p1 = tmp158_fu_2846_p2;

assign tmp158_fu_2846_p2 = (tmp159_cast_fu_2840_p1 + tmp160_cast_fu_2843_p1);

assign tmp159_cast_fu_2840_p1 = tmp159_reg_3660;

assign tmp159_fu_2640_p2 = (tmp_140_7_i_cast_fu_1904_p1 + tmp_140_8_i_cast_fu_1936_p1);

assign tmp160_cast_fu_2843_p1 = tmp160_reg_3665;

assign tmp160_fu_2646_p2 = (tmp_140_9_i_cast_fu_1968_p1 + tmp_140_i_cast_1041_fu_2000_p1);

assign tmp161_cast_fu_2868_p1 = tmp161_fu_2862_p2;

assign tmp161_fu_2862_p2 = (tmp162_cast_fu_2856_p1 + tmp163_cast_fu_2859_p1);

assign tmp162_cast_fu_2856_p1 = tmp162_reg_3670;

assign tmp162_fu_2652_p2 = (tmp_140_10_i_cast_fu_2032_p1 + tmp_140_11_i_cast_fu_2064_p1);

assign tmp163_cast_fu_2859_p1 = tmp163_reg_3675;

assign tmp163_fu_2664_p2 = (tmp_140_13_i_cast_fu_2128_p1 + tmp164_fu_2658_p2);

assign tmp164_fu_2658_p2 = (tmp_140_30_i_cast_fu_2612_p1 + tmp_140_12_i_cast_fu_2096_p1);

assign tmp73_fu_1700_p2 = (tmp_1193_fu_1692_p3 ^ tmp_1192_fu_1684_p3);

assign tmp74_fu_1732_p2 = (tmp_1195_fu_1724_p3 ^ tmp_1194_fu_1716_p3);

assign tmp75_fu_1764_p2 = (tmp_1197_fu_1756_p3 ^ tmp_1196_fu_1748_p3);

assign tmp76_fu_1796_p2 = (tmp_1199_fu_1788_p3 ^ tmp_1198_fu_1780_p3);

assign tmp77_fu_1828_p2 = (tmp_1201_fu_1820_p3 ^ tmp_1200_fu_1812_p3);

assign tmp78_fu_1860_p2 = (tmp_1203_fu_1852_p3 ^ tmp_1202_fu_1844_p3);

assign tmp79_fu_1892_p2 = (tmp_1205_fu_1884_p3 ^ tmp_1204_fu_1876_p3);

assign tmp80_fu_1924_p2 = (tmp_1207_fu_1916_p3 ^ tmp_1206_fu_1908_p3);

assign tmp81_fu_1956_p2 = (tmp_1209_fu_1948_p3 ^ tmp_1208_fu_1940_p3);

assign tmp82_fu_1988_p2 = (tmp_1211_fu_1980_p3 ^ tmp_1210_fu_1972_p3);

assign tmp83_fu_2020_p2 = (tmp_1213_fu_2012_p3 ^ tmp_1212_fu_2004_p3);

assign tmp84_fu_2052_p2 = (tmp_1215_fu_2044_p3 ^ tmp_1214_fu_2036_p3);

assign tmp85_fu_2084_p2 = (tmp_1217_fu_2076_p3 ^ tmp_1216_fu_2068_p3);

assign tmp86_fu_2116_p2 = (tmp_1219_fu_2108_p3 ^ tmp_1218_fu_2100_p3);

assign tmp87_fu_2148_p2 = (tmp_1221_fu_2140_p3 ^ tmp_1220_fu_2132_p3);

assign tmp88_fu_2176_p2 = (tmp_1223_fu_2168_p3 ^ tmp_1222_fu_2160_p3);

assign tmp89_fu_2204_p2 = (tmp_1225_fu_2196_p3 ^ tmp_1224_fu_2188_p3);

assign tmp90_fu_2232_p2 = (tmp_1227_fu_2224_p3 ^ tmp_1226_fu_2216_p3);

assign tmp91_fu_2260_p2 = (tmp_1229_fu_2252_p3 ^ tmp_1228_fu_2244_p3);

assign tmp92_fu_2288_p2 = (tmp_1231_fu_2280_p3 ^ tmp_1230_fu_2272_p3);

assign tmp93_fu_2316_p2 = (tmp_1233_fu_2308_p3 ^ tmp_1232_fu_2300_p3);

assign tmp94_fu_2348_p2 = (tmp_1235_fu_2340_p3 ^ tmp_1234_fu_2332_p3);

assign tmp95_fu_2376_p2 = (tmp_1237_fu_2368_p3 ^ tmp_1236_fu_2360_p3);

assign tmp96_fu_2404_p2 = (tmp_1239_fu_2396_p3 ^ tmp_1238_fu_2388_p3);

assign tmp97_fu_2432_p2 = (tmp_1241_fu_2424_p3 ^ tmp_1240_fu_2416_p3);

assign tmp98_fu_2460_p2 = (tmp_1243_fu_2452_p3 ^ tmp_1242_fu_2444_p3);

assign tmp99_fu_2488_p2 = (tmp_1245_fu_2480_p3 ^ tmp_1244_fu_2472_p3);

assign tmp_1186_fu_786_p2 = reps_dout << 32'd14;

assign tmp_1187_fu_792_p2 = reps_dout << 32'd11;

assign tmp_1188_fu_841_p1 = sf_3_fu_270[6:0];

assign tmp_1189_fu_837_p1 = sf_3_fu_270[6:0];

assign tmp_1190_fu_1660_p1 = weights5_m_weights_V_q0[0:0];

assign tmp_1191_fu_1664_p1 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[0:0];

assign tmp_1192_fu_1684_p3 = weights5_m_weights_V_q0[32'd1];

assign tmp_1193_fu_1692_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd1];

assign tmp_1194_fu_1716_p3 = weights5_m_weights_V_q0[32'd2];

assign tmp_1195_fu_1724_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd2];

assign tmp_1196_fu_1748_p3 = weights5_m_weights_V_q0[32'd3];

assign tmp_1197_fu_1756_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd3];

assign tmp_1198_fu_1780_p3 = weights5_m_weights_V_q0[32'd4];

assign tmp_1199_fu_1788_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd4];

assign tmp_1200_fu_1812_p3 = weights5_m_weights_V_q0[32'd5];

assign tmp_1201_fu_1820_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd5];

assign tmp_1202_fu_1844_p3 = weights5_m_weights_V_q0[32'd6];

assign tmp_1203_fu_1852_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd6];

assign tmp_1204_fu_1876_p3 = weights5_m_weights_V_q0[32'd7];

assign tmp_1205_fu_1884_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd7];

assign tmp_1206_fu_1908_p3 = weights5_m_weights_V_q0[32'd8];

assign tmp_1207_fu_1916_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd8];

assign tmp_1208_fu_1940_p3 = weights5_m_weights_V_q0[32'd9];

assign tmp_1209_fu_1948_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd9];

assign tmp_1210_fu_1972_p3 = weights5_m_weights_V_q0[32'd10];

assign tmp_1211_fu_1980_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd10];

assign tmp_1212_fu_2004_p3 = weights5_m_weights_V_q0[32'd11];

assign tmp_1213_fu_2012_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd11];

assign tmp_1214_fu_2036_p3 = weights5_m_weights_V_q0[32'd12];

assign tmp_1215_fu_2044_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd12];

assign tmp_1216_fu_2068_p3 = weights5_m_weights_V_q0[32'd13];

assign tmp_1217_fu_2076_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd13];

assign tmp_1218_fu_2100_p3 = weights5_m_weights_V_q0[32'd14];

assign tmp_1219_fu_2108_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd14];

assign tmp_1220_fu_2132_p3 = weights5_m_weights_V_q0[32'd15];

assign tmp_1221_fu_2140_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd15];

assign tmp_1222_fu_2160_p3 = weights5_m_weights_V_q0[32'd16];

assign tmp_1223_fu_2168_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd16];

assign tmp_1224_fu_2188_p3 = weights5_m_weights_V_q0[32'd17];

assign tmp_1225_fu_2196_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd17];

assign tmp_1226_fu_2216_p3 = weights5_m_weights_V_q0[32'd18];

assign tmp_1227_fu_2224_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd18];

assign tmp_1228_fu_2244_p3 = weights5_m_weights_V_q0[32'd19];

assign tmp_1229_fu_2252_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd19];

assign tmp_1230_fu_2272_p3 = weights5_m_weights_V_q0[32'd20];

assign tmp_1231_fu_2280_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd20];

assign tmp_1232_fu_2300_p3 = weights5_m_weights_V_q0[32'd21];

assign tmp_1233_fu_2308_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd21];

assign tmp_1234_fu_2332_p3 = weights5_m_weights_V_q0[32'd22];

assign tmp_1235_fu_2340_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd22];

assign tmp_1236_fu_2360_p3 = weights5_m_weights_V_q0[32'd23];

assign tmp_1237_fu_2368_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd23];

assign tmp_1238_fu_2388_p3 = weights5_m_weights_V_q0[32'd24];

assign tmp_1239_fu_2396_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd24];

assign tmp_1240_fu_2416_p3 = weights5_m_weights_V_q0[32'd25];

assign tmp_1241_fu_2424_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd25];

assign tmp_1242_fu_2444_p3 = weights5_m_weights_V_q0[32'd26];

assign tmp_1243_fu_2452_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd26];

assign tmp_1244_fu_2472_p3 = weights5_m_weights_V_q0[32'd27];

assign tmp_1245_fu_2480_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd27];

assign tmp_1246_fu_2500_p3 = weights5_m_weights_V_q0[32'd28];

assign tmp_1247_fu_2508_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd28];

assign tmp_1248_fu_2528_p3 = weights5_m_weights_V_q0[32'd29];

assign tmp_1249_fu_2536_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd29];

assign tmp_1250_fu_2556_p3 = weights5_m_weights_V_q0[32'd30];

assign tmp_1251_fu_2564_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd30];

assign tmp_1252_fu_2584_p3 = weights5_m_weights_V_q0[32'd31];

assign tmp_1253_fu_2592_p3 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_630[32'd31];

assign tmp_139_10_i_fu_2026_p2 = (tmp83_fu_2020_p2 ^ 1'd1);

assign tmp_139_11_i_fu_2058_p2 = (tmp84_fu_2052_p2 ^ 1'd1);

assign tmp_139_12_i_fu_2090_p2 = (tmp85_fu_2084_p2 ^ 1'd1);

assign tmp_139_13_i_fu_2122_p2 = (tmp86_fu_2116_p2 ^ 1'd1);

assign tmp_139_14_i_fu_2154_p2 = (tmp87_fu_2148_p2 ^ 1'd1);

assign tmp_139_15_i_fu_2182_p2 = (tmp88_fu_2176_p2 ^ 1'd1);

assign tmp_139_16_i_fu_2210_p2 = (tmp89_fu_2204_p2 ^ 1'd1);

assign tmp_139_17_i_fu_2238_p2 = (tmp90_fu_2232_p2 ^ 1'd1);

assign tmp_139_18_i_fu_2266_p2 = (tmp91_fu_2260_p2 ^ 1'd1);

assign tmp_139_19_i_fu_2294_p2 = (tmp92_fu_2288_p2 ^ 1'd1);

assign tmp_139_1_i_fu_1706_p2 = (tmp73_fu_1700_p2 ^ 1'd1);

assign tmp_139_20_i_fu_2322_p2 = (tmp93_fu_2316_p2 ^ 1'd1);

assign tmp_139_21_i_fu_2354_p2 = (tmp94_fu_2348_p2 ^ 1'd1);

assign tmp_139_22_i_fu_2382_p2 = (tmp95_fu_2376_p2 ^ 1'd1);

assign tmp_139_23_i_fu_2410_p2 = (tmp96_fu_2404_p2 ^ 1'd1);

assign tmp_139_24_i_fu_2438_p2 = (tmp97_fu_2432_p2 ^ 1'd1);

assign tmp_139_25_i_fu_2466_p2 = (tmp98_fu_2460_p2 ^ 1'd1);

assign tmp_139_26_i_fu_2494_p2 = (tmp99_fu_2488_p2 ^ 1'd1);

assign tmp_139_27_i_fu_2522_p2 = (tmp100_fu_2516_p2 ^ 1'd1);

assign tmp_139_28_i_fu_2550_p2 = (tmp101_fu_2544_p2 ^ 1'd1);

assign tmp_139_29_i_fu_2578_p2 = (tmp102_fu_2572_p2 ^ 1'd1);

assign tmp_139_2_i_fu_1738_p2 = (tmp74_fu_1732_p2 ^ 1'd1);

assign tmp_139_30_i_fu_2606_p2 = (tmp133_fu_2600_p2 ^ 1'd1);

assign tmp_139_3_i_fu_1770_p2 = (tmp75_fu_1764_p2 ^ 1'd1);

assign tmp_139_4_i_fu_1802_p2 = (tmp76_fu_1796_p2 ^ 1'd1);

assign tmp_139_5_i_fu_1834_p2 = (tmp77_fu_1828_p2 ^ 1'd1);

assign tmp_139_6_i_fu_1866_p2 = (tmp78_fu_1860_p2 ^ 1'd1);

assign tmp_139_7_i_fu_1898_p2 = (tmp79_fu_1892_p2 ^ 1'd1);

assign tmp_139_8_i_fu_1930_p2 = (tmp80_fu_1924_p2 ^ 1'd1);

assign tmp_139_9_i_fu_1962_p2 = (tmp81_fu_1956_p2 ^ 1'd1);

assign tmp_139_i_1040_fu_1994_p2 = (tmp82_fu_1988_p2 ^ 1'd1);

assign tmp_139_i_fu_1674_p2 = (tmp_fu_1668_p2 ^ 1'd1);

assign tmp_140_10_i_cast_fu_2032_p1 = tmp_139_10_i_fu_2026_p2;

assign tmp_140_11_i_cast_fu_2064_p1 = tmp_139_11_i_fu_2058_p2;

assign tmp_140_12_i_cast_fu_2096_p1 = tmp_139_12_i_fu_2090_p2;

assign tmp_140_13_i_cast_fu_2128_p1 = tmp_139_13_i_fu_2122_p2;

assign tmp_140_14_i_cast_fu_2670_p1 = tmp_139_14_i_reg_3565;

assign tmp_140_15_i_cast_fu_2673_p1 = tmp_139_15_i_reg_3570;

assign tmp_140_16_i_cast_fu_2676_p1 = tmp_139_16_i_reg_3575;

assign tmp_140_17_i_cast_fu_2679_p1 = tmp_139_17_i_reg_3580;

assign tmp_140_18_i_cast_fu_2682_p1 = tmp_139_18_i_reg_3585;

assign tmp_140_19_i_cast_fu_2685_p1 = tmp_139_19_i_reg_3590;

assign tmp_140_1_i_cast_fu_1712_p1 = tmp_139_1_i_fu_1706_p2;

assign tmp_140_20_i_cast_fu_2328_p1 = tmp_139_20_i_fu_2322_p2;

assign tmp_140_21_i_cast_fu_2688_p1 = tmp_139_21_i_reg_3595;

assign tmp_140_22_i_cast_fu_2691_p1 = tmp_139_22_i_reg_3600;

assign tmp_140_23_i_cast_fu_2694_p1 = tmp_139_23_i_reg_3605;

assign tmp_140_24_i_cast_fu_2697_p1 = tmp_139_24_i_reg_3610;

assign tmp_140_25_i_cast_fu_2700_p1 = tmp_139_25_i_reg_3615;

assign tmp_140_26_i_cast_fu_2703_p1 = tmp_139_26_i_reg_3620;

assign tmp_140_27_i_cast_fu_2898_p1 = tmp_139_27_i_reg_3625_pp0_iter3_reg;

assign tmp_140_28_i_fu_2901_p1 = tmp_139_28_i_reg_3630_pp0_iter3_reg;

assign tmp_140_29_i_cast_fu_2904_p1 = tmp_139_29_i_reg_3635_pp0_iter3_reg;

assign tmp_140_2_i_cast_fu_1744_p1 = tmp_139_2_i_fu_1738_p2;

assign tmp_140_30_i_cast_fu_2612_p1 = tmp_139_30_i_fu_2606_p2;

assign tmp_140_3_i_cast_fu_1776_p1 = tmp_139_3_i_fu_1770_p2;

assign tmp_140_4_i_cast_fu_1808_p1 = tmp_139_4_i_fu_1802_p2;

assign tmp_140_5_i_cast_fu_1840_p1 = tmp_139_5_i_fu_1834_p2;

assign tmp_140_6_i_cast_fu_1872_p1 = tmp_139_6_i_fu_1866_p2;

assign tmp_140_7_i_cast_fu_1904_p1 = tmp_139_7_i_fu_1898_p2;

assign tmp_140_8_i_cast_fu_1936_p1 = tmp_139_8_i_fu_1930_p2;

assign tmp_140_9_i_cast_fu_1968_p1 = tmp_139_9_i_fu_1962_p2;

assign tmp_140_i_cast_1041_fu_2000_p1 = tmp_139_i_1040_fu_1994_p2;

assign tmp_140_i_cast_fu_1680_p1 = tmp_139_i_fu_1674_p2;

assign tmp_39_i_fu_848_p2 = ((sf_3_fu_270 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_40_i_fu_1632_p1 = tile_assign_fu_266;

assign tmp_41_i_fu_860_p2 = ((sf_fu_854_p2 == 32'd72) ? 1'b1 : 1'b0);

assign tmp_42_i_fu_874_p1 = nf_assign_fu_562;

assign tmp_43_i_fu_885_p2 = ((nf_fu_879_p2 == 32'd256) ? 1'b1 : 1'b0);

assign tmp_fu_1668_p2 = (tmp_1191_fu_1664_p1 ^ tmp_1190_fu_1660_p1);

assign tmp_i_1030_fu_828_p2 = ((nf_assign_fu_562 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_i_fu_798_p2 = (tmp_1186_fu_786_p2 + tmp_1187_fu_792_p2);

assign weights5_m_weights_V_address0 = tmp_40_i_fu_1632_p1;

always @ (posedge ap_clk) begin
    tmp_i_reg_3428[10:0] <= 11'b00000000000;
end

endmodule //Matrix_Vector_Activa_6
