Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 27 14:43:33 2023
| Host         : DESKTOP-DCN8JGR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     189         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   11          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (193)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (419)
5. checking no_input_delay (4)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (193)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: level_mode (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FM/is_started_reg/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: clk_div_reg[18]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_div_reg[19]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk_div_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_div_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_div_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (419)
--------------------------------------------------
 There are 419 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.079        0.000                      0                   77        0.220        0.000                      0                   77        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.079        0.000                      0                   77        0.220        0.000                      0                   77        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 FM/FC/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 1.694ns (31.171%)  route 3.740ns (68.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  FM/FC/counter_reg[13]/Q
                         net (fo=3, routed)           0.842     6.376    FM/FC/counter[13]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  FM/FC/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.500    FM/FC/counter2_carry_i_4_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.876 r  FM/FC/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.876    FM/FC/counter2_carry_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.993 r  FM/FC/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    FM/FC/counter2_carry__0_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.247 f  FM/FC/counter2_carry__1/CO[0]
                         net (fo=4, routed)           1.295     8.542    FM/FC/counter2
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.367     8.909 r  FM/FC/counter[23]_i_1/O
                         net (fo=23, routed)          1.603    10.512    FM/FC/counter_0[23]
    SLICE_X13Y31         FDRE                                         r  FM/FC/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.440    14.781    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  FM/FC/counter_reg[21]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X13Y31         FDRE (Setup_fdre_C_R)       -0.429    14.591    FM/FC/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 FM/FC/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 1.694ns (31.171%)  route 3.740ns (68.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  FM/FC/counter_reg[13]/Q
                         net (fo=3, routed)           0.842     6.376    FM/FC/counter[13]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  FM/FC/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.500    FM/FC/counter2_carry_i_4_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.876 r  FM/FC/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.876    FM/FC/counter2_carry_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.993 r  FM/FC/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    FM/FC/counter2_carry__0_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.247 f  FM/FC/counter2_carry__1/CO[0]
                         net (fo=4, routed)           1.295     8.542    FM/FC/counter2
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.367     8.909 r  FM/FC/counter[23]_i_1/O
                         net (fo=23, routed)          1.603    10.512    FM/FC/counter_0[23]
    SLICE_X13Y31         FDRE                                         r  FM/FC/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.440    14.781    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  FM/FC/counter_reg[22]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X13Y31         FDRE (Setup_fdre_C_R)       -0.429    14.591    FM/FC/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 FM/FC/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 1.694ns (31.171%)  route 3.740ns (68.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  FM/FC/counter_reg[13]/Q
                         net (fo=3, routed)           0.842     6.376    FM/FC/counter[13]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  FM/FC/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.500    FM/FC/counter2_carry_i_4_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.876 r  FM/FC/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.876    FM/FC/counter2_carry_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.993 r  FM/FC/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    FM/FC/counter2_carry__0_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.247 f  FM/FC/counter2_carry__1/CO[0]
                         net (fo=4, routed)           1.295     8.542    FM/FC/counter2
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.367     8.909 r  FM/FC/counter[23]_i_1/O
                         net (fo=23, routed)          1.603    10.512    FM/FC/counter_0[23]
    SLICE_X13Y31         FDRE                                         r  FM/FC/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.440    14.781    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  FM/FC/counter_reg[23]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X13Y31         FDRE (Setup_fdre_C_R)       -0.429    14.591    FM/FC/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 FM/FC/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.694ns (31.986%)  route 3.602ns (68.014%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  FM/FC/counter_reg[13]/Q
                         net (fo=3, routed)           0.842     6.376    FM/FC/counter[13]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  FM/FC/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.500    FM/FC/counter2_carry_i_4_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.876 r  FM/FC/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.876    FM/FC/counter2_carry_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.993 r  FM/FC/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    FM/FC/counter2_carry__0_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.247 f  FM/FC/counter2_carry__1/CO[0]
                         net (fo=4, routed)           1.295     8.542    FM/FC/counter2
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.367     8.909 r  FM/FC/counter[23]_i_1/O
                         net (fo=23, routed)          1.464    10.373    FM/FC/counter_0[23]
    SLICE_X13Y30         FDRE                                         r  FM/FC/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.780    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  FM/FC/counter_reg[17]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y30         FDRE (Setup_fdre_C_R)       -0.429    14.590    FM/FC/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 FM/FC/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.694ns (31.986%)  route 3.602ns (68.014%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  FM/FC/counter_reg[13]/Q
                         net (fo=3, routed)           0.842     6.376    FM/FC/counter[13]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  FM/FC/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.500    FM/FC/counter2_carry_i_4_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.876 r  FM/FC/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.876    FM/FC/counter2_carry_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.993 r  FM/FC/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    FM/FC/counter2_carry__0_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.247 f  FM/FC/counter2_carry__1/CO[0]
                         net (fo=4, routed)           1.295     8.542    FM/FC/counter2
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.367     8.909 r  FM/FC/counter[23]_i_1/O
                         net (fo=23, routed)          1.464    10.373    FM/FC/counter_0[23]
    SLICE_X13Y30         FDRE                                         r  FM/FC/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.780    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  FM/FC/counter_reg[18]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y30         FDRE (Setup_fdre_C_R)       -0.429    14.590    FM/FC/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 FM/FC/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.694ns (31.986%)  route 3.602ns (68.014%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  FM/FC/counter_reg[13]/Q
                         net (fo=3, routed)           0.842     6.376    FM/FC/counter[13]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  FM/FC/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.500    FM/FC/counter2_carry_i_4_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.876 r  FM/FC/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.876    FM/FC/counter2_carry_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.993 r  FM/FC/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    FM/FC/counter2_carry__0_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.247 f  FM/FC/counter2_carry__1/CO[0]
                         net (fo=4, routed)           1.295     8.542    FM/FC/counter2
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.367     8.909 r  FM/FC/counter[23]_i_1/O
                         net (fo=23, routed)          1.464    10.373    FM/FC/counter_0[23]
    SLICE_X13Y30         FDRE                                         r  FM/FC/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.780    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  FM/FC/counter_reg[19]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y30         FDRE (Setup_fdre_C_R)       -0.429    14.590    FM/FC/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 FM/FC/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.694ns (31.986%)  route 3.602ns (68.014%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  FM/FC/counter_reg[13]/Q
                         net (fo=3, routed)           0.842     6.376    FM/FC/counter[13]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  FM/FC/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.500    FM/FC/counter2_carry_i_4_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.876 r  FM/FC/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.876    FM/FC/counter2_carry_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.993 r  FM/FC/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    FM/FC/counter2_carry__0_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.247 f  FM/FC/counter2_carry__1/CO[0]
                         net (fo=4, routed)           1.295     8.542    FM/FC/counter2
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.367     8.909 r  FM/FC/counter[23]_i_1/O
                         net (fo=23, routed)          1.464    10.373    FM/FC/counter_0[23]
    SLICE_X13Y30         FDRE                                         r  FM/FC/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.780    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y30         FDRE                                         r  FM/FC/counter_reg[20]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y30         FDRE (Setup_fdre_C_R)       -0.429    14.590    FM/FC/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 FM/FC/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.694ns (32.907%)  route 3.454ns (67.093%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  FM/FC/counter_reg[13]/Q
                         net (fo=3, routed)           0.842     6.376    FM/FC/counter[13]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  FM/FC/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.500    FM/FC/counter2_carry_i_4_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.876 r  FM/FC/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.876    FM/FC/counter2_carry_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.993 r  FM/FC/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    FM/FC/counter2_carry__0_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.247 f  FM/FC/counter2_carry__1/CO[0]
                         net (fo=4, routed)           1.295     8.542    FM/FC/counter2
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.367     8.909 r  FM/FC/counter[23]_i_1/O
                         net (fo=23, routed)          1.316    10.225    FM/FC/counter_0[23]
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.780    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/C
                         clock pessimism              0.297    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X13Y29         FDRE (Setup_fdre_C_R)       -0.429    14.613    FM/FC/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 FM/FC/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.694ns (32.907%)  route 3.454ns (67.093%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  FM/FC/counter_reg[13]/Q
                         net (fo=3, routed)           0.842     6.376    FM/FC/counter[13]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  FM/FC/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.500    FM/FC/counter2_carry_i_4_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.876 r  FM/FC/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.876    FM/FC/counter2_carry_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.993 r  FM/FC/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    FM/FC/counter2_carry__0_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.247 f  FM/FC/counter2_carry__1/CO[0]
                         net (fo=4, routed)           1.295     8.542    FM/FC/counter2
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.367     8.909 r  FM/FC/counter[23]_i_1/O
                         net (fo=23, routed)          1.316    10.225    FM/FC/counter_0[23]
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.780    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[14]/C
                         clock pessimism              0.297    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X13Y29         FDRE (Setup_fdre_C_R)       -0.429    14.613    FM/FC/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 FM/FC/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 1.694ns (32.907%)  route 3.454ns (67.093%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.556     5.077    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  FM/FC/counter_reg[13]/Q
                         net (fo=3, routed)           0.842     6.376    FM/FC/counter[13]
    SLICE_X12Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.500 r  FM/FC/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     6.500    FM/FC/counter2_carry_i_4_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.876 r  FM/FC/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.876    FM/FC/counter2_carry_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.993 r  FM/FC/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.993    FM/FC/counter2_carry__0_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.247 f  FM/FC/counter2_carry__1/CO[0]
                         net (fo=4, routed)           1.295     8.542    FM/FC/counter2
    SLICE_X7Y26          LUT6 (Prop_lut6_I4_O)        0.367     8.909 r  FM/FC/counter[23]_i_1/O
                         net (fo=23, routed)          1.316    10.225    FM/FC/counter_0[23]
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439    14.780    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  FM/FC/counter_reg[15]/C
                         clock pessimism              0.297    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X13Y29         FDRE (Setup_fdre_C_R)       -0.429    14.613    FM/FC/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FM/FC/counter_enabled_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.581     1.464    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  FM/FC/counter_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  FM/FC/counter_enabled_reg/Q
                         net (fo=4, routed)           0.115     1.744    FM/FC/counter_enabled
    SLICE_X7Y26          LUT4 (Prop_lut4_I1_O)        0.045     1.789 r  FM/FC/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    FM/FC/counter[0]_i_1_n_0
    SLICE_X7Y26          FDRE                                         r  FM/FC/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.849     1.976    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  FM/FC/counter_reg[0]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.091     1.568    FM/FC/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FM/FC/counter_enabled_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/fly_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.581     1.464    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  FM/FC/counter_enabled_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  FM/FC/counter_enabled_reg/Q
                         net (fo=4, routed)           0.116     1.745    FM/FC/counter_enabled
    SLICE_X7Y26          LUT6 (Prop_lut6_I1_O)        0.045     1.790 r  FM/FC/fly_state_i_1/O
                         net (fo=1, routed)           0.000     1.790    FM/FC/fly_state_i_1_n_0
    SLICE_X7Y26          FDRE                                         r  FM/FC/fly_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.849     1.976    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  FM/FC/fly_state_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.092     1.569    FM/FC/fly_state_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.440    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.689    clk_div_reg_n_0_[11]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    clk_div_reg[8]_i_1_n_4
    SLICE_X31Y32         FDRE                                         r  clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  clk_div_reg[11]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.555     1.438    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.687    clk_div_reg_n_0_[3]
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.795    clk_div_reg[0]_i_1_n_4
    SLICE_X31Y30         FDRE                                         r  clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.822     1.949    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  clk_div_reg[3]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 FM/FC/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.554     1.437    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  FM/FC/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  FM/FC/counter_reg[4]/Q
                         net (fo=1, routed)           0.108     1.686    FM/FC/counter[4]
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  FM/FC/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    FM/FC/p_2_in[4]
    SLICE_X13Y26         FDRE                                         r  FM/FC/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.821     1.948    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  FM/FC/counter_reg[4]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    FM/FC/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.439    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  clk_div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.688    clk_div_reg_n_0_[7]
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.796    clk_div_reg[4]_i_1_n_4
    SLICE_X31Y31         FDRE                                         r  clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.823     1.950    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y31         FDRE                                         r  clk_div_reg[7]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X31Y31         FDRE (Hold_fdre_C_D)         0.105     1.544    clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.558     1.441    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk_div_reg[15]/Q
                         net (fo=1, routed)           0.108     1.690    clk_div_reg_n_0_[15]
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    clk_div_reg[12]_i_1_n_4
    SLICE_X31Y33         FDRE                                         r  clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.825     1.952    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  clk_div_reg[15]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X31Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.557     1.440    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk_div_reg[8]/Q
                         net (fo=1, routed)           0.105     1.686    clk_div_reg_n_0_[8]
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  clk_div_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    clk_div_reg[8]_i_1_n_7
    SLICE_X31Y32         FDRE                                         r  clk_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.824     1.951    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  clk_div_reg[8]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.442    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_div_reg[16]/Q
                         net (fo=1, routed)           0.105     1.688    clk_div_reg_n_0_[16]
    SLICE_X31Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.803    clk_div_reg[16]_i_1_n_7
    SLICE_X31Y34         FDRE                                         r  clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.826     1.953    CLK_100MHz_IBUF_BUFG
    SLICE_X31Y34         FDRE                                         r  clk_div_reg[16]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X31Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FM/FC/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM/FC/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.556     1.439    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  FM/FC/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  FM/FC/counter_reg[5]/Q
                         net (fo=1, routed)           0.105     1.685    FM/FC/counter[5]
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  FM/FC/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.800    FM/FC/p_2_in[5]
    SLICE_X13Y27         FDRE                                         r  FM/FC/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.823     1.950    FM/FC/CLK_100MHz_IBUF_BUFG
    SLICE_X13Y27         FDRE                                         r  FM/FC/counter_reg[5]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.105     1.544    FM/FC/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y30   clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y32   clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y32   clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y33   clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y34   clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y34   clk_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y30   clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y30   clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   clk_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   clk_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   clk_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y30   clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y30   clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   clk_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y33   clk_div_reg[13]/C



