
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004489   19.652454 ^ _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.005256    2.407632    0.279693   19.932148 v _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      2.407632    0.000018   19.932165 v _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002547    0.955013    0.546724   20.478888 ^ _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.955013    0.000002   20.478889 ^ _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.478889   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298494   25.298492 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237918    0.000000   25.298492 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048494   clock uncertainty
                                  0.000000   25.048494   clock reconvergence pessimism
                                 -0.084441   24.964052   library setup time
                                             24.964052   data required time
---------------------------------------------------------------------------------------------
                                             24.964052   data required time
                                            -20.478889   data arrival time
---------------------------------------------------------------------------------------------
                                              4.485163   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003663   19.651628 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004961    2.187846    0.140297   19.791925 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      2.187846    0.000004   19.791929 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003419    0.669555    0.670180   20.462109 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.669555    0.000009   20.462118 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.462118   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294909   25.294909 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237742    0.000000   25.294909 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044909   clock uncertainty
                                  0.000000   25.044909   clock reconvergence pessimism
                                 -0.083085   24.961824   library setup time
                                             24.961824   data required time
---------------------------------------------------------------------------------------------
                                             24.961824   data required time
                                            -20.462118   data arrival time
---------------------------------------------------------------------------------------------
                                              4.499706   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002732   19.650698 ^ _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.006523    2.923469    0.162670   19.813368 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      2.923469    0.000037   19.813404 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002660    0.480251    0.374580   20.187984 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.480251    0.000002   20.187986 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.187986   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290943   25.290941 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000   25.290941 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040943   clock uncertainty
                                  0.000000   25.040943   clock reconvergence pessimism
                                 -0.077113   24.963829   library setup time
                                             24.963829   data required time
---------------------------------------------------------------------------------------------
                                             24.963829   data required time
                                            -20.187986   data arrival time
---------------------------------------------------------------------------------------------
                                              4.775842   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003336   19.651302 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006638    2.114572   -0.204320   19.446981 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      2.114572    0.000034   19.447016 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.003645    0.848629    0.699997   20.147011 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.848629    0.000012   20.147024 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.147024   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294014   25.294012 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237704    0.000000   25.294012 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044014   clock uncertainty
                                  0.000000   25.044014   clock reconvergence pessimism
                                 -0.083937   24.960075   library setup time
                                             24.960075   data required time
---------------------------------------------------------------------------------------------
                                             24.960075   data required time
                                            -20.147024   data arrival time
---------------------------------------------------------------------------------------------
                                              4.813051   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004441   19.652407 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005907    2.093816   -0.225937   19.426470 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      2.093816    0.000020   19.426489 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002905    0.815393    0.683183   20.109673 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.815393    0.000005   20.109678 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.109678   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296655   25.296654 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237823    0.000000   25.296654 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046656   clock uncertainty
                                  0.000000   25.046656   clock reconvergence pessimism
                                 -0.083778   24.962877   library setup time
                                             24.962877   data required time
---------------------------------------------------------------------------------------------
                                             24.962877   data required time
                                            -20.109678   data arrival time
---------------------------------------------------------------------------------------------
                                              4.853199   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005285   19.653250 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005594    2.083596   -0.236019   19.417231 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      2.083596    0.000014   19.417246 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002547    0.635040    0.633625   20.050871 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.635040    0.000002   20.050871 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             20.050871   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299199   25.299198 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237957    0.000000   25.299198 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049198   clock uncertainty
                                  0.000000   25.049198   clock reconvergence pessimism
                                 -0.082919   24.966280   library setup time
                                             24.966280   data required time
---------------------------------------------------------------------------------------------
                                             24.966280   data required time
                                            -20.050871   data arrival time
---------------------------------------------------------------------------------------------
                                              4.915409   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001117   19.649082 ^ _2000_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004972    1.380338   -0.502045   19.147038 v _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      1.380338    0.000005   19.147043 v _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002894    0.741976    0.605024   19.752068 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.741976    0.000004   19.752071 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.752071   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294406   25.294405 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237720    0.000000   25.294405 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044407   clock uncertainty
                                  0.000000   25.044407   clock reconvergence pessimism
                                 -0.083430   24.960976   library setup time
                                             24.960976   data required time
---------------------------------------------------------------------------------------------
                                             24.960976   data required time
                                            -19.752071   data arrival time
---------------------------------------------------------------------------------------------
                                              5.208905   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003535   19.651501 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004692    1.368169   -0.513749   19.137751 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      1.368169    0.000000   19.137751 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003158    0.751833    0.605919   19.743670 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.751833    0.000007   19.743677 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.743677   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291392   25.291391 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000   25.291391 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041391   clock uncertainty
                                  0.000000   25.041391   clock reconvergence pessimism
                                 -0.083478   24.957914   library setup time
                                             24.957914   data required time
---------------------------------------------------------------------------------------------
                                             24.957914   data required time
                                            -19.743677   data arrival time
---------------------------------------------------------------------------------------------
                                              5.214236   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004137   19.652103 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004789    1.372383   -0.509695   19.142406 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      1.372383    0.000002   19.142408 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002757    0.736840    0.600945   19.743355 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.736840    0.000004   19.743359 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.743359   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291392   25.291391 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000   25.291391 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041391   clock uncertainty
                                  0.000000   25.041391   clock reconvergence pessimism
                                 -0.083406   24.957985   library setup time
                                             24.957985   data required time
---------------------------------------------------------------------------------------------
                                             24.957985   data required time
                                            -19.743359   data arrival time
---------------------------------------------------------------------------------------------
                                              5.214627   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003167   19.651133 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004712    1.369031   -0.512919   19.138214 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      1.369031    0.000000   19.138214 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002812    0.738900    0.600931   19.739143 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.738900    0.000004   19.739147 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.739147   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297647   25.297646 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237873    0.000000   25.297646 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047646   clock uncertainty
                                  0.000000   25.047646   clock reconvergence pessimism
                                 -0.083414   24.964231   library setup time
                                             24.964231   data required time
---------------------------------------------------------------------------------------------
                                             24.964231   data required time
                                            -19.739147   data arrival time
---------------------------------------------------------------------------------------------
                                              5.225084   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003322   19.651287 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005452    1.401291   -0.481894   19.169394 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      1.401291    0.000014   19.169409 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002822    0.739266    0.558442   19.727850 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.739266    0.000004   19.727854 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.727854   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294515   25.294514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237725    0.000000   25.294514 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044516   clock uncertainty
                                  0.000000   25.044516   clock reconvergence pessimism
                                 -0.083417   24.961098   library setup time
                                             24.961098   data required time
---------------------------------------------------------------------------------------------
                                             24.961098   data required time
                                            -19.727854   data arrival time
---------------------------------------------------------------------------------------------
                                              5.233243   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002286   19.650251 ^ _2229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005122    1.386898   -0.495737   19.154514 v _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      1.386898    0.000009   19.154524 v _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004024    0.611488    0.575026   19.729549 ^ _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.611488    0.000016   19.729567 ^ _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.729567   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295929   25.295927 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237788    0.000000   25.295927 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045929   clock uncertainty
                                  0.000000   25.045929   clock reconvergence pessimism
                                 -0.082680   24.963247   library setup time
                                             24.963247   data required time
---------------------------------------------------------------------------------------------
                                             24.963247   data required time
                                            -19.729567   data arrival time
---------------------------------------------------------------------------------------------
                                              5.233682   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005626   19.653591 ^ _2183_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005504    1.403543   -0.479726   19.173864 v _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      1.403543    0.000014   19.173880 v _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002754    0.592829    0.557813   19.731693 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.592829    0.000004   19.731695 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.731695   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299675   25.299675 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237984    0.000000   25.299675 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049675   clock uncertainty
                                  0.000000   25.049675   clock reconvergence pessimism
                                 -0.081887   24.967789   library setup time
                                             24.967789   data required time
---------------------------------------------------------------------------------------------
                                             24.967789   data required time
                                            -19.731695   data arrival time
---------------------------------------------------------------------------------------------
                                              5.236093   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003263   19.651228 ^ _2096_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005371    1.397765   -0.485285   19.165943 v _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      1.397765    0.000012   19.165956 v _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002798    0.592344    0.557266   19.723223 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.592344    0.000004   19.723227 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.723227   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295286   25.295284 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000   25.295284 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045286   clock uncertainty
                                  0.000000   25.045286   clock reconvergence pessimism
                                 -0.081868   24.963417   library setup time
                                             24.963417   data required time
---------------------------------------------------------------------------------------------
                                             24.963417   data required time
                                            -19.723227   data arrival time
---------------------------------------------------------------------------------------------
                                              5.240191   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004380   19.652346 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005192    1.389947   -0.492804   19.159542 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      1.389947    0.000009   19.159552 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002600    0.730981    0.552308   19.711859 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.730981    0.000002   19.711861 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.711861   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297508   25.297506 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000   25.297506 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047508   clock uncertainty
                                  0.000000   25.047508   clock reconvergence pessimism
                                 -0.083376   24.964130   library setup time
                                             24.964130   data required time
---------------------------------------------------------------------------------------------
                                             24.964130   data required time
                                            -19.711861   data arrival time
---------------------------------------------------------------------------------------------
                                              5.252270   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004839   19.652805 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005215    1.390959   -0.491831   19.160975 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      1.390959    0.000011   19.160984 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002526    0.728206    0.551310   19.712294 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.728206    0.000002   19.712296 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.712296   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298766   25.298765 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237933    0.000000   25.298765 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048765   clock uncertainty
                                  0.000000   25.048765   clock reconvergence pessimism
                                 -0.083363   24.965403   library setup time
                                             24.965403   data required time
---------------------------------------------------------------------------------------------
                                             24.965403   data required time
                                            -19.712296   data arrival time
---------------------------------------------------------------------------------------------
                                              5.253107   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004423   19.652390 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005063    1.384317   -0.498218   19.154171 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      1.384317    0.000007   19.154177 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002646    0.732700    0.551831   19.706009 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.732700    0.000002   19.706009 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.706009   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297099   25.297098 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000   25.297098 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047100   clock uncertainty
                                  0.000000   25.047100   clock reconvergence pessimism
                                 -0.083385   24.963715   library setup time
                                             24.963715   data required time
---------------------------------------------------------------------------------------------
                                             24.963715   data required time
                                            -19.706009   data arrival time
---------------------------------------------------------------------------------------------
                                              5.257706   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001698   19.649664 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005041    1.383368   -0.499131   19.150532 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      1.383368    0.000007   19.150539 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002712    0.735168    0.552705   19.703243 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.735168    0.000004   19.703247 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.703247   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294783   25.294783 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237737    0.000000   25.294783 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044783   clock uncertainty
                                  0.000000   25.044783   clock reconvergence pessimism
                                 -0.083397   24.961386   library setup time
                                             24.961386   data required time
---------------------------------------------------------------------------------------------
                                             24.961386   data required time
                                            -19.703247   data arrival time
---------------------------------------------------------------------------------------------
                                              5.258137   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005109   19.653074 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005133    1.387365   -0.495287   19.157787 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      1.387365    0.000009   19.157795 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002471    0.726153    0.549623   19.707418 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.726153    0.000000   19.707418 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.707418   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299053   25.299053 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237949    0.000000   25.299053 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049053   clock uncertainty
                                  0.000000   25.049053   clock reconvergence pessimism
                                 -0.083353   24.965702   library setup time
                                             24.965702   data required time
---------------------------------------------------------------------------------------------
                                             24.965702   data required time
                                            -19.707418   data arrival time
---------------------------------------------------------------------------------------------
                                              5.258283   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003110   19.651075 ^ _2205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005101    1.385967   -0.496630   19.154446 v _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      1.385967    0.000009   19.154455 v _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002593    0.730696    0.551312   19.705767 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.730696    0.000002   19.705769 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.705769   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297515   25.297514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000   25.297514 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047516   clock uncertainty
                                  0.000000   25.047516   clock reconvergence pessimism
                                 -0.083375   24.964140   library setup time
                                             24.964140   data required time
---------------------------------------------------------------------------------------------
                                             24.964140   data required time
                                            -19.705769   data arrival time
---------------------------------------------------------------------------------------------
                                              5.258372   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001673   19.649639 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004731    1.369843   -0.512140   19.137499 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      1.369843    0.000004   19.137503 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003202    0.753504    0.557748   19.695250 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.753504    0.000007   19.695257 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.695257   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.287919   25.287918 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237504    0.000000   25.287918 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.037920   clock uncertainty
                                  0.000000   25.037920   clock reconvergence pessimism
                                 -0.083487   24.954432   library setup time
                                             24.954432   data required time
---------------------------------------------------------------------------------------------
                                             24.954432   data required time
                                            -19.695257   data arrival time
---------------------------------------------------------------------------------------------
                                              5.259174   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005596   19.653561 ^ _2177_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005094    1.385672   -0.496915   19.156647 v _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      1.385672    0.000009   19.156656 v _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002514    0.727765    0.549960   19.706615 ^ _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.727765    0.000002   19.706617 ^ _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.706617   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299625   25.299625 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237981    0.000000   25.299625 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049625   clock uncertainty
                                  0.000000   25.049625   clock reconvergence pessimism
                                 -0.083360   24.966265   library setup time
                                             24.966265   data required time
---------------------------------------------------------------------------------------------
                                             24.966265   data required time
                                            -19.706617   data arrival time
---------------------------------------------------------------------------------------------
                                              5.259647   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005542   19.653507 ^ _2170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005038    1.383214   -0.499279   19.154228 v _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      1.383214    0.000007   19.154236 v _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002655    0.733039    0.551736   19.705973 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.733039    0.000002   19.705975 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.705975   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299508   25.299507 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237974    0.000000   25.299507 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049507   clock uncertainty
                                  0.000000   25.049507   clock reconvergence pessimism
                                 -0.083385   24.966122   library setup time
                                             24.966122   data required time
---------------------------------------------------------------------------------------------
                                             24.966122   data required time
                                            -19.705975   data arrival time
---------------------------------------------------------------------------------------------
                                              5.260148   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001441   19.649406 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004690    1.368065   -0.513849   19.135557 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      1.368065    0.000002   19.135559 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003317    0.757800    0.559231   19.694790 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.757800    0.000009   19.694799 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.694799   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290038   25.290037 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000   25.290037 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040039   clock uncertainty
                                  0.000000   25.040039   clock reconvergence pessimism
                                 -0.083506   24.956532   library setup time
                                             24.956532   data required time
---------------------------------------------------------------------------------------------
                                             24.956532   data required time
                                            -19.694799   data arrival time
---------------------------------------------------------------------------------------------
                                              5.261733   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001755   19.649721 ^ _2245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004757    1.370999   -0.511028   19.138693 v _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      1.370999    0.000004   19.138697 v _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003385    0.760350    0.560997   19.699694 ^ _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.760350    0.000009   19.699701 ^ _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.699701   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295284   25.295282 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000   25.295282 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045284   clock uncertainty
                                  0.000000   25.045284   clock reconvergence pessimism
                                 -0.083517   24.961767   library setup time
                                             24.961767   data required time
---------------------------------------------------------------------------------------------
                                             24.961767   data required time
                                            -19.699701   data arrival time
---------------------------------------------------------------------------------------------
                                              5.262065   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002052   19.650017 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004839    1.374548   -0.507614   19.142405 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      1.374548    0.000005   19.142408 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002919    0.589421    0.554151   19.696560 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.589421    0.000005   19.696566 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.696566   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.292564   25.292562 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237647    0.000000   25.292562 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.042564   clock uncertainty
                                  0.000000   25.042564   clock reconvergence pessimism
                                 -0.081745   24.960819   library setup time
                                             24.960819   data required time
---------------------------------------------------------------------------------------------
                                             24.960819   data required time
                                            -19.696566   data arrival time
---------------------------------------------------------------------------------------------
                                              5.264255   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002755   19.650721 ^ _2219_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004804    1.373020   -0.509083   19.141638 v _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      1.373020    0.000004   19.141642 v _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002863    0.740790    0.552893   19.694534 ^ _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.740790    0.000004   19.694538 ^ _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.694538   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296719   25.296719 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237826    0.000000   25.296719 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046719   clock uncertainty
                                  0.000000   25.046719   clock reconvergence pessimism
                                 -0.083423   24.963297   library setup time
                                             24.963297   data required time
---------------------------------------------------------------------------------------------
                                             24.963297   data required time
                                            -19.694538   data arrival time
---------------------------------------------------------------------------------------------
                                              5.268758   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001723   19.649689 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004730    1.369827   -0.512154   19.137535 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      1.369827    0.000004   19.137539 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002891    0.741840    0.552648   19.690186 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.741840    0.000004   19.690189 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.690189   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294884   25.294884 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237741    0.000000   25.294884 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044884   clock uncertainty
                                  0.000000   25.044884   clock reconvergence pessimism
                                 -0.083429   24.961456   library setup time
                                             24.961456   data required time
---------------------------------------------------------------------------------------------
                                             24.961456   data required time
                                            -19.690189   data arrival time
---------------------------------------------------------------------------------------------
                                              5.271266   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002961   19.650927 ^ _2213_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004777    1.371875   -0.510184   19.140743 v _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      1.371875    0.000004   19.140747 v _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002757    0.586008    0.550912   19.691658 ^ _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.586008    0.000004   19.691662 ^ _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.691662   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297252   25.297251 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237853    0.000000   25.297251 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047253   clock uncertainty
                                  0.000000   25.047253   clock reconvergence pessimism
                                 -0.081598   24.965652   library setup time
                                             24.965652   data required time
---------------------------------------------------------------------------------------------
                                             24.965652   data required time
                                            -19.691662   data arrival time
---------------------------------------------------------------------------------------------
                                              5.273991   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001439   19.649405 ^ _2249_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004713    1.369073   -0.512880   19.136524 v _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      1.369073    0.000002   19.136526 v _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002779    0.737647    0.550651   19.687178 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.737647    0.000004   19.687180 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.687180   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294840   25.294840 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237739    0.000000   25.294840 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044840   clock uncertainty
                                  0.000000   25.044840   clock reconvergence pessimism
                                 -0.083409   24.961432   library setup time
                                             24.961432   data required time
---------------------------------------------------------------------------------------------
                                             24.961432   data required time
                                            -19.687180   data arrival time
---------------------------------------------------------------------------------------------
                                              5.274251   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002091   19.650057 ^ _2238_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004702    1.368584   -0.513349   19.136707 v _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      1.368584    0.000004   19.136711 v _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002798    0.738368    0.550859   19.687569 ^ _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.738368    0.000004   19.687572 ^ _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.687572   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295643   25.295641 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237775    0.000000   25.295641 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045643   clock uncertainty
                                  0.000000   25.045643   clock reconvergence pessimism
                                 -0.083412   24.962231   library setup time
                                             24.962231   data required time
---------------------------------------------------------------------------------------------
                                             24.962231   data required time
                                            -19.687572   data arrival time
---------------------------------------------------------------------------------------------
                                              5.274657   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001624   19.649590 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002829    0.261435   -0.027088   19.622501 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.261435    0.000004   19.622505 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.622505   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289493   25.289492 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000   25.289492 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039494   clock uncertainty
                                  0.000000   25.039494   clock reconvergence pessimism
                                 -0.102242   24.937252   library setup time
                                             24.937252   data required time
---------------------------------------------------------------------------------------------
                                             24.937252   data required time
                                            -19.622505   data arrival time
---------------------------------------------------------------------------------------------
                                              5.314746   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001897   19.649862 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004518    1.360572   -0.521055   19.128807 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      1.360572    0.000004   19.128811 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003007    0.451873    0.491497   19.620308 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.451873    0.000005   19.620314 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.620314   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289749   25.289747 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237553    0.000000   25.289747 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039749   clock uncertainty
                                  0.000000   25.039749   clock reconvergence pessimism
                                 -0.075909   24.963840   library setup time
                                             24.963840   data required time
---------------------------------------------------------------------------------------------
                                             24.963840   data required time
                                            -19.620314   data arrival time
---------------------------------------------------------------------------------------------
                                              5.343527   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002993   19.650959 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004478    1.358845   -0.522716   19.128242 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      1.358845    0.000004   19.128246 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003875    0.440129    0.451529   19.579775 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.440129    0.000014   19.579788 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.579788   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290491   25.290491 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000   25.290491 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040491   clock uncertainty
                                  0.000000   25.040491   clock reconvergence pessimism
                                 -0.075411   24.965082   library setup time
                                             24.965082   data required time
---------------------------------------------------------------------------------------------
                                             24.965082   data required time
                                            -19.579788   data arrival time
---------------------------------------------------------------------------------------------
                                              5.385293   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001634   19.649599 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004631    1.365492   -0.516325   19.133276 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      1.365492    0.000005   19.133280 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002885    0.420549    0.434293   19.567574 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.420549    0.000005   19.567579 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.567579   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294671   25.294670 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237732    0.000000   25.294670 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044670   clock uncertainty
                                  0.000000   25.044670   clock reconvergence pessimism
                                 -0.074578   24.970093   library setup time
                                             24.970093   data required time
---------------------------------------------------------------------------------------------
                                             24.970093   data required time
                                            -19.567579   data arrival time
---------------------------------------------------------------------------------------------
                                              5.402514   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003018   19.650984 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004361    1.353729   -0.527637   19.123346 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      1.353729    0.000004   19.123350 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002816    0.417106    0.430848   19.554199 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.417106    0.000004   19.554203 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.554203   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290509   25.290508 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237576    0.000000   25.290508 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040508   clock uncertainty
                                  0.000000   25.040508   clock reconvergence pessimism
                                 -0.074434   24.966076   library setup time
                                             24.966076   data required time
---------------------------------------------------------------------------------------------
                                             24.966076   data required time
                                            -19.554203   data arrival time
---------------------------------------------------------------------------------------------
                                              5.411874   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002853   19.650818 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004253    1.349016   -0.532170   19.118649 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      1.349016    0.000000   19.118649 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003382    0.428122    0.440513   19.559162 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.428122    0.000009   19.559172 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.559172   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296963   25.296961 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237839    0.000000   25.296961 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046963   clock uncertainty
                                  0.000000   25.046963   clock reconvergence pessimism
                                 -0.074898   24.972065   library setup time
                                             24.972065   data required time
---------------------------------------------------------------------------------------------
                                             24.972065   data required time
                                            -19.559172   data arrival time
---------------------------------------------------------------------------------------------
                                              5.412893   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004309   19.652275 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004380    1.354542   -0.526855   19.125420 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      1.354542    0.000004   19.125423 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002715    0.415130    0.429113   19.554537 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.415130    0.000004   19.554541 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.554541   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297908   25.297907 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237887    0.000000   25.297907 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047907   clock uncertainty
                                  0.000000   25.047907   clock reconvergence pessimism
                                 -0.074346   24.973562   library setup time
                                             24.973562   data required time
---------------------------------------------------------------------------------------------
                                             24.973562   data required time
                                            -19.554541   data arrival time
---------------------------------------------------------------------------------------------
                                              5.419022   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003057   19.651022 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004243    1.348582   -0.532587   19.118435 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      1.348582    0.000000   19.118435 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002945    0.418909    0.432291   19.550726 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.418909    0.000005   19.550732 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.550732   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297405   25.297403 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237861    0.000000   25.297403 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047405   clock uncertainty
                                  0.000000   25.047405   clock reconvergence pessimism
                                 -0.074507   24.972897   library setup time
                                             24.972897   data required time
---------------------------------------------------------------------------------------------
                                             24.972897   data required time
                                            -19.550732   data arrival time
---------------------------------------------------------------------------------------------
                                              5.422166   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005658   19.653624 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004254    1.349047   -0.532140   19.121483 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      1.349047    0.000002   19.121485 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002750    0.414921    0.428750   19.550236 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.414921    0.000004   19.550240 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.550240   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297757   25.297756 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237879    0.000000   25.297756 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047756   clock uncertainty
                                  0.000000   25.047756   clock reconvergence pessimism
                                 -0.074337   24.973419   library setup time
                                             24.973419   data required time
---------------------------------------------------------------------------------------------
                                             24.973419   data required time
                                            -19.550240   data arrival time
---------------------------------------------------------------------------------------------
                                              5.423180   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005071   19.653038 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004316    1.351775   -0.529516   19.123522 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      1.351775    0.000002   19.123524 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002678    0.413882    0.427912   19.551435 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.413882    0.000002   19.551437 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.551437   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298996   25.298996 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237946    0.000000   25.298996 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048996   clock uncertainty
                                  0.000000   25.048996   clock reconvergence pessimism
                                 -0.074292   24.974705   library setup time
                                             24.974705   data required time
---------------------------------------------------------------------------------------------
                                             24.974705   data required time
                                            -19.551437   data arrival time
---------------------------------------------------------------------------------------------
                                              5.423267   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005551   19.653517 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004301    1.351130   -0.530136   19.123381 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      1.351130    0.000002   19.123383 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002631    0.412789    0.426919   19.550301 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.412789    0.000002   19.550303 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.550303   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299593   25.299593 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237979    0.000000   25.299593 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049593   clock uncertainty
                                  0.000000   25.049593   clock reconvergence pessimism
                                 -0.074246   24.975348   library setup time
                                             24.975348   data required time
---------------------------------------------------------------------------------------------
                                             24.975348   data required time
                                            -19.550303   data arrival time
---------------------------------------------------------------------------------------------
                                              5.425044   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003446   19.651411 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004944    1.379148   -0.503190   19.148222 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      1.379148    0.000002   19.148224 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003050    0.337373    0.340744   19.488968 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.337373    0.000005   19.488974 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.488974   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291369   25.291368 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237605    0.000000   25.291368 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041368   clock uncertainty
                                  0.000000   25.041368   clock reconvergence pessimism
                                 -0.071050   24.970318   library setup time
                                             24.970318   data required time
---------------------------------------------------------------------------------------------
                                             24.970318   data required time
                                            -19.488974   data arrival time
---------------------------------------------------------------------------------------------
                                              5.481345   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002586   19.650553 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005092    1.651793   -0.665741   18.984810 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      1.651793    0.000009   18.984819 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003236    0.408907    0.464594   19.449413 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.408907    0.000007   19.449421 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.449421   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296449   25.296448 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237813    0.000000   25.296448 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046450   clock uncertainty
                                  0.000000   25.046450   clock reconvergence pessimism
                                 -0.074083   24.972366   library setup time
                                             24.972366   data required time
---------------------------------------------------------------------------------------------
                                             24.972366   data required time
                                            -19.449421   data arrival time
---------------------------------------------------------------------------------------------
                                              5.522946   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005670   19.653635 ^ _2188_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005097    1.651988   -0.665551   18.988085 v _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      1.651988    0.000009   18.988094 v _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002715    0.397769    0.455088   19.443182 ^ _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.397769    0.000004   19.443186 ^ _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.443186   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297741   25.297739 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237878    0.000000   25.297739 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047741   clock uncertainty
                                  0.000000   25.047741   clock reconvergence pessimism
                                 -0.073609   24.974133   library setup time
                                             24.974133   data required time
---------------------------------------------------------------------------------------------
                                             24.974133   data required time
                                            -19.443186   data arrival time
---------------------------------------------------------------------------------------------
                                              5.530947   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002078   19.650043 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004942    1.645061   -0.672310   18.977734 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      1.645061    0.000007   18.977741 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002926    0.401390    0.457751   19.435492 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.401390    0.000004   19.435495 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.435495   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.293341   25.293339 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000   25.293339 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.043341   clock uncertainty
                                  0.000000   25.043341   clock reconvergence pessimism
                                 -0.073766   24.969576   library setup time
                                             24.969576   data required time
---------------------------------------------------------------------------------------------
                                             24.969576   data required time
                                            -19.435495   data arrival time
---------------------------------------------------------------------------------------------
                                              5.534080   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.002538   19.650503 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004712    1.634706   -0.682414   18.968090 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      1.634706    0.000004   18.968094 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003359    0.409270    0.463848   19.431942 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.409270    0.000009   19.431950 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.431950   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291291   25.291290 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237602    0.000000   25.291290 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041290   clock uncertainty
                                  0.000000   25.041290   clock reconvergence pessimism
                                 -0.074101   24.967190   library setup time
                                             24.967190   data required time
---------------------------------------------------------------------------------------------
                                             24.967190   data required time
                                            -19.431950   data arrival time
---------------------------------------------------------------------------------------------
                                              5.535240   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003066   19.651031 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005099    1.652095   -0.665446   18.985584 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      1.652095    0.000009   18.985594 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002493    0.393034    0.451049   19.436644 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.393034    0.000002   19.436646 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.436646   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295824   25.295822 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237784    0.000000   25.295822 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045824   clock uncertainty
                                  0.000000   25.045824   clock reconvergence pessimism
                                 -0.073410   24.972414   library setup time
                                             24.972414   data required time
---------------------------------------------------------------------------------------------
                                             24.972414   data required time
                                            -19.436646   data arrival time
---------------------------------------------------------------------------------------------
                                              5.535769   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.001974   19.649939 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004790    1.638220   -0.678986   18.970953 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      1.638220    0.000005   18.970959 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002698    0.395655    0.452424   19.423382 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.395655    0.000004   19.423386 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.423386   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291003   25.291002 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237592    0.000000   25.291002 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041002   clock uncertainty
                                  0.000000   25.041002   clock reconvergence pessimism
                                 -0.073523   24.967480   library setup time
                                             24.967480   data required time
---------------------------------------------------------------------------------------------
                                             24.967480   data required time
                                            -19.423386   data arrival time
---------------------------------------------------------------------------------------------
                                              5.544093   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003201   19.651167 ^ _2101_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004796    1.638471   -0.678739   18.972427 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      1.638471    0.000004   18.972431 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002590    0.393364    0.450482   19.422915 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.393364    0.000002   19.422915 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.422915   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296060   25.296059 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000   25.296059 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046061   clock uncertainty
                                  0.000000   25.046061   clock reconvergence pessimism
                                 -0.073424   24.972635   library setup time
                                             24.972635   data required time
---------------------------------------------------------------------------------------------
                                             24.972635   data required time
                                            -19.422915   data arrival time
---------------------------------------------------------------------------------------------
                                              5.549721   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.005452   19.653418 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004806    1.638930   -0.678293   18.975124 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      1.638930    0.000004   18.975128 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002612    0.393909    0.450976   19.426104 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.393909    0.000002   19.426105 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.426105   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299441   25.299440 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237970    0.000000   25.299440 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049440   clock uncertainty
                                  0.000000   25.049440   clock reconvergence pessimism
                                 -0.073444   24.975998   library setup time
                                             24.975998   data required time
---------------------------------------------------------------------------------------------
                                             24.975998   data required time
                                            -19.426105   data arrival time
---------------------------------------------------------------------------------------------
                                              5.549891   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.004240   19.652206 ^ _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004733    1.635672   -0.681471   18.970736 v _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      1.635672    0.000004   18.970737 v _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002574    0.392674    0.449717   19.420456 ^ _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.392674    0.000002   19.420458 ^ _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             19.420458   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298199   25.298199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237902    0.000000   25.298199 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048199   clock uncertainty
                                  0.000000   25.048199   clock reconvergence pessimism
                                 -0.073393   24.974808   library setup time
                                             24.974808   data required time
---------------------------------------------------------------------------------------------
                                             24.974808   data required time
                                            -19.420458   data arrival time
---------------------------------------------------------------------------------------------
                                              5.554350   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003148   19.651114 ^ _2199_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002648    1.613085   -0.935476   18.715637 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      1.613085    0.000002   18.715639 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             18.715639   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297591   25.297590 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237870    0.000000   25.297590 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047592   clock uncertainty
                                  0.000000   25.047592   clock reconvergence pessimism
                                 -0.580506   24.467085   library setup time
                                             24.467085   data required time
---------------------------------------------------------------------------------------------
                                             24.467085   data required time
                                            -18.715639   data arrival time
---------------------------------------------------------------------------------------------
                                              5.751446   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618527    0.011829   12.239928 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.344615   10.135262    7.408037   19.647966 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                     10.135262    0.003693   19.651659 ^ _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002680    1.427348   -1.077058   18.574600 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      1.427348    0.000002   18.574602 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             18.574602   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294929   25.294928 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237743    0.000000   25.294928 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044930   clock uncertainty
                                  0.000000   25.044930   clock reconvergence pessimism
                                 -0.516314   24.528614   library setup time
                                             24.528614   data required time
---------------------------------------------------------------------------------------------
                                             24.528614   data required time
                                            -18.574602   data arrival time
---------------------------------------------------------------------------------------------
                                              5.954012   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618550    0.014094   12.242193 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010333    1.070403    1.085324   13.327518 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      1.070403    0.000020   13.327538 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002556    0.892176    0.159742   13.487280 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.892176    0.000002   13.487282 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.487282   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290374   25.290373 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237572    0.000000   25.290373 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040375   clock uncertainty
                                  0.000000   25.040375   clock reconvergence pessimism
                                 -0.326913   24.713461   library setup time
                                             24.713461   data required time
---------------------------------------------------------------------------------------------
                                             24.713461   data required time
                                            -13.487282   data arrival time
---------------------------------------------------------------------------------------------
                                             11.226178   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618556    0.014650   12.242749 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010245    1.067665    1.082893   13.325643 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      1.067665    0.000028   13.325670 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002532    0.891094    0.159497   13.485168 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.891094    0.000000   13.485168 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.485168   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289802   25.289801 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000   25.289801 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039803   clock uncertainty
                                  0.000000   25.039803   clock reconvergence pessimism
                                 -0.326526   24.713276   library setup time
                                             24.713276   data required time
---------------------------------------------------------------------------------------------
                                             24.713276   data required time
                                            -13.485168   data arrival time
---------------------------------------------------------------------------------------------
                                             11.228107   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618544    0.013509   12.241609 v _1756_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007617    1.126271    1.485262   13.726871 ^ _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      1.126271    0.000011   13.726881 ^ _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.726881   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290681   25.290680 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237582    0.000000   25.290680 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040682   clock uncertainty
                                  0.000000   25.040682   clock reconvergence pessimism
                                 -0.081235   24.959446   library setup time
                                             24.959446   data required time
---------------------------------------------------------------------------------------------
                                             24.959446   data required time
                                            -13.726881   data arrival time
---------------------------------------------------------------------------------------------
                                             11.232566   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618499    0.007469   12.235568 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002914    0.868661    1.175959   13.411528 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.868661    0.000000   13.411529 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003535    0.148231    0.318249   13.729777 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.148231    0.000011   13.729789 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.729789   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295279   25.295279 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000   25.295279 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045279   clock uncertainty
                                  0.000000   25.045279   clock reconvergence pessimism
                                 -0.053074   24.992205   library setup time
                                             24.992205   data required time
---------------------------------------------------------------------------------------------
                                             24.992205   data required time
                                            -13.729789   data arrival time
---------------------------------------------------------------------------------------------
                                             11.262416   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618541    0.013292   12.241391 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003043    1.032753    1.438934   13.680326 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      1.032753    0.000006   13.680332 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.680332   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291326   25.291325 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237603    0.000000   25.291325 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041327   clock uncertainty
                                  0.000000   25.041327   clock reconvergence pessimism
                                 -0.084234   24.957090   library setup time
                                             24.957090   data required time
---------------------------------------------------------------------------------------------
                                             24.957090   data required time
                                            -13.680332   data arrival time
---------------------------------------------------------------------------------------------
                                             11.276759   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618541    0.013315   12.241414 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002965    1.027664    1.434513   13.675927 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      1.027664    0.000005   13.675933 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.675933   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290006   25.290005 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237561    0.000000   25.290005 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040007   clock uncertainty
                                  0.000000   25.040007   clock reconvergence pessimism
                                 -0.084398   24.955608   library setup time
                                             24.955608   data required time
---------------------------------------------------------------------------------------------
                                             24.955608   data required time
                                            -13.675933   data arrival time
---------------------------------------------------------------------------------------------
                                             11.279675   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618541    0.013330   12.241429 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004982    1.163368    0.974784   13.216213 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      1.163368    0.000008   13.216222 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002972    0.442313    0.264111   13.480332 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.442313    0.000006   13.480339 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.480339   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289822   25.289822 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237555    0.000000   25.289822 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039822   clock uncertainty
                                  0.000000   25.039822   clock reconvergence pessimism
                                 -0.165033   24.874788   library setup time
                                             24.874788   data required time
---------------------------------------------------------------------------------------------
                                             24.874788   data required time
                                            -13.480339   data arrival time
---------------------------------------------------------------------------------------------
                                             11.394448   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618531    0.012188   12.240288 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008339    1.285804    1.083349   13.323637 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.285804    0.000036   13.323673 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002747    0.293767    0.154836   13.478509 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.293767    0.000004   13.478513 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.478513   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290879   25.290878 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237588    0.000000   25.290878 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040878   clock uncertainty
                                  0.000000   25.040878   clock reconvergence pessimism
                                 -0.112613   24.928265   library setup time
                                             24.928265   data required time
---------------------------------------------------------------------------------------------
                                             24.928265   data required time
                                            -13.478513   data arrival time
---------------------------------------------------------------------------------------------
                                             11.449752   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618559    0.014880   12.242979 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011204    1.097780    1.109639   13.352618 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      1.097780    0.000038   13.352656 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002833    0.280604    0.116263   13.468920 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.280604    0.000004   13.468924 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.468924   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291736   25.291735 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237617    0.000000   25.291735 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041737   clock uncertainty
                                  0.000000   25.041737   clock reconvergence pessimism
                                 -0.108390   24.933348   library setup time
                                             24.933348   data required time
---------------------------------------------------------------------------------------------
                                             24.933348   data required time
                                            -13.468924   data arrival time
---------------------------------------------------------------------------------------------
                                             11.464423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618557    0.014760   12.242860 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010643    1.080150    1.093982   13.336842 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      1.080150    0.000031   13.336872 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002605    0.274020    0.112630   13.449502 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.274020    0.000002   13.449504 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.449504   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290758   25.290756 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237584    0.000000   25.290756 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040758   clock uncertainty
                                  0.000000   25.040758   clock reconvergence pessimism
                                 -0.106279   24.934479   library setup time
                                             24.934479   data required time
---------------------------------------------------------------------------------------------
                                             24.934479   data required time
                                            -13.449504   data arrival time
---------------------------------------------------------------------------------------------
                                             11.484974   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618553    0.014344   12.242444 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010312    1.069758    1.084752   13.327196 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      1.069758    0.000022   13.327218 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002630    0.272978    0.113265   13.440483 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.272978    0.000002   13.440485 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.440485   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.287939   25.287937 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237505    0.000000   25.287937 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.037939   clock uncertainty
                                  0.000000   25.037939   clock reconvergence pessimism
                                 -0.105946   24.931993   library setup time
                                             24.931993   data required time
---------------------------------------------------------------------------------------------
                                             24.931993   data required time
                                            -13.440485   data arrival time
---------------------------------------------------------------------------------------------
                                             11.491508   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618559    0.014922   12.243022 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010442    1.073840    1.088377   13.331400 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      1.073840    0.000028   13.331427 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002501    0.271272    0.110944   13.442371 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.271272    0.000000   13.442372 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.442372   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.293392   25.293390 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237679    0.000000   25.293390 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.043392   clock uncertainty
                                  0.000000   25.043392   clock reconvergence pessimism
                                 -0.105395   24.937998   library setup time
                                             24.937998   data required time
---------------------------------------------------------------------------------------------
                                             24.937998   data required time
                                            -13.442372   data arrival time
---------------------------------------------------------------------------------------------
                                             11.495625   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618542    0.013399   12.241499 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002752    0.859384    1.168139   13.409637 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.859384    0.000003   13.409640 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.409640   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289957   25.289955 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237560    0.000000   25.289955 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039957   clock uncertainty
                                  0.000000   25.039957   clock reconvergence pessimism
                                 -0.083990   24.955967   library setup time
                                             24.955967   data required time
---------------------------------------------------------------------------------------------
                                             24.955967   data required time
                                            -13.409640   data arrival time
---------------------------------------------------------------------------------------------
                                             11.546327   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618496    0.002753   12.230853 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002941    0.870230    1.177281   13.408134 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.870230    0.000005   13.408140 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.408140   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297451   25.297451 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000   25.297451 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047451   clock uncertainty
                                  0.000000   25.047451   clock reconvergence pessimism
                                 -0.084039   24.963413   library setup time
                                             24.963413   data required time
---------------------------------------------------------------------------------------------
                                             24.963413   data required time
                                            -13.408140   data arrival time
---------------------------------------------------------------------------------------------
                                             11.555273   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618538    0.013010   12.241110 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002575    0.849166    1.159522   13.400632 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.849166    0.000002   13.400634 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.400634   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290056   25.290054 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000   25.290054 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040056   clock uncertainty
                                  0.000000   25.040056   clock reconvergence pessimism
                                 -0.083941   24.956114   library setup time
                                             24.956114   data required time
---------------------------------------------------------------------------------------------
                                             24.956114   data required time
                                            -13.400634   data arrival time
---------------------------------------------------------------------------------------------
                                             11.555480   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618558    0.014853   12.242952 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002517    0.845839    1.156718   13.399672 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.845839    0.000000   13.399672 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.399672   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291477   25.291477 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000   25.291477 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041477   clock uncertainty
                                  0.000000   25.041477   clock reconvergence pessimism
                                 -0.083925   24.957552   library setup time
                                             24.957552   data required time
---------------------------------------------------------------------------------------------
                                             24.957552   data required time
                                            -13.399672   data arrival time
---------------------------------------------------------------------------------------------
                                             11.557879   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618538    0.013015   12.241116 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002622    0.851872    1.161803   13.402918 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.851872    0.000002   13.402920 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.402920   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296073   25.296072 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000   25.296072 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046072   clock uncertainty
                                  0.000000   25.046072   clock reconvergence pessimism
                                 -0.083952   24.962120   library setup time
                                             24.962120   data required time
---------------------------------------------------------------------------------------------
                                             24.962120   data required time
                                            -13.402920   data arrival time
---------------------------------------------------------------------------------------------
                                             11.559200   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618533    0.012492   12.240592 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002618    0.851621    1.161592   13.402184 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.851621    0.000002   13.402185 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.402185   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298059   25.298058 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237895    0.000000   25.298058 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048059   clock uncertainty
                                  0.000000   25.048059   clock reconvergence pessimism
                                 -0.083950   24.964109   library setup time
                                             24.964109   data required time
---------------------------------------------------------------------------------------------
                                             24.964109   data required time
                                            -13.402185   data arrival time
---------------------------------------------------------------------------------------------
                                             11.561924   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618523    0.011315   12.239414 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002640    0.852912    1.162680   13.402094 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.852912    0.000002   13.402096 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.402096   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299075   25.299074 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237950    0.000000   25.299074 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049074   clock uncertainty
                                  0.000000   25.049074   clock reconvergence pessimism
                                 -0.083955   24.965118   library setup time
                                             24.965118   data required time
---------------------------------------------------------------------------------------------
                                             24.965118   data required time
                                            -13.402096   data arrival time
---------------------------------------------------------------------------------------------
                                             11.563023   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618496    0.005379   12.233479 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002658    0.853947    1.163551   13.397030 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.853947    0.000002   13.397032 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.397032   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295300   25.295300 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237760    0.000000   25.295300 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045300   clock uncertainty
                                  0.000000   25.045300   clock reconvergence pessimism
                                 -0.083962   24.961338   library setup time
                                             24.961338   data required time
---------------------------------------------------------------------------------------------
                                             24.961338   data required time
                                            -13.397032   data arrival time
---------------------------------------------------------------------------------------------
                                             11.564307   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618528    0.011892   12.239991 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002561    0.848350    1.158833   13.398825 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.848350    0.000002   13.398827 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.398827   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298563   25.298563 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237922    0.000000   25.298563 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048563   clock uncertainty
                                  0.000000   25.048563   clock reconvergence pessimism
                                 -0.083934   24.964628   library setup time
                                             24.964628   data required time
---------------------------------------------------------------------------------------------
                                             24.964628   data required time
                                            -13.398827   data arrival time
---------------------------------------------------------------------------------------------
                                             11.565802   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618496    0.000809   12.228909 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002749    0.859205    1.167985   13.396894 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.859205    0.000003   13.396896 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.396896   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297085   25.297085 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000   25.297085 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047085   clock uncertainty
                                  0.000000   25.047085   clock reconvergence pessimism
                                 -0.083986   24.963099   library setup time
                                             24.963099   data required time
---------------------------------------------------------------------------------------------
                                             24.963099   data required time
                                            -13.396896   data arrival time
---------------------------------------------------------------------------------------------
                                             11.566202   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618496    0.000839   12.228939 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002606    0.850947    1.161021   13.389959 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.850947    0.000002   13.389961 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.389961   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297087   25.297087 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000   25.297087 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047087   clock uncertainty
                                  0.000000   25.047087   clock reconvergence pessimism
                                 -0.083947   24.963140   library setup time
                                             24.963140   data required time
---------------------------------------------------------------------------------------------
                                             24.963140   data required time
                                            -13.389961   data arrival time
---------------------------------------------------------------------------------------------
                                             11.573178   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618496    0.002627   12.230727 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002459    0.842481    1.153881   13.384608 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.842481    0.000000   13.384609 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.384609   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297444   25.297443 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237863    0.000000   25.297443 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047443   clock uncertainty
                                  0.000000   25.047443   clock reconvergence pessimism
                                 -0.083907   24.963537   library setup time
                                             24.963537   data required time
---------------------------------------------------------------------------------------------
                                             24.963537   data required time
                                            -13.384609   data arrival time
---------------------------------------------------------------------------------------------
                                             11.578928   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618531    0.012188   12.240288 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008339    1.285804    1.083349   13.323637 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.285804    0.000034   13.323670 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.323670   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290953   25.290953 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237591    0.000000   25.290953 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040953   clock uncertainty
                                  0.000000   25.040953   clock reconvergence pessimism
                                 -0.076117   24.964836   library setup time
                                             24.964836   data required time
---------------------------------------------------------------------------------------------
                                             24.964836   data required time
                                            -13.323670   data arrival time
---------------------------------------------------------------------------------------------
                                             11.641166   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755865    7.555865 ^ rst_n (in)
                                                         rst_n (net)
                      4.770496    0.000000    7.555865 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.366523    5.618496    4.672234   12.228100 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      5.618520    0.010879   12.238979 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002755    1.453652    1.054819   13.293798 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      1.453652    0.000004   13.293802 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.293802   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291218   25.291218 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000   25.291218 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041218   clock uncertainty
                                  0.000000   25.041218   clock reconvergence pessimism
                                 -0.070734   24.970486   library setup time
                                             24.970486   data required time
---------------------------------------------------------------------------------------------
                                             24.970486   data required time
                                            -13.293802   data arrival time
---------------------------------------------------------------------------------------------
                                             11.676683   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295237    1.295237 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237757    0.000000    1.295237 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.246553    3.991176    3.172424    4.467661 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      3.991195    0.005017    4.472678 ^ pll_out (out)
                                              4.472678   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -4.472678   data arrival time
---------------------------------------------------------------------------------------------
                                             14.477321   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.969950    0.619218    7.500357 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.969950    0.000206    7.500563 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.016901    0.577018    0.409859    7.910422 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0759_ (net)
                      0.577018    0.000384    7.910806 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.020259    1.233516    0.757916    8.668721 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0773_ (net)
                      1.233516    0.000264    8.668984 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003740    0.407597    0.200983    8.869968 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.407597    0.000011    8.869979 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.019239    0.245115    0.456880    9.326859 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.245115    0.000261    9.327120 v _1417_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.013222    0.931065    0.533098    9.860218 ^ _1417_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0799_ (net)
                      0.931065    0.000062    9.860280 ^ _1422_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004159    0.966391    0.184034   10.044314 v _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      0.966391    0.000002   10.044316 v _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003376    0.418093    0.377270   10.421586 ^ _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.418093    0.000009   10.421595 ^ _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.421595   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295238   25.295237 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237757    0.000000   25.295237 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045238   clock uncertainty
                                  0.000000   25.045238   clock reconvergence pessimism
                                 -0.074473   24.970764   library setup time
                                             24.970764   data required time
---------------------------------------------------------------------------------------------
                                             24.970764   data required time
                                            -10.421595   data arrival time
---------------------------------------------------------------------------------------------
                                             14.549170   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.969950    0.619218    7.500357 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.969950    0.000204    7.500561 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021944    0.548992    0.375845    7.876406 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.548992    0.000126    7.876533 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015394    0.618058    0.498492    8.375025 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      0.618058    0.000059    8.375083 ^ _1356_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004721    0.270969    0.122386    8.497469 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0746_ (net)
                      0.270969    0.000003    8.497472 v _1362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008709    0.265966    0.231122    8.728593 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.265966    0.000031    8.728624 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.003855    0.309781    0.380037    9.108662 ^ _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.309781    0.000011    9.108672 ^ _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002764    0.208954    0.278483    9.387156 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.208954    0.000003    9.387158 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.387158   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299732   25.299730 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237987    0.000000   25.299730 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049732   clock uncertainty
                                  0.000000   25.049732   clock reconvergence pessimism
                                 -0.059007   24.990725   library setup time
                                             24.990725   data required time
---------------------------------------------------------------------------------------------
                                             24.990725   data required time
                                             -9.387158   data arrival time
---------------------------------------------------------------------------------------------
                                             15.603567   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.286643    1.286643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237476    0.000000    1.286643 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.023431    0.439969    1.105247    2.391891 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.439969    0.000003    2.391893 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.074517    1.285915    0.899409    3.291303 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      1.285915    0.000467    3.291770 ^ debug_dco_word[0] (out)
                                              3.291770   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.291770   data arrival time
---------------------------------------------------------------------------------------------
                                             15.658231   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.969950    0.619218    7.500357 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.969950    0.000206    7.500563 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.016901    0.577018    0.409859    7.910422 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0759_ (net)
                      0.577018    0.000379    7.910801 v _1374_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.007967    0.157655    0.400071    8.310872 v _1374_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0762_ (net)
                      0.157655    0.000009    8.310881 v _1375_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.010204    0.220971    0.452465    8.763346 v _1375_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0763_ (net)
                      0.220971    0.000002    8.763348 v _1376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004221    0.548685    0.169575    8.932923 ^ _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.548685    0.000004    8.932926 ^ _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003102    0.302689    0.222723    9.155650 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.302689    0.000007    9.155657 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.155657   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.297728   25.297728 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237877    0.000000   25.297728 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.047728   clock uncertainty
                                  0.000000   25.047728   clock reconvergence pessimism
                                 -0.115470   24.932259   library setup time
                                             24.932259   data required time
---------------------------------------------------------------------------------------------
                                             24.932259   data required time
                                             -9.155657   data arrival time
---------------------------------------------------------------------------------------------
                                             15.776600   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299054    1.299054 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237949    0.000000    1.299054 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.103399    1.701724    1.843593    3.142647 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.701724    0.000791    3.143438 ^ debug_dco_word[18] (out)
                                              3.143438   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.143438   data arrival time
---------------------------------------------------------------------------------------------
                                             15.806561   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295643    1.295643 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237775    0.000000    1.295643 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.102265    1.682852    1.831508    3.127151 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.682871    0.003159    3.130310 ^ debug_dco_word[29] (out)
                                              3.130310   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.130310   data arrival time
---------------------------------------------------------------------------------------------
                                             15.819689   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295928    1.295928 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237788    0.000000    1.295928 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.100251    1.650373    1.812641    3.108569 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      1.650392    0.003209    3.111778 ^ debug_dco_word[28] (out)
                                              3.111778   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.111778   data arrival time
---------------------------------------------------------------------------------------------
                                             15.838222   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295283    1.295283 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295283 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.099353    1.636157    1.804890    3.100173 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      1.636168    0.002498    3.102670 ^ debug_dco_word[30] (out)
                                              3.102670   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.102670   data arrival time
---------------------------------------------------------------------------------------------
                                             15.847329   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298766    1.298766 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237933    0.000000    1.298766 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098849    1.628409    1.801142    3.099908 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      1.628409    0.001009    3.100917 ^ debug_dco_word[17] (out)
                                              3.100917   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.100917   data arrival time
---------------------------------------------------------------------------------------------
                                             15.849083   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299624    1.299624 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237981    0.000000    1.299624 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098335    1.620187    1.796503    3.096128 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      1.620187    0.000860    3.096987 ^ debug_dco_word[21] (out)
                                              3.096987   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.096987   data arrival time
---------------------------------------------------------------------------------------------
                                             15.853012   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297253    1.297253 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237853    0.000000    1.297253 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098481    1.622422    1.797553    3.094805 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      1.622422    0.001280    3.096085 ^ debug_dco_word[26] (out)
                                              3.096085   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.096085   data arrival time
---------------------------------------------------------------------------------------------
                                             15.853914   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.292564    1.292564 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237647    0.000000    1.292564 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098972    1.630367    1.802208    3.094772 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      1.630367    0.001181    3.095953 ^ debug_dco_word[6] (out)
                                              3.095953   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.095953   data arrival time
---------------------------------------------------------------------------------------------
                                             15.854048   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299675    1.299675 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237984    0.000000    1.299675 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098166    1.617391    1.794736    3.094411 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      1.617391    0.001102    3.095513 ^ debug_dco_word[22] (out)
                                              3.095513   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.095513   data arrival time
---------------------------------------------------------------------------------------------
                                             15.854486   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294014    1.294014 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237704    0.000000    1.294014 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098453    1.622106    1.797624    3.091638 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      1.622106    0.000774    3.092412 ^ debug_dco_word[8] (out)
                                              3.092412   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.092412   data arrival time
---------------------------------------------------------------------------------------------
                                             15.857588   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296060    1.296060 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237795    0.000000    1.296060 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098204    1.618121    1.795384    3.091444 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      1.618121    0.000689    3.092134 ^ debug_dco_word[11] (out)
                                              3.092134   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.092134   data arrival time
---------------------------------------------------------------------------------------------
                                             15.857864   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297099    1.297099 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237845    0.000000    1.297099 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097893    1.665880    1.792977    3.090075 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      1.665880    0.000588    3.090663 ^ debug_dco_word[13] (out)
                                              3.090663   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.090663   data arrival time
---------------------------------------------------------------------------------------------
                                             15.859338   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294515    1.294515 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237725    0.000000    1.294515 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.098091    1.616207    1.794103    3.088618 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      1.616207    0.001007    3.089625 ^ debug_dco_word[9] (out)
                                              3.089625   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.089625   data arrival time
---------------------------------------------------------------------------------------------
                                             15.860374   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.291003    1.291003 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237592    0.000000    1.291003 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097938    1.613703    1.792575    3.083577 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      1.613703    0.001196    3.084774 ^ debug_dco_word[5] (out)
                                              3.084774   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.084774   data arrival time
---------------------------------------------------------------------------------------------
                                             15.865226   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297508    1.297508 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297508 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.097194    1.601872    1.786021    3.083529 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      1.601872    0.000668    3.084198 ^ debug_dco_word[14] (out)
                                              3.084198   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.084198   data arrival time
---------------------------------------------------------------------------------------------
                                             15.865802   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299199    1.299199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237957    0.000000    1.299199 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.096078    1.583807    1.775419    3.074618 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      1.583807    0.000977    3.075596 ^ debug_dco_word[19] (out)
                                              3.075596   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.075596   data arrival time
---------------------------------------------------------------------------------------------
                                             15.874403   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293340    1.293340 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000    1.293340 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.096178    1.585338    1.776146    3.069486 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      1.585338    0.001320    3.070807 ^ debug_dco_word[7] (out)
                                              3.070807   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.070807   data arrival time
---------------------------------------------------------------------------------------------
                                             15.879193   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.294841    1.294841 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237739    0.000000    1.294841 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.095882    1.580235    1.772555    3.067395 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      1.580247    0.002536    3.069932 ^ debug_dco_word[31] (out)
                                              3.069932   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.069932   data arrival time
---------------------------------------------------------------------------------------------
                                             15.880068   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566921    0.001613    3.056444 ^ debug_dco_word[1] (out)
                                              3.056444   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.056444   data arrival time
---------------------------------------------------------------------------------------------
                                             15.893556   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298199    1.298199 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237902    0.000000    1.298199 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093935    1.549314    1.755531    3.053730 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      1.549314    0.000921    3.054650 ^ debug_dco_word[15] (out)
                                              3.054650   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.054650   data arrival time
---------------------------------------------------------------------------------------------
                                             15.895350   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.299509    1.299509 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237974    0.000000    1.299509 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093543    1.543042    1.751985    3.051494 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      1.543042    0.000801    3.052295 ^ debug_dco_word[20] (out)
                                              3.052295   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.052295   data arrival time
---------------------------------------------------------------------------------------------
                                             15.897705   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297591    1.297591 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237870    0.000000    1.297591 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093670    1.544974    1.752858    3.050449 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      1.544974    0.001233    3.051682 ^ debug_dco_word[24] (out)
                                              3.051682   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.051682   data arrival time
---------------------------------------------------------------------------------------------
                                             15.898317   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.287919    1.287919 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237504    0.000000    1.287919 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.094596    1.559789    1.761222    3.049141 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      1.559789    0.001540    3.050680 ^ debug_dco_word[3] (out)
                                              3.050680   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.050680   data arrival time
---------------------------------------------------------------------------------------------
                                             15.899320   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.290038    1.290038 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237562    0.000000    1.290038 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.094131    1.552199    1.756664    3.046702 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      1.552206    0.001903    3.048605 ^ debug_dco_word[2] (out)
                                              3.048605   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.048605   data arrival time
---------------------------------------------------------------------------------------------
                                             15.901395   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.295285    1.295285 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237759    0.000000    1.295285 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093546    1.543097    1.752016    3.047301 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      1.543097    0.000778    3.048079 ^ debug_dco_word[10] (out)
                                              3.048079   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.048079   data arrival time
---------------------------------------------------------------------------------------------
                                             15.901920   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296655    1.296655 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237823    0.000000    1.296655 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.093273    1.538723    1.749547    3.046202 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      1.538723    0.000712    3.046914 ^ debug_dco_word[12] (out)
                                              3.046914   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.046914   data arrival time
---------------------------------------------------------------------------------------------
                                             15.903086   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.298494    1.298494 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237918    0.000000    1.298494 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.092323    1.523411    1.740789    3.039283 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      1.523411    0.000626    3.039909 ^ debug_dco_word[16] (out)
                                              3.039909   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.039909   data arrival time
---------------------------------------------------------------------------------------------
                                             15.910089   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297740    1.297740 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237878    0.000000    1.297740 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091381    1.507866    1.731745    3.029485 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      1.507866    0.001122    3.030607 ^ debug_dco_word[23] (out)
                                              3.030607   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.030607   data arrival time
---------------------------------------------------------------------------------------------
                                             15.919393   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.296719    1.296719 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237826    0.000000    1.296719 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091168    1.504372    1.729548    3.026266 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      1.504372    0.001412    3.027678 ^ debug_dco_word[27] (out)
                                              3.027678   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.027678   data arrival time
---------------------------------------------------------------------------------------------
                                             15.922321   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289749    1.289749 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237553    0.000000    1.289749 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.091789    1.514561    1.735625    3.025374 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      1.514561    0.000946    3.026320 ^ debug_dco_word[4] (out)
                                              3.026320   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.026320   data arrival time
---------------------------------------------------------------------------------------------
                                             15.923678   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.297514    1.297514 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237866    0.000000    1.297514 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089326    1.475023    1.712734    3.010249 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      1.475023    0.001146    3.011395 ^ debug_dco_word[25] (out)
                                              3.011395   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.011395   data arrival time
---------------------------------------------------------------------------------------------
                                             15.938603   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.293453    1.293453 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237681    0.000000    1.293453 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.085746    1.417577    1.679091    2.972544 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      1.417585    0.001912    2.974456 ^ lock_detect (out)
                                              2.974456   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.974456   data arrival time
---------------------------------------------------------------------------------------------
                                             15.975543   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.969950    0.619218    7.500357 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.969950    0.000204    7.500561 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021944    0.548992    0.375845    7.876406 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.548992    0.000126    7.876533 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015394    0.618058    0.498492    8.375025 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      0.618058    0.000059    8.375083 ^ _1357_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004108    0.898332    0.176128    8.551210 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.898332    0.000002    8.551212 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004061    0.421945    0.379780    8.930992 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.421945    0.000020    8.931012 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.931012   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299762   25.299761 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237989    0.000000   25.299761 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049763   clock uncertainty
                                  0.000000   25.049763   clock reconvergence pessimism
                                 -0.074634   24.975128   library setup time
                                             24.975128   data required time
---------------------------------------------------------------------------------------------
                                             24.975128   data required time
                                             -8.931012   data arrival time
---------------------------------------------------------------------------------------------
                                             16.044115   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.969950    0.619218    7.500357 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.969950    0.000204    7.500561 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021944    0.548992    0.375845    7.876406 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.548992    0.000115    7.876522 v _1347_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.010343    0.501710    0.387246    8.263767 ^ _1347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0738_ (net)
                      0.501710    0.000016    8.263783 ^ _1348_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004073    0.897659    0.168430    8.432214 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.897659    0.000000    8.432215 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003926    0.418514    0.377026    8.809239 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.418514    0.000015    8.809255 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.809255   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299640   25.299639 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237982    0.000000   25.299639 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049639   clock uncertainty
                                  0.000000   25.049639   clock reconvergence pessimism
                                 -0.074488   24.975151   library setup time
                                             24.975151   data required time
---------------------------------------------------------------------------------------------
                                             24.975151   data required time
                                             -8.809255   data arrival time
---------------------------------------------------------------------------------------------
                                             16.165895   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000140    7.949396 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003287    0.486835    0.528238    8.477633 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.486835    0.000008    8.477642 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.477642   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291935   25.291935 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237624    0.000000   25.291935 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041935   clock uncertainty
                                  0.000000   25.041935   clock reconvergence pessimism
                                 -0.077392   24.964542   library setup time
                                             24.964542   data required time
---------------------------------------------------------------------------------------------
                                             24.964542   data required time
                                             -8.477642   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486900   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000152    7.949408 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003047    0.477382    0.520774    8.470181 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.477382    0.000006    8.470187 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.470187   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291621   25.291620 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237613    0.000000   25.291620 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041620   clock uncertainty
                                  0.000000   25.041620   clock reconvergence pessimism
                                 -0.076991   24.964630   library setup time
                                             24.964630   data required time
---------------------------------------------------------------------------------------------
                                             24.964630   data required time
                                             -8.470187   data arrival time
---------------------------------------------------------------------------------------------
                                             16.494444   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.743587    0.601828    3.657176 ^ _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.743587    0.000020    3.657196 ^ _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.451182    0.322022    3.979218 v _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.451182    0.000064    3.979281 v _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.683216    0.502574    4.481856 ^ _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.683216    0.000072    4.481928 ^ _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.498134    0.369975    4.851903 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.498134    0.000103    4.852006 v _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.986273    0.717995    5.570002 ^ _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.986273    0.000103    5.570104 ^ _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.502997    0.291652    5.861756 v _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.502997    0.000034    5.861789 v _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.417579    0.375031    6.236821 ^ _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.417579    0.000073    6.236893 ^ _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.441593    0.273589    6.510482 v _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.441593    0.000363    6.510845 v _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.740391    0.547092    7.057938 ^ _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.740391    0.000258    7.058196 ^ _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.014251    0.430052    0.313976    7.372172 v _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.430052    0.000204    7.372377 v _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021944    0.803404    0.569139    7.941515 ^ _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.803404    0.000078    7.941593 ^ _1343_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004096    0.898101    0.179161    8.120754 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.898101    0.000000    8.120755 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002777    0.390499    0.354628    8.475384 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.390499    0.000003    8.475386 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.475386   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.299531   25.299530 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237975    0.000000   25.299530 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.049532   clock uncertainty
                                  0.000000   25.049532   clock reconvergence pessimism
                                 -0.073300   24.976231   library setup time
                                             24.976231   data required time
---------------------------------------------------------------------------------------------
                                             24.976231   data required time
                                             -8.475386   data arrival time
---------------------------------------------------------------------------------------------
                                             16.500845   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000030    7.949286 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002394    0.451657    0.500458    8.449744 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.451657    0.000000    8.449744 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.449744   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291420   25.291420 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237606    0.000000   25.291420 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041420   clock uncertainty
                                  0.000000   25.041420   clock reconvergence pessimism
                                 -0.075899   24.965521   library setup time
                                             24.965521   data required time
---------------------------------------------------------------------------------------------
                                             24.965521   data required time
                                             -8.449744   data arrival time
---------------------------------------------------------------------------------------------
                                             16.515776   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.019405    0.781207    0.564089    7.445227 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0707_ (net)
                      0.781207    0.000041    7.445268 ^ _1325_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.010833    0.465429    0.270707    7.715976 v _1325_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0719_ (net)
                      0.465429    0.000067    7.716042 v _1328_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004711    0.349934    0.272576    7.988618 ^ _1328_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0722_ (net)
                      0.349934    0.000003    7.988621 ^ _1330_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004545    0.775127    0.118430    8.107050 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.775127    0.000004    8.107055 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003357    0.324184    0.283022    8.390078 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.324184    0.000008    8.390085 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.390085   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298586   25.298586 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237923    0.000000   25.298586 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048586   clock uncertainty
                                  0.000000   25.048586   clock reconvergence pessimism
                                 -0.070275   24.978312   library setup time
                                             24.978312   data required time
---------------------------------------------------------------------------------------------
                                             24.978312   data required time
                                             -8.390085   data arrival time
---------------------------------------------------------------------------------------------
                                             16.588226   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000107    7.949362 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003128    0.378652    0.427542    8.376904 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.378652    0.000006    8.376911 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.376911   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291951   25.291950 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237625    0.000000   25.291950 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041952   clock uncertainty
                                  0.000000   25.041952   clock reconvergence pessimism
                                 -0.072801   24.969149   library setup time
                                             24.969149   data required time
---------------------------------------------------------------------------------------------
                                             24.969149   data required time
                                             -8.376911   data arrival time
---------------------------------------------------------------------------------------------
                                             16.592239   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000070    7.949326 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002782    0.368389    0.418636    8.367962 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.368389    0.000004    8.367966 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.367966   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.292845   25.292845 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237658    0.000000   25.292845 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.042845   clock uncertainty
                                  0.000000   25.042845   clock reconvergence pessimism
                                 -0.072365   24.970480   library setup time
                                             24.970480   data required time
---------------------------------------------------------------------------------------------
                                             24.970480   data required time
                                             -8.367966   data arrival time
---------------------------------------------------------------------------------------------
                                             16.602514   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755230    7.555231 ^ rst_n (in)
                                                         rst_n (net)
                      4.770489    0.000000    7.555231 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030665    1.268261    0.394025    7.949255 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      1.268261    0.000016    7.949272 v _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002842    0.461436    0.409763    8.359035 ^ _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.461436    0.000004    8.359039 ^ _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.359039   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291472   25.291471 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237608    0.000000   25.291471 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041471   clock uncertainty
                                  0.000000   25.041471   clock reconvergence pessimism
                                 -0.076314   24.965158   library setup time
                                             24.965158   data required time
---------------------------------------------------------------------------------------------
                                             24.965158   data required time
                                             -8.359039   data arrival time
---------------------------------------------------------------------------------------------
                                             16.606119   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755113    7.555113 ^ rst_n (in)
                                                         rst_n (net)
                      4.770487    0.000000    7.555113 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009056    0.921629    0.160243    7.715356 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.921629    0.000009    7.715365 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004311    0.432362    0.388519    8.103885 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.432362    0.000020    8.103905 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.103905   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.293453   25.293451 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237681    0.000000   25.293451 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.043453   clock uncertainty
                                  0.000000   25.043453   clock reconvergence pessimism
                                 -0.075080   24.968372   library setup time
                                             24.968372   data required time
---------------------------------------------------------------------------------------------
                                             24.968372   data required time
                                             -8.103905   data arrival time
---------------------------------------------------------------------------------------------
                                             16.864470   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755113    7.555113 ^ rst_n (in)
                                                         rst_n (net)
                      4.770487    0.000000    7.555113 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009056    0.921629    0.160243    7.715356 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.921629    0.000008    7.715364 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003668    0.416702    0.375848    8.091212 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.416702    0.000012    8.091224 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.091224   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291518   25.291517 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000   25.291517 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041517   clock uncertainty
                                  0.000000   25.041517   clock reconvergence pessimism
                                 -0.074416   24.967100   library setup time
                                             24.967100   data required time
---------------------------------------------------------------------------------------------
                                             24.967100   data required time
                                             -8.091224   data arrival time
---------------------------------------------------------------------------------------------
                                             16.875877   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755126    7.555127 ^ rst_n (in)
                                                         rst_n (net)
                      4.770488    0.000000    7.555127 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004622    0.887334    0.167764    7.722891 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.887334    0.000006    7.722897 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002983    0.336437    0.293077    8.015974 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.336437    0.000005    8.015979 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.015979   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294556   25.294556 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237727    0.000000   25.294556 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044556   clock uncertainty
                                  0.000000   25.044556   clock reconvergence pessimism
                                 -0.071009   24.973547   library setup time
                                             24.973547   data required time
---------------------------------------------------------------------------------------------
                                             24.973547   data required time
                                             -8.015979   data arrival time
---------------------------------------------------------------------------------------------
                                             16.957569   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
   121    0.551140    2.237399    1.289493    1.289493 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237546    0.000000    1.289493 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.095039    1.566916    1.765338    3.054830 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.566916    0.000517    3.055347 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.015447    0.657826    0.355109    3.410456 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.657826    0.000020    3.410477 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.015918    0.645853    0.500520    3.910996 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.645853    0.000064    3.911061 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.016035    0.408776    0.247337    4.158398 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.408776    0.000072    4.158470 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.021019    0.784026    0.534854    4.693325 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.784026    0.000103    4.693427 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.012508    0.592979    0.359242    5.052669 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.592979    0.000103    5.052772 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.010005    0.821936    0.609031    5.661803 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.821936    0.000034    5.661837 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016023    0.392228    0.252593    5.914429 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.392228    0.000073    5.914502 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.019989    0.779102    0.547639    6.462141 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.779102    0.000363    6.462504 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.019055    0.583521    0.418376    6.880880 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.583521    0.000258    6.881138 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     4    0.019405    0.781207    0.564089    7.445227 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0707_ (net)
                      0.781207    0.000030    7.445257 ^ _1313_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004099    0.898149    0.178817    7.624074 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.898149    0.000000    7.624075 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003761    0.414565    0.373875    7.997950 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.414565    0.000012    7.997962 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.997962   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.298529   25.298529 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237920    0.000000   25.298529 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.048529   clock uncertainty
                                  0.000000   25.048529   clock reconvergence pessimism
                                 -0.074322   24.974209   library setup time
                                             24.974209   data required time
---------------------------------------------------------------------------------------------
                                             24.974209   data required time
                                             -7.997962   data arrival time
---------------------------------------------------------------------------------------------
                                             16.976244   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752771    7.552771 ^ rst_n (in)
                                                         rst_n (net)
                      4.770466    0.000000    7.552771 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003095    0.213596    0.419437    7.972208 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.213596    0.000007    7.972215 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.972215   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.287496   25.287495 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237494    0.000000   25.287495 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.037497   clock uncertainty
                                  0.000000   25.037497   clock reconvergence pessimism
                                 -0.059468   24.978027   library setup time
                                             24.978027   data required time
---------------------------------------------------------------------------------------------
                                             24.978027   data required time
                                             -7.972215   data arrival time
---------------------------------------------------------------------------------------------
                                             17.005812   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752986    7.552986 ^ rst_n (in)
                                                         rst_n (net)
                      4.770468    0.000000    7.552986 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003107    0.213773    0.419596    7.972582 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.213773    0.000008    7.972590 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.972590   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290943   25.290941 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000   25.290941 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040943   clock uncertainty
                                  0.000000   25.040943   clock reconvergence pessimism
                                 -0.059484   24.981457   library setup time
                                             24.981457   data required time
---------------------------------------------------------------------------------------------
                                             24.981457   data required time
                                             -7.972590   data arrival time
---------------------------------------------------------------------------------------------
                                             17.008867   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752797    7.552797 ^ rst_n (in)
                                                         rst_n (net)
                      4.770466    0.000000    7.552797 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002653    0.207386    0.413821    7.966618 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.207386    0.000003    7.966620 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.966620   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.284569   25.284569 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237439    0.000000   25.284569 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.034569   clock uncertainty
                                  0.000000   25.034569   clock reconvergence pessimism
                                 -0.058862   24.975708   library setup time
                                             24.975708   data required time
---------------------------------------------------------------------------------------------
                                             24.975708   data required time
                                             -7.966620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.009087   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752900    7.552900 ^ rst_n (in)
                                                         rst_n (net)
                      4.770467    0.000000    7.552900 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002787    0.209272    0.415526    7.968426 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.209272    0.000004    7.968430 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.968430   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.289191   25.289190 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237537    0.000000   25.289190 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.039190   clock uncertainty
                                  0.000000   25.039190   clock reconvergence pessimism
                                 -0.059045   24.980146   library setup time
                                             24.980146   data required time
---------------------------------------------------------------------------------------------
                                             24.980146   data required time
                                             -7.968430   data arrival time
---------------------------------------------------------------------------------------------
                                             17.011717   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752986    7.552986 ^ rst_n (in)
                                                         rst_n (net)
                      4.770468    0.000000    7.552986 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002436    0.203832    0.410447    7.963433 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.203832    0.000000    7.963433 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.963433   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290932   25.290932 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237590    0.000000   25.290932 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040932   clock uncertainty
                                  0.000000   25.040932   clock reconvergence pessimism
                                 -0.058512   24.982418   library setup time
                                             24.982418   data required time
---------------------------------------------------------------------------------------------
                                             24.982418   data required time
                                             -7.963433   data arrival time
---------------------------------------------------------------------------------------------
                                             17.018986   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.750181    7.550181 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.550181 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004179    0.762128    0.020679    7.570860 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.762128    0.000003    7.570863 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003838    0.390952    0.353232    7.924095 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.390952    0.000014    7.924109 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.924109   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296527   25.296526 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237817    0.000000   25.296526 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046528   clock uncertainty
                                  0.000000   25.046528   clock reconvergence pessimism
                                 -0.073321   24.973206   library setup time
                                             24.973206   data required time
---------------------------------------------------------------------------------------------
                                             24.973206   data required time
                                             -7.924109   data arrival time
---------------------------------------------------------------------------------------------
                                             17.049097   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.750401    7.550401 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.550401 ^ _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004050    0.897200   -0.014914    7.535487 v _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.897200    0.000000    7.535488 v _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003749    0.414104    0.373494    7.908982 ^ _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.414104    0.000013    7.908996 ^ _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.908996   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296577   25.296576 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237819    0.000000   25.296576 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046577   clock uncertainty
                                  0.000000   25.046577   clock reconvergence pessimism
                                 -0.074303   24.972275   library setup time
                                             24.972275   data required time
---------------------------------------------------------------------------------------------
                                             24.972275   data required time
                                             -7.908996   data arrival time
---------------------------------------------------------------------------------------------
                                             17.063280   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.749465    7.549465 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.549465 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004020    0.896639   -0.015636    7.533829 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.896639    0.000000    7.533829 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003552    0.409171    0.369545    7.903374 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.409171    0.000011    7.903385 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.903385   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295017   25.295017 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237747    0.000000   25.295017 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045017   clock uncertainty
                                  0.000000   25.045017   clock reconvergence pessimism
                                 -0.074095   24.970922   library setup time
                                             24.970922   data required time
---------------------------------------------------------------------------------------------
                                             24.970922   data required time
                                             -7.903385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.067537   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752793    7.552794 ^ rst_n (in)
                                                         rst_n (net)
                      4.770466    0.000000    7.552794 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004023    0.896683   -0.015586    7.537208 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.896683    0.000000    7.537208 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002916    0.393612    0.357112    7.894319 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.393612    0.000004    7.894324 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.894324   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.286512   25.286510 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000   25.286510 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.036512   clock uncertainty
                                  0.000000   25.036512   clock reconvergence pessimism
                                 -0.073438   24.963074   library setup time
                                             24.963074   data required time
---------------------------------------------------------------------------------------------
                                             24.963074   data required time
                                             -7.894324   data arrival time
---------------------------------------------------------------------------------------------
                                             17.068750   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752377    7.552377 ^ rst_n (in)
                                                         rst_n (net)
                      4.770463    0.000000    7.552377 ^ _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004094    0.898054   -0.013819    7.538558 v _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.898054    0.000002    7.538559 v _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002892    0.393284    0.356855    7.895414 ^ _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.393284    0.000004    7.895419 ^ _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.895419   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.287695   25.287695 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237499    0.000000   25.287695 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.037695   clock uncertainty
                                  0.000000   25.037695   clock reconvergence pessimism
                                 -0.073424   24.964272   library setup time
                                             24.964272   data required time
---------------------------------------------------------------------------------------------
                                             24.964272   data required time
                                             -7.895419   data arrival time
---------------------------------------------------------------------------------------------
                                             17.068853   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752677    7.552677 ^ rst_n (in)
                                                         rst_n (net)
                      4.770465    0.000000    7.552677 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004066    0.897519   -0.014509    7.538167 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.897519    0.000000    7.538168 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002825    0.391563    0.355477    7.893646 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.391563    0.000004    7.893650 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.893650   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.286493   25.286491 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237473    0.000000   25.286491 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.036493   clock uncertainty
                                  0.000000   25.036493   clock reconvergence pessimism
                                 -0.073351   24.963142   library setup time
                                             24.963142   data required time
---------------------------------------------------------------------------------------------
                                             24.963142   data required time
                                             -7.893650   data arrival time
---------------------------------------------------------------------------------------------
                                             17.069492   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.750755    7.550755 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.550755 ^ _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004058    0.897356   -0.014714    7.536040 v _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.897356    0.000000    7.536041 v _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003301    0.403154    0.364743    7.900784 ^ _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.403154    0.000008    7.900792 ^ _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.900792   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.296595   25.296595 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237820    0.000000   25.296595 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.046595   clock uncertainty
                                  0.000000   25.046595   clock reconvergence pessimism
                                 -0.073839   24.972757   library setup time
                                             24.972757   data required time
---------------------------------------------------------------------------------------------
                                             24.972757   data required time
                                             -7.900792   data arrival time
---------------------------------------------------------------------------------------------
                                             17.071966   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755130    7.555130 ^ rst_n (in)
                                                         rst_n (net)
                      4.770488    0.000000    7.555130 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004203    0.900158   -0.011117    7.544013 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.900158    0.000003    7.544015 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002610    0.386810    0.351680    7.895695 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.386810    0.000002    7.895697 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.895697   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291053   25.291052 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237594    0.000000   25.291052 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041052   clock uncertainty
                                  0.000000   25.041052   clock reconvergence pessimism
                                 -0.073148   24.967903   library setup time
                                             24.967903   data required time
---------------------------------------------------------------------------------------------
                                             24.967903   data required time
                                             -7.895697   data arrival time
---------------------------------------------------------------------------------------------
                                             17.072206   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752528    7.552528 ^ rst_n (in)
                                                         rst_n (net)
                      4.770464    0.000000    7.552528 ^ _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004086    0.897908   -0.014008    7.538519 v _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.897908    0.000000    7.538520 v _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002582    0.385683    0.350776    7.889297 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.385683    0.000002    7.889298 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.889298   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.287868   25.287867 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237503    0.000000   25.287867 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.037868   clock uncertainty
                                  0.000000   25.037868   clock reconvergence pessimism
                                 -0.073101   24.964767   library setup time
                                             24.964767   data required time
---------------------------------------------------------------------------------------------
                                             24.964767   data required time
                                             -7.889298   data arrival time
---------------------------------------------------------------------------------------------
                                             17.075468   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.748842    7.548842 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.548842 ^ _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004050    0.897206   -0.014907    7.533935 v _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.897206    0.000000    7.533936 v _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002986    0.395427    0.358565    7.892500 ^ _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.395427    0.000005    7.892506 ^ _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.892506   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.294133   25.294132 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237709    0.000000   25.294132 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.044132   clock uncertainty
                                  0.000000   25.044132   clock reconvergence pessimism
                                 -0.073512   24.970619   library setup time
                                             24.970619   data required time
---------------------------------------------------------------------------------------------
                                             24.970619   data required time
                                             -7.892506   data arrival time
---------------------------------------------------------------------------------------------
                                             17.078115   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.751978    7.551978 ^ rst_n (in)
                                                         rst_n (net)
                      4.770461    0.000000    7.551978 ^ _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004094    0.898049   -0.013826    7.538152 v _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.898049    0.000000    7.538153 v _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002507    0.383890    0.349343    7.887496 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.383890    0.000000    7.887496 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.887496   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.288818   25.288816 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237527    0.000000   25.288816 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.038818   clock uncertainty
                                  0.000000   25.038818   clock reconvergence pessimism
                                 -0.073025   24.965794   library setup time
                                             24.965794   data required time
---------------------------------------------------------------------------------------------
                                             24.965794   data required time
                                             -7.887496   data arrival time
---------------------------------------------------------------------------------------------
                                             17.078297   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.750116    7.550117 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.550117 ^ _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004157    0.899274   -0.012244    7.537873 v _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.899274    0.000002    7.537875 v _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002495    0.383819    0.349286    7.887160 ^ _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.383819    0.000000    7.887161 ^ _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.887161   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.292444   25.292442 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237643    0.000000   25.292442 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.042444   clock uncertainty
                                  0.000000   25.042444   clock reconvergence pessimism
                                 -0.073020   24.969423   library setup time
                                             24.969423   data required time
---------------------------------------------------------------------------------------------
                                             24.969423   data required time
                                             -7.887161   data arrival time
---------------------------------------------------------------------------------------------
                                             17.082262   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.748258    7.548258 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.548258 ^ _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004073    0.897656   -0.014328    7.533930 v _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.897656    0.000000    7.533931 v _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002536    0.384511    0.349839    7.883770 ^ _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.384511    0.000000    7.883771 ^ _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.883771   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.293360   25.293360 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237678    0.000000   25.293360 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.043360   clock uncertainty
                                  0.000000   25.043360   clock reconvergence pessimism
                                 -0.073049   24.970310   library setup time
                                             24.970310   data required time
---------------------------------------------------------------------------------------------
                                             24.970310   data required time
                                             -7.883771   data arrival time
---------------------------------------------------------------------------------------------
                                             17.086538   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.749009    7.549009 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.549009 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.774943    0.031720    7.580729 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.774943    0.000004    7.580734 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002626    0.306475    0.268163    7.848897 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.306475    0.000002    7.848898 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.848898   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.293357   25.293356 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237677    0.000000   25.293356 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.043356   clock uncertainty
                                  0.000000   25.043356   clock reconvergence pessimism
                                 -0.068547   24.974810   library setup time
                                             24.974810   data required time
---------------------------------------------------------------------------------------------
                                             24.974810   data required time
                                             -7.848898   data arrival time
---------------------------------------------------------------------------------------------
                                             17.125912   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.755153    7.555153 ^ rst_n (in)
                                                         rst_n (net)
                      4.770488    0.000000    7.555153 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004283    0.901694   -0.009140    7.546013 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.901694    0.000000    7.546014 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002571    0.329006    0.286609    7.832623 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.329006    0.000002    7.832624 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.832624   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291237   25.291237 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237600    0.000000   25.291237 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041237   clock uncertainty
                                  0.000000   25.041237   clock reconvergence pessimism
                                 -0.070695   24.970541   library setup time
                                             24.970541   data required time
---------------------------------------------------------------------------------------------
                                             24.970541   data required time
                                             -7.832624   data arrival time
---------------------------------------------------------------------------------------------
                                             17.137918   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.752732    7.552732 ^ rst_n (in)
                                                         rst_n (net)
                      4.770466    0.000000    7.552732 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002590    0.184738    0.246737    7.799469 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.184738    0.000002    7.799470 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.799470   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.286644   25.286642 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237476    0.000000   25.286642 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.036644   clock uncertainty
                                  0.000000   25.036644   clock reconvergence pessimism
                                 -0.077640   24.959005   library setup time
                                             24.959005   data required time
---------------------------------------------------------------------------------------------
                                             24.959005   data required time
                                             -7.799470   data arrival time
---------------------------------------------------------------------------------------------
                                             17.159533   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.749277    7.549277 ^ rst_n (in)
                                                         rst_n (net)
                      4.770444    0.000000    7.549277 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002828    0.186862    0.248361    7.797638 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.186862    0.000004    7.797643 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.797643   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.295007   25.295006 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237746    0.000000   25.295006 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.045008   clock uncertainty
                                  0.000000   25.045008   clock reconvergence pessimism
                                 -0.078316   24.966690   library setup time
                                             24.966690   data required time
---------------------------------------------------------------------------------------------
                                             24.966690   data required time
                                             -7.797643   data arrival time
---------------------------------------------------------------------------------------------
                                             17.169046   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
    45    0.295027    4.770444    2.754385    7.554385 ^ rst_n (in)
                                                         rst_n (net)
                      4.770480    0.000000    7.554385 ^ _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005317    0.921132    0.015104    7.569489 v _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.921132    0.000020    7.569510 v _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002757    0.246456    0.209496    7.779005 ^ _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.246456    0.000004    7.779009 ^ _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.779009   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.290069   25.290068 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237563    0.000000   25.290068 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.040068   clock uncertainty
                                  0.000000   25.040068   clock reconvergence pessimism
                                 -0.062680   24.977388   library setup time
                                             24.977388   data required time
---------------------------------------------------------------------------------------------
                                             24.977388   data required time
                                             -7.779009   data arrival time
---------------------------------------------------------------------------------------------
                                             17.198378   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
    45    0.295027    2.849700    1.743479    6.543479 v rst_n (in)
                                                         rst_n (net)
                      2.849774    0.000000    6.543479 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.543479   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
   121    0.551140    2.237399    1.291506   25.291504 ^ sys_clk (in)
                                                         sys_clk (net)
                      2.237609    0.000000   25.291504 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   25.041506   clock uncertainty
                                  0.000000   25.041506   clock reconvergence pessimism
                                 -0.978025   24.063480   library setup time
                                             24.063480   data required time
---------------------------------------------------------------------------------------------
                                             24.063480   data required time
                                             -6.543479   data arrival time
---------------------------------------------------------------------------------------------
                                             17.520002   slack (MET)



