\hypertarget{group___s_d_m_m_c___internal___d_m_a___mode}{}\doxysection{SDMMC Internal DMA Mode}
\label{group___s_d_m_m_c___internal___d_m_a___mode}\index{SDMMC Internal DMA Mode@{SDMMC Internal DMA Mode}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___internal___d_m_a___mode_ga5100929424c8e49231df9ea3bbe3ce93}{SDMMC\+\_\+\+DISABLE\+\_\+\+IDMA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___internal___d_m_a___mode_ga7f8f12e1d42f5119a6dbe10a5e7f6df8}{SDMMC\+\_\+\+ENABLE\+\_\+\+IDMA\+\_\+\+SINGLE\+\_\+\+BUFF}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519fb0e7aa9356642ad47a3d2e8979af}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___internal___d_m_a___mode_ga2f317e583ce6441b6cc82472ec935ec8}{SDMMC\+\_\+\+ENABLE\+\_\+\+IDMA\+\_\+\+DOUBLE\+\_\+\+BUFF0}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519fb0e7aa9356642ad47a3d2e8979af}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6308398759739ab0e69a935833bb2c26}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABMODE}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___internal___d_m_a___mode_ga586f053235cf1627f9c1bc0970a6546e}{SDMMC\+\_\+\+ENABLE\+\_\+\+IDMA\+\_\+\+DOUBLE\+\_\+\+BUFF1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519fb0e7aa9356642ad47a3d2e8979af}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6308398759739ab0e69a935833bb2c26}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABMODE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20aa98bc1a7d0b3176f8d3e50554628}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABACT}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_d_m_m_c___internal___d_m_a___mode_ga5100929424c8e49231df9ea3bbe3ce93}\label{group___s_d_m_m_c___internal___d_m_a___mode_ga5100929424c8e49231df9ea3bbe3ce93}} 
\index{SDMMC Internal DMA Mode@{SDMMC Internal DMA Mode}!SDMMC\_DISABLE\_IDMA@{SDMMC\_DISABLE\_IDMA}}
\index{SDMMC\_DISABLE\_IDMA@{SDMMC\_DISABLE\_IDMA}!SDMMC Internal DMA Mode@{SDMMC Internal DMA Mode}}
\doxysubsubsection{\texorpdfstring{SDMMC\_DISABLE\_IDMA}{SDMMC\_DISABLE\_IDMA}}
{\footnotesize\ttfamily \#define SDMMC\+\_\+\+DISABLE\+\_\+\+IDMA~((uint32\+\_\+t)0x00000000)}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00479}{479}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___internal___d_m_a___mode_ga2f317e583ce6441b6cc82472ec935ec8}\label{group___s_d_m_m_c___internal___d_m_a___mode_ga2f317e583ce6441b6cc82472ec935ec8}} 
\index{SDMMC Internal DMA Mode@{SDMMC Internal DMA Mode}!SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF0@{SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF0}}
\index{SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF0@{SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF0}!SDMMC Internal DMA Mode@{SDMMC Internal DMA Mode}}
\doxysubsubsection{\texorpdfstring{SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF0}{SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF0}}
{\footnotesize\ttfamily \#define SDMMC\+\_\+\+ENABLE\+\_\+\+IDMA\+\_\+\+DOUBLE\+\_\+\+BUFF0~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519fb0e7aa9356642ad47a3d2e8979af}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6308398759739ab0e69a935833bb2c26}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABMODE}})}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00481}{481}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___internal___d_m_a___mode_ga586f053235cf1627f9c1bc0970a6546e}\label{group___s_d_m_m_c___internal___d_m_a___mode_ga586f053235cf1627f9c1bc0970a6546e}} 
\index{SDMMC Internal DMA Mode@{SDMMC Internal DMA Mode}!SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF1@{SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF1}}
\index{SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF1@{SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF1}!SDMMC Internal DMA Mode@{SDMMC Internal DMA Mode}}
\doxysubsubsection{\texorpdfstring{SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF1}{SDMMC\_ENABLE\_IDMA\_DOUBLE\_BUFF1}}
{\footnotesize\ttfamily \#define SDMMC\+\_\+\+ENABLE\+\_\+\+IDMA\+\_\+\+DOUBLE\+\_\+\+BUFF1~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519fb0e7aa9356642ad47a3d2e8979af}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6308398759739ab0e69a935833bb2c26}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABMODE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20aa98bc1a7d0b3176f8d3e50554628}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABACT}})}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00482}{482}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

\mbox{\Hypertarget{group___s_d_m_m_c___internal___d_m_a___mode_ga7f8f12e1d42f5119a6dbe10a5e7f6df8}\label{group___s_d_m_m_c___internal___d_m_a___mode_ga7f8f12e1d42f5119a6dbe10a5e7f6df8}} 
\index{SDMMC Internal DMA Mode@{SDMMC Internal DMA Mode}!SDMMC\_ENABLE\_IDMA\_SINGLE\_BUFF@{SDMMC\_ENABLE\_IDMA\_SINGLE\_BUFF}}
\index{SDMMC\_ENABLE\_IDMA\_SINGLE\_BUFF@{SDMMC\_ENABLE\_IDMA\_SINGLE\_BUFF}!SDMMC Internal DMA Mode@{SDMMC Internal DMA Mode}}
\doxysubsubsection{\texorpdfstring{SDMMC\_ENABLE\_IDMA\_SINGLE\_BUFF}{SDMMC\_ENABLE\_IDMA\_SINGLE\_BUFF}}
{\footnotesize\ttfamily \#define SDMMC\+\_\+\+ENABLE\+\_\+\+IDMA\+\_\+\+SINGLE\+\_\+\+BUFF~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519fb0e7aa9356642ad47a3d2e8979af}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN}})}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source_l00480}{480}} of file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

