// Seed: 1895765443
module module_0 #(
    parameter id_1 = 32'd43
);
  wire _id_1, id_2;
  logic [id_1 : -1 'b0] id_3;
  ;
  parameter \id_4 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd78
) (
    id_1[1'd0*id_2 : 1'b0],
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  module_0 modCall_1 ();
  output logic [7:0] id_1;
  logic id_9 = (id_4);
endmodule
