Simple implementation of basic DSP components using SystemVerilog. just for fun.
Components list: FIR, IIR, CIC(Decimator only), FFT


Also here is a very simple TB for visual comparison with the Python reference script.

Python:
![image](https://github.com/Kobzon86/DSP_modules/assets/65023680/cbff1647-f547-4a65-955d-e462841a7291)

Modelsim:
![image](https://github.com/Kobzon86/DSP_modules/assets/65023680/00bb8daf-7227-481d-849c-dd08d716a31e)
