// Seed: 3382095367
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  output wire id_32;
  output wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_33 = id_21 > id_12;
  wire  id_34;
  wire  id_35;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    output uwire id_4,
    output uwire id_5,
    input wire id_6,
    input supply1 id_7,
    output tri0 id_8
    , id_10
);
  assign id_4 = id_7;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  assign modCall_1.id_33 = 0;
  wire id_11 = id_2;
endmodule
