

================================================================
== Vivado HLS Report for 'open_port'
================================================================
* Date:           Wed Aug 12 00:41:21 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        network_bridge_tcp
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      1.10|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.10ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%listenDone_load = load i1* @listenDone, align 1" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:69]
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%waitPortStatus_load = load i1* @waitPortStatus, align 1" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:69]
ST_1 : Operation 5 [1/1] (0.33ns)   --->   "%brmerge = or i1 %listenDone_load, %waitPortStatus_load" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:69]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %brmerge, label %._crit_edge, label %1" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:69]
ST_1 : Operation 7 [1/1] (0.83ns)   --->   "store i1 true, i1* @waitPortStatus, align 1" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:77]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %waitPortStatus_load, label %2, label %._crit_edge22" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:80]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %listenPortStatus_V, i32 1)" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:80]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %._crit_edge22" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:80]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* %listenPortStatus_V)" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:82]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store i1 %tmp_11, i1* @listenDone, align 1" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:82]
ST_1 : Operation 13 [1/1] (0.83ns)   --->   "store i1 false, i1* @waitPortStatus, align 1" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:83]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i81P(i81* %notifications_V, i32 1)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %5, label %._crit_edge24" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:87]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp1 = call i81 @_ssdm_op_Read.ap_fifo.volatile.i81P(i81* %notifications_V)"   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_length_V = call i16 @_ssdm_op_PartSelect.i16.i81.i32.i32(i81 %tmp1, i32 16, i32 31)" [/home/user/galapagos/middleware/hls/network_bridge_tcp/include/./toe.hpp:496->/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:89]
ST_1 : Operation 18 [1/1] (1.09ns)   --->   "%tmp_s = icmp eq i16 %tmp_length_V, 0" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:91]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %._crit_edge25, label %6" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:91]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i81 %tmp1 to i32" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:93]

 <State 2> : 0.00ns
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i32* %readRequest_V, [1 x i8]* @p_str, [5 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [32 x i8]* @p_str32)"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %notifications_V, [1 x i8]* @p_str, [5 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [33 x i8]* @p_str31)"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %listenPortStatus_V, [1 x i8]* @p_str, [5 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [38 x i8]* @p_str28)"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i16* %listenPort_V_V, [1 x i8]* @p_str, [5 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [31 x i8]* @p_str27)"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %listenPort_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %listenPortStatus_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %notifications_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %readRequest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:61]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %listenPort_V_V, i16 7)" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:75]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %4" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:78]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %._crit_edge22" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:84]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br label %4"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %readRequest_V, i32 %tmp_1)" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:93]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br label %._crit_edge25" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:95]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %._crit_edge24" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:96]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [/home/user/galapagos/middleware/hls/network_bridge_tcp/src/network_bridge_tcp.cpp:97]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ listenPort_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ listenPortStatus_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ notifications_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ readRequest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ listenDone]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ waitPortStatus]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
listenDone_load     (load         ) [ 000]
waitPortStatus_load (load         ) [ 011]
brmerge             (or           ) [ 011]
StgValue_6          (br           ) [ 000]
StgValue_7          (store        ) [ 000]
StgValue_8          (br           ) [ 000]
tmp                 (nbreadreq    ) [ 011]
StgValue_10         (br           ) [ 000]
tmp_11              (read         ) [ 000]
StgValue_12         (store        ) [ 000]
StgValue_13         (store        ) [ 000]
tmp_2               (nbreadreq    ) [ 011]
StgValue_15         (br           ) [ 000]
tmp1                (read         ) [ 000]
tmp_length_V        (partselect   ) [ 000]
tmp_s               (icmp         ) [ 011]
StgValue_19         (br           ) [ 000]
tmp_1               (trunc        ) [ 011]
StgValue_21         (specifcore   ) [ 000]
StgValue_22         (specifcore   ) [ 000]
StgValue_23         (specifcore   ) [ 000]
StgValue_24         (specifcore   ) [ 000]
StgValue_25         (specinterface) [ 000]
StgValue_26         (specinterface) [ 000]
StgValue_27         (specinterface) [ 000]
StgValue_28         (specinterface) [ 000]
StgValue_29         (specpipeline ) [ 000]
StgValue_30         (write        ) [ 000]
StgValue_31         (br           ) [ 000]
StgValue_32         (br           ) [ 000]
StgValue_33         (br           ) [ 000]
StgValue_34         (write        ) [ 000]
StgValue_35         (br           ) [ 000]
StgValue_36         (br           ) [ 000]
StgValue_37         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="listenPort_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listenPort_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="listenPortStatus_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listenPortStatus_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="notifications_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="notifications_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="readRequest_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readRequest_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="listenDone">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="listenDone"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="waitPortStatus">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="waitPortStatus"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i81P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i81P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i81.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_11_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_2_nbreadreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="81" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="81" slack="0"/>
<pin id="90" dir="0" index="1" bw="81" slack="0"/>
<pin id="91" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_30_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_34_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="1"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="listenDone_load_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="listenDone_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="waitPortStatus_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="waitPortStatus_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="brmerge_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="StgValue_7_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="StgValue_12_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="StgValue_13_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_length_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="81" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="6" slack="0"/>
<pin id="146" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_length_V/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_s_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="81" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="waitPortStatus_load_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="waitPortStatus_load "/>
</bind>
</comp>

<comp id="165" class="1005" name="brmerge_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="173" class="1005" name="tmp_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="tmp_s_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="60" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="62" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="64" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="109" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="113" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="74" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="88" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="155"><net_src comp="141" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="88" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="113" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="117" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="66" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="80" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="151" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="157" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: listenPort_V_V | {2 }
	Port: readRequest_V | {2 }
	Port: listenDone | {1 }
	Port: waitPortStatus | {1 }
 - Input state : 
	Port: open_port : listenPortStatus_V | {1 }
	Port: open_port : notifications_V | {1 }
	Port: open_port : listenDone | {1 }
	Port: open_port : waitPortStatus | {1 }
  - Chain level:
	State 1
		brmerge : 1
		StgValue_6 : 1
		StgValue_8 : 1
		tmp_s : 1
		StgValue_19 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |       tmp_s_fu_151       |    0    |    13   |
|----------|--------------------------|---------|---------|
|    or    |      brmerge_fu_117      |    0    |    2    |
|----------|--------------------------|---------|---------|
| nbreadreq|    tmp_nbreadreq_fu_66   |    0    |    0    |
|          |   tmp_2_nbreadreq_fu_80  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   read   |     tmp_11_read_fu_74    |    0    |    0    |
|          |      tmp1_read_fu_88     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  StgValue_30_write_fu_94 |    0    |    0    |
|          | StgValue_34_write_fu_102 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|    tmp_length_V_fu_141   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       tmp_1_fu_157       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    15   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      brmerge_reg_165      |    1   |
|       tmp_1_reg_181       |   32   |
|       tmp_2_reg_173       |    1   |
|        tmp_reg_169        |    1   |
|       tmp_s_reg_177       |    1   |
|waitPortStatus_load_reg_161|    1   |
+---------------------------+--------+
|           Total           |   37   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   15   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   37   |    -   |
+-----------+--------+--------+
|   Total   |   37   |   15   |
+-----------+--------+--------+
