<?xml version="1.0" encoding="UTF-8"?>
<module id="IQN_AT" HW_revision="" XML_version="1" description="">
  <!--  -->
  <register id="AT2_AT2_timer_enables" offset="0x00000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="radt_en" width="8" begin="7" end="0" description="bit 0-7 enable RadT0-to-RadT7. RADT 7 will be used for driving the t1-t2-t3 GSM Timer. Once enabled, Timers will start running once the compare value equals the BCN timer value (which yeilds an exact sync)" rwaccess="RW" />
    <bitfield id="run_bcn" width="1" begin="9" end="9" description="SW control which starts the BCN Timer running. SW writes are not precise so it is expected the user will correct the timer value with an offset." rwaccess="RW" />
  </register>
  <register id="AT2_AT2_OBSAI_RP1_Control" offset="0x00010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="crc_use" width="1" begin="9" end="9" description="When set to a 1, a failed CRC check will result in the FCB being dropped." rwaccess="RW" />
    <bitfield id="crc_flip" width="1" begin="10" end="10" description="CRC bit order select." rwaccess="RW" />
    <bitfield id="crc_init_ones" width="1" begin="11" end="11" description="Initialization value of the CRC engine." rwaccess="RW" />
    <bitfield id="crc_invert" width="1" begin="12" end="12" description="Enables bit-by-bit inversion of calculated CRC value prior to comparison." rwaccess="RW" />
  </register>
  <register id="AT2_AT2_rp1_type_capture" offset="0x00014" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="8" begin="7" end="0" description="RP1 Type field captured" rwaccess="R" />
  </register>
  <register id="AT2_RP1_TOD_Capture_LSBs" offset="0x00018" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="32" begin="31" end="0" description="RP1 payload capture 32 LSBs" rwaccess="R" />
  </register>
  <register id="AT2_RP1_TOD_Capture_MSBs" offset="0x0001c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="32" begin="31" end="0" description="RP1 payload capture 32 MSBs" rwaccess="R" />
  </register>
  <register id="AT2_AT2_BCN_offset" offset="0x00020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="25" begin="24" end="0" description="Offset for the free running raw BCN counter. The offset version of BCN is the value used for all measurement and sync purposes. (The offset mechanism gives a way to minimize clock domains crossing errors when syncing timers).SW uses the desired sync input" rwaccess="RW" />
  </register>
  <register id="AT2_BCN_pa_tscomp_capture" offset="0x00024" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="BCN clock count pa_tscomp capture" rwaccess="R" />
  </register>
  <register id="AT2_BCN_physync_capture" offset="0x00028" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="BCN clock count physync capture" rwaccess="R" />
  </register>
  <register id="AT2_BCN_radsync_capture" offset="0x0002c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="BCN clock count radsync capture" rwaccess="R" />
  </register>
  <register id="AT2_BCN_rp1_sync_capture" offset="0x00030" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="BCN clock count rp1_sync capture" rwaccess="R" />
  </register>
  <register id="AT2_BCN_uAT_slave_sync_capture" offset="0x00034" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="25" begin="24" end="0" description="BCN clock count selected slave uAT sync capture. bcn_slvsel_cfg selects which uAT slave sync is used for capturing the BCN value in this register." rwaccess="R" />
  </register>
  <register id="AT2_BCN_Frame_Value_LSBs" offset="0x00038" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="12" begin="11" end="0" description="BCN Frame Value LSBs" rwaccess="R" />
  </register>
  <register id="AT2_BCN_Frame_Value_MSBs" offset="0x0003c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rd_val" width="28" begin="27" end="0" description="BCN Frame Value MSBs" rwaccess="R" />
  </register>
  <register id="AT2_BCN_uat_slave_select" offset="0x00040" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="4" begin="3" end="0" description="BCN uat slave select for choosing which of up to 16 uats is used as the source of the sync signal." rwaccess="RW" />
  </register>
  <register id="AT2_BCN_Frame_Init_LSBs" offset="0x00044" width="32" description="(1 of 1, stride 0)">
    <bitfield id="wr_val" width="12" begin="11" end="0" description="BCN Frame Init LSBs" rwaccess="W" />
  </register>
  <register id="AT2_BCN_Frame_Init_MSBs" offset="0x00048" width="32" description="(1 of 1, stride 0)">
    <bitfield id="wr_val" width="28" begin="27" end="0" description="BCN Frame Init MSBs" rwaccess="W" />
  </register>
  <register id="AT2_BCN_Clock_Counter_TC" offset="0x0004c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="25" begin="24" end="0" description="BCN Clock Counter TC. Set to one less than the number of clock cycles needed." rwaccess="RW" />
  </register>
  <register id="AT2_BCN_Frame_TC_LSBs" offset="0x00050" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="32" begin="31" end="0" description="BCN Frame TC LSBs" rwaccess="RW" />
  </register>
  <register id="AT2_BCN_Frame_TC_MSBs" offset="0x00054" width="32" description="(1 of 1, stride 0)">
    <bitfield id="val" width="8" begin="7" end="0" description="BCN Frame TC MSBs. Frame count goes to 0 when it matches the concatenated MSB and LSB value of these two registers." rwaccess="RW" />
  </register>
  <register id="AT2_GSM_T1_T2_T3_inital_value" offset="0x00060" width="32" description="(1 of 1, stride 0)">
    <bitfield id="t1" width="11" begin="10" end="0" description="T1 w=init, affects at_gsm_tcount_value" rwaccess="W" />
    <bitfield id="t2" width="5" begin="15" end="11" description="T2 w=init, affects at_gsm_tcount_value" rwaccess="W" />
    <bitfield id="t3" width="6" begin="21" end="16" description="T3 w=init, affects at_gsm_tcount_value" rwaccess="W" />
  </register>
  <register id="AT2_GSM_T1_T2_T3_current_value" offset="0x00064" width="32" description="(1 of 1, stride 0)">
    <bitfield id="t1" width="11" begin="10" end="0" description="T1 r=value of T1 counter" rwaccess="R" />
    <bitfield id="t2" width="5" begin="15" end="11" description="T2 r=value of T2 counter" rwaccess="R" />
    <bitfield id="t3" width="6" begin="21" end="16" description="T3 r=value of T3 counter" rwaccess="R" />
  </register>
  <register id="AT2_RADT_Status__sample_and_Symbol_Count_Value" offset="0x00200" width="32" description="(1 of 8, stride 64)">
    <bitfield id="radt_sampcnt_val" width="19" begin="18" end="0" description="RADT sample count Value. Increments every radt_0_cfg clkcnt_tc +1 system clock cycles." rwaccess="R" />
    <bitfield id="radt_symcnt_val" width="8" begin="26" end="19" description="RADT symbol count Value" rwaccess="R" />
  </register>
  <register id="AT2_RADT_Status__Frame_Count_Value_LSBs" offset="0x00204" width="32" description="(1 of 8, stride 64)">
    <bitfield id="radt_frm_val_lsb" width="12" begin="11" end="0" description="RADT Frame Value 12 LSBs" rwaccess="R" />
  </register>
  <register id="AT2_RADT_Status__Frame_Value_MSBs" offset="0x00208" width="32" description="(1 of 8, stride 64)">
    <bitfield id="radt_frm_val_msb" width="28" begin="27" end="0" description="RADT Frame Value MSBs" rwaccess="R" />
  </register>
  <register id="AT2_RADT_Status__Value_in_WCDMA_RAC___TAC" offset="0x0020c" width="32" description="(1 of 8, stride 64)">
    <bitfield id="radt_chip" width="12" begin="11" end="0" description="Chip Value" rwaccess="R" />
    <bitfield id="radt_slot" width="4" begin="15" end="12" description="Slot Value" rwaccess="R" />
    <bitfield id="radt_frme" width="12" begin="27" end="16" description="Frame Value" rwaccess="R" />
  </register>
  <register id="AT2_RADT_Frame_Init_LSBs" offset="0x00210" width="32" description="(1 of 8, stride 64)">
    <bitfield id="frm_init_lsb" width="12" begin="11" end="0" description="RADT Frame Init LSBs loads a frame count directly to the counter LSB bits. This register and the MSB register should only be loaded when the RADT is off or if it is known it will not be incrementing during the time of the writes." rwaccess="W" />
  </register>
  <register id="AT2_RADT_Frame_Init_MSBs" offset="0x00214" width="32" description="(1 of 8, stride 64)">
    <bitfield id="frm_init_msb" width="28" begin="27" end="0" description="RADT Frame Init MSBs loads a frame count directly to the counter MSB bits. This register and the LSB register should only be loaded when the RADT is off or if it is known it will not be incrementing during the time of the writes." rwaccess="W" />
  </register>
  <register id="AT2_RADT_counter_terminal_count" offset="0x00218" width="32" description="(1 of 8, stride 64)">
    <bitfield id="clkcnt_tc" width="11" begin="10" end="0" description="Clock divider counter TC 11bit. The clock divider divides down the clock to a sample period before driving the sample counter. represents num clock ticks minus 1 per sample" rwaccess="RW" />
    <bitfield id="lutindex_tc" width="8" begin="18" end="11" description="LUT Index TC 8bit. This is the number of sample entries in the table minus 1 plus the offset into the LUT for the start of the table for this RADT. It is typically either a 0 when all symbols are the same size or it is the number of symbols in the frame" rwaccess="RW" />
    <bitfield id="symb_tc" width="8" begin="26" end="19" description="Symbol TC 8bit. This is the number of symbols in the frame minus 1." rwaccess="RW" />
  </register>
  <register id="AT2_RADT_Frame_TC_LSBs" offset="0x00220" width="32" description="(1 of 8, stride 64)">
    <bitfield id="frm_tc_lsb" width="32" begin="31" end="0" description="RADT Frame TC LSBs" rwaccess="RW" />
  </register>
  <register id="AT2_RADT_Frame_TC_MSBs" offset="0x00224" width="32" description="(1 of 8, stride 64)">
    <bitfield id="frm_tc_msb" width="8" begin="7" end="0" description="RADT Frame TC MSBs" rwaccess="RW" />
  </register>
  <register id="AT2_RADT_Base_Address_for_INDEX" offset="0x00228" width="32" description="(1 of 8, stride 64)">
    <bitfield id="lut_index_strt" width="8" begin="7" end="0" description="LUT Index start address pointer to the symbol lut memory for this RADT." rwaccess="RW" />
  </register>
  <register id="AT2_BCN_sync_compare_value" offset="0x0022c" width="32" description="(1 of 8, stride 64)">
    <bitfield id="bcn_sync_cmp" width="25" begin="24" end="0" description="BCN compare value for synchronization to start the RADT. The RADT starts on the next occurance of the BCN counter matching this value after being enabled and is ignored after that as long as the RADT is enabled." rwaccess="RW" />
  </register>
  <register id="AT2_System_Event_Offset" offset="0x00400" width="32" description="(1 of 24, stride 16)">
    <bitfield id="val" width="22" begin="21" end="0" description="Event Offset Index. This is the number of system clocks after the selected RADT event that the event is triggerred." rwaccess="RW" />
    <bitfield id="evt_strb_sel" width="5" begin="28" end="24" description="Selects which RADT counter and start-of-symbol vs. start-of-frame. (Step 1) Each the selected strobe fires, the given sys_event generator resets" rwaccess="RW" />
  </register>
  <register id="AT2_System_Event_Modulo_Terminal_Count" offset="0x00404" width="32" description="(1 of 24, stride 16)">
    <bitfield id="val" width="22" begin="21" end="0" description="Event Modulo. Minimum programmed value should be 15. This corresponds to a minimum modulo of 16." rwaccess="RW" />
  </register>
  <register id="AT2_System_Event_Mask__LSBs" offset="0x00408" width="32" description="(1 of 24, stride 16)">
    <bitfield id="val" width="32" begin="31" end="0" description="Event Mask LSBs. all 0 will disable events, A 1 in a bit enables that event time. Typically set these to all ones when GSM masking is not desired." rwaccess="RW" />
  </register>
  <register id="AT2_System_Event_Mask__MSBs" offset="0x0040c" width="32" description="(1 of 24, stride 16)">
    <bitfield id="val" width="32" begin="31" end="0" description="Event Mask MSBs. all 0 will disable events, A 1 in a bit enables that event time. Typically set these to all ones when GSM masking is not desired." rwaccess="RW" />
  </register>
  <register id="AT2_System_Event_Enables" offset="0x00600" width="32" description="(1 of 1, stride 0)">
    <bitfield id="en" width="24" begin="23" end="0" description="EVENT Enable when a bit is set to a 1. Must be enabled after event configuration." rwaccess="RW" />
  </register>
  <register id="AT2_System_Event_Force_Register" offset="0x00604" width="32" description="(1 of 1, stride 0)">
    <bitfield id="strb" width="24" begin="23" end="0" description="EVENT Force causes an event when set to a 1 on the corresponding system event." rwaccess="W" />
  </register>
  <register id="AT2_AT2_symbol_lut_RAM" offset="0x00800" width="32" description="(1 of 256, stride 4)">
    <bitfield id="symbcnt_tc" width="19" begin="18" end="0" description="RadT symbol counter terminal count programmed in sys_clks (usually 245.76MHz or 307.2MHz) Set to the number of clock cycles needed minus 1. If all symbols are the same size only 1 location needs to be used, otherwise a separate location is needed for each" rwaccess="RW" />
  </register>
  <register id="AT2_at_ee_0_Raw_Interrupt_Status" offset="0x08000" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rp1_crc_err" width="1" begin="0" end="0" description="RP1 CRC error (Only valid with using OBSAI RP1 Sync Interface). RP1 FCB was recieved with bad CRC. APP SW should disregard FCB" rwaccess="R" />
    <bitfield id="rp1_bit_err" width="1" begin="1" end="1" description="RP1 bit error (Only valid with using OBSAI RP1 Sync Interface). RP1 FCB recieved pattern is illegal. Data bits were not held for 8 consecutive RP1_clks" rwaccess="R" />
    <bitfield id="rp1_sync_info" width="1" begin="2" end="2" description="An RP1 FCB packet was received (Only valid with using OBSAI RP1 Sync Interface). BCN value was captured for use by APP SW to calc and correct BCN alignment" rwaccess="R" />
    <bitfield id="radsync_info" width="1" begin="3" end="3" description="A strobe was recieved on the radt sync input pin (Only valid when using external sync pin). BCN value was captured for use by APP SW to calc and correct RADT alignment" rwaccess="R" />
    <bitfield id="physync_info" width="1" begin="4" end="4" description="A strobe was recieved on the phyt (BCN) sync input pin (Only valid when using external sync pin) BCN value was captured for use by APP SW to calc and correct BCN alignment" rwaccess="R" />
    <bitfield id="pa_tscomp_info" width="1" begin="5" end="5" description="A pa_tscomp sync input was received from NETCP PA (Valid when using IEEE1588 sync). BCN value was captured for use by APP SW to calc and correct BCN alignment" rwaccess="R" />
  </register>
  <register id="AT2_at_ee_0_Raw_Set" offset="0x08004" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rp1_crc_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_bit_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_sync_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="radsync_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="physync_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pa_tscomp_info" width="1" begin="5" end="5" description="Sets the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AT2_at_ee_0_Raw_Clear" offset="0x08008" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rp1_crc_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_bit_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_sync_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="radsync_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="physync_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pa_tscomp_info" width="1" begin="5" end="5" description="Clears the corresponding bit in the raw_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AT2_at_ee_0_EV0_Enable_Status" offset="0x0800c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rp1_crc_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rp1_bit_err" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rp1_sync_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="radsync_info" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="physync_info" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pa_tscomp_info" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AT2_at_ee_0_EV0_Enable_Set" offset="0x08010" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rp1_crc_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_bit_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_sync_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="radsync_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="physync_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pa_tscomp_info" width="1" begin="5" end="5" description="Sets the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AT2_at_ee_0_EV0_Enable_Clear" offset="0x08014" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rp1_crc_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_bit_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_sync_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="radsync_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="physync_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pa_tscomp_info" width="1" begin="5" end="5" description="Clears the corresponding bit in the enable register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AT2_at_ee_0_EV1_Enable_Status" offset="0x08018" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rp1_crc_err" width="1" begin="0" end="0" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rp1_bit_err" width="1" begin="1" end="1" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="rp1_sync_info" width="1" begin="2" end="2" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="radsync_info" width="1" begin="3" end="3" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="physync_info" width="1" begin="4" end="4" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
    <bitfield id="pa_tscomp_info" width="1" begin="5" end="5" description="When set allows the corresponding bit in the raw_status register to generate the intr1_sts interrupt. Read only." rwaccess="R" />
  </register>
  <register id="AT2_at_ee_0_EV1_Enable_Set" offset="0x0801c" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rp1_crc_err" width="1" begin="0" end="0" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_bit_err" width="1" begin="1" end="1" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_sync_info" width="1" begin="2" end="2" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="radsync_info" width="1" begin="3" end="3" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="physync_info" width="1" begin="4" end="4" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pa_tscomp_info" width="1" begin="5" end="5" description="Sets the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AT2_at_ee_0_EV1_Enable_Clear" offset="0x08020" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rp1_crc_err" width="1" begin="0" end="0" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_bit_err" width="1" begin="1" end="1" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="rp1_sync_info" width="1" begin="2" end="2" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="radsync_info" width="1" begin="3" end="3" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="physync_info" width="1" begin="4" end="4" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
    <bitfield id="pa_tscomp_info" width="1" begin="5" end="5" description="Clears the corresponding bit in the intr1_status register when set. Write only, self-clears." rwaccess="W" />
  </register>
  <register id="AT2_at_ee_0_EV0_Enabled_Status" offset="0x08024" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rp1_crc_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rp1_bit_err" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="rp1_sync_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="radsync_info" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="physync_info" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
    <bitfield id="pa_tscomp_info" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the enable_status register. Read only." rwaccess="R" />
  </register>
  <register id="AT2_at_ee_0_EV1_Enabled_Status" offset="0x08028" width="32" description="(1 of 1, stride 0)">
    <bitfield id="rp1_crc_err" width="1" begin="0" end="0" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rp1_bit_err" width="1" begin="1" end="1" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="rp1_sync_info" width="1" begin="2" end="2" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="radsync_info" width="1" begin="3" end="3" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="physync_info" width="1" begin="4" end="4" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
    <bitfield id="pa_tscomp_info" width="1" begin="5" end="5" description="AND-ed raw_status bits with the corresponding bit in the intr1_status register. Read only." rwaccess="R" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
