
OyznFCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d980  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c1c  0801db10  0801db10  0002db10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801e72c  0801e72c  00030440  2**0
                  CONTENTS
  4 .ARM          00000008  0801e72c  0801e72c  0002e72c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801e734  0801e734  00030440  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801e734  0801e734  0002e734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801e738  0801e738  0002e738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000434  20000000  0801e73c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .nzds         0000000c  20000434  0801eb70  00030434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000bcc0  20000440  0801eb7c  00030440  2**2
                  ALLOC
 11 ._user_heap_stack 00002000  2000c100  0801eb7c  0003c100  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030440  2**0
                  CONTENTS, READONLY
 13 .debug_info   00057ec6  00000000  00000000  00030470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000c44e  00000000  00000000  00088336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002e90  00000000  00000000  00094788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002a08  00000000  00000000  00097618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00032d86  00000000  00000000  0009a020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004f81d  00000000  00000000  000ccda6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e951b  00000000  00000000  0011c5c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00205ade  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000cbb8  00000000  00000000  00205b34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000440 	.word	0x20000440
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801daf8 	.word	0x0801daf8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000444 	.word	0x20000444
 80001cc:	0801daf8 	.word	0x0801daf8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_ldivmod>:
 8000ba8:	b97b      	cbnz	r3, 8000bca <__aeabi_ldivmod+0x22>
 8000baa:	b972      	cbnz	r2, 8000bca <__aeabi_ldivmod+0x22>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bfbe      	ittt	lt
 8000bb0:	2000      	movlt	r0, #0
 8000bb2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bb6:	e006      	blt.n	8000bc6 <__aeabi_ldivmod+0x1e>
 8000bb8:	bf08      	it	eq
 8000bba:	2800      	cmpeq	r0, #0
 8000bbc:	bf1c      	itt	ne
 8000bbe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000bc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc6:	f000 b9b9 	b.w	8000f3c <__aeabi_idiv0>
 8000bca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd2:	2900      	cmp	r1, #0
 8000bd4:	db09      	blt.n	8000bea <__aeabi_ldivmod+0x42>
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	db1a      	blt.n	8000c10 <__aeabi_ldivmod+0x68>
 8000bda:	f000 f84d 	bl	8000c78 <__udivmoddi4>
 8000bde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be6:	b004      	add	sp, #16
 8000be8:	4770      	bx	lr
 8000bea:	4240      	negs	r0, r0
 8000bec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db1b      	blt.n	8000c2c <__aeabi_ldivmod+0x84>
 8000bf4:	f000 f840 	bl	8000c78 <__udivmoddi4>
 8000bf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c00:	b004      	add	sp, #16
 8000c02:	4240      	negs	r0, r0
 8000c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f82f 	bl	8000c78 <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4240      	negs	r0, r0
 8000c26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2a:	4770      	bx	lr
 8000c2c:	4252      	negs	r2, r2
 8000c2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c32:	f000 f821 	bl	8000c78 <__udivmoddi4>
 8000c36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3e:	b004      	add	sp, #16
 8000c40:	4252      	negs	r2, r2
 8000c42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <configureTimerForRunTimeStats>:
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	af00      	add	r7, sp, #0
return 0;
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <vApplicationIdleHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8000f5e:	b480      	push	{r7}
 8000f60:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000f62:	bf00      	nop
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
__weak void vApplicationTickHook( void )
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
	...

08000f7c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	4a07      	ldr	r2, [pc, #28]	; (8000fa8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f8c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	4a06      	ldr	r2, [pc, #24]	; (8000fac <vApplicationGetIdleTaskMemory+0x30>)
 8000f92:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2280      	movs	r2, #128	; 0x80
 8000f98:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	2000045c 	.word	0x2000045c
 8000fac:	200004c0 	.word	0x200004c0

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	b5b0      	push	{r4, r5, r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb6:	f001 fc8b 	bl	80028d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fba:	f000 f83b 	bl	8001034 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fbe:	f000 fb93 	bl	80016e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fc2:	f000 fb2b 	bl	800161c <MX_DMA_Init>
  MX_SPI1_Init();
 8000fc6:	f000 f91f 	bl	8001208 <MX_SPI1_Init>
  MX_I2C1_Init();
 8000fca:	f000 f8ef 	bl	80011ac <MX_I2C1_Init>
  MX_SPI3_Init();
 8000fce:	f000 f987 	bl	80012e0 <MX_SPI3_Init>
  MX_FATFS_Init();
 8000fd2:	f008 fb07 	bl	80095e4 <MX_FATFS_Init>
  MX_USART1_Init();
 8000fd6:	f000 faf5 	bl	80015c4 <MX_USART1_Init>
  MX_ADC1_Init();
 8000fda:	f000 f895 	bl	8001108 <MX_ADC1_Init>
  MX_SPI2_Init();
 8000fde:	f000 f949 	bl	8001274 <MX_SPI2_Init>
  MX_UART4_Init();
 8000fe2:	f000 fac5 	bl	8001570 <MX_UART4_Init>
  MX_TIM3_Init();
 8000fe6:	f000 fa09 	bl	80013fc <MX_TIM3_Init>
  MX_TIM9_Init();
 8000fea:	f000 fa81 	bl	80014f0 <MX_TIM9_Init>
  MX_TIM2_Init();
 8000fee:	f000 f9ad 	bl	800134c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  systemInit();			/**/
 8000ff2:	f013 fbd0 	bl	8014796 <systemInit>
  //TestFatfs();
  HAL_TIM_IC_Start_IT(&htim9,TIM_CHANNEL_2);
 8000ff6:	2104      	movs	r1, #4
 8000ff8:	480b      	ldr	r0, [pc, #44]	; (8001028 <main+0x78>)
 8000ffa:	f006 fe0f 	bl	8007c1c <HAL_TIM_IC_Start_IT>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000ffe:	4b0b      	ldr	r3, [pc, #44]	; (800102c <main+0x7c>)
 8001000:	1d3c      	adds	r4, r7, #4
 8001002:	461d      	mov	r5, r3
 8001004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001008:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800100c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001010:	1d3b      	adds	r3, r7, #4
 8001012:	2100      	movs	r1, #0
 8001014:	4618      	mov	r0, r3
 8001016:	f008 fbc7 	bl	80097a8 <osThreadCreate>
 800101a:	4603      	mov	r3, r0
 800101c:	4a04      	ldr	r2, [pc, #16]	; (8001030 <main+0x80>)
 800101e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001020:	f008 fbbb 	bl	800979a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001024:	e7fe      	b.n	8001024 <main+0x74>
 8001026:	bf00      	nop
 8001028:	20008b50 	.word	0x20008b50
 800102c:	0801db1c 	.word	0x0801db1c
 8001030:	200087d8 	.word	0x200087d8

08001034 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b094      	sub	sp, #80	; 0x50
 8001038:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103a:	f107 0320 	add.w	r3, r7, #32
 800103e:	2230      	movs	r2, #48	; 0x30
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f018 fe22 	bl	8019c8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001048:	f107 030c 	add.w	r3, r7, #12
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001058:	2300      	movs	r3, #0
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	4b28      	ldr	r3, [pc, #160]	; (8001100 <SystemClock_Config+0xcc>)
 800105e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001060:	4a27      	ldr	r2, [pc, #156]	; (8001100 <SystemClock_Config+0xcc>)
 8001062:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001066:	6413      	str	r3, [r2, #64]	; 0x40
 8001068:	4b25      	ldr	r3, [pc, #148]	; (8001100 <SystemClock_Config+0xcc>)
 800106a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001070:	60bb      	str	r3, [r7, #8]
 8001072:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001074:	2300      	movs	r3, #0
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	4b22      	ldr	r3, [pc, #136]	; (8001104 <SystemClock_Config+0xd0>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a21      	ldr	r2, [pc, #132]	; (8001104 <SystemClock_Config+0xd0>)
 800107e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001082:	6013      	str	r3, [r2, #0]
 8001084:	4b1f      	ldr	r3, [pc, #124]	; (8001104 <SystemClock_Config+0xd0>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001090:	2301      	movs	r3, #1
 8001092:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001094:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800109a:	2302      	movs	r3, #2
 800109c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800109e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010a4:	2304      	movs	r3, #4
 80010a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010a8:	23a8      	movs	r3, #168	; 0xa8
 80010aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010ac:	2302      	movs	r3, #2
 80010ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010b0:	2307      	movs	r3, #7
 80010b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010b4:	f107 0320 	add.w	r3, r7, #32
 80010b8:	4618      	mov	r0, r3
 80010ba:	f004 fdbb 	bl	8005c34 <HAL_RCC_OscConfig>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010c4:	f000 fc74 	bl	80019b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010c8:	230f      	movs	r3, #15
 80010ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010cc:	2302      	movs	r3, #2
 80010ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d0:	2300      	movs	r3, #0
 80010d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010d4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010d8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	2105      	movs	r1, #5
 80010e6:	4618      	mov	r0, r3
 80010e8:	f005 f81c 	bl	8006124 <HAL_RCC_ClockConfig>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80010f2:	f000 fc5d 	bl	80019b0 <Error_Handler>
  }
}
 80010f6:	bf00      	nop
 80010f8:	3750      	adds	r7, #80	; 0x50
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40023800 	.word	0x40023800
 8001104:	40007000 	.word	0x40007000

08001108 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b084      	sub	sp, #16
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800110e:	463b      	mov	r3, r7
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800111a:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <MX_ADC1_Init+0x98>)
 800111c:	4a21      	ldr	r2, [pc, #132]	; (80011a4 <MX_ADC1_Init+0x9c>)
 800111e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001120:	4b1f      	ldr	r3, [pc, #124]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001122:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001126:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001128:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <MX_ADC1_Init+0x98>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800112e:	4b1c      	ldr	r3, [pc, #112]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001130:	2200      	movs	r2, #0
 8001132:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001134:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001136:	2201      	movs	r2, #1
 8001138:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800113a:	4b19      	ldr	r3, [pc, #100]	; (80011a0 <MX_ADC1_Init+0x98>)
 800113c:	2200      	movs	r2, #0
 800113e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001142:	4b17      	ldr	r3, [pc, #92]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001144:	2200      	movs	r2, #0
 8001146:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001148:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <MX_ADC1_Init+0x98>)
 800114a:	4a17      	ldr	r2, [pc, #92]	; (80011a8 <MX_ADC1_Init+0xa0>)
 800114c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800114e:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001150:	2200      	movs	r2, #0
 8001152:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001156:	2201      	movs	r2, #1
 8001158:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800115a:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <MX_ADC1_Init+0x98>)
 800115c:	2201      	movs	r2, #1
 800115e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001162:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <MX_ADC1_Init+0x98>)
 8001164:	2201      	movs	r2, #1
 8001166:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001168:	480d      	ldr	r0, [pc, #52]	; (80011a0 <MX_ADC1_Init+0x98>)
 800116a:	f001 fc17 	bl	800299c <HAL_ADC_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001174:	f000 fc1c 	bl	80019b0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001178:	230f      	movs	r3, #15
 800117a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800117c:	2301      	movs	r3, #1
 800117e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001180:	2303      	movs	r3, #3
 8001182:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001184:	463b      	mov	r3, r7
 8001186:	4619      	mov	r1, r3
 8001188:	4805      	ldr	r0, [pc, #20]	; (80011a0 <MX_ADC1_Init+0x98>)
 800118a:	f001 fd79 	bl	8002c80 <HAL_ADC_ConfigChannel>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001194:	f000 fc0c 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20008a48 	.word	0x20008a48
 80011a4:	40012000 	.word	0x40012000
 80011a8:	0f000001 	.word	0x0f000001

080011ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011b0:	4b12      	ldr	r3, [pc, #72]	; (80011fc <MX_I2C1_Init+0x50>)
 80011b2:	4a13      	ldr	r2, [pc, #76]	; (8001200 <MX_I2C1_Init+0x54>)
 80011b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011b6:	4b11      	ldr	r3, [pc, #68]	; (80011fc <MX_I2C1_Init+0x50>)
 80011b8:	4a12      	ldr	r2, [pc, #72]	; (8001204 <MX_I2C1_Init+0x58>)
 80011ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011bc:	4b0f      	ldr	r3, [pc, #60]	; (80011fc <MX_I2C1_Init+0x50>)
 80011be:	2200      	movs	r2, #0
 80011c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 20;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <MX_I2C1_Init+0x50>)
 80011c4:	2214      	movs	r2, #20
 80011c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011c8:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <MX_I2C1_Init+0x50>)
 80011ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d0:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <MX_I2C1_Init+0x50>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011d6:	4b09      	ldr	r3, [pc, #36]	; (80011fc <MX_I2C1_Init+0x50>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011dc:	4b07      	ldr	r3, [pc, #28]	; (80011fc <MX_I2C1_Init+0x50>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011e2:	4b06      	ldr	r3, [pc, #24]	; (80011fc <MX_I2C1_Init+0x50>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011e8:	4804      	ldr	r0, [pc, #16]	; (80011fc <MX_I2C1_Init+0x50>)
 80011ea:	f003 fa4d 	bl	8004688 <HAL_I2C_Init>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011f4:	f000 fbdc 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011f8:	bf00      	nop
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	200088f4 	.word	0x200088f4
 8001200:	40005400 	.word	0x40005400
 8001204:	000186a0 	.word	0x000186a0

08001208 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800120c:	4b17      	ldr	r3, [pc, #92]	; (800126c <MX_SPI1_Init+0x64>)
 800120e:	4a18      	ldr	r2, [pc, #96]	; (8001270 <MX_SPI1_Init+0x68>)
 8001210:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <MX_SPI1_Init+0x64>)
 8001214:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001218:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800121a:	4b14      	ldr	r3, [pc, #80]	; (800126c <MX_SPI1_Init+0x64>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <MX_SPI1_Init+0x64>)
 8001222:	2200      	movs	r2, #0
 8001224:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <MX_SPI1_Init+0x64>)
 8001228:	2202      	movs	r2, #2
 800122a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <MX_SPI1_Init+0x64>)
 800122e:	2201      	movs	r2, #1
 8001230:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <MX_SPI1_Init+0x64>)
 8001234:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001238:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800123a:	4b0c      	ldr	r3, [pc, #48]	; (800126c <MX_SPI1_Init+0x64>)
 800123c:	2230      	movs	r2, #48	; 0x30
 800123e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001240:	4b0a      	ldr	r3, [pc, #40]	; (800126c <MX_SPI1_Init+0x64>)
 8001242:	2200      	movs	r2, #0
 8001244:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <MX_SPI1_Init+0x64>)
 8001248:	2200      	movs	r2, #0
 800124a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <MX_SPI1_Init+0x64>)
 800124e:	2200      	movs	r2, #0
 8001250:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <MX_SPI1_Init+0x64>)
 8001254:	220a      	movs	r2, #10
 8001256:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001258:	4804      	ldr	r0, [pc, #16]	; (800126c <MX_SPI1_Init+0x64>)
 800125a:	f005 f991 	bl	8006580 <HAL_SPI_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001264:	f000 fba4 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20008bdc 	.word	0x20008bdc
 8001270:	40013000 	.word	0x40013000

08001274 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001278:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <MX_SPI2_Init+0x64>)
 800127a:	4a18      	ldr	r2, [pc, #96]	; (80012dc <MX_SPI2_Init+0x68>)
 800127c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800127e:	4b16      	ldr	r3, [pc, #88]	; (80012d8 <MX_SPI2_Init+0x64>)
 8001280:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001284:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001286:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <MX_SPI2_Init+0x64>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <MX_SPI2_Init+0x64>)
 800128e:	2200      	movs	r2, #0
 8001290:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001292:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <MX_SPI2_Init+0x64>)
 8001294:	2200      	movs	r2, #0
 8001296:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <MX_SPI2_Init+0x64>)
 800129a:	2200      	movs	r2, #0
 800129c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800129e:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012a4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012a6:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012ac:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012b2:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012b8:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80012be:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012c0:	220a      	movs	r2, #10
 80012c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012c4:	4804      	ldr	r0, [pc, #16]	; (80012d8 <MX_SPI2_Init+0x64>)
 80012c6:	f005 f95b 	bl	8006580 <HAL_SPI_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80012d0:	f000 fb6e 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	2000883c 	.word	0x2000883c
 80012dc:	40003800 	.word	0x40003800

080012e0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80012e4:	4b17      	ldr	r3, [pc, #92]	; (8001344 <MX_SPI3_Init+0x64>)
 80012e6:	4a18      	ldr	r2, [pc, #96]	; (8001348 <MX_SPI3_Init+0x68>)
 80012e8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80012ea:	4b16      	ldr	r3, [pc, #88]	; (8001344 <MX_SPI3_Init+0x64>)
 80012ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012f0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80012f2:	4b14      	ldr	r3, [pc, #80]	; (8001344 <MX_SPI3_Init+0x64>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80012f8:	4b12      	ldr	r3, [pc, #72]	; (8001344 <MX_SPI3_Init+0x64>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <MX_SPI3_Init+0x64>)
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <MX_SPI3_Init+0x64>)
 8001306:	2200      	movs	r2, #0
 8001308:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800130a:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <MX_SPI3_Init+0x64>)
 800130c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001310:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001312:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <MX_SPI3_Init+0x64>)
 8001314:	2208      	movs	r2, #8
 8001316:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001318:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <MX_SPI3_Init+0x64>)
 800131a:	2200      	movs	r2, #0
 800131c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800131e:	4b09      	ldr	r3, [pc, #36]	; (8001344 <MX_SPI3_Init+0x64>)
 8001320:	2200      	movs	r2, #0
 8001322:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001324:	4b07      	ldr	r3, [pc, #28]	; (8001344 <MX_SPI3_Init+0x64>)
 8001326:	2200      	movs	r2, #0
 8001328:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800132a:	4b06      	ldr	r3, [pc, #24]	; (8001344 <MX_SPI3_Init+0x64>)
 800132c:	220a      	movs	r2, #10
 800132e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001330:	4804      	ldr	r0, [pc, #16]	; (8001344 <MX_SPI3_Init+0x64>)
 8001332:	f005 f925 	bl	8006580 <HAL_SPI_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800133c:	f000 fb38 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20008990 	.word	0x20008990
 8001348:	40003c00 	.word	0x40003c00

0800134c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	; 0x28
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001352:	f107 0320 	add.w	r3, r7, #32
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800135c:	1d3b      	adds	r3, r7, #4
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
 8001368:	611a      	str	r2, [r3, #16]
 800136a:	615a      	str	r2, [r3, #20]
 800136c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800136e:	4b22      	ldr	r3, [pc, #136]	; (80013f8 <MX_TIM2_Init+0xac>)
 8001370:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001374:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001376:	4b20      	ldr	r3, [pc, #128]	; (80013f8 <MX_TIM2_Init+0xac>)
 8001378:	2200      	movs	r2, #0
 800137a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137c:	4b1e      	ldr	r3, [pc, #120]	; (80013f8 <MX_TIM2_Init+0xac>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 105 - 1;
 8001382:	4b1d      	ldr	r3, [pc, #116]	; (80013f8 <MX_TIM2_Init+0xac>)
 8001384:	2268      	movs	r2, #104	; 0x68
 8001386:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001388:	4b1b      	ldr	r3, [pc, #108]	; (80013f8 <MX_TIM2_Init+0xac>)
 800138a:	2200      	movs	r2, #0
 800138c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800138e:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <MX_TIM2_Init+0xac>)
 8001390:	2280      	movs	r2, #128	; 0x80
 8001392:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001394:	4818      	ldr	r0, [pc, #96]	; (80013f8 <MX_TIM2_Init+0xac>)
 8001396:	f006 fa8b 	bl	80078b0 <HAL_TIM_OC_Init>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80013a0:	f000 fb06 	bl	80019b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a4:	2300      	movs	r3, #0
 80013a6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a8:	2300      	movs	r3, #0
 80013aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013ac:	f107 0320 	add.w	r3, r7, #32
 80013b0:	4619      	mov	r1, r3
 80013b2:	4811      	ldr	r0, [pc, #68]	; (80013f8 <MX_TIM2_Init+0xac>)
 80013b4:	f007 fc28 	bl	8008c08 <HAL_TIMEx_MasterConfigSynchronization>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80013be:	f000 faf7 	bl	80019b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80013c2:	2330      	movs	r3, #48	; 0x30
 80013c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013ca:	2300      	movs	r3, #0
 80013cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013ce:	2300      	movs	r3, #0
 80013d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	2200      	movs	r2, #0
 80013d6:	4619      	mov	r1, r3
 80013d8:	4807      	ldr	r0, [pc, #28]	; (80013f8 <MX_TIM2_Init+0xac>)
 80013da:	f006 fe4f 	bl	800807c <HAL_TIM_OC_ConfigChannel>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80013e4:	f000 fae4 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013e8:	4803      	ldr	r0, [pc, #12]	; (80013f8 <MX_TIM2_Init+0xac>)
 80013ea:	f000 ff0f 	bl	800220c <HAL_TIM_MspPostInit>

}
 80013ee:	bf00      	nop
 80013f0:	3728      	adds	r7, #40	; 0x28
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20008c34 	.word	0x20008c34

080013fc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08a      	sub	sp, #40	; 0x28
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001402:	f107 0320 	add.w	r3, r7, #32
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800140c:	1d3b      	adds	r3, r7, #4
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
 8001418:	611a      	str	r2, [r3, #16]
 800141a:	615a      	str	r2, [r3, #20]
 800141c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800141e:	4b32      	ldr	r3, [pc, #200]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001420:	4a32      	ldr	r2, [pc, #200]	; (80014ec <MX_TIM3_Init+0xf0>)
 8001422:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 8001424:	4b30      	ldr	r3, [pc, #192]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001426:	2204      	movs	r2, #4
 8001428:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142a:	4b2f      	ldr	r3, [pc, #188]	; (80014e8 <MX_TIM3_Init+0xec>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001430:	4b2d      	ldr	r3, [pc, #180]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001432:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001436:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001438:	4b2b      	ldr	r3, [pc, #172]	; (80014e8 <MX_TIM3_Init+0xec>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800143e:	4b2a      	ldr	r3, [pc, #168]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001440:	2280      	movs	r2, #128	; 0x80
 8001442:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001444:	4828      	ldr	r0, [pc, #160]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001446:	f006 fa82 	bl	800794e <HAL_TIM_PWM_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001450:	f000 faae 	bl	80019b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800145c:	f107 0320 	add.w	r3, r7, #32
 8001460:	4619      	mov	r1, r3
 8001462:	4821      	ldr	r0, [pc, #132]	; (80014e8 <MX_TIM3_Init+0xec>)
 8001464:	f007 fbd0 	bl	8008c08 <HAL_TIMEx_MasterConfigSynchronization>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800146e:	f000 fa9f 	bl	80019b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001472:	2360      	movs	r3, #96	; 0x60
 8001474:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800147a:	2300      	movs	r3, #0
 800147c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2200      	movs	r2, #0
 8001486:	4619      	mov	r1, r3
 8001488:	4817      	ldr	r0, [pc, #92]	; (80014e8 <MX_TIM3_Init+0xec>)
 800148a:	f006 feef 	bl	800826c <HAL_TIM_PWM_ConfigChannel>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001494:	f000 fa8c 	bl	80019b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	2204      	movs	r2, #4
 800149c:	4619      	mov	r1, r3
 800149e:	4812      	ldr	r0, [pc, #72]	; (80014e8 <MX_TIM3_Init+0xec>)
 80014a0:	f006 fee4 	bl	800826c <HAL_TIM_PWM_ConfigChannel>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80014aa:	f000 fa81 	bl	80019b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2208      	movs	r2, #8
 80014b2:	4619      	mov	r1, r3
 80014b4:	480c      	ldr	r0, [pc, #48]	; (80014e8 <MX_TIM3_Init+0xec>)
 80014b6:	f006 fed9 	bl	800826c <HAL_TIM_PWM_ConfigChannel>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80014c0:	f000 fa76 	bl	80019b0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	220c      	movs	r2, #12
 80014c8:	4619      	mov	r1, r3
 80014ca:	4807      	ldr	r0, [pc, #28]	; (80014e8 <MX_TIM3_Init+0xec>)
 80014cc:	f006 fece 	bl	800826c <HAL_TIM_PWM_ConfigChannel>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 80014d6:	f000 fa6b 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014da:	4803      	ldr	r0, [pc, #12]	; (80014e8 <MX_TIM3_Init+0xec>)
 80014dc:	f000 fe96 	bl	800220c <HAL_TIM_MspPostInit>

}
 80014e0:	bf00      	nop
 80014e2:	3728      	adds	r7, #40	; 0x28
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20008948 	.word	0x20008948
 80014ec:	40000400 	.word	0x40000400

080014f0 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 80014f6:	463b      	mov	r3, r7
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001502:	4b19      	ldr	r3, [pc, #100]	; (8001568 <MX_TIM9_Init+0x78>)
 8001504:	4a19      	ldr	r2, [pc, #100]	; (800156c <MX_TIM9_Init+0x7c>)
 8001506:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 8001508:	4b17      	ldr	r3, [pc, #92]	; (8001568 <MX_TIM9_Init+0x78>)
 800150a:	22a7      	movs	r2, #167	; 0xa7
 800150c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800150e:	4b16      	ldr	r3, [pc, #88]	; (8001568 <MX_TIM9_Init+0x78>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8001514:	4b14      	ldr	r3, [pc, #80]	; (8001568 <MX_TIM9_Init+0x78>)
 8001516:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800151a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800151c:	4b12      	ldr	r3, [pc, #72]	; (8001568 <MX_TIM9_Init+0x78>)
 800151e:	2200      	movs	r2, #0
 8001520:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001522:	4b11      	ldr	r3, [pc, #68]	; (8001568 <MX_TIM9_Init+0x78>)
 8001524:	2280      	movs	r2, #128	; 0x80
 8001526:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8001528:	480f      	ldr	r0, [pc, #60]	; (8001568 <MX_TIM9_Init+0x78>)
 800152a:	f006 fb27 	bl	8007b7c <HAL_TIM_IC_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8001534:	f000 fa3c 	bl	80019b0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001538:	2300      	movs	r3, #0
 800153a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800153c:	2301      	movs	r3, #1
 800153e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001540:	2300      	movs	r3, #0
 8001542:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 8;
 8001544:	2308      	movs	r3, #8
 8001546:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001548:	463b      	mov	r3, r7
 800154a:	2204      	movs	r2, #4
 800154c:	4619      	mov	r1, r3
 800154e:	4806      	ldr	r0, [pc, #24]	; (8001568 <MX_TIM9_Init+0x78>)
 8001550:	f006 fdf0 	bl	8008134 <HAL_TIM_IC_ConfigChannel>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_TIM9_Init+0x6e>
  {
    Error_Handler();
 800155a:	f000 fa29 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800155e:	bf00      	nop
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20008b50 	.word	0x20008b50
 800156c:	40014000 	.word	0x40014000

08001570 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001574:	4b11      	ldr	r3, [pc, #68]	; (80015bc <MX_UART4_Init+0x4c>)
 8001576:	4a12      	ldr	r2, [pc, #72]	; (80015c0 <MX_UART4_Init+0x50>)
 8001578:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800157a:	4b10      	ldr	r3, [pc, #64]	; (80015bc <MX_UART4_Init+0x4c>)
 800157c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001580:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001582:	4b0e      	ldr	r3, [pc, #56]	; (80015bc <MX_UART4_Init+0x4c>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001588:	4b0c      	ldr	r3, [pc, #48]	; (80015bc <MX_UART4_Init+0x4c>)
 800158a:	2200      	movs	r2, #0
 800158c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800158e:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <MX_UART4_Init+0x4c>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001594:	4b09      	ldr	r3, [pc, #36]	; (80015bc <MX_UART4_Init+0x4c>)
 8001596:	220c      	movs	r2, #12
 8001598:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800159a:	4b08      	ldr	r3, [pc, #32]	; (80015bc <MX_UART4_Init+0x4c>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a0:	4b06      	ldr	r3, [pc, #24]	; (80015bc <MX_UART4_Init+0x4c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80015a6:	4805      	ldr	r0, [pc, #20]	; (80015bc <MX_UART4_Init+0x4c>)
 80015a8:	f007 fbbe 	bl	8008d28 <HAL_UART_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80015b2:	f000 f9fd 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20008b98 	.word	0x20008b98
 80015c0:	40004c00 	.word	0x40004c00

080015c4 <MX_USART1_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 80015c8:	4b12      	ldr	r3, [pc, #72]	; (8001614 <MX_USART1_Init+0x50>)
 80015ca:	4a13      	ldr	r2, [pc, #76]	; (8001618 <MX_USART1_Init+0x54>)
 80015cc:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 80015ce:	4b11      	ldr	r3, [pc, #68]	; (8001614 <MX_USART1_Init+0x50>)
 80015d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015d4:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 80015d6:	4b0f      	ldr	r3, [pc, #60]	; (8001614 <MX_USART1_Init+0x50>)
 80015d8:	2200      	movs	r2, #0
 80015da:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 80015dc:	4b0d      	ldr	r3, [pc, #52]	; (8001614 <MX_USART1_Init+0x50>)
 80015de:	2200      	movs	r2, #0
 80015e0:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 80015e2:	4b0c      	ldr	r3, [pc, #48]	; (8001614 <MX_USART1_Init+0x50>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 80015e8:	4b0a      	ldr	r3, [pc, #40]	; (8001614 <MX_USART1_Init+0x50>)
 80015ea:	220c      	movs	r2, #12
 80015ec:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 80015ee:	4b09      	ldr	r3, [pc, #36]	; (8001614 <MX_USART1_Init+0x50>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 80015f4:	4b07      	ldr	r3, [pc, #28]	; (8001614 <MX_USART1_Init+0x50>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <MX_USART1_Init+0x50>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart1) != HAL_OK)
 8001600:	4804      	ldr	r0, [pc, #16]	; (8001614 <MX_USART1_Init+0x50>)
 8001602:	f007 fda7 	bl	8009154 <HAL_USART_Init>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_USART1_Init+0x4c>
  {
    Error_Handler();
 800160c:	f000 f9d0 	bl	80019b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001610:	bf00      	nop
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20008cdc 	.word	0x20008cdc
 8001618:	40011000 	.word	0x40011000

0800161c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	607b      	str	r3, [r7, #4]
 8001626:	4b2f      	ldr	r3, [pc, #188]	; (80016e4 <MX_DMA_Init+0xc8>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a2e      	ldr	r2, [pc, #184]	; (80016e4 <MX_DMA_Init+0xc8>)
 800162c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b2c      	ldr	r3, [pc, #176]	; (80016e4 <MX_DMA_Init+0xc8>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	603b      	str	r3, [r7, #0]
 8001642:	4b28      	ldr	r3, [pc, #160]	; (80016e4 <MX_DMA_Init+0xc8>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a27      	ldr	r2, [pc, #156]	; (80016e4 <MX_DMA_Init+0xc8>)
 8001648:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b25      	ldr	r3, [pc, #148]	; (80016e4 <MX_DMA_Init+0xc8>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001656:	603b      	str	r3, [r7, #0]
 8001658:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 7, 0);
 800165a:	2200      	movs	r2, #0
 800165c:	2107      	movs	r1, #7
 800165e:	200b      	movs	r0, #11
 8001660:	f001 fe66 	bl	8003330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001664:	200b      	movs	r0, #11
 8001666:	f001 fe7f 	bl	8003368 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 7, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2107      	movs	r1, #7
 800166e:	200d      	movs	r0, #13
 8001670:	f001 fe5e 	bl	8003330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001674:	200d      	movs	r0, #13
 8001676:	f001 fe77 	bl	8003368 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	2105      	movs	r1, #5
 800167e:	2010      	movs	r0, #16
 8001680:	f001 fe56 	bl	8003330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001684:	2010      	movs	r0, #16
 8001686:	f001 fe6f 	bl	8003368 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 7, 0);
 800168a:	2200      	movs	r2, #0
 800168c:	2107      	movs	r1, #7
 800168e:	2011      	movs	r0, #17
 8001690:	f001 fe4e 	bl	8003330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001694:	2011      	movs	r0, #17
 8001696:	f001 fe67 	bl	8003368 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 7, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	2107      	movs	r1, #7
 800169e:	202f      	movs	r0, #47	; 0x2f
 80016a0:	f001 fe46 	bl	8003330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80016a4:	202f      	movs	r0, #47	; 0x2f
 80016a6:	f001 fe5f 	bl	8003368 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 7, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2107      	movs	r1, #7
 80016ae:	2038      	movs	r0, #56	; 0x38
 80016b0:	f001 fe3e 	bl	8003330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016b4:	2038      	movs	r0, #56	; 0x38
 80016b6:	f001 fe57 	bl	8003368 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 7, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2107      	movs	r1, #7
 80016be:	203c      	movs	r0, #60	; 0x3c
 80016c0:	f001 fe36 	bl	8003330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80016c4:	203c      	movs	r0, #60	; 0x3c
 80016c6:	f001 fe4f 	bl	8003368 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 7, 0);
 80016ca:	2200      	movs	r2, #0
 80016cc:	2107      	movs	r1, #7
 80016ce:	2044      	movs	r0, #68	; 0x44
 80016d0:	f001 fe2e 	bl	8003330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80016d4:	2044      	movs	r0, #68	; 0x44
 80016d6:	f001 fe47 	bl	8003368 <HAL_NVIC_EnableIRQ>

}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40023800 	.word	0x40023800

080016e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08a      	sub	sp, #40	; 0x28
 80016ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]
 80016fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	613b      	str	r3, [r7, #16]
 8001702:	4b4e      	ldr	r3, [pc, #312]	; (800183c <MX_GPIO_Init+0x154>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001706:	4a4d      	ldr	r2, [pc, #308]	; (800183c <MX_GPIO_Init+0x154>)
 8001708:	f043 0304 	orr.w	r3, r3, #4
 800170c:	6313      	str	r3, [r2, #48]	; 0x30
 800170e:	4b4b      	ldr	r3, [pc, #300]	; (800183c <MX_GPIO_Init+0x154>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	f003 0304 	and.w	r3, r3, #4
 8001716:	613b      	str	r3, [r7, #16]
 8001718:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	4b47      	ldr	r3, [pc, #284]	; (800183c <MX_GPIO_Init+0x154>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001722:	4a46      	ldr	r2, [pc, #280]	; (800183c <MX_GPIO_Init+0x154>)
 8001724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001728:	6313      	str	r3, [r2, #48]	; 0x30
 800172a:	4b44      	ldr	r3, [pc, #272]	; (800183c <MX_GPIO_Init+0x154>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60bb      	str	r3, [r7, #8]
 800173a:	4b40      	ldr	r3, [pc, #256]	; (800183c <MX_GPIO_Init+0x154>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a3f      	ldr	r2, [pc, #252]	; (800183c <MX_GPIO_Init+0x154>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b3d      	ldr	r3, [pc, #244]	; (800183c <MX_GPIO_Init+0x154>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	4b39      	ldr	r3, [pc, #228]	; (800183c <MX_GPIO_Init+0x154>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	4a38      	ldr	r2, [pc, #224]	; (800183c <MX_GPIO_Init+0x154>)
 800175c:	f043 0302 	orr.w	r3, r3, #2
 8001760:	6313      	str	r3, [r2, #48]	; 0x30
 8001762:	4b36      	ldr	r3, [pc, #216]	; (800183c <MX_GPIO_Init+0x154>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	607b      	str	r3, [r7, #4]
 800176c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BEEP_Pin|Flash_CS_Pin|CD_CS_Pin|MPU_CS_Pin, GPIO_PIN_RESET);
 800176e:	2200      	movs	r2, #0
 8001770:	f242 0107 	movw	r1, #8199	; 0x2007
 8001774:	4832      	ldr	r0, [pc, #200]	; (8001840 <MX_GPIO_Init+0x158>)
 8001776:	f002 ff53 	bl	8004620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AT7456_CS_Pin|LED_Pin, GPIO_PIN_RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001780:	4830      	ldr	r0, [pc, #192]	; (8001844 <MX_GPIO_Init+0x15c>)
 8001782:	f002 ff4d 	bl	8004620 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BEEP_Pin Flash_CS_Pin CD_CS_Pin */
  GPIO_InitStruct.Pin = BEEP_Pin|Flash_CS_Pin|CD_CS_Pin;
 8001786:	f242 0303 	movw	r3, #8195	; 0x2003
 800178a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178c:	2301      	movs	r3, #1
 800178e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2300      	movs	r3, #0
 8001796:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	4619      	mov	r1, r3
 800179e:	4828      	ldr	r0, [pc, #160]	; (8001840 <MX_GPIO_Init+0x158>)
 80017a0:	f002 fca6 	bl	80040f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU_CS_Pin */
  GPIO_InitStruct.Pin = MPU_CS_Pin;
 80017a4:	2304      	movs	r3, #4
 80017a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a8:	2301      	movs	r3, #1
 80017aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ac:	2301      	movs	r3, #1
 80017ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017b0:	2302      	movs	r3, #2
 80017b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MPU_CS_GPIO_Port, &GPIO_InitStruct);
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	4619      	mov	r1, r3
 80017ba:	4821      	ldr	r0, [pc, #132]	; (8001840 <MX_GPIO_Init+0x158>)
 80017bc:	f002 fc98 	bl	80040f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017c0:	2308      	movs	r3, #8
 80017c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017c4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ce:	f107 0314 	add.w	r3, r7, #20
 80017d2:	4619      	mov	r1, r3
 80017d4:	481a      	ldr	r0, [pc, #104]	; (8001840 <MX_GPIO_Init+0x158>)
 80017d6:	f002 fc8b 	bl	80040f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : AT7456_CS_Pin LED_Pin */
  GPIO_InitStruct.Pin = AT7456_CS_Pin|LED_Pin;
 80017da:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80017de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e0:	2301      	movs	r3, #1
 80017e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e8:	2300      	movs	r3, #0
 80017ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	4619      	mov	r1, r3
 80017f2:	4814      	ldr	r0, [pc, #80]	; (8001844 <MX_GPIO_Init+0x15c>)
 80017f4:	f002 fc7c 	bl	80040f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_Detect_Pin */
  GPIO_InitStruct.Pin = USB_Detect_Pin;
 80017f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017fe:	2300      	movs	r3, #0
 8001800:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_Detect_GPIO_Port, &GPIO_InitStruct);
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	4619      	mov	r1, r3
 800180c:	480d      	ldr	r0, [pc, #52]	; (8001844 <MX_GPIO_Init+0x15c>)
 800180e:	f002 fc6f 	bl	80040f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001812:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001816:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001818:	2302      	movs	r3, #2
 800181a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181c:	2300      	movs	r3, #0
 800181e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001820:	2303      	movs	r3, #3
 8001822:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001824:	230a      	movs	r3, #10
 8001826:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001828:	f107 0314 	add.w	r3, r7, #20
 800182c:	4619      	mov	r1, r3
 800182e:	4806      	ldr	r0, [pc, #24]	; (8001848 <MX_GPIO_Init+0x160>)
 8001830:	f002 fc5e 	bl	80040f0 <HAL_GPIO_Init>

}
 8001834:	bf00      	nop
 8001836:	3728      	adds	r7, #40	; 0x28
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40023800 	.word	0x40023800
 8001840:	40020800 	.word	0x40020800
 8001844:	40020400 	.word	0x40020400
 8001848:	40020000 	.word	0x40020000

0800184c <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af02      	add	r7, sp, #8
 8001852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	taskENTER_CRITICAL();	/**/
 8001854:	f00a f956 	bl	800bb04 <vPortEnterCritical>
	xTaskCreate(sensorsTask, "SENSORS", 800, NULL, 5, NULL);			/**/
 8001858:	2300      	movs	r3, #0
 800185a:	9301      	str	r3, [sp, #4]
 800185c:	2305      	movs	r3, #5
 800185e:	9300      	str	r3, [sp, #0]
 8001860:	2300      	movs	r3, #0
 8001862:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001866:	4934      	ldr	r1, [pc, #208]	; (8001938 <StartDefaultTask+0xec>)
 8001868:	4834      	ldr	r0, [pc, #208]	; (800193c <StartDefaultTask+0xf0>)
 800186a:	f008 ff2c 	bl	800a6c6 <xTaskCreate>
	xTaskCreate(stabilizerTask, "STABILIZER", 500, NULL, 5, NULL);		/**/
 800186e:	2300      	movs	r3, #0
 8001870:	9301      	str	r3, [sp, #4]
 8001872:	2305      	movs	r3, #5
 8001874:	9300      	str	r3, [sp, #0]
 8001876:	2300      	movs	r3, #0
 8001878:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800187c:	4930      	ldr	r1, [pc, #192]	; (8001940 <StartDefaultTask+0xf4>)
 800187e:	4831      	ldr	r0, [pc, #196]	; (8001944 <StartDefaultTask+0xf8>)
 8001880:	f008 ff21 	bl	800a6c6 <xTaskCreate>
	xTaskCreate(ppmTask, "PPM", 150, NULL, 4, NULL);					/*PPM*/
 8001884:	2300      	movs	r3, #0
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	2304      	movs	r3, #4
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	2300      	movs	r3, #0
 800188e:	2296      	movs	r2, #150	; 0x96
 8001890:	492d      	ldr	r1, [pc, #180]	; (8001948 <StartDefaultTask+0xfc>)
 8001892:	482e      	ldr	r0, [pc, #184]	; (800194c <StartDefaultTask+0x100>)
 8001894:	f008 ff17 	bl	800a6c6 <xTaskCreate>
	xTaskCreate(rxTask, "RX_TASK", 150, NULL, 4, NULL);					/**/
 8001898:	2300      	movs	r3, #0
 800189a:	9301      	str	r3, [sp, #4]
 800189c:	2304      	movs	r3, #4
 800189e:	9300      	str	r3, [sp, #0]
 80018a0:	2300      	movs	r3, #0
 80018a2:	2296      	movs	r2, #150	; 0x96
 80018a4:	492a      	ldr	r1, [pc, #168]	; (8001950 <StartDefaultTask+0x104>)
 80018a6:	482b      	ldr	r0, [pc, #172]	; (8001954 <StartDefaultTask+0x108>)
 80018a8:	f008 ff0d 	bl	800a6c6 <xTaskCreate>
	xTaskCreate(usblinkRxTask, "USBLINK_RX", 200, NULL, 3, NULL);		/*usb*/
 80018ac:	2300      	movs	r3, #0
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	2303      	movs	r3, #3
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	2300      	movs	r3, #0
 80018b6:	22c8      	movs	r2, #200	; 0xc8
 80018b8:	4927      	ldr	r1, [pc, #156]	; (8001958 <StartDefaultTask+0x10c>)
 80018ba:	4828      	ldr	r0, [pc, #160]	; (800195c <StartDefaultTask+0x110>)
 80018bc:	f008 ff03 	bl	800a6c6 <xTaskCreate>
	xTaskCreate(usblinkTxTask, "USBLINK_TX", 200, NULL, 3, NULL);		/*usb*/
 80018c0:	2300      	movs	r3, #0
 80018c2:	9301      	str	r3, [sp, #4]
 80018c4:	2303      	movs	r3, #3
 80018c6:	9300      	str	r3, [sp, #0]
 80018c8:	2300      	movs	r3, #0
 80018ca:	22c8      	movs	r2, #200	; 0xc8
 80018cc:	4924      	ldr	r1, [pc, #144]	; (8001960 <StartDefaultTask+0x114>)
 80018ce:	4825      	ldr	r0, [pc, #148]	; (8001964 <StartDefaultTask+0x118>)
 80018d0:	f008 fef9 	bl	800a6c6 <xTaskCreate>
	xTaskCreate(atkpTxTask, "ATKP_TX", 150, NULL, 3, NULL);				/*atkp*/
 80018d4:	2300      	movs	r3, #0
 80018d6:	9301      	str	r3, [sp, #4]
 80018d8:	2303      	movs	r3, #3
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	2300      	movs	r3, #0
 80018de:	2296      	movs	r2, #150	; 0x96
 80018e0:	4921      	ldr	r1, [pc, #132]	; (8001968 <StartDefaultTask+0x11c>)
 80018e2:	4822      	ldr	r0, [pc, #136]	; (800196c <StartDefaultTask+0x120>)
 80018e4:	f008 feef 	bl	800a6c6 <xTaskCreate>
	xTaskCreate(atkpRxAnlTask, "ATKP_RX_ANL", 300, NULL, 3, NULL);		/*atkp*/
 80018e8:	2300      	movs	r3, #0
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	2303      	movs	r3, #3
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	2300      	movs	r3, #0
 80018f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80018f6:	491e      	ldr	r1, [pc, #120]	; (8001970 <StartDefaultTask+0x124>)
 80018f8:	481e      	ldr	r0, [pc, #120]	; (8001974 <StartDefaultTask+0x128>)
 80018fa:	f008 fee4 	bl	800a6c6 <xTaskCreate>
	xTaskCreate(pmTask, "PWRMGNT", 150, NULL, 1, NULL);					/**/
 80018fe:	2300      	movs	r3, #0
 8001900:	9301      	str	r3, [sp, #4]
 8001902:	2301      	movs	r3, #1
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	2300      	movs	r3, #0
 8001908:	2296      	movs	r2, #150	; 0x96
 800190a:	491b      	ldr	r1, [pc, #108]	; (8001978 <StartDefaultTask+0x12c>)
 800190c:	481b      	ldr	r0, [pc, #108]	; (800197c <StartDefaultTask+0x130>)
 800190e:	f008 feda 	bl	800a6c6 <xTaskCreate>
	//xTaskCreate(beeperTask, "BEEPER", 200, NULL, 2, NULL);			/**/
	xTaskCreate(configParamTask, "CONFIG_TASK", 150, NULL, 1, NULL);	/**/
 8001912:	2300      	movs	r3, #0
 8001914:	9301      	str	r3, [sp, #4]
 8001916:	2301      	movs	r3, #1
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	2300      	movs	r3, #0
 800191c:	2296      	movs	r2, #150	; 0x96
 800191e:	4918      	ldr	r1, [pc, #96]	; (8001980 <StartDefaultTask+0x134>)
 8001920:	4818      	ldr	r0, [pc, #96]	; (8001984 <StartDefaultTask+0x138>)
 8001922:	f008 fed0 	bl	800a6c6 <xTaskCreate>
	//printf("Free heap: %d bytes\n", xPortGetFreeHeapSize());			/**/
	vTaskDelete(defaultTaskHandle);										/**/
 8001926:	4b18      	ldr	r3, [pc, #96]	; (8001988 <StartDefaultTask+0x13c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4618      	mov	r0, r3
 800192c:	f009 f814 	bl	800a958 <vTaskDelete>
	taskEXIT_CRITICAL();	/**/
 8001930:	f00a f918 	bl	800bb64 <vPortExitCritical>
	taskENTER_CRITICAL();	/**/
 8001934:	e78e      	b.n	8001854 <StartDefaultTask+0x8>
 8001936:	bf00      	nop
 8001938:	0801db38 	.word	0x0801db38
 800193c:	08017789 	.word	0x08017789
 8001940:	0801db40 	.word	0x0801db40
 8001944:	08017921 	.word	0x08017921
 8001948:	0801db4c 	.word	0x0801db4c
 800194c:	08015c39 	.word	0x08015c39
 8001950:	0801db50 	.word	0x0801db50
 8001954:	08015ce9 	.word	0x08015ce9
 8001958:	0801db58 	.word	0x0801db58
 800195c:	0801303d 	.word	0x0801303d
 8001960:	0801db64 	.word	0x0801db64
 8001964:	08012f8d 	.word	0x08012f8d
 8001968:	0801db70 	.word	0x0801db70
 800196c:	08012d99 	.word	0x08012d99
 8001970:	0801db78 	.word	0x0801db78
 8001974:	08012dad 	.word	0x08012dad
 8001978:	0801db84 	.word	0x0801db84
 800197c:	08015371 	.word	0x08015371
 8001980:	0801db8c 	.word	0x0801db8c
 8001984:	080132e5 	.word	0x080132e5
 8001988:	200087d8 	.word	0x200087d8

0800198c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a04      	ldr	r2, [pc, #16]	; (80019ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d101      	bne.n	80019a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800199e:	f000 ffb9 	bl	8002914 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40010000 	.word	0x40010000

080019b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
	...

080019c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	607b      	str	r3, [r7, #4]
 80019ca:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <HAL_MspInit+0x54>)
 80019cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ce:	4a11      	ldr	r2, [pc, #68]	; (8001a14 <HAL_MspInit+0x54>)
 80019d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019d4:	6453      	str	r3, [r2, #68]	; 0x44
 80019d6:	4b0f      	ldr	r3, [pc, #60]	; (8001a14 <HAL_MspInit+0x54>)
 80019d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019de:	607b      	str	r3, [r7, #4]
 80019e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	603b      	str	r3, [r7, #0]
 80019e6:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <HAL_MspInit+0x54>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <HAL_MspInit+0x54>)
 80019ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019f0:	6413      	str	r3, [r2, #64]	; 0x40
 80019f2:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <HAL_MspInit+0x54>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fa:	603b      	str	r3, [r7, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019fe:	2200      	movs	r2, #0
 8001a00:	210f      	movs	r1, #15
 8001a02:	f06f 0001 	mvn.w	r0, #1
 8001a06:	f001 fc93 	bl	8003330 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40023800 	.word	0x40023800

08001a18 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	; 0x28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
 8001a2e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a2f      	ldr	r2, [pc, #188]	; (8001af4 <HAL_ADC_MspInit+0xdc>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d157      	bne.n	8001aea <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	4b2e      	ldr	r3, [pc, #184]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a42:	4a2d      	ldr	r2, [pc, #180]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a48:	6453      	str	r3, [r2, #68]	; 0x44
 8001a4a:	4b2b      	ldr	r3, [pc, #172]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b27      	ldr	r3, [pc, #156]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	4a26      	ldr	r2, [pc, #152]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a60:	f043 0304 	orr.w	r3, r3, #4
 8001a64:	6313      	str	r3, [r2, #48]	; 0x30
 8001a66:	4b24      	ldr	r3, [pc, #144]	; (8001af8 <HAL_ADC_MspInit+0xe0>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	f003 0304 	and.w	r3, r3, #4
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a72:	2320      	movs	r3, #32
 8001a74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a76:	2303      	movs	r3, #3
 8001a78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a7e:	f107 0314 	add.w	r3, r7, #20
 8001a82:	4619      	mov	r1, r3
 8001a84:	481d      	ldr	r0, [pc, #116]	; (8001afc <HAL_ADC_MspInit+0xe4>)
 8001a86:	f002 fb33 	bl	80040f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8001a8a:	4b1d      	ldr	r3, [pc, #116]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001a8c:	4a1d      	ldr	r2, [pc, #116]	; (8001b04 <HAL_ADC_MspInit+0xec>)
 8001a8e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a90:	4b1b      	ldr	r3, [pc, #108]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8001aa2:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001aa8:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001aaa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001aae:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ab0:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001ab2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ab6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001ab8:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001aba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001abe:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001ac2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ac6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ac8:	4b0d      	ldr	r3, [pc, #52]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ace:	480c      	ldr	r0, [pc, #48]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001ad0:	f001 fc58 	bl	8003384 <HAL_DMA_Init>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001ada:	f7ff ff69 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a07      	ldr	r2, [pc, #28]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001ae2:	639a      	str	r2, [r3, #56]	; 0x38
 8001ae4:	4a06      	ldr	r2, [pc, #24]	; (8001b00 <HAL_ADC_MspInit+0xe8>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001aea:	bf00      	nop
 8001aec:	3728      	adds	r7, #40	; 0x28
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40012000 	.word	0x40012000
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40020800 	.word	0x40020800
 8001b00:	20008a90 	.word	0x20008a90
 8001b04:	40026470 	.word	0x40026470

08001b08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08a      	sub	sp, #40	; 0x28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a4d      	ldr	r2, [pc, #308]	; (8001c5c <HAL_I2C_MspInit+0x154>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	f040 8094 	bne.w	8001c54 <HAL_I2C_MspInit+0x14c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	613b      	str	r3, [r7, #16]
 8001b30:	4b4b      	ldr	r3, [pc, #300]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b34:	4a4a      	ldr	r2, [pc, #296]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b36:	f043 0302 	orr.w	r3, r3, #2
 8001b3a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3c:	4b48      	ldr	r3, [pc, #288]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b40:	f003 0302 	and.w	r3, r3, #2
 8001b44:	613b      	str	r3, [r7, #16]
 8001b46:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b48:	23c0      	movs	r3, #192	; 0xc0
 8001b4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b4c:	2312      	movs	r3, #18
 8001b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b54:	2303      	movs	r3, #3
 8001b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b58:	2304      	movs	r3, #4
 8001b5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	4619      	mov	r1, r3
 8001b62:	4840      	ldr	r0, [pc, #256]	; (8001c64 <HAL_I2C_MspInit+0x15c>)
 8001b64:	f002 fac4 	bl	80040f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	4b3c      	ldr	r3, [pc, #240]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b70:	4a3b      	ldr	r2, [pc, #236]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b72:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b76:	6413      	str	r3, [r2, #64]	; 0x40
 8001b78:	4b39      	ldr	r3, [pc, #228]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001b84:	4b38      	ldr	r3, [pc, #224]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001b86:	4a39      	ldr	r2, [pc, #228]	; (8001c6c <HAL_I2C_MspInit+0x164>)
 8001b88:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001b8a:	4b37      	ldr	r3, [pc, #220]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001b8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b90:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b92:	4b35      	ldr	r3, [pc, #212]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b98:	4b33      	ldr	r3, [pc, #204]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b9e:	4b32      	ldr	r3, [pc, #200]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001ba0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ba4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ba6:	4b30      	ldr	r3, [pc, #192]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bac:	4b2e      	ldr	r3, [pc, #184]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001bb2:	4b2d      	ldr	r3, [pc, #180]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001bb8:	4b2b      	ldr	r3, [pc, #172]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bbe:	4b2a      	ldr	r3, [pc, #168]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001bc4:	4828      	ldr	r0, [pc, #160]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bc6:	f001 fbdd 	bl	8003384 <HAL_DMA_Init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8001bd0:	f7ff feee 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	4a24      	ldr	r2, [pc, #144]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bd8:	639a      	str	r2, [r3, #56]	; 0x38
 8001bda:	4a23      	ldr	r2, [pc, #140]	; (8001c68 <HAL_I2C_MspInit+0x160>)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8001be0:	4b23      	ldr	r3, [pc, #140]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001be2:	4a24      	ldr	r2, [pc, #144]	; (8001c74 <HAL_I2C_MspInit+0x16c>)
 8001be4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8001be6:	4b22      	ldr	r3, [pc, #136]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001be8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bec:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bee:	4b20      	ldr	r3, [pc, #128]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001bf0:	2240      	movs	r2, #64	; 0x40
 8001bf2:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bf4:	4b1e      	ldr	r3, [pc, #120]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bfa:	4b1d      	ldr	r3, [pc, #116]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001bfc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c00:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c02:	4b1b      	ldr	r3, [pc, #108]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c08:	4b19      	ldr	r3, [pc, #100]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001c0e:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c14:	4b16      	ldr	r3, [pc, #88]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001c20:	4813      	ldr	r0, [pc, #76]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c22:	f001 fbaf 	bl	8003384 <HAL_DMA_Init>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <HAL_I2C_MspInit+0x128>
    {
      Error_Handler();
 8001c2c:	f7ff fec0 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a0f      	ldr	r2, [pc, #60]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c34:	635a      	str	r2, [r3, #52]	; 0x34
 8001c36:	4a0e      	ldr	r2, [pc, #56]	; (8001c70 <HAL_I2C_MspInit+0x168>)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */
    __HAL_RCC_I2C1_FORCE_RESET();
 8001c3c:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	4a07      	ldr	r2, [pc, #28]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001c42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c46:	6213      	str	r3, [r2, #32]
    __HAL_RCC_I2C1_RELEASE_RESET();
 8001c48:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	4a04      	ldr	r2, [pc, #16]	; (8001c60 <HAL_I2C_MspInit+0x158>)
 8001c4e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c52:	6213      	str	r3, [r2, #32]
  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c54:	bf00      	nop
 8001c56:	3728      	adds	r7, #40	; 0x28
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40005400 	.word	0x40005400
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40020400 	.word	0x40020400
 8001c68:	20008af0 	.word	0x20008af0
 8001c6c:	40026010 	.word	0x40026010
 8001c70:	20008894 	.word	0x20008894
 8001c74:	400260a0 	.word	0x400260a0

08001c78 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a0f      	ldr	r2, [pc, #60]	; (8001cc4 <HAL_I2C_MspDeInit+0x4c>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d117      	bne.n	8001cba <HAL_I2C_MspDeInit+0x42>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <HAL_I2C_MspDeInit+0x50>)
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8e:	4a0e      	ldr	r2, [pc, #56]	; (8001cc8 <HAL_I2C_MspDeInit+0x50>)
 8001c90:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c94:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8001c96:	2140      	movs	r1, #64	; 0x40
 8001c98:	480c      	ldr	r0, [pc, #48]	; (8001ccc <HAL_I2C_MspDeInit+0x54>)
 8001c9a:	f002 fbc5 	bl	8004428 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8001c9e:	2180      	movs	r1, #128	; 0x80
 8001ca0:	480a      	ldr	r0, [pc, #40]	; (8001ccc <HAL_I2C_MspDeInit+0x54>)
 8001ca2:	f002 fbc1 	bl	8004428 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001caa:	4618      	mov	r0, r3
 8001cac:	f001 fc18 	bl	80034e0 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f001 fc13 	bl	80034e0 <HAL_DMA_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8001cba:	bf00      	nop
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40005400 	.word	0x40005400
 8001cc8:	40023800 	.word	0x40023800
 8001ccc:	40020400 	.word	0x40020400

08001cd0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b08e      	sub	sp, #56	; 0x38
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	609a      	str	r2, [r3, #8]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a60      	ldr	r2, [pc, #384]	; (8001e70 <HAL_SPI_MspInit+0x1a0>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	f040 808b 	bne.w	8001e0a <HAL_SPI_MspInit+0x13a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	623b      	str	r3, [r7, #32]
 8001cf8:	4b5e      	ldr	r3, [pc, #376]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfc:	4a5d      	ldr	r2, [pc, #372]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001cfe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d02:	6453      	str	r3, [r2, #68]	; 0x44
 8001d04:	4b5b      	ldr	r3, [pc, #364]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d0c:	623b      	str	r3, [r7, #32]
 8001d0e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	2300      	movs	r3, #0
 8001d12:	61fb      	str	r3, [r7, #28]
 8001d14:	4b57      	ldr	r3, [pc, #348]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d18:	4a56      	ldr	r2, [pc, #344]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6313      	str	r3, [r2, #48]	; 0x30
 8001d20:	4b54      	ldr	r3, [pc, #336]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	61fb      	str	r3, [r7, #28]
 8001d2a:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d2c:	23e0      	movs	r3, #224	; 0xe0
 8001d2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d30:	2302      	movs	r3, #2
 8001d32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d34:	2301      	movs	r3, #1
 8001d36:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d3c:	2305      	movs	r3, #5
 8001d3e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d44:	4619      	mov	r1, r3
 8001d46:	484c      	ldr	r0, [pc, #304]	; (8001e78 <HAL_SPI_MspInit+0x1a8>)
 8001d48:	f002 f9d2 	bl	80040f0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001d4c:	4b4b      	ldr	r3, [pc, #300]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d4e:	4a4c      	ldr	r2, [pc, #304]	; (8001e80 <HAL_SPI_MspInit+0x1b0>)
 8001d50:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001d52:	4b4a      	ldr	r3, [pc, #296]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d54:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001d58:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d5a:	4b48      	ldr	r3, [pc, #288]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d60:	4b46      	ldr	r3, [pc, #280]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d66:	4b45      	ldr	r3, [pc, #276]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d6c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d6e:	4b43      	ldr	r3, [pc, #268]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d74:	4b41      	ldr	r3, [pc, #260]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001d7a:	4b40      	ldr	r3, [pc, #256]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001d80:	4b3e      	ldr	r3, [pc, #248]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d82:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d86:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d88:	4b3c      	ldr	r3, [pc, #240]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001d8e:	483b      	ldr	r0, [pc, #236]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001d90:	f001 faf8 	bl	8003384 <HAL_DMA_Init>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8001d9a:	f7ff fe09 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a36      	ldr	r2, [pc, #216]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001da2:	64da      	str	r2, [r3, #76]	; 0x4c
 8001da4:	4a35      	ldr	r2, [pc, #212]	; (8001e7c <HAL_SPI_MspInit+0x1ac>)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 8001daa:	4b36      	ldr	r3, [pc, #216]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dac:	4a36      	ldr	r2, [pc, #216]	; (8001e88 <HAL_SPI_MspInit+0x1b8>)
 8001dae:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001db0:	4b34      	ldr	r3, [pc, #208]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001db2:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001db6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001db8:	4b32      	ldr	r3, [pc, #200]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dba:	2240      	movs	r2, #64	; 0x40
 8001dbc:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dbe:	4b31      	ldr	r3, [pc, #196]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001dc4:	4b2f      	ldr	r3, [pc, #188]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dc6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dca:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dcc:	4b2d      	ldr	r3, [pc, #180]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dd2:	4b2c      	ldr	r3, [pc, #176]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001dd8:	4b2a      	ldr	r3, [pc, #168]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001dde:	4b29      	ldr	r3, [pc, #164]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001de0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001de4:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001de6:	4b27      	ldr	r3, [pc, #156]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001dec:	4825      	ldr	r0, [pc, #148]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001dee:	f001 fac9 	bl	8003384 <HAL_DMA_Init>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8001df8:	f7ff fdda 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a21      	ldr	r2, [pc, #132]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001e00:	649a      	str	r2, [r3, #72]	; 0x48
 8001e02:	4a20      	ldr	r2, [pc, #128]	; (8001e84 <HAL_SPI_MspInit+0x1b4>)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001e08:	e0d0      	b.n	8001fac <HAL_SPI_MspInit+0x2dc>
  else if(hspi->Instance==SPI2)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a1f      	ldr	r2, [pc, #124]	; (8001e8c <HAL_SPI_MspInit+0x1bc>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d13f      	bne.n	8001e94 <HAL_SPI_MspInit+0x1c4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e14:	2300      	movs	r3, #0
 8001e16:	61bb      	str	r3, [r7, #24]
 8001e18:	4b16      	ldr	r3, [pc, #88]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1c:	4a15      	ldr	r2, [pc, #84]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e22:	6413      	str	r3, [r2, #64]	; 0x40
 8001e24:	4b13      	ldr	r3, [pc, #76]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e2c:	61bb      	str	r3, [r7, #24]
 8001e2e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e38:	4a0e      	ldr	r2, [pc, #56]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e3a:	f043 0302 	orr.w	r3, r3, #2
 8001e3e:	6313      	str	r3, [r2, #48]	; 0x30
 8001e40:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <HAL_SPI_MspInit+0x1a4>)
 8001e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e44:	f003 0302 	and.w	r3, r3, #2
 8001e48:	617b      	str	r3, [r7, #20]
 8001e4a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001e4c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001e50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e52:	2302      	movs	r3, #2
 8001e54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e56:	2300      	movs	r3, #0
 8001e58:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e5e:	2305      	movs	r3, #5
 8001e60:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e66:	4619      	mov	r1, r3
 8001e68:	4809      	ldr	r0, [pc, #36]	; (8001e90 <HAL_SPI_MspInit+0x1c0>)
 8001e6a:	f002 f941 	bl	80040f0 <HAL_GPIO_Init>
}
 8001e6e:	e09d      	b.n	8001fac <HAL_SPI_MspInit+0x2dc>
 8001e70:	40013000 	.word	0x40013000
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40020000 	.word	0x40020000
 8001e7c:	20008c7c 	.word	0x20008c7c
 8001e80:	40026410 	.word	0x40026410
 8001e84:	20008d20 	.word	0x20008d20
 8001e88:	40026488 	.word	0x40026488
 8001e8c:	40003800 	.word	0x40003800
 8001e90:	40020400 	.word	0x40020400
  else if(hspi->Instance==SPI3)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a46      	ldr	r2, [pc, #280]	; (8001fb4 <HAL_SPI_MspInit+0x2e4>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	f040 8086 	bne.w	8001fac <HAL_SPI_MspInit+0x2dc>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	613b      	str	r3, [r7, #16]
 8001ea4:	4b44      	ldr	r3, [pc, #272]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea8:	4a43      	ldr	r2, [pc, #268]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001eaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001eae:	6413      	str	r3, [r2, #64]	; 0x40
 8001eb0:	4b41      	ldr	r3, [pc, #260]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	4b3d      	ldr	r3, [pc, #244]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec4:	4a3c      	ldr	r2, [pc, #240]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001ec6:	f043 0302 	orr.w	r3, r3, #2
 8001eca:	6313      	str	r3, [r2, #48]	; 0x30
 8001ecc:	4b3a      	ldr	r3, [pc, #232]	; (8001fb8 <HAL_SPI_MspInit+0x2e8>)
 8001ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001ed8:	2338      	movs	r3, #56	; 0x38
 8001eda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001edc:	2302      	movs	r3, #2
 8001ede:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee4:	2303      	movs	r3, #3
 8001ee6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ee8:	2306      	movs	r3, #6
 8001eea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	4832      	ldr	r0, [pc, #200]	; (8001fbc <HAL_SPI_MspInit+0x2ec>)
 8001ef4:	f002 f8fc 	bl	80040f0 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream2;
 8001ef8:	4b31      	ldr	r3, [pc, #196]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001efa:	4a32      	ldr	r2, [pc, #200]	; (8001fc4 <HAL_SPI_MspInit+0x2f4>)
 8001efc:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8001efe:	4b30      	ldr	r3, [pc, #192]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f04:	4b2e      	ldr	r3, [pc, #184]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f0a:	4b2d      	ldr	r3, [pc, #180]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f10:	4b2b      	ldr	r3, [pc, #172]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f12:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f16:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f18:	4b29      	ldr	r3, [pc, #164]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f1e:	4b28      	ldr	r3, [pc, #160]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 8001f24:	4b26      	ldr	r3, [pc, #152]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f2a:	4b25      	ldr	r3, [pc, #148]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f30:	4b23      	ldr	r3, [pc, #140]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8001f36:	4822      	ldr	r0, [pc, #136]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f38:	f001 fa24 	bl	8003384 <HAL_DMA_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <HAL_SPI_MspInit+0x276>
      Error_Handler();
 8001f42:	f7ff fd35 	bl	80019b0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a1d      	ldr	r2, [pc, #116]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f4a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001f4c:	4a1c      	ldr	r2, [pc, #112]	; (8001fc0 <HAL_SPI_MspInit+0x2f0>)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8001f52:	4b1d      	ldr	r3, [pc, #116]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f54:	4a1d      	ldr	r2, [pc, #116]	; (8001fcc <HAL_SPI_MspInit+0x2fc>)
 8001f56:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001f58:	4b1b      	ldr	r3, [pc, #108]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f5e:	4b1a      	ldr	r3, [pc, #104]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f60:	2240      	movs	r2, #64	; 0x40
 8001f62:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f64:	4b18      	ldr	r3, [pc, #96]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f6a:	4b17      	ldr	r3, [pc, #92]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f70:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f72:	4b15      	ldr	r3, [pc, #84]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f78:	4b13      	ldr	r3, [pc, #76]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001f7e:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f84:	4b10      	ldr	r3, [pc, #64]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001f90:	480d      	ldr	r0, [pc, #52]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001f92:	f001 f9f7 	bl	8003384 <HAL_DMA_Init>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <HAL_SPI_MspInit+0x2d0>
      Error_Handler();
 8001f9c:	f7ff fd08 	bl	80019b0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a09      	ldr	r2, [pc, #36]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001fa4:	649a      	str	r2, [r3, #72]	; 0x48
 8001fa6:	4a08      	ldr	r2, [pc, #32]	; (8001fc8 <HAL_SPI_MspInit+0x2f8>)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001fac:	bf00      	nop
 8001fae:	3738      	adds	r7, #56	; 0x38
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	40003c00 	.word	0x40003c00
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	40020400 	.word	0x40020400
 8001fc0:	20008d80 	.word	0x20008d80
 8001fc4:	40026040 	.word	0x40026040
 8001fc8:	200089e8 	.word	0x200089e8
 8001fcc:	400260b8 	.word	0x400260b8

08001fd0 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a22      	ldr	r2, [pc, #136]	; (8002068 <HAL_SPI_MspDeInit+0x98>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d114      	bne.n	800200c <HAL_SPI_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001fe2:	4b22      	ldr	r3, [pc, #136]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fe6:	4a21      	ldr	r2, [pc, #132]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 8001fe8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001fec:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8001fee:	21e0      	movs	r1, #224	; 0xe0
 8001ff0:	481f      	ldr	r0, [pc, #124]	; (8002070 <HAL_SPI_MspDeInit+0xa0>)
 8001ff2:	f002 fa19 	bl	8004428 <HAL_GPIO_DeInit>

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(hspi->hdmarx);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f001 fa70 	bl	80034e0 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002004:	4618      	mov	r0, r3
 8002006:	f001 fa6b 	bl	80034e0 <HAL_DMA_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 800200a:	e029      	b.n	8002060 <HAL_SPI_MspDeInit+0x90>
  else if(hspi->Instance==SPI2)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a18      	ldr	r2, [pc, #96]	; (8002074 <HAL_SPI_MspDeInit+0xa4>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d10b      	bne.n	800202e <HAL_SPI_MspDeInit+0x5e>
    __HAL_RCC_SPI2_CLK_DISABLE();
 8002016:	4b15      	ldr	r3, [pc, #84]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	4a14      	ldr	r2, [pc, #80]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 800201c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002020:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8002022:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8002026:	4814      	ldr	r0, [pc, #80]	; (8002078 <HAL_SPI_MspDeInit+0xa8>)
 8002028:	f002 f9fe 	bl	8004428 <HAL_GPIO_DeInit>
}
 800202c:	e018      	b.n	8002060 <HAL_SPI_MspDeInit+0x90>
  else if(hspi->Instance==SPI3)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a12      	ldr	r2, [pc, #72]	; (800207c <HAL_SPI_MspDeInit+0xac>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d113      	bne.n	8002060 <HAL_SPI_MspDeInit+0x90>
    __HAL_RCC_SPI3_CLK_DISABLE();
 8002038:	4b0c      	ldr	r3, [pc, #48]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 800203a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203c:	4a0b      	ldr	r2, [pc, #44]	; (800206c <HAL_SPI_MspDeInit+0x9c>)
 800203e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002042:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 8002044:	2138      	movs	r1, #56	; 0x38
 8002046:	480c      	ldr	r0, [pc, #48]	; (8002078 <HAL_SPI_MspDeInit+0xa8>)
 8002048:	f002 f9ee 	bl	8004428 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hspi->hdmarx);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002050:	4618      	mov	r0, r3
 8002052:	f001 fa45 	bl	80034e0 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800205a:	4618      	mov	r0, r3
 800205c:	f001 fa40 	bl	80034e0 <HAL_DMA_DeInit>
}
 8002060:	bf00      	nop
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40013000 	.word	0x40013000
 800206c:	40023800 	.word	0x40023800
 8002070:	40020000 	.word	0x40020000
 8002074:	40003800 	.word	0x40003800
 8002078:	40020400 	.word	0x40020400
 800207c:	40003c00 	.word	0x40003c00

08002080 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM2)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002090:	d13f      	bne.n	8002112 <HAL_TIM_OC_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	4b21      	ldr	r3, [pc, #132]	; (800211c <HAL_TIM_OC_MspInit+0x9c>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209a:	4a20      	ldr	r2, [pc, #128]	; (800211c <HAL_TIM_OC_MspInit+0x9c>)
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6413      	str	r3, [r2, #64]	; 0x40
 80020a2:	4b1e      	ldr	r3, [pc, #120]	; (800211c <HAL_TIM_OC_MspInit+0x9c>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	f003 0301 	and.w	r3, r3, #1
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 80020ae:	4b1c      	ldr	r3, [pc, #112]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020b0:	4a1c      	ldr	r2, [pc, #112]	; (8002124 <HAL_TIM_OC_MspInit+0xa4>)
 80020b2:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 80020b4:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020b6:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80020ba:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020bc:	4b18      	ldr	r3, [pc, #96]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020be:	2240      	movs	r2, #64	; 0x40
 80020c0:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020c2:	4b17      	ldr	r3, [pc, #92]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80020c8:	4b15      	ldr	r3, [pc, #84]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020ce:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80020d0:	4b13      	ldr	r3, [pc, #76]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020d6:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020de:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80020e0:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020e6:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80020e8:	4b0d      	ldr	r3, [pc, #52]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020ee:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020f0:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80020f6:	480a      	ldr	r0, [pc, #40]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 80020f8:	f001 f944 	bl	8003384 <HAL_DMA_Init>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <HAL_TIM_OC_MspInit+0x86>
    {
      Error_Handler();
 8002102:	f7ff fc55 	bl	80019b0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a05      	ldr	r2, [pc, #20]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 800210a:	625a      	str	r2, [r3, #36]	; 0x24
 800210c:	4a04      	ldr	r2, [pc, #16]	; (8002120 <HAL_TIM_OC_MspInit+0xa0>)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002112:	bf00      	nop
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800
 8002120:	200087dc 	.word	0x200087dc
 8002124:	40026088 	.word	0x40026088

08002128 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a0b      	ldr	r2, [pc, #44]	; (8002164 <HAL_TIM_PWM_MspInit+0x3c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10d      	bne.n	8002156 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	4b0a      	ldr	r3, [pc, #40]	; (8002168 <HAL_TIM_PWM_MspInit+0x40>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	4a09      	ldr	r2, [pc, #36]	; (8002168 <HAL_TIM_PWM_MspInit+0x40>)
 8002144:	f043 0302 	orr.w	r3, r3, #2
 8002148:	6413      	str	r3, [r2, #64]	; 0x40
 800214a:	4b07      	ldr	r3, [pc, #28]	; (8002168 <HAL_TIM_PWM_MspInit+0x40>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002156:	bf00      	nop
 8002158:	3714      	adds	r7, #20
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	40000400 	.word	0x40000400
 8002168:	40023800 	.word	0x40023800

0800216c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08a      	sub	sp, #40	; 0x28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM9)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a1d      	ldr	r2, [pc, #116]	; (8002200 <HAL_TIM_IC_MspInit+0x94>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d133      	bne.n	80021f6 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	4b1c      	ldr	r3, [pc, #112]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 8002194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002196:	4a1b      	ldr	r2, [pc, #108]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 8002198:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800219c:	6453      	str	r3, [r2, #68]	; 0x44
 800219e:	4b19      	ldr	r3, [pc, #100]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 80021a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	4b15      	ldr	r3, [pc, #84]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4a14      	ldr	r2, [pc, #80]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ba:	4b12      	ldr	r3, [pc, #72]	; (8002204 <HAL_TIM_IC_MspInit+0x98>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
    /**TIM9 GPIO Configuration
    PA3     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80021c6:	2308      	movs	r3, #8
 80021c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ca:	2302      	movs	r3, #2
 80021cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021ce:	2301      	movs	r3, #1
 80021d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021d2:	2302      	movs	r3, #2
 80021d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80021d6:	2303      	movs	r3, #3
 80021d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021da:	f107 0314 	add.w	r3, r7, #20
 80021de:	4619      	mov	r1, r3
 80021e0:	4809      	ldr	r0, [pc, #36]	; (8002208 <HAL_TIM_IC_MspInit+0x9c>)
 80021e2:	f001 ff85 	bl	80040f0 <HAL_GPIO_Init>

    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2105      	movs	r1, #5
 80021ea:	2018      	movs	r0, #24
 80021ec:	f001 f8a0 	bl	8003330 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80021f0:	2018      	movs	r0, #24
 80021f2:	f001 f8b9 	bl	8003368 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 80021f6:	bf00      	nop
 80021f8:	3728      	adds	r7, #40	; 0x28
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40014000 	.word	0x40014000
 8002204:	40023800 	.word	0x40023800
 8002208:	40020000 	.word	0x40020000

0800220c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b08a      	sub	sp, #40	; 0x28
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002214:	f107 0314 	add.w	r3, r7, #20
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800222c:	d11f      	bne.n	800226e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
 8002232:	4b2b      	ldr	r3, [pc, #172]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	4a2a      	ldr	r2, [pc, #168]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 8002238:	f043 0301 	orr.w	r3, r3, #1
 800223c:	6313      	str	r3, [r2, #48]	; 0x30
 800223e:	4b28      	ldr	r3, [pc, #160]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	613b      	str	r3, [r7, #16]
 8002248:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800224a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800224e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002250:	2302      	movs	r3, #2
 8002252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002258:	2300      	movs	r3, #0
 800225a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800225c:	2301      	movs	r3, #1
 800225e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	481f      	ldr	r0, [pc, #124]	; (80022e4 <HAL_TIM_MspPostInit+0xd8>)
 8002268:	f001 ff42 	bl	80040f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800226c:	e033      	b.n	80022d6 <HAL_TIM_MspPostInit+0xca>
  else if(htim->Instance==TIM3)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a1d      	ldr	r2, [pc, #116]	; (80022e8 <HAL_TIM_MspPostInit+0xdc>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d12e      	bne.n	80022d6 <HAL_TIM_MspPostInit+0xca>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002278:	2300      	movs	r3, #0
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	4b18      	ldr	r3, [pc, #96]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 800227e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002280:	4a17      	ldr	r2, [pc, #92]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 8002282:	f043 0304 	orr.w	r3, r3, #4
 8002286:	6313      	str	r3, [r2, #48]	; 0x30
 8002288:	4b15      	ldr	r3, [pc, #84]	; (80022e0 <HAL_TIM_MspPostInit+0xd4>)
 800228a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228c:	f003 0304 	and.w	r3, r3, #4
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8002294:	f44f 7350 	mov.w	r3, #832	; 0x340
 8002298:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800229e:	2301      	movs	r3, #1
 80022a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022a2:	2302      	movs	r3, #2
 80022a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022a6:	2302      	movs	r3, #2
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022aa:	f107 0314 	add.w	r3, r7, #20
 80022ae:	4619      	mov	r1, r3
 80022b0:	480e      	ldr	r0, [pc, #56]	; (80022ec <HAL_TIM_MspPostInit+0xe0>)
 80022b2:	f001 ff1d 	bl	80040f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022b6:	2380      	movs	r3, #128	; 0x80
 80022b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ba:	2302      	movs	r3, #2
 80022bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c2:	2300      	movs	r3, #0
 80022c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022c6:	2302      	movs	r3, #2
 80022c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022ca:	f107 0314 	add.w	r3, r7, #20
 80022ce:	4619      	mov	r1, r3
 80022d0:	4806      	ldr	r0, [pc, #24]	; (80022ec <HAL_TIM_MspPostInit+0xe0>)
 80022d2:	f001 ff0d 	bl	80040f0 <HAL_GPIO_Init>
}
 80022d6:	bf00      	nop
 80022d8:	3728      	adds	r7, #40	; 0x28
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40023800 	.word	0x40023800
 80022e4:	40020000 	.word	0x40020000
 80022e8:	40000400 	.word	0x40000400
 80022ec:	40020800 	.word	0x40020800

080022f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08a      	sub	sp, #40	; 0x28
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f8:	f107 0314 	add.w	r3, r7, #20
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	60da      	str	r2, [r3, #12]
 8002306:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a28      	ldr	r2, [pc, #160]	; (80023b0 <HAL_UART_MspInit+0xc0>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d14a      	bne.n	80023a8 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	613b      	str	r3, [r7, #16]
 8002316:	4b27      	ldr	r3, [pc, #156]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	4a26      	ldr	r2, [pc, #152]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 800231c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002320:	6413      	str	r3, [r2, #64]	; 0x40
 8002322:	4b24      	ldr	r3, [pc, #144]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800232a:	613b      	str	r3, [r7, #16]
 800232c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	4b20      	ldr	r3, [pc, #128]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	4a1f      	ldr	r2, [pc, #124]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	6313      	str	r3, [r2, #48]	; 0x30
 800233e:	4b1d      	ldr	r3, [pc, #116]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	60fb      	str	r3, [r7, #12]
 8002348:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800234a:	2300      	movs	r3, #0
 800234c:	60bb      	str	r3, [r7, #8]
 800234e:	4b19      	ldr	r3, [pc, #100]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	4a18      	ldr	r2, [pc, #96]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 8002354:	f043 0304 	orr.w	r3, r3, #4
 8002358:	6313      	str	r3, [r2, #48]	; 0x30
 800235a:	4b16      	ldr	r3, [pc, #88]	; (80023b4 <HAL_UART_MspInit+0xc4>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	f003 0304 	and.w	r3, r3, #4
 8002362:	60bb      	str	r3, [r7, #8]
 8002364:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PA1     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002366:	2302      	movs	r3, #2
 8002368:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236a:	2302      	movs	r3, #2
 800236c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002372:	2303      	movs	r3, #3
 8002374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002376:	2308      	movs	r3, #8
 8002378:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800237a:	f107 0314 	add.w	r3, r7, #20
 800237e:	4619      	mov	r1, r3
 8002380:	480d      	ldr	r0, [pc, #52]	; (80023b8 <HAL_UART_MspInit+0xc8>)
 8002382:	f001 feb5 	bl	80040f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002386:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800238a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238c:	2302      	movs	r3, #2
 800238e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002390:	2300      	movs	r3, #0
 8002392:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002394:	2303      	movs	r3, #3
 8002396:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002398:	2308      	movs	r3, #8
 800239a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800239c:	f107 0314 	add.w	r3, r7, #20
 80023a0:	4619      	mov	r1, r3
 80023a2:	4806      	ldr	r0, [pc, #24]	; (80023bc <HAL_UART_MspInit+0xcc>)
 80023a4:	f001 fea4 	bl	80040f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80023a8:	bf00      	nop
 80023aa:	3728      	adds	r7, #40	; 0x28
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40004c00 	.word	0x40004c00
 80023b4:	40023800 	.word	0x40023800
 80023b8:	40020000 	.word	0x40020000
 80023bc:	40020800 	.word	0x40020800

080023c0 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08a      	sub	sp, #40	; 0x28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 0314 	add.w	r3, r7, #20
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a19      	ldr	r2, [pc, #100]	; (8002444 <HAL_USART_MspInit+0x84>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d12c      	bne.n	800243c <HAL_USART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	613b      	str	r3, [r7, #16]
 80023e6:	4b18      	ldr	r3, [pc, #96]	; (8002448 <HAL_USART_MspInit+0x88>)
 80023e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ea:	4a17      	ldr	r2, [pc, #92]	; (8002448 <HAL_USART_MspInit+0x88>)
 80023ec:	f043 0310 	orr.w	r3, r3, #16
 80023f0:	6453      	str	r3, [r2, #68]	; 0x44
 80023f2:	4b15      	ldr	r3, [pc, #84]	; (8002448 <HAL_USART_MspInit+0x88>)
 80023f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f6:	f003 0310 	and.w	r3, r3, #16
 80023fa:	613b      	str	r3, [r7, #16]
 80023fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	4b11      	ldr	r3, [pc, #68]	; (8002448 <HAL_USART_MspInit+0x88>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	4a10      	ldr	r2, [pc, #64]	; (8002448 <HAL_USART_MspInit+0x88>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	6313      	str	r3, [r2, #48]	; 0x30
 800240e:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <HAL_USART_MspInit+0x88>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	f003 0301 	and.w	r3, r3, #1
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800241a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800241e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002420:	2302      	movs	r3, #2
 8002422:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002424:	2300      	movs	r3, #0
 8002426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002428:	2303      	movs	r3, #3
 800242a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800242c:	2307      	movs	r3, #7
 800242e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002430:	f107 0314 	add.w	r3, r7, #20
 8002434:	4619      	mov	r1, r3
 8002436:	4805      	ldr	r0, [pc, #20]	; (800244c <HAL_USART_MspInit+0x8c>)
 8002438:	f001 fe5a 	bl	80040f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800243c:	bf00      	nop
 800243e:	3728      	adds	r7, #40	; 0x28
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40011000 	.word	0x40011000
 8002448:	40023800 	.word	0x40023800
 800244c:	40020000 	.word	0x40020000

08002450 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08c      	sub	sp, #48	; 0x30
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002458:	2300      	movs	r3, #0
 800245a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800245c:	2300      	movs	r3, #0
 800245e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8002460:	2200      	movs	r2, #0
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	2019      	movs	r0, #25
 8002466:	f000 ff63 	bl	8003330 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800246a:	2019      	movs	r0, #25
 800246c:	f000 ff7c 	bl	8003368 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002470:	2300      	movs	r3, #0
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	4b1f      	ldr	r3, [pc, #124]	; (80024f4 <HAL_InitTick+0xa4>)
 8002476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002478:	4a1e      	ldr	r2, [pc, #120]	; (80024f4 <HAL_InitTick+0xa4>)
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	6453      	str	r3, [r2, #68]	; 0x44
 8002480:	4b1c      	ldr	r3, [pc, #112]	; (80024f4 <HAL_InitTick+0xa4>)
 8002482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002484:	f003 0301 	and.w	r3, r3, #1
 8002488:	60fb      	str	r3, [r7, #12]
 800248a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800248c:	f107 0210 	add.w	r2, r7, #16
 8002490:	f107 0314 	add.w	r3, r7, #20
 8002494:	4611      	mov	r1, r2
 8002496:	4618      	mov	r0, r3
 8002498:	f004 f840 	bl	800651c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800249c:	f004 f82a 	bl	80064f4 <HAL_RCC_GetPCLK2Freq>
 80024a0:	4603      	mov	r3, r0
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024a8:	4a13      	ldr	r2, [pc, #76]	; (80024f8 <HAL_InitTick+0xa8>)
 80024aa:	fba2 2303 	umull	r2, r3, r2, r3
 80024ae:	0c9b      	lsrs	r3, r3, #18
 80024b0:	3b01      	subs	r3, #1
 80024b2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80024b4:	4b11      	ldr	r3, [pc, #68]	; (80024fc <HAL_InitTick+0xac>)
 80024b6:	4a12      	ldr	r2, [pc, #72]	; (8002500 <HAL_InitTick+0xb0>)
 80024b8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80024ba:	4b10      	ldr	r3, [pc, #64]	; (80024fc <HAL_InitTick+0xac>)
 80024bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024c0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80024c2:	4a0e      	ldr	r2, [pc, #56]	; (80024fc <HAL_InitTick+0xac>)
 80024c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80024c8:	4b0c      	ldr	r3, [pc, #48]	; (80024fc <HAL_InitTick+0xac>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ce:	4b0b      	ldr	r3, [pc, #44]	; (80024fc <HAL_InitTick+0xac>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80024d4:	4809      	ldr	r0, [pc, #36]	; (80024fc <HAL_InitTick+0xac>)
 80024d6:	f005 f921 	bl	800771c <HAL_TIM_Base_Init>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d104      	bne.n	80024ea <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80024e0:	4806      	ldr	r0, [pc, #24]	; (80024fc <HAL_InitTick+0xac>)
 80024e2:	f005 f975 	bl	80077d0 <HAL_TIM_Base_Start_IT>
 80024e6:	4603      	mov	r3, r0
 80024e8:	e000      	b.n	80024ec <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3730      	adds	r7, #48	; 0x30
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40023800 	.word	0x40023800
 80024f8:	431bde83 	.word	0x431bde83
 80024fc:	20008de0 	.word	0x20008de0
 8002500:	40010000 	.word	0x40010000

08002504 <getSysTickCnt>:
*getSysTickCnt()
*  sysTickCnt
*  xTaskGetTickCount()
*********************************************************/
u32 getSysTickCnt(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
	if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)	/**/
 8002508:	f008 ffae 	bl	800b468 <xTaskGetSchedulerState>
 800250c:	4603      	mov	r3, r0
 800250e:	2b01      	cmp	r3, #1
 8002510:	d003      	beq.n	800251a <getSysTickCnt+0x16>
		return xTaskGetTickCount();
 8002512:	f008 fc6f 	bl	800adf4 <xTaskGetTickCount>
 8002516:	4603      	mov	r3, r0
 8002518:	e001      	b.n	800251e <getSysTickCnt+0x1a>
	else
		return sysTickCnt;
 800251a:	4b02      	ldr	r3, [pc, #8]	; (8002524 <getSysTickCnt+0x20>)
 800251c:	681b      	ldr	r3, [r3, #0]
}
 800251e:	4618      	mov	r0, r3
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	200006c0 	.word	0x200006c0

08002528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800252c:	bf00      	nop
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr

08002536 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002536:	b480      	push	{r7}
 8002538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800253a:	e7fe      	b.n	800253a <HardFault_Handler+0x4>

0800253c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002540:	e7fe      	b.n	8002540 <MemManage_Handler+0x4>

08002542 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002542:	b480      	push	{r7}
 8002544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002546:	e7fe      	b.n	8002546 <BusFault_Handler+0x4>

08002548 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800254c:	e7fe      	b.n	800254c <UsageFault_Handler+0x4>

0800254e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800254e:	b480      	push	{r7}
 8002550:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002560:	4803      	ldr	r0, [pc, #12]	; (8002570 <DMA1_Stream0_IRQHandler+0x14>)
 8002562:	f001 f8d1 	bl	8003708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
  DMA1_Stream0Callback();
 8002566:	f011 fb3d 	bl	8013be4 <DMA1_Stream0Callback>
  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20008af0 	.word	0x20008af0

08002574 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8002578:	4802      	ldr	r0, [pc, #8]	; (8002584 <DMA1_Stream2_IRQHandler+0x10>)
 800257a:	f001 f8c5 	bl	8003708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	20008d80 	.word	0x20008d80

08002588 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800258c:	4803      	ldr	r0, [pc, #12]	; (800259c <DMA1_Stream5_IRQHandler+0x14>)
 800258e:	f001 f8bb 	bl	8003708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
  DMA1_Stream5Callback();
 8002592:	f012 fa0f 	bl	80149b4 <DMA1_Stream5Callback>
  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	200087dc 	.word	0x200087dc

080025a0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80025a4:	4803      	ldr	r0, [pc, #12]	; (80025b4 <DMA1_Stream6_IRQHandler+0x14>)
 80025a6:	f001 f8af 	bl	8003708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */
  DMA1_Stream6Callback();
 80025aa:	f011 fb67 	bl	8013c7c <DMA1_Stream6Callback>
  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20008894 	.word	0x20008894

080025b8 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 80025be:	2300      	movs	r3, #0
 80025c0:	607b      	str	r3, [r7, #4]
	if(__HAL_TIM_GET_FLAG(&htim9, TIM_IT_CC2) != RESET)
 80025c2:	4b23      	ldr	r3, [pc, #140]	; (8002650 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	f003 0304 	and.w	r3, r3, #4
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	d125      	bne.n	800261c <TIM1_BRK_TIM9_IRQHandler+0x64>
	{
		if(__HAL_TIM_GET_FLAG(&htim9, TIM_FLAG_CC2OF) != RESET)
 80025d0:	4b1f      	ldr	r3, [pc, #124]	; (8002650 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	691b      	ldr	r3, [r3, #16]
		{
		  //TODO: Handle overflow error
		}

		capureVal = HAL_TIM_ReadCapturedValue(&htim9, TIM_CHANNEL_2);
 80025d6:	2104      	movs	r1, #4
 80025d8:	481d      	ldr	r0, [pc, #116]	; (8002650 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 80025da:	f005 ff09 	bl	80083f0 <HAL_TIM_ReadCapturedValue>
 80025de:	4603      	mov	r3, r0
 80025e0:	b29a      	uxth	r2, r3
 80025e2:	4b1c      	ldr	r3, [pc, #112]	; (8002654 <TIM1_BRK_TIM9_IRQHandler+0x9c>)
 80025e4:	801a      	strh	r2, [r3, #0]
		capureValDiff = capureVal - prevCapureVal;
 80025e6:	4b1b      	ldr	r3, [pc, #108]	; (8002654 <TIM1_BRK_TIM9_IRQHandler+0x9c>)
 80025e8:	881a      	ldrh	r2, [r3, #0]
 80025ea:	4b1b      	ldr	r3, [pc, #108]	; (8002658 <TIM1_BRK_TIM9_IRQHandler+0xa0>)
 80025ec:	881b      	ldrh	r3, [r3, #0]
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	4b1a      	ldr	r3, [pc, #104]	; (800265c <TIM1_BRK_TIM9_IRQHandler+0xa4>)
 80025f4:	801a      	strh	r2, [r3, #0]
		prevCapureVal = capureVal;
 80025f6:	4b17      	ldr	r3, [pc, #92]	; (8002654 <TIM1_BRK_TIM9_IRQHandler+0x9c>)
 80025f8:	881a      	ldrh	r2, [r3, #0]
 80025fa:	4b17      	ldr	r3, [pc, #92]	; (8002658 <TIM1_BRK_TIM9_IRQHandler+0xa0>)
 80025fc:	801a      	strh	r2, [r3, #0]

		xQueueSendFromISR(captureQueue, &capureValDiff, &xHigherPriorityTaskWoken);
 80025fe:	4b18      	ldr	r3, [pc, #96]	; (8002660 <TIM1_BRK_TIM9_IRQHandler+0xa8>)
 8002600:	6818      	ldr	r0, [r3, #0]
 8002602:	1d3a      	adds	r2, r7, #4
 8002604:	2300      	movs	r3, #0
 8002606:	4915      	ldr	r1, [pc, #84]	; (800265c <TIM1_BRK_TIM9_IRQHandler+0xa4>)
 8002608:	f007 fbc4 	bl	8009d94 <xQueueGenericSendFromISR>

		captureFlag = true;
 800260c:	4b15      	ldr	r3, [pc, #84]	; (8002664 <TIM1_BRK_TIM9_IRQHandler+0xac>)
 800260e:	2201      	movs	r2, #1
 8002610:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_CLEAR_FLAG(&htim9, TIM_IT_CC2);
 8002612:	4b0f      	ldr	r3, [pc, #60]	; (8002650 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f06f 0204 	mvn.w	r2, #4
 800261a:	611a      	str	r2, [r3, #16]
	}

	if(__HAL_TIM_GET_FLAG(&htim9, TIM_IT_UPDATE) != RESET)
 800261c:	4b0c      	ldr	r3, [pc, #48]	; (8002650 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b01      	cmp	r3, #1
 8002628:	d10b      	bne.n	8002642 <TIM1_BRK_TIM9_IRQHandler+0x8a>
	{
		// Update input status
		isAvailible = (captureFlag == true);
 800262a:	4b0e      	ldr	r3, [pc, #56]	; (8002664 <TIM1_BRK_TIM9_IRQHandler+0xac>)
 800262c:	781a      	ldrb	r2, [r3, #0]
 800262e:	4b0e      	ldr	r3, [pc, #56]	; (8002668 <TIM1_BRK_TIM9_IRQHandler+0xb0>)
 8002630:	701a      	strb	r2, [r3, #0]
		captureFlag = false;
 8002632:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <TIM1_BRK_TIM9_IRQHandler+0xac>)
 8002634:	2200      	movs	r2, #0
 8002636:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_CLEAR_FLAG(&htim9, TIM_IT_UPDATE);
 8002638:	4b05      	ldr	r3, [pc, #20]	; (8002650 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f06f 0201 	mvn.w	r2, #1
 8002640:	611a      	str	r2, [r3, #16]
	}
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002642:	4803      	ldr	r0, [pc, #12]	; (8002650 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 8002644:	f005 fc12 	bl	8007e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002648:	bf00      	nop
 800264a:	3708      	adds	r7, #8
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	20008b50 	.word	0x20008b50
 8002654:	2000b238 	.word	0x2000b238
 8002658:	200006c4 	.word	0x200006c4
 800265c:	2000b240 	.word	0x2000b240
 8002660:	2000b23c 	.word	0x2000b23c
 8002664:	200006c6 	.word	0x200006c6
 8002668:	2000b23a 	.word	0x2000b23a

0800266c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002670:	4802      	ldr	r0, [pc, #8]	; (800267c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002672:	f005 fbfb 	bl	8007e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	20008de0 	.word	0x20008de0

08002680 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002684:	4802      	ldr	r0, [pc, #8]	; (8002690 <DMA1_Stream7_IRQHandler+0x10>)
 8002686:	f001 f83f 	bl	8003708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800268a:	bf00      	nop
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	200089e8 	.word	0x200089e8

08002694 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002698:	4803      	ldr	r0, [pc, #12]	; (80026a8 <DMA2_Stream0_IRQHandler+0x14>)
 800269a:	f001 f835 	bl	8003708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
  DMA2_Stream0Callback();
 800269e:	f011 fed3 	bl	8014448 <DMA2_Stream0Callback>
  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20008c7c 	.word	0x20008c7c

080026ac <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80026b0:	4802      	ldr	r0, [pc, #8]	; (80026bc <DMA2_Stream4_IRQHandler+0x10>)
 80026b2:	f001 f829 	bl	8003708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80026b6:	bf00      	nop
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	20008a90 	.word	0x20008a90

080026c0 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80026c4:	4803      	ldr	r0, [pc, #12]	; (80026d4 <DMA2_Stream5_IRQHandler+0x14>)
 80026c6:	f001 f81f 	bl	8003708 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */
  DMA2_Stream5Callback();
 80026ca:	f011 ff11 	bl	80144f0 <DMA2_Stream5Callback>
  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80026ce:	bf00      	nop
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	20008d20 	.word	0x20008d20

080026d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
	return 1;
 80026dc:	2301      	movs	r3, #1
}
 80026de:	4618      	mov	r0, r3
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <_kill>:

int _kill(int pid, int sig)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80026f2:	f017 fa93 	bl	8019c1c <__errno>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2216      	movs	r2, #22
 80026fa:	601a      	str	r2, [r3, #0]
	return -1;
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002700:	4618      	mov	r0, r3
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <_exit>:

void _exit (int status)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002710:	f04f 31ff 	mov.w	r1, #4294967295
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f7ff ffe7 	bl	80026e8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800271a:	e7fe      	b.n	800271a <_exit+0x12>

0800271c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]
 800272c:	e00a      	b.n	8002744 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800272e:	f3af 8000 	nop.w
 8002732:	4601      	mov	r1, r0
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	1c5a      	adds	r2, r3, #1
 8002738:	60ba      	str	r2, [r7, #8]
 800273a:	b2ca      	uxtb	r2, r1
 800273c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	3301      	adds	r3, #1
 8002742:	617b      	str	r3, [r7, #20]
 8002744:	697a      	ldr	r2, [r7, #20]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	429a      	cmp	r2, r3
 800274a:	dbf0      	blt.n	800272e <_read+0x12>
	}

return len;
 800274c:	687b      	ldr	r3, [r7, #4]
}
 800274e:	4618      	mov	r0, r3
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b086      	sub	sp, #24
 800275a:	af00      	add	r7, sp, #0
 800275c:	60f8      	str	r0, [r7, #12]
 800275e:	60b9      	str	r1, [r7, #8]
 8002760:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002762:	2300      	movs	r3, #0
 8002764:	617b      	str	r3, [r7, #20]
 8002766:	e009      	b.n	800277c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	1c5a      	adds	r2, r3, #1
 800276c:	60ba      	str	r2, [r7, #8]
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	4618      	mov	r0, r3
 8002772:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	3301      	adds	r3, #1
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	429a      	cmp	r2, r3
 8002782:	dbf1      	blt.n	8002768 <_write+0x12>
	}
	return len;
 8002784:	687b      	ldr	r3, [r7, #4]
}
 8002786:	4618      	mov	r0, r3
 8002788:	3718      	adds	r7, #24
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <_close>:

int _close(int file)
{
 800278e:	b480      	push	{r7}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
	return -1;
 8002796:	f04f 33ff 	mov.w	r3, #4294967295
}
 800279a:	4618      	mov	r0, r3
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
 80027ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027b6:	605a      	str	r2, [r3, #4]
	return 0;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <_isatty>:

int _isatty(int file)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
	return 1;
 80027ce:	2301      	movs	r3, #1
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
	return 0;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3714      	adds	r7, #20
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
	...

080027f8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002800:	4b11      	ldr	r3, [pc, #68]	; (8002848 <_sbrk+0x50>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d102      	bne.n	800280e <_sbrk+0x16>
		heap_end = &end;
 8002808:	4b0f      	ldr	r3, [pc, #60]	; (8002848 <_sbrk+0x50>)
 800280a:	4a10      	ldr	r2, [pc, #64]	; (800284c <_sbrk+0x54>)
 800280c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800280e:	4b0e      	ldr	r3, [pc, #56]	; (8002848 <_sbrk+0x50>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002814:	4b0c      	ldr	r3, [pc, #48]	; (8002848 <_sbrk+0x50>)
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4413      	add	r3, r2
 800281c:	466a      	mov	r2, sp
 800281e:	4293      	cmp	r3, r2
 8002820:	d907      	bls.n	8002832 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002822:	f017 f9fb 	bl	8019c1c <__errno>
 8002826:	4603      	mov	r3, r0
 8002828:	220c      	movs	r2, #12
 800282a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800282c:	f04f 33ff 	mov.w	r3, #4294967295
 8002830:	e006      	b.n	8002840 <_sbrk+0x48>
	}

	heap_end += incr;
 8002832:	4b05      	ldr	r3, [pc, #20]	; (8002848 <_sbrk+0x50>)
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	4413      	add	r3, r2
 800283a:	4a03      	ldr	r2, [pc, #12]	; (8002848 <_sbrk+0x50>)
 800283c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800283e:	68fb      	ldr	r3, [r7, #12]
}
 8002840:	4618      	mov	r0, r3
 8002842:	3710      	adds	r7, #16
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	200006c8 	.word	0x200006c8
 800284c:	2000c100 	.word	0x2000c100

08002850 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002854:	4b08      	ldr	r3, [pc, #32]	; (8002878 <SystemInit+0x28>)
 8002856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800285a:	4a07      	ldr	r2, [pc, #28]	; (8002878 <SystemInit+0x28>)
 800285c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002860:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002864:	4b04      	ldr	r3, [pc, #16]	; (8002878 <SystemInit+0x28>)
 8002866:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800286a:	609a      	str	r2, [r3, #8]
#endif
}
 800286c:	bf00      	nop
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	e000ed00 	.word	0xe000ed00

0800287c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800287c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028b4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002880:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002882:	e003      	b.n	800288c <LoopCopyDataInit>

08002884 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002884:	4b0c      	ldr	r3, [pc, #48]	; (80028b8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002886:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002888:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800288a:	3104      	adds	r1, #4

0800288c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800288c:	480b      	ldr	r0, [pc, #44]	; (80028bc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800288e:	4b0c      	ldr	r3, [pc, #48]	; (80028c0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002890:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002892:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002894:	d3f6      	bcc.n	8002884 <CopyDataInit>
  ldr  r2, =_sbss
 8002896:	4a0b      	ldr	r2, [pc, #44]	; (80028c4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002898:	e002      	b.n	80028a0 <LoopFillZerobss>

0800289a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800289a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800289c:	f842 3b04 	str.w	r3, [r2], #4

080028a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80028a0:	4b09      	ldr	r3, [pc, #36]	; (80028c8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80028a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80028a4:	d3f9      	bcc.n	800289a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80028a6:	f7ff ffd3 	bl	8002850 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028aa:	f017 f9bd 	bl	8019c28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028ae:	f7fe fb7f 	bl	8000fb0 <main>
  bx  lr    
 80028b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80028b4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80028b8:	0801e73c 	.word	0x0801e73c
  ldr  r0, =_sdata
 80028bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80028c0:	20000434 	.word	0x20000434
  ldr  r2, =_sbss
 80028c4:	20000440 	.word	0x20000440
  ldr  r3, = _ebss
 80028c8:	2000c100 	.word	0x2000c100

080028cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028cc:	e7fe      	b.n	80028cc <ADC_IRQHandler>
	...

080028d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028d4:	4b0e      	ldr	r3, [pc, #56]	; (8002910 <HAL_Init+0x40>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a0d      	ldr	r2, [pc, #52]	; (8002910 <HAL_Init+0x40>)
 80028da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028e0:	4b0b      	ldr	r3, [pc, #44]	; (8002910 <HAL_Init+0x40>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a0a      	ldr	r2, [pc, #40]	; (8002910 <HAL_Init+0x40>)
 80028e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028ec:	4b08      	ldr	r3, [pc, #32]	; (8002910 <HAL_Init+0x40>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a07      	ldr	r2, [pc, #28]	; (8002910 <HAL_Init+0x40>)
 80028f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028f8:	2003      	movs	r0, #3
 80028fa:	f000 fd0e 	bl	800331a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028fe:	200f      	movs	r0, #15
 8002900:	f7ff fda6 	bl	8002450 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002904:	f7ff f85c 	bl	80019c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40023c00 	.word	0x40023c00

08002914 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002918:	4b06      	ldr	r3, [pc, #24]	; (8002934 <HAL_IncTick+0x20>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	461a      	mov	r2, r3
 800291e:	4b06      	ldr	r3, [pc, #24]	; (8002938 <HAL_IncTick+0x24>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4413      	add	r3, r2
 8002924:	4a04      	ldr	r2, [pc, #16]	; (8002938 <HAL_IncTick+0x24>)
 8002926:	6013      	str	r3, [r2, #0]
}
 8002928:	bf00      	nop
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	20000008 	.word	0x20000008
 8002938:	20008e2c 	.word	0x20008e2c

0800293c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  return uwTick;
 8002940:	4b03      	ldr	r3, [pc, #12]	; (8002950 <HAL_GetTick+0x14>)
 8002942:	681b      	ldr	r3, [r3, #0]
}
 8002944:	4618      	mov	r0, r3
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	20008e2c 	.word	0x20008e2c

08002954 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800295c:	f7ff ffee 	bl	800293c <HAL_GetTick>
 8002960:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800296c:	d005      	beq.n	800297a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800296e:	4b0a      	ldr	r3, [pc, #40]	; (8002998 <HAL_Delay+0x44>)
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	461a      	mov	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	4413      	add	r3, r2
 8002978:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800297a:	bf00      	nop
 800297c:	f7ff ffde 	bl	800293c <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	429a      	cmp	r2, r3
 800298a:	d8f7      	bhi.n	800297c <HAL_Delay+0x28>
  {
  }
}
 800298c:	bf00      	nop
 800298e:	bf00      	nop
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20000008 	.word	0x20000008

0800299c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029a4:	2300      	movs	r3, #0
 80029a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e033      	b.n	8002a1a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d109      	bne.n	80029ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f7ff f82c 	bl	8001a18 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d118      	bne.n	8002a0c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80029e2:	f023 0302 	bic.w	r3, r3, #2
 80029e6:	f043 0202 	orr.w	r2, r3, #2
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 fa68 	bl	8002ec4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f023 0303 	bic.w	r3, r3, #3
 8002a02:	f043 0201 	orr.w	r2, r3, #1
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	641a      	str	r2, [r3, #64]	; 0x40
 8002a0a:	e001      	b.n	8002a10 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3710      	adds	r7, #16
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
	...

08002a24 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002a30:	2300      	movs	r3, #0
 8002a32:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d101      	bne.n	8002a42 <HAL_ADC_Start_DMA+0x1e>
 8002a3e:	2302      	movs	r3, #2
 8002a40:	e0e9      	b.n	8002c16 <HAL_ADC_Start_DMA+0x1f2>
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2201      	movs	r2, #1
 8002a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d018      	beq.n	8002a8a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 0201 	orr.w	r2, r2, #1
 8002a66:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a68:	4b6d      	ldr	r3, [pc, #436]	; (8002c20 <HAL_ADC_Start_DMA+0x1fc>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a6d      	ldr	r2, [pc, #436]	; (8002c24 <HAL_ADC_Start_DMA+0x200>)
 8002a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a72:	0c9a      	lsrs	r2, r3, #18
 8002a74:	4613      	mov	r3, r2
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	4413      	add	r3, r2
 8002a7a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002a7c:	e002      	b.n	8002a84 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	3b01      	subs	r3, #1
 8002a82:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1f9      	bne.n	8002a7e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a98:	d107      	bne.n	8002aaa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	689a      	ldr	r2, [r3, #8]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002aa8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f003 0301 	and.w	r3, r3, #1
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	f040 80a1 	bne.w	8002bfc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002abe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002ac2:	f023 0301 	bic.w	r3, r3, #1
 8002ac6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d007      	beq.n	8002aec <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ae4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002af4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002af8:	d106      	bne.n	8002b08 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002afe:	f023 0206 	bic.w	r2, r3, #6
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	645a      	str	r2, [r3, #68]	; 0x44
 8002b06:	e002      	b.n	8002b0e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b16:	4b44      	ldr	r3, [pc, #272]	; (8002c28 <HAL_ADC_Start_DMA+0x204>)
 8002b18:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b1e:	4a43      	ldr	r2, [pc, #268]	; (8002c2c <HAL_ADC_Start_DMA+0x208>)
 8002b20:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b26:	4a42      	ldr	r2, [pc, #264]	; (8002c30 <HAL_ADC_Start_DMA+0x20c>)
 8002b28:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b2e:	4a41      	ldr	r2, [pc, #260]	; (8002c34 <HAL_ADC_Start_DMA+0x210>)
 8002b30:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002b3a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	685a      	ldr	r2, [r3, #4]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002b4a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	689a      	ldr	r2, [r3, #8]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b5a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	334c      	adds	r3, #76	; 0x4c
 8002b66:	4619      	mov	r1, r3
 8002b68:	68ba      	ldr	r2, [r7, #8]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f000 fd51 	bl	8003612 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f003 031f 	and.w	r3, r3, #31
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d12a      	bne.n	8002bd2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a2d      	ldr	r2, [pc, #180]	; (8002c38 <HAL_ADC_Start_DMA+0x214>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d015      	beq.n	8002bb2 <HAL_ADC_Start_DMA+0x18e>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a2c      	ldr	r2, [pc, #176]	; (8002c3c <HAL_ADC_Start_DMA+0x218>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d105      	bne.n	8002b9c <HAL_ADC_Start_DMA+0x178>
 8002b90:	4b25      	ldr	r3, [pc, #148]	; (8002c28 <HAL_ADC_Start_DMA+0x204>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f003 031f 	and.w	r3, r3, #31
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d00a      	beq.n	8002bb2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a27      	ldr	r2, [pc, #156]	; (8002c40 <HAL_ADC_Start_DMA+0x21c>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d136      	bne.n	8002c14 <HAL_ADC_Start_DMA+0x1f0>
 8002ba6:	4b20      	ldr	r3, [pc, #128]	; (8002c28 <HAL_ADC_Start_DMA+0x204>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f003 0310 	and.w	r3, r3, #16
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d130      	bne.n	8002c14 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d129      	bne.n	8002c14 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	689a      	ldr	r2, [r3, #8]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bce:	609a      	str	r2, [r3, #8]
 8002bd0:	e020      	b.n	8002c14 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a18      	ldr	r2, [pc, #96]	; (8002c38 <HAL_ADC_Start_DMA+0x214>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d11b      	bne.n	8002c14 <HAL_ADC_Start_DMA+0x1f0>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d114      	bne.n	8002c14 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	689a      	ldr	r2, [r3, #8]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bf8:	609a      	str	r2, [r3, #8]
 8002bfa:	e00b      	b.n	8002c14 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c00:	f043 0210 	orr.w	r2, r3, #16
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0c:	f043 0201 	orr.w	r2, r3, #1
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3718      	adds	r7, #24
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	20000000 	.word	0x20000000
 8002c24:	431bde83 	.word	0x431bde83
 8002c28:	40012300 	.word	0x40012300
 8002c2c:	080030bd 	.word	0x080030bd
 8002c30:	08003177 	.word	0x08003177
 8002c34:	08003193 	.word	0x08003193
 8002c38:	40012000 	.word	0x40012000
 8002c3c:	40012100 	.word	0x40012100
 8002c40:	40012200 	.word	0x40012200

08002c44 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d101      	bne.n	8002c9c <HAL_ADC_ConfigChannel+0x1c>
 8002c98:	2302      	movs	r3, #2
 8002c9a:	e105      	b.n	8002ea8 <HAL_ADC_ConfigChannel+0x228>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2b09      	cmp	r3, #9
 8002caa:	d925      	bls.n	8002cf8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	68d9      	ldr	r1, [r3, #12]
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	461a      	mov	r2, r3
 8002cba:	4613      	mov	r3, r2
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	4413      	add	r3, r2
 8002cc0:	3b1e      	subs	r3, #30
 8002cc2:	2207      	movs	r2, #7
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	43da      	mvns	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	400a      	ands	r2, r1
 8002cd0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68d9      	ldr	r1, [r3, #12]
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	005b      	lsls	r3, r3, #1
 8002ce8:	4403      	add	r3, r0
 8002cea:	3b1e      	subs	r3, #30
 8002cec:	409a      	lsls	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	60da      	str	r2, [r3, #12]
 8002cf6:	e022      	b.n	8002d3e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6919      	ldr	r1, [r3, #16]
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	461a      	mov	r2, r3
 8002d06:	4613      	mov	r3, r2
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	4413      	add	r3, r2
 8002d0c:	2207      	movs	r2, #7
 8002d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d12:	43da      	mvns	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	400a      	ands	r2, r1
 8002d1a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6919      	ldr	r1, [r3, #16]
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	689a      	ldr	r2, [r3, #8]
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	4603      	mov	r3, r0
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	4403      	add	r3, r0
 8002d34:	409a      	lsls	r2, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b06      	cmp	r3, #6
 8002d44:	d824      	bhi.n	8002d90 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685a      	ldr	r2, [r3, #4]
 8002d50:	4613      	mov	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4413      	add	r3, r2
 8002d56:	3b05      	subs	r3, #5
 8002d58:	221f      	movs	r2, #31
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	43da      	mvns	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	400a      	ands	r2, r1
 8002d66:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	4618      	mov	r0, r3
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685a      	ldr	r2, [r3, #4]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	4413      	add	r3, r2
 8002d80:	3b05      	subs	r3, #5
 8002d82:	fa00 f203 	lsl.w	r2, r0, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	635a      	str	r2, [r3, #52]	; 0x34
 8002d8e:	e04c      	b.n	8002e2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	2b0c      	cmp	r3, #12
 8002d96:	d824      	bhi.n	8002de2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	4613      	mov	r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4413      	add	r3, r2
 8002da8:	3b23      	subs	r3, #35	; 0x23
 8002daa:	221f      	movs	r2, #31
 8002dac:	fa02 f303 	lsl.w	r3, r2, r3
 8002db0:	43da      	mvns	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	400a      	ands	r2, r1
 8002db8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	3b23      	subs	r3, #35	; 0x23
 8002dd4:	fa00 f203 	lsl.w	r2, r0, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	430a      	orrs	r2, r1
 8002dde:	631a      	str	r2, [r3, #48]	; 0x30
 8002de0:	e023      	b.n	8002e2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685a      	ldr	r2, [r3, #4]
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	3b41      	subs	r3, #65	; 0x41
 8002df4:	221f      	movs	r2, #31
 8002df6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfa:	43da      	mvns	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	400a      	ands	r2, r1
 8002e02:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	4618      	mov	r0, r3
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685a      	ldr	r2, [r3, #4]
 8002e16:	4613      	mov	r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	4413      	add	r3, r2
 8002e1c:	3b41      	subs	r3, #65	; 0x41
 8002e1e:	fa00 f203 	lsl.w	r2, r0, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	430a      	orrs	r2, r1
 8002e28:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e2a:	4b22      	ldr	r3, [pc, #136]	; (8002eb4 <HAL_ADC_ConfigChannel+0x234>)
 8002e2c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a21      	ldr	r2, [pc, #132]	; (8002eb8 <HAL_ADC_ConfigChannel+0x238>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d109      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x1cc>
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2b12      	cmp	r3, #18
 8002e3e:	d105      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a19      	ldr	r2, [pc, #100]	; (8002eb8 <HAL_ADC_ConfigChannel+0x238>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d123      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x21e>
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2b10      	cmp	r3, #16
 8002e5c:	d003      	beq.n	8002e66 <HAL_ADC_ConfigChannel+0x1e6>
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2b11      	cmp	r3, #17
 8002e64:	d11b      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2b10      	cmp	r3, #16
 8002e78:	d111      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e7a:	4b10      	ldr	r3, [pc, #64]	; (8002ebc <HAL_ADC_ConfigChannel+0x23c>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a10      	ldr	r2, [pc, #64]	; (8002ec0 <HAL_ADC_ConfigChannel+0x240>)
 8002e80:	fba2 2303 	umull	r2, r3, r2, r3
 8002e84:	0c9a      	lsrs	r2, r3, #18
 8002e86:	4613      	mov	r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	4413      	add	r3, r2
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e90:	e002      	b.n	8002e98 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	3b01      	subs	r3, #1
 8002e96:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1f9      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ea6:	2300      	movs	r3, #0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3714      	adds	r7, #20
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	40012300 	.word	0x40012300
 8002eb8:	40012000 	.word	0x40012000
 8002ebc:	20000000 	.word	0x20000000
 8002ec0:	431bde83 	.word	0x431bde83

08002ec4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b085      	sub	sp, #20
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ecc:	4b79      	ldr	r3, [pc, #484]	; (80030b4 <ADC_Init+0x1f0>)
 8002ece:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	685a      	ldr	r2, [r3, #4]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	431a      	orrs	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ef8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6859      	ldr	r1, [r3, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	021a      	lsls	r2, r3, #8
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	685a      	ldr	r2, [r3, #4]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002f1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6859      	ldr	r1, [r3, #4]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689a      	ldr	r2, [r3, #8]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6899      	ldr	r1, [r3, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68da      	ldr	r2, [r3, #12]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f56:	4a58      	ldr	r2, [pc, #352]	; (80030b8 <ADC_Init+0x1f4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d022      	beq.n	8002fa2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689a      	ldr	r2, [r3, #8]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f6a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6899      	ldr	r1, [r3, #8]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689a      	ldr	r2, [r3, #8]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	6899      	ldr	r1, [r3, #8]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	609a      	str	r2, [r3, #8]
 8002fa0:	e00f      	b.n	8002fc2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	689a      	ldr	r2, [r3, #8]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fb0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fc0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	689a      	ldr	r2, [r3, #8]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f022 0202 	bic.w	r2, r2, #2
 8002fd0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	6899      	ldr	r1, [r3, #8]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	7e1b      	ldrb	r3, [r3, #24]
 8002fdc:	005a      	lsls	r2, r3, #1
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d01b      	beq.n	8003028 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ffe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800300e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	6859      	ldr	r1, [r3, #4]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301a:	3b01      	subs	r3, #1
 800301c:	035a      	lsls	r2, r3, #13
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	605a      	str	r2, [r3, #4]
 8003026:	e007      	b.n	8003038 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	685a      	ldr	r2, [r3, #4]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003036:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003046:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	69db      	ldr	r3, [r3, #28]
 8003052:	3b01      	subs	r3, #1
 8003054:	051a      	lsls	r2, r3, #20
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	430a      	orrs	r2, r1
 800305c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800306c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	6899      	ldr	r1, [r3, #8]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800307a:	025a      	lsls	r2, r3, #9
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	430a      	orrs	r2, r1
 8003082:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	689a      	ldr	r2, [r3, #8]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003092:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6899      	ldr	r1, [r3, #8]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	029a      	lsls	r2, r3, #10
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	609a      	str	r2, [r3, #8]
}
 80030a8:	bf00      	nop
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	40012300 	.word	0x40012300
 80030b8:	0f000001 	.word	0x0f000001

080030bc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d13c      	bne.n	8003150 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d12b      	bne.n	8003148 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d127      	bne.n	8003148 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003102:	2b00      	cmp	r3, #0
 8003104:	d006      	beq.n	8003114 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003110:	2b00      	cmp	r3, #0
 8003112:	d119      	bne.n	8003148 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	685a      	ldr	r2, [r3, #4]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0220 	bic.w	r2, r2, #32
 8003122:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003128:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003134:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d105      	bne.n	8003148 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003140:	f043 0201 	orr.w	r2, r3, #1
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f7ff fd7b 	bl	8002c44 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800314e:	e00e      	b.n	800316e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003154:	f003 0310 	and.w	r3, r3, #16
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f7ff fd85 	bl	8002c6c <HAL_ADC_ErrorCallback>
}
 8003162:	e004      	b.n	800316e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	4798      	blx	r3
}
 800316e:	bf00      	nop
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b084      	sub	sp, #16
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003182:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f7ff fd67 	bl	8002c58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800318a:	bf00      	nop
 800318c:	3710      	adds	r7, #16
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b084      	sub	sp, #16
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2240      	movs	r2, #64	; 0x40
 80031a4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031aa:	f043 0204 	orr.w	r2, r3, #4
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	f7ff fd5a 	bl	8002c6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031b8:	bf00      	nop
 80031ba:	3710      	adds	r7, #16
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f003 0307 	and.w	r3, r3, #7
 80031ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031d0:	4b0c      	ldr	r3, [pc, #48]	; (8003204 <__NVIC_SetPriorityGrouping+0x44>)
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031d6:	68ba      	ldr	r2, [r7, #8]
 80031d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031dc:	4013      	ands	r3, r2
 80031de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031f2:	4a04      	ldr	r2, [pc, #16]	; (8003204 <__NVIC_SetPriorityGrouping+0x44>)
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	60d3      	str	r3, [r2, #12]
}
 80031f8:	bf00      	nop
 80031fa:	3714      	adds	r7, #20
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr
 8003204:	e000ed00 	.word	0xe000ed00

08003208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800320c:	4b04      	ldr	r3, [pc, #16]	; (8003220 <__NVIC_GetPriorityGrouping+0x18>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	0a1b      	lsrs	r3, r3, #8
 8003212:	f003 0307 	and.w	r3, r3, #7
}
 8003216:	4618      	mov	r0, r3
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	e000ed00 	.word	0xe000ed00

08003224 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	4603      	mov	r3, r0
 800322c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800322e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003232:	2b00      	cmp	r3, #0
 8003234:	db0b      	blt.n	800324e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003236:	79fb      	ldrb	r3, [r7, #7]
 8003238:	f003 021f 	and.w	r2, r3, #31
 800323c:	4907      	ldr	r1, [pc, #28]	; (800325c <__NVIC_EnableIRQ+0x38>)
 800323e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003242:	095b      	lsrs	r3, r3, #5
 8003244:	2001      	movs	r0, #1
 8003246:	fa00 f202 	lsl.w	r2, r0, r2
 800324a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800324e:	bf00      	nop
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	e000e100 	.word	0xe000e100

08003260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	4603      	mov	r3, r0
 8003268:	6039      	str	r1, [r7, #0]
 800326a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800326c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003270:	2b00      	cmp	r3, #0
 8003272:	db0a      	blt.n	800328a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	b2da      	uxtb	r2, r3
 8003278:	490c      	ldr	r1, [pc, #48]	; (80032ac <__NVIC_SetPriority+0x4c>)
 800327a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327e:	0112      	lsls	r2, r2, #4
 8003280:	b2d2      	uxtb	r2, r2
 8003282:	440b      	add	r3, r1
 8003284:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003288:	e00a      	b.n	80032a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	b2da      	uxtb	r2, r3
 800328e:	4908      	ldr	r1, [pc, #32]	; (80032b0 <__NVIC_SetPriority+0x50>)
 8003290:	79fb      	ldrb	r3, [r7, #7]
 8003292:	f003 030f 	and.w	r3, r3, #15
 8003296:	3b04      	subs	r3, #4
 8003298:	0112      	lsls	r2, r2, #4
 800329a:	b2d2      	uxtb	r2, r2
 800329c:	440b      	add	r3, r1
 800329e:	761a      	strb	r2, [r3, #24]
}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr
 80032ac:	e000e100 	.word	0xe000e100
 80032b0:	e000ed00 	.word	0xe000ed00

080032b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b089      	sub	sp, #36	; 0x24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	f003 0307 	and.w	r3, r3, #7
 80032c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	f1c3 0307 	rsb	r3, r3, #7
 80032ce:	2b04      	cmp	r3, #4
 80032d0:	bf28      	it	cs
 80032d2:	2304      	movcs	r3, #4
 80032d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	3304      	adds	r3, #4
 80032da:	2b06      	cmp	r3, #6
 80032dc:	d902      	bls.n	80032e4 <NVIC_EncodePriority+0x30>
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	3b03      	subs	r3, #3
 80032e2:	e000      	b.n	80032e6 <NVIC_EncodePriority+0x32>
 80032e4:	2300      	movs	r3, #0
 80032e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e8:	f04f 32ff 	mov.w	r2, #4294967295
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	43da      	mvns	r2, r3
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	401a      	ands	r2, r3
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032fc:	f04f 31ff 	mov.w	r1, #4294967295
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	fa01 f303 	lsl.w	r3, r1, r3
 8003306:	43d9      	mvns	r1, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800330c:	4313      	orrs	r3, r2
         );
}
 800330e:	4618      	mov	r0, r3
 8003310:	3724      	adds	r7, #36	; 0x24
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr

0800331a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800331a:	b580      	push	{r7, lr}
 800331c:	b082      	sub	sp, #8
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f7ff ff4c 	bl	80031c0 <__NVIC_SetPriorityGrouping>
}
 8003328:	bf00      	nop
 800332a:	3708      	adds	r7, #8
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}

08003330 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af00      	add	r7, sp, #0
 8003336:	4603      	mov	r3, r0
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	607a      	str	r2, [r7, #4]
 800333c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800333e:	2300      	movs	r3, #0
 8003340:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003342:	f7ff ff61 	bl	8003208 <__NVIC_GetPriorityGrouping>
 8003346:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	68b9      	ldr	r1, [r7, #8]
 800334c:	6978      	ldr	r0, [r7, #20]
 800334e:	f7ff ffb1 	bl	80032b4 <NVIC_EncodePriority>
 8003352:	4602      	mov	r2, r0
 8003354:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003358:	4611      	mov	r1, r2
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff ff80 	bl	8003260 <__NVIC_SetPriority>
}
 8003360:	bf00      	nop
 8003362:	3718      	adds	r7, #24
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003376:	4618      	mov	r0, r3
 8003378:	f7ff ff54 	bl	8003224 <__NVIC_EnableIRQ>
}
 800337c:	bf00      	nop
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003390:	f7ff fad4 	bl	800293c <HAL_GetTick>
 8003394:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d101      	bne.n	80033a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e099      	b.n	80034d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2202      	movs	r2, #2
 80033a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f022 0201 	bic.w	r2, r2, #1
 80033be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033c0:	e00f      	b.n	80033e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033c2:	f7ff fabb 	bl	800293c <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b05      	cmp	r3, #5
 80033ce:	d908      	bls.n	80033e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2220      	movs	r2, #32
 80033d4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2203      	movs	r2, #3
 80033da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e078      	b.n	80034d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1e8      	bne.n	80033c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	4b38      	ldr	r3, [pc, #224]	; (80034dc <HAL_DMA_Init+0x158>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685a      	ldr	r2, [r3, #4]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800340e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800341a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	699b      	ldr	r3, [r3, #24]
 8003420:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003426:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800342e:	697a      	ldr	r2, [r7, #20]
 8003430:	4313      	orrs	r3, r2
 8003432:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003438:	2b04      	cmp	r3, #4
 800343a:	d107      	bne.n	800344c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003444:	4313      	orrs	r3, r2
 8003446:	697a      	ldr	r2, [r7, #20]
 8003448:	4313      	orrs	r3, r2
 800344a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	f023 0307 	bic.w	r3, r3, #7
 8003462:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003468:	697a      	ldr	r2, [r7, #20]
 800346a:	4313      	orrs	r3, r2
 800346c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003472:	2b04      	cmp	r3, #4
 8003474:	d117      	bne.n	80034a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	4313      	orrs	r3, r2
 800347e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003484:	2b00      	cmp	r3, #0
 8003486:	d00e      	beq.n	80034a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f000 fb45 	bl	8003b18 <DMA_CheckFifoParam>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d008      	beq.n	80034a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2240      	movs	r2, #64	; 0x40
 8003498:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2201      	movs	r2, #1
 800349e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80034a2:	2301      	movs	r3, #1
 80034a4:	e016      	b.n	80034d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 fafc 	bl	8003aac <DMA_CalcBaseAndBitshift>
 80034b4:	4603      	mov	r3, r0
 80034b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034bc:	223f      	movs	r2, #63	; 0x3f
 80034be:	409a      	lsls	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3718      	adds	r7, #24
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	f010803f 	.word	0xf010803f

080034e0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d101      	bne.n	80034f2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e050      	b.n	8003594 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d101      	bne.n	8003502 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80034fe:	2302      	movs	r3, #2
 8003500:	e048      	b.n	8003594 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 0201 	bic.w	r2, r2, #1
 8003510:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2200      	movs	r2, #0
 8003518:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2200      	movs	r2, #0
 8003520:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2200      	movs	r2, #0
 8003528:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2200      	movs	r2, #0
 8003530:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2200      	movs	r2, #0
 8003538:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2221      	movs	r2, #33	; 0x21
 8003540:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 fab2 	bl	8003aac <DMA_CalcBaseAndBitshift>
 8003548:	4603      	mov	r3, r0
 800354a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003574:	223f      	movs	r2, #63	; 0x3f
 8003576:	409a      	lsls	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3710      	adds	r7, #16
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
 80035a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035aa:	2300      	movs	r3, #0
 80035ac:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d101      	bne.n	80035bc <HAL_DMA_Start+0x20>
 80035b8:	2302      	movs	r3, #2
 80035ba:	e026      	b.n	800360a <HAL_DMA_Start+0x6e>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d115      	bne.n	80035fc <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2202      	movs	r2, #2
 80035d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	68b9      	ldr	r1, [r7, #8]
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f000 fa33 	bl	8003a50 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f042 0201 	orr.w	r2, r2, #1
 80035f8:	601a      	str	r2, [r3, #0]
 80035fa:	e005      	b.n	8003608 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003604:	2302      	movs	r3, #2
 8003606:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8003608:	7dfb      	ldrb	r3, [r7, #23]
}
 800360a:	4618      	mov	r0, r3
 800360c:	3718      	adds	r7, #24
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}

08003612 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003612:	b580      	push	{r7, lr}
 8003614:	b086      	sub	sp, #24
 8003616:	af00      	add	r7, sp, #0
 8003618:	60f8      	str	r0, [r7, #12]
 800361a:	60b9      	str	r1, [r7, #8]
 800361c:	607a      	str	r2, [r7, #4]
 800361e:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003620:	2300      	movs	r3, #0
 8003622:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003628:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003630:	2b01      	cmp	r3, #1
 8003632:	d101      	bne.n	8003638 <HAL_DMA_Start_IT+0x26>
 8003634:	2302      	movs	r3, #2
 8003636:	e040      	b.n	80036ba <HAL_DMA_Start_IT+0xa8>
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b01      	cmp	r3, #1
 800364a:	d12f      	bne.n	80036ac <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2202      	movs	r2, #2
 8003650:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	68b9      	ldr	r1, [r7, #8]
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f000 f9f5 	bl	8003a50 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800366a:	223f      	movs	r2, #63	; 0x3f
 800366c:	409a      	lsls	r2, r3
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f042 0216 	orr.w	r2, r2, #22
 8003680:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	2b00      	cmp	r3, #0
 8003688:	d007      	beq.n	800369a <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f042 0208 	orr.w	r2, r2, #8
 8003698:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f042 0201 	orr.w	r2, r2, #1
 80036a8:	601a      	str	r2, [r3, #0]
 80036aa:	e005      	b.n	80036b8 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036b4:	2302      	movs	r3, #2
 80036b6:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3718      	adds	r7, #24
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036c2:	b480      	push	{r7}
 80036c4:	b083      	sub	sp, #12
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d004      	beq.n	80036e0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2280      	movs	r2, #128	; 0x80
 80036da:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e00c      	b.n	80036fa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2205      	movs	r2, #5
 80036e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f022 0201 	bic.w	r2, r2, #1
 80036f6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
	...

08003708 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003710:	2300      	movs	r3, #0
 8003712:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003714:	4b92      	ldr	r3, [pc, #584]	; (8003960 <HAL_DMA_IRQHandler+0x258>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a92      	ldr	r2, [pc, #584]	; (8003964 <HAL_DMA_IRQHandler+0x25c>)
 800371a:	fba2 2303 	umull	r2, r3, r2, r3
 800371e:	0a9b      	lsrs	r3, r3, #10
 8003720:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003726:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003732:	2208      	movs	r2, #8
 8003734:	409a      	lsls	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	4013      	ands	r3, r2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d01a      	beq.n	8003774 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	2b00      	cmp	r3, #0
 800374a:	d013      	beq.n	8003774 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f022 0204 	bic.w	r2, r2, #4
 800375a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003760:	2208      	movs	r2, #8
 8003762:	409a      	lsls	r2, r3
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800376c:	f043 0201 	orr.w	r2, r3, #1
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003778:	2201      	movs	r2, #1
 800377a:	409a      	lsls	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	4013      	ands	r3, r2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d012      	beq.n	80037aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00b      	beq.n	80037aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003796:	2201      	movs	r2, #1
 8003798:	409a      	lsls	r2, r3
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a2:	f043 0202 	orr.w	r2, r3, #2
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ae:	2204      	movs	r2, #4
 80037b0:	409a      	lsls	r2, r3
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	4013      	ands	r3, r2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d012      	beq.n	80037e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00b      	beq.n	80037e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037cc:	2204      	movs	r2, #4
 80037ce:	409a      	lsls	r2, r3
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037d8:	f043 0204 	orr.w	r2, r3, #4
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e4:	2210      	movs	r2, #16
 80037e6:	409a      	lsls	r2, r3
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	4013      	ands	r3, r2
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d043      	beq.n	8003878 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0308 	and.w	r3, r3, #8
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d03c      	beq.n	8003878 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003802:	2210      	movs	r2, #16
 8003804:	409a      	lsls	r2, r3
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d018      	beq.n	800384a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d108      	bne.n	8003838 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382a:	2b00      	cmp	r3, #0
 800382c:	d024      	beq.n	8003878 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	4798      	blx	r3
 8003836:	e01f      	b.n	8003878 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800383c:	2b00      	cmp	r3, #0
 800383e:	d01b      	beq.n	8003878 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	4798      	blx	r3
 8003848:	e016      	b.n	8003878 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003854:	2b00      	cmp	r3, #0
 8003856:	d107      	bne.n	8003868 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 0208 	bic.w	r2, r2, #8
 8003866:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	2b00      	cmp	r3, #0
 800386e:	d003      	beq.n	8003878 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800387c:	2220      	movs	r2, #32
 800387e:	409a      	lsls	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	4013      	ands	r3, r2
 8003884:	2b00      	cmp	r3, #0
 8003886:	f000 808e 	beq.w	80039a6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0310 	and.w	r3, r3, #16
 8003894:	2b00      	cmp	r3, #0
 8003896:	f000 8086 	beq.w	80039a6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800389e:	2220      	movs	r2, #32
 80038a0:	409a      	lsls	r2, r3
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b05      	cmp	r3, #5
 80038b0:	d136      	bne.n	8003920 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f022 0216 	bic.w	r2, r2, #22
 80038c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	695a      	ldr	r2, [r3, #20]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d103      	bne.n	80038e2 <HAL_DMA_IRQHandler+0x1da>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d007      	beq.n	80038f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f022 0208 	bic.w	r2, r2, #8
 80038f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038f6:	223f      	movs	r2, #63	; 0x3f
 80038f8:	409a      	lsls	r2, r3
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003912:	2b00      	cmp	r3, #0
 8003914:	d07d      	beq.n	8003a12 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	4798      	blx	r3
        }
        return;
 800391e:	e078      	b.n	8003a12 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d01c      	beq.n	8003968 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d108      	bne.n	800394e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003940:	2b00      	cmp	r3, #0
 8003942:	d030      	beq.n	80039a6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	4798      	blx	r3
 800394c:	e02b      	b.n	80039a6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003952:	2b00      	cmp	r3, #0
 8003954:	d027      	beq.n	80039a6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	4798      	blx	r3
 800395e:	e022      	b.n	80039a6 <HAL_DMA_IRQHandler+0x29e>
 8003960:	20000000 	.word	0x20000000
 8003964:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10f      	bne.n	8003996 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0210 	bic.w	r2, r2, #16
 8003984:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d032      	beq.n	8003a14 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d022      	beq.n	8003a00 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2205      	movs	r2, #5
 80039be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f022 0201 	bic.w	r2, r2, #1
 80039d0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	3301      	adds	r3, #1
 80039d6:	60bb      	str	r3, [r7, #8]
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d307      	bcc.n	80039ee <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0301 	and.w	r3, r3, #1
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1f2      	bne.n	80039d2 <HAL_DMA_IRQHandler+0x2ca>
 80039ec:	e000      	b.n	80039f0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80039ee:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d005      	beq.n	8003a14 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	4798      	blx	r3
 8003a10:	e000      	b.n	8003a14 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003a12:	bf00      	nop
    }
  }
}
 8003a14:	3718      	adds	r7, #24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop

08003a1c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a2a:	b2db      	uxtb	r3, r3
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	370c      	adds	r7, #12
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4e:	4770      	bx	lr

08003a50 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
 8003a5c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003a6c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b40      	cmp	r3, #64	; 0x40
 8003a7c:	d108      	bne.n	8003a90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	68ba      	ldr	r2, [r7, #8]
 8003a8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003a8e:	e007      	b.n	8003aa0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	68ba      	ldr	r2, [r7, #8]
 8003a96:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	60da      	str	r2, [r3, #12]
}
 8003aa0:	bf00      	nop
 8003aa2:	3714      	adds	r7, #20
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	3b10      	subs	r3, #16
 8003abc:	4a14      	ldr	r2, [pc, #80]	; (8003b10 <DMA_CalcBaseAndBitshift+0x64>)
 8003abe:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac2:	091b      	lsrs	r3, r3, #4
 8003ac4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003ac6:	4a13      	ldr	r2, [pc, #76]	; (8003b14 <DMA_CalcBaseAndBitshift+0x68>)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	4413      	add	r3, r2
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2b03      	cmp	r3, #3
 8003ad8:	d909      	bls.n	8003aee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ae2:	f023 0303 	bic.w	r3, r3, #3
 8003ae6:	1d1a      	adds	r2, r3, #4
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	659a      	str	r2, [r3, #88]	; 0x58
 8003aec:	e007      	b.n	8003afe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003af6:	f023 0303 	bic.w	r3, r3, #3
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3714      	adds	r7, #20
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	aaaaaaab 	.word	0xaaaaaaab
 8003b14:	0801ddec 	.word	0x0801ddec

08003b18 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b20:	2300      	movs	r3, #0
 8003b22:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b28:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d11f      	bne.n	8003b72 <DMA_CheckFifoParam+0x5a>
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	d856      	bhi.n	8003be6 <DMA_CheckFifoParam+0xce>
 8003b38:	a201      	add	r2, pc, #4	; (adr r2, 8003b40 <DMA_CheckFifoParam+0x28>)
 8003b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b3e:	bf00      	nop
 8003b40:	08003b51 	.word	0x08003b51
 8003b44:	08003b63 	.word	0x08003b63
 8003b48:	08003b51 	.word	0x08003b51
 8003b4c:	08003be7 	.word	0x08003be7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d046      	beq.n	8003bea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b60:	e043      	b.n	8003bea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b66:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b6a:	d140      	bne.n	8003bee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b70:	e03d      	b.n	8003bee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b7a:	d121      	bne.n	8003bc0 <DMA_CheckFifoParam+0xa8>
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	d837      	bhi.n	8003bf2 <DMA_CheckFifoParam+0xda>
 8003b82:	a201      	add	r2, pc, #4	; (adr r2, 8003b88 <DMA_CheckFifoParam+0x70>)
 8003b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b88:	08003b99 	.word	0x08003b99
 8003b8c:	08003b9f 	.word	0x08003b9f
 8003b90:	08003b99 	.word	0x08003b99
 8003b94:	08003bb1 	.word	0x08003bb1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003b9c:	e030      	b.n	8003c00 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d025      	beq.n	8003bf6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bae:	e022      	b.n	8003bf6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003bb8:	d11f      	bne.n	8003bfa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003bbe:	e01c      	b.n	8003bfa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d903      	bls.n	8003bce <DMA_CheckFifoParam+0xb6>
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	2b03      	cmp	r3, #3
 8003bca:	d003      	beq.n	8003bd4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003bcc:	e018      	b.n	8003c00 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	73fb      	strb	r3, [r7, #15]
      break;
 8003bd2:	e015      	b.n	8003c00 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d00e      	beq.n	8003bfe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	73fb      	strb	r3, [r7, #15]
      break;
 8003be4:	e00b      	b.n	8003bfe <DMA_CheckFifoParam+0xe6>
      break;
 8003be6:	bf00      	nop
 8003be8:	e00a      	b.n	8003c00 <DMA_CheckFifoParam+0xe8>
      break;
 8003bea:	bf00      	nop
 8003bec:	e008      	b.n	8003c00 <DMA_CheckFifoParam+0xe8>
      break;
 8003bee:	bf00      	nop
 8003bf0:	e006      	b.n	8003c00 <DMA_CheckFifoParam+0xe8>
      break;
 8003bf2:	bf00      	nop
 8003bf4:	e004      	b.n	8003c00 <DMA_CheckFifoParam+0xe8>
      break;
 8003bf6:	bf00      	nop
 8003bf8:	e002      	b.n	8003c00 <DMA_CheckFifoParam+0xe8>
      break;   
 8003bfa:	bf00      	nop
 8003bfc:	e000      	b.n	8003c00 <DMA_CheckFifoParam+0xe8>
      break;
 8003bfe:	bf00      	nop
    }
  } 
  
  return status; 
 8003c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3714      	adds	r7, #20
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop

08003c10 <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
 8003c1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	2b80      	cmp	r3, #128	; 0x80
 8003c28:	d106      	bne.n	8003c38 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c30:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	75fb      	strb	r3, [r7, #23]
 8003c36:	e031      	b.n	8003c9c <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d101      	bne.n	8003c46 <HAL_DMAEx_MultiBufferStart+0x36>
 8003c42:	2302      	movs	r3, #2
 8003c44:	e02b      	b.n	8003c9e <HAL_DMAEx_MultiBufferStart+0x8e>
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d11e      	bne.n	8003c98 <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2202      	movs	r2, #2
 8003c5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003c70:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c7a:	6a3b      	ldr	r3, [r7, #32]
 8003c7c:	687a      	ldr	r2, [r7, #4]
 8003c7e:	68b9      	ldr	r1, [r7, #8]
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 f810 	bl	8003ca6 <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f042 0201 	orr.w	r2, r2, #1
 8003c94:	601a      	str	r2, [r3, #0]
 8003c96:	e001      	b.n	8003c9c <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 8003c98:	2302      	movs	r3, #2
 8003c9a:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8003c9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3718      	adds	r7, #24
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8003ca6:	b480      	push	{r7}
 8003ca8:	b085      	sub	sp, #20
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	60f8      	str	r0, [r7, #12]
 8003cae:	60b9      	str	r1, [r7, #8]
 8003cb0:	607a      	str	r2, [r7, #4]
 8003cb2:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	683a      	ldr	r2, [r7, #0]
 8003cba:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	2b40      	cmp	r3, #64	; 0x40
 8003cc2:	d108      	bne.n	8003cd6 <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	68ba      	ldr	r2, [r7, #8]
 8003cd2:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003cd4:	e007      	b.n	8003ce6 <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	68ba      	ldr	r2, [r7, #8]
 8003cdc:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	60da      	str	r2, [r3, #12]
}
 8003ce6:	bf00      	nop
 8003ce8:	3714      	adds	r7, #20
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
	...

08003cf4 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003d06:	4b23      	ldr	r3, [pc, #140]	; (8003d94 <HAL_FLASH_Program+0xa0>)
 8003d08:	7e1b      	ldrb	r3, [r3, #24]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d101      	bne.n	8003d12 <HAL_FLASH_Program+0x1e>
 8003d0e:	2302      	movs	r3, #2
 8003d10:	e03b      	b.n	8003d8a <HAL_FLASH_Program+0x96>
 8003d12:	4b20      	ldr	r3, [pc, #128]	; (8003d94 <HAL_FLASH_Program+0xa0>)
 8003d14:	2201      	movs	r2, #1
 8003d16:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003d18:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003d1c:	f000 f870 	bl	8003e00 <FLASH_WaitForLastOperation>
 8003d20:	4603      	mov	r3, r0
 8003d22:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003d24:	7dfb      	ldrb	r3, [r7, #23]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d12b      	bne.n	8003d82 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d105      	bne.n	8003d3c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003d30:	783b      	ldrb	r3, [r7, #0]
 8003d32:	4619      	mov	r1, r3
 8003d34:	68b8      	ldr	r0, [r7, #8]
 8003d36:	f000 f91b 	bl	8003f70 <FLASH_Program_Byte>
 8003d3a:	e016      	b.n	8003d6a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d105      	bne.n	8003d4e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003d42:	883b      	ldrh	r3, [r7, #0]
 8003d44:	4619      	mov	r1, r3
 8003d46:	68b8      	ldr	r0, [r7, #8]
 8003d48:	f000 f8ee 	bl	8003f28 <FLASH_Program_HalfWord>
 8003d4c:	e00d      	b.n	8003d6a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d105      	bne.n	8003d60 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	4619      	mov	r1, r3
 8003d58:	68b8      	ldr	r0, [r7, #8]
 8003d5a:	f000 f8c3 	bl	8003ee4 <FLASH_Program_Word>
 8003d5e:	e004      	b.n	8003d6a <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003d60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d64:	68b8      	ldr	r0, [r7, #8]
 8003d66:	f000 f88b 	bl	8003e80 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003d6a:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003d6e:	f000 f847 	bl	8003e00 <FLASH_WaitForLastOperation>
 8003d72:	4603      	mov	r3, r0
 8003d74:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003d76:	4b08      	ldr	r3, [pc, #32]	; (8003d98 <HAL_FLASH_Program+0xa4>)
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	4a07      	ldr	r2, [pc, #28]	; (8003d98 <HAL_FLASH_Program+0xa4>)
 8003d7c:	f023 0301 	bic.w	r3, r3, #1
 8003d80:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003d82:	4b04      	ldr	r3, [pc, #16]	; (8003d94 <HAL_FLASH_Program+0xa0>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003d88:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3718      	adds	r7, #24
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	20008e30 	.word	0x20008e30
 8003d98:	40023c00 	.word	0x40023c00

08003d9c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003da6:	4b0b      	ldr	r3, [pc, #44]	; (8003dd4 <HAL_FLASH_Unlock+0x38>)
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	da0b      	bge.n	8003dc6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003dae:	4b09      	ldr	r3, [pc, #36]	; (8003dd4 <HAL_FLASH_Unlock+0x38>)
 8003db0:	4a09      	ldr	r2, [pc, #36]	; (8003dd8 <HAL_FLASH_Unlock+0x3c>)
 8003db2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003db4:	4b07      	ldr	r3, [pc, #28]	; (8003dd4 <HAL_FLASH_Unlock+0x38>)
 8003db6:	4a09      	ldr	r2, [pc, #36]	; (8003ddc <HAL_FLASH_Unlock+0x40>)
 8003db8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003dba:	4b06      	ldr	r3, [pc, #24]	; (8003dd4 <HAL_FLASH_Unlock+0x38>)
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	da01      	bge.n	8003dc6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003dc6:	79fb      	ldrb	r3, [r7, #7]
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	370c      	adds	r7, #12
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr
 8003dd4:	40023c00 	.word	0x40023c00
 8003dd8:	45670123 	.word	0x45670123
 8003ddc:	cdef89ab 	.word	0xcdef89ab

08003de0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003de4:	4b05      	ldr	r3, [pc, #20]	; (8003dfc <HAL_FLASH_Lock+0x1c>)
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	4a04      	ldr	r2, [pc, #16]	; (8003dfc <HAL_FLASH_Lock+0x1c>)
 8003dea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003dee:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr
 8003dfc:	40023c00 	.word	0x40023c00

08003e00 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b084      	sub	sp, #16
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003e0c:	4b1a      	ldr	r3, [pc, #104]	; (8003e78 <FLASH_WaitForLastOperation+0x78>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003e12:	f7fe fd93 	bl	800293c <HAL_GetTick>
 8003e16:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003e18:	e010      	b.n	8003e3c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e20:	d00c      	beq.n	8003e3c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d007      	beq.n	8003e38 <FLASH_WaitForLastOperation+0x38>
 8003e28:	f7fe fd88 	bl	800293c <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d201      	bcs.n	8003e3c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e019      	b.n	8003e70 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003e3c:	4b0f      	ldr	r3, [pc, #60]	; (8003e7c <FLASH_WaitForLastOperation+0x7c>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1e8      	bne.n	8003e1a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003e48:	4b0c      	ldr	r3, [pc, #48]	; (8003e7c <FLASH_WaitForLastOperation+0x7c>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f003 0301 	and.w	r3, r3, #1
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d002      	beq.n	8003e5a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003e54:	4b09      	ldr	r3, [pc, #36]	; (8003e7c <FLASH_WaitForLastOperation+0x7c>)
 8003e56:	2201      	movs	r2, #1
 8003e58:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003e5a:	4b08      	ldr	r3, [pc, #32]	; (8003e7c <FLASH_WaitForLastOperation+0x7c>)
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d003      	beq.n	8003e6e <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003e66:	f000 f8a5 	bl	8003fb4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
  
}  
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	20008e30 	.word	0x20008e30
 8003e7c:	40023c00 	.word	0x40023c00

08003e80 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b085      	sub	sp, #20
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003e8c:	4b14      	ldr	r3, [pc, #80]	; (8003ee0 <FLASH_Program_DoubleWord+0x60>)
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	4a13      	ldr	r2, [pc, #76]	; (8003ee0 <FLASH_Program_DoubleWord+0x60>)
 8003e92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e96:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003e98:	4b11      	ldr	r3, [pc, #68]	; (8003ee0 <FLASH_Program_DoubleWord+0x60>)
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	4a10      	ldr	r2, [pc, #64]	; (8003ee0 <FLASH_Program_DoubleWord+0x60>)
 8003e9e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003ea2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003ea4:	4b0e      	ldr	r3, [pc, #56]	; (8003ee0 <FLASH_Program_DoubleWord+0x60>)
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	4a0d      	ldr	r2, [pc, #52]	; (8003ee0 <FLASH_Program_DoubleWord+0x60>)
 8003eaa:	f043 0301 	orr.w	r3, r3, #1
 8003eae:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	683a      	ldr	r2, [r7, #0]
 8003eb4:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003eb6:	f3bf 8f6f 	isb	sy
}
 8003eba:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003ebc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ec0:	f04f 0200 	mov.w	r2, #0
 8003ec4:	f04f 0300 	mov.w	r3, #0
 8003ec8:	000a      	movs	r2, r1
 8003eca:	2300      	movs	r3, #0
 8003ecc:	68f9      	ldr	r1, [r7, #12]
 8003ece:	3104      	adds	r1, #4
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	600b      	str	r3, [r1, #0]
}
 8003ed4:	bf00      	nop
 8003ed6:	3714      	adds	r7, #20
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	40023c00 	.word	0x40023c00

08003ee4 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003eee:	4b0d      	ldr	r3, [pc, #52]	; (8003f24 <FLASH_Program_Word+0x40>)
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	4a0c      	ldr	r2, [pc, #48]	; (8003f24 <FLASH_Program_Word+0x40>)
 8003ef4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ef8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003efa:	4b0a      	ldr	r3, [pc, #40]	; (8003f24 <FLASH_Program_Word+0x40>)
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	4a09      	ldr	r2, [pc, #36]	; (8003f24 <FLASH_Program_Word+0x40>)
 8003f00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f04:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003f06:	4b07      	ldr	r3, [pc, #28]	; (8003f24 <FLASH_Program_Word+0x40>)
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	4a06      	ldr	r2, [pc, #24]	; (8003f24 <FLASH_Program_Word+0x40>)
 8003f0c:	f043 0301 	orr.w	r3, r3, #1
 8003f10:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	683a      	ldr	r2, [r7, #0]
 8003f16:	601a      	str	r2, [r3, #0]
}
 8003f18:	bf00      	nop
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr
 8003f24:	40023c00 	.word	0x40023c00

08003f28 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	460b      	mov	r3, r1
 8003f32:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f34:	4b0d      	ldr	r3, [pc, #52]	; (8003f6c <FLASH_Program_HalfWord+0x44>)
 8003f36:	691b      	ldr	r3, [r3, #16]
 8003f38:	4a0c      	ldr	r2, [pc, #48]	; (8003f6c <FLASH_Program_HalfWord+0x44>)
 8003f3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003f40:	4b0a      	ldr	r3, [pc, #40]	; (8003f6c <FLASH_Program_HalfWord+0x44>)
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	4a09      	ldr	r2, [pc, #36]	; (8003f6c <FLASH_Program_HalfWord+0x44>)
 8003f46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f4a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003f4c:	4b07      	ldr	r3, [pc, #28]	; (8003f6c <FLASH_Program_HalfWord+0x44>)
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	4a06      	ldr	r2, [pc, #24]	; (8003f6c <FLASH_Program_HalfWord+0x44>)
 8003f52:	f043 0301 	orr.w	r3, r3, #1
 8003f56:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	887a      	ldrh	r2, [r7, #2]
 8003f5c:	801a      	strh	r2, [r3, #0]
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	40023c00 	.word	0x40023c00

08003f70 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	460b      	mov	r3, r1
 8003f7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f7c:	4b0c      	ldr	r3, [pc, #48]	; (8003fb0 <FLASH_Program_Byte+0x40>)
 8003f7e:	691b      	ldr	r3, [r3, #16]
 8003f80:	4a0b      	ldr	r2, [pc, #44]	; (8003fb0 <FLASH_Program_Byte+0x40>)
 8003f82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f86:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003f88:	4b09      	ldr	r3, [pc, #36]	; (8003fb0 <FLASH_Program_Byte+0x40>)
 8003f8a:	4a09      	ldr	r2, [pc, #36]	; (8003fb0 <FLASH_Program_Byte+0x40>)
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003f90:	4b07      	ldr	r3, [pc, #28]	; (8003fb0 <FLASH_Program_Byte+0x40>)
 8003f92:	691b      	ldr	r3, [r3, #16]
 8003f94:	4a06      	ldr	r2, [pc, #24]	; (8003fb0 <FLASH_Program_Byte+0x40>)
 8003f96:	f043 0301 	orr.w	r3, r3, #1
 8003f9a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	78fa      	ldrb	r2, [r7, #3]
 8003fa0:	701a      	strb	r2, [r3, #0]
}
 8003fa2:	bf00      	nop
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	40023c00 	.word	0x40023c00

08003fb4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003fb4:	b480      	push	{r7}
 8003fb6:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003fb8:	4b27      	ldr	r3, [pc, #156]	; (8004058 <FLASH_SetErrorCode+0xa4>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	f003 0310 	and.w	r3, r3, #16
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d008      	beq.n	8003fd6 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003fc4:	4b25      	ldr	r3, [pc, #148]	; (800405c <FLASH_SetErrorCode+0xa8>)
 8003fc6:	69db      	ldr	r3, [r3, #28]
 8003fc8:	f043 0310 	orr.w	r3, r3, #16
 8003fcc:	4a23      	ldr	r2, [pc, #140]	; (800405c <FLASH_SetErrorCode+0xa8>)
 8003fce:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003fd0:	4b21      	ldr	r3, [pc, #132]	; (8004058 <FLASH_SetErrorCode+0xa4>)
 8003fd2:	2210      	movs	r2, #16
 8003fd4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003fd6:	4b20      	ldr	r3, [pc, #128]	; (8004058 <FLASH_SetErrorCode+0xa4>)
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	f003 0320 	and.w	r3, r3, #32
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d008      	beq.n	8003ff4 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003fe2:	4b1e      	ldr	r3, [pc, #120]	; (800405c <FLASH_SetErrorCode+0xa8>)
 8003fe4:	69db      	ldr	r3, [r3, #28]
 8003fe6:	f043 0308 	orr.w	r3, r3, #8
 8003fea:	4a1c      	ldr	r2, [pc, #112]	; (800405c <FLASH_SetErrorCode+0xa8>)
 8003fec:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8003fee:	4b1a      	ldr	r3, [pc, #104]	; (8004058 <FLASH_SetErrorCode+0xa4>)
 8003ff0:	2220      	movs	r2, #32
 8003ff2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003ff4:	4b18      	ldr	r3, [pc, #96]	; (8004058 <FLASH_SetErrorCode+0xa4>)
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d008      	beq.n	8004012 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004000:	4b16      	ldr	r3, [pc, #88]	; (800405c <FLASH_SetErrorCode+0xa8>)
 8004002:	69db      	ldr	r3, [r3, #28]
 8004004:	f043 0304 	orr.w	r3, r3, #4
 8004008:	4a14      	ldr	r2, [pc, #80]	; (800405c <FLASH_SetErrorCode+0xa8>)
 800400a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800400c:	4b12      	ldr	r3, [pc, #72]	; (8004058 <FLASH_SetErrorCode+0xa4>)
 800400e:	2240      	movs	r2, #64	; 0x40
 8004010:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004012:	4b11      	ldr	r3, [pc, #68]	; (8004058 <FLASH_SetErrorCode+0xa4>)
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800401a:	2b00      	cmp	r3, #0
 800401c:	d008      	beq.n	8004030 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800401e:	4b0f      	ldr	r3, [pc, #60]	; (800405c <FLASH_SetErrorCode+0xa8>)
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	f043 0302 	orr.w	r3, r3, #2
 8004026:	4a0d      	ldr	r2, [pc, #52]	; (800405c <FLASH_SetErrorCode+0xa8>)
 8004028:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800402a:	4b0b      	ldr	r3, [pc, #44]	; (8004058 <FLASH_SetErrorCode+0xa4>)
 800402c:	2280      	movs	r2, #128	; 0x80
 800402e:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004030:	4b09      	ldr	r3, [pc, #36]	; (8004058 <FLASH_SetErrorCode+0xa4>)
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d008      	beq.n	800404e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800403c:	4b07      	ldr	r3, [pc, #28]	; (800405c <FLASH_SetErrorCode+0xa8>)
 800403e:	69db      	ldr	r3, [r3, #28]
 8004040:	f043 0320 	orr.w	r3, r3, #32
 8004044:	4a05      	ldr	r2, [pc, #20]	; (800405c <FLASH_SetErrorCode+0xa8>)
 8004046:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004048:	4b03      	ldr	r3, [pc, #12]	; (8004058 <FLASH_SetErrorCode+0xa4>)
 800404a:	2202      	movs	r2, #2
 800404c:	60da      	str	r2, [r3, #12]
  }
}
 800404e:	bf00      	nop
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr
 8004058:	40023c00 	.word	0x40023c00
 800405c:	20008e30 	.word	0x20008e30

08004060 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	460b      	mov	r3, r1
 800406a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800406c:	2300      	movs	r3, #0
 800406e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004070:	78fb      	ldrb	r3, [r7, #3]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d102      	bne.n	800407c <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004076:	2300      	movs	r3, #0
 8004078:	60fb      	str	r3, [r7, #12]
 800407a:	e010      	b.n	800409e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800407c:	78fb      	ldrb	r3, [r7, #3]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d103      	bne.n	800408a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004082:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004086:	60fb      	str	r3, [r7, #12]
 8004088:	e009      	b.n	800409e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800408a:	78fb      	ldrb	r3, [r7, #3]
 800408c:	2b02      	cmp	r3, #2
 800408e:	d103      	bne.n	8004098 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004090:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004094:	60fb      	str	r3, [r7, #12]
 8004096:	e002      	b.n	800409e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004098:	f44f 7340 	mov.w	r3, #768	; 0x300
 800409c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800409e:	4b13      	ldr	r3, [pc, #76]	; (80040ec <FLASH_Erase_Sector+0x8c>)
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	4a12      	ldr	r2, [pc, #72]	; (80040ec <FLASH_Erase_Sector+0x8c>)
 80040a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040a8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80040aa:	4b10      	ldr	r3, [pc, #64]	; (80040ec <FLASH_Erase_Sector+0x8c>)
 80040ac:	691a      	ldr	r2, [r3, #16]
 80040ae:	490f      	ldr	r1, [pc, #60]	; (80040ec <FLASH_Erase_Sector+0x8c>)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80040b6:	4b0d      	ldr	r3, [pc, #52]	; (80040ec <FLASH_Erase_Sector+0x8c>)
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	4a0c      	ldr	r2, [pc, #48]	; (80040ec <FLASH_Erase_Sector+0x8c>)
 80040bc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80040c0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80040c2:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <FLASH_Erase_Sector+0x8c>)
 80040c4:	691a      	ldr	r2, [r3, #16]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	4313      	orrs	r3, r2
 80040cc:	4a07      	ldr	r2, [pc, #28]	; (80040ec <FLASH_Erase_Sector+0x8c>)
 80040ce:	f043 0302 	orr.w	r3, r3, #2
 80040d2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80040d4:	4b05      	ldr	r3, [pc, #20]	; (80040ec <FLASH_Erase_Sector+0x8c>)
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	4a04      	ldr	r2, [pc, #16]	; (80040ec <FLASH_Erase_Sector+0x8c>)
 80040da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040de:	6113      	str	r3, [r2, #16]
}
 80040e0:	bf00      	nop
 80040e2:	3714      	adds	r7, #20
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr
 80040ec:	40023c00 	.word	0x40023c00

080040f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b089      	sub	sp, #36	; 0x24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040fa:	2300      	movs	r3, #0
 80040fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80040fe:	2300      	movs	r3, #0
 8004100:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004102:	2300      	movs	r3, #0
 8004104:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004106:	2300      	movs	r3, #0
 8004108:	61fb      	str	r3, [r7, #28]
 800410a:	e16b      	b.n	80043e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800410c:	2201      	movs	r2, #1
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	fa02 f303 	lsl.w	r3, r2, r3
 8004114:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	4013      	ands	r3, r2
 800411e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	429a      	cmp	r2, r3
 8004126:	f040 815a 	bne.w	80043de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f003 0303 	and.w	r3, r3, #3
 8004132:	2b01      	cmp	r3, #1
 8004134:	d005      	beq.n	8004142 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800413e:	2b02      	cmp	r3, #2
 8004140:	d130      	bne.n	80041a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	005b      	lsls	r3, r3, #1
 800414c:	2203      	movs	r2, #3
 800414e:	fa02 f303 	lsl.w	r3, r2, r3
 8004152:	43db      	mvns	r3, r3
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	4013      	ands	r3, r2
 8004158:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	68da      	ldr	r2, [r3, #12]
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	69ba      	ldr	r2, [r7, #24]
 8004168:	4313      	orrs	r3, r2
 800416a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	69ba      	ldr	r2, [r7, #24]
 8004170:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004178:	2201      	movs	r2, #1
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	fa02 f303 	lsl.w	r3, r2, r3
 8004180:	43db      	mvns	r3, r3
 8004182:	69ba      	ldr	r2, [r7, #24]
 8004184:	4013      	ands	r3, r2
 8004186:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	091b      	lsrs	r3, r3, #4
 800418e:	f003 0201 	and.w	r2, r3, #1
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	fa02 f303 	lsl.w	r3, r2, r3
 8004198:	69ba      	ldr	r2, [r7, #24]
 800419a:	4313      	orrs	r3, r2
 800419c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f003 0303 	and.w	r3, r3, #3
 80041ac:	2b03      	cmp	r3, #3
 80041ae:	d017      	beq.n	80041e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	68db      	ldr	r3, [r3, #12]
 80041b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	005b      	lsls	r3, r3, #1
 80041ba:	2203      	movs	r2, #3
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	43db      	mvns	r3, r3
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	4013      	ands	r3, r2
 80041c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	689a      	ldr	r2, [r3, #8]
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	005b      	lsls	r3, r3, #1
 80041d0:	fa02 f303 	lsl.w	r3, r2, r3
 80041d4:	69ba      	ldr	r2, [r7, #24]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	69ba      	ldr	r2, [r7, #24]
 80041de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f003 0303 	and.w	r3, r3, #3
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	d123      	bne.n	8004234 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	08da      	lsrs	r2, r3, #3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	3208      	adds	r2, #8
 80041f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	f003 0307 	and.w	r3, r3, #7
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	220f      	movs	r2, #15
 8004204:	fa02 f303 	lsl.w	r3, r2, r3
 8004208:	43db      	mvns	r3, r3
 800420a:	69ba      	ldr	r2, [r7, #24]
 800420c:	4013      	ands	r3, r2
 800420e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	691a      	ldr	r2, [r3, #16]
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	f003 0307 	and.w	r3, r3, #7
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	fa02 f303 	lsl.w	r3, r2, r3
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	4313      	orrs	r3, r2
 8004224:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	08da      	lsrs	r2, r3, #3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	3208      	adds	r2, #8
 800422e:	69b9      	ldr	r1, [r7, #24]
 8004230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	2203      	movs	r2, #3
 8004240:	fa02 f303 	lsl.w	r3, r2, r3
 8004244:	43db      	mvns	r3, r3
 8004246:	69ba      	ldr	r2, [r7, #24]
 8004248:	4013      	ands	r3, r2
 800424a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f003 0203 	and.w	r2, r3, #3
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	005b      	lsls	r3, r3, #1
 8004258:	fa02 f303 	lsl.w	r3, r2, r3
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	4313      	orrs	r3, r2
 8004260:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	69ba      	ldr	r2, [r7, #24]
 8004266:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004270:	2b00      	cmp	r3, #0
 8004272:	f000 80b4 	beq.w	80043de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004276:	2300      	movs	r3, #0
 8004278:	60fb      	str	r3, [r7, #12]
 800427a:	4b60      	ldr	r3, [pc, #384]	; (80043fc <HAL_GPIO_Init+0x30c>)
 800427c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427e:	4a5f      	ldr	r2, [pc, #380]	; (80043fc <HAL_GPIO_Init+0x30c>)
 8004280:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004284:	6453      	str	r3, [r2, #68]	; 0x44
 8004286:	4b5d      	ldr	r3, [pc, #372]	; (80043fc <HAL_GPIO_Init+0x30c>)
 8004288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800428a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004292:	4a5b      	ldr	r2, [pc, #364]	; (8004400 <HAL_GPIO_Init+0x310>)
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	089b      	lsrs	r3, r3, #2
 8004298:	3302      	adds	r3, #2
 800429a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800429e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	f003 0303 	and.w	r3, r3, #3
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	220f      	movs	r2, #15
 80042aa:	fa02 f303 	lsl.w	r3, r2, r3
 80042ae:	43db      	mvns	r3, r3
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	4013      	ands	r3, r2
 80042b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a52      	ldr	r2, [pc, #328]	; (8004404 <HAL_GPIO_Init+0x314>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d02b      	beq.n	8004316 <HAL_GPIO_Init+0x226>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a51      	ldr	r2, [pc, #324]	; (8004408 <HAL_GPIO_Init+0x318>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d025      	beq.n	8004312 <HAL_GPIO_Init+0x222>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a50      	ldr	r2, [pc, #320]	; (800440c <HAL_GPIO_Init+0x31c>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d01f      	beq.n	800430e <HAL_GPIO_Init+0x21e>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a4f      	ldr	r2, [pc, #316]	; (8004410 <HAL_GPIO_Init+0x320>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d019      	beq.n	800430a <HAL_GPIO_Init+0x21a>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a4e      	ldr	r2, [pc, #312]	; (8004414 <HAL_GPIO_Init+0x324>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d013      	beq.n	8004306 <HAL_GPIO_Init+0x216>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a4d      	ldr	r2, [pc, #308]	; (8004418 <HAL_GPIO_Init+0x328>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d00d      	beq.n	8004302 <HAL_GPIO_Init+0x212>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a4c      	ldr	r2, [pc, #304]	; (800441c <HAL_GPIO_Init+0x32c>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d007      	beq.n	80042fe <HAL_GPIO_Init+0x20e>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a4b      	ldr	r2, [pc, #300]	; (8004420 <HAL_GPIO_Init+0x330>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d101      	bne.n	80042fa <HAL_GPIO_Init+0x20a>
 80042f6:	2307      	movs	r3, #7
 80042f8:	e00e      	b.n	8004318 <HAL_GPIO_Init+0x228>
 80042fa:	2308      	movs	r3, #8
 80042fc:	e00c      	b.n	8004318 <HAL_GPIO_Init+0x228>
 80042fe:	2306      	movs	r3, #6
 8004300:	e00a      	b.n	8004318 <HAL_GPIO_Init+0x228>
 8004302:	2305      	movs	r3, #5
 8004304:	e008      	b.n	8004318 <HAL_GPIO_Init+0x228>
 8004306:	2304      	movs	r3, #4
 8004308:	e006      	b.n	8004318 <HAL_GPIO_Init+0x228>
 800430a:	2303      	movs	r3, #3
 800430c:	e004      	b.n	8004318 <HAL_GPIO_Init+0x228>
 800430e:	2302      	movs	r3, #2
 8004310:	e002      	b.n	8004318 <HAL_GPIO_Init+0x228>
 8004312:	2301      	movs	r3, #1
 8004314:	e000      	b.n	8004318 <HAL_GPIO_Init+0x228>
 8004316:	2300      	movs	r3, #0
 8004318:	69fa      	ldr	r2, [r7, #28]
 800431a:	f002 0203 	and.w	r2, r2, #3
 800431e:	0092      	lsls	r2, r2, #2
 8004320:	4093      	lsls	r3, r2
 8004322:	69ba      	ldr	r2, [r7, #24]
 8004324:	4313      	orrs	r3, r2
 8004326:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004328:	4935      	ldr	r1, [pc, #212]	; (8004400 <HAL_GPIO_Init+0x310>)
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	089b      	lsrs	r3, r3, #2
 800432e:	3302      	adds	r3, #2
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004336:	4b3b      	ldr	r3, [pc, #236]	; (8004424 <HAL_GPIO_Init+0x334>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	43db      	mvns	r3, r3
 8004340:	69ba      	ldr	r2, [r7, #24]
 8004342:	4013      	ands	r3, r2
 8004344:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d003      	beq.n	800435a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004352:	69ba      	ldr	r2, [r7, #24]
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	4313      	orrs	r3, r2
 8004358:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800435a:	4a32      	ldr	r2, [pc, #200]	; (8004424 <HAL_GPIO_Init+0x334>)
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004360:	4b30      	ldr	r3, [pc, #192]	; (8004424 <HAL_GPIO_Init+0x334>)
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	43db      	mvns	r3, r3
 800436a:	69ba      	ldr	r2, [r7, #24]
 800436c:	4013      	ands	r3, r2
 800436e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004378:	2b00      	cmp	r3, #0
 800437a:	d003      	beq.n	8004384 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	4313      	orrs	r3, r2
 8004382:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004384:	4a27      	ldr	r2, [pc, #156]	; (8004424 <HAL_GPIO_Init+0x334>)
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800438a:	4b26      	ldr	r3, [pc, #152]	; (8004424 <HAL_GPIO_Init+0x334>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	43db      	mvns	r3, r3
 8004394:	69ba      	ldr	r2, [r7, #24]
 8004396:	4013      	ands	r3, r2
 8004398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d003      	beq.n	80043ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043ae:	4a1d      	ldr	r2, [pc, #116]	; (8004424 <HAL_GPIO_Init+0x334>)
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043b4:	4b1b      	ldr	r3, [pc, #108]	; (8004424 <HAL_GPIO_Init+0x334>)
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	43db      	mvns	r3, r3
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	4013      	ands	r3, r2
 80043c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d003      	beq.n	80043d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043d8:	4a12      	ldr	r2, [pc, #72]	; (8004424 <HAL_GPIO_Init+0x334>)
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	3301      	adds	r3, #1
 80043e2:	61fb      	str	r3, [r7, #28]
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	2b0f      	cmp	r3, #15
 80043e8:	f67f ae90 	bls.w	800410c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043ec:	bf00      	nop
 80043ee:	bf00      	nop
 80043f0:	3724      	adds	r7, #36	; 0x24
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	40023800 	.word	0x40023800
 8004400:	40013800 	.word	0x40013800
 8004404:	40020000 	.word	0x40020000
 8004408:	40020400 	.word	0x40020400
 800440c:	40020800 	.word	0x40020800
 8004410:	40020c00 	.word	0x40020c00
 8004414:	40021000 	.word	0x40021000
 8004418:	40021400 	.word	0x40021400
 800441c:	40021800 	.word	0x40021800
 8004420:	40021c00 	.word	0x40021c00
 8004424:	40013c00 	.word	0x40013c00

08004428 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004428:	b480      	push	{r7}
 800442a:	b087      	sub	sp, #28
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004432:	2300      	movs	r3, #0
 8004434:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004436:	2300      	movs	r3, #0
 8004438:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800443a:	2300      	movs	r3, #0
 800443c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800443e:	2300      	movs	r3, #0
 8004440:	617b      	str	r3, [r7, #20]
 8004442:	e0cd      	b.n	80045e0 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004444:	2201      	movs	r2, #1
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	fa02 f303 	lsl.w	r3, r2, r3
 800444c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800444e:	683a      	ldr	r2, [r7, #0]
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	4013      	ands	r3, r2
 8004454:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	429a      	cmp	r2, r3
 800445c:	f040 80bd 	bne.w	80045da <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004460:	4a65      	ldr	r2, [pc, #404]	; (80045f8 <HAL_GPIO_DeInit+0x1d0>)
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	089b      	lsrs	r3, r3, #2
 8004466:	3302      	adds	r3, #2
 8004468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800446c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	f003 0303 	and.w	r3, r3, #3
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	220f      	movs	r2, #15
 8004478:	fa02 f303 	lsl.w	r3, r2, r3
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	4013      	ands	r3, r2
 8004480:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a5d      	ldr	r2, [pc, #372]	; (80045fc <HAL_GPIO_DeInit+0x1d4>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d02b      	beq.n	80044e2 <HAL_GPIO_DeInit+0xba>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a5c      	ldr	r2, [pc, #368]	; (8004600 <HAL_GPIO_DeInit+0x1d8>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d025      	beq.n	80044de <HAL_GPIO_DeInit+0xb6>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a5b      	ldr	r2, [pc, #364]	; (8004604 <HAL_GPIO_DeInit+0x1dc>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d01f      	beq.n	80044da <HAL_GPIO_DeInit+0xb2>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a5a      	ldr	r2, [pc, #360]	; (8004608 <HAL_GPIO_DeInit+0x1e0>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d019      	beq.n	80044d6 <HAL_GPIO_DeInit+0xae>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a59      	ldr	r2, [pc, #356]	; (800460c <HAL_GPIO_DeInit+0x1e4>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d013      	beq.n	80044d2 <HAL_GPIO_DeInit+0xaa>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a58      	ldr	r2, [pc, #352]	; (8004610 <HAL_GPIO_DeInit+0x1e8>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d00d      	beq.n	80044ce <HAL_GPIO_DeInit+0xa6>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a57      	ldr	r2, [pc, #348]	; (8004614 <HAL_GPIO_DeInit+0x1ec>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d007      	beq.n	80044ca <HAL_GPIO_DeInit+0xa2>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a56      	ldr	r2, [pc, #344]	; (8004618 <HAL_GPIO_DeInit+0x1f0>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d101      	bne.n	80044c6 <HAL_GPIO_DeInit+0x9e>
 80044c2:	2307      	movs	r3, #7
 80044c4:	e00e      	b.n	80044e4 <HAL_GPIO_DeInit+0xbc>
 80044c6:	2308      	movs	r3, #8
 80044c8:	e00c      	b.n	80044e4 <HAL_GPIO_DeInit+0xbc>
 80044ca:	2306      	movs	r3, #6
 80044cc:	e00a      	b.n	80044e4 <HAL_GPIO_DeInit+0xbc>
 80044ce:	2305      	movs	r3, #5
 80044d0:	e008      	b.n	80044e4 <HAL_GPIO_DeInit+0xbc>
 80044d2:	2304      	movs	r3, #4
 80044d4:	e006      	b.n	80044e4 <HAL_GPIO_DeInit+0xbc>
 80044d6:	2303      	movs	r3, #3
 80044d8:	e004      	b.n	80044e4 <HAL_GPIO_DeInit+0xbc>
 80044da:	2302      	movs	r3, #2
 80044dc:	e002      	b.n	80044e4 <HAL_GPIO_DeInit+0xbc>
 80044de:	2301      	movs	r3, #1
 80044e0:	e000      	b.n	80044e4 <HAL_GPIO_DeInit+0xbc>
 80044e2:	2300      	movs	r3, #0
 80044e4:	697a      	ldr	r2, [r7, #20]
 80044e6:	f002 0203 	and.w	r2, r2, #3
 80044ea:	0092      	lsls	r2, r2, #2
 80044ec:	4093      	lsls	r3, r2
 80044ee:	68ba      	ldr	r2, [r7, #8]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d132      	bne.n	800455a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80044f4:	4b49      	ldr	r3, [pc, #292]	; (800461c <HAL_GPIO_DeInit+0x1f4>)
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	43db      	mvns	r3, r3
 80044fc:	4947      	ldr	r1, [pc, #284]	; (800461c <HAL_GPIO_DeInit+0x1f4>)
 80044fe:	4013      	ands	r3, r2
 8004500:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004502:	4b46      	ldr	r3, [pc, #280]	; (800461c <HAL_GPIO_DeInit+0x1f4>)
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	43db      	mvns	r3, r3
 800450a:	4944      	ldr	r1, [pc, #272]	; (800461c <HAL_GPIO_DeInit+0x1f4>)
 800450c:	4013      	ands	r3, r2
 800450e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004510:	4b42      	ldr	r3, [pc, #264]	; (800461c <HAL_GPIO_DeInit+0x1f4>)
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	43db      	mvns	r3, r3
 8004518:	4940      	ldr	r1, [pc, #256]	; (800461c <HAL_GPIO_DeInit+0x1f4>)
 800451a:	4013      	ands	r3, r2
 800451c:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800451e:	4b3f      	ldr	r3, [pc, #252]	; (800461c <HAL_GPIO_DeInit+0x1f4>)
 8004520:	68da      	ldr	r2, [r3, #12]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	43db      	mvns	r3, r3
 8004526:	493d      	ldr	r1, [pc, #244]	; (800461c <HAL_GPIO_DeInit+0x1f4>)
 8004528:	4013      	ands	r3, r2
 800452a:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	f003 0303 	and.w	r3, r3, #3
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	220f      	movs	r2, #15
 8004536:	fa02 f303 	lsl.w	r3, r2, r3
 800453a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800453c:	4a2e      	ldr	r2, [pc, #184]	; (80045f8 <HAL_GPIO_DeInit+0x1d0>)
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	089b      	lsrs	r3, r3, #2
 8004542:	3302      	adds	r3, #2
 8004544:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	43da      	mvns	r2, r3
 800454c:	482a      	ldr	r0, [pc, #168]	; (80045f8 <HAL_GPIO_DeInit+0x1d0>)
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	089b      	lsrs	r3, r3, #2
 8004552:	400a      	ands	r2, r1
 8004554:	3302      	adds	r3, #2
 8004556:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	005b      	lsls	r3, r3, #1
 8004562:	2103      	movs	r1, #3
 8004564:	fa01 f303 	lsl.w	r3, r1, r3
 8004568:	43db      	mvns	r3, r3
 800456a:	401a      	ands	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	08da      	lsrs	r2, r3, #3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	3208      	adds	r2, #8
 8004578:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	f003 0307 	and.w	r3, r3, #7
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	220f      	movs	r2, #15
 8004586:	fa02 f303 	lsl.w	r3, r2, r3
 800458a:	43db      	mvns	r3, r3
 800458c:	697a      	ldr	r2, [r7, #20]
 800458e:	08d2      	lsrs	r2, r2, #3
 8004590:	4019      	ands	r1, r3
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	3208      	adds	r2, #8
 8004596:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68da      	ldr	r2, [r3, #12]
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	2103      	movs	r1, #3
 80045a4:	fa01 f303 	lsl.w	r3, r1, r3
 80045a8:	43db      	mvns	r3, r3
 80045aa:	401a      	ands	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	2101      	movs	r1, #1
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	fa01 f303 	lsl.w	r3, r1, r3
 80045bc:	43db      	mvns	r3, r3
 80045be:	401a      	ands	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689a      	ldr	r2, [r3, #8]
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	005b      	lsls	r3, r3, #1
 80045cc:	2103      	movs	r1, #3
 80045ce:	fa01 f303 	lsl.w	r3, r1, r3
 80045d2:	43db      	mvns	r3, r3
 80045d4:	401a      	ands	r2, r3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	3301      	adds	r3, #1
 80045de:	617b      	str	r3, [r7, #20]
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	2b0f      	cmp	r3, #15
 80045e4:	f67f af2e 	bls.w	8004444 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80045e8:	bf00      	nop
 80045ea:	bf00      	nop
 80045ec:	371c      	adds	r7, #28
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	40013800 	.word	0x40013800
 80045fc:	40020000 	.word	0x40020000
 8004600:	40020400 	.word	0x40020400
 8004604:	40020800 	.word	0x40020800
 8004608:	40020c00 	.word	0x40020c00
 800460c:	40021000 	.word	0x40021000
 8004610:	40021400 	.word	0x40021400
 8004614:	40021800 	.word	0x40021800
 8004618:	40021c00 	.word	0x40021c00
 800461c:	40013c00 	.word	0x40013c00

08004620 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	460b      	mov	r3, r1
 800462a:	807b      	strh	r3, [r7, #2]
 800462c:	4613      	mov	r3, r2
 800462e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004630:	787b      	ldrb	r3, [r7, #1]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d003      	beq.n	800463e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004636:	887a      	ldrh	r2, [r7, #2]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800463c:	e003      	b.n	8004646 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800463e:	887b      	ldrh	r3, [r7, #2]
 8004640:	041a      	lsls	r2, r3, #16
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	619a      	str	r2, [r3, #24]
}
 8004646:	bf00      	nop
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004652:	b480      	push	{r7}
 8004654:	b085      	sub	sp, #20
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
 800465a:	460b      	mov	r3, r1
 800465c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004664:	887a      	ldrh	r2, [r7, #2]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	4013      	ands	r3, r2
 800466a:	041a      	lsls	r2, r3, #16
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	43d9      	mvns	r1, r3
 8004670:	887b      	ldrh	r3, [r7, #2]
 8004672:	400b      	ands	r3, r1
 8004674:	431a      	orrs	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	619a      	str	r2, [r3, #24]
}
 800467a:	bf00      	nop
 800467c:	3714      	adds	r7, #20
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
	...

08004688 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e12b      	b.n	80048f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d106      	bne.n	80046b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7fd fa2a 	bl	8001b08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2224      	movs	r2, #36	; 0x24
 80046b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0201 	bic.w	r2, r2, #1
 80046ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80046da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80046ec:	f001 feee 	bl	80064cc <HAL_RCC_GetPCLK1Freq>
 80046f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	4a81      	ldr	r2, [pc, #516]	; (80048fc <HAL_I2C_Init+0x274>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d807      	bhi.n	800470c <HAL_I2C_Init+0x84>
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	4a80      	ldr	r2, [pc, #512]	; (8004900 <HAL_I2C_Init+0x278>)
 8004700:	4293      	cmp	r3, r2
 8004702:	bf94      	ite	ls
 8004704:	2301      	movls	r3, #1
 8004706:	2300      	movhi	r3, #0
 8004708:	b2db      	uxtb	r3, r3
 800470a:	e006      	b.n	800471a <HAL_I2C_Init+0x92>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	4a7d      	ldr	r2, [pc, #500]	; (8004904 <HAL_I2C_Init+0x27c>)
 8004710:	4293      	cmp	r3, r2
 8004712:	bf94      	ite	ls
 8004714:	2301      	movls	r3, #1
 8004716:	2300      	movhi	r3, #0
 8004718:	b2db      	uxtb	r3, r3
 800471a:	2b00      	cmp	r3, #0
 800471c:	d001      	beq.n	8004722 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e0e7      	b.n	80048f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	4a78      	ldr	r2, [pc, #480]	; (8004908 <HAL_I2C_Init+0x280>)
 8004726:	fba2 2303 	umull	r2, r3, r2, r3
 800472a:	0c9b      	lsrs	r3, r3, #18
 800472c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68ba      	ldr	r2, [r7, #8]
 800473e:	430a      	orrs	r2, r1
 8004740:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	6a1b      	ldr	r3, [r3, #32]
 8004748:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	4a6a      	ldr	r2, [pc, #424]	; (80048fc <HAL_I2C_Init+0x274>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d802      	bhi.n	800475c <HAL_I2C_Init+0xd4>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	3301      	adds	r3, #1
 800475a:	e009      	b.n	8004770 <HAL_I2C_Init+0xe8>
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004762:	fb02 f303 	mul.w	r3, r2, r3
 8004766:	4a69      	ldr	r2, [pc, #420]	; (800490c <HAL_I2C_Init+0x284>)
 8004768:	fba2 2303 	umull	r2, r3, r2, r3
 800476c:	099b      	lsrs	r3, r3, #6
 800476e:	3301      	adds	r3, #1
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	6812      	ldr	r2, [r2, #0]
 8004774:	430b      	orrs	r3, r1
 8004776:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004782:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	495c      	ldr	r1, [pc, #368]	; (80048fc <HAL_I2C_Init+0x274>)
 800478c:	428b      	cmp	r3, r1
 800478e:	d819      	bhi.n	80047c4 <HAL_I2C_Init+0x13c>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	1e59      	subs	r1, r3, #1
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	fbb1 f3f3 	udiv	r3, r1, r3
 800479e:	1c59      	adds	r1, r3, #1
 80047a0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80047a4:	400b      	ands	r3, r1
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00a      	beq.n	80047c0 <HAL_I2C_Init+0x138>
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	1e59      	subs	r1, r3, #1
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	005b      	lsls	r3, r3, #1
 80047b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80047b8:	3301      	adds	r3, #1
 80047ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047be:	e051      	b.n	8004864 <HAL_I2C_Init+0x1dc>
 80047c0:	2304      	movs	r3, #4
 80047c2:	e04f      	b.n	8004864 <HAL_I2C_Init+0x1dc>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d111      	bne.n	80047f0 <HAL_I2C_Init+0x168>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	1e58      	subs	r0, r3, #1
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6859      	ldr	r1, [r3, #4]
 80047d4:	460b      	mov	r3, r1
 80047d6:	005b      	lsls	r3, r3, #1
 80047d8:	440b      	add	r3, r1
 80047da:	fbb0 f3f3 	udiv	r3, r0, r3
 80047de:	3301      	adds	r3, #1
 80047e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	bf0c      	ite	eq
 80047e8:	2301      	moveq	r3, #1
 80047ea:	2300      	movne	r3, #0
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	e012      	b.n	8004816 <HAL_I2C_Init+0x18e>
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	1e58      	subs	r0, r3, #1
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6859      	ldr	r1, [r3, #4]
 80047f8:	460b      	mov	r3, r1
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	440b      	add	r3, r1
 80047fe:	0099      	lsls	r1, r3, #2
 8004800:	440b      	add	r3, r1
 8004802:	fbb0 f3f3 	udiv	r3, r0, r3
 8004806:	3301      	adds	r3, #1
 8004808:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800480c:	2b00      	cmp	r3, #0
 800480e:	bf0c      	ite	eq
 8004810:	2301      	moveq	r3, #1
 8004812:	2300      	movne	r3, #0
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <HAL_I2C_Init+0x196>
 800481a:	2301      	movs	r3, #1
 800481c:	e022      	b.n	8004864 <HAL_I2C_Init+0x1dc>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10e      	bne.n	8004844 <HAL_I2C_Init+0x1bc>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	1e58      	subs	r0, r3, #1
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6859      	ldr	r1, [r3, #4]
 800482e:	460b      	mov	r3, r1
 8004830:	005b      	lsls	r3, r3, #1
 8004832:	440b      	add	r3, r1
 8004834:	fbb0 f3f3 	udiv	r3, r0, r3
 8004838:	3301      	adds	r3, #1
 800483a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800483e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004842:	e00f      	b.n	8004864 <HAL_I2C_Init+0x1dc>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	1e58      	subs	r0, r3, #1
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6859      	ldr	r1, [r3, #4]
 800484c:	460b      	mov	r3, r1
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	440b      	add	r3, r1
 8004852:	0099      	lsls	r1, r3, #2
 8004854:	440b      	add	r3, r1
 8004856:	fbb0 f3f3 	udiv	r3, r0, r3
 800485a:	3301      	adds	r3, #1
 800485c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004860:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004864:	6879      	ldr	r1, [r7, #4]
 8004866:	6809      	ldr	r1, [r1, #0]
 8004868:	4313      	orrs	r3, r2
 800486a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	69da      	ldr	r2, [r3, #28]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a1b      	ldr	r3, [r3, #32]
 800487e:	431a      	orrs	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	430a      	orrs	r2, r1
 8004886:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004892:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6911      	ldr	r1, [r2, #16]
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	68d2      	ldr	r2, [r2, #12]
 800489e:	4311      	orrs	r1, r2
 80048a0:	687a      	ldr	r2, [r7, #4]
 80048a2:	6812      	ldr	r2, [r2, #0]
 80048a4:	430b      	orrs	r3, r1
 80048a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	695a      	ldr	r2, [r3, #20]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	431a      	orrs	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	430a      	orrs	r2, r1
 80048c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f042 0201 	orr.w	r2, r2, #1
 80048d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2220      	movs	r2, #32
 80048de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3710      	adds	r7, #16
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	000186a0 	.word	0x000186a0
 8004900:	001e847f 	.word	0x001e847f
 8004904:	003d08ff 	.word	0x003d08ff
 8004908:	431bde83 	.word	0x431bde83
 800490c:	10624dd3 	.word	0x10624dd3

08004910 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d101      	bne.n	8004922 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e021      	b.n	8004966 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2224      	movs	r2, #36	; 0x24
 8004926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 0201 	bic.w	r2, r2, #1
 8004938:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7fd f99c 	bl	8001c78 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
	...

08004970 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b088      	sub	sp, #32
 8004974:	af02      	add	r7, sp, #8
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	4608      	mov	r0, r1
 800497a:	4611      	mov	r1, r2
 800497c:	461a      	mov	r2, r3
 800497e:	4603      	mov	r3, r0
 8004980:	817b      	strh	r3, [r7, #10]
 8004982:	460b      	mov	r3, r1
 8004984:	813b      	strh	r3, [r7, #8]
 8004986:	4613      	mov	r3, r2
 8004988:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800498a:	f7fd ffd7 	bl	800293c <HAL_GetTick>
 800498e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b20      	cmp	r3, #32
 800499a:	f040 80d9 	bne.w	8004b50 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	9300      	str	r3, [sp, #0]
 80049a2:	2319      	movs	r3, #25
 80049a4:	2201      	movs	r2, #1
 80049a6:	496d      	ldr	r1, [pc, #436]	; (8004b5c <HAL_I2C_Mem_Write+0x1ec>)
 80049a8:	68f8      	ldr	r0, [r7, #12]
 80049aa:	f000 ff65 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d001      	beq.n	80049b8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80049b4:	2302      	movs	r3, #2
 80049b6:	e0cc      	b.n	8004b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d101      	bne.n	80049c6 <HAL_I2C_Mem_Write+0x56>
 80049c2:	2302      	movs	r3, #2
 80049c4:	e0c5      	b.n	8004b52 <HAL_I2C_Mem_Write+0x1e2>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2201      	movs	r2, #1
 80049ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0301 	and.w	r3, r3, #1
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d007      	beq.n	80049ec <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f042 0201 	orr.w	r2, r2, #1
 80049ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2221      	movs	r2, #33	; 0x21
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2240      	movs	r2, #64	; 0x40
 8004a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6a3a      	ldr	r2, [r7, #32]
 8004a16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004a1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a22:	b29a      	uxth	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	4a4d      	ldr	r2, [pc, #308]	; (8004b60 <HAL_I2C_Mem_Write+0x1f0>)
 8004a2c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a2e:	88f8      	ldrh	r0, [r7, #6]
 8004a30:	893a      	ldrh	r2, [r7, #8]
 8004a32:	8979      	ldrh	r1, [r7, #10]
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	9301      	str	r3, [sp, #4]
 8004a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	68f8      	ldr	r0, [r7, #12]
 8004a40:	f000 fc8a 	bl	8005358 <I2C_RequestMemoryWrite>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d052      	beq.n	8004af0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e081      	b.n	8004b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	f000 ffe6 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00d      	beq.n	8004a7a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a62:	2b04      	cmp	r3, #4
 8004a64:	d107      	bne.n	8004a76 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a74:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e06b      	b.n	8004b52 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7e:	781a      	ldrb	r2, [r3, #0]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8a:	1c5a      	adds	r2, r3, #1
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a94:	3b01      	subs	r3, #1
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	695b      	ldr	r3, [r3, #20]
 8004ab0:	f003 0304 	and.w	r3, r3, #4
 8004ab4:	2b04      	cmp	r3, #4
 8004ab6:	d11b      	bne.n	8004af0 <HAL_I2C_Mem_Write+0x180>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d017      	beq.n	8004af0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac4:	781a      	ldrb	r2, [r3, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad0:	1c5a      	adds	r2, r3, #1
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	b29a      	uxth	r2, r3
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d1aa      	bne.n	8004a4e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004af8:	697a      	ldr	r2, [r7, #20]
 8004afa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 ffd2 	bl	8005aa6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00d      	beq.n	8004b24 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0c:	2b04      	cmp	r3, #4
 8004b0e:	d107      	bne.n	8004b20 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b1e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e016      	b.n	8004b52 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2220      	movs	r2, #32
 8004b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	e000      	b.n	8004b52 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004b50:	2302      	movs	r3, #2
  }
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3718      	adds	r7, #24
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
 8004b5a:	bf00      	nop
 8004b5c:	00100002 	.word	0x00100002
 8004b60:	ffff0000 	.word	0xffff0000

08004b64 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b08c      	sub	sp, #48	; 0x30
 8004b68:	af02      	add	r7, sp, #8
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	4608      	mov	r0, r1
 8004b6e:	4611      	mov	r1, r2
 8004b70:	461a      	mov	r2, r3
 8004b72:	4603      	mov	r3, r0
 8004b74:	817b      	strh	r3, [r7, #10]
 8004b76:	460b      	mov	r3, r1
 8004b78:	813b      	strh	r3, [r7, #8]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b7e:	f7fd fedd 	bl	800293c <HAL_GetTick>
 8004b82:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	2b20      	cmp	r3, #32
 8004b8e:	f040 8208 	bne.w	8004fa2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b94:	9300      	str	r3, [sp, #0]
 8004b96:	2319      	movs	r3, #25
 8004b98:	2201      	movs	r2, #1
 8004b9a:	497b      	ldr	r1, [pc, #492]	; (8004d88 <HAL_I2C_Mem_Read+0x224>)
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f000 fe6b 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d001      	beq.n	8004bac <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004ba8:	2302      	movs	r3, #2
 8004baa:	e1fb      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d101      	bne.n	8004bba <HAL_I2C_Mem_Read+0x56>
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	e1f4      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x440>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0301 	and.w	r3, r3, #1
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d007      	beq.n	8004be0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0201 	orr.w	r2, r2, #1
 8004bde:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	2222      	movs	r2, #34	; 0x22
 8004bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2240      	movs	r2, #64	; 0x40
 8004bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c0a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004c10:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	4a5b      	ldr	r2, [pc, #364]	; (8004d8c <HAL_I2C_Mem_Read+0x228>)
 8004c20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c22:	88f8      	ldrh	r0, [r7, #6]
 8004c24:	893a      	ldrh	r2, [r7, #8]
 8004c26:	8979      	ldrh	r1, [r7, #10]
 8004c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2a:	9301      	str	r3, [sp, #4]
 8004c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c2e:	9300      	str	r3, [sp, #0]
 8004c30:	4603      	mov	r3, r0
 8004c32:	68f8      	ldr	r0, [r7, #12]
 8004c34:	f000 fc26 	bl	8005484 <I2C_RequestMemoryRead>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d001      	beq.n	8004c42 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e1b0      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d113      	bne.n	8004c72 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	623b      	str	r3, [r7, #32]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	695b      	ldr	r3, [r3, #20]
 8004c54:	623b      	str	r3, [r7, #32]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	623b      	str	r3, [r7, #32]
 8004c5e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c6e:	601a      	str	r2, [r3, #0]
 8004c70:	e184      	b.n	8004f7c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d11b      	bne.n	8004cb2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	61fb      	str	r3, [r7, #28]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	61fb      	str	r3, [r7, #28]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	61fb      	str	r3, [r7, #28]
 8004c9e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	e164      	b.n	8004f7c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d11b      	bne.n	8004cf2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cc8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cd8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cda:	2300      	movs	r3, #0
 8004cdc:	61bb      	str	r3, [r7, #24]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	61bb      	str	r3, [r7, #24]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	699b      	ldr	r3, [r3, #24]
 8004cec:	61bb      	str	r3, [r7, #24]
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	e144      	b.n	8004f7c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	617b      	str	r3, [r7, #20]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	617b      	str	r3, [r7, #20]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	617b      	str	r3, [r7, #20]
 8004d06:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004d08:	e138      	b.n	8004f7c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d0e:	2b03      	cmp	r3, #3
 8004d10:	f200 80f1 	bhi.w	8004ef6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d123      	bne.n	8004d64 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d1e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f000 ff01 	bl	8005b28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d001      	beq.n	8004d30 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	e139      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	691a      	ldr	r2, [r3, #16]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3a:	b2d2      	uxtb	r2, r2
 8004d3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d42:	1c5a      	adds	r2, r3, #1
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	b29a      	uxth	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d62:	e10b      	b.n	8004f7c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d14e      	bne.n	8004e0a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d72:	2200      	movs	r2, #0
 8004d74:	4906      	ldr	r1, [pc, #24]	; (8004d90 <HAL_I2C_Mem_Read+0x22c>)
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f000 fd7e 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d008      	beq.n	8004d94 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e10e      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x440>
 8004d86:	bf00      	nop
 8004d88:	00100002 	.word	0x00100002
 8004d8c:	ffff0000 	.word	0xffff0000
 8004d90:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004da2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	691a      	ldr	r2, [r3, #16]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dae:	b2d2      	uxtb	r2, r2
 8004db0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db6:	1c5a      	adds	r2, r3, #1
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	691a      	ldr	r2, [r3, #16]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de0:	b2d2      	uxtb	r2, r2
 8004de2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de8:	1c5a      	adds	r2, r3, #1
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004df2:	3b01      	subs	r3, #1
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	3b01      	subs	r3, #1
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e08:	e0b8      	b.n	8004f7c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0c:	9300      	str	r3, [sp, #0]
 8004e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e10:	2200      	movs	r2, #0
 8004e12:	4966      	ldr	r1, [pc, #408]	; (8004fac <HAL_I2C_Mem_Read+0x448>)
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f000 fd2f 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e0bf      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	691a      	ldr	r2, [r3, #16]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3e:	b2d2      	uxtb	r2, r2
 8004e40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e46:	1c5a      	adds	r2, r3, #1
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e50:	3b01      	subs	r3, #1
 8004e52:	b29a      	uxth	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e68:	9300      	str	r3, [sp, #0]
 8004e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	494f      	ldr	r1, [pc, #316]	; (8004fac <HAL_I2C_Mem_Read+0x448>)
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f000 fd01 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e091      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	691a      	ldr	r2, [r3, #16]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9a:	b2d2      	uxtb	r2, r2
 8004e9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea2:	1c5a      	adds	r2, r3, #1
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eac:	3b01      	subs	r3, #1
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	691a      	ldr	r2, [r3, #16]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ecc:	b2d2      	uxtb	r2, r2
 8004ece:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed4:	1c5a      	adds	r2, r3, #1
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ede:	3b01      	subs	r3, #1
 8004ee0:	b29a      	uxth	r2, r3
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	3b01      	subs	r3, #1
 8004eee:	b29a      	uxth	r2, r3
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ef4:	e042      	b.n	8004f7c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ef6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ef8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	f000 fe14 	bl	8005b28 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d001      	beq.n	8004f0a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e04c      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	691a      	ldr	r2, [r3, #16]
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f14:	b2d2      	uxtb	r2, r2
 8004f16:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1c:	1c5a      	adds	r2, r3, #1
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	3b01      	subs	r3, #1
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	f003 0304 	and.w	r3, r3, #4
 8004f46:	2b04      	cmp	r3, #4
 8004f48:	d118      	bne.n	8004f7c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	691a      	ldr	r2, [r3, #16]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f54:	b2d2      	uxtb	r2, r2
 8004f56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5c:	1c5a      	adds	r2, r3, #1
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f66:	3b01      	subs	r3, #1
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	3b01      	subs	r3, #1
 8004f76:	b29a      	uxth	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f47f aec2 	bne.w	8004d0a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2220      	movs	r2, #32
 8004f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	e000      	b.n	8004fa4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004fa2:	2302      	movs	r3, #2
  }
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3728      	adds	r7, #40	; 0x28
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	00010004 	.word	0x00010004

08004fb0 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b08c      	sub	sp, #48	; 0x30
 8004fb4:	af02      	add	r7, sp, #8
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	4608      	mov	r0, r1
 8004fba:	4611      	mov	r1, r2
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	817b      	strh	r3, [r7, #10]
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	813b      	strh	r3, [r7, #8]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fca:	f7fd fcb7 	bl	800293c <HAL_GetTick>
 8004fce:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b20      	cmp	r3, #32
 8004fde:	f040 8176 	bne.w	80052ce <HAL_I2C_Mem_Read_DMA+0x31e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004fe2:	4b95      	ldr	r3, [pc, #596]	; (8005238 <HAL_I2C_Mem_Read_DMA+0x288>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	08db      	lsrs	r3, r3, #3
 8004fe8:	4a94      	ldr	r2, [pc, #592]	; (800523c <HAL_I2C_Mem_Read_DMA+0x28c>)
 8004fea:	fba2 2303 	umull	r2, r3, r2, r3
 8004fee:	0a1a      	lsrs	r2, r3, #8
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	4413      	add	r3, r2
 8004ff6:	009a      	lsls	r2, r3, #2
 8004ff8:	4413      	add	r3, r2
 8004ffa:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	3b01      	subs	r3, #1
 8005000:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d116      	bne.n	8005036 <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2220      	movs	r2, #32
 8005012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005022:	f043 0220 	orr.w	r2, r3, #32
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e14c      	b.n	80052d0 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	f003 0302 	and.w	r3, r3, #2
 8005040:	2b02      	cmp	r3, #2
 8005042:	d0db      	beq.n	8004ffc <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800504a:	2b01      	cmp	r3, #1
 800504c:	d101      	bne.n	8005052 <HAL_I2C_Mem_Read_DMA+0xa2>
 800504e:	2302      	movs	r3, #2
 8005050:	e13e      	b.n	80052d0 <HAL_I2C_Mem_Read_DMA+0x320>
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2201      	movs	r2, #1
 8005056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0301 	and.w	r3, r3, #1
 8005064:	2b01      	cmp	r3, #1
 8005066:	d007      	beq.n	8005078 <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f042 0201 	orr.w	r2, r2, #1
 8005076:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005086:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2222      	movs	r2, #34	; 0x22
 800508c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2240      	movs	r2, #64	; 0x40
 8005094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80050a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050ae:	b29a      	uxth	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	4a62      	ldr	r2, [pc, #392]	; (8005240 <HAL_I2C_Mem_Read_DMA+0x290>)
 80050b8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80050ba:	897a      	ldrh	r2, [r7, #10]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 80050c0:	893a      	ldrh	r2, [r7, #8]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 80050c6:	88fa      	ldrh	r2, [r7, #6]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f000 80cc 	beq.w	8005274 <HAL_I2C_Mem_Read_DMA+0x2c4>
    {
      if (hi2c->hdmarx != NULL)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d02d      	beq.n	8005140 <HAL_I2C_Mem_Read_DMA+0x190>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e8:	4a56      	ldr	r2, [pc, #344]	; (8005244 <HAL_I2C_Mem_Read_DMA+0x294>)
 80050ea:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f0:	4a55      	ldr	r2, [pc, #340]	; (8005248 <HAL_I2C_Mem_Read_DMA+0x298>)
 80050f2:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050f8:	2200      	movs	r2, #0
 80050fa:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005100:	2200      	movs	r2, #0
 8005102:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005108:	2200      	movs	r2, #0
 800510a:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005110:	2200      	movs	r2, #0
 8005112:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	3310      	adds	r3, #16
 800511e:	4619      	mov	r1, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005124:	461a      	mov	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800512a:	f7fe fa72 	bl	8003612 <HAL_DMA_Start_IT>
 800512e:	4603      	mov	r3, r0
 8005130:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8005134:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005138:	2b00      	cmp	r3, #0
 800513a:	f040 8087 	bne.w	800524c <HAL_I2C_Mem_Read_DMA+0x29c>
 800513e:	e013      	b.n	8005168 <HAL_I2C_Mem_Read_DMA+0x1b8>
        hi2c->State     = HAL_I2C_STATE_READY;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2220      	movs	r2, #32
 8005144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005154:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e0b3      	b.n	80052d0 <HAL_I2C_Mem_Read_DMA+0x320>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005168:	88f8      	ldrh	r0, [r7, #6]
 800516a:	893a      	ldrh	r2, [r7, #8]
 800516c:	8979      	ldrh	r1, [r7, #10]
 800516e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005170:	9301      	str	r3, [sp, #4]
 8005172:	2323      	movs	r3, #35	; 0x23
 8005174:	9300      	str	r3, [sp, #0]
 8005176:	4603      	mov	r3, r0
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f000 f983 	bl	8005484 <I2C_RequestMemoryRead>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d023      	beq.n	80051cc <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005188:	4618      	mov	r0, r3
 800518a:	f7fe fa9a 	bl	80036c2 <HAL_DMA_Abort_IT>
 800518e:	4603      	mov	r3, r0
 8005190:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005198:	2200      	movs	r2, #0
 800519a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051aa:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f022 0201 	bic.w	r2, r2, #1
 80051c6:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e081      	b.n	80052d0 <HAL_I2C_Mem_Read_DMA+0x320>
        }

        if (hi2c->XferSize == 1U)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d108      	bne.n	80051e6 <HAL_I2C_Mem_Read_DMA+0x236>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051e2:	601a      	str	r2, [r3, #0]
 80051e4:	e007      	b.n	80051f6 <HAL_I2C_Mem_Read_DMA+0x246>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	685a      	ldr	r2, [r3, #4]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80051f4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051f6:	2300      	movs	r3, #0
 80051f8:	61bb      	str	r3, [r7, #24]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	61bb      	str	r3, [r7, #24]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	61bb      	str	r3, [r7, #24]
 800520a:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	685a      	ldr	r2, [r3, #4]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005222:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	685a      	ldr	r2, [r3, #4]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005232:	605a      	str	r2, [r3, #4]
 8005234:	e049      	b.n	80052ca <HAL_I2C_Mem_Read_DMA+0x31a>
 8005236:	bf00      	nop
 8005238:	20000000 	.word	0x20000000
 800523c:	14f8b589 	.word	0x14f8b589
 8005240:	ffff0000 	.word	0xffff0000
 8005244:	08005655 	.word	0x08005655
 8005248:	080057ff 	.word	0x080057ff
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2220      	movs	r2, #32
 8005250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005260:	f043 0210 	orr.w	r2, r3, #16
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e02d      	b.n	80052d0 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8005274:	88f8      	ldrh	r0, [r7, #6]
 8005276:	893a      	ldrh	r2, [r7, #8]
 8005278:	8979      	ldrh	r1, [r7, #10]
 800527a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527c:	9301      	str	r3, [sp, #4]
 800527e:	2323      	movs	r3, #35	; 0x23
 8005280:	9300      	str	r3, [sp, #0]
 8005282:	4603      	mov	r3, r0
 8005284:	68f8      	ldr	r0, [r7, #12]
 8005286:	f000 f8fd 	bl	8005484 <I2C_RequestMemoryRead>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d001      	beq.n	8005294 <HAL_I2C_Mem_Read_DMA+0x2e4>
      {
        return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e01d      	b.n	80052d0 <HAL_I2C_Mem_Read_DMA+0x320>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005294:	2300      	movs	r3, #0
 8005296:	617b      	str	r3, [r7, #20]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	617b      	str	r3, [r7, #20]
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	699b      	ldr	r3, [r3, #24]
 80052a6:	617b      	str	r3, [r7, #20]
 80052a8:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052b8:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2220      	movs	r2, #32
 80052be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 80052ca:	2300      	movs	r3, #0
 80052cc:	e000      	b.n	80052d0 <HAL_I2C_Mem_Read_DMA+0x320>
  }
  else
  {
    return HAL_BUSY;
 80052ce:	2302      	movs	r3, #2
  }
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3728      	adds	r7, #40	; 0x28
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80052e0:	bf00      	nop
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b083      	sub	sp, #12
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80052f4:	bf00      	nop
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005308:	bf00      	nop
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005314:	b480      	push	{r7}
 8005316:	b083      	sub	sp, #12
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005330:	bf00      	nop
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800534a:	b2db      	uxtb	r3, r3
}
 800534c:	4618      	mov	r0, r3
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b088      	sub	sp, #32
 800535c:	af02      	add	r7, sp, #8
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	4608      	mov	r0, r1
 8005362:	4611      	mov	r1, r2
 8005364:	461a      	mov	r2, r3
 8005366:	4603      	mov	r3, r0
 8005368:	817b      	strh	r3, [r7, #10]
 800536a:	460b      	mov	r3, r1
 800536c:	813b      	strh	r3, [r7, #8]
 800536e:	4613      	mov	r3, r2
 8005370:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005380:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005384:	9300      	str	r3, [sp, #0]
 8005386:	6a3b      	ldr	r3, [r7, #32]
 8005388:	2200      	movs	r2, #0
 800538a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f000 fa72 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00d      	beq.n	80053b6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053a8:	d103      	bne.n	80053b2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053b0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e05f      	b.n	8005476 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053b6:	897b      	ldrh	r3, [r7, #10]
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	461a      	mov	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053c4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c8:	6a3a      	ldr	r2, [r7, #32]
 80053ca:	492d      	ldr	r1, [pc, #180]	; (8005480 <I2C_RequestMemoryWrite+0x128>)
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f000 faaa 	bl	8005926 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d001      	beq.n	80053dc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	e04c      	b.n	8005476 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053dc:	2300      	movs	r3, #0
 80053de:	617b      	str	r3, [r7, #20]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	695b      	ldr	r3, [r3, #20]
 80053e6:	617b      	str	r3, [r7, #20]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	617b      	str	r3, [r7, #20]
 80053f0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053f4:	6a39      	ldr	r1, [r7, #32]
 80053f6:	68f8      	ldr	r0, [r7, #12]
 80053f8:	f000 fb14 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00d      	beq.n	800541e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	2b04      	cmp	r3, #4
 8005408:	d107      	bne.n	800541a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005418:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e02b      	b.n	8005476 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800541e:	88fb      	ldrh	r3, [r7, #6]
 8005420:	2b01      	cmp	r3, #1
 8005422:	d105      	bne.n	8005430 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005424:	893b      	ldrh	r3, [r7, #8]
 8005426:	b2da      	uxtb	r2, r3
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	611a      	str	r2, [r3, #16]
 800542e:	e021      	b.n	8005474 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005430:	893b      	ldrh	r3, [r7, #8]
 8005432:	0a1b      	lsrs	r3, r3, #8
 8005434:	b29b      	uxth	r3, r3
 8005436:	b2da      	uxtb	r2, r3
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800543e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005440:	6a39      	ldr	r1, [r7, #32]
 8005442:	68f8      	ldr	r0, [r7, #12]
 8005444:	f000 faee 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00d      	beq.n	800546a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005452:	2b04      	cmp	r3, #4
 8005454:	d107      	bne.n	8005466 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005464:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e005      	b.n	8005476 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800546a:	893b      	ldrh	r3, [r7, #8]
 800546c:	b2da      	uxtb	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3718      	adds	r7, #24
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	00010002 	.word	0x00010002

08005484 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b088      	sub	sp, #32
 8005488:	af02      	add	r7, sp, #8
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	4608      	mov	r0, r1
 800548e:	4611      	mov	r1, r2
 8005490:	461a      	mov	r2, r3
 8005492:	4603      	mov	r3, r0
 8005494:	817b      	strh	r3, [r7, #10]
 8005496:	460b      	mov	r3, r1
 8005498:	813b      	strh	r3, [r7, #8]
 800549a:	4613      	mov	r3, r2
 800549c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054ac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	6a3b      	ldr	r3, [r7, #32]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f000 f9d4 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d00d      	beq.n	80054f2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054e4:	d103      	bne.n	80054ee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80054ec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e0aa      	b.n	8005648 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80054f2:	897b      	ldrh	r3, [r7, #10]
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	461a      	mov	r2, r3
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005500:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005504:	6a3a      	ldr	r2, [r7, #32]
 8005506:	4952      	ldr	r1, [pc, #328]	; (8005650 <I2C_RequestMemoryRead+0x1cc>)
 8005508:	68f8      	ldr	r0, [r7, #12]
 800550a:	f000 fa0c 	bl	8005926 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800550e:	4603      	mov	r3, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	d001      	beq.n	8005518 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e097      	b.n	8005648 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005518:	2300      	movs	r3, #0
 800551a:	617b      	str	r3, [r7, #20]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	617b      	str	r3, [r7, #20]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	617b      	str	r3, [r7, #20]
 800552c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800552e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005530:	6a39      	ldr	r1, [r7, #32]
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	f000 fa76 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00d      	beq.n	800555a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005542:	2b04      	cmp	r3, #4
 8005544:	d107      	bne.n	8005556 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005554:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e076      	b.n	8005648 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800555a:	88fb      	ldrh	r3, [r7, #6]
 800555c:	2b01      	cmp	r3, #1
 800555e:	d105      	bne.n	800556c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005560:	893b      	ldrh	r3, [r7, #8]
 8005562:	b2da      	uxtb	r2, r3
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	611a      	str	r2, [r3, #16]
 800556a:	e021      	b.n	80055b0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800556c:	893b      	ldrh	r3, [r7, #8]
 800556e:	0a1b      	lsrs	r3, r3, #8
 8005570:	b29b      	uxth	r3, r3
 8005572:	b2da      	uxtb	r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800557a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800557c:	6a39      	ldr	r1, [r7, #32]
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f000 fa50 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00d      	beq.n	80055a6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558e:	2b04      	cmp	r3, #4
 8005590:	d107      	bne.n	80055a2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e050      	b.n	8005648 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055a6:	893b      	ldrh	r3, [r7, #8]
 80055a8:	b2da      	uxtb	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055b2:	6a39      	ldr	r1, [r7, #32]
 80055b4:	68f8      	ldr	r0, [r7, #12]
 80055b6:	f000 fa35 	bl	8005a24 <I2C_WaitOnTXEFlagUntilTimeout>
 80055ba:	4603      	mov	r3, r0
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00d      	beq.n	80055dc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c4:	2b04      	cmp	r3, #4
 80055c6:	d107      	bne.n	80055d8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055d6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e035      	b.n	8005648 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681a      	ldr	r2, [r3, #0]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055ea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ee:	9300      	str	r3, [sp, #0]
 80055f0:	6a3b      	ldr	r3, [r7, #32]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f000 f93d 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00d      	beq.n	8005620 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800560e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005612:	d103      	bne.n	800561c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f44f 7200 	mov.w	r2, #512	; 0x200
 800561a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e013      	b.n	8005648 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005620:	897b      	ldrh	r3, [r7, #10]
 8005622:	b2db      	uxtb	r3, r3
 8005624:	f043 0301 	orr.w	r3, r3, #1
 8005628:	b2da      	uxtb	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005632:	6a3a      	ldr	r2, [r7, #32]
 8005634:	4906      	ldr	r1, [pc, #24]	; (8005650 <I2C_RequestMemoryRead+0x1cc>)
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f000 f975 	bl	8005926 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d001      	beq.n	8005646 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e000      	b.n	8005648 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3718      	adds	r7, #24
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}
 8005650:	00010002 	.word	0x00010002

08005654 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b086      	sub	sp, #24
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005660:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005668:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005670:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005676:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685a      	ldr	r2, [r3, #4]
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005686:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800568c:	2b00      	cmp	r3, #0
 800568e:	d003      	beq.n	8005698 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005694:	2200      	movs	r2, #0
 8005696:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800569c:	2b00      	cmp	r3, #0
 800569e:	d003      	beq.n	80056a8 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a4:	2200      	movs	r2, #0
 80056a6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80056a8:	7cfb      	ldrb	r3, [r7, #19]
 80056aa:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80056ae:	2b21      	cmp	r3, #33	; 0x21
 80056b0:	d007      	beq.n	80056c2 <I2C_DMAXferCplt+0x6e>
 80056b2:	7cfb      	ldrb	r3, [r7, #19]
 80056b4:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80056b8:	2b22      	cmp	r3, #34	; 0x22
 80056ba:	d131      	bne.n	8005720 <I2C_DMAXferCplt+0xcc>
 80056bc:	7cbb      	ldrb	r3, [r7, #18]
 80056be:	2b20      	cmp	r3, #32
 80056c0:	d12e      	bne.n	8005720 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80056d0:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	2200      	movs	r2, #0
 80056d6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80056d8:	7cfb      	ldrb	r3, [r7, #19]
 80056da:	2b29      	cmp	r3, #41	; 0x29
 80056dc:	d10a      	bne.n	80056f4 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	2221      	movs	r2, #33	; 0x21
 80056e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	2228      	movs	r2, #40	; 0x28
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80056ec:	6978      	ldr	r0, [r7, #20]
 80056ee:	f7ff fdfd 	bl	80052ec <HAL_I2C_SlaveTxCpltCallback>
 80056f2:	e00c      	b.n	800570e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80056f4:	7cfb      	ldrb	r3, [r7, #19]
 80056f6:	2b2a      	cmp	r3, #42	; 0x2a
 80056f8:	d109      	bne.n	800570e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	2222      	movs	r2, #34	; 0x22
 80056fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	2228      	movs	r2, #40	; 0x28
 8005704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005708:	6978      	ldr	r0, [r7, #20]
 800570a:	f7ff fdf9 	bl	8005300 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800571c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800571e:	e06a      	b.n	80057f6 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005726:	b2db      	uxtb	r3, r3
 8005728:	2b00      	cmp	r3, #0
 800572a:	d064      	beq.n	80057f6 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005730:	b29b      	uxth	r3, r3
 8005732:	2b01      	cmp	r3, #1
 8005734:	d107      	bne.n	8005746 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005744:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	685a      	ldr	r2, [r3, #4]
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005754:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800575c:	d009      	beq.n	8005772 <I2C_DMAXferCplt+0x11e>
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2b08      	cmp	r3, #8
 8005762:	d006      	beq.n	8005772 <I2C_DMAXferCplt+0x11e>
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800576a:	d002      	beq.n	8005772 <I2C_DMAXferCplt+0x11e>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2b20      	cmp	r3, #32
 8005770:	d107      	bne.n	8005782 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005780:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005790:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	685a      	ldr	r2, [r3, #4]
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057a0:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	2200      	movs	r2, #0
 80057a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d003      	beq.n	80057b8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80057b0:	6978      	ldr	r0, [r7, #20]
 80057b2:	f7ff fdb9 	bl	8005328 <HAL_I2C_ErrorCallback>
}
 80057b6:	e01e      	b.n	80057f6 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	2220      	movs	r2, #32
 80057bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b40      	cmp	r3, #64	; 0x40
 80057ca:	d10a      	bne.n	80057e2 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	2200      	movs	r2, #0
 80057d8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80057da:	6978      	ldr	r0, [r7, #20]
 80057dc:	f7ff fd9a 	bl	8005314 <HAL_I2C_MemRxCpltCallback>
}
 80057e0:	e009      	b.n	80057f6 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	2212      	movs	r2, #18
 80057ee:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80057f0:	6978      	ldr	r0, [r7, #20]
 80057f2:	f7ff fd71 	bl	80052d8 <HAL_I2C_MasterRxCpltCallback>
}
 80057f6:	bf00      	nop
 80057f8:	3718      	adds	r7, #24
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}

080057fe <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80057fe:	b580      	push	{r7, lr}
 8005800:	b084      	sub	sp, #16
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800580a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005810:	2b00      	cmp	r3, #0
 8005812:	d003      	beq.n	800581c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005818:	2200      	movs	r2, #0
 800581a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005820:	2b00      	cmp	r3, #0
 8005822:	d003      	beq.n	800582c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005828:	2200      	movs	r2, #0
 800582a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	f7fe f903 	bl	8003a38 <HAL_DMA_GetError>
 8005832:	4603      	mov	r3, r0
 8005834:	2b02      	cmp	r3, #2
 8005836:	d01b      	beq.n	8005870 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005846:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2200      	movs	r2, #0
 800584c:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2220      	movs	r2, #32
 8005852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005862:	f043 0210 	orr.w	r2, r3, #16
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f7ff fd5c 	bl	8005328 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005870:	bf00      	nop
 8005872:	3710      	adds	r7, #16
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	603b      	str	r3, [r7, #0]
 8005884:	4613      	mov	r3, r2
 8005886:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005888:	e025      	b.n	80058d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005890:	d021      	beq.n	80058d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005892:	f7fd f853 	bl	800293c <HAL_GetTick>
 8005896:	4602      	mov	r2, r0
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	683a      	ldr	r2, [r7, #0]
 800589e:	429a      	cmp	r2, r3
 80058a0:	d302      	bcc.n	80058a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d116      	bne.n	80058d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2200      	movs	r2, #0
 80058ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2220      	movs	r2, #32
 80058b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c2:	f043 0220 	orr.w	r2, r3, #32
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e023      	b.n	800591e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	0c1b      	lsrs	r3, r3, #16
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d10d      	bne.n	80058fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	695b      	ldr	r3, [r3, #20]
 80058e6:	43da      	mvns	r2, r3
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	4013      	ands	r3, r2
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	bf0c      	ite	eq
 80058f2:	2301      	moveq	r3, #1
 80058f4:	2300      	movne	r3, #0
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	461a      	mov	r2, r3
 80058fa:	e00c      	b.n	8005916 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	699b      	ldr	r3, [r3, #24]
 8005902:	43da      	mvns	r2, r3
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	4013      	ands	r3, r2
 8005908:	b29b      	uxth	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	bf0c      	ite	eq
 800590e:	2301      	moveq	r3, #1
 8005910:	2300      	movne	r3, #0
 8005912:	b2db      	uxtb	r3, r3
 8005914:	461a      	mov	r2, r3
 8005916:	79fb      	ldrb	r3, [r7, #7]
 8005918:	429a      	cmp	r2, r3
 800591a:	d0b6      	beq.n	800588a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3710      	adds	r7, #16
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}

08005926 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b084      	sub	sp, #16
 800592a:	af00      	add	r7, sp, #0
 800592c:	60f8      	str	r0, [r7, #12]
 800592e:	60b9      	str	r1, [r7, #8]
 8005930:	607a      	str	r2, [r7, #4]
 8005932:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005934:	e051      	b.n	80059da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	695b      	ldr	r3, [r3, #20]
 800593c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005944:	d123      	bne.n	800598e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005954:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800595e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2220      	movs	r2, #32
 800596a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597a:	f043 0204 	orr.w	r2, r3, #4
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e046      	b.n	8005a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005994:	d021      	beq.n	80059da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005996:	f7fc ffd1 	bl	800293c <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d302      	bcc.n	80059ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d116      	bne.n	80059da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c6:	f043 0220 	orr.w	r2, r3, #32
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e020      	b.n	8005a1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	0c1b      	lsrs	r3, r3, #16
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d10c      	bne.n	80059fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	43da      	mvns	r2, r3
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	4013      	ands	r3, r2
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	bf14      	ite	ne
 80059f6:	2301      	movne	r3, #1
 80059f8:	2300      	moveq	r3, #0
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	e00b      	b.n	8005a16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	43da      	mvns	r2, r3
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	4013      	ands	r3, r2
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	bf14      	ite	ne
 8005a10:	2301      	movne	r3, #1
 8005a12:	2300      	moveq	r3, #0
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d18d      	bne.n	8005936 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3710      	adds	r7, #16
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a30:	e02d      	b.n	8005a8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a32:	68f8      	ldr	r0, [r7, #12]
 8005a34:	f000 f8ce 	bl	8005bd4 <I2C_IsAcknowledgeFailed>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d001      	beq.n	8005a42 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e02d      	b.n	8005a9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a48:	d021      	beq.n	8005a8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a4a:	f7fc ff77 	bl	800293c <HAL_GetTick>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	68ba      	ldr	r2, [r7, #8]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d302      	bcc.n	8005a60 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d116      	bne.n	8005a8e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2220      	movs	r2, #32
 8005a6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7a:	f043 0220 	orr.w	r2, r3, #32
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e007      	b.n	8005a9e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	695b      	ldr	r3, [r3, #20]
 8005a94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a98:	2b80      	cmp	r3, #128	; 0x80
 8005a9a:	d1ca      	bne.n	8005a32 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}

08005aa6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b084      	sub	sp, #16
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	60f8      	str	r0, [r7, #12]
 8005aae:	60b9      	str	r1, [r7, #8]
 8005ab0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ab2:	e02d      	b.n	8005b10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ab4:	68f8      	ldr	r0, [r7, #12]
 8005ab6:	f000 f88d 	bl	8005bd4 <I2C_IsAcknowledgeFailed>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d001      	beq.n	8005ac4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e02d      	b.n	8005b20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aca:	d021      	beq.n	8005b10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005acc:	f7fc ff36 	bl	800293c <HAL_GetTick>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	1ad3      	subs	r3, r2, r3
 8005ad6:	68ba      	ldr	r2, [r7, #8]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d302      	bcc.n	8005ae2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d116      	bne.n	8005b10 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2220      	movs	r2, #32
 8005aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afc:	f043 0220 	orr.w	r2, r3, #32
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e007      	b.n	8005b20 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	695b      	ldr	r3, [r3, #20]
 8005b16:	f003 0304 	and.w	r3, r3, #4
 8005b1a:	2b04      	cmp	r3, #4
 8005b1c:	d1ca      	bne.n	8005ab4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	3710      	adds	r7, #16
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}

08005b28 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b34:	e042      	b.n	8005bbc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	f003 0310 	and.w	r3, r3, #16
 8005b40:	2b10      	cmp	r3, #16
 8005b42:	d119      	bne.n	8005b78 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f06f 0210 	mvn.w	r2, #16
 8005b4c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2220      	movs	r2, #32
 8005b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e029      	b.n	8005bcc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b78:	f7fc fee0 	bl	800293c <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	68ba      	ldr	r2, [r7, #8]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d302      	bcc.n	8005b8e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d116      	bne.n	8005bbc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2220      	movs	r2, #32
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba8:	f043 0220 	orr.w	r2, r3, #32
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e007      	b.n	8005bcc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	695b      	ldr	r3, [r3, #20]
 8005bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bc6:	2b40      	cmp	r3, #64	; 0x40
 8005bc8:	d1b5      	bne.n	8005b36 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005be6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bea:	d11b      	bne.n	8005c24 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005bf4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c10:	f043 0204 	orr.w	r2, r3, #4
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e000      	b.n	8005c26 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	370c      	adds	r7, #12
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
	...

08005c34 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b086      	sub	sp, #24
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d101      	bne.n	8005c46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e264      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d075      	beq.n	8005d3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c52:	4ba3      	ldr	r3, [pc, #652]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f003 030c 	and.w	r3, r3, #12
 8005c5a:	2b04      	cmp	r3, #4
 8005c5c:	d00c      	beq.n	8005c78 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c5e:	4ba0      	ldr	r3, [pc, #640]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c66:	2b08      	cmp	r3, #8
 8005c68:	d112      	bne.n	8005c90 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c6a:	4b9d      	ldr	r3, [pc, #628]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c76:	d10b      	bne.n	8005c90 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c78:	4b99      	ldr	r3, [pc, #612]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d05b      	beq.n	8005d3c <HAL_RCC_OscConfig+0x108>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d157      	bne.n	8005d3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e23f      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c98:	d106      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x74>
 8005c9a:	4b91      	ldr	r3, [pc, #580]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a90      	ldr	r2, [pc, #576]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005ca0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ca4:	6013      	str	r3, [r2, #0]
 8005ca6:	e01d      	b.n	8005ce4 <HAL_RCC_OscConfig+0xb0>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005cb0:	d10c      	bne.n	8005ccc <HAL_RCC_OscConfig+0x98>
 8005cb2:	4b8b      	ldr	r3, [pc, #556]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a8a      	ldr	r2, [pc, #552]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005cb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005cbc:	6013      	str	r3, [r2, #0]
 8005cbe:	4b88      	ldr	r3, [pc, #544]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a87      	ldr	r2, [pc, #540]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005cc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cc8:	6013      	str	r3, [r2, #0]
 8005cca:	e00b      	b.n	8005ce4 <HAL_RCC_OscConfig+0xb0>
 8005ccc:	4b84      	ldr	r3, [pc, #528]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a83      	ldr	r2, [pc, #524]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cd6:	6013      	str	r3, [r2, #0]
 8005cd8:	4b81      	ldr	r3, [pc, #516]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a80      	ldr	r2, [pc, #512]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005cde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ce2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d013      	beq.n	8005d14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cec:	f7fc fe26 	bl	800293c <HAL_GetTick>
 8005cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cf2:	e008      	b.n	8005d06 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cf4:	f7fc fe22 	bl	800293c <HAL_GetTick>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	2b64      	cmp	r3, #100	; 0x64
 8005d00:	d901      	bls.n	8005d06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e204      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d06:	4b76      	ldr	r3, [pc, #472]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d0f0      	beq.n	8005cf4 <HAL_RCC_OscConfig+0xc0>
 8005d12:	e014      	b.n	8005d3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d14:	f7fc fe12 	bl	800293c <HAL_GetTick>
 8005d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d1a:	e008      	b.n	8005d2e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d1c:	f7fc fe0e 	bl	800293c <HAL_GetTick>
 8005d20:	4602      	mov	r2, r0
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	2b64      	cmp	r3, #100	; 0x64
 8005d28:	d901      	bls.n	8005d2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e1f0      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d2e:	4b6c      	ldr	r3, [pc, #432]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1f0      	bne.n	8005d1c <HAL_RCC_OscConfig+0xe8>
 8005d3a:	e000      	b.n	8005d3e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0302 	and.w	r3, r3, #2
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d063      	beq.n	8005e12 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d4a:	4b65      	ldr	r3, [pc, #404]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	f003 030c 	and.w	r3, r3, #12
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00b      	beq.n	8005d6e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d56:	4b62      	ldr	r3, [pc, #392]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005d58:	689b      	ldr	r3, [r3, #8]
 8005d5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d5e:	2b08      	cmp	r3, #8
 8005d60:	d11c      	bne.n	8005d9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d62:	4b5f      	ldr	r3, [pc, #380]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d116      	bne.n	8005d9c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d6e:	4b5c      	ldr	r3, [pc, #368]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0302 	and.w	r3, r3, #2
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d005      	beq.n	8005d86 <HAL_RCC_OscConfig+0x152>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d001      	beq.n	8005d86 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e1c4      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d86:	4b56      	ldr	r3, [pc, #344]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	00db      	lsls	r3, r3, #3
 8005d94:	4952      	ldr	r1, [pc, #328]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d9a:	e03a      	b.n	8005e12 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d020      	beq.n	8005de6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005da4:	4b4f      	ldr	r3, [pc, #316]	; (8005ee4 <HAL_RCC_OscConfig+0x2b0>)
 8005da6:	2201      	movs	r2, #1
 8005da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005daa:	f7fc fdc7 	bl	800293c <HAL_GetTick>
 8005dae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005db0:	e008      	b.n	8005dc4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005db2:	f7fc fdc3 	bl	800293c <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d901      	bls.n	8005dc4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e1a5      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dc4:	4b46      	ldr	r3, [pc, #280]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d0f0      	beq.n	8005db2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dd0:	4b43      	ldr	r3, [pc, #268]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	00db      	lsls	r3, r3, #3
 8005dde:	4940      	ldr	r1, [pc, #256]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005de0:	4313      	orrs	r3, r2
 8005de2:	600b      	str	r3, [r1, #0]
 8005de4:	e015      	b.n	8005e12 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005de6:	4b3f      	ldr	r3, [pc, #252]	; (8005ee4 <HAL_RCC_OscConfig+0x2b0>)
 8005de8:	2200      	movs	r2, #0
 8005dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dec:	f7fc fda6 	bl	800293c <HAL_GetTick>
 8005df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005df2:	e008      	b.n	8005e06 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005df4:	f7fc fda2 	bl	800293c <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e184      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e06:	4b36      	ldr	r3, [pc, #216]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1f0      	bne.n	8005df4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0308 	and.w	r3, r3, #8
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d030      	beq.n	8005e80 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d016      	beq.n	8005e54 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e26:	4b30      	ldr	r3, [pc, #192]	; (8005ee8 <HAL_RCC_OscConfig+0x2b4>)
 8005e28:	2201      	movs	r2, #1
 8005e2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e2c:	f7fc fd86 	bl	800293c <HAL_GetTick>
 8005e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e32:	e008      	b.n	8005e46 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e34:	f7fc fd82 	bl	800293c <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d901      	bls.n	8005e46 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e164      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e46:	4b26      	ldr	r3, [pc, #152]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005e48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e4a:	f003 0302 	and.w	r3, r3, #2
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d0f0      	beq.n	8005e34 <HAL_RCC_OscConfig+0x200>
 8005e52:	e015      	b.n	8005e80 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e54:	4b24      	ldr	r3, [pc, #144]	; (8005ee8 <HAL_RCC_OscConfig+0x2b4>)
 8005e56:	2200      	movs	r2, #0
 8005e58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e5a:	f7fc fd6f 	bl	800293c <HAL_GetTick>
 8005e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e60:	e008      	b.n	8005e74 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e62:	f7fc fd6b 	bl	800293c <HAL_GetTick>
 8005e66:	4602      	mov	r2, r0
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d901      	bls.n	8005e74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e14d      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e74:	4b1a      	ldr	r3, [pc, #104]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005e76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e78:	f003 0302 	and.w	r3, r3, #2
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d1f0      	bne.n	8005e62 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0304 	and.w	r3, r3, #4
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	f000 80a0 	beq.w	8005fce <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e92:	4b13      	ldr	r3, [pc, #76]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d10f      	bne.n	8005ebe <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60bb      	str	r3, [r7, #8]
 8005ea2:	4b0f      	ldr	r3, [pc, #60]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea6:	4a0e      	ldr	r2, [pc, #56]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005ea8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005eac:	6413      	str	r3, [r2, #64]	; 0x40
 8005eae:	4b0c      	ldr	r3, [pc, #48]	; (8005ee0 <HAL_RCC_OscConfig+0x2ac>)
 8005eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eb6:	60bb      	str	r3, [r7, #8]
 8005eb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ebe:	4b0b      	ldr	r3, [pc, #44]	; (8005eec <HAL_RCC_OscConfig+0x2b8>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d121      	bne.n	8005f0e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005eca:	4b08      	ldr	r3, [pc, #32]	; (8005eec <HAL_RCC_OscConfig+0x2b8>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a07      	ldr	r2, [pc, #28]	; (8005eec <HAL_RCC_OscConfig+0x2b8>)
 8005ed0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ed4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ed6:	f7fc fd31 	bl	800293c <HAL_GetTick>
 8005eda:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005edc:	e011      	b.n	8005f02 <HAL_RCC_OscConfig+0x2ce>
 8005ede:	bf00      	nop
 8005ee0:	40023800 	.word	0x40023800
 8005ee4:	42470000 	.word	0x42470000
 8005ee8:	42470e80 	.word	0x42470e80
 8005eec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ef0:	f7fc fd24 	bl	800293c <HAL_GetTick>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	693b      	ldr	r3, [r7, #16]
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d901      	bls.n	8005f02 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005efe:	2303      	movs	r3, #3
 8005f00:	e106      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f02:	4b85      	ldr	r3, [pc, #532]	; (8006118 <HAL_RCC_OscConfig+0x4e4>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d0f0      	beq.n	8005ef0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d106      	bne.n	8005f24 <HAL_RCC_OscConfig+0x2f0>
 8005f16:	4b81      	ldr	r3, [pc, #516]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f1a:	4a80      	ldr	r2, [pc, #512]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005f1c:	f043 0301 	orr.w	r3, r3, #1
 8005f20:	6713      	str	r3, [r2, #112]	; 0x70
 8005f22:	e01c      	b.n	8005f5e <HAL_RCC_OscConfig+0x32a>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	2b05      	cmp	r3, #5
 8005f2a:	d10c      	bne.n	8005f46 <HAL_RCC_OscConfig+0x312>
 8005f2c:	4b7b      	ldr	r3, [pc, #492]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f30:	4a7a      	ldr	r2, [pc, #488]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005f32:	f043 0304 	orr.w	r3, r3, #4
 8005f36:	6713      	str	r3, [r2, #112]	; 0x70
 8005f38:	4b78      	ldr	r3, [pc, #480]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f3c:	4a77      	ldr	r2, [pc, #476]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005f3e:	f043 0301 	orr.w	r3, r3, #1
 8005f42:	6713      	str	r3, [r2, #112]	; 0x70
 8005f44:	e00b      	b.n	8005f5e <HAL_RCC_OscConfig+0x32a>
 8005f46:	4b75      	ldr	r3, [pc, #468]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f4a:	4a74      	ldr	r2, [pc, #464]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005f4c:	f023 0301 	bic.w	r3, r3, #1
 8005f50:	6713      	str	r3, [r2, #112]	; 0x70
 8005f52:	4b72      	ldr	r3, [pc, #456]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f56:	4a71      	ldr	r2, [pc, #452]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005f58:	f023 0304 	bic.w	r3, r3, #4
 8005f5c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d015      	beq.n	8005f92 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f66:	f7fc fce9 	bl	800293c <HAL_GetTick>
 8005f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f6c:	e00a      	b.n	8005f84 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f6e:	f7fc fce5 	bl	800293c <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d901      	bls.n	8005f84 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005f80:	2303      	movs	r3, #3
 8005f82:	e0c5      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f84:	4b65      	ldr	r3, [pc, #404]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f88:	f003 0302 	and.w	r3, r3, #2
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d0ee      	beq.n	8005f6e <HAL_RCC_OscConfig+0x33a>
 8005f90:	e014      	b.n	8005fbc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f92:	f7fc fcd3 	bl	800293c <HAL_GetTick>
 8005f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f98:	e00a      	b.n	8005fb0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f9a:	f7fc fccf 	bl	800293c <HAL_GetTick>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	1ad3      	subs	r3, r2, r3
 8005fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d901      	bls.n	8005fb0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005fac:	2303      	movs	r3, #3
 8005fae:	e0af      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fb0:	4b5a      	ldr	r3, [pc, #360]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005fb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fb4:	f003 0302 	and.w	r3, r3, #2
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1ee      	bne.n	8005f9a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005fbc:	7dfb      	ldrb	r3, [r7, #23]
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d105      	bne.n	8005fce <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fc2:	4b56      	ldr	r3, [pc, #344]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc6:	4a55      	ldr	r2, [pc, #340]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005fc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fcc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	699b      	ldr	r3, [r3, #24]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f000 809b 	beq.w	800610e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fd8:	4b50      	ldr	r3, [pc, #320]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f003 030c 	and.w	r3, r3, #12
 8005fe0:	2b08      	cmp	r3, #8
 8005fe2:	d05c      	beq.n	800609e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	699b      	ldr	r3, [r3, #24]
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d141      	bne.n	8006070 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fec:	4b4c      	ldr	r3, [pc, #304]	; (8006120 <HAL_RCC_OscConfig+0x4ec>)
 8005fee:	2200      	movs	r2, #0
 8005ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ff2:	f7fc fca3 	bl	800293c <HAL_GetTick>
 8005ff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ff8:	e008      	b.n	800600c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ffa:	f7fc fc9f 	bl	800293c <HAL_GetTick>
 8005ffe:	4602      	mov	r2, r0
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	1ad3      	subs	r3, r2, r3
 8006004:	2b02      	cmp	r3, #2
 8006006:	d901      	bls.n	800600c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006008:	2303      	movs	r3, #3
 800600a:	e081      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800600c:	4b43      	ldr	r3, [pc, #268]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006014:	2b00      	cmp	r3, #0
 8006016:	d1f0      	bne.n	8005ffa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	69da      	ldr	r2, [r3, #28]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a1b      	ldr	r3, [r3, #32]
 8006020:	431a      	orrs	r2, r3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006026:	019b      	lsls	r3, r3, #6
 8006028:	431a      	orrs	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800602e:	085b      	lsrs	r3, r3, #1
 8006030:	3b01      	subs	r3, #1
 8006032:	041b      	lsls	r3, r3, #16
 8006034:	431a      	orrs	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800603a:	061b      	lsls	r3, r3, #24
 800603c:	4937      	ldr	r1, [pc, #220]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 800603e:	4313      	orrs	r3, r2
 8006040:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006042:	4b37      	ldr	r3, [pc, #220]	; (8006120 <HAL_RCC_OscConfig+0x4ec>)
 8006044:	2201      	movs	r2, #1
 8006046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006048:	f7fc fc78 	bl	800293c <HAL_GetTick>
 800604c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800604e:	e008      	b.n	8006062 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006050:	f7fc fc74 	bl	800293c <HAL_GetTick>
 8006054:	4602      	mov	r2, r0
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	2b02      	cmp	r3, #2
 800605c:	d901      	bls.n	8006062 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	e056      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006062:	4b2e      	ldr	r3, [pc, #184]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800606a:	2b00      	cmp	r3, #0
 800606c:	d0f0      	beq.n	8006050 <HAL_RCC_OscConfig+0x41c>
 800606e:	e04e      	b.n	800610e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006070:	4b2b      	ldr	r3, [pc, #172]	; (8006120 <HAL_RCC_OscConfig+0x4ec>)
 8006072:	2200      	movs	r2, #0
 8006074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006076:	f7fc fc61 	bl	800293c <HAL_GetTick>
 800607a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800607c:	e008      	b.n	8006090 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800607e:	f7fc fc5d 	bl	800293c <HAL_GetTick>
 8006082:	4602      	mov	r2, r0
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	1ad3      	subs	r3, r2, r3
 8006088:	2b02      	cmp	r3, #2
 800608a:	d901      	bls.n	8006090 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800608c:	2303      	movs	r3, #3
 800608e:	e03f      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006090:	4b22      	ldr	r3, [pc, #136]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d1f0      	bne.n	800607e <HAL_RCC_OscConfig+0x44a>
 800609c:	e037      	b.n	800610e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d101      	bne.n	80060aa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e032      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060aa:	4b1c      	ldr	r3, [pc, #112]	; (800611c <HAL_RCC_OscConfig+0x4e8>)
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	699b      	ldr	r3, [r3, #24]
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d028      	beq.n	800610a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d121      	bne.n	800610a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d11a      	bne.n	800610a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060d4:	68fa      	ldr	r2, [r7, #12]
 80060d6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80060da:	4013      	ands	r3, r2
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80060e0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d111      	bne.n	800610a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f0:	085b      	lsrs	r3, r3, #1
 80060f2:	3b01      	subs	r3, #1
 80060f4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d107      	bne.n	800610a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006104:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006106:	429a      	cmp	r2, r3
 8006108:	d001      	beq.n	800610e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e000      	b.n	8006110 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	3718      	adds	r7, #24
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	40007000 	.word	0x40007000
 800611c:	40023800 	.word	0x40023800
 8006120:	42470060 	.word	0x42470060

08006124 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
 800612c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d101      	bne.n	8006138 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	e0cc      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006138:	4b68      	ldr	r3, [pc, #416]	; (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0307 	and.w	r3, r3, #7
 8006140:	683a      	ldr	r2, [r7, #0]
 8006142:	429a      	cmp	r2, r3
 8006144:	d90c      	bls.n	8006160 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006146:	4b65      	ldr	r3, [pc, #404]	; (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 8006148:	683a      	ldr	r2, [r7, #0]
 800614a:	b2d2      	uxtb	r2, r2
 800614c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800614e:	4b63      	ldr	r3, [pc, #396]	; (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0307 	and.w	r3, r3, #7
 8006156:	683a      	ldr	r2, [r7, #0]
 8006158:	429a      	cmp	r2, r3
 800615a:	d001      	beq.n	8006160 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e0b8      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 0302 	and.w	r3, r3, #2
 8006168:	2b00      	cmp	r3, #0
 800616a:	d020      	beq.n	80061ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 0304 	and.w	r3, r3, #4
 8006174:	2b00      	cmp	r3, #0
 8006176:	d005      	beq.n	8006184 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006178:	4b59      	ldr	r3, [pc, #356]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	4a58      	ldr	r2, [pc, #352]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 800617e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006182:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0308 	and.w	r3, r3, #8
 800618c:	2b00      	cmp	r3, #0
 800618e:	d005      	beq.n	800619c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006190:	4b53      	ldr	r3, [pc, #332]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	4a52      	ldr	r2, [pc, #328]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006196:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800619a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800619c:	4b50      	ldr	r3, [pc, #320]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	494d      	ldr	r1, [pc, #308]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80061aa:	4313      	orrs	r3, r2
 80061ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 0301 	and.w	r3, r3, #1
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d044      	beq.n	8006244 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d107      	bne.n	80061d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061c2:	4b47      	ldr	r3, [pc, #284]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d119      	bne.n	8006202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	e07f      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d003      	beq.n	80061e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061de:	2b03      	cmp	r3, #3
 80061e0:	d107      	bne.n	80061f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061e2:	4b3f      	ldr	r3, [pc, #252]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d109      	bne.n	8006202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e06f      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061f2:	4b3b      	ldr	r3, [pc, #236]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 0302 	and.w	r3, r3, #2
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d101      	bne.n	8006202 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e067      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006202:	4b37      	ldr	r3, [pc, #220]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f023 0203 	bic.w	r2, r3, #3
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	4934      	ldr	r1, [pc, #208]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006210:	4313      	orrs	r3, r2
 8006212:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006214:	f7fc fb92 	bl	800293c <HAL_GetTick>
 8006218:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800621a:	e00a      	b.n	8006232 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800621c:	f7fc fb8e 	bl	800293c <HAL_GetTick>
 8006220:	4602      	mov	r2, r0
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	f241 3288 	movw	r2, #5000	; 0x1388
 800622a:	4293      	cmp	r3, r2
 800622c:	d901      	bls.n	8006232 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e04f      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006232:	4b2b      	ldr	r3, [pc, #172]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f003 020c 	and.w	r2, r3, #12
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	429a      	cmp	r2, r3
 8006242:	d1eb      	bne.n	800621c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006244:	4b25      	ldr	r3, [pc, #148]	; (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 0307 	and.w	r3, r3, #7
 800624c:	683a      	ldr	r2, [r7, #0]
 800624e:	429a      	cmp	r2, r3
 8006250:	d20c      	bcs.n	800626c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006252:	4b22      	ldr	r3, [pc, #136]	; (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 8006254:	683a      	ldr	r2, [r7, #0]
 8006256:	b2d2      	uxtb	r2, r2
 8006258:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800625a:	4b20      	ldr	r3, [pc, #128]	; (80062dc <HAL_RCC_ClockConfig+0x1b8>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 0307 	and.w	r3, r3, #7
 8006262:	683a      	ldr	r2, [r7, #0]
 8006264:	429a      	cmp	r2, r3
 8006266:	d001      	beq.n	800626c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e032      	b.n	80062d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0304 	and.w	r3, r3, #4
 8006274:	2b00      	cmp	r3, #0
 8006276:	d008      	beq.n	800628a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006278:	4b19      	ldr	r3, [pc, #100]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	4916      	ldr	r1, [pc, #88]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006286:	4313      	orrs	r3, r2
 8006288:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0308 	and.w	r3, r3, #8
 8006292:	2b00      	cmp	r3, #0
 8006294:	d009      	beq.n	80062aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006296:	4b12      	ldr	r3, [pc, #72]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	00db      	lsls	r3, r3, #3
 80062a4:	490e      	ldr	r1, [pc, #56]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062a6:	4313      	orrs	r3, r2
 80062a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80062aa:	f000 f821 	bl	80062f0 <HAL_RCC_GetSysClockFreq>
 80062ae:	4602      	mov	r2, r0
 80062b0:	4b0b      	ldr	r3, [pc, #44]	; (80062e0 <HAL_RCC_ClockConfig+0x1bc>)
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	091b      	lsrs	r3, r3, #4
 80062b6:	f003 030f 	and.w	r3, r3, #15
 80062ba:	490a      	ldr	r1, [pc, #40]	; (80062e4 <HAL_RCC_ClockConfig+0x1c0>)
 80062bc:	5ccb      	ldrb	r3, [r1, r3]
 80062be:	fa22 f303 	lsr.w	r3, r2, r3
 80062c2:	4a09      	ldr	r2, [pc, #36]	; (80062e8 <HAL_RCC_ClockConfig+0x1c4>)
 80062c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80062c6:	4b09      	ldr	r3, [pc, #36]	; (80062ec <HAL_RCC_ClockConfig+0x1c8>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4618      	mov	r0, r3
 80062cc:	f7fc f8c0 	bl	8002450 <HAL_InitTick>

  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	40023c00 	.word	0x40023c00
 80062e0:	40023800 	.word	0x40023800
 80062e4:	0801ddd4 	.word	0x0801ddd4
 80062e8:	20000000 	.word	0x20000000
 80062ec:	20000004 	.word	0x20000004

080062f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80062f4:	b084      	sub	sp, #16
 80062f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80062f8:	2300      	movs	r3, #0
 80062fa:	607b      	str	r3, [r7, #4]
 80062fc:	2300      	movs	r3, #0
 80062fe:	60fb      	str	r3, [r7, #12]
 8006300:	2300      	movs	r3, #0
 8006302:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006304:	2300      	movs	r3, #0
 8006306:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006308:	4b67      	ldr	r3, [pc, #412]	; (80064a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	f003 030c 	and.w	r3, r3, #12
 8006310:	2b08      	cmp	r3, #8
 8006312:	d00d      	beq.n	8006330 <HAL_RCC_GetSysClockFreq+0x40>
 8006314:	2b08      	cmp	r3, #8
 8006316:	f200 80bd 	bhi.w	8006494 <HAL_RCC_GetSysClockFreq+0x1a4>
 800631a:	2b00      	cmp	r3, #0
 800631c:	d002      	beq.n	8006324 <HAL_RCC_GetSysClockFreq+0x34>
 800631e:	2b04      	cmp	r3, #4
 8006320:	d003      	beq.n	800632a <HAL_RCC_GetSysClockFreq+0x3a>
 8006322:	e0b7      	b.n	8006494 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006324:	4b61      	ldr	r3, [pc, #388]	; (80064ac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006326:	60bb      	str	r3, [r7, #8]
       break;
 8006328:	e0b7      	b.n	800649a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800632a:	4b61      	ldr	r3, [pc, #388]	; (80064b0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800632c:	60bb      	str	r3, [r7, #8]
      break;
 800632e:	e0b4      	b.n	800649a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006330:	4b5d      	ldr	r3, [pc, #372]	; (80064a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006338:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800633a:	4b5b      	ldr	r3, [pc, #364]	; (80064a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006342:	2b00      	cmp	r3, #0
 8006344:	d04d      	beq.n	80063e2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006346:	4b58      	ldr	r3, [pc, #352]	; (80064a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	099b      	lsrs	r3, r3, #6
 800634c:	461a      	mov	r2, r3
 800634e:	f04f 0300 	mov.w	r3, #0
 8006352:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006356:	f04f 0100 	mov.w	r1, #0
 800635a:	ea02 0800 	and.w	r8, r2, r0
 800635e:	ea03 0901 	and.w	r9, r3, r1
 8006362:	4640      	mov	r0, r8
 8006364:	4649      	mov	r1, r9
 8006366:	f04f 0200 	mov.w	r2, #0
 800636a:	f04f 0300 	mov.w	r3, #0
 800636e:	014b      	lsls	r3, r1, #5
 8006370:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006374:	0142      	lsls	r2, r0, #5
 8006376:	4610      	mov	r0, r2
 8006378:	4619      	mov	r1, r3
 800637a:	ebb0 0008 	subs.w	r0, r0, r8
 800637e:	eb61 0109 	sbc.w	r1, r1, r9
 8006382:	f04f 0200 	mov.w	r2, #0
 8006386:	f04f 0300 	mov.w	r3, #0
 800638a:	018b      	lsls	r3, r1, #6
 800638c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006390:	0182      	lsls	r2, r0, #6
 8006392:	1a12      	subs	r2, r2, r0
 8006394:	eb63 0301 	sbc.w	r3, r3, r1
 8006398:	f04f 0000 	mov.w	r0, #0
 800639c:	f04f 0100 	mov.w	r1, #0
 80063a0:	00d9      	lsls	r1, r3, #3
 80063a2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80063a6:	00d0      	lsls	r0, r2, #3
 80063a8:	4602      	mov	r2, r0
 80063aa:	460b      	mov	r3, r1
 80063ac:	eb12 0208 	adds.w	r2, r2, r8
 80063b0:	eb43 0309 	adc.w	r3, r3, r9
 80063b4:	f04f 0000 	mov.w	r0, #0
 80063b8:	f04f 0100 	mov.w	r1, #0
 80063bc:	0259      	lsls	r1, r3, #9
 80063be:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80063c2:	0250      	lsls	r0, r2, #9
 80063c4:	4602      	mov	r2, r0
 80063c6:	460b      	mov	r3, r1
 80063c8:	4610      	mov	r0, r2
 80063ca:	4619      	mov	r1, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	461a      	mov	r2, r3
 80063d0:	f04f 0300 	mov.w	r3, #0
 80063d4:	f7fa fc38 	bl	8000c48 <__aeabi_uldivmod>
 80063d8:	4602      	mov	r2, r0
 80063da:	460b      	mov	r3, r1
 80063dc:	4613      	mov	r3, r2
 80063de:	60fb      	str	r3, [r7, #12]
 80063e0:	e04a      	b.n	8006478 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063e2:	4b31      	ldr	r3, [pc, #196]	; (80064a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	099b      	lsrs	r3, r3, #6
 80063e8:	461a      	mov	r2, r3
 80063ea:	f04f 0300 	mov.w	r3, #0
 80063ee:	f240 10ff 	movw	r0, #511	; 0x1ff
 80063f2:	f04f 0100 	mov.w	r1, #0
 80063f6:	ea02 0400 	and.w	r4, r2, r0
 80063fa:	ea03 0501 	and.w	r5, r3, r1
 80063fe:	4620      	mov	r0, r4
 8006400:	4629      	mov	r1, r5
 8006402:	f04f 0200 	mov.w	r2, #0
 8006406:	f04f 0300 	mov.w	r3, #0
 800640a:	014b      	lsls	r3, r1, #5
 800640c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006410:	0142      	lsls	r2, r0, #5
 8006412:	4610      	mov	r0, r2
 8006414:	4619      	mov	r1, r3
 8006416:	1b00      	subs	r0, r0, r4
 8006418:	eb61 0105 	sbc.w	r1, r1, r5
 800641c:	f04f 0200 	mov.w	r2, #0
 8006420:	f04f 0300 	mov.w	r3, #0
 8006424:	018b      	lsls	r3, r1, #6
 8006426:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800642a:	0182      	lsls	r2, r0, #6
 800642c:	1a12      	subs	r2, r2, r0
 800642e:	eb63 0301 	sbc.w	r3, r3, r1
 8006432:	f04f 0000 	mov.w	r0, #0
 8006436:	f04f 0100 	mov.w	r1, #0
 800643a:	00d9      	lsls	r1, r3, #3
 800643c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006440:	00d0      	lsls	r0, r2, #3
 8006442:	4602      	mov	r2, r0
 8006444:	460b      	mov	r3, r1
 8006446:	1912      	adds	r2, r2, r4
 8006448:	eb45 0303 	adc.w	r3, r5, r3
 800644c:	f04f 0000 	mov.w	r0, #0
 8006450:	f04f 0100 	mov.w	r1, #0
 8006454:	0299      	lsls	r1, r3, #10
 8006456:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800645a:	0290      	lsls	r0, r2, #10
 800645c:	4602      	mov	r2, r0
 800645e:	460b      	mov	r3, r1
 8006460:	4610      	mov	r0, r2
 8006462:	4619      	mov	r1, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	461a      	mov	r2, r3
 8006468:	f04f 0300 	mov.w	r3, #0
 800646c:	f7fa fbec 	bl	8000c48 <__aeabi_uldivmod>
 8006470:	4602      	mov	r2, r0
 8006472:	460b      	mov	r3, r1
 8006474:	4613      	mov	r3, r2
 8006476:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006478:	4b0b      	ldr	r3, [pc, #44]	; (80064a8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	0c1b      	lsrs	r3, r3, #16
 800647e:	f003 0303 	and.w	r3, r3, #3
 8006482:	3301      	adds	r3, #1
 8006484:	005b      	lsls	r3, r3, #1
 8006486:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006490:	60bb      	str	r3, [r7, #8]
      break;
 8006492:	e002      	b.n	800649a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006494:	4b05      	ldr	r3, [pc, #20]	; (80064ac <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006496:	60bb      	str	r3, [r7, #8]
      break;
 8006498:	bf00      	nop
    }
  }
  return sysclockfreq;
 800649a:	68bb      	ldr	r3, [r7, #8]
}
 800649c:	4618      	mov	r0, r3
 800649e:	3710      	adds	r7, #16
 80064a0:	46bd      	mov	sp, r7
 80064a2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80064a6:	bf00      	nop
 80064a8:	40023800 	.word	0x40023800
 80064ac:	00f42400 	.word	0x00f42400
 80064b0:	007a1200 	.word	0x007a1200

080064b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064b4:	b480      	push	{r7}
 80064b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064b8:	4b03      	ldr	r3, [pc, #12]	; (80064c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80064ba:	681b      	ldr	r3, [r3, #0]
}
 80064bc:	4618      	mov	r0, r3
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
 80064c6:	bf00      	nop
 80064c8:	20000000 	.word	0x20000000

080064cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80064d0:	f7ff fff0 	bl	80064b4 <HAL_RCC_GetHCLKFreq>
 80064d4:	4602      	mov	r2, r0
 80064d6:	4b05      	ldr	r3, [pc, #20]	; (80064ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	0a9b      	lsrs	r3, r3, #10
 80064dc:	f003 0307 	and.w	r3, r3, #7
 80064e0:	4903      	ldr	r1, [pc, #12]	; (80064f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064e2:	5ccb      	ldrb	r3, [r1, r3]
 80064e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	40023800 	.word	0x40023800
 80064f0:	0801dde4 	.word	0x0801dde4

080064f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80064f8:	f7ff ffdc 	bl	80064b4 <HAL_RCC_GetHCLKFreq>
 80064fc:	4602      	mov	r2, r0
 80064fe:	4b05      	ldr	r3, [pc, #20]	; (8006514 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006500:	689b      	ldr	r3, [r3, #8]
 8006502:	0b5b      	lsrs	r3, r3, #13
 8006504:	f003 0307 	and.w	r3, r3, #7
 8006508:	4903      	ldr	r1, [pc, #12]	; (8006518 <HAL_RCC_GetPCLK2Freq+0x24>)
 800650a:	5ccb      	ldrb	r3, [r1, r3]
 800650c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006510:	4618      	mov	r0, r3
 8006512:	bd80      	pop	{r7, pc}
 8006514:	40023800 	.word	0x40023800
 8006518:	0801dde4 	.word	0x0801dde4

0800651c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800651c:	b480      	push	{r7}
 800651e:	b083      	sub	sp, #12
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	220f      	movs	r2, #15
 800652a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800652c:	4b12      	ldr	r3, [pc, #72]	; (8006578 <HAL_RCC_GetClockConfig+0x5c>)
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	f003 0203 	and.w	r2, r3, #3
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006538:	4b0f      	ldr	r3, [pc, #60]	; (8006578 <HAL_RCC_GetClockConfig+0x5c>)
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006544:	4b0c      	ldr	r3, [pc, #48]	; (8006578 <HAL_RCC_GetClockConfig+0x5c>)
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006550:	4b09      	ldr	r3, [pc, #36]	; (8006578 <HAL_RCC_GetClockConfig+0x5c>)
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	08db      	lsrs	r3, r3, #3
 8006556:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800655e:	4b07      	ldr	r3, [pc, #28]	; (800657c <HAL_RCC_GetClockConfig+0x60>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f003 0207 	and.w	r2, r3, #7
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	601a      	str	r2, [r3, #0]
}
 800656a:	bf00      	nop
 800656c:	370c      	adds	r7, #12
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop
 8006578:	40023800 	.word	0x40023800
 800657c:	40023c00 	.word	0x40023c00

08006580 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b082      	sub	sp, #8
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d101      	bne.n	8006592 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e07b      	b.n	800668a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006596:	2b00      	cmp	r3, #0
 8006598:	d108      	bne.n	80065ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065a2:	d009      	beq.n	80065b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	61da      	str	r2, [r3, #28]
 80065aa:	e005      	b.n	80065b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d106      	bne.n	80065d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f7fb fb7c 	bl	8001cd0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2202      	movs	r2, #2
 80065dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006600:	431a      	orrs	r2, r3
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	68db      	ldr	r3, [r3, #12]
 8006606:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800660a:	431a      	orrs	r2, r3
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	f003 0302 	and.w	r3, r3, #2
 8006614:	431a      	orrs	r2, r3
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	695b      	ldr	r3, [r3, #20]
 800661a:	f003 0301 	and.w	r3, r3, #1
 800661e:	431a      	orrs	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006628:	431a      	orrs	r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006632:	431a      	orrs	r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6a1b      	ldr	r3, [r3, #32]
 8006638:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800663c:	ea42 0103 	orr.w	r1, r2, r3
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006644:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	430a      	orrs	r2, r1
 800664e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	699b      	ldr	r3, [r3, #24]
 8006654:	0c1b      	lsrs	r3, r3, #16
 8006656:	f003 0104 	and.w	r1, r3, #4
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665e:	f003 0210 	and.w	r2, r3, #16
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	430a      	orrs	r2, r1
 8006668:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	69da      	ldr	r2, [r3, #28]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006678:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3708      	adds	r7, #8
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b082      	sub	sp, #8
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d101      	bne.n	80066a4 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e01a      	b.n	80066da <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2202      	movs	r2, #2
 80066a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066ba:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f7fb fc87 	bl	8001fd0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80066d8:	2300      	movs	r3, #0
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3708      	adds	r7, #8
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}

080066e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066e2:	b580      	push	{r7, lr}
 80066e4:	b088      	sub	sp, #32
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	60f8      	str	r0, [r7, #12]
 80066ea:	60b9      	str	r1, [r7, #8]
 80066ec:	603b      	str	r3, [r7, #0]
 80066ee:	4613      	mov	r3, r2
 80066f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80066f2:	2300      	movs	r3, #0
 80066f4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d101      	bne.n	8006704 <HAL_SPI_Transmit+0x22>
 8006700:	2302      	movs	r3, #2
 8006702:	e126      	b.n	8006952 <HAL_SPI_Transmit+0x270>
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800670c:	f7fc f916 	bl	800293c <HAL_GetTick>
 8006710:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006712:	88fb      	ldrh	r3, [r7, #6]
 8006714:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800671c:	b2db      	uxtb	r3, r3
 800671e:	2b01      	cmp	r3, #1
 8006720:	d002      	beq.n	8006728 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006722:	2302      	movs	r3, #2
 8006724:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006726:	e10b      	b.n	8006940 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d002      	beq.n	8006734 <HAL_SPI_Transmit+0x52>
 800672e:	88fb      	ldrh	r3, [r7, #6]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d102      	bne.n	800673a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006738:	e102      	b.n	8006940 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2203      	movs	r2, #3
 800673e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2200      	movs	r2, #0
 8006746:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	68ba      	ldr	r2, [r7, #8]
 800674c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	88fa      	ldrh	r2, [r7, #6]
 8006752:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	88fa      	ldrh	r2, [r7, #6]
 8006758:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2200      	movs	r2, #0
 800675e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2200      	movs	r2, #0
 8006770:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2200      	movs	r2, #0
 8006776:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006780:	d10f      	bne.n	80067a2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006790:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ac:	2b40      	cmp	r3, #64	; 0x40
 80067ae:	d007      	beq.n	80067c0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80067be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067c8:	d14b      	bne.n	8006862 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d002      	beq.n	80067d8 <HAL_SPI_Transmit+0xf6>
 80067d2:	8afb      	ldrh	r3, [r7, #22]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d13e      	bne.n	8006856 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067dc:	881a      	ldrh	r2, [r3, #0]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e8:	1c9a      	adds	r2, r3, #2
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	3b01      	subs	r3, #1
 80067f6:	b29a      	uxth	r2, r3
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80067fc:	e02b      	b.n	8006856 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	f003 0302 	and.w	r3, r3, #2
 8006808:	2b02      	cmp	r3, #2
 800680a:	d112      	bne.n	8006832 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006810:	881a      	ldrh	r2, [r3, #0]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800681c:	1c9a      	adds	r2, r3, #2
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006826:	b29b      	uxth	r3, r3
 8006828:	3b01      	subs	r3, #1
 800682a:	b29a      	uxth	r2, r3
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006830:	e011      	b.n	8006856 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006832:	f7fc f883 	bl	800293c <HAL_GetTick>
 8006836:	4602      	mov	r2, r0
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	683a      	ldr	r2, [r7, #0]
 800683e:	429a      	cmp	r2, r3
 8006840:	d803      	bhi.n	800684a <HAL_SPI_Transmit+0x168>
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006848:	d102      	bne.n	8006850 <HAL_SPI_Transmit+0x16e>
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d102      	bne.n	8006856 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006850:	2303      	movs	r3, #3
 8006852:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006854:	e074      	b.n	8006940 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800685a:	b29b      	uxth	r3, r3
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1ce      	bne.n	80067fe <HAL_SPI_Transmit+0x11c>
 8006860:	e04c      	b.n	80068fc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d002      	beq.n	8006870 <HAL_SPI_Transmit+0x18e>
 800686a:	8afb      	ldrh	r3, [r7, #22]
 800686c:	2b01      	cmp	r3, #1
 800686e:	d140      	bne.n	80068f2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	330c      	adds	r3, #12
 800687a:	7812      	ldrb	r2, [r2, #0]
 800687c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006882:	1c5a      	adds	r2, r3, #1
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800688c:	b29b      	uxth	r3, r3
 800688e:	3b01      	subs	r3, #1
 8006890:	b29a      	uxth	r2, r3
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006896:	e02c      	b.n	80068f2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	f003 0302 	and.w	r3, r3, #2
 80068a2:	2b02      	cmp	r3, #2
 80068a4:	d113      	bne.n	80068ce <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	330c      	adds	r3, #12
 80068b0:	7812      	ldrb	r2, [r2, #0]
 80068b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068b8:	1c5a      	adds	r2, r3, #1
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	3b01      	subs	r3, #1
 80068c6:	b29a      	uxth	r2, r3
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	86da      	strh	r2, [r3, #54]	; 0x36
 80068cc:	e011      	b.n	80068f2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068ce:	f7fc f835 	bl	800293c <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	683a      	ldr	r2, [r7, #0]
 80068da:	429a      	cmp	r2, r3
 80068dc:	d803      	bhi.n	80068e6 <HAL_SPI_Transmit+0x204>
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e4:	d102      	bne.n	80068ec <HAL_SPI_Transmit+0x20a>
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d102      	bne.n	80068f2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	77fb      	strb	r3, [r7, #31]
          goto error;
 80068f0:	e026      	b.n	8006940 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d1cd      	bne.n	8006898 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068fc:	69ba      	ldr	r2, [r7, #24]
 80068fe:	6839      	ldr	r1, [r7, #0]
 8006900:	68f8      	ldr	r0, [r7, #12]
 8006902:	f000 fec9 	bl	8007698 <SPI_EndRxTxTransaction>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d002      	beq.n	8006912 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2220      	movs	r2, #32
 8006910:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d10a      	bne.n	8006930 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800691a:	2300      	movs	r3, #0
 800691c:	613b      	str	r3, [r7, #16]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	613b      	str	r3, [r7, #16]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	613b      	str	r3, [r7, #16]
 800692e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006934:	2b00      	cmp	r3, #0
 8006936:	d002      	beq.n	800693e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	77fb      	strb	r3, [r7, #31]
 800693c:	e000      	b.n	8006940 <HAL_SPI_Transmit+0x25e>
  }

error:
 800693e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006950:	7ffb      	ldrb	r3, [r7, #31]
}
 8006952:	4618      	mov	r0, r3
 8006954:	3720      	adds	r7, #32
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800695a:	b580      	push	{r7, lr}
 800695c:	b08c      	sub	sp, #48	; 0x30
 800695e:	af00      	add	r7, sp, #0
 8006960:	60f8      	str	r0, [r7, #12]
 8006962:	60b9      	str	r1, [r7, #8]
 8006964:	607a      	str	r2, [r7, #4]
 8006966:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006968:	2301      	movs	r3, #1
 800696a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800696c:	2300      	movs	r3, #0
 800696e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006978:	2b01      	cmp	r3, #1
 800697a:	d101      	bne.n	8006980 <HAL_SPI_TransmitReceive+0x26>
 800697c:	2302      	movs	r3, #2
 800697e:	e18a      	b.n	8006c96 <HAL_SPI_TransmitReceive+0x33c>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2201      	movs	r2, #1
 8006984:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006988:	f7fb ffd8 	bl	800293c <HAL_GetTick>
 800698c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006994:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800699e:	887b      	ldrh	r3, [r7, #2]
 80069a0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80069a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d00f      	beq.n	80069ca <HAL_SPI_TransmitReceive+0x70>
 80069aa:	69fb      	ldr	r3, [r7, #28]
 80069ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069b0:	d107      	bne.n	80069c2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d103      	bne.n	80069c2 <HAL_SPI_TransmitReceive+0x68>
 80069ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80069be:	2b04      	cmp	r3, #4
 80069c0:	d003      	beq.n	80069ca <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80069c2:	2302      	movs	r3, #2
 80069c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80069c8:	e15b      	b.n	8006c82 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d005      	beq.n	80069dc <HAL_SPI_TransmitReceive+0x82>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d002      	beq.n	80069dc <HAL_SPI_TransmitReceive+0x82>
 80069d6:	887b      	ldrh	r3, [r7, #2]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d103      	bne.n	80069e4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80069e2:	e14e      	b.n	8006c82 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	2b04      	cmp	r3, #4
 80069ee:	d003      	beq.n	80069f8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2205      	movs	r2, #5
 80069f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2200      	movs	r2, #0
 80069fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	887a      	ldrh	r2, [r7, #2]
 8006a08:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	887a      	ldrh	r2, [r7, #2]
 8006a0e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	68ba      	ldr	r2, [r7, #8]
 8006a14:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	887a      	ldrh	r2, [r7, #2]
 8006a1a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	887a      	ldrh	r2, [r7, #2]
 8006a20:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2200      	movs	r2, #0
 8006a26:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a38:	2b40      	cmp	r3, #64	; 0x40
 8006a3a:	d007      	beq.n	8006a4c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a54:	d178      	bne.n	8006b48 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d002      	beq.n	8006a64 <HAL_SPI_TransmitReceive+0x10a>
 8006a5e:	8b7b      	ldrh	r3, [r7, #26]
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d166      	bne.n	8006b32 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a68:	881a      	ldrh	r2, [r3, #0]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a74:	1c9a      	adds	r2, r3, #2
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	3b01      	subs	r3, #1
 8006a82:	b29a      	uxth	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a88:	e053      	b.n	8006b32 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	f003 0302 	and.w	r3, r3, #2
 8006a94:	2b02      	cmp	r3, #2
 8006a96:	d11b      	bne.n	8006ad0 <HAL_SPI_TransmitReceive+0x176>
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d016      	beq.n	8006ad0 <HAL_SPI_TransmitReceive+0x176>
 8006aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa4:	2b01      	cmp	r3, #1
 8006aa6:	d113      	bne.n	8006ad0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aac:	881a      	ldrh	r2, [r3, #0]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ab8:	1c9a      	adds	r2, r3, #2
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006acc:	2300      	movs	r3, #0
 8006ace:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f003 0301 	and.w	r3, r3, #1
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d119      	bne.n	8006b12 <HAL_SPI_TransmitReceive+0x1b8>
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d014      	beq.n	8006b12 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	68da      	ldr	r2, [r3, #12]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af2:	b292      	uxth	r2, r2
 8006af4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006afa:	1c9a      	adds	r2, r3, #2
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	3b01      	subs	r3, #1
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006b12:	f7fb ff13 	bl	800293c <HAL_GetTick>
 8006b16:	4602      	mov	r2, r0
 8006b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1a:	1ad3      	subs	r3, r2, r3
 8006b1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d807      	bhi.n	8006b32 <HAL_SPI_TransmitReceive+0x1d8>
 8006b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b28:	d003      	beq.n	8006b32 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006b30:	e0a7      	b.n	8006c82 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d1a6      	bne.n	8006a8a <HAL_SPI_TransmitReceive+0x130>
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d1a1      	bne.n	8006a8a <HAL_SPI_TransmitReceive+0x130>
 8006b46:	e07c      	b.n	8006c42 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d002      	beq.n	8006b56 <HAL_SPI_TransmitReceive+0x1fc>
 8006b50:	8b7b      	ldrh	r3, [r7, #26]
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d16b      	bne.n	8006c2e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	330c      	adds	r3, #12
 8006b60:	7812      	ldrb	r2, [r2, #0]
 8006b62:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b68:	1c5a      	adds	r2, r3, #1
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	3b01      	subs	r3, #1
 8006b76:	b29a      	uxth	r2, r3
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b7c:	e057      	b.n	8006c2e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	f003 0302 	and.w	r3, r3, #2
 8006b88:	2b02      	cmp	r3, #2
 8006b8a:	d11c      	bne.n	8006bc6 <HAL_SPI_TransmitReceive+0x26c>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b90:	b29b      	uxth	r3, r3
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d017      	beq.n	8006bc6 <HAL_SPI_TransmitReceive+0x26c>
 8006b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d114      	bne.n	8006bc6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	330c      	adds	r3, #12
 8006ba6:	7812      	ldrb	r2, [r2, #0]
 8006ba8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bae:	1c5a      	adds	r2, r3, #1
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	b29a      	uxth	r2, r3
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	f003 0301 	and.w	r3, r3, #1
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d119      	bne.n	8006c08 <HAL_SPI_TransmitReceive+0x2ae>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d014      	beq.n	8006c08 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	68da      	ldr	r2, [r3, #12]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be8:	b2d2      	uxtb	r2, r2
 8006bea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bf0:	1c5a      	adds	r2, r3, #1
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	3b01      	subs	r3, #1
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c04:	2301      	movs	r3, #1
 8006c06:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c08:	f7fb fe98 	bl	800293c <HAL_GetTick>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d803      	bhi.n	8006c20 <HAL_SPI_TransmitReceive+0x2c6>
 8006c18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c1e:	d102      	bne.n	8006c26 <HAL_SPI_TransmitReceive+0x2cc>
 8006c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d103      	bne.n	8006c2e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006c2c:	e029      	b.n	8006c82 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1a2      	bne.n	8006b7e <HAL_SPI_TransmitReceive+0x224>
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d19d      	bne.n	8006b7e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c44:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006c46:	68f8      	ldr	r0, [r7, #12]
 8006c48:	f000 fd26 	bl	8007698 <SPI_EndRxTxTransaction>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d006      	beq.n	8006c60 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006c5e:	e010      	b.n	8006c82 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d10b      	bne.n	8006c80 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c68:	2300      	movs	r3, #0
 8006c6a:	617b      	str	r3, [r7, #20]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	617b      	str	r3, [r7, #20]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	617b      	str	r3, [r7, #20]
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	e000      	b.n	8006c82 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006c80:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2201      	movs	r2, #1
 8006c86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006c92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3730      	adds	r7, #48	; 0x30
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
	...

08006ca0 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b086      	sub	sp, #24
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	4613      	mov	r3, r2
 8006cac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d101      	bne.n	8006cc0 <HAL_SPI_Transmit_DMA+0x20>
 8006cbc:	2302      	movs	r3, #2
 8006cbe:	e09b      	b.n	8006df8 <HAL_SPI_Transmit_DMA+0x158>
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d002      	beq.n	8006cda <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8006cd4:	2302      	movs	r3, #2
 8006cd6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006cd8:	e089      	b.n	8006dee <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d002      	beq.n	8006ce6 <HAL_SPI_Transmit_DMA+0x46>
 8006ce0:	88fb      	ldrh	r3, [r7, #6]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d102      	bne.n	8006cec <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006cea:	e080      	b.n	8006dee <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2203      	movs	r2, #3
 8006cf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	68ba      	ldr	r2, [r7, #8]
 8006cfe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	88fa      	ldrh	r2, [r7, #6]
 8006d04:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	88fa      	ldrh	r2, [r7, #6]
 8006d0a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2200      	movs	r2, #0
 8006d16:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2200      	movs	r2, #0
 8006d22:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2200      	movs	r2, #0
 8006d28:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d32:	d10f      	bne.n	8006d54 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d42:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681a      	ldr	r2, [r3, #0]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d52:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d58:	4a29      	ldr	r2, [pc, #164]	; (8006e00 <HAL_SPI_Transmit_DMA+0x160>)
 8006d5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d60:	4a28      	ldr	r2, [pc, #160]	; (8006e04 <HAL_SPI_Transmit_DMA+0x164>)
 8006d62:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d68:	4a27      	ldr	r2, [pc, #156]	; (8006e08 <HAL_SPI_Transmit_DMA+0x168>)
 8006d6a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d70:	2200      	movs	r2, #0
 8006d72:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	330c      	adds	r3, #12
 8006d84:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d8a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006d8c:	f7fc fc41 	bl	8003612 <HAL_DMA_Start_IT>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d00c      	beq.n	8006db0 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d9a:	f043 0210 	orr.w	r2, r3, #16
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2201      	movs	r2, #1
 8006daa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006dae:	e01e      	b.n	8006dee <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dba:	2b40      	cmp	r3, #64	; 0x40
 8006dbc:	d007      	beq.n	8006dce <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006dcc:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	685a      	ldr	r2, [r3, #4]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f042 0220 	orr.w	r2, r2, #32
 8006ddc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	685a      	ldr	r2, [r3, #4]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f042 0202 	orr.w	r2, r2, #2
 8006dec:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2200      	movs	r2, #0
 8006df2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3718      	adds	r7, #24
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}
 8006e00:	08007429 	.word	0x08007429
 8006e04:	08007249 	.word	0x08007249
 8006e08:	0800747d 	.word	0x0800747d

08006e0c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b086      	sub	sp, #24
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	4613      	mov	r3, r2
 8006e18:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d110      	bne.n	8006e48 <HAL_SPI_Receive_DMA+0x3c>
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e2e:	d10b      	bne.n	8006e48 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2204      	movs	r2, #4
 8006e34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8006e38:	88fb      	ldrh	r3, [r7, #6]
 8006e3a:	68ba      	ldr	r2, [r7, #8]
 8006e3c:	68b9      	ldr	r1, [r7, #8]
 8006e3e:	68f8      	ldr	r0, [r7, #12]
 8006e40:	f000 f8ac 	bl	8006f9c <HAL_SPI_TransmitReceive_DMA>
 8006e44:	4603      	mov	r3, r0
 8006e46:	e09f      	b.n	8006f88 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d101      	bne.n	8006e56 <HAL_SPI_Receive_DMA+0x4a>
 8006e52:	2302      	movs	r3, #2
 8006e54:	e098      	b.n	8006f88 <HAL_SPI_Receive_DMA+0x17c>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2201      	movs	r2, #1
 8006e5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d002      	beq.n	8006e70 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8006e6a:	2302      	movs	r3, #2
 8006e6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006e6e:	e086      	b.n	8006f7e <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d002      	beq.n	8006e7c <HAL_SPI_Receive_DMA+0x70>
 8006e76:	88fb      	ldrh	r3, [r7, #6]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d102      	bne.n	8006e82 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006e80:	e07d      	b.n	8006f7e <HAL_SPI_Receive_DMA+0x172>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2204      	movs	r2, #4
 8006e86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	68ba      	ldr	r2, [r7, #8]
 8006e94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	88fa      	ldrh	r2, [r7, #6]
 8006e9a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	88fa      	ldrh	r2, [r7, #6]
 8006ea0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ec2:	d10f      	bne.n	8006ee4 <HAL_SPI_Receive_DMA+0xd8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ed2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006ee2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ee8:	4a29      	ldr	r2, [pc, #164]	; (8006f90 <HAL_SPI_Receive_DMA+0x184>)
 8006eea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ef0:	4a28      	ldr	r2, [pc, #160]	; (8006f94 <HAL_SPI_Receive_DMA+0x188>)
 8006ef2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ef8:	4a27      	ldr	r2, [pc, #156]	; (8006f98 <HAL_SPI_Receive_DMA+0x18c>)
 8006efa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f00:	2200      	movs	r2, #0
 8006f02:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	330c      	adds	r3, #12
 8006f0e:	4619      	mov	r1, r3
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f14:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f1a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006f1c:	f7fc fb79 	bl	8003612 <HAL_DMA_Start_IT>
 8006f20:	4603      	mov	r3, r0
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d00c      	beq.n	8006f40 <HAL_SPI_Receive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f2a:	f043 0210 	orr.w	r2, r3, #16
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006f3e:	e01e      	b.n	8006f7e <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f4a:	2b40      	cmp	r3, #64	; 0x40
 8006f4c:	d007      	beq.n	8006f5e <HAL_SPI_Receive_DMA+0x152>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f5c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f042 0220 	orr.w	r2, r2, #32
 8006f6c:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	685a      	ldr	r2, [r3, #4]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f042 0201 	orr.w	r2, r2, #1
 8006f7c:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2200      	movs	r2, #0
 8006f82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3718      	adds	r7, #24
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	08007445 	.word	0x08007445
 8006f94:	080072f1 	.word	0x080072f1
 8006f98:	0800747d 	.word	0x0800747d

08006f9c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b086      	sub	sp, #24
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	607a      	str	r2, [r7, #4]
 8006fa8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006faa:	2300      	movs	r3, #0
 8006fac:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d101      	bne.n	8006fbc <HAL_SPI_TransmitReceive_DMA+0x20>
 8006fb8:	2302      	movs	r3, #2
 8006fba:	e0e3      	b.n	8007184 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006fca:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006fd2:	7dbb      	ldrb	r3, [r7, #22]
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d00d      	beq.n	8006ff4 <HAL_SPI_TransmitReceive_DMA+0x58>
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fde:	d106      	bne.n	8006fee <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	689b      	ldr	r3, [r3, #8]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d102      	bne.n	8006fee <HAL_SPI_TransmitReceive_DMA+0x52>
 8006fe8:	7dbb      	ldrb	r3, [r7, #22]
 8006fea:	2b04      	cmp	r3, #4
 8006fec:	d002      	beq.n	8006ff4 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8006fee:	2302      	movs	r3, #2
 8006ff0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006ff2:	e0c2      	b.n	800717a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d005      	beq.n	8007006 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8007000:	887b      	ldrh	r3, [r7, #2]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d102      	bne.n	800700c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	75fb      	strb	r3, [r7, #23]
    goto error;
 800700a:	e0b6      	b.n	800717a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007012:	b2db      	uxtb	r3, r3
 8007014:	2b04      	cmp	r3, #4
 8007016:	d003      	beq.n	8007020 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2205      	movs	r2, #5
 800701c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2200      	movs	r2, #0
 8007024:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	68ba      	ldr	r2, [r7, #8]
 800702a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	887a      	ldrh	r2, [r7, #2]
 8007030:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	887a      	ldrh	r2, [r7, #2]
 8007036:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	887a      	ldrh	r2, [r7, #2]
 8007042:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	887a      	ldrh	r2, [r7, #2]
 8007048:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2200      	movs	r2, #0
 8007054:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800705c:	b2db      	uxtb	r3, r3
 800705e:	2b04      	cmp	r3, #4
 8007060:	d108      	bne.n	8007074 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007066:	4a49      	ldr	r2, [pc, #292]	; (800718c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8007068:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800706e:	4a48      	ldr	r2, [pc, #288]	; (8007190 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8007070:	63da      	str	r2, [r3, #60]	; 0x3c
 8007072:	e007      	b.n	8007084 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007078:	4a46      	ldr	r2, [pc, #280]	; (8007194 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 800707a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007080:	4a45      	ldr	r2, [pc, #276]	; (8007198 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8007082:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007088:	4a44      	ldr	r2, [pc, #272]	; (800719c <HAL_SPI_TransmitReceive_DMA+0x200>)
 800708a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007090:	2200      	movs	r2, #0
 8007092:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	330c      	adds	r3, #12
 800709e:	4619      	mov	r1, r3
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070aa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80070ac:	f7fc fab1 	bl	8003612 <HAL_DMA_Start_IT>
 80070b0:	4603      	mov	r3, r0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d00c      	beq.n	80070d0 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070ba:	f043 0210 	orr.w	r2, r3, #16
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80070ce:	e054      	b.n	800717a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	685a      	ldr	r2, [r3, #4]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f042 0201 	orr.w	r2, r2, #1
 80070de:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070e4:	2200      	movs	r2, #0
 80070e6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070ec:	2200      	movs	r2, #0
 80070ee:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070f4:	2200      	movs	r2, #0
 80070f6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070fc:	2200      	movs	r2, #0
 80070fe:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007108:	4619      	mov	r1, r3
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	330c      	adds	r3, #12
 8007110:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007116:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007118:	f7fc fa7b 	bl	8003612 <HAL_DMA_Start_IT>
 800711c:	4603      	mov	r3, r0
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00c      	beq.n	800713c <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007126:	f043 0210 	orr.w	r2, r3, #16
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2201      	movs	r2, #1
 8007136:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800713a:	e01e      	b.n	800717a <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007146:	2b40      	cmp	r3, #64	; 0x40
 8007148:	d007      	beq.n	800715a <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007158:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	685a      	ldr	r2, [r3, #4]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f042 0220 	orr.w	r2, r2, #32
 8007168:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	685a      	ldr	r2, [r3, #4]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f042 0202 	orr.w	r2, r2, #2
 8007178:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2200      	movs	r2, #0
 800717e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007182:	7dfb      	ldrb	r3, [r7, #23]
}
 8007184:	4618      	mov	r0, r3
 8007186:	3718      	adds	r7, #24
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}
 800718c:	08007445 	.word	0x08007445
 8007190:	080072f1 	.word	0x080072f1
 8007194:	08007461 	.word	0x08007461
 8007198:	08007399 	.word	0x08007399
 800719c:	0800747d 	.word	0x0800747d

080071a0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80071a8:	bf00      	nop
 80071aa:	370c      	adds	r7, #12
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80071bc:	bf00      	nop
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80071d0:	bf00      	nop
 80071d2:	370c      	adds	r7, #12
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr

080071dc <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80071dc:	b480      	push	{r7}
 80071de:	b083      	sub	sp, #12
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80071e4:	bf00      	nop
 80071e6:	370c      	adds	r7, #12
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr

080071f0 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007204:	b480      	push	{r7}
 8007206:	b083      	sub	sp, #12
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800720c:	bf00      	nop
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007220:	bf00      	nop
 8007222:	370c      	adds	r7, #12
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800723a:	b2db      	uxtb	r3, r3
}
 800723c:	4618      	mov	r0, r3
 800723e:	370c      	adds	r7, #12
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr

08007248 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b086      	sub	sp, #24
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007254:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007256:	f7fb fb71 	bl	800293c <HAL_GetTick>
 800725a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007266:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800726a:	d03b      	beq.n	80072e4 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	685a      	ldr	r2, [r3, #4]
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f022 0220 	bic.w	r2, r2, #32
 800727a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	685a      	ldr	r2, [r3, #4]
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f022 0202 	bic.w	r2, r2, #2
 800728a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	2164      	movs	r1, #100	; 0x64
 8007290:	6978      	ldr	r0, [r7, #20]
 8007292:	f000 fa01 	bl	8007698 <SPI_EndRxTxTransaction>
 8007296:	4603      	mov	r3, r0
 8007298:	2b00      	cmp	r3, #0
 800729a:	d005      	beq.n	80072a8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072a0:	f043 0220 	orr.w	r2, r3, #32
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d10a      	bne.n	80072c6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072b0:	2300      	movs	r3, #0
 80072b2:	60fb      	str	r3, [r7, #12]
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	68db      	ldr	r3, [r3, #12]
 80072ba:	60fb      	str	r3, [r7, #12]
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	60fb      	str	r3, [r7, #12]
 80072c4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	2200      	movs	r2, #0
 80072ca:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d003      	beq.n	80072e4 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80072dc:	6978      	ldr	r0, [r7, #20]
 80072de:	f7ff ff9b 	bl	8007218 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80072e2:	e002      	b.n	80072ea <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80072e4:	6978      	ldr	r0, [r7, #20]
 80072e6:	f7ff ff5b 	bl	80071a0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80072ea:	3718      	adds	r7, #24
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072fc:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80072fe:	f7fb fb1d 	bl	800293c <HAL_GetTick>
 8007302:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800730e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007312:	d03b      	beq.n	800738c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	685a      	ldr	r2, [r3, #4]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f022 0220 	bic.w	r2, r2, #32
 8007322:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d10d      	bne.n	8007348 <SPI_DMAReceiveCplt+0x58>
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007334:	d108      	bne.n	8007348 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	685a      	ldr	r2, [r3, #4]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f022 0203 	bic.w	r2, r2, #3
 8007344:	605a      	str	r2, [r3, #4]
 8007346:	e007      	b.n	8007358 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	685a      	ldr	r2, [r3, #4]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f022 0201 	bic.w	r2, r2, #1
 8007356:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007358:	68ba      	ldr	r2, [r7, #8]
 800735a:	2164      	movs	r1, #100	; 0x64
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f000 f935 	bl	80075cc <SPI_EndRxTransaction>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d002      	beq.n	800736e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2220      	movs	r2, #32
 800736c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2200      	movs	r2, #0
 8007372:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007380:	2b00      	cmp	r3, #0
 8007382:	d003      	beq.n	800738c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f7ff ff47 	bl	8007218 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800738a:	e002      	b.n	8007392 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f7ff ff11 	bl	80071b4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007392:	3710      	adds	r7, #16
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073a4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073a6:	f7fb fac9 	bl	800293c <HAL_GetTick>
 80073aa:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073ba:	d02f      	beq.n	800741c <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	685a      	ldr	r2, [r3, #4]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f022 0220 	bic.w	r2, r2, #32
 80073ca:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80073cc:	68ba      	ldr	r2, [r7, #8]
 80073ce:	2164      	movs	r1, #100	; 0x64
 80073d0:	68f8      	ldr	r0, [r7, #12]
 80073d2:	f000 f961 	bl	8007698 <SPI_EndRxTxTransaction>
 80073d6:	4603      	mov	r3, r0
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d005      	beq.n	80073e8 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073e0:	f043 0220 	orr.w	r2, r3, #32
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	685a      	ldr	r2, [r3, #4]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f022 0203 	bic.w	r2, r2, #3
 80073f6:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	2200      	movs	r2, #0
 80073fc:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007410:	2b00      	cmp	r3, #0
 8007412:	d003      	beq.n	800741c <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	f7ff feff 	bl	8007218 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800741a:	e002      	b.n	8007422 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f7ff fed3 	bl	80071c8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b084      	sub	sp, #16
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007434:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007436:	68f8      	ldr	r0, [r7, #12]
 8007438:	f7ff fed0 	bl	80071dc <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800743c:	bf00      	nop
 800743e:	3710      	adds	r7, #16
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}

08007444 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007450:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007452:	68f8      	ldr	r0, [r7, #12]
 8007454:	f7ff fecc 	bl	80071f0 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007458:	bf00      	nop
 800745a:	3710      	adds	r7, #16
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}

08007460 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800746c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f7ff fec8 	bl	8007204 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007474:	bf00      	nop
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007488:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	685a      	ldr	r2, [r3, #4]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f022 0203 	bic.w	r2, r2, #3
 8007498:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800749e:	f043 0210 	orr.w	r2, r3, #16
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2201      	movs	r2, #1
 80074aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80074ae:	68f8      	ldr	r0, [r7, #12]
 80074b0:	f7ff feb2 	bl	8007218 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80074b4:	bf00      	nop
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b088      	sub	sp, #32
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	603b      	str	r3, [r7, #0]
 80074c8:	4613      	mov	r3, r2
 80074ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80074cc:	f7fb fa36 	bl	800293c <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074d4:	1a9b      	subs	r3, r3, r2
 80074d6:	683a      	ldr	r2, [r7, #0]
 80074d8:	4413      	add	r3, r2
 80074da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80074dc:	f7fb fa2e 	bl	800293c <HAL_GetTick>
 80074e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80074e2:	4b39      	ldr	r3, [pc, #228]	; (80075c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	015b      	lsls	r3, r3, #5
 80074e8:	0d1b      	lsrs	r3, r3, #20
 80074ea:	69fa      	ldr	r2, [r7, #28]
 80074ec:	fb02 f303 	mul.w	r3, r2, r3
 80074f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80074f2:	e054      	b.n	800759e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074fa:	d050      	beq.n	800759e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80074fc:	f7fb fa1e 	bl	800293c <HAL_GetTick>
 8007500:	4602      	mov	r2, r0
 8007502:	69bb      	ldr	r3, [r7, #24]
 8007504:	1ad3      	subs	r3, r2, r3
 8007506:	69fa      	ldr	r2, [r7, #28]
 8007508:	429a      	cmp	r2, r3
 800750a:	d902      	bls.n	8007512 <SPI_WaitFlagStateUntilTimeout+0x56>
 800750c:	69fb      	ldr	r3, [r7, #28]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d13d      	bne.n	800758e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	685a      	ldr	r2, [r3, #4]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007520:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800752a:	d111      	bne.n	8007550 <SPI_WaitFlagStateUntilTimeout+0x94>
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007534:	d004      	beq.n	8007540 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800753e:	d107      	bne.n	8007550 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800754e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007554:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007558:	d10f      	bne.n	800757a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007568:	601a      	str	r2, [r3, #0]
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007578:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800758a:	2303      	movs	r3, #3
 800758c:	e017      	b.n	80075be <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d101      	bne.n	8007598 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007594:	2300      	movs	r3, #0
 8007596:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	3b01      	subs	r3, #1
 800759c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	689a      	ldr	r2, [r3, #8]
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	4013      	ands	r3, r2
 80075a8:	68ba      	ldr	r2, [r7, #8]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	bf0c      	ite	eq
 80075ae:	2301      	moveq	r3, #1
 80075b0:	2300      	movne	r3, #0
 80075b2:	b2db      	uxtb	r3, r3
 80075b4:	461a      	mov	r2, r3
 80075b6:	79fb      	ldrb	r3, [r7, #7]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d19b      	bne.n	80074f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3720      	adds	r7, #32
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	20000000 	.word	0x20000000

080075cc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b086      	sub	sp, #24
 80075d0:	af02      	add	r7, sp, #8
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	60b9      	str	r1, [r7, #8]
 80075d6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075e0:	d111      	bne.n	8007606 <SPI_EndRxTransaction+0x3a>
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075ea:	d004      	beq.n	80075f6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075f4:	d107      	bne.n	8007606 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007604:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800760e:	d12a      	bne.n	8007666 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	689b      	ldr	r3, [r3, #8]
 8007614:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007618:	d012      	beq.n	8007640 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	2200      	movs	r2, #0
 8007622:	2180      	movs	r1, #128	; 0x80
 8007624:	68f8      	ldr	r0, [r7, #12]
 8007626:	f7ff ff49 	bl	80074bc <SPI_WaitFlagStateUntilTimeout>
 800762a:	4603      	mov	r3, r0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d02d      	beq.n	800768c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007634:	f043 0220 	orr.w	r2, r3, #32
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800763c:	2303      	movs	r3, #3
 800763e:	e026      	b.n	800768e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	9300      	str	r3, [sp, #0]
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	2200      	movs	r2, #0
 8007648:	2101      	movs	r1, #1
 800764a:	68f8      	ldr	r0, [r7, #12]
 800764c:	f7ff ff36 	bl	80074bc <SPI_WaitFlagStateUntilTimeout>
 8007650:	4603      	mov	r3, r0
 8007652:	2b00      	cmp	r3, #0
 8007654:	d01a      	beq.n	800768c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800765a:	f043 0220 	orr.w	r2, r3, #32
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007662:	2303      	movs	r3, #3
 8007664:	e013      	b.n	800768e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	9300      	str	r3, [sp, #0]
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2200      	movs	r2, #0
 800766e:	2101      	movs	r1, #1
 8007670:	68f8      	ldr	r0, [r7, #12]
 8007672:	f7ff ff23 	bl	80074bc <SPI_WaitFlagStateUntilTimeout>
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d007      	beq.n	800768c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007680:	f043 0220 	orr.w	r2, r3, #32
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007688:	2303      	movs	r3, #3
 800768a:	e000      	b.n	800768e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3710      	adds	r7, #16
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}
	...

08007698 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b088      	sub	sp, #32
 800769c:	af02      	add	r7, sp, #8
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80076a4:	4b1b      	ldr	r3, [pc, #108]	; (8007714 <SPI_EndRxTxTransaction+0x7c>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a1b      	ldr	r2, [pc, #108]	; (8007718 <SPI_EndRxTxTransaction+0x80>)
 80076aa:	fba2 2303 	umull	r2, r3, r2, r3
 80076ae:	0d5b      	lsrs	r3, r3, #21
 80076b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80076b4:	fb02 f303 	mul.w	r3, r2, r3
 80076b8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076c2:	d112      	bne.n	80076ea <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	9300      	str	r3, [sp, #0]
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	2200      	movs	r2, #0
 80076cc:	2180      	movs	r1, #128	; 0x80
 80076ce:	68f8      	ldr	r0, [r7, #12]
 80076d0:	f7ff fef4 	bl	80074bc <SPI_WaitFlagStateUntilTimeout>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d016      	beq.n	8007708 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076de:	f043 0220 	orr.w	r2, r3, #32
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80076e6:	2303      	movs	r3, #3
 80076e8:	e00f      	b.n	800770a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00a      	beq.n	8007706 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	3b01      	subs	r3, #1
 80076f4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007700:	2b80      	cmp	r3, #128	; 0x80
 8007702:	d0f2      	beq.n	80076ea <SPI_EndRxTxTransaction+0x52>
 8007704:	e000      	b.n	8007708 <SPI_EndRxTxTransaction+0x70>
        break;
 8007706:	bf00      	nop
  }

  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	3718      	adds	r7, #24
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
 8007712:	bf00      	nop
 8007714:	20000000 	.word	0x20000000
 8007718:	165e9f81 	.word	0x165e9f81

0800771c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b082      	sub	sp, #8
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d101      	bne.n	800772e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e041      	b.n	80077b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d106      	bne.n	8007748 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 f839 	bl	80077ba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2202      	movs	r2, #2
 800774c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	3304      	adds	r3, #4
 8007758:	4619      	mov	r1, r3
 800775a:	4610      	mov	r0, r2
 800775c:	f000 feb4 	bl	80084c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2201      	movs	r2, #1
 8007774:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2201      	movs	r2, #1
 800779c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80077b0:	2300      	movs	r3, #0
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3708      	adds	r7, #8
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}

080077ba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80077ba:	b480      	push	{r7}
 80077bc:	b083      	sub	sp, #12
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80077c2:	bf00      	nop
 80077c4:	370c      	adds	r7, #12
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr
	...

080077d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b085      	sub	sp, #20
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077de:	b2db      	uxtb	r3, r3
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d001      	beq.n	80077e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80077e4:	2301      	movs	r3, #1
 80077e6:	e04e      	b.n	8007886 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2202      	movs	r2, #2
 80077ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	68da      	ldr	r2, [r3, #12]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f042 0201 	orr.w	r2, r2, #1
 80077fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a23      	ldr	r2, [pc, #140]	; (8007894 <HAL_TIM_Base_Start_IT+0xc4>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d022      	beq.n	8007850 <HAL_TIM_Base_Start_IT+0x80>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007812:	d01d      	beq.n	8007850 <HAL_TIM_Base_Start_IT+0x80>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a1f      	ldr	r2, [pc, #124]	; (8007898 <HAL_TIM_Base_Start_IT+0xc8>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d018      	beq.n	8007850 <HAL_TIM_Base_Start_IT+0x80>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a1e      	ldr	r2, [pc, #120]	; (800789c <HAL_TIM_Base_Start_IT+0xcc>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d013      	beq.n	8007850 <HAL_TIM_Base_Start_IT+0x80>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a1c      	ldr	r2, [pc, #112]	; (80078a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d00e      	beq.n	8007850 <HAL_TIM_Base_Start_IT+0x80>
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a1b      	ldr	r2, [pc, #108]	; (80078a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d009      	beq.n	8007850 <HAL_TIM_Base_Start_IT+0x80>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	4a19      	ldr	r2, [pc, #100]	; (80078a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d004      	beq.n	8007850 <HAL_TIM_Base_Start_IT+0x80>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a18      	ldr	r2, [pc, #96]	; (80078ac <HAL_TIM_Base_Start_IT+0xdc>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d111      	bne.n	8007874 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	f003 0307 	and.w	r3, r3, #7
 800785a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	2b06      	cmp	r3, #6
 8007860:	d010      	beq.n	8007884 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	681a      	ldr	r2, [r3, #0]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f042 0201 	orr.w	r2, r2, #1
 8007870:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007872:	e007      	b.n	8007884 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	681a      	ldr	r2, [r3, #0]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f042 0201 	orr.w	r2, r2, #1
 8007882:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007884:	2300      	movs	r3, #0
}
 8007886:	4618      	mov	r0, r3
 8007888:	3714      	adds	r7, #20
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr
 8007892:	bf00      	nop
 8007894:	40010000 	.word	0x40010000
 8007898:	40000400 	.word	0x40000400
 800789c:	40000800 	.word	0x40000800
 80078a0:	40000c00 	.word	0x40000c00
 80078a4:	40010400 	.word	0x40010400
 80078a8:	40014000 	.word	0x40014000
 80078ac:	40001800 	.word	0x40001800

080078b0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b082      	sub	sp, #8
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d101      	bne.n	80078c2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	e041      	b.n	8007946 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078c8:	b2db      	uxtb	r3, r3
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d106      	bne.n	80078dc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2200      	movs	r2, #0
 80078d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f7fa fbd2 	bl	8002080 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2202      	movs	r2, #2
 80078e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	3304      	adds	r3, #4
 80078ec:	4619      	mov	r1, r3
 80078ee:	4610      	mov	r0, r2
 80078f0:	f000 fdea 	bl	80084c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2201      	movs	r2, #1
 8007928:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2201      	movs	r2, #1
 8007930:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2201      	movs	r2, #1
 8007940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007944:	2300      	movs	r3, #0
}
 8007946:	4618      	mov	r0, r3
 8007948:	3708      	adds	r7, #8
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}

0800794e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800794e:	b580      	push	{r7, lr}
 8007950:	b082      	sub	sp, #8
 8007952:	af00      	add	r7, sp, #0
 8007954:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d101      	bne.n	8007960 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	e041      	b.n	80079e4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007966:	b2db      	uxtb	r3, r3
 8007968:	2b00      	cmp	r3, #0
 800796a:	d106      	bne.n	800797a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f7fa fbd7 	bl	8002128 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2202      	movs	r2, #2
 800797e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	3304      	adds	r3, #4
 800798a:	4619      	mov	r1, r3
 800798c:	4610      	mov	r0, r2
 800798e:	f000 fd9b 	bl	80084c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2201      	movs	r2, #1
 8007996:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2201      	movs	r2, #1
 800799e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2201      	movs	r2, #1
 80079a6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2201      	movs	r2, #1
 80079ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2201      	movs	r2, #1
 80079b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2201      	movs	r2, #1
 80079be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2201      	movs	r2, #1
 80079c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2201      	movs	r2, #1
 80079ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2201      	movs	r2, #1
 80079d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2201      	movs	r2, #1
 80079de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079e2:	2300      	movs	r3, #0
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	3708      	adds	r7, #8
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}

080079ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d109      	bne.n	8007a10 <HAL_TIM_PWM_Start+0x24>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	bf14      	ite	ne
 8007a08:	2301      	movne	r3, #1
 8007a0a:	2300      	moveq	r3, #0
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	e022      	b.n	8007a56 <HAL_TIM_PWM_Start+0x6a>
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	2b04      	cmp	r3, #4
 8007a14:	d109      	bne.n	8007a2a <HAL_TIM_PWM_Start+0x3e>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	bf14      	ite	ne
 8007a22:	2301      	movne	r3, #1
 8007a24:	2300      	moveq	r3, #0
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	e015      	b.n	8007a56 <HAL_TIM_PWM_Start+0x6a>
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	2b08      	cmp	r3, #8
 8007a2e:	d109      	bne.n	8007a44 <HAL_TIM_PWM_Start+0x58>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	bf14      	ite	ne
 8007a3c:	2301      	movne	r3, #1
 8007a3e:	2300      	moveq	r3, #0
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	e008      	b.n	8007a56 <HAL_TIM_PWM_Start+0x6a>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	bf14      	ite	ne
 8007a50:	2301      	movne	r3, #1
 8007a52:	2300      	moveq	r3, #0
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d001      	beq.n	8007a5e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	e07c      	b.n	8007b58 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d104      	bne.n	8007a6e <HAL_TIM_PWM_Start+0x82>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2202      	movs	r2, #2
 8007a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a6c:	e013      	b.n	8007a96 <HAL_TIM_PWM_Start+0xaa>
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	2b04      	cmp	r3, #4
 8007a72:	d104      	bne.n	8007a7e <HAL_TIM_PWM_Start+0x92>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2202      	movs	r2, #2
 8007a78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a7c:	e00b      	b.n	8007a96 <HAL_TIM_PWM_Start+0xaa>
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	2b08      	cmp	r3, #8
 8007a82:	d104      	bne.n	8007a8e <HAL_TIM_PWM_Start+0xa2>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2202      	movs	r2, #2
 8007a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a8c:	e003      	b.n	8007a96 <HAL_TIM_PWM_Start+0xaa>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2202      	movs	r2, #2
 8007a92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	6839      	ldr	r1, [r7, #0]
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f001 f88c 	bl	8008bbc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a2d      	ldr	r2, [pc, #180]	; (8007b60 <HAL_TIM_PWM_Start+0x174>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d004      	beq.n	8007ab8 <HAL_TIM_PWM_Start+0xcc>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a2c      	ldr	r2, [pc, #176]	; (8007b64 <HAL_TIM_PWM_Start+0x178>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d101      	bne.n	8007abc <HAL_TIM_PWM_Start+0xd0>
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e000      	b.n	8007abe <HAL_TIM_PWM_Start+0xd2>
 8007abc:	2300      	movs	r3, #0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d007      	beq.n	8007ad2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ad0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a22      	ldr	r2, [pc, #136]	; (8007b60 <HAL_TIM_PWM_Start+0x174>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d022      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ae4:	d01d      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a1f      	ldr	r2, [pc, #124]	; (8007b68 <HAL_TIM_PWM_Start+0x17c>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d018      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a1d      	ldr	r2, [pc, #116]	; (8007b6c <HAL_TIM_PWM_Start+0x180>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d013      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a1c      	ldr	r2, [pc, #112]	; (8007b70 <HAL_TIM_PWM_Start+0x184>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d00e      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a16      	ldr	r2, [pc, #88]	; (8007b64 <HAL_TIM_PWM_Start+0x178>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d009      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a18      	ldr	r2, [pc, #96]	; (8007b74 <HAL_TIM_PWM_Start+0x188>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d004      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x136>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a16      	ldr	r2, [pc, #88]	; (8007b78 <HAL_TIM_PWM_Start+0x18c>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d111      	bne.n	8007b46 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	f003 0307 	and.w	r3, r3, #7
 8007b2c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2b06      	cmp	r3, #6
 8007b32:	d010      	beq.n	8007b56 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f042 0201 	orr.w	r2, r2, #1
 8007b42:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b44:	e007      	b.n	8007b56 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f042 0201 	orr.w	r2, r2, #1
 8007b54:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007b56:	2300      	movs	r3, #0
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3710      	adds	r7, #16
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}
 8007b60:	40010000 	.word	0x40010000
 8007b64:	40010400 	.word	0x40010400
 8007b68:	40000400 	.word	0x40000400
 8007b6c:	40000800 	.word	0x40000800
 8007b70:	40000c00 	.word	0x40000c00
 8007b74:	40014000 	.word	0x40014000
 8007b78:	40001800 	.word	0x40001800

08007b7c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b082      	sub	sp, #8
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d101      	bne.n	8007b8e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	e041      	b.n	8007c12 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d106      	bne.n	8007ba8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f7fa fae2 	bl	800216c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2202      	movs	r2, #2
 8007bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	3304      	adds	r3, #4
 8007bb8:	4619      	mov	r1, r3
 8007bba:	4610      	mov	r0, r2
 8007bbc:	f000 fc84 	bl	80084c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2201      	movs	r2, #1
 8007bdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2201      	movs	r2, #1
 8007c04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c10:	2300      	movs	r3, #0
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	3708      	adds	r7, #8
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}
	...

08007c1c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c26:	2300      	movs	r3, #0
 8007c28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d104      	bne.n	8007c3a <HAL_TIM_IC_Start_IT+0x1e>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	e013      	b.n	8007c62 <HAL_TIM_IC_Start_IT+0x46>
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	2b04      	cmp	r3, #4
 8007c3e:	d104      	bne.n	8007c4a <HAL_TIM_IC_Start_IT+0x2e>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007c46:	b2db      	uxtb	r3, r3
 8007c48:	e00b      	b.n	8007c62 <HAL_TIM_IC_Start_IT+0x46>
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	2b08      	cmp	r3, #8
 8007c4e:	d104      	bne.n	8007c5a <HAL_TIM_IC_Start_IT+0x3e>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	e003      	b.n	8007c62 <HAL_TIM_IC_Start_IT+0x46>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c60:	b2db      	uxtb	r3, r3
 8007c62:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d104      	bne.n	8007c74 <HAL_TIM_IC_Start_IT+0x58>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	e013      	b.n	8007c9c <HAL_TIM_IC_Start_IT+0x80>
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	2b04      	cmp	r3, #4
 8007c78:	d104      	bne.n	8007c84 <HAL_TIM_IC_Start_IT+0x68>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	e00b      	b.n	8007c9c <HAL_TIM_IC_Start_IT+0x80>
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	2b08      	cmp	r3, #8
 8007c88:	d104      	bne.n	8007c94 <HAL_TIM_IC_Start_IT+0x78>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	e003      	b.n	8007c9c <HAL_TIM_IC_Start_IT+0x80>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007c9e:	7bbb      	ldrb	r3, [r7, #14]
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d102      	bne.n	8007caa <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007ca4:	7b7b      	ldrb	r3, [r7, #13]
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d001      	beq.n	8007cae <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007caa:	2301      	movs	r3, #1
 8007cac:	e0cc      	b.n	8007e48 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d104      	bne.n	8007cbe <HAL_TIM_IC_Start_IT+0xa2>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2202      	movs	r2, #2
 8007cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007cbc:	e013      	b.n	8007ce6 <HAL_TIM_IC_Start_IT+0xca>
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	2b04      	cmp	r3, #4
 8007cc2:	d104      	bne.n	8007cce <HAL_TIM_IC_Start_IT+0xb2>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2202      	movs	r2, #2
 8007cc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ccc:	e00b      	b.n	8007ce6 <HAL_TIM_IC_Start_IT+0xca>
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	2b08      	cmp	r3, #8
 8007cd2:	d104      	bne.n	8007cde <HAL_TIM_IC_Start_IT+0xc2>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2202      	movs	r2, #2
 8007cd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007cdc:	e003      	b.n	8007ce6 <HAL_TIM_IC_Start_IT+0xca>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2202      	movs	r2, #2
 8007ce2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d104      	bne.n	8007cf6 <HAL_TIM_IC_Start_IT+0xda>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2202      	movs	r2, #2
 8007cf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007cf4:	e013      	b.n	8007d1e <HAL_TIM_IC_Start_IT+0x102>
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	2b04      	cmp	r3, #4
 8007cfa:	d104      	bne.n	8007d06 <HAL_TIM_IC_Start_IT+0xea>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2202      	movs	r2, #2
 8007d00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d04:	e00b      	b.n	8007d1e <HAL_TIM_IC_Start_IT+0x102>
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	2b08      	cmp	r3, #8
 8007d0a:	d104      	bne.n	8007d16 <HAL_TIM_IC_Start_IT+0xfa>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2202      	movs	r2, #2
 8007d10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d14:	e003      	b.n	8007d1e <HAL_TIM_IC_Start_IT+0x102>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2202      	movs	r2, #2
 8007d1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	2b0c      	cmp	r3, #12
 8007d22:	d841      	bhi.n	8007da8 <HAL_TIM_IC_Start_IT+0x18c>
 8007d24:	a201      	add	r2, pc, #4	; (adr r2, 8007d2c <HAL_TIM_IC_Start_IT+0x110>)
 8007d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d2a:	bf00      	nop
 8007d2c:	08007d61 	.word	0x08007d61
 8007d30:	08007da9 	.word	0x08007da9
 8007d34:	08007da9 	.word	0x08007da9
 8007d38:	08007da9 	.word	0x08007da9
 8007d3c:	08007d73 	.word	0x08007d73
 8007d40:	08007da9 	.word	0x08007da9
 8007d44:	08007da9 	.word	0x08007da9
 8007d48:	08007da9 	.word	0x08007da9
 8007d4c:	08007d85 	.word	0x08007d85
 8007d50:	08007da9 	.word	0x08007da9
 8007d54:	08007da9 	.word	0x08007da9
 8007d58:	08007da9 	.word	0x08007da9
 8007d5c:	08007d97 	.word	0x08007d97
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68da      	ldr	r2, [r3, #12]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f042 0202 	orr.w	r2, r2, #2
 8007d6e:	60da      	str	r2, [r3, #12]
      break;
 8007d70:	e01d      	b.n	8007dae <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	68da      	ldr	r2, [r3, #12]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f042 0204 	orr.w	r2, r2, #4
 8007d80:	60da      	str	r2, [r3, #12]
      break;
 8007d82:	e014      	b.n	8007dae <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68da      	ldr	r2, [r3, #12]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f042 0208 	orr.w	r2, r2, #8
 8007d92:	60da      	str	r2, [r3, #12]
      break;
 8007d94:	e00b      	b.n	8007dae <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	68da      	ldr	r2, [r3, #12]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f042 0210 	orr.w	r2, r2, #16
 8007da4:	60da      	str	r2, [r3, #12]
      break;
 8007da6:	e002      	b.n	8007dae <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	73fb      	strb	r3, [r7, #15]
      break;
 8007dac:	bf00      	nop
  }

  if (status == HAL_OK)
 8007dae:	7bfb      	ldrb	r3, [r7, #15]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d148      	bne.n	8007e46 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	2201      	movs	r2, #1
 8007dba:	6839      	ldr	r1, [r7, #0]
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	f000 fefd 	bl	8008bbc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a22      	ldr	r2, [pc, #136]	; (8007e50 <HAL_TIM_IC_Start_IT+0x234>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d022      	beq.n	8007e12 <HAL_TIM_IC_Start_IT+0x1f6>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dd4:	d01d      	beq.n	8007e12 <HAL_TIM_IC_Start_IT+0x1f6>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4a1e      	ldr	r2, [pc, #120]	; (8007e54 <HAL_TIM_IC_Start_IT+0x238>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d018      	beq.n	8007e12 <HAL_TIM_IC_Start_IT+0x1f6>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a1c      	ldr	r2, [pc, #112]	; (8007e58 <HAL_TIM_IC_Start_IT+0x23c>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d013      	beq.n	8007e12 <HAL_TIM_IC_Start_IT+0x1f6>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a1b      	ldr	r2, [pc, #108]	; (8007e5c <HAL_TIM_IC_Start_IT+0x240>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d00e      	beq.n	8007e12 <HAL_TIM_IC_Start_IT+0x1f6>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a19      	ldr	r2, [pc, #100]	; (8007e60 <HAL_TIM_IC_Start_IT+0x244>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d009      	beq.n	8007e12 <HAL_TIM_IC_Start_IT+0x1f6>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a18      	ldr	r2, [pc, #96]	; (8007e64 <HAL_TIM_IC_Start_IT+0x248>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d004      	beq.n	8007e12 <HAL_TIM_IC_Start_IT+0x1f6>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a16      	ldr	r2, [pc, #88]	; (8007e68 <HAL_TIM_IC_Start_IT+0x24c>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d111      	bne.n	8007e36 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	689b      	ldr	r3, [r3, #8]
 8007e18:	f003 0307 	and.w	r3, r3, #7
 8007e1c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	2b06      	cmp	r3, #6
 8007e22:	d010      	beq.n	8007e46 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f042 0201 	orr.w	r2, r2, #1
 8007e32:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e34:	e007      	b.n	8007e46 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f042 0201 	orr.w	r2, r2, #1
 8007e44:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3710      	adds	r7, #16
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	40010000 	.word	0x40010000
 8007e54:	40000400 	.word	0x40000400
 8007e58:	40000800 	.word	0x40000800
 8007e5c:	40000c00 	.word	0x40000c00
 8007e60:	40010400 	.word	0x40010400
 8007e64:	40014000 	.word	0x40014000
 8007e68:	40001800 	.word	0x40001800

08007e6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b082      	sub	sp, #8
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	691b      	ldr	r3, [r3, #16]
 8007e7a:	f003 0302 	and.w	r3, r3, #2
 8007e7e:	2b02      	cmp	r3, #2
 8007e80:	d122      	bne.n	8007ec8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	f003 0302 	and.w	r3, r3, #2
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d11b      	bne.n	8007ec8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f06f 0202 	mvn.w	r2, #2
 8007e98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2201      	movs	r2, #1
 8007e9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	699b      	ldr	r3, [r3, #24]
 8007ea6:	f003 0303 	and.w	r3, r3, #3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d003      	beq.n	8007eb6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 faec 	bl	800848c <HAL_TIM_IC_CaptureCallback>
 8007eb4:	e005      	b.n	8007ec2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f000 fade 	bl	8008478 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f000 faef 	bl	80084a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	691b      	ldr	r3, [r3, #16]
 8007ece:	f003 0304 	and.w	r3, r3, #4
 8007ed2:	2b04      	cmp	r3, #4
 8007ed4:	d122      	bne.n	8007f1c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	f003 0304 	and.w	r3, r3, #4
 8007ee0:	2b04      	cmp	r3, #4
 8007ee2:	d11b      	bne.n	8007f1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f06f 0204 	mvn.w	r2, #4
 8007eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2202      	movs	r2, #2
 8007ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	699b      	ldr	r3, [r3, #24]
 8007efa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d003      	beq.n	8007f0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 fac2 	bl	800848c <HAL_TIM_IC_CaptureCallback>
 8007f08:	e005      	b.n	8007f16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f000 fab4 	bl	8008478 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 fac5 	bl	80084a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	f003 0308 	and.w	r3, r3, #8
 8007f26:	2b08      	cmp	r3, #8
 8007f28:	d122      	bne.n	8007f70 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	f003 0308 	and.w	r3, r3, #8
 8007f34:	2b08      	cmp	r3, #8
 8007f36:	d11b      	bne.n	8007f70 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f06f 0208 	mvn.w	r2, #8
 8007f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2204      	movs	r2, #4
 8007f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	69db      	ldr	r3, [r3, #28]
 8007f4e:	f003 0303 	and.w	r3, r3, #3
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d003      	beq.n	8007f5e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 fa98 	bl	800848c <HAL_TIM_IC_CaptureCallback>
 8007f5c:	e005      	b.n	8007f6a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 fa8a 	bl	8008478 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f000 fa9b 	bl	80084a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	f003 0310 	and.w	r3, r3, #16
 8007f7a:	2b10      	cmp	r3, #16
 8007f7c:	d122      	bne.n	8007fc4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	f003 0310 	and.w	r3, r3, #16
 8007f88:	2b10      	cmp	r3, #16
 8007f8a:	d11b      	bne.n	8007fc4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f06f 0210 	mvn.w	r2, #16
 8007f94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2208      	movs	r2, #8
 8007f9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	69db      	ldr	r3, [r3, #28]
 8007fa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d003      	beq.n	8007fb2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 fa6e 	bl	800848c <HAL_TIM_IC_CaptureCallback>
 8007fb0:	e005      	b.n	8007fbe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f000 fa60 	bl	8008478 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 fa71 	bl	80084a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	691b      	ldr	r3, [r3, #16]
 8007fca:	f003 0301 	and.w	r3, r3, #1
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d10e      	bne.n	8007ff0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	f003 0301 	and.w	r3, r3, #1
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d107      	bne.n	8007ff0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	f06f 0201 	mvn.w	r2, #1
 8007fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f7f9 fcce 	bl	800198c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	691b      	ldr	r3, [r3, #16]
 8007ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ffa:	2b80      	cmp	r3, #128	; 0x80
 8007ffc:	d10e      	bne.n	800801c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008008:	2b80      	cmp	r3, #128	; 0x80
 800800a:	d107      	bne.n	800801c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008014:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 fe7c 	bl	8008d14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	691b      	ldr	r3, [r3, #16]
 8008022:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008026:	2b40      	cmp	r3, #64	; 0x40
 8008028:	d10e      	bne.n	8008048 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	68db      	ldr	r3, [r3, #12]
 8008030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008034:	2b40      	cmp	r3, #64	; 0x40
 8008036:	d107      	bne.n	8008048 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f000 fa36 	bl	80084b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	691b      	ldr	r3, [r3, #16]
 800804e:	f003 0320 	and.w	r3, r3, #32
 8008052:	2b20      	cmp	r3, #32
 8008054:	d10e      	bne.n	8008074 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	68db      	ldr	r3, [r3, #12]
 800805c:	f003 0320 	and.w	r3, r3, #32
 8008060:	2b20      	cmp	r3, #32
 8008062:	d107      	bne.n	8008074 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f06f 0220 	mvn.w	r2, #32
 800806c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 fe46 	bl	8008d00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008074:	bf00      	nop
 8008076:	3708      	adds	r7, #8
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b086      	sub	sp, #24
 8008080:	af00      	add	r7, sp, #0
 8008082:	60f8      	str	r0, [r7, #12]
 8008084:	60b9      	str	r1, [r7, #8]
 8008086:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008088:	2300      	movs	r3, #0
 800808a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008092:	2b01      	cmp	r3, #1
 8008094:	d101      	bne.n	800809a <HAL_TIM_OC_ConfigChannel+0x1e>
 8008096:	2302      	movs	r3, #2
 8008098:	e048      	b.n	800812c <HAL_TIM_OC_ConfigChannel+0xb0>
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2201      	movs	r2, #1
 800809e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2b0c      	cmp	r3, #12
 80080a6:	d839      	bhi.n	800811c <HAL_TIM_OC_ConfigChannel+0xa0>
 80080a8:	a201      	add	r2, pc, #4	; (adr r2, 80080b0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80080aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ae:	bf00      	nop
 80080b0:	080080e5 	.word	0x080080e5
 80080b4:	0800811d 	.word	0x0800811d
 80080b8:	0800811d 	.word	0x0800811d
 80080bc:	0800811d 	.word	0x0800811d
 80080c0:	080080f3 	.word	0x080080f3
 80080c4:	0800811d 	.word	0x0800811d
 80080c8:	0800811d 	.word	0x0800811d
 80080cc:	0800811d 	.word	0x0800811d
 80080d0:	08008101 	.word	0x08008101
 80080d4:	0800811d 	.word	0x0800811d
 80080d8:	0800811d 	.word	0x0800811d
 80080dc:	0800811d 	.word	0x0800811d
 80080e0:	0800810f 	.word	0x0800810f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	68b9      	ldr	r1, [r7, #8]
 80080ea:	4618      	mov	r0, r3
 80080ec:	f000 fa8c 	bl	8008608 <TIM_OC1_SetConfig>
      break;
 80080f0:	e017      	b.n	8008122 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	68b9      	ldr	r1, [r7, #8]
 80080f8:	4618      	mov	r0, r3
 80080fa:	f000 faf5 	bl	80086e8 <TIM_OC2_SetConfig>
      break;
 80080fe:	e010      	b.n	8008122 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	68b9      	ldr	r1, [r7, #8]
 8008106:	4618      	mov	r0, r3
 8008108:	f000 fb64 	bl	80087d4 <TIM_OC3_SetConfig>
      break;
 800810c:	e009      	b.n	8008122 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	68b9      	ldr	r1, [r7, #8]
 8008114:	4618      	mov	r0, r3
 8008116:	f000 fbd1 	bl	80088bc <TIM_OC4_SetConfig>
      break;
 800811a:	e002      	b.n	8008122 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	75fb      	strb	r3, [r7, #23]
      break;
 8008120:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800812a:	7dfb      	ldrb	r3, [r7, #23]
}
 800812c:	4618      	mov	r0, r3
 800812e:	3718      	adds	r7, #24
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b086      	sub	sp, #24
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	60b9      	str	r1, [r7, #8]
 800813e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008140:	2300      	movs	r3, #0
 8008142:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800814a:	2b01      	cmp	r3, #1
 800814c:	d101      	bne.n	8008152 <HAL_TIM_IC_ConfigChannel+0x1e>
 800814e:	2302      	movs	r3, #2
 8008150:	e088      	b.n	8008264 <HAL_TIM_IC_ConfigChannel+0x130>
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2201      	movs	r2, #1
 8008156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d11b      	bne.n	8008198 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	6818      	ldr	r0, [r3, #0]
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	6819      	ldr	r1, [r3, #0]
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	685a      	ldr	r2, [r3, #4]
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	68db      	ldr	r3, [r3, #12]
 8008170:	f000 fbfa 	bl	8008968 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	699a      	ldr	r2, [r3, #24]
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f022 020c 	bic.w	r2, r2, #12
 8008182:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	6999      	ldr	r1, [r3, #24]
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	689a      	ldr	r2, [r3, #8]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	430a      	orrs	r2, r1
 8008194:	619a      	str	r2, [r3, #24]
 8008196:	e060      	b.n	800825a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2b04      	cmp	r3, #4
 800819c:	d11c      	bne.n	80081d8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	6818      	ldr	r0, [r3, #0]
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	6819      	ldr	r1, [r3, #0]
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	685a      	ldr	r2, [r3, #4]
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	68db      	ldr	r3, [r3, #12]
 80081ae:	f000 fc4f 	bl	8008a50 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	699a      	ldr	r2, [r3, #24]
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80081c0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	6999      	ldr	r1, [r3, #24]
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	021a      	lsls	r2, r3, #8
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	430a      	orrs	r2, r1
 80081d4:	619a      	str	r2, [r3, #24]
 80081d6:	e040      	b.n	800825a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2b08      	cmp	r3, #8
 80081dc:	d11b      	bne.n	8008216 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6818      	ldr	r0, [r3, #0]
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	6819      	ldr	r1, [r3, #0]
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	685a      	ldr	r2, [r3, #4]
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	68db      	ldr	r3, [r3, #12]
 80081ee:	f000 fc6c 	bl	8008aca <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	69da      	ldr	r2, [r3, #28]
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f022 020c 	bic.w	r2, r2, #12
 8008200:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	69d9      	ldr	r1, [r3, #28]
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	689a      	ldr	r2, [r3, #8]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	430a      	orrs	r2, r1
 8008212:	61da      	str	r2, [r3, #28]
 8008214:	e021      	b.n	800825a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2b0c      	cmp	r3, #12
 800821a:	d11c      	bne.n	8008256 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	6818      	ldr	r0, [r3, #0]
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	6819      	ldr	r1, [r3, #0]
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	685a      	ldr	r2, [r3, #4]
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	68db      	ldr	r3, [r3, #12]
 800822c:	f000 fc89 	bl	8008b42 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	69da      	ldr	r2, [r3, #28]
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800823e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	69d9      	ldr	r1, [r3, #28]
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	689b      	ldr	r3, [r3, #8]
 800824a:	021a      	lsls	r2, r3, #8
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	430a      	orrs	r2, r1
 8008252:	61da      	str	r2, [r3, #28]
 8008254:	e001      	b.n	800825a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008256:	2301      	movs	r3, #1
 8008258:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2200      	movs	r2, #0
 800825e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008262:	7dfb      	ldrb	r3, [r7, #23]
}
 8008264:	4618      	mov	r0, r3
 8008266:	3718      	adds	r7, #24
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	60f8      	str	r0, [r7, #12]
 8008274:	60b9      	str	r1, [r7, #8]
 8008276:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008278:	2300      	movs	r3, #0
 800827a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008282:	2b01      	cmp	r3, #1
 8008284:	d101      	bne.n	800828a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008286:	2302      	movs	r3, #2
 8008288:	e0ae      	b.n	80083e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2201      	movs	r2, #1
 800828e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2b0c      	cmp	r3, #12
 8008296:	f200 809f 	bhi.w	80083d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800829a:	a201      	add	r2, pc, #4	; (adr r2, 80082a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800829c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082a0:	080082d5 	.word	0x080082d5
 80082a4:	080083d9 	.word	0x080083d9
 80082a8:	080083d9 	.word	0x080083d9
 80082ac:	080083d9 	.word	0x080083d9
 80082b0:	08008315 	.word	0x08008315
 80082b4:	080083d9 	.word	0x080083d9
 80082b8:	080083d9 	.word	0x080083d9
 80082bc:	080083d9 	.word	0x080083d9
 80082c0:	08008357 	.word	0x08008357
 80082c4:	080083d9 	.word	0x080083d9
 80082c8:	080083d9 	.word	0x080083d9
 80082cc:	080083d9 	.word	0x080083d9
 80082d0:	08008397 	.word	0x08008397
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	68b9      	ldr	r1, [r7, #8]
 80082da:	4618      	mov	r0, r3
 80082dc:	f000 f994 	bl	8008608 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	699a      	ldr	r2, [r3, #24]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f042 0208 	orr.w	r2, r2, #8
 80082ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	699a      	ldr	r2, [r3, #24]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f022 0204 	bic.w	r2, r2, #4
 80082fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	6999      	ldr	r1, [r3, #24]
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	691a      	ldr	r2, [r3, #16]
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	430a      	orrs	r2, r1
 8008310:	619a      	str	r2, [r3, #24]
      break;
 8008312:	e064      	b.n	80083de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68b9      	ldr	r1, [r7, #8]
 800831a:	4618      	mov	r0, r3
 800831c:	f000 f9e4 	bl	80086e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	699a      	ldr	r2, [r3, #24]
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800832e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	699a      	ldr	r2, [r3, #24]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800833e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	6999      	ldr	r1, [r3, #24]
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	691b      	ldr	r3, [r3, #16]
 800834a:	021a      	lsls	r2, r3, #8
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	430a      	orrs	r2, r1
 8008352:	619a      	str	r2, [r3, #24]
      break;
 8008354:	e043      	b.n	80083de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	68b9      	ldr	r1, [r7, #8]
 800835c:	4618      	mov	r0, r3
 800835e:	f000 fa39 	bl	80087d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	69da      	ldr	r2, [r3, #28]
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f042 0208 	orr.w	r2, r2, #8
 8008370:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	69da      	ldr	r2, [r3, #28]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f022 0204 	bic.w	r2, r2, #4
 8008380:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	69d9      	ldr	r1, [r3, #28]
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	691a      	ldr	r2, [r3, #16]
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	430a      	orrs	r2, r1
 8008392:	61da      	str	r2, [r3, #28]
      break;
 8008394:	e023      	b.n	80083de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	68b9      	ldr	r1, [r7, #8]
 800839c:	4618      	mov	r0, r3
 800839e:	f000 fa8d 	bl	80088bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	69da      	ldr	r2, [r3, #28]
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	69da      	ldr	r2, [r3, #28]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	69d9      	ldr	r1, [r3, #28]
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	691b      	ldr	r3, [r3, #16]
 80083cc:	021a      	lsls	r2, r3, #8
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	430a      	orrs	r2, r1
 80083d4:	61da      	str	r2, [r3, #28]
      break;
 80083d6:	e002      	b.n	80083de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80083d8:	2301      	movs	r3, #1
 80083da:	75fb      	strb	r3, [r7, #23]
      break;
 80083dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80083e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3718      	adds	r7, #24
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b085      	sub	sp, #20
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
 80083f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80083fa:	2300      	movs	r3, #0
 80083fc:	60fb      	str	r3, [r7, #12]
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	2b0c      	cmp	r3, #12
 8008402:	d831      	bhi.n	8008468 <HAL_TIM_ReadCapturedValue+0x78>
 8008404:	a201      	add	r2, pc, #4	; (adr r2, 800840c <HAL_TIM_ReadCapturedValue+0x1c>)
 8008406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800840a:	bf00      	nop
 800840c:	08008441 	.word	0x08008441
 8008410:	08008469 	.word	0x08008469
 8008414:	08008469 	.word	0x08008469
 8008418:	08008469 	.word	0x08008469
 800841c:	0800844b 	.word	0x0800844b
 8008420:	08008469 	.word	0x08008469
 8008424:	08008469 	.word	0x08008469
 8008428:	08008469 	.word	0x08008469
 800842c:	08008455 	.word	0x08008455
 8008430:	08008469 	.word	0x08008469
 8008434:	08008469 	.word	0x08008469
 8008438:	08008469 	.word	0x08008469
 800843c:	0800845f 	.word	0x0800845f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008446:	60fb      	str	r3, [r7, #12]

      break;
 8008448:	e00f      	b.n	800846a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008450:	60fb      	str	r3, [r7, #12]

      break;
 8008452:	e00a      	b.n	800846a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800845a:	60fb      	str	r3, [r7, #12]

      break;
 800845c:	e005      	b.n	800846a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008464:	60fb      	str	r3, [r7, #12]

      break;
 8008466:	e000      	b.n	800846a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008468:	bf00      	nop
  }

  return tmpreg;
 800846a:	68fb      	ldr	r3, [r7, #12]
}
 800846c:	4618      	mov	r0, r3
 800846e:	3714      	adds	r7, #20
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008478:	b480      	push	{r7}
 800847a:	b083      	sub	sp, #12
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008480:	bf00      	nop
 8008482:	370c      	adds	r7, #12
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr

0800848c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800848c:	b480      	push	{r7}
 800848e:	b083      	sub	sp, #12
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008494:	bf00      	nop
 8008496:	370c      	adds	r7, #12
 8008498:	46bd      	mov	sp, r7
 800849a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849e:	4770      	bx	lr

080084a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b083      	sub	sp, #12
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr

080084b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80084b4:	b480      	push	{r7}
 80084b6:	b083      	sub	sp, #12
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80084bc:	bf00      	nop
 80084be:	370c      	adds	r7, #12
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr

080084c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b085      	sub	sp, #20
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
 80084d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	4a40      	ldr	r2, [pc, #256]	; (80085dc <TIM_Base_SetConfig+0x114>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d013      	beq.n	8008508 <TIM_Base_SetConfig+0x40>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084e6:	d00f      	beq.n	8008508 <TIM_Base_SetConfig+0x40>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	4a3d      	ldr	r2, [pc, #244]	; (80085e0 <TIM_Base_SetConfig+0x118>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d00b      	beq.n	8008508 <TIM_Base_SetConfig+0x40>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4a3c      	ldr	r2, [pc, #240]	; (80085e4 <TIM_Base_SetConfig+0x11c>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d007      	beq.n	8008508 <TIM_Base_SetConfig+0x40>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4a3b      	ldr	r2, [pc, #236]	; (80085e8 <TIM_Base_SetConfig+0x120>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d003      	beq.n	8008508 <TIM_Base_SetConfig+0x40>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	4a3a      	ldr	r2, [pc, #232]	; (80085ec <TIM_Base_SetConfig+0x124>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d108      	bne.n	800851a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800850e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	68fa      	ldr	r2, [r7, #12]
 8008516:	4313      	orrs	r3, r2
 8008518:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	4a2f      	ldr	r2, [pc, #188]	; (80085dc <TIM_Base_SetConfig+0x114>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d02b      	beq.n	800857a <TIM_Base_SetConfig+0xb2>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008528:	d027      	beq.n	800857a <TIM_Base_SetConfig+0xb2>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a2c      	ldr	r2, [pc, #176]	; (80085e0 <TIM_Base_SetConfig+0x118>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d023      	beq.n	800857a <TIM_Base_SetConfig+0xb2>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4a2b      	ldr	r2, [pc, #172]	; (80085e4 <TIM_Base_SetConfig+0x11c>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d01f      	beq.n	800857a <TIM_Base_SetConfig+0xb2>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a2a      	ldr	r2, [pc, #168]	; (80085e8 <TIM_Base_SetConfig+0x120>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d01b      	beq.n	800857a <TIM_Base_SetConfig+0xb2>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a29      	ldr	r2, [pc, #164]	; (80085ec <TIM_Base_SetConfig+0x124>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d017      	beq.n	800857a <TIM_Base_SetConfig+0xb2>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4a28      	ldr	r2, [pc, #160]	; (80085f0 <TIM_Base_SetConfig+0x128>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d013      	beq.n	800857a <TIM_Base_SetConfig+0xb2>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	4a27      	ldr	r2, [pc, #156]	; (80085f4 <TIM_Base_SetConfig+0x12c>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d00f      	beq.n	800857a <TIM_Base_SetConfig+0xb2>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	4a26      	ldr	r2, [pc, #152]	; (80085f8 <TIM_Base_SetConfig+0x130>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d00b      	beq.n	800857a <TIM_Base_SetConfig+0xb2>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	4a25      	ldr	r2, [pc, #148]	; (80085fc <TIM_Base_SetConfig+0x134>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d007      	beq.n	800857a <TIM_Base_SetConfig+0xb2>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	4a24      	ldr	r2, [pc, #144]	; (8008600 <TIM_Base_SetConfig+0x138>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d003      	beq.n	800857a <TIM_Base_SetConfig+0xb2>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	4a23      	ldr	r2, [pc, #140]	; (8008604 <TIM_Base_SetConfig+0x13c>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d108      	bne.n	800858c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	68db      	ldr	r3, [r3, #12]
 8008586:	68fa      	ldr	r2, [r7, #12]
 8008588:	4313      	orrs	r3, r2
 800858a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	695b      	ldr	r3, [r3, #20]
 8008596:	4313      	orrs	r3, r2
 8008598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	68fa      	ldr	r2, [r7, #12]
 800859e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	689a      	ldr	r2, [r3, #8]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	681a      	ldr	r2, [r3, #0]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	4a0a      	ldr	r2, [pc, #40]	; (80085dc <TIM_Base_SetConfig+0x114>)
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d003      	beq.n	80085c0 <TIM_Base_SetConfig+0xf8>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	4a0c      	ldr	r2, [pc, #48]	; (80085ec <TIM_Base_SetConfig+0x124>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d103      	bne.n	80085c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	691a      	ldr	r2, [r3, #16]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2201      	movs	r2, #1
 80085cc:	615a      	str	r2, [r3, #20]
}
 80085ce:	bf00      	nop
 80085d0:	3714      	adds	r7, #20
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop
 80085dc:	40010000 	.word	0x40010000
 80085e0:	40000400 	.word	0x40000400
 80085e4:	40000800 	.word	0x40000800
 80085e8:	40000c00 	.word	0x40000c00
 80085ec:	40010400 	.word	0x40010400
 80085f0:	40014000 	.word	0x40014000
 80085f4:	40014400 	.word	0x40014400
 80085f8:	40014800 	.word	0x40014800
 80085fc:	40001800 	.word	0x40001800
 8008600:	40001c00 	.word	0x40001c00
 8008604:	40002000 	.word	0x40002000

08008608 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008608:	b480      	push	{r7}
 800860a:	b087      	sub	sp, #28
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
 8008610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a1b      	ldr	r3, [r3, #32]
 8008616:	f023 0201 	bic.w	r2, r3, #1
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6a1b      	ldr	r3, [r3, #32]
 8008622:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	699b      	ldr	r3, [r3, #24]
 800862e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f023 0303 	bic.w	r3, r3, #3
 800863e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	4313      	orrs	r3, r2
 8008648:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	f023 0302 	bic.w	r3, r3, #2
 8008650:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	689b      	ldr	r3, [r3, #8]
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	4313      	orrs	r3, r2
 800865a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	4a20      	ldr	r2, [pc, #128]	; (80086e0 <TIM_OC1_SetConfig+0xd8>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d003      	beq.n	800866c <TIM_OC1_SetConfig+0x64>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	4a1f      	ldr	r2, [pc, #124]	; (80086e4 <TIM_OC1_SetConfig+0xdc>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d10c      	bne.n	8008686 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	f023 0308 	bic.w	r3, r3, #8
 8008672:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	697a      	ldr	r2, [r7, #20]
 800867a:	4313      	orrs	r3, r2
 800867c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	f023 0304 	bic.w	r3, r3, #4
 8008684:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	4a15      	ldr	r2, [pc, #84]	; (80086e0 <TIM_OC1_SetConfig+0xd8>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d003      	beq.n	8008696 <TIM_OC1_SetConfig+0x8e>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	4a14      	ldr	r2, [pc, #80]	; (80086e4 <TIM_OC1_SetConfig+0xdc>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d111      	bne.n	80086ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800869c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80086a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	695b      	ldr	r3, [r3, #20]
 80086aa:	693a      	ldr	r2, [r7, #16]
 80086ac:	4313      	orrs	r3, r2
 80086ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	699b      	ldr	r3, [r3, #24]
 80086b4:	693a      	ldr	r2, [r7, #16]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	693a      	ldr	r2, [r7, #16]
 80086be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	68fa      	ldr	r2, [r7, #12]
 80086c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	685a      	ldr	r2, [r3, #4]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	697a      	ldr	r2, [r7, #20]
 80086d2:	621a      	str	r2, [r3, #32]
}
 80086d4:	bf00      	nop
 80086d6:	371c      	adds	r7, #28
 80086d8:	46bd      	mov	sp, r7
 80086da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086de:	4770      	bx	lr
 80086e0:	40010000 	.word	0x40010000
 80086e4:	40010400 	.word	0x40010400

080086e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b087      	sub	sp, #28
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6a1b      	ldr	r3, [r3, #32]
 80086f6:	f023 0210 	bic.w	r2, r3, #16
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6a1b      	ldr	r3, [r3, #32]
 8008702:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	699b      	ldr	r3, [r3, #24]
 800870e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800871e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	021b      	lsls	r3, r3, #8
 8008726:	68fa      	ldr	r2, [r7, #12]
 8008728:	4313      	orrs	r3, r2
 800872a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	f023 0320 	bic.w	r3, r3, #32
 8008732:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	011b      	lsls	r3, r3, #4
 800873a:	697a      	ldr	r2, [r7, #20]
 800873c:	4313      	orrs	r3, r2
 800873e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	4a22      	ldr	r2, [pc, #136]	; (80087cc <TIM_OC2_SetConfig+0xe4>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d003      	beq.n	8008750 <TIM_OC2_SetConfig+0x68>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	4a21      	ldr	r2, [pc, #132]	; (80087d0 <TIM_OC2_SetConfig+0xe8>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d10d      	bne.n	800876c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008756:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	68db      	ldr	r3, [r3, #12]
 800875c:	011b      	lsls	r3, r3, #4
 800875e:	697a      	ldr	r2, [r7, #20]
 8008760:	4313      	orrs	r3, r2
 8008762:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008764:	697b      	ldr	r3, [r7, #20]
 8008766:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800876a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	4a17      	ldr	r2, [pc, #92]	; (80087cc <TIM_OC2_SetConfig+0xe4>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d003      	beq.n	800877c <TIM_OC2_SetConfig+0x94>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	4a16      	ldr	r2, [pc, #88]	; (80087d0 <TIM_OC2_SetConfig+0xe8>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d113      	bne.n	80087a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008782:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800878a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	695b      	ldr	r3, [r3, #20]
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	693a      	ldr	r2, [r7, #16]
 8008794:	4313      	orrs	r3, r2
 8008796:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	699b      	ldr	r3, [r3, #24]
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	693a      	ldr	r2, [r7, #16]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	693a      	ldr	r2, [r7, #16]
 80087a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	68fa      	ldr	r2, [r7, #12]
 80087ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	685a      	ldr	r2, [r3, #4]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	697a      	ldr	r2, [r7, #20]
 80087bc:	621a      	str	r2, [r3, #32]
}
 80087be:	bf00      	nop
 80087c0:	371c      	adds	r7, #28
 80087c2:	46bd      	mov	sp, r7
 80087c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c8:	4770      	bx	lr
 80087ca:	bf00      	nop
 80087cc:	40010000 	.word	0x40010000
 80087d0:	40010400 	.word	0x40010400

080087d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b087      	sub	sp, #28
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
 80087dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6a1b      	ldr	r3, [r3, #32]
 80087e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6a1b      	ldr	r3, [r3, #32]
 80087ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	69db      	ldr	r3, [r3, #28]
 80087fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f023 0303 	bic.w	r3, r3, #3
 800880a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	68fa      	ldr	r2, [r7, #12]
 8008812:	4313      	orrs	r3, r2
 8008814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800881c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	021b      	lsls	r3, r3, #8
 8008824:	697a      	ldr	r2, [r7, #20]
 8008826:	4313      	orrs	r3, r2
 8008828:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	4a21      	ldr	r2, [pc, #132]	; (80088b4 <TIM_OC3_SetConfig+0xe0>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d003      	beq.n	800883a <TIM_OC3_SetConfig+0x66>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	4a20      	ldr	r2, [pc, #128]	; (80088b8 <TIM_OC3_SetConfig+0xe4>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d10d      	bne.n	8008856 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008840:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	021b      	lsls	r3, r3, #8
 8008848:	697a      	ldr	r2, [r7, #20]
 800884a:	4313      	orrs	r3, r2
 800884c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008854:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	4a16      	ldr	r2, [pc, #88]	; (80088b4 <TIM_OC3_SetConfig+0xe0>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d003      	beq.n	8008866 <TIM_OC3_SetConfig+0x92>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	4a15      	ldr	r2, [pc, #84]	; (80088b8 <TIM_OC3_SetConfig+0xe4>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d113      	bne.n	800888e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800886c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008874:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	695b      	ldr	r3, [r3, #20]
 800887a:	011b      	lsls	r3, r3, #4
 800887c:	693a      	ldr	r2, [r7, #16]
 800887e:	4313      	orrs	r3, r2
 8008880:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	699b      	ldr	r3, [r3, #24]
 8008886:	011b      	lsls	r3, r3, #4
 8008888:	693a      	ldr	r2, [r7, #16]
 800888a:	4313      	orrs	r3, r2
 800888c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	693a      	ldr	r2, [r7, #16]
 8008892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	68fa      	ldr	r2, [r7, #12]
 8008898:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	685a      	ldr	r2, [r3, #4]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	697a      	ldr	r2, [r7, #20]
 80088a6:	621a      	str	r2, [r3, #32]
}
 80088a8:	bf00      	nop
 80088aa:	371c      	adds	r7, #28
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr
 80088b4:	40010000 	.word	0x40010000
 80088b8:	40010400 	.word	0x40010400

080088bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088bc:	b480      	push	{r7}
 80088be:	b087      	sub	sp, #28
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a1b      	ldr	r3, [r3, #32]
 80088ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6a1b      	ldr	r3, [r3, #32]
 80088d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	69db      	ldr	r3, [r3, #28]
 80088e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	021b      	lsls	r3, r3, #8
 80088fa:	68fa      	ldr	r2, [r7, #12]
 80088fc:	4313      	orrs	r3, r2
 80088fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008906:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	689b      	ldr	r3, [r3, #8]
 800890c:	031b      	lsls	r3, r3, #12
 800890e:	693a      	ldr	r2, [r7, #16]
 8008910:	4313      	orrs	r3, r2
 8008912:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4a12      	ldr	r2, [pc, #72]	; (8008960 <TIM_OC4_SetConfig+0xa4>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d003      	beq.n	8008924 <TIM_OC4_SetConfig+0x68>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	4a11      	ldr	r2, [pc, #68]	; (8008964 <TIM_OC4_SetConfig+0xa8>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d109      	bne.n	8008938 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800892a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	695b      	ldr	r3, [r3, #20]
 8008930:	019b      	lsls	r3, r3, #6
 8008932:	697a      	ldr	r2, [r7, #20]
 8008934:	4313      	orrs	r3, r2
 8008936:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	697a      	ldr	r2, [r7, #20]
 800893c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	68fa      	ldr	r2, [r7, #12]
 8008942:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	685a      	ldr	r2, [r3, #4]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	693a      	ldr	r2, [r7, #16]
 8008950:	621a      	str	r2, [r3, #32]
}
 8008952:	bf00      	nop
 8008954:	371c      	adds	r7, #28
 8008956:	46bd      	mov	sp, r7
 8008958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895c:	4770      	bx	lr
 800895e:	bf00      	nop
 8008960:	40010000 	.word	0x40010000
 8008964:	40010400 	.word	0x40010400

08008968 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008968:	b480      	push	{r7}
 800896a:	b087      	sub	sp, #28
 800896c:	af00      	add	r7, sp, #0
 800896e:	60f8      	str	r0, [r7, #12]
 8008970:	60b9      	str	r1, [r7, #8]
 8008972:	607a      	str	r2, [r7, #4]
 8008974:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6a1b      	ldr	r3, [r3, #32]
 800897a:	f023 0201 	bic.w	r2, r3, #1
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	699b      	ldr	r3, [r3, #24]
 8008986:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	6a1b      	ldr	r3, [r3, #32]
 800898c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	4a28      	ldr	r2, [pc, #160]	; (8008a34 <TIM_TI1_SetConfig+0xcc>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d01b      	beq.n	80089ce <TIM_TI1_SetConfig+0x66>
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800899c:	d017      	beq.n	80089ce <TIM_TI1_SetConfig+0x66>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	4a25      	ldr	r2, [pc, #148]	; (8008a38 <TIM_TI1_SetConfig+0xd0>)
 80089a2:	4293      	cmp	r3, r2
 80089a4:	d013      	beq.n	80089ce <TIM_TI1_SetConfig+0x66>
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	4a24      	ldr	r2, [pc, #144]	; (8008a3c <TIM_TI1_SetConfig+0xd4>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d00f      	beq.n	80089ce <TIM_TI1_SetConfig+0x66>
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	4a23      	ldr	r2, [pc, #140]	; (8008a40 <TIM_TI1_SetConfig+0xd8>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d00b      	beq.n	80089ce <TIM_TI1_SetConfig+0x66>
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	4a22      	ldr	r2, [pc, #136]	; (8008a44 <TIM_TI1_SetConfig+0xdc>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d007      	beq.n	80089ce <TIM_TI1_SetConfig+0x66>
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	4a21      	ldr	r2, [pc, #132]	; (8008a48 <TIM_TI1_SetConfig+0xe0>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d003      	beq.n	80089ce <TIM_TI1_SetConfig+0x66>
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	4a20      	ldr	r2, [pc, #128]	; (8008a4c <TIM_TI1_SetConfig+0xe4>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d101      	bne.n	80089d2 <TIM_TI1_SetConfig+0x6a>
 80089ce:	2301      	movs	r3, #1
 80089d0:	e000      	b.n	80089d4 <TIM_TI1_SetConfig+0x6c>
 80089d2:	2300      	movs	r3, #0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d008      	beq.n	80089ea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	f023 0303 	bic.w	r3, r3, #3
 80089de:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80089e0:	697a      	ldr	r2, [r7, #20]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	617b      	str	r3, [r7, #20]
 80089e8:	e003      	b.n	80089f2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	f043 0301 	orr.w	r3, r3, #1
 80089f0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80089f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	011b      	lsls	r3, r3, #4
 80089fe:	b2db      	uxtb	r3, r3
 8008a00:	697a      	ldr	r2, [r7, #20]
 8008a02:	4313      	orrs	r3, r2
 8008a04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	f023 030a 	bic.w	r3, r3, #10
 8008a0c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	f003 030a 	and.w	r3, r3, #10
 8008a14:	693a      	ldr	r2, [r7, #16]
 8008a16:	4313      	orrs	r3, r2
 8008a18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	697a      	ldr	r2, [r7, #20]
 8008a1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	693a      	ldr	r2, [r7, #16]
 8008a24:	621a      	str	r2, [r3, #32]
}
 8008a26:	bf00      	nop
 8008a28:	371c      	adds	r7, #28
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a30:	4770      	bx	lr
 8008a32:	bf00      	nop
 8008a34:	40010000 	.word	0x40010000
 8008a38:	40000400 	.word	0x40000400
 8008a3c:	40000800 	.word	0x40000800
 8008a40:	40000c00 	.word	0x40000c00
 8008a44:	40010400 	.word	0x40010400
 8008a48:	40014000 	.word	0x40014000
 8008a4c:	40001800 	.word	0x40001800

08008a50 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b087      	sub	sp, #28
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	60f8      	str	r0, [r7, #12]
 8008a58:	60b9      	str	r1, [r7, #8]
 8008a5a:	607a      	str	r2, [r7, #4]
 8008a5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	6a1b      	ldr	r3, [r3, #32]
 8008a62:	f023 0210 	bic.w	r2, r3, #16
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	699b      	ldr	r3, [r3, #24]
 8008a6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6a1b      	ldr	r3, [r3, #32]
 8008a74:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	021b      	lsls	r3, r3, #8
 8008a82:	697a      	ldr	r2, [r7, #20]
 8008a84:	4313      	orrs	r3, r2
 8008a86:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008a8e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	031b      	lsls	r3, r3, #12
 8008a94:	b29b      	uxth	r3, r3
 8008a96:	697a      	ldr	r2, [r7, #20]
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008aa2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	011b      	lsls	r3, r3, #4
 8008aa8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008aac:	693a      	ldr	r2, [r7, #16]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	697a      	ldr	r2, [r7, #20]
 8008ab6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	693a      	ldr	r2, [r7, #16]
 8008abc:	621a      	str	r2, [r3, #32]
}
 8008abe:	bf00      	nop
 8008ac0:	371c      	adds	r7, #28
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac8:	4770      	bx	lr

08008aca <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008aca:	b480      	push	{r7}
 8008acc:	b087      	sub	sp, #28
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	60f8      	str	r0, [r7, #12]
 8008ad2:	60b9      	str	r1, [r7, #8]
 8008ad4:	607a      	str	r2, [r7, #4]
 8008ad6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	6a1b      	ldr	r3, [r3, #32]
 8008adc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	69db      	ldr	r3, [r3, #28]
 8008ae8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6a1b      	ldr	r3, [r3, #32]
 8008aee:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	f023 0303 	bic.w	r3, r3, #3
 8008af6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008af8:	697a      	ldr	r2, [r7, #20]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	4313      	orrs	r3, r2
 8008afe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b06:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	011b      	lsls	r3, r3, #4
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	697a      	ldr	r2, [r7, #20]
 8008b10:	4313      	orrs	r3, r2
 8008b12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008b1a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	021b      	lsls	r3, r3, #8
 8008b20:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008b24:	693a      	ldr	r2, [r7, #16]
 8008b26:	4313      	orrs	r3, r2
 8008b28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	697a      	ldr	r2, [r7, #20]
 8008b2e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	693a      	ldr	r2, [r7, #16]
 8008b34:	621a      	str	r2, [r3, #32]
}
 8008b36:	bf00      	nop
 8008b38:	371c      	adds	r7, #28
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b40:	4770      	bx	lr

08008b42 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008b42:	b480      	push	{r7}
 8008b44:	b087      	sub	sp, #28
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	60f8      	str	r0, [r7, #12]
 8008b4a:	60b9      	str	r1, [r7, #8]
 8008b4c:	607a      	str	r2, [r7, #4]
 8008b4e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	6a1b      	ldr	r3, [r3, #32]
 8008b54:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	69db      	ldr	r3, [r3, #28]
 8008b60:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	6a1b      	ldr	r3, [r3, #32]
 8008b66:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b6e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	021b      	lsls	r3, r3, #8
 8008b74:	697a      	ldr	r2, [r7, #20]
 8008b76:	4313      	orrs	r3, r2
 8008b78:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b80:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	031b      	lsls	r3, r3, #12
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	697a      	ldr	r2, [r7, #20]
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008b94:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	031b      	lsls	r3, r3, #12
 8008b9a:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008b9e:	693a      	ldr	r2, [r7, #16]
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	697a      	ldr	r2, [r7, #20]
 8008ba8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	693a      	ldr	r2, [r7, #16]
 8008bae:	621a      	str	r2, [r3, #32]
}
 8008bb0:	bf00      	nop
 8008bb2:	371c      	adds	r7, #28
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b087      	sub	sp, #28
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	60f8      	str	r0, [r7, #12]
 8008bc4:	60b9      	str	r1, [r7, #8]
 8008bc6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	f003 031f 	and.w	r3, r3, #31
 8008bce:	2201      	movs	r2, #1
 8008bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008bd4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	6a1a      	ldr	r2, [r3, #32]
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	43db      	mvns	r3, r3
 8008bde:	401a      	ands	r2, r3
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	6a1a      	ldr	r2, [r3, #32]
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	f003 031f 	and.w	r3, r3, #31
 8008bee:	6879      	ldr	r1, [r7, #4]
 8008bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8008bf4:	431a      	orrs	r2, r3
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	621a      	str	r2, [r3, #32]
}
 8008bfa:	bf00      	nop
 8008bfc:	371c      	adds	r7, #28
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c04:	4770      	bx	lr
	...

08008c08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c18:	2b01      	cmp	r3, #1
 8008c1a:	d101      	bne.n	8008c20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c1c:	2302      	movs	r3, #2
 8008c1e:	e05a      	b.n	8008cd6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2201      	movs	r2, #1
 8008c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2202      	movs	r2, #2
 8008c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	68fa      	ldr	r2, [r7, #12]
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68fa      	ldr	r2, [r7, #12]
 8008c58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a21      	ldr	r2, [pc, #132]	; (8008ce4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d022      	beq.n	8008caa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c6c:	d01d      	beq.n	8008caa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a1d      	ldr	r2, [pc, #116]	; (8008ce8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d018      	beq.n	8008caa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a1b      	ldr	r2, [pc, #108]	; (8008cec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d013      	beq.n	8008caa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a1a      	ldr	r2, [pc, #104]	; (8008cf0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d00e      	beq.n	8008caa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a18      	ldr	r2, [pc, #96]	; (8008cf4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d009      	beq.n	8008caa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a17      	ldr	r2, [pc, #92]	; (8008cf8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d004      	beq.n	8008caa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a15      	ldr	r2, [pc, #84]	; (8008cfc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d10c      	bne.n	8008cc4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008cb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	685b      	ldr	r3, [r3, #4]
 8008cb6:	68ba      	ldr	r2, [r7, #8]
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	68ba      	ldr	r2, [r7, #8]
 8008cc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008cd4:	2300      	movs	r3, #0
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3714      	adds	r7, #20
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr
 8008ce2:	bf00      	nop
 8008ce4:	40010000 	.word	0x40010000
 8008ce8:	40000400 	.word	0x40000400
 8008cec:	40000800 	.word	0x40000800
 8008cf0:	40000c00 	.word	0x40000c00
 8008cf4:	40010400 	.word	0x40010400
 8008cf8:	40014000 	.word	0x40014000
 8008cfc:	40001800 	.word	0x40001800

08008d00 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008d00:	b480      	push	{r7}
 8008d02:	b083      	sub	sp, #12
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008d08:	bf00      	nop
 8008d0a:	370c      	adds	r7, #12
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr

08008d14 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008d14:	b480      	push	{r7}
 8008d16:	b083      	sub	sp, #12
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008d1c:	bf00      	nop
 8008d1e:	370c      	adds	r7, #12
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr

08008d28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b082      	sub	sp, #8
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d101      	bne.n	8008d3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	e03f      	b.n	8008dba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d40:	b2db      	uxtb	r3, r3
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d106      	bne.n	8008d54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f7f9 face 	bl	80022f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2224      	movs	r2, #36	; 0x24
 8008d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	68da      	ldr	r2, [r3, #12]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008d6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f000 f829 	bl	8008dc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	691a      	ldr	r2, [r3, #16]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008d80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	695a      	ldr	r2, [r3, #20]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008d90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	68da      	ldr	r2, [r3, #12]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008da0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2200      	movs	r2, #0
 8008da6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2220      	movs	r2, #32
 8008dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2220      	movs	r2, #32
 8008db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008db8:	2300      	movs	r3, #0
}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3708      	adds	r7, #8
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}
	...

08008dc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc8:	b09f      	sub	sp, #124	; 0x7c
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008dce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	691b      	ldr	r3, [r3, #16]
 8008dd4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008dd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dda:	68d9      	ldr	r1, [r3, #12]
 8008ddc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	ea40 0301 	orr.w	r3, r0, r1
 8008de4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008de6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008de8:	689a      	ldr	r2, [r3, #8]
 8008dea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dec:	691b      	ldr	r3, [r3, #16]
 8008dee:	431a      	orrs	r2, r3
 8008df0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008df2:	695b      	ldr	r3, [r3, #20]
 8008df4:	431a      	orrs	r2, r3
 8008df6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008df8:	69db      	ldr	r3, [r3, #28]
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008dfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	68db      	ldr	r3, [r3, #12]
 8008e04:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008e08:	f021 010c 	bic.w	r1, r1, #12
 8008e0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e0e:	681a      	ldr	r2, [r3, #0]
 8008e10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008e12:	430b      	orrs	r3, r1
 8008e14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008e16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	695b      	ldr	r3, [r3, #20]
 8008e1c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008e20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e22:	6999      	ldr	r1, [r3, #24]
 8008e24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	ea40 0301 	orr.w	r3, r0, r1
 8008e2c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008e2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e30:	681a      	ldr	r2, [r3, #0]
 8008e32:	4bc5      	ldr	r3, [pc, #788]	; (8009148 <UART_SetConfig+0x384>)
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d004      	beq.n	8008e42 <UART_SetConfig+0x7e>
 8008e38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	4bc3      	ldr	r3, [pc, #780]	; (800914c <UART_SetConfig+0x388>)
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d103      	bne.n	8008e4a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008e42:	f7fd fb57 	bl	80064f4 <HAL_RCC_GetPCLK2Freq>
 8008e46:	6778      	str	r0, [r7, #116]	; 0x74
 8008e48:	e002      	b.n	8008e50 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008e4a:	f7fd fb3f 	bl	80064cc <HAL_RCC_GetPCLK1Freq>
 8008e4e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e52:	69db      	ldr	r3, [r3, #28]
 8008e54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e58:	f040 80b6 	bne.w	8008fc8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008e5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e5e:	461c      	mov	r4, r3
 8008e60:	f04f 0500 	mov.w	r5, #0
 8008e64:	4622      	mov	r2, r4
 8008e66:	462b      	mov	r3, r5
 8008e68:	1891      	adds	r1, r2, r2
 8008e6a:	6439      	str	r1, [r7, #64]	; 0x40
 8008e6c:	415b      	adcs	r3, r3
 8008e6e:	647b      	str	r3, [r7, #68]	; 0x44
 8008e70:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008e74:	1912      	adds	r2, r2, r4
 8008e76:	eb45 0303 	adc.w	r3, r5, r3
 8008e7a:	f04f 0000 	mov.w	r0, #0
 8008e7e:	f04f 0100 	mov.w	r1, #0
 8008e82:	00d9      	lsls	r1, r3, #3
 8008e84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008e88:	00d0      	lsls	r0, r2, #3
 8008e8a:	4602      	mov	r2, r0
 8008e8c:	460b      	mov	r3, r1
 8008e8e:	1911      	adds	r1, r2, r4
 8008e90:	6639      	str	r1, [r7, #96]	; 0x60
 8008e92:	416b      	adcs	r3, r5
 8008e94:	667b      	str	r3, [r7, #100]	; 0x64
 8008e96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	f04f 0300 	mov.w	r3, #0
 8008ea0:	1891      	adds	r1, r2, r2
 8008ea2:	63b9      	str	r1, [r7, #56]	; 0x38
 8008ea4:	415b      	adcs	r3, r3
 8008ea6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ea8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008eac:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008eb0:	f7f7 feca 	bl	8000c48 <__aeabi_uldivmod>
 8008eb4:	4602      	mov	r2, r0
 8008eb6:	460b      	mov	r3, r1
 8008eb8:	4ba5      	ldr	r3, [pc, #660]	; (8009150 <UART_SetConfig+0x38c>)
 8008eba:	fba3 2302 	umull	r2, r3, r3, r2
 8008ebe:	095b      	lsrs	r3, r3, #5
 8008ec0:	011e      	lsls	r6, r3, #4
 8008ec2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ec4:	461c      	mov	r4, r3
 8008ec6:	f04f 0500 	mov.w	r5, #0
 8008eca:	4622      	mov	r2, r4
 8008ecc:	462b      	mov	r3, r5
 8008ece:	1891      	adds	r1, r2, r2
 8008ed0:	6339      	str	r1, [r7, #48]	; 0x30
 8008ed2:	415b      	adcs	r3, r3
 8008ed4:	637b      	str	r3, [r7, #52]	; 0x34
 8008ed6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008eda:	1912      	adds	r2, r2, r4
 8008edc:	eb45 0303 	adc.w	r3, r5, r3
 8008ee0:	f04f 0000 	mov.w	r0, #0
 8008ee4:	f04f 0100 	mov.w	r1, #0
 8008ee8:	00d9      	lsls	r1, r3, #3
 8008eea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008eee:	00d0      	lsls	r0, r2, #3
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	460b      	mov	r3, r1
 8008ef4:	1911      	adds	r1, r2, r4
 8008ef6:	65b9      	str	r1, [r7, #88]	; 0x58
 8008ef8:	416b      	adcs	r3, r5
 8008efa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008efc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	461a      	mov	r2, r3
 8008f02:	f04f 0300 	mov.w	r3, #0
 8008f06:	1891      	adds	r1, r2, r2
 8008f08:	62b9      	str	r1, [r7, #40]	; 0x28
 8008f0a:	415b      	adcs	r3, r3
 8008f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008f0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008f12:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008f16:	f7f7 fe97 	bl	8000c48 <__aeabi_uldivmod>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	460b      	mov	r3, r1
 8008f1e:	4b8c      	ldr	r3, [pc, #560]	; (8009150 <UART_SetConfig+0x38c>)
 8008f20:	fba3 1302 	umull	r1, r3, r3, r2
 8008f24:	095b      	lsrs	r3, r3, #5
 8008f26:	2164      	movs	r1, #100	; 0x64
 8008f28:	fb01 f303 	mul.w	r3, r1, r3
 8008f2c:	1ad3      	subs	r3, r2, r3
 8008f2e:	00db      	lsls	r3, r3, #3
 8008f30:	3332      	adds	r3, #50	; 0x32
 8008f32:	4a87      	ldr	r2, [pc, #540]	; (8009150 <UART_SetConfig+0x38c>)
 8008f34:	fba2 2303 	umull	r2, r3, r2, r3
 8008f38:	095b      	lsrs	r3, r3, #5
 8008f3a:	005b      	lsls	r3, r3, #1
 8008f3c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008f40:	441e      	add	r6, r3
 8008f42:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008f44:	4618      	mov	r0, r3
 8008f46:	f04f 0100 	mov.w	r1, #0
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	460b      	mov	r3, r1
 8008f4e:	1894      	adds	r4, r2, r2
 8008f50:	623c      	str	r4, [r7, #32]
 8008f52:	415b      	adcs	r3, r3
 8008f54:	627b      	str	r3, [r7, #36]	; 0x24
 8008f56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008f5a:	1812      	adds	r2, r2, r0
 8008f5c:	eb41 0303 	adc.w	r3, r1, r3
 8008f60:	f04f 0400 	mov.w	r4, #0
 8008f64:	f04f 0500 	mov.w	r5, #0
 8008f68:	00dd      	lsls	r5, r3, #3
 8008f6a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008f6e:	00d4      	lsls	r4, r2, #3
 8008f70:	4622      	mov	r2, r4
 8008f72:	462b      	mov	r3, r5
 8008f74:	1814      	adds	r4, r2, r0
 8008f76:	653c      	str	r4, [r7, #80]	; 0x50
 8008f78:	414b      	adcs	r3, r1
 8008f7a:	657b      	str	r3, [r7, #84]	; 0x54
 8008f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	461a      	mov	r2, r3
 8008f82:	f04f 0300 	mov.w	r3, #0
 8008f86:	1891      	adds	r1, r2, r2
 8008f88:	61b9      	str	r1, [r7, #24]
 8008f8a:	415b      	adcs	r3, r3
 8008f8c:	61fb      	str	r3, [r7, #28]
 8008f8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f92:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008f96:	f7f7 fe57 	bl	8000c48 <__aeabi_uldivmod>
 8008f9a:	4602      	mov	r2, r0
 8008f9c:	460b      	mov	r3, r1
 8008f9e:	4b6c      	ldr	r3, [pc, #432]	; (8009150 <UART_SetConfig+0x38c>)
 8008fa0:	fba3 1302 	umull	r1, r3, r3, r2
 8008fa4:	095b      	lsrs	r3, r3, #5
 8008fa6:	2164      	movs	r1, #100	; 0x64
 8008fa8:	fb01 f303 	mul.w	r3, r1, r3
 8008fac:	1ad3      	subs	r3, r2, r3
 8008fae:	00db      	lsls	r3, r3, #3
 8008fb0:	3332      	adds	r3, #50	; 0x32
 8008fb2:	4a67      	ldr	r2, [pc, #412]	; (8009150 <UART_SetConfig+0x38c>)
 8008fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8008fb8:	095b      	lsrs	r3, r3, #5
 8008fba:	f003 0207 	and.w	r2, r3, #7
 8008fbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4432      	add	r2, r6
 8008fc4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008fc6:	e0b9      	b.n	800913c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008fc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008fca:	461c      	mov	r4, r3
 8008fcc:	f04f 0500 	mov.w	r5, #0
 8008fd0:	4622      	mov	r2, r4
 8008fd2:	462b      	mov	r3, r5
 8008fd4:	1891      	adds	r1, r2, r2
 8008fd6:	6139      	str	r1, [r7, #16]
 8008fd8:	415b      	adcs	r3, r3
 8008fda:	617b      	str	r3, [r7, #20]
 8008fdc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008fe0:	1912      	adds	r2, r2, r4
 8008fe2:	eb45 0303 	adc.w	r3, r5, r3
 8008fe6:	f04f 0000 	mov.w	r0, #0
 8008fea:	f04f 0100 	mov.w	r1, #0
 8008fee:	00d9      	lsls	r1, r3, #3
 8008ff0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008ff4:	00d0      	lsls	r0, r2, #3
 8008ff6:	4602      	mov	r2, r0
 8008ff8:	460b      	mov	r3, r1
 8008ffa:	eb12 0804 	adds.w	r8, r2, r4
 8008ffe:	eb43 0905 	adc.w	r9, r3, r5
 8009002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	4618      	mov	r0, r3
 8009008:	f04f 0100 	mov.w	r1, #0
 800900c:	f04f 0200 	mov.w	r2, #0
 8009010:	f04f 0300 	mov.w	r3, #0
 8009014:	008b      	lsls	r3, r1, #2
 8009016:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800901a:	0082      	lsls	r2, r0, #2
 800901c:	4640      	mov	r0, r8
 800901e:	4649      	mov	r1, r9
 8009020:	f7f7 fe12 	bl	8000c48 <__aeabi_uldivmod>
 8009024:	4602      	mov	r2, r0
 8009026:	460b      	mov	r3, r1
 8009028:	4b49      	ldr	r3, [pc, #292]	; (8009150 <UART_SetConfig+0x38c>)
 800902a:	fba3 2302 	umull	r2, r3, r3, r2
 800902e:	095b      	lsrs	r3, r3, #5
 8009030:	011e      	lsls	r6, r3, #4
 8009032:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009034:	4618      	mov	r0, r3
 8009036:	f04f 0100 	mov.w	r1, #0
 800903a:	4602      	mov	r2, r0
 800903c:	460b      	mov	r3, r1
 800903e:	1894      	adds	r4, r2, r2
 8009040:	60bc      	str	r4, [r7, #8]
 8009042:	415b      	adcs	r3, r3
 8009044:	60fb      	str	r3, [r7, #12]
 8009046:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800904a:	1812      	adds	r2, r2, r0
 800904c:	eb41 0303 	adc.w	r3, r1, r3
 8009050:	f04f 0400 	mov.w	r4, #0
 8009054:	f04f 0500 	mov.w	r5, #0
 8009058:	00dd      	lsls	r5, r3, #3
 800905a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800905e:	00d4      	lsls	r4, r2, #3
 8009060:	4622      	mov	r2, r4
 8009062:	462b      	mov	r3, r5
 8009064:	1814      	adds	r4, r2, r0
 8009066:	64bc      	str	r4, [r7, #72]	; 0x48
 8009068:	414b      	adcs	r3, r1
 800906a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800906c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	4618      	mov	r0, r3
 8009072:	f04f 0100 	mov.w	r1, #0
 8009076:	f04f 0200 	mov.w	r2, #0
 800907a:	f04f 0300 	mov.w	r3, #0
 800907e:	008b      	lsls	r3, r1, #2
 8009080:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009084:	0082      	lsls	r2, r0, #2
 8009086:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800908a:	f7f7 fddd 	bl	8000c48 <__aeabi_uldivmod>
 800908e:	4602      	mov	r2, r0
 8009090:	460b      	mov	r3, r1
 8009092:	4b2f      	ldr	r3, [pc, #188]	; (8009150 <UART_SetConfig+0x38c>)
 8009094:	fba3 1302 	umull	r1, r3, r3, r2
 8009098:	095b      	lsrs	r3, r3, #5
 800909a:	2164      	movs	r1, #100	; 0x64
 800909c:	fb01 f303 	mul.w	r3, r1, r3
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	011b      	lsls	r3, r3, #4
 80090a4:	3332      	adds	r3, #50	; 0x32
 80090a6:	4a2a      	ldr	r2, [pc, #168]	; (8009150 <UART_SetConfig+0x38c>)
 80090a8:	fba2 2303 	umull	r2, r3, r2, r3
 80090ac:	095b      	lsrs	r3, r3, #5
 80090ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80090b2:	441e      	add	r6, r3
 80090b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090b6:	4618      	mov	r0, r3
 80090b8:	f04f 0100 	mov.w	r1, #0
 80090bc:	4602      	mov	r2, r0
 80090be:	460b      	mov	r3, r1
 80090c0:	1894      	adds	r4, r2, r2
 80090c2:	603c      	str	r4, [r7, #0]
 80090c4:	415b      	adcs	r3, r3
 80090c6:	607b      	str	r3, [r7, #4]
 80090c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090cc:	1812      	adds	r2, r2, r0
 80090ce:	eb41 0303 	adc.w	r3, r1, r3
 80090d2:	f04f 0400 	mov.w	r4, #0
 80090d6:	f04f 0500 	mov.w	r5, #0
 80090da:	00dd      	lsls	r5, r3, #3
 80090dc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80090e0:	00d4      	lsls	r4, r2, #3
 80090e2:	4622      	mov	r2, r4
 80090e4:	462b      	mov	r3, r5
 80090e6:	eb12 0a00 	adds.w	sl, r2, r0
 80090ea:	eb43 0b01 	adc.w	fp, r3, r1
 80090ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	4618      	mov	r0, r3
 80090f4:	f04f 0100 	mov.w	r1, #0
 80090f8:	f04f 0200 	mov.w	r2, #0
 80090fc:	f04f 0300 	mov.w	r3, #0
 8009100:	008b      	lsls	r3, r1, #2
 8009102:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009106:	0082      	lsls	r2, r0, #2
 8009108:	4650      	mov	r0, sl
 800910a:	4659      	mov	r1, fp
 800910c:	f7f7 fd9c 	bl	8000c48 <__aeabi_uldivmod>
 8009110:	4602      	mov	r2, r0
 8009112:	460b      	mov	r3, r1
 8009114:	4b0e      	ldr	r3, [pc, #56]	; (8009150 <UART_SetConfig+0x38c>)
 8009116:	fba3 1302 	umull	r1, r3, r3, r2
 800911a:	095b      	lsrs	r3, r3, #5
 800911c:	2164      	movs	r1, #100	; 0x64
 800911e:	fb01 f303 	mul.w	r3, r1, r3
 8009122:	1ad3      	subs	r3, r2, r3
 8009124:	011b      	lsls	r3, r3, #4
 8009126:	3332      	adds	r3, #50	; 0x32
 8009128:	4a09      	ldr	r2, [pc, #36]	; (8009150 <UART_SetConfig+0x38c>)
 800912a:	fba2 2303 	umull	r2, r3, r2, r3
 800912e:	095b      	lsrs	r3, r3, #5
 8009130:	f003 020f 	and.w	r2, r3, #15
 8009134:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4432      	add	r2, r6
 800913a:	609a      	str	r2, [r3, #8]
}
 800913c:	bf00      	nop
 800913e:	377c      	adds	r7, #124	; 0x7c
 8009140:	46bd      	mov	sp, r7
 8009142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009146:	bf00      	nop
 8009148:	40011000 	.word	0x40011000
 800914c:	40011400 	.word	0x40011400
 8009150:	51eb851f 	.word	0x51eb851f

08009154 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b082      	sub	sp, #8
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d101      	bne.n	8009166 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8009162:	2301      	movs	r3, #1
 8009164:	e033      	b.n	80091ce <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800916c:	b2db      	uxtb	r3, r3
 800916e:	2b00      	cmp	r3, #0
 8009170:	d106      	bne.n	8009180 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2200      	movs	r2, #0
 8009176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f7f9 f920 	bl	80023c0 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2202      	movs	r2, #2
 8009184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f000 f825 	bl	80091d8 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	691a      	ldr	r2, [r3, #16]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800919c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	695a      	ldr	r2, [r3, #20]
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80091ac:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	68da      	ldr	r2, [r3, #12]
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80091bc:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2200      	movs	r2, #0
 80091c2:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80091cc:	2300      	movs	r3, #0
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3708      	adds	r7, #8
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
	...

080091d8 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 80091d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091dc:	b0a5      	sub	sp, #148	; 0x94
 80091de:	af00      	add	r7, sp, #0
 80091e0:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
  uint32_t tmpreg = 0x00U;
 80091e4:	2300      	movs	r3, #0
 80091e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 80091ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	68d9      	ldr	r1, [r3, #12]
 80091f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80091f6:	681a      	ldr	r2, [r3, #0]
 80091f8:	f021 030c 	bic.w	r3, r1, #12
 80091fc:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 80091fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	691b      	ldr	r3, [r3, #16]
 8009206:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 800920a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800920e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009212:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8009216:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800921a:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 800921c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009220:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8009222:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8009224:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009228:	6a1b      	ldr	r3, [r3, #32]
 800922a:	431a      	orrs	r2, r3
 800922c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009230:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8009232:	431a      	orrs	r2, r3
 8009234:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009238:	4313      	orrs	r3, r2
 800923a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800923e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 8009242:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800924c:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 800924e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800925a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800925e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009262:	f023 030c 	bic.w	r3, r3, #12
 8009266:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 800926a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800926e:	689a      	ldr	r2, [r3, #8]
 8009270:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009274:	691b      	ldr	r3, [r3, #16]
 8009276:	431a      	orrs	r2, r3
 8009278:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800927c:	695b      	ldr	r3, [r3, #20]
 800927e:	431a      	orrs	r2, r3
 8009280:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009284:	4313      	orrs	r3, r2
 8009286:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800928a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 800928e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009292:	681a      	ldr	r2, [r3, #0]
 8009294:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009298:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 800929a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	6959      	ldr	r1, [r3, #20]
 80092a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	f421 7340 	bic.w	r3, r1, #768	; 0x300
 80092ac:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 80092ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092b2:	681a      	ldr	r2, [r3, #0]
 80092b4:	4bc8      	ldr	r3, [pc, #800]	; (80095d8 <USART_SetConfig+0x400>)
 80092b6:	429a      	cmp	r2, r3
 80092b8:	d006      	beq.n	80092c8 <USART_SetConfig+0xf0>
 80092ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80092be:	681a      	ldr	r2, [r3, #0]
 80092c0:	4bc6      	ldr	r3, [pc, #792]	; (80095dc <USART_SetConfig+0x404>)
 80092c2:	429a      	cmp	r2, r3
 80092c4:	f040 80c1 	bne.w	800944a <USART_SetConfig+0x272>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80092c8:	f7fd f914 	bl	80064f4 <HAL_RCC_GetPCLK2Freq>
 80092cc:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 80092d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80092d4:	461c      	mov	r4, r3
 80092d6:	f04f 0500 	mov.w	r5, #0
 80092da:	4622      	mov	r2, r4
 80092dc:	462b      	mov	r3, r5
 80092de:	1891      	adds	r1, r2, r2
 80092e0:	65b9      	str	r1, [r7, #88]	; 0x58
 80092e2:	415b      	adcs	r3, r3
 80092e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80092e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80092ea:	1912      	adds	r2, r2, r4
 80092ec:	eb45 0303 	adc.w	r3, r5, r3
 80092f0:	f04f 0000 	mov.w	r0, #0
 80092f4:	f04f 0100 	mov.w	r1, #0
 80092f8:	00d9      	lsls	r1, r3, #3
 80092fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80092fe:	00d0      	lsls	r0, r2, #3
 8009300:	4602      	mov	r2, r0
 8009302:	460b      	mov	r3, r1
 8009304:	eb12 0a04 	adds.w	sl, r2, r4
 8009308:	eb43 0b05 	adc.w	fp, r3, r5
 800930c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009310:	685b      	ldr	r3, [r3, #4]
 8009312:	461a      	mov	r2, r3
 8009314:	f04f 0300 	mov.w	r3, #0
 8009318:	1891      	adds	r1, r2, r2
 800931a:	6539      	str	r1, [r7, #80]	; 0x50
 800931c:	415b      	adcs	r3, r3
 800931e:	657b      	str	r3, [r7, #84]	; 0x54
 8009320:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009324:	4650      	mov	r0, sl
 8009326:	4659      	mov	r1, fp
 8009328:	f7f7 fc8e 	bl	8000c48 <__aeabi_uldivmod>
 800932c:	4602      	mov	r2, r0
 800932e:	460b      	mov	r3, r1
 8009330:	4bab      	ldr	r3, [pc, #684]	; (80095e0 <USART_SetConfig+0x408>)
 8009332:	fba3 2302 	umull	r2, r3, r3, r2
 8009336:	095b      	lsrs	r3, r3, #5
 8009338:	011e      	lsls	r6, r3, #4
 800933a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800933e:	461c      	mov	r4, r3
 8009340:	f04f 0500 	mov.w	r5, #0
 8009344:	4622      	mov	r2, r4
 8009346:	462b      	mov	r3, r5
 8009348:	1891      	adds	r1, r2, r2
 800934a:	64b9      	str	r1, [r7, #72]	; 0x48
 800934c:	415b      	adcs	r3, r3
 800934e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009350:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009354:	1912      	adds	r2, r2, r4
 8009356:	eb45 0303 	adc.w	r3, r5, r3
 800935a:	f04f 0000 	mov.w	r0, #0
 800935e:	f04f 0100 	mov.w	r1, #0
 8009362:	00d9      	lsls	r1, r3, #3
 8009364:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009368:	00d0      	lsls	r0, r2, #3
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	1911      	adds	r1, r2, r4
 8009370:	67b9      	str	r1, [r7, #120]	; 0x78
 8009372:	416b      	adcs	r3, r5
 8009374:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009376:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	461a      	mov	r2, r3
 800937e:	f04f 0300 	mov.w	r3, #0
 8009382:	1891      	adds	r1, r2, r2
 8009384:	6439      	str	r1, [r7, #64]	; 0x40
 8009386:	415b      	adcs	r3, r3
 8009388:	647b      	str	r3, [r7, #68]	; 0x44
 800938a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800938e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8009392:	f7f7 fc59 	bl	8000c48 <__aeabi_uldivmod>
 8009396:	4602      	mov	r2, r0
 8009398:	460b      	mov	r3, r1
 800939a:	4b91      	ldr	r3, [pc, #580]	; (80095e0 <USART_SetConfig+0x408>)
 800939c:	fba3 1302 	umull	r1, r3, r3, r2
 80093a0:	095b      	lsrs	r3, r3, #5
 80093a2:	2164      	movs	r1, #100	; 0x64
 80093a4:	fb01 f303 	mul.w	r3, r1, r3
 80093a8:	1ad3      	subs	r3, r2, r3
 80093aa:	00db      	lsls	r3, r3, #3
 80093ac:	3332      	adds	r3, #50	; 0x32
 80093ae:	4a8c      	ldr	r2, [pc, #560]	; (80095e0 <USART_SetConfig+0x408>)
 80093b0:	fba2 2303 	umull	r2, r3, r2, r3
 80093b4:	095b      	lsrs	r3, r3, #5
 80093b6:	005b      	lsls	r3, r3, #1
 80093b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80093bc:	441e      	add	r6, r3
 80093be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80093c2:	4618      	mov	r0, r3
 80093c4:	f04f 0100 	mov.w	r1, #0
 80093c8:	4602      	mov	r2, r0
 80093ca:	460b      	mov	r3, r1
 80093cc:	1894      	adds	r4, r2, r2
 80093ce:	63bc      	str	r4, [r7, #56]	; 0x38
 80093d0:	415b      	adcs	r3, r3
 80093d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80093d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80093d8:	1812      	adds	r2, r2, r0
 80093da:	eb41 0303 	adc.w	r3, r1, r3
 80093de:	f04f 0400 	mov.w	r4, #0
 80093e2:	f04f 0500 	mov.w	r5, #0
 80093e6:	00dd      	lsls	r5, r3, #3
 80093e8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80093ec:	00d4      	lsls	r4, r2, #3
 80093ee:	4622      	mov	r2, r4
 80093f0:	462b      	mov	r3, r5
 80093f2:	1814      	adds	r4, r2, r0
 80093f4:	673c      	str	r4, [r7, #112]	; 0x70
 80093f6:	414b      	adcs	r3, r1
 80093f8:	677b      	str	r3, [r7, #116]	; 0x74
 80093fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	461a      	mov	r2, r3
 8009402:	f04f 0300 	mov.w	r3, #0
 8009406:	1891      	adds	r1, r2, r2
 8009408:	6339      	str	r1, [r7, #48]	; 0x30
 800940a:	415b      	adcs	r3, r3
 800940c:	637b      	str	r3, [r7, #52]	; 0x34
 800940e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009412:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8009416:	f7f7 fc17 	bl	8000c48 <__aeabi_uldivmod>
 800941a:	4602      	mov	r2, r0
 800941c:	460b      	mov	r3, r1
 800941e:	4b70      	ldr	r3, [pc, #448]	; (80095e0 <USART_SetConfig+0x408>)
 8009420:	fba3 1302 	umull	r1, r3, r3, r2
 8009424:	095b      	lsrs	r3, r3, #5
 8009426:	2164      	movs	r1, #100	; 0x64
 8009428:	fb01 f303 	mul.w	r3, r1, r3
 800942c:	1ad3      	subs	r3, r2, r3
 800942e:	00db      	lsls	r3, r3, #3
 8009430:	3332      	adds	r3, #50	; 0x32
 8009432:	4a6b      	ldr	r2, [pc, #428]	; (80095e0 <USART_SetConfig+0x408>)
 8009434:	fba2 2303 	umull	r2, r3, r2, r3
 8009438:	095b      	lsrs	r3, r3, #5
 800943a:	f003 0207 	and.w	r2, r3, #7
 800943e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4432      	add	r2, r6
 8009446:	609a      	str	r2, [r3, #8]
 8009448:	e0c0      	b.n	80095cc <USART_SetConfig+0x3f4>
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800944a:	f7fd f83f 	bl	80064cc <HAL_RCC_GetPCLK1Freq>
 800944e:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8009452:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009456:	461c      	mov	r4, r3
 8009458:	f04f 0500 	mov.w	r5, #0
 800945c:	4622      	mov	r2, r4
 800945e:	462b      	mov	r3, r5
 8009460:	1891      	adds	r1, r2, r2
 8009462:	62b9      	str	r1, [r7, #40]	; 0x28
 8009464:	415b      	adcs	r3, r3
 8009466:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009468:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800946c:	1912      	adds	r2, r2, r4
 800946e:	eb45 0303 	adc.w	r3, r5, r3
 8009472:	f04f 0000 	mov.w	r0, #0
 8009476:	f04f 0100 	mov.w	r1, #0
 800947a:	00d9      	lsls	r1, r3, #3
 800947c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009480:	00d0      	lsls	r0, r2, #3
 8009482:	4602      	mov	r2, r0
 8009484:	460b      	mov	r3, r1
 8009486:	eb12 0804 	adds.w	r8, r2, r4
 800948a:	eb43 0905 	adc.w	r9, r3, r5
 800948e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	461a      	mov	r2, r3
 8009496:	f04f 0300 	mov.w	r3, #0
 800949a:	1891      	adds	r1, r2, r2
 800949c:	6239      	str	r1, [r7, #32]
 800949e:	415b      	adcs	r3, r3
 80094a0:	627b      	str	r3, [r7, #36]	; 0x24
 80094a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80094a6:	4640      	mov	r0, r8
 80094a8:	4649      	mov	r1, r9
 80094aa:	f7f7 fbcd 	bl	8000c48 <__aeabi_uldivmod>
 80094ae:	4602      	mov	r2, r0
 80094b0:	460b      	mov	r3, r1
 80094b2:	4b4b      	ldr	r3, [pc, #300]	; (80095e0 <USART_SetConfig+0x408>)
 80094b4:	fba3 2302 	umull	r2, r3, r3, r2
 80094b8:	095b      	lsrs	r3, r3, #5
 80094ba:	011e      	lsls	r6, r3, #4
 80094bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80094c0:	461c      	mov	r4, r3
 80094c2:	f04f 0500 	mov.w	r5, #0
 80094c6:	4622      	mov	r2, r4
 80094c8:	462b      	mov	r3, r5
 80094ca:	1891      	adds	r1, r2, r2
 80094cc:	61b9      	str	r1, [r7, #24]
 80094ce:	415b      	adcs	r3, r3
 80094d0:	61fb      	str	r3, [r7, #28]
 80094d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80094d6:	1912      	adds	r2, r2, r4
 80094d8:	eb45 0303 	adc.w	r3, r5, r3
 80094dc:	f04f 0000 	mov.w	r0, #0
 80094e0:	f04f 0100 	mov.w	r1, #0
 80094e4:	00d9      	lsls	r1, r3, #3
 80094e6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80094ea:	00d0      	lsls	r0, r2, #3
 80094ec:	4602      	mov	r2, r0
 80094ee:	460b      	mov	r3, r1
 80094f0:	1911      	adds	r1, r2, r4
 80094f2:	66b9      	str	r1, [r7, #104]	; 0x68
 80094f4:	416b      	adcs	r3, r5
 80094f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80094f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	461a      	mov	r2, r3
 8009500:	f04f 0300 	mov.w	r3, #0
 8009504:	1891      	adds	r1, r2, r2
 8009506:	6139      	str	r1, [r7, #16]
 8009508:	415b      	adcs	r3, r3
 800950a:	617b      	str	r3, [r7, #20]
 800950c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009510:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009514:	f7f7 fb98 	bl	8000c48 <__aeabi_uldivmod>
 8009518:	4602      	mov	r2, r0
 800951a:	460b      	mov	r3, r1
 800951c:	4b30      	ldr	r3, [pc, #192]	; (80095e0 <USART_SetConfig+0x408>)
 800951e:	fba3 1302 	umull	r1, r3, r3, r2
 8009522:	095b      	lsrs	r3, r3, #5
 8009524:	2164      	movs	r1, #100	; 0x64
 8009526:	fb01 f303 	mul.w	r3, r1, r3
 800952a:	1ad3      	subs	r3, r2, r3
 800952c:	00db      	lsls	r3, r3, #3
 800952e:	3332      	adds	r3, #50	; 0x32
 8009530:	4a2b      	ldr	r2, [pc, #172]	; (80095e0 <USART_SetConfig+0x408>)
 8009532:	fba2 2303 	umull	r2, r3, r2, r3
 8009536:	095b      	lsrs	r3, r3, #5
 8009538:	005b      	lsls	r3, r3, #1
 800953a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800953e:	441e      	add	r6, r3
 8009540:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009544:	4618      	mov	r0, r3
 8009546:	f04f 0100 	mov.w	r1, #0
 800954a:	4602      	mov	r2, r0
 800954c:	460b      	mov	r3, r1
 800954e:	1894      	adds	r4, r2, r2
 8009550:	60bc      	str	r4, [r7, #8]
 8009552:	415b      	adcs	r3, r3
 8009554:	60fb      	str	r3, [r7, #12]
 8009556:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800955a:	1812      	adds	r2, r2, r0
 800955c:	eb41 0303 	adc.w	r3, r1, r3
 8009560:	f04f 0400 	mov.w	r4, #0
 8009564:	f04f 0500 	mov.w	r5, #0
 8009568:	00dd      	lsls	r5, r3, #3
 800956a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800956e:	00d4      	lsls	r4, r2, #3
 8009570:	4622      	mov	r2, r4
 8009572:	462b      	mov	r3, r5
 8009574:	1814      	adds	r4, r2, r0
 8009576:	663c      	str	r4, [r7, #96]	; 0x60
 8009578:	414b      	adcs	r3, r1
 800957a:	667b      	str	r3, [r7, #100]	; 0x64
 800957c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	461a      	mov	r2, r3
 8009584:	f04f 0300 	mov.w	r3, #0
 8009588:	1891      	adds	r1, r2, r2
 800958a:	6039      	str	r1, [r7, #0]
 800958c:	415b      	adcs	r3, r3
 800958e:	607b      	str	r3, [r7, #4]
 8009590:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009594:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009598:	f7f7 fb56 	bl	8000c48 <__aeabi_uldivmod>
 800959c:	4602      	mov	r2, r0
 800959e:	460b      	mov	r3, r1
 80095a0:	4b0f      	ldr	r3, [pc, #60]	; (80095e0 <USART_SetConfig+0x408>)
 80095a2:	fba3 1302 	umull	r1, r3, r3, r2
 80095a6:	095b      	lsrs	r3, r3, #5
 80095a8:	2164      	movs	r1, #100	; 0x64
 80095aa:	fb01 f303 	mul.w	r3, r1, r3
 80095ae:	1ad3      	subs	r3, r2, r3
 80095b0:	00db      	lsls	r3, r3, #3
 80095b2:	3332      	adds	r3, #50	; 0x32
 80095b4:	4a0a      	ldr	r2, [pc, #40]	; (80095e0 <USART_SetConfig+0x408>)
 80095b6:	fba2 2303 	umull	r2, r3, r2, r3
 80095ba:	095b      	lsrs	r3, r3, #5
 80095bc:	f003 0207 	and.w	r2, r3, #7
 80095c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4432      	add	r2, r6
 80095c8:	609a      	str	r2, [r3, #8]
  }
}
 80095ca:	bf00      	nop
 80095cc:	bf00      	nop
 80095ce:	3794      	adds	r7, #148	; 0x94
 80095d0:	46bd      	mov	sp, r7
 80095d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d6:	bf00      	nop
 80095d8:	40011000 	.word	0x40011000
 80095dc:	40011400 	.word	0x40011400
 80095e0:	51eb851f 	.word	0x51eb851f

080095e4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80095e8:	4904      	ldr	r1, [pc, #16]	; (80095fc <MX_FATFS_Init+0x18>)
 80095ea:	4805      	ldr	r0, [pc, #20]	; (8009600 <MX_FATFS_Init+0x1c>)
 80095ec:	f000 f8ae 	bl	800974c <FATFS_LinkDriver>
 80095f0:	4603      	mov	r3, r0
 80095f2:	461a      	mov	r2, r3
 80095f4:	4b03      	ldr	r3, [pc, #12]	; (8009604 <MX_FATFS_Init+0x20>)
 80095f6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80095f8:	bf00      	nop
 80095fa:	bd80      	pop	{r7, pc}
 80095fc:	20008e50 	.word	0x20008e50
 8009600:	2000000c 	.word	0x2000000c
 8009604:	20008e54 	.word	0x20008e54

08009608 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b082      	sub	sp, #8
 800960c:	af00      	add	r7, sp, #0
 800960e:	4603      	mov	r3, r0
 8009610:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_initialize(pdrv);
 8009612:	79fb      	ldrb	r3, [r7, #7]
 8009614:	4618      	mov	r0, r3
 8009616:	f002 ff39 	bl	800c48c <SD_disk_initialize>
 800961a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800961c:	4618      	mov	r0, r3
 800961e:	3708      	adds	r7, #8
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}

08009624 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b082      	sub	sp, #8
 8009628:	af00      	add	r7, sp, #0
 800962a:	4603      	mov	r3, r0
 800962c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_status(pdrv);
 800962e:	79fb      	ldrb	r3, [r7, #7]
 8009630:	4618      	mov	r0, r3
 8009632:	f003 f811 	bl	800c658 <SD_disk_status>
 8009636:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8009638:	4618      	mov	r0, r3
 800963a:	3708      	adds	r7, #8
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	60b9      	str	r1, [r7, #8]
 8009648:	607a      	str	r2, [r7, #4]
 800964a:	603b      	str	r3, [r7, #0]
 800964c:	4603      	mov	r3, r0
 800964e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;
	return SD_disk_read(pdrv, buff, sector, count);
 8009650:	7bf8      	ldrb	r0, [r7, #15]
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	68b9      	ldr	r1, [r7, #8]
 8009658:	f003 f814 	bl	800c684 <SD_disk_read>
 800965c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800965e:	4618      	mov	r0, r3
 8009660:	3710      	adds	r7, #16
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}

08009666 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009666:	b580      	push	{r7, lr}
 8009668:	b084      	sub	sp, #16
 800966a:	af00      	add	r7, sp, #0
 800966c:	60b9      	str	r1, [r7, #8]
 800966e:	607a      	str	r2, [r7, #4]
 8009670:	603b      	str	r3, [r7, #0]
 8009672:	4603      	mov	r3, r0
 8009674:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	return SD_disk_write(pdrv, buff, sector, count);
 8009676:	7bf8      	ldrb	r0, [r7, #15]
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	687a      	ldr	r2, [r7, #4]
 800967c:	68b9      	ldr	r1, [r7, #8]
 800967e:	f003 f86f 	bl	800c760 <SD_disk_write>
 8009682:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8009684:	4618      	mov	r0, r3
 8009686:	3710      	adds	r7, #16
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b082      	sub	sp, #8
 8009690:	af00      	add	r7, sp, #0
 8009692:	4603      	mov	r3, r0
 8009694:	603a      	str	r2, [r7, #0]
 8009696:	71fb      	strb	r3, [r7, #7]
 8009698:	460b      	mov	r3, r1
 800969a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return SD_disk_ioctl(pdrv, cmd, buff);
 800969c:	79b9      	ldrb	r1, [r7, #6]
 800969e:	79fb      	ldrb	r3, [r7, #7]
 80096a0:	683a      	ldr	r2, [r7, #0]
 80096a2:	4618      	mov	r0, r3
 80096a4:	f003 f8e6 	bl	800c874 <SD_disk_ioctl>
 80096a8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3708      	adds	r7, #8
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}
	...

080096b4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b087      	sub	sp, #28
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	60f8      	str	r0, [r7, #12]
 80096bc:	60b9      	str	r1, [r7, #8]
 80096be:	4613      	mov	r3, r2
 80096c0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80096c2:	2301      	movs	r3, #1
 80096c4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80096c6:	2300      	movs	r3, #0
 80096c8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80096ca:	4b1f      	ldr	r3, [pc, #124]	; (8009748 <FATFS_LinkDriverEx+0x94>)
 80096cc:	7a5b      	ldrb	r3, [r3, #9]
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d131      	bne.n	8009738 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80096d4:	4b1c      	ldr	r3, [pc, #112]	; (8009748 <FATFS_LinkDriverEx+0x94>)
 80096d6:	7a5b      	ldrb	r3, [r3, #9]
 80096d8:	b2db      	uxtb	r3, r3
 80096da:	461a      	mov	r2, r3
 80096dc:	4b1a      	ldr	r3, [pc, #104]	; (8009748 <FATFS_LinkDriverEx+0x94>)
 80096de:	2100      	movs	r1, #0
 80096e0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80096e2:	4b19      	ldr	r3, [pc, #100]	; (8009748 <FATFS_LinkDriverEx+0x94>)
 80096e4:	7a5b      	ldrb	r3, [r3, #9]
 80096e6:	b2db      	uxtb	r3, r3
 80096e8:	4a17      	ldr	r2, [pc, #92]	; (8009748 <FATFS_LinkDriverEx+0x94>)
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	4413      	add	r3, r2
 80096ee:	68fa      	ldr	r2, [r7, #12]
 80096f0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80096f2:	4b15      	ldr	r3, [pc, #84]	; (8009748 <FATFS_LinkDriverEx+0x94>)
 80096f4:	7a5b      	ldrb	r3, [r3, #9]
 80096f6:	b2db      	uxtb	r3, r3
 80096f8:	461a      	mov	r2, r3
 80096fa:	4b13      	ldr	r3, [pc, #76]	; (8009748 <FATFS_LinkDriverEx+0x94>)
 80096fc:	4413      	add	r3, r2
 80096fe:	79fa      	ldrb	r2, [r7, #7]
 8009700:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009702:	4b11      	ldr	r3, [pc, #68]	; (8009748 <FATFS_LinkDriverEx+0x94>)
 8009704:	7a5b      	ldrb	r3, [r3, #9]
 8009706:	b2db      	uxtb	r3, r3
 8009708:	1c5a      	adds	r2, r3, #1
 800970a:	b2d1      	uxtb	r1, r2
 800970c:	4a0e      	ldr	r2, [pc, #56]	; (8009748 <FATFS_LinkDriverEx+0x94>)
 800970e:	7251      	strb	r1, [r2, #9]
 8009710:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009712:	7dbb      	ldrb	r3, [r7, #22]
 8009714:	3330      	adds	r3, #48	; 0x30
 8009716:	b2da      	uxtb	r2, r3
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	3301      	adds	r3, #1
 8009720:	223a      	movs	r2, #58	; 0x3a
 8009722:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	3302      	adds	r3, #2
 8009728:	222f      	movs	r2, #47	; 0x2f
 800972a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	3303      	adds	r3, #3
 8009730:	2200      	movs	r2, #0
 8009732:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009734:	2300      	movs	r3, #0
 8009736:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009738:	7dfb      	ldrb	r3, [r7, #23]
}
 800973a:	4618      	mov	r0, r3
 800973c:	371c      	adds	r7, #28
 800973e:	46bd      	mov	sp, r7
 8009740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009744:	4770      	bx	lr
 8009746:	bf00      	nop
 8009748:	200006cc 	.word	0x200006cc

0800974c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b082      	sub	sp, #8
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009756:	2200      	movs	r2, #0
 8009758:	6839      	ldr	r1, [r7, #0]
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f7ff ffaa 	bl	80096b4 <FATFS_LinkDriverEx>
 8009760:	4603      	mov	r3, r0
}
 8009762:	4618      	mov	r0, r3
 8009764:	3708      	adds	r7, #8
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}

0800976a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800976a:	b480      	push	{r7}
 800976c:	b085      	sub	sp, #20
 800976e:	af00      	add	r7, sp, #0
 8009770:	4603      	mov	r3, r0
 8009772:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009774:	2300      	movs	r3, #0
 8009776:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009778:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800977c:	2b84      	cmp	r3, #132	; 0x84
 800977e:	d005      	beq.n	800978c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009780:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	4413      	add	r3, r2
 8009788:	3303      	adds	r3, #3
 800978a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800978c:	68fb      	ldr	r3, [r7, #12]
}
 800978e:	4618      	mov	r0, r3
 8009790:	3714      	adds	r7, #20
 8009792:	46bd      	mov	sp, r7
 8009794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009798:	4770      	bx	lr

0800979a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800979a:	b580      	push	{r7, lr}
 800979c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800979e:	f001 fa1d 	bl	800abdc <vTaskStartScheduler>
  
  return osOK;
 80097a2:	2300      	movs	r3, #0
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	bd80      	pop	{r7, pc}

080097a8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80097a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097aa:	b089      	sub	sp, #36	; 0x24
 80097ac:	af04      	add	r7, sp, #16
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	695b      	ldr	r3, [r3, #20]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d020      	beq.n	80097fc <osThreadCreate+0x54>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	699b      	ldr	r3, [r3, #24]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d01c      	beq.n	80097fc <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	685c      	ldr	r4, [r3, #4]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681d      	ldr	r5, [r3, #0]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	691e      	ldr	r6, [r3, #16]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80097d4:	4618      	mov	r0, r3
 80097d6:	f7ff ffc8 	bl	800976a <makeFreeRtosPriority>
 80097da:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	695b      	ldr	r3, [r3, #20]
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80097e4:	9202      	str	r2, [sp, #8]
 80097e6:	9301      	str	r3, [sp, #4]
 80097e8:	9100      	str	r1, [sp, #0]
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	4632      	mov	r2, r6
 80097ee:	4629      	mov	r1, r5
 80097f0:	4620      	mov	r0, r4
 80097f2:	f000 ff0b 	bl	800a60c <xTaskCreateStatic>
 80097f6:	4603      	mov	r3, r0
 80097f8:	60fb      	str	r3, [r7, #12]
 80097fa:	e01c      	b.n	8009836 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	685c      	ldr	r4, [r3, #4]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009808:	b29e      	uxth	r6, r3
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009810:	4618      	mov	r0, r3
 8009812:	f7ff ffaa 	bl	800976a <makeFreeRtosPriority>
 8009816:	4602      	mov	r2, r0
 8009818:	f107 030c 	add.w	r3, r7, #12
 800981c:	9301      	str	r3, [sp, #4]
 800981e:	9200      	str	r2, [sp, #0]
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	4632      	mov	r2, r6
 8009824:	4629      	mov	r1, r5
 8009826:	4620      	mov	r0, r4
 8009828:	f000 ff4d 	bl	800a6c6 <xTaskCreate>
 800982c:	4603      	mov	r3, r0
 800982e:	2b01      	cmp	r3, #1
 8009830:	d001      	beq.n	8009836 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009832:	2300      	movs	r3, #0
 8009834:	e000      	b.n	8009838 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009836:	68fb      	ldr	r3, [r7, #12]
}
 8009838:	4618      	mov	r0, r3
 800983a:	3714      	adds	r7, #20
 800983c:	46bd      	mov	sp, r7
 800983e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009840 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009840:	b480      	push	{r7}
 8009842:	b083      	sub	sp, #12
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f103 0208 	add.w	r2, r3, #8
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	f04f 32ff 	mov.w	r2, #4294967295
 8009858:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f103 0208 	add.w	r2, r3, #8
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f103 0208 	add.w	r2, r3, #8
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2200      	movs	r2, #0
 8009872:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009874:	bf00      	nop
 8009876:	370c      	adds	r7, #12
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr

08009880 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009880:	b480      	push	{r7}
 8009882:	b083      	sub	sp, #12
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2200      	movs	r2, #0
 800988c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800988e:	bf00      	nop
 8009890:	370c      	adds	r7, #12
 8009892:	46bd      	mov	sp, r7
 8009894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009898:	4770      	bx	lr

0800989a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800989a:	b480      	push	{r7}
 800989c:	b085      	sub	sp, #20
 800989e:	af00      	add	r7, sp, #0
 80098a0:	6078      	str	r0, [r7, #4]
 80098a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	68fa      	ldr	r2, [r7, #12]
 80098ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	689a      	ldr	r2, [r3, #8]
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	689b      	ldr	r3, [r3, #8]
 80098bc:	683a      	ldr	r2, [r7, #0]
 80098be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	683a      	ldr	r2, [r7, #0]
 80098c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	687a      	ldr	r2, [r7, #4]
 80098ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	1c5a      	adds	r2, r3, #1
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	601a      	str	r2, [r3, #0]
}
 80098d6:	bf00      	nop
 80098d8:	3714      	adds	r7, #20
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr

080098e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80098e2:	b480      	push	{r7}
 80098e4:	b085      	sub	sp, #20
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	6078      	str	r0, [r7, #4]
 80098ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098f8:	d103      	bne.n	8009902 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	691b      	ldr	r3, [r3, #16]
 80098fe:	60fb      	str	r3, [r7, #12]
 8009900:	e00c      	b.n	800991c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	3308      	adds	r3, #8
 8009906:	60fb      	str	r3, [r7, #12]
 8009908:	e002      	b.n	8009910 <vListInsert+0x2e>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	685b      	ldr	r3, [r3, #4]
 800990e:	60fb      	str	r3, [r7, #12]
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	68ba      	ldr	r2, [r7, #8]
 8009918:	429a      	cmp	r2, r3
 800991a:	d2f6      	bcs.n	800990a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	685a      	ldr	r2, [r3, #4]
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	683a      	ldr	r2, [r7, #0]
 800992a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	68fa      	ldr	r2, [r7, #12]
 8009930:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	683a      	ldr	r2, [r7, #0]
 8009936:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	1c5a      	adds	r2, r3, #1
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	601a      	str	r2, [r3, #0]
}
 8009948:	bf00      	nop
 800994a:	3714      	adds	r7, #20
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009954:	b480      	push	{r7}
 8009956:	b085      	sub	sp, #20
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	691b      	ldr	r3, [r3, #16]
 8009960:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	687a      	ldr	r2, [r7, #4]
 8009968:	6892      	ldr	r2, [r2, #8]
 800996a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	689b      	ldr	r3, [r3, #8]
 8009970:	687a      	ldr	r2, [r7, #4]
 8009972:	6852      	ldr	r2, [r2, #4]
 8009974:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	429a      	cmp	r2, r3
 800997e:	d103      	bne.n	8009988 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	689a      	ldr	r2, [r3, #8]
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2200      	movs	r2, #0
 800998c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	1e5a      	subs	r2, r3, #1
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
}
 800999c:	4618      	mov	r0, r3
 800999e:	3714      	adds	r7, #20
 80099a0:	46bd      	mov	sp, r7
 80099a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a6:	4770      	bx	lr

080099a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d10a      	bne.n	80099d2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80099bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099c0:	f383 8811 	msr	BASEPRI, r3
 80099c4:	f3bf 8f6f 	isb	sy
 80099c8:	f3bf 8f4f 	dsb	sy
 80099cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80099ce:	bf00      	nop
 80099d0:	e7fe      	b.n	80099d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80099d2:	f002 f897 	bl	800bb04 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681a      	ldr	r2, [r3, #0]
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099de:	68f9      	ldr	r1, [r7, #12]
 80099e0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80099e2:	fb01 f303 	mul.w	r3, r1, r3
 80099e6:	441a      	add	r2, r3
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	2200      	movs	r2, #0
 80099f0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681a      	ldr	r2, [r3, #0]
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681a      	ldr	r2, [r3, #0]
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a02:	3b01      	subs	r3, #1
 8009a04:	68f9      	ldr	r1, [r7, #12]
 8009a06:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009a08:	fb01 f303 	mul.w	r3, r1, r3
 8009a0c:	441a      	add	r2, r3
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	22ff      	movs	r2, #255	; 0xff
 8009a16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	22ff      	movs	r2, #255	; 0xff
 8009a1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d114      	bne.n	8009a52 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	691b      	ldr	r3, [r3, #16]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d01a      	beq.n	8009a66 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	3310      	adds	r3, #16
 8009a34:	4618      	mov	r0, r3
 8009a36:	f001 fb59 	bl	800b0ec <xTaskRemoveFromEventList>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d012      	beq.n	8009a66 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009a40:	4b0c      	ldr	r3, [pc, #48]	; (8009a74 <xQueueGenericReset+0xcc>)
 8009a42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a46:	601a      	str	r2, [r3, #0]
 8009a48:	f3bf 8f4f 	dsb	sy
 8009a4c:	f3bf 8f6f 	isb	sy
 8009a50:	e009      	b.n	8009a66 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	3310      	adds	r3, #16
 8009a56:	4618      	mov	r0, r3
 8009a58:	f7ff fef2 	bl	8009840 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	3324      	adds	r3, #36	; 0x24
 8009a60:	4618      	mov	r0, r3
 8009a62:	f7ff feed 	bl	8009840 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009a66:	f002 f87d 	bl	800bb64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009a6a:	2301      	movs	r3, #1
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3710      	adds	r7, #16
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}
 8009a74:	e000ed04 	.word	0xe000ed04

08009a78 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b08a      	sub	sp, #40	; 0x28
 8009a7c:	af02      	add	r7, sp, #8
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	4613      	mov	r3, r2
 8009a84:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d10a      	bne.n	8009aa2 <xQueueGenericCreate+0x2a>
	__asm volatile
 8009a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a90:	f383 8811 	msr	BASEPRI, r3
 8009a94:	f3bf 8f6f 	isb	sy
 8009a98:	f3bf 8f4f 	dsb	sy
 8009a9c:	613b      	str	r3, [r7, #16]
}
 8009a9e:	bf00      	nop
 8009aa0:	e7fe      	b.n	8009aa0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	68ba      	ldr	r2, [r7, #8]
 8009aa6:	fb02 f303 	mul.w	r3, r2, r3
 8009aaa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009aac:	69fb      	ldr	r3, [r7, #28]
 8009aae:	3350      	adds	r3, #80	; 0x50
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f002 f949 	bl	800bd48 <pvPortMalloc>
 8009ab6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d011      	beq.n	8009ae2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009abe:	69bb      	ldr	r3, [r7, #24]
 8009ac0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	3350      	adds	r3, #80	; 0x50
 8009ac6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009ac8:	69bb      	ldr	r3, [r7, #24]
 8009aca:	2200      	movs	r2, #0
 8009acc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009ad0:	79fa      	ldrb	r2, [r7, #7]
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	9300      	str	r3, [sp, #0]
 8009ad6:	4613      	mov	r3, r2
 8009ad8:	697a      	ldr	r2, [r7, #20]
 8009ada:	68b9      	ldr	r1, [r7, #8]
 8009adc:	68f8      	ldr	r0, [r7, #12]
 8009ade:	f000 f805 	bl	8009aec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009ae2:	69bb      	ldr	r3, [r7, #24]
	}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3720      	adds	r7, #32
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}

08009aec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b084      	sub	sp, #16
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	60f8      	str	r0, [r7, #12]
 8009af4:	60b9      	str	r1, [r7, #8]
 8009af6:	607a      	str	r2, [r7, #4]
 8009af8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d103      	bne.n	8009b08 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009b00:	69bb      	ldr	r3, [r7, #24]
 8009b02:	69ba      	ldr	r2, [r7, #24]
 8009b04:	601a      	str	r2, [r3, #0]
 8009b06:	e002      	b.n	8009b0e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009b08:	69bb      	ldr	r3, [r7, #24]
 8009b0a:	687a      	ldr	r2, [r7, #4]
 8009b0c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	68fa      	ldr	r2, [r7, #12]
 8009b12:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009b14:	69bb      	ldr	r3, [r7, #24]
 8009b16:	68ba      	ldr	r2, [r7, #8]
 8009b18:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009b1a:	2101      	movs	r1, #1
 8009b1c:	69b8      	ldr	r0, [r7, #24]
 8009b1e:	f7ff ff43 	bl	80099a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009b22:	69bb      	ldr	r3, [r7, #24]
 8009b24:	78fa      	ldrb	r2, [r7, #3]
 8009b26:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009b2a:	bf00      	nop
 8009b2c:	3710      	adds	r7, #16
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	bd80      	pop	{r7, pc}

08009b32 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009b32:	b580      	push	{r7, lr}
 8009b34:	b082      	sub	sp, #8
 8009b36:	af00      	add	r7, sp, #0
 8009b38:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d00e      	beq.n	8009b5e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2200      	movs	r2, #0
 8009b44:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009b52:	2300      	movs	r3, #0
 8009b54:	2200      	movs	r2, #0
 8009b56:	2100      	movs	r1, #0
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	f000 f81d 	bl	8009b98 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009b5e:	bf00      	nop
 8009b60:	3708      	adds	r7, #8
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}

08009b66 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8009b66:	b580      	push	{r7, lr}
 8009b68:	b086      	sub	sp, #24
 8009b6a:	af00      	add	r7, sp, #0
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009b70:	2301      	movs	r3, #1
 8009b72:	617b      	str	r3, [r7, #20]
 8009b74:	2300      	movs	r3, #0
 8009b76:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009b78:	79fb      	ldrb	r3, [r7, #7]
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	6939      	ldr	r1, [r7, #16]
 8009b7e:	6978      	ldr	r0, [r7, #20]
 8009b80:	f7ff ff7a 	bl	8009a78 <xQueueGenericCreate>
 8009b84:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009b86:	68f8      	ldr	r0, [r7, #12]
 8009b88:	f7ff ffd3 	bl	8009b32 <prvInitialiseMutex>

		return xNewQueue;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
	}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3718      	adds	r7, #24
 8009b92:	46bd      	mov	sp, r7
 8009b94:	bd80      	pop	{r7, pc}
	...

08009b98 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b08e      	sub	sp, #56	; 0x38
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	60f8      	str	r0, [r7, #12]
 8009ba0:	60b9      	str	r1, [r7, #8]
 8009ba2:	607a      	str	r2, [r7, #4]
 8009ba4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d10a      	bne.n	8009bca <xQueueGenericSend+0x32>
	__asm volatile
 8009bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bb8:	f383 8811 	msr	BASEPRI, r3
 8009bbc:	f3bf 8f6f 	isb	sy
 8009bc0:	f3bf 8f4f 	dsb	sy
 8009bc4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009bc6:	bf00      	nop
 8009bc8:	e7fe      	b.n	8009bc8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d103      	bne.n	8009bd8 <xQueueGenericSend+0x40>
 8009bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d101      	bne.n	8009bdc <xQueueGenericSend+0x44>
 8009bd8:	2301      	movs	r3, #1
 8009bda:	e000      	b.n	8009bde <xQueueGenericSend+0x46>
 8009bdc:	2300      	movs	r3, #0
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d10a      	bne.n	8009bf8 <xQueueGenericSend+0x60>
	__asm volatile
 8009be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009be6:	f383 8811 	msr	BASEPRI, r3
 8009bea:	f3bf 8f6f 	isb	sy
 8009bee:	f3bf 8f4f 	dsb	sy
 8009bf2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009bf4:	bf00      	nop
 8009bf6:	e7fe      	b.n	8009bf6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	2b02      	cmp	r3, #2
 8009bfc:	d103      	bne.n	8009c06 <xQueueGenericSend+0x6e>
 8009bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c02:	2b01      	cmp	r3, #1
 8009c04:	d101      	bne.n	8009c0a <xQueueGenericSend+0x72>
 8009c06:	2301      	movs	r3, #1
 8009c08:	e000      	b.n	8009c0c <xQueueGenericSend+0x74>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d10a      	bne.n	8009c26 <xQueueGenericSend+0x8e>
	__asm volatile
 8009c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c14:	f383 8811 	msr	BASEPRI, r3
 8009c18:	f3bf 8f6f 	isb	sy
 8009c1c:	f3bf 8f4f 	dsb	sy
 8009c20:	623b      	str	r3, [r7, #32]
}
 8009c22:	bf00      	nop
 8009c24:	e7fe      	b.n	8009c24 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c26:	f001 fc1f 	bl	800b468 <xTaskGetSchedulerState>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d102      	bne.n	8009c36 <xQueueGenericSend+0x9e>
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d101      	bne.n	8009c3a <xQueueGenericSend+0xa2>
 8009c36:	2301      	movs	r3, #1
 8009c38:	e000      	b.n	8009c3c <xQueueGenericSend+0xa4>
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d10a      	bne.n	8009c56 <xQueueGenericSend+0xbe>
	__asm volatile
 8009c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c44:	f383 8811 	msr	BASEPRI, r3
 8009c48:	f3bf 8f6f 	isb	sy
 8009c4c:	f3bf 8f4f 	dsb	sy
 8009c50:	61fb      	str	r3, [r7, #28]
}
 8009c52:	bf00      	nop
 8009c54:	e7fe      	b.n	8009c54 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c56:	f001 ff55 	bl	800bb04 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d302      	bcc.n	8009c6c <xQueueGenericSend+0xd4>
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	2b02      	cmp	r3, #2
 8009c6a:	d129      	bne.n	8009cc0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009c6c:	683a      	ldr	r2, [r7, #0]
 8009c6e:	68b9      	ldr	r1, [r7, #8]
 8009c70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009c72:	f000 fbbb 	bl	800a3ec <prvCopyDataToQueue>
 8009c76:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d010      	beq.n	8009ca2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c82:	3324      	adds	r3, #36	; 0x24
 8009c84:	4618      	mov	r0, r3
 8009c86:	f001 fa31 	bl	800b0ec <xTaskRemoveFromEventList>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d013      	beq.n	8009cb8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009c90:	4b3f      	ldr	r3, [pc, #252]	; (8009d90 <xQueueGenericSend+0x1f8>)
 8009c92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c96:	601a      	str	r2, [r3, #0]
 8009c98:	f3bf 8f4f 	dsb	sy
 8009c9c:	f3bf 8f6f 	isb	sy
 8009ca0:	e00a      	b.n	8009cb8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d007      	beq.n	8009cb8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009ca8:	4b39      	ldr	r3, [pc, #228]	; (8009d90 <xQueueGenericSend+0x1f8>)
 8009caa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cae:	601a      	str	r2, [r3, #0]
 8009cb0:	f3bf 8f4f 	dsb	sy
 8009cb4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009cb8:	f001 ff54 	bl	800bb64 <vPortExitCritical>
				return pdPASS;
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	e063      	b.n	8009d88 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d103      	bne.n	8009cce <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009cc6:	f001 ff4d 	bl	800bb64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	e05c      	b.n	8009d88 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009cce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d106      	bne.n	8009ce2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009cd4:	f107 0314 	add.w	r3, r7, #20
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f001 fa69 	bl	800b1b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ce2:	f001 ff3f 	bl	800bb64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009ce6:	f000 ffdb 	bl	800aca0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009cea:	f001 ff0b 	bl	800bb04 <vPortEnterCritical>
 8009cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cf0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009cf4:	b25b      	sxtb	r3, r3
 8009cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cfa:	d103      	bne.n	8009d04 <xQueueGenericSend+0x16c>
 8009cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cfe:	2200      	movs	r2, #0
 8009d00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009d0a:	b25b      	sxtb	r3, r3
 8009d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d10:	d103      	bne.n	8009d1a <xQueueGenericSend+0x182>
 8009d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d14:	2200      	movs	r2, #0
 8009d16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009d1a:	f001 ff23 	bl	800bb64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d1e:	1d3a      	adds	r2, r7, #4
 8009d20:	f107 0314 	add.w	r3, r7, #20
 8009d24:	4611      	mov	r1, r2
 8009d26:	4618      	mov	r0, r3
 8009d28:	f001 fa58 	bl	800b1dc <xTaskCheckForTimeOut>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d124      	bne.n	8009d7c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009d32:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d34:	f000 fc52 	bl	800a5dc <prvIsQueueFull>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d018      	beq.n	8009d70 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d40:	3310      	adds	r3, #16
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	4611      	mov	r1, r2
 8009d46:	4618      	mov	r0, r3
 8009d48:	f001 f9ac 	bl	800b0a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009d4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d4e:	f000 fbdd 	bl	800a50c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009d52:	f000 ffb3 	bl	800acbc <xTaskResumeAll>
 8009d56:	4603      	mov	r3, r0
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	f47f af7c 	bne.w	8009c56 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009d5e:	4b0c      	ldr	r3, [pc, #48]	; (8009d90 <xQueueGenericSend+0x1f8>)
 8009d60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009d64:	601a      	str	r2, [r3, #0]
 8009d66:	f3bf 8f4f 	dsb	sy
 8009d6a:	f3bf 8f6f 	isb	sy
 8009d6e:	e772      	b.n	8009c56 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009d70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d72:	f000 fbcb 	bl	800a50c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d76:	f000 ffa1 	bl	800acbc <xTaskResumeAll>
 8009d7a:	e76c      	b.n	8009c56 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009d7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d7e:	f000 fbc5 	bl	800a50c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d82:	f000 ff9b 	bl	800acbc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009d86:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009d88:	4618      	mov	r0, r3
 8009d8a:	3738      	adds	r7, #56	; 0x38
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	bd80      	pop	{r7, pc}
 8009d90:	e000ed04 	.word	0xe000ed04

08009d94 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b090      	sub	sp, #64	; 0x40
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	60f8      	str	r0, [r7, #12]
 8009d9c:	60b9      	str	r1, [r7, #8]
 8009d9e:	607a      	str	r2, [r7, #4]
 8009da0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009da6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d10a      	bne.n	8009dc2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009dac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009db0:	f383 8811 	msr	BASEPRI, r3
 8009db4:	f3bf 8f6f 	isb	sy
 8009db8:	f3bf 8f4f 	dsb	sy
 8009dbc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009dbe:	bf00      	nop
 8009dc0:	e7fe      	b.n	8009dc0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d103      	bne.n	8009dd0 <xQueueGenericSendFromISR+0x3c>
 8009dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d101      	bne.n	8009dd4 <xQueueGenericSendFromISR+0x40>
 8009dd0:	2301      	movs	r3, #1
 8009dd2:	e000      	b.n	8009dd6 <xQueueGenericSendFromISR+0x42>
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d10a      	bne.n	8009df0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dde:	f383 8811 	msr	BASEPRI, r3
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	f3bf 8f4f 	dsb	sy
 8009dea:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009dec:	bf00      	nop
 8009dee:	e7fe      	b.n	8009dee <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	2b02      	cmp	r3, #2
 8009df4:	d103      	bne.n	8009dfe <xQueueGenericSendFromISR+0x6a>
 8009df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009df8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	d101      	bne.n	8009e02 <xQueueGenericSendFromISR+0x6e>
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e000      	b.n	8009e04 <xQueueGenericSendFromISR+0x70>
 8009e02:	2300      	movs	r3, #0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d10a      	bne.n	8009e1e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e0c:	f383 8811 	msr	BASEPRI, r3
 8009e10:	f3bf 8f6f 	isb	sy
 8009e14:	f3bf 8f4f 	dsb	sy
 8009e18:	623b      	str	r3, [r7, #32]
}
 8009e1a:	bf00      	nop
 8009e1c:	e7fe      	b.n	8009e1c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e1e:	f001 ff53 	bl	800bcc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009e22:	f3ef 8211 	mrs	r2, BASEPRI
 8009e26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e2a:	f383 8811 	msr	BASEPRI, r3
 8009e2e:	f3bf 8f6f 	isb	sy
 8009e32:	f3bf 8f4f 	dsb	sy
 8009e36:	61fa      	str	r2, [r7, #28]
 8009e38:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009e3a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009e3c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e46:	429a      	cmp	r2, r3
 8009e48:	d302      	bcc.n	8009e50 <xQueueGenericSendFromISR+0xbc>
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	2b02      	cmp	r3, #2
 8009e4e:	d12f      	bne.n	8009eb0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009e60:	683a      	ldr	r2, [r7, #0]
 8009e62:	68b9      	ldr	r1, [r7, #8]
 8009e64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009e66:	f000 fac1 	bl	800a3ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009e6a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e72:	d112      	bne.n	8009e9a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d016      	beq.n	8009eaa <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e7e:	3324      	adds	r3, #36	; 0x24
 8009e80:	4618      	mov	r0, r3
 8009e82:	f001 f933 	bl	800b0ec <xTaskRemoveFromEventList>
 8009e86:	4603      	mov	r3, r0
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d00e      	beq.n	8009eaa <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d00b      	beq.n	8009eaa <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2201      	movs	r2, #1
 8009e96:	601a      	str	r2, [r3, #0]
 8009e98:	e007      	b.n	8009eaa <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009e9a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	b2db      	uxtb	r3, r3
 8009ea2:	b25a      	sxtb	r2, r3
 8009ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ea6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009eaa:	2301      	movs	r3, #1
 8009eac:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009eae:	e001      	b.n	8009eb4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009eb6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009ebe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3740      	adds	r7, #64	; 0x40
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}

08009eca <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009eca:	b580      	push	{r7, lr}
 8009ecc:	b08e      	sub	sp, #56	; 0x38
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	6078      	str	r0, [r7, #4]
 8009ed2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d10a      	bne.n	8009ef4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ee2:	f383 8811 	msr	BASEPRI, r3
 8009ee6:	f3bf 8f6f 	isb	sy
 8009eea:	f3bf 8f4f 	dsb	sy
 8009eee:	623b      	str	r3, [r7, #32]
}
 8009ef0:	bf00      	nop
 8009ef2:	e7fe      	b.n	8009ef2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d00a      	beq.n	8009f12 <xQueueGiveFromISR+0x48>
	__asm volatile
 8009efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f00:	f383 8811 	msr	BASEPRI, r3
 8009f04:	f3bf 8f6f 	isb	sy
 8009f08:	f3bf 8f4f 	dsb	sy
 8009f0c:	61fb      	str	r3, [r7, #28]
}
 8009f0e:	bf00      	nop
 8009f10:	e7fe      	b.n	8009f10 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d103      	bne.n	8009f22 <xQueueGiveFromISR+0x58>
 8009f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f1c:	689b      	ldr	r3, [r3, #8]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d101      	bne.n	8009f26 <xQueueGiveFromISR+0x5c>
 8009f22:	2301      	movs	r3, #1
 8009f24:	e000      	b.n	8009f28 <xQueueGiveFromISR+0x5e>
 8009f26:	2300      	movs	r3, #0
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d10a      	bne.n	8009f42 <xQueueGiveFromISR+0x78>
	__asm volatile
 8009f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f30:	f383 8811 	msr	BASEPRI, r3
 8009f34:	f3bf 8f6f 	isb	sy
 8009f38:	f3bf 8f4f 	dsb	sy
 8009f3c:	61bb      	str	r3, [r7, #24]
}
 8009f3e:	bf00      	nop
 8009f40:	e7fe      	b.n	8009f40 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009f42:	f001 fec1 	bl	800bcc8 <vPortValidateInterruptPriority>
	__asm volatile
 8009f46:	f3ef 8211 	mrs	r2, BASEPRI
 8009f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f4e:	f383 8811 	msr	BASEPRI, r3
 8009f52:	f3bf 8f6f 	isb	sy
 8009f56:	f3bf 8f4f 	dsb	sy
 8009f5a:	617a      	str	r2, [r7, #20]
 8009f5c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009f5e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009f60:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f66:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	d22b      	bcs.n	8009fca <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009f78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f7e:	1c5a      	adds	r2, r3, #1
 8009f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f82:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009f84:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f8c:	d112      	bne.n	8009fb4 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d016      	beq.n	8009fc4 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f98:	3324      	adds	r3, #36	; 0x24
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f001 f8a6 	bl	800b0ec <xTaskRemoveFromEventList>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d00e      	beq.n	8009fc4 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d00b      	beq.n	8009fc4 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	2201      	movs	r2, #1
 8009fb0:	601a      	str	r2, [r3, #0]
 8009fb2:	e007      	b.n	8009fc4 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009fb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009fb8:	3301      	adds	r3, #1
 8009fba:	b2db      	uxtb	r3, r3
 8009fbc:	b25a      	sxtb	r2, r3
 8009fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	637b      	str	r3, [r7, #52]	; 0x34
 8009fc8:	e001      	b.n	8009fce <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009fca:	2300      	movs	r3, #0
 8009fcc:	637b      	str	r3, [r7, #52]	; 0x34
 8009fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fd0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	f383 8811 	msr	BASEPRI, r3
}
 8009fd8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009fda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3738      	adds	r7, #56	; 0x38
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}

08009fe4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b08c      	sub	sp, #48	; 0x30
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	60f8      	str	r0, [r7, #12]
 8009fec:	60b9      	str	r1, [r7, #8]
 8009fee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d10a      	bne.n	800a014 <xQueueReceive+0x30>
	__asm volatile
 8009ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a002:	f383 8811 	msr	BASEPRI, r3
 800a006:	f3bf 8f6f 	isb	sy
 800a00a:	f3bf 8f4f 	dsb	sy
 800a00e:	623b      	str	r3, [r7, #32]
}
 800a010:	bf00      	nop
 800a012:	e7fe      	b.n	800a012 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d103      	bne.n	800a022 <xQueueReceive+0x3e>
 800a01a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a01c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d101      	bne.n	800a026 <xQueueReceive+0x42>
 800a022:	2301      	movs	r3, #1
 800a024:	e000      	b.n	800a028 <xQueueReceive+0x44>
 800a026:	2300      	movs	r3, #0
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d10a      	bne.n	800a042 <xQueueReceive+0x5e>
	__asm volatile
 800a02c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a030:	f383 8811 	msr	BASEPRI, r3
 800a034:	f3bf 8f6f 	isb	sy
 800a038:	f3bf 8f4f 	dsb	sy
 800a03c:	61fb      	str	r3, [r7, #28]
}
 800a03e:	bf00      	nop
 800a040:	e7fe      	b.n	800a040 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a042:	f001 fa11 	bl	800b468 <xTaskGetSchedulerState>
 800a046:	4603      	mov	r3, r0
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d102      	bne.n	800a052 <xQueueReceive+0x6e>
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d101      	bne.n	800a056 <xQueueReceive+0x72>
 800a052:	2301      	movs	r3, #1
 800a054:	e000      	b.n	800a058 <xQueueReceive+0x74>
 800a056:	2300      	movs	r3, #0
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d10a      	bne.n	800a072 <xQueueReceive+0x8e>
	__asm volatile
 800a05c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a060:	f383 8811 	msr	BASEPRI, r3
 800a064:	f3bf 8f6f 	isb	sy
 800a068:	f3bf 8f4f 	dsb	sy
 800a06c:	61bb      	str	r3, [r7, #24]
}
 800a06e:	bf00      	nop
 800a070:	e7fe      	b.n	800a070 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a072:	f001 fd47 	bl	800bb04 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a07a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a07c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d01f      	beq.n	800a0c2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a082:	68b9      	ldr	r1, [r7, #8]
 800a084:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a086:	f000 fa1b 	bl	800a4c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a08a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a08c:	1e5a      	subs	r2, r3, #1
 800a08e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a090:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a094:	691b      	ldr	r3, [r3, #16]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d00f      	beq.n	800a0ba <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a09a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a09c:	3310      	adds	r3, #16
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f001 f824 	bl	800b0ec <xTaskRemoveFromEventList>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d007      	beq.n	800a0ba <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a0aa:	4b3d      	ldr	r3, [pc, #244]	; (800a1a0 <xQueueReceive+0x1bc>)
 800a0ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0b0:	601a      	str	r2, [r3, #0]
 800a0b2:	f3bf 8f4f 	dsb	sy
 800a0b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a0ba:	f001 fd53 	bl	800bb64 <vPortExitCritical>
				return pdPASS;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	e069      	b.n	800a196 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d103      	bne.n	800a0d0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a0c8:	f001 fd4c 	bl	800bb64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	e062      	b.n	800a196 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a0d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d106      	bne.n	800a0e4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a0d6:	f107 0310 	add.w	r3, r7, #16
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f001 f868 	bl	800b1b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a0e4:	f001 fd3e 	bl	800bb64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a0e8:	f000 fdda 	bl	800aca0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a0ec:	f001 fd0a 	bl	800bb04 <vPortEnterCritical>
 800a0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a0f6:	b25b      	sxtb	r3, r3
 800a0f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0fc:	d103      	bne.n	800a106 <xQueueReceive+0x122>
 800a0fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a100:	2200      	movs	r2, #0
 800a102:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a108:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a10c:	b25b      	sxtb	r3, r3
 800a10e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a112:	d103      	bne.n	800a11c <xQueueReceive+0x138>
 800a114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a116:	2200      	movs	r2, #0
 800a118:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a11c:	f001 fd22 	bl	800bb64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a120:	1d3a      	adds	r2, r7, #4
 800a122:	f107 0310 	add.w	r3, r7, #16
 800a126:	4611      	mov	r1, r2
 800a128:	4618      	mov	r0, r3
 800a12a:	f001 f857 	bl	800b1dc <xTaskCheckForTimeOut>
 800a12e:	4603      	mov	r3, r0
 800a130:	2b00      	cmp	r3, #0
 800a132:	d123      	bne.n	800a17c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a134:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a136:	f000 fa3b 	bl	800a5b0 <prvIsQueueEmpty>
 800a13a:	4603      	mov	r3, r0
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d017      	beq.n	800a170 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a142:	3324      	adds	r3, #36	; 0x24
 800a144:	687a      	ldr	r2, [r7, #4]
 800a146:	4611      	mov	r1, r2
 800a148:	4618      	mov	r0, r3
 800a14a:	f000 ffab 	bl	800b0a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a14e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a150:	f000 f9dc 	bl	800a50c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a154:	f000 fdb2 	bl	800acbc <xTaskResumeAll>
 800a158:	4603      	mov	r3, r0
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d189      	bne.n	800a072 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a15e:	4b10      	ldr	r3, [pc, #64]	; (800a1a0 <xQueueReceive+0x1bc>)
 800a160:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a164:	601a      	str	r2, [r3, #0]
 800a166:	f3bf 8f4f 	dsb	sy
 800a16a:	f3bf 8f6f 	isb	sy
 800a16e:	e780      	b.n	800a072 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a170:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a172:	f000 f9cb 	bl	800a50c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a176:	f000 fda1 	bl	800acbc <xTaskResumeAll>
 800a17a:	e77a      	b.n	800a072 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a17c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a17e:	f000 f9c5 	bl	800a50c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a182:	f000 fd9b 	bl	800acbc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a186:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a188:	f000 fa12 	bl	800a5b0 <prvIsQueueEmpty>
 800a18c:	4603      	mov	r3, r0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	f43f af6f 	beq.w	800a072 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a194:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a196:	4618      	mov	r0, r3
 800a198:	3730      	adds	r7, #48	; 0x30
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}
 800a19e:	bf00      	nop
 800a1a0:	e000ed04 	.word	0xe000ed04

0800a1a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b08e      	sub	sp, #56	; 0x38
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
 800a1ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a1ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d10a      	bne.n	800a1d6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1c4:	f383 8811 	msr	BASEPRI, r3
 800a1c8:	f3bf 8f6f 	isb	sy
 800a1cc:	f3bf 8f4f 	dsb	sy
 800a1d0:	623b      	str	r3, [r7, #32]
}
 800a1d2:	bf00      	nop
 800a1d4:	e7fe      	b.n	800a1d4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a1d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d00a      	beq.n	800a1f4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a1de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1e2:	f383 8811 	msr	BASEPRI, r3
 800a1e6:	f3bf 8f6f 	isb	sy
 800a1ea:	f3bf 8f4f 	dsb	sy
 800a1ee:	61fb      	str	r3, [r7, #28]
}
 800a1f0:	bf00      	nop
 800a1f2:	e7fe      	b.n	800a1f2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a1f4:	f001 f938 	bl	800b468 <xTaskGetSchedulerState>
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d102      	bne.n	800a204 <xQueueSemaphoreTake+0x60>
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d101      	bne.n	800a208 <xQueueSemaphoreTake+0x64>
 800a204:	2301      	movs	r3, #1
 800a206:	e000      	b.n	800a20a <xQueueSemaphoreTake+0x66>
 800a208:	2300      	movs	r3, #0
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d10a      	bne.n	800a224 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a212:	f383 8811 	msr	BASEPRI, r3
 800a216:	f3bf 8f6f 	isb	sy
 800a21a:	f3bf 8f4f 	dsb	sy
 800a21e:	61bb      	str	r3, [r7, #24]
}
 800a220:	bf00      	nop
 800a222:	e7fe      	b.n	800a222 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a224:	f001 fc6e 	bl	800bb04 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a22a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a22c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a22e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a230:	2b00      	cmp	r3, #0
 800a232:	d024      	beq.n	800a27e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a236:	1e5a      	subs	r2, r3, #1
 800a238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a23a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a23c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d104      	bne.n	800a24e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a244:	f001 fab8 	bl	800b7b8 <pvTaskIncrementMutexHeldCount>
 800a248:	4602      	mov	r2, r0
 800a24a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a24c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a24e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a250:	691b      	ldr	r3, [r3, #16]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d00f      	beq.n	800a276 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a258:	3310      	adds	r3, #16
 800a25a:	4618      	mov	r0, r3
 800a25c:	f000 ff46 	bl	800b0ec <xTaskRemoveFromEventList>
 800a260:	4603      	mov	r3, r0
 800a262:	2b00      	cmp	r3, #0
 800a264:	d007      	beq.n	800a276 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a266:	4b54      	ldr	r3, [pc, #336]	; (800a3b8 <xQueueSemaphoreTake+0x214>)
 800a268:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a26c:	601a      	str	r2, [r3, #0]
 800a26e:	f3bf 8f4f 	dsb	sy
 800a272:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a276:	f001 fc75 	bl	800bb64 <vPortExitCritical>
				return pdPASS;
 800a27a:	2301      	movs	r3, #1
 800a27c:	e097      	b.n	800a3ae <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d111      	bne.n	800a2a8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a286:	2b00      	cmp	r3, #0
 800a288:	d00a      	beq.n	800a2a0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a28a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a28e:	f383 8811 	msr	BASEPRI, r3
 800a292:	f3bf 8f6f 	isb	sy
 800a296:	f3bf 8f4f 	dsb	sy
 800a29a:	617b      	str	r3, [r7, #20]
}
 800a29c:	bf00      	nop
 800a29e:	e7fe      	b.n	800a29e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a2a0:	f001 fc60 	bl	800bb64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	e082      	b.n	800a3ae <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a2a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d106      	bne.n	800a2bc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a2ae:	f107 030c 	add.w	r3, r7, #12
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	f000 ff7c 	bl	800b1b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a2bc:	f001 fc52 	bl	800bb64 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a2c0:	f000 fcee 	bl	800aca0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a2c4:	f001 fc1e 	bl	800bb04 <vPortEnterCritical>
 800a2c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a2ce:	b25b      	sxtb	r3, r3
 800a2d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2d4:	d103      	bne.n	800a2de <xQueueSemaphoreTake+0x13a>
 800a2d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2d8:	2200      	movs	r2, #0
 800a2da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a2de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a2e4:	b25b      	sxtb	r3, r3
 800a2e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2ea:	d103      	bne.n	800a2f4 <xQueueSemaphoreTake+0x150>
 800a2ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a2f4:	f001 fc36 	bl	800bb64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a2f8:	463a      	mov	r2, r7
 800a2fa:	f107 030c 	add.w	r3, r7, #12
 800a2fe:	4611      	mov	r1, r2
 800a300:	4618      	mov	r0, r3
 800a302:	f000 ff6b 	bl	800b1dc <xTaskCheckForTimeOut>
 800a306:	4603      	mov	r3, r0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d132      	bne.n	800a372 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a30c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a30e:	f000 f94f 	bl	800a5b0 <prvIsQueueEmpty>
 800a312:	4603      	mov	r3, r0
 800a314:	2b00      	cmp	r3, #0
 800a316:	d026      	beq.n	800a366 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d109      	bne.n	800a334 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800a320:	f001 fbf0 	bl	800bb04 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a326:	689b      	ldr	r3, [r3, #8]
 800a328:	4618      	mov	r0, r3
 800a32a:	f001 f8bb 	bl	800b4a4 <xTaskPriorityInherit>
 800a32e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a330:	f001 fc18 	bl	800bb64 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a336:	3324      	adds	r3, #36	; 0x24
 800a338:	683a      	ldr	r2, [r7, #0]
 800a33a:	4611      	mov	r1, r2
 800a33c:	4618      	mov	r0, r3
 800a33e:	f000 feb1 	bl	800b0a4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a342:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a344:	f000 f8e2 	bl	800a50c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a348:	f000 fcb8 	bl	800acbc <xTaskResumeAll>
 800a34c:	4603      	mov	r3, r0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	f47f af68 	bne.w	800a224 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800a354:	4b18      	ldr	r3, [pc, #96]	; (800a3b8 <xQueueSemaphoreTake+0x214>)
 800a356:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a35a:	601a      	str	r2, [r3, #0]
 800a35c:	f3bf 8f4f 	dsb	sy
 800a360:	f3bf 8f6f 	isb	sy
 800a364:	e75e      	b.n	800a224 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a366:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a368:	f000 f8d0 	bl	800a50c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a36c:	f000 fca6 	bl	800acbc <xTaskResumeAll>
 800a370:	e758      	b.n	800a224 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a372:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a374:	f000 f8ca 	bl	800a50c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a378:	f000 fca0 	bl	800acbc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a37c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a37e:	f000 f917 	bl	800a5b0 <prvIsQueueEmpty>
 800a382:	4603      	mov	r3, r0
 800a384:	2b00      	cmp	r3, #0
 800a386:	f43f af4d 	beq.w	800a224 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a38a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d00d      	beq.n	800a3ac <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800a390:	f001 fbb8 	bl	800bb04 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a394:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a396:	f000 f811 	bl	800a3bc <prvGetDisinheritPriorityAfterTimeout>
 800a39a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a39e:	689b      	ldr	r3, [r3, #8]
 800a3a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f001 f97a 	bl	800b69c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a3a8:	f001 fbdc 	bl	800bb64 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a3ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	3738      	adds	r7, #56	; 0x38
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}
 800a3b6:	bf00      	nop
 800a3b8:	e000ed04 	.word	0xe000ed04

0800a3bc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a3bc:	b480      	push	{r7}
 800a3be:	b085      	sub	sp, #20
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d006      	beq.n	800a3da <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f1c3 0307 	rsb	r3, r3, #7
 800a3d6:	60fb      	str	r3, [r7, #12]
 800a3d8:	e001      	b.n	800a3de <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a3de:	68fb      	ldr	r3, [r7, #12]
	}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	3714      	adds	r7, #20
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ea:	4770      	bx	lr

0800a3ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b086      	sub	sp, #24
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	60f8      	str	r0, [r7, #12]
 800a3f4:	60b9      	str	r1, [r7, #8]
 800a3f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a400:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a406:	2b00      	cmp	r3, #0
 800a408:	d10d      	bne.n	800a426 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d14d      	bne.n	800a4ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	689b      	ldr	r3, [r3, #8]
 800a416:	4618      	mov	r0, r3
 800a418:	f001 f8ba 	bl	800b590 <xTaskPriorityDisinherit>
 800a41c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2200      	movs	r2, #0
 800a422:	609a      	str	r2, [r3, #8]
 800a424:	e043      	b.n	800a4ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d119      	bne.n	800a460 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	6858      	ldr	r0, [r3, #4]
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a434:	461a      	mov	r2, r3
 800a436:	68b9      	ldr	r1, [r7, #8]
 800a438:	f00f fc1a 	bl	8019c70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	685a      	ldr	r2, [r3, #4]
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a444:	441a      	add	r2, r3
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	685a      	ldr	r2, [r3, #4]
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	689b      	ldr	r3, [r3, #8]
 800a452:	429a      	cmp	r2, r3
 800a454:	d32b      	bcc.n	800a4ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681a      	ldr	r2, [r3, #0]
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	605a      	str	r2, [r3, #4]
 800a45e:	e026      	b.n	800a4ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	68d8      	ldr	r0, [r3, #12]
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a468:	461a      	mov	r2, r3
 800a46a:	68b9      	ldr	r1, [r7, #8]
 800a46c:	f00f fc00 	bl	8019c70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	68da      	ldr	r2, [r3, #12]
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a478:	425b      	negs	r3, r3
 800a47a:	441a      	add	r2, r3
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	68da      	ldr	r2, [r3, #12]
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	429a      	cmp	r2, r3
 800a48a:	d207      	bcs.n	800a49c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	689a      	ldr	r2, [r3, #8]
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a494:	425b      	negs	r3, r3
 800a496:	441a      	add	r2, r3
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2b02      	cmp	r3, #2
 800a4a0:	d105      	bne.n	800a4ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d002      	beq.n	800a4ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	3b01      	subs	r3, #1
 800a4ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	1c5a      	adds	r2, r3, #1
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a4b6:	697b      	ldr	r3, [r7, #20]
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	3718      	adds	r7, #24
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	bd80      	pop	{r7, pc}

0800a4c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	b082      	sub	sp, #8
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
 800a4c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d018      	beq.n	800a504 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	68da      	ldr	r2, [r3, #12]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4da:	441a      	add	r2, r3
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	68da      	ldr	r2, [r3, #12]
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	689b      	ldr	r3, [r3, #8]
 800a4e8:	429a      	cmp	r2, r3
 800a4ea:	d303      	bcc.n	800a4f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681a      	ldr	r2, [r3, #0]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	68d9      	ldr	r1, [r3, #12]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4fc:	461a      	mov	r2, r3
 800a4fe:	6838      	ldr	r0, [r7, #0]
 800a500:	f00f fbb6 	bl	8019c70 <memcpy>
	}
}
 800a504:	bf00      	nop
 800a506:	3708      	adds	r7, #8
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}

0800a50c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b084      	sub	sp, #16
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a514:	f001 faf6 	bl	800bb04 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a51e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a520:	e011      	b.n	800a546 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a526:	2b00      	cmp	r3, #0
 800a528:	d012      	beq.n	800a550 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	3324      	adds	r3, #36	; 0x24
 800a52e:	4618      	mov	r0, r3
 800a530:	f000 fddc 	bl	800b0ec <xTaskRemoveFromEventList>
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	d001      	beq.n	800a53e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a53a:	f000 feb1 	bl	800b2a0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a53e:	7bfb      	ldrb	r3, [r7, #15]
 800a540:	3b01      	subs	r3, #1
 800a542:	b2db      	uxtb	r3, r3
 800a544:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a546:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	dce9      	bgt.n	800a522 <prvUnlockQueue+0x16>
 800a54e:	e000      	b.n	800a552 <prvUnlockQueue+0x46>
					break;
 800a550:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	22ff      	movs	r2, #255	; 0xff
 800a556:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a55a:	f001 fb03 	bl	800bb64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a55e:	f001 fad1 	bl	800bb04 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a568:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a56a:	e011      	b.n	800a590 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	691b      	ldr	r3, [r3, #16]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d012      	beq.n	800a59a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	3310      	adds	r3, #16
 800a578:	4618      	mov	r0, r3
 800a57a:	f000 fdb7 	bl	800b0ec <xTaskRemoveFromEventList>
 800a57e:	4603      	mov	r3, r0
 800a580:	2b00      	cmp	r3, #0
 800a582:	d001      	beq.n	800a588 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a584:	f000 fe8c 	bl	800b2a0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a588:	7bbb      	ldrb	r3, [r7, #14]
 800a58a:	3b01      	subs	r3, #1
 800a58c:	b2db      	uxtb	r3, r3
 800a58e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a590:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a594:	2b00      	cmp	r3, #0
 800a596:	dce9      	bgt.n	800a56c <prvUnlockQueue+0x60>
 800a598:	e000      	b.n	800a59c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a59a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	22ff      	movs	r2, #255	; 0xff
 800a5a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a5a4:	f001 fade 	bl	800bb64 <vPortExitCritical>
}
 800a5a8:	bf00      	nop
 800a5aa:	3710      	adds	r7, #16
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b084      	sub	sp, #16
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a5b8:	f001 faa4 	bl	800bb04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d102      	bne.n	800a5ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	60fb      	str	r3, [r7, #12]
 800a5c8:	e001      	b.n	800a5ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a5ce:	f001 fac9 	bl	800bb64 <vPortExitCritical>

	return xReturn;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3710      	adds	r7, #16
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b084      	sub	sp, #16
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a5e4:	f001 fa8e 	bl	800bb04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d102      	bne.n	800a5fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	60fb      	str	r3, [r7, #12]
 800a5f8:	e001      	b.n	800a5fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a5fe:	f001 fab1 	bl	800bb64 <vPortExitCritical>

	return xReturn;
 800a602:	68fb      	ldr	r3, [r7, #12]
}
 800a604:	4618      	mov	r0, r3
 800a606:	3710      	adds	r7, #16
 800a608:	46bd      	mov	sp, r7
 800a60a:	bd80      	pop	{r7, pc}

0800a60c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b08e      	sub	sp, #56	; 0x38
 800a610:	af04      	add	r7, sp, #16
 800a612:	60f8      	str	r0, [r7, #12]
 800a614:	60b9      	str	r1, [r7, #8]
 800a616:	607a      	str	r2, [r7, #4]
 800a618:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a61a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d10a      	bne.n	800a636 <xTaskCreateStatic+0x2a>
	__asm volatile
 800a620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a624:	f383 8811 	msr	BASEPRI, r3
 800a628:	f3bf 8f6f 	isb	sy
 800a62c:	f3bf 8f4f 	dsb	sy
 800a630:	623b      	str	r3, [r7, #32]
}
 800a632:	bf00      	nop
 800a634:	e7fe      	b.n	800a634 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d10a      	bne.n	800a652 <xTaskCreateStatic+0x46>
	__asm volatile
 800a63c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a640:	f383 8811 	msr	BASEPRI, r3
 800a644:	f3bf 8f6f 	isb	sy
 800a648:	f3bf 8f4f 	dsb	sy
 800a64c:	61fb      	str	r3, [r7, #28]
}
 800a64e:	bf00      	nop
 800a650:	e7fe      	b.n	800a650 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a652:	2364      	movs	r3, #100	; 0x64
 800a654:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a656:	693b      	ldr	r3, [r7, #16]
 800a658:	2b64      	cmp	r3, #100	; 0x64
 800a65a:	d00a      	beq.n	800a672 <xTaskCreateStatic+0x66>
	__asm volatile
 800a65c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a660:	f383 8811 	msr	BASEPRI, r3
 800a664:	f3bf 8f6f 	isb	sy
 800a668:	f3bf 8f4f 	dsb	sy
 800a66c:	61bb      	str	r3, [r7, #24]
}
 800a66e:	bf00      	nop
 800a670:	e7fe      	b.n	800a670 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a672:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a676:	2b00      	cmp	r3, #0
 800a678:	d01e      	beq.n	800a6b8 <xTaskCreateStatic+0xac>
 800a67a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d01b      	beq.n	800a6b8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a682:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a686:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a688:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a68a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a68c:	2202      	movs	r2, #2
 800a68e:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a692:	2300      	movs	r3, #0
 800a694:	9303      	str	r3, [sp, #12]
 800a696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a698:	9302      	str	r3, [sp, #8]
 800a69a:	f107 0314 	add.w	r3, r7, #20
 800a69e:	9301      	str	r3, [sp, #4]
 800a6a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6a2:	9300      	str	r3, [sp, #0]
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	687a      	ldr	r2, [r7, #4]
 800a6a8:	68b9      	ldr	r1, [r7, #8]
 800a6aa:	68f8      	ldr	r0, [r7, #12]
 800a6ac:	f000 f850 	bl	800a750 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a6b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a6b2:	f000 f8e3 	bl	800a87c <prvAddNewTaskToReadyList>
 800a6b6:	e001      	b.n	800a6bc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a6bc:	697b      	ldr	r3, [r7, #20]
	}
 800a6be:	4618      	mov	r0, r3
 800a6c0:	3728      	adds	r7, #40	; 0x28
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}

0800a6c6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a6c6:	b580      	push	{r7, lr}
 800a6c8:	b08c      	sub	sp, #48	; 0x30
 800a6ca:	af04      	add	r7, sp, #16
 800a6cc:	60f8      	str	r0, [r7, #12]
 800a6ce:	60b9      	str	r1, [r7, #8]
 800a6d0:	603b      	str	r3, [r7, #0]
 800a6d2:	4613      	mov	r3, r2
 800a6d4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a6d6:	88fb      	ldrh	r3, [r7, #6]
 800a6d8:	009b      	lsls	r3, r3, #2
 800a6da:	4618      	mov	r0, r3
 800a6dc:	f001 fb34 	bl	800bd48 <pvPortMalloc>
 800a6e0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a6e2:	697b      	ldr	r3, [r7, #20]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d00e      	beq.n	800a706 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a6e8:	2064      	movs	r0, #100	; 0x64
 800a6ea:	f001 fb2d 	bl	800bd48 <pvPortMalloc>
 800a6ee:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a6f0:	69fb      	ldr	r3, [r7, #28]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d003      	beq.n	800a6fe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a6f6:	69fb      	ldr	r3, [r7, #28]
 800a6f8:	697a      	ldr	r2, [r7, #20]
 800a6fa:	631a      	str	r2, [r3, #48]	; 0x30
 800a6fc:	e005      	b.n	800a70a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a6fe:	6978      	ldr	r0, [r7, #20]
 800a700:	f001 fbf2 	bl	800bee8 <vPortFree>
 800a704:	e001      	b.n	800a70a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a706:	2300      	movs	r3, #0
 800a708:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a70a:	69fb      	ldr	r3, [r7, #28]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d017      	beq.n	800a740 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a710:	69fb      	ldr	r3, [r7, #28]
 800a712:	2200      	movs	r2, #0
 800a714:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a718:	88fa      	ldrh	r2, [r7, #6]
 800a71a:	2300      	movs	r3, #0
 800a71c:	9303      	str	r3, [sp, #12]
 800a71e:	69fb      	ldr	r3, [r7, #28]
 800a720:	9302      	str	r3, [sp, #8]
 800a722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a724:	9301      	str	r3, [sp, #4]
 800a726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a728:	9300      	str	r3, [sp, #0]
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	68b9      	ldr	r1, [r7, #8]
 800a72e:	68f8      	ldr	r0, [r7, #12]
 800a730:	f000 f80e 	bl	800a750 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a734:	69f8      	ldr	r0, [r7, #28]
 800a736:	f000 f8a1 	bl	800a87c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a73a:	2301      	movs	r3, #1
 800a73c:	61bb      	str	r3, [r7, #24]
 800a73e:	e002      	b.n	800a746 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a740:	f04f 33ff 	mov.w	r3, #4294967295
 800a744:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a746:	69bb      	ldr	r3, [r7, #24]
	}
 800a748:	4618      	mov	r0, r3
 800a74a:	3720      	adds	r7, #32
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b088      	sub	sp, #32
 800a754:	af00      	add	r7, sp, #0
 800a756:	60f8      	str	r0, [r7, #12]
 800a758:	60b9      	str	r1, [r7, #8]
 800a75a:	607a      	str	r2, [r7, #4]
 800a75c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a760:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	009b      	lsls	r3, r3, #2
 800a766:	461a      	mov	r2, r3
 800a768:	21a5      	movs	r1, #165	; 0xa5
 800a76a:	f00f fa8f 	bl	8019c8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a76e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a770:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a778:	3b01      	subs	r3, #1
 800a77a:	009b      	lsls	r3, r3, #2
 800a77c:	4413      	add	r3, r2
 800a77e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a780:	69bb      	ldr	r3, [r7, #24]
 800a782:	f023 0307 	bic.w	r3, r3, #7
 800a786:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a788:	69bb      	ldr	r3, [r7, #24]
 800a78a:	f003 0307 	and.w	r3, r3, #7
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d00a      	beq.n	800a7a8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a792:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a796:	f383 8811 	msr	BASEPRI, r3
 800a79a:	f3bf 8f6f 	isb	sy
 800a79e:	f3bf 8f4f 	dsb	sy
 800a7a2:	617b      	str	r3, [r7, #20]
}
 800a7a4:	bf00      	nop
 800a7a6:	e7fe      	b.n	800a7a6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d01f      	beq.n	800a7ee <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	61fb      	str	r3, [r7, #28]
 800a7b2:	e012      	b.n	800a7da <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a7b4:	68ba      	ldr	r2, [r7, #8]
 800a7b6:	69fb      	ldr	r3, [r7, #28]
 800a7b8:	4413      	add	r3, r2
 800a7ba:	7819      	ldrb	r1, [r3, #0]
 800a7bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7be:	69fb      	ldr	r3, [r7, #28]
 800a7c0:	4413      	add	r3, r2
 800a7c2:	3334      	adds	r3, #52	; 0x34
 800a7c4:	460a      	mov	r2, r1
 800a7c6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a7c8:	68ba      	ldr	r2, [r7, #8]
 800a7ca:	69fb      	ldr	r3, [r7, #28]
 800a7cc:	4413      	add	r3, r2
 800a7ce:	781b      	ldrb	r3, [r3, #0]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d006      	beq.n	800a7e2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a7d4:	69fb      	ldr	r3, [r7, #28]
 800a7d6:	3301      	adds	r3, #1
 800a7d8:	61fb      	str	r3, [r7, #28]
 800a7da:	69fb      	ldr	r3, [r7, #28]
 800a7dc:	2b0f      	cmp	r3, #15
 800a7de:	d9e9      	bls.n	800a7b4 <prvInitialiseNewTask+0x64>
 800a7e0:	e000      	b.n	800a7e4 <prvInitialiseNewTask+0x94>
			{
				break;
 800a7e2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a7e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a7ec:	e003      	b.n	800a7f6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a7ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a7f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7f8:	2b06      	cmp	r3, #6
 800a7fa:	d901      	bls.n	800a800 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a7fc:	2306      	movs	r3, #6
 800a7fe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a802:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a804:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a808:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a80a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a80c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a80e:	2200      	movs	r2, #0
 800a810:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a814:	3304      	adds	r3, #4
 800a816:	4618      	mov	r0, r3
 800a818:	f7ff f832 	bl	8009880 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a81c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a81e:	3318      	adds	r3, #24
 800a820:	4618      	mov	r0, r3
 800a822:	f7ff f82d 	bl	8009880 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a828:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a82a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a82c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a82e:	f1c3 0207 	rsb	r2, r3, #7
 800a832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a834:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a838:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a83a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800a83c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a83e:	2200      	movs	r2, #0
 800a840:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a844:	2200      	movs	r2, #0
 800a846:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a84a:	2200      	movs	r2, #0
 800a84c:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a84e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a850:	2200      	movs	r2, #0
 800a852:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a856:	683a      	ldr	r2, [r7, #0]
 800a858:	68f9      	ldr	r1, [r7, #12]
 800a85a:	69b8      	ldr	r0, [r7, #24]
 800a85c:	f001 f826 	bl	800b8ac <pxPortInitialiseStack>
 800a860:	4602      	mov	r2, r0
 800a862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a864:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d002      	beq.n	800a872 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a86c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a86e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a870:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a872:	bf00      	nop
 800a874:	3720      	adds	r7, #32
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}
	...

0800a87c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b082      	sub	sp, #8
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a884:	f001 f93e 	bl	800bb04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a888:	4b2c      	ldr	r3, [pc, #176]	; (800a93c <prvAddNewTaskToReadyList+0xc0>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	3301      	adds	r3, #1
 800a88e:	4a2b      	ldr	r2, [pc, #172]	; (800a93c <prvAddNewTaskToReadyList+0xc0>)
 800a890:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a892:	4b2b      	ldr	r3, [pc, #172]	; (800a940 <prvAddNewTaskToReadyList+0xc4>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d109      	bne.n	800a8ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a89a:	4a29      	ldr	r2, [pc, #164]	; (800a940 <prvAddNewTaskToReadyList+0xc4>)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a8a0:	4b26      	ldr	r3, [pc, #152]	; (800a93c <prvAddNewTaskToReadyList+0xc0>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	2b01      	cmp	r3, #1
 800a8a6:	d110      	bne.n	800a8ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a8a8:	f000 fd20 	bl	800b2ec <prvInitialiseTaskLists>
 800a8ac:	e00d      	b.n	800a8ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a8ae:	4b25      	ldr	r3, [pc, #148]	; (800a944 <prvAddNewTaskToReadyList+0xc8>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d109      	bne.n	800a8ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a8b6:	4b22      	ldr	r3, [pc, #136]	; (800a940 <prvAddNewTaskToReadyList+0xc4>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8c0:	429a      	cmp	r2, r3
 800a8c2:	d802      	bhi.n	800a8ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a8c4:	4a1e      	ldr	r2, [pc, #120]	; (800a940 <prvAddNewTaskToReadyList+0xc4>)
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a8ca:	4b1f      	ldr	r3, [pc, #124]	; (800a948 <prvAddNewTaskToReadyList+0xcc>)
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	3301      	adds	r3, #1
 800a8d0:	4a1d      	ldr	r2, [pc, #116]	; (800a948 <prvAddNewTaskToReadyList+0xcc>)
 800a8d2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a8d4:	4b1c      	ldr	r3, [pc, #112]	; (800a948 <prvAddNewTaskToReadyList+0xcc>)
 800a8d6:	681a      	ldr	r2, [r3, #0]
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8e0:	2201      	movs	r2, #1
 800a8e2:	409a      	lsls	r2, r3
 800a8e4:	4b19      	ldr	r3, [pc, #100]	; (800a94c <prvAddNewTaskToReadyList+0xd0>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	4a18      	ldr	r2, [pc, #96]	; (800a94c <prvAddNewTaskToReadyList+0xd0>)
 800a8ec:	6013      	str	r3, [r2, #0]
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8f2:	4613      	mov	r3, r2
 800a8f4:	009b      	lsls	r3, r3, #2
 800a8f6:	4413      	add	r3, r2
 800a8f8:	009b      	lsls	r3, r3, #2
 800a8fa:	4a15      	ldr	r2, [pc, #84]	; (800a950 <prvAddNewTaskToReadyList+0xd4>)
 800a8fc:	441a      	add	r2, r3
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	3304      	adds	r3, #4
 800a902:	4619      	mov	r1, r3
 800a904:	4610      	mov	r0, r2
 800a906:	f7fe ffc8 	bl	800989a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a90a:	f001 f92b 	bl	800bb64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a90e:	4b0d      	ldr	r3, [pc, #52]	; (800a944 <prvAddNewTaskToReadyList+0xc8>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d00e      	beq.n	800a934 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a916:	4b0a      	ldr	r3, [pc, #40]	; (800a940 <prvAddNewTaskToReadyList+0xc4>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a920:	429a      	cmp	r2, r3
 800a922:	d207      	bcs.n	800a934 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a924:	4b0b      	ldr	r3, [pc, #44]	; (800a954 <prvAddNewTaskToReadyList+0xd8>)
 800a926:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a92a:	601a      	str	r2, [r3, #0]
 800a92c:	f3bf 8f4f 	dsb	sy
 800a930:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a934:	bf00      	nop
 800a936:	3708      	adds	r7, #8
 800a938:	46bd      	mov	sp, r7
 800a93a:	bd80      	pop	{r7, pc}
 800a93c:	200007d8 	.word	0x200007d8
 800a940:	200006d8 	.word	0x200006d8
 800a944:	200007e4 	.word	0x200007e4
 800a948:	200007f4 	.word	0x200007f4
 800a94c:	200007e0 	.word	0x200007e0
 800a950:	200006dc 	.word	0x200006dc
 800a954:	e000ed04 	.word	0xe000ed04

0800a958 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b084      	sub	sp, #16
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800a960:	f001 f8d0 	bl	800bb04 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d102      	bne.n	800a970 <vTaskDelete+0x18>
 800a96a:	4b39      	ldr	r3, [pc, #228]	; (800aa50 <vTaskDelete+0xf8>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	e000      	b.n	800a972 <vTaskDelete+0x1a>
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	3304      	adds	r3, #4
 800a978:	4618      	mov	r0, r3
 800a97a:	f7fe ffeb 	bl	8009954 <uxListRemove>
 800a97e:	4603      	mov	r3, r0
 800a980:	2b00      	cmp	r3, #0
 800a982:	d115      	bne.n	800a9b0 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a988:	4932      	ldr	r1, [pc, #200]	; (800aa54 <vTaskDelete+0xfc>)
 800a98a:	4613      	mov	r3, r2
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	4413      	add	r3, r2
 800a990:	009b      	lsls	r3, r3, #2
 800a992:	440b      	add	r3, r1
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d10a      	bne.n	800a9b0 <vTaskDelete+0x58>
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a99e:	2201      	movs	r2, #1
 800a9a0:	fa02 f303 	lsl.w	r3, r2, r3
 800a9a4:	43da      	mvns	r2, r3
 800a9a6:	4b2c      	ldr	r3, [pc, #176]	; (800aa58 <vTaskDelete+0x100>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	4013      	ands	r3, r2
 800a9ac:	4a2a      	ldr	r2, [pc, #168]	; (800aa58 <vTaskDelete+0x100>)
 800a9ae:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d004      	beq.n	800a9c2 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	3318      	adds	r3, #24
 800a9bc:	4618      	mov	r0, r3
 800a9be:	f7fe ffc9 	bl	8009954 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800a9c2:	4b26      	ldr	r3, [pc, #152]	; (800aa5c <vTaskDelete+0x104>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	3301      	adds	r3, #1
 800a9c8:	4a24      	ldr	r2, [pc, #144]	; (800aa5c <vTaskDelete+0x104>)
 800a9ca:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800a9cc:	4b20      	ldr	r3, [pc, #128]	; (800aa50 <vTaskDelete+0xf8>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	68fa      	ldr	r2, [r7, #12]
 800a9d2:	429a      	cmp	r2, r3
 800a9d4:	d10b      	bne.n	800a9ee <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	3304      	adds	r3, #4
 800a9da:	4619      	mov	r1, r3
 800a9dc:	4820      	ldr	r0, [pc, #128]	; (800aa60 <vTaskDelete+0x108>)
 800a9de:	f7fe ff5c 	bl	800989a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800a9e2:	4b20      	ldr	r3, [pc, #128]	; (800aa64 <vTaskDelete+0x10c>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	4a1e      	ldr	r2, [pc, #120]	; (800aa64 <vTaskDelete+0x10c>)
 800a9ea:	6013      	str	r3, [r2, #0]
 800a9ec:	e009      	b.n	800aa02 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800a9ee:	4b1e      	ldr	r3, [pc, #120]	; (800aa68 <vTaskDelete+0x110>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	3b01      	subs	r3, #1
 800a9f4:	4a1c      	ldr	r2, [pc, #112]	; (800aa68 <vTaskDelete+0x110>)
 800a9f6:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800a9f8:	68f8      	ldr	r0, [r7, #12]
 800a9fa:	f000 fce5 	bl	800b3c8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800a9fe:	f000 fd13 	bl	800b428 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800aa02:	f001 f8af 	bl	800bb64 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800aa06:	4b19      	ldr	r3, [pc, #100]	; (800aa6c <vTaskDelete+0x114>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d01b      	beq.n	800aa46 <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 800aa0e:	4b10      	ldr	r3, [pc, #64]	; (800aa50 <vTaskDelete+0xf8>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	68fa      	ldr	r2, [r7, #12]
 800aa14:	429a      	cmp	r2, r3
 800aa16:	d116      	bne.n	800aa46 <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800aa18:	4b15      	ldr	r3, [pc, #84]	; (800aa70 <vTaskDelete+0x118>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d00a      	beq.n	800aa36 <vTaskDelete+0xde>
	__asm volatile
 800aa20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa24:	f383 8811 	msr	BASEPRI, r3
 800aa28:	f3bf 8f6f 	isb	sy
 800aa2c:	f3bf 8f4f 	dsb	sy
 800aa30:	60bb      	str	r3, [r7, #8]
}
 800aa32:	bf00      	nop
 800aa34:	e7fe      	b.n	800aa34 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 800aa36:	4b0f      	ldr	r3, [pc, #60]	; (800aa74 <vTaskDelete+0x11c>)
 800aa38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa3c:	601a      	str	r2, [r3, #0]
 800aa3e:	f3bf 8f4f 	dsb	sy
 800aa42:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800aa46:	bf00      	nop
 800aa48:	3710      	adds	r7, #16
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}
 800aa4e:	bf00      	nop
 800aa50:	200006d8 	.word	0x200006d8
 800aa54:	200006dc 	.word	0x200006dc
 800aa58:	200007e0 	.word	0x200007e0
 800aa5c:	200007f4 	.word	0x200007f4
 800aa60:	200007ac 	.word	0x200007ac
 800aa64:	200007c0 	.word	0x200007c0
 800aa68:	200007d8 	.word	0x200007d8
 800aa6c:	200007e4 	.word	0x200007e4
 800aa70:	20000800 	.word	0x20000800
 800aa74:	e000ed04 	.word	0xe000ed04

0800aa78 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b08a      	sub	sp, #40	; 0x28
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
 800aa80:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800aa82:	2300      	movs	r3, #0
 800aa84:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d10a      	bne.n	800aaa2 <vTaskDelayUntil+0x2a>
	__asm volatile
 800aa8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa90:	f383 8811 	msr	BASEPRI, r3
 800aa94:	f3bf 8f6f 	isb	sy
 800aa98:	f3bf 8f4f 	dsb	sy
 800aa9c:	617b      	str	r3, [r7, #20]
}
 800aa9e:	bf00      	nop
 800aaa0:	e7fe      	b.n	800aaa0 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d10a      	bne.n	800aabe <vTaskDelayUntil+0x46>
	__asm volatile
 800aaa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaac:	f383 8811 	msr	BASEPRI, r3
 800aab0:	f3bf 8f6f 	isb	sy
 800aab4:	f3bf 8f4f 	dsb	sy
 800aab8:	613b      	str	r3, [r7, #16]
}
 800aaba:	bf00      	nop
 800aabc:	e7fe      	b.n	800aabc <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800aabe:	4b2a      	ldr	r3, [pc, #168]	; (800ab68 <vTaskDelayUntil+0xf0>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d00a      	beq.n	800aadc <vTaskDelayUntil+0x64>
	__asm volatile
 800aac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaca:	f383 8811 	msr	BASEPRI, r3
 800aace:	f3bf 8f6f 	isb	sy
 800aad2:	f3bf 8f4f 	dsb	sy
 800aad6:	60fb      	str	r3, [r7, #12]
}
 800aad8:	bf00      	nop
 800aada:	e7fe      	b.n	800aada <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800aadc:	f000 f8e0 	bl	800aca0 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800aae0:	4b22      	ldr	r3, [pc, #136]	; (800ab6c <vTaskDelayUntil+0xf4>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	683a      	ldr	r2, [r7, #0]
 800aaec:	4413      	add	r3, r2
 800aaee:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	6a3a      	ldr	r2, [r7, #32]
 800aaf6:	429a      	cmp	r2, r3
 800aaf8:	d20b      	bcs.n	800ab12 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	69fa      	ldr	r2, [r7, #28]
 800ab00:	429a      	cmp	r2, r3
 800ab02:	d211      	bcs.n	800ab28 <vTaskDelayUntil+0xb0>
 800ab04:	69fa      	ldr	r2, [r7, #28]
 800ab06:	6a3b      	ldr	r3, [r7, #32]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d90d      	bls.n	800ab28 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	627b      	str	r3, [r7, #36]	; 0x24
 800ab10:	e00a      	b.n	800ab28 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	69fa      	ldr	r2, [r7, #28]
 800ab18:	429a      	cmp	r2, r3
 800ab1a:	d303      	bcc.n	800ab24 <vTaskDelayUntil+0xac>
 800ab1c:	69fa      	ldr	r2, [r7, #28]
 800ab1e:	6a3b      	ldr	r3, [r7, #32]
 800ab20:	429a      	cmp	r2, r3
 800ab22:	d901      	bls.n	800ab28 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800ab24:	2301      	movs	r3, #1
 800ab26:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	69fa      	ldr	r2, [r7, #28]
 800ab2c:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800ab2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d006      	beq.n	800ab42 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800ab34:	69fa      	ldr	r2, [r7, #28]
 800ab36:	6a3b      	ldr	r3, [r7, #32]
 800ab38:	1ad3      	subs	r3, r2, r3
 800ab3a:	2100      	movs	r1, #0
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	f000 fe4f 	bl	800b7e0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800ab42:	f000 f8bb 	bl	800acbc <xTaskResumeAll>
 800ab46:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ab48:	69bb      	ldr	r3, [r7, #24]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d107      	bne.n	800ab5e <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800ab4e:	4b08      	ldr	r3, [pc, #32]	; (800ab70 <vTaskDelayUntil+0xf8>)
 800ab50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab54:	601a      	str	r2, [r3, #0]
 800ab56:	f3bf 8f4f 	dsb	sy
 800ab5a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ab5e:	bf00      	nop
 800ab60:	3728      	adds	r7, #40	; 0x28
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	bf00      	nop
 800ab68:	20000800 	.word	0x20000800
 800ab6c:	200007dc 	.word	0x200007dc
 800ab70:	e000ed04 	.word	0xe000ed04

0800ab74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d017      	beq.n	800abb6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ab86:	4b13      	ldr	r3, [pc, #76]	; (800abd4 <vTaskDelay+0x60>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d00a      	beq.n	800aba4 <vTaskDelay+0x30>
	__asm volatile
 800ab8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab92:	f383 8811 	msr	BASEPRI, r3
 800ab96:	f3bf 8f6f 	isb	sy
 800ab9a:	f3bf 8f4f 	dsb	sy
 800ab9e:	60bb      	str	r3, [r7, #8]
}
 800aba0:	bf00      	nop
 800aba2:	e7fe      	b.n	800aba2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800aba4:	f000 f87c 	bl	800aca0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aba8:	2100      	movs	r1, #0
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f000 fe18 	bl	800b7e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800abb0:	f000 f884 	bl	800acbc <xTaskResumeAll>
 800abb4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d107      	bne.n	800abcc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800abbc:	4b06      	ldr	r3, [pc, #24]	; (800abd8 <vTaskDelay+0x64>)
 800abbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abc2:	601a      	str	r2, [r3, #0]
 800abc4:	f3bf 8f4f 	dsb	sy
 800abc8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800abcc:	bf00      	nop
 800abce:	3710      	adds	r7, #16
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}
 800abd4:	20000800 	.word	0x20000800
 800abd8:	e000ed04 	.word	0xe000ed04

0800abdc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b08a      	sub	sp, #40	; 0x28
 800abe0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800abe2:	2300      	movs	r3, #0
 800abe4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800abe6:	2300      	movs	r3, #0
 800abe8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800abea:	463a      	mov	r2, r7
 800abec:	1d39      	adds	r1, r7, #4
 800abee:	f107 0308 	add.w	r3, r7, #8
 800abf2:	4618      	mov	r0, r3
 800abf4:	f7f6 f9c2 	bl	8000f7c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800abf8:	6839      	ldr	r1, [r7, #0]
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	68ba      	ldr	r2, [r7, #8]
 800abfe:	9202      	str	r2, [sp, #8]
 800ac00:	9301      	str	r3, [sp, #4]
 800ac02:	2300      	movs	r3, #0
 800ac04:	9300      	str	r3, [sp, #0]
 800ac06:	2300      	movs	r3, #0
 800ac08:	460a      	mov	r2, r1
 800ac0a:	491f      	ldr	r1, [pc, #124]	; (800ac88 <vTaskStartScheduler+0xac>)
 800ac0c:	481f      	ldr	r0, [pc, #124]	; (800ac8c <vTaskStartScheduler+0xb0>)
 800ac0e:	f7ff fcfd 	bl	800a60c <xTaskCreateStatic>
 800ac12:	4603      	mov	r3, r0
 800ac14:	4a1e      	ldr	r2, [pc, #120]	; (800ac90 <vTaskStartScheduler+0xb4>)
 800ac16:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ac18:	4b1d      	ldr	r3, [pc, #116]	; (800ac90 <vTaskStartScheduler+0xb4>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d002      	beq.n	800ac26 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ac20:	2301      	movs	r3, #1
 800ac22:	617b      	str	r3, [r7, #20]
 800ac24:	e001      	b.n	800ac2a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ac26:	2300      	movs	r3, #0
 800ac28:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	2b01      	cmp	r3, #1
 800ac2e:	d118      	bne.n	800ac62 <vTaskStartScheduler+0x86>
	__asm volatile
 800ac30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac34:	f383 8811 	msr	BASEPRI, r3
 800ac38:	f3bf 8f6f 	isb	sy
 800ac3c:	f3bf 8f4f 	dsb	sy
 800ac40:	613b      	str	r3, [r7, #16]
}
 800ac42:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ac44:	4b13      	ldr	r3, [pc, #76]	; (800ac94 <vTaskStartScheduler+0xb8>)
 800ac46:	f04f 32ff 	mov.w	r2, #4294967295
 800ac4a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ac4c:	4b12      	ldr	r3, [pc, #72]	; (800ac98 <vTaskStartScheduler+0xbc>)
 800ac4e:	2201      	movs	r2, #1
 800ac50:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ac52:	4b12      	ldr	r3, [pc, #72]	; (800ac9c <vTaskStartScheduler+0xc0>)
 800ac54:	2200      	movs	r2, #0
 800ac56:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800ac58:	f7f6 f972 	bl	8000f40 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ac5c:	f000 feb0 	bl	800b9c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ac60:	e00e      	b.n	800ac80 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac68:	d10a      	bne.n	800ac80 <vTaskStartScheduler+0xa4>
	__asm volatile
 800ac6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac6e:	f383 8811 	msr	BASEPRI, r3
 800ac72:	f3bf 8f6f 	isb	sy
 800ac76:	f3bf 8f4f 	dsb	sy
 800ac7a:	60fb      	str	r3, [r7, #12]
}
 800ac7c:	bf00      	nop
 800ac7e:	e7fe      	b.n	800ac7e <vTaskStartScheduler+0xa2>
}
 800ac80:	bf00      	nop
 800ac82:	3718      	adds	r7, #24
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd80      	pop	{r7, pc}
 800ac88:	0801db98 	.word	0x0801db98
 800ac8c:	0800b2b9 	.word	0x0800b2b9
 800ac90:	200007fc 	.word	0x200007fc
 800ac94:	200007f8 	.word	0x200007f8
 800ac98:	200007e4 	.word	0x200007e4
 800ac9c:	200007dc 	.word	0x200007dc

0800aca0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aca0:	b480      	push	{r7}
 800aca2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800aca4:	4b04      	ldr	r3, [pc, #16]	; (800acb8 <vTaskSuspendAll+0x18>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	3301      	adds	r3, #1
 800acaa:	4a03      	ldr	r2, [pc, #12]	; (800acb8 <vTaskSuspendAll+0x18>)
 800acac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800acae:	bf00      	nop
 800acb0:	46bd      	mov	sp, r7
 800acb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb6:	4770      	bx	lr
 800acb8:	20000800 	.word	0x20000800

0800acbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b084      	sub	sp, #16
 800acc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800acc2:	2300      	movs	r3, #0
 800acc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800acc6:	2300      	movs	r3, #0
 800acc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800acca:	4b41      	ldr	r3, [pc, #260]	; (800add0 <xTaskResumeAll+0x114>)
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d10a      	bne.n	800ace8 <xTaskResumeAll+0x2c>
	__asm volatile
 800acd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acd6:	f383 8811 	msr	BASEPRI, r3
 800acda:	f3bf 8f6f 	isb	sy
 800acde:	f3bf 8f4f 	dsb	sy
 800ace2:	603b      	str	r3, [r7, #0]
}
 800ace4:	bf00      	nop
 800ace6:	e7fe      	b.n	800ace6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ace8:	f000 ff0c 	bl	800bb04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800acec:	4b38      	ldr	r3, [pc, #224]	; (800add0 <xTaskResumeAll+0x114>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	3b01      	subs	r3, #1
 800acf2:	4a37      	ldr	r2, [pc, #220]	; (800add0 <xTaskResumeAll+0x114>)
 800acf4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acf6:	4b36      	ldr	r3, [pc, #216]	; (800add0 <xTaskResumeAll+0x114>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d161      	bne.n	800adc2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800acfe:	4b35      	ldr	r3, [pc, #212]	; (800add4 <xTaskResumeAll+0x118>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d05d      	beq.n	800adc2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ad06:	e02e      	b.n	800ad66 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad08:	4b33      	ldr	r3, [pc, #204]	; (800add8 <xTaskResumeAll+0x11c>)
 800ad0a:	68db      	ldr	r3, [r3, #12]
 800ad0c:	68db      	ldr	r3, [r3, #12]
 800ad0e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	3318      	adds	r3, #24
 800ad14:	4618      	mov	r0, r3
 800ad16:	f7fe fe1d 	bl	8009954 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	3304      	adds	r3, #4
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f7fe fe18 	bl	8009954 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad28:	2201      	movs	r2, #1
 800ad2a:	409a      	lsls	r2, r3
 800ad2c:	4b2b      	ldr	r3, [pc, #172]	; (800addc <xTaskResumeAll+0x120>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4313      	orrs	r3, r2
 800ad32:	4a2a      	ldr	r2, [pc, #168]	; (800addc <xTaskResumeAll+0x120>)
 800ad34:	6013      	str	r3, [r2, #0]
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad3a:	4613      	mov	r3, r2
 800ad3c:	009b      	lsls	r3, r3, #2
 800ad3e:	4413      	add	r3, r2
 800ad40:	009b      	lsls	r3, r3, #2
 800ad42:	4a27      	ldr	r2, [pc, #156]	; (800ade0 <xTaskResumeAll+0x124>)
 800ad44:	441a      	add	r2, r3
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	3304      	adds	r3, #4
 800ad4a:	4619      	mov	r1, r3
 800ad4c:	4610      	mov	r0, r2
 800ad4e:	f7fe fda4 	bl	800989a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad56:	4b23      	ldr	r3, [pc, #140]	; (800ade4 <xTaskResumeAll+0x128>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad5c:	429a      	cmp	r2, r3
 800ad5e:	d302      	bcc.n	800ad66 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800ad60:	4b21      	ldr	r3, [pc, #132]	; (800ade8 <xTaskResumeAll+0x12c>)
 800ad62:	2201      	movs	r2, #1
 800ad64:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ad66:	4b1c      	ldr	r3, [pc, #112]	; (800add8 <xTaskResumeAll+0x11c>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d1cc      	bne.n	800ad08 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d001      	beq.n	800ad78 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ad74:	f000 fb58 	bl	800b428 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ad78:	4b1c      	ldr	r3, [pc, #112]	; (800adec <xTaskResumeAll+0x130>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d010      	beq.n	800ada6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ad84:	f000 f846 	bl	800ae14 <xTaskIncrementTick>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d002      	beq.n	800ad94 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800ad8e:	4b16      	ldr	r3, [pc, #88]	; (800ade8 <xTaskResumeAll+0x12c>)
 800ad90:	2201      	movs	r2, #1
 800ad92:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	3b01      	subs	r3, #1
 800ad98:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d1f1      	bne.n	800ad84 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800ada0:	4b12      	ldr	r3, [pc, #72]	; (800adec <xTaskResumeAll+0x130>)
 800ada2:	2200      	movs	r2, #0
 800ada4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ada6:	4b10      	ldr	r3, [pc, #64]	; (800ade8 <xTaskResumeAll+0x12c>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d009      	beq.n	800adc2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800adae:	2301      	movs	r3, #1
 800adb0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800adb2:	4b0f      	ldr	r3, [pc, #60]	; (800adf0 <xTaskResumeAll+0x134>)
 800adb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adb8:	601a      	str	r2, [r3, #0]
 800adba:	f3bf 8f4f 	dsb	sy
 800adbe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800adc2:	f000 fecf 	bl	800bb64 <vPortExitCritical>

	return xAlreadyYielded;
 800adc6:	68bb      	ldr	r3, [r7, #8]
}
 800adc8:	4618      	mov	r0, r3
 800adca:	3710      	adds	r7, #16
 800adcc:	46bd      	mov	sp, r7
 800adce:	bd80      	pop	{r7, pc}
 800add0:	20000800 	.word	0x20000800
 800add4:	200007d8 	.word	0x200007d8
 800add8:	20000798 	.word	0x20000798
 800addc:	200007e0 	.word	0x200007e0
 800ade0:	200006dc 	.word	0x200006dc
 800ade4:	200006d8 	.word	0x200006d8
 800ade8:	200007ec 	.word	0x200007ec
 800adec:	200007e8 	.word	0x200007e8
 800adf0:	e000ed04 	.word	0xe000ed04

0800adf4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800adf4:	b480      	push	{r7}
 800adf6:	b083      	sub	sp, #12
 800adf8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800adfa:	4b05      	ldr	r3, [pc, #20]	; (800ae10 <xTaskGetTickCount+0x1c>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ae00:	687b      	ldr	r3, [r7, #4]
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	370c      	adds	r7, #12
 800ae06:	46bd      	mov	sp, r7
 800ae08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0c:	4770      	bx	lr
 800ae0e:	bf00      	nop
 800ae10:	200007dc 	.word	0x200007dc

0800ae14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b086      	sub	sp, #24
 800ae18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae1e:	4b52      	ldr	r3, [pc, #328]	; (800af68 <xTaskIncrementTick+0x154>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	f040 8094 	bne.w	800af50 <xTaskIncrementTick+0x13c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ae28:	4b50      	ldr	r3, [pc, #320]	; (800af6c <xTaskIncrementTick+0x158>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	3301      	adds	r3, #1
 800ae2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ae30:	4a4e      	ldr	r2, [pc, #312]	; (800af6c <xTaskIncrementTick+0x158>)
 800ae32:	693b      	ldr	r3, [r7, #16]
 800ae34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d120      	bne.n	800ae7e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ae3c:	4b4c      	ldr	r3, [pc, #304]	; (800af70 <xTaskIncrementTick+0x15c>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d00a      	beq.n	800ae5c <xTaskIncrementTick+0x48>
	__asm volatile
 800ae46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae4a:	f383 8811 	msr	BASEPRI, r3
 800ae4e:	f3bf 8f6f 	isb	sy
 800ae52:	f3bf 8f4f 	dsb	sy
 800ae56:	603b      	str	r3, [r7, #0]
}
 800ae58:	bf00      	nop
 800ae5a:	e7fe      	b.n	800ae5a <xTaskIncrementTick+0x46>
 800ae5c:	4b44      	ldr	r3, [pc, #272]	; (800af70 <xTaskIncrementTick+0x15c>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	60fb      	str	r3, [r7, #12]
 800ae62:	4b44      	ldr	r3, [pc, #272]	; (800af74 <xTaskIncrementTick+0x160>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	4a42      	ldr	r2, [pc, #264]	; (800af70 <xTaskIncrementTick+0x15c>)
 800ae68:	6013      	str	r3, [r2, #0]
 800ae6a:	4a42      	ldr	r2, [pc, #264]	; (800af74 <xTaskIncrementTick+0x160>)
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	6013      	str	r3, [r2, #0]
 800ae70:	4b41      	ldr	r3, [pc, #260]	; (800af78 <xTaskIncrementTick+0x164>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	3301      	adds	r3, #1
 800ae76:	4a40      	ldr	r2, [pc, #256]	; (800af78 <xTaskIncrementTick+0x164>)
 800ae78:	6013      	str	r3, [r2, #0]
 800ae7a:	f000 fad5 	bl	800b428 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ae7e:	4b3f      	ldr	r3, [pc, #252]	; (800af7c <xTaskIncrementTick+0x168>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	693a      	ldr	r2, [r7, #16]
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d348      	bcc.n	800af1a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae88:	4b39      	ldr	r3, [pc, #228]	; (800af70 <xTaskIncrementTick+0x15c>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d104      	bne.n	800ae9c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae92:	4b3a      	ldr	r3, [pc, #232]	; (800af7c <xTaskIncrementTick+0x168>)
 800ae94:	f04f 32ff 	mov.w	r2, #4294967295
 800ae98:	601a      	str	r2, [r3, #0]
					break;
 800ae9a:	e03e      	b.n	800af1a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae9c:	4b34      	ldr	r3, [pc, #208]	; (800af70 <xTaskIncrementTick+0x15c>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	685b      	ldr	r3, [r3, #4]
 800aeaa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800aeac:	693a      	ldr	r2, [r7, #16]
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	d203      	bcs.n	800aebc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800aeb4:	4a31      	ldr	r2, [pc, #196]	; (800af7c <xTaskIncrementTick+0x168>)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800aeba:	e02e      	b.n	800af1a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	3304      	adds	r3, #4
 800aec0:	4618      	mov	r0, r3
 800aec2:	f7fe fd47 	bl	8009954 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d004      	beq.n	800aed8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	3318      	adds	r3, #24
 800aed2:	4618      	mov	r0, r3
 800aed4:	f7fe fd3e 	bl	8009954 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aedc:	2201      	movs	r2, #1
 800aede:	409a      	lsls	r2, r3
 800aee0:	4b27      	ldr	r3, [pc, #156]	; (800af80 <xTaskIncrementTick+0x16c>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4313      	orrs	r3, r2
 800aee6:	4a26      	ldr	r2, [pc, #152]	; (800af80 <xTaskIncrementTick+0x16c>)
 800aee8:	6013      	str	r3, [r2, #0]
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeee:	4613      	mov	r3, r2
 800aef0:	009b      	lsls	r3, r3, #2
 800aef2:	4413      	add	r3, r2
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	4a23      	ldr	r2, [pc, #140]	; (800af84 <xTaskIncrementTick+0x170>)
 800aef8:	441a      	add	r2, r3
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	3304      	adds	r3, #4
 800aefe:	4619      	mov	r1, r3
 800af00:	4610      	mov	r0, r2
 800af02:	f7fe fcca 	bl	800989a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800af06:	68bb      	ldr	r3, [r7, #8]
 800af08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af0a:	4b1f      	ldr	r3, [pc, #124]	; (800af88 <xTaskIncrementTick+0x174>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af10:	429a      	cmp	r2, r3
 800af12:	d3b9      	bcc.n	800ae88 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800af14:	2301      	movs	r3, #1
 800af16:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af18:	e7b6      	b.n	800ae88 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800af1a:	4b1b      	ldr	r3, [pc, #108]	; (800af88 <xTaskIncrementTick+0x174>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af20:	4918      	ldr	r1, [pc, #96]	; (800af84 <xTaskIncrementTick+0x170>)
 800af22:	4613      	mov	r3, r2
 800af24:	009b      	lsls	r3, r3, #2
 800af26:	4413      	add	r3, r2
 800af28:	009b      	lsls	r3, r3, #2
 800af2a:	440b      	add	r3, r1
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	2b01      	cmp	r3, #1
 800af30:	d901      	bls.n	800af36 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800af32:	2301      	movs	r3, #1
 800af34:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 800af36:	4b15      	ldr	r3, [pc, #84]	; (800af8c <xTaskIncrementTick+0x178>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d101      	bne.n	800af42 <xTaskIncrementTick+0x12e>
			{
				vApplicationTickHook();
 800af3e:	f7f6 f815 	bl	8000f6c <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800af42:	4b13      	ldr	r3, [pc, #76]	; (800af90 <xTaskIncrementTick+0x17c>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d009      	beq.n	800af5e <xTaskIncrementTick+0x14a>
			{
				xSwitchRequired = pdTRUE;
 800af4a:	2301      	movs	r3, #1
 800af4c:	617b      	str	r3, [r7, #20]
 800af4e:	e006      	b.n	800af5e <xTaskIncrementTick+0x14a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800af50:	4b0e      	ldr	r3, [pc, #56]	; (800af8c <xTaskIncrementTick+0x178>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	3301      	adds	r3, #1
 800af56:	4a0d      	ldr	r2, [pc, #52]	; (800af8c <xTaskIncrementTick+0x178>)
 800af58:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 800af5a:	f7f6 f807 	bl	8000f6c <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 800af5e:	697b      	ldr	r3, [r7, #20]
}
 800af60:	4618      	mov	r0, r3
 800af62:	3718      	adds	r7, #24
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}
 800af68:	20000800 	.word	0x20000800
 800af6c:	200007dc 	.word	0x200007dc
 800af70:	20000790 	.word	0x20000790
 800af74:	20000794 	.word	0x20000794
 800af78:	200007f0 	.word	0x200007f0
 800af7c:	200007f8 	.word	0x200007f8
 800af80:	200007e0 	.word	0x200007e0
 800af84:	200006dc 	.word	0x200006dc
 800af88:	200006d8 	.word	0x200006d8
 800af8c:	200007e8 	.word	0x200007e8
 800af90:	200007ec 	.word	0x200007ec

0800af94 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b086      	sub	sp, #24
 800af98:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800af9a:	4b3b      	ldr	r3, [pc, #236]	; (800b088 <vTaskSwitchContext+0xf4>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d003      	beq.n	800afaa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800afa2:	4b3a      	ldr	r3, [pc, #232]	; (800b08c <vTaskSwitchContext+0xf8>)
 800afa4:	2201      	movs	r2, #1
 800afa6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800afa8:	e069      	b.n	800b07e <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 800afaa:	4b38      	ldr	r3, [pc, #224]	; (800b08c <vTaskSwitchContext+0xf8>)
 800afac:	2200      	movs	r2, #0
 800afae:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800afb0:	f7f5 ffcd 	bl	8000f4e <getRunTimeCounterValue>
 800afb4:	4603      	mov	r3, r0
 800afb6:	4a36      	ldr	r2, [pc, #216]	; (800b090 <vTaskSwitchContext+0xfc>)
 800afb8:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800afba:	4b35      	ldr	r3, [pc, #212]	; (800b090 <vTaskSwitchContext+0xfc>)
 800afbc:	681a      	ldr	r2, [r3, #0]
 800afbe:	4b35      	ldr	r3, [pc, #212]	; (800b094 <vTaskSwitchContext+0x100>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d909      	bls.n	800afda <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800afc6:	4b34      	ldr	r3, [pc, #208]	; (800b098 <vTaskSwitchContext+0x104>)
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800afcc:	4a30      	ldr	r2, [pc, #192]	; (800b090 <vTaskSwitchContext+0xfc>)
 800afce:	6810      	ldr	r0, [r2, #0]
 800afd0:	4a30      	ldr	r2, [pc, #192]	; (800b094 <vTaskSwitchContext+0x100>)
 800afd2:	6812      	ldr	r2, [r2, #0]
 800afd4:	1a82      	subs	r2, r0, r2
 800afd6:	440a      	add	r2, r1
 800afd8:	659a      	str	r2, [r3, #88]	; 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 800afda:	4b2d      	ldr	r3, [pc, #180]	; (800b090 <vTaskSwitchContext+0xfc>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	4a2d      	ldr	r2, [pc, #180]	; (800b094 <vTaskSwitchContext+0x100>)
 800afe0:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800afe2:	4b2d      	ldr	r3, [pc, #180]	; (800b098 <vTaskSwitchContext+0x104>)
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	681a      	ldr	r2, [r3, #0]
 800afe8:	4b2b      	ldr	r3, [pc, #172]	; (800b098 <vTaskSwitchContext+0x104>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afee:	429a      	cmp	r2, r3
 800aff0:	d808      	bhi.n	800b004 <vTaskSwitchContext+0x70>
 800aff2:	4b29      	ldr	r3, [pc, #164]	; (800b098 <vTaskSwitchContext+0x104>)
 800aff4:	681a      	ldr	r2, [r3, #0]
 800aff6:	4b28      	ldr	r3, [pc, #160]	; (800b098 <vTaskSwitchContext+0x104>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	3334      	adds	r3, #52	; 0x34
 800affc:	4619      	mov	r1, r3
 800affe:	4610      	mov	r0, r2
 800b000:	f005 f99e 	bl	8010340 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b004:	4b25      	ldr	r3, [pc, #148]	; (800b09c <vTaskSwitchContext+0x108>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	fab3 f383 	clz	r3, r3
 800b010:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b012:	7afb      	ldrb	r3, [r7, #11]
 800b014:	f1c3 031f 	rsb	r3, r3, #31
 800b018:	617b      	str	r3, [r7, #20]
 800b01a:	4921      	ldr	r1, [pc, #132]	; (800b0a0 <vTaskSwitchContext+0x10c>)
 800b01c:	697a      	ldr	r2, [r7, #20]
 800b01e:	4613      	mov	r3, r2
 800b020:	009b      	lsls	r3, r3, #2
 800b022:	4413      	add	r3, r2
 800b024:	009b      	lsls	r3, r3, #2
 800b026:	440b      	add	r3, r1
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d10a      	bne.n	800b044 <vTaskSwitchContext+0xb0>
	__asm volatile
 800b02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b032:	f383 8811 	msr	BASEPRI, r3
 800b036:	f3bf 8f6f 	isb	sy
 800b03a:	f3bf 8f4f 	dsb	sy
 800b03e:	607b      	str	r3, [r7, #4]
}
 800b040:	bf00      	nop
 800b042:	e7fe      	b.n	800b042 <vTaskSwitchContext+0xae>
 800b044:	697a      	ldr	r2, [r7, #20]
 800b046:	4613      	mov	r3, r2
 800b048:	009b      	lsls	r3, r3, #2
 800b04a:	4413      	add	r3, r2
 800b04c:	009b      	lsls	r3, r3, #2
 800b04e:	4a14      	ldr	r2, [pc, #80]	; (800b0a0 <vTaskSwitchContext+0x10c>)
 800b050:	4413      	add	r3, r2
 800b052:	613b      	str	r3, [r7, #16]
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	685a      	ldr	r2, [r3, #4]
 800b05a:	693b      	ldr	r3, [r7, #16]
 800b05c:	605a      	str	r2, [r3, #4]
 800b05e:	693b      	ldr	r3, [r7, #16]
 800b060:	685a      	ldr	r2, [r3, #4]
 800b062:	693b      	ldr	r3, [r7, #16]
 800b064:	3308      	adds	r3, #8
 800b066:	429a      	cmp	r2, r3
 800b068:	d104      	bne.n	800b074 <vTaskSwitchContext+0xe0>
 800b06a:	693b      	ldr	r3, [r7, #16]
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	685a      	ldr	r2, [r3, #4]
 800b070:	693b      	ldr	r3, [r7, #16]
 800b072:	605a      	str	r2, [r3, #4]
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	68db      	ldr	r3, [r3, #12]
 800b07a:	4a07      	ldr	r2, [pc, #28]	; (800b098 <vTaskSwitchContext+0x104>)
 800b07c:	6013      	str	r3, [r2, #0]
}
 800b07e:	bf00      	nop
 800b080:	3718      	adds	r7, #24
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
 800b086:	bf00      	nop
 800b088:	20000800 	.word	0x20000800
 800b08c:	200007ec 	.word	0x200007ec
 800b090:	20000808 	.word	0x20000808
 800b094:	20000804 	.word	0x20000804
 800b098:	200006d8 	.word	0x200006d8
 800b09c:	200007e0 	.word	0x200007e0
 800b0a0:	200006dc 	.word	0x200006dc

0800b0a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d10a      	bne.n	800b0ca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b0b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0b8:	f383 8811 	msr	BASEPRI, r3
 800b0bc:	f3bf 8f6f 	isb	sy
 800b0c0:	f3bf 8f4f 	dsb	sy
 800b0c4:	60fb      	str	r3, [r7, #12]
}
 800b0c6:	bf00      	nop
 800b0c8:	e7fe      	b.n	800b0c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b0ca:	4b07      	ldr	r3, [pc, #28]	; (800b0e8 <vTaskPlaceOnEventList+0x44>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	3318      	adds	r3, #24
 800b0d0:	4619      	mov	r1, r3
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f7fe fc05 	bl	80098e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b0d8:	2101      	movs	r1, #1
 800b0da:	6838      	ldr	r0, [r7, #0]
 800b0dc:	f000 fb80 	bl	800b7e0 <prvAddCurrentTaskToDelayedList>
}
 800b0e0:	bf00      	nop
 800b0e2:	3710      	adds	r7, #16
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	bd80      	pop	{r7, pc}
 800b0e8:	200006d8 	.word	0x200006d8

0800b0ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b086      	sub	sp, #24
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	68db      	ldr	r3, [r3, #12]
 800b0f8:	68db      	ldr	r3, [r3, #12]
 800b0fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b0fc:	693b      	ldr	r3, [r7, #16]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d10a      	bne.n	800b118 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b102:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b106:	f383 8811 	msr	BASEPRI, r3
 800b10a:	f3bf 8f6f 	isb	sy
 800b10e:	f3bf 8f4f 	dsb	sy
 800b112:	60fb      	str	r3, [r7, #12]
}
 800b114:	bf00      	nop
 800b116:	e7fe      	b.n	800b116 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	3318      	adds	r3, #24
 800b11c:	4618      	mov	r0, r3
 800b11e:	f7fe fc19 	bl	8009954 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b122:	4b1d      	ldr	r3, [pc, #116]	; (800b198 <xTaskRemoveFromEventList+0xac>)
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d11c      	bne.n	800b164 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	3304      	adds	r3, #4
 800b12e:	4618      	mov	r0, r3
 800b130:	f7fe fc10 	bl	8009954 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b134:	693b      	ldr	r3, [r7, #16]
 800b136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b138:	2201      	movs	r2, #1
 800b13a:	409a      	lsls	r2, r3
 800b13c:	4b17      	ldr	r3, [pc, #92]	; (800b19c <xTaskRemoveFromEventList+0xb0>)
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	4313      	orrs	r3, r2
 800b142:	4a16      	ldr	r2, [pc, #88]	; (800b19c <xTaskRemoveFromEventList+0xb0>)
 800b144:	6013      	str	r3, [r2, #0]
 800b146:	693b      	ldr	r3, [r7, #16]
 800b148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b14a:	4613      	mov	r3, r2
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	4413      	add	r3, r2
 800b150:	009b      	lsls	r3, r3, #2
 800b152:	4a13      	ldr	r2, [pc, #76]	; (800b1a0 <xTaskRemoveFromEventList+0xb4>)
 800b154:	441a      	add	r2, r3
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	3304      	adds	r3, #4
 800b15a:	4619      	mov	r1, r3
 800b15c:	4610      	mov	r0, r2
 800b15e:	f7fe fb9c 	bl	800989a <vListInsertEnd>
 800b162:	e005      	b.n	800b170 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	3318      	adds	r3, #24
 800b168:	4619      	mov	r1, r3
 800b16a:	480e      	ldr	r0, [pc, #56]	; (800b1a4 <xTaskRemoveFromEventList+0xb8>)
 800b16c:	f7fe fb95 	bl	800989a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b174:	4b0c      	ldr	r3, [pc, #48]	; (800b1a8 <xTaskRemoveFromEventList+0xbc>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d905      	bls.n	800b18a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b17e:	2301      	movs	r3, #1
 800b180:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b182:	4b0a      	ldr	r3, [pc, #40]	; (800b1ac <xTaskRemoveFromEventList+0xc0>)
 800b184:	2201      	movs	r2, #1
 800b186:	601a      	str	r2, [r3, #0]
 800b188:	e001      	b.n	800b18e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800b18a:	2300      	movs	r3, #0
 800b18c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b18e:	697b      	ldr	r3, [r7, #20]
}
 800b190:	4618      	mov	r0, r3
 800b192:	3718      	adds	r7, #24
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}
 800b198:	20000800 	.word	0x20000800
 800b19c:	200007e0 	.word	0x200007e0
 800b1a0:	200006dc 	.word	0x200006dc
 800b1a4:	20000798 	.word	0x20000798
 800b1a8:	200006d8 	.word	0x200006d8
 800b1ac:	200007ec 	.word	0x200007ec

0800b1b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b1b0:	b480      	push	{r7}
 800b1b2:	b083      	sub	sp, #12
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b1b8:	4b06      	ldr	r3, [pc, #24]	; (800b1d4 <vTaskInternalSetTimeOutState+0x24>)
 800b1ba:	681a      	ldr	r2, [r3, #0]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b1c0:	4b05      	ldr	r3, [pc, #20]	; (800b1d8 <vTaskInternalSetTimeOutState+0x28>)
 800b1c2:	681a      	ldr	r2, [r3, #0]
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	605a      	str	r2, [r3, #4]
}
 800b1c8:	bf00      	nop
 800b1ca:	370c      	adds	r7, #12
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d2:	4770      	bx	lr
 800b1d4:	200007f0 	.word	0x200007f0
 800b1d8:	200007dc 	.word	0x200007dc

0800b1dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b088      	sub	sp, #32
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
 800b1e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d10a      	bne.n	800b202 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b1ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f0:	f383 8811 	msr	BASEPRI, r3
 800b1f4:	f3bf 8f6f 	isb	sy
 800b1f8:	f3bf 8f4f 	dsb	sy
 800b1fc:	613b      	str	r3, [r7, #16]
}
 800b1fe:	bf00      	nop
 800b200:	e7fe      	b.n	800b200 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d10a      	bne.n	800b21e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b20c:	f383 8811 	msr	BASEPRI, r3
 800b210:	f3bf 8f6f 	isb	sy
 800b214:	f3bf 8f4f 	dsb	sy
 800b218:	60fb      	str	r3, [r7, #12]
}
 800b21a:	bf00      	nop
 800b21c:	e7fe      	b.n	800b21c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b21e:	f000 fc71 	bl	800bb04 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b222:	4b1d      	ldr	r3, [pc, #116]	; (800b298 <xTaskCheckForTimeOut+0xbc>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	685b      	ldr	r3, [r3, #4]
 800b22c:	69ba      	ldr	r2, [r7, #24]
 800b22e:	1ad3      	subs	r3, r2, r3
 800b230:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b23a:	d102      	bne.n	800b242 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b23c:	2300      	movs	r3, #0
 800b23e:	61fb      	str	r3, [r7, #28]
 800b240:	e023      	b.n	800b28a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681a      	ldr	r2, [r3, #0]
 800b246:	4b15      	ldr	r3, [pc, #84]	; (800b29c <xTaskCheckForTimeOut+0xc0>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	429a      	cmp	r2, r3
 800b24c:	d007      	beq.n	800b25e <xTaskCheckForTimeOut+0x82>
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	685b      	ldr	r3, [r3, #4]
 800b252:	69ba      	ldr	r2, [r7, #24]
 800b254:	429a      	cmp	r2, r3
 800b256:	d302      	bcc.n	800b25e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b258:	2301      	movs	r3, #1
 800b25a:	61fb      	str	r3, [r7, #28]
 800b25c:	e015      	b.n	800b28a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	697a      	ldr	r2, [r7, #20]
 800b264:	429a      	cmp	r2, r3
 800b266:	d20b      	bcs.n	800b280 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	681a      	ldr	r2, [r3, #0]
 800b26c:	697b      	ldr	r3, [r7, #20]
 800b26e:	1ad2      	subs	r2, r2, r3
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b274:	6878      	ldr	r0, [r7, #4]
 800b276:	f7ff ff9b 	bl	800b1b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b27a:	2300      	movs	r3, #0
 800b27c:	61fb      	str	r3, [r7, #28]
 800b27e:	e004      	b.n	800b28a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	2200      	movs	r2, #0
 800b284:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b286:	2301      	movs	r3, #1
 800b288:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b28a:	f000 fc6b 	bl	800bb64 <vPortExitCritical>

	return xReturn;
 800b28e:	69fb      	ldr	r3, [r7, #28]
}
 800b290:	4618      	mov	r0, r3
 800b292:	3720      	adds	r7, #32
 800b294:	46bd      	mov	sp, r7
 800b296:	bd80      	pop	{r7, pc}
 800b298:	200007dc 	.word	0x200007dc
 800b29c:	200007f0 	.word	0x200007f0

0800b2a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b2a0:	b480      	push	{r7}
 800b2a2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b2a4:	4b03      	ldr	r3, [pc, #12]	; (800b2b4 <vTaskMissedYield+0x14>)
 800b2a6:	2201      	movs	r2, #1
 800b2a8:	601a      	str	r2, [r3, #0]
}
 800b2aa:	bf00      	nop
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr
 800b2b4:	200007ec 	.word	0x200007ec

0800b2b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b082      	sub	sp, #8
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b2c0:	f000 f854 	bl	800b36c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b2c4:	4b07      	ldr	r3, [pc, #28]	; (800b2e4 <prvIdleTask+0x2c>)
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	2b01      	cmp	r3, #1
 800b2ca:	d907      	bls.n	800b2dc <prvIdleTask+0x24>
			{
				taskYIELD();
 800b2cc:	4b06      	ldr	r3, [pc, #24]	; (800b2e8 <prvIdleTask+0x30>)
 800b2ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2d2:	601a      	str	r2, [r3, #0]
 800b2d4:	f3bf 8f4f 	dsb	sy
 800b2d8:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800b2dc:	f7f5 fe3f 	bl	8000f5e <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800b2e0:	e7ee      	b.n	800b2c0 <prvIdleTask+0x8>
 800b2e2:	bf00      	nop
 800b2e4:	200006dc 	.word	0x200006dc
 800b2e8:	e000ed04 	.word	0xe000ed04

0800b2ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b082      	sub	sp, #8
 800b2f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	607b      	str	r3, [r7, #4]
 800b2f6:	e00c      	b.n	800b312 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b2f8:	687a      	ldr	r2, [r7, #4]
 800b2fa:	4613      	mov	r3, r2
 800b2fc:	009b      	lsls	r3, r3, #2
 800b2fe:	4413      	add	r3, r2
 800b300:	009b      	lsls	r3, r3, #2
 800b302:	4a12      	ldr	r2, [pc, #72]	; (800b34c <prvInitialiseTaskLists+0x60>)
 800b304:	4413      	add	r3, r2
 800b306:	4618      	mov	r0, r3
 800b308:	f7fe fa9a 	bl	8009840 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	3301      	adds	r3, #1
 800b310:	607b      	str	r3, [r7, #4]
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2b06      	cmp	r3, #6
 800b316:	d9ef      	bls.n	800b2f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b318:	480d      	ldr	r0, [pc, #52]	; (800b350 <prvInitialiseTaskLists+0x64>)
 800b31a:	f7fe fa91 	bl	8009840 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b31e:	480d      	ldr	r0, [pc, #52]	; (800b354 <prvInitialiseTaskLists+0x68>)
 800b320:	f7fe fa8e 	bl	8009840 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b324:	480c      	ldr	r0, [pc, #48]	; (800b358 <prvInitialiseTaskLists+0x6c>)
 800b326:	f7fe fa8b 	bl	8009840 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b32a:	480c      	ldr	r0, [pc, #48]	; (800b35c <prvInitialiseTaskLists+0x70>)
 800b32c:	f7fe fa88 	bl	8009840 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b330:	480b      	ldr	r0, [pc, #44]	; (800b360 <prvInitialiseTaskLists+0x74>)
 800b332:	f7fe fa85 	bl	8009840 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b336:	4b0b      	ldr	r3, [pc, #44]	; (800b364 <prvInitialiseTaskLists+0x78>)
 800b338:	4a05      	ldr	r2, [pc, #20]	; (800b350 <prvInitialiseTaskLists+0x64>)
 800b33a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b33c:	4b0a      	ldr	r3, [pc, #40]	; (800b368 <prvInitialiseTaskLists+0x7c>)
 800b33e:	4a05      	ldr	r2, [pc, #20]	; (800b354 <prvInitialiseTaskLists+0x68>)
 800b340:	601a      	str	r2, [r3, #0]
}
 800b342:	bf00      	nop
 800b344:	3708      	adds	r7, #8
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	bf00      	nop
 800b34c:	200006dc 	.word	0x200006dc
 800b350:	20000768 	.word	0x20000768
 800b354:	2000077c 	.word	0x2000077c
 800b358:	20000798 	.word	0x20000798
 800b35c:	200007ac 	.word	0x200007ac
 800b360:	200007c4 	.word	0x200007c4
 800b364:	20000790 	.word	0x20000790
 800b368:	20000794 	.word	0x20000794

0800b36c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b082      	sub	sp, #8
 800b370:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b372:	e019      	b.n	800b3a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b374:	f000 fbc6 	bl	800bb04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b378:	4b10      	ldr	r3, [pc, #64]	; (800b3bc <prvCheckTasksWaitingTermination+0x50>)
 800b37a:	68db      	ldr	r3, [r3, #12]
 800b37c:	68db      	ldr	r3, [r3, #12]
 800b37e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	3304      	adds	r3, #4
 800b384:	4618      	mov	r0, r3
 800b386:	f7fe fae5 	bl	8009954 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b38a:	4b0d      	ldr	r3, [pc, #52]	; (800b3c0 <prvCheckTasksWaitingTermination+0x54>)
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	3b01      	subs	r3, #1
 800b390:	4a0b      	ldr	r2, [pc, #44]	; (800b3c0 <prvCheckTasksWaitingTermination+0x54>)
 800b392:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b394:	4b0b      	ldr	r3, [pc, #44]	; (800b3c4 <prvCheckTasksWaitingTermination+0x58>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	3b01      	subs	r3, #1
 800b39a:	4a0a      	ldr	r2, [pc, #40]	; (800b3c4 <prvCheckTasksWaitingTermination+0x58>)
 800b39c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b39e:	f000 fbe1 	bl	800bb64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b3a2:	6878      	ldr	r0, [r7, #4]
 800b3a4:	f000 f810 	bl	800b3c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b3a8:	4b06      	ldr	r3, [pc, #24]	; (800b3c4 <prvCheckTasksWaitingTermination+0x58>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d1e1      	bne.n	800b374 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b3b0:	bf00      	nop
 800b3b2:	bf00      	nop
 800b3b4:	3708      	adds	r7, #8
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}
 800b3ba:	bf00      	nop
 800b3bc:	200007ac 	.word	0x200007ac
 800b3c0:	200007d8 	.word	0x200007d8
 800b3c4:	200007c0 	.word	0x200007c0

0800b3c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b084      	sub	sp, #16
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d108      	bne.n	800b3ec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3de:	4618      	mov	r0, r3
 800b3e0:	f000 fd82 	bl	800bee8 <vPortFree>
				vPortFree( pxTCB );
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f000 fd7f 	bl	800bee8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b3ea:	e018      	b.n	800b41e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800b3f2:	2b01      	cmp	r3, #1
 800b3f4:	d103      	bne.n	800b3fe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	f000 fd76 	bl	800bee8 <vPortFree>
	}
 800b3fc:	e00f      	b.n	800b41e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800b404:	2b02      	cmp	r3, #2
 800b406:	d00a      	beq.n	800b41e <prvDeleteTCB+0x56>
	__asm volatile
 800b408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b40c:	f383 8811 	msr	BASEPRI, r3
 800b410:	f3bf 8f6f 	isb	sy
 800b414:	f3bf 8f4f 	dsb	sy
 800b418:	60fb      	str	r3, [r7, #12]
}
 800b41a:	bf00      	nop
 800b41c:	e7fe      	b.n	800b41c <prvDeleteTCB+0x54>
	}
 800b41e:	bf00      	nop
 800b420:	3710      	adds	r7, #16
 800b422:	46bd      	mov	sp, r7
 800b424:	bd80      	pop	{r7, pc}
	...

0800b428 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b428:	b480      	push	{r7}
 800b42a:	b083      	sub	sp, #12
 800b42c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b42e:	4b0c      	ldr	r3, [pc, #48]	; (800b460 <prvResetNextTaskUnblockTime+0x38>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d104      	bne.n	800b442 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b438:	4b0a      	ldr	r3, [pc, #40]	; (800b464 <prvResetNextTaskUnblockTime+0x3c>)
 800b43a:	f04f 32ff 	mov.w	r2, #4294967295
 800b43e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b440:	e008      	b.n	800b454 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b442:	4b07      	ldr	r3, [pc, #28]	; (800b460 <prvResetNextTaskUnblockTime+0x38>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	68db      	ldr	r3, [r3, #12]
 800b448:	68db      	ldr	r3, [r3, #12]
 800b44a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	4a04      	ldr	r2, [pc, #16]	; (800b464 <prvResetNextTaskUnblockTime+0x3c>)
 800b452:	6013      	str	r3, [r2, #0]
}
 800b454:	bf00      	nop
 800b456:	370c      	adds	r7, #12
 800b458:	46bd      	mov	sp, r7
 800b45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45e:	4770      	bx	lr
 800b460:	20000790 	.word	0x20000790
 800b464:	200007f8 	.word	0x200007f8

0800b468 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b468:	b480      	push	{r7}
 800b46a:	b083      	sub	sp, #12
 800b46c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b46e:	4b0b      	ldr	r3, [pc, #44]	; (800b49c <xTaskGetSchedulerState+0x34>)
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d102      	bne.n	800b47c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b476:	2301      	movs	r3, #1
 800b478:	607b      	str	r3, [r7, #4]
 800b47a:	e008      	b.n	800b48e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b47c:	4b08      	ldr	r3, [pc, #32]	; (800b4a0 <xTaskGetSchedulerState+0x38>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d102      	bne.n	800b48a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b484:	2302      	movs	r3, #2
 800b486:	607b      	str	r3, [r7, #4]
 800b488:	e001      	b.n	800b48e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b48a:	2300      	movs	r3, #0
 800b48c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b48e:	687b      	ldr	r3, [r7, #4]
	}
 800b490:	4618      	mov	r0, r3
 800b492:	370c      	adds	r7, #12
 800b494:	46bd      	mov	sp, r7
 800b496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49a:	4770      	bx	lr
 800b49c:	200007e4 	.word	0x200007e4
 800b4a0:	20000800 	.word	0x20000800

0800b4a4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b084      	sub	sp, #16
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d05e      	beq.n	800b578 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4be:	4b31      	ldr	r3, [pc, #196]	; (800b584 <xTaskPriorityInherit+0xe0>)
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4c4:	429a      	cmp	r2, r3
 800b4c6:	d24e      	bcs.n	800b566 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b4c8:	68bb      	ldr	r3, [r7, #8]
 800b4ca:	699b      	ldr	r3, [r3, #24]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	db06      	blt.n	800b4de <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b4d0:	4b2c      	ldr	r3, [pc, #176]	; (800b584 <xTaskPriorityInherit+0xe0>)
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4d6:	f1c3 0207 	rsb	r2, r3, #7
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	6959      	ldr	r1, [r3, #20]
 800b4e2:	68bb      	ldr	r3, [r7, #8]
 800b4e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4e6:	4613      	mov	r3, r2
 800b4e8:	009b      	lsls	r3, r3, #2
 800b4ea:	4413      	add	r3, r2
 800b4ec:	009b      	lsls	r3, r3, #2
 800b4ee:	4a26      	ldr	r2, [pc, #152]	; (800b588 <xTaskPriorityInherit+0xe4>)
 800b4f0:	4413      	add	r3, r2
 800b4f2:	4299      	cmp	r1, r3
 800b4f4:	d12f      	bne.n	800b556 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b4f6:	68bb      	ldr	r3, [r7, #8]
 800b4f8:	3304      	adds	r3, #4
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	f7fe fa2a 	bl	8009954 <uxListRemove>
 800b500:	4603      	mov	r3, r0
 800b502:	2b00      	cmp	r3, #0
 800b504:	d10a      	bne.n	800b51c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b50a:	2201      	movs	r2, #1
 800b50c:	fa02 f303 	lsl.w	r3, r2, r3
 800b510:	43da      	mvns	r2, r3
 800b512:	4b1e      	ldr	r3, [pc, #120]	; (800b58c <xTaskPriorityInherit+0xe8>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	4013      	ands	r3, r2
 800b518:	4a1c      	ldr	r2, [pc, #112]	; (800b58c <xTaskPriorityInherit+0xe8>)
 800b51a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b51c:	4b19      	ldr	r3, [pc, #100]	; (800b584 <xTaskPriorityInherit+0xe0>)
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b522:	68bb      	ldr	r3, [r7, #8]
 800b524:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b52a:	2201      	movs	r2, #1
 800b52c:	409a      	lsls	r2, r3
 800b52e:	4b17      	ldr	r3, [pc, #92]	; (800b58c <xTaskPriorityInherit+0xe8>)
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	4313      	orrs	r3, r2
 800b534:	4a15      	ldr	r2, [pc, #84]	; (800b58c <xTaskPriorityInherit+0xe8>)
 800b536:	6013      	str	r3, [r2, #0]
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b53c:	4613      	mov	r3, r2
 800b53e:	009b      	lsls	r3, r3, #2
 800b540:	4413      	add	r3, r2
 800b542:	009b      	lsls	r3, r3, #2
 800b544:	4a10      	ldr	r2, [pc, #64]	; (800b588 <xTaskPriorityInherit+0xe4>)
 800b546:	441a      	add	r2, r3
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	3304      	adds	r3, #4
 800b54c:	4619      	mov	r1, r3
 800b54e:	4610      	mov	r0, r2
 800b550:	f7fe f9a3 	bl	800989a <vListInsertEnd>
 800b554:	e004      	b.n	800b560 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b556:	4b0b      	ldr	r3, [pc, #44]	; (800b584 <xTaskPriorityInherit+0xe0>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b55c:	68bb      	ldr	r3, [r7, #8]
 800b55e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b560:	2301      	movs	r3, #1
 800b562:	60fb      	str	r3, [r7, #12]
 800b564:	e008      	b.n	800b578 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b566:	68bb      	ldr	r3, [r7, #8]
 800b568:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b56a:	4b06      	ldr	r3, [pc, #24]	; (800b584 <xTaskPriorityInherit+0xe0>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b570:	429a      	cmp	r2, r3
 800b572:	d201      	bcs.n	800b578 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b574:	2301      	movs	r3, #1
 800b576:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b578:	68fb      	ldr	r3, [r7, #12]
	}
 800b57a:	4618      	mov	r0, r3
 800b57c:	3710      	adds	r7, #16
 800b57e:	46bd      	mov	sp, r7
 800b580:	bd80      	pop	{r7, pc}
 800b582:	bf00      	nop
 800b584:	200006d8 	.word	0x200006d8
 800b588:	200006dc 	.word	0x200006dc
 800b58c:	200007e0 	.word	0x200007e0

0800b590 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b590:	b580      	push	{r7, lr}
 800b592:	b086      	sub	sp, #24
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b59c:	2300      	movs	r3, #0
 800b59e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d06e      	beq.n	800b684 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b5a6:	4b3a      	ldr	r3, [pc, #232]	; (800b690 <xTaskPriorityDisinherit+0x100>)
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	693a      	ldr	r2, [r7, #16]
 800b5ac:	429a      	cmp	r2, r3
 800b5ae:	d00a      	beq.n	800b5c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b5b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5b4:	f383 8811 	msr	BASEPRI, r3
 800b5b8:	f3bf 8f6f 	isb	sy
 800b5bc:	f3bf 8f4f 	dsb	sy
 800b5c0:	60fb      	str	r3, [r7, #12]
}
 800b5c2:	bf00      	nop
 800b5c4:	e7fe      	b.n	800b5c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b5c6:	693b      	ldr	r3, [r7, #16]
 800b5c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d10a      	bne.n	800b5e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b5ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5d2:	f383 8811 	msr	BASEPRI, r3
 800b5d6:	f3bf 8f6f 	isb	sy
 800b5da:	f3bf 8f4f 	dsb	sy
 800b5de:	60bb      	str	r3, [r7, #8]
}
 800b5e0:	bf00      	nop
 800b5e2:	e7fe      	b.n	800b5e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b5e8:	1e5a      	subs	r2, r3, #1
 800b5ea:	693b      	ldr	r3, [r7, #16]
 800b5ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b5f6:	429a      	cmp	r2, r3
 800b5f8:	d044      	beq.n	800b684 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d140      	bne.n	800b684 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	3304      	adds	r3, #4
 800b606:	4618      	mov	r0, r3
 800b608:	f7fe f9a4 	bl	8009954 <uxListRemove>
 800b60c:	4603      	mov	r3, r0
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d115      	bne.n	800b63e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b616:	491f      	ldr	r1, [pc, #124]	; (800b694 <xTaskPriorityDisinherit+0x104>)
 800b618:	4613      	mov	r3, r2
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	4413      	add	r3, r2
 800b61e:	009b      	lsls	r3, r3, #2
 800b620:	440b      	add	r3, r1
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d10a      	bne.n	800b63e <xTaskPriorityDisinherit+0xae>
 800b628:	693b      	ldr	r3, [r7, #16]
 800b62a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b62c:	2201      	movs	r2, #1
 800b62e:	fa02 f303 	lsl.w	r3, r2, r3
 800b632:	43da      	mvns	r2, r3
 800b634:	4b18      	ldr	r3, [pc, #96]	; (800b698 <xTaskPriorityDisinherit+0x108>)
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	4013      	ands	r3, r2
 800b63a:	4a17      	ldr	r2, [pc, #92]	; (800b698 <xTaskPriorityDisinherit+0x108>)
 800b63c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b63e:	693b      	ldr	r3, [r7, #16]
 800b640:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b642:	693b      	ldr	r3, [r7, #16]
 800b644:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b646:	693b      	ldr	r3, [r7, #16]
 800b648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b64a:	f1c3 0207 	rsb	r2, r3, #7
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b652:	693b      	ldr	r3, [r7, #16]
 800b654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b656:	2201      	movs	r2, #1
 800b658:	409a      	lsls	r2, r3
 800b65a:	4b0f      	ldr	r3, [pc, #60]	; (800b698 <xTaskPriorityDisinherit+0x108>)
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4313      	orrs	r3, r2
 800b660:	4a0d      	ldr	r2, [pc, #52]	; (800b698 <xTaskPriorityDisinherit+0x108>)
 800b662:	6013      	str	r3, [r2, #0]
 800b664:	693b      	ldr	r3, [r7, #16]
 800b666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b668:	4613      	mov	r3, r2
 800b66a:	009b      	lsls	r3, r3, #2
 800b66c:	4413      	add	r3, r2
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	4a08      	ldr	r2, [pc, #32]	; (800b694 <xTaskPriorityDisinherit+0x104>)
 800b672:	441a      	add	r2, r3
 800b674:	693b      	ldr	r3, [r7, #16]
 800b676:	3304      	adds	r3, #4
 800b678:	4619      	mov	r1, r3
 800b67a:	4610      	mov	r0, r2
 800b67c:	f7fe f90d 	bl	800989a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b680:	2301      	movs	r3, #1
 800b682:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b684:	697b      	ldr	r3, [r7, #20]
	}
 800b686:	4618      	mov	r0, r3
 800b688:	3718      	adds	r7, #24
 800b68a:	46bd      	mov	sp, r7
 800b68c:	bd80      	pop	{r7, pc}
 800b68e:	bf00      	nop
 800b690:	200006d8 	.word	0x200006d8
 800b694:	200006dc 	.word	0x200006dc
 800b698:	200007e0 	.word	0x200007e0

0800b69c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b088      	sub	sp, #32
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	6078      	str	r0, [r7, #4]
 800b6a4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d077      	beq.n	800b7a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b6b4:	69bb      	ldr	r3, [r7, #24]
 800b6b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d10a      	bne.n	800b6d2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800b6bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6c0:	f383 8811 	msr	BASEPRI, r3
 800b6c4:	f3bf 8f6f 	isb	sy
 800b6c8:	f3bf 8f4f 	dsb	sy
 800b6cc:	60fb      	str	r3, [r7, #12]
}
 800b6ce:	bf00      	nop
 800b6d0:	e7fe      	b.n	800b6d0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b6d2:	69bb      	ldr	r3, [r7, #24]
 800b6d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b6d6:	683a      	ldr	r2, [r7, #0]
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	d902      	bls.n	800b6e2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	61fb      	str	r3, [r7, #28]
 800b6e0:	e002      	b.n	800b6e8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b6e2:	69bb      	ldr	r3, [r7, #24]
 800b6e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b6e6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b6e8:	69bb      	ldr	r3, [r7, #24]
 800b6ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6ec:	69fa      	ldr	r2, [r7, #28]
 800b6ee:	429a      	cmp	r2, r3
 800b6f0:	d058      	beq.n	800b7a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b6f2:	69bb      	ldr	r3, [r7, #24]
 800b6f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b6f6:	697a      	ldr	r2, [r7, #20]
 800b6f8:	429a      	cmp	r2, r3
 800b6fa:	d153      	bne.n	800b7a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b6fc:	4b2b      	ldr	r3, [pc, #172]	; (800b7ac <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	69ba      	ldr	r2, [r7, #24]
 800b702:	429a      	cmp	r2, r3
 800b704:	d10a      	bne.n	800b71c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800b706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b70a:	f383 8811 	msr	BASEPRI, r3
 800b70e:	f3bf 8f6f 	isb	sy
 800b712:	f3bf 8f4f 	dsb	sy
 800b716:	60bb      	str	r3, [r7, #8]
}
 800b718:	bf00      	nop
 800b71a:	e7fe      	b.n	800b71a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b71c:	69bb      	ldr	r3, [r7, #24]
 800b71e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b720:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b722:	69bb      	ldr	r3, [r7, #24]
 800b724:	69fa      	ldr	r2, [r7, #28]
 800b726:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b728:	69bb      	ldr	r3, [r7, #24]
 800b72a:	699b      	ldr	r3, [r3, #24]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	db04      	blt.n	800b73a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b730:	69fb      	ldr	r3, [r7, #28]
 800b732:	f1c3 0207 	rsb	r2, r3, #7
 800b736:	69bb      	ldr	r3, [r7, #24]
 800b738:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b73a:	69bb      	ldr	r3, [r7, #24]
 800b73c:	6959      	ldr	r1, [r3, #20]
 800b73e:	693a      	ldr	r2, [r7, #16]
 800b740:	4613      	mov	r3, r2
 800b742:	009b      	lsls	r3, r3, #2
 800b744:	4413      	add	r3, r2
 800b746:	009b      	lsls	r3, r3, #2
 800b748:	4a19      	ldr	r2, [pc, #100]	; (800b7b0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b74a:	4413      	add	r3, r2
 800b74c:	4299      	cmp	r1, r3
 800b74e:	d129      	bne.n	800b7a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b750:	69bb      	ldr	r3, [r7, #24]
 800b752:	3304      	adds	r3, #4
 800b754:	4618      	mov	r0, r3
 800b756:	f7fe f8fd 	bl	8009954 <uxListRemove>
 800b75a:	4603      	mov	r3, r0
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d10a      	bne.n	800b776 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b760:	69bb      	ldr	r3, [r7, #24]
 800b762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b764:	2201      	movs	r2, #1
 800b766:	fa02 f303 	lsl.w	r3, r2, r3
 800b76a:	43da      	mvns	r2, r3
 800b76c:	4b11      	ldr	r3, [pc, #68]	; (800b7b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	4013      	ands	r3, r2
 800b772:	4a10      	ldr	r2, [pc, #64]	; (800b7b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b774:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b776:	69bb      	ldr	r3, [r7, #24]
 800b778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b77a:	2201      	movs	r2, #1
 800b77c:	409a      	lsls	r2, r3
 800b77e:	4b0d      	ldr	r3, [pc, #52]	; (800b7b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	4313      	orrs	r3, r2
 800b784:	4a0b      	ldr	r2, [pc, #44]	; (800b7b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b786:	6013      	str	r3, [r2, #0]
 800b788:	69bb      	ldr	r3, [r7, #24]
 800b78a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b78c:	4613      	mov	r3, r2
 800b78e:	009b      	lsls	r3, r3, #2
 800b790:	4413      	add	r3, r2
 800b792:	009b      	lsls	r3, r3, #2
 800b794:	4a06      	ldr	r2, [pc, #24]	; (800b7b0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b796:	441a      	add	r2, r3
 800b798:	69bb      	ldr	r3, [r7, #24]
 800b79a:	3304      	adds	r3, #4
 800b79c:	4619      	mov	r1, r3
 800b79e:	4610      	mov	r0, r2
 800b7a0:	f7fe f87b 	bl	800989a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b7a4:	bf00      	nop
 800b7a6:	3720      	adds	r7, #32
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	bd80      	pop	{r7, pc}
 800b7ac:	200006d8 	.word	0x200006d8
 800b7b0:	200006dc 	.word	0x200006dc
 800b7b4:	200007e0 	.word	0x200007e0

0800b7b8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b7b8:	b480      	push	{r7}
 800b7ba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b7bc:	4b07      	ldr	r3, [pc, #28]	; (800b7dc <pvTaskIncrementMutexHeldCount+0x24>)
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d004      	beq.n	800b7ce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b7c4:	4b05      	ldr	r3, [pc, #20]	; (800b7dc <pvTaskIncrementMutexHeldCount+0x24>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b7ca:	3201      	adds	r2, #1
 800b7cc:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800b7ce:	4b03      	ldr	r3, [pc, #12]	; (800b7dc <pvTaskIncrementMutexHeldCount+0x24>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
	}
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7da:	4770      	bx	lr
 800b7dc:	200006d8 	.word	0x200006d8

0800b7e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b084      	sub	sp, #16
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
 800b7e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b7ea:	4b29      	ldr	r3, [pc, #164]	; (800b890 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7f0:	4b28      	ldr	r3, [pc, #160]	; (800b894 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	3304      	adds	r3, #4
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	f7fe f8ac 	bl	8009954 <uxListRemove>
 800b7fc:	4603      	mov	r3, r0
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d10b      	bne.n	800b81a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b802:	4b24      	ldr	r3, [pc, #144]	; (800b894 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b808:	2201      	movs	r2, #1
 800b80a:	fa02 f303 	lsl.w	r3, r2, r3
 800b80e:	43da      	mvns	r2, r3
 800b810:	4b21      	ldr	r3, [pc, #132]	; (800b898 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4013      	ands	r3, r2
 800b816:	4a20      	ldr	r2, [pc, #128]	; (800b898 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b818:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b820:	d10a      	bne.n	800b838 <prvAddCurrentTaskToDelayedList+0x58>
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	2b00      	cmp	r3, #0
 800b826:	d007      	beq.n	800b838 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b828:	4b1a      	ldr	r3, [pc, #104]	; (800b894 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	3304      	adds	r3, #4
 800b82e:	4619      	mov	r1, r3
 800b830:	481a      	ldr	r0, [pc, #104]	; (800b89c <prvAddCurrentTaskToDelayedList+0xbc>)
 800b832:	f7fe f832 	bl	800989a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b836:	e026      	b.n	800b886 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b838:	68fa      	ldr	r2, [r7, #12]
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	4413      	add	r3, r2
 800b83e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b840:	4b14      	ldr	r3, [pc, #80]	; (800b894 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	68ba      	ldr	r2, [r7, #8]
 800b846:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b848:	68ba      	ldr	r2, [r7, #8]
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	429a      	cmp	r2, r3
 800b84e:	d209      	bcs.n	800b864 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b850:	4b13      	ldr	r3, [pc, #76]	; (800b8a0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b852:	681a      	ldr	r2, [r3, #0]
 800b854:	4b0f      	ldr	r3, [pc, #60]	; (800b894 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	3304      	adds	r3, #4
 800b85a:	4619      	mov	r1, r3
 800b85c:	4610      	mov	r0, r2
 800b85e:	f7fe f840 	bl	80098e2 <vListInsert>
}
 800b862:	e010      	b.n	800b886 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b864:	4b0f      	ldr	r3, [pc, #60]	; (800b8a4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b866:	681a      	ldr	r2, [r3, #0]
 800b868:	4b0a      	ldr	r3, [pc, #40]	; (800b894 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	3304      	adds	r3, #4
 800b86e:	4619      	mov	r1, r3
 800b870:	4610      	mov	r0, r2
 800b872:	f7fe f836 	bl	80098e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b876:	4b0c      	ldr	r3, [pc, #48]	; (800b8a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	68ba      	ldr	r2, [r7, #8]
 800b87c:	429a      	cmp	r2, r3
 800b87e:	d202      	bcs.n	800b886 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b880:	4a09      	ldr	r2, [pc, #36]	; (800b8a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b882:	68bb      	ldr	r3, [r7, #8]
 800b884:	6013      	str	r3, [r2, #0]
}
 800b886:	bf00      	nop
 800b888:	3710      	adds	r7, #16
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}
 800b88e:	bf00      	nop
 800b890:	200007dc 	.word	0x200007dc
 800b894:	200006d8 	.word	0x200006d8
 800b898:	200007e0 	.word	0x200007e0
 800b89c:	200007c4 	.word	0x200007c4
 800b8a0:	20000794 	.word	0x20000794
 800b8a4:	20000790 	.word	0x20000790
 800b8a8:	200007f8 	.word	0x200007f8

0800b8ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b8ac:	b480      	push	{r7}
 800b8ae:	b085      	sub	sp, #20
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	60f8      	str	r0, [r7, #12]
 800b8b4:	60b9      	str	r1, [r7, #8]
 800b8b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	3b04      	subs	r3, #4
 800b8bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b8c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	3b04      	subs	r3, #4
 800b8ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b8cc:	68bb      	ldr	r3, [r7, #8]
 800b8ce:	f023 0201 	bic.w	r2, r3, #1
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	3b04      	subs	r3, #4
 800b8da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b8dc:	4a0c      	ldr	r2, [pc, #48]	; (800b910 <pxPortInitialiseStack+0x64>)
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	3b14      	subs	r3, #20
 800b8e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b8e8:	687a      	ldr	r2, [r7, #4]
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	3b04      	subs	r3, #4
 800b8f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	f06f 0202 	mvn.w	r2, #2
 800b8fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	3b20      	subs	r3, #32
 800b900:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b902:	68fb      	ldr	r3, [r7, #12]
}
 800b904:	4618      	mov	r0, r3
 800b906:	3714      	adds	r7, #20
 800b908:	46bd      	mov	sp, r7
 800b90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90e:	4770      	bx	lr
 800b910:	0800b915 	.word	0x0800b915

0800b914 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b914:	b480      	push	{r7}
 800b916:	b085      	sub	sp, #20
 800b918:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b91a:	2300      	movs	r3, #0
 800b91c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b91e:	4b12      	ldr	r3, [pc, #72]	; (800b968 <prvTaskExitError+0x54>)
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b926:	d00a      	beq.n	800b93e <prvTaskExitError+0x2a>
	__asm volatile
 800b928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b92c:	f383 8811 	msr	BASEPRI, r3
 800b930:	f3bf 8f6f 	isb	sy
 800b934:	f3bf 8f4f 	dsb	sy
 800b938:	60fb      	str	r3, [r7, #12]
}
 800b93a:	bf00      	nop
 800b93c:	e7fe      	b.n	800b93c <prvTaskExitError+0x28>
	__asm volatile
 800b93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b942:	f383 8811 	msr	BASEPRI, r3
 800b946:	f3bf 8f6f 	isb	sy
 800b94a:	f3bf 8f4f 	dsb	sy
 800b94e:	60bb      	str	r3, [r7, #8]
}
 800b950:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b952:	bf00      	nop
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d0fc      	beq.n	800b954 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b95a:	bf00      	nop
 800b95c:	bf00      	nop
 800b95e:	3714      	adds	r7, #20
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr
 800b968:	20000020 	.word	0x20000020
 800b96c:	00000000 	.word	0x00000000

0800b970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b970:	4b07      	ldr	r3, [pc, #28]	; (800b990 <pxCurrentTCBConst2>)
 800b972:	6819      	ldr	r1, [r3, #0]
 800b974:	6808      	ldr	r0, [r1, #0]
 800b976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b97a:	f380 8809 	msr	PSP, r0
 800b97e:	f3bf 8f6f 	isb	sy
 800b982:	f04f 0000 	mov.w	r0, #0
 800b986:	f380 8811 	msr	BASEPRI, r0
 800b98a:	4770      	bx	lr
 800b98c:	f3af 8000 	nop.w

0800b990 <pxCurrentTCBConst2>:
 800b990:	200006d8 	.word	0x200006d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b994:	bf00      	nop
 800b996:	bf00      	nop

0800b998 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b998:	4808      	ldr	r0, [pc, #32]	; (800b9bc <prvPortStartFirstTask+0x24>)
 800b99a:	6800      	ldr	r0, [r0, #0]
 800b99c:	6800      	ldr	r0, [r0, #0]
 800b99e:	f380 8808 	msr	MSP, r0
 800b9a2:	f04f 0000 	mov.w	r0, #0
 800b9a6:	f380 8814 	msr	CONTROL, r0
 800b9aa:	b662      	cpsie	i
 800b9ac:	b661      	cpsie	f
 800b9ae:	f3bf 8f4f 	dsb	sy
 800b9b2:	f3bf 8f6f 	isb	sy
 800b9b6:	df00      	svc	0
 800b9b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b9ba:	bf00      	nop
 800b9bc:	e000ed08 	.word	0xe000ed08

0800b9c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b086      	sub	sp, #24
 800b9c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b9c6:	4b46      	ldr	r3, [pc, #280]	; (800bae0 <xPortStartScheduler+0x120>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	4a46      	ldr	r2, [pc, #280]	; (800bae4 <xPortStartScheduler+0x124>)
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d10a      	bne.n	800b9e6 <xPortStartScheduler+0x26>
	__asm volatile
 800b9d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d4:	f383 8811 	msr	BASEPRI, r3
 800b9d8:	f3bf 8f6f 	isb	sy
 800b9dc:	f3bf 8f4f 	dsb	sy
 800b9e0:	613b      	str	r3, [r7, #16]
}
 800b9e2:	bf00      	nop
 800b9e4:	e7fe      	b.n	800b9e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b9e6:	4b3e      	ldr	r3, [pc, #248]	; (800bae0 <xPortStartScheduler+0x120>)
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	4a3f      	ldr	r2, [pc, #252]	; (800bae8 <xPortStartScheduler+0x128>)
 800b9ec:	4293      	cmp	r3, r2
 800b9ee:	d10a      	bne.n	800ba06 <xPortStartScheduler+0x46>
	__asm volatile
 800b9f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9f4:	f383 8811 	msr	BASEPRI, r3
 800b9f8:	f3bf 8f6f 	isb	sy
 800b9fc:	f3bf 8f4f 	dsb	sy
 800ba00:	60fb      	str	r3, [r7, #12]
}
 800ba02:	bf00      	nop
 800ba04:	e7fe      	b.n	800ba04 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ba06:	4b39      	ldr	r3, [pc, #228]	; (800baec <xPortStartScheduler+0x12c>)
 800ba08:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ba0a:	697b      	ldr	r3, [r7, #20]
 800ba0c:	781b      	ldrb	r3, [r3, #0]
 800ba0e:	b2db      	uxtb	r3, r3
 800ba10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ba12:	697b      	ldr	r3, [r7, #20]
 800ba14:	22ff      	movs	r2, #255	; 0xff
 800ba16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	781b      	ldrb	r3, [r3, #0]
 800ba1c:	b2db      	uxtb	r3, r3
 800ba1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ba20:	78fb      	ldrb	r3, [r7, #3]
 800ba22:	b2db      	uxtb	r3, r3
 800ba24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ba28:	b2da      	uxtb	r2, r3
 800ba2a:	4b31      	ldr	r3, [pc, #196]	; (800baf0 <xPortStartScheduler+0x130>)
 800ba2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ba2e:	4b31      	ldr	r3, [pc, #196]	; (800baf4 <xPortStartScheduler+0x134>)
 800ba30:	2207      	movs	r2, #7
 800ba32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ba34:	e009      	b.n	800ba4a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ba36:	4b2f      	ldr	r3, [pc, #188]	; (800baf4 <xPortStartScheduler+0x134>)
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	3b01      	subs	r3, #1
 800ba3c:	4a2d      	ldr	r2, [pc, #180]	; (800baf4 <xPortStartScheduler+0x134>)
 800ba3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ba40:	78fb      	ldrb	r3, [r7, #3]
 800ba42:	b2db      	uxtb	r3, r3
 800ba44:	005b      	lsls	r3, r3, #1
 800ba46:	b2db      	uxtb	r3, r3
 800ba48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ba4a:	78fb      	ldrb	r3, [r7, #3]
 800ba4c:	b2db      	uxtb	r3, r3
 800ba4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba52:	2b80      	cmp	r3, #128	; 0x80
 800ba54:	d0ef      	beq.n	800ba36 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ba56:	4b27      	ldr	r3, [pc, #156]	; (800baf4 <xPortStartScheduler+0x134>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	f1c3 0307 	rsb	r3, r3, #7
 800ba5e:	2b04      	cmp	r3, #4
 800ba60:	d00a      	beq.n	800ba78 <xPortStartScheduler+0xb8>
	__asm volatile
 800ba62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba66:	f383 8811 	msr	BASEPRI, r3
 800ba6a:	f3bf 8f6f 	isb	sy
 800ba6e:	f3bf 8f4f 	dsb	sy
 800ba72:	60bb      	str	r3, [r7, #8]
}
 800ba74:	bf00      	nop
 800ba76:	e7fe      	b.n	800ba76 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ba78:	4b1e      	ldr	r3, [pc, #120]	; (800baf4 <xPortStartScheduler+0x134>)
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	021b      	lsls	r3, r3, #8
 800ba7e:	4a1d      	ldr	r2, [pc, #116]	; (800baf4 <xPortStartScheduler+0x134>)
 800ba80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ba82:	4b1c      	ldr	r3, [pc, #112]	; (800baf4 <xPortStartScheduler+0x134>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ba8a:	4a1a      	ldr	r2, [pc, #104]	; (800baf4 <xPortStartScheduler+0x134>)
 800ba8c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	b2da      	uxtb	r2, r3
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ba96:	4b18      	ldr	r3, [pc, #96]	; (800baf8 <xPortStartScheduler+0x138>)
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	4a17      	ldr	r2, [pc, #92]	; (800baf8 <xPortStartScheduler+0x138>)
 800ba9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800baa0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800baa2:	4b15      	ldr	r3, [pc, #84]	; (800baf8 <xPortStartScheduler+0x138>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	4a14      	ldr	r2, [pc, #80]	; (800baf8 <xPortStartScheduler+0x138>)
 800baa8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800baac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800baae:	f000 f8dd 	bl	800bc6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bab2:	4b12      	ldr	r3, [pc, #72]	; (800bafc <xPortStartScheduler+0x13c>)
 800bab4:	2200      	movs	r2, #0
 800bab6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bab8:	f000 f8fc 	bl	800bcb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800babc:	4b10      	ldr	r3, [pc, #64]	; (800bb00 <xPortStartScheduler+0x140>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	4a0f      	ldr	r2, [pc, #60]	; (800bb00 <xPortStartScheduler+0x140>)
 800bac2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bac6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bac8:	f7ff ff66 	bl	800b998 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bacc:	f7ff fa62 	bl	800af94 <vTaskSwitchContext>
	prvTaskExitError();
 800bad0:	f7ff ff20 	bl	800b914 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bad4:	2300      	movs	r3, #0
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3718      	adds	r7, #24
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
 800bade:	bf00      	nop
 800bae0:	e000ed00 	.word	0xe000ed00
 800bae4:	410fc271 	.word	0x410fc271
 800bae8:	410fc270 	.word	0x410fc270
 800baec:	e000e400 	.word	0xe000e400
 800baf0:	2000080c 	.word	0x2000080c
 800baf4:	20000810 	.word	0x20000810
 800baf8:	e000ed20 	.word	0xe000ed20
 800bafc:	20000020 	.word	0x20000020
 800bb00:	e000ef34 	.word	0xe000ef34

0800bb04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bb04:	b480      	push	{r7}
 800bb06:	b083      	sub	sp, #12
 800bb08:	af00      	add	r7, sp, #0
	__asm volatile
 800bb0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb0e:	f383 8811 	msr	BASEPRI, r3
 800bb12:	f3bf 8f6f 	isb	sy
 800bb16:	f3bf 8f4f 	dsb	sy
 800bb1a:	607b      	str	r3, [r7, #4]
}
 800bb1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bb1e:	4b0f      	ldr	r3, [pc, #60]	; (800bb5c <vPortEnterCritical+0x58>)
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	3301      	adds	r3, #1
 800bb24:	4a0d      	ldr	r2, [pc, #52]	; (800bb5c <vPortEnterCritical+0x58>)
 800bb26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bb28:	4b0c      	ldr	r3, [pc, #48]	; (800bb5c <vPortEnterCritical+0x58>)
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	2b01      	cmp	r3, #1
 800bb2e:	d10f      	bne.n	800bb50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bb30:	4b0b      	ldr	r3, [pc, #44]	; (800bb60 <vPortEnterCritical+0x5c>)
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	b2db      	uxtb	r3, r3
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d00a      	beq.n	800bb50 <vPortEnterCritical+0x4c>
	__asm volatile
 800bb3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb3e:	f383 8811 	msr	BASEPRI, r3
 800bb42:	f3bf 8f6f 	isb	sy
 800bb46:	f3bf 8f4f 	dsb	sy
 800bb4a:	603b      	str	r3, [r7, #0]
}
 800bb4c:	bf00      	nop
 800bb4e:	e7fe      	b.n	800bb4e <vPortEnterCritical+0x4a>
	}
}
 800bb50:	bf00      	nop
 800bb52:	370c      	adds	r7, #12
 800bb54:	46bd      	mov	sp, r7
 800bb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5a:	4770      	bx	lr
 800bb5c:	20000020 	.word	0x20000020
 800bb60:	e000ed04 	.word	0xe000ed04

0800bb64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bb64:	b480      	push	{r7}
 800bb66:	b083      	sub	sp, #12
 800bb68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bb6a:	4b12      	ldr	r3, [pc, #72]	; (800bbb4 <vPortExitCritical+0x50>)
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d10a      	bne.n	800bb88 <vPortExitCritical+0x24>
	__asm volatile
 800bb72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb76:	f383 8811 	msr	BASEPRI, r3
 800bb7a:	f3bf 8f6f 	isb	sy
 800bb7e:	f3bf 8f4f 	dsb	sy
 800bb82:	607b      	str	r3, [r7, #4]
}
 800bb84:	bf00      	nop
 800bb86:	e7fe      	b.n	800bb86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bb88:	4b0a      	ldr	r3, [pc, #40]	; (800bbb4 <vPortExitCritical+0x50>)
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	3b01      	subs	r3, #1
 800bb8e:	4a09      	ldr	r2, [pc, #36]	; (800bbb4 <vPortExitCritical+0x50>)
 800bb90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bb92:	4b08      	ldr	r3, [pc, #32]	; (800bbb4 <vPortExitCritical+0x50>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d105      	bne.n	800bba6 <vPortExitCritical+0x42>
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	f383 8811 	msr	BASEPRI, r3
}
 800bba4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bba6:	bf00      	nop
 800bba8:	370c      	adds	r7, #12
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb0:	4770      	bx	lr
 800bbb2:	bf00      	nop
 800bbb4:	20000020 	.word	0x20000020
	...

0800bbc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bbc0:	f3ef 8009 	mrs	r0, PSP
 800bbc4:	f3bf 8f6f 	isb	sy
 800bbc8:	4b15      	ldr	r3, [pc, #84]	; (800bc20 <pxCurrentTCBConst>)
 800bbca:	681a      	ldr	r2, [r3, #0]
 800bbcc:	f01e 0f10 	tst.w	lr, #16
 800bbd0:	bf08      	it	eq
 800bbd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bbd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbda:	6010      	str	r0, [r2, #0]
 800bbdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bbe0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bbe4:	f380 8811 	msr	BASEPRI, r0
 800bbe8:	f3bf 8f4f 	dsb	sy
 800bbec:	f3bf 8f6f 	isb	sy
 800bbf0:	f7ff f9d0 	bl	800af94 <vTaskSwitchContext>
 800bbf4:	f04f 0000 	mov.w	r0, #0
 800bbf8:	f380 8811 	msr	BASEPRI, r0
 800bbfc:	bc09      	pop	{r0, r3}
 800bbfe:	6819      	ldr	r1, [r3, #0]
 800bc00:	6808      	ldr	r0, [r1, #0]
 800bc02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc06:	f01e 0f10 	tst.w	lr, #16
 800bc0a:	bf08      	it	eq
 800bc0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bc10:	f380 8809 	msr	PSP, r0
 800bc14:	f3bf 8f6f 	isb	sy
 800bc18:	4770      	bx	lr
 800bc1a:	bf00      	nop
 800bc1c:	f3af 8000 	nop.w

0800bc20 <pxCurrentTCBConst>:
 800bc20:	200006d8 	.word	0x200006d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bc24:	bf00      	nop
 800bc26:	bf00      	nop

0800bc28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b082      	sub	sp, #8
 800bc2c:	af00      	add	r7, sp, #0
	__asm volatile
 800bc2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc32:	f383 8811 	msr	BASEPRI, r3
 800bc36:	f3bf 8f6f 	isb	sy
 800bc3a:	f3bf 8f4f 	dsb	sy
 800bc3e:	607b      	str	r3, [r7, #4]
}
 800bc40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bc42:	f7ff f8e7 	bl	800ae14 <xTaskIncrementTick>
 800bc46:	4603      	mov	r3, r0
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d003      	beq.n	800bc54 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bc4c:	4b06      	ldr	r3, [pc, #24]	; (800bc68 <SysTick_Handler+0x40>)
 800bc4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc52:	601a      	str	r2, [r3, #0]
 800bc54:	2300      	movs	r3, #0
 800bc56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	f383 8811 	msr	BASEPRI, r3
}
 800bc5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bc60:	bf00      	nop
 800bc62:	3708      	adds	r7, #8
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}
 800bc68:	e000ed04 	.word	0xe000ed04

0800bc6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bc6c:	b480      	push	{r7}
 800bc6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bc70:	4b0b      	ldr	r3, [pc, #44]	; (800bca0 <vPortSetupTimerInterrupt+0x34>)
 800bc72:	2200      	movs	r2, #0
 800bc74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bc76:	4b0b      	ldr	r3, [pc, #44]	; (800bca4 <vPortSetupTimerInterrupt+0x38>)
 800bc78:	2200      	movs	r2, #0
 800bc7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bc7c:	4b0a      	ldr	r3, [pc, #40]	; (800bca8 <vPortSetupTimerInterrupt+0x3c>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	4a0a      	ldr	r2, [pc, #40]	; (800bcac <vPortSetupTimerInterrupt+0x40>)
 800bc82:	fba2 2303 	umull	r2, r3, r2, r3
 800bc86:	099b      	lsrs	r3, r3, #6
 800bc88:	4a09      	ldr	r2, [pc, #36]	; (800bcb0 <vPortSetupTimerInterrupt+0x44>)
 800bc8a:	3b01      	subs	r3, #1
 800bc8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bc8e:	4b04      	ldr	r3, [pc, #16]	; (800bca0 <vPortSetupTimerInterrupt+0x34>)
 800bc90:	2207      	movs	r2, #7
 800bc92:	601a      	str	r2, [r3, #0]
}
 800bc94:	bf00      	nop
 800bc96:	46bd      	mov	sp, r7
 800bc98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9c:	4770      	bx	lr
 800bc9e:	bf00      	nop
 800bca0:	e000e010 	.word	0xe000e010
 800bca4:	e000e018 	.word	0xe000e018
 800bca8:	20000000 	.word	0x20000000
 800bcac:	10624dd3 	.word	0x10624dd3
 800bcb0:	e000e014 	.word	0xe000e014

0800bcb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bcb4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bcc4 <vPortEnableVFP+0x10>
 800bcb8:	6801      	ldr	r1, [r0, #0]
 800bcba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bcbe:	6001      	str	r1, [r0, #0]
 800bcc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bcc2:	bf00      	nop
 800bcc4:	e000ed88 	.word	0xe000ed88

0800bcc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bcc8:	b480      	push	{r7}
 800bcca:	b085      	sub	sp, #20
 800bccc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bcce:	f3ef 8305 	mrs	r3, IPSR
 800bcd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	2b0f      	cmp	r3, #15
 800bcd8:	d914      	bls.n	800bd04 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bcda:	4a17      	ldr	r2, [pc, #92]	; (800bd38 <vPortValidateInterruptPriority+0x70>)
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	4413      	add	r3, r2
 800bce0:	781b      	ldrb	r3, [r3, #0]
 800bce2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bce4:	4b15      	ldr	r3, [pc, #84]	; (800bd3c <vPortValidateInterruptPriority+0x74>)
 800bce6:	781b      	ldrb	r3, [r3, #0]
 800bce8:	7afa      	ldrb	r2, [r7, #11]
 800bcea:	429a      	cmp	r2, r3
 800bcec:	d20a      	bcs.n	800bd04 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800bcee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf2:	f383 8811 	msr	BASEPRI, r3
 800bcf6:	f3bf 8f6f 	isb	sy
 800bcfa:	f3bf 8f4f 	dsb	sy
 800bcfe:	607b      	str	r3, [r7, #4]
}
 800bd00:	bf00      	nop
 800bd02:	e7fe      	b.n	800bd02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bd04:	4b0e      	ldr	r3, [pc, #56]	; (800bd40 <vPortValidateInterruptPriority+0x78>)
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bd0c:	4b0d      	ldr	r3, [pc, #52]	; (800bd44 <vPortValidateInterruptPriority+0x7c>)
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	429a      	cmp	r2, r3
 800bd12:	d90a      	bls.n	800bd2a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800bd14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd18:	f383 8811 	msr	BASEPRI, r3
 800bd1c:	f3bf 8f6f 	isb	sy
 800bd20:	f3bf 8f4f 	dsb	sy
 800bd24:	603b      	str	r3, [r7, #0]
}
 800bd26:	bf00      	nop
 800bd28:	e7fe      	b.n	800bd28 <vPortValidateInterruptPriority+0x60>
	}
 800bd2a:	bf00      	nop
 800bd2c:	3714      	adds	r7, #20
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd34:	4770      	bx	lr
 800bd36:	bf00      	nop
 800bd38:	e000e3f0 	.word	0xe000e3f0
 800bd3c:	2000080c 	.word	0x2000080c
 800bd40:	e000ed0c 	.word	0xe000ed0c
 800bd44:	20000810 	.word	0x20000810

0800bd48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	b08a      	sub	sp, #40	; 0x28
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bd50:	2300      	movs	r3, #0
 800bd52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bd54:	f7fe ffa4 	bl	800aca0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bd58:	4b5d      	ldr	r3, [pc, #372]	; (800bed0 <pvPortMalloc+0x188>)
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d101      	bne.n	800bd64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bd60:	f000 f924 	bl	800bfac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bd64:	4b5b      	ldr	r3, [pc, #364]	; (800bed4 <pvPortMalloc+0x18c>)
 800bd66:	681a      	ldr	r2, [r3, #0]
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	4013      	ands	r3, r2
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	f040 8093 	bne.w	800be98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d01d      	beq.n	800bdb4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bd78:	2208      	movs	r2, #8
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	4413      	add	r3, r2
 800bd7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f003 0307 	and.w	r3, r3, #7
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d014      	beq.n	800bdb4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	f023 0307 	bic.w	r3, r3, #7
 800bd90:	3308      	adds	r3, #8
 800bd92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f003 0307 	and.w	r3, r3, #7
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d00a      	beq.n	800bdb4 <pvPortMalloc+0x6c>
	__asm volatile
 800bd9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bda2:	f383 8811 	msr	BASEPRI, r3
 800bda6:	f3bf 8f6f 	isb	sy
 800bdaa:	f3bf 8f4f 	dsb	sy
 800bdae:	617b      	str	r3, [r7, #20]
}
 800bdb0:	bf00      	nop
 800bdb2:	e7fe      	b.n	800bdb2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d06e      	beq.n	800be98 <pvPortMalloc+0x150>
 800bdba:	4b47      	ldr	r3, [pc, #284]	; (800bed8 <pvPortMalloc+0x190>)
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	687a      	ldr	r2, [r7, #4]
 800bdc0:	429a      	cmp	r2, r3
 800bdc2:	d869      	bhi.n	800be98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bdc4:	4b45      	ldr	r3, [pc, #276]	; (800bedc <pvPortMalloc+0x194>)
 800bdc6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bdc8:	4b44      	ldr	r3, [pc, #272]	; (800bedc <pvPortMalloc+0x194>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bdce:	e004      	b.n	800bdda <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800bdd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdd2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bdd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bdda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bddc:	685b      	ldr	r3, [r3, #4]
 800bdde:	687a      	ldr	r2, [r7, #4]
 800bde0:	429a      	cmp	r2, r3
 800bde2:	d903      	bls.n	800bdec <pvPortMalloc+0xa4>
 800bde4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d1f1      	bne.n	800bdd0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bdec:	4b38      	ldr	r3, [pc, #224]	; (800bed0 <pvPortMalloc+0x188>)
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bdf2:	429a      	cmp	r2, r3
 800bdf4:	d050      	beq.n	800be98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bdf6:	6a3b      	ldr	r3, [r7, #32]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	2208      	movs	r2, #8
 800bdfc:	4413      	add	r3, r2
 800bdfe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800be00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be02:	681a      	ldr	r2, [r3, #0]
 800be04:	6a3b      	ldr	r3, [r7, #32]
 800be06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800be08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be0a:	685a      	ldr	r2, [r3, #4]
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	1ad2      	subs	r2, r2, r3
 800be10:	2308      	movs	r3, #8
 800be12:	005b      	lsls	r3, r3, #1
 800be14:	429a      	cmp	r2, r3
 800be16:	d91f      	bls.n	800be58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800be18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	4413      	add	r3, r2
 800be1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800be20:	69bb      	ldr	r3, [r7, #24]
 800be22:	f003 0307 	and.w	r3, r3, #7
 800be26:	2b00      	cmp	r3, #0
 800be28:	d00a      	beq.n	800be40 <pvPortMalloc+0xf8>
	__asm volatile
 800be2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be2e:	f383 8811 	msr	BASEPRI, r3
 800be32:	f3bf 8f6f 	isb	sy
 800be36:	f3bf 8f4f 	dsb	sy
 800be3a:	613b      	str	r3, [r7, #16]
}
 800be3c:	bf00      	nop
 800be3e:	e7fe      	b.n	800be3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800be40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be42:	685a      	ldr	r2, [r3, #4]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	1ad2      	subs	r2, r2, r3
 800be48:	69bb      	ldr	r3, [r7, #24]
 800be4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800be4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be4e:	687a      	ldr	r2, [r7, #4]
 800be50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800be52:	69b8      	ldr	r0, [r7, #24]
 800be54:	f000 f90c 	bl	800c070 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800be58:	4b1f      	ldr	r3, [pc, #124]	; (800bed8 <pvPortMalloc+0x190>)
 800be5a:	681a      	ldr	r2, [r3, #0]
 800be5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be5e:	685b      	ldr	r3, [r3, #4]
 800be60:	1ad3      	subs	r3, r2, r3
 800be62:	4a1d      	ldr	r2, [pc, #116]	; (800bed8 <pvPortMalloc+0x190>)
 800be64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800be66:	4b1c      	ldr	r3, [pc, #112]	; (800bed8 <pvPortMalloc+0x190>)
 800be68:	681a      	ldr	r2, [r3, #0]
 800be6a:	4b1d      	ldr	r3, [pc, #116]	; (800bee0 <pvPortMalloc+0x198>)
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	429a      	cmp	r2, r3
 800be70:	d203      	bcs.n	800be7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800be72:	4b19      	ldr	r3, [pc, #100]	; (800bed8 <pvPortMalloc+0x190>)
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	4a1a      	ldr	r2, [pc, #104]	; (800bee0 <pvPortMalloc+0x198>)
 800be78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800be7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be7c:	685a      	ldr	r2, [r3, #4]
 800be7e:	4b15      	ldr	r3, [pc, #84]	; (800bed4 <pvPortMalloc+0x18c>)
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	431a      	orrs	r2, r3
 800be84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800be88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be8a:	2200      	movs	r2, #0
 800be8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800be8e:	4b15      	ldr	r3, [pc, #84]	; (800bee4 <pvPortMalloc+0x19c>)
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	3301      	adds	r3, #1
 800be94:	4a13      	ldr	r2, [pc, #76]	; (800bee4 <pvPortMalloc+0x19c>)
 800be96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800be98:	f7fe ff10 	bl	800acbc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800be9c:	69fb      	ldr	r3, [r7, #28]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d101      	bne.n	800bea6 <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800bea2:	f004 fa3e 	bl	8010322 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bea6:	69fb      	ldr	r3, [r7, #28]
 800bea8:	f003 0307 	and.w	r3, r3, #7
 800beac:	2b00      	cmp	r3, #0
 800beae:	d00a      	beq.n	800bec6 <pvPortMalloc+0x17e>
	__asm volatile
 800beb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beb4:	f383 8811 	msr	BASEPRI, r3
 800beb8:	f3bf 8f6f 	isb	sy
 800bebc:	f3bf 8f4f 	dsb	sy
 800bec0:	60fb      	str	r3, [r7, #12]
}
 800bec2:	bf00      	nop
 800bec4:	e7fe      	b.n	800bec4 <pvPortMalloc+0x17c>
	return pvReturn;
 800bec6:	69fb      	ldr	r3, [r7, #28]
}
 800bec8:	4618      	mov	r0, r3
 800beca:	3728      	adds	r7, #40	; 0x28
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}
 800bed0:	2000851c 	.word	0x2000851c
 800bed4:	20008530 	.word	0x20008530
 800bed8:	20008520 	.word	0x20008520
 800bedc:	20008514 	.word	0x20008514
 800bee0:	20008524 	.word	0x20008524
 800bee4:	20008528 	.word	0x20008528

0800bee8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b086      	sub	sp, #24
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d04d      	beq.n	800bf96 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800befa:	2308      	movs	r3, #8
 800befc:	425b      	negs	r3, r3
 800befe:	697a      	ldr	r2, [r7, #20]
 800bf00:	4413      	add	r3, r2
 800bf02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bf04:	697b      	ldr	r3, [r7, #20]
 800bf06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	685a      	ldr	r2, [r3, #4]
 800bf0c:	4b24      	ldr	r3, [pc, #144]	; (800bfa0 <vPortFree+0xb8>)
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4013      	ands	r3, r2
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d10a      	bne.n	800bf2c <vPortFree+0x44>
	__asm volatile
 800bf16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf1a:	f383 8811 	msr	BASEPRI, r3
 800bf1e:	f3bf 8f6f 	isb	sy
 800bf22:	f3bf 8f4f 	dsb	sy
 800bf26:	60fb      	str	r3, [r7, #12]
}
 800bf28:	bf00      	nop
 800bf2a:	e7fe      	b.n	800bf2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bf2c:	693b      	ldr	r3, [r7, #16]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d00a      	beq.n	800bf4a <vPortFree+0x62>
	__asm volatile
 800bf34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf38:	f383 8811 	msr	BASEPRI, r3
 800bf3c:	f3bf 8f6f 	isb	sy
 800bf40:	f3bf 8f4f 	dsb	sy
 800bf44:	60bb      	str	r3, [r7, #8]
}
 800bf46:	bf00      	nop
 800bf48:	e7fe      	b.n	800bf48 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bf4a:	693b      	ldr	r3, [r7, #16]
 800bf4c:	685a      	ldr	r2, [r3, #4]
 800bf4e:	4b14      	ldr	r3, [pc, #80]	; (800bfa0 <vPortFree+0xb8>)
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	4013      	ands	r3, r2
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d01e      	beq.n	800bf96 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bf58:	693b      	ldr	r3, [r7, #16]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d11a      	bne.n	800bf96 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bf60:	693b      	ldr	r3, [r7, #16]
 800bf62:	685a      	ldr	r2, [r3, #4]
 800bf64:	4b0e      	ldr	r3, [pc, #56]	; (800bfa0 <vPortFree+0xb8>)
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	43db      	mvns	r3, r3
 800bf6a:	401a      	ands	r2, r3
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bf70:	f7fe fe96 	bl	800aca0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bf74:	693b      	ldr	r3, [r7, #16]
 800bf76:	685a      	ldr	r2, [r3, #4]
 800bf78:	4b0a      	ldr	r3, [pc, #40]	; (800bfa4 <vPortFree+0xbc>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	4413      	add	r3, r2
 800bf7e:	4a09      	ldr	r2, [pc, #36]	; (800bfa4 <vPortFree+0xbc>)
 800bf80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bf82:	6938      	ldr	r0, [r7, #16]
 800bf84:	f000 f874 	bl	800c070 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bf88:	4b07      	ldr	r3, [pc, #28]	; (800bfa8 <vPortFree+0xc0>)
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	3301      	adds	r3, #1
 800bf8e:	4a06      	ldr	r2, [pc, #24]	; (800bfa8 <vPortFree+0xc0>)
 800bf90:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bf92:	f7fe fe93 	bl	800acbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bf96:	bf00      	nop
 800bf98:	3718      	adds	r7, #24
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}
 800bf9e:	bf00      	nop
 800bfa0:	20008530 	.word	0x20008530
 800bfa4:	20008520 	.word	0x20008520
 800bfa8:	2000852c 	.word	0x2000852c

0800bfac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bfac:	b480      	push	{r7}
 800bfae:	b085      	sub	sp, #20
 800bfb0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bfb2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800bfb6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bfb8:	4b27      	ldr	r3, [pc, #156]	; (800c058 <prvHeapInit+0xac>)
 800bfba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	f003 0307 	and.w	r3, r3, #7
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d00c      	beq.n	800bfe0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	3307      	adds	r3, #7
 800bfca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	f023 0307 	bic.w	r3, r3, #7
 800bfd2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bfd4:	68ba      	ldr	r2, [r7, #8]
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	1ad3      	subs	r3, r2, r3
 800bfda:	4a1f      	ldr	r2, [pc, #124]	; (800c058 <prvHeapInit+0xac>)
 800bfdc:	4413      	add	r3, r2
 800bfde:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bfe4:	4a1d      	ldr	r2, [pc, #116]	; (800c05c <prvHeapInit+0xb0>)
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bfea:	4b1c      	ldr	r3, [pc, #112]	; (800c05c <prvHeapInit+0xb0>)
 800bfec:	2200      	movs	r2, #0
 800bfee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	68ba      	ldr	r2, [r7, #8]
 800bff4:	4413      	add	r3, r2
 800bff6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bff8:	2208      	movs	r2, #8
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	1a9b      	subs	r3, r3, r2
 800bffe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	f023 0307 	bic.w	r3, r3, #7
 800c006:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	4a15      	ldr	r2, [pc, #84]	; (800c060 <prvHeapInit+0xb4>)
 800c00c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c00e:	4b14      	ldr	r3, [pc, #80]	; (800c060 <prvHeapInit+0xb4>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	2200      	movs	r2, #0
 800c014:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c016:	4b12      	ldr	r3, [pc, #72]	; (800c060 <prvHeapInit+0xb4>)
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	2200      	movs	r2, #0
 800c01c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c022:	683b      	ldr	r3, [r7, #0]
 800c024:	68fa      	ldr	r2, [r7, #12]
 800c026:	1ad2      	subs	r2, r2, r3
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c02c:	4b0c      	ldr	r3, [pc, #48]	; (800c060 <prvHeapInit+0xb4>)
 800c02e:	681a      	ldr	r2, [r3, #0]
 800c030:	683b      	ldr	r3, [r7, #0]
 800c032:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	685b      	ldr	r3, [r3, #4]
 800c038:	4a0a      	ldr	r2, [pc, #40]	; (800c064 <prvHeapInit+0xb8>)
 800c03a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c03c:	683b      	ldr	r3, [r7, #0]
 800c03e:	685b      	ldr	r3, [r3, #4]
 800c040:	4a09      	ldr	r2, [pc, #36]	; (800c068 <prvHeapInit+0xbc>)
 800c042:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c044:	4b09      	ldr	r3, [pc, #36]	; (800c06c <prvHeapInit+0xc0>)
 800c046:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c04a:	601a      	str	r2, [r3, #0]
}
 800c04c:	bf00      	nop
 800c04e:	3714      	adds	r7, #20
 800c050:	46bd      	mov	sp, r7
 800c052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c056:	4770      	bx	lr
 800c058:	20000814 	.word	0x20000814
 800c05c:	20008514 	.word	0x20008514
 800c060:	2000851c 	.word	0x2000851c
 800c064:	20008524 	.word	0x20008524
 800c068:	20008520 	.word	0x20008520
 800c06c:	20008530 	.word	0x20008530

0800c070 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c070:	b480      	push	{r7}
 800c072:	b085      	sub	sp, #20
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c078:	4b28      	ldr	r3, [pc, #160]	; (800c11c <prvInsertBlockIntoFreeList+0xac>)
 800c07a:	60fb      	str	r3, [r7, #12]
 800c07c:	e002      	b.n	800c084 <prvInsertBlockIntoFreeList+0x14>
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	60fb      	str	r3, [r7, #12]
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	687a      	ldr	r2, [r7, #4]
 800c08a:	429a      	cmp	r2, r3
 800c08c:	d8f7      	bhi.n	800c07e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	685b      	ldr	r3, [r3, #4]
 800c096:	68ba      	ldr	r2, [r7, #8]
 800c098:	4413      	add	r3, r2
 800c09a:	687a      	ldr	r2, [r7, #4]
 800c09c:	429a      	cmp	r2, r3
 800c09e:	d108      	bne.n	800c0b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	685a      	ldr	r2, [r3, #4]
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	685b      	ldr	r3, [r3, #4]
 800c0a8:	441a      	add	r2, r3
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	685b      	ldr	r3, [r3, #4]
 800c0ba:	68ba      	ldr	r2, [r7, #8]
 800c0bc:	441a      	add	r2, r3
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	d118      	bne.n	800c0f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	681a      	ldr	r2, [r3, #0]
 800c0ca:	4b15      	ldr	r3, [pc, #84]	; (800c120 <prvInsertBlockIntoFreeList+0xb0>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d00d      	beq.n	800c0ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	685a      	ldr	r2, [r3, #4]
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	685b      	ldr	r3, [r3, #4]
 800c0dc:	441a      	add	r2, r3
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	681a      	ldr	r2, [r3, #0]
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	601a      	str	r2, [r3, #0]
 800c0ec:	e008      	b.n	800c100 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c0ee:	4b0c      	ldr	r3, [pc, #48]	; (800c120 <prvInsertBlockIntoFreeList+0xb0>)
 800c0f0:	681a      	ldr	r2, [r3, #0]
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	601a      	str	r2, [r3, #0]
 800c0f6:	e003      	b.n	800c100 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	681a      	ldr	r2, [r3, #0]
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c100:	68fa      	ldr	r2, [r7, #12]
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	429a      	cmp	r2, r3
 800c106:	d002      	beq.n	800c10e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	687a      	ldr	r2, [r7, #4]
 800c10c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c10e:	bf00      	nop
 800c110:	3714      	adds	r7, #20
 800c112:	46bd      	mov	sp, r7
 800c114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c118:	4770      	bx	lr
 800c11a:	bf00      	nop
 800c11c:	20008514 	.word	0x20008514
 800c120:	2000851c 	.word	0x2000851c

0800c124 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 800c128:	2200      	movs	r2, #0
 800c12a:	2102      	movs	r1, #2
 800c12c:	4803      	ldr	r0, [pc, #12]	; (800c13c <SELECT+0x18>)
 800c12e:	f7f8 fa77 	bl	8004620 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800c132:	2001      	movs	r0, #1
 800c134:	f7f6 fc0e 	bl	8002954 <HAL_Delay>
}
 800c138:	bf00      	nop
 800c13a:	bd80      	pop	{r7, pc}
 800c13c:	40020800 	.word	0x40020800

0800c140 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 800c144:	2201      	movs	r2, #1
 800c146:	2102      	movs	r1, #2
 800c148:	4803      	ldr	r0, [pc, #12]	; (800c158 <DESELECT+0x18>)
 800c14a:	f7f8 fa69 	bl	8004620 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800c14e:	2001      	movs	r0, #1
 800c150:	f7f6 fc00 	bl	8002954 <HAL_Delay>
}
 800c154:	bf00      	nop
 800c156:	bd80      	pop	{r7, pc}
 800c158:	40020800 	.word	0x40020800

0800c15c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b082      	sub	sp, #8
 800c160:	af00      	add	r7, sp, #0
 800c162:	4603      	mov	r3, r0
 800c164:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800c166:	bf00      	nop
 800c168:	4b08      	ldr	r3, [pc, #32]	; (800c18c <SPI_TxByte+0x30>)
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	689b      	ldr	r3, [r3, #8]
 800c16e:	f003 0302 	and.w	r3, r3, #2
 800c172:	2b02      	cmp	r3, #2
 800c174:	d1f8      	bne.n	800c168 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 800c176:	1df9      	adds	r1, r7, #7
 800c178:	2364      	movs	r3, #100	; 0x64
 800c17a:	2201      	movs	r2, #1
 800c17c:	4803      	ldr	r0, [pc, #12]	; (800c18c <SPI_TxByte+0x30>)
 800c17e:	f7fa fab0 	bl	80066e2 <HAL_SPI_Transmit>
}
 800c182:	bf00      	nop
 800c184:	3708      	adds	r7, #8
 800c186:	46bd      	mov	sp, r7
 800c188:	bd80      	pop	{r7, pc}
 800c18a:	bf00      	nop
 800c18c:	20008990 	.word	0x20008990

0800c190 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b082      	sub	sp, #8
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
 800c198:	460b      	mov	r3, r1
 800c19a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800c19c:	bf00      	nop
 800c19e:	4b08      	ldr	r3, [pc, #32]	; (800c1c0 <SPI_TxBuffer+0x30>)
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	689b      	ldr	r3, [r3, #8]
 800c1a4:	f003 0302 	and.w	r3, r3, #2
 800c1a8:	2b02      	cmp	r3, #2
 800c1aa:	d1f8      	bne.n	800c19e <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 800c1ac:	887a      	ldrh	r2, [r7, #2]
 800c1ae:	2364      	movs	r3, #100	; 0x64
 800c1b0:	6879      	ldr	r1, [r7, #4]
 800c1b2:	4803      	ldr	r0, [pc, #12]	; (800c1c0 <SPI_TxBuffer+0x30>)
 800c1b4:	f7fa fa95 	bl	80066e2 <HAL_SPI_Transmit>
}
 800c1b8:	bf00      	nop
 800c1ba:	3708      	adds	r7, #8
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	bd80      	pop	{r7, pc}
 800c1c0:	20008990 	.word	0x20008990

0800c1c4 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b084      	sub	sp, #16
 800c1c8:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800c1ca:	23ff      	movs	r3, #255	; 0xff
 800c1cc:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800c1ce:	bf00      	nop
 800c1d0:	4b09      	ldr	r3, [pc, #36]	; (800c1f8 <SPI_RxByte+0x34>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	689b      	ldr	r3, [r3, #8]
 800c1d6:	f003 0302 	and.w	r3, r3, #2
 800c1da:	2b02      	cmp	r3, #2
 800c1dc:	d1f8      	bne.n	800c1d0 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800c1de:	1dba      	adds	r2, r7, #6
 800c1e0:	1df9      	adds	r1, r7, #7
 800c1e2:	2364      	movs	r3, #100	; 0x64
 800c1e4:	9300      	str	r3, [sp, #0]
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	4803      	ldr	r0, [pc, #12]	; (800c1f8 <SPI_RxByte+0x34>)
 800c1ea:	f7fa fbb6 	bl	800695a <HAL_SPI_TransmitReceive>

	return data;
 800c1ee:	79bb      	ldrb	r3, [r7, #6]
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	3708      	adds	r7, #8
 800c1f4:	46bd      	mov	sp, r7
 800c1f6:	bd80      	pop	{r7, pc}
 800c1f8:	20008990 	.word	0x20008990

0800c1fc <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b082      	sub	sp, #8
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 800c204:	f7ff ffde 	bl	800c1c4 <SPI_RxByte>
 800c208:	4603      	mov	r3, r0
 800c20a:	461a      	mov	r2, r3
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	701a      	strb	r2, [r3, #0]
}
 800c210:	bf00      	nop
 800c212:	3708      	adds	r7, #8
 800c214:	46bd      	mov	sp, r7
 800c216:	bd80      	pop	{r7, pc}

0800c218 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 800c218:	b580      	push	{r7, lr}
 800c21a:	b082      	sub	sp, #8
 800c21c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800c21e:	4b0a      	ldr	r3, [pc, #40]	; (800c248 <SD_ReadyWait+0x30>)
 800c220:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800c224:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 800c226:	f7ff ffcd 	bl	800c1c4 <SPI_RxByte>
 800c22a:	4603      	mov	r3, r0
 800c22c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800c22e:	79fb      	ldrb	r3, [r7, #7]
 800c230:	2bff      	cmp	r3, #255	; 0xff
 800c232:	d003      	beq.n	800c23c <SD_ReadyWait+0x24>
 800c234:	4b04      	ldr	r3, [pc, #16]	; (800c248 <SD_ReadyWait+0x30>)
 800c236:	881b      	ldrh	r3, [r3, #0]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d1f4      	bne.n	800c226 <SD_ReadyWait+0xe>

	return res;
 800c23c:	79fb      	ldrb	r3, [r7, #7]
}
 800c23e:	4618      	mov	r0, r3
 800c240:	3708      	adds	r7, #8
 800c242:	46bd      	mov	sp, r7
 800c244:	bd80      	pop	{r7, pc}
 800c246:	bf00      	nop
 800c248:	20008e28 	.word	0x20008e28

0800c24c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b084      	sub	sp, #16
 800c250:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 800c252:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800c256:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 800c258:	f7ff ff72 	bl	800c140 <DESELECT>
	for(int i = 0; i < 10; i++)
 800c25c:	2300      	movs	r3, #0
 800c25e:	60bb      	str	r3, [r7, #8]
 800c260:	e005      	b.n	800c26e <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 800c262:	20ff      	movs	r0, #255	; 0xff
 800c264:	f7ff ff7a 	bl	800c15c <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 800c268:	68bb      	ldr	r3, [r7, #8]
 800c26a:	3301      	adds	r3, #1
 800c26c:	60bb      	str	r3, [r7, #8]
 800c26e:	68bb      	ldr	r3, [r7, #8]
 800c270:	2b09      	cmp	r3, #9
 800c272:	ddf6      	ble.n	800c262 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 800c274:	f7ff ff56 	bl	800c124 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 800c278:	2340      	movs	r3, #64	; 0x40
 800c27a:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 800c27c:	2300      	movs	r3, #0
 800c27e:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 800c280:	2300      	movs	r3, #0
 800c282:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 800c284:	2300      	movs	r3, #0
 800c286:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 800c288:	2300      	movs	r3, #0
 800c28a:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 800c28c:	2395      	movs	r3, #149	; 0x95
 800c28e:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 800c290:	463b      	mov	r3, r7
 800c292:	2106      	movs	r1, #6
 800c294:	4618      	mov	r0, r3
 800c296:	f7ff ff7b 	bl	800c190 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800c29a:	e002      	b.n	800c2a2 <SD_PowerOn+0x56>
	{
		cnt--;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	3b01      	subs	r3, #1
 800c2a0:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 800c2a2:	f7ff ff8f 	bl	800c1c4 <SPI_RxByte>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	2b01      	cmp	r3, #1
 800c2aa:	d002      	beq.n	800c2b2 <SD_PowerOn+0x66>
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d1f4      	bne.n	800c29c <SD_PowerOn+0x50>
	}

	DESELECT();
 800c2b2:	f7ff ff45 	bl	800c140 <DESELECT>
	SPI_TxByte(0XFF);
 800c2b6:	20ff      	movs	r0, #255	; 0xff
 800c2b8:	f7ff ff50 	bl	800c15c <SPI_TxByte>

	PowerFlag = 1;
 800c2bc:	4b03      	ldr	r3, [pc, #12]	; (800c2cc <SD_PowerOn+0x80>)
 800c2be:	2201      	movs	r2, #1
 800c2c0:	701a      	strb	r2, [r3, #0]
}
 800c2c2:	bf00      	nop
 800c2c4:	3710      	adds	r7, #16
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	bd80      	pop	{r7, pc}
 800c2ca:	bf00      	nop
 800c2cc:	20008535 	.word	0x20008535

0800c2d0 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 800c2d0:	b480      	push	{r7}
 800c2d2:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 800c2d4:	4b03      	ldr	r3, [pc, #12]	; (800c2e4 <SD_PowerOff+0x14>)
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	701a      	strb	r2, [r3, #0]
}
 800c2da:	bf00      	nop
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e2:	4770      	bx	lr
 800c2e4:	20008535 	.word	0x20008535

0800c2e8 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	af00      	add	r7, sp, #0
	return PowerFlag;
 800c2ec:	4b03      	ldr	r3, [pc, #12]	; (800c2fc <SD_CheckPower+0x14>)
 800c2ee:	781b      	ldrb	r3, [r3, #0]
}
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f8:	4770      	bx	lr
 800c2fa:	bf00      	nop
 800c2fc:	20008535 	.word	0x20008535

0800c300 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 800c300:	b580      	push	{r7, lr}
 800c302:	b084      	sub	sp, #16
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
 800c308:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800c30a:	4b13      	ldr	r3, [pc, #76]	; (800c358 <SD_RxDataBlock+0x58>)
 800c30c:	22c8      	movs	r2, #200	; 0xc8
 800c30e:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 800c310:	f7ff ff58 	bl	800c1c4 <SPI_RxByte>
 800c314:	4603      	mov	r3, r0
 800c316:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 800c318:	7bfb      	ldrb	r3, [r7, #15]
 800c31a:	2bff      	cmp	r3, #255	; 0xff
 800c31c:	d103      	bne.n	800c326 <SD_RxDataBlock+0x26>
 800c31e:	4b0e      	ldr	r3, [pc, #56]	; (800c358 <SD_RxDataBlock+0x58>)
 800c320:	881b      	ldrh	r3, [r3, #0]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d1f4      	bne.n	800c310 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800c326:	7bfb      	ldrb	r3, [r7, #15]
 800c328:	2bfe      	cmp	r3, #254	; 0xfe
 800c32a:	d001      	beq.n	800c330 <SD_RxDataBlock+0x30>
 800c32c:	2300      	movs	r3, #0
 800c32e:	e00f      	b.n	800c350 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	1c5a      	adds	r2, r3, #1
 800c334:	607a      	str	r2, [r7, #4]
 800c336:	4618      	mov	r0, r3
 800c338:	f7ff ff60 	bl	800c1fc <SPI_RxBytePtr>
	} while(len--);
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	1e5a      	subs	r2, r3, #1
 800c340:	603a      	str	r2, [r7, #0]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d1f4      	bne.n	800c330 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800c346:	f7ff ff3d 	bl	800c1c4 <SPI_RxByte>
	SPI_RxByte();
 800c34a:	f7ff ff3b 	bl	800c1c4 <SPI_RxByte>

	return TRUE;
 800c34e:	2301      	movs	r3, #1
}
 800c350:	4618      	mov	r0, r3
 800c352:	3710      	adds	r7, #16
 800c354:	46bd      	mov	sp, r7
 800c356:	bd80      	pop	{r7, pc}
 800c358:	20008e2a 	.word	0x20008e2a

0800c35c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800c35c:	b580      	push	{r7, lr}
 800c35e:	b084      	sub	sp, #16
 800c360:	af00      	add	r7, sp, #0
 800c362:	6078      	str	r0, [r7, #4]
 800c364:	460b      	mov	r3, r1
 800c366:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 800c368:	2300      	movs	r3, #0
 800c36a:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 800c36c:	f7ff ff54 	bl	800c218 <SD_ReadyWait>
 800c370:	4603      	mov	r3, r0
 800c372:	2bff      	cmp	r3, #255	; 0xff
 800c374:	d001      	beq.n	800c37a <SD_TxDataBlock+0x1e>
 800c376:	2300      	movs	r3, #0
 800c378:	e02f      	b.n	800c3da <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800c37a:	78fb      	ldrb	r3, [r7, #3]
 800c37c:	4618      	mov	r0, r3
 800c37e:	f7ff feed 	bl	800c15c <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 800c382:	78fb      	ldrb	r3, [r7, #3]
 800c384:	2bfd      	cmp	r3, #253	; 0xfd
 800c386:	d020      	beq.n	800c3ca <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 800c388:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f7ff feff 	bl	800c190 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 800c392:	f7ff ff17 	bl	800c1c4 <SPI_RxByte>
		SPI_RxByte();
 800c396:	f7ff ff15 	bl	800c1c4 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800c39a:	e00b      	b.n	800c3b4 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 800c39c:	f7ff ff12 	bl	800c1c4 <SPI_RxByte>
 800c3a0:	4603      	mov	r3, r0
 800c3a2:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 800c3a4:	7bfb      	ldrb	r3, [r7, #15]
 800c3a6:	f003 031f 	and.w	r3, r3, #31
 800c3aa:	2b05      	cmp	r3, #5
 800c3ac:	d006      	beq.n	800c3bc <SD_TxDataBlock+0x60>
			i++;
 800c3ae:	7bbb      	ldrb	r3, [r7, #14]
 800c3b0:	3301      	adds	r3, #1
 800c3b2:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 800c3b4:	7bbb      	ldrb	r3, [r7, #14]
 800c3b6:	2b40      	cmp	r3, #64	; 0x40
 800c3b8:	d9f0      	bls.n	800c39c <SD_TxDataBlock+0x40>
 800c3ba:	e000      	b.n	800c3be <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 800c3bc:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 800c3be:	bf00      	nop
 800c3c0:	f7ff ff00 	bl	800c1c4 <SPI_RxByte>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d0fa      	beq.n	800c3c0 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800c3ca:	7bfb      	ldrb	r3, [r7, #15]
 800c3cc:	f003 031f 	and.w	r3, r3, #31
 800c3d0:	2b05      	cmp	r3, #5
 800c3d2:	d101      	bne.n	800c3d8 <SD_TxDataBlock+0x7c>
 800c3d4:	2301      	movs	r3, #1
 800c3d6:	e000      	b.n	800c3da <SD_TxDataBlock+0x7e>

	return FALSE;
 800c3d8:	2300      	movs	r3, #0
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3710      	adds	r7, #16
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}

0800c3e2 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800c3e2:	b580      	push	{r7, lr}
 800c3e4:	b084      	sub	sp, #16
 800c3e6:	af00      	add	r7, sp, #0
 800c3e8:	4603      	mov	r3, r0
 800c3ea:	6039      	str	r1, [r7, #0]
 800c3ec:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800c3ee:	f7ff ff13 	bl	800c218 <SD_ReadyWait>
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	2bff      	cmp	r3, #255	; 0xff
 800c3f6:	d001      	beq.n	800c3fc <SD_SendCmd+0x1a>
 800c3f8:	23ff      	movs	r3, #255	; 0xff
 800c3fa:	e042      	b.n	800c482 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 800c3fc:	79fb      	ldrb	r3, [r7, #7]
 800c3fe:	4618      	mov	r0, r3
 800c400:	f7ff feac 	bl	800c15c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 800c404:	683b      	ldr	r3, [r7, #0]
 800c406:	0e1b      	lsrs	r3, r3, #24
 800c408:	b2db      	uxtb	r3, r3
 800c40a:	4618      	mov	r0, r3
 800c40c:	f7ff fea6 	bl	800c15c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 800c410:	683b      	ldr	r3, [r7, #0]
 800c412:	0c1b      	lsrs	r3, r3, #16
 800c414:	b2db      	uxtb	r3, r3
 800c416:	4618      	mov	r0, r3
 800c418:	f7ff fea0 	bl	800c15c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 800c41c:	683b      	ldr	r3, [r7, #0]
 800c41e:	0a1b      	lsrs	r3, r3, #8
 800c420:	b2db      	uxtb	r3, r3
 800c422:	4618      	mov	r0, r3
 800c424:	f7ff fe9a 	bl	800c15c <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	b2db      	uxtb	r3, r3
 800c42c:	4618      	mov	r0, r3
 800c42e:	f7ff fe95 	bl	800c15c <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 800c432:	79fb      	ldrb	r3, [r7, #7]
 800c434:	2b40      	cmp	r3, #64	; 0x40
 800c436:	d102      	bne.n	800c43e <SD_SendCmd+0x5c>
 800c438:	2395      	movs	r3, #149	; 0x95
 800c43a:	73fb      	strb	r3, [r7, #15]
 800c43c:	e007      	b.n	800c44e <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 800c43e:	79fb      	ldrb	r3, [r7, #7]
 800c440:	2b48      	cmp	r3, #72	; 0x48
 800c442:	d102      	bne.n	800c44a <SD_SendCmd+0x68>
 800c444:	2387      	movs	r3, #135	; 0x87
 800c446:	73fb      	strb	r3, [r7, #15]
 800c448:	e001      	b.n	800c44e <SD_SendCmd+0x6c>
	else crc = 1;
 800c44a:	2301      	movs	r3, #1
 800c44c:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 800c44e:	7bfb      	ldrb	r3, [r7, #15]
 800c450:	4618      	mov	r0, r3
 800c452:	f7ff fe83 	bl	800c15c <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 800c456:	79fb      	ldrb	r3, [r7, #7]
 800c458:	2b4c      	cmp	r3, #76	; 0x4c
 800c45a:	d101      	bne.n	800c460 <SD_SendCmd+0x7e>
 800c45c:	f7ff feb2 	bl	800c1c4 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 800c460:	230a      	movs	r3, #10
 800c462:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 800c464:	f7ff feae 	bl	800c1c4 <SPI_RxByte>
 800c468:	4603      	mov	r3, r0
 800c46a:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 800c46c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800c470:	2b00      	cmp	r3, #0
 800c472:	da05      	bge.n	800c480 <SD_SendCmd+0x9e>
 800c474:	7bbb      	ldrb	r3, [r7, #14]
 800c476:	3b01      	subs	r3, #1
 800c478:	73bb      	strb	r3, [r7, #14]
 800c47a:	7bbb      	ldrb	r3, [r7, #14]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d1f1      	bne.n	800c464 <SD_SendCmd+0x82>

	return res;
 800c480:	7b7b      	ldrb	r3, [r7, #13]
}
 800c482:	4618      	mov	r0, r3
 800c484:	3710      	adds	r7, #16
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}
	...

0800c48c <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 800c48c:	b590      	push	{r4, r7, lr}
 800c48e:	b085      	sub	sp, #20
 800c490:	af00      	add	r7, sp, #0
 800c492:	4603      	mov	r3, r0
 800c494:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800c496:	79fb      	ldrb	r3, [r7, #7]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d001      	beq.n	800c4a0 <SD_disk_initialize+0x14>
 800c49c:	2301      	movs	r3, #1
 800c49e:	e0d1      	b.n	800c644 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 800c4a0:	4b6a      	ldr	r3, [pc, #424]	; (800c64c <SD_disk_initialize+0x1c0>)
 800c4a2:	781b      	ldrb	r3, [r3, #0]
 800c4a4:	b2db      	uxtb	r3, r3
 800c4a6:	f003 0302 	and.w	r3, r3, #2
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d003      	beq.n	800c4b6 <SD_disk_initialize+0x2a>
 800c4ae:	4b67      	ldr	r3, [pc, #412]	; (800c64c <SD_disk_initialize+0x1c0>)
 800c4b0:	781b      	ldrb	r3, [r3, #0]
 800c4b2:	b2db      	uxtb	r3, r3
 800c4b4:	e0c6      	b.n	800c644 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 800c4b6:	f7ff fec9 	bl	800c24c <SD_PowerOn>

	/* slave select */
	SELECT();
 800c4ba:	f7ff fe33 	bl	800c124 <SELECT>

	/* check disk type */
	type = 0;
 800c4be:	2300      	movs	r3, #0
 800c4c0:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800c4c2:	2100      	movs	r1, #0
 800c4c4:	2040      	movs	r0, #64	; 0x40
 800c4c6:	f7ff ff8c 	bl	800c3e2 <SD_SendCmd>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	2b01      	cmp	r3, #1
 800c4ce:	f040 80a1 	bne.w	800c614 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800c4d2:	4b5f      	ldr	r3, [pc, #380]	; (800c650 <SD_disk_initialize+0x1c4>)
 800c4d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c4d8:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800c4da:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c4de:	2048      	movs	r0, #72	; 0x48
 800c4e0:	f7ff ff7f 	bl	800c3e2 <SD_SendCmd>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b01      	cmp	r3, #1
 800c4e8:	d155      	bne.n	800c596 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	73fb      	strb	r3, [r7, #15]
 800c4ee:	e00c      	b.n	800c50a <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 800c4f0:	7bfc      	ldrb	r4, [r7, #15]
 800c4f2:	f7ff fe67 	bl	800c1c4 <SPI_RxByte>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	461a      	mov	r2, r3
 800c4fa:	f107 0310 	add.w	r3, r7, #16
 800c4fe:	4423      	add	r3, r4
 800c500:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800c504:	7bfb      	ldrb	r3, [r7, #15]
 800c506:	3301      	adds	r3, #1
 800c508:	73fb      	strb	r3, [r7, #15]
 800c50a:	7bfb      	ldrb	r3, [r7, #15]
 800c50c:	2b03      	cmp	r3, #3
 800c50e:	d9ef      	bls.n	800c4f0 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 800c510:	7abb      	ldrb	r3, [r7, #10]
 800c512:	2b01      	cmp	r3, #1
 800c514:	d17e      	bne.n	800c614 <SD_disk_initialize+0x188>
 800c516:	7afb      	ldrb	r3, [r7, #11]
 800c518:	2baa      	cmp	r3, #170	; 0xaa
 800c51a:	d17b      	bne.n	800c614 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800c51c:	2100      	movs	r1, #0
 800c51e:	2077      	movs	r0, #119	; 0x77
 800c520:	f7ff ff5f 	bl	800c3e2 <SD_SendCmd>
 800c524:	4603      	mov	r3, r0
 800c526:	2b01      	cmp	r3, #1
 800c528:	d807      	bhi.n	800c53a <SD_disk_initialize+0xae>
 800c52a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c52e:	2069      	movs	r0, #105	; 0x69
 800c530:	f7ff ff57 	bl	800c3e2 <SD_SendCmd>
 800c534:	4603      	mov	r3, r0
 800c536:	2b00      	cmp	r3, #0
 800c538:	d004      	beq.n	800c544 <SD_disk_initialize+0xb8>
				} while (Timer1);
 800c53a:	4b45      	ldr	r3, [pc, #276]	; (800c650 <SD_disk_initialize+0x1c4>)
 800c53c:	881b      	ldrh	r3, [r3, #0]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d1ec      	bne.n	800c51c <SD_disk_initialize+0x90>
 800c542:	e000      	b.n	800c546 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800c544:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800c546:	4b42      	ldr	r3, [pc, #264]	; (800c650 <SD_disk_initialize+0x1c4>)
 800c548:	881b      	ldrh	r3, [r3, #0]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d062      	beq.n	800c614 <SD_disk_initialize+0x188>
 800c54e:	2100      	movs	r1, #0
 800c550:	207a      	movs	r0, #122	; 0x7a
 800c552:	f7ff ff46 	bl	800c3e2 <SD_SendCmd>
 800c556:	4603      	mov	r3, r0
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d15b      	bne.n	800c614 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 800c55c:	2300      	movs	r3, #0
 800c55e:	73fb      	strb	r3, [r7, #15]
 800c560:	e00c      	b.n	800c57c <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 800c562:	7bfc      	ldrb	r4, [r7, #15]
 800c564:	f7ff fe2e 	bl	800c1c4 <SPI_RxByte>
 800c568:	4603      	mov	r3, r0
 800c56a:	461a      	mov	r2, r3
 800c56c:	f107 0310 	add.w	r3, r7, #16
 800c570:	4423      	add	r3, r4
 800c572:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800c576:	7bfb      	ldrb	r3, [r7, #15]
 800c578:	3301      	adds	r3, #1
 800c57a:	73fb      	strb	r3, [r7, #15]
 800c57c:	7bfb      	ldrb	r3, [r7, #15]
 800c57e:	2b03      	cmp	r3, #3
 800c580:	d9ef      	bls.n	800c562 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 800c582:	7a3b      	ldrb	r3, [r7, #8]
 800c584:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d001      	beq.n	800c590 <SD_disk_initialize+0x104>
 800c58c:	230c      	movs	r3, #12
 800c58e:	e000      	b.n	800c592 <SD_disk_initialize+0x106>
 800c590:	2304      	movs	r3, #4
 800c592:	73bb      	strb	r3, [r7, #14]
 800c594:	e03e      	b.n	800c614 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 800c596:	2100      	movs	r1, #0
 800c598:	2077      	movs	r0, #119	; 0x77
 800c59a:	f7ff ff22 	bl	800c3e2 <SD_SendCmd>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d808      	bhi.n	800c5b6 <SD_disk_initialize+0x12a>
 800c5a4:	2100      	movs	r1, #0
 800c5a6:	2069      	movs	r0, #105	; 0x69
 800c5a8:	f7ff ff1b 	bl	800c3e2 <SD_SendCmd>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	2b01      	cmp	r3, #1
 800c5b0:	d801      	bhi.n	800c5b6 <SD_disk_initialize+0x12a>
 800c5b2:	2302      	movs	r3, #2
 800c5b4:	e000      	b.n	800c5b8 <SD_disk_initialize+0x12c>
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 800c5ba:	7bbb      	ldrb	r3, [r7, #14]
 800c5bc:	2b02      	cmp	r3, #2
 800c5be:	d10e      	bne.n	800c5de <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 800c5c0:	2100      	movs	r1, #0
 800c5c2:	2077      	movs	r0, #119	; 0x77
 800c5c4:	f7ff ff0d 	bl	800c3e2 <SD_SendCmd>
 800c5c8:	4603      	mov	r3, r0
 800c5ca:	2b01      	cmp	r3, #1
 800c5cc:	d80e      	bhi.n	800c5ec <SD_disk_initialize+0x160>
 800c5ce:	2100      	movs	r1, #0
 800c5d0:	2069      	movs	r0, #105	; 0x69
 800c5d2:	f7ff ff06 	bl	800c3e2 <SD_SendCmd>
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d107      	bne.n	800c5ec <SD_disk_initialize+0x160>
 800c5dc:	e00c      	b.n	800c5f8 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800c5de:	2100      	movs	r1, #0
 800c5e0:	2041      	movs	r0, #65	; 0x41
 800c5e2:	f7ff fefe 	bl	800c3e2 <SD_SendCmd>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d004      	beq.n	800c5f6 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 800c5ec:	4b18      	ldr	r3, [pc, #96]	; (800c650 <SD_disk_initialize+0x1c4>)
 800c5ee:	881b      	ldrh	r3, [r3, #0]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d1e2      	bne.n	800c5ba <SD_disk_initialize+0x12e>
 800c5f4:	e000      	b.n	800c5f8 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800c5f6:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 800c5f8:	4b15      	ldr	r3, [pc, #84]	; (800c650 <SD_disk_initialize+0x1c4>)
 800c5fa:	881b      	ldrh	r3, [r3, #0]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d007      	beq.n	800c610 <SD_disk_initialize+0x184>
 800c600:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c604:	2050      	movs	r0, #80	; 0x50
 800c606:	f7ff feec 	bl	800c3e2 <SD_SendCmd>
 800c60a:	4603      	mov	r3, r0
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d001      	beq.n	800c614 <SD_disk_initialize+0x188>
 800c610:	2300      	movs	r3, #0
 800c612:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 800c614:	4a0f      	ldr	r2, [pc, #60]	; (800c654 <SD_disk_initialize+0x1c8>)
 800c616:	7bbb      	ldrb	r3, [r7, #14]
 800c618:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 800c61a:	f7ff fd91 	bl	800c140 <DESELECT>
	SPI_RxByte();
 800c61e:	f7ff fdd1 	bl	800c1c4 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 800c622:	7bbb      	ldrb	r3, [r7, #14]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d008      	beq.n	800c63a <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 800c628:	4b08      	ldr	r3, [pc, #32]	; (800c64c <SD_disk_initialize+0x1c0>)
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	b2db      	uxtb	r3, r3
 800c62e:	f023 0301 	bic.w	r3, r3, #1
 800c632:	b2da      	uxtb	r2, r3
 800c634:	4b05      	ldr	r3, [pc, #20]	; (800c64c <SD_disk_initialize+0x1c0>)
 800c636:	701a      	strb	r2, [r3, #0]
 800c638:	e001      	b.n	800c63e <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 800c63a:	f7ff fe49 	bl	800c2d0 <SD_PowerOff>
	}

	return Stat;
 800c63e:	4b03      	ldr	r3, [pc, #12]	; (800c64c <SD_disk_initialize+0x1c0>)
 800c640:	781b      	ldrb	r3, [r3, #0]
 800c642:	b2db      	uxtb	r3, r3
}
 800c644:	4618      	mov	r0, r3
 800c646:	3714      	adds	r7, #20
 800c648:	46bd      	mov	sp, r7
 800c64a:	bd90      	pop	{r4, r7, pc}
 800c64c:	20000024 	.word	0x20000024
 800c650:	20008e2a 	.word	0x20008e2a
 800c654:	20008534 	.word	0x20008534

0800c658 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 800c658:	b480      	push	{r7}
 800c65a:	b083      	sub	sp, #12
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	4603      	mov	r3, r0
 800c660:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 800c662:	79fb      	ldrb	r3, [r7, #7]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d001      	beq.n	800c66c <SD_disk_status+0x14>
 800c668:	2301      	movs	r3, #1
 800c66a:	e002      	b.n	800c672 <SD_disk_status+0x1a>
	return Stat;
 800c66c:	4b04      	ldr	r3, [pc, #16]	; (800c680 <SD_disk_status+0x28>)
 800c66e:	781b      	ldrb	r3, [r3, #0]
 800c670:	b2db      	uxtb	r3, r3
}
 800c672:	4618      	mov	r0, r3
 800c674:	370c      	adds	r7, #12
 800c676:	46bd      	mov	sp, r7
 800c678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67c:	4770      	bx	lr
 800c67e:	bf00      	nop
 800c680:	20000024 	.word	0x20000024

0800c684 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 800c684:	b580      	push	{r7, lr}
 800c686:	b084      	sub	sp, #16
 800c688:	af00      	add	r7, sp, #0
 800c68a:	60b9      	str	r1, [r7, #8]
 800c68c:	607a      	str	r2, [r7, #4]
 800c68e:	603b      	str	r3, [r7, #0]
 800c690:	4603      	mov	r3, r0
 800c692:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 800c694:	7bfb      	ldrb	r3, [r7, #15]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d102      	bne.n	800c6a0 <SD_disk_read+0x1c>
 800c69a:	683b      	ldr	r3, [r7, #0]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d101      	bne.n	800c6a4 <SD_disk_read+0x20>
 800c6a0:	2304      	movs	r3, #4
 800c6a2:	e054      	b.n	800c74e <SD_disk_read+0xca>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c6a4:	4b2c      	ldr	r3, [pc, #176]	; (800c758 <SD_disk_read+0xd4>)
 800c6a6:	781b      	ldrb	r3, [r3, #0]
 800c6a8:	b2db      	uxtb	r3, r3
 800c6aa:	f003 0301 	and.w	r3, r3, #1
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d001      	beq.n	800c6b6 <SD_disk_read+0x32>
 800c6b2:	2303      	movs	r3, #3
 800c6b4:	e04b      	b.n	800c74e <SD_disk_read+0xca>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800c6b6:	4b29      	ldr	r3, [pc, #164]	; (800c75c <SD_disk_read+0xd8>)
 800c6b8:	781b      	ldrb	r3, [r3, #0]
 800c6ba:	f003 0304 	and.w	r3, r3, #4
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d102      	bne.n	800c6c8 <SD_disk_read+0x44>
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	025b      	lsls	r3, r3, #9
 800c6c6:	607b      	str	r3, [r7, #4]

	SELECT();
 800c6c8:	f7ff fd2c 	bl	800c124 <SELECT>

	if (count == 1)
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	2b01      	cmp	r3, #1
 800c6d0:	d111      	bne.n	800c6f6 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 800c6d2:	6879      	ldr	r1, [r7, #4]
 800c6d4:	2051      	movs	r0, #81	; 0x51
 800c6d6:	f7ff fe84 	bl	800c3e2 <SD_SendCmd>
 800c6da:	4603      	mov	r3, r0
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d12c      	bne.n	800c73a <SD_disk_read+0xb6>
 800c6e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c6e4:	68b8      	ldr	r0, [r7, #8]
 800c6e6:	f7ff fe0b 	bl	800c300 <SD_RxDataBlock>
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d024      	beq.n	800c73a <SD_disk_read+0xb6>
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	603b      	str	r3, [r7, #0]
 800c6f4:	e021      	b.n	800c73a <SD_disk_read+0xb6>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 800c6f6:	6879      	ldr	r1, [r7, #4]
 800c6f8:	2052      	movs	r0, #82	; 0x52
 800c6fa:	f7ff fe72 	bl	800c3e2 <SD_SendCmd>
 800c6fe:	4603      	mov	r3, r0
 800c700:	2b00      	cmp	r3, #0
 800c702:	d11a      	bne.n	800c73a <SD_disk_read+0xb6>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 800c704:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c708:	68b8      	ldr	r0, [r7, #8]
 800c70a:	f7ff fdf9 	bl	800c300 <SD_RxDataBlock>
 800c70e:	4603      	mov	r3, r0
 800c710:	f083 0301 	eor.w	r3, r3, #1
 800c714:	b2db      	uxtb	r3, r3
 800c716:	2b00      	cmp	r3, #0
 800c718:	d10a      	bne.n	800c730 <SD_disk_read+0xac>
				buff += 512;
 800c71a:	68bb      	ldr	r3, [r7, #8]
 800c71c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c720:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	3b01      	subs	r3, #1
 800c726:	603b      	str	r3, [r7, #0]
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d1ea      	bne.n	800c704 <SD_disk_read+0x80>
 800c72e:	e000      	b.n	800c732 <SD_disk_read+0xae>
				if (!SD_RxDataBlock(buff, 512)) break;
 800c730:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 800c732:	2100      	movs	r1, #0
 800c734:	204c      	movs	r0, #76	; 0x4c
 800c736:	f7ff fe54 	bl	800c3e2 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 800c73a:	f7ff fd01 	bl	800c140 <DESELECT>
	SPI_RxByte();
 800c73e:	f7ff fd41 	bl	800c1c4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	2b00      	cmp	r3, #0
 800c746:	bf14      	ite	ne
 800c748:	2301      	movne	r3, #1
 800c74a:	2300      	moveq	r3, #0
 800c74c:	b2db      	uxtb	r3, r3
}
 800c74e:	4618      	mov	r0, r3
 800c750:	3710      	adds	r7, #16
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}
 800c756:	bf00      	nop
 800c758:	20000024 	.word	0x20000024
 800c75c:	20008534 	.word	0x20008534

0800c760 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b084      	sub	sp, #16
 800c764:	af00      	add	r7, sp, #0
 800c766:	60b9      	str	r1, [r7, #8]
 800c768:	607a      	str	r2, [r7, #4]
 800c76a:	603b      	str	r3, [r7, #0]
 800c76c:	4603      	mov	r3, r0
 800c76e:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 800c770:	7bfb      	ldrb	r3, [r7, #15]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d102      	bne.n	800c77c <SD_disk_write+0x1c>
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d101      	bne.n	800c780 <SD_disk_write+0x20>
 800c77c:	2304      	movs	r3, #4
 800c77e:	e071      	b.n	800c864 <SD_disk_write+0x104>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c780:	4b3a      	ldr	r3, [pc, #232]	; (800c86c <SD_disk_write+0x10c>)
 800c782:	781b      	ldrb	r3, [r3, #0]
 800c784:	b2db      	uxtb	r3, r3
 800c786:	f003 0301 	and.w	r3, r3, #1
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d001      	beq.n	800c792 <SD_disk_write+0x32>
 800c78e:	2303      	movs	r3, #3
 800c790:	e068      	b.n	800c864 <SD_disk_write+0x104>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 800c792:	4b36      	ldr	r3, [pc, #216]	; (800c86c <SD_disk_write+0x10c>)
 800c794:	781b      	ldrb	r3, [r3, #0]
 800c796:	b2db      	uxtb	r3, r3
 800c798:	f003 0304 	and.w	r3, r3, #4
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d001      	beq.n	800c7a4 <SD_disk_write+0x44>
 800c7a0:	2302      	movs	r3, #2
 800c7a2:	e05f      	b.n	800c864 <SD_disk_write+0x104>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800c7a4:	4b32      	ldr	r3, [pc, #200]	; (800c870 <SD_disk_write+0x110>)
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	f003 0304 	and.w	r3, r3, #4
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d102      	bne.n	800c7b6 <SD_disk_write+0x56>
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	025b      	lsls	r3, r3, #9
 800c7b4:	607b      	str	r3, [r7, #4]

	SELECT();
 800c7b6:	f7ff fcb5 	bl	800c124 <SELECT>

	if (count == 1)
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	2b01      	cmp	r3, #1
 800c7be:	d110      	bne.n	800c7e2 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 800c7c0:	6879      	ldr	r1, [r7, #4]
 800c7c2:	2058      	movs	r0, #88	; 0x58
 800c7c4:	f7ff fe0d 	bl	800c3e2 <SD_SendCmd>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d140      	bne.n	800c850 <SD_disk_write+0xf0>
 800c7ce:	21fe      	movs	r1, #254	; 0xfe
 800c7d0:	68b8      	ldr	r0, [r7, #8]
 800c7d2:	f7ff fdc3 	bl	800c35c <SD_TxDataBlock>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d039      	beq.n	800c850 <SD_disk_write+0xf0>
			count = 0;
 800c7dc:	2300      	movs	r3, #0
 800c7de:	603b      	str	r3, [r7, #0]
 800c7e0:	e036      	b.n	800c850 <SD_disk_write+0xf0>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 800c7e2:	4b23      	ldr	r3, [pc, #140]	; (800c870 <SD_disk_write+0x110>)
 800c7e4:	781b      	ldrb	r3, [r3, #0]
 800c7e6:	f003 0302 	and.w	r3, r3, #2
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d007      	beq.n	800c7fe <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 800c7ee:	2100      	movs	r1, #0
 800c7f0:	2077      	movs	r0, #119	; 0x77
 800c7f2:	f7ff fdf6 	bl	800c3e2 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 800c7f6:	6839      	ldr	r1, [r7, #0]
 800c7f8:	2057      	movs	r0, #87	; 0x57
 800c7fa:	f7ff fdf2 	bl	800c3e2 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 800c7fe:	6879      	ldr	r1, [r7, #4]
 800c800:	2059      	movs	r0, #89	; 0x59
 800c802:	f7ff fdee 	bl	800c3e2 <SD_SendCmd>
 800c806:	4603      	mov	r3, r0
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d121      	bne.n	800c850 <SD_disk_write+0xf0>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 800c80c:	21fc      	movs	r1, #252	; 0xfc
 800c80e:	68b8      	ldr	r0, [r7, #8]
 800c810:	f7ff fda4 	bl	800c35c <SD_TxDataBlock>
 800c814:	4603      	mov	r3, r0
 800c816:	f083 0301 	eor.w	r3, r3, #1
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d10a      	bne.n	800c836 <SD_disk_write+0xd6>
				buff += 512;
 800c820:	68bb      	ldr	r3, [r7, #8]
 800c822:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800c826:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800c828:	683b      	ldr	r3, [r7, #0]
 800c82a:	3b01      	subs	r3, #1
 800c82c:	603b      	str	r3, [r7, #0]
 800c82e:	683b      	ldr	r3, [r7, #0]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d1eb      	bne.n	800c80c <SD_disk_write+0xac>
 800c834:	e000      	b.n	800c838 <SD_disk_write+0xd8>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 800c836:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 800c838:	21fd      	movs	r1, #253	; 0xfd
 800c83a:	2000      	movs	r0, #0
 800c83c:	f7ff fd8e 	bl	800c35c <SD_TxDataBlock>
 800c840:	4603      	mov	r3, r0
 800c842:	f083 0301 	eor.w	r3, r3, #1
 800c846:	b2db      	uxtb	r3, r3
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d001      	beq.n	800c850 <SD_disk_write+0xf0>
			{
				count = 1;
 800c84c:	2301      	movs	r3, #1
 800c84e:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 800c850:	f7ff fc76 	bl	800c140 <DESELECT>
	SPI_RxByte();
 800c854:	f7ff fcb6 	bl	800c1c4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	bf14      	ite	ne
 800c85e:	2301      	movne	r3, #1
 800c860:	2300      	moveq	r3, #0
 800c862:	b2db      	uxtb	r3, r3
}
 800c864:	4618      	mov	r0, r3
 800c866:	3710      	adds	r7, #16
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}
 800c86c:	20000024 	.word	0x20000024
 800c870:	20008534 	.word	0x20008534

0800c874 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 800c874:	b590      	push	{r4, r7, lr}
 800c876:	b08b      	sub	sp, #44	; 0x2c
 800c878:	af00      	add	r7, sp, #0
 800c87a:	4603      	mov	r3, r0
 800c87c:	603a      	str	r2, [r7, #0]
 800c87e:	71fb      	strb	r3, [r7, #7]
 800c880:	460b      	mov	r3, r1
 800c882:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 800c888:	79fb      	ldrb	r3, [r7, #7]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d001      	beq.n	800c892 <SD_disk_ioctl+0x1e>
 800c88e:	2304      	movs	r3, #4
 800c890:	e115      	b.n	800cabe <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 800c892:	2301      	movs	r3, #1
 800c894:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 800c898:	79bb      	ldrb	r3, [r7, #6]
 800c89a:	2b05      	cmp	r3, #5
 800c89c:	d124      	bne.n	800c8e8 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 800c89e:	6a3b      	ldr	r3, [r7, #32]
 800c8a0:	781b      	ldrb	r3, [r3, #0]
 800c8a2:	2b02      	cmp	r3, #2
 800c8a4:	d012      	beq.n	800c8cc <SD_disk_ioctl+0x58>
 800c8a6:	2b02      	cmp	r3, #2
 800c8a8:	dc1a      	bgt.n	800c8e0 <SD_disk_ioctl+0x6c>
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d002      	beq.n	800c8b4 <SD_disk_ioctl+0x40>
 800c8ae:	2b01      	cmp	r3, #1
 800c8b0:	d006      	beq.n	800c8c0 <SD_disk_ioctl+0x4c>
 800c8b2:	e015      	b.n	800c8e0 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 800c8b4:	f7ff fd0c 	bl	800c2d0 <SD_PowerOff>
			res = RES_OK;
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800c8be:	e0fc      	b.n	800caba <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 800c8c0:	f7ff fcc4 	bl	800c24c <SD_PowerOn>
			res = RES_OK;
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800c8ca:	e0f6      	b.n	800caba <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 800c8cc:	6a3b      	ldr	r3, [r7, #32]
 800c8ce:	1c5c      	adds	r4, r3, #1
 800c8d0:	f7ff fd0a 	bl	800c2e8 <SD_CheckPower>
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 800c8d8:	2300      	movs	r3, #0
 800c8da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800c8de:	e0ec      	b.n	800caba <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 800c8e0:	2304      	movs	r3, #4
 800c8e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c8e6:	e0e8      	b.n	800caba <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c8e8:	4b77      	ldr	r3, [pc, #476]	; (800cac8 <SD_disk_ioctl+0x254>)
 800c8ea:	781b      	ldrb	r3, [r3, #0]
 800c8ec:	b2db      	uxtb	r3, r3
 800c8ee:	f003 0301 	and.w	r3, r3, #1
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d001      	beq.n	800c8fa <SD_disk_ioctl+0x86>
 800c8f6:	2303      	movs	r3, #3
 800c8f8:	e0e1      	b.n	800cabe <SD_disk_ioctl+0x24a>

		SELECT();
 800c8fa:	f7ff fc13 	bl	800c124 <SELECT>

		switch (ctrl)
 800c8fe:	79bb      	ldrb	r3, [r7, #6]
 800c900:	2b0d      	cmp	r3, #13
 800c902:	f200 80cb 	bhi.w	800ca9c <SD_disk_ioctl+0x228>
 800c906:	a201      	add	r2, pc, #4	; (adr r2, 800c90c <SD_disk_ioctl+0x98>)
 800c908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c90c:	0800ca07 	.word	0x0800ca07
 800c910:	0800c945 	.word	0x0800c945
 800c914:	0800c9f7 	.word	0x0800c9f7
 800c918:	0800ca9d 	.word	0x0800ca9d
 800c91c:	0800ca9d 	.word	0x0800ca9d
 800c920:	0800ca9d 	.word	0x0800ca9d
 800c924:	0800ca9d 	.word	0x0800ca9d
 800c928:	0800ca9d 	.word	0x0800ca9d
 800c92c:	0800ca9d 	.word	0x0800ca9d
 800c930:	0800ca9d 	.word	0x0800ca9d
 800c934:	0800ca9d 	.word	0x0800ca9d
 800c938:	0800ca19 	.word	0x0800ca19
 800c93c:	0800ca3d 	.word	0x0800ca3d
 800c940:	0800ca61 	.word	0x0800ca61
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 800c944:	2100      	movs	r1, #0
 800c946:	2049      	movs	r0, #73	; 0x49
 800c948:	f7ff fd4b 	bl	800c3e2 <SD_SendCmd>
 800c94c:	4603      	mov	r3, r0
 800c94e:	2b00      	cmp	r3, #0
 800c950:	f040 80a8 	bne.w	800caa4 <SD_disk_ioctl+0x230>
 800c954:	f107 030c 	add.w	r3, r7, #12
 800c958:	2110      	movs	r1, #16
 800c95a:	4618      	mov	r0, r3
 800c95c:	f7ff fcd0 	bl	800c300 <SD_RxDataBlock>
 800c960:	4603      	mov	r3, r0
 800c962:	2b00      	cmp	r3, #0
 800c964:	f000 809e 	beq.w	800caa4 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 800c968:	7b3b      	ldrb	r3, [r7, #12]
 800c96a:	099b      	lsrs	r3, r3, #6
 800c96c:	b2db      	uxtb	r3, r3
 800c96e:	2b01      	cmp	r3, #1
 800c970:	d10e      	bne.n	800c990 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800c972:	7d7b      	ldrb	r3, [r7, #21]
 800c974:	b29a      	uxth	r2, r3
 800c976:	7d3b      	ldrb	r3, [r7, #20]
 800c978:	b29b      	uxth	r3, r3
 800c97a:	021b      	lsls	r3, r3, #8
 800c97c:	b29b      	uxth	r3, r3
 800c97e:	4413      	add	r3, r2
 800c980:	b29b      	uxth	r3, r3
 800c982:	3301      	adds	r3, #1
 800c984:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 800c986:	8bfb      	ldrh	r3, [r7, #30]
 800c988:	029a      	lsls	r2, r3, #10
 800c98a:	683b      	ldr	r3, [r7, #0]
 800c98c:	601a      	str	r2, [r3, #0]
 800c98e:	e02e      	b.n	800c9ee <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800c990:	7c7b      	ldrb	r3, [r7, #17]
 800c992:	f003 030f 	and.w	r3, r3, #15
 800c996:	b2da      	uxtb	r2, r3
 800c998:	7dbb      	ldrb	r3, [r7, #22]
 800c99a:	09db      	lsrs	r3, r3, #7
 800c99c:	b2db      	uxtb	r3, r3
 800c99e:	4413      	add	r3, r2
 800c9a0:	b2da      	uxtb	r2, r3
 800c9a2:	7d7b      	ldrb	r3, [r7, #21]
 800c9a4:	005b      	lsls	r3, r3, #1
 800c9a6:	b2db      	uxtb	r3, r3
 800c9a8:	f003 0306 	and.w	r3, r3, #6
 800c9ac:	b2db      	uxtb	r3, r3
 800c9ae:	4413      	add	r3, r2
 800c9b0:	b2db      	uxtb	r3, r3
 800c9b2:	3302      	adds	r3, #2
 800c9b4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 800c9b8:	7d3b      	ldrb	r3, [r7, #20]
 800c9ba:	099b      	lsrs	r3, r3, #6
 800c9bc:	b2db      	uxtb	r3, r3
 800c9be:	b29a      	uxth	r2, r3
 800c9c0:	7cfb      	ldrb	r3, [r7, #19]
 800c9c2:	b29b      	uxth	r3, r3
 800c9c4:	009b      	lsls	r3, r3, #2
 800c9c6:	b29b      	uxth	r3, r3
 800c9c8:	4413      	add	r3, r2
 800c9ca:	b29a      	uxth	r2, r3
 800c9cc:	7cbb      	ldrb	r3, [r7, #18]
 800c9ce:	029b      	lsls	r3, r3, #10
 800c9d0:	b29b      	uxth	r3, r3
 800c9d2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c9d6:	b29b      	uxth	r3, r3
 800c9d8:	4413      	add	r3, r2
 800c9da:	b29b      	uxth	r3, r3
 800c9dc:	3301      	adds	r3, #1
 800c9de:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 800c9e0:	8bfa      	ldrh	r2, [r7, #30]
 800c9e2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c9e6:	3b09      	subs	r3, #9
 800c9e8:	409a      	lsls	r2, r3
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 800c9f4:	e056      	b.n	800caa4 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c9fc:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800c9fe:	2300      	movs	r3, #0
 800ca00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800ca04:	e055      	b.n	800cab2 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 800ca06:	f7ff fc07 	bl	800c218 <SD_ReadyWait>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	2bff      	cmp	r3, #255	; 0xff
 800ca0e:	d14b      	bne.n	800caa8 <SD_disk_ioctl+0x234>
 800ca10:	2300      	movs	r3, #0
 800ca12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800ca16:	e047      	b.n	800caa8 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 800ca18:	2100      	movs	r1, #0
 800ca1a:	2049      	movs	r0, #73	; 0x49
 800ca1c:	f7ff fce1 	bl	800c3e2 <SD_SendCmd>
 800ca20:	4603      	mov	r3, r0
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d142      	bne.n	800caac <SD_disk_ioctl+0x238>
 800ca26:	2110      	movs	r1, #16
 800ca28:	6a38      	ldr	r0, [r7, #32]
 800ca2a:	f7ff fc69 	bl	800c300 <SD_RxDataBlock>
 800ca2e:	4603      	mov	r3, r0
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d03b      	beq.n	800caac <SD_disk_ioctl+0x238>
 800ca34:	2300      	movs	r3, #0
 800ca36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800ca3a:	e037      	b.n	800caac <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 800ca3c:	2100      	movs	r1, #0
 800ca3e:	204a      	movs	r0, #74	; 0x4a
 800ca40:	f7ff fccf 	bl	800c3e2 <SD_SendCmd>
 800ca44:	4603      	mov	r3, r0
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d132      	bne.n	800cab0 <SD_disk_ioctl+0x23c>
 800ca4a:	2110      	movs	r1, #16
 800ca4c:	6a38      	ldr	r0, [r7, #32]
 800ca4e:	f7ff fc57 	bl	800c300 <SD_RxDataBlock>
 800ca52:	4603      	mov	r3, r0
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d02b      	beq.n	800cab0 <SD_disk_ioctl+0x23c>
 800ca58:	2300      	movs	r3, #0
 800ca5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800ca5e:	e027      	b.n	800cab0 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 800ca60:	2100      	movs	r1, #0
 800ca62:	207a      	movs	r0, #122	; 0x7a
 800ca64:	f7ff fcbd 	bl	800c3e2 <SD_SendCmd>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d116      	bne.n	800ca9c <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 800ca6e:	2300      	movs	r3, #0
 800ca70:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ca74:	e00b      	b.n	800ca8e <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 800ca76:	6a3c      	ldr	r4, [r7, #32]
 800ca78:	1c63      	adds	r3, r4, #1
 800ca7a:	623b      	str	r3, [r7, #32]
 800ca7c:	f7ff fba2 	bl	800c1c4 <SPI_RxByte>
 800ca80:	4603      	mov	r3, r0
 800ca82:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 800ca84:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ca88:	3301      	adds	r3, #1
 800ca8a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ca8e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ca92:	2b03      	cmp	r3, #3
 800ca94:	d9ef      	bls.n	800ca76 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 800ca96:	2300      	movs	r3, #0
 800ca98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 800ca9c:	2304      	movs	r3, #4
 800ca9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800caa2:	e006      	b.n	800cab2 <SD_disk_ioctl+0x23e>
			break;
 800caa4:	bf00      	nop
 800caa6:	e004      	b.n	800cab2 <SD_disk_ioctl+0x23e>
			break;
 800caa8:	bf00      	nop
 800caaa:	e002      	b.n	800cab2 <SD_disk_ioctl+0x23e>
			break;
 800caac:	bf00      	nop
 800caae:	e000      	b.n	800cab2 <SD_disk_ioctl+0x23e>
			break;
 800cab0:	bf00      	nop
		}

		DESELECT();
 800cab2:	f7ff fb45 	bl	800c140 <DESELECT>
		SPI_RxByte();
 800cab6:	f7ff fb85 	bl	800c1c4 <SPI_RxByte>
	}

	return res;
 800caba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800cabe:	4618      	mov	r0, r3
 800cac0:	372c      	adds	r7, #44	; 0x2c
 800cac2:	46bd      	mov	sp, r7
 800cac4:	bd90      	pop	{r4, r7, pc}
 800cac6:	bf00      	nop
 800cac8:	20000024 	.word	0x20000024

0800cacc <USB_OTG_EnableCommonInt>:
*         Initializes the commmon interrupts, used in both device and modes
* @param  pdev : Selected device
* @retval None
*/
static void USB_OTG_EnableCommonInt(USB_OTG_CORE_HANDLE *pdev)
{
 800cacc:	b480      	push	{r7}
 800cace:	b085      	sub	sp, #20
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  
  int_mask.d32 = 0;
 800cad4:	2300      	movs	r3, #0
 800cad6:	60fb      	str	r3, [r7, #12]
  /* Clear any pending USB_OTG Interrupts */
#ifndef USE_OTG_MODE
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	68db      	ldr	r3, [r3, #12]
 800cadc:	f04f 32ff 	mov.w	r2, #4294967295
 800cae0:	605a      	str	r2, [r3, #4]
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	68db      	ldr	r3, [r3, #12]
 800cae6:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800caea:	615a      	str	r2, [r3, #20]
  /* Enable the interrupts in the INTMSK */
  int_mask.b.wkupintr = 1;
 800caec:	7bfb      	ldrb	r3, [r7, #15]
 800caee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800caf2:	73fb      	strb	r3, [r7, #15]
  int_mask.b.usbsuspend = 1; 
 800caf4:	7b7b      	ldrb	r3, [r7, #13]
 800caf6:	f043 0308 	orr.w	r3, r3, #8
 800cafa:	737b      	strb	r3, [r7, #13]
#ifdef USE_OTG_MODE
  int_mask.b.otgintr = 1;
  int_mask.b.sessreqintr = 1;
  int_mask.b.conidstschng = 1;
#endif
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	68db      	ldr	r3, [r3, #12]
 800cb00:	68fa      	ldr	r2, [r7, #12]
 800cb02:	619a      	str	r2, [r3, #24]
}
 800cb04:	bf00      	nop
 800cb06:	3714      	adds	r7, #20
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0e:	4770      	bx	lr

0800cb10 <USB_OTG_CoreReset>:
* @brief  USB_OTG_CoreReset : Soft reset of the core
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b086      	sub	sp, #24
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800cb18:	2300      	movs	r3, #0
 800cb1a:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	617b      	str	r3, [r7, #20]
  
  greset.d32 = 0;
 800cb20:	2300      	movs	r3, #0
 800cb22:	60fb      	str	r3, [r7, #12]
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
 800cb24:	2003      	movs	r0, #3
 800cb26:	f00c fd65 	bl	80195f4 <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	68db      	ldr	r3, [r3, #12]
 800cb2e:	691b      	ldr	r3, [r3, #16]
 800cb30:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800cb32:	697b      	ldr	r3, [r7, #20]
 800cb34:	3301      	adds	r3, #1
 800cb36:	617b      	str	r3, [r7, #20]
 800cb38:	697b      	ldr	r3, [r7, #20]
 800cb3a:	4a18      	ldr	r2, [pc, #96]	; (800cb9c <USB_OTG_CoreReset+0x8c>)
 800cb3c:	4293      	cmp	r3, r2
 800cb3e:	d901      	bls.n	800cb44 <USB_OTG_CoreReset+0x34>
    {
      return USB_OTG_OK;
 800cb40:	2300      	movs	r3, #0
 800cb42:	e026      	b.n	800cb92 <USB_OTG_CoreReset+0x82>
    }
  }
  while (greset.b.ahbidle == 0);
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 800cb4a:	b2db      	uxtb	r3, r3
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d0e9      	beq.n	800cb24 <USB_OTG_CoreReset+0x14>
  /* Core Soft Reset */
  count = 0;
 800cb50:	2300      	movs	r3, #0
 800cb52:	617b      	str	r3, [r7, #20]
  greset.b.csftrst = 1;
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	f043 0301 	orr.w	r3, r3, #1
 800cb5a:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	68db      	ldr	r3, [r3, #12]
 800cb60:	68fa      	ldr	r2, [r7, #12]
 800cb62:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	68db      	ldr	r3, [r3, #12]
 800cb68:	691b      	ldr	r3, [r3, #16]
 800cb6a:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800cb6c:	697b      	ldr	r3, [r7, #20]
 800cb6e:	3301      	adds	r3, #1
 800cb70:	617b      	str	r3, [r7, #20]
 800cb72:	697b      	ldr	r3, [r7, #20]
 800cb74:	4a09      	ldr	r2, [pc, #36]	; (800cb9c <USB_OTG_CoreReset+0x8c>)
 800cb76:	4293      	cmp	r3, r2
 800cb78:	d806      	bhi.n	800cb88 <USB_OTG_CoreReset+0x78>
    {
      break;
    }
  }
  while (greset.b.csftrst == 1);
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800cb80:	b2db      	uxtb	r3, r3
 800cb82:	2b01      	cmp	r3, #1
 800cb84:	d0ee      	beq.n	800cb64 <USB_OTG_CoreReset+0x54>
 800cb86:	e000      	b.n	800cb8a <USB_OTG_CoreReset+0x7a>
      break;
 800cb88:	bf00      	nop
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800cb8a:	2003      	movs	r0, #3
 800cb8c:	f00c fd32 	bl	80195f4 <USB_OTG_BSP_uDelay>
  return status;
 800cb90:	7cfb      	ldrb	r3, [r7, #19]
}
 800cb92:	4618      	mov	r0, r3
 800cb94:	3718      	adds	r7, #24
 800cb96:	46bd      	mov	sp, r7
 800cb98:	bd80      	pop	{r7, pc}
 800cb9a:	bf00      	nop
 800cb9c:	00030d40 	.word	0x00030d40

0800cba0 <USB_OTG_WritePacket>:
*/
USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
 800cba0:	b480      	push	{r7}
 800cba2:	b089      	sub	sp, #36	; 0x24
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	60f8      	str	r0, [r7, #12]
 800cba8:	60b9      	str	r1, [r7, #8]
 800cbaa:	4611      	mov	r1, r2
 800cbac:	461a      	mov	r2, r3
 800cbae:	460b      	mov	r3, r1
 800cbb0:	71fb      	strb	r3, [r7, #7]
 800cbb2:	4613      	mov	r3, r2
 800cbb4:	80bb      	strh	r3, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	76fb      	strb	r3, [r7, #27]
  if (pdev->cfg.dma_enable == 0)
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	78db      	ldrb	r3, [r3, #3]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d122      	bne.n	800cc08 <USB_OTG_WritePacket+0x68>
  {
    uint32_t count32b= 0 , i= 0;
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	617b      	str	r3, [r7, #20]
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	61fb      	str	r3, [r7, #28]
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 800cbca:	88bb      	ldrh	r3, [r7, #4]
 800cbcc:	3303      	adds	r3, #3
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	da00      	bge.n	800cbd4 <USB_OTG_WritePacket+0x34>
 800cbd2:	3303      	adds	r3, #3
 800cbd4:	109b      	asrs	r3, r3, #2
 800cbd6:	617b      	str	r3, [r7, #20]
    fifo = pdev->regs.DFIFO[ch_ep_num];
 800cbd8:	79fb      	ldrb	r3, [r7, #7]
 800cbda:	68fa      	ldr	r2, [r7, #12]
 800cbdc:	3332      	adds	r3, #50	; 0x32
 800cbde:	009b      	lsls	r3, r3, #2
 800cbe0:	4413      	add	r3, r2
 800cbe2:	689b      	ldr	r3, [r3, #8]
 800cbe4:	613b      	str	r3, [r7, #16]
    for (i = 0; i < count32b; i++)
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	61fb      	str	r3, [r7, #28]
 800cbea:	e009      	b.n	800cc00 <USB_OTG_WritePacket+0x60>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 800cbec:	68bb      	ldr	r3, [r7, #8]
 800cbee:	681a      	ldr	r2, [r3, #0]
 800cbf0:	693b      	ldr	r3, [r7, #16]
 800cbf2:	601a      	str	r2, [r3, #0]
      src+=4;
 800cbf4:	68bb      	ldr	r3, [r7, #8]
 800cbf6:	3304      	adds	r3, #4
 800cbf8:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < count32b; i++)
 800cbfa:	69fb      	ldr	r3, [r7, #28]
 800cbfc:	3301      	adds	r3, #1
 800cbfe:	61fb      	str	r3, [r7, #28]
 800cc00:	69fa      	ldr	r2, [r7, #28]
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	429a      	cmp	r2, r3
 800cc06:	d3f1      	bcc.n	800cbec <USB_OTG_WritePacket+0x4c>
    }
  }
  return status;
 800cc08:	7efb      	ldrb	r3, [r7, #27]
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	3724      	adds	r7, #36	; 0x24
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc14:	4770      	bx	lr

0800cc16 <USB_OTG_ReadPacket>:
* @retval None
*/
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
 800cc16:	b480      	push	{r7}
 800cc18:	b089      	sub	sp, #36	; 0x24
 800cc1a:	af00      	add	r7, sp, #0
 800cc1c:	60f8      	str	r0, [r7, #12]
 800cc1e:	60b9      	str	r1, [r7, #8]
 800cc20:	4613      	mov	r3, r2
 800cc22:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0;
 800cc24:	2300      	movs	r3, #0
 800cc26:	61fb      	str	r3, [r7, #28]
  uint32_t count32b = (len + 3) / 4;
 800cc28:	88fb      	ldrh	r3, [r7, #6]
 800cc2a:	3303      	adds	r3, #3
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	da00      	bge.n	800cc32 <USB_OTG_ReadPacket+0x1c>
 800cc30:	3303      	adds	r3, #3
 800cc32:	109b      	asrs	r3, r3, #2
 800cc34:	61bb      	str	r3, [r7, #24]
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800cc3c:	617b      	str	r3, [r7, #20]
  
  for( i = 0; i < count32b; i++)
 800cc3e:	2300      	movs	r3, #0
 800cc40:	61fb      	str	r3, [r7, #28]
 800cc42:	e009      	b.n	800cc58 <USB_OTG_ReadPacket+0x42>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 800cc44:	697b      	ldr	r3, [r7, #20]
 800cc46:	681a      	ldr	r2, [r3, #0]
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	601a      	str	r2, [r3, #0]
    dest += 4 ;
 800cc4c:	68bb      	ldr	r3, [r7, #8]
 800cc4e:	3304      	adds	r3, #4
 800cc50:	60bb      	str	r3, [r7, #8]
  for( i = 0; i < count32b; i++)
 800cc52:	69fb      	ldr	r3, [r7, #28]
 800cc54:	3301      	adds	r3, #1
 800cc56:	61fb      	str	r3, [r7, #28]
 800cc58:	69fa      	ldr	r2, [r7, #28]
 800cc5a:	69bb      	ldr	r3, [r7, #24]
 800cc5c:	429a      	cmp	r2, r3
 800cc5e:	d3f1      	bcc.n	800cc44 <USB_OTG_ReadPacket+0x2e>
  }
  return ((void *)dest);
 800cc60:	68bb      	ldr	r3, [r7, #8]
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	3724      	adds	r7, #36	; 0x24
 800cc66:	46bd      	mov	sp, r7
 800cc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc6c:	4770      	bx	lr
	...

0800cc70 <USB_OTG_SelectCore>:
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
                               USB_OTG_CORE_ID_TypeDef coreID)
{
 800cc70:	b480      	push	{r7}
 800cc72:	b087      	sub	sp, #28
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]
 800cc78:	460b      	mov	r3, r1
 800cc7a:	70fb      	strb	r3, [r7, #3]
  uint32_t i , baseAddress = 0;
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	613b      	str	r3, [r7, #16]
  USB_OTG_STS status = USB_OTG_OK;
 800cc80:	2300      	movs	r3, #0
 800cc82:	73fb      	strb	r3, [r7, #15]
  
  pdev->cfg.dma_enable       = 0;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2200      	movs	r2, #0
 800cc88:	70da      	strb	r2, [r3, #3]
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2201      	movs	r2, #1
 800cc8e:	709a      	strb	r2, [r3, #2]
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2240      	movs	r2, #64	; 0x40
 800cc94:	809a      	strh	r2, [r3, #4]
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 800cc96:	78fb      	ldrb	r3, [r7, #3]
 800cc98:	2b01      	cmp	r3, #1
 800cc9a:	d113      	bne.n	800ccc4 <USB_OTG_SelectCore+0x54>
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
 800cc9c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800cca0:	613b      	str	r3, [r7, #16]
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	2201      	movs	r2, #1
 800cca6:	72da      	strb	r2, [r3, #11]
    pdev->cfg.host_channels    = 8 ;
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	2208      	movs	r2, #8
 800ccac:	701a      	strb	r2, [r3, #0]
    pdev->cfg.dev_endpoints    = 4 ;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2204      	movs	r2, #4
 800ccb2:	705a      	strb	r2, [r3, #1]
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ccba:	80da      	strh	r2, [r3, #6]
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2202      	movs	r2, #2
 800ccc0:	721a      	strb	r2, [r3, #8]
 800ccc2:	e011      	b.n	800cce8 <USB_OTG_SelectCore+0x78>
    
#ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
 800ccc4:	78fb      	ldrb	r3, [r7, #3]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d10e      	bne.n	800cce8 <USB_OTG_SelectCore+0x78>
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
 800ccca:	4b45      	ldr	r3, [pc, #276]	; (800cde0 <USB_OTG_SelectCore+0x170>)
 800cccc:	613b      	str	r3, [r7, #16]
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	72da      	strb	r2, [r3, #11]
    pdev->cfg.host_channels    = 12 ;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	220c      	movs	r2, #12
 800ccd8:	701a      	strb	r2, [r3, #0]
    pdev->cfg.dev_endpoints    = 6 ;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	2206      	movs	r2, #6
 800ccde:	705a      	strb	r2, [r3, #1]
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800cce6:	80da      	strh	r2, [r3, #6]
  else
  {
    /* Do Nothing */
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 800cce8:	693a      	ldr	r2, [r7, #16]
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	60da      	str	r2, [r3, #12]
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 800ccee:	693b      	ldr	r3, [r7, #16]
 800ccf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ccf4:	461a      	mov	r2, r3
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	611a      	str	r2, [r3, #16]
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800ccfa:	2300      	movs	r3, #0
 800ccfc:	617b      	str	r3, [r7, #20]
 800ccfe:	e01c      	b.n	800cd3a <USB_OTG_SelectCore+0xca>
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
 800cd00:	697b      	ldr	r3, [r7, #20]
 800cd02:	015a      	lsls	r2, r3, #5
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	4413      	add	r3, r2
 800cd08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800cd0c:	4619      	mov	r1, r3
 800cd0e:	687a      	ldr	r2, [r7, #4]
 800cd10:	697b      	ldr	r3, [r7, #20]
 800cd12:	3304      	adds	r3, #4
 800cd14:	009b      	lsls	r3, r3, #2
 800cd16:	4413      	add	r3, r2
 800cd18:	6099      	str	r1, [r3, #8]
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
 800cd1a:	697b      	ldr	r3, [r7, #20]
 800cd1c:	015a      	lsls	r2, r3, #5
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 800cd1e:	693b      	ldr	r3, [r7, #16]
 800cd20:	4413      	add	r3, r2
 800cd22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 800cd26:	4619      	mov	r1, r3
 800cd28:	687a      	ldr	r2, [r7, #4]
 800cd2a:	697b      	ldr	r3, [r7, #20]
 800cd2c:	3314      	adds	r3, #20
 800cd2e:	009b      	lsls	r3, r3, #2
 800cd30:	4413      	add	r3, r2
 800cd32:	6059      	str	r1, [r3, #4]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800cd34:	697b      	ldr	r3, [r7, #20]
 800cd36:	3301      	adds	r3, #1
 800cd38:	617b      	str	r3, [r7, #20]
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	785b      	ldrb	r3, [r3, #1]
 800cd3e:	461a      	mov	r2, r3
 800cd40:	697b      	ldr	r3, [r7, #20]
 800cd42:	4293      	cmp	r3, r2
 800cd44:	d3dc      	bcc.n	800cd00 <USB_OTG_SelectCore+0x90>
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 800cd46:	693b      	ldr	r3, [r7, #16]
 800cd48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cd4c:	461a      	mov	r2, r3
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	615a      	str	r2, [r3, #20]
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 800cd52:	693b      	ldr	r3, [r7, #16]
 800cd54:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800cd58:	461a      	mov	r2, r3
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800cd60:	2300      	movs	r3, #0
 800cd62:	617b      	str	r3, [r7, #20]
 800cd64:	e00f      	b.n	800cd86 <USB_OTG_SelectCore+0x116>
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
 800cd66:	697b      	ldr	r3, [r7, #20]
 800cd68:	015a      	lsls	r2, r3, #5
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 800cd6a:	693b      	ldr	r3, [r7, #16]
 800cd6c:	4413      	add	r3, r2
 800cd6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 800cd72:	4619      	mov	r1, r3
 800cd74:	687a      	ldr	r2, [r7, #4]
 800cd76:	697b      	ldr	r3, [r7, #20]
 800cd78:	3322      	adds	r3, #34	; 0x22
 800cd7a:	009b      	lsls	r3, r3, #2
 800cd7c:	4413      	add	r3, r2
 800cd7e:	6099      	str	r1, [r3, #8]
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800cd80:	697b      	ldr	r3, [r7, #20]
 800cd82:	3301      	adds	r3, #1
 800cd84:	617b      	str	r3, [r7, #20]
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	781b      	ldrb	r3, [r3, #0]
 800cd8a:	461a      	mov	r2, r3
 800cd8c:	697b      	ldr	r3, [r7, #20]
 800cd8e:	4293      	cmp	r3, r2
 800cd90:	d3e9      	bcc.n	800cd66 <USB_OTG_SelectCore+0xf6>
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800cd92:	2300      	movs	r3, #0
 800cd94:	617b      	str	r3, [r7, #20]
 800cd96:	e00f      	b.n	800cdb8 <USB_OTG_SelectCore+0x148>
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
      (i * USB_OTG_DATA_FIFO_SIZE));
 800cd98:	697b      	ldr	r3, [r7, #20]
 800cd9a:	031a      	lsls	r2, r3, #12
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 800cd9c:	693b      	ldr	r3, [r7, #16]
 800cd9e:	4413      	add	r3, r2
 800cda0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800cda4:	4619      	mov	r1, r3
 800cda6:	687a      	ldr	r2, [r7, #4]
 800cda8:	697b      	ldr	r3, [r7, #20]
 800cdaa:	3332      	adds	r3, #50	; 0x32
 800cdac:	009b      	lsls	r3, r3, #2
 800cdae:	4413      	add	r3, r2
 800cdb0:	6099      	str	r1, [r3, #8]
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800cdb2:	697b      	ldr	r3, [r7, #20]
 800cdb4:	3301      	adds	r3, #1
 800cdb6:	617b      	str	r3, [r7, #20]
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	781b      	ldrb	r3, [r3, #0]
 800cdbc:	461a      	mov	r2, r3
 800cdbe:	697b      	ldr	r3, [r7, #20]
 800cdc0:	4293      	cmp	r3, r2
 800cdc2:	d3e9      	bcc.n	800cd98 <USB_OTG_SelectCore+0x128>
  }
  pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 800cdc4:	693b      	ldr	r3, [r7, #16]
 800cdc6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cdca:	461a      	mov	r2, r3
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  
  return status;
 800cdd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	371c      	adds	r7, #28
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdde:	4770      	bx	lr
 800cde0:	40040000 	.word	0x40040000

0800cde4 <USB_OTG_CoreInit>:
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b086      	sub	sp, #24
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800cdec:	2300      	movs	r3, #0
 800cdee:	75fb      	strb	r3, [r7, #23]
  USB_OTG_GCCFG_TypeDef    gccfg;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
#if defined (STM32F446xx) || defined (STM32F469_479xx)
  USB_OTG_DCTL_TypeDef     dctl;
#endif
  usbcfg.d32 = 0;
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	613b      	str	r3, [r7, #16]
  gccfg.d32 = 0;
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	60fb      	str	r3, [r7, #12]
  ahbcfg.d32 = 0;
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	60bb      	str	r3, [r7, #8]

  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	7a1b      	ldrb	r3, [r3, #8]
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d142      	bne.n	800ce8a <USB_OTG_CoreInit+0xa6>
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	68db      	ldr	r3, [r3, #12]
 800ce08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce0a:	60fb      	str	r3, [r7, #12]
    gccfg.b.pwdn = 0;
 800ce0c:	7bbb      	ldrb	r3, [r7, #14]
 800ce0e:	f36f 0300 	bfc	r3, #0, #1
 800ce12:	73bb      	strb	r3, [r7, #14]
    
    if (pdev->cfg.Sof_output)
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	7a5b      	ldrb	r3, [r3, #9]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d003      	beq.n	800ce24 <USB_OTG_CoreInit+0x40>
    {
      gccfg.b.sofouten = 1;   
 800ce1c:	7bbb      	ldrb	r3, [r7, #14]
 800ce1e:	f043 0310 	orr.w	r3, r3, #16
 800ce22:	73bb      	strb	r3, [r7, #14]
    }
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	68db      	ldr	r3, [r3, #12]
 800ce28:	68fa      	ldr	r2, [r7, #12]
 800ce2a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Init The ULPI Interface */
    usbcfg.d32 = 0;
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	613b      	str	r3, [r7, #16]
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	68db      	ldr	r3, [r3, #12]
 800ce34:	68db      	ldr	r3, [r3, #12]
 800ce36:	613b      	str	r3, [r7, #16]
    
    usbcfg.b.physel            = 0; /* HS Interface */
 800ce38:	7c3b      	ldrb	r3, [r7, #16]
 800ce3a:	f36f 1386 	bfc	r3, #6, #1
 800ce3e:	743b      	strb	r3, [r7, #16]
#else
#ifdef USB_OTG_EXTERNAL_VBUS_ENABLED    
    usbcfg.b.ulpi_ext_vbus_drv = 1; /* Use external VBUS */
#endif
#endif 
    usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
 800ce40:	7cbb      	ldrb	r3, [r7, #18]
 800ce42:	f36f 1386 	bfc	r3, #6, #1
 800ce46:	74bb      	strb	r3, [r7, #18]
    
    usbcfg.b.ulpi_fsls = 0;
 800ce48:	7cbb      	ldrb	r3, [r7, #18]
 800ce4a:	f36f 0341 	bfc	r3, #1, #1
 800ce4e:	74bb      	strb	r3, [r7, #18]
    usbcfg.b.ulpi_clk_sus_m = 0;
 800ce50:	7cbb      	ldrb	r3, [r7, #18]
 800ce52:	f36f 03c3 	bfc	r3, #3, #1
 800ce56:	74bb      	strb	r3, [r7, #18]
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	68db      	ldr	r3, [r3, #12]
 800ce5c:	693a      	ldr	r2, [r7, #16]
 800ce5e:	60da      	str	r2, [r3, #12]
    
    /* Reset after a PHY select  */
    USB_OTG_CoreReset(pdev);
 800ce60:	6878      	ldr	r0, [r7, #4]
 800ce62:	f7ff fe55 	bl	800cb10 <USB_OTG_CoreReset>
    
    if(pdev->cfg.dma_enable == 1)
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	78db      	ldrb	r3, [r3, #3]
 800ce6a:	2b01      	cmp	r3, #1
 800ce6c:	d13d      	bne.n	800ceea <USB_OTG_CoreInit+0x106>
    {
      
      ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 800ce6e:	7a3b      	ldrb	r3, [r7, #8]
 800ce70:	2205      	movs	r2, #5
 800ce72:	f362 0344 	bfi	r3, r2, #1, #4
 800ce76:	723b      	strb	r3, [r7, #8]
      ahbcfg.b.dmaenable = 1;
 800ce78:	7a3b      	ldrb	r3, [r7, #8]
 800ce7a:	f043 0320 	orr.w	r3, r3, #32
 800ce7e:	723b      	strb	r3, [r7, #8]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	68db      	ldr	r3, [r3, #12]
 800ce84:	68ba      	ldr	r2, [r7, #8]
 800ce86:	609a      	str	r2, [r3, #8]
 800ce88:	e02f      	b.n	800ceea <USB_OTG_CoreInit+0x106>
    }    
  }
  else /* FS interface (embedded Phy) */
  {
    
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	68db      	ldr	r3, [r3, #12]
 800ce8e:	68db      	ldr	r3, [r3, #12]
 800ce90:	613b      	str	r3, [r7, #16]
    usbcfg.b.physel  = 1; /* FS Interface */
 800ce92:	7c3b      	ldrb	r3, [r7, #16]
 800ce94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce98:	743b      	strb	r3, [r7, #16]
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	68db      	ldr	r3, [r3, #12]
 800ce9e:	693a      	ldr	r2, [r7, #16]
 800cea0:	60da      	str	r2, [r3, #12]
    /* Reset after a PHY select and set Host mode */
    USB_OTG_CoreReset(pdev);
 800cea2:	6878      	ldr	r0, [r7, #4]
 800cea4:	f7ff fe34 	bl	800cb10 <USB_OTG_CoreReset>
    /* Deactivate the power down*/
    gccfg.d32 = 0;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	60fb      	str	r3, [r7, #12]
    gccfg.b.pwdn = 1;
 800ceac:	7bbb      	ldrb	r3, [r7, #14]
 800ceae:	f043 0301 	orr.w	r3, r3, #1
 800ceb2:	73bb      	strb	r3, [r7, #14]
    gccfg.b.vbussensingA = 1 ;
 800ceb4:	7bbb      	ldrb	r3, [r7, #14]
 800ceb6:	f043 0304 	orr.w	r3, r3, #4
 800ceba:	73bb      	strb	r3, [r7, #14]
    gccfg.b.vbussensingB = 1 ; 
 800cebc:	7bbb      	ldrb	r3, [r7, #14]
 800cebe:	f043 0308 	orr.w	r3, r3, #8
 800cec2:	73bb      	strb	r3, [r7, #14]
   
#ifndef VBUS_SENSING_ENABLED
    gccfg.b.disablevbussensing = 1; 
 800cec4:	7bbb      	ldrb	r3, [r7, #14]
 800cec6:	f043 0320 	orr.w	r3, r3, #32
 800ceca:	73bb      	strb	r3, [r7, #14]
#endif    
    
    if(pdev->cfg.Sof_output)
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	7a5b      	ldrb	r3, [r3, #9]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d003      	beq.n	800cedc <USB_OTG_CoreInit+0xf8>
    {
      gccfg.b.sofouten = 1;  
 800ced4:	7bbb      	ldrb	r3, [r7, #14]
 800ced6:	f043 0310 	orr.w	r3, r3, #16
 800ceda:	73bb      	strb	r3, [r7, #14]
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	68db      	ldr	r3, [r3, #12]
 800cee0:	68fa      	ldr	r2, [r7, #12]
 800cee2:	639a      	str	r2, [r3, #56]	; 0x38
    USB_OTG_BSP_mDelay(20);
 800cee4:	2014      	movs	r0, #20
 800cee6:	f00c fba9 	bl	801963c <USB_OTG_BSP_mDelay>
  }
  /* case the HS core is working in FS mode */
  if(pdev->cfg.dma_enable == 1)
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	78db      	ldrb	r3, [r3, #3]
 800ceee:	2b01      	cmp	r3, #1
 800cef0:	d110      	bne.n	800cf14 <USB_OTG_CoreInit+0x130>
  {
    
    ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	68db      	ldr	r3, [r3, #12]
 800cef6:	689b      	ldr	r3, [r3, #8]
 800cef8:	60bb      	str	r3, [r7, #8]
    ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 800cefa:	7a3b      	ldrb	r3, [r7, #8]
 800cefc:	2205      	movs	r2, #5
 800cefe:	f362 0344 	bfi	r3, r2, #1, #4
 800cf02:	723b      	strb	r3, [r7, #8]
    ahbcfg.b.dmaenable = 1;
 800cf04:	7a3b      	ldrb	r3, [r7, #8]
 800cf06:	f043 0320 	orr.w	r3, r3, #32
 800cf0a:	723b      	strb	r3, [r7, #8]
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	68db      	ldr	r3, [r3, #12]
 800cf10:	68ba      	ldr	r2, [r7, #8]
 800cf12:	609a      	str	r2, [r3, #8]
  dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
  USB_OTG_EnableCommonInt(pdev);
#endif
  
  return status;
 800cf14:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf16:	4618      	mov	r0, r3
 800cf18:	3718      	adds	r7, #24
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bd80      	pop	{r7, pc}

0800cf1e <USB_OTG_EnableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 800cf1e:	b480      	push	{r7}
 800cf20:	b085      	sub	sp, #20
 800cf22:	af00      	add	r7, sp, #0
 800cf24:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800cf26:	2300      	movs	r3, #0
 800cf28:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  ahbcfg.d32 = 0;
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	60bb      	str	r3, [r7, #8]
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 800cf2e:	7a3b      	ldrb	r3, [r7, #8]
 800cf30:	f043 0301 	orr.w	r3, r3, #1
 800cf34:	723b      	strb	r3, [r7, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	68db      	ldr	r3, [r3, #12]
 800cf3a:	6899      	ldr	r1, [r3, #8]
 800cf3c:	68ba      	ldr	r2, [r7, #8]
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	68db      	ldr	r3, [r3, #12]
 800cf42:	430a      	orrs	r2, r1
 800cf44:	609a      	str	r2, [r3, #8]
  return status;
 800cf46:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf48:	4618      	mov	r0, r3
 800cf4a:	3714      	adds	r7, #20
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf52:	4770      	bx	lr

0800cf54 <USB_OTG_DisableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_DisableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 800cf54:	b480      	push	{r7}
 800cf56:	b085      	sub	sp, #20
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  ahbcfg.d32 = 0;
 800cf60:	2300      	movs	r3, #0
 800cf62:	60bb      	str	r3, [r7, #8]
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 800cf64:	7a3b      	ldrb	r3, [r7, #8]
 800cf66:	f043 0301 	orr.w	r3, r3, #1
 800cf6a:	723b      	strb	r3, [r7, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	68db      	ldr	r3, [r3, #12]
 800cf70:	6899      	ldr	r1, [r3, #8]
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	43da      	mvns	r2, r3
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	68db      	ldr	r3, [r3, #12]
 800cf7a:	400a      	ands	r2, r1
 800cf7c:	609a      	str	r2, [r3, #8]
  return status;
 800cf7e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf80:	4618      	mov	r0, r3
 800cf82:	3714      	adds	r7, #20
 800cf84:	46bd      	mov	sp, r7
 800cf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8a:	4770      	bx	lr

0800cf8c <USB_OTG_FlushTxFifo>:
* @param  pdev : Selected device
* @param  num : FO num
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	b086      	sub	sp, #24
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
 800cf94:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800cf96:	2300      	movs	r3, #0
 800cf98:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	617b      	str	r3, [r7, #20]
  greset.d32 = 0;
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	60fb      	str	r3, [r7, #12]
  greset.b.txfflsh = 1;
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	f043 0320 	orr.w	r3, r3, #32
 800cfa8:	60fb      	str	r3, [r7, #12]
  greset.b.txfnum  = num;
 800cfaa:	683b      	ldr	r3, [r7, #0]
 800cfac:	f003 031f 	and.w	r3, r3, #31
 800cfb0:	b2da      	uxtb	r2, r3
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	f362 138a 	bfi	r3, r2, #6, #5
 800cfb8:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	68db      	ldr	r3, [r3, #12]
 800cfbe:	68fa      	ldr	r2, [r7, #12]
 800cfc0:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	68db      	ldr	r3, [r3, #12]
 800cfc6:	691b      	ldr	r3, [r3, #16]
 800cfc8:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800cfca:	697b      	ldr	r3, [r7, #20]
 800cfcc:	3301      	adds	r3, #1
 800cfce:	617b      	str	r3, [r7, #20]
 800cfd0:	697b      	ldr	r3, [r7, #20]
 800cfd2:	4a09      	ldr	r2, [pc, #36]	; (800cff8 <USB_OTG_FlushTxFifo+0x6c>)
 800cfd4:	4293      	cmp	r3, r2
 800cfd6:	d806      	bhi.n	800cfe6 <USB_OTG_FlushTxFifo+0x5a>
    {
      break;
    }
  }
  while (greset.b.txfflsh == 1);
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800cfde:	b2db      	uxtb	r3, r3
 800cfe0:	2b01      	cmp	r3, #1
 800cfe2:	d0ee      	beq.n	800cfc2 <USB_OTG_FlushTxFifo+0x36>
 800cfe4:	e000      	b.n	800cfe8 <USB_OTG_FlushTxFifo+0x5c>
      break;
 800cfe6:	bf00      	nop
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800cfe8:	2003      	movs	r0, #3
 800cfea:	f00c fb03 	bl	80195f4 <USB_OTG_BSP_uDelay>
  return status;
 800cfee:	7cfb      	ldrb	r3, [r7, #19]
}
 800cff0:	4618      	mov	r0, r3
 800cff2:	3718      	adds	r7, #24
 800cff4:	46bd      	mov	sp, r7
 800cff6:	bd80      	pop	{r7, pc}
 800cff8:	00030d40 	.word	0x00030d40

0800cffc <USB_OTG_FlushRxFifo>:
* @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b086      	sub	sp, #24
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800d004:	2300      	movs	r3, #0
 800d006:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
 800d008:	2300      	movs	r3, #0
 800d00a:	617b      	str	r3, [r7, #20]
  
  greset.d32 = 0;
 800d00c:	2300      	movs	r3, #0
 800d00e:	60fb      	str	r3, [r7, #12]
  greset.b.rxfflsh = 1;
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	f043 0310 	orr.w	r3, r3, #16
 800d016:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	68db      	ldr	r3, [r3, #12]
 800d01c:	68fa      	ldr	r2, [r7, #12]
 800d01e:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	68db      	ldr	r3, [r3, #12]
 800d024:	691b      	ldr	r3, [r3, #16]
 800d026:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800d028:	697b      	ldr	r3, [r7, #20]
 800d02a:	3301      	adds	r3, #1
 800d02c:	617b      	str	r3, [r7, #20]
 800d02e:	697b      	ldr	r3, [r7, #20]
 800d030:	4a09      	ldr	r2, [pc, #36]	; (800d058 <USB_OTG_FlushRxFifo+0x5c>)
 800d032:	4293      	cmp	r3, r2
 800d034:	d806      	bhi.n	800d044 <USB_OTG_FlushRxFifo+0x48>
    {
      break;
    }
  }
  while (greset.b.rxfflsh == 1);
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800d03c:	b2db      	uxtb	r3, r3
 800d03e:	2b01      	cmp	r3, #1
 800d040:	d0ee      	beq.n	800d020 <USB_OTG_FlushRxFifo+0x24>
 800d042:	e000      	b.n	800d046 <USB_OTG_FlushRxFifo+0x4a>
      break;
 800d044:	bf00      	nop
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800d046:	2003      	movs	r0, #3
 800d048:	f00c fad4 	bl	80195f4 <USB_OTG_BSP_uDelay>
  return status;
 800d04c:	7cfb      	ldrb	r3, [r7, #19]
}
 800d04e:	4618      	mov	r0, r3
 800d050:	3718      	adds	r7, #24
 800d052:	46bd      	mov	sp, r7
 800d054:	bd80      	pop	{r7, pc}
 800d056:	bf00      	nop
 800d058:	00030d40 	.word	0x00030d40

0800d05c <USB_OTG_SetCurrentMode>:
* @param  pdev : Selected device
* @param  mode :  (Host/device)
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b084      	sub	sp, #16
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
 800d064:	460b      	mov	r3, r1
 800d066:	70fb      	strb	r3, [r7, #3]
  USB_OTG_STS status = USB_OTG_OK;
 800d068:	2300      	movs	r3, #0
 800d06a:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	68db      	ldr	r3, [r3, #12]
 800d070:	68db      	ldr	r3, [r3, #12]
 800d072:	60bb      	str	r3, [r7, #8]
  
  usbcfg.b.force_host = 0;
 800d074:	7afb      	ldrb	r3, [r7, #11]
 800d076:	f36f 1345 	bfc	r3, #5, #1
 800d07a:	72fb      	strb	r3, [r7, #11]
  usbcfg.b.force_dev = 0;
 800d07c:	7afb      	ldrb	r3, [r7, #11]
 800d07e:	f36f 1386 	bfc	r3, #6, #1
 800d082:	72fb      	strb	r3, [r7, #11]
  
  if ( mode == HOST_MODE)
 800d084:	78fb      	ldrb	r3, [r7, #3]
 800d086:	2b01      	cmp	r3, #1
 800d088:	d104      	bne.n	800d094 <USB_OTG_SetCurrentMode+0x38>
  {
    usbcfg.b.force_host = 1;
 800d08a:	7afb      	ldrb	r3, [r7, #11]
 800d08c:	f043 0320 	orr.w	r3, r3, #32
 800d090:	72fb      	strb	r3, [r7, #11]
 800d092:	e006      	b.n	800d0a2 <USB_OTG_SetCurrentMode+0x46>
  }
  else if ( mode == DEVICE_MODE)
 800d094:	78fb      	ldrb	r3, [r7, #3]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d103      	bne.n	800d0a2 <USB_OTG_SetCurrentMode+0x46>
  {
    usbcfg.b.force_dev = 1;
 800d09a:	7afb      	ldrb	r3, [r7, #11]
 800d09c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0a0:	72fb      	strb	r3, [r7, #11]
  else
  {
    /* Do Nothing */
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	68db      	ldr	r3, [r3, #12]
 800d0a6:	68ba      	ldr	r2, [r7, #8]
 800d0a8:	60da      	str	r2, [r3, #12]
  USB_OTG_BSP_mDelay(50);
 800d0aa:	2032      	movs	r0, #50	; 0x32
 800d0ac:	f00c fac6 	bl	801963c <USB_OTG_BSP_mDelay>
  return status;
 800d0b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	3710      	adds	r7, #16
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}

0800d0ba <USB_OTG_GetMode>:
* @brief  USB_OTG_GetMode : Get current mode
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
 800d0ba:	b480      	push	{r7}
 800d0bc:	b083      	sub	sp, #12
 800d0be:	af00      	add	r7, sp, #0
 800d0c0:	6078      	str	r0, [r7, #4]
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	68db      	ldr	r3, [r3, #12]
 800d0c6:	695b      	ldr	r3, [r3, #20]
 800d0c8:	f003 0301 	and.w	r3, r3, #1
}
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	370c      	adds	r7, #12
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d6:	4770      	bx	lr

0800d0d8 <USB_OTG_IsDeviceMode>:
* @brief  USB_OTG_IsDeviceMode : Check if it is device mode
* @param  pdev : Selected device
* @retval num_in_ep
*/
uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	b082      	sub	sp, #8
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
  return (USB_OTG_GetMode(pdev) != HOST_MODE);
 800d0e0:	6878      	ldr	r0, [r7, #4]
 800d0e2:	f7ff ffea 	bl	800d0ba <USB_OTG_GetMode>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	2b01      	cmp	r3, #1
 800d0ea:	bf14      	ite	ne
 800d0ec:	2301      	movne	r3, #1
 800d0ee:	2300      	moveq	r3, #0
 800d0f0:	b2db      	uxtb	r3, r3
}
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	3708      	adds	r7, #8
 800d0f6:	46bd      	mov	sp, r7
 800d0f8:	bd80      	pop	{r7, pc}

0800d0fa <USB_OTG_ReadCoreItr>:
* @brief  USB_OTG_ReadCoreItr : returns the Core Interrupt register
* @param  pdev : Selected device
* @retval Status
*/
uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
{
 800d0fa:	b480      	push	{r7}
 800d0fc:	b085      	sub	sp, #20
 800d0fe:	af00      	add	r7, sp, #0
 800d100:	6078      	str	r0, [r7, #4]
  uint32_t v = 0;
 800d102:	2300      	movs	r3, #0
 800d104:	60fb      	str	r3, [r7, #12]
  v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	68db      	ldr	r3, [r3, #12]
 800d10a:	695b      	ldr	r3, [r3, #20]
 800d10c:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	68db      	ldr	r3, [r3, #12]
 800d112:	699b      	ldr	r3, [r3, #24]
 800d114:	68fa      	ldr	r2, [r7, #12]
 800d116:	4013      	ands	r3, r2
 800d118:	60fb      	str	r3, [r7, #12]
  return v;
 800d11a:	68fb      	ldr	r3, [r7, #12]
}
 800d11c:	4618      	mov	r0, r3
 800d11e:	3714      	adds	r7, #20
 800d120:	46bd      	mov	sp, r7
 800d122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d126:	4770      	bx	lr

0800d128 <USB_OTG_InitDevSpeed>:
*         depending the PHY type and the enumeration speed of the device.
* @param  pdev : Selected device
* @retval : None
*/
void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
{
 800d128:	b480      	push	{r7}
 800d12a:	b085      	sub	sp, #20
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
 800d130:	460b      	mov	r3, r1
 800d132:	70fb      	strb	r3, [r7, #3]
  USB_OTG_DCFG_TypeDef   dcfg;
  
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	691b      	ldr	r3, [r3, #16]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	60fb      	str	r3, [r7, #12]
  dcfg.b.devspd = speed;
 800d13c:	78fb      	ldrb	r3, [r7, #3]
 800d13e:	f003 0303 	and.w	r3, r3, #3
 800d142:	b2da      	uxtb	r2, r3
 800d144:	7b3b      	ldrb	r3, [r7, #12]
 800d146:	f362 0301 	bfi	r3, r2, #0, #2
 800d14a:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	691b      	ldr	r3, [r3, #16]
 800d150:	68fa      	ldr	r2, [r7, #12]
 800d152:	601a      	str	r2, [r3, #0]
}
 800d154:	bf00      	nop
 800d156:	3714      	adds	r7, #20
 800d158:	46bd      	mov	sp, r7
 800d15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15e:	4770      	bx	lr

0800d160 <USB_OTG_CoreInitDev>:
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b08c      	sub	sp, #48	; 0x30
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
  USB_OTG_STS             status       = USB_OTG_OK;
 800d168:	2300      	movs	r3, #0
 800d16a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  USB_OTG_FSIZ_TypeDef    nptxfifosize;
  USB_OTG_FSIZ_TypeDef    txfifosize;
  USB_OTG_DIEPMSK_TypeDef msk;
  USB_OTG_DTHRCTL_TypeDef dthrctl;  
  
  depctl.d32 = 0;
 800d16e:	2300      	movs	r3, #0
 800d170:	627b      	str	r3, [r7, #36]	; 0x24
  dcfg.d32 = 0;
 800d172:	2300      	movs	r3, #0
 800d174:	623b      	str	r3, [r7, #32]
  nptxfifosize.d32 = 0;
 800d176:	2300      	movs	r3, #0
 800d178:	61fb      	str	r3, [r7, #28]
  txfifosize.d32 = 0;
 800d17a:	2300      	movs	r3, #0
 800d17c:	61bb      	str	r3, [r7, #24]
  msk.d32 = 0;
 800d17e:	2300      	movs	r3, #0
 800d180:	617b      	str	r3, [r7, #20]
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800d188:	2200      	movs	r2, #0
 800d18a:	601a      	str	r2, [r3, #0]
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	691b      	ldr	r3, [r3, #16]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	623b      	str	r3, [r7, #32]
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 800d194:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800d198:	f36f 03c4 	bfc	r3, #3, #2
 800d19c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	691b      	ldr	r3, [r3, #16]
 800d1a4:	6a3a      	ldr	r2, [r7, #32]
 800d1a6:	601a      	str	r2, [r3, #0]
  
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	7adb      	ldrb	r3, [r3, #11]
 800d1ac:	2b01      	cmp	r3, #1
 800d1ae:	d133      	bne.n	800d218 <USB_OTG_CoreInitDev+0xb8>
  {  
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
 800d1b0:	2103      	movs	r1, #3
 800d1b2:	6878      	ldr	r0, [r7, #4]
 800d1b4:	f7ff ffb8 	bl	800d128 <USB_OTG_InitDevSpeed>
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	68db      	ldr	r3, [r3, #12]
 800d1bc:	2280      	movs	r2, #128	; 0x80
 800d1be:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
 800d1c0:	2320      	movs	r3, #32
 800d1c2:	83fb      	strh	r3, [r7, #30]
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 800d1c4:	2380      	movs	r3, #128	; 0x80
 800d1c6:	83bb      	strh	r3, [r7, #28]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	68db      	ldr	r3, [r3, #12]
 800d1cc:	69fa      	ldr	r2, [r7, #28]
 800d1ce:	629a      	str	r2, [r3, #40]	; 0x28
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800d1d0:	8bba      	ldrh	r2, [r7, #28]
 800d1d2:	8bfb      	ldrh	r3, [r7, #30]
 800d1d4:	4413      	add	r3, r2
 800d1d6:	b29b      	uxth	r3, r3
 800d1d8:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 800d1da:	2380      	movs	r3, #128	; 0x80
 800d1dc:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	68db      	ldr	r3, [r3, #12]
 800d1e2:	69ba      	ldr	r2, [r7, #24]
 800d1e4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    
    
    /* EP2 TX*/
    txfifosize.b.startaddr += txfifosize.b.depth;
 800d1e8:	8b3a      	ldrh	r2, [r7, #24]
 800d1ea:	8b7b      	ldrh	r3, [r7, #26]
 800d1ec:	4413      	add	r3, r2
 800d1ee:	b29b      	uxth	r3, r3
 800d1f0:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 800d1f2:	2320      	movs	r3, #32
 800d1f4:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	68db      	ldr	r3, [r3, #12]
 800d1fa:	69ba      	ldr	r2, [r7, #24]
 800d1fc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    
    
    /* EP3 TX*/  
    txfifosize.b.startaddr += txfifosize.b.depth;
 800d200:	8b3a      	ldrh	r2, [r7, #24]
 800d202:	8b7b      	ldrh	r3, [r7, #26]
 800d204:	4413      	add	r3, r2
 800d206:	b29b      	uxth	r3, r3
 800d208:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX3_FIFO_FS_SIZE;
 800d20a:	2300      	movs	r3, #0
 800d20c:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	68db      	ldr	r3, [r3, #12]
 800d212:	69ba      	ldr	r2, [r7, #24]
 800d214:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    txfifosize.b.depth = TX5_FIFO_HS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[4], txfifosize.d32 );
  }
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
 800d218:	2110      	movs	r1, #16
 800d21a:	6878      	ldr	r0, [r7, #4]
 800d21c:	f7ff feb6 	bl	800cf8c <USB_OTG_FlushTxFifo>
  USB_OTG_FlushRxFifo(pdev);
 800d220:	6878      	ldr	r0, [r7, #4]
 800d222:	f7ff feeb 	bl	800cffc <USB_OTG_FlushRxFifo>
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	691b      	ldr	r3, [r3, #16]
 800d22a:	2200      	movs	r2, #0
 800d22c:	611a      	str	r2, [r3, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	691b      	ldr	r3, [r3, #16]
 800d232:	2200      	movs	r2, #0
 800d234:	615a      	str	r2, [r3, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	691b      	ldr	r3, [r3, #16]
 800d23a:	f04f 32ff 	mov.w	r2, #4294967295
 800d23e:	619a      	str	r2, [r3, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	691b      	ldr	r3, [r3, #16]
 800d244:	2200      	movs	r2, #0
 800d246:	61da      	str	r2, [r3, #28]
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800d248:	2300      	movs	r3, #0
 800d24a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d24c:	e03a      	b.n	800d2c4 <USB_OTG_CoreInitDev+0x164>
  {
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 800d24e:	687a      	ldr	r2, [r7, #4]
 800d250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d252:	3304      	adds	r3, #4
 800d254:	009b      	lsls	r3, r3, #2
 800d256:	4413      	add	r3, r2
 800d258:	689b      	ldr	r3, [r3, #8]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	627b      	str	r3, [r7, #36]	; 0x24
    if (depctl.b.epena)
 800d25e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d262:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d266:	b2db      	uxtb	r3, r3
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d00e      	beq.n	800d28a <USB_OTG_CoreInitDev+0x12a>
    {
      depctl.d32 = 0;
 800d26c:	2300      	movs	r3, #0
 800d26e:	627b      	str	r3, [r7, #36]	; 0x24
      depctl.b.epdis = 1;
 800d270:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d274:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d278:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      depctl.b.snak = 1;
 800d27c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d280:	f043 0308 	orr.w	r3, r3, #8
 800d284:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d288:	e001      	b.n	800d28e <USB_OTG_CoreInitDev+0x12e>
    }
    else
    {
      depctl.d32 = 0;
 800d28a:	2300      	movs	r3, #0
 800d28c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 800d28e:	687a      	ldr	r2, [r7, #4]
 800d290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d292:	3304      	adds	r3, #4
 800d294:	009b      	lsls	r3, r3, #2
 800d296:	4413      	add	r3, r2
 800d298:	689b      	ldr	r3, [r3, #8]
 800d29a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d29c:	601a      	str	r2, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2a2:	3304      	adds	r3, #4
 800d2a4:	009b      	lsls	r3, r3, #2
 800d2a6:	4413      	add	r3, r2
 800d2a8:	689b      	ldr	r3, [r3, #8]
 800d2aa:	2200      	movs	r2, #0
 800d2ac:	611a      	str	r2, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800d2ae:	687a      	ldr	r2, [r7, #4]
 800d2b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2b2:	3304      	adds	r3, #4
 800d2b4:	009b      	lsls	r3, r3, #2
 800d2b6:	4413      	add	r3, r2
 800d2b8:	689b      	ldr	r3, [r3, #8]
 800d2ba:	22ff      	movs	r2, #255	; 0xff
 800d2bc:	609a      	str	r2, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800d2be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2c0:	3301      	adds	r3, #1
 800d2c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	785b      	ldrb	r3, [r3, #1]
 800d2c8:	461a      	mov	r2, r3
 800d2ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2cc:	4293      	cmp	r3, r2
 800d2ce:	d3be      	bcc.n	800d24e <USB_OTG_CoreInitDev+0xee>
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d2d4:	e035      	b.n	800d342 <USB_OTG_CoreInitDev+0x1e2>
  {
    USB_OTG_DEPCTL_TypeDef  depctl;
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 800d2d6:	687a      	ldr	r2, [r7, #4]
 800d2d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2da:	3314      	adds	r3, #20
 800d2dc:	009b      	lsls	r3, r3, #2
 800d2de:	4413      	add	r3, r2
 800d2e0:	685b      	ldr	r3, [r3, #4]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	60fb      	str	r3, [r7, #12]
    if (depctl.b.epena)
 800d2e6:	7bfb      	ldrb	r3, [r7, #15]
 800d2e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d2ec:	b2db      	uxtb	r3, r3
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d00a      	beq.n	800d308 <USB_OTG_CoreInitDev+0x1a8>
    {
      depctl.d32 = 0;
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	60fb      	str	r3, [r7, #12]
      depctl.b.epdis = 1;
 800d2f6:	7bfb      	ldrb	r3, [r7, #15]
 800d2f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d2fc:	73fb      	strb	r3, [r7, #15]
      depctl.b.snak = 1;
 800d2fe:	7bfb      	ldrb	r3, [r7, #15]
 800d300:	f043 0308 	orr.w	r3, r3, #8
 800d304:	73fb      	strb	r3, [r7, #15]
 800d306:	e001      	b.n	800d30c <USB_OTG_CoreInitDev+0x1ac>
    }
    else
    {
      depctl.d32 = 0;
 800d308:	2300      	movs	r3, #0
 800d30a:	60fb      	str	r3, [r7, #12]
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 800d30c:	687a      	ldr	r2, [r7, #4]
 800d30e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d310:	3314      	adds	r3, #20
 800d312:	009b      	lsls	r3, r3, #2
 800d314:	4413      	add	r3, r2
 800d316:	685b      	ldr	r3, [r3, #4]
 800d318:	68fa      	ldr	r2, [r7, #12]
 800d31a:	601a      	str	r2, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 800d31c:	687a      	ldr	r2, [r7, #4]
 800d31e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d320:	3314      	adds	r3, #20
 800d322:	009b      	lsls	r3, r3, #2
 800d324:	4413      	add	r3, r2
 800d326:	685b      	ldr	r3, [r3, #4]
 800d328:	2200      	movs	r2, #0
 800d32a:	611a      	str	r2, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800d32c:	687a      	ldr	r2, [r7, #4]
 800d32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d330:	3314      	adds	r3, #20
 800d332:	009b      	lsls	r3, r3, #2
 800d334:	4413      	add	r3, r2
 800d336:	685b      	ldr	r3, [r3, #4]
 800d338:	22ff      	movs	r2, #255	; 0xff
 800d33a:	609a      	str	r2, [r3, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800d33c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d33e:	3301      	adds	r3, #1
 800d340:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	785b      	ldrb	r3, [r3, #1]
 800d346:	461a      	mov	r2, r3
 800d348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d3c3      	bcc.n	800d2d6 <USB_OTG_CoreInitDev+0x176>
  }
  msk.d32 = 0;
 800d34e:	2300      	movs	r3, #0
 800d350:	617b      	str	r3, [r7, #20]
  msk.b.txfifoundrn = 1;
 800d352:	7d7b      	ldrb	r3, [r7, #21]
 800d354:	f043 0301 	orr.w	r3, r3, #1
 800d358:	757b      	strb	r3, [r7, #21]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	691b      	ldr	r3, [r3, #16]
 800d35e:	691a      	ldr	r2, [r3, #16]
 800d360:	697b      	ldr	r3, [r7, #20]
 800d362:	43db      	mvns	r3, r3
 800d364:	ea02 0103 	and.w	r1, r2, r3
 800d368:	697a      	ldr	r2, [r7, #20]
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	691b      	ldr	r3, [r3, #16]
 800d36e:	430a      	orrs	r2, r1
 800d370:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	78db      	ldrb	r3, [r3, #3]
 800d376:	2b01      	cmp	r3, #1
 800d378:	d11b      	bne.n	800d3b2 <USB_OTG_CoreInitDev+0x252>
  {
    dthrctl.d32 = 0;
 800d37a:	2300      	movs	r3, #0
 800d37c:	613b      	str	r3, [r7, #16]
    dthrctl.b.non_iso_thr_en = 1;
 800d37e:	7c3b      	ldrb	r3, [r7, #16]
 800d380:	f043 0301 	orr.w	r3, r3, #1
 800d384:	743b      	strb	r3, [r7, #16]
    dthrctl.b.iso_thr_en = 1;
 800d386:	7c3b      	ldrb	r3, [r7, #16]
 800d388:	f043 0302 	orr.w	r3, r3, #2
 800d38c:	743b      	strb	r3, [r7, #16]
    dthrctl.b.tx_thr_len = 64;
 800d38e:	8a3b      	ldrh	r3, [r7, #16]
 800d390:	2240      	movs	r2, #64	; 0x40
 800d392:	f362 038a 	bfi	r3, r2, #2, #9
 800d396:	823b      	strh	r3, [r7, #16]
    dthrctl.b.rx_thr_en = 1;
 800d398:	7cbb      	ldrb	r3, [r7, #18]
 800d39a:	f043 0301 	orr.w	r3, r3, #1
 800d39e:	74bb      	strb	r3, [r7, #18]
    dthrctl.b.rx_thr_len = 64;
 800d3a0:	8a7b      	ldrh	r3, [r7, #18]
 800d3a2:	2240      	movs	r2, #64	; 0x40
 800d3a4:	f362 0349 	bfi	r3, r2, #1, #9
 800d3a8:	827b      	strh	r3, [r7, #18]
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	691b      	ldr	r3, [r3, #16]
 800d3ae:	693a      	ldr	r2, [r7, #16]
 800d3b0:	631a      	str	r2, [r3, #48]	; 0x30
  }
  USB_OTG_EnableDevInt(pdev);
 800d3b2:	6878      	ldr	r0, [r7, #4]
 800d3b4:	f000 f806 	bl	800d3c4 <USB_OTG_EnableDevInt>
  return status;
 800d3b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3730      	adds	r7, #48	; 0x30
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}

0800d3c4 <USB_OTG_EnableDevInt>:
* @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b084      	sub	sp, #16
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	60bb      	str	r3, [r7, #8]
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	68db      	ldr	r3, [r3, #12]
 800d3d8:	2200      	movs	r2, #0
 800d3da:	619a      	str	r2, [r3, #24]
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	68db      	ldr	r3, [r3, #12]
 800d3e0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800d3e4:	615a      	str	r2, [r3, #20]
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
 800d3e6:	6878      	ldr	r0, [r7, #4]
 800d3e8:	f7ff fb70 	bl	800cacc <USB_OTG_EnableCommonInt>
  
  if (pdev->cfg.dma_enable == 0)
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	78db      	ldrb	r3, [r3, #3]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d103      	bne.n	800d3fc <USB_OTG_EnableDevInt+0x38>
  {
    intmsk.b.rxstsqlvl = 1;
 800d3f4:	7a3b      	ldrb	r3, [r7, #8]
 800d3f6:	f043 0310 	orr.w	r3, r3, #16
 800d3fa:	723b      	strb	r3, [r7, #8]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  intmsk.b.usbsuspend = 1;
 800d3fc:	7a7b      	ldrb	r3, [r7, #9]
 800d3fe:	f043 0308 	orr.w	r3, r3, #8
 800d402:	727b      	strb	r3, [r7, #9]
  intmsk.b.usbreset   = 1;
 800d404:	7a7b      	ldrb	r3, [r7, #9]
 800d406:	f043 0310 	orr.w	r3, r3, #16
 800d40a:	727b      	strb	r3, [r7, #9]
  intmsk.b.enumdone   = 1;
 800d40c:	7a7b      	ldrb	r3, [r7, #9]
 800d40e:	f043 0320 	orr.w	r3, r3, #32
 800d412:	727b      	strb	r3, [r7, #9]
  intmsk.b.inepintr   = 1;
 800d414:	7abb      	ldrb	r3, [r7, #10]
 800d416:	f043 0304 	orr.w	r3, r3, #4
 800d41a:	72bb      	strb	r3, [r7, #10]
  intmsk.b.outepintr  = 1;
 800d41c:	7abb      	ldrb	r3, [r7, #10]
 800d41e:	f043 0308 	orr.w	r3, r3, #8
 800d422:	72bb      	strb	r3, [r7, #10]
  intmsk.b.sofintr    = 1; 
 800d424:	7a3b      	ldrb	r3, [r7, #8]
 800d426:	f043 0308 	orr.w	r3, r3, #8
 800d42a:	723b      	strb	r3, [r7, #8]
  
  intmsk.b.incomplisoin    = 1; 
 800d42c:	7abb      	ldrb	r3, [r7, #10]
 800d42e:	f043 0310 	orr.w	r3, r3, #16
 800d432:	72bb      	strb	r3, [r7, #10]
  intmsk.b.incomplisoout    = 1;   
 800d434:	7abb      	ldrb	r3, [r7, #10]
 800d436:	f043 0320 	orr.w	r3, r3, #32
 800d43a:	72bb      	strb	r3, [r7, #10]
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	68db      	ldr	r3, [r3, #12]
 800d440:	699a      	ldr	r2, [r3, #24]
 800d442:	68bb      	ldr	r3, [r7, #8]
 800d444:	43db      	mvns	r3, r3
 800d446:	ea02 0103 	and.w	r1, r2, r3
 800d44a:	68ba      	ldr	r2, [r7, #8]
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	68db      	ldr	r3, [r3, #12]
 800d450:	430a      	orrs	r2, r1
 800d452:	619a      	str	r2, [r3, #24]
  return status;
 800d454:	7bfb      	ldrb	r3, [r7, #15]
}
 800d456:	4618      	mov	r0, r3
 800d458:	3710      	adds	r7, #16
 800d45a:	46bd      	mov	sp, r7
 800d45c:	bd80      	pop	{r7, pc}
	...

0800d460 <USB_OTG_GetDeviceSpeed>:
*         Get the device speed from the device status register
* @param  None
* @retval status
*/
enum USB_OTG_SPEED USB_OTG_GetDeviceSpeed (USB_OTG_CORE_HANDLE *pdev)
{
 800d460:	b480      	push	{r7}
 800d462:	b085      	sub	sp, #20
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
  USB_OTG_DSTS_TypeDef  dsts;
  enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
 800d468:	2300      	movs	r3, #0
 800d46a:	73fb      	strb	r3, [r7, #15]
  
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	691b      	ldr	r3, [r3, #16]
 800d470:	689b      	ldr	r3, [r3, #8]
 800d472:	60bb      	str	r3, [r7, #8]
  
  switch (dsts.b.enumspd)
 800d474:	7a3b      	ldrb	r3, [r7, #8]
 800d476:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800d47a:	b2db      	uxtb	r3, r3
 800d47c:	2b03      	cmp	r3, #3
 800d47e:	d814      	bhi.n	800d4aa <USB_OTG_GetDeviceSpeed+0x4a>
 800d480:	a201      	add	r2, pc, #4	; (adr r2, 800d488 <USB_OTG_GetDeviceSpeed+0x28>)
 800d482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d486:	bf00      	nop
 800d488:	0800d499 	.word	0x0800d499
 800d48c:	0800d49f 	.word	0x0800d49f
 800d490:	0800d4a5 	.word	0x0800d4a5
 800d494:	0800d49f 	.word	0x0800d49f
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
    speed = USB_SPEED_HIGH;
 800d498:	2303      	movs	r3, #3
 800d49a:	73fb      	strb	r3, [r7, #15]
    break;
 800d49c:	e008      	b.n	800d4b0 <USB_OTG_GetDeviceSpeed+0x50>
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    speed = USB_SPEED_FULL;
 800d49e:	2302      	movs	r3, #2
 800d4a0:	73fb      	strb	r3, [r7, #15]
    break;
 800d4a2:	e005      	b.n	800d4b0 <USB_OTG_GetDeviceSpeed+0x50>
    
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    speed = USB_SPEED_LOW;
 800d4a4:	2301      	movs	r3, #1
 800d4a6:	73fb      	strb	r3, [r7, #15]
    break;
 800d4a8:	e002      	b.n	800d4b0 <USB_OTG_GetDeviceSpeed+0x50>
  default:
    speed = USB_SPEED_FULL;
 800d4aa:	2302      	movs	r3, #2
 800d4ac:	73fb      	strb	r3, [r7, #15]
    break; 
 800d4ae:	bf00      	nop
  }
  
  return speed;
 800d4b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	3714      	adds	r7, #20
 800d4b6:	46bd      	mov	sp, r7
 800d4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4bc:	4770      	bx	lr
 800d4be:	bf00      	nop

0800d4c0 <USB_OTG_EP0Activate>:
*   for transmitting packets
* @param  None
* @retval USB_OTG_STS : status
*/
USB_OTG_STS  USB_OTG_EP0Activate(USB_OTG_CORE_HANDLE *pdev)
{
 800d4c0:	b480      	push	{r7}
 800d4c2:	b087      	sub	sp, #28
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	6078      	str	r0, [r7, #4]
  USB_OTG_STS             status = USB_OTG_OK;
 800d4c8:	2300      	movs	r3, #0
 800d4ca:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DSTS_TypeDef    dsts;
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	60bb      	str	r3, [r7, #8]
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	691b      	ldr	r3, [r3, #16]
 800d4d4:	689b      	ldr	r3, [r3, #8]
 800d4d6:	613b      	str	r3, [r7, #16]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	699b      	ldr	r3, [r3, #24]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	60fb      	str	r3, [r7, #12]
  /* Set the MPS of the IN EP based on the enumeration speed */
  switch (dsts.b.enumspd)
 800d4e0:	7c3b      	ldrb	r3, [r7, #16]
 800d4e2:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800d4e6:	b2db      	uxtb	r3, r3
 800d4e8:	2b03      	cmp	r3, #3
 800d4ea:	d009      	beq.n	800d500 <USB_OTG_EP0Activate+0x40>
 800d4ec:	2b03      	cmp	r3, #3
 800d4ee:	dc12      	bgt.n	800d516 <USB_OTG_EP0Activate+0x56>
 800d4f0:	2b01      	cmp	r3, #1
 800d4f2:	dc02      	bgt.n	800d4fa <USB_OTG_EP0Activate+0x3a>
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	da03      	bge.n	800d500 <USB_OTG_EP0Activate+0x40>
 800d4f8:	e00d      	b.n	800d516 <USB_OTG_EP0Activate+0x56>
 800d4fa:	2b02      	cmp	r3, #2
 800d4fc:	d005      	beq.n	800d50a <USB_OTG_EP0Activate+0x4a>
 800d4fe:	e00a      	b.n	800d516 <USB_OTG_EP0Activate+0x56>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    diepctl.b.mps = DEP0CTL_MPS_64;
 800d500:	89bb      	ldrh	r3, [r7, #12]
 800d502:	f36f 030a 	bfc	r3, #0, #11
 800d506:	81bb      	strh	r3, [r7, #12]
    break;
 800d508:	e00a      	b.n	800d520 <USB_OTG_EP0Activate+0x60>
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    diepctl.b.mps = DEP0CTL_MPS_8;
 800d50a:	89bb      	ldrh	r3, [r7, #12]
 800d50c:	2203      	movs	r2, #3
 800d50e:	f362 030a 	bfi	r3, r2, #0, #11
 800d512:	81bb      	strh	r3, [r7, #12]
    break;
 800d514:	e004      	b.n	800d520 <USB_OTG_EP0Activate+0x60>
  default:
    diepctl.b.mps = DEP0CTL_MPS_64;
 800d516:	89bb      	ldrh	r3, [r7, #12]
 800d518:	f36f 030a 	bfc	r3, #0, #11
 800d51c:	81bb      	strh	r3, [r7, #12]
    break; 
 800d51e:	bf00      	nop
  }
  USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	699b      	ldr	r3, [r3, #24]
 800d524:	68fa      	ldr	r2, [r7, #12]
 800d526:	601a      	str	r2, [r3, #0]
  dctl.b.cgnpinnak = 1;
 800d528:	7a7b      	ldrb	r3, [r7, #9]
 800d52a:	f043 0301 	orr.w	r3, r3, #1
 800d52e:	727b      	strb	r3, [r7, #9]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	691b      	ldr	r3, [r3, #16]
 800d534:	685a      	ldr	r2, [r3, #4]
 800d536:	68bb      	ldr	r3, [r7, #8]
 800d538:	43db      	mvns	r3, r3
 800d53a:	ea02 0103 	and.w	r1, r2, r3
 800d53e:	68ba      	ldr	r2, [r7, #8]
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	691b      	ldr	r3, [r3, #16]
 800d544:	430a      	orrs	r2, r1
 800d546:	605a      	str	r2, [r3, #4]
  return status;
 800d548:	7dfb      	ldrb	r3, [r7, #23]
}
 800d54a:	4618      	mov	r0, r3
 800d54c:	371c      	adds	r7, #28
 800d54e:	46bd      	mov	sp, r7
 800d550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d554:	4770      	bx	lr

0800d556 <USB_OTG_EPActivate>:
* @brief  USB_OTG_EPActivate : Activates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800d556:	b480      	push	{r7}
 800d558:	b087      	sub	sp, #28
 800d55a:	af00      	add	r7, sp, #0
 800d55c:	6078      	str	r0, [r7, #4]
 800d55e:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800d560:	2300      	movs	r3, #0
 800d562:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  
  depctl.d32 = 0;
 800d564:	2300      	movs	r3, #0
 800d566:	60fb      	str	r3, [r7, #12]
  daintmsk.d32 = 0;
 800d568:	2300      	movs	r3, #0
 800d56a:	60bb      	str	r3, [r7, #8]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800d56c:	683b      	ldr	r3, [r7, #0]
 800d56e:	785b      	ldrb	r3, [r3, #1]
 800d570:	2b01      	cmp	r3, #1
 800d572:	d10f      	bne.n	800d594 <USB_OTG_EPActivate+0x3e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800d574:	683b      	ldr	r3, [r7, #0]
 800d576:	781b      	ldrb	r3, [r3, #0]
 800d578:	687a      	ldr	r2, [r7, #4]
 800d57a:	3304      	adds	r3, #4
 800d57c:	009b      	lsls	r3, r3, #2
 800d57e:	4413      	add	r3, r2
 800d580:	689b      	ldr	r3, [r3, #8]
 800d582:	617b      	str	r3, [r7, #20]
    daintmsk.ep.in = 1 << ep->num;
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	781b      	ldrb	r3, [r3, #0]
 800d588:	461a      	mov	r2, r3
 800d58a:	2301      	movs	r3, #1
 800d58c:	4093      	lsls	r3, r2
 800d58e:	b29b      	uxth	r3, r3
 800d590:	813b      	strh	r3, [r7, #8]
 800d592:	e00e      	b.n	800d5b2 <USB_OTG_EPActivate+0x5c>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800d594:	683b      	ldr	r3, [r7, #0]
 800d596:	781b      	ldrb	r3, [r3, #0]
 800d598:	687a      	ldr	r2, [r7, #4]
 800d59a:	3314      	adds	r3, #20
 800d59c:	009b      	lsls	r3, r3, #2
 800d59e:	4413      	add	r3, r2
 800d5a0:	685b      	ldr	r3, [r3, #4]
 800d5a2:	617b      	str	r3, [r7, #20]
    daintmsk.ep.out = 1 << ep->num;
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	781b      	ldrb	r3, [r3, #0]
 800d5a8:	461a      	mov	r2, r3
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	4093      	lsls	r3, r2
 800d5ae:	b29b      	uxth	r3, r3
 800d5b0:	817b      	strh	r3, [r7, #10]
  }
  /* If the EP is already active don't change the EP Control
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
 800d5b2:	697b      	ldr	r3, [r7, #20]
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	60fb      	str	r3, [r7, #12]
  if (!depctl.b.usbactep)
 800d5b8:	7b7b      	ldrb	r3, [r7, #13]
 800d5ba:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d5be:	b2db      	uxtb	r3, r3
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d125      	bne.n	800d610 <USB_OTG_EPActivate+0xba>
  {
    depctl.b.mps    = ep->maxpacket;
 800d5c4:	683b      	ldr	r3, [r7, #0]
 800d5c6:	689b      	ldr	r3, [r3, #8]
 800d5c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d5cc:	b29a      	uxth	r2, r3
 800d5ce:	89bb      	ldrh	r3, [r7, #12]
 800d5d0:	f362 030a 	bfi	r3, r2, #0, #11
 800d5d4:	81bb      	strh	r3, [r7, #12]
    depctl.b.eptype = ep->type;
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	78db      	ldrb	r3, [r3, #3]
 800d5da:	f003 0303 	and.w	r3, r3, #3
 800d5de:	b2da      	uxtb	r2, r3
 800d5e0:	7bbb      	ldrb	r3, [r7, #14]
 800d5e2:	f362 0383 	bfi	r3, r2, #2, #2
 800d5e6:	73bb      	strb	r3, [r7, #14]
    depctl.b.txfnum = ep->tx_fifo_num;
 800d5e8:	683b      	ldr	r3, [r7, #0]
 800d5ea:	88db      	ldrh	r3, [r3, #6]
 800d5ec:	f003 030f 	and.w	r3, r3, #15
 800d5f0:	b2da      	uxtb	r2, r3
 800d5f2:	89fb      	ldrh	r3, [r7, #14]
 800d5f4:	f362 1389 	bfi	r3, r2, #6, #4
 800d5f8:	81fb      	strh	r3, [r7, #14]
    depctl.b.setd0pid = 1;
 800d5fa:	7bfb      	ldrb	r3, [r7, #15]
 800d5fc:	f043 0310 	orr.w	r3, r3, #16
 800d600:	73fb      	strb	r3, [r7, #15]
    depctl.b.usbactep = 1;
 800d602:	7b7b      	ldrb	r3, [r7, #13]
 800d604:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d608:	737b      	strb	r3, [r7, #13]
    USB_OTG_WRITE_REG32(addr, depctl.d32);
 800d60a:	68fa      	ldr	r2, [r7, #12]
 800d60c:	697b      	ldr	r3, [r7, #20]
 800d60e:	601a      	str	r2, [r3, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
  }
  else
#endif   
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	691b      	ldr	r3, [r3, #16]
 800d614:	69d9      	ldr	r1, [r3, #28]
 800d616:	68ba      	ldr	r2, [r7, #8]
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	691b      	ldr	r3, [r3, #16]
 800d61c:	430a      	orrs	r2, r1
 800d61e:	61da      	str	r2, [r3, #28]
  return status;
 800d620:	7cfb      	ldrb	r3, [r7, #19]
}
 800d622:	4618      	mov	r0, r3
 800d624:	371c      	adds	r7, #28
 800d626:	46bd      	mov	sp, r7
 800d628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62c:	4770      	bx	lr

0800d62e <USB_OTG_EPDeactivate>:
* @brief  USB_OTG_EPDeactivate : Deactivates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPDeactivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800d62e:	b480      	push	{r7}
 800d630:	b087      	sub	sp, #28
 800d632:	af00      	add	r7, sp, #0
 800d634:	6078      	str	r0, [r7, #4]
 800d636:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800d638:	2300      	movs	r3, #0
 800d63a:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
 800d63c:	2300      	movs	r3, #0
 800d63e:	60fb      	str	r3, [r7, #12]
  daintmsk.d32 = 0;  
 800d640:	2300      	movs	r3, #0
 800d642:	60bb      	str	r3, [r7, #8]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	785b      	ldrb	r3, [r3, #1]
 800d648:	2b01      	cmp	r3, #1
 800d64a:	d10f      	bne.n	800d66c <USB_OTG_EPDeactivate+0x3e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	781b      	ldrb	r3, [r3, #0]
 800d650:	687a      	ldr	r2, [r7, #4]
 800d652:	3304      	adds	r3, #4
 800d654:	009b      	lsls	r3, r3, #2
 800d656:	4413      	add	r3, r2
 800d658:	689b      	ldr	r3, [r3, #8]
 800d65a:	617b      	str	r3, [r7, #20]
    daintmsk.ep.in = 1 << ep->num;
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	781b      	ldrb	r3, [r3, #0]
 800d660:	461a      	mov	r2, r3
 800d662:	2301      	movs	r3, #1
 800d664:	4093      	lsls	r3, r2
 800d666:	b29b      	uxth	r3, r3
 800d668:	813b      	strh	r3, [r7, #8]
 800d66a:	e00e      	b.n	800d68a <USB_OTG_EPDeactivate+0x5c>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800d66c:	683b      	ldr	r3, [r7, #0]
 800d66e:	781b      	ldrb	r3, [r3, #0]
 800d670:	687a      	ldr	r2, [r7, #4]
 800d672:	3314      	adds	r3, #20
 800d674:	009b      	lsls	r3, r3, #2
 800d676:	4413      	add	r3, r2
 800d678:	685b      	ldr	r3, [r3, #4]
 800d67a:	617b      	str	r3, [r7, #20]
    daintmsk.ep.out = 1 << ep->num;
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	781b      	ldrb	r3, [r3, #0]
 800d680:	461a      	mov	r2, r3
 800d682:	2301      	movs	r3, #1
 800d684:	4093      	lsls	r3, r2
 800d686:	b29b      	uxth	r3, r3
 800d688:	817b      	strh	r3, [r7, #10]
  }
  depctl.b.usbactep = 0;
 800d68a:	7b7b      	ldrb	r3, [r7, #13]
 800d68c:	f36f 13c7 	bfc	r3, #7, #1
 800d690:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32(addr, depctl.d32);
 800d692:	68fa      	ldr	r2, [r7, #12]
 800d694:	697b      	ldr	r3, [r7, #20]
 800d696:	601a      	str	r2, [r3, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	691b      	ldr	r3, [r3, #16]
 800d69c:	69d9      	ldr	r1, [r3, #28]
 800d69e:	68bb      	ldr	r3, [r7, #8]
 800d6a0:	43da      	mvns	r2, r3
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	691b      	ldr	r3, [r3, #16]
 800d6a6:	400a      	ands	r2, r1
 800d6a8:	61da      	str	r2, [r3, #28]
  return status;
 800d6aa:	7cfb      	ldrb	r3, [r7, #19]
}
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	371c      	adds	r7, #28
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b6:	4770      	bx	lr

0800d6b8 <USB_OTG_EPStartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b088      	sub	sp, #32
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef     depctl;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  USB_OTG_DSTS_TypeDef       dsts;    
  uint32_t fifoemptymsk = 0;  
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	61bb      	str	r3, [r7, #24]
  
  depctl.d32 = 0;
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	617b      	str	r3, [r7, #20]
  deptsiz.d32 = 0;
 800d6ce:	2300      	movs	r3, #0
 800d6d0:	613b      	str	r3, [r7, #16]
  /* IN endpoint */
  if (ep->is_in == 1)
 800d6d2:	683b      	ldr	r3, [r7, #0]
 800d6d4:	785b      	ldrb	r3, [r3, #1]
 800d6d6:	2b01      	cmp	r3, #1
 800d6d8:	f040 80aa 	bne.w	800d830 <USB_OTG_EPStartXfer+0x178>
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 800d6dc:	683b      	ldr	r3, [r7, #0]
 800d6de:	781b      	ldrb	r3, [r3, #0]
 800d6e0:	687a      	ldr	r2, [r7, #4]
 800d6e2:	3304      	adds	r3, #4
 800d6e4:	009b      	lsls	r3, r3, #2
 800d6e6:	4413      	add	r3, r2
 800d6e8:	689b      	ldr	r3, [r3, #8]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 800d6ee:	683b      	ldr	r3, [r7, #0]
 800d6f0:	781b      	ldrb	r3, [r3, #0]
 800d6f2:	687a      	ldr	r2, [r7, #4]
 800d6f4:	3304      	adds	r3, #4
 800d6f6:	009b      	lsls	r3, r3, #2
 800d6f8:	4413      	add	r3, r2
 800d6fa:	689b      	ldr	r3, [r3, #8]
 800d6fc:	691b      	ldr	r3, [r3, #16]
 800d6fe:	613b      	str	r3, [r7, #16]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	695b      	ldr	r3, [r3, #20]
 800d704:	2b00      	cmp	r3, #0
 800d706:	d109      	bne.n	800d71c <USB_OTG_EPStartXfer+0x64>
    {
      deptsiz.b.xfersize = 0;
 800d708:	693b      	ldr	r3, [r7, #16]
 800d70a:	f36f 0312 	bfc	r3, #0, #19
 800d70e:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 800d710:	8a7b      	ldrh	r3, [r7, #18]
 800d712:	2201      	movs	r2, #1
 800d714:	f362 03cc 	bfi	r3, r2, #3, #10
 800d718:	827b      	strh	r3, [r7, #18]
 800d71a:	e021      	b.n	800d760 <USB_OTG_EPStartXfer+0xa8>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	695b      	ldr	r3, [r3, #20]
 800d720:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800d724:	693b      	ldr	r3, [r7, #16]
 800d726:	f362 0312 	bfi	r3, r2, #0, #19
 800d72a:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 800d72c:	683b      	ldr	r3, [r7, #0]
 800d72e:	695a      	ldr	r2, [r3, #20]
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	689b      	ldr	r3, [r3, #8]
 800d734:	4413      	add	r3, r2
 800d736:	1e5a      	subs	r2, r3, #1
 800d738:	683b      	ldr	r3, [r7, #0]
 800d73a:	689b      	ldr	r3, [r3, #8]
 800d73c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d740:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d744:	b29a      	uxth	r2, r3
 800d746:	8a7b      	ldrh	r3, [r7, #18]
 800d748:	f362 03cc 	bfi	r3, r2, #3, #10
 800d74c:	827b      	strh	r3, [r7, #18]
      
      if (ep->type == EP_TYPE_ISOC)
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	78db      	ldrb	r3, [r3, #3]
 800d752:	2b01      	cmp	r3, #1
 800d754:	d104      	bne.n	800d760 <USB_OTG_EPStartXfer+0xa8>
      {
        deptsiz.b.mc = 1;
 800d756:	7cfb      	ldrb	r3, [r7, #19]
 800d758:	2201      	movs	r2, #1
 800d75a:	f362 1346 	bfi	r3, r2, #5, #2
 800d75e:	74fb      	strb	r3, [r7, #19]
      }       
    }
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 800d760:	683b      	ldr	r3, [r7, #0]
 800d762:	781b      	ldrb	r3, [r3, #0]
 800d764:	687a      	ldr	r2, [r7, #4]
 800d766:	3304      	adds	r3, #4
 800d768:	009b      	lsls	r3, r3, #2
 800d76a:	4413      	add	r3, r2
 800d76c:	689b      	ldr	r3, [r3, #8]
 800d76e:	693a      	ldr	r2, [r7, #16]
 800d770:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	78db      	ldrb	r3, [r3, #3]
 800d776:	2b01      	cmp	r3, #1
 800d778:	d10a      	bne.n	800d790 <USB_OTG_EPStartXfer+0xd8>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	781b      	ldrb	r3, [r3, #0]
 800d77e:	687a      	ldr	r2, [r7, #4]
 800d780:	3304      	adds	r3, #4
 800d782:	009b      	lsls	r3, r3, #2
 800d784:	4413      	add	r3, r2
 800d786:	689b      	ldr	r3, [r3, #8]
 800d788:	683a      	ldr	r2, [r7, #0]
 800d78a:	6912      	ldr	r2, [r2, #16]
 800d78c:	615a      	str	r2, [r3, #20]
 800d78e:	e015      	b.n	800d7bc <USB_OTG_EPStartXfer+0x104>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 800d790:	683b      	ldr	r3, [r7, #0]
 800d792:	78db      	ldrb	r3, [r3, #3]
 800d794:	2b01      	cmp	r3, #1
 800d796:	d011      	beq.n	800d7bc <USB_OTG_EPStartXfer+0x104>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	695b      	ldr	r3, [r3, #20]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d00d      	beq.n	800d7bc <USB_OTG_EPStartXfer+0x104>
        {
          fifoemptymsk = 1 << ep->num;
 800d7a0:	683b      	ldr	r3, [r7, #0]
 800d7a2:	781b      	ldrb	r3, [r3, #0]
 800d7a4:	461a      	mov	r2, r3
 800d7a6:	2301      	movs	r3, #1
 800d7a8:	4093      	lsls	r3, r2
 800d7aa:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	691b      	ldr	r3, [r3, #16]
 800d7b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	691b      	ldr	r3, [r3, #16]
 800d7b6:	69ba      	ldr	r2, [r7, #24]
 800d7b8:	430a      	orrs	r2, r1
 800d7ba:	635a      	str	r2, [r3, #52]	; 0x34
        }
      }
    }
    
    
    if (ep->type == EP_TYPE_ISOC)
 800d7bc:	683b      	ldr	r3, [r7, #0]
 800d7be:	78db      	ldrb	r3, [r3, #3]
 800d7c0:	2b01      	cmp	r3, #1
 800d7c2:	d114      	bne.n	800d7ee <USB_OTG_EPStartXfer+0x136>
    {
      dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	691b      	ldr	r3, [r3, #16]
 800d7c8:	689b      	ldr	r3, [r3, #8]
 800d7ca:	60fb      	str	r3, [r7, #12]
      
      if (((dsts.b.soffn)&0x1) == 0)
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800d7d2:	b29b      	uxth	r3, r3
 800d7d4:	f003 0301 	and.w	r3, r3, #1
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d104      	bne.n	800d7e6 <USB_OTG_EPStartXfer+0x12e>
      {
        depctl.b.setd1pid = 1;
 800d7dc:	7dfb      	ldrb	r3, [r7, #23]
 800d7de:	f043 0320 	orr.w	r3, r3, #32
 800d7e2:	75fb      	strb	r3, [r7, #23]
 800d7e4:	e003      	b.n	800d7ee <USB_OTG_EPStartXfer+0x136>
      }
      else
      {
        depctl.b.setd0pid = 1;
 800d7e6:	7dfb      	ldrb	r3, [r7, #23]
 800d7e8:	f043 0310 	orr.w	r3, r3, #16
 800d7ec:	75fb      	strb	r3, [r7, #23]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 800d7ee:	7dfb      	ldrb	r3, [r7, #23]
 800d7f0:	f043 0304 	orr.w	r3, r3, #4
 800d7f4:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 800d7f6:	7dfb      	ldrb	r3, [r7, #23]
 800d7f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d7fc:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 800d7fe:	683b      	ldr	r3, [r7, #0]
 800d800:	781b      	ldrb	r3, [r3, #0]
 800d802:	687a      	ldr	r2, [r7, #4]
 800d804:	3304      	adds	r3, #4
 800d806:	009b      	lsls	r3, r3, #2
 800d808:	4413      	add	r3, r2
 800d80a:	689b      	ldr	r3, [r3, #8]
 800d80c:	697a      	ldr	r2, [r7, #20]
 800d80e:	601a      	str	r2, [r3, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	78db      	ldrb	r3, [r3, #3]
 800d814:	2b01      	cmp	r3, #1
 800d816:	f040 8091 	bne.w	800d93c <USB_OTG_EPStartXfer+0x284>
    {
      USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
 800d81a:	683b      	ldr	r3, [r7, #0]
 800d81c:	68d9      	ldr	r1, [r3, #12]
 800d81e:	683b      	ldr	r3, [r7, #0]
 800d820:	781a      	ldrb	r2, [r3, #0]
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	695b      	ldr	r3, [r3, #20]
 800d826:	b29b      	uxth	r3, r3
 800d828:	6878      	ldr	r0, [r7, #4]
 800d82a:	f7ff f9b9 	bl	800cba0 <USB_OTG_WritePacket>
 800d82e:	e085      	b.n	800d93c <USB_OTG_EPStartXfer+0x284>
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 800d830:	683b      	ldr	r3, [r7, #0]
 800d832:	781b      	ldrb	r3, [r3, #0]
 800d834:	687a      	ldr	r2, [r7, #4]
 800d836:	3314      	adds	r3, #20
 800d838:	009b      	lsls	r3, r3, #2
 800d83a:	4413      	add	r3, r2
 800d83c:	685b      	ldr	r3, [r3, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 800d842:	683b      	ldr	r3, [r7, #0]
 800d844:	781b      	ldrb	r3, [r3, #0]
 800d846:	687a      	ldr	r2, [r7, #4]
 800d848:	3314      	adds	r3, #20
 800d84a:	009b      	lsls	r3, r3, #2
 800d84c:	4413      	add	r3, r2
 800d84e:	685b      	ldr	r3, [r3, #4]
 800d850:	691b      	ldr	r3, [r3, #16]
 800d852:	613b      	str	r3, [r7, #16]
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 800d854:	683b      	ldr	r3, [r7, #0]
 800d856:	695b      	ldr	r3, [r3, #20]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d10d      	bne.n	800d878 <USB_OTG_EPStartXfer+0x1c0>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800d85c:	683b      	ldr	r3, [r7, #0]
 800d85e:	689b      	ldr	r3, [r3, #8]
 800d860:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800d864:	693b      	ldr	r3, [r7, #16]
 800d866:	f362 0312 	bfi	r3, r2, #0, #19
 800d86a:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 800d86c:	8a7b      	ldrh	r3, [r7, #18]
 800d86e:	2201      	movs	r2, #1
 800d870:	f362 03cc 	bfi	r3, r2, #3, #10
 800d874:	827b      	strh	r3, [r7, #18]
 800d876:	e028      	b.n	800d8ca <USB_OTG_EPStartXfer+0x212>
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	695a      	ldr	r2, [r3, #20]
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	689b      	ldr	r3, [r3, #8]
 800d880:	4413      	add	r3, r2
 800d882:	1e5a      	subs	r2, r3, #1
 800d884:	683b      	ldr	r3, [r7, #0]
 800d886:	689b      	ldr	r3, [r3, #8]
 800d888:	fbb2 f3f3 	udiv	r3, r2, r3
 800d88c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d890:	b29a      	uxth	r2, r3
 800d892:	8a7b      	ldrh	r3, [r7, #18]
 800d894:	f362 03cc 	bfi	r3, r2, #3, #10
 800d898:	827b      	strh	r3, [r7, #18]
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 800d89a:	8a7b      	ldrh	r3, [r7, #18]
 800d89c:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800d8a0:	b29b      	uxth	r3, r3
 800d8a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d8a6:	683a      	ldr	r2, [r7, #0]
 800d8a8:	6892      	ldr	r2, [r2, #8]
 800d8aa:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800d8ae:	fb02 f203 	mul.w	r2, r2, r3
 800d8b2:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800d8b6:	693b      	ldr	r3, [r7, #16]
 800d8b8:	f362 0312 	bfi	r3, r2, #0, #19
 800d8bc:	613b      	str	r3, [r7, #16]
      ep->xfer_len = deptsiz.b.xfersize ;
 800d8be:	693b      	ldr	r3, [r7, #16]
 800d8c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d8c4:	461a      	mov	r2, r3
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	615a      	str	r2, [r3, #20]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	781b      	ldrb	r3, [r3, #0]
 800d8ce:	687a      	ldr	r2, [r7, #4]
 800d8d0:	3314      	adds	r3, #20
 800d8d2:	009b      	lsls	r3, r3, #2
 800d8d4:	4413      	add	r3, r2
 800d8d6:	685b      	ldr	r3, [r3, #4]
 800d8d8:	693a      	ldr	r2, [r7, #16]
 800d8da:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	78db      	ldrb	r3, [r3, #3]
 800d8e0:	2b01      	cmp	r3, #1
 800d8e2:	d109      	bne.n	800d8f8 <USB_OTG_EPStartXfer+0x240>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	781b      	ldrb	r3, [r3, #0]
 800d8e8:	687a      	ldr	r2, [r7, #4]
 800d8ea:	3314      	adds	r3, #20
 800d8ec:	009b      	lsls	r3, r3, #2
 800d8ee:	4413      	add	r3, r2
 800d8f0:	685b      	ldr	r3, [r3, #4]
 800d8f2:	683a      	ldr	r2, [r7, #0]
 800d8f4:	6912      	ldr	r2, [r2, #16]
 800d8f6:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	78db      	ldrb	r3, [r3, #3]
 800d8fc:	2b01      	cmp	r3, #1
 800d8fe:	d10c      	bne.n	800d91a <USB_OTG_EPStartXfer+0x262>
    {
      if (ep->even_odd_frame)
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	795b      	ldrb	r3, [r3, #5]
 800d904:	2b00      	cmp	r3, #0
 800d906:	d004      	beq.n	800d912 <USB_OTG_EPStartXfer+0x25a>
      {
        depctl.b.setd1pid = 1;
 800d908:	7dfb      	ldrb	r3, [r7, #23]
 800d90a:	f043 0320 	orr.w	r3, r3, #32
 800d90e:	75fb      	strb	r3, [r7, #23]
 800d910:	e003      	b.n	800d91a <USB_OTG_EPStartXfer+0x262>
      }
      else
      {
        depctl.b.setd0pid = 1;
 800d912:	7dfb      	ldrb	r3, [r7, #23]
 800d914:	f043 0310 	orr.w	r3, r3, #16
 800d918:	75fb      	strb	r3, [r7, #23]
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
 800d91a:	7dfb      	ldrb	r3, [r7, #23]
 800d91c:	f043 0304 	orr.w	r3, r3, #4
 800d920:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 800d922:	7dfb      	ldrb	r3, [r7, #23]
 800d924:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d928:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 800d92a:	683b      	ldr	r3, [r7, #0]
 800d92c:	781b      	ldrb	r3, [r3, #0]
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	3314      	adds	r3, #20
 800d932:	009b      	lsls	r3, r3, #2
 800d934:	4413      	add	r3, r2
 800d936:	685b      	ldr	r3, [r3, #4]
 800d938:	697a      	ldr	r2, [r7, #20]
 800d93a:	601a      	str	r2, [r3, #0]
  }
  return status;
 800d93c:	7ffb      	ldrb	r3, [r7, #31]
}
 800d93e:	4618      	mov	r0, r3
 800d940:	3720      	adds	r7, #32
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}

0800d946 <USB_OTG_EP0StartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800d946:	b480      	push	{r7}
 800d948:	b089      	sub	sp, #36	; 0x24
 800d94a:	af00      	add	r7, sp, #0
 800d94c:	6078      	str	r0, [r7, #4]
 800d94e:	6039      	str	r1, [r7, #0]
  USB_OTG_STS                 status = USB_OTG_OK;
 800d950:	2300      	movs	r3, #0
 800d952:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef      depctl;
  USB_OTG_DEP0XFRSIZ_TypeDef  deptsiz;
  USB_OTG_INEPREGS          *in_regs;
  uint32_t fifoemptymsk = 0;
 800d954:	2300      	movs	r3, #0
 800d956:	61bb      	str	r3, [r7, #24]
  
  depctl.d32   = 0;
 800d958:	2300      	movs	r3, #0
 800d95a:	613b      	str	r3, [r7, #16]
  deptsiz.d32  = 0;
 800d95c:	2300      	movs	r3, #0
 800d95e:	60fb      	str	r3, [r7, #12]
  /* IN endpoint */
  if (ep->is_in == 1)
 800d960:	683b      	ldr	r3, [r7, #0]
 800d962:	785b      	ldrb	r3, [r3, #1]
 800d964:	2b01      	cmp	r3, #1
 800d966:	d16c      	bne.n	800da42 <USB_OTG_EP0StartXfer+0xfc>
  {
    in_regs = pdev->regs.INEP_REGS[0];
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	699b      	ldr	r3, [r3, #24]
 800d96c:	617b      	str	r3, [r7, #20]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 800d96e:	697b      	ldr	r3, [r7, #20]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 800d974:	697b      	ldr	r3, [r7, #20]
 800d976:	691b      	ldr	r3, [r3, #16]
 800d978:	60fb      	str	r3, [r7, #12]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	695b      	ldr	r3, [r3, #20]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d108      	bne.n	800d994 <USB_OTG_EP0StartXfer+0x4e>
    {
      deptsiz.b.xfersize = 0;
 800d982:	7b3b      	ldrb	r3, [r7, #12]
 800d984:	f36f 0306 	bfc	r3, #0, #7
 800d988:	733b      	strb	r3, [r7, #12]
      deptsiz.b.pktcnt = 1;
 800d98a:	7bbb      	ldrb	r3, [r7, #14]
 800d98c:	f043 0308 	orr.w	r3, r3, #8
 800d990:	73bb      	strb	r3, [r7, #14]
 800d992:	e020      	b.n	800d9d6 <USB_OTG_EP0StartXfer+0x90>
      
    }
    else
    {
      if (ep->xfer_len > ep->maxpacket)
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	695a      	ldr	r2, [r3, #20]
 800d998:	683b      	ldr	r3, [r7, #0]
 800d99a:	689b      	ldr	r3, [r3, #8]
 800d99c:	429a      	cmp	r2, r3
 800d99e:	d90d      	bls.n	800d9bc <USB_OTG_EP0StartXfer+0x76>
      {
        ep->xfer_len = ep->maxpacket;
 800d9a0:	683b      	ldr	r3, [r7, #0]
 800d9a2:	689a      	ldr	r2, [r3, #8]
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	615a      	str	r2, [r3, #20]
        deptsiz.b.xfersize = ep->maxpacket;
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	689b      	ldr	r3, [r3, #8]
 800d9ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9b0:	b2da      	uxtb	r2, r3
 800d9b2:	7b3b      	ldrb	r3, [r7, #12]
 800d9b4:	f362 0306 	bfi	r3, r2, #0, #7
 800d9b8:	733b      	strb	r3, [r7, #12]
 800d9ba:	e008      	b.n	800d9ce <USB_OTG_EP0StartXfer+0x88>
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 800d9bc:	683b      	ldr	r3, [r7, #0]
 800d9be:	695b      	ldr	r3, [r3, #20]
 800d9c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9c4:	b2da      	uxtb	r2, r3
 800d9c6:	7b3b      	ldrb	r3, [r7, #12]
 800d9c8:	f362 0306 	bfi	r3, r2, #0, #7
 800d9cc:	733b      	strb	r3, [r7, #12]
      }
      deptsiz.b.pktcnt = 1;
 800d9ce:	7bbb      	ldrb	r3, [r7, #14]
 800d9d0:	f043 0308 	orr.w	r3, r3, #8
 800d9d4:	73bb      	strb	r3, [r7, #14]
    }
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
 800d9d6:	68fa      	ldr	r2, [r7, #12]
 800d9d8:	697b      	ldr	r3, [r7, #20]
 800d9da:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	78db      	ldrb	r3, [r3, #3]
 800d9e0:	2b01      	cmp	r3, #1
 800d9e2:	d109      	bne.n	800d9f8 <USB_OTG_EP0StartXfer+0xb2>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 800d9e4:	683b      	ldr	r3, [r7, #0]
 800d9e6:	781b      	ldrb	r3, [r3, #0]
 800d9e8:	687a      	ldr	r2, [r7, #4]
 800d9ea:	3304      	adds	r3, #4
 800d9ec:	009b      	lsls	r3, r3, #2
 800d9ee:	4413      	add	r3, r2
 800d9f0:	689b      	ldr	r3, [r3, #8]
 800d9f2:	683a      	ldr	r2, [r7, #0]
 800d9f4:	6912      	ldr	r2, [r2, #16]
 800d9f6:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 800d9f8:	7cfb      	ldrb	r3, [r7, #19]
 800d9fa:	f043 0304 	orr.w	r3, r3, #4
 800d9fe:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 800da00:	7cfb      	ldrb	r3, [r7, #19]
 800da02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da06:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 800da08:	693a      	ldr	r2, [r7, #16]
 800da0a:	697b      	ldr	r3, [r7, #20]
 800da0c:	601a      	str	r2, [r3, #0]
    
    
    
    if (pdev->cfg.dma_enable == 0)
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	78db      	ldrb	r3, [r3, #3]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d172      	bne.n	800dafc <USB_OTG_EP0StartXfer+0x1b6>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	695b      	ldr	r3, [r3, #20]
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d06e      	beq.n	800dafc <USB_OTG_EP0StartXfer+0x1b6>
      {
        {
          fifoemptymsk |= 1 << ep->num;
 800da1e:	683b      	ldr	r3, [r7, #0]
 800da20:	781b      	ldrb	r3, [r3, #0]
 800da22:	461a      	mov	r2, r3
 800da24:	2301      	movs	r3, #1
 800da26:	4093      	lsls	r3, r2
 800da28:	461a      	mov	r2, r3
 800da2a:	69bb      	ldr	r3, [r7, #24]
 800da2c:	4313      	orrs	r3, r2
 800da2e:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	691b      	ldr	r3, [r3, #16]
 800da34:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	691b      	ldr	r3, [r3, #16]
 800da3a:	69ba      	ldr	r2, [r7, #24]
 800da3c:	430a      	orrs	r2, r1
 800da3e:	635a      	str	r2, [r3, #52]	; 0x34
 800da40:	e05c      	b.n	800dafc <USB_OTG_EP0StartXfer+0x1b6>
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800da42:	683b      	ldr	r3, [r7, #0]
 800da44:	781b      	ldrb	r3, [r3, #0]
 800da46:	687a      	ldr	r2, [r7, #4]
 800da48:	3314      	adds	r3, #20
 800da4a:	009b      	lsls	r3, r3, #2
 800da4c:	4413      	add	r3, r2
 800da4e:	685b      	ldr	r3, [r3, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 800da54:	683b      	ldr	r3, [r7, #0]
 800da56:	781b      	ldrb	r3, [r3, #0]
 800da58:	687a      	ldr	r2, [r7, #4]
 800da5a:	3314      	adds	r3, #20
 800da5c:	009b      	lsls	r3, r3, #2
 800da5e:	4413      	add	r3, r2
 800da60:	685b      	ldr	r3, [r3, #4]
 800da62:	691b      	ldr	r3, [r3, #16]
 800da64:	60fb      	str	r3, [r7, #12]
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 800da66:	683b      	ldr	r3, [r7, #0]
 800da68:	695b      	ldr	r3, [r3, #20]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d10d      	bne.n	800da8a <USB_OTG_EP0StartXfer+0x144>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800da6e:	683b      	ldr	r3, [r7, #0]
 800da70:	689b      	ldr	r3, [r3, #8]
 800da72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da76:	b2da      	uxtb	r2, r3
 800da78:	7b3b      	ldrb	r3, [r7, #12]
 800da7a:	f362 0306 	bfi	r3, r2, #0, #7
 800da7e:	733b      	strb	r3, [r7, #12]
      deptsiz.b.pktcnt = 1;
 800da80:	7bbb      	ldrb	r3, [r7, #14]
 800da82:	f043 0308 	orr.w	r3, r3, #8
 800da86:	73bb      	strb	r3, [r7, #14]
 800da88:	e010      	b.n	800daac <USB_OTG_EP0StartXfer+0x166>
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	689a      	ldr	r2, [r3, #8]
 800da8e:	683b      	ldr	r3, [r7, #0]
 800da90:	615a      	str	r2, [r3, #20]
      deptsiz.b.xfersize = ep->maxpacket;
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	689b      	ldr	r3, [r3, #8]
 800da96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800da9a:	b2da      	uxtb	r2, r3
 800da9c:	7b3b      	ldrb	r3, [r7, #12]
 800da9e:	f362 0306 	bfi	r3, r2, #0, #7
 800daa2:	733b      	strb	r3, [r7, #12]
      deptsiz.b.pktcnt = 1;
 800daa4:	7bbb      	ldrb	r3, [r7, #14]
 800daa6:	f043 0308 	orr.w	r3, r3, #8
 800daaa:	73bb      	strb	r3, [r7, #14]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 800daac:	683b      	ldr	r3, [r7, #0]
 800daae:	781b      	ldrb	r3, [r3, #0]
 800dab0:	687a      	ldr	r2, [r7, #4]
 800dab2:	3314      	adds	r3, #20
 800dab4:	009b      	lsls	r3, r3, #2
 800dab6:	4413      	add	r3, r2
 800dab8:	685b      	ldr	r3, [r3, #4]
 800daba:	68fa      	ldr	r2, [r7, #12]
 800dabc:	611a      	str	r2, [r3, #16]
    if (pdev->cfg.dma_enable == 1)
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	78db      	ldrb	r3, [r3, #3]
 800dac2:	2b01      	cmp	r3, #1
 800dac4:	d109      	bne.n	800dada <USB_OTG_EP0StartXfer+0x194>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 800dac6:	683b      	ldr	r3, [r7, #0]
 800dac8:	781b      	ldrb	r3, [r3, #0]
 800daca:	687a      	ldr	r2, [r7, #4]
 800dacc:	3314      	adds	r3, #20
 800dace:	009b      	lsls	r3, r3, #2
 800dad0:	4413      	add	r3, r2
 800dad2:	685b      	ldr	r3, [r3, #4]
 800dad4:	683a      	ldr	r2, [r7, #0]
 800dad6:	6912      	ldr	r2, [r2, #16]
 800dad8:	615a      	str	r2, [r3, #20]
    }
    /* EP enable */
    depctl.b.cnak = 1;
 800dada:	7cfb      	ldrb	r3, [r7, #19]
 800dadc:	f043 0304 	orr.w	r3, r3, #4
 800dae0:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 800dae2:	7cfb      	ldrb	r3, [r7, #19]
 800dae4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dae8:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	781b      	ldrb	r3, [r3, #0]
 800daee:	687a      	ldr	r2, [r7, #4]
 800daf0:	3314      	adds	r3, #20
 800daf2:	009b      	lsls	r3, r3, #2
 800daf4:	4413      	add	r3, r2
 800daf6:	685b      	ldr	r3, [r3, #4]
 800daf8:	693a      	ldr	r2, [r7, #16]
 800dafa:	601a      	str	r2, [r3, #0]
    
  }
  return status;
 800dafc:	7ffb      	ldrb	r3, [r7, #31]
}
 800dafe:	4618      	mov	r0, r3
 800db00:	3724      	adds	r7, #36	; 0x24
 800db02:	46bd      	mov	sp, r7
 800db04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db08:	4770      	bx	lr

0800db0a <USB_OTG_EPSetStall>:
* @brief  USB_OTG_EPSetStall : Set the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPSetStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800db0a:	b480      	push	{r7}
 800db0c:	b087      	sub	sp, #28
 800db0e:	af00      	add	r7, sp, #0
 800db10:	6078      	str	r0, [r7, #4]
 800db12:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800db14:	2300      	movs	r3, #0
 800db16:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 800db18:	2300      	movs	r3, #0
 800db1a:	60fb      	str	r3, [r7, #12]
  if (ep->is_in == 1)
 800db1c:	683b      	ldr	r3, [r7, #0]
 800db1e:	785b      	ldrb	r3, [r3, #1]
 800db20:	2b01      	cmp	r3, #1
 800db22:	d11c      	bne.n	800db5e <USB_OTG_EPSetStall+0x54>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	781b      	ldrb	r3, [r3, #0]
 800db28:	687a      	ldr	r2, [r7, #4]
 800db2a:	3304      	adds	r3, #4
 800db2c:	009b      	lsls	r3, r3, #2
 800db2e:	4413      	add	r3, r2
 800db30:	689b      	ldr	r3, [r3, #8]
 800db32:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800db34:	693b      	ldr	r3, [r7, #16]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	60fb      	str	r3, [r7, #12]
    /* set the disable and stall bits */
    if (depctl.b.epena)
 800db3a:	7bfb      	ldrb	r3, [r7, #15]
 800db3c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800db40:	b2db      	uxtb	r3, r3
 800db42:	2b00      	cmp	r3, #0
 800db44:	d003      	beq.n	800db4e <USB_OTG_EPSetStall+0x44>
    {
      depctl.b.epdis = 1;
 800db46:	7bfb      	ldrb	r3, [r7, #15]
 800db48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db4c:	73fb      	strb	r3, [r7, #15]
    }
    depctl.b.stall = 1;
 800db4e:	7bbb      	ldrb	r3, [r7, #14]
 800db50:	f043 0320 	orr.w	r3, r3, #32
 800db54:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800db56:	68fa      	ldr	r2, [r7, #12]
 800db58:	693b      	ldr	r3, [r7, #16]
 800db5a:	601a      	str	r2, [r3, #0]
 800db5c:	e011      	b.n	800db82 <USB_OTG_EPSetStall+0x78>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	781b      	ldrb	r3, [r3, #0]
 800db62:	687a      	ldr	r2, [r7, #4]
 800db64:	3314      	adds	r3, #20
 800db66:	009b      	lsls	r3, r3, #2
 800db68:	4413      	add	r3, r2
 800db6a:	685b      	ldr	r3, [r3, #4]
 800db6c:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800db6e:	693b      	ldr	r3, [r7, #16]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	60fb      	str	r3, [r7, #12]
    /* set the stall bit */
    depctl.b.stall = 1;
 800db74:	7bbb      	ldrb	r3, [r7, #14]
 800db76:	f043 0320 	orr.w	r3, r3, #32
 800db7a:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800db7c:	68fa      	ldr	r2, [r7, #12]
 800db7e:	693b      	ldr	r3, [r7, #16]
 800db80:	601a      	str	r2, [r3, #0]
  }
  return status;
 800db82:	7dfb      	ldrb	r3, [r7, #23]
}
 800db84:	4618      	mov	r0, r3
 800db86:	371c      	adds	r7, #28
 800db88:	46bd      	mov	sp, r7
 800db8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8e:	4770      	bx	lr

0800db90 <USB_OTG_EPClearStall>:
* @brief  Clear the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPClearStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800db90:	b480      	push	{r7}
 800db92:	b087      	sub	sp, #28
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
 800db98:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800db9a:	2300      	movs	r3, #0
 800db9c:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 800db9e:	2300      	movs	r3, #0
 800dba0:	60fb      	str	r3, [r7, #12]
  
  if (ep->is_in == 1)
 800dba2:	683b      	ldr	r3, [r7, #0]
 800dba4:	785b      	ldrb	r3, [r3, #1]
 800dba6:	2b01      	cmp	r3, #1
 800dba8:	d108      	bne.n	800dbbc <USB_OTG_EPClearStall+0x2c>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	781b      	ldrb	r3, [r3, #0]
 800dbae:	687a      	ldr	r2, [r7, #4]
 800dbb0:	3304      	adds	r3, #4
 800dbb2:	009b      	lsls	r3, r3, #2
 800dbb4:	4413      	add	r3, r2
 800dbb6:	689b      	ldr	r3, [r3, #8]
 800dbb8:	617b      	str	r3, [r7, #20]
 800dbba:	e007      	b.n	800dbcc <USB_OTG_EPClearStall+0x3c>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800dbbc:	683b      	ldr	r3, [r7, #0]
 800dbbe:	781b      	ldrb	r3, [r3, #0]
 800dbc0:	687a      	ldr	r2, [r7, #4]
 800dbc2:	3314      	adds	r3, #20
 800dbc4:	009b      	lsls	r3, r3, #2
 800dbc6:	4413      	add	r3, r2
 800dbc8:	685b      	ldr	r3, [r3, #4]
 800dbca:	617b      	str	r3, [r7, #20]
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800dbcc:	697b      	ldr	r3, [r7, #20]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	60fb      	str	r3, [r7, #12]
  /* clear the stall bits */
  depctl.b.stall = 0;
 800dbd2:	7bbb      	ldrb	r3, [r7, #14]
 800dbd4:	f36f 1345 	bfc	r3, #5, #1
 800dbd8:	73bb      	strb	r3, [r7, #14]
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	78db      	ldrb	r3, [r3, #3]
 800dbde:	2b03      	cmp	r3, #3
 800dbe0:	d003      	beq.n	800dbea <USB_OTG_EPClearStall+0x5a>
 800dbe2:	683b      	ldr	r3, [r7, #0]
 800dbe4:	78db      	ldrb	r3, [r3, #3]
 800dbe6:	2b02      	cmp	r3, #2
 800dbe8:	d103      	bne.n	800dbf2 <USB_OTG_EPClearStall+0x62>
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 800dbea:	7bfb      	ldrb	r3, [r7, #15]
 800dbec:	f043 0310 	orr.w	r3, r3, #16
 800dbf0:	73fb      	strb	r3, [r7, #15]
  }
  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800dbf2:	68fa      	ldr	r2, [r7, #12]
 800dbf4:	697b      	ldr	r3, [r7, #20]
 800dbf6:	601a      	str	r2, [r3, #0]
  return status;
 800dbf8:	7cfb      	ldrb	r3, [r7, #19]
}
 800dbfa:	4618      	mov	r0, r3
 800dbfc:	371c      	adds	r7, #28
 800dbfe:	46bd      	mov	sp, r7
 800dc00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc04:	4770      	bx	lr

0800dc06 <USB_OTG_ReadDevAllOutEp_itr>:
* @brief  USB_OTG_ReadDevAllOutEp_itr : returns OUT endpoint interrupt bits
* @param  pdev : Selected device
* @retval OUT endpoint interrupt bits
*/
uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
{
 800dc06:	b480      	push	{r7}
 800dc08:	b085      	sub	sp, #20
 800dc0a:	af00      	add	r7, sp, #0
 800dc0c:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	691b      	ldr	r3, [r3, #16]
 800dc12:	699b      	ldr	r3, [r3, #24]
 800dc14:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	691b      	ldr	r3, [r3, #16]
 800dc1a:	69db      	ldr	r3, [r3, #28]
 800dc1c:	68fa      	ldr	r2, [r7, #12]
 800dc1e:	4013      	ands	r3, r2
 800dc20:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000) >> 16);
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	0c1b      	lsrs	r3, r3, #16
}
 800dc26:	4618      	mov	r0, r3
 800dc28:	3714      	adds	r7, #20
 800dc2a:	46bd      	mov	sp, r7
 800dc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc30:	4770      	bx	lr

0800dc32 <USB_OTG_ReadDevOutEP_itr>:
* @param  pdev : Selected device
* @param  ep : end point number
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800dc32:	b480      	push	{r7}
 800dc34:	b085      	sub	sp, #20
 800dc36:	af00      	add	r7, sp, #0
 800dc38:	6078      	str	r0, [r7, #4]
 800dc3a:	460b      	mov	r3, r1
 800dc3c:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 800dc3e:	78fb      	ldrb	r3, [r7, #3]
 800dc40:	687a      	ldr	r2, [r7, #4]
 800dc42:	3314      	adds	r3, #20
 800dc44:	009b      	lsls	r3, r3, #2
 800dc46:	4413      	add	r3, r2
 800dc48:	685b      	ldr	r3, [r3, #4]
 800dc4a:	689b      	ldr	r3, [r3, #8]
 800dc4c:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	691b      	ldr	r3, [r3, #16]
 800dc52:	695b      	ldr	r3, [r3, #20]
 800dc54:	68fa      	ldr	r2, [r7, #12]
 800dc56:	4013      	ands	r3, r2
 800dc58:	60fb      	str	r3, [r7, #12]
  return v;
 800dc5a:	68fb      	ldr	r3, [r7, #12]
}
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	3714      	adds	r7, #20
 800dc60:	46bd      	mov	sp, r7
 800dc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc66:	4770      	bx	lr

0800dc68 <USB_OTG_ReadDevAllInEPItr>:
* @brief  USB_OTG_ReadDevAllInEPItr : Get int status register
* @param  pdev : Selected device
* @retval int status register
*/
uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
{
 800dc68:	b480      	push	{r7}
 800dc6a:	b085      	sub	sp, #20
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	691b      	ldr	r3, [r3, #16]
 800dc74:	699b      	ldr	r3, [r3, #24]
 800dc76:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	691b      	ldr	r3, [r3, #16]
 800dc7c:	69db      	ldr	r3, [r3, #28]
 800dc7e:	68fa      	ldr	r2, [r7, #12]
 800dc80:	4013      	ands	r3, r2
 800dc82:	60fb      	str	r3, [r7, #12]
  return (v & 0xffff);
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	b29b      	uxth	r3, r3
}
 800dc88:	4618      	mov	r0, r3
 800dc8a:	3714      	adds	r7, #20
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc92:	4770      	bx	lr

0800dc94 <USB_OTG_EP0_OutStart>:
* @brief  configures EPO to receive SETUP packets
* @param  None
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
 800dc94:	b480      	push	{r7}
 800dc96:	b085      	sub	sp, #20
 800dc98:	af00      	add	r7, sp, #0
 800dc9a:	6078      	str	r0, [r7, #4]
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	60fb      	str	r3, [r7, #12]
  doeptsize0.b.supcnt = 3;
 800dca0:	7bfb      	ldrb	r3, [r7, #15]
 800dca2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800dca6:	73fb      	strb	r3, [r7, #15]
  doeptsize0.b.pktcnt = 1;
 800dca8:	7bbb      	ldrb	r3, [r7, #14]
 800dcaa:	f043 0308 	orr.w	r3, r3, #8
 800dcae:	73bb      	strb	r3, [r7, #14]
  doeptsize0.b.xfersize = 8 * 3;
 800dcb0:	7b3b      	ldrb	r3, [r7, #12]
 800dcb2:	2218      	movs	r2, #24
 800dcb4:	f362 0306 	bfi	r3, r2, #0, #7
 800dcb8:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dcbe:	68fa      	ldr	r2, [r7, #12]
 800dcc0:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	78db      	ldrb	r3, [r3, #3]
 800dcc6:	2b01      	cmp	r3, #1
 800dcc8:	d116      	bne.n	800dcf8 <USB_OTG_EP0_OutStart+0x64>
  {
    USB_OTG_DEPCTL_TypeDef  doepctl;
    doepctl.d32 = 0;
 800dcca:	2300      	movs	r3, #0
 800dccc:	60bb      	str	r3, [r7, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	f203 52cc 	addw	r2, r3, #1484	; 0x5cc
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dcd8:	615a      	str	r2, [r3, #20]
                        (uint32_t)&pdev->dev.setup_packet);
    
    /* EP enable */
    doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	60bb      	str	r3, [r7, #8]
    doepctl.b.epena = 1;
 800dce2:	7afb      	ldrb	r3, [r7, #11]
 800dce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dce8:	72fb      	strb	r3, [r7, #11]
    doepctl.d32 = 0x80008000;
 800dcea:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 800dcee:	60bb      	str	r3, [r7, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dcf4:	68ba      	ldr	r2, [r7, #8]
 800dcf6:	601a      	str	r2, [r3, #0]
  }
}
 800dcf8:	bf00      	nop
 800dcfa:	3714      	adds	r7, #20
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd02:	4770      	bx	lr

0800dd04 <DCD_Init>:



void DCD_Init(USB_OTG_CORE_HANDLE *pdev , 
              USB_OTG_CORE_ID_TypeDef coreID)
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b084      	sub	sp, #16
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
 800dd0c:	460b      	mov	r3, r1
 800dd0e:	70fb      	strb	r3, [r7, #3]
  uint32_t i;
  USB_OTG_EP *ep;
  
  USB_OTG_SelectCore (pdev , coreID);
 800dd10:	78fb      	ldrb	r3, [r7, #3]
 800dd12:	4619      	mov	r1, r3
 800dd14:	6878      	ldr	r0, [r7, #4]
 800dd16:	f7fe ffab 	bl	800cc70 <USB_OTG_SelectCore>
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	2201      	movs	r2, #1
 800dd1e:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.device_address = 0;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2200      	movs	r2, #0
 800dd26:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	60fb      	str	r3, [r7, #12]
 800dd2e:	e024      	b.n	800dd7a <DCD_Init+0x76>
  {
    ep = &pdev->dev.in_ep[i];
 800dd30:	68fa      	ldr	r2, [r7, #12]
 800dd32:	4613      	mov	r3, r2
 800dd34:	009b      	lsls	r3, r3, #2
 800dd36:	4413      	add	r3, r2
 800dd38:	00db      	lsls	r3, r3, #3
 800dd3a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800dd3e:	687a      	ldr	r2, [r7, #4]
 800dd40:	4413      	add	r3, r2
 800dd42:	3304      	adds	r3, #4
 800dd44:	60bb      	str	r3, [r7, #8]
    /* Init ep structure */
    ep->is_in = 1;
 800dd46:	68bb      	ldr	r3, [r7, #8]
 800dd48:	2201      	movs	r2, #1
 800dd4a:	705a      	strb	r2, [r3, #1]
    ep->num = i;
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	b2da      	uxtb	r2, r3
 800dd50:	68bb      	ldr	r3, [r7, #8]
 800dd52:	701a      	strb	r2, [r3, #0]
    ep->tx_fifo_num = i;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	b29a      	uxth	r2, r3
 800dd58:	68bb      	ldr	r3, [r7, #8]
 800dd5a:	80da      	strh	r2, [r3, #6]
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 800dd5c:	68bb      	ldr	r3, [r7, #8]
 800dd5e:	2200      	movs	r2, #0
 800dd60:	70da      	strb	r2, [r3, #3]
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 800dd62:	68bb      	ldr	r3, [r7, #8]
 800dd64:	2240      	movs	r2, #64	; 0x40
 800dd66:	609a      	str	r2, [r3, #8]
    ep->xfer_buff = 0;
 800dd68:	68bb      	ldr	r3, [r7, #8]
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	60da      	str	r2, [r3, #12]
    ep->xfer_len = 0;
 800dd6e:	68bb      	ldr	r3, [r7, #8]
 800dd70:	2200      	movs	r2, #0
 800dd72:	615a      	str	r2, [r3, #20]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	3301      	adds	r3, #1
 800dd78:	60fb      	str	r3, [r7, #12]
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	785b      	ldrb	r3, [r3, #1]
 800dd7e:	461a      	mov	r2, r3
 800dd80:	68fb      	ldr	r3, [r7, #12]
 800dd82:	4293      	cmp	r3, r2
 800dd84:	d3d4      	bcc.n	800dd30 <DCD_Init+0x2c>
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800dd86:	2300      	movs	r3, #0
 800dd88:	60fb      	str	r3, [r7, #12]
 800dd8a:	e024      	b.n	800ddd6 <DCD_Init+0xd2>
  {
    ep = &pdev->dev.out_ep[i];
 800dd8c:	68fa      	ldr	r2, [r7, #12]
 800dd8e:	4613      	mov	r3, r2
 800dd90:	009b      	lsls	r3, r3, #2
 800dd92:	4413      	add	r3, r2
 800dd94:	00db      	lsls	r3, r3, #3
 800dd96:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800dd9a:	687a      	ldr	r2, [r7, #4]
 800dd9c:	4413      	add	r3, r2
 800dd9e:	3304      	adds	r3, #4
 800dda0:	60bb      	str	r3, [r7, #8]
    /* Init ep structure */
    ep->is_in = 0;
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	2200      	movs	r2, #0
 800dda6:	705a      	strb	r2, [r3, #1]
    ep->num = i;
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	b2da      	uxtb	r2, r3
 800ddac:	68bb      	ldr	r3, [r7, #8]
 800ddae:	701a      	strb	r2, [r3, #0]
    ep->tx_fifo_num = i;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	b29a      	uxth	r2, r3
 800ddb4:	68bb      	ldr	r3, [r7, #8]
 800ddb6:	80da      	strh	r2, [r3, #6]
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 800ddb8:	68bb      	ldr	r3, [r7, #8]
 800ddba:	2200      	movs	r2, #0
 800ddbc:	70da      	strb	r2, [r3, #3]
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	2240      	movs	r2, #64	; 0x40
 800ddc2:	609a      	str	r2, [r3, #8]
    ep->xfer_buff = 0;
 800ddc4:	68bb      	ldr	r3, [r7, #8]
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	60da      	str	r2, [r3, #12]
    ep->xfer_len = 0;
 800ddca:	68bb      	ldr	r3, [r7, #8]
 800ddcc:	2200      	movs	r2, #0
 800ddce:	615a      	str	r2, [r3, #20]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	3301      	adds	r3, #1
 800ddd4:	60fb      	str	r3, [r7, #12]
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	785b      	ldrb	r3, [r3, #1]
 800ddda:	461a      	mov	r2, r3
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	4293      	cmp	r3, r2
 800dde0:	d3d4      	bcc.n	800dd8c <DCD_Init+0x88>
  }
  
  USB_OTG_DisableGlobalInt(pdev);
 800dde2:	6878      	ldr	r0, [r7, #4]
 800dde4:	f7ff f8b6 	bl	800cf54 <USB_OTG_DisableGlobalInt>
  USB_OTG_CoreInit(pdev);

#else
  
    /*Init the Core (common init.) */
  USB_OTG_CoreInit(pdev);
 800dde8:	6878      	ldr	r0, [r7, #4]
 800ddea:	f7fe fffb 	bl	800cde4 <USB_OTG_CoreInit>

  /* Force Device Mode*/
  USB_OTG_SetCurrentMode(pdev, DEVICE_MODE);
 800ddee:	2100      	movs	r1, #0
 800ddf0:	6878      	ldr	r0, [r7, #4]
 800ddf2:	f7ff f933 	bl	800d05c <USB_OTG_SetCurrentMode>

#endif
  
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
 800ddf6:	6878      	ldr	r0, [r7, #4]
 800ddf8:	f7ff f9b2 	bl	800d160 <USB_OTG_CoreInitDev>
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 800ddfc:	6878      	ldr	r0, [r7, #4]
 800ddfe:	f7ff f88e 	bl	800cf1e <USB_OTG_EnableGlobalInt>
}
 800de02:	bf00      	nop
 800de04:	3710      	adds	r7, #16
 800de06:	46bd      	mov	sp, r7
 800de08:	bd80      	pop	{r7, pc}

0800de0a <DCD_EP_Open>:
*/
uint32_t DCD_EP_Open(USB_OTG_CORE_HANDLE *pdev , 
                     uint8_t ep_addr,
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
 800de0a:	b580      	push	{r7, lr}
 800de0c:	b084      	sub	sp, #16
 800de0e:	af00      	add	r7, sp, #0
 800de10:	6078      	str	r0, [r7, #4]
 800de12:	4608      	mov	r0, r1
 800de14:	4611      	mov	r1, r2
 800de16:	461a      	mov	r2, r3
 800de18:	4603      	mov	r3, r0
 800de1a:	70fb      	strb	r3, [r7, #3]
 800de1c:	460b      	mov	r3, r1
 800de1e:	803b      	strh	r3, [r7, #0]
 800de20:	4613      	mov	r3, r2
 800de22:	70bb      	strb	r3, [r7, #2]
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 800de24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	da0d      	bge.n	800de48 <DCD_EP_Open+0x3e>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800de2c:	78fb      	ldrb	r3, [r7, #3]
 800de2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800de32:	4613      	mov	r3, r2
 800de34:	009b      	lsls	r3, r3, #2
 800de36:	4413      	add	r3, r2
 800de38:	00db      	lsls	r3, r3, #3
 800de3a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800de3e:	687a      	ldr	r2, [r7, #4]
 800de40:	4413      	add	r3, r2
 800de42:	3304      	adds	r3, #4
 800de44:	60fb      	str	r3, [r7, #12]
 800de46:	e00c      	b.n	800de62 <DCD_EP_Open+0x58>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800de48:	78fb      	ldrb	r3, [r7, #3]
 800de4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800de4e:	4613      	mov	r3, r2
 800de50:	009b      	lsls	r3, r3, #2
 800de52:	4413      	add	r3, r2
 800de54:	00db      	lsls	r3, r3, #3
 800de56:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800de5a:	687a      	ldr	r2, [r7, #4]
 800de5c:	4413      	add	r3, r2
 800de5e:	3304      	adds	r3, #4
 800de60:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 800de62:	78fb      	ldrb	r3, [r7, #3]
 800de64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800de68:	b2da      	uxtb	r2, r3
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800de6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800de72:	b2db      	uxtb	r3, r3
 800de74:	09db      	lsrs	r3, r3, #7
 800de76:	b2db      	uxtb	r3, r3
 800de78:	461a      	mov	r2, r3
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 800de7e:	883a      	ldrh	r2, [r7, #0]
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800de84:	68fb      	ldr	r3, [r7, #12]
 800de86:	78ba      	ldrb	r2, [r7, #2]
 800de88:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	785b      	ldrb	r3, [r3, #1]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d004      	beq.n	800de9c <DCD_EP_Open+0x92>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	781b      	ldrb	r3, [r3, #0]
 800de96:	b29a      	uxth	r2, r3
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == USB_OTG_EP_BULK )
 800de9c:	78bb      	ldrb	r3, [r7, #2]
 800de9e:	2b02      	cmp	r3, #2
 800dea0:	d102      	bne.n	800dea8 <DCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0;
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	2200      	movs	r2, #0
 800dea6:	711a      	strb	r2, [r3, #4]
  }
  USB_OTG_EPActivate(pdev , ep );
 800dea8:	68f9      	ldr	r1, [r7, #12]
 800deaa:	6878      	ldr	r0, [r7, #4]
 800deac:	f7ff fb53 	bl	800d556 <USB_OTG_EPActivate>
  return 0;
 800deb0:	2300      	movs	r3, #0
}
 800deb2:	4618      	mov	r0, r3
 800deb4:	3710      	adds	r7, #16
 800deb6:	46bd      	mov	sp, r7
 800deb8:	bd80      	pop	{r7, pc}

0800deba <DCD_EP_Close>:
* @param pdev: device instance
* @param ep_addr: endpoint address
* @retval : status
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
 800deba:	b580      	push	{r7, lr}
 800debc:	b084      	sub	sp, #16
 800debe:	af00      	add	r7, sp, #0
 800dec0:	6078      	str	r0, [r7, #4]
 800dec2:	460b      	mov	r3, r1
 800dec4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 800dec6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800deca:	2b00      	cmp	r3, #0
 800decc:	da0d      	bge.n	800deea <DCD_EP_Close+0x30>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800dece:	78fb      	ldrb	r3, [r7, #3]
 800ded0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ded4:	4613      	mov	r3, r2
 800ded6:	009b      	lsls	r3, r3, #2
 800ded8:	4413      	add	r3, r2
 800deda:	00db      	lsls	r3, r3, #3
 800dedc:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800dee0:	687a      	ldr	r2, [r7, #4]
 800dee2:	4413      	add	r3, r2
 800dee4:	3304      	adds	r3, #4
 800dee6:	60fb      	str	r3, [r7, #12]
 800dee8:	e00c      	b.n	800df04 <DCD_EP_Close+0x4a>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800deea:	78fb      	ldrb	r3, [r7, #3]
 800deec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800def0:	4613      	mov	r3, r2
 800def2:	009b      	lsls	r3, r3, #2
 800def4:	4413      	add	r3, r2
 800def6:	00db      	lsls	r3, r3, #3
 800def8:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800defc:	687a      	ldr	r2, [r7, #4]
 800defe:	4413      	add	r3, r2
 800df00:	3304      	adds	r3, #4
 800df02:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 800df04:	78fb      	ldrb	r3, [r7, #3]
 800df06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800df0a:	b2da      	uxtb	r2, r3
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	701a      	strb	r2, [r3, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 800df10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800df14:	b2db      	uxtb	r3, r3
 800df16:	09db      	lsrs	r3, r3, #7
 800df18:	b2db      	uxtb	r3, r3
 800df1a:	461a      	mov	r2, r3
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	705a      	strb	r2, [r3, #1]
  USB_OTG_EPDeactivate(pdev , ep );
 800df20:	68f9      	ldr	r1, [r7, #12]
 800df22:	6878      	ldr	r0, [r7, #4]
 800df24:	f7ff fb83 	bl	800d62e <USB_OTG_EPDeactivate>
  return 0;
 800df28:	2300      	movs	r3, #0
}
 800df2a:	4618      	mov	r0, r3
 800df2c:	3710      	adds	r7, #16
 800df2e:	46bd      	mov	sp, r7
 800df30:	bd80      	pop	{r7, pc}

0800df32 <DCD_EP_PrepareRx>:
*/
uint32_t   DCD_EP_PrepareRx( USB_OTG_CORE_HANDLE *pdev,
                            uint8_t   ep_addr,
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
 800df32:	b580      	push	{r7, lr}
 800df34:	b086      	sub	sp, #24
 800df36:	af00      	add	r7, sp, #0
 800df38:	60f8      	str	r0, [r7, #12]
 800df3a:	607a      	str	r2, [r7, #4]
 800df3c:	461a      	mov	r2, r3
 800df3e:	460b      	mov	r3, r1
 800df40:	72fb      	strb	r3, [r7, #11]
 800df42:	4613      	mov	r3, r2
 800df44:	813b      	strh	r3, [r7, #8]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800df46:	7afb      	ldrb	r3, [r7, #11]
 800df48:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800df4c:	4613      	mov	r3, r2
 800df4e:	009b      	lsls	r3, r3, #2
 800df50:	4413      	add	r3, r2
 800df52:	00db      	lsls	r3, r3, #3
 800df54:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800df58:	68fa      	ldr	r2, [r7, #12]
 800df5a:	4413      	add	r3, r2
 800df5c:	3304      	adds	r3, #4
 800df5e:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
 800df60:	697b      	ldr	r3, [r7, #20]
 800df62:	687a      	ldr	r2, [r7, #4]
 800df64:	60da      	str	r2, [r3, #12]
  ep->xfer_len = buf_len;
 800df66:	893a      	ldrh	r2, [r7, #8]
 800df68:	697b      	ldr	r3, [r7, #20]
 800df6a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 800df6c:	697b      	ldr	r3, [r7, #20]
 800df6e:	2200      	movs	r2, #0
 800df70:	619a      	str	r2, [r3, #24]
  ep->is_in = 0;
 800df72:	697b      	ldr	r3, [r7, #20]
 800df74:	2200      	movs	r2, #0
 800df76:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 800df78:	7afb      	ldrb	r3, [r7, #11]
 800df7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800df7e:	b2da      	uxtb	r2, r3
 800df80:	697b      	ldr	r3, [r7, #20]
 800df82:	701a      	strb	r2, [r3, #0]
  
  if (pdev->cfg.dma_enable == 1)
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	78db      	ldrb	r3, [r3, #3]
 800df88:	2b01      	cmp	r3, #1
 800df8a:	d102      	bne.n	800df92 <DCD_EP_PrepareRx+0x60>
  {
    ep->dma_addr = (uint32_t)pbuf;  
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	697b      	ldr	r3, [r7, #20]
 800df90:	611a      	str	r2, [r3, #16]
  }
  
  if ( ep->num == 0 )
 800df92:	697b      	ldr	r3, [r7, #20]
 800df94:	781b      	ldrb	r3, [r3, #0]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d104      	bne.n	800dfa4 <DCD_EP_PrepareRx+0x72>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 800df9a:	6979      	ldr	r1, [r7, #20]
 800df9c:	68f8      	ldr	r0, [r7, #12]
 800df9e:	f7ff fcd2 	bl	800d946 <USB_OTG_EP0StartXfer>
 800dfa2:	e003      	b.n	800dfac <DCD_EP_PrepareRx+0x7a>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 800dfa4:	6979      	ldr	r1, [r7, #20]
 800dfa6:	68f8      	ldr	r0, [r7, #12]
 800dfa8:	f7ff fb86 	bl	800d6b8 <USB_OTG_EPStartXfer>
  }
  return 0;
 800dfac:	2300      	movs	r3, #0
}
 800dfae:	4618      	mov	r0, r3
 800dfb0:	3718      	adds	r7, #24
 800dfb2:	46bd      	mov	sp, r7
 800dfb4:	bd80      	pop	{r7, pc}

0800dfb6 <DCD_EP_Tx>:
*/
uint32_t  DCD_EP_Tx ( USB_OTG_CORE_HANDLE *pdev,
                     uint8_t   ep_addr,
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
 800dfb6:	b580      	push	{r7, lr}
 800dfb8:	b086      	sub	sp, #24
 800dfba:	af00      	add	r7, sp, #0
 800dfbc:	60f8      	str	r0, [r7, #12]
 800dfbe:	607a      	str	r2, [r7, #4]
 800dfc0:	603b      	str	r3, [r7, #0]
 800dfc2:	460b      	mov	r3, r1
 800dfc4:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800dfc6:	7afb      	ldrb	r3, [r7, #11]
 800dfc8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dfcc:	4613      	mov	r3, r2
 800dfce:	009b      	lsls	r3, r3, #2
 800dfd0:	4413      	add	r3, r2
 800dfd2:	00db      	lsls	r3, r3, #3
 800dfd4:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800dfd8:	68fa      	ldr	r2, [r7, #12]
 800dfda:	4413      	add	r3, r2
 800dfdc:	3304      	adds	r3, #4
 800dfde:	617b      	str	r3, [r7, #20]
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 800dfe0:	697b      	ldr	r3, [r7, #20]
 800dfe2:	2201      	movs	r2, #1
 800dfe4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;  
 800dfe6:	7afb      	ldrb	r3, [r7, #11]
 800dfe8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dfec:	b2da      	uxtb	r2, r3
 800dfee:	697b      	ldr	r3, [r7, #20]
 800dff0:	701a      	strb	r2, [r3, #0]
  ep->xfer_buff = pbuf;
 800dff2:	697b      	ldr	r3, [r7, #20]
 800dff4:	687a      	ldr	r2, [r7, #4]
 800dff6:	60da      	str	r2, [r3, #12]
  ep->dma_addr = (uint32_t)pbuf;  
 800dff8:	687a      	ldr	r2, [r7, #4]
 800dffa:	697b      	ldr	r3, [r7, #20]
 800dffc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0;
 800dffe:	697b      	ldr	r3, [r7, #20]
 800e000:	2200      	movs	r2, #0
 800e002:	619a      	str	r2, [r3, #24]
  ep->xfer_len  = buf_len;
 800e004:	697b      	ldr	r3, [r7, #20]
 800e006:	683a      	ldr	r2, [r7, #0]
 800e008:	615a      	str	r2, [r3, #20]
  
  if ( ep->num == 0 )
 800e00a:	697b      	ldr	r3, [r7, #20]
 800e00c:	781b      	ldrb	r3, [r3, #0]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d104      	bne.n	800e01c <DCD_EP_Tx+0x66>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 800e012:	6979      	ldr	r1, [r7, #20]
 800e014:	68f8      	ldr	r0, [r7, #12]
 800e016:	f7ff fc96 	bl	800d946 <USB_OTG_EP0StartXfer>
 800e01a:	e003      	b.n	800e024 <DCD_EP_Tx+0x6e>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 800e01c:	6979      	ldr	r1, [r7, #20]
 800e01e:	68f8      	ldr	r0, [r7, #12]
 800e020:	f7ff fb4a 	bl	800d6b8 <USB_OTG_EPStartXfer>
  }
  return 0;
 800e024:	2300      	movs	r3, #0
}
 800e026:	4618      	mov	r0, r3
 800e028:	3718      	adds	r7, #24
 800e02a:	46bd      	mov	sp, r7
 800e02c:	bd80      	pop	{r7, pc}

0800e02e <DCD_EP_Stall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
 800e02e:	b580      	push	{r7, lr}
 800e030:	b084      	sub	sp, #16
 800e032:	af00      	add	r7, sp, #0
 800e034:	6078      	str	r0, [r7, #4]
 800e036:	460b      	mov	r3, r1
 800e038:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 800e03a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	da0d      	bge.n	800e05e <DCD_EP_Stall+0x30>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 800e042:	78fb      	ldrb	r3, [r7, #3]
 800e044:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e048:	4613      	mov	r3, r2
 800e04a:	009b      	lsls	r3, r3, #2
 800e04c:	4413      	add	r3, r2
 800e04e:	00db      	lsls	r3, r3, #3
 800e050:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800e054:	687a      	ldr	r2, [r7, #4]
 800e056:	4413      	add	r3, r2
 800e058:	3304      	adds	r3, #4
 800e05a:	60fb      	str	r3, [r7, #12]
 800e05c:	e00a      	b.n	800e074 <DCD_EP_Stall+0x46>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800e05e:	78fa      	ldrb	r2, [r7, #3]
 800e060:	4613      	mov	r3, r2
 800e062:	009b      	lsls	r3, r3, #2
 800e064:	4413      	add	r3, r2
 800e066:	00db      	lsls	r3, r3, #3
 800e068:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800e06c:	687a      	ldr	r2, [r7, #4]
 800e06e:	4413      	add	r3, r2
 800e070:	3304      	adds	r3, #4
 800e072:	60fb      	str	r3, [r7, #12]
  }

  ep->is_stall = 1;
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	2201      	movs	r2, #1
 800e078:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 800e07a:	78fb      	ldrb	r3, [r7, #3]
 800e07c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e080:	b2da      	uxtb	r2, r3
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 800e086:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e08a:	b2db      	uxtb	r3, r3
 800e08c:	09db      	lsrs	r3, r3, #7
 800e08e:	b2db      	uxtb	r3, r3
 800e090:	461a      	mov	r2, r3
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPSetStall(pdev , ep);
 800e096:	68f9      	ldr	r1, [r7, #12]
 800e098:	6878      	ldr	r0, [r7, #4]
 800e09a:	f7ff fd36 	bl	800db0a <USB_OTG_EPSetStall>
  return (0);
 800e09e:	2300      	movs	r3, #0
}
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	3710      	adds	r7, #16
 800e0a4:	46bd      	mov	sp, r7
 800e0a6:	bd80      	pop	{r7, pc}

0800e0a8 <DCD_EP_ClrStall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b084      	sub	sp, #16
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
 800e0b0:	460b      	mov	r3, r1
 800e0b2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 800e0b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	da0d      	bge.n	800e0d8 <DCD_EP_ClrStall+0x30>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800e0bc:	78fb      	ldrb	r3, [r7, #3]
 800e0be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e0c2:	4613      	mov	r3, r2
 800e0c4:	009b      	lsls	r3, r3, #2
 800e0c6:	4413      	add	r3, r2
 800e0c8:	00db      	lsls	r3, r3, #3
 800e0ca:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800e0ce:	687a      	ldr	r2, [r7, #4]
 800e0d0:	4413      	add	r3, r2
 800e0d2:	3304      	adds	r3, #4
 800e0d4:	60fb      	str	r3, [r7, #12]
 800e0d6:	e00a      	b.n	800e0ee <DCD_EP_ClrStall+0x46>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800e0d8:	78fa      	ldrb	r2, [r7, #3]
 800e0da:	4613      	mov	r3, r2
 800e0dc:	009b      	lsls	r3, r3, #2
 800e0de:	4413      	add	r3, r2
 800e0e0:	00db      	lsls	r3, r3, #3
 800e0e2:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800e0e6:	687a      	ldr	r2, [r7, #4]
 800e0e8:	4413      	add	r3, r2
 800e0ea:	3304      	adds	r3, #4
 800e0ec:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0;  
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	2200      	movs	r2, #0
 800e0f2:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 800e0f4:	78fb      	ldrb	r3, [r7, #3]
 800e0f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e0fa:	b2da      	uxtb	r2, r3
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 800e100:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e104:	b2db      	uxtb	r3, r3
 800e106:	09db      	lsrs	r3, r3, #7
 800e108:	b2db      	uxtb	r3, r3
 800e10a:	461a      	mov	r2, r3
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPClearStall(pdev , ep);
 800e110:	68f9      	ldr	r1, [r7, #12]
 800e112:	6878      	ldr	r0, [r7, #4]
 800e114:	f7ff fd3c 	bl	800db90 <USB_OTG_EPClearStall>
  return (0);
 800e118:	2300      	movs	r3, #0
}
 800e11a:	4618      	mov	r0, r3
 800e11c:	3710      	adds	r7, #16
 800e11e:	46bd      	mov	sp, r7
 800e120:	bd80      	pop	{r7, pc}

0800e122 <DCD_EP_SetAddress>:
* @param pdev: device instance
* @param address: new device address
* @retval : status
*/
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
 800e122:	b480      	push	{r7}
 800e124:	b085      	sub	sp, #20
 800e126:	af00      	add	r7, sp, #0
 800e128:	6078      	str	r0, [r7, #4]
 800e12a:	460b      	mov	r3, r1
 800e12c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
 800e12e:	2300      	movs	r3, #0
 800e130:	60fb      	str	r3, [r7, #12]
  dcfg.b.devaddr = address;
 800e132:	78fb      	ldrb	r3, [r7, #3]
 800e134:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e138:	b2da      	uxtb	r2, r3
 800e13a:	89bb      	ldrh	r3, [r7, #12]
 800e13c:	f362 130a 	bfi	r3, r2, #4, #7
 800e140:	81bb      	strh	r3, [r7, #12]
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	691b      	ldr	r3, [r3, #16]
 800e146:	6819      	ldr	r1, [r3, #0]
 800e148:	68fa      	ldr	r2, [r7, #12]
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	691b      	ldr	r3, [r3, #16]
 800e14e:	430a      	orrs	r2, r1
 800e150:	601a      	str	r2, [r3, #0]
}
 800e152:	bf00      	nop
 800e154:	3714      	adds	r7, #20
 800e156:	46bd      	mov	sp, r7
 800e158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e15c:	4770      	bx	lr

0800e15e <USBD_OTG_ISR_Handler>:
*         handles all USB Interrupts
* @param  pdev: device instance
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 800e15e:	b580      	push	{r7, lr}
 800e160:	b086      	sub	sp, #24
 800e162:	af00      	add	r7, sp, #0
 800e164:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
 800e166:	2300      	movs	r3, #0
 800e168:	617b      	str	r3, [r7, #20]
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
 800e16a:	6878      	ldr	r0, [r7, #4]
 800e16c:	f7fe ffb4 	bl	800d0d8 <USB_OTG_IsDeviceMode>
 800e170:	4603      	mov	r3, r0
 800e172:	2b00      	cmp	r3, #0
 800e174:	f000 809c 	beq.w	800e2b0 <USBD_OTG_ISR_Handler+0x152>
  {
    gintr_status.d32 = USB_OTG_ReadCoreItr(pdev);
 800e178:	6878      	ldr	r0, [r7, #4]
 800e17a:	f7fe ffbe 	bl	800d0fa <USB_OTG_ReadCoreItr>
 800e17e:	4603      	mov	r3, r0
 800e180:	613b      	str	r3, [r7, #16]
    if (!gintr_status.d32) /* avoid spurious interrupt */
 800e182:	693b      	ldr	r3, [r7, #16]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d101      	bne.n	800e18c <USBD_OTG_ISR_Handler+0x2e>
    {
      return 0;
 800e188:	2300      	movs	r3, #0
 800e18a:	e092      	b.n	800e2b2 <USBD_OTG_ISR_Handler+0x154>
    }
    
    if (gintr_status.b.outepintr)
 800e18c:	7cbb      	ldrb	r3, [r7, #18]
 800e18e:	f003 0308 	and.w	r3, r3, #8
 800e192:	b2db      	uxtb	r3, r3
 800e194:	2b00      	cmp	r3, #0
 800e196:	d006      	beq.n	800e1a6 <USBD_OTG_ISR_Handler+0x48>
    {
      retval |= DCD_HandleOutEP_ISR(pdev);
 800e198:	6878      	ldr	r0, [r7, #4]
 800e19a:	f000 f9ed 	bl	800e578 <DCD_HandleOutEP_ISR>
 800e19e:	4602      	mov	r2, r0
 800e1a0:	697b      	ldr	r3, [r7, #20]
 800e1a2:	4313      	orrs	r3, r2
 800e1a4:	617b      	str	r3, [r7, #20]
    }    
    
    if (gintr_status.b.inepint)
 800e1a6:	7cbb      	ldrb	r3, [r7, #18]
 800e1a8:	f003 0304 	and.w	r3, r3, #4
 800e1ac:	b2db      	uxtb	r3, r3
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d006      	beq.n	800e1c0 <USBD_OTG_ISR_Handler+0x62>
    {
      retval |= DCD_HandleInEP_ISR(pdev);
 800e1b2:	6878      	ldr	r0, [r7, #4]
 800e1b4:	f000 f920 	bl	800e3f8 <DCD_HandleInEP_ISR>
 800e1b8:	4602      	mov	r2, r0
 800e1ba:	697b      	ldr	r3, [r7, #20]
 800e1bc:	4313      	orrs	r3, r2
 800e1be:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.modemismatch)
 800e1c0:	7c3b      	ldrb	r3, [r7, #16]
 800e1c2:	f003 0302 	and.w	r3, r3, #2
 800e1c6:	b2db      	uxtb	r3, r3
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d009      	beq.n	800e1e0 <USBD_OTG_ISR_Handler+0x82>
    {
      USB_OTG_GINTSTS_TypeDef  gintsts;
      
      /* Clear interrupt */
      gintsts.d32 = 0;
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	60fb      	str	r3, [r7, #12]
      gintsts.b.modemismatch = 1;
 800e1d0:	7b3b      	ldrb	r3, [r7, #12]
 800e1d2:	f043 0302 	orr.w	r3, r3, #2
 800e1d6:	733b      	strb	r3, [r7, #12]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	68db      	ldr	r3, [r3, #12]
 800e1dc:	68fa      	ldr	r2, [r7, #12]
 800e1de:	615a      	str	r2, [r3, #20]
    }
    
    if (gintr_status.b.wkupintr)
 800e1e0:	7cfb      	ldrb	r3, [r7, #19]
 800e1e2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e1e6:	b2db      	uxtb	r3, r3
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d006      	beq.n	800e1fa <USBD_OTG_ISR_Handler+0x9c>
    {
      retval |= DCD_HandleResume_ISR(pdev);
 800e1ec:	6878      	ldr	r0, [r7, #4]
 800e1ee:	f000 f865 	bl	800e2bc <DCD_HandleResume_ISR>
 800e1f2:	4602      	mov	r2, r0
 800e1f4:	697b      	ldr	r3, [r7, #20]
 800e1f6:	4313      	orrs	r3, r2
 800e1f8:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.usbsuspend)
 800e1fa:	7c7b      	ldrb	r3, [r7, #17]
 800e1fc:	f003 0308 	and.w	r3, r3, #8
 800e200:	b2db      	uxtb	r3, r3
 800e202:	2b00      	cmp	r3, #0
 800e204:	d006      	beq.n	800e214 <USBD_OTG_ISR_Handler+0xb6>
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
 800e206:	6878      	ldr	r0, [r7, #4]
 800e208:	f000 f898 	bl	800e33c <DCD_HandleUSBSuspend_ISR>
 800e20c:	4602      	mov	r2, r0
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	4313      	orrs	r3, r2
 800e212:	617b      	str	r3, [r7, #20]
    }
    if (gintr_status.b.sofintr)
 800e214:	7c3b      	ldrb	r3, [r7, #16]
 800e216:	f003 0308 	and.w	r3, r3, #8
 800e21a:	b2db      	uxtb	r3, r3
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d006      	beq.n	800e22e <USBD_OTG_ISR_Handler+0xd0>
    {
      retval |= DCD_HandleSof_ISR(pdev);
 800e220:	6878      	ldr	r0, [r7, #4]
 800e222:	f000 fa51 	bl	800e6c8 <DCD_HandleSof_ISR>
 800e226:	4602      	mov	r2, r0
 800e228:	697b      	ldr	r3, [r7, #20]
 800e22a:	4313      	orrs	r3, r2
 800e22c:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.rxstsqlvl)
 800e22e:	7c3b      	ldrb	r3, [r7, #16]
 800e230:	f003 0310 	and.w	r3, r3, #16
 800e234:	b2db      	uxtb	r3, r3
 800e236:	2b00      	cmp	r3, #0
 800e238:	d006      	beq.n	800e248 <USBD_OTG_ISR_Handler+0xea>
    {
      retval |= DCD_HandleRxStatusQueueLevel_ISR(pdev);
 800e23a:	6878      	ldr	r0, [r7, #4]
 800e23c:	f000 fa5e 	bl	800e6fc <DCD_HandleRxStatusQueueLevel_ISR>
 800e240:	4602      	mov	r2, r0
 800e242:	697b      	ldr	r3, [r7, #20]
 800e244:	4313      	orrs	r3, r2
 800e246:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.usbreset)
 800e248:	7c7b      	ldrb	r3, [r7, #17]
 800e24a:	f003 0310 	and.w	r3, r3, #16
 800e24e:	b2db      	uxtb	r3, r3
 800e250:	2b00      	cmp	r3, #0
 800e252:	d006      	beq.n	800e262 <USBD_OTG_ISR_Handler+0x104>
    {
      retval |= DCD_HandleUsbReset_ISR(pdev);
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f000 fb5b 	bl	800e910 <DCD_HandleUsbReset_ISR>
 800e25a:	4602      	mov	r2, r0
 800e25c:	697b      	ldr	r3, [r7, #20]
 800e25e:	4313      	orrs	r3, r2
 800e260:	617b      	str	r3, [r7, #20]
      
    }
    if (gintr_status.b.enumdone)
 800e262:	7c7b      	ldrb	r3, [r7, #17]
 800e264:	f003 0320 	and.w	r3, r3, #32
 800e268:	b2db      	uxtb	r3, r3
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d006      	beq.n	800e27c <USBD_OTG_ISR_Handler+0x11e>
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
 800e26e:	6878      	ldr	r0, [r7, #4]
 800e270:	f000 fbde 	bl	800ea30 <DCD_HandleEnumDone_ISR>
 800e274:	4602      	mov	r2, r0
 800e276:	697b      	ldr	r3, [r7, #20]
 800e278:	4313      	orrs	r3, r2
 800e27a:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.incomplisoin)
 800e27c:	7cbb      	ldrb	r3, [r7, #18]
 800e27e:	f003 0310 	and.w	r3, r3, #16
 800e282:	b2db      	uxtb	r3, r3
 800e284:	2b00      	cmp	r3, #0
 800e286:	d006      	beq.n	800e296 <USBD_OTG_ISR_Handler+0x138>
    {
      retval |= DCD_IsoINIncomplete_ISR(pdev);
 800e288:	6878      	ldr	r0, [r7, #4]
 800e28a:	f000 fcad 	bl	800ebe8 <DCD_IsoINIncomplete_ISR>
 800e28e:	4602      	mov	r2, r0
 800e290:	697b      	ldr	r3, [r7, #20]
 800e292:	4313      	orrs	r3, r2
 800e294:	617b      	str	r3, [r7, #20]
    }

    if (gintr_status.b.incomplisoout)
 800e296:	7cbb      	ldrb	r3, [r7, #18]
 800e298:	f003 0320 	and.w	r3, r3, #32
 800e29c:	b2db      	uxtb	r3, r3
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d006      	beq.n	800e2b0 <USBD_OTG_ISR_Handler+0x152>
    {
      retval |= DCD_IsoOUTIncomplete_ISR(pdev);
 800e2a2:	6878      	ldr	r0, [r7, #4]
 800e2a4:	f000 fcba 	bl	800ec1c <DCD_IsoOUTIncomplete_ISR>
 800e2a8:	4602      	mov	r2, r0
 800e2aa:	697b      	ldr	r3, [r7, #20]
 800e2ac:	4313      	orrs	r3, r2
 800e2ae:	617b      	str	r3, [r7, #20]
    {
      retval |= DCD_OTG_ISR(pdev);
    }   
#endif    
  }
  return retval;
 800e2b0:	697b      	ldr	r3, [r7, #20]
}
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	3718      	adds	r7, #24
 800e2b6:	46bd      	mov	sp, r7
 800e2b8:	bd80      	pop	{r7, pc}
	...

0800e2bc <DCD_HandleResume_ISR>:
*                 remote Wake-up sequence
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleResume_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b086      	sub	sp, #24
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_DCTL_TypeDef     devctl;
  USB_OTG_PCGCCTL_TypeDef  power;
  
  if(pdev->cfg.low_power)
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	7a9b      	ldrb	r3, [r3, #10]
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d011      	beq.n	800e2f0 <DCD_HandleResume_ISR+0x34>
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(pdev->regs.PCGCCTL);
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	60fb      	str	r3, [r7, #12]
    power.b.gatehclk = 0;
 800e2d6:	7b3b      	ldrb	r3, [r7, #12]
 800e2d8:	f36f 0341 	bfc	r3, #1, #1
 800e2dc:	733b      	strb	r3, [r7, #12]
    power.b.stoppclk = 0;
 800e2de:	7b3b      	ldrb	r3, [r7, #12]
 800e2e0:	f36f 0300 	bfc	r3, #0, #1
 800e2e4:	733b      	strb	r3, [r7, #12]
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e2ec:	68fa      	ldr	r2, [r7, #12]
 800e2ee:	601a      	str	r2, [r3, #0]
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	613b      	str	r3, [r7, #16]
  devctl.b.rmtwkupsig = 1;
 800e2f4:	7c3b      	ldrb	r3, [r7, #16]
 800e2f6:	f043 0301 	orr.w	r3, r3, #1
 800e2fa:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	691b      	ldr	r3, [r3, #16]
 800e300:	6859      	ldr	r1, [r3, #4]
 800e302:	693b      	ldr	r3, [r7, #16]
 800e304:	43da      	mvns	r2, r3
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	691b      	ldr	r3, [r3, #16]
 800e30a:	400a      	ands	r2, r1
 800e30c:	605a      	str	r2, [r3, #4]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 800e30e:	4b0a      	ldr	r3, [pc, #40]	; (800e338 <DCD_HandleResume_ISR+0x7c>)
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	699b      	ldr	r3, [r3, #24]
 800e314:	6878      	ldr	r0, [r7, #4]
 800e316:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 800e318:	2300      	movs	r3, #0
 800e31a:	617b      	str	r3, [r7, #20]
  gintsts.b.wkupintr = 1;
 800e31c:	7dfb      	ldrb	r3, [r7, #23]
 800e31e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e322:	75fb      	strb	r3, [r7, #23]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	68db      	ldr	r3, [r3, #12]
 800e328:	697a      	ldr	r2, [r7, #20]
 800e32a:	615a      	str	r2, [r3, #20]
  return 1;
 800e32c:	2301      	movs	r3, #1
}
 800e32e:	4618      	mov	r0, r3
 800e330:	3718      	adds	r7, #24
 800e332:	46bd      	mov	sp, r7
 800e334:	bd80      	pop	{r7, pc}
 800e336:	bf00      	nop
 800e338:	200000c8 	.word	0x200000c8

0800e33c <DCD_HandleUSBSuspend_ISR>:
*         Indicates that SUSPEND state has been detected on the USB
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUSBSuspend_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b086      	sub	sp, #24
 800e340:	af00      	add	r7, sp, #0
 800e342:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  __IO uint8_t prev_status = 0;
 800e344:	2300      	movs	r3, #0
 800e346:	72fb      	strb	r3, [r7, #11]
  
  prev_status = pdev->dev.device_status;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800e34e:	72fb      	strb	r3, [r7, #11]
  USBD_DCD_INT_fops->Suspend (pdev);      
 800e350:	4b27      	ldr	r3, [pc, #156]	; (800e3f0 <DCD_HandleUSBSuspend_ISR+0xb4>)
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	695b      	ldr	r3, [r3, #20]
 800e356:	6878      	ldr	r0, [r7, #4]
 800e358:	4798      	blx	r3
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	691b      	ldr	r3, [r3, #16]
 800e35e:	689b      	ldr	r3, [r3, #8]
 800e360:	60fb      	str	r3, [r7, #12]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
 800e362:	2300      	movs	r3, #0
 800e364:	617b      	str	r3, [r7, #20]
  gintsts.b.usbsuspend = 1;
 800e366:	7d7b      	ldrb	r3, [r7, #21]
 800e368:	f043 0308 	orr.w	r3, r3, #8
 800e36c:	757b      	strb	r3, [r7, #21]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	68db      	ldr	r3, [r3, #12]
 800e372:	697a      	ldr	r2, [r7, #20]
 800e374:	615a      	str	r2, [r3, #20]
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	7a9b      	ldrb	r3, [r3, #10]
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d032      	beq.n	800e3e4 <DCD_HandleUSBSuspend_ISR+0xa8>
 800e37e:	7b3b      	ldrb	r3, [r7, #12]
 800e380:	f003 0301 	and.w	r3, r3, #1
 800e384:	b2db      	uxtb	r3, r3
 800e386:	2b00      	cmp	r3, #0
 800e388:	d02c      	beq.n	800e3e4 <DCD_HandleUSBSuspend_ISR+0xa8>
    (pdev->dev.connection_status == 1) && 
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	f893 3115 	ldrb.w	r3, [r3, #277]	; 0x115
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
 800e390:	2b01      	cmp	r3, #1
 800e392:	d127      	bne.n	800e3e4 <DCD_HandleUSBSuspend_ISR+0xa8>
    (prev_status  == USB_OTG_CONFIGURED))
 800e394:	7afb      	ldrb	r3, [r7, #11]
 800e396:	b2db      	uxtb	r3, r3
    (pdev->dev.connection_status == 1) && 
 800e398:	2b03      	cmp	r3, #3
 800e39a:	d123      	bne.n	800e3e4 <DCD_HandleUSBSuspend_ISR+0xa8>
  {
	/*  switch-off the clocks */
    power.d32 = 0;
 800e39c:	2300      	movs	r3, #0
 800e39e:	613b      	str	r3, [r7, #16]
    power.b.stoppclk = 1;
 800e3a0:	7c3b      	ldrb	r3, [r7, #16]
 800e3a2:	f043 0301 	orr.w	r3, r3, #1
 800e3a6:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);  
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e3ae:	6819      	ldr	r1, [r3, #0]
 800e3b0:	693a      	ldr	r2, [r7, #16]
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e3b8:	430a      	orrs	r2, r1
 800e3ba:	601a      	str	r2, [r3, #0]
    
    power.b.gatehclk = 1;
 800e3bc:	7c3b      	ldrb	r3, [r7, #16]
 800e3be:	f043 0302 	orr.w	r3, r3, #2
 800e3c2:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e3ca:	6819      	ldr	r1, [r3, #0]
 800e3cc:	693a      	ldr	r2, [r7, #16]
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800e3d4:	430a      	orrs	r2, r1
 800e3d6:	601a      	str	r2, [r3, #0]
    
    /* Request to enter Sleep mode after exit from current ISR */
    SCB->SCR |= (SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk);
 800e3d8:	4b06      	ldr	r3, [pc, #24]	; (800e3f4 <DCD_HandleUSBSuspend_ISR+0xb8>)
 800e3da:	691b      	ldr	r3, [r3, #16]
 800e3dc:	4a05      	ldr	r2, [pc, #20]	; (800e3f4 <DCD_HandleUSBSuspend_ISR+0xb8>)
 800e3de:	f043 0306 	orr.w	r3, r3, #6
 800e3e2:	6113      	str	r3, [r2, #16]
  }
  return 1;
 800e3e4:	2301      	movs	r3, #1
}
 800e3e6:	4618      	mov	r0, r3
 800e3e8:	3718      	adds	r7, #24
 800e3ea:	46bd      	mov	sp, r7
 800e3ec:	bd80      	pop	{r7, pc}
 800e3ee:	bf00      	nop
 800e3f0:	200000c8 	.word	0x200000c8
 800e3f4:	e000ed00 	.word	0xe000ed00

0800e3f8 <DCD_HandleInEP_ISR>:
*         Indicates that an IN EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleInEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b086      	sub	sp, #24
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	6078      	str	r0, [r7, #4]
  USB_OTG_DIEPINTn_TypeDef  diepint;
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
 800e400:	2300      	movs	r3, #0
 800e402:	613b      	str	r3, [r7, #16]
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
 800e404:	2300      	movs	r3, #0
 800e406:	60bb      	str	r3, [r7, #8]
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
 800e408:	6878      	ldr	r0, [r7, #4]
 800e40a:	f7ff fc2d 	bl	800dc68 <USB_OTG_ReadDevAllInEPItr>
 800e40e:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 800e410:	e0a6      	b.n	800e560 <DCD_HandleInEP_ISR+0x168>
  {
    if ((ep_intr & 0x1) == 0x01) /* In ITR */
 800e412:	697b      	ldr	r3, [r7, #20]
 800e414:	f003 0301 	and.w	r3, r3, #1
 800e418:	2b00      	cmp	r3, #0
 800e41a:	f000 809b 	beq.w	800e554 <DCD_HandleInEP_ISR+0x15c>
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
 800e41e:	693b      	ldr	r3, [r7, #16]
 800e420:	b2db      	uxtb	r3, r3
 800e422:	4619      	mov	r1, r3
 800e424:	6878      	ldr	r0, [r7, #4]
 800e426:	f000 fc13 	bl	800ec50 <DCD_ReadDevInEP>
 800e42a:	4603      	mov	r3, r0
 800e42c:	60bb      	str	r3, [r7, #8]
      if ( diepint.b.xfercompl )
 800e42e:	7a3b      	ldrb	r3, [r7, #8]
 800e430:	f003 0301 	and.w	r3, r3, #1
 800e434:	b2db      	uxtb	r3, r3
 800e436:	2b00      	cmp	r3, #0
 800e438:	d032      	beq.n	800e4a0 <DCD_HandleInEP_ISR+0xa8>
      {
        fifoemptymsk = 0x1 << epnum;
 800e43a:	2201      	movs	r2, #1
 800e43c:	693b      	ldr	r3, [r7, #16]
 800e43e:	fa02 f303 	lsl.w	r3, r2, r3
 800e442:	60fb      	str	r3, [r7, #12]
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	691b      	ldr	r3, [r3, #16]
 800e448:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	43da      	mvns	r2, r3
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	691b      	ldr	r3, [r3, #16]
 800e452:	400a      	ands	r2, r1
 800e454:	635a      	str	r2, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 800e456:	2300      	movs	r3, #0
 800e458:	60bb      	str	r3, [r7, #8]
 800e45a:	7a3b      	ldrb	r3, [r7, #8]
 800e45c:	f043 0301 	orr.w	r3, r3, #1
 800e460:	723b      	strb	r3, [r7, #8]
 800e462:	687a      	ldr	r2, [r7, #4]
 800e464:	693b      	ldr	r3, [r7, #16]
 800e466:	3304      	adds	r3, #4
 800e468:	009b      	lsls	r3, r3, #2
 800e46a:	4413      	add	r3, r2
 800e46c:	689b      	ldr	r3, [r3, #8]
 800e46e:	68ba      	ldr	r2, [r7, #8]
 800e470:	609a      	str	r2, [r3, #8]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 800e472:	4b40      	ldr	r3, [pc, #256]	; (800e574 <DCD_HandleInEP_ISR+0x17c>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	685b      	ldr	r3, [r3, #4]
 800e478:	693a      	ldr	r2, [r7, #16]
 800e47a:	b2d2      	uxtb	r2, r2
 800e47c:	4611      	mov	r1, r2
 800e47e:	6878      	ldr	r0, [r7, #4]
 800e480:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	78db      	ldrb	r3, [r3, #3]
 800e486:	2b01      	cmp	r3, #1
 800e488:	d10a      	bne.n	800e4a0 <DCD_HandleInEP_ISR+0xa8>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_IN))
 800e48a:	693b      	ldr	r3, [r7, #16]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d107      	bne.n	800e4a0 <DCD_HandleInEP_ISR+0xa8>
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800e496:	2b04      	cmp	r3, #4
 800e498:	d102      	bne.n	800e4a0 <DCD_HandleInEP_ISR+0xa8>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 800e49a:	6878      	ldr	r0, [r7, #4]
 800e49c:	f7ff fbfa 	bl	800dc94 <USB_OTG_EP0_OutStart>
          }
        }           
      }
      if ( diepint.b.timeout )
 800e4a0:	7a3b      	ldrb	r3, [r7, #8]
 800e4a2:	f003 0308 	and.w	r3, r3, #8
 800e4a6:	b2db      	uxtb	r3, r3
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d00d      	beq.n	800e4c8 <DCD_HandleInEP_ISR+0xd0>
      {
        CLEAR_IN_EP_INTR(epnum, timeout);
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	60bb      	str	r3, [r7, #8]
 800e4b0:	7a3b      	ldrb	r3, [r7, #8]
 800e4b2:	f043 0308 	orr.w	r3, r3, #8
 800e4b6:	723b      	strb	r3, [r7, #8]
 800e4b8:	687a      	ldr	r2, [r7, #4]
 800e4ba:	693b      	ldr	r3, [r7, #16]
 800e4bc:	3304      	adds	r3, #4
 800e4be:	009b      	lsls	r3, r3, #2
 800e4c0:	4413      	add	r3, r2
 800e4c2:	689b      	ldr	r3, [r3, #8]
 800e4c4:	68ba      	ldr	r2, [r7, #8]
 800e4c6:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.intktxfemp)
 800e4c8:	7a3b      	ldrb	r3, [r7, #8]
 800e4ca:	f003 0310 	and.w	r3, r3, #16
 800e4ce:	b2db      	uxtb	r3, r3
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d00d      	beq.n	800e4f0 <DCD_HandleInEP_ISR+0xf8>
      {
        CLEAR_IN_EP_INTR(epnum, intktxfemp);
 800e4d4:	2300      	movs	r3, #0
 800e4d6:	60bb      	str	r3, [r7, #8]
 800e4d8:	7a3b      	ldrb	r3, [r7, #8]
 800e4da:	f043 0310 	orr.w	r3, r3, #16
 800e4de:	723b      	strb	r3, [r7, #8]
 800e4e0:	687a      	ldr	r2, [r7, #4]
 800e4e2:	693b      	ldr	r3, [r7, #16]
 800e4e4:	3304      	adds	r3, #4
 800e4e6:	009b      	lsls	r3, r3, #2
 800e4e8:	4413      	add	r3, r2
 800e4ea:	689b      	ldr	r3, [r3, #8]
 800e4ec:	68ba      	ldr	r2, [r7, #8]
 800e4ee:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.inepnakeff)
 800e4f0:	7a3b      	ldrb	r3, [r7, #8]
 800e4f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4f6:	b2db      	uxtb	r3, r3
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d00d      	beq.n	800e518 <DCD_HandleInEP_ISR+0x120>
      {
        CLEAR_IN_EP_INTR(epnum, inepnakeff);
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	60bb      	str	r3, [r7, #8]
 800e500:	7a3b      	ldrb	r3, [r7, #8]
 800e502:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e506:	723b      	strb	r3, [r7, #8]
 800e508:	687a      	ldr	r2, [r7, #4]
 800e50a:	693b      	ldr	r3, [r7, #16]
 800e50c:	3304      	adds	r3, #4
 800e50e:	009b      	lsls	r3, r3, #2
 800e510:	4413      	add	r3, r2
 800e512:	689b      	ldr	r3, [r3, #8]
 800e514:	68ba      	ldr	r2, [r7, #8]
 800e516:	609a      	str	r2, [r3, #8]
      }
      if ( diepint.b.epdisabled )
 800e518:	7a3b      	ldrb	r3, [r7, #8]
 800e51a:	f003 0302 	and.w	r3, r3, #2
 800e51e:	b2db      	uxtb	r3, r3
 800e520:	2b00      	cmp	r3, #0
 800e522:	d00d      	beq.n	800e540 <DCD_HandleInEP_ISR+0x148>
      {
        CLEAR_IN_EP_INTR(epnum, epdisabled);
 800e524:	2300      	movs	r3, #0
 800e526:	60bb      	str	r3, [r7, #8]
 800e528:	7a3b      	ldrb	r3, [r7, #8]
 800e52a:	f043 0302 	orr.w	r3, r3, #2
 800e52e:	723b      	strb	r3, [r7, #8]
 800e530:	687a      	ldr	r2, [r7, #4]
 800e532:	693b      	ldr	r3, [r7, #16]
 800e534:	3304      	adds	r3, #4
 800e536:	009b      	lsls	r3, r3, #2
 800e538:	4413      	add	r3, r2
 800e53a:	689b      	ldr	r3, [r3, #8]
 800e53c:	68ba      	ldr	r2, [r7, #8]
 800e53e:	609a      	str	r2, [r3, #8]
      }       
      if (diepint.b.emptyintr)
 800e540:	7a3b      	ldrb	r3, [r7, #8]
 800e542:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e546:	b2db      	uxtb	r3, r3
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d003      	beq.n	800e554 <DCD_HandleInEP_ISR+0x15c>
      {
        DCD_WriteEmptyTxFifo(pdev , epnum);
 800e54c:	6939      	ldr	r1, [r7, #16]
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	f000 f956 	bl	800e800 <DCD_WriteEmptyTxFifo>
      }
    }
    epnum++;
 800e554:	693b      	ldr	r3, [r7, #16]
 800e556:	3301      	adds	r3, #1
 800e558:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 800e55a:	697b      	ldr	r3, [r7, #20]
 800e55c:	085b      	lsrs	r3, r3, #1
 800e55e:	617b      	str	r3, [r7, #20]
  while ( ep_intr )
 800e560:	697b      	ldr	r3, [r7, #20]
 800e562:	2b00      	cmp	r3, #0
 800e564:	f47f af55 	bne.w	800e412 <DCD_HandleInEP_ISR+0x1a>
  }
  
  return 1;
 800e568:	2301      	movs	r3, #1
}
 800e56a:	4618      	mov	r0, r3
 800e56c:	3718      	adds	r7, #24
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}
 800e572:	bf00      	nop
 800e574:	200000c8 	.word	0x200000c8

0800e578 <DCD_HandleOutEP_ISR>:
*         Indicates that an OUT EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleOutEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b086      	sub	sp, #24
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
  uint32_t ep_intr;
  USB_OTG_DOEPINTn_TypeDef  doepint;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  uint32_t epnum = 0;
 800e580:	2300      	movs	r3, #0
 800e582:	613b      	str	r3, [r7, #16]
  
  doepint.d32 = 0;
 800e584:	2300      	movs	r3, #0
 800e586:	60fb      	str	r3, [r7, #12]
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
 800e588:	6878      	ldr	r0, [r7, #4]
 800e58a:	f7ff fb3c 	bl	800dc06 <USB_OTG_ReadDevAllOutEp_itr>
 800e58e:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 800e590:	e08f      	b.n	800e6b2 <DCD_HandleOutEP_ISR+0x13a>
  {
    if (ep_intr&0x1)
 800e592:	697b      	ldr	r3, [r7, #20]
 800e594:	f003 0301 	and.w	r3, r3, #1
 800e598:	2b00      	cmp	r3, #0
 800e59a:	f000 8084 	beq.w	800e6a6 <DCD_HandleOutEP_ISR+0x12e>
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 800e59e:	693b      	ldr	r3, [r7, #16]
 800e5a0:	b2db      	uxtb	r3, r3
 800e5a2:	4619      	mov	r1, r3
 800e5a4:	6878      	ldr	r0, [r7, #4]
 800e5a6:	f7ff fb44 	bl	800dc32 <USB_OTG_ReadDevOutEP_itr>
 800e5aa:	4603      	mov	r3, r0
 800e5ac:	60fb      	str	r3, [r7, #12]
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 800e5ae:	7b3b      	ldrb	r3, [r7, #12]
 800e5b0:	f003 0301 	and.w	r3, r3, #1
 800e5b4:	b2db      	uxtb	r3, r3
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d048      	beq.n	800e64c <DCD_HandleOutEP_ISR+0xd4>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	60fb      	str	r3, [r7, #12]
 800e5be:	7b3b      	ldrb	r3, [r7, #12]
 800e5c0:	f043 0301 	orr.w	r3, r3, #1
 800e5c4:	733b      	strb	r3, [r7, #12]
 800e5c6:	687a      	ldr	r2, [r7, #4]
 800e5c8:	693b      	ldr	r3, [r7, #16]
 800e5ca:	3314      	adds	r3, #20
 800e5cc:	009b      	lsls	r3, r3, #2
 800e5ce:	4413      	add	r3, r2
 800e5d0:	685b      	ldr	r3, [r3, #4]
 800e5d2:	68fa      	ldr	r2, [r7, #12]
 800e5d4:	609a      	str	r2, [r3, #8]
        if (pdev->cfg.dma_enable == 1)
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	78db      	ldrb	r3, [r3, #3]
 800e5da:	2b01      	cmp	r3, #1
 800e5dc:	d11f      	bne.n	800e61e <DCD_HandleOutEP_ISR+0xa6>
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
 800e5de:	687a      	ldr	r2, [r7, #4]
 800e5e0:	693b      	ldr	r3, [r7, #16]
 800e5e2:	3314      	adds	r3, #20
 800e5e4:	009b      	lsls	r3, r3, #2
 800e5e6:	4413      	add	r3, r2
 800e5e8:	685b      	ldr	r3, [r3, #4]
 800e5ea:	691b      	ldr	r3, [r3, #16]
 800e5ec:	60bb      	str	r3, [r7, #8]
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 800e5ee:	6879      	ldr	r1, [r7, #4]
 800e5f0:	693a      	ldr	r2, [r7, #16]
 800e5f2:	4613      	mov	r3, r2
 800e5f4:	009b      	lsls	r3, r3, #2
 800e5f6:	4413      	add	r3, r2
 800e5f8:	00db      	lsls	r3, r3, #3
 800e5fa:	440b      	add	r3, r1
 800e5fc:	f503 735f 	add.w	r3, r3, #892	; 0x37c
 800e600:	681b      	ldr	r3, [r3, #0]
            deptsiz.b.xfersize;
 800e602:	68ba      	ldr	r2, [r7, #8]
 800e604:	f3c2 0212 	ubfx	r2, r2, #0, #19
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 800e608:	1a99      	subs	r1, r3, r2
 800e60a:	6878      	ldr	r0, [r7, #4]
 800e60c:	693a      	ldr	r2, [r7, #16]
 800e60e:	4613      	mov	r3, r2
 800e610:	009b      	lsls	r3, r3, #2
 800e612:	4413      	add	r3, r2
 800e614:	00db      	lsls	r3, r3, #3
 800e616:	4403      	add	r3, r0
 800e618:	f503 7363 	add.w	r3, r3, #908	; 0x38c
 800e61c:	6019      	str	r1, [r3, #0]
        }
        /* Inform upper layer: data ready */
        /* RX COMPLETE */
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 800e61e:	4b29      	ldr	r3, [pc, #164]	; (800e6c4 <DCD_HandleOutEP_ISR+0x14c>)
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	693a      	ldr	r2, [r7, #16]
 800e626:	b2d2      	uxtb	r2, r2
 800e628:	4611      	mov	r1, r2
 800e62a:	6878      	ldr	r0, [r7, #4]
 800e62c:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	78db      	ldrb	r3, [r3, #3]
 800e632:	2b01      	cmp	r3, #1
 800e634:	d10a      	bne.n	800e64c <DCD_HandleOutEP_ISR+0xd4>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_OUT))
 800e636:	693b      	ldr	r3, [r7, #16]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d107      	bne.n	800e64c <DCD_HandleOutEP_ISR+0xd4>
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800e642:	2b05      	cmp	r3, #5
 800e644:	d102      	bne.n	800e64c <DCD_HandleOutEP_ISR+0xd4>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 800e646:	6878      	ldr	r0, [r7, #4]
 800e648:	f7ff fb24 	bl	800dc94 <USB_OTG_EP0_OutStart>
          }
        }        
      }
      /* Endpoint disable  */
      if ( doepint.b.epdisabled )
 800e64c:	7b3b      	ldrb	r3, [r7, #12]
 800e64e:	f003 0302 	and.w	r3, r3, #2
 800e652:	b2db      	uxtb	r3, r3
 800e654:	2b00      	cmp	r3, #0
 800e656:	d00d      	beq.n	800e674 <DCD_HandleOutEP_ISR+0xfc>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, epdisabled);
 800e658:	2300      	movs	r3, #0
 800e65a:	60fb      	str	r3, [r7, #12]
 800e65c:	7b3b      	ldrb	r3, [r7, #12]
 800e65e:	f043 0302 	orr.w	r3, r3, #2
 800e662:	733b      	strb	r3, [r7, #12]
 800e664:	687a      	ldr	r2, [r7, #4]
 800e666:	693b      	ldr	r3, [r7, #16]
 800e668:	3314      	adds	r3, #20
 800e66a:	009b      	lsls	r3, r3, #2
 800e66c:	4413      	add	r3, r2
 800e66e:	685b      	ldr	r3, [r3, #4]
 800e670:	68fa      	ldr	r2, [r7, #12]
 800e672:	609a      	str	r2, [r3, #8]
      }
      /* Setup Phase Done (control EPs) */
      if ( doepint.b.setup )
 800e674:	7b3b      	ldrb	r3, [r7, #12]
 800e676:	f003 0308 	and.w	r3, r3, #8
 800e67a:	b2db      	uxtb	r3, r3
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d012      	beq.n	800e6a6 <DCD_HandleOutEP_ISR+0x12e>
      {
        
        /* inform the upper layer that a setup packet is available */
        /* SETUP COMPLETE */
        USBD_DCD_INT_fops->SetupStage(pdev);
 800e680:	4b10      	ldr	r3, [pc, #64]	; (800e6c4 <DCD_HandleOutEP_ISR+0x14c>)
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	689b      	ldr	r3, [r3, #8]
 800e686:	6878      	ldr	r0, [r7, #4]
 800e688:	4798      	blx	r3
        CLEAR_OUT_EP_INTR(epnum, setup);
 800e68a:	2300      	movs	r3, #0
 800e68c:	60fb      	str	r3, [r7, #12]
 800e68e:	7b3b      	ldrb	r3, [r7, #12]
 800e690:	f043 0308 	orr.w	r3, r3, #8
 800e694:	733b      	strb	r3, [r7, #12]
 800e696:	687a      	ldr	r2, [r7, #4]
 800e698:	693b      	ldr	r3, [r7, #16]
 800e69a:	3314      	adds	r3, #20
 800e69c:	009b      	lsls	r3, r3, #2
 800e69e:	4413      	add	r3, r2
 800e6a0:	685b      	ldr	r3, [r3, #4]
 800e6a2:	68fa      	ldr	r2, [r7, #12]
 800e6a4:	609a      	str	r2, [r3, #8]
      }
    }
    epnum++;
 800e6a6:	693b      	ldr	r3, [r7, #16]
 800e6a8:	3301      	adds	r3, #1
 800e6aa:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 800e6ac:	697b      	ldr	r3, [r7, #20]
 800e6ae:	085b      	lsrs	r3, r3, #1
 800e6b0:	617b      	str	r3, [r7, #20]
  while ( ep_intr )
 800e6b2:	697b      	ldr	r3, [r7, #20]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	f47f af6c 	bne.w	800e592 <DCD_HandleOutEP_ISR+0x1a>
  }
  return 1;
 800e6ba:	2301      	movs	r3, #1
}
 800e6bc:	4618      	mov	r0, r3
 800e6be:	3718      	adds	r7, #24
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	bd80      	pop	{r7, pc}
 800e6c4:	200000c8 	.word	0x200000c8

0800e6c8 <DCD_HandleSof_ISR>:
*         Handles the SOF Interrupts
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleSof_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b084      	sub	sp, #16
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  GINTSTS;
  
  
  USBD_DCD_INT_fops->SOF(pdev);
 800e6d0:	4b09      	ldr	r3, [pc, #36]	; (800e6f8 <DCD_HandleSof_ISR+0x30>)
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	68db      	ldr	r3, [r3, #12]
 800e6d6:	6878      	ldr	r0, [r7, #4]
 800e6d8:	4798      	blx	r3
  
  /* Clear interrupt */
  GINTSTS.d32 = 0;
 800e6da:	2300      	movs	r3, #0
 800e6dc:	60fb      	str	r3, [r7, #12]
  GINTSTS.b.sofintr = 1;
 800e6de:	7b3b      	ldrb	r3, [r7, #12]
 800e6e0:	f043 0308 	orr.w	r3, r3, #8
 800e6e4:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	68db      	ldr	r3, [r3, #12]
 800e6ea:	68fa      	ldr	r2, [r7, #12]
 800e6ec:	615a      	str	r2, [r3, #20]
  
  return 1;
 800e6ee:	2301      	movs	r3, #1
}
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	3710      	adds	r7, #16
 800e6f4:	46bd      	mov	sp, r7
 800e6f6:	bd80      	pop	{r7, pc}
 800e6f8:	200000c8 	.word	0x200000c8

0800e6fc <DCD_HandleRxStatusQueueLevel_ISR>:
*         Handles the Rx Status Queue Level Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleRxStatusQueueLevel_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b086      	sub	sp, #24
 800e700:	af00      	add	r7, sp, #0
 800e702:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  USB_OTG_DRXSTS_TypeDef   status;
  USB_OTG_EP *ep;
  
  /* Disable the Rx Status Queue Level interrupt */
  int_mask.d32 = 0;
 800e704:	2300      	movs	r3, #0
 800e706:	613b      	str	r3, [r7, #16]
  int_mask.b.rxstsqlvl = 1;
 800e708:	7c3b      	ldrb	r3, [r7, #16]
 800e70a:	f043 0310 	orr.w	r3, r3, #16
 800e70e:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	68db      	ldr	r3, [r3, #12]
 800e714:	6999      	ldr	r1, [r3, #24]
 800e716:	693b      	ldr	r3, [r7, #16]
 800e718:	43da      	mvns	r2, r3
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	68db      	ldr	r3, [r3, #12]
 800e71e:	400a      	ands	r2, r1
 800e720:	619a      	str	r2, [r3, #24]
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	68db      	ldr	r3, [r3, #12]
 800e726:	6a1b      	ldr	r3, [r3, #32]
 800e728:	60fb      	str	r3, [r7, #12]
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 800e72a:	7b3b      	ldrb	r3, [r7, #12]
 800e72c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800e730:	b2db      	uxtb	r3, r3
 800e732:	461a      	mov	r2, r3
 800e734:	4613      	mov	r3, r2
 800e736:	009b      	lsls	r3, r3, #2
 800e738:	4413      	add	r3, r2
 800e73a:	00db      	lsls	r3, r3, #3
 800e73c:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800e740:	687a      	ldr	r2, [r7, #4]
 800e742:	4413      	add	r3, r2
 800e744:	3304      	adds	r3, #4
 800e746:	617b      	str	r3, [r7, #20]
  
  switch (status.b.pktsts)
 800e748:	7bbb      	ldrb	r3, [r7, #14]
 800e74a:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800e74e:	b2db      	uxtb	r3, r3
 800e750:	3b01      	subs	r3, #1
 800e752:	2b05      	cmp	r3, #5
 800e754:	d844      	bhi.n	800e7e0 <DCD_HandleRxStatusQueueLevel_ISR+0xe4>
 800e756:	a201      	add	r2, pc, #4	; (adr r2, 800e75c <DCD_HandleRxStatusQueueLevel_ISR+0x60>)
 800e758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e75c:	0800e7e1 	.word	0x0800e7e1
 800e760:	0800e775 	.word	0x0800e775
 800e764:	0800e7e1 	.word	0x0800e7e1
 800e768:	0800e7e1 	.word	0x0800e7e1
 800e76c:	0800e7e1 	.word	0x0800e7e1
 800e770:	0800e7bd 	.word	0x0800e7bd
  {
  case STS_GOUT_NAK:
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
 800e774:	89ba      	ldrh	r2, [r7, #12]
 800e776:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800e77a:	4013      	ands	r3, r2
 800e77c:	b29b      	uxth	r3, r3
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d030      	beq.n	800e7e4 <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
 800e782:	697b      	ldr	r3, [r7, #20]
 800e784:	68d9      	ldr	r1, [r3, #12]
 800e786:	89bb      	ldrh	r3, [r7, #12]
 800e788:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800e78c:	b29b      	uxth	r3, r3
 800e78e:	461a      	mov	r2, r3
 800e790:	6878      	ldr	r0, [r7, #4]
 800e792:	f7fe fa40 	bl	800cc16 <USB_OTG_ReadPacket>
      ep->xfer_buff += status.b.bcnt;
 800e796:	697b      	ldr	r3, [r7, #20]
 800e798:	68db      	ldr	r3, [r3, #12]
 800e79a:	89ba      	ldrh	r2, [r7, #12]
 800e79c:	f3c2 120a 	ubfx	r2, r2, #4, #11
 800e7a0:	b292      	uxth	r2, r2
 800e7a2:	441a      	add	r2, r3
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	60da      	str	r2, [r3, #12]
      ep->xfer_count += status.b.bcnt;
 800e7a8:	697b      	ldr	r3, [r7, #20]
 800e7aa:	699b      	ldr	r3, [r3, #24]
 800e7ac:	89ba      	ldrh	r2, [r7, #12]
 800e7ae:	f3c2 120a 	ubfx	r2, r2, #4, #11
 800e7b2:	b292      	uxth	r2, r2
 800e7b4:	441a      	add	r2, r3
 800e7b6:	697b      	ldr	r3, [r7, #20]
 800e7b8:	619a      	str	r2, [r3, #24]
    }
    break;
 800e7ba:	e013      	b.n	800e7e4 <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    break;
  case STS_SETUP_COMP:
    break;
  case STS_SETUP_UPDT:
    /* Copy the setup packet received in FIFO into the setup buffer in RAM */
    USB_OTG_ReadPacket(pdev , pdev->dev.setup_packet, 8);
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	f203 53cc 	addw	r3, r3, #1484	; 0x5cc
 800e7c2:	2208      	movs	r2, #8
 800e7c4:	4619      	mov	r1, r3
 800e7c6:	6878      	ldr	r0, [r7, #4]
 800e7c8:	f7fe fa25 	bl	800cc16 <USB_OTG_ReadPacket>
    ep->xfer_count += status.b.bcnt;
 800e7cc:	697b      	ldr	r3, [r7, #20]
 800e7ce:	699b      	ldr	r3, [r3, #24]
 800e7d0:	89ba      	ldrh	r2, [r7, #12]
 800e7d2:	f3c2 120a 	ubfx	r2, r2, #4, #11
 800e7d6:	b292      	uxth	r2, r2
 800e7d8:	441a      	add	r2, r3
 800e7da:	697b      	ldr	r3, [r7, #20]
 800e7dc:	619a      	str	r2, [r3, #24]
    break;
 800e7de:	e002      	b.n	800e7e6 <DCD_HandleRxStatusQueueLevel_ISR+0xea>
  default:
    break;
 800e7e0:	bf00      	nop
 800e7e2:	e000      	b.n	800e7e6 <DCD_HandleRxStatusQueueLevel_ISR+0xea>
    break;
 800e7e4:	bf00      	nop
  }
  
  /* Enable the Rx Status Queue Level interrupt */
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	68db      	ldr	r3, [r3, #12]
 800e7ea:	6999      	ldr	r1, [r3, #24]
 800e7ec:	693a      	ldr	r2, [r7, #16]
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	68db      	ldr	r3, [r3, #12]
 800e7f2:	430a      	orrs	r2, r1
 800e7f4:	619a      	str	r2, [r3, #24]
  
  return 1;
 800e7f6:	2301      	movs	r3, #1
}
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	3718      	adds	r7, #24
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	bd80      	pop	{r7, pc}

0800e800 <DCD_WriteEmptyTxFifo>:
*         check FIFO for the next packet to be loaded
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_WriteEmptyTxFifo(USB_OTG_CORE_HANDLE *pdev, uint32_t epnum)
{
 800e800:	b580      	push	{r7, lr}
 800e802:	b088      	sub	sp, #32
 800e804:	af00      	add	r7, sp, #0
 800e806:	6078      	str	r0, [r7, #4]
 800e808:	6039      	str	r1, [r7, #0]
  USB_OTG_DTXFSTSn_TypeDef  txstatus;
  USB_OTG_EP *ep;
  uint32_t len = 0;
 800e80a:	2300      	movs	r3, #0
 800e80c:	61fb      	str	r3, [r7, #28]
  uint32_t len32b;
  txstatus.d32 = 0;
 800e80e:	2300      	movs	r3, #0
 800e810:	60fb      	str	r3, [r7, #12]
  uint32_t fifoemptymsk;
  
  ep = &pdev->dev.in_ep[epnum];    
 800e812:	683a      	ldr	r2, [r7, #0]
 800e814:	4613      	mov	r3, r2
 800e816:	009b      	lsls	r3, r3, #2
 800e818:	4413      	add	r3, r2
 800e81a:	00db      	lsls	r3, r3, #3
 800e81c:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800e820:	687a      	ldr	r2, [r7, #4]
 800e822:	4413      	add	r3, r2
 800e824:	3304      	adds	r3, #4
 800e826:	617b      	str	r3, [r7, #20]
  
  len = ep->xfer_len - ep->xfer_count;
 800e828:	697b      	ldr	r3, [r7, #20]
 800e82a:	695a      	ldr	r2, [r3, #20]
 800e82c:	697b      	ldr	r3, [r7, #20]
 800e82e:	699b      	ldr	r3, [r3, #24]
 800e830:	1ad3      	subs	r3, r2, r3
 800e832:	61fb      	str	r3, [r7, #28]
  
  if (len > ep->maxpacket)
 800e834:	697b      	ldr	r3, [r7, #20]
 800e836:	689b      	ldr	r3, [r3, #8]
 800e838:	69fa      	ldr	r2, [r7, #28]
 800e83a:	429a      	cmp	r2, r3
 800e83c:	d902      	bls.n	800e844 <DCD_WriteEmptyTxFifo+0x44>
  {
    len = ep->maxpacket;
 800e83e:	697b      	ldr	r3, [r7, #20]
 800e840:	689b      	ldr	r3, [r3, #8]
 800e842:	61fb      	str	r3, [r7, #28]
  }
  
  len32b = (len + 3) / 4;
 800e844:	69fb      	ldr	r3, [r7, #28]
 800e846:	3303      	adds	r3, #3
 800e848:	089b      	lsrs	r3, r3, #2
 800e84a:	61bb      	str	r3, [r7, #24]
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800e84c:	687a      	ldr	r2, [r7, #4]
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	3304      	adds	r3, #4
 800e852:	009b      	lsls	r3, r3, #2
 800e854:	4413      	add	r3, r2
 800e856:	689b      	ldr	r3, [r3, #8]
 800e858:	699b      	ldr	r3, [r3, #24]
 800e85a:	60fb      	str	r3, [r7, #12]
  
  while  (txstatus.b.txfspcavail > len32b &&
 800e85c:	e043      	b.n	800e8e6 <DCD_WriteEmptyTxFifo+0xe6>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800e85e:	697b      	ldr	r3, [r7, #20]
 800e860:	695a      	ldr	r2, [r3, #20]
 800e862:	697b      	ldr	r3, [r7, #20]
 800e864:	699b      	ldr	r3, [r3, #24]
 800e866:	1ad3      	subs	r3, r2, r3
 800e868:	61fb      	str	r3, [r7, #28]
    
    if (len > ep->maxpacket)
 800e86a:	697b      	ldr	r3, [r7, #20]
 800e86c:	689b      	ldr	r3, [r3, #8]
 800e86e:	69fa      	ldr	r2, [r7, #28]
 800e870:	429a      	cmp	r2, r3
 800e872:	d902      	bls.n	800e87a <DCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800e874:	697b      	ldr	r3, [r7, #20]
 800e876:	689b      	ldr	r3, [r3, #8]
 800e878:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3) / 4;
 800e87a:	69fb      	ldr	r3, [r7, #28]
 800e87c:	3303      	adds	r3, #3
 800e87e:	089b      	lsrs	r3, r3, #2
 800e880:	61bb      	str	r3, [r7, #24]
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
 800e882:	697b      	ldr	r3, [r7, #20]
 800e884:	68d9      	ldr	r1, [r3, #12]
 800e886:	683b      	ldr	r3, [r7, #0]
 800e888:	b2da      	uxtb	r2, r3
 800e88a:	69fb      	ldr	r3, [r7, #28]
 800e88c:	b29b      	uxth	r3, r3
 800e88e:	6878      	ldr	r0, [r7, #4]
 800e890:	f7fe f986 	bl	800cba0 <USB_OTG_WritePacket>
    
    ep->xfer_buff  += len;
 800e894:	697b      	ldr	r3, [r7, #20]
 800e896:	68da      	ldr	r2, [r3, #12]
 800e898:	69fb      	ldr	r3, [r7, #28]
 800e89a:	441a      	add	r2, r3
 800e89c:	697b      	ldr	r3, [r7, #20]
 800e89e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800e8a0:	697b      	ldr	r3, [r7, #20]
 800e8a2:	699a      	ldr	r2, [r3, #24]
 800e8a4:	69fb      	ldr	r3, [r7, #28]
 800e8a6:	441a      	add	r2, r3
 800e8a8:	697b      	ldr	r3, [r7, #20]
 800e8aa:	619a      	str	r2, [r3, #24]
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800e8ac:	687a      	ldr	r2, [r7, #4]
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	3304      	adds	r3, #4
 800e8b2:	009b      	lsls	r3, r3, #2
 800e8b4:	4413      	add	r3, r2
 800e8b6:	689b      	ldr	r3, [r3, #8]
 800e8b8:	699b      	ldr	r3, [r3, #24]
 800e8ba:	60fb      	str	r3, [r7, #12]
    
    /* Mask the TxFIFOEmpty interrupt  */
    if (ep->xfer_len == ep->xfer_count)
 800e8bc:	697b      	ldr	r3, [r7, #20]
 800e8be:	695a      	ldr	r2, [r3, #20]
 800e8c0:	697b      	ldr	r3, [r7, #20]
 800e8c2:	699b      	ldr	r3, [r3, #24]
 800e8c4:	429a      	cmp	r2, r3
 800e8c6:	d10e      	bne.n	800e8e6 <DCD_WriteEmptyTxFifo+0xe6>
    {
      fifoemptymsk = 0x1 << ep->num;  
 800e8c8:	697b      	ldr	r3, [r7, #20]
 800e8ca:	781b      	ldrb	r3, [r3, #0]
 800e8cc:	461a      	mov	r2, r3
 800e8ce:	2301      	movs	r3, #1
 800e8d0:	4093      	lsls	r3, r2
 800e8d2:	613b      	str	r3, [r7, #16]
      USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	691b      	ldr	r3, [r3, #16]
 800e8d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	43da      	mvns	r2, r3
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	691b      	ldr	r3, [r3, #16]
 800e8e2:	400a      	ands	r2, r1
 800e8e4:	635a      	str	r2, [r3, #52]	; 0x34
  while  (txstatus.b.txfspcavail > len32b &&
 800e8e6:	89bb      	ldrh	r3, [r7, #12]
 800e8e8:	461a      	mov	r2, r3
 800e8ea:	69bb      	ldr	r3, [r7, #24]
 800e8ec:	4293      	cmp	r3, r2
 800e8ee:	d209      	bcs.n	800e904 <DCD_WriteEmptyTxFifo+0x104>
          ep->xfer_count < ep->xfer_len &&
 800e8f0:	697b      	ldr	r3, [r7, #20]
 800e8f2:	699a      	ldr	r2, [r3, #24]
 800e8f4:	697b      	ldr	r3, [r7, #20]
 800e8f6:	695b      	ldr	r3, [r3, #20]
  while  (txstatus.b.txfspcavail > len32b &&
 800e8f8:	429a      	cmp	r2, r3
 800e8fa:	d203      	bcs.n	800e904 <DCD_WriteEmptyTxFifo+0x104>
            ep->xfer_len != 0)
 800e8fc:	697b      	ldr	r3, [r7, #20]
 800e8fe:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 800e900:	2b00      	cmp	r3, #0
 800e902:	d1ac      	bne.n	800e85e <DCD_WriteEmptyTxFifo+0x5e>
                           fifoemptymsk, 0); 
    }
  }
  
  return 1;
 800e904:	2301      	movs	r3, #1
}
 800e906:	4618      	mov	r0, r3
 800e908:	3720      	adds	r7, #32
 800e90a:	46bd      	mov	sp, r7
 800e90c:	bd80      	pop	{r7, pc}
	...

0800e910 <DCD_HandleUsbReset_ISR>:
*         This interrupt occurs when a USB Reset is detected
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUsbReset_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800e910:	b580      	push	{r7, lr}
 800e912:	b08a      	sub	sp, #40	; 0x28
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]
  USB_OTG_DCFG_TypeDef     dcfg;
  USB_OTG_DCTL_TypeDef     dctl;
  USB_OTG_GINTSTS_TypeDef  gintsts;
  uint32_t i;
  
  dctl.d32 = 0;
 800e918:	2300      	movs	r3, #0
 800e91a:	613b      	str	r3, [r7, #16]
  daintmsk.d32 = 0;
 800e91c:	2300      	movs	r3, #0
 800e91e:	623b      	str	r3, [r7, #32]
  doepmsk.d32 = 0;
 800e920:	2300      	movs	r3, #0
 800e922:	61fb      	str	r3, [r7, #28]
  diepmsk.d32 = 0;
 800e924:	2300      	movs	r3, #0
 800e926:	61bb      	str	r3, [r7, #24]
  dcfg.d32 = 0;
 800e928:	2300      	movs	r3, #0
 800e92a:	617b      	str	r3, [r7, #20]
  gintsts.d32 = 0;
 800e92c:	2300      	movs	r3, #0
 800e92e:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
 800e930:	7c3b      	ldrb	r3, [r7, #16]
 800e932:	f043 0301 	orr.w	r3, r3, #1
 800e936:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	691b      	ldr	r3, [r3, #16]
 800e93c:	6859      	ldr	r1, [r3, #4]
 800e93e:	693b      	ldr	r3, [r7, #16]
 800e940:	43da      	mvns	r2, r3
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	691b      	ldr	r3, [r3, #16]
 800e946:	400a      	ands	r2, r1
 800e948:	605a      	str	r2, [r3, #4]
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
 800e94a:	2100      	movs	r1, #0
 800e94c:	6878      	ldr	r0, [r7, #4]
 800e94e:	f7fe fb1d 	bl	800cf8c <USB_OTG_FlushTxFifo>
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800e952:	2300      	movs	r3, #0
 800e954:	627b      	str	r3, [r7, #36]	; 0x24
 800e956:	e012      	b.n	800e97e <DCD_HandleUsbReset_ISR+0x6e>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800e958:	687a      	ldr	r2, [r7, #4]
 800e95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e95c:	3304      	adds	r3, #4
 800e95e:	009b      	lsls	r3, r3, #2
 800e960:	4413      	add	r3, r2
 800e962:	689b      	ldr	r3, [r3, #8]
 800e964:	22ff      	movs	r2, #255	; 0xff
 800e966:	609a      	str	r2, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800e968:	687a      	ldr	r2, [r7, #4]
 800e96a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e96c:	3314      	adds	r3, #20
 800e96e:	009b      	lsls	r3, r3, #2
 800e970:	4413      	add	r3, r2
 800e972:	685b      	ldr	r3, [r3, #4]
 800e974:	22ff      	movs	r2, #255	; 0xff
 800e976:	609a      	str	r2, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800e978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e97a:	3301      	adds	r3, #1
 800e97c:	627b      	str	r3, [r7, #36]	; 0x24
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	785b      	ldrb	r3, [r3, #1]
 800e982:	461a      	mov	r2, r3
 800e984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e986:	4293      	cmp	r3, r2
 800e988:	d3e6      	bcc.n	800e958 <DCD_HandleUsbReset_ISR+0x48>
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	691b      	ldr	r3, [r3, #16]
 800e98e:	f04f 32ff 	mov.w	r2, #4294967295
 800e992:	619a      	str	r2, [r3, #24]
  
  daintmsk.ep.in = 1;
 800e994:	2301      	movs	r3, #1
 800e996:	843b      	strh	r3, [r7, #32]
  daintmsk.ep.out = 1;
 800e998:	2301      	movs	r3, #1
 800e99a:	847b      	strh	r3, [r7, #34]	; 0x22
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	691b      	ldr	r3, [r3, #16]
 800e9a0:	6a3a      	ldr	r2, [r7, #32]
 800e9a2:	61da      	str	r2, [r3, #28]
  
  doepmsk.b.setup = 1;
 800e9a4:	7f3b      	ldrb	r3, [r7, #28]
 800e9a6:	f043 0308 	orr.w	r3, r3, #8
 800e9aa:	773b      	strb	r3, [r7, #28]
  doepmsk.b.xfercompl = 1;
 800e9ac:	7f3b      	ldrb	r3, [r7, #28]
 800e9ae:	f043 0301 	orr.w	r3, r3, #1
 800e9b2:	773b      	strb	r3, [r7, #28]
  doepmsk.b.epdisabled = 1;
 800e9b4:	7f3b      	ldrb	r3, [r7, #28]
 800e9b6:	f043 0302 	orr.w	r3, r3, #2
 800e9ba:	773b      	strb	r3, [r7, #28]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, doepmsk.d32 );
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	691b      	ldr	r3, [r3, #16]
 800e9c0:	69fa      	ldr	r2, [r7, #28]
 800e9c2:	615a      	str	r2, [r3, #20]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED   
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOUTEP1MSK, doepmsk.d32 );
#endif
  diepmsk.b.xfercompl = 1;
 800e9c4:	7e3b      	ldrb	r3, [r7, #24]
 800e9c6:	f043 0301 	orr.w	r3, r3, #1
 800e9ca:	763b      	strb	r3, [r7, #24]
  diepmsk.b.timeout = 1;
 800e9cc:	7e3b      	ldrb	r3, [r7, #24]
 800e9ce:	f043 0308 	orr.w	r3, r3, #8
 800e9d2:	763b      	strb	r3, [r7, #24]
  diepmsk.b.epdisabled = 1;
 800e9d4:	7e3b      	ldrb	r3, [r7, #24]
 800e9d6:	f043 0302 	orr.w	r3, r3, #2
 800e9da:	763b      	strb	r3, [r7, #24]

  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, diepmsk.d32 );
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	691b      	ldr	r3, [r3, #16]
 800e9e0:	69ba      	ldr	r2, [r7, #24]
 800e9e2:	611a      	str	r2, [r3, #16]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED  
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DINEP1MSK, diepmsk.d32 );
#endif
  /* Reset Device Address */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	691b      	ldr	r3, [r3, #16]
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	617b      	str	r3, [r7, #20]
  dcfg.b.devaddr = 0;
 800e9ec:	8abb      	ldrh	r3, [r7, #20]
 800e9ee:	f36f 130a 	bfc	r3, #4, #7
 800e9f2:	82bb      	strh	r3, [r7, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	691b      	ldr	r3, [r3, #16]
 800e9f8:	697a      	ldr	r2, [r7, #20]
 800e9fa:	601a      	str	r2, [r3, #0]
  
  
  /* setup EP0 to receive SETUP packets */
  USB_OTG_EP0_OutStart(pdev);
 800e9fc:	6878      	ldr	r0, [r7, #4]
 800e9fe:	f7ff f949 	bl	800dc94 <USB_OTG_EP0_OutStart>
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 800ea02:	2300      	movs	r3, #0
 800ea04:	60fb      	str	r3, [r7, #12]
  gintsts.b.usbreset = 1;
 800ea06:	7b7b      	ldrb	r3, [r7, #13]
 800ea08:	f043 0310 	orr.w	r3, r3, #16
 800ea0c:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	68db      	ldr	r3, [r3, #12]
 800ea12:	68fa      	ldr	r2, [r7, #12]
 800ea14:	615a      	str	r2, [r3, #20]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 800ea16:	4b05      	ldr	r3, [pc, #20]	; (800ea2c <DCD_HandleUsbReset_ISR+0x11c>)
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	691b      	ldr	r3, [r3, #16]
 800ea1c:	6878      	ldr	r0, [r7, #4]
 800ea1e:	4798      	blx	r3
  return 1;
 800ea20:	2301      	movs	r3, #1
}
 800ea22:	4618      	mov	r0, r3
 800ea24:	3728      	adds	r7, #40	; 0x28
 800ea26:	46bd      	mov	sp, r7
 800ea28:	bd80      	pop	{r7, pc}
 800ea2a:	bf00      	nop
 800ea2c:	200000c8 	.word	0x200000c8

0800ea30 <DCD_HandleEnumDone_ISR>:
*         Read the device status register and set the device speed
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleEnumDone_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b086      	sub	sp, #24
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	6078      	str	r0, [r7, #4]
  uint32_t hclk = 168000000;
 800ea38:	4b60      	ldr	r3, [pc, #384]	; (800ebbc <DCD_HandleEnumDone_ISR+0x18c>)
 800ea3a:	617b      	str	r3, [r7, #20]
  
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  //RCC_ClocksTypeDef RCC_Clocks;
  USB_OTG_EP0Activate(pdev);
 800ea3c:	6878      	ldr	r0, [r7, #4]
 800ea3e:	f7fe fd3f 	bl	800d4c0 <USB_OTG_EP0Activate>
  
  /* Get HCLK frequency */
  //RCC_GetClocksFreq(&RCC_Clocks);
  //hclk = RCC_Clocks.HCLK_Frequency;
  hclk = 168000000;
 800ea42:	4b5e      	ldr	r3, [pc, #376]	; (800ebbc <DCD_HandleEnumDone_ISR+0x18c>)
 800ea44:	617b      	str	r3, [r7, #20]
  /* Clear default TRDT value and Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	68db      	ldr	r3, [r3, #12]
 800ea4a:	68db      	ldr	r3, [r3, #12]
 800ea4c:	60fb      	str	r3, [r7, #12]
  gusbcfg.b.usbtrdtim = 0;
 800ea4e:	7b7b      	ldrb	r3, [r7, #13]
 800ea50:	f36f 0385 	bfc	r3, #2, #4
 800ea54:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	68db      	ldr	r3, [r3, #12]
 800ea5a:	68fa      	ldr	r2, [r7, #12]
 800ea5c:	60da      	str	r2, [r3, #12]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 800ea5e:	6878      	ldr	r0, [r7, #4]
 800ea60:	f7fe fcfe 	bl	800d460 <USB_OTG_GetDeviceSpeed>
 800ea64:	4603      	mov	r3, r0
 800ea66:	2b03      	cmp	r3, #3
 800ea68:	d10c      	bne.n	800ea84 <DCD_HandleEnumDone_ISR+0x54>
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	2200      	movs	r2, #0
 800ea6e:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ea76:	809a      	strh	r2, [r3, #4]
    
    /*USBTRD min For HS device*/
    gusbcfg.b.usbtrdtim = 9;
 800ea78:	7b7b      	ldrb	r3, [r7, #13]
 800ea7a:	2209      	movs	r2, #9
 800ea7c:	f362 0385 	bfi	r3, r2, #2, #4
 800ea80:	737b      	strb	r3, [r7, #13]
 800ea82:	e088      	b.n	800eb96 <DCD_HandleEnumDone_ISR+0x166>
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	2201      	movs	r2, #1
 800ea88:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ; 
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	2240      	movs	r2, #64	; 0x40
 800ea8e:	809a      	strh	r2, [r3, #4]
    /* The USBTRD is configured according to the tables below, depending on AHB frequency 
    used by application. In the low AHB frequency range it is used to stretch enough the USB response 
    time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
    latency to the Data FIFO */
    
    if((hclk >= 15000000)&&(hclk < 16000000))
 800ea90:	697b      	ldr	r3, [r7, #20]
 800ea92:	4a4b      	ldr	r2, [pc, #300]	; (800ebc0 <DCD_HandleEnumDone_ISR+0x190>)
 800ea94:	4293      	cmp	r3, r2
 800ea96:	d309      	bcc.n	800eaac <DCD_HandleEnumDone_ISR+0x7c>
 800ea98:	697b      	ldr	r3, [r7, #20]
 800ea9a:	4a4a      	ldr	r2, [pc, #296]	; (800ebc4 <DCD_HandleEnumDone_ISR+0x194>)
 800ea9c:	4293      	cmp	r3, r2
 800ea9e:	d205      	bcs.n	800eaac <DCD_HandleEnumDone_ISR+0x7c>
    {
      /* hclk Clock Range between 15-16 MHz */
      gusbcfg.b.usbtrdtim = 0xE;
 800eaa0:	7b7b      	ldrb	r3, [r7, #13]
 800eaa2:	220e      	movs	r2, #14
 800eaa4:	f362 0385 	bfi	r3, r2, #2, #4
 800eaa8:	737b      	strb	r3, [r7, #13]
 800eaaa:	e074      	b.n	800eb96 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 16000000)&&(hclk < 17100000))
 800eaac:	697b      	ldr	r3, [r7, #20]
 800eaae:	4a45      	ldr	r2, [pc, #276]	; (800ebc4 <DCD_HandleEnumDone_ISR+0x194>)
 800eab0:	4293      	cmp	r3, r2
 800eab2:	d309      	bcc.n	800eac8 <DCD_HandleEnumDone_ISR+0x98>
 800eab4:	697b      	ldr	r3, [r7, #20]
 800eab6:	4a44      	ldr	r2, [pc, #272]	; (800ebc8 <DCD_HandleEnumDone_ISR+0x198>)
 800eab8:	4293      	cmp	r3, r2
 800eaba:	d805      	bhi.n	800eac8 <DCD_HandleEnumDone_ISR+0x98>
    {
      /* hclk Clock Range between 16-17.1 MHz */
      gusbcfg.b.usbtrdtim = 0xD;
 800eabc:	7b7b      	ldrb	r3, [r7, #13]
 800eabe:	220d      	movs	r2, #13
 800eac0:	f362 0385 	bfi	r3, r2, #2, #4
 800eac4:	737b      	strb	r3, [r7, #13]
 800eac6:	e066      	b.n	800eb96 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 17100000)&&(hclk < 18400000))
 800eac8:	697b      	ldr	r3, [r7, #20]
 800eaca:	4a3f      	ldr	r2, [pc, #252]	; (800ebc8 <DCD_HandleEnumDone_ISR+0x198>)
 800eacc:	4293      	cmp	r3, r2
 800eace:	d909      	bls.n	800eae4 <DCD_HandleEnumDone_ISR+0xb4>
 800ead0:	697b      	ldr	r3, [r7, #20]
 800ead2:	4a3e      	ldr	r2, [pc, #248]	; (800ebcc <DCD_HandleEnumDone_ISR+0x19c>)
 800ead4:	4293      	cmp	r3, r2
 800ead6:	d205      	bcs.n	800eae4 <DCD_HandleEnumDone_ISR+0xb4>
    {
      /* hclk Clock Range between 17-18.4 MHz */
      gusbcfg.b.usbtrdtim = 0xC;
 800ead8:	7b7b      	ldrb	r3, [r7, #13]
 800eada:	220c      	movs	r2, #12
 800eadc:	f362 0385 	bfi	r3, r2, #2, #4
 800eae0:	737b      	strb	r3, [r7, #13]
 800eae2:	e058      	b.n	800eb96 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 18400000)&&(hclk < 20000000))
 800eae4:	697b      	ldr	r3, [r7, #20]
 800eae6:	4a39      	ldr	r2, [pc, #228]	; (800ebcc <DCD_HandleEnumDone_ISR+0x19c>)
 800eae8:	4293      	cmp	r3, r2
 800eaea:	d309      	bcc.n	800eb00 <DCD_HandleEnumDone_ISR+0xd0>
 800eaec:	697b      	ldr	r3, [r7, #20]
 800eaee:	4a38      	ldr	r2, [pc, #224]	; (800ebd0 <DCD_HandleEnumDone_ISR+0x1a0>)
 800eaf0:	4293      	cmp	r3, r2
 800eaf2:	d805      	bhi.n	800eb00 <DCD_HandleEnumDone_ISR+0xd0>
    {
      /* hclk Clock Range between 18.4-20 MHz */
      gusbcfg.b.usbtrdtim = 0xB;
 800eaf4:	7b7b      	ldrb	r3, [r7, #13]
 800eaf6:	220b      	movs	r2, #11
 800eaf8:	f362 0385 	bfi	r3, r2, #2, #4
 800eafc:	737b      	strb	r3, [r7, #13]
 800eafe:	e04a      	b.n	800eb96 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 20000000)&&(hclk < 21800000))
 800eb00:	697b      	ldr	r3, [r7, #20]
 800eb02:	4a33      	ldr	r2, [pc, #204]	; (800ebd0 <DCD_HandleEnumDone_ISR+0x1a0>)
 800eb04:	4293      	cmp	r3, r2
 800eb06:	d909      	bls.n	800eb1c <DCD_HandleEnumDone_ISR+0xec>
 800eb08:	697b      	ldr	r3, [r7, #20]
 800eb0a:	4a32      	ldr	r2, [pc, #200]	; (800ebd4 <DCD_HandleEnumDone_ISR+0x1a4>)
 800eb0c:	4293      	cmp	r3, r2
 800eb0e:	d805      	bhi.n	800eb1c <DCD_HandleEnumDone_ISR+0xec>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      gusbcfg.b.usbtrdtim = 0xA;
 800eb10:	7b7b      	ldrb	r3, [r7, #13]
 800eb12:	220a      	movs	r2, #10
 800eb14:	f362 0385 	bfi	r3, r2, #2, #4
 800eb18:	737b      	strb	r3, [r7, #13]
 800eb1a:	e03c      	b.n	800eb96 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 21800000)&&(hclk < 24000000))
 800eb1c:	697b      	ldr	r3, [r7, #20]
 800eb1e:	4a2d      	ldr	r2, [pc, #180]	; (800ebd4 <DCD_HandleEnumDone_ISR+0x1a4>)
 800eb20:	4293      	cmp	r3, r2
 800eb22:	d909      	bls.n	800eb38 <DCD_HandleEnumDone_ISR+0x108>
 800eb24:	697b      	ldr	r3, [r7, #20]
 800eb26:	4a2c      	ldr	r2, [pc, #176]	; (800ebd8 <DCD_HandleEnumDone_ISR+0x1a8>)
 800eb28:	4293      	cmp	r3, r2
 800eb2a:	d205      	bcs.n	800eb38 <DCD_HandleEnumDone_ISR+0x108>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      gusbcfg.b.usbtrdtim = 0x9;
 800eb2c:	7b7b      	ldrb	r3, [r7, #13]
 800eb2e:	2209      	movs	r2, #9
 800eb30:	f362 0385 	bfi	r3, r2, #2, #4
 800eb34:	737b      	strb	r3, [r7, #13]
 800eb36:	e02e      	b.n	800eb96 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 24000000)&&(hclk < 26600000))
 800eb38:	697b      	ldr	r3, [r7, #20]
 800eb3a:	4a27      	ldr	r2, [pc, #156]	; (800ebd8 <DCD_HandleEnumDone_ISR+0x1a8>)
 800eb3c:	4293      	cmp	r3, r2
 800eb3e:	d309      	bcc.n	800eb54 <DCD_HandleEnumDone_ISR+0x124>
 800eb40:	697b      	ldr	r3, [r7, #20]
 800eb42:	4a26      	ldr	r2, [pc, #152]	; (800ebdc <DCD_HandleEnumDone_ISR+0x1ac>)
 800eb44:	4293      	cmp	r3, r2
 800eb46:	d805      	bhi.n	800eb54 <DCD_HandleEnumDone_ISR+0x124>
    {
      /* hclk Clock Range between 24-26.6 MHz */
      gusbcfg.b.usbtrdtim = 0x8;
 800eb48:	7b7b      	ldrb	r3, [r7, #13]
 800eb4a:	2208      	movs	r2, #8
 800eb4c:	f362 0385 	bfi	r3, r2, #2, #4
 800eb50:	737b      	strb	r3, [r7, #13]
 800eb52:	e020      	b.n	800eb96 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 26600000)&&(hclk < 30000000))
 800eb54:	697b      	ldr	r3, [r7, #20]
 800eb56:	4a21      	ldr	r2, [pc, #132]	; (800ebdc <DCD_HandleEnumDone_ISR+0x1ac>)
 800eb58:	4293      	cmp	r3, r2
 800eb5a:	d909      	bls.n	800eb70 <DCD_HandleEnumDone_ISR+0x140>
 800eb5c:	697b      	ldr	r3, [r7, #20]
 800eb5e:	4a20      	ldr	r2, [pc, #128]	; (800ebe0 <DCD_HandleEnumDone_ISR+0x1b0>)
 800eb60:	4293      	cmp	r3, r2
 800eb62:	d805      	bhi.n	800eb70 <DCD_HandleEnumDone_ISR+0x140>
    {
      /* hclk Clock Range between 26.6-30 MHz */
      gusbcfg.b.usbtrdtim = 0x7;
 800eb64:	7b7b      	ldrb	r3, [r7, #13]
 800eb66:	2207      	movs	r2, #7
 800eb68:	f362 0385 	bfi	r3, r2, #2, #4
 800eb6c:	737b      	strb	r3, [r7, #13]
 800eb6e:	e012      	b.n	800eb96 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 30000000)&&(hclk < 34300000))
 800eb70:	697b      	ldr	r3, [r7, #20]
 800eb72:	4a1b      	ldr	r2, [pc, #108]	; (800ebe0 <DCD_HandleEnumDone_ISR+0x1b0>)
 800eb74:	4293      	cmp	r3, r2
 800eb76:	d909      	bls.n	800eb8c <DCD_HandleEnumDone_ISR+0x15c>
 800eb78:	697b      	ldr	r3, [r7, #20]
 800eb7a:	4a1a      	ldr	r2, [pc, #104]	; (800ebe4 <DCD_HandleEnumDone_ISR+0x1b4>)
 800eb7c:	4293      	cmp	r3, r2
 800eb7e:	d805      	bhi.n	800eb8c <DCD_HandleEnumDone_ISR+0x15c>
    {
      /* hclk Clock Range between 30-34.3 MHz */
      gusbcfg.b.usbtrdtim= 0x6;
 800eb80:	7b7b      	ldrb	r3, [r7, #13]
 800eb82:	2206      	movs	r2, #6
 800eb84:	f362 0385 	bfi	r3, r2, #2, #4
 800eb88:	737b      	strb	r3, [r7, #13]
 800eb8a:	e004      	b.n	800eb96 <DCD_HandleEnumDone_ISR+0x166>
    } 
    
    else /* if(hclk >= 34300000) */
    {
      /* hclk Clock Range between 34.3-168 MHz */
      gusbcfg.b.usbtrdtim = 0x5;
 800eb8c:	7b7b      	ldrb	r3, [r7, #13]
 800eb8e:	2205      	movs	r2, #5
 800eb90:	f362 0385 	bfi	r3, r2, #2, #4
 800eb94:	737b      	strb	r3, [r7, #13]
    }
  }

  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	68db      	ldr	r3, [r3, #12]
 800eb9a:	68fa      	ldr	r2, [r7, #12]
 800eb9c:	60da      	str	r2, [r3, #12]
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 800eb9e:	2300      	movs	r3, #0
 800eba0:	613b      	str	r3, [r7, #16]
  gintsts.b.enumdone = 1;
 800eba2:	7c7b      	ldrb	r3, [r7, #17]
 800eba4:	f043 0320 	orr.w	r3, r3, #32
 800eba8:	747b      	strb	r3, [r7, #17]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, gintsts.d32 );
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	68db      	ldr	r3, [r3, #12]
 800ebae:	693a      	ldr	r2, [r7, #16]
 800ebb0:	615a      	str	r2, [r3, #20]
  return 1;
 800ebb2:	2301      	movs	r3, #1
}
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	3718      	adds	r7, #24
 800ebb8:	46bd      	mov	sp, r7
 800ebba:	bd80      	pop	{r7, pc}
 800ebbc:	0a037a00 	.word	0x0a037a00
 800ebc0:	00e4e1c0 	.word	0x00e4e1c0
 800ebc4:	00f42400 	.word	0x00f42400
 800ebc8:	0104ecdf 	.word	0x0104ecdf
 800ebcc:	0118c300 	.word	0x0118c300
 800ebd0:	01312cff 	.word	0x01312cff
 800ebd4:	014ca43f 	.word	0x014ca43f
 800ebd8:	016e3600 	.word	0x016e3600
 800ebdc:	0195e23f 	.word	0x0195e23f
 800ebe0:	01c9c37f 	.word	0x01c9c37f
 800ebe4:	020b605f 	.word	0x020b605f

0800ebe8 <DCD_IsoINIncomplete_ISR>:
*         handle the ISO IN incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoINIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800ebe8:	b580      	push	{r7, lr}
 800ebea:	b084      	sub	sp, #16
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoINIncomplete (pdev); 
 800ebf4:	4b08      	ldr	r3, [pc, #32]	; (800ec18 <DCD_IsoINIncomplete_ISR+0x30>)
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	69db      	ldr	r3, [r3, #28]
 800ebfa:	6878      	ldr	r0, [r7, #4]
 800ebfc:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
 800ebfe:	7bbb      	ldrb	r3, [r7, #14]
 800ec00:	f043 0310 	orr.w	r3, r3, #16
 800ec04:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	68db      	ldr	r3, [r3, #12]
 800ec0a:	68fa      	ldr	r2, [r7, #12]
 800ec0c:	615a      	str	r2, [r3, #20]
  
  return 1;
 800ec0e:	2301      	movs	r3, #1
}
 800ec10:	4618      	mov	r0, r3
 800ec12:	3710      	adds	r7, #16
 800ec14:	46bd      	mov	sp, r7
 800ec16:	bd80      	pop	{r7, pc}
 800ec18:	200000c8 	.word	0x200000c8

0800ec1c <DCD_IsoOUTIncomplete_ISR>:
*         handle the ISO OUT incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoOUTIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800ec1c:	b580      	push	{r7, lr}
 800ec1e:	b084      	sub	sp, #16
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 800ec24:	2300      	movs	r3, #0
 800ec26:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoOUTIncomplete (pdev); 
 800ec28:	4b08      	ldr	r3, [pc, #32]	; (800ec4c <DCD_IsoOUTIncomplete_ISR+0x30>)
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	6a1b      	ldr	r3, [r3, #32]
 800ec2e:	6878      	ldr	r0, [r7, #4]
 800ec30:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
 800ec32:	7bbb      	ldrb	r3, [r7, #14]
 800ec34:	f043 0320 	orr.w	r3, r3, #32
 800ec38:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	68db      	ldr	r3, [r3, #12]
 800ec3e:	68fa      	ldr	r2, [r7, #12]
 800ec40:	615a      	str	r2, [r3, #20]
  return 1;
 800ec42:	2301      	movs	r3, #1
}
 800ec44:	4618      	mov	r0, r3
 800ec46:	3710      	adds	r7, #16
 800ec48:	46bd      	mov	sp, r7
 800ec4a:	bd80      	pop	{r7, pc}
 800ec4c:	200000c8 	.word	0x200000c8

0800ec50 <DCD_ReadDevInEP>:
*         Reads ep flags
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 800ec50:	b480      	push	{r7}
 800ec52:	b087      	sub	sp, #28
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
 800ec58:	460b      	mov	r3, r1
 800ec5a:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	691b      	ldr	r3, [r3, #16]
 800ec60:	691b      	ldr	r3, [r3, #16]
 800ec62:	617b      	str	r3, [r7, #20]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	691b      	ldr	r3, [r3, #16]
 800ec68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec6a:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1) << 7;
 800ec6c:	78fb      	ldrb	r3, [r7, #3]
 800ec6e:	693a      	ldr	r2, [r7, #16]
 800ec70:	fa22 f303 	lsr.w	r3, r2, r3
 800ec74:	01db      	lsls	r3, r3, #7
 800ec76:	b2db      	uxtb	r3, r3
 800ec78:	697a      	ldr	r2, [r7, #20]
 800ec7a:	4313      	orrs	r3, r2
 800ec7c:	617b      	str	r3, [r7, #20]
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 800ec7e:	78fb      	ldrb	r3, [r7, #3]
 800ec80:	687a      	ldr	r2, [r7, #4]
 800ec82:	3304      	adds	r3, #4
 800ec84:	009b      	lsls	r3, r3, #2
 800ec86:	4413      	add	r3, r2
 800ec88:	689b      	ldr	r3, [r3, #8]
 800ec8a:	689b      	ldr	r3, [r3, #8]
 800ec8c:	697a      	ldr	r2, [r7, #20]
 800ec8e:	4013      	ands	r3, r2
 800ec90:	60fb      	str	r3, [r7, #12]
  return v;
 800ec92:	68fb      	ldr	r3, [r7, #12]
}
 800ec94:	4618      	mov	r0, r3
 800ec96:	371c      	adds	r7, #28
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9e:	4770      	bx	lr

0800eca0 <usbd_cdc_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
uint8_t  usbd_cdc_Init (void  *pdev, 
                               uint8_t cfgidx)
{
 800eca0:	b580      	push	{r7, lr}
 800eca2:	b084      	sub	sp, #16
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	6078      	str	r0, [r7, #4]
 800eca8:	460b      	mov	r3, r1
 800ecaa:	70fb      	strb	r3, [r7, #3]
  uint8_t *pbuf;

  /* Open EP IN */
  DCD_EP_Open(pdev,
 800ecac:	2302      	movs	r3, #2
 800ecae:	2240      	movs	r2, #64	; 0x40
 800ecb0:	2181      	movs	r1, #129	; 0x81
 800ecb2:	6878      	ldr	r0, [r7, #4]
 800ecb4:	f7ff f8a9 	bl	800de0a <DCD_EP_Open>
              CDC_IN_EP,
              CDC_DATA_IN_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open EP OUT */
  DCD_EP_Open(pdev,
 800ecb8:	2302      	movs	r3, #2
 800ecba:	2240      	movs	r2, #64	; 0x40
 800ecbc:	2101      	movs	r1, #1
 800ecbe:	6878      	ldr	r0, [r7, #4]
 800ecc0:	f7ff f8a3 	bl	800de0a <DCD_EP_Open>
              CDC_OUT_EP,
              CDC_DATA_OUT_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open Command IN EP */
  DCD_EP_Open(pdev,
 800ecc4:	2303      	movs	r3, #3
 800ecc6:	2208      	movs	r2, #8
 800ecc8:	2182      	movs	r1, #130	; 0x82
 800ecca:	6878      	ldr	r0, [r7, #4]
 800eccc:	f7ff f89d 	bl	800de0a <DCD_EP_Open>
              CDC_CMD_EP,
              CDC_CMD_PACKET_SZE,
              USB_OTG_EP_INT);
  
  pbuf = (uint8_t *)USBD_DeviceDesc;
 800ecd0:	4b0b      	ldr	r3, [pc, #44]	; (800ed00 <usbd_cdc_Init+0x60>)
 800ecd2:	60fb      	str	r3, [r7, #12]
  pbuf[4] = DEVICE_CLASS_CDC;
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	3304      	adds	r3, #4
 800ecd8:	2202      	movs	r2, #2
 800ecda:	701a      	strb	r2, [r3, #0]
  pbuf[5] = DEVICE_SUBCLASS_CDC;
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	3305      	adds	r3, #5
 800ece0:	2200      	movs	r2, #0
 800ece2:	701a      	strb	r2, [r3, #0]
  
  /* Initialize the Interface physical components */
  APP_FOPS.pIf_Init();
 800ece4:	4b07      	ldr	r3, [pc, #28]	; (800ed04 <usbd_cdc_Init+0x64>)
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	4798      	blx	r3

  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 800ecea:	2340      	movs	r3, #64	; 0x40
 800ecec:	4a06      	ldr	r2, [pc, #24]	; (800ed08 <usbd_cdc_Init+0x68>)
 800ecee:	2101      	movs	r1, #1
 800ecf0:	6878      	ldr	r0, [r7, #4]
 800ecf2:	f7ff f91e 	bl	800df32 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);
  
  return USBD_OK;
 800ecf6:	2300      	movs	r3, #0
}
 800ecf8:	4618      	mov	r0, r3
 800ecfa:	3710      	adds	r7, #16
 800ecfc:	46bd      	mov	sp, r7
 800ecfe:	bd80      	pop	{r7, pc}
 800ed00:	20000210 	.word	0x20000210
 800ed04:	200001e0 	.word	0x200001e0
 800ed08:	2000af04 	.word	0x2000af04

0800ed0c <usbd_cdc_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
uint8_t  usbd_cdc_DeInit (void  *pdev, 
                                 uint8_t cfgidx)
{
 800ed0c:	b580      	push	{r7, lr}
 800ed0e:	b082      	sub	sp, #8
 800ed10:	af00      	add	r7, sp, #0
 800ed12:	6078      	str	r0, [r7, #4]
 800ed14:	460b      	mov	r3, r1
 800ed16:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  DCD_EP_Close(pdev,
 800ed18:	2181      	movs	r1, #129	; 0x81
 800ed1a:	6878      	ldr	r0, [r7, #4]
 800ed1c:	f7ff f8cd 	bl	800deba <DCD_EP_Close>
              CDC_IN_EP);
  
  /* Open EP OUT */
  DCD_EP_Close(pdev,
 800ed20:	2101      	movs	r1, #1
 800ed22:	6878      	ldr	r0, [r7, #4]
 800ed24:	f7ff f8c9 	bl	800deba <DCD_EP_Close>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  DCD_EP_Close(pdev,
 800ed28:	2182      	movs	r1, #130	; 0x82
 800ed2a:	6878      	ldr	r0, [r7, #4]
 800ed2c:	f7ff f8c5 	bl	800deba <DCD_EP_Close>
              CDC_CMD_EP);

  /* Restore default state of the Interface physical components */
  APP_FOPS.pIf_DeInit();
 800ed30:	4b03      	ldr	r3, [pc, #12]	; (800ed40 <usbd_cdc_DeInit+0x34>)
 800ed32:	685b      	ldr	r3, [r3, #4]
 800ed34:	4798      	blx	r3
  
  return USBD_OK;
 800ed36:	2300      	movs	r3, #0
}
 800ed38:	4618      	mov	r0, r3
 800ed3a:	3708      	adds	r7, #8
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	bd80      	pop	{r7, pc}
 800ed40:	200001e0 	.word	0x200001e0

0800ed44 <usbd_cdc_Setup>:
  * @param  req: usb requests
  * @retval status
  */
uint8_t  usbd_cdc_Setup (void  *pdev, 
                                USB_SETUP_REQ *req)
{
 800ed44:	b580      	push	{r7, lr}
 800ed46:	b082      	sub	sp, #8
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
 800ed4c:	6039      	str	r1, [r7, #0]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ed4e:	683b      	ldr	r3, [r7, #0]
 800ed50:	781b      	ldrb	r3, [r3, #0]
 800ed52:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d03d      	beq.n	800edd6 <usbd_cdc_Setup+0x92>
 800ed5a:	2b20      	cmp	r3, #32
 800ed5c:	d135      	bne.n	800edca <usbd_cdc_Setup+0x86>
  {
    /* CDC Class Requests -------------------------------*/
  case USB_REQ_TYPE_CLASS :
      /* Check if the request is a data setup packet */
      if (req->wLength)
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	88db      	ldrh	r3, [r3, #6]
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d027      	beq.n	800edb6 <usbd_cdc_Setup+0x72>
      {
        /* Check if the request is Device-to-Host */
        if (req->bmRequest & 0x80)
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	781b      	ldrb	r3, [r3, #0]
 800ed6a:	b25b      	sxtb	r3, r3
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	da10      	bge.n	800ed92 <usbd_cdc_Setup+0x4e>
        {
          /* Get the data to be sent to Host from interface layer */
          APP_FOPS.pIf_Ctrl(req->bRequest, CmdBuff, req->wLength);
 800ed70:	4b2f      	ldr	r3, [pc, #188]	; (800ee30 <usbd_cdc_Setup+0xec>)
 800ed72:	689b      	ldr	r3, [r3, #8]
 800ed74:	683a      	ldr	r2, [r7, #0]
 800ed76:	7852      	ldrb	r2, [r2, #1]
 800ed78:	4610      	mov	r0, r2
 800ed7a:	683a      	ldr	r2, [r7, #0]
 800ed7c:	88d2      	ldrh	r2, [r2, #6]
 800ed7e:	492d      	ldr	r1, [pc, #180]	; (800ee34 <usbd_cdc_Setup+0xf0>)
 800ed80:	4798      	blx	r3
          
          /* Send the data to the host */
          USBD_CtlSendData (pdev, 
 800ed82:	683b      	ldr	r3, [r7, #0]
 800ed84:	88db      	ldrh	r3, [r3, #6]
 800ed86:	461a      	mov	r2, r3
 800ed88:	492a      	ldr	r1, [pc, #168]	; (800ee34 <usbd_cdc_Setup+0xf0>)
 800ed8a:	6878      	ldr	r0, [r7, #4]
 800ed8c:	f000 fbcd 	bl	800f52a <USBD_CtlSendData>
 800ed90:	e019      	b.n	800edc6 <usbd_cdc_Setup+0x82>
                            req->wLength);          
        }
        else /* Host-to-Device request */
        {
          /* Set the value of the current command to be processed */
          cdcCmd = req->bRequest;
 800ed92:	683b      	ldr	r3, [r7, #0]
 800ed94:	785b      	ldrb	r3, [r3, #1]
 800ed96:	461a      	mov	r2, r3
 800ed98:	4b27      	ldr	r3, [pc, #156]	; (800ee38 <usbd_cdc_Setup+0xf4>)
 800ed9a:	601a      	str	r2, [r3, #0]
          cdcLen = req->wLength;
 800ed9c:	683b      	ldr	r3, [r7, #0]
 800ed9e:	88db      	ldrh	r3, [r3, #6]
 800eda0:	461a      	mov	r2, r3
 800eda2:	4b26      	ldr	r3, [pc, #152]	; (800ee3c <usbd_cdc_Setup+0xf8>)
 800eda4:	601a      	str	r2, [r3, #0]
          
          /* Prepare the reception of the buffer over EP0
          Next step: the received data will be managed in usbd_cdc_EP0_TxSent() 
          function. */
          USBD_CtlPrepareRx (pdev,
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	88db      	ldrh	r3, [r3, #6]
 800edaa:	461a      	mov	r2, r3
 800edac:	4921      	ldr	r1, [pc, #132]	; (800ee34 <usbd_cdc_Setup+0xf0>)
 800edae:	6878      	ldr	r0, [r7, #4]
 800edb0:	f000 fbef 	bl	800f592 <USBD_CtlPrepareRx>
 800edb4:	e007      	b.n	800edc6 <usbd_cdc_Setup+0x82>
        }
      }
      else /* No Data request */
      {
        /* Transfer the command to the interface layer */
        APP_FOPS.pIf_Ctrl(req->bRequest, NULL, 0);
 800edb6:	4b1e      	ldr	r3, [pc, #120]	; (800ee30 <usbd_cdc_Setup+0xec>)
 800edb8:	689b      	ldr	r3, [r3, #8]
 800edba:	683a      	ldr	r2, [r7, #0]
 800edbc:	7852      	ldrb	r2, [r2, #1]
 800edbe:	4610      	mov	r0, r2
 800edc0:	2200      	movs	r2, #0
 800edc2:	2100      	movs	r1, #0
 800edc4:	4798      	blx	r3
      }
      
      return USBD_OK;
 800edc6:	2300      	movs	r3, #0
 800edc8:	e02e      	b.n	800ee28 <usbd_cdc_Setup+0xe4>
      
    default:
      USBD_CtlError (pdev, req);
 800edca:	6839      	ldr	r1, [r7, #0]
 800edcc:	6878      	ldr	r0, [r7, #4]
 800edce:	f001 f878 	bl	800fec2 <USBD_CtlError>
      return USBD_FAIL;
 800edd2:	2302      	movs	r3, #2
 800edd4:	e028      	b.n	800ee28 <usbd_cdc_Setup+0xe4>
    
    /* Standard Requests -------------------------------*/
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800edd6:	683b      	ldr	r3, [r7, #0]
 800edd8:	785b      	ldrb	r3, [r3, #1]
 800edda:	2b0b      	cmp	r3, #11
 800eddc:	d012      	beq.n	800ee04 <usbd_cdc_Setup+0xc0>
 800edde:	2b0b      	cmp	r3, #11
 800ede0:	dc21      	bgt.n	800ee26 <usbd_cdc_Setup+0xe2>
 800ede2:	2b06      	cmp	r3, #6
 800ede4:	d002      	beq.n	800edec <usbd_cdc_Setup+0xa8>
 800ede6:	2b0a      	cmp	r3, #10
 800ede8:	d006      	beq.n	800edf8 <usbd_cdc_Setup+0xb4>
 800edea:	e01c      	b.n	800ee26 <usbd_cdc_Setup+0xe2>
    {
    case USB_REQ_GET_DESCRIPTOR: 
      USBD_CtlError (pdev, req);
 800edec:	6839      	ldr	r1, [r7, #0]
 800edee:	6878      	ldr	r0, [r7, #4]
 800edf0:	f001 f867 	bl	800fec2 <USBD_CtlError>
      return USBD_FAIL;
 800edf4:	2302      	movs	r3, #2
 800edf6:	e017      	b.n	800ee28 <usbd_cdc_Setup+0xe4>
      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
 800edf8:	2201      	movs	r2, #1
 800edfa:	4911      	ldr	r1, [pc, #68]	; (800ee40 <usbd_cdc_Setup+0xfc>)
 800edfc:	6878      	ldr	r0, [r7, #4]
 800edfe:	f000 fb94 	bl	800f52a <USBD_CtlSendData>
                        (uint8_t *)&usbd_cdc_AltSet,
                        1);
      break;
 800ee02:	e010      	b.n	800ee26 <usbd_cdc_Setup+0xe2>
      
    case USB_REQ_SET_INTERFACE :
      if ((uint8_t)(req->wValue) < USBD_ITF_MAX_NUM)
 800ee04:	683b      	ldr	r3, [r7, #0]
 800ee06:	885b      	ldrh	r3, [r3, #2]
 800ee08:	b2db      	uxtb	r3, r3
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d106      	bne.n	800ee1c <usbd_cdc_Setup+0xd8>
      {
        usbd_cdc_AltSet = (uint8_t)(req->wValue);
 800ee0e:	683b      	ldr	r3, [r7, #0]
 800ee10:	885b      	ldrh	r3, [r3, #2]
 800ee12:	b2db      	uxtb	r3, r3
 800ee14:	461a      	mov	r2, r3
 800ee16:	4b0a      	ldr	r3, [pc, #40]	; (800ee40 <usbd_cdc_Setup+0xfc>)
 800ee18:	601a      	str	r2, [r3, #0]
      else
      {
        /* Call the error management function (command will be nacked */
        USBD_CtlError (pdev, req);
      }
      break;
 800ee1a:	e003      	b.n	800ee24 <usbd_cdc_Setup+0xe0>
        USBD_CtlError (pdev, req);
 800ee1c:	6839      	ldr	r1, [r7, #0]
 800ee1e:	6878      	ldr	r0, [r7, #4]
 800ee20:	f001 f84f 	bl	800fec2 <USBD_CtlError>
      break;
 800ee24:	bf00      	nop
    }
  }
  return USBD_OK;
 800ee26:	2300      	movs	r3, #0
}
 800ee28:	4618      	mov	r0, r3
 800ee2a:	3708      	adds	r7, #8
 800ee2c:	46bd      	mov	sp, r7
 800ee2e:	bd80      	pop	{r7, pc}
 800ee30:	200001e0 	.word	0x200001e0
 800ee34:	2000af44 	.word	0x2000af44
 800ee38:	2000006c 	.word	0x2000006c
 800ee3c:	2000854c 	.word	0x2000854c
 800ee40:	20008538 	.word	0x20008538

0800ee44 <usbd_cdc_EP0_RxReady>:
  *         Data received on control endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  usbd_cdc_EP0_RxReady (void  *pdev)
{ 
 800ee44:	b580      	push	{r7, lr}
 800ee46:	b082      	sub	sp, #8
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	6078      	str	r0, [r7, #4]
  if (cdcCmd != NO_CMD)
 800ee4c:	4b09      	ldr	r3, [pc, #36]	; (800ee74 <usbd_cdc_EP0_RxReady+0x30>)
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	2bff      	cmp	r3, #255	; 0xff
 800ee52:	d00a      	beq.n	800ee6a <usbd_cdc_EP0_RxReady+0x26>
  {
    /* Process the data */
    APP_FOPS.pIf_Ctrl(cdcCmd, CmdBuff, cdcLen);
 800ee54:	4b08      	ldr	r3, [pc, #32]	; (800ee78 <usbd_cdc_EP0_RxReady+0x34>)
 800ee56:	689b      	ldr	r3, [r3, #8]
 800ee58:	4a06      	ldr	r2, [pc, #24]	; (800ee74 <usbd_cdc_EP0_RxReady+0x30>)
 800ee5a:	6810      	ldr	r0, [r2, #0]
 800ee5c:	4a07      	ldr	r2, [pc, #28]	; (800ee7c <usbd_cdc_EP0_RxReady+0x38>)
 800ee5e:	6812      	ldr	r2, [r2, #0]
 800ee60:	4907      	ldr	r1, [pc, #28]	; (800ee80 <usbd_cdc_EP0_RxReady+0x3c>)
 800ee62:	4798      	blx	r3
    
    /* Reset the command variable to default value */
    cdcCmd = NO_CMD;
 800ee64:	4b03      	ldr	r3, [pc, #12]	; (800ee74 <usbd_cdc_EP0_RxReady+0x30>)
 800ee66:	22ff      	movs	r2, #255	; 0xff
 800ee68:	601a      	str	r2, [r3, #0]
  }
  
  return USBD_OK;
 800ee6a:	2300      	movs	r3, #0
}
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	3708      	adds	r7, #8
 800ee70:	46bd      	mov	sp, r7
 800ee72:	bd80      	pop	{r7, pc}
 800ee74:	2000006c 	.word	0x2000006c
 800ee78:	200001e0 	.word	0x200001e0
 800ee7c:	2000854c 	.word	0x2000854c
 800ee80:	2000af44 	.word	0x2000af44

0800ee84 <usbd_cdc_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  usbd_cdc_DataIn (void *pdev, uint8_t epnum)
{
 800ee84:	b580      	push	{r7, lr}
 800ee86:	b084      	sub	sp, #16
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
 800ee8c:	460b      	mov	r3, r1
 800ee8e:	70fb      	strb	r3, [r7, #3]
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if (USB_Tx_State == USB_CDC_BUSY)
 800ee90:	4b28      	ldr	r3, [pc, #160]	; (800ef34 <usbd_cdc_DataIn+0xb0>)
 800ee92:	781b      	ldrb	r3, [r3, #0]
 800ee94:	2b01      	cmp	r3, #1
 800ee96:	d13b      	bne.n	800ef10 <usbd_cdc_DataIn+0x8c>
  {
    if (APP_Rx_length == 0) 
 800ee98:	4b27      	ldr	r3, [pc, #156]	; (800ef38 <usbd_cdc_DataIn+0xb4>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d103      	bne.n	800eea8 <usbd_cdc_DataIn+0x24>
    {
      USB_Tx_State = USB_CDC_IDLE;
 800eea0:	4b24      	ldr	r3, [pc, #144]	; (800ef34 <usbd_cdc_DataIn+0xb0>)
 800eea2:	2200      	movs	r2, #0
 800eea4:	701a      	strb	r2, [r3, #0]
 800eea6:	e033      	b.n	800ef10 <usbd_cdc_DataIn+0x8c>
    }
    else 
    {
      if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE){
 800eea8:	4b23      	ldr	r3, [pc, #140]	; (800ef38 <usbd_cdc_DataIn+0xb4>)
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	2b40      	cmp	r3, #64	; 0x40
 800eeae:	d90f      	bls.n	800eed0 <usbd_cdc_DataIn+0x4c>
        USB_Tx_ptr = APP_Rx_ptr_out;
 800eeb0:	4b22      	ldr	r3, [pc, #136]	; (800ef3c <usbd_cdc_DataIn+0xb8>)
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	81fb      	strh	r3, [r7, #14]
        USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
 800eeb6:	2340      	movs	r3, #64	; 0x40
 800eeb8:	81bb      	strh	r3, [r7, #12]
        
        APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;
 800eeba:	4b20      	ldr	r3, [pc, #128]	; (800ef3c <usbd_cdc_DataIn+0xb8>)
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	3340      	adds	r3, #64	; 0x40
 800eec0:	4a1e      	ldr	r2, [pc, #120]	; (800ef3c <usbd_cdc_DataIn+0xb8>)
 800eec2:	6013      	str	r3, [r2, #0]
        APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;    
 800eec4:	4b1c      	ldr	r3, [pc, #112]	; (800ef38 <usbd_cdc_DataIn+0xb4>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	3b40      	subs	r3, #64	; 0x40
 800eeca:	4a1b      	ldr	r2, [pc, #108]	; (800ef38 <usbd_cdc_DataIn+0xb4>)
 800eecc:	6013      	str	r3, [r2, #0]
 800eece:	e015      	b.n	800eefc <usbd_cdc_DataIn+0x78>
      }
      else 
      {
        USB_Tx_ptr = APP_Rx_ptr_out;
 800eed0:	4b1a      	ldr	r3, [pc, #104]	; (800ef3c <usbd_cdc_DataIn+0xb8>)
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	81fb      	strh	r3, [r7, #14]
        USB_Tx_length = APP_Rx_length;
 800eed6:	4b18      	ldr	r3, [pc, #96]	; (800ef38 <usbd_cdc_DataIn+0xb4>)
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	81bb      	strh	r3, [r7, #12]
        
        APP_Rx_ptr_out += APP_Rx_length;
 800eedc:	4b17      	ldr	r3, [pc, #92]	; (800ef3c <usbd_cdc_DataIn+0xb8>)
 800eede:	681a      	ldr	r2, [r3, #0]
 800eee0:	4b15      	ldr	r3, [pc, #84]	; (800ef38 <usbd_cdc_DataIn+0xb4>)
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	4413      	add	r3, r2
 800eee6:	4a15      	ldr	r2, [pc, #84]	; (800ef3c <usbd_cdc_DataIn+0xb8>)
 800eee8:	6013      	str	r3, [r2, #0]
        APP_Rx_length = 0;
 800eeea:	4b13      	ldr	r3, [pc, #76]	; (800ef38 <usbd_cdc_DataIn+0xb4>)
 800eeec:	2200      	movs	r2, #0
 800eeee:	601a      	str	r2, [r3, #0]
        if(USB_Tx_length == CDC_DATA_IN_PACKET_SIZE)
 800eef0:	89bb      	ldrh	r3, [r7, #12]
 800eef2:	2b40      	cmp	r3, #64	; 0x40
 800eef4:	d102      	bne.n	800eefc <usbd_cdc_DataIn+0x78>
        {
          USB_Tx_State = USB_CDC_ZLP;
 800eef6:	4b0f      	ldr	r3, [pc, #60]	; (800ef34 <usbd_cdc_DataIn+0xb0>)
 800eef8:	2202      	movs	r2, #2
 800eefa:	701a      	strb	r2, [r3, #0]
      }
      
      /* Prepare the available data buffer to be sent on IN endpoint */
      DCD_EP_Tx (pdev,
                 CDC_IN_EP,
                 (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
 800eefc:	89fb      	ldrh	r3, [r7, #14]
      DCD_EP_Tx (pdev,
 800eefe:	4a10      	ldr	r2, [pc, #64]	; (800ef40 <usbd_cdc_DataIn+0xbc>)
 800ef00:	441a      	add	r2, r3
 800ef02:	89bb      	ldrh	r3, [r7, #12]
 800ef04:	2181      	movs	r1, #129	; 0x81
 800ef06:	6878      	ldr	r0, [r7, #4]
 800ef08:	f7ff f855 	bl	800dfb6 <DCD_EP_Tx>
                 USB_Tx_length);
      return USBD_OK;
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	e00d      	b.n	800ef2c <usbd_cdc_DataIn+0xa8>
    }
  }  
  
  /* Avoid any asynchronous transfer during ZLP */
  if (USB_Tx_State == USB_CDC_ZLP)
 800ef10:	4b08      	ldr	r3, [pc, #32]	; (800ef34 <usbd_cdc_DataIn+0xb0>)
 800ef12:	781b      	ldrb	r3, [r3, #0]
 800ef14:	2b02      	cmp	r3, #2
 800ef16:	d108      	bne.n	800ef2a <usbd_cdc_DataIn+0xa6>
  {
    /*Send ZLP to indicate the end of the current transfer */
    DCD_EP_Tx (pdev,
 800ef18:	2300      	movs	r3, #0
 800ef1a:	2200      	movs	r2, #0
 800ef1c:	2181      	movs	r1, #129	; 0x81
 800ef1e:	6878      	ldr	r0, [r7, #4]
 800ef20:	f7ff f849 	bl	800dfb6 <DCD_EP_Tx>
               CDC_IN_EP,
               NULL,
               0);
    
    USB_Tx_State = USB_CDC_IDLE;
 800ef24:	4b03      	ldr	r3, [pc, #12]	; (800ef34 <usbd_cdc_DataIn+0xb0>)
 800ef26:	2200      	movs	r2, #0
 800ef28:	701a      	strb	r2, [r3, #0]
  }
  return USBD_OK;
 800ef2a:	2300      	movs	r3, #0
}
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	3710      	adds	r7, #16
 800ef30:	46bd      	mov	sp, r7
 800ef32:	bd80      	pop	{r7, pc}
 800ef34:	20008548 	.word	0x20008548
 800ef38:	20008544 	.word	0x20008544
 800ef3c:	20008540 	.word	0x20008540
 800ef40:	2000af4c 	.word	0x2000af4c

0800ef44 <usbd_cdc_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  usbd_cdc_DataOut (void *pdev, uint8_t epnum)
{      
 800ef44:	b580      	push	{r7, lr}
 800ef46:	b084      	sub	sp, #16
 800ef48:	af00      	add	r7, sp, #0
 800ef4a:	6078      	str	r0, [r7, #4]
 800ef4c:	460b      	mov	r3, r1
 800ef4e:	70fb      	strb	r3, [r7, #3]
  uint16_t USB_Rx_Cnt;
  
  /* Get the received data buffer and update the counter */
  USB_Rx_Cnt = ((USB_OTG_CORE_HANDLE*)pdev)->dev.out_ep[epnum].xfer_count;
 800ef50:	78fa      	ldrb	r2, [r7, #3]
 800ef52:	6879      	ldr	r1, [r7, #4]
 800ef54:	4613      	mov	r3, r2
 800ef56:	009b      	lsls	r3, r3, #2
 800ef58:	4413      	add	r3, r2
 800ef5a:	00db      	lsls	r3, r3, #3
 800ef5c:	440b      	add	r3, r1
 800ef5e:	f503 7363 	add.w	r3, r3, #908	; 0x38c
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	81fb      	strh	r3, [r7, #14]
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  APP_FOPS.pIf_DataRx(USB_Rx_Buffer, USB_Rx_Cnt);
 800ef66:	4b08      	ldr	r3, [pc, #32]	; (800ef88 <usbd_cdc_DataOut+0x44>)
 800ef68:	691b      	ldr	r3, [r3, #16]
 800ef6a:	89fa      	ldrh	r2, [r7, #14]
 800ef6c:	4611      	mov	r1, r2
 800ef6e:	4807      	ldr	r0, [pc, #28]	; (800ef8c <usbd_cdc_DataOut+0x48>)
 800ef70:	4798      	blx	r3
  
  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 800ef72:	2340      	movs	r3, #64	; 0x40
 800ef74:	4a05      	ldr	r2, [pc, #20]	; (800ef8c <usbd_cdc_DataOut+0x48>)
 800ef76:	2101      	movs	r1, #1
 800ef78:	6878      	ldr	r0, [r7, #4]
 800ef7a:	f7fe ffda 	bl	800df32 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);
  
  return USBD_OK;
 800ef7e:	2300      	movs	r3, #0
}
 800ef80:	4618      	mov	r0, r3
 800ef82:	3710      	adds	r7, #16
 800ef84:	46bd      	mov	sp, r7
 800ef86:	bd80      	pop	{r7, pc}
 800ef88:	200001e0 	.word	0x200001e0
 800ef8c:	2000af04 	.word	0x2000af04

0800ef90 <usbd_cdc_SOF>:
  * @param  pdev: instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  usbd_cdc_SOF (void *pdev)
{      
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b082      	sub	sp, #8
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
  static uint32_t FrameCount = 0;
  
  if (FrameCount++ == CDC_IN_FRAME_INTERVAL)
 800ef98:	4b08      	ldr	r3, [pc, #32]	; (800efbc <usbd_cdc_SOF+0x2c>)
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	1c5a      	adds	r2, r3, #1
 800ef9e:	4907      	ldr	r1, [pc, #28]	; (800efbc <usbd_cdc_SOF+0x2c>)
 800efa0:	600a      	str	r2, [r1, #0]
 800efa2:	2b01      	cmp	r3, #1
 800efa4:	d105      	bne.n	800efb2 <usbd_cdc_SOF+0x22>
  {
    /* Reset the frame counter */
    FrameCount = 0;
 800efa6:	4b05      	ldr	r3, [pc, #20]	; (800efbc <usbd_cdc_SOF+0x2c>)
 800efa8:	2200      	movs	r2, #0
 800efaa:	601a      	str	r2, [r3, #0]
    
    /* Check the data to be sent through IN pipe */
    Handle_USBAsynchXfer(pdev);
 800efac:	6878      	ldr	r0, [r7, #4]
 800efae:	f000 f807 	bl	800efc0 <Handle_USBAsynchXfer>
  }
  
  return USBD_OK;
 800efb2:	2300      	movs	r3, #0
}
 800efb4:	4618      	mov	r0, r3
 800efb6:	3708      	adds	r7, #8
 800efb8:	46bd      	mov	sp, r7
 800efba:	bd80      	pop	{r7, pc}
 800efbc:	20008550 	.word	0x20008550

0800efc0 <Handle_USBAsynchXfer>:
  *         Send data to USB
  * @param  pdev: instance
  * @retval None
  */
static void Handle_USBAsynchXfer (void *pdev)
{
 800efc0:	b580      	push	{r7, lr}
 800efc2:	b084      	sub	sp, #16
 800efc4:	af00      	add	r7, sp, #0
 800efc6:	6078      	str	r0, [r7, #4]
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if(USB_Tx_State == USB_CDC_IDLE)
 800efc8:	4b32      	ldr	r3, [pc, #200]	; (800f094 <Handle_USBAsynchXfer+0xd4>)
 800efca:	781b      	ldrb	r3, [r3, #0]
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d15e      	bne.n	800f08e <Handle_USBAsynchXfer+0xce>
  {
    if (APP_Rx_ptr_out == APP_RX_DATA_SIZE)
 800efd0:	4b31      	ldr	r3, [pc, #196]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800efd8:	d102      	bne.n	800efe0 <Handle_USBAsynchXfer+0x20>
    {
      APP_Rx_ptr_out = 0;
 800efda:	4b2f      	ldr	r3, [pc, #188]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800efdc:	2200      	movs	r2, #0
 800efde:	601a      	str	r2, [r3, #0]
    }
    
    if(APP_Rx_ptr_out == APP_Rx_ptr_in) 
 800efe0:	4b2d      	ldr	r3, [pc, #180]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800efe2:	681a      	ldr	r2, [r3, #0]
 800efe4:	4b2d      	ldr	r3, [pc, #180]	; (800f09c <Handle_USBAsynchXfer+0xdc>)
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	429a      	cmp	r2, r3
 800efea:	d103      	bne.n	800eff4 <Handle_USBAsynchXfer+0x34>
    {
      USB_Tx_State = USB_CDC_IDLE; 
 800efec:	4b29      	ldr	r3, [pc, #164]	; (800f094 <Handle_USBAsynchXfer+0xd4>)
 800efee:	2200      	movs	r2, #0
 800eff0:	701a      	strb	r2, [r3, #0]
      return;
 800eff2:	e04c      	b.n	800f08e <Handle_USBAsynchXfer+0xce>
    }
    
    if(APP_Rx_ptr_out > APP_Rx_ptr_in) /* rollback */
 800eff4:	4b28      	ldr	r3, [pc, #160]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800eff6:	681a      	ldr	r2, [r3, #0]
 800eff8:	4b28      	ldr	r3, [pc, #160]	; (800f09c <Handle_USBAsynchXfer+0xdc>)
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	429a      	cmp	r2, r3
 800effe:	d906      	bls.n	800f00e <Handle_USBAsynchXfer+0x4e>
    { 
      APP_Rx_length = APP_RX_DATA_SIZE - APP_Rx_ptr_out;
 800f000:	4b25      	ldr	r3, [pc, #148]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800f008:	4a25      	ldr	r2, [pc, #148]	; (800f0a0 <Handle_USBAsynchXfer+0xe0>)
 800f00a:	6013      	str	r3, [r2, #0]
 800f00c:	e006      	b.n	800f01c <Handle_USBAsynchXfer+0x5c>
      
    }
    else 
    {
      APP_Rx_length = APP_Rx_ptr_in - APP_Rx_ptr_out;
 800f00e:	4b23      	ldr	r3, [pc, #140]	; (800f09c <Handle_USBAsynchXfer+0xdc>)
 800f010:	681a      	ldr	r2, [r3, #0]
 800f012:	4b21      	ldr	r3, [pc, #132]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	1ad3      	subs	r3, r2, r3
 800f018:	4a21      	ldr	r2, [pc, #132]	; (800f0a0 <Handle_USBAsynchXfer+0xe0>)
 800f01a:	6013      	str	r3, [r2, #0]
    }
#ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED
    APP_Rx_length &= ~0x03;
#endif /* USB_OTG_HS_INTERNAL_DMA_ENABLED */
    
    if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE)
 800f01c:	4b20      	ldr	r3, [pc, #128]	; (800f0a0 <Handle_USBAsynchXfer+0xe0>)
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	2b40      	cmp	r3, #64	; 0x40
 800f022:	d912      	bls.n	800f04a <Handle_USBAsynchXfer+0x8a>
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
 800f024:	4b1c      	ldr	r3, [pc, #112]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	81fb      	strh	r3, [r7, #14]
      USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
 800f02a:	2340      	movs	r3, #64	; 0x40
 800f02c:	81bb      	strh	r3, [r7, #12]
      
      APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;	
 800f02e:	4b1a      	ldr	r3, [pc, #104]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	3340      	adds	r3, #64	; 0x40
 800f034:	4a18      	ldr	r2, [pc, #96]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800f036:	6013      	str	r3, [r2, #0]
      APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;
 800f038:	4b19      	ldr	r3, [pc, #100]	; (800f0a0 <Handle_USBAsynchXfer+0xe0>)
 800f03a:	681b      	ldr	r3, [r3, #0]
 800f03c:	3b40      	subs	r3, #64	; 0x40
 800f03e:	4a18      	ldr	r2, [pc, #96]	; (800f0a0 <Handle_USBAsynchXfer+0xe0>)
 800f040:	6013      	str	r3, [r2, #0]
      USB_Tx_State = USB_CDC_BUSY;
 800f042:	4b14      	ldr	r3, [pc, #80]	; (800f094 <Handle_USBAsynchXfer+0xd4>)
 800f044:	2201      	movs	r2, #1
 800f046:	701a      	strb	r2, [r3, #0]
 800f048:	e019      	b.n	800f07e <Handle_USBAsynchXfer+0xbe>
    }
    else
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
 800f04a:	4b13      	ldr	r3, [pc, #76]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	81fb      	strh	r3, [r7, #14]
      USB_Tx_length = APP_Rx_length;
 800f050:	4b13      	ldr	r3, [pc, #76]	; (800f0a0 <Handle_USBAsynchXfer+0xe0>)
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	81bb      	strh	r3, [r7, #12]
      
      APP_Rx_ptr_out += APP_Rx_length;
 800f056:	4b10      	ldr	r3, [pc, #64]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800f058:	681a      	ldr	r2, [r3, #0]
 800f05a:	4b11      	ldr	r3, [pc, #68]	; (800f0a0 <Handle_USBAsynchXfer+0xe0>)
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	4413      	add	r3, r2
 800f060:	4a0d      	ldr	r2, [pc, #52]	; (800f098 <Handle_USBAsynchXfer+0xd8>)
 800f062:	6013      	str	r3, [r2, #0]
      APP_Rx_length = 0;
 800f064:	4b0e      	ldr	r3, [pc, #56]	; (800f0a0 <Handle_USBAsynchXfer+0xe0>)
 800f066:	2200      	movs	r2, #0
 800f068:	601a      	str	r2, [r3, #0]
      if(USB_Tx_length == CDC_DATA_IN_PACKET_SIZE)
 800f06a:	89bb      	ldrh	r3, [r7, #12]
 800f06c:	2b40      	cmp	r3, #64	; 0x40
 800f06e:	d103      	bne.n	800f078 <Handle_USBAsynchXfer+0xb8>
      {
        USB_Tx_State = USB_CDC_ZLP;
 800f070:	4b08      	ldr	r3, [pc, #32]	; (800f094 <Handle_USBAsynchXfer+0xd4>)
 800f072:	2202      	movs	r2, #2
 800f074:	701a      	strb	r2, [r3, #0]
 800f076:	e002      	b.n	800f07e <Handle_USBAsynchXfer+0xbe>
      }
      else
      {
        USB_Tx_State = USB_CDC_BUSY;
 800f078:	4b06      	ldr	r3, [pc, #24]	; (800f094 <Handle_USBAsynchXfer+0xd4>)
 800f07a:	2201      	movs	r2, #1
 800f07c:	701a      	strb	r2, [r3, #0]
      }
    }
    
    DCD_EP_Tx (pdev,
               CDC_IN_EP,
               (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
 800f07e:	89fb      	ldrh	r3, [r7, #14]
    DCD_EP_Tx (pdev,
 800f080:	4a08      	ldr	r2, [pc, #32]	; (800f0a4 <Handle_USBAsynchXfer+0xe4>)
 800f082:	441a      	add	r2, r3
 800f084:	89bb      	ldrh	r3, [r7, #12]
 800f086:	2181      	movs	r1, #129	; 0x81
 800f088:	6878      	ldr	r0, [r7, #4]
 800f08a:	f7fe ff94 	bl	800dfb6 <DCD_EP_Tx>
               USB_Tx_length);
  }  
}
 800f08e:	3710      	adds	r7, #16
 800f090:	46bd      	mov	sp, r7
 800f092:	bd80      	pop	{r7, pc}
 800f094:	20008548 	.word	0x20008548
 800f098:	20008540 	.word	0x20008540
 800f09c:	2000853c 	.word	0x2000853c
 800f0a0:	20008544 	.word	0x20008544
 800f0a4:	2000af4c 	.word	0x2000af4c

0800f0a8 <USBD_cdc_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_cdc_GetCfgDesc (uint8_t speed, uint16_t *length)
{
 800f0a8:	b480      	push	{r7}
 800f0aa:	b083      	sub	sp, #12
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	6039      	str	r1, [r7, #0]
 800f0b2:	71fb      	strb	r3, [r7, #7]
  *length = sizeof (usbd_cdc_CfgDesc);
 800f0b4:	683b      	ldr	r3, [r7, #0]
 800f0b6:	2243      	movs	r2, #67	; 0x43
 800f0b8:	801a      	strh	r2, [r3, #0]
  return usbd_cdc_CfgDesc;
 800f0ba:	4b03      	ldr	r3, [pc, #12]	; (800f0c8 <USBD_cdc_GetCfgDesc+0x20>)
}
 800f0bc:	4618      	mov	r0, r3
 800f0be:	370c      	adds	r7, #12
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c6:	4770      	bx	lr
 800f0c8:	20000028 	.word	0x20000028

0800f0cc <USBD_Init>:
void USBD_Init(USB_OTG_CORE_HANDLE *pdev,
               USB_OTG_CORE_ID_TypeDef coreID,
               USBD_DEVICE *pDevice,                  
               USBD_Class_cb_TypeDef *class_cb, 
               USBD_Usr_cb_TypeDef *usr_cb)
{
 800f0cc:	b580      	push	{r7, lr}
 800f0ce:	b084      	sub	sp, #16
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	60f8      	str	r0, [r7, #12]
 800f0d4:	607a      	str	r2, [r7, #4]
 800f0d6:	603b      	str	r3, [r7, #0]
 800f0d8:	460b      	mov	r3, r1
 800f0da:	72fb      	strb	r3, [r7, #11]
  /* Hardware Init */
  USB_OTG_BSP_Init(pdev);  
 800f0dc:	68f8      	ldr	r0, [r7, #12]
 800f0de:	f00a fa31 	bl	8019544 <USB_OTG_BSP_Init>
  
  USBD_DeInit(pdev);
 800f0e2:	68f8      	ldr	r0, [r7, #12]
 800f0e4:	f000 f81d 	bl	800f122 <USBD_DeInit>
  
  /*Register class and user callbacks */
  pdev->dev.class_cb = class_cb;
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	683a      	ldr	r2, [r7, #0]
 800f0ec:	f8c3 25e4 	str.w	r2, [r3, #1508]	; 0x5e4
  pdev->dev.usr_cb = usr_cb;  
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	69ba      	ldr	r2, [r7, #24]
 800f0f4:	f8c3 25e8 	str.w	r2, [r3, #1512]	; 0x5e8
  pdev->dev.usr_device = pDevice;    
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	687a      	ldr	r2, [r7, #4]
 800f0fc:	f8c3 25ec 	str.w	r2, [r3, #1516]	; 0x5ec
  
  /* set USB OTG core params */
  DCD_Init(pdev , coreID);
 800f100:	7afb      	ldrb	r3, [r7, #11]
 800f102:	4619      	mov	r1, r3
 800f104:	68f8      	ldr	r0, [r7, #12]
 800f106:	f7fe fdfd 	bl	800dd04 <DCD_Init>
  
  /* Upon Init call usr callback */
  pdev->dev.usr_cb->Init();
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	4798      	blx	r3
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 800f114:	68f8      	ldr	r0, [r7, #12]
 800f116:	f00a fa5d 	bl	80195d4 <USB_OTG_BSP_EnableInterrupt>
}
 800f11a:	bf00      	nop
 800f11c:	3710      	adds	r7, #16
 800f11e:	46bd      	mov	sp, r7
 800f120:	bd80      	pop	{r7, pc}

0800f122 <USBD_DeInit>:
*         Re-Initialize the device library
* @param  pdev: device instance
* @retval status: status
*/
USBD_Status USBD_DeInit(USB_OTG_CORE_HANDLE *pdev)
{
 800f122:	b480      	push	{r7}
 800f124:	b083      	sub	sp, #12
 800f126:	af00      	add	r7, sp, #0
 800f128:	6078      	str	r0, [r7, #4]
  /* Software Init */
  
  return USBD_OK;
 800f12a:	2300      	movs	r3, #0
}
 800f12c:	4618      	mov	r0, r3
 800f12e:	370c      	adds	r7, #12
 800f130:	46bd      	mov	sp, r7
 800f132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f136:	4770      	bx	lr

0800f138 <USBD_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 800f138:	b580      	push	{r7, lr}
 800f13a:	b084      	sub	sp, #16
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	6078      	str	r0, [r7, #4]
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 800f140:	f107 0308 	add.w	r3, r7, #8
 800f144:	4619      	mov	r1, r3
 800f146:	6878      	ldr	r0, [r7, #4]
 800f148:	f000 fe72 	bl	800fe30 <USBD_ParseSetupRequest>
  
  switch (req.bmRequest & 0x1F) 
 800f14c:	7a3b      	ldrb	r3, [r7, #8]
 800f14e:	f003 031f 	and.w	r3, r3, #31
 800f152:	2b02      	cmp	r3, #2
 800f154:	d014      	beq.n	800f180 <USBD_SetupStage+0x48>
 800f156:	2b02      	cmp	r3, #2
 800f158:	dc19      	bgt.n	800f18e <USBD_SetupStage+0x56>
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d002      	beq.n	800f164 <USBD_SetupStage+0x2c>
 800f15e:	2b01      	cmp	r3, #1
 800f160:	d007      	beq.n	800f172 <USBD_SetupStage+0x3a>
 800f162:	e014      	b.n	800f18e <USBD_SetupStage+0x56>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &req);
 800f164:	f107 0308 	add.w	r3, r7, #8
 800f168:	4619      	mov	r1, r3
 800f16a:	6878      	ldr	r0, [r7, #4]
 800f16c:	f000 fa76 	bl	800f65c <USBD_StdDevReq>
    break;
 800f170:	e016      	b.n	800f1a0 <USBD_SetupStage+0x68>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
 800f172:	f107 0308 	add.w	r3, r7, #8
 800f176:	4619      	mov	r1, r3
 800f178:	6878      	ldr	r0, [r7, #4]
 800f17a:	f000 fabf 	bl	800f6fc <USBD_StdItfReq>
    break;
 800f17e:	e00f      	b.n	800f1a0 <USBD_SetupStage+0x68>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
 800f180:	f107 0308 	add.w	r3, r7, #8
 800f184:	4619      	mov	r1, r3
 800f186:	6878      	ldr	r0, [r7, #4]
 800f188:	f000 faec 	bl	800f764 <USBD_StdEPReq>
    break;
 800f18c:	e008      	b.n	800f1a0 <USBD_SetupStage+0x68>
    
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
 800f18e:	7a3b      	ldrb	r3, [r7, #8]
 800f190:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f194:	b2db      	uxtb	r3, r3
 800f196:	4619      	mov	r1, r3
 800f198:	6878      	ldr	r0, [r7, #4]
 800f19a:	f7fe ff48 	bl	800e02e <DCD_EP_Stall>
    break;
 800f19e:	bf00      	nop
  }  
  return USBD_OK;
 800f1a0:	2300      	movs	r3, #0
}
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	3710      	adds	r7, #16
 800f1a6:	46bd      	mov	sp, r7
 800f1a8:	bd80      	pop	{r7, pc}

0800f1aa <USBD_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataOutStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800f1aa:	b580      	push	{r7, lr}
 800f1ac:	b084      	sub	sp, #16
 800f1ae:	af00      	add	r7, sp, #0
 800f1b0:	6078      	str	r0, [r7, #4]
 800f1b2:	460b      	mov	r3, r1
 800f1b4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 800f1b6:	78fb      	ldrb	r3, [r7, #3]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d144      	bne.n	800f246 <USBD_DataOutStage+0x9c>
  {
    ep = &pdev->dev.out_ep[0];
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	f503 735d 	add.w	r3, r3, #884	; 0x374
 800f1c2:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800f1ca:	2b03      	cmp	r3, #3
 800f1cc:	d14e      	bne.n	800f26c <USBD_DataOutStage+0xc2>
    {
      if(ep->rem_data_len > ep->maxpacket)
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	69da      	ldr	r2, [r3, #28]
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	689b      	ldr	r3, [r3, #8]
 800f1d6:	429a      	cmp	r2, r3
 800f1d8:	d920      	bls.n	800f21c <USBD_DataOutStage+0x72>
      {
        ep->rem_data_len -=  ep->maxpacket;
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	69da      	ldr	r2, [r3, #28]
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	689b      	ldr	r3, [r3, #8]
 800f1e2:	1ad2      	subs	r2, r2, r3
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	61da      	str	r2, [r3, #28]
        
        if(pdev->cfg.dma_enable == 1)
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	78db      	ldrb	r3, [r3, #3]
 800f1ec:	2b01      	cmp	r3, #1
 800f1ee:	d106      	bne.n	800f1fe <USBD_DataOutStage+0x54>
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	68da      	ldr	r2, [r3, #12]
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	689b      	ldr	r3, [r3, #8]
 800f1f8:	441a      	add	r2, r3
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	60da      	str	r2, [r3, #12]
        }        
        USBD_CtlContinueRx (pdev, 
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	68d9      	ldr	r1, [r3, #12]
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	689a      	ldr	r2, [r3, #8]
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	69db      	ldr	r3, [r3, #28]
 800f20a:	4293      	cmp	r3, r2
 800f20c:	bf28      	it	cs
 800f20e:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 800f210:	b29b      	uxth	r3, r3
 800f212:	461a      	mov	r2, r3
 800f214:	6878      	ldr	r0, [r7, #4]
 800f216:	f000 f9dc 	bl	800f5d2 <USBD_CtlContinueRx>
 800f21a:	e027      	b.n	800f26c <USBD_DataOutStage+0xc2>
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f222:	691b      	ldr	r3, [r3, #16]
 800f224:	2b00      	cmp	r3, #0
 800f226:	d00a      	beq.n	800f23e <USBD_DataOutStage+0x94>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 800f22e:	2b03      	cmp	r3, #3
 800f230:	d105      	bne.n	800f23e <USBD_DataOutStage+0x94>
        {
          pdev->dev.class_cb->EP0_RxReady(pdev); 
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f238:	691b      	ldr	r3, [r3, #16]
 800f23a:	6878      	ldr	r0, [r7, #4]
 800f23c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800f23e:	6878      	ldr	r0, [r7, #4]
 800f240:	f000 f9db 	bl	800f5fa <USBD_CtlSendStatus>
 800f244:	e012      	b.n	800f26c <USBD_DataOutStage+0xc2>
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f24c:	699b      	ldr	r3, [r3, #24]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d00c      	beq.n	800f26c <USBD_DataOutStage+0xc2>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 800f258:	2b03      	cmp	r3, #3
 800f25a:	d107      	bne.n	800f26c <USBD_DataOutStage+0xc2>
  {
    pdev->dev.class_cb->DataOut(pdev, epnum); 
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f262:	699b      	ldr	r3, [r3, #24]
 800f264:	78fa      	ldrb	r2, [r7, #3]
 800f266:	4611      	mov	r1, r2
 800f268:	6878      	ldr	r0, [r7, #4]
 800f26a:	4798      	blx	r3
  
  else
  {
    /* Do Nothing */
  }
  return USBD_OK;
 800f26c:	2300      	movs	r3, #0
}
 800f26e:	4618      	mov	r0, r3
 800f270:	3710      	adds	r7, #16
 800f272:	46bd      	mov	sp, r7
 800f274:	bd80      	pop	{r7, pc}

0800f276 <USBD_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataInStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800f276:	b580      	push	{r7, lr}
 800f278:	b084      	sub	sp, #16
 800f27a:	af00      	add	r7, sp, #0
 800f27c:	6078      	str	r0, [r7, #4]
 800f27e:	460b      	mov	r3, r1
 800f280:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 800f282:	78fb      	ldrb	r3, [r7, #3]
 800f284:	2b00      	cmp	r3, #0
 800f286:	d177      	bne.n	800f378 <USBD_DataInStage+0x102>
  {
    ep = &pdev->dev.in_ep[0];
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800f28e:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800f296:	2b02      	cmp	r3, #2
 800f298:	d161      	bne.n	800f35e <USBD_DataInStage+0xe8>
    {
      if(ep->rem_data_len > ep->maxpacket)
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	69da      	ldr	r2, [r3, #28]
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	689b      	ldr	r3, [r3, #8]
 800f2a2:	429a      	cmp	r2, r3
 800f2a4:	d921      	bls.n	800f2ea <USBD_DataInStage+0x74>
      {
        ep->rem_data_len -=  ep->maxpacket;
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	69da      	ldr	r2, [r3, #28]
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	689b      	ldr	r3, [r3, #8]
 800f2ae:	1ad2      	subs	r2, r2, r3
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	61da      	str	r2, [r3, #28]
        if(pdev->cfg.dma_enable == 1)
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	78db      	ldrb	r3, [r3, #3]
 800f2b8:	2b01      	cmp	r3, #1
 800f2ba:	d106      	bne.n	800f2ca <USBD_DataInStage+0x54>
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	68da      	ldr	r2, [r3, #12]
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	689b      	ldr	r3, [r3, #8]
 800f2c4:	441a      	add	r2, r3
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	60da      	str	r2, [r3, #12]
        }
        USBD_CtlContinueSendData (pdev, 
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	68d9      	ldr	r1, [r3, #12]
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	69db      	ldr	r3, [r3, #28]
        USBD_CtlContinueSendData (pdev, 
 800f2d2:	b29b      	uxth	r3, r3
 800f2d4:	461a      	mov	r2, r3
 800f2d6:	6878      	ldr	r0, [r7, #4]
 800f2d8:	f000 f947 	bl	800f56a <USBD_CtlContinueSendData>
        
        /* Start the transfer */  
        DCD_EP_PrepareRx (pdev,
 800f2dc:	2300      	movs	r3, #0
 800f2de:	2200      	movs	r2, #0
 800f2e0:	2100      	movs	r1, #0
 800f2e2:	6878      	ldr	r0, [r7, #4]
 800f2e4:	f7fe fe25 	bl	800df32 <DCD_EP_PrepareRx>
 800f2e8:	e039      	b.n	800f35e <USBD_DataInStage+0xe8>
                          NULL,
                          0);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	6a1b      	ldr	r3, [r3, #32]
 800f2ee:	68fa      	ldr	r2, [r7, #12]
 800f2f0:	6892      	ldr	r2, [r2, #8]
 800f2f2:	fbb3 f1f2 	udiv	r1, r3, r2
 800f2f6:	fb02 f201 	mul.w	r2, r2, r1
 800f2fa:	1a9b      	subs	r3, r3, r2
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d11a      	bne.n	800f336 <USBD_DataInStage+0xc0>
           (ep->total_data_len >= ep->maxpacket) &&
 800f300:	68fb      	ldr	r3, [r7, #12]
 800f302:	6a1a      	ldr	r2, [r3, #32]
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	689b      	ldr	r3, [r3, #8]
        if((ep->total_data_len % ep->maxpacket == 0) &&
 800f308:	429a      	cmp	r2, r3
 800f30a:	d314      	bcc.n	800f336 <USBD_DataInStage+0xc0>
             (ep->total_data_len < ep->ctl_data_len ))
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	6a1a      	ldr	r2, [r3, #32]
 800f310:	68fb      	ldr	r3, [r7, #12]
 800f312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (ep->total_data_len >= ep->maxpacket) &&
 800f314:	429a      	cmp	r2, r3
 800f316:	d20e      	bcs.n	800f336 <USBD_DataInStage+0xc0>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 800f318:	2200      	movs	r2, #0
 800f31a:	2100      	movs	r1, #0
 800f31c:	6878      	ldr	r0, [r7, #4]
 800f31e:	f000 f924 	bl	800f56a <USBD_CtlContinueSendData>
          ep->ctl_data_len = 0;
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	2200      	movs	r2, #0
 800f326:	625a      	str	r2, [r3, #36]	; 0x24
          
          /* Start the transfer */  
          DCD_EP_PrepareRx (pdev,
 800f328:	2300      	movs	r3, #0
 800f32a:	2200      	movs	r2, #0
 800f32c:	2100      	movs	r1, #0
 800f32e:	6878      	ldr	r0, [r7, #4]
 800f330:	f7fe fdff 	bl	800df32 <DCD_EP_PrepareRx>
 800f334:	e013      	b.n	800f35e <USBD_DataInStage+0xe8>
                            NULL,
                            0);
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f33c:	68db      	ldr	r3, [r3, #12]
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d00a      	beq.n	800f358 <USBD_DataInStage+0xe2>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 800f348:	2b03      	cmp	r3, #3
 800f34a:	d105      	bne.n	800f358 <USBD_DataInStage+0xe2>
          {
            pdev->dev.class_cb->EP0_TxSent(pdev); 
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f352:	68db      	ldr	r3, [r3, #12]
 800f354:	6878      	ldr	r0, [r7, #4]
 800f356:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 800f358:	6878      	ldr	r0, [r7, #4]
 800f35a:	f000 f966 	bl	800f62a <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev.test_mode == 1)
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	f893 3116 	ldrb.w	r3, [r3, #278]	; 0x116
 800f364:	2b01      	cmp	r3, #1
 800f366:	d11a      	bne.n	800f39e <USBD_DataInStage+0x128>
    {
      USBD_RunTestMode(pdev); 
 800f368:	6878      	ldr	r0, [r7, #4]
 800f36a:	f000 f81d 	bl	800f3a8 <USBD_RunTestMode>
      pdev->dev.test_mode = 0;
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	2200      	movs	r2, #0
 800f372:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 800f376:	e012      	b.n	800f39e <USBD_DataInStage+0x128>
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f37e:	695b      	ldr	r3, [r3, #20]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d00c      	beq.n	800f39e <USBD_DataInStage+0x128>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 800f38a:	2b03      	cmp	r3, #3
 800f38c:	d107      	bne.n	800f39e <USBD_DataInStage+0x128>
  {
    pdev->dev.class_cb->DataIn(pdev, epnum); 
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f394:	695b      	ldr	r3, [r3, #20]
 800f396:	78fa      	ldrb	r2, [r7, #3]
 800f398:	4611      	mov	r1, r2
 800f39a:	6878      	ldr	r0, [r7, #4]
 800f39c:	4798      	blx	r3
  
  else
  {
    /* Do Nothing */
  }
  return USBD_OK;
 800f39e:	2300      	movs	r3, #0
}
 800f3a0:	4618      	mov	r0, r3
 800f3a2:	3710      	adds	r7, #16
 800f3a4:	46bd      	mov	sp, r7
 800f3a6:	bd80      	pop	{r7, pc}

0800f3a8 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_RunTestMode (USB_OTG_CORE_HANDLE  *pdev) 
{
 800f3a8:	b480      	push	{r7}
 800f3aa:	b083      	sub	sp, #12
 800f3ac:	af00      	add	r7, sp, #0
 800f3ae:	6078      	str	r0, [r7, #4]
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, SET_TEST_MODE.d32);
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	691b      	ldr	r3, [r3, #16]
 800f3b4:	4a04      	ldr	r2, [pc, #16]	; (800f3c8 <USBD_RunTestMode+0x20>)
 800f3b6:	6812      	ldr	r2, [r2, #0]
 800f3b8:	605a      	str	r2, [r3, #4]
  return USBD_OK;  
 800f3ba:	2300      	movs	r3, #0
}
 800f3bc:	4618      	mov	r0, r3
 800f3be:	370c      	adds	r7, #12
 800f3c0:	46bd      	mov	sp, r7
 800f3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c6:	4770      	bx	lr
 800f3c8:	2000b14c 	.word	0x2000b14c

0800f3cc <USBD_Reset>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 800f3cc:	b580      	push	{r7, lr}
 800f3ce:	b082      	sub	sp, #8
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 800f3d4:	2300      	movs	r3, #0
 800f3d6:	2240      	movs	r2, #64	; 0x40
 800f3d8:	2100      	movs	r1, #0
 800f3da:	6878      	ldr	r0, [r7, #4]
 800f3dc:	f7fe fd15 	bl	800de0a <DCD_EP_Open>
              0x00,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Open EP0 IN */
  DCD_EP_Open(pdev,
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	2240      	movs	r2, #64	; 0x40
 800f3e4:	2180      	movs	r1, #128	; 0x80
 800f3e6:	6878      	ldr	r0, [r7, #4]
 800f3e8:	f7fe fd0f 	bl	800de0a <DCD_EP_Open>
              0x80,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	2201      	movs	r2, #1
 800f3f0:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800f3fa:	685b      	ldr	r3, [r3, #4]
 800f3fc:	687a      	ldr	r2, [r7, #4]
 800f3fe:	7892      	ldrb	r2, [r2, #2]
 800f400:	4610      	mov	r0, r2
 800f402:	4798      	blx	r3
  
  return USBD_OK;
 800f404:	2300      	movs	r3, #0
}
 800f406:	4618      	mov	r0, r3
 800f408:	3708      	adds	r7, #8
 800f40a:	46bd      	mov	sp, r7
 800f40c:	bd80      	pop	{r7, pc}

0800f40e <USBD_Resume>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
 800f40e:	b580      	push	{r7, lr}
 800f410:	b082      	sub	sp, #8
 800f412:	af00      	add	r7, sp, #0
 800f414:	6078      	str	r0, [r7, #4]
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800f41c:	691b      	ldr	r3, [r3, #16]
 800f41e:	4798      	blx	r3
  pdev->dev.device_status = pdev->dev.device_old_status;  
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f893 2113 	ldrb.w	r2, [r3, #275]	; 0x113
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.device_status = USB_OTG_CONFIGURED;  
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	2203      	movs	r2, #3
 800f430:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  return USBD_OK;
 800f434:	2300      	movs	r3, #0
}
 800f436:	4618      	mov	r0, r3
 800f438:	3708      	adds	r7, #8
 800f43a:	46bd      	mov	sp, r7
 800f43c:	bd80      	pop	{r7, pc}

0800f43e <USBD_Suspend>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
 800f43e:	b580      	push	{r7, lr}
 800f440:	b082      	sub	sp, #8
 800f442:	af00      	add	r7, sp, #0
 800f444:	6078      	str	r0, [r7, #4]
  pdev->dev.device_old_status = pdev->dev.device_status;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	f893 2112 	ldrb.w	r2, [r3, #274]	; 0x112
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	2204      	movs	r2, #4
 800f456:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceSuspended(); 
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800f460:	68db      	ldr	r3, [r3, #12]
 800f462:	4798      	blx	r3
  return USBD_OK;
 800f464:	2300      	movs	r3, #0
}
 800f466:	4618      	mov	r0, r3
 800f468:	3708      	adds	r7, #8
 800f46a:	46bd      	mov	sp, r7
 800f46c:	bd80      	pop	{r7, pc}

0800f46e <USBD_SOF>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_SOF(USB_OTG_CORE_HANDLE  *pdev)
{
 800f46e:	b580      	push	{r7, lr}
 800f470:	b082      	sub	sp, #8
 800f472:	af00      	add	r7, sp, #0
 800f474:	6078      	str	r0, [r7, #4]
  if(pdev->dev.class_cb->SOF)
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f47c:	69db      	ldr	r3, [r3, #28]
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d005      	beq.n	800f48e <USBD_SOF+0x20>
  {
    pdev->dev.class_cb->SOF(pdev); 
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f488:	69db      	ldr	r3, [r3, #28]
 800f48a:	6878      	ldr	r0, [r7, #4]
 800f48c:	4798      	blx	r3
  }
  return USBD_OK;
 800f48e:	2300      	movs	r3, #0
}
 800f490:	4618      	mov	r0, r3
 800f492:	3708      	adds	r7, #8
 800f494:	46bd      	mov	sp, r7
 800f496:	bd80      	pop	{r7, pc}

0800f498 <USBD_SetCfg>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b082      	sub	sp, #8
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
 800f4a0:	460b      	mov	r3, r1
 800f4a2:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	78fa      	ldrb	r2, [r7, #3]
 800f4ae:	4611      	mov	r1, r2
 800f4b0:	6878      	ldr	r0, [r7, #4]
 800f4b2:	4798      	blx	r3
  
  /* Upon set config call usr call back */
  pdev->dev.usr_cb->DeviceConfigured();
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800f4ba:	689b      	ldr	r3, [r3, #8]
 800f4bc:	4798      	blx	r3
  return USBD_OK; 
 800f4be:	2300      	movs	r3, #0
}
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	3708      	adds	r7, #8
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	bd80      	pop	{r7, pc}

0800f4c8 <USBD_ClrCfg>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_Status
*/
USBD_Status USBD_ClrCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b082      	sub	sp, #8
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
 800f4d0:	460b      	mov	r3, r1
 800f4d2:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->DeInit(pdev, cfgidx);   
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f4da:	685b      	ldr	r3, [r3, #4]
 800f4dc:	78fa      	ldrb	r2, [r7, #3]
 800f4de:	4611      	mov	r1, r2
 800f4e0:	6878      	ldr	r0, [r7, #4]
 800f4e2:	4798      	blx	r3
  return USBD_OK;
 800f4e4:	2300      	movs	r3, #0
}
 800f4e6:	4618      	mov	r0, r3
 800f4e8:	3708      	adds	r7, #8
 800f4ea:	46bd      	mov	sp, r7
 800f4ec:	bd80      	pop	{r7, pc}

0800f4ee <USBD_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoINIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 800f4ee:	b580      	push	{r7, lr}
 800f4f0:	b082      	sub	sp, #8
 800f4f2:	af00      	add	r7, sp, #0
 800f4f4:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoINIncomplete(pdev);   
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f4fc:	6a1b      	ldr	r3, [r3, #32]
 800f4fe:	6878      	ldr	r0, [r7, #4]
 800f500:	4798      	blx	r3
  return USBD_OK;
 800f502:	2300      	movs	r3, #0
}
 800f504:	4618      	mov	r0, r3
 800f506:	3708      	adds	r7, #8
 800f508:	46bd      	mov	sp, r7
 800f50a:	bd80      	pop	{r7, pc}

0800f50c <USBD_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoOUTIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 800f50c:	b580      	push	{r7, lr}
 800f50e:	b082      	sub	sp, #8
 800f510:	af00      	add	r7, sp, #0
 800f512:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoOUTIncomplete(pdev);   
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f51a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f51c:	6878      	ldr	r0, [r7, #4]
 800f51e:	4798      	blx	r3
  return USBD_OK;
 800f520:	2300      	movs	r3, #0
}
 800f522:	4618      	mov	r0, r3
 800f524:	3708      	adds	r7, #8
 800f526:	46bd      	mov	sp, r7
 800f528:	bd80      	pop	{r7, pc}

0800f52a <USBD_CtlSendData>:
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 800f52a:	b580      	push	{r7, lr}
 800f52c:	b086      	sub	sp, #24
 800f52e:	af00      	add	r7, sp, #0
 800f530:	60f8      	str	r0, [r7, #12]
 800f532:	60b9      	str	r1, [r7, #8]
 800f534:	4613      	mov	r3, r2
 800f536:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800f538:	2300      	movs	r3, #0
 800f53a:	75fb      	strb	r3, [r7, #23]
  
  pdev->dev.in_ep[0].total_data_len = len;
 800f53c:	88fa      	ldrh	r2, [r7, #6]
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
  pdev->dev.in_ep[0].rem_data_len   = len;
 800f544:	88fa      	ldrh	r2, [r7, #6]
 800f546:	68fb      	ldr	r3, [r7, #12]
 800f548:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	2202      	movs	r2, #2
 800f550:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111

  DCD_EP_Tx (pdev, 0, pbuf, len);
 800f554:	88fb      	ldrh	r3, [r7, #6]
 800f556:	68ba      	ldr	r2, [r7, #8]
 800f558:	2100      	movs	r1, #0
 800f55a:	68f8      	ldr	r0, [r7, #12]
 800f55c:	f7fe fd2b 	bl	800dfb6 <DCD_EP_Tx>
 
  return ret;
 800f560:	7dfb      	ldrb	r3, [r7, #23]
}
 800f562:	4618      	mov	r0, r3
 800f564:	3718      	adds	r7, #24
 800f566:	46bd      	mov	sp, r7
 800f568:	bd80      	pop	{r7, pc}

0800f56a <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_Status  USBD_CtlContinueSendData (USB_OTG_CORE_HANDLE  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 800f56a:	b580      	push	{r7, lr}
 800f56c:	b086      	sub	sp, #24
 800f56e:	af00      	add	r7, sp, #0
 800f570:	60f8      	str	r0, [r7, #12]
 800f572:	60b9      	str	r1, [r7, #8]
 800f574:	4613      	mov	r3, r2
 800f576:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800f578:	2300      	movs	r3, #0
 800f57a:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_Tx (pdev, 0, pbuf, len);
 800f57c:	88fb      	ldrh	r3, [r7, #6]
 800f57e:	68ba      	ldr	r2, [r7, #8]
 800f580:	2100      	movs	r1, #0
 800f582:	68f8      	ldr	r0, [r7, #12]
 800f584:	f7fe fd17 	bl	800dfb6 <DCD_EP_Tx>
  
  
  return ret;
 800f588:	7dfb      	ldrb	r3, [r7, #23]
}
 800f58a:	4618      	mov	r0, r3
 800f58c:	3718      	adds	r7, #24
 800f58e:	46bd      	mov	sp, r7
 800f590:	bd80      	pop	{r7, pc}

0800f592 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_Status  USBD_CtlPrepareRx (USB_OTG_CORE_HANDLE  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 800f592:	b580      	push	{r7, lr}
 800f594:	b086      	sub	sp, #24
 800f596:	af00      	add	r7, sp, #0
 800f598:	60f8      	str	r0, [r7, #12]
 800f59a:	60b9      	str	r1, [r7, #8]
 800f59c:	4613      	mov	r3, r2
 800f59e:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800f5a0:	2300      	movs	r3, #0
 800f5a2:	75fb      	strb	r3, [r7, #23]
  
  pdev->dev.out_ep[0].total_data_len = len;
 800f5a4:	88fa      	ldrh	r2, [r7, #6]
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
  pdev->dev.out_ep[0].rem_data_len   = len;
 800f5ac:	88fa      	ldrh	r2, [r7, #6]
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
  pdev->dev.device_state = USB_OTG_EP0_DATA_OUT;
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	2203      	movs	r2, #3
 800f5b8:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  
  DCD_EP_PrepareRx (pdev,
 800f5bc:	88fb      	ldrh	r3, [r7, #6]
 800f5be:	68ba      	ldr	r2, [r7, #8]
 800f5c0:	2100      	movs	r1, #0
 800f5c2:	68f8      	ldr	r0, [r7, #12]
 800f5c4:	f7fe fcb5 	bl	800df32 <DCD_EP_PrepareRx>
                    0,
                    pbuf,
                    len);
  

  return ret;
 800f5c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	3718      	adds	r7, #24
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd80      	pop	{r7, pc}

0800f5d2 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_Status  USBD_CtlContinueRx (USB_OTG_CORE_HANDLE  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 800f5d2:	b580      	push	{r7, lr}
 800f5d4:	b086      	sub	sp, #24
 800f5d6:	af00      	add	r7, sp, #0
 800f5d8:	60f8      	str	r0, [r7, #12]
 800f5da:	60b9      	str	r1, [r7, #8]
 800f5dc:	4613      	mov	r3, r2
 800f5de:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800f5e0:	2300      	movs	r3, #0
 800f5e2:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_PrepareRx (pdev,
 800f5e4:	88fb      	ldrh	r3, [r7, #6]
 800f5e6:	68ba      	ldr	r2, [r7, #8]
 800f5e8:	2100      	movs	r1, #0
 800f5ea:	68f8      	ldr	r0, [r7, #12]
 800f5ec:	f7fe fca1 	bl	800df32 <DCD_EP_PrepareRx>
                    0,                     
                    pbuf,                         
                    len);
  return ret;
 800f5f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5f2:	4618      	mov	r0, r3
 800f5f4:	3718      	adds	r7, #24
 800f5f6:	46bd      	mov	sp, r7
 800f5f8:	bd80      	pop	{r7, pc}

0800f5fa <USBD_CtlSendStatus>:
*         send zero length packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 800f5fa:	b580      	push	{r7, lr}
 800f5fc:	b084      	sub	sp, #16
 800f5fe:	af00      	add	r7, sp, #0
 800f600:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 800f602:	2300      	movs	r3, #0
 800f604:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	2204      	movs	r2, #4
 800f60a:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_Tx (pdev,
 800f60e:	2300      	movs	r3, #0
 800f610:	2200      	movs	r2, #0
 800f612:	2100      	movs	r1, #0
 800f614:	6878      	ldr	r0, [r7, #4]
 800f616:	f7fe fcce 	bl	800dfb6 <DCD_EP_Tx>
             0,
             NULL, 
             0); 
  
  USB_OTG_EP0_OutStart(pdev);  
 800f61a:	6878      	ldr	r0, [r7, #4]
 800f61c:	f7fe fb3a 	bl	800dc94 <USB_OTG_EP0_OutStart>
  
  return ret;
 800f620:	7bfb      	ldrb	r3, [r7, #15]
}
 800f622:	4618      	mov	r0, r3
 800f624:	3710      	adds	r7, #16
 800f626:	46bd      	mov	sp, r7
 800f628:	bd80      	pop	{r7, pc}

0800f62a <USBD_CtlReceiveStatus>:
*         receive zero length packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 800f62a:	b580      	push	{r7, lr}
 800f62c:	b084      	sub	sp, #16
 800f62e:	af00      	add	r7, sp, #0
 800f630:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 800f632:	2300      	movs	r3, #0
 800f634:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	2205      	movs	r2, #5
 800f63a:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_PrepareRx ( pdev,
 800f63e:	2300      	movs	r3, #0
 800f640:	2200      	movs	r2, #0
 800f642:	2100      	movs	r1, #0
 800f644:	6878      	ldr	r0, [r7, #4]
 800f646:	f7fe fc74 	bl	800df32 <DCD_EP_PrepareRx>
                    0,
                    NULL,
                    0);  

  USB_OTG_EP0_OutStart(pdev);
 800f64a:	6878      	ldr	r0, [r7, #4]
 800f64c:	f7fe fb22 	bl	800dc94 <USB_OTG_EP0_OutStart>
  
  return ret;
 800f650:	7bfb      	ldrb	r3, [r7, #15]
}
 800f652:	4618      	mov	r0, r3
 800f654:	3710      	adds	r7, #16
 800f656:	46bd      	mov	sp, r7
 800f658:	bd80      	pop	{r7, pc}
	...

0800f65c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b084      	sub	sp, #16
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]
 800f664:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK;  
 800f666:	2300      	movs	r3, #0
 800f668:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 800f66a:	683b      	ldr	r3, [r7, #0]
 800f66c:	785b      	ldrb	r3, [r3, #1]
 800f66e:	2b09      	cmp	r3, #9
 800f670:	d839      	bhi.n	800f6e6 <USBD_StdDevReq+0x8a>
 800f672:	a201      	add	r2, pc, #4	; (adr r2, 800f678 <USBD_StdDevReq+0x1c>)
 800f674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f678:	0800f6c9 	.word	0x0800f6c9
 800f67c:	0800f6dd 	.word	0x0800f6dd
 800f680:	0800f6e7 	.word	0x0800f6e7
 800f684:	0800f6d3 	.word	0x0800f6d3
 800f688:	0800f6e7 	.word	0x0800f6e7
 800f68c:	0800f6ab 	.word	0x0800f6ab
 800f690:	0800f6a1 	.word	0x0800f6a1
 800f694:	0800f6e7 	.word	0x0800f6e7
 800f698:	0800f6bf 	.word	0x0800f6bf
 800f69c:	0800f6b5 	.word	0x0800f6b5
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 800f6a0:	6839      	ldr	r1, [r7, #0]
 800f6a2:	6878      	ldr	r0, [r7, #4]
 800f6a4:	f000 f94a 	bl	800f93c <USBD_GetDescriptor>
    break;
 800f6a8:	e022      	b.n	800f6f0 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 800f6aa:	6839      	ldr	r1, [r7, #0]
 800f6ac:	6878      	ldr	r0, [r7, #4]
 800f6ae:	f000 fa11 	bl	800fad4 <USBD_SetAddress>
    break;
 800f6b2:	e01d      	b.n	800f6f0 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 800f6b4:	6839      	ldr	r1, [r7, #0]
 800f6b6:	6878      	ldr	r0, [r7, #4]
 800f6b8:	f000 fa4c 	bl	800fb54 <USBD_SetConfig>
    break;
 800f6bc:	e018      	b.n	800f6f0 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 800f6be:	6839      	ldr	r1, [r7, #0]
 800f6c0:	6878      	ldr	r0, [r7, #4]
 800f6c2:	f000 fac1 	bl	800fc48 <USBD_GetConfig>
    break;
 800f6c6:	e013      	b.n	800f6f0 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 800f6c8:	6839      	ldr	r1, [r7, #0]
 800f6ca:	6878      	ldr	r0, [r7, #4]
 800f6cc:	f000 faec 	bl	800fca8 <USBD_GetStatus>
    break;
 800f6d0:	e00e      	b.n	800f6f0 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 800f6d2:	6839      	ldr	r1, [r7, #0]
 800f6d4:	6878      	ldr	r0, [r7, #4]
 800f6d6:	f000 fb11 	bl	800fcfc <USBD_SetFeature>
    break;
 800f6da:	e009      	b.n	800f6f0 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 800f6dc:	6839      	ldr	r1, [r7, #0]
 800f6de:	6878      	ldr	r0, [r7, #4]
 800f6e0:	f000 fb7e 	bl	800fde0 <USBD_ClrFeature>
    break;
 800f6e4:	e004      	b.n	800f6f0 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 800f6e6:	6839      	ldr	r1, [r7, #0]
 800f6e8:	6878      	ldr	r0, [r7, #4]
 800f6ea:	f000 fbea 	bl	800fec2 <USBD_CtlError>
    break;
 800f6ee:	bf00      	nop
  }
  
  return ret;
 800f6f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	3710      	adds	r7, #16
 800f6f6:	46bd      	mov	sp, r7
 800f6f8:	bd80      	pop	{r7, pc}
 800f6fa:	bf00      	nop

0800f6fc <USBD_StdItfReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 800f6fc:	b580      	push	{r7, lr}
 800f6fe:	b084      	sub	sp, #16
 800f700:	af00      	add	r7, sp, #0
 800f702:	6078      	str	r0, [r7, #4]
 800f704:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK; 
 800f706:	2300      	movs	r3, #0
 800f708:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev.device_status) 
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800f710:	2b03      	cmp	r3, #3
 800f712:	d11b      	bne.n	800f74c <USBD_StdItfReq+0x50>
  {
  case USB_OTG_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_ITF_MAX_NUM) 
 800f714:	683b      	ldr	r3, [r7, #0]
 800f716:	889b      	ldrh	r3, [r3, #4]
 800f718:	b2db      	uxtb	r3, r3
 800f71a:	2b01      	cmp	r3, #1
 800f71c:	d811      	bhi.n	800f742 <USBD_StdItfReq+0x46>
    {
      pdev->dev.class_cb->Setup (pdev, req); 
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f724:	689b      	ldr	r3, [r3, #8]
 800f726:	6839      	ldr	r1, [r7, #0]
 800f728:	6878      	ldr	r0, [r7, #4]
 800f72a:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 800f72c:	683b      	ldr	r3, [r7, #0]
 800f72e:	88db      	ldrh	r3, [r3, #6]
 800f730:	2b00      	cmp	r3, #0
 800f732:	d110      	bne.n	800f756 <USBD_StdItfReq+0x5a>
 800f734:	7bfb      	ldrb	r3, [r7, #15]
 800f736:	2b00      	cmp	r3, #0
 800f738:	d10d      	bne.n	800f756 <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 800f73a:	6878      	ldr	r0, [r7, #4]
 800f73c:	f7ff ff5d 	bl	800f5fa <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 800f740:	e009      	b.n	800f756 <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 800f742:	6839      	ldr	r1, [r7, #0]
 800f744:	6878      	ldr	r0, [r7, #4]
 800f746:	f000 fbbc 	bl	800fec2 <USBD_CtlError>
    break;
 800f74a:	e004      	b.n	800f756 <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 800f74c:	6839      	ldr	r1, [r7, #0]
 800f74e:	6878      	ldr	r0, [r7, #4]
 800f750:	f000 fbb7 	bl	800fec2 <USBD_CtlError>
    break;
 800f754:	e000      	b.n	800f758 <USBD_StdItfReq+0x5c>
    break;
 800f756:	bf00      	nop
  }
  return ret;
 800f758:	7bfb      	ldrb	r3, [r7, #15]
}
 800f75a:	4618      	mov	r0, r3
 800f75c:	3710      	adds	r7, #16
 800f75e:	46bd      	mov	sp, r7
 800f760:	bd80      	pop	{r7, pc}
	...

0800f764 <USBD_StdEPReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b084      	sub	sp, #16
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
 800f76c:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
 800f76e:	2300      	movs	r3, #0
 800f770:	73fb      	strb	r3, [r7, #15]
  
  ep_addr  = LOBYTE(req->wIndex);   
 800f772:	683b      	ldr	r3, [r7, #0]
 800f774:	889b      	ldrh	r3, [r3, #4]
 800f776:	73bb      	strb	r3, [r7, #14]

  /* Check the class specific requests before going to standard request */
  if ((req->bmRequest & USB_REQ_TYPE_MASK) == USB_REQ_TYPE_CLASS)
 800f778:	683b      	ldr	r3, [r7, #0]
 800f77a:	781b      	ldrb	r3, [r3, #0]
 800f77c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f780:	2b20      	cmp	r3, #32
 800f782:	d108      	bne.n	800f796 <USBD_StdEPReq+0x32>
  {
    pdev->dev.class_cb->Setup (pdev, req);
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f78a:	689b      	ldr	r3, [r3, #8]
 800f78c:	6839      	ldr	r1, [r7, #0]
 800f78e:	6878      	ldr	r0, [r7, #4]
 800f790:	4798      	blx	r3
    return ret;
 800f792:	7bfb      	ldrb	r3, [r7, #15]
 800f794:	e0cb      	b.n	800f92e <USBD_StdEPReq+0x1ca>
  }

  switch (req->bRequest) 
 800f796:	683b      	ldr	r3, [r7, #0]
 800f798:	785b      	ldrb	r3, [r3, #1]
 800f79a:	2b03      	cmp	r3, #3
 800f79c:	d007      	beq.n	800f7ae <USBD_StdEPReq+0x4a>
 800f79e:	2b03      	cmp	r3, #3
 800f7a0:	f300 80c3 	bgt.w	800f92a <USBD_StdEPReq+0x1c6>
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d06e      	beq.n	800f886 <USBD_StdEPReq+0x122>
 800f7a8:	2b01      	cmp	r3, #1
 800f7aa:	d035      	beq.n	800f818 <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 800f7ac:	e0bd      	b.n	800f92a <USBD_StdEPReq+0x1c6>
    switch (pdev->dev.device_status) 
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800f7b4:	2b02      	cmp	r3, #2
 800f7b6:	d002      	beq.n	800f7be <USBD_StdEPReq+0x5a>
 800f7b8:	2b03      	cmp	r3, #3
 800f7ba:	d00c      	beq.n	800f7d6 <USBD_StdEPReq+0x72>
 800f7bc:	e025      	b.n	800f80a <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800f7be:	7bbb      	ldrb	r3, [r7, #14]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d027      	beq.n	800f814 <USBD_StdEPReq+0xb0>
 800f7c4:	7bbb      	ldrb	r3, [r7, #14]
 800f7c6:	2b80      	cmp	r3, #128	; 0x80
 800f7c8:	d024      	beq.n	800f814 <USBD_StdEPReq+0xb0>
        DCD_EP_Stall(pdev , ep_addr);
 800f7ca:	7bbb      	ldrb	r3, [r7, #14]
 800f7cc:	4619      	mov	r1, r3
 800f7ce:	6878      	ldr	r0, [r7, #4]
 800f7d0:	f7fe fc2d 	bl	800e02e <DCD_EP_Stall>
      break;	
 800f7d4:	e01e      	b.n	800f814 <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800f7d6:	683b      	ldr	r3, [r7, #0]
 800f7d8:	885b      	ldrh	r3, [r3, #2]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d10a      	bne.n	800f7f4 <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800f7de:	7bbb      	ldrb	r3, [r7, #14]
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d007      	beq.n	800f7f4 <USBD_StdEPReq+0x90>
 800f7e4:	7bbb      	ldrb	r3, [r7, #14]
 800f7e6:	2b80      	cmp	r3, #128	; 0x80
 800f7e8:	d004      	beq.n	800f7f4 <USBD_StdEPReq+0x90>
          DCD_EP_Stall(pdev , ep_addr);
 800f7ea:	7bbb      	ldrb	r3, [r7, #14]
 800f7ec:	4619      	mov	r1, r3
 800f7ee:	6878      	ldr	r0, [r7, #4]
 800f7f0:	f7fe fc1d 	bl	800e02e <DCD_EP_Stall>
      pdev->dev.class_cb->Setup (pdev, req);   
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f7fa:	689b      	ldr	r3, [r3, #8]
 800f7fc:	6839      	ldr	r1, [r7, #0]
 800f7fe:	6878      	ldr	r0, [r7, #4]
 800f800:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800f802:	6878      	ldr	r0, [r7, #4]
 800f804:	f7ff fef9 	bl	800f5fa <USBD_CtlSendStatus>
      break;
 800f808:	e005      	b.n	800f816 <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 800f80a:	6839      	ldr	r1, [r7, #0]
 800f80c:	6878      	ldr	r0, [r7, #4]
 800f80e:	f000 fb58 	bl	800fec2 <USBD_CtlError>
      break;    
 800f812:	e000      	b.n	800f816 <USBD_StdEPReq+0xb2>
      break;	
 800f814:	bf00      	nop
    break;
 800f816:	e089      	b.n	800f92c <USBD_StdEPReq+0x1c8>
    switch (pdev->dev.device_status) 
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800f81e:	2b02      	cmp	r3, #2
 800f820:	d002      	beq.n	800f828 <USBD_StdEPReq+0xc4>
 800f822:	2b03      	cmp	r3, #3
 800f824:	d00c      	beq.n	800f840 <USBD_StdEPReq+0xdc>
 800f826:	e025      	b.n	800f874 <USBD_StdEPReq+0x110>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800f828:	7bbb      	ldrb	r3, [r7, #14]
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d027      	beq.n	800f87e <USBD_StdEPReq+0x11a>
 800f82e:	7bbb      	ldrb	r3, [r7, #14]
 800f830:	2b80      	cmp	r3, #128	; 0x80
 800f832:	d024      	beq.n	800f87e <USBD_StdEPReq+0x11a>
        DCD_EP_Stall(pdev , ep_addr);
 800f834:	7bbb      	ldrb	r3, [r7, #14]
 800f836:	4619      	mov	r1, r3
 800f838:	6878      	ldr	r0, [r7, #4]
 800f83a:	f7fe fbf8 	bl	800e02e <DCD_EP_Stall>
      break;	
 800f83e:	e01e      	b.n	800f87e <USBD_StdEPReq+0x11a>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800f840:	683b      	ldr	r3, [r7, #0]
 800f842:	885b      	ldrh	r3, [r3, #2]
 800f844:	2b00      	cmp	r3, #0
 800f846:	d11c      	bne.n	800f882 <USBD_StdEPReq+0x11e>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800f848:	7bbb      	ldrb	r3, [r7, #14]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d00e      	beq.n	800f86c <USBD_StdEPReq+0x108>
 800f84e:	7bbb      	ldrb	r3, [r7, #14]
 800f850:	2b80      	cmp	r3, #128	; 0x80
 800f852:	d00b      	beq.n	800f86c <USBD_StdEPReq+0x108>
          DCD_EP_ClrStall(pdev , ep_addr);
 800f854:	7bbb      	ldrb	r3, [r7, #14]
 800f856:	4619      	mov	r1, r3
 800f858:	6878      	ldr	r0, [r7, #4]
 800f85a:	f7fe fc25 	bl	800e0a8 <DCD_EP_ClrStall>
          pdev->dev.class_cb->Setup (pdev, req);
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f864:	689b      	ldr	r3, [r3, #8]
 800f866:	6839      	ldr	r1, [r7, #0]
 800f868:	6878      	ldr	r0, [r7, #4]
 800f86a:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 800f86c:	6878      	ldr	r0, [r7, #4]
 800f86e:	f7ff fec4 	bl	800f5fa <USBD_CtlSendStatus>
      break;
 800f872:	e006      	b.n	800f882 <USBD_StdEPReq+0x11e>
       USBD_CtlError(pdev , req);
 800f874:	6839      	ldr	r1, [r7, #0]
 800f876:	6878      	ldr	r0, [r7, #4]
 800f878:	f000 fb23 	bl	800fec2 <USBD_CtlError>
      break;    
 800f87c:	e002      	b.n	800f884 <USBD_StdEPReq+0x120>
      break;	
 800f87e:	bf00      	nop
 800f880:	e054      	b.n	800f92c <USBD_StdEPReq+0x1c8>
      break;
 800f882:	bf00      	nop
    break;
 800f884:	e052      	b.n	800f92c <USBD_StdEPReq+0x1c8>
    switch (pdev->dev.device_status) 
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800f88c:	2b02      	cmp	r3, #2
 800f88e:	d002      	beq.n	800f896 <USBD_StdEPReq+0x132>
 800f890:	2b03      	cmp	r3, #3
 800f892:	d00c      	beq.n	800f8ae <USBD_StdEPReq+0x14a>
 800f894:	e042      	b.n	800f91c <USBD_StdEPReq+0x1b8>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800f896:	7bbb      	ldrb	r3, [r7, #14]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d044      	beq.n	800f926 <USBD_StdEPReq+0x1c2>
 800f89c:	7bbb      	ldrb	r3, [r7, #14]
 800f89e:	2b80      	cmp	r3, #128	; 0x80
 800f8a0:	d041      	beq.n	800f926 <USBD_StdEPReq+0x1c2>
        DCD_EP_Stall(pdev , ep_addr);
 800f8a2:	7bbb      	ldrb	r3, [r7, #14]
 800f8a4:	4619      	mov	r1, r3
 800f8a6:	6878      	ldr	r0, [r7, #4]
 800f8a8:	f7fe fbc1 	bl	800e02e <DCD_EP_Stall>
      break;	
 800f8ac:	e03b      	b.n	800f926 <USBD_StdEPReq+0x1c2>
      if ((ep_addr & 0x80)== 0x80)
 800f8ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	da15      	bge.n	800f8e2 <USBD_StdEPReq+0x17e>
        if(pdev->dev.in_ep[ep_addr & 0x7F].is_stall)
 800f8b6:	7bbb      	ldrb	r3, [r7, #14]
 800f8b8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f8bc:	6879      	ldr	r1, [r7, #4]
 800f8be:	4613      	mov	r3, r2
 800f8c0:	009b      	lsls	r3, r3, #2
 800f8c2:	4413      	add	r3, r2
 800f8c4:	00db      	lsls	r3, r3, #3
 800f8c6:	440b      	add	r3, r1
 800f8c8:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800f8cc:	781b      	ldrb	r3, [r3, #0]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d003      	beq.n	800f8da <USBD_StdEPReq+0x176>
          USBD_ep_status = 0x0001;     
 800f8d2:	4b19      	ldr	r3, [pc, #100]	; (800f938 <USBD_StdEPReq+0x1d4>)
 800f8d4:	2201      	movs	r2, #1
 800f8d6:	601a      	str	r2, [r3, #0]
 800f8d8:	e01a      	b.n	800f910 <USBD_StdEPReq+0x1ac>
          USBD_ep_status = 0x0000;  
 800f8da:	4b17      	ldr	r3, [pc, #92]	; (800f938 <USBD_StdEPReq+0x1d4>)
 800f8dc:	2200      	movs	r2, #0
 800f8de:	601a      	str	r2, [r3, #0]
 800f8e0:	e016      	b.n	800f910 <USBD_StdEPReq+0x1ac>
      else if ((ep_addr & 0x80)== 0x00)
 800f8e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	db12      	blt.n	800f910 <USBD_StdEPReq+0x1ac>
        if(pdev->dev.out_ep[ep_addr].is_stall)
 800f8ea:	7bba      	ldrb	r2, [r7, #14]
 800f8ec:	6879      	ldr	r1, [r7, #4]
 800f8ee:	4613      	mov	r3, r2
 800f8f0:	009b      	lsls	r3, r3, #2
 800f8f2:	4413      	add	r3, r2
 800f8f4:	00db      	lsls	r3, r3, #3
 800f8f6:	440b      	add	r3, r1
 800f8f8:	f203 3376 	addw	r3, r3, #886	; 0x376
 800f8fc:	781b      	ldrb	r3, [r3, #0]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d003      	beq.n	800f90a <USBD_StdEPReq+0x1a6>
          USBD_ep_status = 0x0001;     
 800f902:	4b0d      	ldr	r3, [pc, #52]	; (800f938 <USBD_StdEPReq+0x1d4>)
 800f904:	2201      	movs	r2, #1
 800f906:	601a      	str	r2, [r3, #0]
 800f908:	e002      	b.n	800f910 <USBD_StdEPReq+0x1ac>
          USBD_ep_status = 0x0000;     
 800f90a:	4b0b      	ldr	r3, [pc, #44]	; (800f938 <USBD_StdEPReq+0x1d4>)
 800f90c:	2200      	movs	r2, #0
 800f90e:	601a      	str	r2, [r3, #0]
      USBD_CtlSendData (pdev,
 800f910:	2202      	movs	r2, #2
 800f912:	4909      	ldr	r1, [pc, #36]	; (800f938 <USBD_StdEPReq+0x1d4>)
 800f914:	6878      	ldr	r0, [r7, #4]
 800f916:	f7ff fe08 	bl	800f52a <USBD_CtlSendData>
      break;
 800f91a:	e005      	b.n	800f928 <USBD_StdEPReq+0x1c4>
       USBD_CtlError(pdev , req);
 800f91c:	6839      	ldr	r1, [r7, #0]
 800f91e:	6878      	ldr	r0, [r7, #4]
 800f920:	f000 facf 	bl	800fec2 <USBD_CtlError>
      break;
 800f924:	e000      	b.n	800f928 <USBD_StdEPReq+0x1c4>
      break;	
 800f926:	bf00      	nop
    break;
 800f928:	e000      	b.n	800f92c <USBD_StdEPReq+0x1c8>
    break;
 800f92a:	bf00      	nop
  }
  return ret;
 800f92c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f92e:	4618      	mov	r0, r3
 800f930:	3710      	adds	r7, #16
 800f932:	46bd      	mov	sp, r7
 800f934:	bd80      	pop	{r7, pc}
 800f936:	bf00      	nop
 800f938:	20008554 	.word	0x20008554

0800f93c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USB_OTG_CORE_HANDLE  *pdev, 
                               USB_SETUP_REQ *req)
{
 800f93c:	b580      	push	{r7, lr}
 800f93e:	b084      	sub	sp, #16
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]
 800f944:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  len = req->wLength ;
 800f946:	683b      	ldr	r3, [r7, #0]
 800f948:	88db      	ldrh	r3, [r3, #6]
 800f94a:	817b      	strh	r3, [r7, #10]
    
  switch (req->wValue >> 8)
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	885b      	ldrh	r3, [r3, #2]
 800f950:	0a1b      	lsrs	r3, r3, #8
 800f952:	b29b      	uxth	r3, r3
 800f954:	3b01      	subs	r3, #1
 800f956:	2b06      	cmp	r3, #6
 800f958:	f200 809e 	bhi.w	800fa98 <USBD_GetDescriptor+0x15c>
 800f95c:	a201      	add	r2, pc, #4	; (adr r2, 800f964 <USBD_GetDescriptor+0x28>)
 800f95e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f962:	bf00      	nop
 800f964:	0800f981 	.word	0x0800f981
 800f968:	0800f999 	.word	0x0800f999
 800f96c:	0800f9c1 	.word	0x0800f9c1
 800f970:	0800fa99 	.word	0x0800fa99
 800f974:	0800fa99 	.word	0x0800fa99
 800f978:	0800fa85 	.word	0x0800fa85
 800f97c:	0800fa8f 	.word	0x0800fa8f
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	687a      	ldr	r2, [r7, #4]
 800f98a:	7892      	ldrb	r2, [r2, #2]
 800f98c:	f107 010a 	add.w	r1, r7, #10
 800f990:	4610      	mov	r0, r2
 800f992:	4798      	blx	r3
 800f994:	60f8      	str	r0, [r7, #12]
    break;
 800f996:	e084      	b.n	800faa2 <USBD_GetDescriptor+0x166>
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800f99e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f9a0:	687a      	ldr	r2, [r7, #4]
 800f9a2:	7892      	ldrb	r2, [r2, #2]
 800f9a4:	f107 010a 	add.w	r1, r7, #10
 800f9a8:	4610      	mov	r0, r2
 800f9aa:	4798      	blx	r3
 800f9ac:	60f8      	str	r0, [r7, #12]
       (pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY))
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	3301      	adds	r3, #1
 800f9b2:	2202      	movs	r2, #2
 800f9b4:	701a      	strb	r2, [r3, #0]
    pdev->dev.pConfig_descriptor = pbuf;    
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	68fa      	ldr	r2, [r7, #12]
 800f9ba:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
    break;
 800f9be:	e070      	b.n	800faa2 <USBD_GetDescriptor+0x166>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800f9c0:	683b      	ldr	r3, [r7, #0]
 800f9c2:	885b      	ldrh	r3, [r3, #2]
 800f9c4:	b2db      	uxtb	r3, r3
 800f9c6:	2b05      	cmp	r3, #5
 800f9c8:	d856      	bhi.n	800fa78 <USBD_GetDescriptor+0x13c>
 800f9ca:	a201      	add	r2, pc, #4	; (adr r2, 800f9d0 <USBD_GetDescriptor+0x94>)
 800f9cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9d0:	0800f9e9 	.word	0x0800f9e9
 800f9d4:	0800fa01 	.word	0x0800fa01
 800f9d8:	0800fa19 	.word	0x0800fa19
 800f9dc:	0800fa31 	.word	0x0800fa31
 800f9e0:	0800fa49 	.word	0x0800fa49
 800f9e4:	0800fa61 	.word	0x0800fa61
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->dev.usr_device->GetLangIDStrDescriptor(pdev->cfg.speed, &len);        
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800f9ee:	685b      	ldr	r3, [r3, #4]
 800f9f0:	687a      	ldr	r2, [r7, #4]
 800f9f2:	7892      	ldrb	r2, [r2, #2]
 800f9f4:	f107 010a 	add.w	r1, r7, #10
 800f9f8:	4610      	mov	r0, r2
 800f9fa:	4798      	blx	r3
 800f9fc:	60f8      	str	r0, [r7, #12]
      break;
 800f9fe:	e040      	b.n	800fa82 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->dev.usr_device->GetManufacturerStrDescriptor(pdev->cfg.speed, &len);
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800fa06:	689b      	ldr	r3, [r3, #8]
 800fa08:	687a      	ldr	r2, [r7, #4]
 800fa0a:	7892      	ldrb	r2, [r2, #2]
 800fa0c:	f107 010a 	add.w	r1, r7, #10
 800fa10:	4610      	mov	r0, r2
 800fa12:	4798      	blx	r3
 800fa14:	60f8      	str	r0, [r7, #12]
      break;
 800fa16:	e034      	b.n	800fa82 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->dev.usr_device->GetProductStrDescriptor(pdev->cfg.speed, &len);
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800fa1e:	68db      	ldr	r3, [r3, #12]
 800fa20:	687a      	ldr	r2, [r7, #4]
 800fa22:	7892      	ldrb	r2, [r2, #2]
 800fa24:	f107 010a 	add.w	r1, r7, #10
 800fa28:	4610      	mov	r0, r2
 800fa2a:	4798      	blx	r3
 800fa2c:	60f8      	str	r0, [r7, #12]
      break;
 800fa2e:	e028      	b.n	800fa82 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->dev.usr_device->GetSerialStrDescriptor(pdev->cfg.speed, &len);
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800fa36:	691b      	ldr	r3, [r3, #16]
 800fa38:	687a      	ldr	r2, [r7, #4]
 800fa3a:	7892      	ldrb	r2, [r2, #2]
 800fa3c:	f107 010a 	add.w	r1, r7, #10
 800fa40:	4610      	mov	r0, r2
 800fa42:	4798      	blx	r3
 800fa44:	60f8      	str	r0, [r7, #12]
      break;
 800fa46:	e01c      	b.n	800fa82 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->dev.usr_device->GetConfigurationStrDescriptor(pdev->cfg.speed, &len);
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800fa4e:	695b      	ldr	r3, [r3, #20]
 800fa50:	687a      	ldr	r2, [r7, #4]
 800fa52:	7892      	ldrb	r2, [r2, #2]
 800fa54:	f107 010a 	add.w	r1, r7, #10
 800fa58:	4610      	mov	r0, r2
 800fa5a:	4798      	blx	r3
 800fa5c:	60f8      	str	r0, [r7, #12]
      break;
 800fa5e:	e010      	b.n	800fa82 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->dev.usr_device->GetInterfaceStrDescriptor(pdev->cfg.speed, &len);
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800fa66:	699b      	ldr	r3, [r3, #24]
 800fa68:	687a      	ldr	r2, [r7, #4]
 800fa6a:	7892      	ldrb	r2, [r2, #2]
 800fa6c:	f107 010a 	add.w	r1, r7, #10
 800fa70:	4610      	mov	r0, r2
 800fa72:	4798      	blx	r3
 800fa74:	60f8      	str	r0, [r7, #12]
      break;
 800fa76:	e004      	b.n	800fa82 <USBD_GetDescriptor+0x146>
    default:
#ifdef USB_SUPPORT_USER_STRING_DESC
      pbuf = pdev->dev.class_cb->GetUsrStrDescriptor(pdev->cfg.speed, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 800fa78:	6839      	ldr	r1, [r7, #0]
 800fa7a:	6878      	ldr	r0, [r7, #4]
 800fa7c:	f000 fa21 	bl	800fec2 <USBD_CtlError>
      return;
 800fa80:	e024      	b.n	800facc <USBD_GetDescriptor+0x190>
#endif /* USBD_CtlError(pdev , req)*/      
    }
    break;
 800fa82:	e00e      	b.n	800faa2 <USBD_GetDescriptor+0x166>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 800fa84:	6839      	ldr	r1, [r7, #0]
 800fa86:	6878      	ldr	r0, [r7, #4]
 800fa88:	f000 fa1b 	bl	800fec2 <USBD_CtlError>
      return;
 800fa8c:	e01e      	b.n	800facc <USBD_GetDescriptor+0x190>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 800fa8e:	6839      	ldr	r1, [r7, #0]
 800fa90:	6878      	ldr	r0, [r7, #4]
 800fa92:	f000 fa16 	bl	800fec2 <USBD_CtlError>
      return;
 800fa96:	e019      	b.n	800facc <USBD_GetDescriptor+0x190>
#endif     
  default: 
     USBD_CtlError(pdev , req);
 800fa98:	6839      	ldr	r1, [r7, #0]
 800fa9a:	6878      	ldr	r0, [r7, #4]
 800fa9c:	f000 fa11 	bl	800fec2 <USBD_CtlError>
    return;
 800faa0:	e014      	b.n	800facc <USBD_GetDescriptor+0x190>
  }
  
  if((len != 0)&& (req->wLength != 0))
 800faa2:	897b      	ldrh	r3, [r7, #10]
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d011      	beq.n	800facc <USBD_GetDescriptor+0x190>
 800faa8:	683b      	ldr	r3, [r7, #0]
 800faaa:	88db      	ldrh	r3, [r3, #6]
 800faac:	2b00      	cmp	r3, #0
 800faae:	d00d      	beq.n	800facc <USBD_GetDescriptor+0x190>
  {
    
    len = MIN(len , req->wLength);
 800fab0:	683b      	ldr	r3, [r7, #0]
 800fab2:	88da      	ldrh	r2, [r3, #6]
 800fab4:	897b      	ldrh	r3, [r7, #10]
 800fab6:	4293      	cmp	r3, r2
 800fab8:	bf28      	it	cs
 800faba:	4613      	movcs	r3, r2
 800fabc:	b29b      	uxth	r3, r3
 800fabe:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 800fac0:	897b      	ldrh	r3, [r7, #10]
 800fac2:	461a      	mov	r2, r3
 800fac4:	68f9      	ldr	r1, [r7, #12]
 800fac6:	6878      	ldr	r0, [r7, #4]
 800fac8:	f7ff fd2f 	bl	800f52a <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 800facc:	3710      	adds	r7, #16
 800face:	46bd      	mov	sp, r7
 800fad0:	bd80      	pop	{r7, pc}
 800fad2:	bf00      	nop

0800fad4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 800fad4:	b580      	push	{r7, lr}
 800fad6:	b084      	sub	sp, #16
 800fad8:	af00      	add	r7, sp, #0
 800fada:	6078      	str	r0, [r7, #4]
 800fadc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800fade:	683b      	ldr	r3, [r7, #0]
 800fae0:	889b      	ldrh	r3, [r3, #4]
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d12c      	bne.n	800fb40 <USBD_SetAddress+0x6c>
 800fae6:	683b      	ldr	r3, [r7, #0]
 800fae8:	88db      	ldrh	r3, [r3, #6]
 800faea:	2b00      	cmp	r3, #0
 800faec:	d128      	bne.n	800fb40 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800faee:	683b      	ldr	r3, [r7, #0]
 800faf0:	885b      	ldrh	r3, [r3, #2]
 800faf2:	b2db      	uxtb	r3, r3
 800faf4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800faf8:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800fb00:	2b03      	cmp	r3, #3
 800fb02:	d104      	bne.n	800fb0e <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 800fb04:	6839      	ldr	r1, [r7, #0]
 800fb06:	6878      	ldr	r0, [r7, #4]
 800fb08:	f000 f9db 	bl	800fec2 <USBD_CtlError>
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800fb0c:	e01d      	b.n	800fb4a <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev.device_address = dev_addr;
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	7bfa      	ldrb	r2, [r7, #15]
 800fb12:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
      DCD_EP_SetAddress(pdev, dev_addr);               
 800fb16:	7bfb      	ldrb	r3, [r7, #15]
 800fb18:	4619      	mov	r1, r3
 800fb1a:	6878      	ldr	r0, [r7, #4]
 800fb1c:	f7fe fb01 	bl	800e122 <DCD_EP_SetAddress>
      USBD_CtlSendStatus(pdev);                         
 800fb20:	6878      	ldr	r0, [r7, #4]
 800fb22:	f7ff fd6a 	bl	800f5fa <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 800fb26:	7bfb      	ldrb	r3, [r7, #15]
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d004      	beq.n	800fb36 <USBD_SetAddress+0x62>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	2202      	movs	r2, #2
 800fb30:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800fb34:	e009      	b.n	800fb4a <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev.device_status  = USB_OTG_DEFAULT; 
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	2201      	movs	r2, #1
 800fb3a:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800fb3e:	e004      	b.n	800fb4a <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 800fb40:	6839      	ldr	r1, [r7, #0]
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f000 f9bd 	bl	800fec2 <USBD_CtlError>
  } 
}
 800fb48:	bf00      	nop
 800fb4a:	bf00      	nop
 800fb4c:	3710      	adds	r7, #16
 800fb4e:	46bd      	mov	sp, r7
 800fb50:	bd80      	pop	{r7, pc}
	...

0800fb54 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 800fb54:	b580      	push	{r7, lr}
 800fb56:	b082      	sub	sp, #8
 800fb58:	af00      	add	r7, sp, #0
 800fb5a:	6078      	str	r0, [r7, #4]
 800fb5c:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 800fb5e:	683b      	ldr	r3, [r7, #0]
 800fb60:	885b      	ldrh	r3, [r3, #2]
 800fb62:	b2da      	uxtb	r2, r3
 800fb64:	4b37      	ldr	r3, [pc, #220]	; (800fc44 <USBD_SetConfig+0xf0>)
 800fb66:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 800fb68:	4b36      	ldr	r3, [pc, #216]	; (800fc44 <USBD_SetConfig+0xf0>)
 800fb6a:	781b      	ldrb	r3, [r3, #0]
 800fb6c:	2b01      	cmp	r3, #1
 800fb6e:	d904      	bls.n	800fb7a <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 800fb70:	6839      	ldr	r1, [r7, #0]
 800fb72:	6878      	ldr	r0, [r7, #4]
 800fb74:	f000 f9a5 	bl	800fec2 <USBD_CtlError>
    default:					
       USBD_CtlError(pdev , req);                     
      break;
    }
  }
}
 800fb78:	e05f      	b.n	800fc3a <USBD_SetConfig+0xe6>
    switch (pdev->dev.device_status) 
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800fb80:	2b02      	cmp	r3, #2
 800fb82:	d002      	beq.n	800fb8a <USBD_SetConfig+0x36>
 800fb84:	2b03      	cmp	r3, #3
 800fb86:	d01b      	beq.n	800fbc0 <USBD_SetConfig+0x6c>
 800fb88:	e052      	b.n	800fc30 <USBD_SetConfig+0xdc>
      if (cfgidx) 
 800fb8a:	4b2e      	ldr	r3, [pc, #184]	; (800fc44 <USBD_SetConfig+0xf0>)
 800fb8c:	781b      	ldrb	r3, [r3, #0]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d012      	beq.n	800fbb8 <USBD_SetConfig+0x64>
        pdev->dev.device_config = cfgidx;
 800fb92:	4b2c      	ldr	r3, [pc, #176]	; (800fc44 <USBD_SetConfig+0xf0>)
 800fb94:	781a      	ldrb	r2, [r3, #0]
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	2203      	movs	r2, #3
 800fba0:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        USBD_SetCfg(pdev , cfgidx);
 800fba4:	4b27      	ldr	r3, [pc, #156]	; (800fc44 <USBD_SetConfig+0xf0>)
 800fba6:	781b      	ldrb	r3, [r3, #0]
 800fba8:	4619      	mov	r1, r3
 800fbaa:	6878      	ldr	r0, [r7, #4]
 800fbac:	f7ff fc74 	bl	800f498 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 800fbb0:	6878      	ldr	r0, [r7, #4]
 800fbb2:	f7ff fd22 	bl	800f5fa <USBD_CtlSendStatus>
      break;
 800fbb6:	e040      	b.n	800fc3a <USBD_SetConfig+0xe6>
         USBD_CtlSendStatus(pdev);
 800fbb8:	6878      	ldr	r0, [r7, #4]
 800fbba:	f7ff fd1e 	bl	800f5fa <USBD_CtlSendStatus>
      break;
 800fbbe:	e03c      	b.n	800fc3a <USBD_SetConfig+0xe6>
      if (cfgidx == 0) 
 800fbc0:	4b20      	ldr	r3, [pc, #128]	; (800fc44 <USBD_SetConfig+0xf0>)
 800fbc2:	781b      	ldrb	r3, [r3, #0]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d112      	bne.n	800fbee <USBD_SetConfig+0x9a>
        pdev->dev.device_status = USB_OTG_ADDRESSED;
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	2202      	movs	r2, #2
 800fbcc:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        pdev->dev.device_config = cfgidx;          
 800fbd0:	4b1c      	ldr	r3, [pc, #112]	; (800fc44 <USBD_SetConfig+0xf0>)
 800fbd2:	781a      	ldrb	r2, [r3, #0]
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_ClrCfg(pdev , cfgidx);
 800fbda:	4b1a      	ldr	r3, [pc, #104]	; (800fc44 <USBD_SetConfig+0xf0>)
 800fbdc:	781b      	ldrb	r3, [r3, #0]
 800fbde:	4619      	mov	r1, r3
 800fbe0:	6878      	ldr	r0, [r7, #4]
 800fbe2:	f7ff fc71 	bl	800f4c8 <USBD_ClrCfg>
        USBD_CtlSendStatus(pdev);
 800fbe6:	6878      	ldr	r0, [r7, #4]
 800fbe8:	f7ff fd07 	bl	800f5fa <USBD_CtlSendStatus>
      break;
 800fbec:	e025      	b.n	800fc3a <USBD_SetConfig+0xe6>
      else  if (cfgidx != pdev->dev.device_config) 
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	f893 2110 	ldrb.w	r2, [r3, #272]	; 0x110
 800fbf4:	4b13      	ldr	r3, [pc, #76]	; (800fc44 <USBD_SetConfig+0xf0>)
 800fbf6:	781b      	ldrb	r3, [r3, #0]
 800fbf8:	429a      	cmp	r2, r3
 800fbfa:	d015      	beq.n	800fc28 <USBD_SetConfig+0xd4>
        USBD_ClrCfg(pdev , pdev->dev.device_config);
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800fc02:	4619      	mov	r1, r3
 800fc04:	6878      	ldr	r0, [r7, #4]
 800fc06:	f7ff fc5f 	bl	800f4c8 <USBD_ClrCfg>
        pdev->dev.device_config = cfgidx;
 800fc0a:	4b0e      	ldr	r3, [pc, #56]	; (800fc44 <USBD_SetConfig+0xf0>)
 800fc0c:	781a      	ldrb	r2, [r3, #0]
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_SetCfg(pdev , cfgidx);
 800fc14:	4b0b      	ldr	r3, [pc, #44]	; (800fc44 <USBD_SetConfig+0xf0>)
 800fc16:	781b      	ldrb	r3, [r3, #0]
 800fc18:	4619      	mov	r1, r3
 800fc1a:	6878      	ldr	r0, [r7, #4]
 800fc1c:	f7ff fc3c 	bl	800f498 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 800fc20:	6878      	ldr	r0, [r7, #4]
 800fc22:	f7ff fcea 	bl	800f5fa <USBD_CtlSendStatus>
      break;
 800fc26:	e008      	b.n	800fc3a <USBD_SetConfig+0xe6>
        USBD_CtlSendStatus(pdev);
 800fc28:	6878      	ldr	r0, [r7, #4]
 800fc2a:	f7ff fce6 	bl	800f5fa <USBD_CtlSendStatus>
      break;
 800fc2e:	e004      	b.n	800fc3a <USBD_SetConfig+0xe6>
       USBD_CtlError(pdev , req);                     
 800fc30:	6839      	ldr	r1, [r7, #0]
 800fc32:	6878      	ldr	r0, [r7, #4]
 800fc34:	f000 f945 	bl	800fec2 <USBD_CtlError>
      break;
 800fc38:	bf00      	nop
}
 800fc3a:	bf00      	nop
 800fc3c:	3708      	adds	r7, #8
 800fc3e:	46bd      	mov	sp, r7
 800fc40:	bd80      	pop	{r7, pc}
 800fc42:	bf00      	nop
 800fc44:	20008560 	.word	0x20008560

0800fc48 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 800fc48:	b580      	push	{r7, lr}
 800fc4a:	b082      	sub	sp, #8
 800fc4c:	af00      	add	r7, sp, #0
 800fc4e:	6078      	str	r0, [r7, #4]
 800fc50:	6039      	str	r1, [r7, #0]
 
  if (req->wLength != 1) 
 800fc52:	683b      	ldr	r3, [r7, #0]
 800fc54:	88db      	ldrh	r3, [r3, #6]
 800fc56:	2b01      	cmp	r3, #1
 800fc58:	d004      	beq.n	800fc64 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 800fc5a:	6839      	ldr	r1, [r7, #0]
 800fc5c:	6878      	ldr	r0, [r7, #4]
 800fc5e:	f000 f930 	bl	800fec2 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800fc62:	e01b      	b.n	800fc9c <USBD_GetConfig+0x54>
    switch (pdev->dev.device_status )  
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800fc6a:	2b02      	cmp	r3, #2
 800fc6c:	d002      	beq.n	800fc74 <USBD_GetConfig+0x2c>
 800fc6e:	2b03      	cmp	r3, #3
 800fc70:	d006      	beq.n	800fc80 <USBD_GetConfig+0x38>
 800fc72:	e00e      	b.n	800fc92 <USBD_GetConfig+0x4a>
      USBD_CtlSendData (pdev, 
 800fc74:	2201      	movs	r2, #1
 800fc76:	490b      	ldr	r1, [pc, #44]	; (800fca4 <USBD_GetConfig+0x5c>)
 800fc78:	6878      	ldr	r0, [r7, #4]
 800fc7a:	f7ff fc56 	bl	800f52a <USBD_CtlSendData>
      break;
 800fc7e:	e00d      	b.n	800fc9c <USBD_GetConfig+0x54>
      USBD_CtlSendData (pdev, 
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800fc86:	2201      	movs	r2, #1
 800fc88:	4619      	mov	r1, r3
 800fc8a:	6878      	ldr	r0, [r7, #4]
 800fc8c:	f7ff fc4d 	bl	800f52a <USBD_CtlSendData>
      break;
 800fc90:	e004      	b.n	800fc9c <USBD_GetConfig+0x54>
       USBD_CtlError(pdev , req);
 800fc92:	6839      	ldr	r1, [r7, #0]
 800fc94:	6878      	ldr	r0, [r7, #4]
 800fc96:	f000 f914 	bl	800fec2 <USBD_CtlError>
      break;
 800fc9a:	bf00      	nop
}
 800fc9c:	bf00      	nop
 800fc9e:	3708      	adds	r7, #8
 800fca0:	46bd      	mov	sp, r7
 800fca2:	bd80      	pop	{r7, pc}
 800fca4:	20008558 	.word	0x20008558

0800fca8 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	b082      	sub	sp, #8
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	6078      	str	r0, [r7, #4]
 800fcb0:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev.device_status) 
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800fcb8:	3b02      	subs	r3, #2
 800fcba:	2b01      	cmp	r3, #1
 800fcbc:	d813      	bhi.n	800fce6 <USBD_GetStatus+0x3e>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    
#ifdef USBD_SELF_POWERED
    USBD_cfg_status = USB_CONFIG_SELF_POWERED;                                    
 800fcbe:	4b0e      	ldr	r3, [pc, #56]	; (800fcf8 <USBD_GetStatus+0x50>)
 800fcc0:	2201      	movs	r2, #1
 800fcc2:	601a      	str	r2, [r3, #0]
#else
    USBD_cfg_status = 0x00;                                    
#endif
                      
    if (pdev->dev.DevRemoteWakeup) 
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d005      	beq.n	800fcda <USBD_GetStatus+0x32>
    {
      USBD_cfg_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 800fcce:	4b0a      	ldr	r3, [pc, #40]	; (800fcf8 <USBD_GetStatus+0x50>)
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	f043 0302 	orr.w	r3, r3, #2
 800fcd6:	4a08      	ldr	r2, [pc, #32]	; (800fcf8 <USBD_GetStatus+0x50>)
 800fcd8:	6013      	str	r3, [r2, #0]
    }
    
    USBD_CtlSendData (pdev, 
 800fcda:	2202      	movs	r2, #2
 800fcdc:	4906      	ldr	r1, [pc, #24]	; (800fcf8 <USBD_GetStatus+0x50>)
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	f7ff fc23 	bl	800f52a <USBD_CtlSendData>
                      (uint8_t *)&USBD_cfg_status,
                      2);
    break;
 800fce4:	e004      	b.n	800fcf0 <USBD_GetStatus+0x48>
    
  default :
    USBD_CtlError(pdev , req);                        
 800fce6:	6839      	ldr	r1, [r7, #0]
 800fce8:	6878      	ldr	r0, [r7, #4]
 800fcea:	f000 f8ea 	bl	800fec2 <USBD_CtlError>
    break;
 800fcee:	bf00      	nop
  }
}
 800fcf0:	bf00      	nop
 800fcf2:	3708      	adds	r7, #8
 800fcf4:	46bd      	mov	sp, r7
 800fcf6:	bd80      	pop	{r7, pc}
 800fcf8:	2000855c 	.word	0x2000855c

0800fcfc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b084      	sub	sp, #16
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	6078      	str	r0, [r7, #4]
 800fd04:	6039      	str	r1, [r7, #0]

  USB_OTG_DCTL_TypeDef     dctl;
  uint8_t test_mode = 0;
 800fd06:	2300      	movs	r3, #0
 800fd08:	73fb      	strb	r3, [r7, #15]
 
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fd0a:	683b      	ldr	r3, [r7, #0]
 800fd0c:	885b      	ldrh	r3, [r3, #2]
 800fd0e:	2b01      	cmp	r3, #1
 800fd10:	d10e      	bne.n	800fd30 <USBD_SetFeature+0x34>
  {
    pdev->dev.DevRemoteWakeup = 1;  
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	2201      	movs	r2, #1
 800fd16:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    pdev->dev.class_cb->Setup (pdev, req);   
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800fd20:	689b      	ldr	r3, [r3, #8]
 800fd22:	6839      	ldr	r1, [r7, #0]
 800fd24:	6878      	ldr	r0, [r7, #4]
 800fd26:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 800fd28:	6878      	ldr	r0, [r7, #4]
 800fd2a:	f7ff fc66 	bl	800f5fa <USBD_CtlSendStatus>
  }
  else
  {
    /* Do Nothing */
  }
}
 800fd2e:	e051      	b.n	800fdd4 <USBD_SetFeature+0xd8>
  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 800fd30:	683b      	ldr	r3, [r7, #0]
 800fd32:	885b      	ldrh	r3, [r3, #2]
 800fd34:	2b02      	cmp	r3, #2
 800fd36:	d14d      	bne.n	800fdd4 <USBD_SetFeature+0xd8>
           ((req->wIndex & 0xFF) == 0))
 800fd38:	683b      	ldr	r3, [r7, #0]
 800fd3a:	889b      	ldrh	r3, [r3, #4]
 800fd3c:	b2db      	uxtb	r3, r3
  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d148      	bne.n	800fdd4 <USBD_SetFeature+0xd8>
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	691b      	ldr	r3, [r3, #16]
 800fd46:	685b      	ldr	r3, [r3, #4]
 800fd48:	60bb      	str	r3, [r7, #8]
    test_mode = req->wIndex >> 8;
 800fd4a:	683b      	ldr	r3, [r7, #0]
 800fd4c:	889b      	ldrh	r3, [r3, #4]
 800fd4e:	0a1b      	lsrs	r3, r3, #8
 800fd50:	b29b      	uxth	r3, r3
 800fd52:	73fb      	strb	r3, [r7, #15]
    switch (test_mode) 
 800fd54:	7bfb      	ldrb	r3, [r7, #15]
 800fd56:	3b01      	subs	r3, #1
 800fd58:	2b04      	cmp	r3, #4
 800fd5a:	d82b      	bhi.n	800fdb4 <USBD_SetFeature+0xb8>
 800fd5c:	a201      	add	r2, pc, #4	; (adr r2, 800fd64 <USBD_SetFeature+0x68>)
 800fd5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd62:	bf00      	nop
 800fd64:	0800fd79 	.word	0x0800fd79
 800fd68:	0800fd85 	.word	0x0800fd85
 800fd6c:	0800fd91 	.word	0x0800fd91
 800fd70:	0800fd9d 	.word	0x0800fd9d
 800fd74:	0800fda9 	.word	0x0800fda9
      dctl.b.tstctl = 1;
 800fd78:	7a3b      	ldrb	r3, [r7, #8]
 800fd7a:	2201      	movs	r2, #1
 800fd7c:	f362 1306 	bfi	r3, r2, #4, #3
 800fd80:	723b      	strb	r3, [r7, #8]
      break;
 800fd82:	e01d      	b.n	800fdc0 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 2;
 800fd84:	7a3b      	ldrb	r3, [r7, #8]
 800fd86:	2202      	movs	r2, #2
 800fd88:	f362 1306 	bfi	r3, r2, #4, #3
 800fd8c:	723b      	strb	r3, [r7, #8]
      break;
 800fd8e:	e017      	b.n	800fdc0 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 3;
 800fd90:	7a3b      	ldrb	r3, [r7, #8]
 800fd92:	2203      	movs	r2, #3
 800fd94:	f362 1306 	bfi	r3, r2, #4, #3
 800fd98:	723b      	strb	r3, [r7, #8]
      break;
 800fd9a:	e011      	b.n	800fdc0 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 4;
 800fd9c:	7a3b      	ldrb	r3, [r7, #8]
 800fd9e:	2204      	movs	r2, #4
 800fda0:	f362 1306 	bfi	r3, r2, #4, #3
 800fda4:	723b      	strb	r3, [r7, #8]
      break;
 800fda6:	e00b      	b.n	800fdc0 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 5;
 800fda8:	7a3b      	ldrb	r3, [r7, #8]
 800fdaa:	2205      	movs	r2, #5
 800fdac:	f362 1306 	bfi	r3, r2, #4, #3
 800fdb0:	723b      	strb	r3, [r7, #8]
      break;
 800fdb2:	e005      	b.n	800fdc0 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 1;
 800fdb4:	7a3b      	ldrb	r3, [r7, #8]
 800fdb6:	2201      	movs	r2, #1
 800fdb8:	f362 1306 	bfi	r3, r2, #4, #3
 800fdbc:	723b      	strb	r3, [r7, #8]
      break;
 800fdbe:	bf00      	nop
    SET_TEST_MODE = dctl;
 800fdc0:	4a06      	ldr	r2, [pc, #24]	; (800fddc <USBD_SetFeature+0xe0>)
 800fdc2:	68bb      	ldr	r3, [r7, #8]
 800fdc4:	6013      	str	r3, [r2, #0]
    pdev->dev.test_mode = 1;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	2201      	movs	r2, #1
 800fdca:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
    USBD_CtlSendStatus(pdev);
 800fdce:	6878      	ldr	r0, [r7, #4]
 800fdd0:	f7ff fc13 	bl	800f5fa <USBD_CtlSendStatus>
}
 800fdd4:	bf00      	nop
 800fdd6:	3710      	adds	r7, #16
 800fdd8:	46bd      	mov	sp, r7
 800fdda:	bd80      	pop	{r7, pc}
 800fddc:	2000b14c 	.word	0x2000b14c

0800fde0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 800fde0:	b580      	push	{r7, lr}
 800fde2:	b082      	sub	sp, #8
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	6078      	str	r0, [r7, #4]
 800fde8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev.device_status)
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800fdf0:	3b02      	subs	r3, #2
 800fdf2:	2b01      	cmp	r3, #1
 800fdf4:	d812      	bhi.n	800fe1c <USBD_ClrFeature+0x3c>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 800fdf6:	683b      	ldr	r3, [r7, #0]
 800fdf8:	885b      	ldrh	r3, [r3, #2]
 800fdfa:	2b01      	cmp	r3, #1
 800fdfc:	d113      	bne.n	800fe26 <USBD_ClrFeature+0x46>
    {
      pdev->dev.DevRemoteWakeup = 0; 
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	2200      	movs	r2, #0
 800fe02:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
      pdev->dev.class_cb->Setup (pdev, req);   
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800fe0c:	689b      	ldr	r3, [r3, #8]
 800fe0e:	6839      	ldr	r1, [r7, #0]
 800fe10:	6878      	ldr	r0, [r7, #4]
 800fe12:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800fe14:	6878      	ldr	r0, [r7, #4]
 800fe16:	f7ff fbf0 	bl	800f5fa <USBD_CtlSendStatus>
    }
    break;
 800fe1a:	e004      	b.n	800fe26 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 800fe1c:	6839      	ldr	r1, [r7, #0]
 800fe1e:	6878      	ldr	r0, [r7, #4]
 800fe20:	f000 f84f 	bl	800fec2 <USBD_CtlError>
    break;
 800fe24:	e000      	b.n	800fe28 <USBD_ClrFeature+0x48>
    break;
 800fe26:	bf00      	nop
  }
}
 800fe28:	bf00      	nop
 800fe2a:	3708      	adds	r7, #8
 800fe2c:	46bd      	mov	sp, r7
 800fe2e:	bd80      	pop	{r7, pc}

0800fe30 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 800fe30:	b480      	push	{r7}
 800fe32:	b083      	sub	sp, #12
 800fe34:	af00      	add	r7, sp, #0
 800fe36:	6078      	str	r0, [r7, #4]
 800fe38:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdev->dev.setup_packet);
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	f893 25cc 	ldrb.w	r2, [r3, #1484]	; 0x5cc
 800fe40:	683b      	ldr	r3, [r7, #0]
 800fe42:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	f893 25cd 	ldrb.w	r2, [r3, #1485]	; 0x5cd
 800fe4a:	683b      	ldr	r3, [r7, #0]
 800fe4c:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	f893 35ce 	ldrb.w	r3, [r3, #1486]	; 0x5ce
 800fe54:	b29a      	uxth	r2, r3
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	f893 35cf 	ldrb.w	r3, [r3, #1487]	; 0x5cf
 800fe5c:	b29b      	uxth	r3, r3
 800fe5e:	021b      	lsls	r3, r3, #8
 800fe60:	b29b      	uxth	r3, r3
 800fe62:	4413      	add	r3, r2
 800fe64:	b29a      	uxth	r2, r3
 800fe66:	683b      	ldr	r3, [r7, #0]
 800fe68:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	f893 35d0 	ldrb.w	r3, [r3, #1488]	; 0x5d0
 800fe70:	b29a      	uxth	r2, r3
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	f893 35d1 	ldrb.w	r3, [r3, #1489]	; 0x5d1
 800fe78:	b29b      	uxth	r3, r3
 800fe7a:	021b      	lsls	r3, r3, #8
 800fe7c:	b29b      	uxth	r3, r3
 800fe7e:	4413      	add	r3, r2
 800fe80:	b29a      	uxth	r2, r3
 800fe82:	683b      	ldr	r3, [r7, #0]
 800fe84:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	f893 35d2 	ldrb.w	r3, [r3, #1490]	; 0x5d2
 800fe8c:	b29a      	uxth	r2, r3
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	f893 35d3 	ldrb.w	r3, [r3, #1491]	; 0x5d3
 800fe94:	b29b      	uxth	r3, r3
 800fe96:	021b      	lsls	r3, r3, #8
 800fe98:	b29b      	uxth	r3, r3
 800fe9a:	4413      	add	r3, r2
 800fe9c:	b29a      	uxth	r2, r3
 800fe9e:	683b      	ldr	r3, [r7, #0]
 800fea0:	80da      	strh	r2, [r3, #6]
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	88db      	ldrh	r3, [r3, #6]
 800fea6:	461a      	mov	r2, r3
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	2201      	movs	r2, #1
 800feb2:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
}
 800feb6:	bf00      	nop
 800feb8:	370c      	adds	r7, #12
 800feba:	46bd      	mov	sp, r7
 800febc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec0:	4770      	bx	lr

0800fec2 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 800fec2:	b580      	push	{r7, lr}
 800fec4:	b082      	sub	sp, #8
 800fec6:	af00      	add	r7, sp, #0
 800fec8:	6078      	str	r0, [r7, #4]
 800feca:	6039      	str	r1, [r7, #0]
  
  DCD_EP_Stall(pdev , 0x80);
 800fecc:	2180      	movs	r1, #128	; 0x80
 800fece:	6878      	ldr	r0, [r7, #4]
 800fed0:	f7fe f8ad 	bl	800e02e <DCD_EP_Stall>
  DCD_EP_Stall(pdev , 0);
 800fed4:	2100      	movs	r1, #0
 800fed6:	6878      	ldr	r0, [r7, #4]
 800fed8:	f7fe f8a9 	bl	800e02e <DCD_EP_Stall>
  USB_OTG_EP0_OutStart(pdev);  
 800fedc:	6878      	ldr	r0, [r7, #4]
 800fede:	f7fd fed9 	bl	800dc94 <USB_OTG_EP0_OutStart>
}
 800fee2:	bf00      	nop
 800fee4:	3708      	adds	r7, #8
 800fee6:	46bd      	mov	sp, r7
 800fee8:	bd80      	pop	{r7, pc}

0800feea <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800feea:	b580      	push	{r7, lr}
 800feec:	b086      	sub	sp, #24
 800feee:	af00      	add	r7, sp, #0
 800fef0:	60f8      	str	r0, [r7, #12]
 800fef2:	60b9      	str	r1, [r7, #8]
 800fef4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 800fef6:	2300      	movs	r3, #0
 800fef8:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d033      	beq.n	800ff68 <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 800ff00:	68f8      	ldr	r0, [r7, #12]
 800ff02:	f000 f835 	bl	800ff70 <USBD_GetLen>
 800ff06:	4603      	mov	r3, r0
 800ff08:	3301      	adds	r3, #1
 800ff0a:	b29b      	uxth	r3, r3
 800ff0c:	005b      	lsls	r3, r3, #1
 800ff0e:	b29a      	uxth	r2, r3
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	881a      	ldrh	r2, [r3, #0]
 800ff18:	7dfb      	ldrb	r3, [r7, #23]
 800ff1a:	1c59      	adds	r1, r3, #1
 800ff1c:	75f9      	strb	r1, [r7, #23]
 800ff1e:	4619      	mov	r1, r3
 800ff20:	68bb      	ldr	r3, [r7, #8]
 800ff22:	440b      	add	r3, r1
 800ff24:	b2d2      	uxtb	r2, r2
 800ff26:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800ff28:	7dfb      	ldrb	r3, [r7, #23]
 800ff2a:	1c5a      	adds	r2, r3, #1
 800ff2c:	75fa      	strb	r2, [r7, #23]
 800ff2e:	461a      	mov	r2, r3
 800ff30:	68bb      	ldr	r3, [r7, #8]
 800ff32:	4413      	add	r3, r2
 800ff34:	2203      	movs	r2, #3
 800ff36:	701a      	strb	r2, [r3, #0]
    
    while (*desc != NULL) 
 800ff38:	e012      	b.n	800ff60 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	1c5a      	adds	r2, r3, #1
 800ff3e:	60fa      	str	r2, [r7, #12]
 800ff40:	7dfa      	ldrb	r2, [r7, #23]
 800ff42:	1c51      	adds	r1, r2, #1
 800ff44:	75f9      	strb	r1, [r7, #23]
 800ff46:	4611      	mov	r1, r2
 800ff48:	68ba      	ldr	r2, [r7, #8]
 800ff4a:	440a      	add	r2, r1
 800ff4c:	781b      	ldrb	r3, [r3, #0]
 800ff4e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 800ff50:	7dfb      	ldrb	r3, [r7, #23]
 800ff52:	1c5a      	adds	r2, r3, #1
 800ff54:	75fa      	strb	r2, [r7, #23]
 800ff56:	461a      	mov	r2, r3
 800ff58:	68bb      	ldr	r3, [r7, #8]
 800ff5a:	4413      	add	r3, r2
 800ff5c:	2200      	movs	r2, #0
 800ff5e:	701a      	strb	r2, [r3, #0]
    while (*desc != NULL) 
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	781b      	ldrb	r3, [r3, #0]
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d1e8      	bne.n	800ff3a <USBD_GetString+0x50>
    }
  } 
}
 800ff68:	bf00      	nop
 800ff6a:	3718      	adds	r7, #24
 800ff6c:	46bd      	mov	sp, r7
 800ff6e:	bd80      	pop	{r7, pc}

0800ff70 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ff70:	b480      	push	{r7}
 800ff72:	b085      	sub	sp, #20
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 800ff78:	2300      	movs	r3, #0
 800ff7a:	73fb      	strb	r3, [r7, #15]

    while (*buf != NULL) 
 800ff7c:	e005      	b.n	800ff8a <USBD_GetLen+0x1a>
    {
        len++;
 800ff7e:	7bfb      	ldrb	r3, [r7, #15]
 800ff80:	3301      	adds	r3, #1
 800ff82:	73fb      	strb	r3, [r7, #15]
        buf++;
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	3301      	adds	r3, #1
 800ff88:	607b      	str	r3, [r7, #4]
    while (*buf != NULL) 
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	781b      	ldrb	r3, [r3, #0]
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d1f5      	bne.n	800ff7e <USBD_GetLen+0xe>
    }

    return len;
 800ff92:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff94:	4618      	mov	r0, r3
 800ff96:	3714      	adds	r7, #20
 800ff98:	46bd      	mov	sp, r7
 800ff9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff9e:	4770      	bx	lr

0800ffa0 <assertFail>:
	.line = 0
};


void assertFail(char *exp, char *file, int line)
{
 800ffa0:	b580      	push	{r7, lr}
 800ffa2:	b086      	sub	sp, #24
 800ffa4:	af00      	add	r7, sp, #0
 800ffa6:	60f8      	str	r0, [r7, #12]
 800ffa8:	60b9      	str	r1, [r7, #8]
 800ffaa:	607a      	str	r2, [r7, #4]
	__asm volatile
 800ffac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffb0:	f383 8811 	msr	BASEPRI, r3
 800ffb4:	f3bf 8f6f 	isb	sy
 800ffb8:	f3bf 8f4f 	dsb	sy
 800ffbc:	617b      	str	r3, [r7, #20]
}
 800ffbe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	storeAssertSnapshotData(file, line);
 800ffc0:	6879      	ldr	r1, [r7, #4]
 800ffc2:	68b8      	ldr	r0, [r7, #8]
 800ffc4:	f000 f808 	bl	800ffd8 <storeAssertSnapshotData>
	printf("Assert failed %s:%d\n", file, line);
 800ffc8:	687a      	ldr	r2, [r7, #4]
 800ffca:	68b9      	ldr	r1, [r7, #8]
 800ffcc:	4801      	ldr	r0, [pc, #4]	; (800ffd4 <assertFail+0x34>)
 800ffce:	f00a facf 	bl	801a570 <iprintf>
	while (1);
 800ffd2:	e7fe      	b.n	800ffd2 <assertFail+0x32>
 800ffd4:	0801dbcc 	.word	0x0801dbcc

0800ffd8 <storeAssertSnapshotData>:
}

void storeAssertSnapshotData(char *file, int line)
{
 800ffd8:	b480      	push	{r7}
 800ffda:	b083      	sub	sp, #12
 800ffdc:	af00      	add	r7, sp, #0
 800ffde:	6078      	str	r0, [r7, #4]
 800ffe0:	6039      	str	r1, [r7, #0]
	snapshot.magicNumber = MAGIC_ASSERT_INDICATOR;
 800ffe2:	4b07      	ldr	r3, [pc, #28]	; (8010000 <storeAssertSnapshotData+0x28>)
 800ffe4:	4a07      	ldr	r2, [pc, #28]	; (8010004 <storeAssertSnapshotData+0x2c>)
 800ffe6:	601a      	str	r2, [r3, #0]
	snapshot.fileName = file;
 800ffe8:	4a05      	ldr	r2, [pc, #20]	; (8010000 <storeAssertSnapshotData+0x28>)
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	6053      	str	r3, [r2, #4]
	snapshot.line = line;
 800ffee:	4a04      	ldr	r2, [pc, #16]	; (8010000 <storeAssertSnapshotData+0x28>)
 800fff0:	683b      	ldr	r3, [r7, #0]
 800fff2:	6093      	str	r3, [r2, #8]
}
 800fff4:	bf00      	nop
 800fff6:	370c      	adds	r7, #12
 800fff8:	46bd      	mov	sp, r7
 800fffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fffe:	4770      	bx	lr
 8010000:	20000434 	.word	0x20000434
 8010004:	2f8a001f 	.word	0x2f8a001f

08010008 <pt1FilterApply4>:
    filter->state = filter->state + filter->dT / (filter->RC + filter->dT) * (input - filter->state);
    return filter->state;
}

float pt1FilterApply4(pt1Filter_t *filter, float input, uint16_t f_cut, float dT)
{
 8010008:	b480      	push	{r7}
 801000a:	b085      	sub	sp, #20
 801000c:	af00      	add	r7, sp, #0
 801000e:	60f8      	str	r0, [r7, #12]
 8010010:	ed87 0a02 	vstr	s0, [r7, #8]
 8010014:	460b      	mov	r3, r1
 8010016:	edc7 0a00 	vstr	s1, [r7]
 801001a:	80fb      	strh	r3, [r7, #6]
    // Pre calculate and store RC
    if (!filter->RC) {
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	edd3 7a01 	vldr	s15, [r3, #4]
 8010022:	eef5 7a40 	vcmp.f32	s15, #0.0
 8010026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801002a:	d10f      	bne.n	801004c <pt1FilterApply4+0x44>
        filter->RC = 1.0f / ( 2.0f * M_PIf * f_cut );
 801002c:	88fb      	ldrh	r3, [r7, #6]
 801002e:	ee07 3a90 	vmov	s15, r3
 8010032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010036:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80100a0 <pt1FilterApply4+0x98>
 801003a:	ee27 7a87 	vmul.f32	s14, s15, s14
 801003e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8010042:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	edc3 7a01 	vstr	s15, [r3, #4]
    }

    filter->dT = dT;    // cache latest dT for possible use in pt1FilterApply
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	683a      	ldr	r2, [r7, #0]
 8010050:	609a      	str	r2, [r3, #8]
    filter->state = filter->state + dT / (filter->RC + dT) * (input - filter->state);
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	ed93 7a00 	vldr	s14, [r3]
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	edd3 6a01 	vldr	s13, [r3, #4]
 801005e:	edd7 7a00 	vldr	s15, [r7]
 8010062:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010066:	ed97 6a00 	vldr	s12, [r7]
 801006a:	eec6 6a27 	vdiv.f32	s13, s12, s15
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	edd3 7a00 	vldr	s15, [r3]
 8010074:	ed97 6a02 	vldr	s12, [r7, #8]
 8010078:	ee76 7a67 	vsub.f32	s15, s12, s15
 801007c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010080:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	edc3 7a00 	vstr	s15, [r3]
    return filter->state;
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	681b      	ldr	r3, [r3, #0]
 801008e:	ee07 3a90 	vmov	s15, r3
}
 8010092:	eeb0 0a67 	vmov.f32	s0, s15
 8010096:	3714      	adds	r7, #20
 8010098:	46bd      	mov	sp, r7
 801009a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009e:	4770      	bx	lr
 80100a0:	40c90fdb 	.word	0x40c90fdb

080100a4 <biquadFilterInitLPF>:
    biquadFilterInit(filter, samplingFreq, filterFreq, Q, FILTER_NOTCH);
}

//
void biquadFilterInitLPF(biquadFilter_t *filter, uint16_t samplingFreq, uint16_t filterFreq)
{
 80100a4:	b580      	push	{r7, lr}
 80100a6:	b082      	sub	sp, #8
 80100a8:	af00      	add	r7, sp, #0
 80100aa:	6078      	str	r0, [r7, #4]
 80100ac:	460b      	mov	r3, r1
 80100ae:	807b      	strh	r3, [r7, #2]
 80100b0:	4613      	mov	r3, r2
 80100b2:	803b      	strh	r3, [r7, #0]
    biquadFilterInit(filter, samplingFreq, filterFreq, BIQUAD_Q, FILTER_LPF);
 80100b4:	883a      	ldrh	r2, [r7, #0]
 80100b6:	8879      	ldrh	r1, [r7, #2]
 80100b8:	2300      	movs	r3, #0
 80100ba:	ed9f 0a04 	vldr	s0, [pc, #16]	; 80100cc <biquadFilterInitLPF+0x28>
 80100be:	6878      	ldr	r0, [r7, #4]
 80100c0:	f000 f806 	bl	80100d0 <biquadFilterInit>
}
 80100c4:	bf00      	nop
 80100c6:	3708      	adds	r7, #8
 80100c8:	46bd      	mov	sp, r7
 80100ca:	bd80      	pop	{r7, pc}
 80100cc:	3f3504f3 	.word	0x3f3504f3

080100d0 <biquadFilterInit>:

//
void biquadFilterInit(biquadFilter_t *filter, uint16_t samplingFreq, uint16_t filterFreq, float Q, biquadFilterType_e filterType)
{
 80100d0:	b580      	push	{r7, lr}
 80100d2:	b090      	sub	sp, #64	; 0x40
 80100d4:	af00      	add	r7, sp, #0
 80100d6:	60f8      	str	r0, [r7, #12]
 80100d8:	4608      	mov	r0, r1
 80100da:	4611      	mov	r1, r2
 80100dc:	ed87 0a01 	vstr	s0, [r7, #4]
 80100e0:	461a      	mov	r2, r3
 80100e2:	4603      	mov	r3, r0
 80100e4:	817b      	strh	r3, [r7, #10]
 80100e6:	460b      	mov	r3, r1
 80100e8:	813b      	strh	r3, [r7, #8]
 80100ea:	4613      	mov	r3, r2
 80100ec:	70fb      	strb	r3, [r7, #3]
    // Check for Nyquist frequency and if it's not possible to initialize filter as requested - set to no filtering at all
    if (filterFreq < (samplingFreq / 2)) {
 80100ee:	897b      	ldrh	r3, [r7, #10]
 80100f0:	085b      	lsrs	r3, r3, #1
 80100f2:	b29b      	uxth	r3, r3
 80100f4:	893a      	ldrh	r2, [r7, #8]
 80100f6:	429a      	cmp	r2, r3
 80100f8:	f080 80a8 	bcs.w	801024c <biquadFilterInit+0x17c>
        // setup variables
        const float sampleRate = samplingFreq;
 80100fc:	897b      	ldrh	r3, [r7, #10]
 80100fe:	ee07 3a90 	vmov	s15, r3
 8010102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010106:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        const float omega = 2.0f * M_PIf * ((float)filterFreq) / sampleRate;
 801010a:	893b      	ldrh	r3, [r7, #8]
 801010c:	ee07 3a90 	vmov	s15, r3
 8010110:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010114:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 801028c <biquadFilterInit+0x1bc>
 8010118:	ee67 6a87 	vmul.f32	s13, s15, s14
 801011c:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8010120:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010124:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        const float sn = sin_approx(omega);
 8010128:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 801012c:	f000 f91e 	bl	801036c <sin_approx>
 8010130:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
        const float cs = cos_approx(omega);
 8010134:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8010138:	f000 f9c4 	bl	80104c4 <cos_approx>
 801013c:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
        const float alpha = sn / (2 * Q);
 8010140:	edd7 7a01 	vldr	s15, [r7, #4]
 8010144:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8010148:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 801014c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010150:	edc7 7a08 	vstr	s15, [r7, #32]

        float b0, b1, b2;
        switch (filterType) {
 8010154:	78fb      	ldrb	r3, [r7, #3]
 8010156:	2b00      	cmp	r3, #0
 8010158:	d002      	beq.n	8010160 <biquadFilterInit+0x90>
 801015a:	2b01      	cmp	r3, #1
 801015c:	d021      	beq.n	80101a2 <biquadFilterInit+0xd2>
 801015e:	e02f      	b.n	80101c0 <biquadFilterInit+0xf0>
        case FILTER_LPF:
            b0 = (1 - cs) / 2;
 8010160:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010164:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010168:	ee37 7a67 	vsub.f32	s14, s14, s15
 801016c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8010170:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010174:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            b1 = 1 - cs;
 8010178:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801017c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010180:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010184:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            b2 = (1 - cs) / 2;
 8010188:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801018c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010190:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010194:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8010198:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801019c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            break;
 80101a0:	e00e      	b.n	80101c0 <biquadFilterInit+0xf0>
        case FILTER_NOTCH:
            b0 =  1;
 80101a2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80101a6:	63fb      	str	r3, [r7, #60]	; 0x3c
            b1 = -2 * cs;
 80101a8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80101ac:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 80101b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80101b4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            b2 =  1;
 80101b8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80101bc:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 80101be:	bf00      	nop
        }
        const float a0 =  1 + alpha;
 80101c0:	edd7 7a08 	vldr	s15, [r7, #32]
 80101c4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80101c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80101cc:	edc7 7a07 	vstr	s15, [r7, #28]
        const float a1 = -2 * cs;
 80101d0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80101d4:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 80101d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80101dc:	edc7 7a06 	vstr	s15, [r7, #24]
        const float a2 =  1 - alpha;
 80101e0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80101e4:	edd7 7a08 	vldr	s15, [r7, #32]
 80101e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80101ec:	edc7 7a05 	vstr	s15, [r7, #20]

        // precompute the coefficients
        filter->b0 = b0 / a0;
 80101f0:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 80101f4:	ed97 7a07 	vldr	s14, [r7, #28]
 80101f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	edc3 7a00 	vstr	s15, [r3]
        filter->b1 = b1 / a0;
 8010202:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8010206:	ed97 7a07 	vldr	s14, [r7, #28]
 801020a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	edc3 7a01 	vstr	s15, [r3, #4]
        filter->b2 = b2 / a0;
 8010214:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8010218:	ed97 7a07 	vldr	s14, [r7, #28]
 801021c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	edc3 7a02 	vstr	s15, [r3, #8]
        filter->a1 = a1 / a0;
 8010226:	edd7 6a06 	vldr	s13, [r7, #24]
 801022a:	ed97 7a07 	vldr	s14, [r7, #28]
 801022e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	edc3 7a03 	vstr	s15, [r3, #12]
        filter->a2 = a2 / a0;
 8010238:	edd7 6a05 	vldr	s13, [r7, #20]
 801023c:	ed97 7a07 	vldr	s14, [r7, #28]
 8010240:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	edc3 7a04 	vstr	s15, [r3, #16]
 801024a:	e013      	b.n	8010274 <biquadFilterInit+0x1a4>
    }
    else {
        // Not possible to filter frequencies above Nyquist frequency - passthrough
        filter->b0 = 1.0f;
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8010252:	601a      	str	r2, [r3, #0]
        filter->b1 = 0.0f;
 8010254:	68fb      	ldr	r3, [r7, #12]
 8010256:	f04f 0200 	mov.w	r2, #0
 801025a:	605a      	str	r2, [r3, #4]
        filter->b2 = 0.0f;
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	f04f 0200 	mov.w	r2, #0
 8010262:	609a      	str	r2, [r3, #8]
        filter->a1 = 0.0f;
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	f04f 0200 	mov.w	r2, #0
 801026a:	60da      	str	r2, [r3, #12]
        filter->a2 = 0.0f;
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	f04f 0200 	mov.w	r2, #0
 8010272:	611a      	str	r2, [r3, #16]
    }

    // zero initial samples
    filter->d1 = filter->d2 = 0;
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	f04f 0200 	mov.w	r2, #0
 801027a:	619a      	str	r2, [r3, #24]
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	699a      	ldr	r2, [r3, #24]
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	615a      	str	r2, [r3, #20]
}
 8010284:	bf00      	nop
 8010286:	3740      	adds	r7, #64	; 0x40
 8010288:	46bd      	mov	sp, r7
 801028a:	bd80      	pop	{r7, pc}
 801028c:	40c90fdb 	.word	0x40c90fdb

08010290 <biquadFilterApply>:

// Computes a biquad_t filter on a sample
float biquadFilterApply(biquadFilter_t *filter, float input)
{
 8010290:	b480      	push	{r7}
 8010292:	b085      	sub	sp, #20
 8010294:	af00      	add	r7, sp, #0
 8010296:	6078      	str	r0, [r7, #4]
 8010298:	ed87 0a00 	vstr	s0, [r7]
    const float result = filter->b0 * input + filter->d1;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	ed93 7a00 	vldr	s14, [r3]
 80102a2:	edd7 7a00 	vldr	s15, [r7]
 80102a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	edd3 7a05 	vldr	s15, [r3, #20]
 80102b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80102b4:	edc7 7a03 	vstr	s15, [r7, #12]
    filter->d1 = filter->b1 * input - filter->a1 * result + filter->d2;
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	ed93 7a01 	vldr	s14, [r3, #4]
 80102be:	edd7 7a00 	vldr	s15, [r7]
 80102c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	edd3 6a03 	vldr	s13, [r3, #12]
 80102cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80102d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80102d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	edd3 7a06 	vldr	s15, [r3, #24]
 80102de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	edc3 7a05 	vstr	s15, [r3, #20]
    filter->d2 = filter->b2 * input - filter->a2 * result;
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	ed93 7a02 	vldr	s14, [r3, #8]
 80102ee:	edd7 7a00 	vldr	s15, [r7]
 80102f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	edd3 6a04 	vldr	s13, [r3, #16]
 80102fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8010300:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010304:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	edc3 7a06 	vstr	s15, [r3, #24]
    return result;
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	ee07 3a90 	vmov	s15, r3
}
 8010314:	eeb0 0a67 	vmov.f32	s0, s15
 8010318:	3714      	adds	r7, #20
 801031a:	46bd      	mov	sp, r7
 801031c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010320:	4770      	bx	lr

08010322 <vApplicationMallocFailedHook>:
#include "task.h"

u32 traceTickCount;

void vApplicationMallocFailedHook( void )
{
 8010322:	b480      	push	{r7}
 8010324:	b083      	sub	sp, #12
 8010326:	af00      	add	r7, sp, #0
	__asm volatile
 8010328:	f04f 0350 	mov.w	r3, #80	; 0x50
 801032c:	f383 8811 	msr	BASEPRI, r3
 8010330:	f3bf 8f6f 	isb	sy
 8010334:	f3bf 8f4f 	dsb	sy
 8010338:	607b      	str	r3, [r7, #4]
}
 801033a:	bf00      	nop
	portDISABLE_INTERRUPTS();
//	printf("\nMalloc failed!\n");
//	ledSet(ERR_LED1, 1);	/**/
//	ledSet(ERR_LED2, 1);
	while(1);
 801033c:	e7fe      	b.n	801033c <vApplicationMallocFailedHook+0x1a>
	...

08010340 <vApplicationStackOverflowHook>:
}

#if (configCHECK_FOR_STACK_OVERFLOW == 1)
void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed portCHAR *pcTaskName)
{
 8010340:	b580      	push	{r7, lr}
 8010342:	b084      	sub	sp, #16
 8010344:	af00      	add	r7, sp, #0
 8010346:	6078      	str	r0, [r7, #4]
 8010348:	6039      	str	r1, [r7, #0]
	__asm volatile
 801034a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801034e:	f383 8811 	msr	BASEPRI, r3
 8010352:	f3bf 8f6f 	isb	sy
 8010356:	f3bf 8f4f 	dsb	sy
 801035a:	60fb      	str	r3, [r7, #12]
}
 801035c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	printf("\nStack overflow!\n");
 801035e:	4802      	ldr	r0, [pc, #8]	; (8010368 <vApplicationStackOverflowHook+0x28>)
 8010360:	f00a f98c 	bl	801a67c <puts>
	while(1);
 8010364:	e7fe      	b.n	8010364 <vApplicationStackOverflowHook+0x24>
 8010366:	bf00      	nop
 8010368:	0801dc18 	.word	0x0801dc18

0801036c <sin_approx>:
#define sinPolyCoef7 -1.980661520e-4f                                          // Double: -1.980661520135080504411629636078917643846e-4
#define sinPolyCoef9  2.600054768e-6f                                          // Double:  2.600054767890361277123254766503271638682e-6
#endif

float sin_approx(float x)
{
 801036c:	b480      	push	{r7}
 801036e:	b085      	sub	sp, #20
 8010370:	af00      	add	r7, sp, #0
 8010372:	ed87 0a01 	vstr	s0, [r7, #4]
    int32_t xint = x;
 8010376:	edd7 7a01 	vldr	s15, [r7, #4]
 801037a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801037e:	ee17 3a90 	vmov	r3, s15
 8010382:	60fb      	str	r3, [r7, #12]
    if (xint < -32 || xint > 32) return 0.0f;                               // Stop here on error input (5 * 360 Deg)
 8010384:	68fb      	ldr	r3, [r7, #12]
 8010386:	f113 0f20 	cmn.w	r3, #32
 801038a:	db02      	blt.n	8010392 <sin_approx+0x26>
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	2b20      	cmp	r3, #32
 8010390:	dd0a      	ble.n	80103a8 <sin_approx+0x3c>
 8010392:	eddf 7a42 	vldr	s15, [pc, #264]	; 801049c <sin_approx+0x130>
 8010396:	e079      	b.n	801048c <sin_approx+0x120>
    while (x >  M_PIf) x -= (2.0f * M_PIf);                                 // always wrap input angle to -PI..PI
 8010398:	edd7 7a01 	vldr	s15, [r7, #4]
 801039c:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80104a0 <sin_approx+0x134>
 80103a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80103a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80103a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80103ac:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80104a4 <sin_approx+0x138>
 80103b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80103b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103b8:	dcee      	bgt.n	8010398 <sin_approx+0x2c>
    while (x < -M_PIf) x += (2.0f * M_PIf);
 80103ba:	e007      	b.n	80103cc <sin_approx+0x60>
 80103bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80103c0:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80104a0 <sin_approx+0x134>
 80103c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80103c8:	edc7 7a01 	vstr	s15, [r7, #4]
 80103cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80103d0:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80104a8 <sin_approx+0x13c>
 80103d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80103d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103dc:	d4ee      	bmi.n	80103bc <sin_approx+0x50>
    if (x >  (0.5f * M_PIf)) x =  (0.5f * M_PIf) - (x - (0.5f * M_PIf));   // We just pick -90..+90 Degree
 80103de:	edd7 7a01 	vldr	s15, [r7, #4]
 80103e2:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80104ac <sin_approx+0x140>
 80103e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80103ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103ee:	dd0c      	ble.n	801040a <sin_approx+0x9e>
 80103f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80103f4:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80104ac <sin_approx+0x140>
 80103f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80103fc:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80104ac <sin_approx+0x140>
 8010400:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010404:	edc7 7a01 	vstr	s15, [r7, #4]
 8010408:	e014      	b.n	8010434 <sin_approx+0xc8>
    else if (x < -(0.5f * M_PIf)) x = -(0.5f * M_PIf) - ((0.5f * M_PIf) + x);
 801040a:	edd7 7a01 	vldr	s15, [r7, #4]
 801040e:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80104b0 <sin_approx+0x144>
 8010412:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801041a:	d50b      	bpl.n	8010434 <sin_approx+0xc8>
 801041c:	edd7 7a01 	vldr	s15, [r7, #4]
 8010420:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80104ac <sin_approx+0x140>
 8010424:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010428:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80104b0 <sin_approx+0x144>
 801042c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010430:	edc7 7a01 	vstr	s15, [r7, #4]
    float x2 = x * x;
 8010434:	edd7 7a01 	vldr	s15, [r7, #4]
 8010438:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801043c:	edc7 7a02 	vstr	s15, [r7, #8]
    return x + x * x2 * (sinPolyCoef3 + x2 * (sinPolyCoef5 + x2 * (sinPolyCoef7 + x2 * sinPolyCoef9)));
 8010440:	ed97 7a01 	vldr	s14, [r7, #4]
 8010444:	edd7 7a02 	vldr	s15, [r7, #8]
 8010448:	ee27 7a27 	vmul.f32	s14, s14, s15
 801044c:	edd7 7a02 	vldr	s15, [r7, #8]
 8010450:	eddf 6a18 	vldr	s13, [pc, #96]	; 80104b4 <sin_approx+0x148>
 8010454:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010458:	eddf 6a17 	vldr	s13, [pc, #92]	; 80104b8 <sin_approx+0x14c>
 801045c:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8010460:	edd7 7a02 	vldr	s15, [r7, #8]
 8010464:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010468:	eddf 6a14 	vldr	s13, [pc, #80]	; 80104bc <sin_approx+0x150>
 801046c:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8010470:	edd7 7a02 	vldr	s15, [r7, #8]
 8010474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010478:	eddf 6a11 	vldr	s13, [pc, #68]	; 80104c0 <sin_approx+0x154>
 801047c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010480:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010484:	edd7 7a01 	vldr	s15, [r7, #4]
 8010488:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 801048c:	eeb0 0a67 	vmov.f32	s0, s15
 8010490:	3714      	adds	r7, #20
 8010492:	46bd      	mov	sp, r7
 8010494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010498:	4770      	bx	lr
 801049a:	bf00      	nop
 801049c:	00000000 	.word	0x00000000
 80104a0:	40c90fdb 	.word	0x40c90fdb
 80104a4:	40490fdb 	.word	0x40490fdb
 80104a8:	c0490fdb 	.word	0xc0490fdb
 80104ac:	3fc90fdb 	.word	0x3fc90fdb
 80104b0:	bfc90fdb 	.word	0xbfc90fdb
 80104b4:	362e7c9a 	.word	0x362e7c9a
 80104b8:	394faffa 	.word	0x394faffa
 80104bc:	3c088735 	.word	0x3c088735
 80104c0:	3e2aaaa4 	.word	0x3e2aaaa4

080104c4 <cos_approx>:

float cos_approx(float x)
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b082      	sub	sp, #8
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	ed87 0a01 	vstr	s0, [r7, #4]
    return sin_approx(x + (0.5f * M_PIf));
 80104ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80104d2:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80104f0 <cos_approx+0x2c>
 80104d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80104da:	eeb0 0a67 	vmov.f32	s0, s15
 80104de:	f7ff ff45 	bl	801036c <sin_approx>
 80104e2:	eef0 7a40 	vmov.f32	s15, s0
}
 80104e6:	eeb0 0a67 	vmov.f32	s0, s15
 80104ea:	3708      	adds	r7, #8
 80104ec:	46bd      	mov	sp, r7
 80104ee:	bd80      	pop	{r7, pc}
 80104f0:	3fc90fdb 	.word	0x3fc90fdb

080104f4 <atan2_approx>:
// https://github.com/Crashpilot1000/HarakiriWebstore1/blob/396715f73c6fcf859e0db0f34e12fe44bace6483/src/mw.c#L1292
// http://http.developer.nvidia.com/Cg/atan2.html (not working correctly!)
// Poly coefficients by @ledvinap (https://github.com/cleanflight/cleanflight/pull/1107)
// Max absolute error 0,000027 degree
float atan2_approx(float y, float x)
{
 80104f4:	b480      	push	{r7}
 80104f6:	b087      	sub	sp, #28
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	ed87 0a01 	vstr	s0, [r7, #4]
 80104fe:	edc7 0a00 	vstr	s1, [r7]
    #define atanPolyCoef5  0.05030176425872175f
    #define atanPolyCoef6  0.1471039133652469f
    #define atanPolyCoef7  0.6444640676891548f

    float res, absX, absY;
    absX = fabsf(x);
 8010502:	edd7 7a00 	vldr	s15, [r7]
 8010506:	eef0 7ae7 	vabs.f32	s15, s15
 801050a:	edc7 7a04 	vstr	s15, [r7, #16]
    absY = fabsf(y);
 801050e:	edd7 7a01 	vldr	s15, [r7, #4]
 8010512:	eef0 7ae7 	vabs.f32	s15, s15
 8010516:	edc7 7a03 	vstr	s15, [r7, #12]
    res  = MAX(absX, absY);
 801051a:	ed97 7a04 	vldr	s14, [r7, #16]
 801051e:	edd7 7a03 	vldr	s15, [r7, #12]
 8010522:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801052a:	dd01      	ble.n	8010530 <atan2_approx+0x3c>
 801052c:	693b      	ldr	r3, [r7, #16]
 801052e:	e000      	b.n	8010532 <atan2_approx+0x3e>
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	617b      	str	r3, [r7, #20]
    if (res) res = MIN(absX, absY) / res;
 8010534:	edd7 7a05 	vldr	s15, [r7, #20]
 8010538:	eef5 7a40 	vcmp.f32	s15, #0.0
 801053c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010540:	d014      	beq.n	801056c <atan2_approx+0x78>
 8010542:	ed97 7a04 	vldr	s14, [r7, #16]
 8010546:	edd7 7a03 	vldr	s15, [r7, #12]
 801054a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801054e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010552:	d502      	bpl.n	801055a <atan2_approx+0x66>
 8010554:	edd7 7a04 	vldr	s15, [r7, #16]
 8010558:	e001      	b.n	801055e <atan2_approx+0x6a>
 801055a:	edd7 7a03 	vldr	s15, [r7, #12]
 801055e:	edd7 6a05 	vldr	s13, [r7, #20]
 8010562:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8010566:	ed87 7a05 	vstr	s14, [r7, #20]
 801056a:	e002      	b.n	8010572 <atan2_approx+0x7e>
    else res = 0.0f;
 801056c:	f04f 0300 	mov.w	r3, #0
 8010570:	617b      	str	r3, [r7, #20]
    res = -((((atanPolyCoef5 * res - atanPolyCoef4) * res - atanPolyCoef3) * res - atanPolyCoef2) * res - atanPolyCoef1) / ((atanPolyCoef7 * res + atanPolyCoef6) * res + 1.0f);
 8010572:	edd7 7a05 	vldr	s15, [r7, #20]
 8010576:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8010654 <atan2_approx+0x160>
 801057a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801057e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8010658 <atan2_approx+0x164>
 8010582:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8010586:	edd7 7a05 	vldr	s15, [r7, #20]
 801058a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801058e:	ed9f 7a33 	vldr	s14, [pc, #204]	; 801065c <atan2_approx+0x168>
 8010592:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8010596:	edd7 7a05 	vldr	s15, [r7, #20]
 801059a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801059e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8010660 <atan2_approx+0x16c>
 80105a2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80105a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80105aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80105ae:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8010664 <atan2_approx+0x170>
 80105b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80105b6:	eef1 6a67 	vneg.f32	s13, s15
 80105ba:	edd7 7a05 	vldr	s15, [r7, #20]
 80105be:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8010668 <atan2_approx+0x174>
 80105c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80105c6:	ed9f 7a29 	vldr	s14, [pc, #164]	; 801066c <atan2_approx+0x178>
 80105ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80105ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80105d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80105d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80105da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80105de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80105e2:	edc7 7a05 	vstr	s15, [r7, #20]
    if (absY > absX) res = (M_PIf / 2.0f) - res;
 80105e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80105ea:	edd7 7a04 	vldr	s15, [r7, #16]
 80105ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80105f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105f6:	dd07      	ble.n	8010608 <atan2_approx+0x114>
 80105f8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8010670 <atan2_approx+0x17c>
 80105fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8010600:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010604:	edc7 7a05 	vstr	s15, [r7, #20]
    if (x < 0) res = M_PIf - res;
 8010608:	edd7 7a00 	vldr	s15, [r7]
 801060c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010614:	d507      	bpl.n	8010626 <atan2_approx+0x132>
 8010616:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8010674 <atan2_approx+0x180>
 801061a:	edd7 7a05 	vldr	s15, [r7, #20]
 801061e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010622:	edc7 7a05 	vstr	s15, [r7, #20]
    if (y < 0) res = -res;
 8010626:	edd7 7a01 	vldr	s15, [r7, #4]
 801062a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801062e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010632:	d505      	bpl.n	8010640 <atan2_approx+0x14c>
 8010634:	edd7 7a05 	vldr	s15, [r7, #20]
 8010638:	eef1 7a67 	vneg.f32	s15, s15
 801063c:	edc7 7a05 	vstr	s15, [r7, #20]
    return res;
 8010640:	697b      	ldr	r3, [r7, #20]
 8010642:	ee07 3a90 	vmov	s15, r3
}
 8010646:	eeb0 0a67 	vmov.f32	s0, s15
 801064a:	371c      	adds	r7, #28
 801064c:	46bd      	mov	sp, r7
 801064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010652:	4770      	bx	lr
 8010654:	3d4e0939 	.word	0x3d4e0939
 8010658:	3e9eb5e3 	.word	0x3e9eb5e3
 801065c:	3e16fa88 	.word	0x3e16fa88
 8010660:	3f7ffe45 	.word	0x3f7ffe45
 8010664:	34a8dfa7 	.word	0x34a8dfa7
 8010668:	3f24fb99 	.word	0x3f24fb99
 801066c:	3e16a269 	.word	0x3e16a269
 8010670:	3fc90fdb 	.word	0x3fc90fdb
 8010674:	40490fdb 	.word	0x40490fdb

08010678 <acos_approx>:
// http://http.developer.nvidia.com/Cg/acos.html
// Handbook of Mathematical Functions
// M. Abramowitz and I.A. Stegun, Ed.
// Absolute error <= 6.7e-5
float acos_approx(float x)
{
 8010678:	b580      	push	{r7, lr}
 801067a:	b084      	sub	sp, #16
 801067c:	af00      	add	r7, sp, #0
 801067e:	ed87 0a01 	vstr	s0, [r7, #4]
    float xa = fabsf(x);
 8010682:	edd7 7a01 	vldr	s15, [r7, #4]
 8010686:	eef0 7ae7 	vabs.f32	s15, s15
 801068a:	edc7 7a03 	vstr	s15, [r7, #12]
    float result = sqrtf(1.0f - xa) * (1.5707288f + xa * (-0.2121144f + xa * (0.0742610f + (-0.0187293f * xa))));
 801068e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010692:	edd7 7a03 	vldr	s15, [r7, #12]
 8010696:	ee77 7a67 	vsub.f32	s15, s14, s15
 801069a:	eeb0 0a67 	vmov.f32	s0, s15
 801069e:	f00c f9a9 	bl	801c9f4 <sqrtf>
 80106a2:	eef0 6a40 	vmov.f32	s13, s0
 80106a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80106aa:	ed9f 7a18 	vldr	s14, [pc, #96]	; 801070c <acos_approx+0x94>
 80106ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80106b2:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8010710 <acos_approx+0x98>
 80106b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80106ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80106be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80106c2:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8010714 <acos_approx+0x9c>
 80106c6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80106ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80106ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80106d2:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8010718 <acos_approx+0xa0>
 80106d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80106da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80106de:	edc7 7a02 	vstr	s15, [r7, #8]
    if (x < 0.0f)
 80106e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80106e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80106ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106ee:	d506      	bpl.n	80106fe <acos_approx+0x86>
        return M_PIf - result;
 80106f0:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 801071c <acos_approx+0xa4>
 80106f4:	edd7 7a02 	vldr	s15, [r7, #8]
 80106f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80106fc:	e001      	b.n	8010702 <acos_approx+0x8a>
    else
        return result;
 80106fe:	edd7 7a02 	vldr	s15, [r7, #8]
}
 8010702:	eeb0 0a67 	vmov.f32	s0, s15
 8010706:	3710      	adds	r7, #16
 8010708:	46bd      	mov	sp, r7
 801070a:	bd80      	pop	{r7, pc}
 801070c:	bc996e30 	.word	0xbc996e30
 8010710:	3d981627 	.word	0x3d981627
 8010714:	3e593484 	.word	0x3e593484
 8010718:	3fc90da4 	.word	0x3fc90da4
 801071c:	40490fdb 	.word	0x40490fdb

08010720 <applyDeadband>:
        angle += 36000;
    return angle;
}

int32_t applyDeadband(int32_t value, int32_t deadband)
{
 8010720:	b480      	push	{r7}
 8010722:	b083      	sub	sp, #12
 8010724:	af00      	add	r7, sp, #0
 8010726:	6078      	str	r0, [r7, #4]
 8010728:	6039      	str	r1, [r7, #0]
    if (ABS(value) < deadband) {
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	2b00      	cmp	r3, #0
 801072e:	bfb8      	it	lt
 8010730:	425b      	neglt	r3, r3
 8010732:	683a      	ldr	r2, [r7, #0]
 8010734:	429a      	cmp	r2, r3
 8010736:	dd02      	ble.n	801073e <applyDeadband+0x1e>
        value = 0;
 8010738:	2300      	movs	r3, #0
 801073a:	607b      	str	r3, [r7, #4]
 801073c:	e00e      	b.n	801075c <applyDeadband+0x3c>
    } else if (value > 0) {
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	2b00      	cmp	r3, #0
 8010742:	dd04      	ble.n	801074e <applyDeadband+0x2e>
        value -= deadband;
 8010744:	687a      	ldr	r2, [r7, #4]
 8010746:	683b      	ldr	r3, [r7, #0]
 8010748:	1ad3      	subs	r3, r2, r3
 801074a:	607b      	str	r3, [r7, #4]
 801074c:	e006      	b.n	801075c <applyDeadband+0x3c>
    } else if (value < 0) {
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	2b00      	cmp	r3, #0
 8010752:	da03      	bge.n	801075c <applyDeadband+0x3c>
        value += deadband;
 8010754:	687a      	ldr	r2, [r7, #4]
 8010756:	683b      	ldr	r3, [r7, #0]
 8010758:	4413      	add	r3, r2
 801075a:	607b      	str	r3, [r7, #4]
    }
    return value;
 801075c:	687b      	ldr	r3, [r7, #4]
}
 801075e:	4618      	mov	r0, r3
 8010760:	370c      	adds	r7, #12
 8010762:	46bd      	mov	sp, r7
 8010764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010768:	4770      	bx	lr

0801076a <constrain>:

int constrain(int amt, int low, int high)
{
 801076a:	b480      	push	{r7}
 801076c:	b085      	sub	sp, #20
 801076e:	af00      	add	r7, sp, #0
 8010770:	60f8      	str	r0, [r7, #12]
 8010772:	60b9      	str	r1, [r7, #8]
 8010774:	607a      	str	r2, [r7, #4]
    if (amt < low)
 8010776:	68fa      	ldr	r2, [r7, #12]
 8010778:	68bb      	ldr	r3, [r7, #8]
 801077a:	429a      	cmp	r2, r3
 801077c:	da01      	bge.n	8010782 <constrain+0x18>
        return low;
 801077e:	68bb      	ldr	r3, [r7, #8]
 8010780:	e006      	b.n	8010790 <constrain+0x26>
    else if (amt > high)
 8010782:	68fa      	ldr	r2, [r7, #12]
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	429a      	cmp	r2, r3
 8010788:	dd01      	ble.n	801078e <constrain+0x24>
        return high;
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	e000      	b.n	8010790 <constrain+0x26>
    else
        return amt;
 801078e:	68fb      	ldr	r3, [r7, #12]
}
 8010790:	4618      	mov	r0, r3
 8010792:	3714      	adds	r7, #20
 8010794:	46bd      	mov	sp, r7
 8010796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801079a:	4770      	bx	lr

0801079c <constrainf>:

float constrainf(float amt, float low, float high)
{
 801079c:	b480      	push	{r7}
 801079e:	b085      	sub	sp, #20
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	ed87 0a03 	vstr	s0, [r7, #12]
 80107a6:	edc7 0a02 	vstr	s1, [r7, #8]
 80107aa:	ed87 1a01 	vstr	s2, [r7, #4]
    if (amt < low)
 80107ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80107b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80107b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80107ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107be:	d501      	bpl.n	80107c4 <constrainf+0x28>
        return low;
 80107c0:	68bb      	ldr	r3, [r7, #8]
 80107c2:	e00b      	b.n	80107dc <constrainf+0x40>
    else if (amt > high)
 80107c4:	ed97 7a03 	vldr	s14, [r7, #12]
 80107c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80107cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80107d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107d4:	dd01      	ble.n	80107da <constrainf+0x3e>
        return high;
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	e000      	b.n	80107dc <constrainf+0x40>
    else
        return amt;
 80107da:	68fb      	ldr	r3, [r7, #12]
 80107dc:	ee07 3a90 	vmov	s15, r3
}
 80107e0:	eeb0 0a67 	vmov.f32	s0, s15
 80107e4:	3714      	adds	r7, #20
 80107e6:	46bd      	mov	sp, r7
 80107e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ec:	4770      	bx	lr

080107ee <devClear>:

void devClear(stdev_t *dev)
{
 80107ee:	b480      	push	{r7}
 80107f0:	b083      	sub	sp, #12
 80107f2:	af00      	add	r7, sp, #0
 80107f4:	6078      	str	r0, [r7, #4]
    dev->m_n = 0;
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	2200      	movs	r2, #0
 80107fa:	611a      	str	r2, [r3, #16]
}
 80107fc:	bf00      	nop
 80107fe:	370c      	adds	r7, #12
 8010800:	46bd      	mov	sp, r7
 8010802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010806:	4770      	bx	lr

08010808 <devPush>:

void devPush(stdev_t *dev, float x)
{
 8010808:	b480      	push	{r7}
 801080a:	b083      	sub	sp, #12
 801080c:	af00      	add	r7, sp, #0
 801080e:	6078      	str	r0, [r7, #4]
 8010810:	ed87 0a00 	vstr	s0, [r7]
    dev->m_n++;
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	691b      	ldr	r3, [r3, #16]
 8010818:	1c5a      	adds	r2, r3, #1
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	611a      	str	r2, [r3, #16]
    if (dev->m_n == 1) {
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	691b      	ldr	r3, [r3, #16]
 8010822:	2b01      	cmp	r3, #1
 8010824:	d10b      	bne.n	801083e <devPush+0x36>
        dev->m_oldM = dev->m_newM = x;
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	683a      	ldr	r2, [r7, #0]
 801082a:	605a      	str	r2, [r3, #4]
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	685a      	ldr	r2, [r3, #4]
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	601a      	str	r2, [r3, #0]
        dev->m_oldS = 0.0f;
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	f04f 0200 	mov.w	r2, #0
 801083a:	609a      	str	r2, [r3, #8]
        dev->m_newM = dev->m_oldM + (x - dev->m_oldM) / dev->m_n;
        dev->m_newS = dev->m_oldS + (x - dev->m_oldM) * (x - dev->m_newM);
        dev->m_oldM = dev->m_newM;
        dev->m_oldS = dev->m_newS;
    }
}
 801083c:	e036      	b.n	80108ac <devPush+0xa4>
        dev->m_newM = dev->m_oldM + (x - dev->m_oldM) / dev->m_n;
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	ed93 7a00 	vldr	s14, [r3]
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	edd3 7a00 	vldr	s15, [r3]
 801084a:	edd7 6a00 	vldr	s13, [r7]
 801084e:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	691b      	ldr	r3, [r3, #16]
 8010856:	ee07 3a90 	vmov	s15, r3
 801085a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801085e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8010862:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	edc3 7a01 	vstr	s15, [r3, #4]
        dev->m_newS = dev->m_oldS + (x - dev->m_oldM) * (x - dev->m_newM);
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	ed93 7a02 	vldr	s14, [r3, #8]
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	edd3 7a00 	vldr	s15, [r3]
 8010878:	edd7 6a00 	vldr	s13, [r7]
 801087c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	edd3 7a01 	vldr	s15, [r3, #4]
 8010886:	ed97 6a00 	vldr	s12, [r7]
 801088a:	ee76 7a67 	vsub.f32	s15, s12, s15
 801088e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010892:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	edc3 7a03 	vstr	s15, [r3, #12]
        dev->m_oldM = dev->m_newM;
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	685a      	ldr	r2, [r3, #4]
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	601a      	str	r2, [r3, #0]
        dev->m_oldS = dev->m_newS;
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	68da      	ldr	r2, [r3, #12]
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	609a      	str	r2, [r3, #8]
}
 80108ac:	bf00      	nop
 80108ae:	370c      	adds	r7, #12
 80108b0:	46bd      	mov	sp, r7
 80108b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b6:	4770      	bx	lr

080108b8 <devVariance>:

float devVariance(stdev_t *dev)
{
 80108b8:	b480      	push	{r7}
 80108ba:	b083      	sub	sp, #12
 80108bc:	af00      	add	r7, sp, #0
 80108be:	6078      	str	r0, [r7, #4]
    return ((dev->m_n > 1) ? dev->m_newS / (dev->m_n - 1) : 0.0f);
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	691b      	ldr	r3, [r3, #16]
 80108c4:	2b01      	cmp	r3, #1
 80108c6:	dd0c      	ble.n	80108e2 <devVariance+0x2a>
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	ed93 7a03 	vldr	s14, [r3, #12]
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	691b      	ldr	r3, [r3, #16]
 80108d2:	3b01      	subs	r3, #1
 80108d4:	ee07 3a90 	vmov	s15, r3
 80108d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80108dc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80108e0:	e001      	b.n	80108e6 <devVariance+0x2e>
 80108e2:	eddf 6a05 	vldr	s13, [pc, #20]	; 80108f8 <devVariance+0x40>
 80108e6:	eef0 7a66 	vmov.f32	s15, s13
}
 80108ea:	eeb0 0a67 	vmov.f32	s0, s15
 80108ee:	370c      	adds	r7, #12
 80108f0:	46bd      	mov	sp, r7
 80108f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108f6:	4770      	bx	lr
 80108f8:	00000000 	.word	0x00000000

080108fc <devStandardDeviation>:

float devStandardDeviation(stdev_t *dev)
{
 80108fc:	b580      	push	{r7, lr}
 80108fe:	b082      	sub	sp, #8
 8010900:	af00      	add	r7, sp, #0
 8010902:	6078      	str	r0, [r7, #4]
    return sqrtf(devVariance(dev));
 8010904:	6878      	ldr	r0, [r7, #4]
 8010906:	f7ff ffd7 	bl	80108b8 <devVariance>
 801090a:	eef0 7a40 	vmov.f32	s15, s0
 801090e:	eeb0 0a67 	vmov.f32	s0, s15
 8010912:	f00c f86f 	bl	801c9f4 <sqrtf>
 8010916:	eef0 7a40 	vmov.f32	s15, s0
}
 801091a:	eeb0 0a67 	vmov.f32	s0, s15
 801091e:	3708      	adds	r7, #8
 8010920:	46bd      	mov	sp, r7
 8010922:	bd80      	pop	{r7, pc}

08010924 <degreesToRadians>:

float degreesToRadians(int16_t degrees)
{
 8010924:	b480      	push	{r7}
 8010926:	b083      	sub	sp, #12
 8010928:	af00      	add	r7, sp, #0
 801092a:	4603      	mov	r3, r0
 801092c:	80fb      	strh	r3, [r7, #6]
    return degrees * RAD;
 801092e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010932:	ee07 3a90 	vmov	s15, r3
 8010936:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801093a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8010950 <degreesToRadians+0x2c>
 801093e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8010942:	eeb0 0a67 	vmov.f32	s0, s15
 8010946:	370c      	adds	r7, #12
 8010948:	46bd      	mov	sp, r7
 801094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801094e:	4770      	bx	lr
 8010950:	3c8efa35 	.word	0x3c8efa35

08010954 <scaleRangef>:
    long int a = ((long int) destMax - (long int) destMin) * ((long int) x - (long int) srcMin);
    long int b = (long int) srcMax - (long int) srcMin;
    return ((a / b) + destMin);
}

float scaleRangef(float x, float srcMin, float srcMax, float destMin, float destMax) {
 8010954:	b480      	push	{r7}
 8010956:	b089      	sub	sp, #36	; 0x24
 8010958:	af00      	add	r7, sp, #0
 801095a:	ed87 0a05 	vstr	s0, [r7, #20]
 801095e:	edc7 0a04 	vstr	s1, [r7, #16]
 8010962:	ed87 1a03 	vstr	s2, [r7, #12]
 8010966:	edc7 1a02 	vstr	s3, [r7, #8]
 801096a:	ed87 2a01 	vstr	s4, [r7, #4]
    float a = (destMax - destMin) * (x - srcMin);
 801096e:	ed97 7a01 	vldr	s14, [r7, #4]
 8010972:	edd7 7a02 	vldr	s15, [r7, #8]
 8010976:	ee37 7a67 	vsub.f32	s14, s14, s15
 801097a:	edd7 6a05 	vldr	s13, [r7, #20]
 801097e:	edd7 7a04 	vldr	s15, [r7, #16]
 8010982:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010986:	ee67 7a27 	vmul.f32	s15, s14, s15
 801098a:	edc7 7a07 	vstr	s15, [r7, #28]
    float b = srcMax - srcMin;
 801098e:	ed97 7a03 	vldr	s14, [r7, #12]
 8010992:	edd7 7a04 	vldr	s15, [r7, #16]
 8010996:	ee77 7a67 	vsub.f32	s15, s14, s15
 801099a:	edc7 7a06 	vstr	s15, [r7, #24]
    return ((a / b) + destMin);
 801099e:	edd7 6a07 	vldr	s13, [r7, #28]
 80109a2:	edd7 7a06 	vldr	s15, [r7, #24]
 80109a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80109aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80109ae:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80109b2:	eeb0 0a67 	vmov.f32	s0, s15
 80109b6:	3724      	adds	r7, #36	; 0x24
 80109b8:	46bd      	mov	sp, r7
 80109ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109be:	4770      	bx	lr

080109c0 <buildRotationMatrix>:
        dest->Z = src->Z / length;
    }
}

void buildRotationMatrix(fp_angles_t *delta, float matrix[3][3])
{
 80109c0:	b580      	push	{r7, lr}
 80109c2:	b08c      	sub	sp, #48	; 0x30
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	6078      	str	r0, [r7, #4]
 80109c8:	6039      	str	r1, [r7, #0]
    float cosx, sinx, cosy, siny, cosz, sinz;
    float coszcosx, sinzcosx, coszsinx, sinzsinx;

    cosx = cos_approx(delta->angles.roll);
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	edd3 7a00 	vldr	s15, [r3]
 80109d0:	eeb0 0a67 	vmov.f32	s0, s15
 80109d4:	f7ff fd76 	bl	80104c4 <cos_approx>
 80109d8:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
    sinx = sin_approx(delta->angles.roll);
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	edd3 7a00 	vldr	s15, [r3]
 80109e2:	eeb0 0a67 	vmov.f32	s0, s15
 80109e6:	f7ff fcc1 	bl	801036c <sin_approx>
 80109ea:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
    cosy = cos_approx(delta->angles.pitch);
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80109f4:	eeb0 0a67 	vmov.f32	s0, s15
 80109f8:	f7ff fd64 	bl	80104c4 <cos_approx>
 80109fc:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
    siny = sin_approx(delta->angles.pitch);
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	edd3 7a01 	vldr	s15, [r3, #4]
 8010a06:	eeb0 0a67 	vmov.f32	s0, s15
 8010a0a:	f7ff fcaf 	bl	801036c <sin_approx>
 8010a0e:	ed87 0a08 	vstr	s0, [r7, #32]
    cosz = cos_approx(delta->angles.yaw);
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	edd3 7a02 	vldr	s15, [r3, #8]
 8010a18:	eeb0 0a67 	vmov.f32	s0, s15
 8010a1c:	f7ff fd52 	bl	80104c4 <cos_approx>
 8010a20:	ed87 0a07 	vstr	s0, [r7, #28]
    sinz = sin_approx(delta->angles.yaw);
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	edd3 7a02 	vldr	s15, [r3, #8]
 8010a2a:	eeb0 0a67 	vmov.f32	s0, s15
 8010a2e:	f7ff fc9d 	bl	801036c <sin_approx>
 8010a32:	ed87 0a06 	vstr	s0, [r7, #24]

    coszcosx = cosz * cosx;
 8010a36:	ed97 7a07 	vldr	s14, [r7, #28]
 8010a3a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8010a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010a42:	edc7 7a05 	vstr	s15, [r7, #20]
    sinzcosx = sinz * cosx;
 8010a46:	ed97 7a06 	vldr	s14, [r7, #24]
 8010a4a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8010a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010a52:	edc7 7a04 	vstr	s15, [r7, #16]
    coszsinx = sinx * cosz;
 8010a56:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8010a5a:	edd7 7a07 	vldr	s15, [r7, #28]
 8010a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010a62:	edc7 7a03 	vstr	s15, [r7, #12]
    sinzsinx = sinx * sinz;
 8010a66:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8010a6a:	edd7 7a06 	vldr	s15, [r7, #24]
 8010a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010a72:	edc7 7a02 	vstr	s15, [r7, #8]

    matrix[0][X] = cosz * cosy;
 8010a76:	ed97 7a07 	vldr	s14, [r7, #28]
 8010a7a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010a82:	683b      	ldr	r3, [r7, #0]
 8010a84:	edc3 7a00 	vstr	s15, [r3]
    matrix[0][Y] = -cosy * sinz;
 8010a88:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010a8c:	eeb1 7a67 	vneg.f32	s14, s15
 8010a90:	edd7 7a06 	vldr	s15, [r7, #24]
 8010a94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010a98:	683b      	ldr	r3, [r7, #0]
 8010a9a:	edc3 7a01 	vstr	s15, [r3, #4]
    matrix[0][Z] = siny;
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	6a3a      	ldr	r2, [r7, #32]
 8010aa2:	609a      	str	r2, [r3, #8]
    matrix[1][X] = sinzcosx + (coszsinx * siny);
 8010aa4:	ed97 7a03 	vldr	s14, [r7, #12]
 8010aa8:	edd7 7a08 	vldr	s15, [r7, #32]
 8010aac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010ab0:	683b      	ldr	r3, [r7, #0]
 8010ab2:	330c      	adds	r3, #12
 8010ab4:	edd7 7a04 	vldr	s15, [r7, #16]
 8010ab8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010abc:	edc3 7a00 	vstr	s15, [r3]
    matrix[1][Y] = coszcosx - (sinzsinx * siny);
 8010ac0:	ed97 7a02 	vldr	s14, [r7, #8]
 8010ac4:	edd7 7a08 	vldr	s15, [r7, #32]
 8010ac8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010acc:	683b      	ldr	r3, [r7, #0]
 8010ace:	330c      	adds	r3, #12
 8010ad0:	ed97 7a05 	vldr	s14, [r7, #20]
 8010ad4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010ad8:	edc3 7a01 	vstr	s15, [r3, #4]
    matrix[1][Z] = -sinx * cosy;
 8010adc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8010ae0:	eeb1 7a67 	vneg.f32	s14, s15
 8010ae4:	683b      	ldr	r3, [r7, #0]
 8010ae6:	330c      	adds	r3, #12
 8010ae8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8010aec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010af0:	edc3 7a02 	vstr	s15, [r3, #8]
    matrix[2][X] = (sinzsinx) - (coszcosx * siny);
 8010af4:	ed97 7a05 	vldr	s14, [r7, #20]
 8010af8:	edd7 7a08 	vldr	s15, [r7, #32]
 8010afc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b00:	683b      	ldr	r3, [r7, #0]
 8010b02:	3318      	adds	r3, #24
 8010b04:	ed97 7a02 	vldr	s14, [r7, #8]
 8010b08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010b0c:	edc3 7a00 	vstr	s15, [r3]
    matrix[2][Y] = (coszsinx) + (sinzcosx * siny);
 8010b10:	ed97 7a04 	vldr	s14, [r7, #16]
 8010b14:	edd7 7a08 	vldr	s15, [r7, #32]
 8010b18:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010b1c:	683b      	ldr	r3, [r7, #0]
 8010b1e:	3318      	adds	r3, #24
 8010b20:	edd7 7a03 	vldr	s15, [r7, #12]
 8010b24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010b28:	edc3 7a01 	vstr	s15, [r3, #4]
    matrix[2][Z] = cosy * cosx;
 8010b2c:	683b      	ldr	r3, [r7, #0]
 8010b2e:	3318      	adds	r3, #24
 8010b30:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8010b34:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8010b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b3c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8010b40:	bf00      	nop
 8010b42:	3730      	adds	r7, #48	; 0x30
 8010b44:	46bd      	mov	sp, r7
 8010b46:	bd80      	pop	{r7, pc}

08010b48 <quickMedianFilter3>:
// http://ndevilla.free.fr/median/median.pdf
#define QMF_SORT(type,a,b) { if ((a)>(b)) QMF_SWAP(type, (a),(b)); }
#define QMF_SWAP(type,a,b) { type temp=(a);(a)=(b);(b)=temp; }

int32_t quickMedianFilter3(int32_t * v)
{
 8010b48:	b580      	push	{r7, lr}
 8010b4a:	b088      	sub	sp, #32
 8010b4c:	af00      	add	r7, sp, #0
 8010b4e:	6078      	str	r0, [r7, #4]
    int32_t p[3];
    memcpy(p, v, sizeof(p));
 8010b50:	f107 0308 	add.w	r3, r7, #8
 8010b54:	220c      	movs	r2, #12
 8010b56:	6879      	ldr	r1, [r7, #4]
 8010b58:	4618      	mov	r0, r3
 8010b5a:	f009 f889 	bl	8019c70 <memcpy>

    QMF_SORT(int32_t, p[0], p[1]); QMF_SORT(int32_t, p[1], p[2]); QMF_SORT(int32_t, p[0], p[1]) ;
 8010b5e:	68ba      	ldr	r2, [r7, #8]
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	429a      	cmp	r2, r3
 8010b64:	dd05      	ble.n	8010b72 <quickMedianFilter3+0x2a>
 8010b66:	68bb      	ldr	r3, [r7, #8]
 8010b68:	61fb      	str	r3, [r7, #28]
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	60bb      	str	r3, [r7, #8]
 8010b6e:	69fb      	ldr	r3, [r7, #28]
 8010b70:	60fb      	str	r3, [r7, #12]
 8010b72:	68fa      	ldr	r2, [r7, #12]
 8010b74:	693b      	ldr	r3, [r7, #16]
 8010b76:	429a      	cmp	r2, r3
 8010b78:	dd05      	ble.n	8010b86 <quickMedianFilter3+0x3e>
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	61bb      	str	r3, [r7, #24]
 8010b7e:	693b      	ldr	r3, [r7, #16]
 8010b80:	60fb      	str	r3, [r7, #12]
 8010b82:	69bb      	ldr	r3, [r7, #24]
 8010b84:	613b      	str	r3, [r7, #16]
 8010b86:	68ba      	ldr	r2, [r7, #8]
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	429a      	cmp	r2, r3
 8010b8c:	dd05      	ble.n	8010b9a <quickMedianFilter3+0x52>
 8010b8e:	68bb      	ldr	r3, [r7, #8]
 8010b90:	617b      	str	r3, [r7, #20]
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	60bb      	str	r3, [r7, #8]
 8010b96:	697b      	ldr	r3, [r7, #20]
 8010b98:	60fb      	str	r3, [r7, #12]
    return p[1];
 8010b9a:	68fb      	ldr	r3, [r7, #12]
}
 8010b9c:	4618      	mov	r0, r3
 8010b9e:	3720      	adds	r7, #32
 8010ba0:	46bd      	mov	sp, r7
 8010ba2:	bd80      	pop	{r7, pc}

08010ba4 <sensorCalibrationResetState>:
 * Sensor offset calculation code based on Freescale's AN4246
 * Initial implementation by @HaukeRa
 * Modified to be re-usable by @DigitalEntity
 */
void sensorCalibrationResetState(sensorCalibrationState_t * state)
{
 8010ba4:	b480      	push	{r7}
 8010ba6:	b085      	sub	sp, #20
 8010ba8:	af00      	add	r7, sp, #0
 8010baa:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 4; i++){
 8010bac:	2300      	movs	r3, #0
 8010bae:	60fb      	str	r3, [r7, #12]
 8010bb0:	e01d      	b.n	8010bee <sensorCalibrationResetState+0x4a>
        for (int j = 0; j < 4; j++){
 8010bb2:	2300      	movs	r3, #0
 8010bb4:	60bb      	str	r3, [r7, #8]
 8010bb6:	e00d      	b.n	8010bd4 <sensorCalibrationResetState+0x30>
            state->XtX[i][j] = 0;
 8010bb8:	687a      	ldr	r2, [r7, #4]
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	0099      	lsls	r1, r3, #2
 8010bbe:	68bb      	ldr	r3, [r7, #8]
 8010bc0:	440b      	add	r3, r1
 8010bc2:	3304      	adds	r3, #4
 8010bc4:	009b      	lsls	r3, r3, #2
 8010bc6:	4413      	add	r3, r2
 8010bc8:	f04f 0200 	mov.w	r2, #0
 8010bcc:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 4; j++){
 8010bce:	68bb      	ldr	r3, [r7, #8]
 8010bd0:	3301      	adds	r3, #1
 8010bd2:	60bb      	str	r3, [r7, #8]
 8010bd4:	68bb      	ldr	r3, [r7, #8]
 8010bd6:	2b03      	cmp	r3, #3
 8010bd8:	ddee      	ble.n	8010bb8 <sensorCalibrationResetState+0x14>
        }

        state->XtY[i] = 0;
 8010bda:	687a      	ldr	r2, [r7, #4]
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	009b      	lsls	r3, r3, #2
 8010be0:	4413      	add	r3, r2
 8010be2:	f04f 0200 	mov.w	r2, #0
 8010be6:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++){
 8010be8:	68fb      	ldr	r3, [r7, #12]
 8010bea:	3301      	adds	r3, #1
 8010bec:	60fb      	str	r3, [r7, #12]
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	2b03      	cmp	r3, #3
 8010bf2:	ddde      	ble.n	8010bb2 <sensorCalibrationResetState+0xe>
    }
}
 8010bf4:	bf00      	nop
 8010bf6:	bf00      	nop
 8010bf8:	3714      	adds	r7, #20
 8010bfa:	46bd      	mov	sp, r7
 8010bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c00:	4770      	bx	lr

08010c02 <sensorCalibrationPushSampleForOffsetCalculation>:

void sensorCalibrationPushSampleForOffsetCalculation(sensorCalibrationState_t * state, int32_t sample[3])
{
 8010c02:	b480      	push	{r7}
 8010c04:	b085      	sub	sp, #20
 8010c06:	af00      	add	r7, sp, #0
 8010c08:	6078      	str	r0, [r7, #4]
 8010c0a:	6039      	str	r1, [r7, #0]
    state->XtX[0][0] += (float)sample[0] * sample[0];
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	ed93 7a04 	vldr	s14, [r3, #16]
 8010c12:	683b      	ldr	r3, [r7, #0]
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	ee07 3a90 	vmov	s15, r3
 8010c1a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010c1e:	683b      	ldr	r3, [r7, #0]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	ee07 3a90 	vmov	s15, r3
 8010c26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010c2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010c2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	edc3 7a04 	vstr	s15, [r3, #16]
    state->XtX[0][1] += (float)sample[0] * sample[1];
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	ed93 7a05 	vldr	s14, [r3, #20]
 8010c3e:	683b      	ldr	r3, [r7, #0]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	ee07 3a90 	vmov	s15, r3
 8010c46:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010c4a:	683b      	ldr	r3, [r7, #0]
 8010c4c:	3304      	adds	r3, #4
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	ee07 3a90 	vmov	s15, r3
 8010c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010c58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010c5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	edc3 7a05 	vstr	s15, [r3, #20]
    state->XtX[0][2] += (float)sample[0] * sample[2];
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	ed93 7a06 	vldr	s14, [r3, #24]
 8010c6c:	683b      	ldr	r3, [r7, #0]
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	ee07 3a90 	vmov	s15, r3
 8010c74:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010c78:	683b      	ldr	r3, [r7, #0]
 8010c7a:	3308      	adds	r3, #8
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	ee07 3a90 	vmov	s15, r3
 8010c82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010c86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010c8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	edc3 7a06 	vstr	s15, [r3, #24]
    state->XtX[0][3] += (float)sample[0];
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	ed93 7a07 	vldr	s14, [r3, #28]
 8010c9a:	683b      	ldr	r3, [r7, #0]
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	ee07 3a90 	vmov	s15, r3
 8010ca2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010ca6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	edc3 7a07 	vstr	s15, [r3, #28]

    state->XtX[1][0] += (float)sample[1] * sample[0];
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	ed93 7a08 	vldr	s14, [r3, #32]
 8010cb6:	683b      	ldr	r3, [r7, #0]
 8010cb8:	3304      	adds	r3, #4
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	ee07 3a90 	vmov	s15, r3
 8010cc0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010cc4:	683b      	ldr	r3, [r7, #0]
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	ee07 3a90 	vmov	s15, r3
 8010ccc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010cd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010cd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	edc3 7a08 	vstr	s15, [r3, #32]
    state->XtX[1][1] += (float)sample[1] * sample[1];
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8010ce4:	683b      	ldr	r3, [r7, #0]
 8010ce6:	3304      	adds	r3, #4
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	ee07 3a90 	vmov	s15, r3
 8010cee:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010cf2:	683b      	ldr	r3, [r7, #0]
 8010cf4:	3304      	adds	r3, #4
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	ee07 3a90 	vmov	s15, r3
 8010cfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010d00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010d04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    state->XtX[1][2] += (float)sample[1] * sample[2];
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8010d14:	683b      	ldr	r3, [r7, #0]
 8010d16:	3304      	adds	r3, #4
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	ee07 3a90 	vmov	s15, r3
 8010d1e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010d22:	683b      	ldr	r3, [r7, #0]
 8010d24:	3308      	adds	r3, #8
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	ee07 3a90 	vmov	s15, r3
 8010d2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010d30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    state->XtX[1][3] += (float)sample[1];
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8010d44:	683b      	ldr	r3, [r7, #0]
 8010d46:	3304      	adds	r3, #4
 8010d48:	681b      	ldr	r3, [r3, #0]
 8010d4a:	ee07 3a90 	vmov	s15, r3
 8010d4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010d52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

    state->XtX[2][0] += (float)sample[2] * sample[0];
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8010d62:	683b      	ldr	r3, [r7, #0]
 8010d64:	3308      	adds	r3, #8
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	ee07 3a90 	vmov	s15, r3
 8010d6c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010d70:	683b      	ldr	r3, [r7, #0]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	ee07 3a90 	vmov	s15, r3
 8010d78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010d7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010d80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    state->XtX[2][1] += (float)sample[2] * sample[1];
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8010d90:	683b      	ldr	r3, [r7, #0]
 8010d92:	3308      	adds	r3, #8
 8010d94:	681b      	ldr	r3, [r3, #0]
 8010d96:	ee07 3a90 	vmov	s15, r3
 8010d9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010d9e:	683b      	ldr	r3, [r7, #0]
 8010da0:	3304      	adds	r3, #4
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	ee07 3a90 	vmov	s15, r3
 8010da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010dac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010db0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    state->XtX[2][2] += (float)sample[2] * sample[2];
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8010dc0:	683b      	ldr	r3, [r7, #0]
 8010dc2:	3308      	adds	r3, #8
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	ee07 3a90 	vmov	s15, r3
 8010dca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010dce:	683b      	ldr	r3, [r7, #0]
 8010dd0:	3308      	adds	r3, #8
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	ee07 3a90 	vmov	s15, r3
 8010dd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010ddc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
    state->XtX[2][3] += (float)sample[2];
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8010df0:	683b      	ldr	r3, [r7, #0]
 8010df2:	3308      	adds	r3, #8
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	ee07 3a90 	vmov	s15, r3
 8010dfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

    state->XtX[3][0] += (float)sample[0];
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8010e0e:	683b      	ldr	r3, [r7, #0]
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	ee07 3a90 	vmov	s15, r3
 8010e16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    state->XtX[3][1] += (float)sample[1];
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8010e2a:	683b      	ldr	r3, [r7, #0]
 8010e2c:	3304      	adds	r3, #4
 8010e2e:	681b      	ldr	r3, [r3, #0]
 8010e30:	ee07 3a90 	vmov	s15, r3
 8010e34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
    state->XtX[3][2] += (float)sample[2];
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8010e48:	683b      	ldr	r3, [r7, #0]
 8010e4a:	3308      	adds	r3, #8
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	ee07 3a90 	vmov	s15, r3
 8010e52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
    state->XtX[3][3] += 1;
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8010e66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010e6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

    float squareSum = ((float)sample[0] * sample[0]) + ((float)sample[1] * sample[1]) + ((float)sample[2] * sample[2]);
 8010e74:	683b      	ldr	r3, [r7, #0]
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	ee07 3a90 	vmov	s15, r3
 8010e7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8010e80:	683b      	ldr	r3, [r7, #0]
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	ee07 3a90 	vmov	s15, r3
 8010e88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010e90:	683b      	ldr	r3, [r7, #0]
 8010e92:	3304      	adds	r3, #4
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	ee07 3a90 	vmov	s15, r3
 8010e9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010e9e:	683b      	ldr	r3, [r7, #0]
 8010ea0:	3304      	adds	r3, #4
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	ee07 3a90 	vmov	s15, r3
 8010ea8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010eac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010eb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010eb4:	683b      	ldr	r3, [r7, #0]
 8010eb6:	3308      	adds	r3, #8
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	ee07 3a90 	vmov	s15, r3
 8010ebe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010ec2:	683b      	ldr	r3, [r7, #0]
 8010ec4:	3308      	adds	r3, #8
 8010ec6:	681b      	ldr	r3, [r3, #0]
 8010ec8:	ee07 3a90 	vmov	s15, r3
 8010ecc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010ed0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010ed4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010ed8:	edc7 7a03 	vstr	s15, [r7, #12]
    state->XtY[0] += sample[0] * squareSum;
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	ed93 7a00 	vldr	s14, [r3]
 8010ee2:	683b      	ldr	r3, [r7, #0]
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	ee07 3a90 	vmov	s15, r3
 8010eea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010eee:	edd7 7a03 	vldr	s15, [r7, #12]
 8010ef2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010ef6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	edc3 7a00 	vstr	s15, [r3]
    state->XtY[1] += sample[1] * squareSum;
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	ed93 7a01 	vldr	s14, [r3, #4]
 8010f06:	683b      	ldr	r3, [r7, #0]
 8010f08:	3304      	adds	r3, #4
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	ee07 3a90 	vmov	s15, r3
 8010f10:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010f14:	edd7 7a03 	vldr	s15, [r7, #12]
 8010f18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010f1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	edc3 7a01 	vstr	s15, [r3, #4]
    state->XtY[2] += sample[2] * squareSum;
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	ed93 7a02 	vldr	s14, [r3, #8]
 8010f2c:	683b      	ldr	r3, [r7, #0]
 8010f2e:	3308      	adds	r3, #8
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	ee07 3a90 	vmov	s15, r3
 8010f36:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010f3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8010f3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010f42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	edc3 7a02 	vstr	s15, [r3, #8]
    state->XtY[3] += squareSum;
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	ed93 7a03 	vldr	s14, [r3, #12]
 8010f52:	edd7 7a03 	vldr	s15, [r7, #12]
 8010f56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8010f60:	bf00      	nop
 8010f62:	3714      	adds	r7, #20
 8010f64:	46bd      	mov	sp, r7
 8010f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f6a:	4770      	bx	lr

08010f6c <sensorCalibrationPushSampleForScaleCalculation>:

void sensorCalibrationPushSampleForScaleCalculation(sensorCalibrationState_t * state, int axis, int32_t sample[3], int target)
{
 8010f6c:	b480      	push	{r7}
 8010f6e:	b087      	sub	sp, #28
 8010f70:	af00      	add	r7, sp, #0
 8010f72:	60f8      	str	r0, [r7, #12]
 8010f74:	60b9      	str	r1, [r7, #8]
 8010f76:	607a      	str	r2, [r7, #4]
 8010f78:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 3; i++) {
 8010f7a:	2300      	movs	r3, #0
 8010f7c:	617b      	str	r3, [r7, #20]
 8010f7e:	e042      	b.n	8011006 <sensorCalibrationPushSampleForScaleCalculation+0x9a>
        float scaledSample = (float)sample[i] / (float)target;
 8010f80:	697b      	ldr	r3, [r7, #20]
 8010f82:	009b      	lsls	r3, r3, #2
 8010f84:	687a      	ldr	r2, [r7, #4]
 8010f86:	4413      	add	r3, r2
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	ee07 3a90 	vmov	s15, r3
 8010f8e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8010f92:	683b      	ldr	r3, [r7, #0]
 8010f94:	ee07 3a90 	vmov	s15, r3
 8010f98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8010f9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010fa0:	edc7 7a04 	vstr	s15, [r7, #16]
        state->XtX[axis][i] += scaledSample * scaledSample;
 8010fa4:	68fa      	ldr	r2, [r7, #12]
 8010fa6:	68bb      	ldr	r3, [r7, #8]
 8010fa8:	0099      	lsls	r1, r3, #2
 8010faa:	697b      	ldr	r3, [r7, #20]
 8010fac:	440b      	add	r3, r1
 8010fae:	3304      	adds	r3, #4
 8010fb0:	009b      	lsls	r3, r3, #2
 8010fb2:	4413      	add	r3, r2
 8010fb4:	ed93 7a00 	vldr	s14, [r3]
 8010fb8:	edd7 7a04 	vldr	s15, [r7, #16]
 8010fbc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010fc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010fc4:	68fa      	ldr	r2, [r7, #12]
 8010fc6:	68bb      	ldr	r3, [r7, #8]
 8010fc8:	0099      	lsls	r1, r3, #2
 8010fca:	697b      	ldr	r3, [r7, #20]
 8010fcc:	440b      	add	r3, r1
 8010fce:	3304      	adds	r3, #4
 8010fd0:	009b      	lsls	r3, r3, #2
 8010fd2:	4413      	add	r3, r2
 8010fd4:	edc3 7a00 	vstr	s15, [r3]
        state->XtX[3][i] += scaledSample * scaledSample;
 8010fd8:	68fa      	ldr	r2, [r7, #12]
 8010fda:	697b      	ldr	r3, [r7, #20]
 8010fdc:	3310      	adds	r3, #16
 8010fde:	009b      	lsls	r3, r3, #2
 8010fe0:	4413      	add	r3, r2
 8010fe2:	ed93 7a00 	vldr	s14, [r3]
 8010fe6:	edd7 7a04 	vldr	s15, [r7, #16]
 8010fea:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010fee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010ff2:	68fa      	ldr	r2, [r7, #12]
 8010ff4:	697b      	ldr	r3, [r7, #20]
 8010ff6:	3310      	adds	r3, #16
 8010ff8:	009b      	lsls	r3, r3, #2
 8010ffa:	4413      	add	r3, r2
 8010ffc:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 8011000:	697b      	ldr	r3, [r7, #20]
 8011002:	3301      	adds	r3, #1
 8011004:	617b      	str	r3, [r7, #20]
 8011006:	697b      	ldr	r3, [r7, #20]
 8011008:	2b02      	cmp	r3, #2
 801100a:	ddb9      	ble.n	8010f80 <sensorCalibrationPushSampleForScaleCalculation+0x14>
    }

    state->XtX[axis][3] += 1;
 801100c:	68fa      	ldr	r2, [r7, #12]
 801100e:	68bb      	ldr	r3, [r7, #8]
 8011010:	011b      	lsls	r3, r3, #4
 8011012:	4413      	add	r3, r2
 8011014:	331c      	adds	r3, #28
 8011016:	edd3 7a00 	vldr	s15, [r3]
 801101a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801101e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011022:	68fa      	ldr	r2, [r7, #12]
 8011024:	68bb      	ldr	r3, [r7, #8]
 8011026:	011b      	lsls	r3, r3, #4
 8011028:	4413      	add	r3, r2
 801102a:	331c      	adds	r3, #28
 801102c:	edc3 7a00 	vstr	s15, [r3]
    state->XtY[axis] += 1;
 8011030:	68fa      	ldr	r2, [r7, #12]
 8011032:	68bb      	ldr	r3, [r7, #8]
 8011034:	009b      	lsls	r3, r3, #2
 8011036:	4413      	add	r3, r2
 8011038:	edd3 7a00 	vldr	s15, [r3]
 801103c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011040:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011044:	68fa      	ldr	r2, [r7, #12]
 8011046:	68bb      	ldr	r3, [r7, #8]
 8011048:	009b      	lsls	r3, r3, #2
 801104a:	4413      	add	r3, r2
 801104c:	edc3 7a00 	vstr	s15, [r3]
    state->XtY[3] += 1;
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	edd3 7a03 	vldr	s15, [r3, #12]
 8011056:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801105a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801105e:	68fb      	ldr	r3, [r7, #12]
 8011060:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8011064:	bf00      	nop
 8011066:	371c      	adds	r7, #28
 8011068:	46bd      	mov	sp, r7
 801106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801106e:	4770      	bx	lr

08011070 <sensorCalibration_gaussLR>:

static void sensorCalibration_gaussLR(float mat[4][4]) {
 8011070:	b480      	push	{r7}
 8011072:	b087      	sub	sp, #28
 8011074:	af00      	add	r7, sp, #0
 8011076:	6078      	str	r0, [r7, #4]
    uint8_t n = 4;
 8011078:	2304      	movs	r3, #4
 801107a:	72fb      	strb	r3, [r7, #11]
    int i, j, k;
    for (i = 0; i < 4; i++) {
 801107c:	2300      	movs	r3, #0
 801107e:	617b      	str	r3, [r7, #20]
 8011080:	e097      	b.n	80111b2 <sensorCalibration_gaussLR+0x142>
        // Determine R
        for (j = i; j < 4; j++) {
 8011082:	697b      	ldr	r3, [r7, #20]
 8011084:	613b      	str	r3, [r7, #16]
 8011086:	e034      	b.n	80110f2 <sensorCalibration_gaussLR+0x82>
            for (k = 0; k < i; k++) {
 8011088:	2300      	movs	r3, #0
 801108a:	60fb      	str	r3, [r7, #12]
 801108c:	e02a      	b.n	80110e4 <sensorCalibration_gaussLR+0x74>
                mat[i][j] -= mat[i][k] * mat[k][j];
 801108e:	697b      	ldr	r3, [r7, #20]
 8011090:	011b      	lsls	r3, r3, #4
 8011092:	687a      	ldr	r2, [r7, #4]
 8011094:	441a      	add	r2, r3
 8011096:	693b      	ldr	r3, [r7, #16]
 8011098:	009b      	lsls	r3, r3, #2
 801109a:	4413      	add	r3, r2
 801109c:	ed93 7a00 	vldr	s14, [r3]
 80110a0:	697b      	ldr	r3, [r7, #20]
 80110a2:	011b      	lsls	r3, r3, #4
 80110a4:	687a      	ldr	r2, [r7, #4]
 80110a6:	441a      	add	r2, r3
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	009b      	lsls	r3, r3, #2
 80110ac:	4413      	add	r3, r2
 80110ae:	edd3 6a00 	vldr	s13, [r3]
 80110b2:	68fb      	ldr	r3, [r7, #12]
 80110b4:	011b      	lsls	r3, r3, #4
 80110b6:	687a      	ldr	r2, [r7, #4]
 80110b8:	441a      	add	r2, r3
 80110ba:	693b      	ldr	r3, [r7, #16]
 80110bc:	009b      	lsls	r3, r3, #2
 80110be:	4413      	add	r3, r2
 80110c0:	edd3 7a00 	vldr	s15, [r3]
 80110c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80110c8:	697b      	ldr	r3, [r7, #20]
 80110ca:	011b      	lsls	r3, r3, #4
 80110cc:	687a      	ldr	r2, [r7, #4]
 80110ce:	441a      	add	r2, r3
 80110d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80110d4:	693b      	ldr	r3, [r7, #16]
 80110d6:	009b      	lsls	r3, r3, #2
 80110d8:	4413      	add	r3, r2
 80110da:	edc3 7a00 	vstr	s15, [r3]
            for (k = 0; k < i; k++) {
 80110de:	68fb      	ldr	r3, [r7, #12]
 80110e0:	3301      	adds	r3, #1
 80110e2:	60fb      	str	r3, [r7, #12]
 80110e4:	68fa      	ldr	r2, [r7, #12]
 80110e6:	697b      	ldr	r3, [r7, #20]
 80110e8:	429a      	cmp	r2, r3
 80110ea:	dbd0      	blt.n	801108e <sensorCalibration_gaussLR+0x1e>
        for (j = i; j < 4; j++) {
 80110ec:	693b      	ldr	r3, [r7, #16]
 80110ee:	3301      	adds	r3, #1
 80110f0:	613b      	str	r3, [r7, #16]
 80110f2:	693b      	ldr	r3, [r7, #16]
 80110f4:	2b03      	cmp	r3, #3
 80110f6:	ddc7      	ble.n	8011088 <sensorCalibration_gaussLR+0x18>
            }
        }
        // Determine L
        for (j = i + 1; j < n; j++) {
 80110f8:	697b      	ldr	r3, [r7, #20]
 80110fa:	3301      	adds	r3, #1
 80110fc:	613b      	str	r3, [r7, #16]
 80110fe:	e051      	b.n	80111a4 <sensorCalibration_gaussLR+0x134>
            for (k = 0; k < i; k++) {
 8011100:	2300      	movs	r3, #0
 8011102:	60fb      	str	r3, [r7, #12]
 8011104:	e02a      	b.n	801115c <sensorCalibration_gaussLR+0xec>
                mat[j][i] -= mat[j][k] * mat[k][i];
 8011106:	693b      	ldr	r3, [r7, #16]
 8011108:	011b      	lsls	r3, r3, #4
 801110a:	687a      	ldr	r2, [r7, #4]
 801110c:	441a      	add	r2, r3
 801110e:	697b      	ldr	r3, [r7, #20]
 8011110:	009b      	lsls	r3, r3, #2
 8011112:	4413      	add	r3, r2
 8011114:	ed93 7a00 	vldr	s14, [r3]
 8011118:	693b      	ldr	r3, [r7, #16]
 801111a:	011b      	lsls	r3, r3, #4
 801111c:	687a      	ldr	r2, [r7, #4]
 801111e:	441a      	add	r2, r3
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	009b      	lsls	r3, r3, #2
 8011124:	4413      	add	r3, r2
 8011126:	edd3 6a00 	vldr	s13, [r3]
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	011b      	lsls	r3, r3, #4
 801112e:	687a      	ldr	r2, [r7, #4]
 8011130:	441a      	add	r2, r3
 8011132:	697b      	ldr	r3, [r7, #20]
 8011134:	009b      	lsls	r3, r3, #2
 8011136:	4413      	add	r3, r2
 8011138:	edd3 7a00 	vldr	s15, [r3]
 801113c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011140:	693b      	ldr	r3, [r7, #16]
 8011142:	011b      	lsls	r3, r3, #4
 8011144:	687a      	ldr	r2, [r7, #4]
 8011146:	441a      	add	r2, r3
 8011148:	ee77 7a67 	vsub.f32	s15, s14, s15
 801114c:	697b      	ldr	r3, [r7, #20]
 801114e:	009b      	lsls	r3, r3, #2
 8011150:	4413      	add	r3, r2
 8011152:	edc3 7a00 	vstr	s15, [r3]
            for (k = 0; k < i; k++) {
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	3301      	adds	r3, #1
 801115a:	60fb      	str	r3, [r7, #12]
 801115c:	68fa      	ldr	r2, [r7, #12]
 801115e:	697b      	ldr	r3, [r7, #20]
 8011160:	429a      	cmp	r2, r3
 8011162:	dbd0      	blt.n	8011106 <sensorCalibration_gaussLR+0x96>
            }
            mat[j][i] /= mat[i][i];
 8011164:	693b      	ldr	r3, [r7, #16]
 8011166:	011b      	lsls	r3, r3, #4
 8011168:	687a      	ldr	r2, [r7, #4]
 801116a:	441a      	add	r2, r3
 801116c:	697b      	ldr	r3, [r7, #20]
 801116e:	009b      	lsls	r3, r3, #2
 8011170:	4413      	add	r3, r2
 8011172:	edd3 6a00 	vldr	s13, [r3]
 8011176:	697b      	ldr	r3, [r7, #20]
 8011178:	011b      	lsls	r3, r3, #4
 801117a:	687a      	ldr	r2, [r7, #4]
 801117c:	441a      	add	r2, r3
 801117e:	697b      	ldr	r3, [r7, #20]
 8011180:	009b      	lsls	r3, r3, #2
 8011182:	4413      	add	r3, r2
 8011184:	ed93 7a00 	vldr	s14, [r3]
 8011188:	693b      	ldr	r3, [r7, #16]
 801118a:	011b      	lsls	r3, r3, #4
 801118c:	687a      	ldr	r2, [r7, #4]
 801118e:	441a      	add	r2, r3
 8011190:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011194:	697b      	ldr	r3, [r7, #20]
 8011196:	009b      	lsls	r3, r3, #2
 8011198:	4413      	add	r3, r2
 801119a:	edc3 7a00 	vstr	s15, [r3]
        for (j = i + 1; j < n; j++) {
 801119e:	693b      	ldr	r3, [r7, #16]
 80111a0:	3301      	adds	r3, #1
 80111a2:	613b      	str	r3, [r7, #16]
 80111a4:	7afb      	ldrb	r3, [r7, #11]
 80111a6:	693a      	ldr	r2, [r7, #16]
 80111a8:	429a      	cmp	r2, r3
 80111aa:	dba9      	blt.n	8011100 <sensorCalibration_gaussLR+0x90>
    for (i = 0; i < 4; i++) {
 80111ac:	697b      	ldr	r3, [r7, #20]
 80111ae:	3301      	adds	r3, #1
 80111b0:	617b      	str	r3, [r7, #20]
 80111b2:	697b      	ldr	r3, [r7, #20]
 80111b4:	2b03      	cmp	r3, #3
 80111b6:	f77f af64 	ble.w	8011082 <sensorCalibration_gaussLR+0x12>
        }
    }
}
 80111ba:	bf00      	nop
 80111bc:	bf00      	nop
 80111be:	371c      	adds	r7, #28
 80111c0:	46bd      	mov	sp, r7
 80111c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111c6:	4770      	bx	lr

080111c8 <sensorCalibration_ForwardSubstitution>:

void sensorCalibration_ForwardSubstitution(float LR[4][4], float y[4], float b[4]) {
 80111c8:	b480      	push	{r7}
 80111ca:	b087      	sub	sp, #28
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	60f8      	str	r0, [r7, #12]
 80111d0:	60b9      	str	r1, [r7, #8]
 80111d2:	607a      	str	r2, [r7, #4]
    int i, k;
    for (i = 0; i < 4; ++i) {
 80111d4:	2300      	movs	r3, #0
 80111d6:	617b      	str	r3, [r7, #20]
 80111d8:	e035      	b.n	8011246 <sensorCalibration_ForwardSubstitution+0x7e>
        y[i] = b[i];
 80111da:	697b      	ldr	r3, [r7, #20]
 80111dc:	009b      	lsls	r3, r3, #2
 80111de:	687a      	ldr	r2, [r7, #4]
 80111e0:	441a      	add	r2, r3
 80111e2:	697b      	ldr	r3, [r7, #20]
 80111e4:	009b      	lsls	r3, r3, #2
 80111e6:	68b9      	ldr	r1, [r7, #8]
 80111e8:	440b      	add	r3, r1
 80111ea:	6812      	ldr	r2, [r2, #0]
 80111ec:	601a      	str	r2, [r3, #0]
        for (k = 0; k < i; ++k) {
 80111ee:	2300      	movs	r3, #0
 80111f0:	613b      	str	r3, [r7, #16]
 80111f2:	e021      	b.n	8011238 <sensorCalibration_ForwardSubstitution+0x70>
            y[i] -= LR[i][k] * y[k];
 80111f4:	697b      	ldr	r3, [r7, #20]
 80111f6:	009b      	lsls	r3, r3, #2
 80111f8:	68ba      	ldr	r2, [r7, #8]
 80111fa:	4413      	add	r3, r2
 80111fc:	ed93 7a00 	vldr	s14, [r3]
 8011200:	697b      	ldr	r3, [r7, #20]
 8011202:	011b      	lsls	r3, r3, #4
 8011204:	68fa      	ldr	r2, [r7, #12]
 8011206:	441a      	add	r2, r3
 8011208:	693b      	ldr	r3, [r7, #16]
 801120a:	009b      	lsls	r3, r3, #2
 801120c:	4413      	add	r3, r2
 801120e:	edd3 6a00 	vldr	s13, [r3]
 8011212:	693b      	ldr	r3, [r7, #16]
 8011214:	009b      	lsls	r3, r3, #2
 8011216:	68ba      	ldr	r2, [r7, #8]
 8011218:	4413      	add	r3, r2
 801121a:	edd3 7a00 	vldr	s15, [r3]
 801121e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011222:	697b      	ldr	r3, [r7, #20]
 8011224:	009b      	lsls	r3, r3, #2
 8011226:	68ba      	ldr	r2, [r7, #8]
 8011228:	4413      	add	r3, r2
 801122a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801122e:	edc3 7a00 	vstr	s15, [r3]
        for (k = 0; k < i; ++k) {
 8011232:	693b      	ldr	r3, [r7, #16]
 8011234:	3301      	adds	r3, #1
 8011236:	613b      	str	r3, [r7, #16]
 8011238:	693a      	ldr	r2, [r7, #16]
 801123a:	697b      	ldr	r3, [r7, #20]
 801123c:	429a      	cmp	r2, r3
 801123e:	dbd9      	blt.n	80111f4 <sensorCalibration_ForwardSubstitution+0x2c>
    for (i = 0; i < 4; ++i) {
 8011240:	697b      	ldr	r3, [r7, #20]
 8011242:	3301      	adds	r3, #1
 8011244:	617b      	str	r3, [r7, #20]
 8011246:	697b      	ldr	r3, [r7, #20]
 8011248:	2b03      	cmp	r3, #3
 801124a:	ddc6      	ble.n	80111da <sensorCalibration_ForwardSubstitution+0x12>
        }
        //y[i] /= MAT_ELEM_AT(LR,i,i); //Do not use, LR(i,i) is 1 anyways and not stored in this matrix
    }
}
 801124c:	bf00      	nop
 801124e:	bf00      	nop
 8011250:	371c      	adds	r7, #28
 8011252:	46bd      	mov	sp, r7
 8011254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011258:	4770      	bx	lr

0801125a <sensorCalibration_BackwardSubstitution>:

void sensorCalibration_BackwardSubstitution(float LR[4][4], float x[4], float y[4]) {
 801125a:	b480      	push	{r7}
 801125c:	b087      	sub	sp, #28
 801125e:	af00      	add	r7, sp, #0
 8011260:	60f8      	str	r0, [r7, #12]
 8011262:	60b9      	str	r1, [r7, #8]
 8011264:	607a      	str	r2, [r7, #4]
    int i, k;
    for (i = 3 ; i >= 0; --i) {
 8011266:	2303      	movs	r3, #3
 8011268:	617b      	str	r3, [r7, #20]
 801126a:	e04c      	b.n	8011306 <sensorCalibration_BackwardSubstitution+0xac>
        x[i] = y[i];
 801126c:	697b      	ldr	r3, [r7, #20]
 801126e:	009b      	lsls	r3, r3, #2
 8011270:	687a      	ldr	r2, [r7, #4]
 8011272:	441a      	add	r2, r3
 8011274:	697b      	ldr	r3, [r7, #20]
 8011276:	009b      	lsls	r3, r3, #2
 8011278:	68b9      	ldr	r1, [r7, #8]
 801127a:	440b      	add	r3, r1
 801127c:	6812      	ldr	r2, [r2, #0]
 801127e:	601a      	str	r2, [r3, #0]
        for (k = i + 1; k < 4; ++k) {
 8011280:	697b      	ldr	r3, [r7, #20]
 8011282:	3301      	adds	r3, #1
 8011284:	613b      	str	r3, [r7, #16]
 8011286:	e021      	b.n	80112cc <sensorCalibration_BackwardSubstitution+0x72>
            x[i] -= LR[i][k] * x[k];
 8011288:	697b      	ldr	r3, [r7, #20]
 801128a:	009b      	lsls	r3, r3, #2
 801128c:	68ba      	ldr	r2, [r7, #8]
 801128e:	4413      	add	r3, r2
 8011290:	ed93 7a00 	vldr	s14, [r3]
 8011294:	697b      	ldr	r3, [r7, #20]
 8011296:	011b      	lsls	r3, r3, #4
 8011298:	68fa      	ldr	r2, [r7, #12]
 801129a:	441a      	add	r2, r3
 801129c:	693b      	ldr	r3, [r7, #16]
 801129e:	009b      	lsls	r3, r3, #2
 80112a0:	4413      	add	r3, r2
 80112a2:	edd3 6a00 	vldr	s13, [r3]
 80112a6:	693b      	ldr	r3, [r7, #16]
 80112a8:	009b      	lsls	r3, r3, #2
 80112aa:	68ba      	ldr	r2, [r7, #8]
 80112ac:	4413      	add	r3, r2
 80112ae:	edd3 7a00 	vldr	s15, [r3]
 80112b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80112b6:	697b      	ldr	r3, [r7, #20]
 80112b8:	009b      	lsls	r3, r3, #2
 80112ba:	68ba      	ldr	r2, [r7, #8]
 80112bc:	4413      	add	r3, r2
 80112be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80112c2:	edc3 7a00 	vstr	s15, [r3]
        for (k = i + 1; k < 4; ++k) {
 80112c6:	693b      	ldr	r3, [r7, #16]
 80112c8:	3301      	adds	r3, #1
 80112ca:	613b      	str	r3, [r7, #16]
 80112cc:	693b      	ldr	r3, [r7, #16]
 80112ce:	2b03      	cmp	r3, #3
 80112d0:	ddda      	ble.n	8011288 <sensorCalibration_BackwardSubstitution+0x2e>
        }
        x[i] /= LR[i][i];
 80112d2:	697b      	ldr	r3, [r7, #20]
 80112d4:	009b      	lsls	r3, r3, #2
 80112d6:	68ba      	ldr	r2, [r7, #8]
 80112d8:	4413      	add	r3, r2
 80112da:	edd3 6a00 	vldr	s13, [r3]
 80112de:	697b      	ldr	r3, [r7, #20]
 80112e0:	011b      	lsls	r3, r3, #4
 80112e2:	68fa      	ldr	r2, [r7, #12]
 80112e4:	441a      	add	r2, r3
 80112e6:	697b      	ldr	r3, [r7, #20]
 80112e8:	009b      	lsls	r3, r3, #2
 80112ea:	4413      	add	r3, r2
 80112ec:	ed93 7a00 	vldr	s14, [r3]
 80112f0:	697b      	ldr	r3, [r7, #20]
 80112f2:	009b      	lsls	r3, r3, #2
 80112f4:	68ba      	ldr	r2, [r7, #8]
 80112f6:	4413      	add	r3, r2
 80112f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80112fc:	edc3 7a00 	vstr	s15, [r3]
    for (i = 3 ; i >= 0; --i) {
 8011300:	697b      	ldr	r3, [r7, #20]
 8011302:	3b01      	subs	r3, #1
 8011304:	617b      	str	r3, [r7, #20]
 8011306:	697b      	ldr	r3, [r7, #20]
 8011308:	2b00      	cmp	r3, #0
 801130a:	daaf      	bge.n	801126c <sensorCalibration_BackwardSubstitution+0x12>
    }
}
 801130c:	bf00      	nop
 801130e:	bf00      	nop
 8011310:	371c      	adds	r7, #28
 8011312:	46bd      	mov	sp, r7
 8011314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011318:	4770      	bx	lr

0801131a <sensorCalibration_SolveLGS>:

// solve linear equation
// https://en.wikipedia.org/wiki/Gaussian_elimination
static void sensorCalibration_SolveLGS(float A[4][4], float x[4], float b[4]) {
 801131a:	b580      	push	{r7, lr}
 801131c:	b08a      	sub	sp, #40	; 0x28
 801131e:	af00      	add	r7, sp, #0
 8011320:	60f8      	str	r0, [r7, #12]
 8011322:	60b9      	str	r1, [r7, #8]
 8011324:	607a      	str	r2, [r7, #4]
    int i;
    float y[4];

    sensorCalibration_gaussLR(A);
 8011326:	68f8      	ldr	r0, [r7, #12]
 8011328:	f7ff fea2 	bl	8011070 <sensorCalibration_gaussLR>

    for (i = 0; i < 4; ++i) {
 801132c:	2300      	movs	r3, #0
 801132e:	627b      	str	r3, [r7, #36]	; 0x24
 8011330:	e00b      	b.n	801134a <sensorCalibration_SolveLGS+0x30>
        y[i] = 0;
 8011332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011334:	009b      	lsls	r3, r3, #2
 8011336:	f107 0228 	add.w	r2, r7, #40	; 0x28
 801133a:	4413      	add	r3, r2
 801133c:	3b14      	subs	r3, #20
 801133e:	f04f 0200 	mov.w	r2, #0
 8011342:	601a      	str	r2, [r3, #0]
    for (i = 0; i < 4; ++i) {
 8011344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011346:	3301      	adds	r3, #1
 8011348:	627b      	str	r3, [r7, #36]	; 0x24
 801134a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801134c:	2b03      	cmp	r3, #3
 801134e:	ddf0      	ble.n	8011332 <sensorCalibration_SolveLGS+0x18>
    }

    sensorCalibration_ForwardSubstitution(A, y, b);
 8011350:	f107 0314 	add.w	r3, r7, #20
 8011354:	687a      	ldr	r2, [r7, #4]
 8011356:	4619      	mov	r1, r3
 8011358:	68f8      	ldr	r0, [r7, #12]
 801135a:	f7ff ff35 	bl	80111c8 <sensorCalibration_ForwardSubstitution>
    sensorCalibration_BackwardSubstitution(A, x, y);
 801135e:	f107 0314 	add.w	r3, r7, #20
 8011362:	461a      	mov	r2, r3
 8011364:	68b9      	ldr	r1, [r7, #8]
 8011366:	68f8      	ldr	r0, [r7, #12]
 8011368:	f7ff ff77 	bl	801125a <sensorCalibration_BackwardSubstitution>
}
 801136c:	bf00      	nop
 801136e:	3728      	adds	r7, #40	; 0x28
 8011370:	46bd      	mov	sp, r7
 8011372:	bd80      	pop	{r7, pc}

08011374 <sensorCalibrationSolveForOffset>:

void sensorCalibrationSolveForOffset(sensorCalibrationState_t * state, float result[3])
{
 8011374:	b580      	push	{r7, lr}
 8011376:	b088      	sub	sp, #32
 8011378:	af00      	add	r7, sp, #0
 801137a:	6078      	str	r0, [r7, #4]
 801137c:	6039      	str	r1, [r7, #0]
    float beta[4];
    sensorCalibration_SolveLGS(state->XtX, beta, state->XtY);
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	3310      	adds	r3, #16
 8011382:	687a      	ldr	r2, [r7, #4]
 8011384:	f107 010c 	add.w	r1, r7, #12
 8011388:	4618      	mov	r0, r3
 801138a:	f7ff ffc6 	bl	801131a <sensorCalibration_SolveLGS>

    for (int i = 0; i < 3; i++) {
 801138e:	2300      	movs	r3, #0
 8011390:	61fb      	str	r3, [r7, #28]
 8011392:	e014      	b.n	80113be <sensorCalibrationSolveForOffset+0x4a>
        result[i] = beta[i] / 2;
 8011394:	69fb      	ldr	r3, [r7, #28]
 8011396:	009b      	lsls	r3, r3, #2
 8011398:	f107 0220 	add.w	r2, r7, #32
 801139c:	4413      	add	r3, r2
 801139e:	3b14      	subs	r3, #20
 80113a0:	ed93 7a00 	vldr	s14, [r3]
 80113a4:	69fb      	ldr	r3, [r7, #28]
 80113a6:	009b      	lsls	r3, r3, #2
 80113a8:	683a      	ldr	r2, [r7, #0]
 80113aa:	4413      	add	r3, r2
 80113ac:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80113b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80113b4:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 80113b8:	69fb      	ldr	r3, [r7, #28]
 80113ba:	3301      	adds	r3, #1
 80113bc:	61fb      	str	r3, [r7, #28]
 80113be:	69fb      	ldr	r3, [r7, #28]
 80113c0:	2b02      	cmp	r3, #2
 80113c2:	dde7      	ble.n	8011394 <sensorCalibrationSolveForOffset+0x20>
    }
}
 80113c4:	bf00      	nop
 80113c6:	bf00      	nop
 80113c8:	3720      	adds	r7, #32
 80113ca:	46bd      	mov	sp, r7
 80113cc:	bd80      	pop	{r7, pc}

080113ce <sensorCalibrationSolveForScale>:

void sensorCalibrationSolveForScale(sensorCalibrationState_t * state, float result[3])
{
 80113ce:	b590      	push	{r4, r7, lr}
 80113d0:	b089      	sub	sp, #36	; 0x24
 80113d2:	af00      	add	r7, sp, #0
 80113d4:	6078      	str	r0, [r7, #4]
 80113d6:	6039      	str	r1, [r7, #0]
    float beta[4];
    sensorCalibration_SolveLGS(state->XtX, beta, state->XtY);
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	3310      	adds	r3, #16
 80113dc:	687a      	ldr	r2, [r7, #4]
 80113de:	f107 010c 	add.w	r1, r7, #12
 80113e2:	4618      	mov	r0, r3
 80113e4:	f7ff ff99 	bl	801131a <sensorCalibration_SolveLGS>

    for (int i = 0; i < 3; i++) {
 80113e8:	2300      	movs	r3, #0
 80113ea:	61fb      	str	r3, [r7, #28]
 80113ec:	e016      	b.n	801141c <sensorCalibrationSolveForScale+0x4e>
        result[i] = sqrtf(beta[i]);
 80113ee:	69fb      	ldr	r3, [r7, #28]
 80113f0:	009b      	lsls	r3, r3, #2
 80113f2:	f107 0220 	add.w	r2, r7, #32
 80113f6:	4413      	add	r3, r2
 80113f8:	3b14      	subs	r3, #20
 80113fa:	edd3 7a00 	vldr	s15, [r3]
 80113fe:	69fb      	ldr	r3, [r7, #28]
 8011400:	009b      	lsls	r3, r3, #2
 8011402:	683a      	ldr	r2, [r7, #0]
 8011404:	18d4      	adds	r4, r2, r3
 8011406:	eeb0 0a67 	vmov.f32	s0, s15
 801140a:	f00b faf3 	bl	801c9f4 <sqrtf>
 801140e:	eef0 7a40 	vmov.f32	s15, s0
 8011412:	edc4 7a00 	vstr	s15, [r4]
    for (int i = 0; i < 3; i++) {
 8011416:	69fb      	ldr	r3, [r7, #28]
 8011418:	3301      	adds	r3, #1
 801141a:	61fb      	str	r3, [r7, #28]
 801141c:	69fb      	ldr	r3, [r7, #28]
 801141e:	2b02      	cmp	r3, #2
 8011420:	dde5      	ble.n	80113ee <sensorCalibrationSolveForScale+0x20>
    }
}
 8011422:	bf00      	nop
 8011424:	bf00      	nop
 8011426:	3724      	adds	r7, #36	; 0x24
 8011428:	46bd      	mov	sp, r7
 801142a:	bd90      	pop	{r4, r7, pc}

0801142c <atkpSendPacket>:

bool isInit = false;
static xQueueHandle rxQueue;

static void atkpSendPacket(atkp_t *p)
{
 801142c:	b580      	push	{r7, lr}
 801142e:	b082      	sub	sp, #8
 8011430:	af00      	add	r7, sp, #0
 8011432:	6078      	str	r0, [r7, #4]
	usblinkSendPacket(p);
 8011434:	6878      	ldr	r0, [r7, #4]
 8011436:	f001 fd7b 	bl	8012f30 <usblinkSendPacket>
}
 801143a:	bf00      	nop
 801143c:	3708      	adds	r7, #8
 801143e:	46bd      	mov	sp, r7
 8011440:	bd80      	pop	{r7, pc}
	...

08011444 <sendStatus>:

/*********************************************************/
static void sendStatus(float roll, float pitch, float yaw, s32 alt, u8 fly_model, u8 armed) //altcm
{
 8011444:	b580      	push	{r7, lr}
 8011446:	b092      	sub	sp, #72	; 0x48
 8011448:	af00      	add	r7, sp, #0
 801144a:	ed87 0a05 	vstr	s0, [r7, #20]
 801144e:	edc7 0a04 	vstr	s1, [r7, #16]
 8011452:	ed87 1a03 	vstr	s2, [r7, #12]
 8011456:	60b8      	str	r0, [r7, #8]
 8011458:	460b      	mov	r3, r1
 801145a:	71fb      	strb	r3, [r7, #7]
 801145c:	4613      	mov	r3, r2
 801145e:	71bb      	strb	r3, [r7, #6]
	u8 _cnt=0;
 8011460:	2300      	movs	r3, #0
 8011462:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	atkp_t p;
	vs16 _temp;
	vs32 _temp2 = alt;
 8011466:	68bb      	ldr	r3, [r7, #8]
 8011468:	61fb      	str	r3, [r7, #28]
	
	p.msgID = UP_STATUS;
 801146a:	2301      	movs	r3, #1
 801146c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	
	_temp = (int)(roll*100);
 8011470:	edd7 7a05 	vldr	s15, [r7, #20]
 8011474:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80115f0 <sendStatus+0x1ac>
 8011478:	ee67 7a87 	vmul.f32	s15, s15, s14
 801147c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011480:	ee17 3a90 	vmov	r3, s15
 8011484:	b21b      	sxth	r3, r3
 8011486:	847b      	strh	r3, [r7, #34]	; 0x22
	p.data[_cnt++]=BYTE1(_temp);
 8011488:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801148c:	1c5a      	adds	r2, r3, #1
 801148e:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 8011492:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8011496:	f107 0148 	add.w	r1, r7, #72	; 0x48
 801149a:	440b      	add	r3, r1
 801149c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80114a0:	f107 0222 	add.w	r2, r7, #34	; 0x22
 80114a4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80114a8:	1c59      	adds	r1, r3, #1
 80114aa:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 80114ae:	7812      	ldrb	r2, [r2, #0]
 80114b0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80114b4:	440b      	add	r3, r1
 80114b6:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = (int)(pitch*100);
 80114ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80114be:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80115f0 <sendStatus+0x1ac>
 80114c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80114c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80114ca:	ee17 3a90 	vmov	r3, s15
 80114ce:	b21b      	sxth	r3, r3
 80114d0:	847b      	strh	r3, [r7, #34]	; 0x22
	p.data[_cnt++]=BYTE1(_temp);
 80114d2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80114d6:	1c5a      	adds	r2, r3, #1
 80114d8:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 80114dc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80114e0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80114e4:	440b      	add	r3, r1
 80114e6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80114ea:	f107 0222 	add.w	r2, r7, #34	; 0x22
 80114ee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80114f2:	1c59      	adds	r1, r3, #1
 80114f4:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 80114f8:	7812      	ldrb	r2, [r2, #0]
 80114fa:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80114fe:	440b      	add	r3, r1
 8011500:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = (int)(yaw*100);
 8011504:	edd7 7a03 	vldr	s15, [r7, #12]
 8011508:	ed9f 7a39 	vldr	s14, [pc, #228]	; 80115f0 <sendStatus+0x1ac>
 801150c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011510:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011514:	ee17 3a90 	vmov	r3, s15
 8011518:	b21b      	sxth	r3, r3
 801151a:	847b      	strh	r3, [r7, #34]	; 0x22
	p.data[_cnt++]=BYTE1(_temp);
 801151c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011520:	1c5a      	adds	r2, r3, #1
 8011522:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 8011526:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 801152a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 801152e:	440b      	add	r3, r1
 8011530:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011534:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8011538:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801153c:	1c59      	adds	r1, r3, #1
 801153e:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 8011542:	7812      	ldrb	r2, [r2, #0]
 8011544:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8011548:	440b      	add	r3, r1
 801154a:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.data[_cnt++]=BYTE3(_temp2);
 801154e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011552:	1c5a      	adds	r2, r3, #1
 8011554:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 8011558:	7ffa      	ldrb	r2, [r7, #31]
 801155a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 801155e:	440b      	add	r3, r1
 8011560:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE2(_temp2);
 8011564:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011568:	1c5a      	adds	r2, r3, #1
 801156a:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 801156e:	7fba      	ldrb	r2, [r7, #30]
 8011570:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8011574:	440b      	add	r3, r1
 8011576:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(_temp2);
 801157a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801157e:	1c5a      	adds	r2, r3, #1
 8011580:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 8011584:	7f7a      	ldrb	r2, [r7, #29]
 8011586:	f107 0148 	add.w	r1, r7, #72	; 0x48
 801158a:	440b      	add	r3, r1
 801158c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp2);
 8011590:	f107 021c 	add.w	r2, r7, #28
 8011594:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011598:	1c59      	adds	r1, r3, #1
 801159a:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 801159e:	7812      	ldrb	r2, [r2, #0]
 80115a0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80115a4:	440b      	add	r3, r1
 80115a6:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.data[_cnt++] = fly_model;
 80115aa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80115ae:	1c5a      	adds	r2, r3, #1
 80115b0:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 80115b4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80115b8:	4413      	add	r3, r2
 80115ba:	79fa      	ldrb	r2, [r7, #7]
 80115bc:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++] = armed;
 80115c0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80115c4:	1c5a      	adds	r2, r3, #1
 80115c6:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 80115ca:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80115ce:	4413      	add	r3, r2
 80115d0:	79ba      	ldrb	r2, [r7, #6]
 80115d2:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 80115d6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80115da:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	atkpSendPacket(&p);
 80115de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80115e2:	4618      	mov	r0, r3
 80115e4:	f7ff ff22 	bl	801142c <atkpSendPacket>
}
 80115e8:	bf00      	nop
 80115ea:	3748      	adds	r7, #72	; 0x48
 80115ec:	46bd      	mov	sp, r7
 80115ee:	bd80      	pop	{r7, pc}
 80115f0:	42c80000 	.word	0x42c80000

080115f4 <sendSenser>:

static void sendSenser(s16 a_x,s16 a_y,s16 a_z,s16 g_x,s16 g_y,s16 g_z,s16 m_x,s16 m_y,s16 m_z)
{
 80115f4:	b590      	push	{r4, r7, lr}
 80115f6:	b08d      	sub	sp, #52	; 0x34
 80115f8:	af00      	add	r7, sp, #0
 80115fa:	4604      	mov	r4, r0
 80115fc:	4608      	mov	r0, r1
 80115fe:	4611      	mov	r1, r2
 8011600:	461a      	mov	r2, r3
 8011602:	4623      	mov	r3, r4
 8011604:	80fb      	strh	r3, [r7, #6]
 8011606:	4603      	mov	r3, r0
 8011608:	80bb      	strh	r3, [r7, #4]
 801160a:	460b      	mov	r3, r1
 801160c:	807b      	strh	r3, [r7, #2]
 801160e:	4613      	mov	r3, r2
 8011610:	803b      	strh	r3, [r7, #0]
	u8 _cnt=0;
 8011612:	2300      	movs	r3, #0
 8011614:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	vs16 _temp;
	
	p.msgID = UP_SENSER;
 8011618:	2302      	movs	r3, #2
 801161a:	733b      	strb	r3, [r7, #12]

	_temp = a_x;
 801161c:	88fb      	ldrh	r3, [r7, #6]
 801161e:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 8011620:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011624:	1c5a      	adds	r2, r3, #1
 8011626:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 801162a:	7afa      	ldrb	r2, [r7, #11]
 801162c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011630:	440b      	add	r3, r1
 8011632:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011636:	f107 020a 	add.w	r2, r7, #10
 801163a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801163e:	1c59      	adds	r1, r3, #1
 8011640:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011644:	7812      	ldrb	r2, [r2, #0]
 8011646:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801164a:	440b      	add	r3, r1
 801164c:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = a_y;
 8011650:	88bb      	ldrh	r3, [r7, #4]
 8011652:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 8011654:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011658:	1c5a      	adds	r2, r3, #1
 801165a:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 801165e:	7afa      	ldrb	r2, [r7, #11]
 8011660:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011664:	440b      	add	r3, r1
 8011666:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 801166a:	f107 020a 	add.w	r2, r7, #10
 801166e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011672:	1c59      	adds	r1, r3, #1
 8011674:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011678:	7812      	ldrb	r2, [r2, #0]
 801167a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801167e:	440b      	add	r3, r1
 8011680:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = a_z;	
 8011684:	887b      	ldrh	r3, [r7, #2]
 8011686:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 8011688:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801168c:	1c5a      	adds	r2, r3, #1
 801168e:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011692:	7afa      	ldrb	r2, [r7, #11]
 8011694:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011698:	440b      	add	r3, r1
 801169a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 801169e:	f107 020a 	add.w	r2, r7, #10
 80116a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80116a6:	1c59      	adds	r1, r3, #1
 80116a8:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80116ac:	7812      	ldrb	r2, [r2, #0]
 80116ae:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80116b2:	440b      	add	r3, r1
 80116b4:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	_temp = g_x;	
 80116b8:	883b      	ldrh	r3, [r7, #0]
 80116ba:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80116bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80116c0:	1c5a      	adds	r2, r3, #1
 80116c2:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80116c6:	7afa      	ldrb	r2, [r7, #11]
 80116c8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80116cc:	440b      	add	r3, r1
 80116ce:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80116d2:	f107 020a 	add.w	r2, r7, #10
 80116d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80116da:	1c59      	adds	r1, r3, #1
 80116dc:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80116e0:	7812      	ldrb	r2, [r2, #0]
 80116e2:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80116e6:	440b      	add	r3, r1
 80116e8:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = g_y;	
 80116ec:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80116f0:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80116f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80116f6:	1c5a      	adds	r2, r3, #1
 80116f8:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80116fc:	7afa      	ldrb	r2, [r7, #11]
 80116fe:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011702:	440b      	add	r3, r1
 8011704:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011708:	f107 020a 	add.w	r2, r7, #10
 801170c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011710:	1c59      	adds	r1, r3, #1
 8011712:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011716:	7812      	ldrb	r2, [r2, #0]
 8011718:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801171c:	440b      	add	r3, r1
 801171e:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = g_z;	
 8011722:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8011726:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 8011728:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801172c:	1c5a      	adds	r2, r3, #1
 801172e:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011732:	7afa      	ldrb	r2, [r7, #11]
 8011734:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011738:	440b      	add	r3, r1
 801173a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 801173e:	f107 020a 	add.w	r2, r7, #10
 8011742:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011746:	1c59      	adds	r1, r3, #1
 8011748:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801174c:	7812      	ldrb	r2, [r2, #0]
 801174e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011752:	440b      	add	r3, r1
 8011754:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	_temp = m_x;	
 8011758:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801175c:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 801175e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011762:	1c5a      	adds	r2, r3, #1
 8011764:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011768:	7afa      	ldrb	r2, [r7, #11]
 801176a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801176e:	440b      	add	r3, r1
 8011770:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011774:	f107 020a 	add.w	r2, r7, #10
 8011778:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801177c:	1c59      	adds	r1, r3, #1
 801177e:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011782:	7812      	ldrb	r2, [r2, #0]
 8011784:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011788:	440b      	add	r3, r1
 801178a:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = m_y;	
 801178e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8011792:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 8011794:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011798:	1c5a      	adds	r2, r3, #1
 801179a:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 801179e:	7afa      	ldrb	r2, [r7, #11]
 80117a0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80117a4:	440b      	add	r3, r1
 80117a6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80117aa:	f107 020a 	add.w	r2, r7, #10
 80117ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117b2:	1c59      	adds	r1, r3, #1
 80117b4:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80117b8:	7812      	ldrb	r2, [r2, #0]
 80117ba:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80117be:	440b      	add	r3, r1
 80117c0:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = m_z;	
 80117c4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80117c8:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80117ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117ce:	1c5a      	adds	r2, r3, #1
 80117d0:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80117d4:	7afa      	ldrb	r2, [r7, #11]
 80117d6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80117da:	440b      	add	r3, r1
 80117dc:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80117e0:	f107 020a 	add.w	r2, r7, #10
 80117e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80117e8:	1c59      	adds	r1, r3, #1
 80117ea:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80117ee:	7812      	ldrb	r2, [r2, #0]
 80117f0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80117f4:	440b      	add	r3, r1
 80117f6:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = 0;	
 80117fa:	2300      	movs	r3, #0
 80117fc:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80117fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011802:	1c5a      	adds	r2, r3, #1
 8011804:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011808:	7afa      	ldrb	r2, [r7, #11]
 801180a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801180e:	440b      	add	r3, r1
 8011810:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);	
 8011814:	f107 020a 	add.w	r2, r7, #10
 8011818:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801181c:	1c59      	adds	r1, r3, #1
 801181e:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011822:	7812      	ldrb	r2, [r2, #0]
 8011824:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011828:	440b      	add	r3, r1
 801182a:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 801182e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011832:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8011834:	f107 030c 	add.w	r3, r7, #12
 8011838:	4618      	mov	r0, r3
 801183a:	f7ff fdf7 	bl	801142c <atkpSendPacket>
}
 801183e:	bf00      	nop
 8011840:	3734      	adds	r7, #52	; 0x34
 8011842:	46bd      	mov	sp, r7
 8011844:	bd90      	pop	{r4, r7, pc}

08011846 <sendRCData>:
static void sendRCData(u16 thrust,u16 yaw,u16 roll,u16 pitch,u16 aux1,u16 aux2,u16 aux3,u16 aux4,u16 aux5,u16 aux6)
{
 8011846:	b590      	push	{r4, r7, lr}
 8011848:	b08d      	sub	sp, #52	; 0x34
 801184a:	af00      	add	r7, sp, #0
 801184c:	4604      	mov	r4, r0
 801184e:	4608      	mov	r0, r1
 8011850:	4611      	mov	r1, r2
 8011852:	461a      	mov	r2, r3
 8011854:	4623      	mov	r3, r4
 8011856:	80fb      	strh	r3, [r7, #6]
 8011858:	4603      	mov	r3, r0
 801185a:	80bb      	strh	r3, [r7, #4]
 801185c:	460b      	mov	r3, r1
 801185e:	807b      	strh	r3, [r7, #2]
 8011860:	4613      	mov	r3, r2
 8011862:	803b      	strh	r3, [r7, #0]
	u8 _cnt=0;
 8011864:	2300      	movs	r3, #0
 8011866:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	
	p.msgID = UP_RCDATA;
 801186a:	2303      	movs	r3, #3
 801186c:	733b      	strb	r3, [r7, #12]
	p.data[_cnt++]=BYTE1(thrust);
 801186e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011872:	1c5a      	adds	r2, r3, #1
 8011874:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011878:	79fa      	ldrb	r2, [r7, #7]
 801187a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801187e:	440b      	add	r3, r1
 8011880:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(thrust);
 8011884:	1dba      	adds	r2, r7, #6
 8011886:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801188a:	1c59      	adds	r1, r3, #1
 801188c:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011890:	7812      	ldrb	r2, [r2, #0]
 8011892:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011896:	440b      	add	r3, r1
 8011898:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(yaw);
 801189c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80118a0:	1c5a      	adds	r2, r3, #1
 80118a2:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80118a6:	797a      	ldrb	r2, [r7, #5]
 80118a8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80118ac:	440b      	add	r3, r1
 80118ae:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(yaw);
 80118b2:	1d3a      	adds	r2, r7, #4
 80118b4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80118b8:	1c59      	adds	r1, r3, #1
 80118ba:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80118be:	7812      	ldrb	r2, [r2, #0]
 80118c0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80118c4:	440b      	add	r3, r1
 80118c6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(roll);
 80118ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80118ce:	1c5a      	adds	r2, r3, #1
 80118d0:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80118d4:	78fa      	ldrb	r2, [r7, #3]
 80118d6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80118da:	440b      	add	r3, r1
 80118dc:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(roll);
 80118e0:	1cba      	adds	r2, r7, #2
 80118e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80118e6:	1c59      	adds	r1, r3, #1
 80118e8:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80118ec:	7812      	ldrb	r2, [r2, #0]
 80118ee:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80118f2:	440b      	add	r3, r1
 80118f4:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(pitch);
 80118f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80118fc:	1c5a      	adds	r2, r3, #1
 80118fe:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011902:	787a      	ldrb	r2, [r7, #1]
 8011904:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011908:	440b      	add	r3, r1
 801190a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(pitch);
 801190e:	463a      	mov	r2, r7
 8011910:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011914:	1c59      	adds	r1, r3, #1
 8011916:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801191a:	7812      	ldrb	r2, [r2, #0]
 801191c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011920:	440b      	add	r3, r1
 8011922:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux1);
 8011926:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801192a:	1c5a      	adds	r2, r3, #1
 801192c:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011930:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8011934:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011938:	440b      	add	r3, r1
 801193a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux1);
 801193e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8011942:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011946:	1c59      	adds	r1, r3, #1
 8011948:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801194c:	7812      	ldrb	r2, [r2, #0]
 801194e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011952:	440b      	add	r3, r1
 8011954:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux2);
 8011958:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801195c:	1c5a      	adds	r2, r3, #1
 801195e:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011962:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8011966:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801196a:	440b      	add	r3, r1
 801196c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux2);
 8011970:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8011974:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011978:	1c59      	adds	r1, r3, #1
 801197a:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801197e:	7812      	ldrb	r2, [r2, #0]
 8011980:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011984:	440b      	add	r3, r1
 8011986:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux3);
 801198a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801198e:	1c5a      	adds	r2, r3, #1
 8011990:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011994:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 8011998:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801199c:	440b      	add	r3, r1
 801199e:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux3);
 80119a2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80119a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119aa:	1c59      	adds	r1, r3, #1
 80119ac:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80119b0:	7812      	ldrb	r2, [r2, #0]
 80119b2:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80119b6:	440b      	add	r3, r1
 80119b8:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux4);
 80119bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119c0:	1c5a      	adds	r2, r3, #1
 80119c2:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80119c6:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 80119ca:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80119ce:	440b      	add	r3, r1
 80119d0:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux4);
 80119d4:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80119d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119dc:	1c59      	adds	r1, r3, #1
 80119de:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80119e2:	7812      	ldrb	r2, [r2, #0]
 80119e4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80119e8:	440b      	add	r3, r1
 80119ea:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux5);
 80119ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80119f2:	1c5a      	adds	r2, r3, #1
 80119f4:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80119f8:	f897 2051 	ldrb.w	r2, [r7, #81]	; 0x51
 80119fc:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a00:	440b      	add	r3, r1
 8011a02:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux5);
 8011a06:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8011a0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011a0e:	1c59      	adds	r1, r3, #1
 8011a10:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011a14:	7812      	ldrb	r2, [r2, #0]
 8011a16:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a1a:	440b      	add	r3, r1
 8011a1c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux6);
 8011a20:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011a24:	1c5a      	adds	r2, r3, #1
 8011a26:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011a2a:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8011a2e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a32:	440b      	add	r3, r1
 8011a34:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux6);
 8011a38:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8011a3c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011a40:	1c59      	adds	r1, r3, #1
 8011a42:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011a46:	7812      	ldrb	r2, [r2, #0]
 8011a48:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a4c:	440b      	add	r3, r1
 8011a4e:	f803 2c22 	strb.w	r2, [r3, #-34]

	p.dataLen = _cnt;
 8011a52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011a56:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8011a58:	f107 030c 	add.w	r3, r7, #12
 8011a5c:	4618      	mov	r0, r3
 8011a5e:	f7ff fce5 	bl	801142c <atkpSendPacket>
}
 8011a62:	bf00      	nop
 8011a64:	3734      	adds	r7, #52	; 0x34
 8011a66:	46bd      	mov	sp, r7
 8011a68:	bd90      	pop	{r4, r7, pc}

08011a6a <sendPower>:

static void sendPower(u16 votage, u16 current)
{
 8011a6a:	b580      	push	{r7, lr}
 8011a6c:	b08c      	sub	sp, #48	; 0x30
 8011a6e:	af00      	add	r7, sp, #0
 8011a70:	4603      	mov	r3, r0
 8011a72:	460a      	mov	r2, r1
 8011a74:	80fb      	strh	r3, [r7, #6]
 8011a76:	4613      	mov	r3, r2
 8011a78:	80bb      	strh	r3, [r7, #4]
	u8 _cnt=0;
 8011a7a:	2300      	movs	r3, #0
 8011a7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	
	p.msgID = UP_POWER;
 8011a80:	2305      	movs	r3, #5
 8011a82:	733b      	strb	r3, [r7, #12]
	
	p.data[_cnt++]=BYTE1(votage);
 8011a84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011a88:	1c5a      	adds	r2, r3, #1
 8011a8a:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011a8e:	79fa      	ldrb	r2, [r7, #7]
 8011a90:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011a94:	440b      	add	r3, r1
 8011a96:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(votage);
 8011a9a:	1dba      	adds	r2, r7, #6
 8011a9c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011aa0:	1c59      	adds	r1, r3, #1
 8011aa2:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011aa6:	7812      	ldrb	r2, [r2, #0]
 8011aa8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011aac:	440b      	add	r3, r1
 8011aae:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(current);
 8011ab2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ab6:	1c5a      	adds	r2, r3, #1
 8011ab8:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011abc:	797a      	ldrb	r2, [r7, #5]
 8011abe:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011ac2:	440b      	add	r3, r1
 8011ac4:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(current);
 8011ac8:	1d3a      	adds	r2, r7, #4
 8011aca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ace:	1c59      	adds	r1, r3, #1
 8011ad0:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011ad4:	7812      	ldrb	r2, [r2, #0]
 8011ad6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011ada:	440b      	add	r3, r1
 8011adc:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 8011ae0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ae4:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8011ae6:	f107 030c 	add.w	r3, r7, #12
 8011aea:	4618      	mov	r0, r3
 8011aec:	f7ff fc9e 	bl	801142c <atkpSendPacket>
}
 8011af0:	bf00      	nop
 8011af2:	3730      	adds	r7, #48	; 0x30
 8011af4:	46bd      	mov	sp, r7
 8011af6:	bd80      	pop	{r7, pc}

08011af8 <sendMotorPWM>:

static void sendMotorPWM(u16 m_1,u16 m_2,u16 m_3,u16 m_4,u16 m_5,u16 m_6,u16 m_7,u16 m_8)
{
 8011af8:	b590      	push	{r4, r7, lr}
 8011afa:	b08d      	sub	sp, #52	; 0x34
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	4604      	mov	r4, r0
 8011b00:	4608      	mov	r0, r1
 8011b02:	4611      	mov	r1, r2
 8011b04:	461a      	mov	r2, r3
 8011b06:	4623      	mov	r3, r4
 8011b08:	80fb      	strh	r3, [r7, #6]
 8011b0a:	4603      	mov	r3, r0
 8011b0c:	80bb      	strh	r3, [r7, #4]
 8011b0e:	460b      	mov	r3, r1
 8011b10:	807b      	strh	r3, [r7, #2]
 8011b12:	4613      	mov	r3, r2
 8011b14:	803b      	strh	r3, [r7, #0]
	u8 _cnt=0;
 8011b16:	2300      	movs	r3, #0
 8011b18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	
	p.msgID = UP_MOTOR;
 8011b1c:	2306      	movs	r3, #6
 8011b1e:	733b      	strb	r3, [r7, #12]
	
	p.data[_cnt++]=BYTE1(m_1);
 8011b20:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b24:	1c5a      	adds	r2, r3, #1
 8011b26:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011b2a:	79fa      	ldrb	r2, [r7, #7]
 8011b2c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011b30:	440b      	add	r3, r1
 8011b32:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_1);
 8011b36:	1dba      	adds	r2, r7, #6
 8011b38:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b3c:	1c59      	adds	r1, r3, #1
 8011b3e:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011b42:	7812      	ldrb	r2, [r2, #0]
 8011b44:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011b48:	440b      	add	r3, r1
 8011b4a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_2);
 8011b4e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b52:	1c5a      	adds	r2, r3, #1
 8011b54:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011b58:	797a      	ldrb	r2, [r7, #5]
 8011b5a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011b5e:	440b      	add	r3, r1
 8011b60:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_2);
 8011b64:	1d3a      	adds	r2, r7, #4
 8011b66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b6a:	1c59      	adds	r1, r3, #1
 8011b6c:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011b70:	7812      	ldrb	r2, [r2, #0]
 8011b72:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011b76:	440b      	add	r3, r1
 8011b78:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_3);
 8011b7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b80:	1c5a      	adds	r2, r3, #1
 8011b82:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011b86:	78fa      	ldrb	r2, [r7, #3]
 8011b88:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011b8c:	440b      	add	r3, r1
 8011b8e:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_3);
 8011b92:	1cba      	adds	r2, r7, #2
 8011b94:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011b98:	1c59      	adds	r1, r3, #1
 8011b9a:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011b9e:	7812      	ldrb	r2, [r2, #0]
 8011ba0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011ba4:	440b      	add	r3, r1
 8011ba6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_4);
 8011baa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011bae:	1c5a      	adds	r2, r3, #1
 8011bb0:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011bb4:	787a      	ldrb	r2, [r7, #1]
 8011bb6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011bba:	440b      	add	r3, r1
 8011bbc:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_4);
 8011bc0:	463a      	mov	r2, r7
 8011bc2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011bc6:	1c59      	adds	r1, r3, #1
 8011bc8:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011bcc:	7812      	ldrb	r2, [r2, #0]
 8011bce:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011bd2:	440b      	add	r3, r1
 8011bd4:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_5);
 8011bd8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011bdc:	1c5a      	adds	r2, r3, #1
 8011bde:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011be2:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8011be6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011bea:	440b      	add	r3, r1
 8011bec:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_5);
 8011bf0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8011bf4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011bf8:	1c59      	adds	r1, r3, #1
 8011bfa:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011bfe:	7812      	ldrb	r2, [r2, #0]
 8011c00:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c04:	440b      	add	r3, r1
 8011c06:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_6);
 8011c0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c0e:	1c5a      	adds	r2, r3, #1
 8011c10:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011c14:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8011c18:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c1c:	440b      	add	r3, r1
 8011c1e:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_6);
 8011c22:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8011c26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c2a:	1c59      	adds	r1, r3, #1
 8011c2c:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011c30:	7812      	ldrb	r2, [r2, #0]
 8011c32:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c36:	440b      	add	r3, r1
 8011c38:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_7);
 8011c3c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c40:	1c5a      	adds	r2, r3, #1
 8011c42:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011c46:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 8011c4a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c4e:	440b      	add	r3, r1
 8011c50:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_7);
 8011c54:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8011c58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c5c:	1c59      	adds	r1, r3, #1
 8011c5e:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011c62:	7812      	ldrb	r2, [r2, #0]
 8011c64:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c68:	440b      	add	r3, r1
 8011c6a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(m_8);
 8011c6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c72:	1c5a      	adds	r2, r3, #1
 8011c74:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011c78:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 8011c7c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c80:	440b      	add	r3, r1
 8011c82:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(m_8);
 8011c86:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8011c8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011c8e:	1c59      	adds	r1, r3, #1
 8011c90:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011c94:	7812      	ldrb	r2, [r2, #0]
 8011c96:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011c9a:	440b      	add	r3, r1
 8011c9c:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 8011ca0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ca4:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8011ca6:	f107 030c 	add.w	r3, r7, #12
 8011caa:	4618      	mov	r0, r3
 8011cac:	f7ff fbbe 	bl	801142c <atkpSendPacket>
}
 8011cb0:	bf00      	nop
 8011cb2:	3734      	adds	r7, #52	; 0x34
 8011cb4:	46bd      	mov	sp, r7
 8011cb6:	bd90      	pop	{r4, r7, pc}

08011cb8 <sendSenser2>:

static void sendSenser2(s32 bar_alt,u16 csb_alt)//bar_alt csb_altcm
{
 8011cb8:	b580      	push	{r7, lr}
 8011cba:	b08c      	sub	sp, #48	; 0x30
 8011cbc:	af00      	add	r7, sp, #0
 8011cbe:	6078      	str	r0, [r7, #4]
 8011cc0:	460b      	mov	r3, r1
 8011cc2:	807b      	strh	r3, [r7, #2]
	u8 _cnt=0;
 8011cc4:	2300      	movs	r3, #0
 8011cc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	
	p.msgID = UP_SENSER2;
 8011cca:	2307      	movs	r3, #7
 8011ccc:	733b      	strb	r3, [r7, #12]
	
	p.data[_cnt++]=BYTE3(bar_alt);
 8011cce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011cd2:	1c5a      	adds	r2, r3, #1
 8011cd4:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011cd8:	79fa      	ldrb	r2, [r7, #7]
 8011cda:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011cde:	440b      	add	r3, r1
 8011ce0:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE2(bar_alt);
 8011ce4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011ce8:	1c5a      	adds	r2, r3, #1
 8011cea:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011cee:	79ba      	ldrb	r2, [r7, #6]
 8011cf0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011cf4:	440b      	add	r3, r1
 8011cf6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(bar_alt);
 8011cfa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011cfe:	1c5a      	adds	r2, r3, #1
 8011d00:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011d04:	797a      	ldrb	r2, [r7, #5]
 8011d06:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011d0a:	440b      	add	r3, r1
 8011d0c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(bar_alt);
 8011d10:	1d3a      	adds	r2, r7, #4
 8011d12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011d16:	1c59      	adds	r1, r3, #1
 8011d18:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011d1c:	7812      	ldrb	r2, [r2, #0]
 8011d1e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011d22:	440b      	add	r3, r1
 8011d24:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.data[_cnt++]=BYTE1(csb_alt);
 8011d28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011d2c:	1c5a      	adds	r2, r3, #1
 8011d2e:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8011d32:	78fa      	ldrb	r2, [r7, #3]
 8011d34:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011d38:	440b      	add	r3, r1
 8011d3a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(csb_alt);
 8011d3e:	1cba      	adds	r2, r7, #2
 8011d40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011d44:	1c59      	adds	r1, r3, #1
 8011d46:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8011d4a:	7812      	ldrb	r2, [r2, #0]
 8011d4c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8011d50:	440b      	add	r3, r1
 8011d52:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 8011d56:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011d5a:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8011d5c:	f107 030c 	add.w	r3, r7, #12
 8011d60:	4618      	mov	r0, r3
 8011d62:	f7ff fb63 	bl	801142c <atkpSendPacket>
}
 8011d66:	bf00      	nop
 8011d68:	3730      	adds	r7, #48	; 0x30
 8011d6a:	46bd      	mov	sp, r7
 8011d6c:	bd80      	pop	{r7, pc}

08011d6e <sendPid>:

static void sendPid(u8 group,float p1_p,float p1_i,float p1_d,float p2_p,float p2_i,float p2_d,float p3_p,float p3_i,float p3_d)
{
 8011d6e:	b580      	push	{r7, lr}
 8011d70:	b094      	sub	sp, #80	; 0x50
 8011d72:	af00      	add	r7, sp, #0
 8011d74:	4603      	mov	r3, r0
 8011d76:	ed87 0a08 	vstr	s0, [r7, #32]
 8011d7a:	edc7 0a07 	vstr	s1, [r7, #28]
 8011d7e:	ed87 1a06 	vstr	s2, [r7, #24]
 8011d82:	edc7 1a05 	vstr	s3, [r7, #20]
 8011d86:	ed87 2a04 	vstr	s4, [r7, #16]
 8011d8a:	edc7 2a03 	vstr	s5, [r7, #12]
 8011d8e:	ed87 3a02 	vstr	s6, [r7, #8]
 8011d92:	edc7 3a01 	vstr	s7, [r7, #4]
 8011d96:	ed87 4a00 	vstr	s8, [r7]
 8011d9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	u8 _cnt=0;
 8011d9e:	2300      	movs	r3, #0
 8011da0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	atkp_t p;
	vs16 _temp;
	
	p.msgID = 0x10+group-1;
 8011da4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011da8:	330f      	adds	r3, #15
 8011daa:	b2db      	uxtb	r3, r3
 8011dac:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	_temp = p1_p;
 8011db0:	edd7 7a08 	vldr	s15, [r7, #32]
 8011db4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011db8:	ee17 3a90 	vmov	r3, s15
 8011dbc:	b21b      	sxth	r3, r3
 8011dbe:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011dc0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011dc4:	1c5a      	adds	r2, r3, #1
 8011dc6:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011dca:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011dce:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011dd2:	440b      	add	r3, r1
 8011dd4:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011dd8:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011ddc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011de0:	1c59      	adds	r1, r3, #1
 8011de2:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011de6:	7812      	ldrb	r2, [r2, #0]
 8011de8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011dec:	440b      	add	r3, r1
 8011dee:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p1_i;
 8011df2:	edd7 7a07 	vldr	s15, [r7, #28]
 8011df6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011dfa:	ee17 3a90 	vmov	r3, s15
 8011dfe:	b21b      	sxth	r3, r3
 8011e00:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011e02:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011e06:	1c5a      	adds	r2, r3, #1
 8011e08:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011e0c:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011e10:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011e14:	440b      	add	r3, r1
 8011e16:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011e1a:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011e1e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011e22:	1c59      	adds	r1, r3, #1
 8011e24:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011e28:	7812      	ldrb	r2, [r2, #0]
 8011e2a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011e2e:	440b      	add	r3, r1
 8011e30:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p1_d;
 8011e34:	edd7 7a06 	vldr	s15, [r7, #24]
 8011e38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011e3c:	ee17 3a90 	vmov	r3, s15
 8011e40:	b21b      	sxth	r3, r3
 8011e42:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011e44:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011e48:	1c5a      	adds	r2, r3, #1
 8011e4a:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011e4e:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011e52:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011e56:	440b      	add	r3, r1
 8011e58:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011e5c:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011e60:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011e64:	1c59      	adds	r1, r3, #1
 8011e66:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011e6a:	7812      	ldrb	r2, [r2, #0]
 8011e6c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011e70:	440b      	add	r3, r1
 8011e72:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p2_p;
 8011e76:	edd7 7a05 	vldr	s15, [r7, #20]
 8011e7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011e7e:	ee17 3a90 	vmov	r3, s15
 8011e82:	b21b      	sxth	r3, r3
 8011e84:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011e86:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011e8a:	1c5a      	adds	r2, r3, #1
 8011e8c:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011e90:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011e94:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011e98:	440b      	add	r3, r1
 8011e9a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011e9e:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011ea2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011ea6:	1c59      	adds	r1, r3, #1
 8011ea8:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011eac:	7812      	ldrb	r2, [r2, #0]
 8011eae:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011eb2:	440b      	add	r3, r1
 8011eb4:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p2_i;
 8011eb8:	edd7 7a04 	vldr	s15, [r7, #16]
 8011ebc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011ec0:	ee17 3a90 	vmov	r3, s15
 8011ec4:	b21b      	sxth	r3, r3
 8011ec6:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011ec8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011ecc:	1c5a      	adds	r2, r3, #1
 8011ece:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011ed2:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011ed6:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011eda:	440b      	add	r3, r1
 8011edc:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011ee0:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011ee4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011ee8:	1c59      	adds	r1, r3, #1
 8011eea:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011eee:	7812      	ldrb	r2, [r2, #0]
 8011ef0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011ef4:	440b      	add	r3, r1
 8011ef6:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p2_d;
 8011efa:	edd7 7a03 	vldr	s15, [r7, #12]
 8011efe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011f02:	ee17 3a90 	vmov	r3, s15
 8011f06:	b21b      	sxth	r3, r3
 8011f08:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011f0a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011f0e:	1c5a      	adds	r2, r3, #1
 8011f10:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011f14:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011f18:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011f1c:	440b      	add	r3, r1
 8011f1e:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011f22:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011f26:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011f2a:	1c59      	adds	r1, r3, #1
 8011f2c:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011f30:	7812      	ldrb	r2, [r2, #0]
 8011f32:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011f36:	440b      	add	r3, r1
 8011f38:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p3_p;
 8011f3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8011f40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011f44:	ee17 3a90 	vmov	r3, s15
 8011f48:	b21b      	sxth	r3, r3
 8011f4a:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011f4c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011f50:	1c5a      	adds	r2, r3, #1
 8011f52:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011f56:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011f5a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011f5e:	440b      	add	r3, r1
 8011f60:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011f64:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011f68:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011f6c:	1c59      	adds	r1, r3, #1
 8011f6e:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011f72:	7812      	ldrb	r2, [r2, #0]
 8011f74:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011f78:	440b      	add	r3, r1
 8011f7a:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p3_i;
 8011f7e:	edd7 7a01 	vldr	s15, [r7, #4]
 8011f82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011f86:	ee17 3a90 	vmov	r3, s15
 8011f8a:	b21b      	sxth	r3, r3
 8011f8c:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011f8e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011f92:	1c5a      	adds	r2, r3, #1
 8011f94:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011f98:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011f9c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011fa0:	440b      	add	r3, r1
 8011fa2:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011fa6:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011faa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011fae:	1c59      	adds	r1, r3, #1
 8011fb0:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011fb4:	7812      	ldrb	r2, [r2, #0]
 8011fb6:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011fba:	440b      	add	r3, r1
 8011fbc:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p3_d;
 8011fc0:	edd7 7a00 	vldr	s15, [r7]
 8011fc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011fc8:	ee17 3a90 	vmov	r3, s15
 8011fcc:	b21b      	sxth	r3, r3
 8011fce:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8011fd0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011fd4:	1c5a      	adds	r2, r3, #1
 8011fd6:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8011fda:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8011fde:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011fe2:	440b      	add	r3, r1
 8011fe4:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8011fe8:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8011fec:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8011ff0:	1c59      	adds	r1, r3, #1
 8011ff2:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8011ff6:	7812      	ldrb	r2, [r2, #0]
 8011ff8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8011ffc:	440b      	add	r3, r1
 8011ffe:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 8012002:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8012006:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	atkpSendPacket(&p);
 801200a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801200e:	4618      	mov	r0, r3
 8012010:	f7ff fa0c 	bl	801142c <atkpSendPacket>
}
 8012014:	bf00      	nop
 8012016:	3750      	adds	r7, #80	; 0x50
 8012018:	46bd      	mov	sp, r7
 801201a:	bd80      	pop	{r7, pc}

0801201c <sendCheck>:

static void sendCheck(u8 head, u8 check_sum)
{
 801201c:	b580      	push	{r7, lr}
 801201e:	b08a      	sub	sp, #40	; 0x28
 8012020:	af00      	add	r7, sp, #0
 8012022:	4603      	mov	r3, r0
 8012024:	460a      	mov	r2, r1
 8012026:	71fb      	strb	r3, [r7, #7]
 8012028:	4613      	mov	r3, r2
 801202a:	71bb      	strb	r3, [r7, #6]
	atkp_t p;
	
	p.msgID = UP_CHECK;
 801202c:	23ef      	movs	r3, #239	; 0xef
 801202e:	723b      	strb	r3, [r7, #8]
	p.dataLen = 2;
 8012030:	2302      	movs	r3, #2
 8012032:	727b      	strb	r3, [r7, #9]
	p.data[0] = head;
 8012034:	79fb      	ldrb	r3, [r7, #7]
 8012036:	72bb      	strb	r3, [r7, #10]
	p.data[1] = check_sum;
 8012038:	79bb      	ldrb	r3, [r7, #6]
 801203a:	72fb      	strb	r3, [r7, #11]
	atkpSendPacket(&p);
 801203c:	f107 0308 	add.w	r3, r7, #8
 8012040:	4618      	mov	r0, r3
 8012042:	f7ff f9f3 	bl	801142c <atkpSendPacket>
}
 8012046:	bf00      	nop
 8012048:	3728      	adds	r7, #40	; 0x28
 801204a:	46bd      	mov	sp, r7
 801204c:	bd80      	pop	{r7, pc}
	...

08012050 <atkpSendPeriod>:
/****************************************************************************/

/*1ms*/
static void atkpSendPeriod(void)
{
 8012050:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012054:	b088      	sub	sp, #32
 8012056:	af06      	add	r7, sp, #24
	static u16 count_ms = 1;

	if(!(count_ms % PERIOD_STATUS))
 8012058:	4b96      	ldr	r3, [pc, #600]	; (80122b4 <atkpSendPeriod+0x264>)
 801205a:	881a      	ldrh	r2, [r3, #0]
 801205c:	4b96      	ldr	r3, [pc, #600]	; (80122b8 <atkpSendPeriod+0x268>)
 801205e:	fba3 1302 	umull	r1, r3, r3, r2
 8012062:	0919      	lsrs	r1, r3, #4
 8012064:	460b      	mov	r3, r1
 8012066:	011b      	lsls	r3, r3, #4
 8012068:	1a5b      	subs	r3, r3, r1
 801206a:	005b      	lsls	r3, r3, #1
 801206c:	1ad3      	subs	r3, r2, r3
 801206e:	b29b      	uxth	r3, r3
 8012070:	2b00      	cmp	r3, #0
 8012072:	d141      	bne.n	80120f8 <atkpSendPeriod+0xa8>
	{
		u8 fm = 0;
 8012074:	2300      	movs	r3, #0
 8012076:	71fb      	strb	r3, [r7, #7]
		bool armed = ARMING_FLAG(ARMED);
 8012078:	4b90      	ldr	r3, [pc, #576]	; (80122bc <atkpSendPeriod+0x26c>)
 801207a:	681b      	ldr	r3, [r3, #0]
 801207c:	f003 0302 	and.w	r3, r3, #2
 8012080:	2b00      	cmp	r3, #0
 8012082:	bf14      	ite	ne
 8012084:	2301      	movne	r3, #1
 8012086:	2300      	moveq	r3, #0
 8012088:	71bb      	strb	r3, [r7, #6]
		if (FLIGHT_MODE(ANGLE_MODE))
 801208a:	4b8d      	ldr	r3, [pc, #564]	; (80122c0 <atkpSendPeriod+0x270>)
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	f003 0301 	and.w	r3, r3, #1
 8012092:	2b00      	cmp	r3, #0
 8012094:	d001      	beq.n	801209a <atkpSendPeriod+0x4a>
			fm = 1;
 8012096:	2301      	movs	r3, #1
 8012098:	71fb      	strb	r3, [r7, #7]
		if (FLIGHT_MODE(NAV_ALTHOLD_MODE))
 801209a:	4b89      	ldr	r3, [pc, #548]	; (80122c0 <atkpSendPeriod+0x270>)
 801209c:	681b      	ldr	r3, [r3, #0]
 801209e:	f003 0308 	and.w	r3, r3, #8
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	d001      	beq.n	80120aa <atkpSendPeriod+0x5a>
			fm = 2;
 80120a6:	2302      	movs	r3, #2
 80120a8:	71fb      	strb	r3, [r7, #7]
		if (FLIGHT_MODE(NAV_POSHOLD_MODE))
 80120aa:	4b85      	ldr	r3, [pc, #532]	; (80122c0 <atkpSendPeriod+0x270>)
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	f003 0320 	and.w	r3, r3, #32
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d001      	beq.n	80120ba <atkpSendPeriod+0x6a>
			fm = 3;
 80120b6:	2303      	movs	r3, #3
 80120b8:	71fb      	strb	r3, [r7, #7]
		sendStatus(state.attitude.roll, -state.attitude.pitch, -imuAttitudeYaw, state.position.z, fm, armed);				
 80120ba:	4b82      	ldr	r3, [pc, #520]	; (80122c4 <atkpSendPeriod+0x274>)
 80120bc:	ed93 7a01 	vldr	s14, [r3, #4]
 80120c0:	4b80      	ldr	r3, [pc, #512]	; (80122c4 <atkpSendPeriod+0x274>)
 80120c2:	edd3 7a02 	vldr	s15, [r3, #8]
 80120c6:	eef1 6a67 	vneg.f32	s13, s15
 80120ca:	4b7f      	ldr	r3, [pc, #508]	; (80122c8 <atkpSendPeriod+0x278>)
 80120cc:	edd3 7a00 	vldr	s15, [r3]
 80120d0:	eeb1 6a67 	vneg.f32	s12, s15
 80120d4:	4b7b      	ldr	r3, [pc, #492]	; (80122c4 <atkpSendPeriod+0x274>)
 80120d6:	edd3 7a07 	vldr	s15, [r3, #28]
 80120da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80120de:	79ba      	ldrb	r2, [r7, #6]
 80120e0:	79fb      	ldrb	r3, [r7, #7]
 80120e2:	4619      	mov	r1, r3
 80120e4:	ee17 0a90 	vmov	r0, s15
 80120e8:	eeb0 1a46 	vmov.f32	s2, s12
 80120ec:	eef0 0a66 	vmov.f32	s1, s13
 80120f0:	eeb0 0a47 	vmov.f32	s0, s14
 80120f4:	f7ff f9a6 	bl	8011444 <sendStatus>
	}
	if(!(count_ms % PERIOD_SENSOR))
 80120f8:	4b6e      	ldr	r3, [pc, #440]	; (80122b4 <atkpSendPeriod+0x264>)
 80120fa:	881a      	ldrh	r2, [r3, #0]
 80120fc:	4b73      	ldr	r3, [pc, #460]	; (80122cc <atkpSendPeriod+0x27c>)
 80120fe:	fba3 1302 	umull	r1, r3, r3, r2
 8012102:	08d9      	lsrs	r1, r3, #3
 8012104:	460b      	mov	r3, r1
 8012106:	009b      	lsls	r3, r3, #2
 8012108:	440b      	add	r3, r1
 801210a:	005b      	lsls	r3, r3, #1
 801210c:	1ad3      	subs	r3, r2, r3
 801210e:	b29b      	uxth	r3, r3
 8012110:	2b00      	cmp	r3, #0
 8012112:	d125      	bne.n	8012160 <atkpSendPeriod+0x110>
	{
		sendSenser(accADC.x, accADC.y, accADC.z, gyroADC.x, gyroADC.y, gyroADC.z, magADC.x, magADC.y, magADC.z);				
 8012114:	4b6e      	ldr	r3, [pc, #440]	; (80122d0 <atkpSendPeriod+0x280>)
 8012116:	f9b3 5000 	ldrsh.w	r5, [r3]
 801211a:	4b6d      	ldr	r3, [pc, #436]	; (80122d0 <atkpSendPeriod+0x280>)
 801211c:	f9b3 6002 	ldrsh.w	r6, [r3, #2]
 8012120:	4b6b      	ldr	r3, [pc, #428]	; (80122d0 <atkpSendPeriod+0x280>)
 8012122:	f9b3 c004 	ldrsh.w	ip, [r3, #4]
 8012126:	4b6b      	ldr	r3, [pc, #428]	; (80122d4 <atkpSendPeriod+0x284>)
 8012128:	f9b3 e000 	ldrsh.w	lr, [r3]
 801212c:	4b69      	ldr	r3, [pc, #420]	; (80122d4 <atkpSendPeriod+0x284>)
 801212e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8012132:	4a68      	ldr	r2, [pc, #416]	; (80122d4 <atkpSendPeriod+0x284>)
 8012134:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8012138:	4967      	ldr	r1, [pc, #412]	; (80122d8 <atkpSendPeriod+0x288>)
 801213a:	f9b1 1000 	ldrsh.w	r1, [r1]
 801213e:	4866      	ldr	r0, [pc, #408]	; (80122d8 <atkpSendPeriod+0x288>)
 8012140:	f9b0 0002 	ldrsh.w	r0, [r0, #2]
 8012144:	4c64      	ldr	r4, [pc, #400]	; (80122d8 <atkpSendPeriod+0x288>)
 8012146:	f9b4 4004 	ldrsh.w	r4, [r4, #4]
 801214a:	9404      	str	r4, [sp, #16]
 801214c:	9003      	str	r0, [sp, #12]
 801214e:	9102      	str	r1, [sp, #8]
 8012150:	9201      	str	r2, [sp, #4]
 8012152:	9300      	str	r3, [sp, #0]
 8012154:	4673      	mov	r3, lr
 8012156:	4662      	mov	r2, ip
 8012158:	4631      	mov	r1, r6
 801215a:	4628      	mov	r0, r5
 801215c:	f7ff fa4a 	bl	80115f4 <sendSenser>
	}
	if(!(count_ms % PERIOD_RCDATA))
 8012160:	4b54      	ldr	r3, [pc, #336]	; (80122b4 <atkpSendPeriod+0x264>)
 8012162:	881a      	ldrh	r2, [r3, #0]
 8012164:	4b59      	ldr	r3, [pc, #356]	; (80122cc <atkpSendPeriod+0x27c>)
 8012166:	fba3 1302 	umull	r1, r3, r3, r2
 801216a:	0959      	lsrs	r1, r3, #5
 801216c:	460b      	mov	r3, r1
 801216e:	009b      	lsls	r3, r3, #2
 8012170:	440b      	add	r3, r1
 8012172:	00db      	lsls	r3, r3, #3
 8012174:	1ad3      	subs	r3, r2, r3
 8012176:	b29b      	uxth	r3, r3
 8012178:	2b00      	cmp	r3, #0
 801217a:	d122      	bne.n	80121c2 <atkpSendPeriod+0x172>
	{
		sendRCData(	rcData[THROTTLE], rcData[YAW], rcData[ROLL],
 801217c:	4b57      	ldr	r3, [pc, #348]	; (80122dc <atkpSendPeriod+0x28c>)
 801217e:	889e      	ldrh	r6, [r3, #4]
 8012180:	4b56      	ldr	r3, [pc, #344]	; (80122dc <atkpSendPeriod+0x28c>)
 8012182:	f8b3 c006 	ldrh.w	ip, [r3, #6]
 8012186:	4b55      	ldr	r3, [pc, #340]	; (80122dc <atkpSendPeriod+0x28c>)
 8012188:	f8b3 e000 	ldrh.w	lr, [r3]
 801218c:	4b53      	ldr	r3, [pc, #332]	; (80122dc <atkpSendPeriod+0x28c>)
 801218e:	f8b3 8002 	ldrh.w	r8, [r3, #2]
 8012192:	4b52      	ldr	r3, [pc, #328]	; (80122dc <atkpSendPeriod+0x28c>)
 8012194:	891b      	ldrh	r3, [r3, #8]
 8012196:	4a51      	ldr	r2, [pc, #324]	; (80122dc <atkpSendPeriod+0x28c>)
 8012198:	8952      	ldrh	r2, [r2, #10]
 801219a:	4950      	ldr	r1, [pc, #320]	; (80122dc <atkpSendPeriod+0x28c>)
 801219c:	8989      	ldrh	r1, [r1, #12]
 801219e:	484f      	ldr	r0, [pc, #316]	; (80122dc <atkpSendPeriod+0x28c>)
 80121a0:	89c0      	ldrh	r0, [r0, #14]
 80121a2:	4c4e      	ldr	r4, [pc, #312]	; (80122dc <atkpSendPeriod+0x28c>)
 80121a4:	8a24      	ldrh	r4, [r4, #16]
 80121a6:	4d4d      	ldr	r5, [pc, #308]	; (80122dc <atkpSendPeriod+0x28c>)
 80121a8:	8a6d      	ldrh	r5, [r5, #18]
 80121aa:	9505      	str	r5, [sp, #20]
 80121ac:	9404      	str	r4, [sp, #16]
 80121ae:	9003      	str	r0, [sp, #12]
 80121b0:	9102      	str	r1, [sp, #8]
 80121b2:	9201      	str	r2, [sp, #4]
 80121b4:	9300      	str	r3, [sp, #0]
 80121b6:	4643      	mov	r3, r8
 80121b8:	4672      	mov	r2, lr
 80121ba:	4661      	mov	r1, ip
 80121bc:	4630      	mov	r0, r6
 80121be:	f7ff fb42 	bl	8011846 <sendRCData>
					rcData[PITCH], rcData[AUX1], rcData[AUX2],
					rcData[AUX3], rcData[AUX4], rcData[AUX5], rcData[AUX6]);
	}
	if(!(count_ms % PERIOD_POWER))
 80121c2:	4b3c      	ldr	r3, [pc, #240]	; (80122b4 <atkpSendPeriod+0x264>)
 80121c4:	881b      	ldrh	r3, [r3, #0]
 80121c6:	4a46      	ldr	r2, [pc, #280]	; (80122e0 <atkpSendPeriod+0x290>)
 80121c8:	fba2 1203 	umull	r1, r2, r2, r3
 80121cc:	0952      	lsrs	r2, r2, #5
 80121ce:	2164      	movs	r1, #100	; 0x64
 80121d0:	fb01 f202 	mul.w	r2, r1, r2
 80121d4:	1a9b      	subs	r3, r3, r2
 80121d6:	b29b      	uxth	r3, r3
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d112      	bne.n	8012202 <atkpSendPeriod+0x1b2>
	{
		float bat = pmGetBatteryVoltage();
 80121dc:	f003 f9be 	bl	801555c <pmGetBatteryVoltage>
 80121e0:	ed87 0a00 	vstr	s0, [r7]
		sendPower(bat * 100,0);
 80121e4:	edd7 7a00 	vldr	s15, [r7]
 80121e8:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80122e4 <atkpSendPeriod+0x294>
 80121ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80121f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80121f4:	ee17 3a90 	vmov	r3, s15
 80121f8:	b29b      	uxth	r3, r3
 80121fa:	2100      	movs	r1, #0
 80121fc:	4618      	mov	r0, r3
 80121fe:	f7ff fc34 	bl	8011a6a <sendPower>
	}
	if(!(count_ms % PERIOD_MOTOR))
 8012202:	4b2c      	ldr	r3, [pc, #176]	; (80122b4 <atkpSendPeriod+0x264>)
 8012204:	881a      	ldrh	r2, [r3, #0]
 8012206:	4b31      	ldr	r3, [pc, #196]	; (80122cc <atkpSendPeriod+0x27c>)
 8012208:	fba3 1302 	umull	r1, r3, r3, r2
 801220c:	0959      	lsrs	r1, r3, #5
 801220e:	460b      	mov	r3, r1
 8012210:	009b      	lsls	r3, r3, #2
 8012212:	440b      	add	r3, r1
 8012214:	00db      	lsls	r3, r3, #3
 8012216:	1ad3      	subs	r3, r2, r3
 8012218:	b29b      	uxth	r3, r3
 801221a:	2b00      	cmp	r3, #0
 801221c:	d111      	bne.n	8012242 <atkpSendPeriod+0x1f2>
	{
		sendMotorPWM(motorPWM.m1, motorPWM.m2, motorPWM.m3, motorPWM.m4, 0,0,0,0);
 801221e:	4b32      	ldr	r3, [pc, #200]	; (80122e8 <atkpSendPeriod+0x298>)
 8012220:	8818      	ldrh	r0, [r3, #0]
 8012222:	4b31      	ldr	r3, [pc, #196]	; (80122e8 <atkpSendPeriod+0x298>)
 8012224:	8859      	ldrh	r1, [r3, #2]
 8012226:	4b30      	ldr	r3, [pc, #192]	; (80122e8 <atkpSendPeriod+0x298>)
 8012228:	889a      	ldrh	r2, [r3, #4]
 801222a:	4b2f      	ldr	r3, [pc, #188]	; (80122e8 <atkpSendPeriod+0x298>)
 801222c:	88db      	ldrh	r3, [r3, #6]
 801222e:	2400      	movs	r4, #0
 8012230:	9403      	str	r4, [sp, #12]
 8012232:	2400      	movs	r4, #0
 8012234:	9402      	str	r4, [sp, #8]
 8012236:	2400      	movs	r4, #0
 8012238:	9401      	str	r4, [sp, #4]
 801223a:	2400      	movs	r4, #0
 801223c:	9400      	str	r4, [sp, #0]
 801223e:	f7ff fc5b 	bl	8011af8 <sendMotorPWM>
	}
	if(!(count_ms % PERIOD_SENSOR2))
 8012242:	4b1c      	ldr	r3, [pc, #112]	; (80122b4 <atkpSendPeriod+0x264>)
 8012244:	881a      	ldrh	r2, [r3, #0]
 8012246:	4b21      	ldr	r3, [pc, #132]	; (80122cc <atkpSendPeriod+0x27c>)
 8012248:	fba3 1302 	umull	r1, r3, r3, r2
 801224c:	0959      	lsrs	r1, r3, #5
 801224e:	460b      	mov	r3, r1
 8012250:	009b      	lsls	r3, r3, #2
 8012252:	440b      	add	r3, r1
 8012254:	00db      	lsls	r3, r3, #3
 8012256:	1ad3      	subs	r3, r2, r3
 8012258:	b29b      	uxth	r3, r3
 801225a:	2b00      	cmp	r3, #0
 801225c:	d115      	bne.n	801228a <atkpSendPeriod+0x23a>
	{
		sendSenser2(baroAltitude * 100, state.position.z);
 801225e:	4b23      	ldr	r3, [pc, #140]	; (80122ec <atkpSendPeriod+0x29c>)
 8012260:	edd3 7a00 	vldr	s15, [r3]
 8012264:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80122e4 <atkpSendPeriod+0x294>
 8012268:	ee67 7a87 	vmul.f32	s15, s15, s14
 801226c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012270:	4b14      	ldr	r3, [pc, #80]	; (80122c4 <atkpSendPeriod+0x274>)
 8012272:	edd3 7a07 	vldr	s15, [r3, #28]
 8012276:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801227a:	ee17 3a90 	vmov	r3, s15
 801227e:	b29b      	uxth	r3, r3
 8012280:	4619      	mov	r1, r3
 8012282:	ee17 0a10 	vmov	r0, s14
 8012286:	f7ff fd17 	bl	8011cb8 <sendSenser2>
	}
	if(++count_ms>=65535) 
 801228a:	4b0a      	ldr	r3, [pc, #40]	; (80122b4 <atkpSendPeriod+0x264>)
 801228c:	881b      	ldrh	r3, [r3, #0]
 801228e:	3301      	adds	r3, #1
 8012290:	b29a      	uxth	r2, r3
 8012292:	4b08      	ldr	r3, [pc, #32]	; (80122b4 <atkpSendPeriod+0x264>)
 8012294:	801a      	strh	r2, [r3, #0]
 8012296:	4b07      	ldr	r3, [pc, #28]	; (80122b4 <atkpSendPeriod+0x264>)
 8012298:	881b      	ldrh	r3, [r3, #0]
 801229a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801229e:	4293      	cmp	r3, r2
 80122a0:	d102      	bne.n	80122a8 <atkpSendPeriod+0x258>
		count_ms = 1;	
 80122a2:	4b04      	ldr	r3, [pc, #16]	; (80122b4 <atkpSendPeriod+0x264>)
 80122a4:	2201      	movs	r2, #1
 80122a6:	801a      	strh	r2, [r3, #0]
}
 80122a8:	bf00      	nop
 80122aa:	3708      	adds	r7, #8
 80122ac:	46bd      	mov	sp, r7
 80122ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80122b2:	bf00      	nop
 80122b4:	200000cc 	.word	0x200000cc
 80122b8:	88888889 	.word	0x88888889
 80122bc:	20008658 	.word	0x20008658
 80122c0:	20008660 	.word	0x20008660
 80122c4:	2000b43c 	.word	0x2000b43c
 80122c8:	2000b35c 	.word	0x2000b35c
 80122cc:	cccccccd 	.word	0xcccccccd
 80122d0:	2000b848 	.word	0x2000b848
 80122d4:	2000b8d4 	.word	0x2000b8d4
 80122d8:	2000b8c0 	.word	0x2000b8c0
 80122dc:	2000b338 	.word	0x2000b338
 80122e0:	51eb851f 	.word	0x51eb851f
 80122e4:	42c80000 	.word	0x42c80000
 80122e8:	2000b3a4 	.word	0x2000b3a4
 80122ec:	20008728 	.word	0x20008728

080122f0 <atkpCheckSum>:

static u8 atkpCheckSum(atkp_t *packet)
{
 80122f0:	b480      	push	{r7}
 80122f2:	b085      	sub	sp, #20
 80122f4:	af00      	add	r7, sp, #0
 80122f6:	6078      	str	r0, [r7, #4]
	u8 sum;
	sum = DOWN_BYTE1;
 80122f8:	23aa      	movs	r3, #170	; 0xaa
 80122fa:	73fb      	strb	r3, [r7, #15]
	sum += DOWN_BYTE2;
 80122fc:	7bfb      	ldrb	r3, [r7, #15]
 80122fe:	3b51      	subs	r3, #81	; 0x51
 8012300:	73fb      	strb	r3, [r7, #15]
	sum += packet->msgID;
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	781a      	ldrb	r2, [r3, #0]
 8012306:	7bfb      	ldrb	r3, [r7, #15]
 8012308:	4413      	add	r3, r2
 801230a:	73fb      	strb	r3, [r7, #15]
	sum += packet->dataLen;
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	785a      	ldrb	r2, [r3, #1]
 8012310:	7bfb      	ldrb	r3, [r7, #15]
 8012312:	4413      	add	r3, r2
 8012314:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<packet->dataLen; i++)
 8012316:	2300      	movs	r3, #0
 8012318:	60bb      	str	r3, [r7, #8]
 801231a:	e00a      	b.n	8012332 <atkpCheckSum+0x42>
	{
		sum += packet->data[i];
 801231c:	687a      	ldr	r2, [r7, #4]
 801231e:	68bb      	ldr	r3, [r7, #8]
 8012320:	4413      	add	r3, r2
 8012322:	3302      	adds	r3, #2
 8012324:	781a      	ldrb	r2, [r3, #0]
 8012326:	7bfb      	ldrb	r3, [r7, #15]
 8012328:	4413      	add	r3, r2
 801232a:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<packet->dataLen; i++)
 801232c:	68bb      	ldr	r3, [r7, #8]
 801232e:	3301      	adds	r3, #1
 8012330:	60bb      	str	r3, [r7, #8]
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	785b      	ldrb	r3, [r3, #1]
 8012336:	461a      	mov	r2, r3
 8012338:	68bb      	ldr	r3, [r7, #8]
 801233a:	4293      	cmp	r3, r2
 801233c:	dbee      	blt.n	801231c <atkpCheckSum+0x2c>
	}
	return sum;
 801233e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012340:	4618      	mov	r0, r3
 8012342:	3714      	adds	r7, #20
 8012344:	46bd      	mov	sp, r7
 8012346:	f85d 7b04 	ldr.w	r7, [sp], #4
 801234a:	4770      	bx	lr

0801234c <atkpReceiveAnl>:

static void atkpReceiveAnl(atkp_t *anlPacket)
{
 801234c:	b580      	push	{r7, lr}
 801234e:	b084      	sub	sp, #16
 8012350:	af00      	add	r7, sp, #0
 8012352:	6078      	str	r0, [r7, #4]
	if(anlPacket->msgID	== DOWN_COMMAND)
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	781b      	ldrb	r3, [r3, #0]
 8012358:	2b01      	cmp	r3, #1
 801235a:	f040 8083 	bne.w	8012464 <atkpReceiveAnl+0x118>
	{
		switch(anlPacket->data[0])
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	789b      	ldrb	r3, [r3, #2]
 8012362:	3b01      	subs	r3, #1
 8012364:	2b25      	cmp	r3, #37	; 0x25
 8012366:	f200 8510 	bhi.w	8012d8a <atkpReceiveAnl+0xa3e>
 801236a:	a201      	add	r2, pc, #4	; (adr r2, 8012370 <atkpReceiveAnl+0x24>)
 801236c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012370:	08012d89 	.word	0x08012d89
 8012374:	08012409 	.word	0x08012409
 8012378:	08012d8b 	.word	0x08012d8b
 801237c:	08012415 	.word	0x08012415
 8012380:	08012d89 	.word	0x08012d89
 8012384:	08012d8b 	.word	0x08012d8b
 8012388:	08012d8b 	.word	0x08012d8b
 801238c:	08012d8b 	.word	0x08012d8b
 8012390:	08012d8b 	.word	0x08012d8b
 8012394:	08012d8b 	.word	0x08012d8b
 8012398:	08012d8b 	.word	0x08012d8b
 801239c:	08012d8b 	.word	0x08012d8b
 80123a0:	08012d8b 	.word	0x08012d8b
 80123a4:	08012d8b 	.word	0x08012d8b
 80123a8:	08012d8b 	.word	0x08012d8b
 80123ac:	08012d8b 	.word	0x08012d8b
 80123b0:	08012d8b 	.word	0x08012d8b
 80123b4:	08012d8b 	.word	0x08012d8b
 80123b8:	08012d8b 	.word	0x08012d8b
 80123bc:	08012d8b 	.word	0x08012d8b
 80123c0:	08012d8b 	.word	0x08012d8b
 80123c4:	08012d8b 	.word	0x08012d8b
 80123c8:	08012d8b 	.word	0x08012d8b
 80123cc:	08012d8b 	.word	0x08012d8b
 80123d0:	08012d8b 	.word	0x08012d8b
 80123d4:	08012d8b 	.word	0x08012d8b
 80123d8:	08012d8b 	.word	0x08012d8b
 80123dc:	08012d8b 	.word	0x08012d8b
 80123e0:	08012d8b 	.word	0x08012d8b
 80123e4:	08012d8b 	.word	0x08012d8b
 80123e8:	08012d8b 	.word	0x08012d8b
 80123ec:	08012d8b 	.word	0x08012d8b
 80123f0:	0801241d 	.word	0x0801241d
 80123f4:	08012429 	.word	0x08012429
 80123f8:	08012435 	.word	0x08012435
 80123fc:	08012441 	.word	0x08012441
 8012400:	0801244d 	.word	0x0801244d
 8012404:	08012459 	.word	0x08012459
		{
			case D_COMMAND_ACC_CALIB:
				break;
				
			case D_COMMAND_GYRO_CALIB:
				gyroSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8012408:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801240c:	f006 fc2c 	bl	8018c68 <gyroSetCalibrationCycles>
				break;
 8012410:	f000 bcbb 	b.w	8012d8a <atkpReceiveAnl+0xa3e>
			
			case D_COMMAND_MAG_CALIB:
				compassSetCalibrationStart();
 8012414:	f006 fc04 	bl	8018c20 <compassSetCalibrationStart>
				break;
 8012418:	f000 bcb7 	b.w	8012d8a <atkpReceiveAnl+0xa3e>
			
			case D_COMMAND_BARO_CALIB:
				break;
			
			case D_COMMAND_ACC_CALIB_STEP1:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 801241c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8012420:	f005 fe00 	bl	8018024 <accSetCalibrationCycles>
				break;
 8012424:	f000 bcb1 	b.w	8012d8a <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP2:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8012428:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801242c:	f005 fdfa 	bl	8018024 <accSetCalibrationCycles>
				break;
 8012430:	f000 bcab 	b.w	8012d8a <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP3:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8012434:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8012438:	f005 fdf4 	bl	8018024 <accSetCalibrationCycles>
				break;
 801243c:	f000 bca5 	b.w	8012d8a <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP4:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8012440:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8012444:	f005 fdee 	bl	8018024 <accSetCalibrationCycles>
				break;
 8012448:	f000 bc9f 	b.w	8012d8a <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP5:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 801244c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8012450:	f005 fde8 	bl	8018024 <accSetCalibrationCycles>
				break;
 8012454:	f000 bc99 	b.w	8012d8a <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP6:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8012458:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801245c:	f005 fde2 	bl	8018024 <accSetCalibrationCycles>
				break;
 8012460:	f000 bc93 	b.w	8012d8a <atkpReceiveAnl+0xa3e>
		}
	}			
	else if(anlPacket->msgID == DOWN_ACK)
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	781b      	ldrb	r3, [r3, #0]
 8012468:	2b02      	cmp	r3, #2
 801246a:	f040 8235 	bne.w	80128d8 <atkpReceiveAnl+0x58c>
	{
		if(anlPacket->data[0] == D_ACK_READ_PID)/*PID*/
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	789b      	ldrb	r3, [r3, #2]
 8012472:	2b01      	cmp	r3, #1
 8012474:	f040 8121 	bne.w	80126ba <atkpReceiveAnl+0x36e>
		{
			sendPid(1, configParam.pid[RATE_ROLL].kp,   configParam.pid[RATE_ROLL].ki,   configParam.pid[RATE_ROLL].kd,
 8012478:	4bd8      	ldr	r3, [pc, #864]	; (80127dc <atkpReceiveAnl+0x490>)
 801247a:	edd3 7a01 	vldr	s15, [r3, #4]
 801247e:	4bd7      	ldr	r3, [pc, #860]	; (80127dc <atkpReceiveAnl+0x490>)
 8012480:	ed93 7a02 	vldr	s14, [r3, #8]
 8012484:	4bd5      	ldr	r3, [pc, #852]	; (80127dc <atkpReceiveAnl+0x490>)
 8012486:	edd3 6a03 	vldr	s13, [r3, #12]
 801248a:	4bd4      	ldr	r3, [pc, #848]	; (80127dc <atkpReceiveAnl+0x490>)
 801248c:	ed93 6a04 	vldr	s12, [r3, #16]
 8012490:	4bd2      	ldr	r3, [pc, #840]	; (80127dc <atkpReceiveAnl+0x490>)
 8012492:	edd3 5a05 	vldr	s11, [r3, #20]
 8012496:	4bd1      	ldr	r3, [pc, #836]	; (80127dc <atkpReceiveAnl+0x490>)
 8012498:	ed93 5a06 	vldr	s10, [r3, #24]
 801249c:	4bcf      	ldr	r3, [pc, #828]	; (80127dc <atkpReceiveAnl+0x490>)
 801249e:	edd3 4a07 	vldr	s9, [r3, #28]
 80124a2:	4bce      	ldr	r3, [pc, #824]	; (80127dc <atkpReceiveAnl+0x490>)
 80124a4:	edd3 3a08 	vldr	s7, [r3, #32]
 80124a8:	4bcc      	ldr	r3, [pc, #816]	; (80127dc <atkpReceiveAnl+0x490>)
 80124aa:	ed93 4a09 	vldr	s8, [r3, #36]	; 0x24
 80124ae:	eeb0 3a64 	vmov.f32	s6, s9
 80124b2:	eef0 2a45 	vmov.f32	s5, s10
 80124b6:	eeb0 2a65 	vmov.f32	s4, s11
 80124ba:	eef0 1a46 	vmov.f32	s3, s12
 80124be:	eeb0 1a66 	vmov.f32	s2, s13
 80124c2:	eef0 0a47 	vmov.f32	s1, s14
 80124c6:	eeb0 0a67 	vmov.f32	s0, s15
 80124ca:	2001      	movs	r0, #1
 80124cc:	f7ff fc4f 	bl	8011d6e <sendPid>
					   configParam.pid[RATE_PITCH].kp,  configParam.pid[RATE_PITCH].ki,  configParam.pid[RATE_PITCH].kd,
					   configParam.pid[RATE_YAW].kp,    configParam.pid[RATE_YAW].ki,    configParam.pid[RATE_YAW].kd 
				   );
			sendPid(2, configParam.pid[ANGLE_ROLL].kp,  configParam.pid[ANGLE_ROLL].ki,  configParam.pid[ANGLE_ROLL].kd,
 80124d0:	4bc2      	ldr	r3, [pc, #776]	; (80127dc <atkpReceiveAnl+0x490>)
 80124d2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80124d6:	4bc1      	ldr	r3, [pc, #772]	; (80127dc <atkpReceiveAnl+0x490>)
 80124d8:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80124dc:	4bbf      	ldr	r3, [pc, #764]	; (80127dc <atkpReceiveAnl+0x490>)
 80124de:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 80124e2:	4bbe      	ldr	r3, [pc, #760]	; (80127dc <atkpReceiveAnl+0x490>)
 80124e4:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 80124e8:	4bbc      	ldr	r3, [pc, #752]	; (80127dc <atkpReceiveAnl+0x490>)
 80124ea:	edd3 5a0e 	vldr	s11, [r3, #56]	; 0x38
 80124ee:	4bbb      	ldr	r3, [pc, #748]	; (80127dc <atkpReceiveAnl+0x490>)
 80124f0:	ed93 5a0f 	vldr	s10, [r3, #60]	; 0x3c
 80124f4:	4bb9      	ldr	r3, [pc, #740]	; (80127dc <atkpReceiveAnl+0x490>)
 80124f6:	edd3 4a10 	vldr	s9, [r3, #64]	; 0x40
 80124fa:	4bb8      	ldr	r3, [pc, #736]	; (80127dc <atkpReceiveAnl+0x490>)
 80124fc:	edd3 3a11 	vldr	s7, [r3, #68]	; 0x44
 8012500:	4bb6      	ldr	r3, [pc, #728]	; (80127dc <atkpReceiveAnl+0x490>)
 8012502:	ed93 4a12 	vldr	s8, [r3, #72]	; 0x48
 8012506:	eeb0 3a64 	vmov.f32	s6, s9
 801250a:	eef0 2a45 	vmov.f32	s5, s10
 801250e:	eeb0 2a65 	vmov.f32	s4, s11
 8012512:	eef0 1a46 	vmov.f32	s3, s12
 8012516:	eeb0 1a66 	vmov.f32	s2, s13
 801251a:	eef0 0a47 	vmov.f32	s1, s14
 801251e:	eeb0 0a67 	vmov.f32	s0, s15
 8012522:	2002      	movs	r0, #2
 8012524:	f7ff fc23 	bl	8011d6e <sendPid>
					   configParam.pid[ANGLE_PITCH].kp, configParam.pid[ANGLE_PITCH].ki, configParam.pid[ANGLE_PITCH].kd,
					   configParam.pid[ANGLE_YAW].kp,   configParam.pid[ANGLE_YAW].ki,   configParam.pid[ANGLE_YAW].kd 
				   );
			sendPid(3, configParam.pid[VELOCITY_Z].kp,  configParam.pid[VELOCITY_Z].ki,  configParam.pid[VELOCITY_Z].kd,
 8012528:	4bac      	ldr	r3, [pc, #688]	; (80127dc <atkpReceiveAnl+0x490>)
 801252a:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 801252e:	4bab      	ldr	r3, [pc, #684]	; (80127dc <atkpReceiveAnl+0x490>)
 8012530:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8012534:	4ba9      	ldr	r3, [pc, #676]	; (80127dc <atkpReceiveAnl+0x490>)
 8012536:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 801253a:	4ba8      	ldr	r3, [pc, #672]	; (80127dc <atkpReceiveAnl+0x490>)
 801253c:	ed93 6a16 	vldr	s12, [r3, #88]	; 0x58
 8012540:	4ba6      	ldr	r3, [pc, #664]	; (80127dc <atkpReceiveAnl+0x490>)
 8012542:	edd3 5a17 	vldr	s11, [r3, #92]	; 0x5c
 8012546:	4ba5      	ldr	r3, [pc, #660]	; (80127dc <atkpReceiveAnl+0x490>)
 8012548:	ed93 5a18 	vldr	s10, [r3, #96]	; 0x60
 801254c:	4ba3      	ldr	r3, [pc, #652]	; (80127dc <atkpReceiveAnl+0x490>)
 801254e:	edd3 4a19 	vldr	s9, [r3, #100]	; 0x64
 8012552:	4ba2      	ldr	r3, [pc, #648]	; (80127dc <atkpReceiveAnl+0x490>)
 8012554:	edd3 3a1a 	vldr	s7, [r3, #104]	; 0x68
 8012558:	4ba0      	ldr	r3, [pc, #640]	; (80127dc <atkpReceiveAnl+0x490>)
 801255a:	ed93 4a1b 	vldr	s8, [r3, #108]	; 0x6c
 801255e:	eeb0 3a64 	vmov.f32	s6, s9
 8012562:	eef0 2a45 	vmov.f32	s5, s10
 8012566:	eeb0 2a65 	vmov.f32	s4, s11
 801256a:	eef0 1a46 	vmov.f32	s3, s12
 801256e:	eeb0 1a66 	vmov.f32	s2, s13
 8012572:	eef0 0a47 	vmov.f32	s1, s14
 8012576:	eeb0 0a67 	vmov.f32	s0, s15
 801257a:	2003      	movs	r0, #3
 801257c:	f7ff fbf7 	bl	8011d6e <sendPid>
					   configParam.pid[POSHOLD_Z].kp,   configParam.pid[POSHOLD_Z].ki,   configParam.pid[POSHOLD_Z].kd,
					   configParam.pid[VELOCITY_XY].kp, configParam.pid[VELOCITY_XY].ki, configParam.pid[VELOCITY_XY].kd
				   );
			sendPid(4, configParam.pid[POSHOLD_XY].kp,  configParam.pid[POSHOLD_XY].ki,  configParam.pid[POSHOLD_XY].kd,
 8012580:	4b96      	ldr	r3, [pc, #600]	; (80127dc <atkpReceiveAnl+0x490>)
 8012582:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8012586:	4b95      	ldr	r3, [pc, #596]	; (80127dc <atkpReceiveAnl+0x490>)
 8012588:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 801258c:	4b93      	ldr	r3, [pc, #588]	; (80127dc <atkpReceiveAnl+0x490>)
 801258e:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 8012592:	ed9f 4a93 	vldr	s8, [pc, #588]	; 80127e0 <atkpReceiveAnl+0x494>
 8012596:	eddf 3a92 	vldr	s7, [pc, #584]	; 80127e0 <atkpReceiveAnl+0x494>
 801259a:	ed9f 3a91 	vldr	s6, [pc, #580]	; 80127e0 <atkpReceiveAnl+0x494>
 801259e:	eddf 2a90 	vldr	s5, [pc, #576]	; 80127e0 <atkpReceiveAnl+0x494>
 80125a2:	ed9f 2a8f 	vldr	s4, [pc, #572]	; 80127e0 <atkpReceiveAnl+0x494>
 80125a6:	eddf 1a8e 	vldr	s3, [pc, #568]	; 80127e0 <atkpReceiveAnl+0x494>
 80125aa:	eeb0 1a66 	vmov.f32	s2, s13
 80125ae:	eef0 0a47 	vmov.f32	s1, s14
 80125b2:	eeb0 0a67 	vmov.f32	s0, s15
 80125b6:	2004      	movs	r0, #4
 80125b8:	f7ff fbd9 	bl	8011d6e <sendPid>
					   0, 0, 0,
					   0, 0, 0
				   );
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80125bc:	4b87      	ldr	r3, [pc, #540]	; (80127dc <atkpReceiveAnl+0x490>)
 80125be:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 80125c2:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80125c6:	ee07 3a90 	vmov	s15, r3
 80125ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80125ce:	4b83      	ldr	r3, [pc, #524]	; (80127dc <atkpReceiveAnl+0x490>)
 80125d0:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 80125d4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80125d8:	ee07 3a10 	vmov	s14, r3
 80125dc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80125e0:	4b7e      	ldr	r3, [pc, #504]	; (80127dc <atkpReceiveAnl+0x490>)
 80125e2:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 80125e6:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80125ea:	ee06 3a90 	vmov	s13, r3
 80125ee:	eef8 6ae6 	vcvt.f32.s32	s13, s13
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 80125f2:	4b7a      	ldr	r3, [pc, #488]	; (80127dc <atkpReceiveAnl+0x490>)
 80125f4:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80125f8:	ee06 3a10 	vmov	s12, r3
 80125fc:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 8012600:	4b76      	ldr	r3, [pc, #472]	; (80127dc <atkpReceiveAnl+0x490>)
 8012602:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	; 0x84
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8012606:	ee05 3a90 	vmov	s11, r3
 801260a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 801260e:	4b73      	ldr	r3, [pc, #460]	; (80127dc <atkpReceiveAnl+0x490>)
 8012610:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8012614:	ee05 3a10 	vmov	s10, r3
 8012618:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 801261c:	4b6f      	ldr	r3, [pc, #444]	; (80127dc <atkpReceiveAnl+0x490>)
 801261e:	f9b3 3088 	ldrsh.w	r3, [r3, #136]	; 0x88
 8012622:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8012626:	ee04 3a90 	vmov	s9, r3
 801262a:	eef8 4ae4 	vcvt.f32.s32	s9, s9
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 801262e:	4b6b      	ldr	r3, [pc, #428]	; (80127dc <atkpReceiveAnl+0x490>)
 8012630:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	; 0x8a
 8012634:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8012638:	ee04 3a10 	vmov	s8, r3
 801263c:	eef8 3ac4 	vcvt.f32.s32	s7, s8
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 8012640:	4b66      	ldr	r3, [pc, #408]	; (80127dc <atkpReceiveAnl+0x490>)
 8012642:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	; 0x8c
 8012646:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801264a:	ee04 3a10 	vmov	s8, r3
 801264e:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8012652:	eeb0 3a64 	vmov.f32	s6, s9
 8012656:	eef0 2a45 	vmov.f32	s5, s10
 801265a:	eeb0 2a65 	vmov.f32	s4, s11
 801265e:	eef0 1a46 	vmov.f32	s3, s12
 8012662:	eeb0 1a66 	vmov.f32	s2, s13
 8012666:	eef0 0a47 	vmov.f32	s1, s14
 801266a:	eeb0 0a67 	vmov.f32	s0, s15
 801266e:	2005      	movs	r0, #5
 8012670:	f7ff fb7d 	bl	8011d6e <sendPid>
				   );
			
			bool pidBypassFlag = ARMING_FLAG(ARMING_DISABLED_PID_BYPASS); 
 8012674:	4b5b      	ldr	r3, [pc, #364]	; (80127e4 <atkpReceiveAnl+0x498>)
 8012676:	681b      	ldr	r3, [r3, #0]
 8012678:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801267c:	2b00      	cmp	r3, #0
 801267e:	bf14      	ite	ne
 8012680:	2301      	movne	r3, #1
 8012682:	2300      	moveq	r3, #0
 8012684:	723b      	strb	r3, [r7, #8]
			sendPid(6, 0, 0, 0,
 8012686:	7a3b      	ldrb	r3, [r7, #8]
 8012688:	ee07 3a90 	vmov	s15, r3
 801268c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012690:	ed9f 4a53 	vldr	s8, [pc, #332]	; 80127e0 <atkpReceiveAnl+0x494>
 8012694:	eddf 3a52 	vldr	s7, [pc, #328]	; 80127e0 <atkpReceiveAnl+0x494>
 8012698:	ed9f 3a51 	vldr	s6, [pc, #324]	; 80127e0 <atkpReceiveAnl+0x494>
 801269c:	eddf 2a50 	vldr	s5, [pc, #320]	; 80127e0 <atkpReceiveAnl+0x494>
 80126a0:	ed9f 2a4f 	vldr	s4, [pc, #316]	; 80127e0 <atkpReceiveAnl+0x494>
 80126a4:	eef0 1a67 	vmov.f32	s3, s15
 80126a8:	ed9f 1a4d 	vldr	s2, [pc, #308]	; 80127e0 <atkpReceiveAnl+0x494>
 80126ac:	eddf 0a4c 	vldr	s1, [pc, #304]	; 80127e0 <atkpReceiveAnl+0x494>
 80126b0:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 80127e0 <atkpReceiveAnl+0x494>
 80126b4:	2006      	movs	r0, #6
 80126b6:	f7ff fb5a 	bl	8011d6e <sendPid>
					   pidBypassFlag, 0, 0,
					   0, 0, 0
				   );
		}
		
		if(anlPacket->data[0] == D_ACK_RESET_PARAM)/**/
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	789b      	ldrb	r3, [r3, #2]
 80126be:	2ba1      	cmp	r3, #161	; 0xa1
 80126c0:	f040 8363 	bne.w	8012d8a <atkpReceiveAnl+0xa3e>
		{
			resetConfigParam();
 80126c4:	f000 fe80 	bl	80133c8 <resetConfigParam>
			stateControlInit();
 80126c8:	f005 fb08 	bl	8017cdc <stateControlInit>
			
			sendPid(1, configParam.pid[RATE_ROLL].kp,   configParam.pid[RATE_ROLL].ki,   configParam.pid[RATE_ROLL].kd,
 80126cc:	4b43      	ldr	r3, [pc, #268]	; (80127dc <atkpReceiveAnl+0x490>)
 80126ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80126d2:	4b42      	ldr	r3, [pc, #264]	; (80127dc <atkpReceiveAnl+0x490>)
 80126d4:	ed93 7a02 	vldr	s14, [r3, #8]
 80126d8:	4b40      	ldr	r3, [pc, #256]	; (80127dc <atkpReceiveAnl+0x490>)
 80126da:	edd3 6a03 	vldr	s13, [r3, #12]
 80126de:	4b3f      	ldr	r3, [pc, #252]	; (80127dc <atkpReceiveAnl+0x490>)
 80126e0:	ed93 6a04 	vldr	s12, [r3, #16]
 80126e4:	4b3d      	ldr	r3, [pc, #244]	; (80127dc <atkpReceiveAnl+0x490>)
 80126e6:	edd3 5a05 	vldr	s11, [r3, #20]
 80126ea:	4b3c      	ldr	r3, [pc, #240]	; (80127dc <atkpReceiveAnl+0x490>)
 80126ec:	ed93 5a06 	vldr	s10, [r3, #24]
 80126f0:	4b3a      	ldr	r3, [pc, #232]	; (80127dc <atkpReceiveAnl+0x490>)
 80126f2:	edd3 4a07 	vldr	s9, [r3, #28]
 80126f6:	4b39      	ldr	r3, [pc, #228]	; (80127dc <atkpReceiveAnl+0x490>)
 80126f8:	edd3 3a08 	vldr	s7, [r3, #32]
 80126fc:	4b37      	ldr	r3, [pc, #220]	; (80127dc <atkpReceiveAnl+0x490>)
 80126fe:	ed93 4a09 	vldr	s8, [r3, #36]	; 0x24
 8012702:	eeb0 3a64 	vmov.f32	s6, s9
 8012706:	eef0 2a45 	vmov.f32	s5, s10
 801270a:	eeb0 2a65 	vmov.f32	s4, s11
 801270e:	eef0 1a46 	vmov.f32	s3, s12
 8012712:	eeb0 1a66 	vmov.f32	s2, s13
 8012716:	eef0 0a47 	vmov.f32	s1, s14
 801271a:	eeb0 0a67 	vmov.f32	s0, s15
 801271e:	2001      	movs	r0, #1
 8012720:	f7ff fb25 	bl	8011d6e <sendPid>
					   configParam.pid[RATE_PITCH].kp,  configParam.pid[RATE_PITCH].ki,  configParam.pid[RATE_PITCH].kd,
					   configParam.pid[RATE_YAW].kp,    configParam.pid[RATE_YAW].ki,    configParam.pid[RATE_YAW].kd 
				   );
			sendPid(2, configParam.pid[ANGLE_ROLL].kp,  configParam.pid[ANGLE_ROLL].ki,  configParam.pid[ANGLE_ROLL].kd,
 8012724:	4b2d      	ldr	r3, [pc, #180]	; (80127dc <atkpReceiveAnl+0x490>)
 8012726:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 801272a:	4b2c      	ldr	r3, [pc, #176]	; (80127dc <atkpReceiveAnl+0x490>)
 801272c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8012730:	4b2a      	ldr	r3, [pc, #168]	; (80127dc <atkpReceiveAnl+0x490>)
 8012732:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8012736:	4b29      	ldr	r3, [pc, #164]	; (80127dc <atkpReceiveAnl+0x490>)
 8012738:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 801273c:	4b27      	ldr	r3, [pc, #156]	; (80127dc <atkpReceiveAnl+0x490>)
 801273e:	edd3 5a0e 	vldr	s11, [r3, #56]	; 0x38
 8012742:	4b26      	ldr	r3, [pc, #152]	; (80127dc <atkpReceiveAnl+0x490>)
 8012744:	ed93 5a0f 	vldr	s10, [r3, #60]	; 0x3c
 8012748:	4b24      	ldr	r3, [pc, #144]	; (80127dc <atkpReceiveAnl+0x490>)
 801274a:	edd3 4a10 	vldr	s9, [r3, #64]	; 0x40
 801274e:	4b23      	ldr	r3, [pc, #140]	; (80127dc <atkpReceiveAnl+0x490>)
 8012750:	edd3 3a11 	vldr	s7, [r3, #68]	; 0x44
 8012754:	4b21      	ldr	r3, [pc, #132]	; (80127dc <atkpReceiveAnl+0x490>)
 8012756:	ed93 4a12 	vldr	s8, [r3, #72]	; 0x48
 801275a:	eeb0 3a64 	vmov.f32	s6, s9
 801275e:	eef0 2a45 	vmov.f32	s5, s10
 8012762:	eeb0 2a65 	vmov.f32	s4, s11
 8012766:	eef0 1a46 	vmov.f32	s3, s12
 801276a:	eeb0 1a66 	vmov.f32	s2, s13
 801276e:	eef0 0a47 	vmov.f32	s1, s14
 8012772:	eeb0 0a67 	vmov.f32	s0, s15
 8012776:	2002      	movs	r0, #2
 8012778:	f7ff faf9 	bl	8011d6e <sendPid>
					   configParam.pid[ANGLE_PITCH].kp, configParam.pid[ANGLE_PITCH].ki, configParam.pid[ANGLE_PITCH].kd,
					   configParam.pid[ANGLE_YAW].kp,   configParam.pid[ANGLE_YAW].ki,   configParam.pid[ANGLE_YAW].kd 
				   );
			sendPid(3, configParam.pid[VELOCITY_Z].kp,  configParam.pid[VELOCITY_Z].ki,  configParam.pid[VELOCITY_Z].kd,
 801277c:	4b17      	ldr	r3, [pc, #92]	; (80127dc <atkpReceiveAnl+0x490>)
 801277e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8012782:	4b16      	ldr	r3, [pc, #88]	; (80127dc <atkpReceiveAnl+0x490>)
 8012784:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8012788:	4b14      	ldr	r3, [pc, #80]	; (80127dc <atkpReceiveAnl+0x490>)
 801278a:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 801278e:	4b13      	ldr	r3, [pc, #76]	; (80127dc <atkpReceiveAnl+0x490>)
 8012790:	ed93 6a16 	vldr	s12, [r3, #88]	; 0x58
 8012794:	4b11      	ldr	r3, [pc, #68]	; (80127dc <atkpReceiveAnl+0x490>)
 8012796:	edd3 5a17 	vldr	s11, [r3, #92]	; 0x5c
 801279a:	4b10      	ldr	r3, [pc, #64]	; (80127dc <atkpReceiveAnl+0x490>)
 801279c:	ed93 5a18 	vldr	s10, [r3, #96]	; 0x60
 80127a0:	4b0e      	ldr	r3, [pc, #56]	; (80127dc <atkpReceiveAnl+0x490>)
 80127a2:	edd3 4a19 	vldr	s9, [r3, #100]	; 0x64
 80127a6:	4b0d      	ldr	r3, [pc, #52]	; (80127dc <atkpReceiveAnl+0x490>)
 80127a8:	edd3 3a1a 	vldr	s7, [r3, #104]	; 0x68
 80127ac:	4b0b      	ldr	r3, [pc, #44]	; (80127dc <atkpReceiveAnl+0x490>)
 80127ae:	ed93 4a1b 	vldr	s8, [r3, #108]	; 0x6c
 80127b2:	eeb0 3a64 	vmov.f32	s6, s9
 80127b6:	eef0 2a45 	vmov.f32	s5, s10
 80127ba:	eeb0 2a65 	vmov.f32	s4, s11
 80127be:	eef0 1a46 	vmov.f32	s3, s12
 80127c2:	eeb0 1a66 	vmov.f32	s2, s13
 80127c6:	eef0 0a47 	vmov.f32	s1, s14
 80127ca:	eeb0 0a67 	vmov.f32	s0, s15
 80127ce:	2003      	movs	r0, #3
 80127d0:	f7ff facd 	bl	8011d6e <sendPid>
					   configParam.pid[POSHOLD_Z].kp,   configParam.pid[POSHOLD_Z].ki,   configParam.pid[POSHOLD_Z].kd,
					   configParam.pid[VELOCITY_XY].kp, configParam.pid[VELOCITY_XY].ki, configParam.pid[VELOCITY_XY].kd
				   );
			sendPid(4, configParam.pid[POSHOLD_XY].kp,  configParam.pid[POSHOLD_XY].ki,  configParam.pid[POSHOLD_XY].kd,
 80127d4:	4b01      	ldr	r3, [pc, #4]	; (80127dc <atkpReceiveAnl+0x490>)
 80127d6:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80127da:	e005      	b.n	80127e8 <atkpReceiveAnl+0x49c>
 80127dc:	2000b170 	.word	0x2000b170
 80127e0:	00000000 	.word	0x00000000
 80127e4:	20008658 	.word	0x20008658
 80127e8:	4b88      	ldr	r3, [pc, #544]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 80127ea:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 80127ee:	4b87      	ldr	r3, [pc, #540]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 80127f0:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 80127f4:	ed9f 4a86 	vldr	s8, [pc, #536]	; 8012a10 <atkpReceiveAnl+0x6c4>
 80127f8:	eddf 3a85 	vldr	s7, [pc, #532]	; 8012a10 <atkpReceiveAnl+0x6c4>
 80127fc:	ed9f 3a84 	vldr	s6, [pc, #528]	; 8012a10 <atkpReceiveAnl+0x6c4>
 8012800:	eddf 2a83 	vldr	s5, [pc, #524]	; 8012a10 <atkpReceiveAnl+0x6c4>
 8012804:	ed9f 2a82 	vldr	s4, [pc, #520]	; 8012a10 <atkpReceiveAnl+0x6c4>
 8012808:	eddf 1a81 	vldr	s3, [pc, #516]	; 8012a10 <atkpReceiveAnl+0x6c4>
 801280c:	eeb0 1a66 	vmov.f32	s2, s13
 8012810:	eef0 0a47 	vmov.f32	s1, s14
 8012814:	eeb0 0a67 	vmov.f32	s0, s15
 8012818:	2004      	movs	r0, #4
 801281a:	f7ff faa8 	bl	8011d6e <sendPid>
					   0, 0, 0,
					   0, 0, 0
				   );
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801281e:	4b7b      	ldr	r3, [pc, #492]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012820:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8012824:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8012828:	ee07 3a90 	vmov	s15, r3
 801282c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012830:	4b76      	ldr	r3, [pc, #472]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012832:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8012836:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801283a:	ee07 3a10 	vmov	s14, r3
 801283e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012842:	4b72      	ldr	r3, [pc, #456]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012844:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 8012848:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801284c:	ee06 3a90 	vmov	s13, r3
 8012850:	eef8 6ae6 	vcvt.f32.s32	s13, s13
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 8012854:	4b6d      	ldr	r3, [pc, #436]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012856:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801285a:	ee06 3a10 	vmov	s12, r3
 801285e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 8012862:	4b6a      	ldr	r3, [pc, #424]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012864:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	; 0x84
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8012868:	ee05 3a90 	vmov	s11, r3
 801286c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 8012870:	4b66      	ldr	r3, [pc, #408]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012872:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8012876:	ee05 3a10 	vmov	s10, r3
 801287a:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 801287e:	4b63      	ldr	r3, [pc, #396]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012880:	f9b3 3088 	ldrsh.w	r3, [r3, #136]	; 0x88
 8012884:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8012888:	ee04 3a90 	vmov	s9, r3
 801288c:	eef8 4ae4 	vcvt.f32.s32	s9, s9
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 8012890:	4b5e      	ldr	r3, [pc, #376]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012892:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	; 0x8a
 8012896:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801289a:	ee04 3a10 	vmov	s8, r3
 801289e:	eef8 3ac4 	vcvt.f32.s32	s7, s8
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 80128a2:	4b5a      	ldr	r3, [pc, #360]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 80128a4:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	; 0x8c
 80128a8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80128ac:	ee04 3a10 	vmov	s8, r3
 80128b0:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 80128b4:	eeb0 3a64 	vmov.f32	s6, s9
 80128b8:	eef0 2a45 	vmov.f32	s5, s10
 80128bc:	eeb0 2a65 	vmov.f32	s4, s11
 80128c0:	eef0 1a46 	vmov.f32	s3, s12
 80128c4:	eeb0 1a66 	vmov.f32	s2, s13
 80128c8:	eef0 0a47 	vmov.f32	s1, s14
 80128cc:	eeb0 0a67 	vmov.f32	s0, s15
 80128d0:	2005      	movs	r0, #5
 80128d2:	f7ff fa4c 	bl	8011d6e <sendPid>
		sendCheck(anlPacket->msgID,cksum);
		
		stateControlInit();//PID
		saveConfigAndNotify();//PIDFlash
	}
} 
 80128d6:	e258      	b.n	8012d8a <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID1)
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	781b      	ldrb	r3, [r3, #0]
 80128dc:	2b10      	cmp	r3, #16
 80128de:	f040 8099 	bne.w	8012a14 <atkpReceiveAnl+0x6c8>
		configParam.pid[RATE_ROLL].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	789b      	ldrb	r3, [r3, #2]
 80128e6:	021b      	lsls	r3, r3, #8
 80128e8:	b21b      	sxth	r3, r3
 80128ea:	461a      	mov	r2, r3
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	78db      	ldrb	r3, [r3, #3]
 80128f0:	4313      	orrs	r3, r2
 80128f2:	ee07 3a90 	vmov	s15, r3
 80128f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80128fa:	4b44      	ldr	r3, [pc, #272]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 80128fc:	edc3 7a01 	vstr	s15, [r3, #4]
		configParam.pid[RATE_ROLL].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 8012900:	687b      	ldr	r3, [r7, #4]
 8012902:	791b      	ldrb	r3, [r3, #4]
 8012904:	021b      	lsls	r3, r3, #8
 8012906:	b21b      	sxth	r3, r3
 8012908:	461a      	mov	r2, r3
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	795b      	ldrb	r3, [r3, #5]
 801290e:	4313      	orrs	r3, r2
 8012910:	ee07 3a90 	vmov	s15, r3
 8012914:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012918:	4b3c      	ldr	r3, [pc, #240]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 801291a:	edc3 7a02 	vstr	s15, [r3, #8]
		configParam.pid[RATE_ROLL].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 801291e:	687b      	ldr	r3, [r7, #4]
 8012920:	799b      	ldrb	r3, [r3, #6]
 8012922:	021b      	lsls	r3, r3, #8
 8012924:	b21b      	sxth	r3, r3
 8012926:	461a      	mov	r2, r3
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	79db      	ldrb	r3, [r3, #7]
 801292c:	4313      	orrs	r3, r2
 801292e:	ee07 3a90 	vmov	s15, r3
 8012932:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012936:	4b35      	ldr	r3, [pc, #212]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012938:	edc3 7a03 	vstr	s15, [r3, #12]
		configParam.pid[RATE_PITCH].kp = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	7a1b      	ldrb	r3, [r3, #8]
 8012940:	021b      	lsls	r3, r3, #8
 8012942:	b21b      	sxth	r3, r3
 8012944:	461a      	mov	r2, r3
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	7a5b      	ldrb	r3, [r3, #9]
 801294a:	4313      	orrs	r3, r2
 801294c:	ee07 3a90 	vmov	s15, r3
 8012950:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012954:	4b2d      	ldr	r3, [pc, #180]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012956:	edc3 7a04 	vstr	s15, [r3, #16]
		configParam.pid[RATE_PITCH].ki = ((s16)(*(anlPacket->data+8)<<8)|*(anlPacket->data+9));
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	7a9b      	ldrb	r3, [r3, #10]
 801295e:	021b      	lsls	r3, r3, #8
 8012960:	b21b      	sxth	r3, r3
 8012962:	461a      	mov	r2, r3
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	7adb      	ldrb	r3, [r3, #11]
 8012968:	4313      	orrs	r3, r2
 801296a:	ee07 3a90 	vmov	s15, r3
 801296e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012972:	4b26      	ldr	r3, [pc, #152]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012974:	edc3 7a05 	vstr	s15, [r3, #20]
		configParam.pid[RATE_PITCH].kd = ((s16)(*(anlPacket->data+10)<<8)|*(anlPacket->data+11));
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	7b1b      	ldrb	r3, [r3, #12]
 801297c:	021b      	lsls	r3, r3, #8
 801297e:	b21b      	sxth	r3, r3
 8012980:	461a      	mov	r2, r3
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	7b5b      	ldrb	r3, [r3, #13]
 8012986:	4313      	orrs	r3, r2
 8012988:	ee07 3a90 	vmov	s15, r3
 801298c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012990:	4b1e      	ldr	r3, [pc, #120]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 8012992:	edc3 7a06 	vstr	s15, [r3, #24]
		configParam.pid[RATE_YAW].kp = ((s16)(*(anlPacket->data+12)<<8)|*(anlPacket->data+13));
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	7b9b      	ldrb	r3, [r3, #14]
 801299a:	021b      	lsls	r3, r3, #8
 801299c:	b21b      	sxth	r3, r3
 801299e:	461a      	mov	r2, r3
 80129a0:	687b      	ldr	r3, [r7, #4]
 80129a2:	7bdb      	ldrb	r3, [r3, #15]
 80129a4:	4313      	orrs	r3, r2
 80129a6:	ee07 3a90 	vmov	s15, r3
 80129aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80129ae:	4b17      	ldr	r3, [pc, #92]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 80129b0:	edc3 7a07 	vstr	s15, [r3, #28]
		configParam.pid[RATE_YAW].ki = ((s16)(*(anlPacket->data+14)<<8)|*(anlPacket->data+15));
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	7c1b      	ldrb	r3, [r3, #16]
 80129b8:	021b      	lsls	r3, r3, #8
 80129ba:	b21b      	sxth	r3, r3
 80129bc:	461a      	mov	r2, r3
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	7c5b      	ldrb	r3, [r3, #17]
 80129c2:	4313      	orrs	r3, r2
 80129c4:	ee07 3a90 	vmov	s15, r3
 80129c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80129cc:	4b0f      	ldr	r3, [pc, #60]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 80129ce:	edc3 7a08 	vstr	s15, [r3, #32]
		configParam.pid[RATE_YAW].kd = ((s16)(*(anlPacket->data+16)<<8)|*(anlPacket->data+17));
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	7c9b      	ldrb	r3, [r3, #18]
 80129d6:	021b      	lsls	r3, r3, #8
 80129d8:	b21b      	sxth	r3, r3
 80129da:	461a      	mov	r2, r3
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	7cdb      	ldrb	r3, [r3, #19]
 80129e0:	4313      	orrs	r3, r2
 80129e2:	ee07 3a90 	vmov	s15, r3
 80129e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80129ea:	4b08      	ldr	r3, [pc, #32]	; (8012a0c <atkpReceiveAnl+0x6c0>)
 80129ec:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		u8 cksum = atkpCheckSum(anlPacket);
 80129f0:	6878      	ldr	r0, [r7, #4]
 80129f2:	f7ff fc7d 	bl	80122f0 <atkpCheckSum>
 80129f6:	4603      	mov	r3, r0
 80129f8:	727b      	strb	r3, [r7, #9]
		sendCheck(anlPacket->msgID,cksum);
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	781b      	ldrb	r3, [r3, #0]
 80129fe:	7a7a      	ldrb	r2, [r7, #9]
 8012a00:	4611      	mov	r1, r2
 8012a02:	4618      	mov	r0, r3
 8012a04:	f7ff fb0a 	bl	801201c <sendCheck>
} 
 8012a08:	e1bf      	b.n	8012d8a <atkpReceiveAnl+0xa3e>
 8012a0a:	bf00      	nop
 8012a0c:	2000b170 	.word	0x2000b170
 8012a10:	00000000 	.word	0x00000000
	else if(anlPacket->msgID == DOWN_PID2)
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	781b      	ldrb	r3, [r3, #0]
 8012a18:	2b11      	cmp	r3, #17
 8012a1a:	f040 8094 	bne.w	8012b46 <atkpReceiveAnl+0x7fa>
		configParam.pid[ANGLE_ROLL].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	789b      	ldrb	r3, [r3, #2]
 8012a22:	021b      	lsls	r3, r3, #8
 8012a24:	b21b      	sxth	r3, r3
 8012a26:	461a      	mov	r2, r3
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	78db      	ldrb	r3, [r3, #3]
 8012a2c:	4313      	orrs	r3, r2
 8012a2e:	ee07 3a90 	vmov	s15, r3
 8012a32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012a36:	4baf      	ldr	r3, [pc, #700]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012a38:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		configParam.pid[ANGLE_ROLL].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 8012a3c:	687b      	ldr	r3, [r7, #4]
 8012a3e:	791b      	ldrb	r3, [r3, #4]
 8012a40:	021b      	lsls	r3, r3, #8
 8012a42:	b21b      	sxth	r3, r3
 8012a44:	461a      	mov	r2, r3
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	795b      	ldrb	r3, [r3, #5]
 8012a4a:	4313      	orrs	r3, r2
 8012a4c:	ee07 3a90 	vmov	s15, r3
 8012a50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012a54:	4ba7      	ldr	r3, [pc, #668]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012a56:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		configParam.pid[ANGLE_ROLL].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	799b      	ldrb	r3, [r3, #6]
 8012a5e:	021b      	lsls	r3, r3, #8
 8012a60:	b21b      	sxth	r3, r3
 8012a62:	461a      	mov	r2, r3
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	79db      	ldrb	r3, [r3, #7]
 8012a68:	4313      	orrs	r3, r2
 8012a6a:	ee07 3a90 	vmov	s15, r3
 8012a6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012a72:	4ba0      	ldr	r3, [pc, #640]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012a74:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		configParam.pid[ANGLE_PITCH].kp = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	7a1b      	ldrb	r3, [r3, #8]
 8012a7c:	021b      	lsls	r3, r3, #8
 8012a7e:	b21b      	sxth	r3, r3
 8012a80:	461a      	mov	r2, r3
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	7a5b      	ldrb	r3, [r3, #9]
 8012a86:	4313      	orrs	r3, r2
 8012a88:	ee07 3a90 	vmov	s15, r3
 8012a8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012a90:	4b98      	ldr	r3, [pc, #608]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012a92:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		configParam.pid[ANGLE_PITCH].ki = ((s16)(*(anlPacket->data+8)<<8)|*(anlPacket->data+9));
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	7a9b      	ldrb	r3, [r3, #10]
 8012a9a:	021b      	lsls	r3, r3, #8
 8012a9c:	b21b      	sxth	r3, r3
 8012a9e:	461a      	mov	r2, r3
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	7adb      	ldrb	r3, [r3, #11]
 8012aa4:	4313      	orrs	r3, r2
 8012aa6:	ee07 3a90 	vmov	s15, r3
 8012aaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012aae:	4b91      	ldr	r3, [pc, #580]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012ab0:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		configParam.pid[ANGLE_PITCH].kd = ((s16)(*(anlPacket->data+10)<<8)|*(anlPacket->data+11));
 8012ab4:	687b      	ldr	r3, [r7, #4]
 8012ab6:	7b1b      	ldrb	r3, [r3, #12]
 8012ab8:	021b      	lsls	r3, r3, #8
 8012aba:	b21b      	sxth	r3, r3
 8012abc:	461a      	mov	r2, r3
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	7b5b      	ldrb	r3, [r3, #13]
 8012ac2:	4313      	orrs	r3, r2
 8012ac4:	ee07 3a90 	vmov	s15, r3
 8012ac8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012acc:	4b89      	ldr	r3, [pc, #548]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012ace:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		configParam.pid[ANGLE_YAW].kp = ((s16)(*(anlPacket->data+12)<<8)|*(anlPacket->data+13));
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	7b9b      	ldrb	r3, [r3, #14]
 8012ad6:	021b      	lsls	r3, r3, #8
 8012ad8:	b21b      	sxth	r3, r3
 8012ada:	461a      	mov	r2, r3
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	7bdb      	ldrb	r3, [r3, #15]
 8012ae0:	4313      	orrs	r3, r2
 8012ae2:	ee07 3a90 	vmov	s15, r3
 8012ae6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012aea:	4b82      	ldr	r3, [pc, #520]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012aec:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		configParam.pid[ANGLE_YAW].ki = ((s16)(*(anlPacket->data+14)<<8)|*(anlPacket->data+15));
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	7c1b      	ldrb	r3, [r3, #16]
 8012af4:	021b      	lsls	r3, r3, #8
 8012af6:	b21b      	sxth	r3, r3
 8012af8:	461a      	mov	r2, r3
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	7c5b      	ldrb	r3, [r3, #17]
 8012afe:	4313      	orrs	r3, r2
 8012b00:	ee07 3a90 	vmov	s15, r3
 8012b04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012b08:	4b7a      	ldr	r3, [pc, #488]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012b0a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		configParam.pid[ANGLE_YAW].kd = ((s16)(*(anlPacket->data+16)<<8)|*(anlPacket->data+17));
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	7c9b      	ldrb	r3, [r3, #18]
 8012b12:	021b      	lsls	r3, r3, #8
 8012b14:	b21b      	sxth	r3, r3
 8012b16:	461a      	mov	r2, r3
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	7cdb      	ldrb	r3, [r3, #19]
 8012b1c:	4313      	orrs	r3, r2
 8012b1e:	ee07 3a90 	vmov	s15, r3
 8012b22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012b26:	4b73      	ldr	r3, [pc, #460]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012b28:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		u8 cksum = atkpCheckSum(anlPacket);
 8012b2c:	6878      	ldr	r0, [r7, #4]
 8012b2e:	f7ff fbdf 	bl	80122f0 <atkpCheckSum>
 8012b32:	4603      	mov	r3, r0
 8012b34:	72bb      	strb	r3, [r7, #10]
		sendCheck(anlPacket->msgID,cksum);
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	781b      	ldrb	r3, [r3, #0]
 8012b3a:	7aba      	ldrb	r2, [r7, #10]
 8012b3c:	4611      	mov	r1, r2
 8012b3e:	4618      	mov	r0, r3
 8012b40:	f7ff fa6c 	bl	801201c <sendCheck>
} 
 8012b44:	e121      	b.n	8012d8a <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID3)
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	781b      	ldrb	r3, [r3, #0]
 8012b4a:	2b12      	cmp	r3, #18
 8012b4c:	f040 8094 	bne.w	8012c78 <atkpReceiveAnl+0x92c>
		configParam.pid[VELOCITY_Z].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	789b      	ldrb	r3, [r3, #2]
 8012b54:	021b      	lsls	r3, r3, #8
 8012b56:	b21b      	sxth	r3, r3
 8012b58:	461a      	mov	r2, r3
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	78db      	ldrb	r3, [r3, #3]
 8012b5e:	4313      	orrs	r3, r2
 8012b60:	ee07 3a90 	vmov	s15, r3
 8012b64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012b68:	4b62      	ldr	r3, [pc, #392]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012b6a:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		configParam.pid[VELOCITY_Z].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	791b      	ldrb	r3, [r3, #4]
 8012b72:	021b      	lsls	r3, r3, #8
 8012b74:	b21b      	sxth	r3, r3
 8012b76:	461a      	mov	r2, r3
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	795b      	ldrb	r3, [r3, #5]
 8012b7c:	4313      	orrs	r3, r2
 8012b7e:	ee07 3a90 	vmov	s15, r3
 8012b82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012b86:	4b5b      	ldr	r3, [pc, #364]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012b88:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
		configParam.pid[VELOCITY_Z].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	799b      	ldrb	r3, [r3, #6]
 8012b90:	021b      	lsls	r3, r3, #8
 8012b92:	b21b      	sxth	r3, r3
 8012b94:	461a      	mov	r2, r3
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	79db      	ldrb	r3, [r3, #7]
 8012b9a:	4313      	orrs	r3, r2
 8012b9c:	ee07 3a90 	vmov	s15, r3
 8012ba0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012ba4:	4b53      	ldr	r3, [pc, #332]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012ba6:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
		configParam.pid[POSHOLD_Z].kp = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	7a1b      	ldrb	r3, [r3, #8]
 8012bae:	021b      	lsls	r3, r3, #8
 8012bb0:	b21b      	sxth	r3, r3
 8012bb2:	461a      	mov	r2, r3
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	7a5b      	ldrb	r3, [r3, #9]
 8012bb8:	4313      	orrs	r3, r2
 8012bba:	ee07 3a90 	vmov	s15, r3
 8012bbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012bc2:	4b4c      	ldr	r3, [pc, #304]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012bc4:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
		configParam.pid[POSHOLD_Z].ki = ((s16)(*(anlPacket->data+8)<<8)|*(anlPacket->data+9));
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	7a9b      	ldrb	r3, [r3, #10]
 8012bcc:	021b      	lsls	r3, r3, #8
 8012bce:	b21b      	sxth	r3, r3
 8012bd0:	461a      	mov	r2, r3
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	7adb      	ldrb	r3, [r3, #11]
 8012bd6:	4313      	orrs	r3, r2
 8012bd8:	ee07 3a90 	vmov	s15, r3
 8012bdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012be0:	4b44      	ldr	r3, [pc, #272]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012be2:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		configParam.pid[POSHOLD_Z].kd = ((s16)(*(anlPacket->data+10)<<8)|*(anlPacket->data+11));
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	7b1b      	ldrb	r3, [r3, #12]
 8012bea:	021b      	lsls	r3, r3, #8
 8012bec:	b21b      	sxth	r3, r3
 8012bee:	461a      	mov	r2, r3
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	7b5b      	ldrb	r3, [r3, #13]
 8012bf4:	4313      	orrs	r3, r2
 8012bf6:	ee07 3a90 	vmov	s15, r3
 8012bfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012bfe:	4b3d      	ldr	r3, [pc, #244]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012c00:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
		configParam.pid[VELOCITY_XY].kp = ((s16)(*(anlPacket->data+12)<<8)|*(anlPacket->data+13));
 8012c04:	687b      	ldr	r3, [r7, #4]
 8012c06:	7b9b      	ldrb	r3, [r3, #14]
 8012c08:	021b      	lsls	r3, r3, #8
 8012c0a:	b21b      	sxth	r3, r3
 8012c0c:	461a      	mov	r2, r3
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	7bdb      	ldrb	r3, [r3, #15]
 8012c12:	4313      	orrs	r3, r2
 8012c14:	ee07 3a90 	vmov	s15, r3
 8012c18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c1c:	4b35      	ldr	r3, [pc, #212]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012c1e:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		configParam.pid[VELOCITY_XY].ki = ((s16)(*(anlPacket->data+14)<<8)|*(anlPacket->data+15));
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	7c1b      	ldrb	r3, [r3, #16]
 8012c26:	021b      	lsls	r3, r3, #8
 8012c28:	b21b      	sxth	r3, r3
 8012c2a:	461a      	mov	r2, r3
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	7c5b      	ldrb	r3, [r3, #17]
 8012c30:	4313      	orrs	r3, r2
 8012c32:	ee07 3a90 	vmov	s15, r3
 8012c36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c3a:	4b2e      	ldr	r3, [pc, #184]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012c3c:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		configParam.pid[VELOCITY_XY].kd = ((s16)(*(anlPacket->data+16)<<8)|*(anlPacket->data+17));
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	7c9b      	ldrb	r3, [r3, #18]
 8012c44:	021b      	lsls	r3, r3, #8
 8012c46:	b21b      	sxth	r3, r3
 8012c48:	461a      	mov	r2, r3
 8012c4a:	687b      	ldr	r3, [r7, #4]
 8012c4c:	7cdb      	ldrb	r3, [r3, #19]
 8012c4e:	4313      	orrs	r3, r2
 8012c50:	ee07 3a90 	vmov	s15, r3
 8012c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c58:	4b26      	ldr	r3, [pc, #152]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012c5a:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
		u8 cksum = atkpCheckSum(anlPacket);
 8012c5e:	6878      	ldr	r0, [r7, #4]
 8012c60:	f7ff fb46 	bl	80122f0 <atkpCheckSum>
 8012c64:	4603      	mov	r3, r0
 8012c66:	72fb      	strb	r3, [r7, #11]
		sendCheck(anlPacket->msgID,cksum);
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	781b      	ldrb	r3, [r3, #0]
 8012c6c:	7afa      	ldrb	r2, [r7, #11]
 8012c6e:	4611      	mov	r1, r2
 8012c70:	4618      	mov	r0, r3
 8012c72:	f7ff f9d3 	bl	801201c <sendCheck>
} 
 8012c76:	e088      	b.n	8012d8a <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID4)
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	781b      	ldrb	r3, [r3, #0]
 8012c7c:	2b13      	cmp	r3, #19
 8012c7e:	d13b      	bne.n	8012cf8 <atkpReceiveAnl+0x9ac>
		configParam.pid[POSHOLD_XY].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	789b      	ldrb	r3, [r3, #2]
 8012c84:	021b      	lsls	r3, r3, #8
 8012c86:	b21b      	sxth	r3, r3
 8012c88:	461a      	mov	r2, r3
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	78db      	ldrb	r3, [r3, #3]
 8012c8e:	4313      	orrs	r3, r2
 8012c90:	ee07 3a90 	vmov	s15, r3
 8012c94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012c98:	4b16      	ldr	r3, [pc, #88]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012c9a:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
		configParam.pid[POSHOLD_XY].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	791b      	ldrb	r3, [r3, #4]
 8012ca2:	021b      	lsls	r3, r3, #8
 8012ca4:	b21b      	sxth	r3, r3
 8012ca6:	461a      	mov	r2, r3
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	795b      	ldrb	r3, [r3, #5]
 8012cac:	4313      	orrs	r3, r2
 8012cae:	ee07 3a90 	vmov	s15, r3
 8012cb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012cb6:	4b0f      	ldr	r3, [pc, #60]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012cb8:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
		configParam.pid[POSHOLD_XY].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	799b      	ldrb	r3, [r3, #6]
 8012cc0:	021b      	lsls	r3, r3, #8
 8012cc2:	b21b      	sxth	r3, r3
 8012cc4:	461a      	mov	r2, r3
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	79db      	ldrb	r3, [r3, #7]
 8012cca:	4313      	orrs	r3, r2
 8012ccc:	ee07 3a90 	vmov	s15, r3
 8012cd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012cd4:	4b07      	ldr	r3, [pc, #28]	; (8012cf4 <atkpReceiveAnl+0x9a8>)
 8012cd6:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
		u8 cksum = atkpCheckSum(anlPacket);
 8012cda:	6878      	ldr	r0, [r7, #4]
 8012cdc:	f7ff fb08 	bl	80122f0 <atkpCheckSum>
 8012ce0:	4603      	mov	r3, r0
 8012ce2:	733b      	strb	r3, [r7, #12]
		sendCheck(anlPacket->msgID,cksum);
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	781b      	ldrb	r3, [r3, #0]
 8012ce8:	7b3a      	ldrb	r2, [r7, #12]
 8012cea:	4611      	mov	r1, r2
 8012cec:	4618      	mov	r0, r3
 8012cee:	f7ff f995 	bl	801201c <sendCheck>
} 
 8012cf2:	e04a      	b.n	8012d8a <atkpReceiveAnl+0xa3e>
 8012cf4:	2000b170 	.word	0x2000b170
	else if(anlPacket->msgID == DOWN_PID5)
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	781b      	ldrb	r3, [r3, #0]
 8012cfc:	2b14      	cmp	r3, #20
 8012cfe:	d10c      	bne.n	8012d1a <atkpReceiveAnl+0x9ce>
		u8 cksum = atkpCheckSum(anlPacket);
 8012d00:	6878      	ldr	r0, [r7, #4]
 8012d02:	f7ff faf5 	bl	80122f0 <atkpCheckSum>
 8012d06:	4603      	mov	r3, r0
 8012d08:	737b      	strb	r3, [r7, #13]
		sendCheck(anlPacket->msgID,cksum);
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	781b      	ldrb	r3, [r3, #0]
 8012d0e:	7b7a      	ldrb	r2, [r7, #13]
 8012d10:	4611      	mov	r1, r2
 8012d12:	4618      	mov	r0, r3
 8012d14:	f7ff f982 	bl	801201c <sendCheck>
} 
 8012d18:	e037      	b.n	8012d8a <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID6)//
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	781b      	ldrb	r3, [r3, #0]
 8012d1e:	2b15      	cmp	r3, #21
 8012d20:	d133      	bne.n	8012d8a <atkpReceiveAnl+0xa3e>
		bool pidBypassFlag = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	7a1b      	ldrb	r3, [r3, #8]
 8012d26:	021b      	lsls	r3, r3, #8
 8012d28:	b21b      	sxth	r3, r3
 8012d2a:	461a      	mov	r2, r3
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	7a5b      	ldrb	r3, [r3, #9]
 8012d30:	4313      	orrs	r3, r2
 8012d32:	2b00      	cmp	r3, #0
 8012d34:	bf14      	ite	ne
 8012d36:	2301      	movne	r3, #1
 8012d38:	2300      	moveq	r3, #0
 8012d3a:	73fb      	strb	r3, [r7, #15]
		if (pidBypassFlag && (getBatteryState()==BATTERY_NOT_PRESENT))
 8012d3c:	7bfb      	ldrb	r3, [r7, #15]
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d00b      	beq.n	8012d5a <atkpReceiveAnl+0xa0e>
 8012d42:	f002 fc23 	bl	801558c <getBatteryState>
 8012d46:	4603      	mov	r3, r0
 8012d48:	2b03      	cmp	r3, #3
 8012d4a:	d106      	bne.n	8012d5a <atkpReceiveAnl+0xa0e>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_PID_BYPASS);
 8012d4c:	4b11      	ldr	r3, [pc, #68]	; (8012d94 <atkpReceiveAnl+0xa48>)
 8012d4e:	681b      	ldr	r3, [r3, #0]
 8012d50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8012d54:	4a0f      	ldr	r2, [pc, #60]	; (8012d94 <atkpReceiveAnl+0xa48>)
 8012d56:	6013      	str	r3, [r2, #0]
 8012d58:	e005      	b.n	8012d66 <atkpReceiveAnl+0xa1a>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_PID_BYPASS);
 8012d5a:	4b0e      	ldr	r3, [pc, #56]	; (8012d94 <atkpReceiveAnl+0xa48>)
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8012d62:	4a0c      	ldr	r2, [pc, #48]	; (8012d94 <atkpReceiveAnl+0xa48>)
 8012d64:	6013      	str	r3, [r2, #0]
		u8 cksum = atkpCheckSum(anlPacket);
 8012d66:	6878      	ldr	r0, [r7, #4]
 8012d68:	f7ff fac2 	bl	80122f0 <atkpCheckSum>
 8012d6c:	4603      	mov	r3, r0
 8012d6e:	73bb      	strb	r3, [r7, #14]
		sendCheck(anlPacket->msgID,cksum);
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	781b      	ldrb	r3, [r3, #0]
 8012d74:	7bba      	ldrb	r2, [r7, #14]
 8012d76:	4611      	mov	r1, r2
 8012d78:	4618      	mov	r0, r3
 8012d7a:	f7ff f94f 	bl	801201c <sendCheck>
		stateControlInit();//PID
 8012d7e:	f004 ffad 	bl	8017cdc <stateControlInit>
		saveConfigAndNotify();//PIDFlash
 8012d82:	f000 fafd 	bl	8013380 <saveConfigAndNotify>
} 
 8012d86:	e000      	b.n	8012d8a <atkpReceiveAnl+0xa3e>
				break;
 8012d88:	bf00      	nop
} 
 8012d8a:	bf00      	nop
 8012d8c:	3710      	adds	r7, #16
 8012d8e:	46bd      	mov	sp, r7
 8012d90:	bd80      	pop	{r7, pc}
 8012d92:	bf00      	nop
 8012d94:	20008658 	.word	0x20008658

08012d98 <atkpTxTask>:

void atkpTxTask(void *param)
{
 8012d98:	b580      	push	{r7, lr}
 8012d9a:	b082      	sub	sp, #8
 8012d9c:	af00      	add	r7, sp, #0
 8012d9e:	6078      	str	r0, [r7, #4]
	while(1)
	{
		atkpSendPeriod();
 8012da0:	f7ff f956 	bl	8012050 <atkpSendPeriod>
		vTaskDelay(1);
 8012da4:	2001      	movs	r0, #1
 8012da6:	f7f7 fee5 	bl	800ab74 <vTaskDelay>
		atkpSendPeriod();
 8012daa:	e7f9      	b.n	8012da0 <atkpTxTask+0x8>

08012dac <atkpRxAnlTask>:
	}
}

void atkpRxAnlTask(void *param)
{
 8012dac:	b580      	push	{r7, lr}
 8012dae:	b08a      	sub	sp, #40	; 0x28
 8012db0:	af00      	add	r7, sp, #0
 8012db2:	6078      	str	r0, [r7, #4]
	atkp_t p;
	while(1)
	{
		xQueueReceive(rxQueue, &p, portMAX_DELAY);
 8012db4:	4b07      	ldr	r3, [pc, #28]	; (8012dd4 <atkpRxAnlTask+0x28>)
 8012db6:	681b      	ldr	r3, [r3, #0]
 8012db8:	f107 0108 	add.w	r1, r7, #8
 8012dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8012dc0:	4618      	mov	r0, r3
 8012dc2:	f7f7 f90f 	bl	8009fe4 <xQueueReceive>
		atkpReceiveAnl(&p);
 8012dc6:	f107 0308 	add.w	r3, r7, #8
 8012dca:	4618      	mov	r0, r3
 8012dcc:	f7ff fabe 	bl	801234c <atkpReceiveAnl>
		xQueueReceive(rxQueue, &p, portMAX_DELAY);
 8012dd0:	e7f0      	b.n	8012db4 <atkpRxAnlTask+0x8>
 8012dd2:	bf00      	nop
 8012dd4:	20008564 	.word	0x20008564

08012dd8 <atkpInit>:
	}
}

void atkpInit(void)
{
 8012dd8:	b580      	push	{r7, lr}
 8012dda:	af00      	add	r7, sp, #0
	if(isInit) return;
 8012ddc:	4b0d      	ldr	r3, [pc, #52]	; (8012e14 <atkpInit+0x3c>)
 8012dde:	781b      	ldrb	r3, [r3, #0]
 8012de0:	2b00      	cmp	r3, #0
 8012de2:	d115      	bne.n	8012e10 <atkpInit+0x38>
	rxQueue = xQueueCreate(ATKP_RX_QUEUE_SIZE, sizeof(atkp_t));
 8012de4:	2200      	movs	r2, #0
 8012de6:	2120      	movs	r1, #32
 8012de8:	200a      	movs	r0, #10
 8012dea:	f7f6 fe45 	bl	8009a78 <xQueueGenericCreate>
 8012dee:	4603      	mov	r3, r0
 8012df0:	4a09      	ldr	r2, [pc, #36]	; (8012e18 <atkpInit+0x40>)
 8012df2:	6013      	str	r3, [r2, #0]
	ASSERT(rxQueue);
 8012df4:	4b08      	ldr	r3, [pc, #32]	; (8012e18 <atkpInit+0x40>)
 8012df6:	681b      	ldr	r3, [r3, #0]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d105      	bne.n	8012e08 <atkpInit+0x30>
 8012dfc:	f240 2216 	movw	r2, #534	; 0x216
 8012e00:	4906      	ldr	r1, [pc, #24]	; (8012e1c <atkpInit+0x44>)
 8012e02:	4807      	ldr	r0, [pc, #28]	; (8012e20 <atkpInit+0x48>)
 8012e04:	f7fd f8cc 	bl	800ffa0 <assertFail>
	isInit = true;
 8012e08:	4b02      	ldr	r3, [pc, #8]	; (8012e14 <atkpInit+0x3c>)
 8012e0a:	2201      	movs	r2, #1
 8012e0c:	701a      	strb	r2, [r3, #0]
 8012e0e:	e000      	b.n	8012e12 <atkpInit+0x3a>
	if(isInit) return;
 8012e10:	bf00      	nop
}
 8012e12:	bd80      	pop	{r7, pc}
 8012e14:	20008561 	.word	0x20008561
 8012e18:	20008564 	.word	0x20008564
 8012e1c:	0801dc2c 	.word	0x0801dc2c
 8012e20:	0801dc48 	.word	0x0801dc48

08012e24 <atkpReceivePacketBlocking>:

bool atkpReceivePacketBlocking(atkp_t *p)
{
 8012e24:	b580      	push	{r7, lr}
 8012e26:	b082      	sub	sp, #8
 8012e28:	af00      	add	r7, sp, #0
 8012e2a:	6078      	str	r0, [r7, #4]
	ASSERT(p);
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d105      	bne.n	8012e3e <atkpReceivePacketBlocking+0x1a>
 8012e32:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8012e36:	4910      	ldr	r1, [pc, #64]	; (8012e78 <atkpReceivePacketBlocking+0x54>)
 8012e38:	4810      	ldr	r0, [pc, #64]	; (8012e7c <atkpReceivePacketBlocking+0x58>)
 8012e3a:	f7fd f8b1 	bl	800ffa0 <assertFail>
	ASSERT(p->dataLen <= ATKP_MAX_DATA_SIZE);
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	785b      	ldrb	r3, [r3, #1]
 8012e42:	2b1e      	cmp	r3, #30
 8012e44:	d905      	bls.n	8012e52 <atkpReceivePacketBlocking+0x2e>
 8012e46:	f240 221d 	movw	r2, #541	; 0x21d
 8012e4a:	490b      	ldr	r1, [pc, #44]	; (8012e78 <atkpReceivePacketBlocking+0x54>)
 8012e4c:	480c      	ldr	r0, [pc, #48]	; (8012e80 <atkpReceivePacketBlocking+0x5c>)
 8012e4e:	f7fd f8a7 	bl	800ffa0 <assertFail>
	return xQueueSend(rxQueue, p, portMAX_DELAY);	
 8012e52:	4b0c      	ldr	r3, [pc, #48]	; (8012e84 <atkpReceivePacketBlocking+0x60>)
 8012e54:	6818      	ldr	r0, [r3, #0]
 8012e56:	2300      	movs	r3, #0
 8012e58:	f04f 32ff 	mov.w	r2, #4294967295
 8012e5c:	6879      	ldr	r1, [r7, #4]
 8012e5e:	f7f6 fe9b 	bl	8009b98 <xQueueGenericSend>
 8012e62:	4603      	mov	r3, r0
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	bf14      	ite	ne
 8012e68:	2301      	movne	r3, #1
 8012e6a:	2300      	moveq	r3, #0
 8012e6c:	b2db      	uxtb	r3, r3
}
 8012e6e:	4618      	mov	r0, r3
 8012e70:	3708      	adds	r7, #8
 8012e72:	46bd      	mov	sp, r7
 8012e74:	bd80      	pop	{r7, pc}
 8012e76:	bf00      	nop
 8012e78:	0801dc2c 	.word	0x0801dc2c
 8012e7c:	0801dc50 	.word	0x0801dc50
 8012e80:	0801dc54 	.word	0x0801dc54
 8012e84:	20008564 	.word	0x20008564

08012e88 <consoleInit>:
static const char fullMsg[] = "<F>\n";
static bool isInit;


void consoleInit()
{
 8012e88:	b580      	push	{r7, lr}
 8012e8a:	af00      	add	r7, sp, #0
	if (isInit) return;
 8012e8c:	4b11      	ldr	r3, [pc, #68]	; (8012ed4 <consoleInit+0x4c>)
 8012e8e:	781b      	ldrb	r3, [r3, #0]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d11c      	bne.n	8012ece <consoleInit+0x46>

	messageToPrint.msgID = UP_PRINTF;
 8012e94:	4b10      	ldr	r3, [pc, #64]	; (8012ed8 <consoleInit+0x50>)
 8012e96:	2251      	movs	r2, #81	; 0x51
 8012e98:	701a      	strb	r2, [r3, #0]
	messageToPrint.dataLen = 0;
 8012e9a:	4b0f      	ldr	r3, [pc, #60]	; (8012ed8 <consoleInit+0x50>)
 8012e9c:	2200      	movs	r2, #0
 8012e9e:	705a      	strb	r2, [r3, #1]
	vSemaphoreCreateBinary(synch);
 8012ea0:	2203      	movs	r2, #3
 8012ea2:	2100      	movs	r1, #0
 8012ea4:	2001      	movs	r0, #1
 8012ea6:	f7f6 fde7 	bl	8009a78 <xQueueGenericCreate>
 8012eaa:	4603      	mov	r3, r0
 8012eac:	4a0b      	ldr	r2, [pc, #44]	; (8012edc <consoleInit+0x54>)
 8012eae:	6013      	str	r3, [r2, #0]
 8012eb0:	4b0a      	ldr	r3, [pc, #40]	; (8012edc <consoleInit+0x54>)
 8012eb2:	681b      	ldr	r3, [r3, #0]
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d006      	beq.n	8012ec6 <consoleInit+0x3e>
 8012eb8:	4b08      	ldr	r3, [pc, #32]	; (8012edc <consoleInit+0x54>)
 8012eba:	6818      	ldr	r0, [r3, #0]
 8012ebc:	2300      	movs	r3, #0
 8012ebe:	2200      	movs	r2, #0
 8012ec0:	2100      	movs	r1, #0
 8012ec2:	f7f6 fe69 	bl	8009b98 <xQueueGenericSend>

	isInit = true;
 8012ec6:	4b03      	ldr	r3, [pc, #12]	; (8012ed4 <consoleInit+0x4c>)
 8012ec8:	2201      	movs	r2, #1
 8012eca:	701a      	strb	r2, [r3, #0]
 8012ecc:	e000      	b.n	8012ed0 <consoleInit+0x48>
	if (isInit) return;
 8012ece:	bf00      	nop
}
 8012ed0:	bd80      	pop	{r7, pc}
 8012ed2:	bf00      	nop
 8012ed4:	2000856c 	.word	0x2000856c
 8012ed8:	2000b150 	.word	0x2000b150
 8012edc:	20008568 	.word	0x20008568

08012ee0 <usblinkInit>:
static atkp_t rxPacket;
static xQueueHandle  txQueue;

/*usb*/
void usblinkInit()
{
 8012ee0:	b580      	push	{r7, lr}
 8012ee2:	af00      	add	r7, sp, #0
	if(isInit) return;
 8012ee4:	4b0e      	ldr	r3, [pc, #56]	; (8012f20 <usblinkInit+0x40>)
 8012ee6:	781b      	ldrb	r3, [r3, #0]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d116      	bne.n	8012f1a <usblinkInit+0x3a>
	
	usbd_cdc_vcp_Init();
 8012eec:	f006 fcce 	bl	801988c <usbd_cdc_vcp_Init>
	
	/*USBLINK_TX_QUEUE_SIZE*/
	txQueue = xQueueCreate(USBLINK_TX_QUEUE_SIZE, sizeof(atkp_t));
 8012ef0:	2200      	movs	r2, #0
 8012ef2:	2120      	movs	r1, #32
 8012ef4:	201e      	movs	r0, #30
 8012ef6:	f7f6 fdbf 	bl	8009a78 <xQueueGenericCreate>
 8012efa:	4603      	mov	r3, r0
 8012efc:	4a09      	ldr	r2, [pc, #36]	; (8012f24 <usblinkInit+0x44>)
 8012efe:	6013      	str	r3, [r2, #0]
	ASSERT(txQueue);
 8012f00:	4b08      	ldr	r3, [pc, #32]	; (8012f24 <usblinkInit+0x44>)
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d104      	bne.n	8012f12 <usblinkInit+0x32>
 8012f08:	222b      	movs	r2, #43	; 0x2b
 8012f0a:	4907      	ldr	r1, [pc, #28]	; (8012f28 <usblinkInit+0x48>)
 8012f0c:	4807      	ldr	r0, [pc, #28]	; (8012f2c <usblinkInit+0x4c>)
 8012f0e:	f7fd f847 	bl	800ffa0 <assertFail>
	isInit = true;
 8012f12:	4b03      	ldr	r3, [pc, #12]	; (8012f20 <usblinkInit+0x40>)
 8012f14:	2201      	movs	r2, #1
 8012f16:	701a      	strb	r2, [r3, #0]
 8012f18:	e000      	b.n	8012f1c <usblinkInit+0x3c>
	if(isInit) return;
 8012f1a:	bf00      	nop
}
 8012f1c:	bd80      	pop	{r7, pc}
 8012f1e:	bf00      	nop
 8012f20:	2000856e 	.word	0x2000856e
 8012f24:	20008590 	.word	0x20008590
 8012f28:	0801dc78 	.word	0x0801dc78
 8012f2c:	0801dc98 	.word	0x0801dc98

08012f30 <usblinkSendPacket>:

/*usbatkpPacket*/
bool usblinkSendPacket(const atkp_t *p)
{
 8012f30:	b580      	push	{r7, lr}
 8012f32:	b082      	sub	sp, #8
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	6078      	str	r0, [r7, #4]
	ASSERT(p);
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d104      	bne.n	8012f48 <usblinkSendPacket+0x18>
 8012f3e:	2232      	movs	r2, #50	; 0x32
 8012f40:	490e      	ldr	r1, [pc, #56]	; (8012f7c <usblinkSendPacket+0x4c>)
 8012f42:	480f      	ldr	r0, [pc, #60]	; (8012f80 <usblinkSendPacket+0x50>)
 8012f44:	f7fd f82c 	bl	800ffa0 <assertFail>
	ASSERT(p->dataLen <= ATKP_MAX_DATA_SIZE);
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	785b      	ldrb	r3, [r3, #1]
 8012f4c:	2b1e      	cmp	r3, #30
 8012f4e:	d904      	bls.n	8012f5a <usblinkSendPacket+0x2a>
 8012f50:	2233      	movs	r2, #51	; 0x33
 8012f52:	490a      	ldr	r1, [pc, #40]	; (8012f7c <usblinkSendPacket+0x4c>)
 8012f54:	480b      	ldr	r0, [pc, #44]	; (8012f84 <usblinkSendPacket+0x54>)
 8012f56:	f7fd f823 	bl	800ffa0 <assertFail>
	return xQueueSend(txQueue, p, 0);	
 8012f5a:	4b0b      	ldr	r3, [pc, #44]	; (8012f88 <usblinkSendPacket+0x58>)
 8012f5c:	6818      	ldr	r0, [r3, #0]
 8012f5e:	2300      	movs	r3, #0
 8012f60:	2200      	movs	r2, #0
 8012f62:	6879      	ldr	r1, [r7, #4]
 8012f64:	f7f6 fe18 	bl	8009b98 <xQueueGenericSend>
 8012f68:	4603      	mov	r3, r0
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	bf14      	ite	ne
 8012f6e:	2301      	movne	r3, #1
 8012f70:	2300      	moveq	r3, #0
 8012f72:	b2db      	uxtb	r3, r3
}
 8012f74:	4618      	mov	r0, r3
 8012f76:	3708      	adds	r7, #8
 8012f78:	46bd      	mov	sp, r7
 8012f7a:	bd80      	pop	{r7, pc}
 8012f7c:	0801dc78 	.word	0x0801dc78
 8012f80:	0801dca0 	.word	0x0801dca0
 8012f84:	0801dca4 	.word	0x0801dca4
 8012f88:	20008590 	.word	0x20008590

08012f8c <usblinkTxTask>:
	return (USBLINK_TX_QUEUE_SIZE - uxQueueMessagesWaiting(txQueue));
}

//USBATKPPacket
void usblinkTxTask(void *param)
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b09e      	sub	sp, #120	; 0x78
 8012f90:	af00      	add	r7, sp, #0
 8012f92:	6078      	str	r0, [r7, #4]
	u8 sendBuffer[64];
	u8 cksum;
	u8 dataLen;
	while(1)
	{
		xQueueReceive(txQueue, &p, portMAX_DELAY);
 8012f94:	4b28      	ldr	r3, [pc, #160]	; (8013038 <usblinkTxTask+0xac>)
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8012f9c:	f04f 32ff 	mov.w	r2, #4294967295
 8012fa0:	4618      	mov	r0, r3
 8012fa2:	f7f7 f81f 	bl	8009fe4 <xQueueReceive>
		
		sendBuffer[0] = UP_BYTE1;
 8012fa6:	23aa      	movs	r3, #170	; 0xaa
 8012fa8:	733b      	strb	r3, [r7, #12]
		sendBuffer[1] = UP_BYTE2;
 8012faa:	23aa      	movs	r3, #170	; 0xaa
 8012fac:	737b      	strb	r3, [r7, #13]
		sendBuffer[2] = p.msgID;
 8012fae:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8012fb2:	73bb      	strb	r3, [r7, #14]
		sendBuffer[3] = p.dataLen;
 8012fb4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8012fb8:	73fb      	strb	r3, [r7, #15]
		memcpy(&sendBuffer[4], p.data, p.dataLen);
 8012fba:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8012fbe:	461a      	mov	r2, r3
 8012fc0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8012fc4:	1c99      	adds	r1, r3, #2
 8012fc6:	f107 030c 	add.w	r3, r7, #12
 8012fca:	3304      	adds	r3, #4
 8012fcc:	4618      	mov	r0, r3
 8012fce:	f006 fe4f 	bl	8019c70 <memcpy>
		cksum = 0;
 8012fd2:	2300      	movs	r3, #0
 8012fd4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		for (int i = 0; i < p.dataLen+4; i++)
 8012fd8:	2300      	movs	r3, #0
 8012fda:	673b      	str	r3, [r7, #112]	; 0x70
 8012fdc:	e00c      	b.n	8012ff8 <usblinkTxTask+0x6c>
		{
			cksum += sendBuffer[i];
 8012fde:	f107 020c 	add.w	r2, r7, #12
 8012fe2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012fe4:	4413      	add	r3, r2
 8012fe6:	781a      	ldrb	r2, [r3, #0]
 8012fe8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8012fec:	4413      	add	r3, r2
 8012fee:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		for (int i = 0; i < p.dataLen+4; i++)
 8012ff2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012ff4:	3301      	adds	r3, #1
 8012ff6:	673b      	str	r3, [r7, #112]	; 0x70
 8012ff8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8012ffc:	3303      	adds	r3, #3
 8012ffe:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8013000:	429a      	cmp	r2, r3
 8013002:	ddec      	ble.n	8012fde <usblinkTxTask+0x52>
		}
		dataLen = p.dataLen + 5;
 8013004:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8013008:	3305      	adds	r3, #5
 801300a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		sendBuffer[dataLen - 1] = cksum;
 801300e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8013012:	3b01      	subs	r3, #1
 8013014:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8013018:	4413      	add	r3, r2
 801301a:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 801301e:	f803 2c6c 	strb.w	r2, [r3, #-108]
		usbsendData(sendBuffer, dataLen);
 8013022:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8013026:	b29a      	uxth	r2, r3
 8013028:	f107 030c 	add.w	r3, r7, #12
 801302c:	4611      	mov	r1, r2
 801302e:	4618      	mov	r0, r3
 8013030:	f006 fc68 	bl	8019904 <usbsendData>
		xQueueReceive(txQueue, &p, portMAX_DELAY);
 8013034:	e7ae      	b.n	8012f94 <usblinkTxTask+0x8>
 8013036:	bf00      	nop
 8013038:	20008590 	.word	0x20008590

0801303c <usblinkRxTask>:
	}
}

//USBATKPPacket
void usblinkRxTask(void *param)
{
 801303c:	b580      	push	{r7, lr}
 801303e:	b084      	sub	sp, #16
 8013040:	af00      	add	r7, sp, #0
 8013042:	6078      	str	r0, [r7, #4]
	u8 c;
	u8 dataIndex = 0;
 8013044:	2300      	movs	r3, #0
 8013046:	73fb      	strb	r3, [r7, #15]
	u8 cksum = 0;
 8013048:	2300      	movs	r3, #0
 801304a:	73bb      	strb	r3, [r7, #14]
	rxState = waitForStartByte1;
 801304c:	4b45      	ldr	r3, [pc, #276]	; (8013164 <usblinkRxTask+0x128>)
 801304e:	2200      	movs	r2, #0
 8013050:	701a      	strb	r2, [r3, #0]
	while(1)
	{
		if (usbGetDataWithTimout(&c))
 8013052:	f107 030d 	add.w	r3, r7, #13
 8013056:	4618      	mov	r0, r3
 8013058:	f006 fc38 	bl	80198cc <usbGetDataWithTimout>
 801305c:	4603      	mov	r3, r0
 801305e:	2b00      	cmp	r3, #0
 8013060:	d07a      	beq.n	8013158 <usblinkRxTask+0x11c>
		{
			switch(rxState)
 8013062:	4b40      	ldr	r3, [pc, #256]	; (8013164 <usblinkRxTask+0x128>)
 8013064:	781b      	ldrb	r3, [r3, #0]
 8013066:	2b05      	cmp	r3, #5
 8013068:	d870      	bhi.n	801314c <usblinkRxTask+0x110>
 801306a:	a201      	add	r2, pc, #4	; (adr r2, 8013070 <usblinkRxTask+0x34>)
 801306c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013070:	08013089 	.word	0x08013089
 8013074:	080130a1 	.word	0x080130a1
 8013078:	080130bb 	.word	0x080130bb
 801307c:	080130d1 	.word	0x080130d1
 8013080:	08013103 	.word	0x08013103
 8013084:	0801312f 	.word	0x0801312f
			{
				case waitForStartByte1:
					rxState = (c == DOWN_BYTE1) ? waitForStartByte2 : waitForStartByte1;
 8013088:	7b7b      	ldrb	r3, [r7, #13]
 801308a:	2baa      	cmp	r3, #170	; 0xaa
 801308c:	bf0c      	ite	eq
 801308e:	2301      	moveq	r3, #1
 8013090:	2300      	movne	r3, #0
 8013092:	b2db      	uxtb	r3, r3
 8013094:	461a      	mov	r2, r3
 8013096:	4b33      	ldr	r3, [pc, #204]	; (8013164 <usblinkRxTask+0x128>)
 8013098:	701a      	strb	r2, [r3, #0]
					cksum = c;
 801309a:	7b7b      	ldrb	r3, [r7, #13]
 801309c:	73bb      	strb	r3, [r7, #14]
					break;
 801309e:	e060      	b.n	8013162 <usblinkRxTask+0x126>
				case waitForStartByte2:
					rxState = (c == DOWN_BYTE2) ? waitForMsgID : waitForStartByte1;
 80130a0:	7b7b      	ldrb	r3, [r7, #13]
 80130a2:	2baf      	cmp	r3, #175	; 0xaf
 80130a4:	d101      	bne.n	80130aa <usblinkRxTask+0x6e>
 80130a6:	2202      	movs	r2, #2
 80130a8:	e000      	b.n	80130ac <usblinkRxTask+0x70>
 80130aa:	2200      	movs	r2, #0
 80130ac:	4b2d      	ldr	r3, [pc, #180]	; (8013164 <usblinkRxTask+0x128>)
 80130ae:	701a      	strb	r2, [r3, #0]
					cksum += c;
 80130b0:	7b7a      	ldrb	r2, [r7, #13]
 80130b2:	7bbb      	ldrb	r3, [r7, #14]
 80130b4:	4413      	add	r3, r2
 80130b6:	73bb      	strb	r3, [r7, #14]
					break;
 80130b8:	e053      	b.n	8013162 <usblinkRxTask+0x126>
				case waitForMsgID:
					rxPacket.msgID = c;
 80130ba:	7b7a      	ldrb	r2, [r7, #13]
 80130bc:	4b2a      	ldr	r3, [pc, #168]	; (8013168 <usblinkRxTask+0x12c>)
 80130be:	701a      	strb	r2, [r3, #0]
					rxState = waitForDataLength;
 80130c0:	4b28      	ldr	r3, [pc, #160]	; (8013164 <usblinkRxTask+0x128>)
 80130c2:	2203      	movs	r2, #3
 80130c4:	701a      	strb	r2, [r3, #0]
					cksum += c;
 80130c6:	7b7a      	ldrb	r2, [r7, #13]
 80130c8:	7bbb      	ldrb	r3, [r7, #14]
 80130ca:	4413      	add	r3, r2
 80130cc:	73bb      	strb	r3, [r7, #14]
					break;
 80130ce:	e048      	b.n	8013162 <usblinkRxTask+0x126>
				case waitForDataLength:
					if (c <= ATKP_MAX_DATA_SIZE)
 80130d0:	7b7b      	ldrb	r3, [r7, #13]
 80130d2:	2b1e      	cmp	r3, #30
 80130d4:	d811      	bhi.n	80130fa <usblinkRxTask+0xbe>
					{
						rxPacket.dataLen = c;
 80130d6:	7b7a      	ldrb	r2, [r7, #13]
 80130d8:	4b23      	ldr	r3, [pc, #140]	; (8013168 <usblinkRxTask+0x12c>)
 80130da:	705a      	strb	r2, [r3, #1]
						dataIndex = 0;
 80130dc:	2300      	movs	r3, #0
 80130de:	73fb      	strb	r3, [r7, #15]
						rxState = (c > 0) ? waitForData : waitForChksum1;	/*c=0,01*/
 80130e0:	7b7b      	ldrb	r3, [r7, #13]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d001      	beq.n	80130ea <usblinkRxTask+0xae>
 80130e6:	2204      	movs	r2, #4
 80130e8:	e000      	b.n	80130ec <usblinkRxTask+0xb0>
 80130ea:	2205      	movs	r2, #5
 80130ec:	4b1d      	ldr	r3, [pc, #116]	; (8013164 <usblinkRxTask+0x128>)
 80130ee:	701a      	strb	r2, [r3, #0]
						cksum += c;
 80130f0:	7b7a      	ldrb	r2, [r7, #13]
 80130f2:	7bbb      	ldrb	r3, [r7, #14]
 80130f4:	4413      	add	r3, r2
 80130f6:	73bb      	strb	r3, [r7, #14]
					} else 
					{
						rxState = waitForStartByte1;
					}
					break;
 80130f8:	e033      	b.n	8013162 <usblinkRxTask+0x126>
						rxState = waitForStartByte1;
 80130fa:	4b1a      	ldr	r3, [pc, #104]	; (8013164 <usblinkRxTask+0x128>)
 80130fc:	2200      	movs	r2, #0
 80130fe:	701a      	strb	r2, [r3, #0]
					break;
 8013100:	e02f      	b.n	8013162 <usblinkRxTask+0x126>
				case waitForData:
					rxPacket.data[dataIndex] = c;
 8013102:	7bfb      	ldrb	r3, [r7, #15]
 8013104:	7b79      	ldrb	r1, [r7, #13]
 8013106:	4a18      	ldr	r2, [pc, #96]	; (8013168 <usblinkRxTask+0x12c>)
 8013108:	4413      	add	r3, r2
 801310a:	460a      	mov	r2, r1
 801310c:	709a      	strb	r2, [r3, #2]
					dataIndex++;
 801310e:	7bfb      	ldrb	r3, [r7, #15]
 8013110:	3301      	adds	r3, #1
 8013112:	73fb      	strb	r3, [r7, #15]
					cksum += c;
 8013114:	7b7a      	ldrb	r2, [r7, #13]
 8013116:	7bbb      	ldrb	r3, [r7, #14]
 8013118:	4413      	add	r3, r2
 801311a:	73bb      	strb	r3, [r7, #14]
					if (dataIndex == rxPacket.dataLen)
 801311c:	4b12      	ldr	r3, [pc, #72]	; (8013168 <usblinkRxTask+0x12c>)
 801311e:	785b      	ldrb	r3, [r3, #1]
 8013120:	7bfa      	ldrb	r2, [r7, #15]
 8013122:	429a      	cmp	r2, r3
 8013124:	d11c      	bne.n	8013160 <usblinkRxTask+0x124>
					{
						rxState = waitForChksum1;
 8013126:	4b0f      	ldr	r3, [pc, #60]	; (8013164 <usblinkRxTask+0x128>)
 8013128:	2205      	movs	r2, #5
 801312a:	701a      	strb	r2, [r3, #0]
					}
					break;
 801312c:	e018      	b.n	8013160 <usblinkRxTask+0x124>
				case waitForChksum1:
					if (cksum == c)	/**/
 801312e:	7b7b      	ldrb	r3, [r7, #13]
 8013130:	7bba      	ldrb	r2, [r7, #14]
 8013132:	429a      	cmp	r2, r3
 8013134:	d103      	bne.n	801313e <usblinkRxTask+0x102>
					{
						atkpReceivePacketBlocking(&rxPacket);
 8013136:	480c      	ldr	r0, [pc, #48]	; (8013168 <usblinkRxTask+0x12c>)
 8013138:	f7ff fe74 	bl	8012e24 <atkpReceivePacketBlocking>
 801313c:	e002      	b.n	8013144 <usblinkRxTask+0x108>
					} 
					else	/**/
					{
						rxState = waitForStartByte1;	
 801313e:	4b09      	ldr	r3, [pc, #36]	; (8013164 <usblinkRxTask+0x128>)
 8013140:	2200      	movs	r2, #0
 8013142:	701a      	strb	r2, [r3, #0]
					}
					rxState = waitForStartByte1;
 8013144:	4b07      	ldr	r3, [pc, #28]	; (8013164 <usblinkRxTask+0x128>)
 8013146:	2200      	movs	r2, #0
 8013148:	701a      	strb	r2, [r3, #0]
					break;
 801314a:	e00a      	b.n	8013162 <usblinkRxTask+0x126>
				default:
					ASSERT(0);
 801314c:	2293      	movs	r2, #147	; 0x93
 801314e:	4907      	ldr	r1, [pc, #28]	; (801316c <usblinkRxTask+0x130>)
 8013150:	4807      	ldr	r0, [pc, #28]	; (8013170 <usblinkRxTask+0x134>)
 8013152:	f7fc ff25 	bl	800ffa0 <assertFail>
					break;
 8013156:	e004      	b.n	8013162 <usblinkRxTask+0x126>
			}
		}
		else	/**/
		{
			rxState = waitForStartByte1;
 8013158:	4b02      	ldr	r3, [pc, #8]	; (8013164 <usblinkRxTask+0x128>)
 801315a:	2200      	movs	r2, #0
 801315c:	701a      	strb	r2, [r3, #0]
 801315e:	e778      	b.n	8013052 <usblinkRxTask+0x16>
					break;
 8013160:	bf00      	nop
		if (usbGetDataWithTimout(&c))
 8013162:	e776      	b.n	8013052 <usblinkRxTask+0x16>
 8013164:	2000856d 	.word	0x2000856d
 8013168:	20008570 	.word	0x20008570
 801316c:	0801dc78 	.word	0x0801dc78
 8013170:	0801dcc8 	.word	0x0801dcc8

08013174 <configParamCksum>:
static bool isConfigParamOK = false;
static SemaphoreHandle_t  xSemaphore = NULL;
static u32 semaphoreGiveTime;

static u8 configParamCksum(configParam_t* data)
{
 8013174:	b480      	push	{r7}
 8013176:	b087      	sub	sp, #28
 8013178:	af00      	add	r7, sp, #0
 801317a:	6078      	str	r0, [r7, #4]
	int i;
	u8 cksum=0;	
 801317c:	2300      	movs	r3, #0
 801317e:	74fb      	strb	r3, [r7, #19]
	u8* c = (u8*)data;  	
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	60fb      	str	r3, [r7, #12]
	size_t len=sizeof(configParam_t);
 8013184:	2398      	movs	r3, #152	; 0x98
 8013186:	60bb      	str	r3, [r7, #8]

	for (i=0; i<len; i++)
 8013188:	2300      	movs	r3, #0
 801318a:	617b      	str	r3, [r7, #20]
 801318c:	e009      	b.n	80131a2 <configParamCksum+0x2e>
		cksum += *(c++);
 801318e:	68fb      	ldr	r3, [r7, #12]
 8013190:	1c5a      	adds	r2, r3, #1
 8013192:	60fa      	str	r2, [r7, #12]
 8013194:	781a      	ldrb	r2, [r3, #0]
 8013196:	7cfb      	ldrb	r3, [r7, #19]
 8013198:	4413      	add	r3, r2
 801319a:	74fb      	strb	r3, [r7, #19]
	for (i=0; i<len; i++)
 801319c:	697b      	ldr	r3, [r7, #20]
 801319e:	3301      	adds	r3, #1
 80131a0:	617b      	str	r3, [r7, #20]
 80131a2:	697b      	ldr	r3, [r7, #20]
 80131a4:	68ba      	ldr	r2, [r7, #8]
 80131a6:	429a      	cmp	r2, r3
 80131a8:	d8f1      	bhi.n	801318e <configParamCksum+0x1a>
	cksum-=data->cksum;
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 80131b0:	7cfa      	ldrb	r2, [r7, #19]
 80131b2:	1ad3      	subs	r3, r2, r3
 80131b4:	74fb      	strb	r3, [r7, #19]
	
	return cksum;
 80131b6:	7cfb      	ldrb	r3, [r7, #19]
}
 80131b8:	4618      	mov	r0, r3
 80131ba:	371c      	adds	r7, #28
 80131bc:	46bd      	mov	sp, r7
 80131be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131c2:	4770      	bx	lr

080131c4 <configParamInit>:

void configParamInit(void)	/**/
{
 80131c4:	b580      	push	{r7, lr}
 80131c6:	af00      	add	r7, sp, #0
	if(isInit) return;
 80131c8:	4b3d      	ldr	r3, [pc, #244]	; (80132c0 <configParamInit+0xfc>)
 80131ca:	781b      	ldrb	r3, [r3, #0]
 80131cc:	2b00      	cmp	r3, #0
 80131ce:	d174      	bne.n	80132ba <configParamInit+0xf6>
	
	lenth=sizeof(configParam);
 80131d0:	4b3c      	ldr	r3, [pc, #240]	; (80132c4 <configParamInit+0x100>)
 80131d2:	2298      	movs	r2, #152	; 0x98
 80131d4:	601a      	str	r2, [r3, #0]
	lenth=lenth/4+(lenth%4 ? 1:0);
 80131d6:	4b3b      	ldr	r3, [pc, #236]	; (80132c4 <configParamInit+0x100>)
 80131d8:	681b      	ldr	r3, [r3, #0]
 80131da:	089b      	lsrs	r3, r3, #2
 80131dc:	4a39      	ldr	r2, [pc, #228]	; (80132c4 <configParamInit+0x100>)
 80131de:	6812      	ldr	r2, [r2, #0]
 80131e0:	f002 0203 	and.w	r2, r2, #3
 80131e4:	2a00      	cmp	r2, #0
 80131e6:	d001      	beq.n	80131ec <configParamInit+0x28>
 80131e8:	2201      	movs	r2, #1
 80131ea:	e000      	b.n	80131ee <configParamInit+0x2a>
 80131ec:	2200      	movs	r2, #0
 80131ee:	4413      	add	r3, r2
 80131f0:	4a34      	ldr	r2, [pc, #208]	; (80132c4 <configParamInit+0x100>)
 80131f2:	6013      	str	r3, [r2, #0]

	STMFLASH_Read(CONFIG_PARAM_ADDR, (u32 *)&configParam, lenth);
 80131f4:	4b33      	ldr	r3, [pc, #204]	; (80132c4 <configParamInit+0x100>)
 80131f6:	681b      	ldr	r3, [r3, #0]
 80131f8:	461a      	mov	r2, r3
 80131fa:	4933      	ldr	r1, [pc, #204]	; (80132c8 <configParamInit+0x104>)
 80131fc:	4833      	ldr	r0, [pc, #204]	; (80132cc <configParamInit+0x108>)
 80131fe:	f001 faa9 	bl	8014754 <STMFLASH_Read>
	
	if (configParam.version == VERSION)	/**/
 8013202:	4b31      	ldr	r3, [pc, #196]	; (80132c8 <configParamInit+0x104>)
 8013204:	781b      	ldrb	r3, [r3, #0]
 8013206:	2b0b      	cmp	r3, #11
 8013208:	d127      	bne.n	801325a <configParamInit+0x96>
	{
		if(configParamCksum(&configParam) == configParam.cksum)	/**/
 801320a:	482f      	ldr	r0, [pc, #188]	; (80132c8 <configParamInit+0x104>)
 801320c:	f7ff ffb2 	bl	8013174 <configParamCksum>
 8013210:	4603      	mov	r3, r0
 8013212:	461a      	mov	r2, r3
 8013214:	4b2c      	ldr	r3, [pc, #176]	; (80132c8 <configParamInit+0x104>)
 8013216:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 801321a:	429a      	cmp	r2, r3
 801321c:	d116      	bne.n	801324c <configParamInit+0x88>
		{
			printf("Version V%1.1f check [OK]\r\n", configParam.version / 10.0f);
 801321e:	4b2a      	ldr	r3, [pc, #168]	; (80132c8 <configParamInit+0x104>)
 8013220:	781b      	ldrb	r3, [r3, #0]
 8013222:	ee07 3a90 	vmov	s15, r3
 8013226:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801322a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 801322e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8013232:	ee16 0a90 	vmov	r0, s13
 8013236:	f7ed f987 	bl	8000548 <__aeabi_f2d>
 801323a:	4602      	mov	r2, r0
 801323c:	460b      	mov	r3, r1
 801323e:	4824      	ldr	r0, [pc, #144]	; (80132d0 <configParamInit+0x10c>)
 8013240:	f007 f996 	bl	801a570 <iprintf>
			isConfigParamOK = true;
 8013244:	4b23      	ldr	r3, [pc, #140]	; (80132d4 <configParamInit+0x110>)
 8013246:	2201      	movs	r2, #1
 8013248:	701a      	strb	r2, [r3, #0]
 801324a:	e009      	b.n	8013260 <configParamInit+0x9c>
		} else
		{
			printf("Version check [FAIL]\r\n");
 801324c:	4822      	ldr	r0, [pc, #136]	; (80132d8 <configParamInit+0x114>)
 801324e:	f007 fa15 	bl	801a67c <puts>
			isConfigParamOK = false;
 8013252:	4b20      	ldr	r3, [pc, #128]	; (80132d4 <configParamInit+0x110>)
 8013254:	2200      	movs	r2, #0
 8013256:	701a      	strb	r2, [r3, #0]
 8013258:	e002      	b.n	8013260 <configParamInit+0x9c>
		}
	}
	else	/**/
	{
		isConfigParamOK = false;
 801325a:	4b1e      	ldr	r3, [pc, #120]	; (80132d4 <configParamInit+0x110>)
 801325c:	2200      	movs	r2, #0
 801325e:	701a      	strb	r2, [r3, #0]
	}
	
	if(isConfigParamOK == false)	/**/
 8013260:	4b1c      	ldr	r3, [pc, #112]	; (80132d4 <configParamInit+0x110>)
 8013262:	781b      	ldrb	r3, [r3, #0]
 8013264:	f083 0301 	eor.w	r3, r3, #1
 8013268:	b2db      	uxtb	r3, r3
 801326a:	2b00      	cmp	r3, #0
 801326c:	d019      	beq.n	80132a2 <configParamInit+0xde>
	{
		memcpy((u8 *)&configParam, (u8 *)&configParamDefault, sizeof(configParam));
 801326e:	4a16      	ldr	r2, [pc, #88]	; (80132c8 <configParamInit+0x104>)
 8013270:	4b1a      	ldr	r3, [pc, #104]	; (80132dc <configParamInit+0x118>)
 8013272:	4610      	mov	r0, r2
 8013274:	4619      	mov	r1, r3
 8013276:	2398      	movs	r3, #152	; 0x98
 8013278:	461a      	mov	r2, r3
 801327a:	f006 fcf9 	bl	8019c70 <memcpy>
		configParam.cksum = configParamCksum(&configParam);				/**/
 801327e:	4812      	ldr	r0, [pc, #72]	; (80132c8 <configParamInit+0x104>)
 8013280:	f7ff ff78 	bl	8013174 <configParamCksum>
 8013284:	4603      	mov	r3, r0
 8013286:	461a      	mov	r2, r3
 8013288:	4b0f      	ldr	r3, [pc, #60]	; (80132c8 <configParamInit+0x104>)
 801328a:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
		STMFLASH_Write(CONFIG_PARAM_ADDR,(u32 *)&configParam, lenth);	/*stm32 flash*/
 801328e:	4b0d      	ldr	r3, [pc, #52]	; (80132c4 <configParamInit+0x100>)
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	461a      	mov	r2, r3
 8013294:	490c      	ldr	r1, [pc, #48]	; (80132c8 <configParamInit+0x104>)
 8013296:	480d      	ldr	r0, [pc, #52]	; (80132cc <configParamInit+0x108>)
 8013298:	f001 f9ee 	bl	8014678 <STMFLASH_Write>
		isConfigParamOK=true;
 801329c:	4b0d      	ldr	r3, [pc, #52]	; (80132d4 <configParamInit+0x110>)
 801329e:	2201      	movs	r2, #1
 80132a0:	701a      	strb	r2, [r3, #0]
	}	
	
	xSemaphore = xSemaphoreCreateBinary();
 80132a2:	2203      	movs	r2, #3
 80132a4:	2100      	movs	r1, #0
 80132a6:	2001      	movs	r0, #1
 80132a8:	f7f6 fbe6 	bl	8009a78 <xQueueGenericCreate>
 80132ac:	4603      	mov	r3, r0
 80132ae:	4a0c      	ldr	r2, [pc, #48]	; (80132e0 <configParamInit+0x11c>)
 80132b0:	6013      	str	r3, [r2, #0]
	
	isInit=true;
 80132b2:	4b03      	ldr	r3, [pc, #12]	; (80132c0 <configParamInit+0xfc>)
 80132b4:	2201      	movs	r2, #1
 80132b6:	701a      	strb	r2, [r3, #0]
 80132b8:	e000      	b.n	80132bc <configParamInit+0xf8>
	if(isInit) return;
 80132ba:	bf00      	nop
}
 80132bc:	bd80      	pop	{r7, pc}
 80132be:	bf00      	nop
 80132c0:	20008598 	.word	0x20008598
 80132c4:	20008594 	.word	0x20008594
 80132c8:	2000b170 	.word	0x2000b170
 80132cc:	080ff000 	.word	0x080ff000
 80132d0:	0801dccc 	.word	0x0801dccc
 80132d4:	20008599 	.word	0x20008599
 80132d8:	0801dce8 	.word	0x0801dce8
 80132dc:	200000d0 	.word	0x200000d0
 80132e0:	2000859c 	.word	0x2000859c

080132e4 <configParamTask>:

void configParamTask(void* param)
{
 80132e4:	b580      	push	{r7, lr}
 80132e6:	b084      	sub	sp, #16
 80132e8:	af00      	add	r7, sp, #0
 80132ea:	6078      	str	r0, [r7, #4]
	u8 cksum = 0;
 80132ec:	2300      	movs	r3, #0
 80132ee:	73fb      	strb	r3, [r7, #15]
	
	while(1) 
	{	
		xSemaphoreTake(xSemaphore, portMAX_DELAY);
 80132f0:	4b1c      	ldr	r3, [pc, #112]	; (8013364 <configParamTask+0x80>)
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	f04f 31ff 	mov.w	r1, #4294967295
 80132f8:	4618      	mov	r0, r3
 80132fa:	f7f6 ff53 	bl	800a1a4 <xQueueSemaphoreTake>
		
		for (;;)
		{
			if ((getSysTickCnt() - semaphoreGiveTime > 2000) && (!ARMING_FLAG(ARMED)))//2Flash
 80132fe:	f7ef f901 	bl	8002504 <getSysTickCnt>
 8013302:	4602      	mov	r2, r0
 8013304:	4b18      	ldr	r3, [pc, #96]	; (8013368 <configParamTask+0x84>)
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	1ad3      	subs	r3, r2, r3
 801330a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 801330e:	d922      	bls.n	8013356 <configParamTask+0x72>
 8013310:	4b16      	ldr	r3, [pc, #88]	; (801336c <configParamTask+0x88>)
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	f003 0302 	and.w	r3, r3, #2
 8013318:	2b00      	cmp	r3, #0
 801331a:	d11c      	bne.n	8013356 <configParamTask+0x72>
			{
				cksum = configParamCksum(&configParam);
 801331c:	4814      	ldr	r0, [pc, #80]	; (8013370 <configParamTask+0x8c>)
 801331e:	f7ff ff29 	bl	8013174 <configParamCksum>
 8013322:	4603      	mov	r3, r0
 8013324:	73fb      	strb	r3, [r7, #15]
				if((configParam.cksum != cksum))
 8013326:	4b12      	ldr	r3, [pc, #72]	; (8013370 <configParamTask+0x8c>)
 8013328:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 801332c:	7bfa      	ldrb	r2, [r7, #15]
 801332e:	429a      	cmp	r2, r3
 8013330:	d00a      	beq.n	8013348 <configParamTask+0x64>
				{
					configParam.cksum = cksum;					
 8013332:	4a0f      	ldr	r2, [pc, #60]	; (8013370 <configParamTask+0x8c>)
 8013334:	7bfb      	ldrb	r3, [r7, #15]
 8013336:	f882 3096 	strb.w	r3, [r2, #150]	; 0x96
					STMFLASH_Write(CONFIG_PARAM_ADDR,(u32 *)&configParam, lenth);
 801333a:	4b0e      	ldr	r3, [pc, #56]	; (8013374 <configParamTask+0x90>)
 801333c:	681b      	ldr	r3, [r3, #0]
 801333e:	461a      	mov	r2, r3
 8013340:	490b      	ldr	r1, [pc, #44]	; (8013370 <configParamTask+0x8c>)
 8013342:	480d      	ldr	r0, [pc, #52]	; (8013378 <configParamTask+0x94>)
 8013344:	f001 f998 	bl	8014678 <STMFLASH_Write>
				}
				DISABLE_STATE(FLASH_WRITING);
 8013348:	4b0c      	ldr	r3, [pc, #48]	; (801337c <configParamTask+0x98>)
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	f023 0320 	bic.w	r3, r3, #32
 8013350:	4a0a      	ldr	r2, [pc, #40]	; (801337c <configParamTask+0x98>)
 8013352:	6013      	str	r3, [r2, #0]
 8013354:	e005      	b.n	8013362 <configParamTask+0x7e>
			}
			else
			{
				xSemaphoreTake(xSemaphore, 100);
 8013356:	4b03      	ldr	r3, [pc, #12]	; (8013364 <configParamTask+0x80>)
 8013358:	681b      	ldr	r3, [r3, #0]
 801335a:	2164      	movs	r1, #100	; 0x64
 801335c:	4618      	mov	r0, r3
 801335e:	f7f6 ff21 	bl	800a1a4 <xQueueSemaphoreTake>
			if ((getSysTickCnt() - semaphoreGiveTime > 2000) && (!ARMING_FLAG(ARMED)))//2Flash
 8013362:	e7cc      	b.n	80132fe <configParamTask+0x1a>
 8013364:	2000859c 	.word	0x2000859c
 8013368:	200085a0 	.word	0x200085a0
 801336c:	20008658 	.word	0x20008658
 8013370:	2000b170 	.word	0x2000b170
 8013374:	20008594 	.word	0x20008594
 8013378:	080ff000 	.word	0x080ff000
 801337c:	2000865c 	.word	0x2000865c

08013380 <saveConfigAndNotify>:
		}
	}
}

void saveConfigAndNotify(void)
{
 8013380:	b580      	push	{r7, lr}
 8013382:	af00      	add	r7, sp, #0
	if (!ARMING_FLAG(ARMED)) //Flash
 8013384:	4b0c      	ldr	r3, [pc, #48]	; (80133b8 <saveConfigAndNotify+0x38>)
 8013386:	681b      	ldr	r3, [r3, #0]
 8013388:	f003 0302 	and.w	r3, r3, #2
 801338c:	2b00      	cmp	r3, #0
 801338e:	d111      	bne.n	80133b4 <saveConfigAndNotify+0x34>
	{
		//beeperConfirmationBeeps(1);
		xSemaphoreGive(xSemaphore);
 8013390:	4b0a      	ldr	r3, [pc, #40]	; (80133bc <saveConfigAndNotify+0x3c>)
 8013392:	6818      	ldr	r0, [r3, #0]
 8013394:	2300      	movs	r3, #0
 8013396:	2200      	movs	r2, #0
 8013398:	2100      	movs	r1, #0
 801339a:	f7f6 fbfd 	bl	8009b98 <xQueueGenericSend>
		semaphoreGiveTime = getSysTickCnt();
 801339e:	f7ef f8b1 	bl	8002504 <getSysTickCnt>
 80133a2:	4603      	mov	r3, r0
 80133a4:	4a06      	ldr	r2, [pc, #24]	; (80133c0 <saveConfigAndNotify+0x40>)
 80133a6:	6013      	str	r3, [r2, #0]
		ENABLE_STATE(FLASH_WRITING);
 80133a8:	4b06      	ldr	r3, [pc, #24]	; (80133c4 <saveConfigAndNotify+0x44>)
 80133aa:	681b      	ldr	r3, [r3, #0]
 80133ac:	f043 0320 	orr.w	r3, r3, #32
 80133b0:	4a04      	ldr	r2, [pc, #16]	; (80133c4 <saveConfigAndNotify+0x44>)
 80133b2:	6013      	str	r3, [r2, #0]
	}
}
 80133b4:	bf00      	nop
 80133b6:	bd80      	pop	{r7, pc}
 80133b8:	20008658 	.word	0x20008658
 80133bc:	2000859c 	.word	0x2000859c
 80133c0:	200085a0 	.word	0x200085a0
 80133c4:	2000865c 	.word	0x2000865c

080133c8 <resetConfigParam>:

//
void resetConfigParam(void)
{
 80133c8:	b580      	push	{r7, lr}
 80133ca:	af00      	add	r7, sp, #0
	configParam = configParamDefault;
 80133cc:	4a05      	ldr	r2, [pc, #20]	; (80133e4 <resetConfigParam+0x1c>)
 80133ce:	4b06      	ldr	r3, [pc, #24]	; (80133e8 <resetConfigParam+0x20>)
 80133d0:	4610      	mov	r0, r2
 80133d2:	4619      	mov	r1, r3
 80133d4:	2398      	movs	r3, #152	; 0x98
 80133d6:	461a      	mov	r2, r3
 80133d8:	f006 fc4a 	bl	8019c70 <memcpy>
	saveConfigAndNotify();
 80133dc:	f7ff ffd0 	bl	8013380 <saveConfigAndNotify>
}
 80133e0:	bf00      	nop
 80133e2:	bd80      	pop	{r7, pc}
 80133e4:	2000b170 	.word	0x2000b170
 80133e8:	200000d0 	.word	0x200000d0

080133ec <adc1Init>:
volatile uint16_t adcValues;
extern DMA_HandleTypeDef hdma_adc1;
extern ADC_HandleTypeDef hadc1;

void adc1Init(void)
{
 80133ec:	b580      	push	{r7, lr}
 80133ee:	af00      	add	r7, sp, #0
	while(HAL_ADC_Start_DMA(&hadc1, &adcValues, 2))
 80133f0:	bf00      	nop
 80133f2:	2202      	movs	r2, #2
 80133f4:	4904      	ldr	r1, [pc, #16]	; (8013408 <adc1Init+0x1c>)
 80133f6:	4805      	ldr	r0, [pc, #20]	; (801340c <adc1Init+0x20>)
 80133f8:	f7ef fb14 	bl	8002a24 <HAL_ADC_Start_DMA>
 80133fc:	4603      	mov	r3, r0
 80133fe:	2b00      	cmp	r3, #0
 8013400:	d1f7      	bne.n	80133f2 <adc1Init+0x6>
//
//    ADC_DMACmd(ADC1, ENABLE);
//	ADC_Cmd(ADC1, ENABLE);
//
//    ADC_SoftwareStartConv(ADC1);
}
 8013402:	bf00      	nop
 8013404:	bf00      	nop
 8013406:	bd80      	pop	{r7, pc}
 8013408:	2000b208 	.word	0x2000b208
 801340c:	20008a48 	.word	0x20008a48

08013410 <beeperInit>:

static const beeperTableEntry_t *currentBeeperEntry = NULL;


void beeperInit(void)
{
 8013410:	b580      	push	{r7, lr}
 8013412:	af00      	add	r7, sp, #0
//    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
//    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
//    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
//    GPIO_Init(GPIOC, &GPIO_InitStructure);
//	GPIO_ResetBits(GPIOC, GPIO_Pin_13);
	BEEP_OFF;
 8013414:	2200      	movs	r2, #0
 8013416:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801341a:	4802      	ldr	r0, [pc, #8]	; (8013424 <beeperInit+0x14>)
 801341c:	f7f1 f900 	bl	8004620 <HAL_GPIO_WritePin>
}
 8013420:	bf00      	nop
 8013422:	bd80      	pop	{r7, pc}
 8013424:	40020800 	.word	0x40020800

08013428 <beeperSilence>:

//
void beeperSilence(void)
{
 8013428:	b580      	push	{r7, lr}
 801342a:	af00      	add	r7, sp, #0
    BEEP_OFF;
 801342c:	2200      	movs	r2, #0
 801342e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8013432:	480d      	ldr	r0, [pc, #52]	; (8013468 <beeperSilence+0x40>)
 8013434:	f7f1 f8f4 	bl	8004620 <HAL_GPIO_WritePin>
    beeperIsOn = 0;
 8013438:	4b0c      	ldr	r3, [pc, #48]	; (801346c <beeperSilence+0x44>)
 801343a:	2200      	movs	r2, #0
 801343c:	701a      	strb	r2, [r3, #0]
    beeperNextToggleTime = 0;
 801343e:	4b0c      	ldr	r3, [pc, #48]	; (8013470 <beeperSilence+0x48>)
 8013440:	2200      	movs	r2, #0
 8013442:	601a      	str	r2, [r3, #0]
    beeperPos = 0;
 8013444:	4b0b      	ldr	r3, [pc, #44]	; (8013474 <beeperSilence+0x4c>)
 8013446:	2200      	movs	r2, #0
 8013448:	801a      	strh	r2, [r3, #0]
    currentBeeperEntry = NULL;
 801344a:	4b0b      	ldr	r3, [pc, #44]	; (8013478 <beeperSilence+0x50>)
 801344c:	2200      	movs	r2, #0
 801344e:	601a      	str	r2, [r3, #0]
	
	if (ledStripAllwaysON)
 8013450:	4b0a      	ldr	r3, [pc, #40]	; (801347c <beeperSilence+0x54>)
 8013452:	781b      	ldrb	r3, [r3, #0]
 8013454:	2b00      	cmp	r3, #0
 8013456:	d002      	beq.n	801345e <beeperSilence+0x36>
		ledStripON();
 8013458:	f001 fef4 	bl	8015244 <ledStripON>
	else
		ledStripOFF();
}
 801345c:	e001      	b.n	8013462 <beeperSilence+0x3a>
		ledStripOFF();
 801345e:	f001 feff 	bl	8015260 <ledStripOFF>
}
 8013462:	bf00      	nop
 8013464:	bd80      	pop	{r7, pc}
 8013466:	bf00      	nop
 8013468:	40020800 	.word	0x40020800
 801346c:	200085ba 	.word	0x200085ba
 8013470:	200085c0 	.word	0x200085c0
 8013474:	200085bc 	.word	0x200085bc
 8013478:	200085c4 	.word	0x200085c4
 801347c:	20000168 	.word	0x20000168

08013480 <beeper>:

//
void beeper(beeperMode_e mode)
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b086      	sub	sp, #24
 8013484:	af00      	add	r7, sp, #0
 8013486:	4603      	mov	r3, r0
 8013488:	71fb      	strb	r3, [r7, #7]
    if (mode == BEEPER_SILENCE) 
 801348a:	79fb      	ldrb	r3, [r7, #7]
 801348c:	2b00      	cmp	r3, #0
 801348e:	d102      	bne.n	8013496 <beeper+0x16>
	{
        beeperSilence();
 8013490:	f7ff ffca 	bl	8013428 <beeperSilence>
        return;
 8013494:	e036      	b.n	8013504 <beeper+0x84>
    }

    const beeperTableEntry_t *selectedCandidate = NULL;
 8013496:	2300      	movs	r3, #0
 8013498:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < BEEPER_TABLE_ENTRY_COUNT; i++) 
 801349a:	2300      	movs	r3, #0
 801349c:	613b      	str	r3, [r7, #16]
 801349e:	e01e      	b.n	80134de <beeper+0x5e>
	{
        const beeperTableEntry_t *candidate = &beeperTable[i];
 80134a0:	693b      	ldr	r3, [r7, #16]
 80134a2:	00db      	lsls	r3, r3, #3
 80134a4:	4a19      	ldr	r2, [pc, #100]	; (801350c <beeper+0x8c>)
 80134a6:	4413      	add	r3, r2
 80134a8:	60fb      	str	r3, [r7, #12]
        if (candidate->mode != mode)//
 80134aa:	68fb      	ldr	r3, [r7, #12]
 80134ac:	781b      	ldrb	r3, [r3, #0]
 80134ae:	79fa      	ldrb	r2, [r7, #7]
 80134b0:	429a      	cmp	r2, r3
 80134b2:	d003      	beq.n	80134bc <beeper+0x3c>
    for (uint32_t i = 0; i < BEEPER_TABLE_ENTRY_COUNT; i++) 
 80134b4:	693b      	ldr	r3, [r7, #16]
 80134b6:	3301      	adds	r3, #1
 80134b8:	613b      	str	r3, [r7, #16]
 80134ba:	e010      	b.n	80134de <beeper+0x5e>
		{
            continue;
        }

        if (!currentBeeperEntry)//
 80134bc:	4b14      	ldr	r3, [pc, #80]	; (8013510 <beeper+0x90>)
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d102      	bne.n	80134ca <beeper+0x4a>
		{
            selectedCandidate = candidate;
 80134c4:	68fb      	ldr	r3, [r7, #12]
 80134c6:	617b      	str	r3, [r7, #20]
            break;
 80134c8:	e00e      	b.n	80134e8 <beeper+0x68>
        }

        if (candidate->priority < currentBeeperEntry->priority)//
 80134ca:	68fb      	ldr	r3, [r7, #12]
 80134cc:	785a      	ldrb	r2, [r3, #1]
 80134ce:	4b10      	ldr	r3, [pc, #64]	; (8013510 <beeper+0x90>)
 80134d0:	681b      	ldr	r3, [r3, #0]
 80134d2:	785b      	ldrb	r3, [r3, #1]
 80134d4:	429a      	cmp	r2, r3
 80134d6:	d206      	bcs.n	80134e6 <beeper+0x66>
		{
            selectedCandidate = candidate;
 80134d8:	68fb      	ldr	r3, [r7, #12]
 80134da:	617b      	str	r3, [r7, #20]
        }
		
        break;
 80134dc:	e003      	b.n	80134e6 <beeper+0x66>
    for (uint32_t i = 0; i < BEEPER_TABLE_ENTRY_COUNT; i++) 
 80134de:	693b      	ldr	r3, [r7, #16]
 80134e0:	2b17      	cmp	r3, #23
 80134e2:	d9dd      	bls.n	80134a0 <beeper+0x20>
 80134e4:	e000      	b.n	80134e8 <beeper+0x68>
        break;
 80134e6:	bf00      	nop
    }

    if (!selectedCandidate) 
 80134e8:	697b      	ldr	r3, [r7, #20]
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d009      	beq.n	8013502 <beeper+0x82>
	{
        return;
    }

    currentBeeperEntry = selectedCandidate;
 80134ee:	4a08      	ldr	r2, [pc, #32]	; (8013510 <beeper+0x90>)
 80134f0:	697b      	ldr	r3, [r7, #20]
 80134f2:	6013      	str	r3, [r2, #0]

    beeperPos = 0;
 80134f4:	4b07      	ldr	r3, [pc, #28]	; (8013514 <beeper+0x94>)
 80134f6:	2200      	movs	r2, #0
 80134f8:	801a      	strh	r2, [r3, #0]
    beeperNextToggleTime = 0;
 80134fa:	4b07      	ldr	r3, [pc, #28]	; (8013518 <beeper+0x98>)
 80134fc:	2200      	movs	r2, #0
 80134fe:	601a      	str	r2, [r3, #0]
 8013500:	e000      	b.n	8013504 <beeper+0x84>
        return;
 8013502:	bf00      	nop
}
 8013504:	3718      	adds	r7, #24
 8013506:	46bd      	mov	sp, r7
 8013508:	bd80      	pop	{r7, pc}
 801350a:	bf00      	nop
 801350c:	0801de80 	.word	0x0801de80
 8013510:	200085c4 	.word	0x200085c4
 8013514:	200085bc 	.word	0x200085bc
 8013518:	200085c0 	.word	0x200085c0

0801351c <beeperConfirmationBeeps>:
}

//20ms200ms
//beepCount
void beeperConfirmationBeeps(uint8_t beepCount)
{
 801351c:	b580      	push	{r7, lr}
 801351e:	b084      	sub	sp, #16
 8013520:	af00      	add	r7, sp, #0
 8013522:	4603      	mov	r3, r0
 8013524:	71fb      	strb	r3, [r7, #7]
    int i;
    int cLimit;

    i = 0;
 8013526:	2300      	movs	r3, #0
 8013528:	60fb      	str	r3, [r7, #12]
    cLimit = beepCount * 2;
 801352a:	79fb      	ldrb	r3, [r7, #7]
 801352c:	005b      	lsls	r3, r3, #1
 801352e:	60bb      	str	r3, [r7, #8]
    if (cLimit > MAX_MULTI_BEEPS)
 8013530:	68bb      	ldr	r3, [r7, #8]
 8013532:	2b14      	cmp	r3, #20
 8013534:	dd01      	ble.n	801353a <beeperConfirmationBeeps+0x1e>
        cLimit = MAX_MULTI_BEEPS;  //stay within array size
 8013536:	2314      	movs	r3, #20
 8013538:	60bb      	str	r3, [r7, #8]
    do 
	{
        beep_multiBeeps[i++] = BEEPER_CONFIRMATION_BEEP_DURATION;       // 20ms beep
 801353a:	68fb      	ldr	r3, [r7, #12]
 801353c:	1c5a      	adds	r2, r3, #1
 801353e:	60fa      	str	r2, [r7, #12]
 8013540:	4a0c      	ldr	r2, [pc, #48]	; (8013574 <beeperConfirmationBeeps+0x58>)
 8013542:	2102      	movs	r1, #2
 8013544:	54d1      	strb	r1, [r2, r3]
        beep_multiBeeps[i++] = BEEPER_CONFIRMATION_BEEP_GAP_DURATION;   // 200ms pause
 8013546:	68fb      	ldr	r3, [r7, #12]
 8013548:	1c5a      	adds	r2, r3, #1
 801354a:	60fa      	str	r2, [r7, #12]
 801354c:	4a09      	ldr	r2, [pc, #36]	; (8013574 <beeperConfirmationBeeps+0x58>)
 801354e:	2114      	movs	r1, #20
 8013550:	54d1      	strb	r1, [r2, r3]
    } while (i < cLimit);
 8013552:	68fa      	ldr	r2, [r7, #12]
 8013554:	68bb      	ldr	r3, [r7, #8]
 8013556:	429a      	cmp	r2, r3
 8013558:	dbef      	blt.n	801353a <beeperConfirmationBeeps+0x1e>
    beep_multiBeeps[i] = BEEPER_COMMAND_STOP;     //sequence end
 801355a:	4a06      	ldr	r2, [pc, #24]	; (8013574 <beeperConfirmationBeeps+0x58>)
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	4413      	add	r3, r2
 8013560:	22ff      	movs	r2, #255	; 0xff
 8013562:	701a      	strb	r2, [r3, #0]
    beeper(BEEPER_MULTI_BEEPS);    //initiate sequence
 8013564:	200f      	movs	r0, #15
 8013566:	f7ff ff8b 	bl	8013480 <beeper>
}
 801356a:	bf00      	nop
 801356c:	3710      	adds	r7, #16
 801356e:	46bd      	mov	sp, r7
 8013570:	bd80      	pop	{r7, pc}
 8013572:	bf00      	nop
 8013574:	200085a4 	.word	0x200085a4

08013578 <setLedStripAllwaysIsON>:

//LED
void setLedStripAllwaysIsON(bool sate)
{
 8013578:	b580      	push	{r7, lr}
 801357a:	b082      	sub	sp, #8
 801357c:	af00      	add	r7, sp, #0
 801357e:	4603      	mov	r3, r0
 8013580:	71fb      	strb	r3, [r7, #7]
	ledStripAllwaysON = sate;
 8013582:	4a08      	ldr	r2, [pc, #32]	; (80135a4 <setLedStripAllwaysIsON+0x2c>)
 8013584:	79fb      	ldrb	r3, [r7, #7]
 8013586:	7013      	strb	r3, [r2, #0]
	if (ledStripAllwaysON)
 8013588:	4b06      	ldr	r3, [pc, #24]	; (80135a4 <setLedStripAllwaysIsON+0x2c>)
 801358a:	781b      	ldrb	r3, [r3, #0]
 801358c:	2b00      	cmp	r3, #0
 801358e:	d002      	beq.n	8013596 <setLedStripAllwaysIsON+0x1e>
		ledStripON();
 8013590:	f001 fe58 	bl	8015244 <ledStripON>
	else
		ledStripOFF();
}
 8013594:	e001      	b.n	801359a <setLedStripAllwaysIsON+0x22>
		ledStripOFF();
 8013596:	f001 fe63 	bl	8015260 <ledStripOFF>
}
 801359a:	bf00      	nop
 801359c:	3708      	adds	r7, #8
 801359e:	46bd      	mov	sp, r7
 80135a0:	bd80      	pop	{r7, pc}
 80135a2:	bf00      	nop
 80135a4:	20000168 	.word	0x20000168

080135a8 <bmp280Init>:
s32 bmp280RawTemperature = 0;
float baroTemperature,baroPressure;
u8 bmpdata[BMP280_DATA_FRAME_SIZE];

bool bmp280Init(void)
{	
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b086      	sub	sp, #24
 80135ac:	af04      	add	r7, sp, #16
	if (isInit) return true;
 80135ae:	4b33      	ldr	r3, [pc, #204]	; (801367c <bmp280Init+0xd4>)
 80135b0:	781b      	ldrb	r3, [r3, #0]
 80135b2:	2b00      	cmp	r3, #0
 80135b4:	d001      	beq.n	80135ba <bmp280Init+0x12>
 80135b6:	2301      	movs	r3, #1
 80135b8:	e05b      	b.n	8013672 <bmp280Init+0xca>
	u8 id = 0x00;
 80135ba:	2300      	movs	r3, #0
 80135bc:	70fb      	strb	r3, [r7, #3]
	u8 data = 0x00;
 80135be:	2300      	movs	r3, #0
 80135c0:	70bb      	strb	r3, [r7, #2]
	for (int i=0; i<10; i++)
 80135c2:	2300      	movs	r3, #0
 80135c4:	607b      	str	r3, [r7, #4]
 80135c6:	e015      	b.n	80135f4 <bmp280Init+0x4c>
	{
		HAL_I2C_Mem_Read(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_CHIP_ID,I2C_MEMADD_SIZE_8BIT,&id,1,1000);//ID
 80135c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80135cc:	9302      	str	r3, [sp, #8]
 80135ce:	2301      	movs	r3, #1
 80135d0:	9301      	str	r3, [sp, #4]
 80135d2:	1cfb      	adds	r3, r7, #3
 80135d4:	9300      	str	r3, [sp, #0]
 80135d6:	2301      	movs	r3, #1
 80135d8:	22d0      	movs	r2, #208	; 0xd0
 80135da:	21ec      	movs	r1, #236	; 0xec
 80135dc:	4828      	ldr	r0, [pc, #160]	; (8013680 <bmp280Init+0xd8>)
 80135de:	f7f1 fac1 	bl	8004b64 <HAL_I2C_Mem_Read>
		if (id == BMP280_DEFAULT_CHIP_ID)
 80135e2:	78fb      	ldrb	r3, [r7, #3]
 80135e4:	2b58      	cmp	r3, #88	; 0x58
 80135e6:	d009      	beq.n	80135fc <bmp280Init+0x54>
		{
			break;
		}
		HAL_Delay(10);
 80135e8:	200a      	movs	r0, #10
 80135ea:	f7ef f9b3 	bl	8002954 <HAL_Delay>
	for (int i=0; i<10; i++)
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	3301      	adds	r3, #1
 80135f2:	607b      	str	r3, [r7, #4]
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	2b09      	cmp	r3, #9
 80135f8:	dde6      	ble.n	80135c8 <bmp280Init+0x20>
 80135fa:	e000      	b.n	80135fe <bmp280Init+0x56>
			break;
 80135fc:	bf00      	nop
	}
	
	if (id == BMP280_DEFAULT_CHIP_ID)//
 80135fe:	78fb      	ldrb	r3, [r7, #3]
 8013600:	2b58      	cmp	r3, #88	; 0x58
 8013602:	d131      	bne.n	8013668 <bmp280Init+0xc0>
	{
		HAL_I2C_Mem_Read(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_TEMPERATURE_CALIB_DIG_T1_LSB_REG,I2C_MEMADD_SIZE_8BIT,(u8*)&bmp280Cal,24,1000);//
 8013604:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013608:	9302      	str	r3, [sp, #8]
 801360a:	2318      	movs	r3, #24
 801360c:	9301      	str	r3, [sp, #4]
 801360e:	4b1d      	ldr	r3, [pc, #116]	; (8013684 <bmp280Init+0xdc>)
 8013610:	9300      	str	r3, [sp, #0]
 8013612:	2301      	movs	r3, #1
 8013614:	2288      	movs	r2, #136	; 0x88
 8013616:	21ec      	movs	r1, #236	; 0xec
 8013618:	4819      	ldr	r0, [pc, #100]	; (8013680 <bmp280Init+0xd8>)
 801361a:	f7f1 faa3 	bl	8004b64 <HAL_I2C_Mem_Read>
		data = BMP280_MODE;
 801361e:	2377      	movs	r3, #119	; 0x77
 8013620:	70bb      	strb	r3, [r7, #2]
		HAL_I2C_Mem_Write(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_CTRL_MEAS_REG,I2C_MEMADD_SIZE_8BIT,&data,1,1000);//
 8013622:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013626:	9302      	str	r3, [sp, #8]
 8013628:	2301      	movs	r3, #1
 801362a:	9301      	str	r3, [sp, #4]
 801362c:	1cbb      	adds	r3, r7, #2
 801362e:	9300      	str	r3, [sp, #0]
 8013630:	2301      	movs	r3, #1
 8013632:	22f4      	movs	r2, #244	; 0xf4
 8013634:	21ec      	movs	r1, #236	; 0xec
 8013636:	4812      	ldr	r0, [pc, #72]	; (8013680 <bmp280Init+0xd8>)
 8013638:	f7f1 f99a 	bl	8004970 <HAL_I2C_Mem_Write>
		data = BMP280_FILTER;
 801363c:	2310      	movs	r3, #16
 801363e:	70bb      	strb	r3, [r7, #2]
		HAL_I2C_Mem_Write(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_CONFIG_REG,I2C_MEMADD_SIZE_8BIT,&data,1,1000);//IIR
 8013640:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013644:	9302      	str	r3, [sp, #8]
 8013646:	2301      	movs	r3, #1
 8013648:	9301      	str	r3, [sp, #4]
 801364a:	1cbb      	adds	r3, r7, #2
 801364c:	9300      	str	r3, [sp, #0]
 801364e:	2301      	movs	r3, #1
 8013650:	22f5      	movs	r2, #245	; 0xf5
 8013652:	21ec      	movs	r1, #236	; 0xec
 8013654:	480a      	ldr	r0, [pc, #40]	; (8013680 <bmp280Init+0xd8>)
 8013656:	f7f1 f98b 	bl	8004970 <HAL_I2C_Mem_Write>
		isInit = true;
 801365a:	4b08      	ldr	r3, [pc, #32]	; (801367c <bmp280Init+0xd4>)
 801365c:	2201      	movs	r2, #1
 801365e:	701a      	strb	r2, [r3, #0]
		printf("BMP280 I2C connection [OK].\n");
 8013660:	4809      	ldr	r0, [pc, #36]	; (8013688 <bmp280Init+0xe0>)
 8013662:	f007 f80b 	bl	801a67c <puts>
 8013666:	e002      	b.n	801366e <bmp280Init+0xc6>
//		for(i=0;i<24;i++)
//			printf("Registor %2d: 0x%X\n",i,p[i]);
	}
    else
	{
		printf("BMP280 I2C connection [FAIL].\n");
 8013668:	4808      	ldr	r0, [pc, #32]	; (801368c <bmp280Init+0xe4>)
 801366a:	f007 f807 	bl	801a67c <puts>
	}

    return isInit;
 801366e:	4b03      	ldr	r3, [pc, #12]	; (801367c <bmp280Init+0xd4>)
 8013670:	781b      	ldrb	r3, [r3, #0]
}
 8013672:	4618      	mov	r0, r3
 8013674:	3708      	adds	r7, #8
 8013676:	46bd      	mov	sp, r7
 8013678:	bd80      	pop	{r7, pc}
 801367a:	bf00      	nop
 801367c:	200085c8 	.word	0x200085c8
 8013680:	200088f4 	.word	0x200088f4
 8013684:	2000b21c 	.word	0x2000b21c
 8013688:	0801dd00 	.word	0x0801dd00
 801368c:	0801dd1c 	.word	0x0801dd1c

08013690 <bmp280GetPressure>:

void bmp280GetPressure(void)
{
 8013690:	b580      	push	{r7, lr}
 8013692:	b082      	sub	sp, #8
 8013694:	af02      	add	r7, sp, #8
    if(!IICReadRegister(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_PRESSURE_MSB_REG,I2C_MEMADD_SIZE_8BIT,&bmpdata[0],BMP280_DATA_FRAME_SIZE))
 8013696:	2306      	movs	r3, #6
 8013698:	9301      	str	r3, [sp, #4]
 801369a:	4b17      	ldr	r3, [pc, #92]	; (80136f8 <bmp280GetPressure+0x68>)
 801369c:	9300      	str	r3, [sp, #0]
 801369e:	2301      	movs	r3, #1
 80136a0:	22f7      	movs	r2, #247	; 0xf7
 80136a2:	21ec      	movs	r1, #236	; 0xec
 80136a4:	4815      	ldr	r0, [pc, #84]	; (80136fc <bmp280GetPressure+0x6c>)
 80136a6:	f000 fb5d 	bl	8013d64 <IICReadRegister>
 80136aa:	4603      	mov	r3, r0
 80136ac:	f083 0301 	eor.w	r3, r3, #1
 80136b0:	b2db      	uxtb	r3, r3
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d01d      	beq.n	80136f2 <bmp280GetPressure+0x62>
    {
    	bmp280RawPressure = (s32)((((uint32_t)(bmpdata[0])) << 12) | (((uint32_t)(bmpdata[1])) << 4) | ((uint32_t)bmpdata[2] >> 4));
 80136b6:	4b10      	ldr	r3, [pc, #64]	; (80136f8 <bmp280GetPressure+0x68>)
 80136b8:	781b      	ldrb	r3, [r3, #0]
 80136ba:	031a      	lsls	r2, r3, #12
 80136bc:	4b0e      	ldr	r3, [pc, #56]	; (80136f8 <bmp280GetPressure+0x68>)
 80136be:	785b      	ldrb	r3, [r3, #1]
 80136c0:	011b      	lsls	r3, r3, #4
 80136c2:	4313      	orrs	r3, r2
 80136c4:	4a0c      	ldr	r2, [pc, #48]	; (80136f8 <bmp280GetPressure+0x68>)
 80136c6:	7892      	ldrb	r2, [r2, #2]
 80136c8:	0912      	lsrs	r2, r2, #4
 80136ca:	b2d2      	uxtb	r2, r2
 80136cc:	4313      	orrs	r3, r2
 80136ce:	461a      	mov	r2, r3
 80136d0:	4b0b      	ldr	r3, [pc, #44]	; (8013700 <bmp280GetPressure+0x70>)
 80136d2:	601a      	str	r2, [r3, #0]
    	bmp280RawTemperature = (s32)((((uint32_t)(bmpdata[3])) << 12) | (((uint32_t)(bmpdata[4])) << 4) | ((uint32_t)bmpdata[5] >> 4));
 80136d4:	4b08      	ldr	r3, [pc, #32]	; (80136f8 <bmp280GetPressure+0x68>)
 80136d6:	78db      	ldrb	r3, [r3, #3]
 80136d8:	031a      	lsls	r2, r3, #12
 80136da:	4b07      	ldr	r3, [pc, #28]	; (80136f8 <bmp280GetPressure+0x68>)
 80136dc:	791b      	ldrb	r3, [r3, #4]
 80136de:	011b      	lsls	r3, r3, #4
 80136e0:	4313      	orrs	r3, r2
 80136e2:	4a05      	ldr	r2, [pc, #20]	; (80136f8 <bmp280GetPressure+0x68>)
 80136e4:	7952      	ldrb	r2, [r2, #5]
 80136e6:	0912      	lsrs	r2, r2, #4
 80136e8:	b2d2      	uxtb	r2, r2
 80136ea:	4313      	orrs	r3, r2
 80136ec:	461a      	mov	r2, r3
 80136ee:	4b05      	ldr	r3, [pc, #20]	; (8013704 <bmp280GetPressure+0x74>)
 80136f0:	601a      	str	r2, [r3, #0]
    }
}
 80136f2:	bf00      	nop
 80136f4:	46bd      	mov	sp, r7
 80136f6:	bd80      	pop	{r7, pc}
 80136f8:	2000b210 	.word	0x2000b210
 80136fc:	200088f4 	.word	0x200088f4
 8013700:	200085cc 	.word	0x200085cc
 8013704:	200085d0 	.word	0x200085d0

08013708 <bmp280CompensateT>:

// Returns temperature in DegC, resolution is 0.01 DegC. Output value of "5123" equals 51.23 DegC
// t_fine carries fine temperature as global value
u32 bmp280CompensateT(s32 adcT)
{
 8013708:	b480      	push	{r7}
 801370a:	b087      	sub	sp, #28
 801370c:	af00      	add	r7, sp, #0
 801370e:	6078      	str	r0, [r7, #4]
    s32 var1, var2, T;

    var1 = ((((adcT >> 3) - ((s32)bmp280Cal.dig_T1 << 1))) * ((s32)bmp280Cal.dig_T2)) >> 11;
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	10da      	asrs	r2, r3, #3
 8013714:	4b19      	ldr	r3, [pc, #100]	; (801377c <bmp280CompensateT+0x74>)
 8013716:	881b      	ldrh	r3, [r3, #0]
 8013718:	005b      	lsls	r3, r3, #1
 801371a:	1ad3      	subs	r3, r2, r3
 801371c:	4a17      	ldr	r2, [pc, #92]	; (801377c <bmp280CompensateT+0x74>)
 801371e:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8013722:	fb02 f303 	mul.w	r3, r2, r3
 8013726:	12db      	asrs	r3, r3, #11
 8013728:	617b      	str	r3, [r7, #20]
    var2  = (((((adcT >> 4) - ((s32)bmp280Cal.dig_T1)) * ((adcT >> 4) - ((s32)bmp280Cal.dig_T1))) >> 12) * ((s32)bmp280Cal.dig_T3)) >> 14;
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	111b      	asrs	r3, r3, #4
 801372e:	4a13      	ldr	r2, [pc, #76]	; (801377c <bmp280CompensateT+0x74>)
 8013730:	8812      	ldrh	r2, [r2, #0]
 8013732:	1a9b      	subs	r3, r3, r2
 8013734:	687a      	ldr	r2, [r7, #4]
 8013736:	1112      	asrs	r2, r2, #4
 8013738:	4910      	ldr	r1, [pc, #64]	; (801377c <bmp280CompensateT+0x74>)
 801373a:	8809      	ldrh	r1, [r1, #0]
 801373c:	1a52      	subs	r2, r2, r1
 801373e:	fb02 f303 	mul.w	r3, r2, r3
 8013742:	131b      	asrs	r3, r3, #12
 8013744:	4a0d      	ldr	r2, [pc, #52]	; (801377c <bmp280CompensateT+0x74>)
 8013746:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 801374a:	fb02 f303 	mul.w	r3, r2, r3
 801374e:	139b      	asrs	r3, r3, #14
 8013750:	613b      	str	r3, [r7, #16]
    bmp280Cal.t_fine = var1 + var2;
 8013752:	697a      	ldr	r2, [r7, #20]
 8013754:	693b      	ldr	r3, [r7, #16]
 8013756:	4413      	add	r3, r2
 8013758:	4a08      	ldr	r2, [pc, #32]	; (801377c <bmp280CompensateT+0x74>)
 801375a:	6193      	str	r3, [r2, #24]
    T = (bmp280Cal.t_fine * 5 + 128) >> 8;
 801375c:	4b07      	ldr	r3, [pc, #28]	; (801377c <bmp280CompensateT+0x74>)
 801375e:	699a      	ldr	r2, [r3, #24]
 8013760:	4613      	mov	r3, r2
 8013762:	009b      	lsls	r3, r3, #2
 8013764:	4413      	add	r3, r2
 8013766:	3380      	adds	r3, #128	; 0x80
 8013768:	121b      	asrs	r3, r3, #8
 801376a:	60fb      	str	r3, [r7, #12]

    return T;
 801376c:	68fb      	ldr	r3, [r7, #12]
}
 801376e:	4618      	mov	r0, r3
 8013770:	371c      	adds	r7, #28
 8013772:	46bd      	mov	sp, r7
 8013774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013778:	4770      	bx	lr
 801377a:	bf00      	nop
 801377c:	2000b21c 	.word	0x2000b21c

08013780 <bmp280CompensateP>:

// Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
// Output value of "24674867" represents 24674867/256 = 96386.2 Pa = 963.862 hPa
u32 bmp280CompensateP(s32 adcP)
{
 8013780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013784:	b09a      	sub	sp, #104	; 0x68
 8013786:	af00      	add	r7, sp, #0
 8013788:	64f8      	str	r0, [r7, #76]	; 0x4c
    int64_t var1, var2, p;
    var1 = ((int64_t)bmp280Cal.t_fine) - 128000;
 801378a:	4b6b      	ldr	r3, [pc, #428]	; (8013938 <bmp280CompensateP+0x1b8>)
 801378c:	699b      	ldr	r3, [r3, #24]
 801378e:	461a      	mov	r2, r3
 8013790:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8013794:	f5b2 34fa 	subs.w	r4, r2, #128000	; 0x1f400
 8013798:	f143 35ff 	adc.w	r5, r3, #4294967295
 801379c:	e9c7 4518 	strd	r4, r5, [r7, #96]	; 0x60
    var2 = var1 * var1 * (int64_t)bmp280Cal.dig_P6;
 80137a0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80137a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80137a4:	fb03 f102 	mul.w	r1, r3, r2
 80137a8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80137aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80137ac:	fb03 f302 	mul.w	r3, r3, r2
 80137b0:	18ca      	adds	r2, r1, r3
 80137b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80137b4:	fba3 4503 	umull	r4, r5, r3, r3
 80137b8:	1953      	adds	r3, r2, r5
 80137ba:	461d      	mov	r5, r3
 80137bc:	4b5e      	ldr	r3, [pc, #376]	; (8013938 <bmp280CompensateP+0x1b8>)
 80137be:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80137c2:	b21a      	sxth	r2, r3
 80137c4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80137c8:	fb02 f005 	mul.w	r0, r2, r5
 80137cc:	fb04 f103 	mul.w	r1, r4, r3
 80137d0:	4401      	add	r1, r0
 80137d2:	fba4 2302 	umull	r2, r3, r4, r2
 80137d6:	4419      	add	r1, r3
 80137d8:	460b      	mov	r3, r1
 80137da:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 80137de:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    var2 = var2 + ((var1*(int64_t)bmp280Cal.dig_P5) << 17);
 80137e2:	4b55      	ldr	r3, [pc, #340]	; (8013938 <bmp280CompensateP+0x1b8>)
 80137e4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80137e8:	b21a      	sxth	r2, r3
 80137ea:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80137ee:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80137f0:	fb03 f001 	mul.w	r0, r3, r1
 80137f4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80137f6:	fb02 f101 	mul.w	r1, r2, r1
 80137fa:	4408      	add	r0, r1
 80137fc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80137fe:	fba1 2302 	umull	r2, r3, r1, r2
 8013802:	18c1      	adds	r1, r0, r3
 8013804:	460b      	mov	r3, r1
 8013806:	f04f 0000 	mov.w	r0, #0
 801380a:	f04f 0100 	mov.w	r1, #0
 801380e:	0459      	lsls	r1, r3, #17
 8013810:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8013814:	0450      	lsls	r0, r2, #17
 8013816:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 801381a:	eb12 0800 	adds.w	r8, r2, r0
 801381e:	eb43 0901 	adc.w	r9, r3, r1
 8013822:	e9c7 8916 	strd	r8, r9, [r7, #88]	; 0x58
    var2 = var2 + (((int64_t)bmp280Cal.dig_P4) << 35);
 8013826:	4b44      	ldr	r3, [pc, #272]	; (8013938 <bmp280CompensateP+0x1b8>)
 8013828:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 801382c:	b21a      	sxth	r2, r3
 801382e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8013832:	f04f 0000 	mov.w	r0, #0
 8013836:	f04f 0100 	mov.w	r1, #0
 801383a:	00d1      	lsls	r1, r2, #3
 801383c:	2000      	movs	r0, #0
 801383e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8013842:	1814      	adds	r4, r2, r0
 8013844:	61bc      	str	r4, [r7, #24]
 8013846:	414b      	adcs	r3, r1
 8013848:	61fb      	str	r3, [r7, #28]
 801384a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 801384e:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
    var1 = ((var1 * var1 * (int64_t)bmp280Cal.dig_P3) >> 8) + ((var1 * (int64_t)bmp280Cal.dig_P2) << 12);
 8013852:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8013854:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013856:	fb03 f102 	mul.w	r1, r3, r2
 801385a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801385c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801385e:	fb03 f302 	mul.w	r3, r3, r2
 8013862:	18ca      	adds	r2, r1, r3
 8013864:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013866:	fba3 4503 	umull	r4, r5, r3, r3
 801386a:	1953      	adds	r3, r2, r5
 801386c:	461d      	mov	r5, r3
 801386e:	4b32      	ldr	r3, [pc, #200]	; (8013938 <bmp280CompensateP+0x1b8>)
 8013870:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8013874:	b21a      	sxth	r2, r3
 8013876:	ea4f 73e2 	mov.w	r3, r2, asr #31
 801387a:	fb02 f005 	mul.w	r0, r2, r5
 801387e:	fb04 f103 	mul.w	r1, r4, r3
 8013882:	4401      	add	r1, r0
 8013884:	fba4 2302 	umull	r2, r3, r4, r2
 8013888:	4419      	add	r1, r3
 801388a:	460b      	mov	r3, r1
 801388c:	f04f 0800 	mov.w	r8, #0
 8013890:	f04f 0900 	mov.w	r9, #0
 8013894:	ea4f 2812 	mov.w	r8, r2, lsr #8
 8013898:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 801389c:	ea4f 2923 	mov.w	r9, r3, asr #8
 80138a0:	4b25      	ldr	r3, [pc, #148]	; (8013938 <bmp280CompensateP+0x1b8>)
 80138a2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80138a6:	b21a      	sxth	r2, r3
 80138a8:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80138ac:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80138ae:	fb03 f001 	mul.w	r0, r3, r1
 80138b2:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80138b4:	fb02 f101 	mul.w	r1, r2, r1
 80138b8:	1844      	adds	r4, r0, r1
 80138ba:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80138bc:	fba1 0102 	umull	r0, r1, r1, r2
 80138c0:	1863      	adds	r3, r4, r1
 80138c2:	4619      	mov	r1, r3
 80138c4:	f04f 0200 	mov.w	r2, #0
 80138c8:	f04f 0300 	mov.w	r3, #0
 80138cc:	030b      	lsls	r3, r1, #12
 80138ce:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 80138d2:	0302      	lsls	r2, r0, #12
 80138d4:	eb18 0102 	adds.w	r1, r8, r2
 80138d8:	6139      	str	r1, [r7, #16]
 80138da:	eb49 0303 	adc.w	r3, r9, r3
 80138de:	617b      	str	r3, [r7, #20]
 80138e0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80138e4:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)bmp280Cal.dig_P1) >> 33;
 80138e8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80138ec:	1c11      	adds	r1, r2, #0
 80138ee:	6439      	str	r1, [r7, #64]	; 0x40
 80138f0:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 80138f4:	647b      	str	r3, [r7, #68]	; 0x44
 80138f6:	4b10      	ldr	r3, [pc, #64]	; (8013938 <bmp280CompensateP+0x1b8>)
 80138f8:	88db      	ldrh	r3, [r3, #6]
 80138fa:	b29a      	uxth	r2, r3
 80138fc:	f04f 0300 	mov.w	r3, #0
 8013900:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8013904:	4629      	mov	r1, r5
 8013906:	fb02 f001 	mul.w	r0, r2, r1
 801390a:	4621      	mov	r1, r4
 801390c:	fb01 f103 	mul.w	r1, r1, r3
 8013910:	4401      	add	r1, r0
 8013912:	4620      	mov	r0, r4
 8013914:	fba0 2302 	umull	r2, r3, r0, r2
 8013918:	4419      	add	r1, r3
 801391a:	460b      	mov	r3, r1
 801391c:	f04f 0000 	mov.w	r0, #0
 8013920:	f04f 0100 	mov.w	r1, #0
 8013924:	1058      	asrs	r0, r3, #1
 8013926:	17d9      	asrs	r1, r3, #31
 8013928:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
    if (var1 == 0)
 801392c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8013930:	4313      	orrs	r3, r2
 8013932:	d103      	bne.n	801393c <bmp280CompensateP+0x1bc>
        return 0;
 8013934:	2300      	movs	r3, #0
 8013936:	e0e3      	b.n	8013b00 <bmp280CompensateP+0x380>
 8013938:	2000b21c 	.word	0x2000b21c
    p = 1048576 - adcP;
 801393c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801393e:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8013942:	461a      	mov	r2, r3
 8013944:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8013948:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    p = (((p << 31) - var2) * 3125) / var1;
 801394c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801394e:	105b      	asrs	r3, r3, #1
 8013950:	63fb      	str	r3, [r7, #60]	; 0x3c
 8013952:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013954:	07db      	lsls	r3, r3, #31
 8013956:	63bb      	str	r3, [r7, #56]	; 0x38
 8013958:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 801395c:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8013960:	4621      	mov	r1, r4
 8013962:	ebb1 0a02 	subs.w	sl, r1, r2
 8013966:	4629      	mov	r1, r5
 8013968:	eb61 0b03 	sbc.w	fp, r1, r3
 801396c:	4652      	mov	r2, sl
 801396e:	465b      	mov	r3, fp
 8013970:	1891      	adds	r1, r2, r2
 8013972:	60b9      	str	r1, [r7, #8]
 8013974:	415b      	adcs	r3, r3
 8013976:	60fb      	str	r3, [r7, #12]
 8013978:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801397c:	eb12 020a 	adds.w	r2, r2, sl
 8013980:	eb43 030b 	adc.w	r3, r3, fp
 8013984:	f04f 0000 	mov.w	r0, #0
 8013988:	f04f 0100 	mov.w	r1, #0
 801398c:	0199      	lsls	r1, r3, #6
 801398e:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8013992:	0190      	lsls	r0, r2, #6
 8013994:	1812      	adds	r2, r2, r0
 8013996:	eb41 0303 	adc.w	r3, r1, r3
 801399a:	f04f 0000 	mov.w	r0, #0
 801399e:	f04f 0100 	mov.w	r1, #0
 80139a2:	0099      	lsls	r1, r3, #2
 80139a4:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80139a8:	0090      	lsls	r0, r2, #2
 80139aa:	4602      	mov	r2, r0
 80139ac:	460b      	mov	r3, r1
 80139ae:	eb12 020a 	adds.w	r2, r2, sl
 80139b2:	eb43 030b 	adc.w	r3, r3, fp
 80139b6:	f04f 0000 	mov.w	r0, #0
 80139ba:	f04f 0100 	mov.w	r1, #0
 80139be:	0099      	lsls	r1, r3, #2
 80139c0:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80139c4:	0090      	lsls	r0, r2, #2
 80139c6:	4602      	mov	r2, r0
 80139c8:	460b      	mov	r3, r1
 80139ca:	eb12 010a 	adds.w	r1, r2, sl
 80139ce:	6339      	str	r1, [r7, #48]	; 0x30
 80139d0:	eb43 030b 	adc.w	r3, r3, fp
 80139d4:	637b      	str	r3, [r7, #52]	; 0x34
 80139d6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80139da:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80139de:	f7ed f8e3 	bl	8000ba8 <__aeabi_ldivmod>
 80139e2:	4602      	mov	r2, r0
 80139e4:	460b      	mov	r3, r1
 80139e6:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    var1 = (((int64_t)bmp280Cal.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 80139ea:	4b48      	ldr	r3, [pc, #288]	; (8013b0c <bmp280CompensateP+0x38c>)
 80139ec:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80139f0:	b218      	sxth	r0, r3
 80139f2:	ea4f 71e0 	mov.w	r1, r0, asr #31
 80139f6:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 80139fa:	f04f 0200 	mov.w	r2, #0
 80139fe:	f04f 0300 	mov.w	r3, #0
 8013a02:	0b62      	lsrs	r2, r4, #13
 8013a04:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8013a08:	136b      	asrs	r3, r5, #13
 8013a0a:	fb02 f501 	mul.w	r5, r2, r1
 8013a0e:	fb00 f403 	mul.w	r4, r0, r3
 8013a12:	442c      	add	r4, r5
 8013a14:	fba0 0102 	umull	r0, r1, r0, r2
 8013a18:	1863      	adds	r3, r4, r1
 8013a1a:	4619      	mov	r1, r3
 8013a1c:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8013a20:	f04f 0200 	mov.w	r2, #0
 8013a24:	f04f 0300 	mov.w	r3, #0
 8013a28:	0b62      	lsrs	r2, r4, #13
 8013a2a:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8013a2e:	136b      	asrs	r3, r5, #13
 8013a30:	fb02 f501 	mul.w	r5, r2, r1
 8013a34:	fb00 f403 	mul.w	r4, r0, r3
 8013a38:	442c      	add	r4, r5
 8013a3a:	fba0 0102 	umull	r0, r1, r0, r2
 8013a3e:	1863      	adds	r3, r4, r1
 8013a40:	4619      	mov	r1, r3
 8013a42:	f04f 0200 	mov.w	r2, #0
 8013a46:	f04f 0300 	mov.w	r3, #0
 8013a4a:	0e42      	lsrs	r2, r0, #25
 8013a4c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8013a50:	164b      	asrs	r3, r1, #25
 8013a52:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    var2 = (((int64_t)bmp280Cal.dig_P8) * p) >> 19;
 8013a56:	4b2d      	ldr	r3, [pc, #180]	; (8013b0c <bmp280CompensateP+0x38c>)
 8013a58:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8013a5c:	b21a      	sxth	r2, r3
 8013a5e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8013a62:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013a64:	fb03 f001 	mul.w	r0, r3, r1
 8013a68:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8013a6a:	fb02 f101 	mul.w	r1, r2, r1
 8013a6e:	1844      	adds	r4, r0, r1
 8013a70:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013a72:	fba1 0102 	umull	r0, r1, r1, r2
 8013a76:	1863      	adds	r3, r4, r1
 8013a78:	4619      	mov	r1, r3
 8013a7a:	f04f 0200 	mov.w	r2, #0
 8013a7e:	f04f 0300 	mov.w	r3, #0
 8013a82:	0cc2      	lsrs	r2, r0, #19
 8013a84:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8013a88:	14cb      	asrs	r3, r1, #19
 8013a8a:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    p = ((p + var1 + var2) >> 8) + (((int64_t)bmp280Cal.dig_P7) << 4);
 8013a8e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8013a92:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8013a96:	1884      	adds	r4, r0, r2
 8013a98:	62bc      	str	r4, [r7, #40]	; 0x28
 8013a9a:	eb41 0303 	adc.w	r3, r1, r3
 8013a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013aa0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8013aa4:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8013aa8:	4621      	mov	r1, r4
 8013aaa:	1889      	adds	r1, r1, r2
 8013aac:	6239      	str	r1, [r7, #32]
 8013aae:	4629      	mov	r1, r5
 8013ab0:	eb43 0101 	adc.w	r1, r3, r1
 8013ab4:	6279      	str	r1, [r7, #36]	; 0x24
 8013ab6:	f04f 0000 	mov.w	r0, #0
 8013aba:	f04f 0100 	mov.w	r1, #0
 8013abe:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8013ac2:	4623      	mov	r3, r4
 8013ac4:	0a18      	lsrs	r0, r3, #8
 8013ac6:	462b      	mov	r3, r5
 8013ac8:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8013acc:	462b      	mov	r3, r5
 8013ace:	1219      	asrs	r1, r3, #8
 8013ad0:	4b0e      	ldr	r3, [pc, #56]	; (8013b0c <bmp280CompensateP+0x38c>)
 8013ad2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8013ad6:	b21c      	sxth	r4, r3
 8013ad8:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8013adc:	f04f 0200 	mov.w	r2, #0
 8013ae0:	f04f 0300 	mov.w	r3, #0
 8013ae4:	012b      	lsls	r3, r5, #4
 8013ae6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8013aea:	0122      	lsls	r2, r4, #4
 8013aec:	1884      	adds	r4, r0, r2
 8013aee:	603c      	str	r4, [r7, #0]
 8013af0:	eb41 0303 	adc.w	r3, r1, r3
 8013af4:	607b      	str	r3, [r7, #4]
 8013af6:	e9d7 3400 	ldrd	r3, r4, [r7]
 8013afa:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
    return (uint32_t)p;
 8013afe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 8013b00:	4618      	mov	r0, r3
 8013b02:	3768      	adds	r7, #104	; 0x68
 8013b04:	46bd      	mov	sp, r7
 8013b06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8013b0a:	bf00      	nop
 8013b0c:	2000b21c 	.word	0x2000b21c

08013b10 <bmp280GetDat>:
	*pressure = (float)bmp280CompensateP(bmp280RawPressure)/256.0f;		/*Pa*/
	//*asl=bmp280PressureToAltitude(pressure);	/**/
}

void bmp280GetDat()
{
 8013b10:	b580      	push	{r7, lr}
 8013b12:	af00      	add	r7, sp, #0
	bmp280GetPressure();
 8013b14:	f7ff fdbc 	bl	8013690 <bmp280GetPressure>
	baroTemperature = (float)bmp280CompensateT(bmp280RawTemperature)/100.0f;	/**/
 8013b18:	4b10      	ldr	r3, [pc, #64]	; (8013b5c <bmp280GetDat+0x4c>)
 8013b1a:	681b      	ldr	r3, [r3, #0]
 8013b1c:	4618      	mov	r0, r3
 8013b1e:	f7ff fdf3 	bl	8013708 <bmp280CompensateT>
 8013b22:	ee07 0a90 	vmov	s15, r0
 8013b26:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8013b2a:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8013b60 <bmp280GetDat+0x50>
 8013b2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8013b32:	4b0c      	ldr	r3, [pc, #48]	; (8013b64 <bmp280GetDat+0x54>)
 8013b34:	edc3 7a00 	vstr	s15, [r3]
	baroPressure = (float)bmp280CompensateP(bmp280RawPressure)/256.0f;		/*Pa*/
 8013b38:	4b0b      	ldr	r3, [pc, #44]	; (8013b68 <bmp280GetDat+0x58>)
 8013b3a:	681b      	ldr	r3, [r3, #0]
 8013b3c:	4618      	mov	r0, r3
 8013b3e:	f7ff fe1f 	bl	8013780 <bmp280CompensateP>
 8013b42:	ee07 0a90 	vmov	s15, r0
 8013b46:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8013b4a:	eddf 6a08 	vldr	s13, [pc, #32]	; 8013b6c <bmp280GetDat+0x5c>
 8013b4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8013b52:	4b07      	ldr	r3, [pc, #28]	; (8013b70 <bmp280GetDat+0x60>)
 8013b54:	edc3 7a00 	vstr	s15, [r3]
	//*asl=bmp280PressureToAltitude(pressure);	/**/
}
 8013b58:	bf00      	nop
 8013b5a:	bd80      	pop	{r7, pc}
 8013b5c:	200085d0 	.word	0x200085d0
 8013b60:	42c80000 	.word	0x42c80000
 8013b64:	2000b20c 	.word	0x2000b20c
 8013b68:	200085cc 	.word	0x200085cc
 8013b6c:	43800000 	.word	0x43800000
 8013b70:	2000b218 	.word	0x2000b218

08013b74 <cppmInit>:
bool isAvailible;
uint16_t capureVal;
uint16_t capureValDiff;

void cppmInit(void)
{
 8013b74:	b580      	push	{r7, lr}
 8013b76:	af00      	add	r7, sp, #0
//	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 5;
//	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
//	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
//	NVIC_Init(&NVIC_InitStructure);
//
	captureQueue = xQueueCreate(64, sizeof(uint16_t));
 8013b78:	2200      	movs	r2, #0
 8013b7a:	2102      	movs	r1, #2
 8013b7c:	2040      	movs	r0, #64	; 0x40
 8013b7e:	f7f5 ff7b 	bl	8009a78 <xQueueGenericCreate>
 8013b82:	4603      	mov	r3, r0
 8013b84:	4a01      	ldr	r2, [pc, #4]	; (8013b8c <cppmInit+0x18>)
 8013b86:	6013      	str	r3, [r2, #0]
//
//	TIM_ITConfig(CPPM_TIMER, TIM_IT_Update | TIM_IT_CC2, ENABLE);
//	TIM_Cmd(CPPM_TIMER, ENABLE);
}
 8013b88:	bf00      	nop
 8013b8a:	bd80      	pop	{r7, pc}
 8013b8c:	2000b23c 	.word	0x2000b23c

08013b90 <cppmIsAvailible>:

bool cppmIsAvailible(void)
{
 8013b90:	b480      	push	{r7}
 8013b92:	af00      	add	r7, sp, #0
	return isAvailible;
 8013b94:	4b03      	ldr	r3, [pc, #12]	; (8013ba4 <cppmIsAvailible+0x14>)
 8013b96:	781b      	ldrb	r3, [r3, #0]
}
 8013b98:	4618      	mov	r0, r3
 8013b9a:	46bd      	mov	sp, r7
 8013b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ba0:	4770      	bx	lr
 8013ba2:	bf00      	nop
 8013ba4:	2000b23a 	.word	0x2000b23a

08013ba8 <cppmGetTimestamp>:

int cppmGetTimestamp(uint16_t *timestamp)
{
 8013ba8:	b580      	push	{r7, lr}
 8013baa:	b082      	sub	sp, #8
 8013bac:	af00      	add	r7, sp, #0
 8013bae:	6078      	str	r0, [r7, #4]
	ASSERT(timestamp);
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	d104      	bne.n	8013bc0 <cppmGetTimestamp+0x18>
 8013bb6:	2247      	movs	r2, #71	; 0x47
 8013bb8:	4907      	ldr	r1, [pc, #28]	; (8013bd8 <cppmGetTimestamp+0x30>)
 8013bba:	4808      	ldr	r0, [pc, #32]	; (8013bdc <cppmGetTimestamp+0x34>)
 8013bbc:	f7fc f9f0 	bl	800ffa0 <assertFail>

	return xQueueReceive(captureQueue, timestamp, 20);
 8013bc0:	4b07      	ldr	r3, [pc, #28]	; (8013be0 <cppmGetTimestamp+0x38>)
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	2214      	movs	r2, #20
 8013bc6:	6879      	ldr	r1, [r7, #4]
 8013bc8:	4618      	mov	r0, r3
 8013bca:	f7f6 fa0b 	bl	8009fe4 <xQueueReceive>
 8013bce:	4603      	mov	r3, r0
}
 8013bd0:	4618      	mov	r0, r3
 8013bd2:	3708      	adds	r7, #8
 8013bd4:	46bd      	mov	sp, r7
 8013bd6:	bd80      	pop	{r7, pc}
 8013bd8:	0801dd3c 	.word	0x0801dd3c
 8013bdc:	0801dd50 	.word	0x0801dd50
 8013be0:	2000b23c 	.word	0x2000b23c

08013be4 <DMA1_Stream0Callback>:
extern DMA_HandleTypeDef hdma_i2c1_rx;
extern DMA_HandleTypeDef hdma_i2c1_tx;
extern I2C_HandleTypeDef hi2c1;

void DMA1_Stream0Callback()
{
 8013be4:	b580      	push	{r7, lr}
 8013be6:	b082      	sub	sp, #8
 8013be8:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8013bea:	2300      	movs	r3, #0
 8013bec:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_i2c1_rx))
	{
		__HAL_DMA_CLEAR_FLAG(&hdma_i2c1_rx,DMA_FLAG_TCIF0_4);
 8013bee:	4b1b      	ldr	r3, [pc, #108]	; (8013c5c <DMA1_Stream0Callback+0x78>)
 8013bf0:	681b      	ldr	r3, [r3, #0]
 8013bf2:	461a      	mov	r2, r3
 8013bf4:	4b1a      	ldr	r3, [pc, #104]	; (8013c60 <DMA1_Stream0Callback+0x7c>)
 8013bf6:	429a      	cmp	r2, r3
 8013bf8:	d903      	bls.n	8013c02 <DMA1_Stream0Callback+0x1e>
 8013bfa:	4b1a      	ldr	r3, [pc, #104]	; (8013c64 <DMA1_Stream0Callback+0x80>)
 8013bfc:	2220      	movs	r2, #32
 8013bfe:	60da      	str	r2, [r3, #12]
 8013c00:	e016      	b.n	8013c30 <DMA1_Stream0Callback+0x4c>
 8013c02:	4b16      	ldr	r3, [pc, #88]	; (8013c5c <DMA1_Stream0Callback+0x78>)
 8013c04:	681b      	ldr	r3, [r3, #0]
 8013c06:	461a      	mov	r2, r3
 8013c08:	4b17      	ldr	r3, [pc, #92]	; (8013c68 <DMA1_Stream0Callback+0x84>)
 8013c0a:	429a      	cmp	r2, r3
 8013c0c:	d903      	bls.n	8013c16 <DMA1_Stream0Callback+0x32>
 8013c0e:	4a15      	ldr	r2, [pc, #84]	; (8013c64 <DMA1_Stream0Callback+0x80>)
 8013c10:	2320      	movs	r3, #32
 8013c12:	6093      	str	r3, [r2, #8]
 8013c14:	e00c      	b.n	8013c30 <DMA1_Stream0Callback+0x4c>
 8013c16:	4b11      	ldr	r3, [pc, #68]	; (8013c5c <DMA1_Stream0Callback+0x78>)
 8013c18:	681b      	ldr	r3, [r3, #0]
 8013c1a:	461a      	mov	r2, r3
 8013c1c:	4b13      	ldr	r3, [pc, #76]	; (8013c6c <DMA1_Stream0Callback+0x88>)
 8013c1e:	429a      	cmp	r2, r3
 8013c20:	d903      	bls.n	8013c2a <DMA1_Stream0Callback+0x46>
 8013c22:	4a13      	ldr	r2, [pc, #76]	; (8013c70 <DMA1_Stream0Callback+0x8c>)
 8013c24:	2320      	movs	r3, #32
 8013c26:	60d3      	str	r3, [r2, #12]
 8013c28:	e002      	b.n	8013c30 <DMA1_Stream0Callback+0x4c>
 8013c2a:	4a11      	ldr	r2, [pc, #68]	; (8013c70 <DMA1_Stream0Callback+0x8c>)
 8013c2c:	2320      	movs	r3, #32
 8013c2e:	6093      	str	r3, [r2, #8]
		xSemaphoreGiveFromISR(iicrxComplete, &xHigherPriorityTaskWoken);
 8013c30:	4b10      	ldr	r3, [pc, #64]	; (8013c74 <DMA1_Stream0Callback+0x90>)
 8013c32:	681b      	ldr	r3, [r3, #0]
 8013c34:	1d3a      	adds	r2, r7, #4
 8013c36:	4611      	mov	r1, r2
 8013c38:	4618      	mov	r0, r3
 8013c3a:	f7f6 f946 	bl	8009eca <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d007      	beq.n	8013c54 <DMA1_Stream0Callback+0x70>
 8013c44:	4b0c      	ldr	r3, [pc, #48]	; (8013c78 <DMA1_Stream0Callback+0x94>)
 8013c46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013c4a:	601a      	str	r2, [r3, #0]
 8013c4c:	f3bf 8f4f 	dsb	sy
 8013c50:	f3bf 8f6f 	isb	sy
	}
}
 8013c54:	bf00      	nop
 8013c56:	3708      	adds	r7, #8
 8013c58:	46bd      	mov	sp, r7
 8013c5a:	bd80      	pop	{r7, pc}
 8013c5c:	20008af0 	.word	0x20008af0
 8013c60:	40026458 	.word	0x40026458
 8013c64:	40026400 	.word	0x40026400
 8013c68:	400260b8 	.word	0x400260b8
 8013c6c:	40026058 	.word	0x40026058
 8013c70:	40026000 	.word	0x40026000
 8013c74:	200085d8 	.word	0x200085d8
 8013c78:	e000ed04 	.word	0xe000ed04

08013c7c <DMA1_Stream6Callback>:

void DMA1_Stream6Callback()
{
 8013c7c:	b580      	push	{r7, lr}
 8013c7e:	b082      	sub	sp, #8
 8013c80:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8013c82:	2300      	movs	r3, #0
 8013c84:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_i2c1_tx))
	{
		__HAL_DMA_CLEAR_FLAG(&hdma_i2c1_tx,DMA_FLAG_TCIF0_4);
 8013c86:	4b1b      	ldr	r3, [pc, #108]	; (8013cf4 <DMA1_Stream6Callback+0x78>)
 8013c88:	681b      	ldr	r3, [r3, #0]
 8013c8a:	461a      	mov	r2, r3
 8013c8c:	4b1a      	ldr	r3, [pc, #104]	; (8013cf8 <DMA1_Stream6Callback+0x7c>)
 8013c8e:	429a      	cmp	r2, r3
 8013c90:	d903      	bls.n	8013c9a <DMA1_Stream6Callback+0x1e>
 8013c92:	4b1a      	ldr	r3, [pc, #104]	; (8013cfc <DMA1_Stream6Callback+0x80>)
 8013c94:	2220      	movs	r2, #32
 8013c96:	60da      	str	r2, [r3, #12]
 8013c98:	e016      	b.n	8013cc8 <DMA1_Stream6Callback+0x4c>
 8013c9a:	4b16      	ldr	r3, [pc, #88]	; (8013cf4 <DMA1_Stream6Callback+0x78>)
 8013c9c:	681b      	ldr	r3, [r3, #0]
 8013c9e:	461a      	mov	r2, r3
 8013ca0:	4b17      	ldr	r3, [pc, #92]	; (8013d00 <DMA1_Stream6Callback+0x84>)
 8013ca2:	429a      	cmp	r2, r3
 8013ca4:	d903      	bls.n	8013cae <DMA1_Stream6Callback+0x32>
 8013ca6:	4a15      	ldr	r2, [pc, #84]	; (8013cfc <DMA1_Stream6Callback+0x80>)
 8013ca8:	2320      	movs	r3, #32
 8013caa:	6093      	str	r3, [r2, #8]
 8013cac:	e00c      	b.n	8013cc8 <DMA1_Stream6Callback+0x4c>
 8013cae:	4b11      	ldr	r3, [pc, #68]	; (8013cf4 <DMA1_Stream6Callback+0x78>)
 8013cb0:	681b      	ldr	r3, [r3, #0]
 8013cb2:	461a      	mov	r2, r3
 8013cb4:	4b13      	ldr	r3, [pc, #76]	; (8013d04 <DMA1_Stream6Callback+0x88>)
 8013cb6:	429a      	cmp	r2, r3
 8013cb8:	d903      	bls.n	8013cc2 <DMA1_Stream6Callback+0x46>
 8013cba:	4a13      	ldr	r2, [pc, #76]	; (8013d08 <DMA1_Stream6Callback+0x8c>)
 8013cbc:	2320      	movs	r3, #32
 8013cbe:	60d3      	str	r3, [r2, #12]
 8013cc0:	e002      	b.n	8013cc8 <DMA1_Stream6Callback+0x4c>
 8013cc2:	4a11      	ldr	r2, [pc, #68]	; (8013d08 <DMA1_Stream6Callback+0x8c>)
 8013cc4:	2320      	movs	r3, #32
 8013cc6:	6093      	str	r3, [r2, #8]
		xSemaphoreGiveFromISR(iictxComplete, &xHigherPriorityTaskWoken);
 8013cc8:	4b10      	ldr	r3, [pc, #64]	; (8013d0c <DMA1_Stream6Callback+0x90>)
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	1d3a      	adds	r2, r7, #4
 8013cce:	4611      	mov	r1, r2
 8013cd0:	4618      	mov	r0, r3
 8013cd2:	f7f6 f8fa 	bl	8009eca <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d007      	beq.n	8013cec <DMA1_Stream6Callback+0x70>
 8013cdc:	4b0c      	ldr	r3, [pc, #48]	; (8013d10 <DMA1_Stream6Callback+0x94>)
 8013cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013ce2:	601a      	str	r2, [r3, #0]
 8013ce4:	f3bf 8f4f 	dsb	sy
 8013ce8:	f3bf 8f6f 	isb	sy
	}
}
 8013cec:	bf00      	nop
 8013cee:	3708      	adds	r7, #8
 8013cf0:	46bd      	mov	sp, r7
 8013cf2:	bd80      	pop	{r7, pc}
 8013cf4:	20008894 	.word	0x20008894
 8013cf8:	40026458 	.word	0x40026458
 8013cfc:	40026400 	.word	0x40026400
 8013d00:	400260b8 	.word	0x400260b8
 8013d04:	40026058 	.word	0x40026058
 8013d08:	40026000 	.word	0x40026000
 8013d0c:	200085d4 	.word	0x200085d4
 8013d10:	e000ed04 	.word	0xe000ed04

08013d14 <IICInit>:
//
//	return ack;
//}

void IICInit(void)
{
 8013d14:	b580      	push	{r7, lr}
 8013d16:	af00      	add	r7, sp, #0
	iictxComplete = xSemaphoreCreateBinary();
 8013d18:	2203      	movs	r2, #3
 8013d1a:	2100      	movs	r1, #0
 8013d1c:	2001      	movs	r0, #1
 8013d1e:	f7f5 feab 	bl	8009a78 <xQueueGenericCreate>
 8013d22:	4603      	mov	r3, r0
 8013d24:	4a0b      	ldr	r2, [pc, #44]	; (8013d54 <IICInit+0x40>)
 8013d26:	6013      	str	r3, [r2, #0]
	iicrxComplete = xSemaphoreCreateBinary();
 8013d28:	2203      	movs	r2, #3
 8013d2a:	2100      	movs	r1, #0
 8013d2c:	2001      	movs	r0, #1
 8013d2e:	f7f5 fea3 	bl	8009a78 <xQueueGenericCreate>
 8013d32:	4603      	mov	r3, r0
 8013d34:	4a08      	ldr	r2, [pc, #32]	; (8013d58 <IICInit+0x44>)
 8013d36:	6013      	str	r3, [r2, #0]
	isIICSendFreeMutex = xSemaphoreCreateMutex();
 8013d38:	2001      	movs	r0, #1
 8013d3a:	f7f5 ff14 	bl	8009b66 <xQueueCreateMutex>
 8013d3e:	4603      	mov	r3, r0
 8013d40:	4a06      	ldr	r2, [pc, #24]	; (8013d5c <IICInit+0x48>)
 8013d42:	6013      	str	r3, [r2, #0]
	isIICReadFreeMutex = xSemaphoreCreateMutex();
 8013d44:	2001      	movs	r0, #1
 8013d46:	f7f5 ff0e 	bl	8009b66 <xQueueCreateMutex>
 8013d4a:	4603      	mov	r3, r0
 8013d4c:	4a04      	ldr	r2, [pc, #16]	; (8013d60 <IICInit+0x4c>)
 8013d4e:	6013      	str	r3, [r2, #0]
}
 8013d50:	bf00      	nop
 8013d52:	bd80      	pop	{r7, pc}
 8013d54:	200085d4 	.word	0x200085d4
 8013d58:	200085d8 	.word	0x200085d8
 8013d5c:	200085dc 	.word	0x200085dc
 8013d60:	200085e0 	.word	0x200085e0

08013d64 <IICReadRegister>:
	xSemaphoreGive(isIICSendFreeMutex);
	return result;
}

bool IICReadRegister(I2C_HandleTypeDef *hi2c,uint16_t DevAddress,uint16_t MemAddress,uint16_t MemAddSize,uint8_t *pData,uint16_t Size)
{
 8013d64:	b580      	push	{r7, lr}
 8013d66:	b088      	sub	sp, #32
 8013d68:	af02      	add	r7, sp, #8
 8013d6a:	60f8      	str	r0, [r7, #12]
 8013d6c:	4608      	mov	r0, r1
 8013d6e:	4611      	mov	r1, r2
 8013d70:	461a      	mov	r2, r3
 8013d72:	4603      	mov	r3, r0
 8013d74:	817b      	strh	r3, [r7, #10]
 8013d76:	460b      	mov	r3, r1
 8013d78:	813b      	strh	r3, [r7, #8]
 8013d7a:	4613      	mov	r3, r2
 8013d7c:	80fb      	strh	r3, [r7, #6]
	bool result = true;
 8013d7e:	2301      	movs	r3, #1
 8013d80:	75fb      	strb	r3, [r7, #23]
	xSemaphoreTake(isIICReadFreeMutex, 0);
 8013d82:	4b1f      	ldr	r3, [pc, #124]	; (8013e00 <IICReadRegister+0x9c>)
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	2100      	movs	r1, #0
 8013d88:	4618      	mov	r0, r3
 8013d8a:	f7f6 fa0b 	bl	800a1a4 <xQueueSemaphoreTake>
	if(HAL_DMA_GetState(&hdma_i2c1_rx) == HAL_DMA_STATE_READY)
 8013d8e:	481d      	ldr	r0, [pc, #116]	; (8013e04 <IICReadRegister+0xa0>)
 8013d90:	f7ef fe44 	bl	8003a1c <HAL_DMA_GetState>
 8013d94:	4603      	mov	r3, r0
 8013d96:	2b01      	cmp	r3, #1
 8013d98:	d125      	bne.n	8013de6 <IICReadRegister+0x82>
	{
		if(HAL_I2C_GetState(hi2c) == HAL_I2C_STATE_READY)
 8013d9a:	68f8      	ldr	r0, [r7, #12]
 8013d9c:	f7f1 face 	bl	800533c <HAL_I2C_GetState>
 8013da0:	4603      	mov	r3, r0
 8013da2:	2b20      	cmp	r3, #32
 8013da4:	d11f      	bne.n	8013de6 <IICReadRegister+0x82>
		{
			//result = HAL_I2C_Mem_Read(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size,1000);
			result = HAL_I2C_Mem_Read_DMA(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size);
 8013da6:	88f8      	ldrh	r0, [r7, #6]
 8013da8:	893a      	ldrh	r2, [r7, #8]
 8013daa:	8979      	ldrh	r1, [r7, #10]
 8013dac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013dae:	9301      	str	r3, [sp, #4]
 8013db0:	6a3b      	ldr	r3, [r7, #32]
 8013db2:	9300      	str	r3, [sp, #0]
 8013db4:	4603      	mov	r3, r0
 8013db6:	68f8      	ldr	r0, [r7, #12]
 8013db8:	f7f1 f8fa 	bl	8004fb0 <HAL_I2C_Mem_Read_DMA>
 8013dbc:	4603      	mov	r3, r0
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	bf14      	ite	ne
 8013dc2:	2301      	movne	r3, #1
 8013dc4:	2300      	moveq	r3, #0
 8013dc6:	75fb      	strb	r3, [r7, #23]
			if(!xSemaphoreTake(iicrxComplete, 20))
 8013dc8:	4b0f      	ldr	r3, [pc, #60]	; (8013e08 <IICReadRegister+0xa4>)
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	2114      	movs	r1, #20
 8013dce:	4618      	mov	r0, r3
 8013dd0:	f7f6 f9e8 	bl	800a1a4 <xQueueSemaphoreTake>
 8013dd4:	4603      	mov	r3, r0
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d105      	bne.n	8013de6 <IICReadRegister+0x82>
			{
			      HAL_I2C_DeInit(hi2c);
 8013dda:	68f8      	ldr	r0, [r7, #12]
 8013ddc:	f7f0 fd98 	bl	8004910 <HAL_I2C_DeInit>
			      HAL_I2C_Init(hi2c);
 8013de0:	68f8      	ldr	r0, [r7, #12]
 8013de2:	f7f0 fc51 	bl	8004688 <HAL_I2C_Init>
			}
		}
	}
	xSemaphoreGive(isIICReadFreeMutex);
 8013de6:	4b06      	ldr	r3, [pc, #24]	; (8013e00 <IICReadRegister+0x9c>)
 8013de8:	6818      	ldr	r0, [r3, #0]
 8013dea:	2300      	movs	r3, #0
 8013dec:	2200      	movs	r2, #0
 8013dee:	2100      	movs	r1, #0
 8013df0:	f7f5 fed2 	bl	8009b98 <xQueueGenericSend>
	return result;
 8013df4:	7dfb      	ldrb	r3, [r7, #23]
}
 8013df6:	4618      	mov	r0, r3
 8013df8:	3718      	adds	r7, #24
 8013dfa:	46bd      	mov	sp, r7
 8013dfc:	bd80      	pop	{r7, pc}
 8013dfe:	bf00      	nop
 8013e00:	200085e0 	.word	0x200085e0
 8013e04:	20008af0 	.word	0x20008af0
 8013e08:	200085d8 	.word	0x200085d8

08013e0c <ledInit>:
} warningLedState_e;

static warningLedState_e warningLedState = WARNING_LED_OFF;

void ledInit(void)
{
 8013e0c:	b480      	push	{r7}
 8013e0e:	af00      	add	r7, sp, #0
;
}
 8013e10:	bf00      	nop
 8013e12:	46bd      	mov	sp, r7
 8013e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e18:	4770      	bx	lr
	...

08013e1c <warningLedON>:

void warningLedON(void)
{
 8013e1c:	b480      	push	{r7}
 8013e1e:	af00      	add	r7, sp, #0
    warningLedState = WARNING_LED_ON;
 8013e20:	4b03      	ldr	r3, [pc, #12]	; (8013e30 <warningLedON+0x14>)
 8013e22:	2201      	movs	r2, #1
 8013e24:	701a      	strb	r2, [r3, #0]
}
 8013e26:	bf00      	nop
 8013e28:	46bd      	mov	sp, r7
 8013e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e2e:	4770      	bx	lr
 8013e30:	200085e8 	.word	0x200085e8

08013e34 <warningLedFlash>:
{
    warningLedState = WARNING_LED_OFF;
}

void warningLedFlash(void)
{
 8013e34:	b480      	push	{r7}
 8013e36:	af00      	add	r7, sp, #0
    warningLedState = WARNING_LED_FLASH;
 8013e38:	4b03      	ldr	r3, [pc, #12]	; (8013e48 <warningLedFlash+0x14>)
 8013e3a:	2202      	movs	r2, #2
 8013e3c:	701a      	strb	r2, [r3, #0]
}
 8013e3e:	bf00      	nop
 8013e40:	46bd      	mov	sp, r7
 8013e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e46:	4770      	bx	lr
 8013e48:	200085e8 	.word	0x200085e8

08013e4c <warningLedRefresh>:

void warningLedRefresh(void)
{
 8013e4c:	b580      	push	{r7, lr}
 8013e4e:	af00      	add	r7, sp, #0
    switch (warningLedState) 
 8013e50:	4b10      	ldr	r3, [pc, #64]	; (8013e94 <warningLedRefresh+0x48>)
 8013e52:	781b      	ldrb	r3, [r3, #0]
 8013e54:	2b02      	cmp	r3, #2
 8013e56:	d014      	beq.n	8013e82 <warningLedRefresh+0x36>
 8013e58:	2b02      	cmp	r3, #2
 8013e5a:	dc18      	bgt.n	8013e8e <warningLedRefresh+0x42>
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d002      	beq.n	8013e66 <warningLedRefresh+0x1a>
 8013e60:	2b01      	cmp	r3, #1
 8013e62:	d007      	beq.n	8013e74 <warningLedRefresh+0x28>
            break;
        case WARNING_LED_FLASH:
            LED0_TOGGLE;
            break;
    }
}
 8013e64:	e013      	b.n	8013e8e <warningLedRefresh+0x42>
            LED0_OFF;
 8013e66:	2201      	movs	r2, #1
 8013e68:	f44f 7100 	mov.w	r1, #512	; 0x200
 8013e6c:	480a      	ldr	r0, [pc, #40]	; (8013e98 <warningLedRefresh+0x4c>)
 8013e6e:	f7f0 fbd7 	bl	8004620 <HAL_GPIO_WritePin>
            break;
 8013e72:	e00c      	b.n	8013e8e <warningLedRefresh+0x42>
            LED0_ON;
 8013e74:	2200      	movs	r2, #0
 8013e76:	f44f 7100 	mov.w	r1, #512	; 0x200
 8013e7a:	4807      	ldr	r0, [pc, #28]	; (8013e98 <warningLedRefresh+0x4c>)
 8013e7c:	f7f0 fbd0 	bl	8004620 <HAL_GPIO_WritePin>
            break;
 8013e80:	e005      	b.n	8013e8e <warningLedRefresh+0x42>
            LED0_TOGGLE;
 8013e82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8013e86:	4804      	ldr	r0, [pc, #16]	; (8013e98 <warningLedRefresh+0x4c>)
 8013e88:	f7f0 fbe3 	bl	8004652 <HAL_GPIO_TogglePin>
            break;
 8013e8c:	bf00      	nop
}
 8013e8e:	bf00      	nop
 8013e90:	bd80      	pop	{r7, pc}
 8013e92:	bf00      	nop
 8013e94:	200085e8 	.word	0x200085e8
 8013e98:	40020400 	.word	0x40020400

08013e9c <warningLedUpdate>:

void warningLedUpdate(void)
{
 8013e9c:	b580      	push	{r7, lr}
 8013e9e:	af00      	add	r7, sp, #0
	if (getSysTickCnt() - warningLedTimer > 500)//500ms
 8013ea0:	f7ee fb30 	bl	8002504 <getSysTickCnt>
 8013ea4:	4602      	mov	r2, r0
 8013ea6:	4b07      	ldr	r3, [pc, #28]	; (8013ec4 <warningLedUpdate+0x28>)
 8013ea8:	681b      	ldr	r3, [r3, #0]
 8013eaa:	1ad3      	subs	r3, r2, r3
 8013eac:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8013eb0:	d906      	bls.n	8013ec0 <warningLedUpdate+0x24>
	{
		warningLedRefresh();
 8013eb2:	f7ff ffcb 	bl	8013e4c <warningLedRefresh>
		warningLedTimer = getSysTickCnt();
 8013eb6:	f7ee fb25 	bl	8002504 <getSysTickCnt>
 8013eba:	4603      	mov	r3, r0
 8013ebc:	4a01      	ldr	r2, [pc, #4]	; (8013ec4 <warningLedUpdate+0x28>)
 8013ebe:	6013      	str	r3, [r2, #0]
	}
}
 8013ec0:	bf00      	nop
 8013ec2:	bd80      	pop	{r7, pc}
 8013ec4:	200085e4 	.word	0x200085e4

08013ec8 <ratioToCCRx>:
u32 motor_ratios[] = {0, 0, 0, 0};
const u32 MOTORS[] = { MOTOR_M1, MOTOR_M2, MOTOR_M3, MOTOR_M4 };

/*val:0-1000*/
static u16 ratioToCCRx(u16 val)
{
 8013ec8:	b480      	push	{r7}
 8013eca:	b083      	sub	sp, #12
 8013ecc:	af00      	add	r7, sp, #0
 8013ece:	4603      	mov	r3, r0
 8013ed0:	80fb      	strh	r3, [r7, #6]
	return (MOTOR_TIM_CNT_FOR_HIGH + val * MOTOR_TIM_CNT_FOR_HIGH/ 1000);//MOTOR_TIM_CNT_FOR_HIGH
 8013ed2:	88fb      	ldrh	r3, [r7, #6]
 8013ed4:	f245 2208 	movw	r2, #21000	; 0x5208
 8013ed8:	fb02 f303 	mul.w	r3, r2, r3
 8013edc:	4a07      	ldr	r2, [pc, #28]	; (8013efc <ratioToCCRx+0x34>)
 8013ede:	fba2 2303 	umull	r2, r3, r2, r3
 8013ee2:	099b      	lsrs	r3, r3, #6
 8013ee4:	b29b      	uxth	r3, r3
 8013ee6:	f503 43a4 	add.w	r3, r3, #20992	; 0x5200
 8013eea:	3308      	adds	r3, #8
 8013eec:	b29b      	uxth	r3, r3
}
 8013eee:	4618      	mov	r0, r3
 8013ef0:	370c      	adds	r7, #12
 8013ef2:	46bd      	mov	sp, r7
 8013ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ef8:	4770      	bx	lr
 8013efa:	bf00      	nop
 8013efc:	10624dd3 	.word	0x10624dd3

08013f00 <motorsInit>:

void motorsInit(void)	/**/
{
 8013f00:	b580      	push	{r7, lr}
 8013f02:	af00      	add	r7, sp, #0
	htim3.Init.Period = MOTOR_TIM_PERIOD;			//
 8013f04:	4b11      	ldr	r3, [pc, #68]	; (8013f4c <motorsInit+0x4c>)
 8013f06:	f64c 5214 	movw	r2, #52500	; 0xcd14
 8013f0a:	60da      	str	r2, [r3, #12]
	htim3.Init.Prescaler = MOTOR_TIM_PRESCALE;		//
 8013f0c:	4b0f      	ldr	r3, [pc, #60]	; (8013f4c <motorsInit+0x4c>)
 8013f0e:	2203      	movs	r2, #3
 8013f10:	605a      	str	r2, [r3, #4]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8013f12:	480e      	ldr	r0, [pc, #56]	; (8013f4c <motorsInit+0x4c>)
 8013f14:	f7f3 fd1b 	bl	800794e <HAL_TIM_PWM_Init>
 8013f18:	4603      	mov	r3, r0
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	d001      	beq.n	8013f22 <motorsInit+0x22>
	{
	  Error_Handler();
 8013f1e:	f7ed fd47 	bl	80019b0 <Error_Handler>
	}				//TIM3
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8013f22:	2100      	movs	r1, #0
 8013f24:	4809      	ldr	r0, [pc, #36]	; (8013f4c <motorsInit+0x4c>)
 8013f26:	f7f3 fd61 	bl	80079ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8013f2a:	2104      	movs	r1, #4
 8013f2c:	4807      	ldr	r0, [pc, #28]	; (8013f4c <motorsInit+0x4c>)
 8013f2e:	f7f3 fd5d 	bl	80079ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8013f32:	2108      	movs	r1, #8
 8013f34:	4805      	ldr	r0, [pc, #20]	; (8013f4c <motorsInit+0x4c>)
 8013f36:	f7f3 fd59 	bl	80079ec <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8013f3a:	210c      	movs	r1, #12
 8013f3c:	4803      	ldr	r0, [pc, #12]	; (8013f4c <motorsInit+0x4c>)
 8013f3e:	f7f3 fd55 	bl	80079ec <HAL_TIM_PWM_Start>
	isInit = true;
 8013f42:	4b03      	ldr	r3, [pc, #12]	; (8013f50 <motorsInit+0x50>)
 8013f44:	2201      	movs	r2, #1
 8013f46:	701a      	strb	r2, [r3, #0]
}
 8013f48:	bf00      	nop
 8013f4a:	bd80      	pop	{r7, pc}
 8013f4c:	20008948 	.word	0x20008948
 8013f50:	200085e9 	.word	0x200085e9

08013f54 <motorsSetRatio>:

/*PWM*/
/*ithrust:0-1000*/
void motorsSetRatio(u32 id, u16 ithrust)
{
 8013f54:	b580      	push	{r7, lr}
 8013f56:	b082      	sub	sp, #8
 8013f58:	af00      	add	r7, sp, #0
 8013f5a:	6078      	str	r0, [r7, #4]
 8013f5c:	460b      	mov	r3, r1
 8013f5e:	807b      	strh	r3, [r7, #2]
	if (isInit)
 8013f60:	4b20      	ldr	r3, [pc, #128]	; (8013fe4 <motorsSetRatio+0x90>)
 8013f62:	781b      	ldrb	r3, [r3, #0]
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	d035      	beq.n	8013fd4 <motorsSetRatio+0x80>
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	2b03      	cmp	r3, #3
 8013f6c:	d834      	bhi.n	8013fd8 <motorsSetRatio+0x84>
 8013f6e:	a201      	add	r2, pc, #4	; (adr r2, 8013f74 <motorsSetRatio+0x20>)
 8013f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f74:	08013f85 	.word	0x08013f85
 8013f78:	08013f99 	.word	0x08013f99
 8013f7c:	08013fad 	.word	0x08013fad
 8013f80:	08013fc1 	.word	0x08013fc1
	{
		switch(id)
		{
			case 0:		/*MOTOR_M1*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ratioToCCRx(ithrust));
 8013f84:	887b      	ldrh	r3, [r7, #2]
 8013f86:	4618      	mov	r0, r3
 8013f88:	f7ff ff9e 	bl	8013ec8 <ratioToCCRx>
 8013f8c:	4603      	mov	r3, r0
 8013f8e:	461a      	mov	r2, r3
 8013f90:	4b15      	ldr	r3, [pc, #84]	; (8013fe8 <motorsSetRatio+0x94>)
 8013f92:	681b      	ldr	r3, [r3, #0]
 8013f94:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8013f96:	e020      	b.n	8013fda <motorsSetRatio+0x86>
			case 1:		/*MOTOR_M2*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ratioToCCRx(ithrust));
 8013f98:	887b      	ldrh	r3, [r7, #2]
 8013f9a:	4618      	mov	r0, r3
 8013f9c:	f7ff ff94 	bl	8013ec8 <ratioToCCRx>
 8013fa0:	4603      	mov	r3, r0
 8013fa2:	461a      	mov	r2, r3
 8013fa4:	4b10      	ldr	r3, [pc, #64]	; (8013fe8 <motorsSetRatio+0x94>)
 8013fa6:	681b      	ldr	r3, [r3, #0]
 8013fa8:	639a      	str	r2, [r3, #56]	; 0x38
				break;
 8013faa:	e016      	b.n	8013fda <motorsSetRatio+0x86>
			case 2:		/*MOTOR_M3*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ratioToCCRx(ithrust));
 8013fac:	887b      	ldrh	r3, [r7, #2]
 8013fae:	4618      	mov	r0, r3
 8013fb0:	f7ff ff8a 	bl	8013ec8 <ratioToCCRx>
 8013fb4:	4603      	mov	r3, r0
 8013fb6:	461a      	mov	r2, r3
 8013fb8:	4b0b      	ldr	r3, [pc, #44]	; (8013fe8 <motorsSetRatio+0x94>)
 8013fba:	681b      	ldr	r3, [r3, #0]
 8013fbc:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 8013fbe:	e00c      	b.n	8013fda <motorsSetRatio+0x86>
			case 3:		/*MOTOR_M4*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ratioToCCRx(ithrust));
 8013fc0:	887b      	ldrh	r3, [r7, #2]
 8013fc2:	4618      	mov	r0, r3
 8013fc4:	f7ff ff80 	bl	8013ec8 <ratioToCCRx>
 8013fc8:	4603      	mov	r3, r0
 8013fca:	461a      	mov	r2, r3
 8013fcc:	4b06      	ldr	r3, [pc, #24]	; (8013fe8 <motorsSetRatio+0x94>)
 8013fce:	681b      	ldr	r3, [r3, #0]
 8013fd0:	641a      	str	r2, [r3, #64]	; 0x40
				break;
 8013fd2:	e002      	b.n	8013fda <motorsSetRatio+0x86>
			default: break;
		}
	}
 8013fd4:	bf00      	nop
 8013fd6:	e000      	b.n	8013fda <motorsSetRatio+0x86>
			default: break;
 8013fd8:	bf00      	nop
}
 8013fda:	bf00      	nop
 8013fdc:	3708      	adds	r7, #8
 8013fde:	46bd      	mov	sp, r7
 8013fe0:	bd80      	pop	{r7, pc}
 8013fe2:	bf00      	nop
 8013fe4:	200085e9 	.word	0x200085e9
 8013fe8:	20008948 	.word	0x20008948

08013fec <mpu6000SpiWriteRegister>:

u8 Gyrobuffer[6];
u8 Accbuffer[6];

bool mpu6000SpiWriteRegister(uint8_t reg, uint8_t data)
{
 8013fec:	b580      	push	{r7, lr}
 8013fee:	b084      	sub	sp, #16
 8013ff0:	af00      	add	r7, sp, #0
 8013ff2:	4603      	mov	r3, r0
 8013ff4:	460a      	mov	r2, r1
 8013ff6:	71fb      	strb	r3, [r7, #7]
 8013ff8:	4613      	mov	r3, r2
 8013ffa:	71bb      	strb	r3, [r7, #6]
	bool result = true;
 8013ffc:	2301      	movs	r3, #1
 8013ffe:	73fb      	strb	r3, [r7, #15]

	xSemaphoreTake(isSPISendFreeMutex, 0);
 8014000:	4b28      	ldr	r3, [pc, #160]	; (80140a4 <mpu6000SpiWriteRegister+0xb8>)
 8014002:	681b      	ldr	r3, [r3, #0]
 8014004:	2100      	movs	r1, #0
 8014006:	4618      	mov	r0, r3
 8014008:	f7f6 f8cc 	bl	800a1a4 <xQueueSemaphoreTake>

    ENABLE_MPU6000();
 801400c:	2200      	movs	r2, #0
 801400e:	2104      	movs	r1, #4
 8014010:	4825      	ldr	r0, [pc, #148]	; (80140a8 <mpu6000SpiWriteRegister+0xbc>)
 8014012:	f7f0 fb05 	bl	8004620 <HAL_GPIO_WritePin>
    result = result && !HAL_SPI_Transmit_DMA(&hspi1, &reg, sizeof(reg));
 8014016:	7bfb      	ldrb	r3, [r7, #15]
 8014018:	2b00      	cmp	r3, #0
 801401a:	d00a      	beq.n	8014032 <mpu6000SpiWriteRegister+0x46>
 801401c:	1dfb      	adds	r3, r7, #7
 801401e:	2201      	movs	r2, #1
 8014020:	4619      	mov	r1, r3
 8014022:	4822      	ldr	r0, [pc, #136]	; (80140ac <mpu6000SpiWriteRegister+0xc0>)
 8014024:	f7f2 fe3c 	bl	8006ca0 <HAL_SPI_Transmit_DMA>
 8014028:	4603      	mov	r3, r0
 801402a:	2b00      	cmp	r3, #0
 801402c:	d101      	bne.n	8014032 <mpu6000SpiWriteRegister+0x46>
 801402e:	2301      	movs	r3, #1
 8014030:	e000      	b.n	8014034 <mpu6000SpiWriteRegister+0x48>
 8014032:	2300      	movs	r3, #0
 8014034:	73fb      	strb	r3, [r7, #15]
 8014036:	7bfb      	ldrb	r3, [r7, #15]
 8014038:	f003 0301 	and.w	r3, r3, #1
 801403c:	73fb      	strb	r3, [r7, #15]
    xSemaphoreTake(spitxComplete, portMAX_DELAY);
 801403e:	4b1c      	ldr	r3, [pc, #112]	; (80140b0 <mpu6000SpiWriteRegister+0xc4>)
 8014040:	681b      	ldr	r3, [r3, #0]
 8014042:	f04f 31ff 	mov.w	r1, #4294967295
 8014046:	4618      	mov	r0, r3
 8014048:	f7f6 f8ac 	bl	800a1a4 <xQueueSemaphoreTake>
    result = result && !HAL_SPI_Transmit_DMA(&hspi1, &data, sizeof(data));
 801404c:	7bfb      	ldrb	r3, [r7, #15]
 801404e:	2b00      	cmp	r3, #0
 8014050:	d00a      	beq.n	8014068 <mpu6000SpiWriteRegister+0x7c>
 8014052:	1dbb      	adds	r3, r7, #6
 8014054:	2201      	movs	r2, #1
 8014056:	4619      	mov	r1, r3
 8014058:	4814      	ldr	r0, [pc, #80]	; (80140ac <mpu6000SpiWriteRegister+0xc0>)
 801405a:	f7f2 fe21 	bl	8006ca0 <HAL_SPI_Transmit_DMA>
 801405e:	4603      	mov	r3, r0
 8014060:	2b00      	cmp	r3, #0
 8014062:	d101      	bne.n	8014068 <mpu6000SpiWriteRegister+0x7c>
 8014064:	2301      	movs	r3, #1
 8014066:	e000      	b.n	801406a <mpu6000SpiWriteRegister+0x7e>
 8014068:	2300      	movs	r3, #0
 801406a:	73fb      	strb	r3, [r7, #15]
 801406c:	7bfb      	ldrb	r3, [r7, #15]
 801406e:	f003 0301 	and.w	r3, r3, #1
 8014072:	73fb      	strb	r3, [r7, #15]
    xSemaphoreTake(spitxComplete, portMAX_DELAY);
 8014074:	4b0e      	ldr	r3, [pc, #56]	; (80140b0 <mpu6000SpiWriteRegister+0xc4>)
 8014076:	681b      	ldr	r3, [r3, #0]
 8014078:	f04f 31ff 	mov.w	r1, #4294967295
 801407c:	4618      	mov	r0, r3
 801407e:	f7f6 f891 	bl	800a1a4 <xQueueSemaphoreTake>
    DISABLE_MPU6000();
 8014082:	2201      	movs	r2, #1
 8014084:	2104      	movs	r1, #4
 8014086:	4808      	ldr	r0, [pc, #32]	; (80140a8 <mpu6000SpiWriteRegister+0xbc>)
 8014088:	f7f0 faca 	bl	8004620 <HAL_GPIO_WritePin>
	xSemaphoreGive(isSPISendFreeMutex);
 801408c:	4b05      	ldr	r3, [pc, #20]	; (80140a4 <mpu6000SpiWriteRegister+0xb8>)
 801408e:	6818      	ldr	r0, [r3, #0]
 8014090:	2300      	movs	r3, #0
 8014092:	2200      	movs	r2, #0
 8014094:	2100      	movs	r1, #0
 8014096:	f7f5 fd7f 	bl	8009b98 <xQueueGenericSend>
	return result;
 801409a:	7bfb      	ldrb	r3, [r7, #15]
}
 801409c:	4618      	mov	r0, r3
 801409e:	3710      	adds	r7, #16
 80140a0:	46bd      	mov	sp, r7
 80140a2:	bd80      	pop	{r7, pc}
 80140a4:	200085f4 	.word	0x200085f4
 80140a8:	40020800 	.word	0x40020800
 80140ac:	20008bdc 	.word	0x20008bdc
 80140b0:	200085ec 	.word	0x200085ec

080140b4 <mpu6000SpiReadRegister>:
//mpu6000SpiReadRegister(MPU_RA_WHO_AM_I, 1, &id);
bool mpu6000SpiReadRegister(uint8_t reg, uint16_t length, uint8_t *data)
{
 80140b4:	b580      	push	{r7, lr}
 80140b6:	b084      	sub	sp, #16
 80140b8:	af00      	add	r7, sp, #0
 80140ba:	4603      	mov	r3, r0
 80140bc:	603a      	str	r2, [r7, #0]
 80140be:	71fb      	strb	r3, [r7, #7]
 80140c0:	460b      	mov	r3, r1
 80140c2:	80bb      	strh	r3, [r7, #4]
	bool result = true;
 80140c4:	2301      	movs	r3, #1
 80140c6:	73fb      	strb	r3, [r7, #15]
	xSemaphoreTake(isSPIReadFreeMutex, 0);
 80140c8:	4b3f      	ldr	r3, [pc, #252]	; (80141c8 <mpu6000SpiReadRegister+0x114>)
 80140ca:	681b      	ldr	r3, [r3, #0]
 80140cc:	2100      	movs	r1, #0
 80140ce:	4618      	mov	r0, r3
 80140d0:	f7f6 f868 	bl	800a1a4 <xQueueSemaphoreTake>

	ENABLE_MPU6000();
 80140d4:	2200      	movs	r2, #0
 80140d6:	2104      	movs	r1, #4
 80140d8:	483c      	ldr	r0, [pc, #240]	; (80141cc <mpu6000SpiReadRegister+0x118>)
 80140da:	f7f0 faa1 	bl	8004620 <HAL_GPIO_WritePin>
	if(HAL_DMA_GetState(&hdma_spi1_tx) == HAL_DMA_STATE_READY)
 80140de:	483c      	ldr	r0, [pc, #240]	; (80141d0 <mpu6000SpiReadRegister+0x11c>)
 80140e0:	f7ef fc9c 	bl	8003a1c <HAL_DMA_GetState>
 80140e4:	4603      	mov	r3, r0
 80140e6:	2b01      	cmp	r3, #1
 80140e8:	d12d      	bne.n	8014146 <mpu6000SpiReadRegister+0x92>
	{
		if(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 80140ea:	483a      	ldr	r0, [pc, #232]	; (80141d4 <mpu6000SpiReadRegister+0x120>)
 80140ec:	f7f3 f89e 	bl	800722c <HAL_SPI_GetState>
 80140f0:	4603      	mov	r3, r0
 80140f2:	2b01      	cmp	r3, #1
 80140f4:	d127      	bne.n	8014146 <mpu6000SpiReadRegister+0x92>
		{
			reg |= READWRITE_CMD;
 80140f6:	79fb      	ldrb	r3, [r7, #7]
 80140f8:	2280      	movs	r2, #128	; 0x80
 80140fa:	4313      	orrs	r3, r2
 80140fc:	b2db      	uxtb	r3, r3
 80140fe:	71fb      	strb	r3, [r7, #7]
	//		result = result && !HAL_SPI_Transmit(&hspi1,&reg,1,1000);
			result = result && !HAL_SPI_Transmit_DMA(&hspi1,&reg,1);
 8014100:	7bfb      	ldrb	r3, [r7, #15]
 8014102:	2b00      	cmp	r3, #0
 8014104:	d00a      	beq.n	801411c <mpu6000SpiReadRegister+0x68>
 8014106:	1dfb      	adds	r3, r7, #7
 8014108:	2201      	movs	r2, #1
 801410a:	4619      	mov	r1, r3
 801410c:	4831      	ldr	r0, [pc, #196]	; (80141d4 <mpu6000SpiReadRegister+0x120>)
 801410e:	f7f2 fdc7 	bl	8006ca0 <HAL_SPI_Transmit_DMA>
 8014112:	4603      	mov	r3, r0
 8014114:	2b00      	cmp	r3, #0
 8014116:	d101      	bne.n	801411c <mpu6000SpiReadRegister+0x68>
 8014118:	2301      	movs	r3, #1
 801411a:	e000      	b.n	801411e <mpu6000SpiReadRegister+0x6a>
 801411c:	2300      	movs	r3, #0
 801411e:	73fb      	strb	r3, [r7, #15]
 8014120:	7bfb      	ldrb	r3, [r7, #15]
 8014122:	f003 0301 	and.w	r3, r3, #1
 8014126:	73fb      	strb	r3, [r7, #15]
			if(!xSemaphoreTake(spitxComplete, 20))
 8014128:	4b2b      	ldr	r3, [pc, #172]	; (80141d8 <mpu6000SpiReadRegister+0x124>)
 801412a:	681b      	ldr	r3, [r3, #0]
 801412c:	2114      	movs	r1, #20
 801412e:	4618      	mov	r0, r3
 8014130:	f7f6 f838 	bl	800a1a4 <xQueueSemaphoreTake>
 8014134:	4603      	mov	r3, r0
 8014136:	2b00      	cmp	r3, #0
 8014138:	d105      	bne.n	8014146 <mpu6000SpiReadRegister+0x92>
			{
				HAL_SPI_DeInit(&hspi1);
 801413a:	4826      	ldr	r0, [pc, #152]	; (80141d4 <mpu6000SpiReadRegister+0x120>)
 801413c:	f7f2 faa9 	bl	8006692 <HAL_SPI_DeInit>
				HAL_SPI_Init(&hspi1);
 8014140:	4824      	ldr	r0, [pc, #144]	; (80141d4 <mpu6000SpiReadRegister+0x120>)
 8014142:	f7f2 fa1d 	bl	8006580 <HAL_SPI_Init>
			}
		}
		//
	}

	if(HAL_DMA_GetState(&hdma_spi1_rx) == HAL_DMA_STATE_READY)
 8014146:	4825      	ldr	r0, [pc, #148]	; (80141dc <mpu6000SpiReadRegister+0x128>)
 8014148:	f7ef fc68 	bl	8003a1c <HAL_DMA_GetState>
 801414c:	4603      	mov	r3, r0
 801414e:	2b01      	cmp	r3, #1
 8014150:	d128      	bne.n	80141a4 <mpu6000SpiReadRegister+0xf0>
	{
		if(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 8014152:	4820      	ldr	r0, [pc, #128]	; (80141d4 <mpu6000SpiReadRegister+0x120>)
 8014154:	f7f3 f86a 	bl	800722c <HAL_SPI_GetState>
 8014158:	4603      	mov	r3, r0
 801415a:	2b01      	cmp	r3, #1
 801415c:	d122      	bne.n	80141a4 <mpu6000SpiReadRegister+0xf0>
		{
			//result = result && !HAL_SPI_Receive(&hspi1,data,length,1000);
			result = result && !HAL_SPI_Receive_DMA(&hspi1,data,length);
 801415e:	7bfb      	ldrb	r3, [r7, #15]
 8014160:	2b00      	cmp	r3, #0
 8014162:	d00a      	beq.n	801417a <mpu6000SpiReadRegister+0xc6>
 8014164:	88bb      	ldrh	r3, [r7, #4]
 8014166:	461a      	mov	r2, r3
 8014168:	6839      	ldr	r1, [r7, #0]
 801416a:	481a      	ldr	r0, [pc, #104]	; (80141d4 <mpu6000SpiReadRegister+0x120>)
 801416c:	f7f2 fe4e 	bl	8006e0c <HAL_SPI_Receive_DMA>
 8014170:	4603      	mov	r3, r0
 8014172:	2b00      	cmp	r3, #0
 8014174:	d101      	bne.n	801417a <mpu6000SpiReadRegister+0xc6>
 8014176:	2301      	movs	r3, #1
 8014178:	e000      	b.n	801417c <mpu6000SpiReadRegister+0xc8>
 801417a:	2300      	movs	r3, #0
 801417c:	73fb      	strb	r3, [r7, #15]
 801417e:	7bfb      	ldrb	r3, [r7, #15]
 8014180:	f003 0301 	and.w	r3, r3, #1
 8014184:	73fb      	strb	r3, [r7, #15]
			if(!xSemaphoreTake(spirxComplete,20))
 8014186:	4b16      	ldr	r3, [pc, #88]	; (80141e0 <mpu6000SpiReadRegister+0x12c>)
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	2114      	movs	r1, #20
 801418c:	4618      	mov	r0, r3
 801418e:	f7f6 f809 	bl	800a1a4 <xQueueSemaphoreTake>
 8014192:	4603      	mov	r3, r0
 8014194:	2b00      	cmp	r3, #0
 8014196:	d105      	bne.n	80141a4 <mpu6000SpiReadRegister+0xf0>
			{
				HAL_SPI_DeInit(&hspi1);
 8014198:	480e      	ldr	r0, [pc, #56]	; (80141d4 <mpu6000SpiReadRegister+0x120>)
 801419a:	f7f2 fa7a 	bl	8006692 <HAL_SPI_DeInit>
				HAL_SPI_Init(&hspi1);
 801419e:	480d      	ldr	r0, [pc, #52]	; (80141d4 <mpu6000SpiReadRegister+0x120>)
 80141a0:	f7f2 f9ee 	bl	8006580 <HAL_SPI_Init>
			}
		}
	}

	DISABLE_MPU6000();
 80141a4:	2201      	movs	r2, #1
 80141a6:	2104      	movs	r1, #4
 80141a8:	4808      	ldr	r0, [pc, #32]	; (80141cc <mpu6000SpiReadRegister+0x118>)
 80141aa:	f7f0 fa39 	bl	8004620 <HAL_GPIO_WritePin>
	xSemaphoreGive(isSPIReadFreeMutex);
 80141ae:	4b06      	ldr	r3, [pc, #24]	; (80141c8 <mpu6000SpiReadRegister+0x114>)
 80141b0:	6818      	ldr	r0, [r3, #0]
 80141b2:	2300      	movs	r3, #0
 80141b4:	2200      	movs	r2, #0
 80141b6:	2100      	movs	r1, #0
 80141b8:	f7f5 fcee 	bl	8009b98 <xQueueGenericSend>
	return result;
 80141bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80141be:	4618      	mov	r0, r3
 80141c0:	3710      	adds	r7, #16
 80141c2:	46bd      	mov	sp, r7
 80141c4:	bd80      	pop	{r7, pc}
 80141c6:	bf00      	nop
 80141c8:	200085f8 	.word	0x200085f8
 80141cc:	40020800 	.word	0x40020800
 80141d0:	20008d20 	.word	0x20008d20
 80141d4:	20008bdc 	.word	0x20008bdc
 80141d8:	200085ec 	.word	0x200085ec
 80141dc:	20008c7c 	.word	0x20008c7c
 80141e0:	200085f0 	.word	0x200085f0

080141e4 <mpu6000Init>:

bool mpu6000Init(void)
{
 80141e4:	b580      	push	{r7, lr}
 80141e6:	b082      	sub	sp, #8
 80141e8:	af00      	add	r7, sp, #0
	if (isInit) return true;
 80141ea:	4b48      	ldr	r3, [pc, #288]	; (801430c <mpu6000Init+0x128>)
 80141ec:	781b      	ldrb	r3, [r3, #0]
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	d001      	beq.n	80141f6 <mpu6000Init+0x12>
 80141f2:	2301      	movs	r3, #1
 80141f4:	e085      	b.n	8014302 <mpu6000Init+0x11e>
	spitxComplete = xSemaphoreCreateBinary();
 80141f6:	2203      	movs	r2, #3
 80141f8:	2100      	movs	r1, #0
 80141fa:	2001      	movs	r0, #1
 80141fc:	f7f5 fc3c 	bl	8009a78 <xQueueGenericCreate>
 8014200:	4603      	mov	r3, r0
 8014202:	4a43      	ldr	r2, [pc, #268]	; (8014310 <mpu6000Init+0x12c>)
 8014204:	6013      	str	r3, [r2, #0]
	spirxComplete = xSemaphoreCreateBinary();
 8014206:	2203      	movs	r2, #3
 8014208:	2100      	movs	r1, #0
 801420a:	2001      	movs	r0, #1
 801420c:	f7f5 fc34 	bl	8009a78 <xQueueGenericCreate>
 8014210:	4603      	mov	r3, r0
 8014212:	4a40      	ldr	r2, [pc, #256]	; (8014314 <mpu6000Init+0x130>)
 8014214:	6013      	str	r3, [r2, #0]
	isSPISendFreeMutex = xSemaphoreCreateMutex();
 8014216:	2001      	movs	r0, #1
 8014218:	f7f5 fca5 	bl	8009b66 <xQueueCreateMutex>
 801421c:	4603      	mov	r3, r0
 801421e:	4a3e      	ldr	r2, [pc, #248]	; (8014318 <mpu6000Init+0x134>)
 8014220:	6013      	str	r3, [r2, #0]
	isSPIReadFreeMutex = xSemaphoreCreateMutex();
 8014222:	2001      	movs	r0, #1
 8014224:	f7f5 fc9f 	bl	8009b66 <xQueueCreateMutex>
 8014228:	4603      	mov	r3, r0
 801422a:	4a3c      	ldr	r2, [pc, #240]	; (801431c <mpu6000Init+0x138>)
 801422c:	6013      	str	r3, [r2, #0]
	//MPU6000
	mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_1, BIT_H_RESET);
 801422e:	2180      	movs	r1, #128	; 0x80
 8014230:	206b      	movs	r0, #107	; 0x6b
 8014232:	f7ff fedb 	bl	8013fec <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 8014236:	2032      	movs	r0, #50	; 0x32
 8014238:	f7ee fb8c 	bl	8002954 <HAL_Delay>
	mpu6000SpiWriteRegister(MPU_RA_SIGNAL_PATH_RESET, BIT_GYRO | BIT_ACC | BIT_TEMP);
 801423c:	2103      	movs	r1, #3
 801423e:	2068      	movs	r0, #104	; 0x68
 8014240:	f7ff fed4 	bl	8013fec <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 8014244:	2032      	movs	r0, #50	; 0x32
 8014246:	f7ee fb85 	bl	8002954 <HAL_Delay>
	mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_1, BIT_H_RESET);//
 801424a:	2180      	movs	r1, #128	; 0x80
 801424c:	206b      	movs	r0, #107	; 0x6b
 801424e:	f7ff fecd 	bl	8013fec <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 8014252:	2032      	movs	r0, #50	; 0x32
 8014254:	f7ee fb7e 	bl	8002954 <HAL_Delay>
	mpu6000SpiWriteRegister(MPU_RA_SIGNAL_PATH_RESET, BIT_GYRO | BIT_ACC | BIT_TEMP);
 8014258:	2103      	movs	r1, #3
 801425a:	2068      	movs	r0, #104	; 0x68
 801425c:	f7ff fec6 	bl	8013fec <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 8014260:	2032      	movs	r0, #50	; 0x32
 8014262:	f7ee fb77 	bl	8002954 <HAL_Delay>
	
	//ID
	u8 id = 0x00;
 8014266:	2300      	movs	r3, #0
 8014268:	71fb      	strb	r3, [r7, #7]
	mpu6000SpiReadRegister(MPU_RA_WHO_AM_I, 1, &id);
 801426a:	1dfb      	adds	r3, r7, #7
 801426c:	461a      	mov	r2, r3
 801426e:	2101      	movs	r1, #1
 8014270:	2075      	movs	r0, #117	; 0x75
 8014272:	f7ff ff1f 	bl	80140b4 <mpu6000SpiReadRegister>
	spiSetSpeed(SPI_BAUDRATEPRESCALER_128);
 8014276:	2030      	movs	r0, #48	; 0x30
 8014278:	f000 f8ca 	bl	8014410 <spiSetSpeed>
	//
	if(id == MPU6000_WHO_AM_I_CONST)
 801427c:	79fb      	ldrb	r3, [r7, #7]
 801427e:	2b68      	cmp	r3, #104	; 0x68
 8014280:	d13a      	bne.n	80142f8 <mpu6000Init+0x114>
	{
		//X
		mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_1, MPU_CLK_SEL_PLLGYROX);
 8014282:	2101      	movs	r1, #1
 8014284:	206b      	movs	r0, #107	; 0x6b
 8014286:	f7ff feb1 	bl	8013fec <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 801428a:	200f      	movs	r0, #15
 801428c:	f7ee fb62 	bl	8002954 <HAL_Delay>
		
		//I2C
		mpu6000SpiWriteRegister(MPU_RA_USER_CTRL, BIT_I2C_IF_DIS);
 8014290:	2110      	movs	r1, #16
 8014292:	206a      	movs	r0, #106	; 0x6a
 8014294:	f7ff feaa 	bl	8013fec <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8014298:	200f      	movs	r0, #15
 801429a:	f7ee fb5b 	bl	8002954 <HAL_Delay>
		mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_2, 0x00);
 801429e:	2100      	movs	r1, #0
 80142a0:	206c      	movs	r0, #108	; 0x6c
 80142a2:	f7ff fea3 	bl	8013fec <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 80142a6:	200f      	movs	r0, #15
 80142a8:	f7ee fb54 	bl	8002954 <HAL_Delay>
		
		// Accel Sample Rate 1kHz
		// Gyroscope Output Rate =  1kHz when the DLPF is enabled
		mpu6000SpiWriteRegister(MPU_RA_SMPLRT_DIV, 0);//
 80142ac:	2100      	movs	r1, #0
 80142ae:	2019      	movs	r0, #25
 80142b0:	f7ff fe9c 	bl	8013fec <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 80142b4:	200f      	movs	r0, #15
 80142b6:	f7ee fb4d 	bl	8002954 <HAL_Delay>
		
		// +/- 2000 DPS
		mpu6000SpiWriteRegister(MPU_RA_GYRO_CONFIG, FSR_2000DPS << 3);
 80142ba:	2118      	movs	r1, #24
 80142bc:	201b      	movs	r0, #27
 80142be:	f7ff fe95 	bl	8013fec <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 80142c2:	200f      	movs	r0, #15
 80142c4:	f7ee fb46 	bl	8002954 <HAL_Delay>
		
		// +/- 8 G 
		mpu6000SpiWriteRegister(MPU_RA_ACCEL_CONFIG, FSR_8G << 3);
 80142c8:	2110      	movs	r1, #16
 80142ca:	201c      	movs	r0, #28
 80142cc:	f7ff fe8e 	bl	8013fec <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 80142d0:	200f      	movs	r0, #15
 80142d2:	f7ee fb3f 	bl	8002954 <HAL_Delay>
		
		//
		mpu6000SpiWriteRegister(MPU_RA_INT_PIN_CFG, 0 << 7 | 0 << 6 | 0 << 5 | 1 << 4 | 0 << 3 | 0 << 2 | 0 << 1 | 0 << 0);//
 80142d6:	2110      	movs	r1, #16
 80142d8:	2037      	movs	r0, #55	; 0x37
 80142da:	f7ff fe87 	bl	8013fec <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 80142de:	200f      	movs	r0, #15
 80142e0:	f7ee fb38 	bl	8002954 <HAL_Delay>
		
		//
		mpu6000SpiWriteRegister(MPU_RA_CONFIG, BITS_DLPF_CFG_98HZ);
 80142e4:	2102      	movs	r1, #2
 80142e6:	201a      	movs	r0, #26
 80142e8:	f7ff fe80 	bl	8013fec <mpu6000SpiWriteRegister>
		HAL_Delay(1);
 80142ec:	2001      	movs	r0, #1
 80142ee:	f7ee fb31 	bl	8002954 <HAL_Delay>
		
		//printf("MPU6000 SPI connection [OK].\n");
		isInit = true;
 80142f2:	4b06      	ldr	r3, [pc, #24]	; (801430c <mpu6000Init+0x128>)
 80142f4:	2201      	movs	r2, #1
 80142f6:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		//printf("MPU6000 SPI connection [FAIL].\n");
	}
	spiSetSpeed(SPI_BAUDRATEPRESCALER_8);
 80142f8:	2010      	movs	r0, #16
 80142fa:	f000 f889 	bl	8014410 <spiSetSpeed>
	return isInit;
 80142fe:	4b03      	ldr	r3, [pc, #12]	; (801430c <mpu6000Init+0x128>)
 8014300:	781b      	ldrb	r3, [r3, #0]
}
 8014302:	4618      	mov	r0, r3
 8014304:	3708      	adds	r7, #8
 8014306:	46bd      	mov	sp, r7
 8014308:	bd80      	pop	{r7, pc}
 801430a:	bf00      	nop
 801430c:	200085ea 	.word	0x200085ea
 8014310:	200085ec 	.word	0x200085ec
 8014314:	200085f0 	.word	0x200085f0
 8014318:	200085f4 	.word	0x200085f4
 801431c:	200085f8 	.word	0x200085f8

08014320 <mpu6000GyroRead>:

bool mpu6000GyroRead(Axis3i16* gyroRaw)
{
 8014320:	b580      	push	{r7, lr}
 8014322:	b082      	sub	sp, #8
 8014324:	af00      	add	r7, sp, #0
 8014326:	6078      	str	r0, [r7, #4]
	if(!isInit) 
 8014328:	4b19      	ldr	r3, [pc, #100]	; (8014390 <mpu6000GyroRead+0x70>)
 801432a:	781b      	ldrb	r3, [r3, #0]
 801432c:	f083 0301 	eor.w	r3, r3, #1
 8014330:	b2db      	uxtb	r3, r3
 8014332:	2b00      	cmp	r3, #0
 8014334:	d001      	beq.n	801433a <mpu6000GyroRead+0x1a>
		return false;
 8014336:	2300      	movs	r3, #0
 8014338:	e026      	b.n	8014388 <mpu6000GyroRead+0x68>
	//u8 buffer[6];
	mpu6000SpiReadRegister(MPU_RA_GYRO_XOUT_H, 6, &Gyrobuffer[0]);
 801433a:	4a16      	ldr	r2, [pc, #88]	; (8014394 <mpu6000GyroRead+0x74>)
 801433c:	2106      	movs	r1, #6
 801433e:	2043      	movs	r0, #67	; 0x43
 8014340:	f7ff feb8 	bl	80140b4 <mpu6000SpiReadRegister>
	gyroRaw->x = (((int16_t) Gyrobuffer[0]) << 8) | Gyrobuffer[1];
 8014344:	4b13      	ldr	r3, [pc, #76]	; (8014394 <mpu6000GyroRead+0x74>)
 8014346:	781b      	ldrb	r3, [r3, #0]
 8014348:	021b      	lsls	r3, r3, #8
 801434a:	b21a      	sxth	r2, r3
 801434c:	4b11      	ldr	r3, [pc, #68]	; (8014394 <mpu6000GyroRead+0x74>)
 801434e:	785b      	ldrb	r3, [r3, #1]
 8014350:	b21b      	sxth	r3, r3
 8014352:	4313      	orrs	r3, r2
 8014354:	b21a      	sxth	r2, r3
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	801a      	strh	r2, [r3, #0]
	gyroRaw->y = (((int16_t) Gyrobuffer[2]) << 8) | Gyrobuffer[3];
 801435a:	4b0e      	ldr	r3, [pc, #56]	; (8014394 <mpu6000GyroRead+0x74>)
 801435c:	789b      	ldrb	r3, [r3, #2]
 801435e:	021b      	lsls	r3, r3, #8
 8014360:	b21a      	sxth	r2, r3
 8014362:	4b0c      	ldr	r3, [pc, #48]	; (8014394 <mpu6000GyroRead+0x74>)
 8014364:	78db      	ldrb	r3, [r3, #3]
 8014366:	b21b      	sxth	r3, r3
 8014368:	4313      	orrs	r3, r2
 801436a:	b21a      	sxth	r2, r3
 801436c:	687b      	ldr	r3, [r7, #4]
 801436e:	805a      	strh	r2, [r3, #2]
	gyroRaw->z = (((int16_t) Gyrobuffer[4]) << 8) | Gyrobuffer[5];
 8014370:	4b08      	ldr	r3, [pc, #32]	; (8014394 <mpu6000GyroRead+0x74>)
 8014372:	791b      	ldrb	r3, [r3, #4]
 8014374:	021b      	lsls	r3, r3, #8
 8014376:	b21a      	sxth	r2, r3
 8014378:	4b06      	ldr	r3, [pc, #24]	; (8014394 <mpu6000GyroRead+0x74>)
 801437a:	795b      	ldrb	r3, [r3, #5]
 801437c:	b21b      	sxth	r3, r3
 801437e:	4313      	orrs	r3, r2
 8014380:	b21a      	sxth	r2, r3
 8014382:	687b      	ldr	r3, [r7, #4]
 8014384:	809a      	strh	r2, [r3, #4]
	return true;
 8014386:	2301      	movs	r3, #1
}
 8014388:	4618      	mov	r0, r3
 801438a:	3708      	adds	r7, #8
 801438c:	46bd      	mov	sp, r7
 801438e:	bd80      	pop	{r7, pc}
 8014390:	200085ea 	.word	0x200085ea
 8014394:	2000b24c 	.word	0x2000b24c

08014398 <mpu6000AccRead>:

bool mpu6000AccRead(Axis3i16* accRaw)
{
 8014398:	b580      	push	{r7, lr}
 801439a:	b082      	sub	sp, #8
 801439c:	af00      	add	r7, sp, #0
 801439e:	6078      	str	r0, [r7, #4]
	if(!isInit) 
 80143a0:	4b19      	ldr	r3, [pc, #100]	; (8014408 <mpu6000AccRead+0x70>)
 80143a2:	781b      	ldrb	r3, [r3, #0]
 80143a4:	f083 0301 	eor.w	r3, r3, #1
 80143a8:	b2db      	uxtb	r3, r3
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d001      	beq.n	80143b2 <mpu6000AccRead+0x1a>
		return false;
 80143ae:	2300      	movs	r3, #0
 80143b0:	e026      	b.n	8014400 <mpu6000AccRead+0x68>
	//u8 buffer[6];
	mpu6000SpiReadRegister(MPU_RA_ACCEL_XOUT_H, 6, &Accbuffer[0]);
 80143b2:	4a16      	ldr	r2, [pc, #88]	; (801440c <mpu6000AccRead+0x74>)
 80143b4:	2106      	movs	r1, #6
 80143b6:	203b      	movs	r0, #59	; 0x3b
 80143b8:	f7ff fe7c 	bl	80140b4 <mpu6000SpiReadRegister>
	accRaw->x = (((int16_t) Accbuffer[0]) << 8) | Accbuffer[1];
 80143bc:	4b13      	ldr	r3, [pc, #76]	; (801440c <mpu6000AccRead+0x74>)
 80143be:	781b      	ldrb	r3, [r3, #0]
 80143c0:	021b      	lsls	r3, r3, #8
 80143c2:	b21a      	sxth	r2, r3
 80143c4:	4b11      	ldr	r3, [pc, #68]	; (801440c <mpu6000AccRead+0x74>)
 80143c6:	785b      	ldrb	r3, [r3, #1]
 80143c8:	b21b      	sxth	r3, r3
 80143ca:	4313      	orrs	r3, r2
 80143cc:	b21a      	sxth	r2, r3
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	801a      	strh	r2, [r3, #0]
	accRaw->y = (((int16_t) Accbuffer[2]) << 8) | Accbuffer[3];
 80143d2:	4b0e      	ldr	r3, [pc, #56]	; (801440c <mpu6000AccRead+0x74>)
 80143d4:	789b      	ldrb	r3, [r3, #2]
 80143d6:	021b      	lsls	r3, r3, #8
 80143d8:	b21a      	sxth	r2, r3
 80143da:	4b0c      	ldr	r3, [pc, #48]	; (801440c <mpu6000AccRead+0x74>)
 80143dc:	78db      	ldrb	r3, [r3, #3]
 80143de:	b21b      	sxth	r3, r3
 80143e0:	4313      	orrs	r3, r2
 80143e2:	b21a      	sxth	r2, r3
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	805a      	strh	r2, [r3, #2]
	accRaw->z = (((int16_t) Accbuffer[4]) << 8) | Accbuffer[5];
 80143e8:	4b08      	ldr	r3, [pc, #32]	; (801440c <mpu6000AccRead+0x74>)
 80143ea:	791b      	ldrb	r3, [r3, #4]
 80143ec:	021b      	lsls	r3, r3, #8
 80143ee:	b21a      	sxth	r2, r3
 80143f0:	4b06      	ldr	r3, [pc, #24]	; (801440c <mpu6000AccRead+0x74>)
 80143f2:	795b      	ldrb	r3, [r3, #5]
 80143f4:	b21b      	sxth	r3, r3
 80143f6:	4313      	orrs	r3, r2
 80143f8:	b21a      	sxth	r2, r3
 80143fa:	687b      	ldr	r3, [r7, #4]
 80143fc:	809a      	strh	r2, [r3, #4]
	return true;
 80143fe:	2301      	movs	r3, #1
}
 8014400:	4618      	mov	r0, r3
 8014402:	3708      	adds	r7, #8
 8014404:	46bd      	mov	sp, r7
 8014406:	bd80      	pop	{r7, pc}
 8014408:	200085ea 	.word	0x200085ea
 801440c:	2000b244 	.word	0x2000b244

08014410 <spiSetSpeed>:

void spiSetSpeed(uint16_t speed)
{
 8014410:	b580      	push	{r7, lr}
 8014412:	b082      	sub	sp, #8
 8014414:	af00      	add	r7, sp, #0
 8014416:	4603      	mov	r3, r0
 8014418:	80fb      	strh	r3, [r7, #6]
  hspi1.Instance = SPI1;
 801441a:	4b09      	ldr	r3, [pc, #36]	; (8014440 <spiSetSpeed+0x30>)
 801441c:	4a09      	ldr	r2, [pc, #36]	; (8014444 <spiSetSpeed+0x34>)
 801441e:	601a      	str	r2, [r3, #0]
  hspi1.Init.BaudRatePrescaler = speed;
 8014420:	88fb      	ldrh	r3, [r7, #6]
 8014422:	4a07      	ldr	r2, [pc, #28]	; (8014440 <spiSetSpeed+0x30>)
 8014424:	61d3      	str	r3, [r2, #28]
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8014426:	4806      	ldr	r0, [pc, #24]	; (8014440 <spiSetSpeed+0x30>)
 8014428:	f7f2 f8aa 	bl	8006580 <HAL_SPI_Init>
 801442c:	4603      	mov	r3, r0
 801442e:	2b00      	cmp	r3, #0
 8014430:	d001      	beq.n	8014436 <spiSetSpeed+0x26>
  {
	Error_Handler();
 8014432:	f7ed fabd 	bl	80019b0 <Error_Handler>
  }
}
 8014436:	bf00      	nop
 8014438:	3708      	adds	r7, #8
 801443a:	46bd      	mov	sp, r7
 801443c:	bd80      	pop	{r7, pc}
 801443e:	bf00      	nop
 8014440:	20008bdc 	.word	0x20008bdc
 8014444:	40013000 	.word	0x40013000

08014448 <DMA2_Stream0Callback>:

void DMA2_Stream0Callback()
{
 8014448:	b580      	push	{r7, lr}
 801444a:	b082      	sub	sp, #8
 801444c:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 801444e:	2300      	movs	r3, #0
 8014450:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_spi1_rx))
	{
		//
		xSemaphoreGiveFromISR(spirxComplete, &xHigherPriorityTaskWoken);
 8014452:	4b1f      	ldr	r3, [pc, #124]	; (80144d0 <DMA2_Stream0Callback+0x88>)
 8014454:	681b      	ldr	r3, [r3, #0]
 8014456:	1d3a      	adds	r2, r7, #4
 8014458:	4611      	mov	r1, r2
 801445a:	4618      	mov	r0, r3
 801445c:	f7f5 fd35 	bl	8009eca <xQueueGiveFromISR>
		if (xHigherPriorityTaskWoken)
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	2b00      	cmp	r3, #0
 8014464:	d00a      	beq.n	801447c <DMA2_Stream0Callback+0x34>
		{
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8014466:	687b      	ldr	r3, [r7, #4]
 8014468:	2b00      	cmp	r3, #0
 801446a:	d007      	beq.n	801447c <DMA2_Stream0Callback+0x34>
 801446c:	4b19      	ldr	r3, [pc, #100]	; (80144d4 <DMA2_Stream0Callback+0x8c>)
 801446e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014472:	601a      	str	r2, [r3, #0]
 8014474:	f3bf 8f4f 	dsb	sy
 8014478:	f3bf 8f6f 	isb	sy
		}
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_rx,DMA_FLAG_TCIF2_6); //
 801447c:	4b16      	ldr	r3, [pc, #88]	; (80144d8 <DMA2_Stream0Callback+0x90>)
 801447e:	681b      	ldr	r3, [r3, #0]
 8014480:	461a      	mov	r2, r3
 8014482:	4b16      	ldr	r3, [pc, #88]	; (80144dc <DMA2_Stream0Callback+0x94>)
 8014484:	429a      	cmp	r2, r3
 8014486:	d904      	bls.n	8014492 <DMA2_Stream0Callback+0x4a>
 8014488:	4b15      	ldr	r3, [pc, #84]	; (80144e0 <DMA2_Stream0Callback+0x98>)
 801448a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801448e:	60da      	str	r2, [r3, #12]
	}
}
 8014490:	e019      	b.n	80144c6 <DMA2_Stream0Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_rx,DMA_FLAG_TCIF2_6); //
 8014492:	4b11      	ldr	r3, [pc, #68]	; (80144d8 <DMA2_Stream0Callback+0x90>)
 8014494:	681b      	ldr	r3, [r3, #0]
 8014496:	461a      	mov	r2, r3
 8014498:	4b12      	ldr	r3, [pc, #72]	; (80144e4 <DMA2_Stream0Callback+0x9c>)
 801449a:	429a      	cmp	r2, r3
 801449c:	d904      	bls.n	80144a8 <DMA2_Stream0Callback+0x60>
 801449e:	4a10      	ldr	r2, [pc, #64]	; (80144e0 <DMA2_Stream0Callback+0x98>)
 80144a0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80144a4:	6093      	str	r3, [r2, #8]
}
 80144a6:	e00e      	b.n	80144c6 <DMA2_Stream0Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_rx,DMA_FLAG_TCIF2_6); //
 80144a8:	4b0b      	ldr	r3, [pc, #44]	; (80144d8 <DMA2_Stream0Callback+0x90>)
 80144aa:	681b      	ldr	r3, [r3, #0]
 80144ac:	461a      	mov	r2, r3
 80144ae:	4b0e      	ldr	r3, [pc, #56]	; (80144e8 <DMA2_Stream0Callback+0xa0>)
 80144b0:	429a      	cmp	r2, r3
 80144b2:	d904      	bls.n	80144be <DMA2_Stream0Callback+0x76>
 80144b4:	4a0d      	ldr	r2, [pc, #52]	; (80144ec <DMA2_Stream0Callback+0xa4>)
 80144b6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80144ba:	60d3      	str	r3, [r2, #12]
}
 80144bc:	e003      	b.n	80144c6 <DMA2_Stream0Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_rx,DMA_FLAG_TCIF2_6); //
 80144be:	4a0b      	ldr	r2, [pc, #44]	; (80144ec <DMA2_Stream0Callback+0xa4>)
 80144c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80144c4:	6093      	str	r3, [r2, #8]
}
 80144c6:	bf00      	nop
 80144c8:	3708      	adds	r7, #8
 80144ca:	46bd      	mov	sp, r7
 80144cc:	bd80      	pop	{r7, pc}
 80144ce:	bf00      	nop
 80144d0:	200085f0 	.word	0x200085f0
 80144d4:	e000ed04 	.word	0xe000ed04
 80144d8:	20008c7c 	.word	0x20008c7c
 80144dc:	40026458 	.word	0x40026458
 80144e0:	40026400 	.word	0x40026400
 80144e4:	400260b8 	.word	0x400260b8
 80144e8:	40026058 	.word	0x40026058
 80144ec:	40026000 	.word	0x40026000

080144f0 <DMA2_Stream5Callback>:

void DMA2_Stream5Callback()
{
 80144f0:	b580      	push	{r7, lr}
 80144f2:	b082      	sub	sp, #8
 80144f4:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 80144f6:	2300      	movs	r3, #0
 80144f8:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_spi1_tx))
	{
		//
		xSemaphoreGiveFromISR(spitxComplete, &xHigherPriorityTaskWoken);
 80144fa:	4b1f      	ldr	r3, [pc, #124]	; (8014578 <DMA2_Stream5Callback+0x88>)
 80144fc:	681b      	ldr	r3, [r3, #0]
 80144fe:	1d3a      	adds	r2, r7, #4
 8014500:	4611      	mov	r1, r2
 8014502:	4618      	mov	r0, r3
 8014504:	f7f5 fce1 	bl	8009eca <xQueueGiveFromISR>
		if (xHigherPriorityTaskWoken)
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	2b00      	cmp	r3, #0
 801450c:	d00a      	beq.n	8014524 <DMA2_Stream5Callback+0x34>
		{
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	2b00      	cmp	r3, #0
 8014512:	d007      	beq.n	8014524 <DMA2_Stream5Callback+0x34>
 8014514:	4b19      	ldr	r3, [pc, #100]	; (801457c <DMA2_Stream5Callback+0x8c>)
 8014516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801451a:	601a      	str	r2, [r3, #0]
 801451c:	f3bf 8f4f 	dsb	sy
 8014520:	f3bf 8f6f 	isb	sy
		}
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_tx,DMA_FLAG_TCIF2_6); //
 8014524:	4b16      	ldr	r3, [pc, #88]	; (8014580 <DMA2_Stream5Callback+0x90>)
 8014526:	681b      	ldr	r3, [r3, #0]
 8014528:	461a      	mov	r2, r3
 801452a:	4b16      	ldr	r3, [pc, #88]	; (8014584 <DMA2_Stream5Callback+0x94>)
 801452c:	429a      	cmp	r2, r3
 801452e:	d904      	bls.n	801453a <DMA2_Stream5Callback+0x4a>
 8014530:	4b15      	ldr	r3, [pc, #84]	; (8014588 <DMA2_Stream5Callback+0x98>)
 8014532:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8014536:	60da      	str	r2, [r3, #12]
	}
}
 8014538:	e019      	b.n	801456e <DMA2_Stream5Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_tx,DMA_FLAG_TCIF2_6); //
 801453a:	4b11      	ldr	r3, [pc, #68]	; (8014580 <DMA2_Stream5Callback+0x90>)
 801453c:	681b      	ldr	r3, [r3, #0]
 801453e:	461a      	mov	r2, r3
 8014540:	4b12      	ldr	r3, [pc, #72]	; (801458c <DMA2_Stream5Callback+0x9c>)
 8014542:	429a      	cmp	r2, r3
 8014544:	d904      	bls.n	8014550 <DMA2_Stream5Callback+0x60>
 8014546:	4a10      	ldr	r2, [pc, #64]	; (8014588 <DMA2_Stream5Callback+0x98>)
 8014548:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801454c:	6093      	str	r3, [r2, #8]
}
 801454e:	e00e      	b.n	801456e <DMA2_Stream5Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_tx,DMA_FLAG_TCIF2_6); //
 8014550:	4b0b      	ldr	r3, [pc, #44]	; (8014580 <DMA2_Stream5Callback+0x90>)
 8014552:	681b      	ldr	r3, [r3, #0]
 8014554:	461a      	mov	r2, r3
 8014556:	4b0e      	ldr	r3, [pc, #56]	; (8014590 <DMA2_Stream5Callback+0xa0>)
 8014558:	429a      	cmp	r2, r3
 801455a:	d904      	bls.n	8014566 <DMA2_Stream5Callback+0x76>
 801455c:	4a0d      	ldr	r2, [pc, #52]	; (8014594 <DMA2_Stream5Callback+0xa4>)
 801455e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8014562:	60d3      	str	r3, [r2, #12]
}
 8014564:	e003      	b.n	801456e <DMA2_Stream5Callback+0x7e>
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_tx,DMA_FLAG_TCIF2_6); //
 8014566:	4a0b      	ldr	r2, [pc, #44]	; (8014594 <DMA2_Stream5Callback+0xa4>)
 8014568:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801456c:	6093      	str	r3, [r2, #8]
}
 801456e:	bf00      	nop
 8014570:	3708      	adds	r7, #8
 8014572:	46bd      	mov	sp, r7
 8014574:	bd80      	pop	{r7, pc}
 8014576:	bf00      	nop
 8014578:	200085ec 	.word	0x200085ec
 801457c:	e000ed04 	.word	0xe000ed04
 8014580:	20008d20 	.word	0x20008d20
 8014584:	40026458 	.word	0x40026458
 8014588:	40026400 	.word	0x40026400
 801458c:	400260b8 	.word	0x400260b8
 8014590:	40026058 	.word	0x40026058
 8014594:	40026000 	.word	0x40026000

08014598 <STMFLASH_ReadWord>:

//(16)
//faddr:
//:.
u32 STMFLASH_ReadWord(u32 faddr)
{
 8014598:	b480      	push	{r7}
 801459a:	b083      	sub	sp, #12
 801459c:	af00      	add	r7, sp, #0
 801459e:	6078      	str	r0, [r7, #4]
	return *(vu32*)faddr; 
 80145a0:	687b      	ldr	r3, [r7, #4]
 80145a2:	681b      	ldr	r3, [r3, #0]
}
 80145a4:	4618      	mov	r0, r3
 80145a6:	370c      	adds	r7, #12
 80145a8:	46bd      	mov	sp, r7
 80145aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145ae:	4770      	bx	lr

080145b0 <STMFLASH_GetFlashSector>:

//flash
//addr:flash
//:0~11,addr
uint16_t STMFLASH_GetFlashSector(u32 addr)
{
 80145b0:	b480      	push	{r7}
 80145b2:	b083      	sub	sp, #12
 80145b4:	af00      	add	r7, sp, #0
 80145b6:	6078      	str	r0, [r7, #4]
	if(addr<ADDR_FLASH_SECTOR_1)return FLASH_SECTOR_0;
 80145b8:	687b      	ldr	r3, [r7, #4]
 80145ba:	4a24      	ldr	r2, [pc, #144]	; (801464c <STMFLASH_GetFlashSector+0x9c>)
 80145bc:	4293      	cmp	r3, r2
 80145be:	d201      	bcs.n	80145c4 <STMFLASH_GetFlashSector+0x14>
 80145c0:	2300      	movs	r3, #0
 80145c2:	e03c      	b.n	801463e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_2)return FLASH_SECTOR_1;
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	4a22      	ldr	r2, [pc, #136]	; (8014650 <STMFLASH_GetFlashSector+0xa0>)
 80145c8:	4293      	cmp	r3, r2
 80145ca:	d201      	bcs.n	80145d0 <STMFLASH_GetFlashSector+0x20>
 80145cc:	2301      	movs	r3, #1
 80145ce:	e036      	b.n	801463e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_3)return FLASH_SECTOR_2;
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	4a20      	ldr	r2, [pc, #128]	; (8014654 <STMFLASH_GetFlashSector+0xa4>)
 80145d4:	4293      	cmp	r3, r2
 80145d6:	d201      	bcs.n	80145dc <STMFLASH_GetFlashSector+0x2c>
 80145d8:	2302      	movs	r3, #2
 80145da:	e030      	b.n	801463e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_4)return FLASH_SECTOR_3;
 80145dc:	687b      	ldr	r3, [r7, #4]
 80145de:	4a1e      	ldr	r2, [pc, #120]	; (8014658 <STMFLASH_GetFlashSector+0xa8>)
 80145e0:	4293      	cmp	r3, r2
 80145e2:	d801      	bhi.n	80145e8 <STMFLASH_GetFlashSector+0x38>
 80145e4:	2303      	movs	r3, #3
 80145e6:	e02a      	b.n	801463e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_5)return FLASH_SECTOR_4;
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	4a1c      	ldr	r2, [pc, #112]	; (801465c <STMFLASH_GetFlashSector+0xac>)
 80145ec:	4293      	cmp	r3, r2
 80145ee:	d801      	bhi.n	80145f4 <STMFLASH_GetFlashSector+0x44>
 80145f0:	2304      	movs	r3, #4
 80145f2:	e024      	b.n	801463e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_6)return FLASH_SECTOR_5;
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	4a1a      	ldr	r2, [pc, #104]	; (8014660 <STMFLASH_GetFlashSector+0xb0>)
 80145f8:	4293      	cmp	r3, r2
 80145fa:	d801      	bhi.n	8014600 <STMFLASH_GetFlashSector+0x50>
 80145fc:	2305      	movs	r3, #5
 80145fe:	e01e      	b.n	801463e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_7)return FLASH_SECTOR_6;
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	4a18      	ldr	r2, [pc, #96]	; (8014664 <STMFLASH_GetFlashSector+0xb4>)
 8014604:	4293      	cmp	r3, r2
 8014606:	d801      	bhi.n	801460c <STMFLASH_GetFlashSector+0x5c>
 8014608:	2306      	movs	r3, #6
 801460a:	e018      	b.n	801463e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_8)return FLASH_SECTOR_7;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	4a16      	ldr	r2, [pc, #88]	; (8014668 <STMFLASH_GetFlashSector+0xb8>)
 8014610:	4293      	cmp	r3, r2
 8014612:	d801      	bhi.n	8014618 <STMFLASH_GetFlashSector+0x68>
 8014614:	2307      	movs	r3, #7
 8014616:	e012      	b.n	801463e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_9)return FLASH_SECTOR_8;
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	4a14      	ldr	r2, [pc, #80]	; (801466c <STMFLASH_GetFlashSector+0xbc>)
 801461c:	4293      	cmp	r3, r2
 801461e:	d801      	bhi.n	8014624 <STMFLASH_GetFlashSector+0x74>
 8014620:	2308      	movs	r3, #8
 8014622:	e00c      	b.n	801463e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_10)return FLASH_SECTOR_9;
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	4a12      	ldr	r2, [pc, #72]	; (8014670 <STMFLASH_GetFlashSector+0xc0>)
 8014628:	4293      	cmp	r3, r2
 801462a:	d801      	bhi.n	8014630 <STMFLASH_GetFlashSector+0x80>
 801462c:	2309      	movs	r3, #9
 801462e:	e006      	b.n	801463e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_11)return FLASH_SECTOR_10;
 8014630:	687b      	ldr	r3, [r7, #4]
 8014632:	4a10      	ldr	r2, [pc, #64]	; (8014674 <STMFLASH_GetFlashSector+0xc4>)
 8014634:	4293      	cmp	r3, r2
 8014636:	d801      	bhi.n	801463c <STMFLASH_GetFlashSector+0x8c>
 8014638:	230a      	movs	r3, #10
 801463a:	e000      	b.n	801463e <STMFLASH_GetFlashSector+0x8e>
	return FLASH_SECTOR_11;
 801463c:	230b      	movs	r3, #11
}
 801463e:	4618      	mov	r0, r3
 8014640:	370c      	adds	r7, #12
 8014642:	46bd      	mov	sp, r7
 8014644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014648:	4770      	bx	lr
 801464a:	bf00      	nop
 801464c:	08004000 	.word	0x08004000
 8014650:	08008000 	.word	0x08008000
 8014654:	0800c000 	.word	0x0800c000
 8014658:	0800ffff 	.word	0x0800ffff
 801465c:	0801ffff 	.word	0x0801ffff
 8014660:	0803ffff 	.word	0x0803ffff
 8014664:	0805ffff 	.word	0x0805ffff
 8014668:	0807ffff 	.word	0x0807ffff
 801466c:	0809ffff 	.word	0x0809ffff
 8014670:	080bffff 	.word	0x080bffff
 8014674:	080dffff 	.word	0x080dffff

08014678 <STMFLASH_Write>:
//OTP:0X1FFF7800~0X1FFF7A0F
//WriteAddr:(4!!)
//pBuffer:
//NumToWrite:(32)(32.)
void STMFLASH_Write(u32 WriteAddr,u32 *pBuffer,u32 NumToWrite)	
{ 
 8014678:	b580      	push	{r7, lr}
 801467a:	b088      	sub	sp, #32
 801467c:	af00      	add	r7, sp, #0
 801467e:	60f8      	str	r0, [r7, #12]
 8014680:	60b9      	str	r1, [r7, #8]
 8014682:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status=HAL_OK;
 8014684:	2300      	movs	r3, #0
 8014686:	76fb      	strb	r3, [r7, #27]
	u32 addrx=0;
 8014688:	2300      	movs	r3, #0
 801468a:	61fb      	str	r3, [r7, #28]
	u32 endaddr=0;
 801468c:	2300      	movs	r3, #0
 801468e:	617b      	str	r3, [r7, #20]
	if(WriteAddr<STM32_FLASH_BASE||WriteAddr%4)return;	//
 8014690:	68fb      	ldr	r3, [r7, #12]
 8014692:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8014696:	d355      	bcc.n	8014744 <STMFLASH_Write+0xcc>
 8014698:	68fb      	ldr	r3, [r7, #12]
 801469a:	f003 0303 	and.w	r3, r3, #3
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d150      	bne.n	8014744 <STMFLASH_Write+0xcc>
	while(HAL_FLASH_Unlock())									//
 80146a2:	bf00      	nop
 80146a4:	f7ef fb7a 	bl	8003d9c <HAL_FLASH_Unlock>
 80146a8:	4603      	mov	r3, r0
 80146aa:	2b00      	cmp	r3, #0
 80146ac:	d1fa      	bne.n	80146a4 <STMFLASH_Write+0x2c>
	{
		;
	}
	__HAL_FLASH_DATA_CACHE_DISABLE();//FLASH,
 80146ae:	4b27      	ldr	r3, [pc, #156]	; (801474c <STMFLASH_Write+0xd4>)
 80146b0:	681b      	ldr	r3, [r3, #0]
 80146b2:	4a26      	ldr	r2, [pc, #152]	; (801474c <STMFLASH_Write+0xd4>)
 80146b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80146b8:	6013      	str	r3, [r2, #0]

	addrx=WriteAddr;				//
 80146ba:	68fb      	ldr	r3, [r7, #12]
 80146bc:	61fb      	str	r3, [r7, #28]
	endaddr=WriteAddr+NumToWrite*4;	//
 80146be:	687b      	ldr	r3, [r7, #4]
 80146c0:	009b      	lsls	r3, r3, #2
 80146c2:	68fa      	ldr	r2, [r7, #12]
 80146c4:	4413      	add	r3, r2
 80146c6:	617b      	str	r3, [r7, #20]
	if(addrx<0X1FFF0000)			//,!!
 80146c8:	69fb      	ldr	r3, [r7, #28]
 80146ca:	4a21      	ldr	r2, [pc, #132]	; (8014750 <STMFLASH_Write+0xd8>)
 80146cc:	4293      	cmp	r3, r2
 80146ce:	d82a      	bhi.n	8014726 <STMFLASH_Write+0xae>
	{
		while(addrx<endaddr)		//.(FFFFFFFF,)
 80146d0:	e012      	b.n	80146f8 <STMFLASH_Write+0x80>
		{
			if(STMFLASH_ReadWord(addrx)!=0XFFFFFFFF)//0XFFFFFFFF,
 80146d2:	69f8      	ldr	r0, [r7, #28]
 80146d4:	f7ff ff60 	bl	8014598 <STMFLASH_ReadWord>
 80146d8:	4603      	mov	r3, r0
 80146da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146de:	d008      	beq.n	80146f2 <STMFLASH_Write+0x7a>
			{
				FLASH_Erase_Sector(STMFLASH_GetFlashSector(addrx), FLASH_VOLTAGE_RANGE_3);//VCC=2.7~3.6V!!
 80146e0:	69f8      	ldr	r0, [r7, #28]
 80146e2:	f7ff ff65 	bl	80145b0 <STMFLASH_GetFlashSector>
 80146e6:	4603      	mov	r3, r0
 80146e8:	2102      	movs	r1, #2
 80146ea:	4618      	mov	r0, r3
 80146ec:	f7ef fcb8 	bl	8004060 <FLASH_Erase_Sector>
 80146f0:	e002      	b.n	80146f8 <STMFLASH_Write+0x80>
			}else addrx+=4;
 80146f2:	69fb      	ldr	r3, [r7, #28]
 80146f4:	3304      	adds	r3, #4
 80146f6:	61fb      	str	r3, [r7, #28]
		while(addrx<endaddr)		//.(FFFFFFFF,)
 80146f8:	69fa      	ldr	r2, [r7, #28]
 80146fa:	697b      	ldr	r3, [r7, #20]
 80146fc:	429a      	cmp	r2, r3
 80146fe:	d3e8      	bcc.n	80146d2 <STMFLASH_Write+0x5a>
		}
	}
//	if(status==FLASH_COMPLETE)
//	{
		while(WriteAddr<endaddr)//
 8014700:	e011      	b.n	8014726 <STMFLASH_Write+0xae>
		{
			if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, WriteAddr, *pBuffer)!=HAL_OK)//
 8014702:	68bb      	ldr	r3, [r7, #8]
 8014704:	681b      	ldr	r3, [r3, #0]
 8014706:	461a      	mov	r2, r3
 8014708:	f04f 0300 	mov.w	r3, #0
 801470c:	68f9      	ldr	r1, [r7, #12]
 801470e:	2002      	movs	r0, #2
 8014710:	f7ef faf0 	bl	8003cf4 <HAL_FLASH_Program>
 8014714:	4603      	mov	r3, r0
 8014716:	2b00      	cmp	r3, #0
 8014718:	d10a      	bne.n	8014730 <STMFLASH_Write+0xb8>
			{
				break;	//
			}
			WriteAddr+=4;
 801471a:	68fb      	ldr	r3, [r7, #12]
 801471c:	3304      	adds	r3, #4
 801471e:	60fb      	str	r3, [r7, #12]
			pBuffer++;
 8014720:	68bb      	ldr	r3, [r7, #8]
 8014722:	3304      	adds	r3, #4
 8014724:	60bb      	str	r3, [r7, #8]
		while(WriteAddr<endaddr)//
 8014726:	68fa      	ldr	r2, [r7, #12]
 8014728:	697b      	ldr	r3, [r7, #20]
 801472a:	429a      	cmp	r2, r3
 801472c:	d3e9      	bcc.n	8014702 <STMFLASH_Write+0x8a>
 801472e:	e000      	b.n	8014732 <STMFLASH_Write+0xba>
				break;	//
 8014730:	bf00      	nop
		}
//	}
	__HAL_FLASH_DATA_CACHE_ENABLE();	//FLASH,
 8014732:	4b06      	ldr	r3, [pc, #24]	; (801474c <STMFLASH_Write+0xd4>)
 8014734:	681b      	ldr	r3, [r3, #0]
 8014736:	4a05      	ldr	r2, [pc, #20]	; (801474c <STMFLASH_Write+0xd4>)
 8014738:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801473c:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Lock();//
 801473e:	f7ef fb4f 	bl	8003de0 <HAL_FLASH_Lock>
 8014742:	e000      	b.n	8014746 <STMFLASH_Write+0xce>
	if(WriteAddr<STM32_FLASH_BASE||WriteAddr%4)return;	//
 8014744:	bf00      	nop
} 
 8014746:	3720      	adds	r7, #32
 8014748:	46bd      	mov	sp, r7
 801474a:	bd80      	pop	{r7, pc}
 801474c:	40023c00 	.word	0x40023c00
 8014750:	1ffeffff 	.word	0x1ffeffff

08014754 <STMFLASH_Read>:
//
//ReadAddr:
//pBuffer:
//NumToRead:(4)
void STMFLASH_Read(u32 ReadAddr,u32 *pBuffer,u32 NumToRead)   	
{
 8014754:	b590      	push	{r4, r7, lr}
 8014756:	b087      	sub	sp, #28
 8014758:	af00      	add	r7, sp, #0
 801475a:	60f8      	str	r0, [r7, #12]
 801475c:	60b9      	str	r1, [r7, #8]
 801475e:	607a      	str	r2, [r7, #4]
	u32 i;
	for(i=0;i<NumToRead;i++)
 8014760:	2300      	movs	r3, #0
 8014762:	617b      	str	r3, [r7, #20]
 8014764:	e00e      	b.n	8014784 <STMFLASH_Read+0x30>
	{
		pBuffer[i]=STMFLASH_ReadWord(ReadAddr);//4.
 8014766:	697b      	ldr	r3, [r7, #20]
 8014768:	009b      	lsls	r3, r3, #2
 801476a:	68ba      	ldr	r2, [r7, #8]
 801476c:	18d4      	adds	r4, r2, r3
 801476e:	68f8      	ldr	r0, [r7, #12]
 8014770:	f7ff ff12 	bl	8014598 <STMFLASH_ReadWord>
 8014774:	4603      	mov	r3, r0
 8014776:	6023      	str	r3, [r4, #0]
		ReadAddr+=4;//4.
 8014778:	68fb      	ldr	r3, [r7, #12]
 801477a:	3304      	adds	r3, #4
 801477c:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 801477e:	697b      	ldr	r3, [r7, #20]
 8014780:	3301      	adds	r3, #1
 8014782:	617b      	str	r3, [r7, #20]
 8014784:	697a      	ldr	r2, [r7, #20]
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	429a      	cmp	r2, r3
 801478a:	d3ec      	bcc.n	8014766 <STMFLASH_Read+0x12>
	}
}
 801478c:	bf00      	nop
 801478e:	bf00      	nop
 8014790:	371c      	adds	r7, #28
 8014792:	46bd      	mov	sp, r7
 8014794:	bd90      	pop	{r4, r7, pc}

08014796 <systemInit>:
#include "system.h"

/**/
void systemInit(void)
{
 8014796:	b580      	push	{r7, lr}
 8014798:	af00      	add	r7, sp, #0
	IICInit();
 801479a:	f7ff fabb 	bl	8013d14 <IICInit>
	ledInit();			/*led*/
 801479e:	f7ff fb35 	bl	8013e0c <ledInit>
	ledStripInit();		/*WS2812RGB*/
 80147a2:	f000 fd47 	bl	8015234 <ledStripInit>
	beeperInit();		/**/
 80147a6:	f7fe fe33 	bl	8013410 <beeperInit>
	configParamInit();	/**/
 80147aa:	f7fe fd0b 	bl	80131c4 <configParamInit>
	pmInit();			/**/
 80147ae:	f000 fd65 	bl	801527c <pmInit>
	rxInit();			/*ppm*/
 80147b2:	f001 fa3b 	bl	8015c2c <rxInit>
	usblinkInit();		/*USB*/
 80147b6:	f7fe fb93 	bl	8012ee0 <usblinkInit>
	atkpInit();			/**/
 80147ba:	f7fe fb0d 	bl	8012dd8 <atkpInit>
	consoleInit();		/**/
 80147be:	f7fe fb63 	bl	8012e88 <consoleInit>
	stabilizerInit();	/* PID */
 80147c2:	f003 f899 	bl	80178f8 <stabilizerInit>
}
 80147c6:	bf00      	nop
 80147c8:	bd80      	pop	{r7, pc}
	...

080147cc <ws2812Init>:
extern DMA_HandleTypeDef hdma_tim2_ch1;
extern TIM_HandleTypeDef htim2;

//ws2812
void ws2812Init(void)
{
 80147cc:	b580      	push	{r7, lr}
 80147ce:	b082      	sub	sp, #8
 80147d0:	af02      	add	r7, sp, #8
	HAL_DMA_Start(&hdma_tim2_ch1, (u32)dmaBuffer0, (u32)&TIM2->CCR1, 24);
 80147d2:	4912      	ldr	r1, [pc, #72]	; (801481c <ws2812Init+0x50>)
 80147d4:	2318      	movs	r3, #24
 80147d6:	4a12      	ldr	r2, [pc, #72]	; (8014820 <ws2812Init+0x54>)
 80147d8:	4812      	ldr	r0, [pc, #72]	; (8014824 <ws2812Init+0x58>)
 80147da:	f7ee fedf 	bl	800359c <HAL_DMA_Start>
	HAL_DMAEx_MultiBufferStart(&hdma_tim2_ch1, (u32)dmaBuffer0, (u32)&TIM2->CCR1, MEMORY0,24);
 80147de:	490f      	ldr	r1, [pc, #60]	; (801481c <ws2812Init+0x50>)
 80147e0:	2318      	movs	r3, #24
 80147e2:	9300      	str	r3, [sp, #0]
 80147e4:	2300      	movs	r3, #0
 80147e6:	4a0e      	ldr	r2, [pc, #56]	; (8014820 <ws2812Init+0x54>)
 80147e8:	480e      	ldr	r0, [pc, #56]	; (8014824 <ws2812Init+0x58>)
 80147ea:	f7ef fa11 	bl	8003c10 <HAL_DMAEx_MultiBufferStart>
//	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 9;
//	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
//	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
//	NVIC_Init(&NVIC_InitStructure);

	vSemaphoreCreateBinary(allLedDone);
 80147ee:	2203      	movs	r2, #3
 80147f0:	2100      	movs	r1, #0
 80147f2:	2001      	movs	r0, #1
 80147f4:	f7f5 f940 	bl	8009a78 <xQueueGenericCreate>
 80147f8:	4603      	mov	r3, r0
 80147fa:	4a0b      	ldr	r2, [pc, #44]	; (8014828 <ws2812Init+0x5c>)
 80147fc:	6013      	str	r3, [r2, #0]
 80147fe:	4b0a      	ldr	r3, [pc, #40]	; (8014828 <ws2812Init+0x5c>)
 8014800:	681b      	ldr	r3, [r3, #0]
 8014802:	2b00      	cmp	r3, #0
 8014804:	d006      	beq.n	8014814 <ws2812Init+0x48>
 8014806:	4b08      	ldr	r3, [pc, #32]	; (8014828 <ws2812Init+0x5c>)
 8014808:	6818      	ldr	r0, [r3, #0]
 801480a:	2300      	movs	r3, #0
 801480c:	2200      	movs	r2, #0
 801480e:	2100      	movs	r1, #0
 8014810:	f7f5 f9c2 	bl	8009b98 <xQueueGenericSend>
}
 8014814:	bf00      	nop
 8014816:	46bd      	mov	sp, r7
 8014818:	bd80      	pop	{r7, pc}
 801481a:	bf00      	nop
 801481c:	2000b2b4 	.word	0x2000b2b4
 8014820:	40000034 	.word	0x40000034
 8014824:	200087dc 	.word	0x200087dc
 8014828:	200085fc 	.word	0x200085fc

0801482c <fillLed>:

//ws2812
static void fillLed(u32 *buffer, u8 *color)
{
 801482c:	b480      	push	{r7}
 801482e:	b085      	sub	sp, #20
 8014830:	af00      	add	r7, sp, #0
 8014832:	6078      	str	r0, [r7, #4]
 8014834:	6039      	str	r1, [r7, #0]
    int i;

    for(i=0; i<8; i++) // GREEN
 8014836:	2300      	movs	r3, #0
 8014838:	60fb      	str	r3, [r7, #12]
 801483a:	e015      	b.n	8014868 <fillLed+0x3c>
	{
	    buffer[i] = ((color[1]<<i) & 0x0080) ? TIMING_ONE:TIMING_ZERO;
 801483c:	683b      	ldr	r3, [r7, #0]
 801483e:	3301      	adds	r3, #1
 8014840:	781b      	ldrb	r3, [r3, #0]
 8014842:	461a      	mov	r2, r3
 8014844:	68fb      	ldr	r3, [r7, #12]
 8014846:	fa02 f303 	lsl.w	r3, r2, r3
 801484a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801484e:	2b00      	cmp	r3, #0
 8014850:	d001      	beq.n	8014856 <fillLed+0x2a>
 8014852:	2247      	movs	r2, #71	; 0x47
 8014854:	e000      	b.n	8014858 <fillLed+0x2c>
 8014856:	2221      	movs	r2, #33	; 0x21
 8014858:	68fb      	ldr	r3, [r7, #12]
 801485a:	009b      	lsls	r3, r3, #2
 801485c:	6879      	ldr	r1, [r7, #4]
 801485e:	440b      	add	r3, r1
 8014860:	601a      	str	r2, [r3, #0]
    for(i=0; i<8; i++) // GREEN
 8014862:	68fb      	ldr	r3, [r7, #12]
 8014864:	3301      	adds	r3, #1
 8014866:	60fb      	str	r3, [r7, #12]
 8014868:	68fb      	ldr	r3, [r7, #12]
 801486a:	2b07      	cmp	r3, #7
 801486c:	dde6      	ble.n	801483c <fillLed+0x10>
	}
	for(i=0; i<8; i++) // RED
 801486e:	2300      	movs	r3, #0
 8014870:	60fb      	str	r3, [r7, #12]
 8014872:	e015      	b.n	80148a0 <fillLed+0x74>
	{
	    buffer[8+i] = ((color[0]<<i) & 0x0080) ? TIMING_ONE:TIMING_ZERO;
 8014874:	683b      	ldr	r3, [r7, #0]
 8014876:	781b      	ldrb	r3, [r3, #0]
 8014878:	461a      	mov	r2, r3
 801487a:	68fb      	ldr	r3, [r7, #12]
 801487c:	fa02 f303 	lsl.w	r3, r2, r3
 8014880:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014884:	2b00      	cmp	r3, #0
 8014886:	d001      	beq.n	801488c <fillLed+0x60>
 8014888:	2247      	movs	r2, #71	; 0x47
 801488a:	e000      	b.n	801488e <fillLed+0x62>
 801488c:	2221      	movs	r2, #33	; 0x21
 801488e:	68fb      	ldr	r3, [r7, #12]
 8014890:	3308      	adds	r3, #8
 8014892:	009b      	lsls	r3, r3, #2
 8014894:	6879      	ldr	r1, [r7, #4]
 8014896:	440b      	add	r3, r1
 8014898:	601a      	str	r2, [r3, #0]
	for(i=0; i<8; i++) // RED
 801489a:	68fb      	ldr	r3, [r7, #12]
 801489c:	3301      	adds	r3, #1
 801489e:	60fb      	str	r3, [r7, #12]
 80148a0:	68fb      	ldr	r3, [r7, #12]
 80148a2:	2b07      	cmp	r3, #7
 80148a4:	dde6      	ble.n	8014874 <fillLed+0x48>
	}
	for(i=0; i<8; i++) // BLUE
 80148a6:	2300      	movs	r3, #0
 80148a8:	60fb      	str	r3, [r7, #12]
 80148aa:	e016      	b.n	80148da <fillLed+0xae>
	{
	    buffer[16+i] = ((color[2]<<i) & 0x0080) ? TIMING_ONE:TIMING_ZERO;
 80148ac:	683b      	ldr	r3, [r7, #0]
 80148ae:	3302      	adds	r3, #2
 80148b0:	781b      	ldrb	r3, [r3, #0]
 80148b2:	461a      	mov	r2, r3
 80148b4:	68fb      	ldr	r3, [r7, #12]
 80148b6:	fa02 f303 	lsl.w	r3, r2, r3
 80148ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80148be:	2b00      	cmp	r3, #0
 80148c0:	d001      	beq.n	80148c6 <fillLed+0x9a>
 80148c2:	2247      	movs	r2, #71	; 0x47
 80148c4:	e000      	b.n	80148c8 <fillLed+0x9c>
 80148c6:	2221      	movs	r2, #33	; 0x21
 80148c8:	68fb      	ldr	r3, [r7, #12]
 80148ca:	3310      	adds	r3, #16
 80148cc:	009b      	lsls	r3, r3, #2
 80148ce:	6879      	ldr	r1, [r7, #4]
 80148d0:	440b      	add	r3, r1
 80148d2:	601a      	str	r2, [r3, #0]
	for(i=0; i<8; i++) // BLUE
 80148d4:	68fb      	ldr	r3, [r7, #12]
 80148d6:	3301      	adds	r3, #1
 80148d8:	60fb      	str	r3, [r7, #12]
 80148da:	68fb      	ldr	r3, [r7, #12]
 80148dc:	2b07      	cmp	r3, #7
 80148de:	dde5      	ble.n	80148ac <fillLed+0x80>
	}
}
 80148e0:	bf00      	nop
 80148e2:	bf00      	nop
 80148e4:	3714      	adds	r7, #20
 80148e6:	46bd      	mov	sp, r7
 80148e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148ec:	4770      	bx	lr
	...

080148f0 <ws2812Send>:
static int total_led = 0;
static u8(*color_led)[3] = NULL;

//ws2812DMA
void ws2812Send(u8 (*color)[3], u16 len)
{
 80148f0:	b580      	push	{r7, lr}
 80148f2:	b082      	sub	sp, #8
 80148f4:	af00      	add	r7, sp, #0
 80148f6:	6078      	str	r0, [r7, #4]
 80148f8:	460b      	mov	r3, r1
 80148fa:	807b      	strh	r3, [r7, #2]
	if(len<1) return;
 80148fc:	887b      	ldrh	r3, [r7, #2]
 80148fe:	2b00      	cmp	r3, #0
 8014900:	d042      	beq.n	8014988 <ws2812Send+0x98>

	xSemaphoreTake(allLedDone, portMAX_DELAY);//
 8014902:	4b23      	ldr	r3, [pc, #140]	; (8014990 <ws2812Send+0xa0>)
 8014904:	681b      	ldr	r3, [r3, #0]
 8014906:	f04f 31ff 	mov.w	r1, #4294967295
 801490a:	4618      	mov	r0, r3
 801490c:	f7f5 fc4a 	bl	800a1a4 <xQueueSemaphoreTake>

	current_led = 0;
 8014910:	4b20      	ldr	r3, [pc, #128]	; (8014994 <ws2812Send+0xa4>)
 8014912:	2200      	movs	r2, #0
 8014914:	601a      	str	r2, [r3, #0]
	total_led = len;
 8014916:	887b      	ldrh	r3, [r7, #2]
 8014918:	4a1f      	ldr	r2, [pc, #124]	; (8014998 <ws2812Send+0xa8>)
 801491a:	6013      	str	r3, [r2, #0]
	color_led = color;
 801491c:	4a1f      	ldr	r2, [pc, #124]	; (801499c <ws2812Send+0xac>)
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	6013      	str	r3, [r2, #0]
	
	fillLed(dmaBuffer0, color_led[current_led]);
 8014922:	4b1e      	ldr	r3, [pc, #120]	; (801499c <ws2812Send+0xac>)
 8014924:	681a      	ldr	r2, [r3, #0]
 8014926:	4b1b      	ldr	r3, [pc, #108]	; (8014994 <ws2812Send+0xa4>)
 8014928:	681b      	ldr	r3, [r3, #0]
 801492a:	4619      	mov	r1, r3
 801492c:	460b      	mov	r3, r1
 801492e:	005b      	lsls	r3, r3, #1
 8014930:	440b      	add	r3, r1
 8014932:	4413      	add	r3, r2
 8014934:	4619      	mov	r1, r3
 8014936:	481a      	ldr	r0, [pc, #104]	; (80149a0 <ws2812Send+0xb0>)
 8014938:	f7ff ff78 	bl	801482c <fillLed>
	current_led++;
 801493c:	4b15      	ldr	r3, [pc, #84]	; (8014994 <ws2812Send+0xa4>)
 801493e:	681b      	ldr	r3, [r3, #0]
 8014940:	3301      	adds	r3, #1
 8014942:	4a14      	ldr	r2, [pc, #80]	; (8014994 <ws2812Send+0xa4>)
 8014944:	6013      	str	r3, [r2, #0]
	fillLed(dmaBuffer1, color_led[current_led]);
 8014946:	4b15      	ldr	r3, [pc, #84]	; (801499c <ws2812Send+0xac>)
 8014948:	681a      	ldr	r2, [r3, #0]
 801494a:	4b12      	ldr	r3, [pc, #72]	; (8014994 <ws2812Send+0xa4>)
 801494c:	681b      	ldr	r3, [r3, #0]
 801494e:	4619      	mov	r1, r3
 8014950:	460b      	mov	r3, r1
 8014952:	005b      	lsls	r3, r3, #1
 8014954:	440b      	add	r3, r1
 8014956:	4413      	add	r3, r2
 8014958:	4619      	mov	r1, r3
 801495a:	4812      	ldr	r0, [pc, #72]	; (80149a4 <ws2812Send+0xb4>)
 801495c:	f7ff ff66 	bl	801482c <fillLed>
	current_led++;
 8014960:	4b0c      	ldr	r3, [pc, #48]	; (8014994 <ws2812Send+0xa4>)
 8014962:	681b      	ldr	r3, [r3, #0]
 8014964:	3301      	adds	r3, #1
 8014966:	4a0b      	ldr	r2, [pc, #44]	; (8014994 <ws2812Send+0xa4>)
 8014968:	6013      	str	r3, [r2, #0]
	
	HAL_DMA_Start(&hdma_tim2_ch1, (u32)dmaBuffer0, (u32)&TIM2->CCR1, 24);
 801496a:	490d      	ldr	r1, [pc, #52]	; (80149a0 <ws2812Send+0xb0>)
 801496c:	2318      	movs	r3, #24
 801496e:	4a0e      	ldr	r2, [pc, #56]	; (80149a8 <ws2812Send+0xb8>)
 8014970:	480e      	ldr	r0, [pc, #56]	; (80149ac <ws2812Send+0xbc>)
 8014972:	f7ee fe13 	bl	800359c <HAL_DMA_Start>
	__HAL_TIM_ENABLE(&htim2);
 8014976:	4b0e      	ldr	r3, [pc, #56]	; (80149b0 <ws2812Send+0xc0>)
 8014978:	681b      	ldr	r3, [r3, #0]
 801497a:	681a      	ldr	r2, [r3, #0]
 801497c:	4b0c      	ldr	r3, [pc, #48]	; (80149b0 <ws2812Send+0xc0>)
 801497e:	681b      	ldr	r3, [r3, #0]
 8014980:	f042 0201 	orr.w	r2, r2, #1
 8014984:	601a      	str	r2, [r3, #0]
 8014986:	e000      	b.n	801498a <ws2812Send+0x9a>
	if(len<1) return;
 8014988:	bf00      	nop
//	DMA_Cmd(DMA1_Stream5, ENABLE);	//DMA
//	TIM_Cmd(TIM2, ENABLE);			//
}
 801498a:	3708      	adds	r7, #8
 801498c:	46bd      	mov	sp, r7
 801498e:	bd80      	pop	{r7, pc}
 8014990:	200085fc 	.word	0x200085fc
 8014994:	20008600 	.word	0x20008600
 8014998:	20008604 	.word	0x20008604
 801499c:	20008608 	.word	0x20008608
 80149a0:	2000b2b4 	.word	0x2000b2b4
 80149a4:	2000b254 	.word	0x2000b254
 80149a8:	40000034 	.word	0x40000034
 80149ac:	200087dc 	.word	0x200087dc
 80149b0:	20008c34 	.word	0x20008c34

080149b4 <DMA1_Stream5Callback>:

//DMA
void DMA1_Stream5Callback()
{
 80149b4:	b580      	push	{r7, lr}
 80149b6:	b082      	sub	sp, #8
 80149b8:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken;

	if (total_led == 0)
 80149ba:	4b7b      	ldr	r3, [pc, #492]	; (8014ba8 <DMA1_Stream5Callback+0x1f4>)
 80149bc:	681b      	ldr	r3, [r3, #0]
 80149be:	2b00      	cmp	r3, #0
 80149c0:	d11f      	bne.n	8014a02 <DMA1_Stream5Callback+0x4e>
	{
//		TIM_Cmd(TIM2, DISABLE);
//		DMA_Cmd(DMA1_Stream5, DISABLE);
		__HAL_DMA_DISABLE(&hdma_tim2_ch1);
 80149c2:	4b7a      	ldr	r3, [pc, #488]	; (8014bac <DMA1_Stream5Callback+0x1f8>)
 80149c4:	681b      	ldr	r3, [r3, #0]
 80149c6:	681a      	ldr	r2, [r3, #0]
 80149c8:	4b78      	ldr	r3, [pc, #480]	; (8014bac <DMA1_Stream5Callback+0x1f8>)
 80149ca:	681b      	ldr	r3, [r3, #0]
 80149cc:	f022 0201 	bic.w	r2, r2, #1
 80149d0:	601a      	str	r2, [r3, #0]
		__HAL_TIM_DISABLE(&htim2);
 80149d2:	4b77      	ldr	r3, [pc, #476]	; (8014bb0 <DMA1_Stream5Callback+0x1fc>)
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	6a1a      	ldr	r2, [r3, #32]
 80149d8:	f241 1311 	movw	r3, #4369	; 0x1111
 80149dc:	4013      	ands	r3, r2
 80149de:	2b00      	cmp	r3, #0
 80149e0:	d10f      	bne.n	8014a02 <DMA1_Stream5Callback+0x4e>
 80149e2:	4b73      	ldr	r3, [pc, #460]	; (8014bb0 <DMA1_Stream5Callback+0x1fc>)
 80149e4:	681b      	ldr	r3, [r3, #0]
 80149e6:	6a1a      	ldr	r2, [r3, #32]
 80149e8:	f240 4344 	movw	r3, #1092	; 0x444
 80149ec:	4013      	ands	r3, r2
 80149ee:	2b00      	cmp	r3, #0
 80149f0:	d107      	bne.n	8014a02 <DMA1_Stream5Callback+0x4e>
 80149f2:	4b6f      	ldr	r3, [pc, #444]	; (8014bb0 <DMA1_Stream5Callback+0x1fc>)
 80149f4:	681b      	ldr	r3, [r3, #0]
 80149f6:	681a      	ldr	r2, [r3, #0]
 80149f8:	4b6d      	ldr	r3, [pc, #436]	; (8014bb0 <DMA1_Stream5Callback+0x1fc>)
 80149fa:	681b      	ldr	r3, [r3, #0]
 80149fc:	f022 0201 	bic.w	r2, r2, #1
 8014a00:	601a      	str	r2, [r3, #0]
	}

	//if (DMA_GetITStatus(DMA1_Stream5, DMA_IT_TCIF5))
	if(__HAL_DMA_GET_FLAG(&hdma_tim2_ch1,DMA_FLAG_TCIF1_5))
 8014a02:	4b6a      	ldr	r3, [pc, #424]	; (8014bac <DMA1_Stream5Callback+0x1f8>)
 8014a04:	681b      	ldr	r3, [r3, #0]
 8014a06:	461a      	mov	r2, r3
 8014a08:	4b6a      	ldr	r3, [pc, #424]	; (8014bb4 <DMA1_Stream5Callback+0x200>)
 8014a0a:	429a      	cmp	r2, r3
 8014a0c:	d909      	bls.n	8014a22 <DMA1_Stream5Callback+0x6e>
 8014a0e:	4b6a      	ldr	r3, [pc, #424]	; (8014bb8 <DMA1_Stream5Callback+0x204>)
 8014a10:	685b      	ldr	r3, [r3, #4]
 8014a12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	bf14      	ite	ne
 8014a1a:	2301      	movne	r3, #1
 8014a1c:	2300      	moveq	r3, #0
 8014a1e:	b2db      	uxtb	r3, r3
 8014a20:	e028      	b.n	8014a74 <DMA1_Stream5Callback+0xc0>
 8014a22:	4b62      	ldr	r3, [pc, #392]	; (8014bac <DMA1_Stream5Callback+0x1f8>)
 8014a24:	681b      	ldr	r3, [r3, #0]
 8014a26:	461a      	mov	r2, r3
 8014a28:	4b64      	ldr	r3, [pc, #400]	; (8014bbc <DMA1_Stream5Callback+0x208>)
 8014a2a:	429a      	cmp	r2, r3
 8014a2c:	d909      	bls.n	8014a42 <DMA1_Stream5Callback+0x8e>
 8014a2e:	4b62      	ldr	r3, [pc, #392]	; (8014bb8 <DMA1_Stream5Callback+0x204>)
 8014a30:	681b      	ldr	r3, [r3, #0]
 8014a32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	bf14      	ite	ne
 8014a3a:	2301      	movne	r3, #1
 8014a3c:	2300      	moveq	r3, #0
 8014a3e:	b2db      	uxtb	r3, r3
 8014a40:	e018      	b.n	8014a74 <DMA1_Stream5Callback+0xc0>
 8014a42:	4b5a      	ldr	r3, [pc, #360]	; (8014bac <DMA1_Stream5Callback+0x1f8>)
 8014a44:	681b      	ldr	r3, [r3, #0]
 8014a46:	461a      	mov	r2, r3
 8014a48:	4b5d      	ldr	r3, [pc, #372]	; (8014bc0 <DMA1_Stream5Callback+0x20c>)
 8014a4a:	429a      	cmp	r2, r3
 8014a4c:	d909      	bls.n	8014a62 <DMA1_Stream5Callback+0xae>
 8014a4e:	4b5d      	ldr	r3, [pc, #372]	; (8014bc4 <DMA1_Stream5Callback+0x210>)
 8014a50:	685b      	ldr	r3, [r3, #4]
 8014a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014a56:	2b00      	cmp	r3, #0
 8014a58:	bf14      	ite	ne
 8014a5a:	2301      	movne	r3, #1
 8014a5c:	2300      	moveq	r3, #0
 8014a5e:	b2db      	uxtb	r3, r3
 8014a60:	e008      	b.n	8014a74 <DMA1_Stream5Callback+0xc0>
 8014a62:	4b58      	ldr	r3, [pc, #352]	; (8014bc4 <DMA1_Stream5Callback+0x210>)
 8014a64:	681b      	ldr	r3, [r3, #0]
 8014a66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	bf14      	ite	ne
 8014a6e:	2301      	movne	r3, #1
 8014a70:	2300      	moveq	r3, #0
 8014a72:	b2db      	uxtb	r3, r3
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	d061      	beq.n	8014b3c <DMA1_Stream5Callback+0x188>
	{
		//DMA_ClearITPendingBit(DMA1_Stream5, DMA_IT_TCIF5);
		__HAL_DMA_CLEAR_FLAG(&hdma_tim2_ch1,DMA_FLAG_TCIF1_5);
 8014a78:	4b4c      	ldr	r3, [pc, #304]	; (8014bac <DMA1_Stream5Callback+0x1f8>)
 8014a7a:	681b      	ldr	r3, [r3, #0]
 8014a7c:	461a      	mov	r2, r3
 8014a7e:	4b4d      	ldr	r3, [pc, #308]	; (8014bb4 <DMA1_Stream5Callback+0x200>)
 8014a80:	429a      	cmp	r2, r3
 8014a82:	d904      	bls.n	8014a8e <DMA1_Stream5Callback+0xda>
 8014a84:	4b4c      	ldr	r3, [pc, #304]	; (8014bb8 <DMA1_Stream5Callback+0x204>)
 8014a86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014a8a:	60da      	str	r2, [r3, #12]
 8014a8c:	e019      	b.n	8014ac2 <DMA1_Stream5Callback+0x10e>
 8014a8e:	4b47      	ldr	r3, [pc, #284]	; (8014bac <DMA1_Stream5Callback+0x1f8>)
 8014a90:	681b      	ldr	r3, [r3, #0]
 8014a92:	461a      	mov	r2, r3
 8014a94:	4b49      	ldr	r3, [pc, #292]	; (8014bbc <DMA1_Stream5Callback+0x208>)
 8014a96:	429a      	cmp	r2, r3
 8014a98:	d904      	bls.n	8014aa4 <DMA1_Stream5Callback+0xf0>
 8014a9a:	4a47      	ldr	r2, [pc, #284]	; (8014bb8 <DMA1_Stream5Callback+0x204>)
 8014a9c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014aa0:	6093      	str	r3, [r2, #8]
 8014aa2:	e00e      	b.n	8014ac2 <DMA1_Stream5Callback+0x10e>
 8014aa4:	4b41      	ldr	r3, [pc, #260]	; (8014bac <DMA1_Stream5Callback+0x1f8>)
 8014aa6:	681b      	ldr	r3, [r3, #0]
 8014aa8:	461a      	mov	r2, r3
 8014aaa:	4b45      	ldr	r3, [pc, #276]	; (8014bc0 <DMA1_Stream5Callback+0x20c>)
 8014aac:	429a      	cmp	r2, r3
 8014aae:	d904      	bls.n	8014aba <DMA1_Stream5Callback+0x106>
 8014ab0:	4a44      	ldr	r2, [pc, #272]	; (8014bc4 <DMA1_Stream5Callback+0x210>)
 8014ab2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014ab6:	60d3      	str	r3, [r2, #12]
 8014ab8:	e003      	b.n	8014ac2 <DMA1_Stream5Callback+0x10e>
 8014aba:	4a42      	ldr	r2, [pc, #264]	; (8014bc4 <DMA1_Stream5Callback+0x210>)
 8014abc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8014ac0:	6093      	str	r3, [r2, #8]
		//if(DMA_GetCurrentMemoryTarget(DMA1_Stream5) == DMA_Memory_0)//DMA0
		if(hdma_tim2_ch1.Instance->NDTR == MEMORY0)//DMA0
 8014ac2:	4b3a      	ldr	r3, [pc, #232]	; (8014bac <DMA1_Stream5Callback+0x1f8>)
 8014ac4:	681b      	ldr	r3, [r3, #0]
 8014ac6:	685b      	ldr	r3, [r3, #4]
 8014ac8:	2b00      	cmp	r3, #0
 8014aca:	d119      	bne.n	8014b00 <DMA1_Stream5Callback+0x14c>
		{
			if (current_led<total_led)
 8014acc:	4b3e      	ldr	r3, [pc, #248]	; (8014bc8 <DMA1_Stream5Callback+0x214>)
 8014ace:	681a      	ldr	r2, [r3, #0]
 8014ad0:	4b35      	ldr	r3, [pc, #212]	; (8014ba8 <DMA1_Stream5Callback+0x1f4>)
 8014ad2:	681b      	ldr	r3, [r3, #0]
 8014ad4:	429a      	cmp	r2, r3
 8014ad6:	da0d      	bge.n	8014af4 <DMA1_Stream5Callback+0x140>
				fillLed(dmaBuffer1, color_led[current_led]);
 8014ad8:	4b3c      	ldr	r3, [pc, #240]	; (8014bcc <DMA1_Stream5Callback+0x218>)
 8014ada:	681a      	ldr	r2, [r3, #0]
 8014adc:	4b3a      	ldr	r3, [pc, #232]	; (8014bc8 <DMA1_Stream5Callback+0x214>)
 8014ade:	681b      	ldr	r3, [r3, #0]
 8014ae0:	4619      	mov	r1, r3
 8014ae2:	460b      	mov	r3, r1
 8014ae4:	005b      	lsls	r3, r3, #1
 8014ae6:	440b      	add	r3, r1
 8014ae8:	4413      	add	r3, r2
 8014aea:	4619      	mov	r1, r3
 8014aec:	4838      	ldr	r0, [pc, #224]	; (8014bd0 <DMA1_Stream5Callback+0x21c>)
 8014aee:	f7ff fe9d 	bl	801482c <fillLed>
 8014af2:	e01e      	b.n	8014b32 <DMA1_Stream5Callback+0x17e>
			else
				memset(dmaBuffer1, 0, sizeof(dmaBuffer1));
 8014af4:	2260      	movs	r2, #96	; 0x60
 8014af6:	2100      	movs	r1, #0
 8014af8:	4835      	ldr	r0, [pc, #212]	; (8014bd0 <DMA1_Stream5Callback+0x21c>)
 8014afa:	f005 f8c7 	bl	8019c8c <memset>
 8014afe:	e018      	b.n	8014b32 <DMA1_Stream5Callback+0x17e>
		}
		else//DMA1
		{
			if (current_led<total_led)
 8014b00:	4b31      	ldr	r3, [pc, #196]	; (8014bc8 <DMA1_Stream5Callback+0x214>)
 8014b02:	681a      	ldr	r2, [r3, #0]
 8014b04:	4b28      	ldr	r3, [pc, #160]	; (8014ba8 <DMA1_Stream5Callback+0x1f4>)
 8014b06:	681b      	ldr	r3, [r3, #0]
 8014b08:	429a      	cmp	r2, r3
 8014b0a:	da0d      	bge.n	8014b28 <DMA1_Stream5Callback+0x174>
				fillLed(dmaBuffer0, color_led[current_led]);
 8014b0c:	4b2f      	ldr	r3, [pc, #188]	; (8014bcc <DMA1_Stream5Callback+0x218>)
 8014b0e:	681a      	ldr	r2, [r3, #0]
 8014b10:	4b2d      	ldr	r3, [pc, #180]	; (8014bc8 <DMA1_Stream5Callback+0x214>)
 8014b12:	681b      	ldr	r3, [r3, #0]
 8014b14:	4619      	mov	r1, r3
 8014b16:	460b      	mov	r3, r1
 8014b18:	005b      	lsls	r3, r3, #1
 8014b1a:	440b      	add	r3, r1
 8014b1c:	4413      	add	r3, r2
 8014b1e:	4619      	mov	r1, r3
 8014b20:	482c      	ldr	r0, [pc, #176]	; (8014bd4 <DMA1_Stream5Callback+0x220>)
 8014b22:	f7ff fe83 	bl	801482c <fillLed>
 8014b26:	e004      	b.n	8014b32 <DMA1_Stream5Callback+0x17e>
			else
				memset(dmaBuffer0, 0, sizeof(dmaBuffer0));
 8014b28:	2260      	movs	r2, #96	; 0x60
 8014b2a:	2100      	movs	r1, #0
 8014b2c:	4829      	ldr	r0, [pc, #164]	; (8014bd4 <DMA1_Stream5Callback+0x220>)
 8014b2e:	f005 f8ad 	bl	8019c8c <memset>
		}
		current_led++;
 8014b32:	4b25      	ldr	r3, [pc, #148]	; (8014bc8 <DMA1_Stream5Callback+0x214>)
 8014b34:	681b      	ldr	r3, [r3, #0]
 8014b36:	3301      	adds	r3, #1
 8014b38:	4a23      	ldr	r2, [pc, #140]	; (8014bc8 <DMA1_Stream5Callback+0x214>)
 8014b3a:	6013      	str	r3, [r2, #0]
	}

	if (current_led >= total_led+2) //2LED60us
 8014b3c:	4b1a      	ldr	r3, [pc, #104]	; (8014ba8 <DMA1_Stream5Callback+0x1f4>)
 8014b3e:	681b      	ldr	r3, [r3, #0]
 8014b40:	1c5a      	adds	r2, r3, #1
 8014b42:	4b21      	ldr	r3, [pc, #132]	; (8014bc8 <DMA1_Stream5Callback+0x214>)
 8014b44:	681b      	ldr	r3, [r3, #0]
 8014b46:	429a      	cmp	r2, r3
 8014b48:	da29      	bge.n	8014b9e <DMA1_Stream5Callback+0x1ea>
	{
		xSemaphoreGiveFromISR(allLedDone, &xHigherPriorityTaskWoken);
 8014b4a:	4b23      	ldr	r3, [pc, #140]	; (8014bd8 <DMA1_Stream5Callback+0x224>)
 8014b4c:	681b      	ldr	r3, [r3, #0]
 8014b4e:	1d3a      	adds	r2, r7, #4
 8014b50:	4611      	mov	r1, r2
 8014b52:	4618      	mov	r0, r3
 8014b54:	f7f5 f9b9 	bl	8009eca <xQueueGiveFromISR>
//		TIM_Cmd(TIM2, DISABLE);
//		DMA_Cmd(DMA1_Stream5, DISABLE);
		__HAL_DMA_DISABLE(&hdma_tim2_ch1);
 8014b58:	4b14      	ldr	r3, [pc, #80]	; (8014bac <DMA1_Stream5Callback+0x1f8>)
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	681a      	ldr	r2, [r3, #0]
 8014b5e:	4b13      	ldr	r3, [pc, #76]	; (8014bac <DMA1_Stream5Callback+0x1f8>)
 8014b60:	681b      	ldr	r3, [r3, #0]
 8014b62:	f022 0201 	bic.w	r2, r2, #1
 8014b66:	601a      	str	r2, [r3, #0]
		__HAL_TIM_DISABLE(&htim2);
 8014b68:	4b11      	ldr	r3, [pc, #68]	; (8014bb0 <DMA1_Stream5Callback+0x1fc>)
 8014b6a:	681b      	ldr	r3, [r3, #0]
 8014b6c:	6a1a      	ldr	r2, [r3, #32]
 8014b6e:	f241 1311 	movw	r3, #4369	; 0x1111
 8014b72:	4013      	ands	r3, r2
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	d10f      	bne.n	8014b98 <DMA1_Stream5Callback+0x1e4>
 8014b78:	4b0d      	ldr	r3, [pc, #52]	; (8014bb0 <DMA1_Stream5Callback+0x1fc>)
 8014b7a:	681b      	ldr	r3, [r3, #0]
 8014b7c:	6a1a      	ldr	r2, [r3, #32]
 8014b7e:	f240 4344 	movw	r3, #1092	; 0x444
 8014b82:	4013      	ands	r3, r2
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d107      	bne.n	8014b98 <DMA1_Stream5Callback+0x1e4>
 8014b88:	4b09      	ldr	r3, [pc, #36]	; (8014bb0 <DMA1_Stream5Callback+0x1fc>)
 8014b8a:	681b      	ldr	r3, [r3, #0]
 8014b8c:	681a      	ldr	r2, [r3, #0]
 8014b8e:	4b08      	ldr	r3, [pc, #32]	; (8014bb0 <DMA1_Stream5Callback+0x1fc>)
 8014b90:	681b      	ldr	r3, [r3, #0]
 8014b92:	f022 0201 	bic.w	r2, r2, #1
 8014b96:	601a      	str	r2, [r3, #0]
		total_led = 0;
 8014b98:	4b03      	ldr	r3, [pc, #12]	; (8014ba8 <DMA1_Stream5Callback+0x1f4>)
 8014b9a:	2200      	movs	r2, #0
 8014b9c:	601a      	str	r2, [r3, #0]
	}
}
 8014b9e:	bf00      	nop
 8014ba0:	3708      	adds	r7, #8
 8014ba2:	46bd      	mov	sp, r7
 8014ba4:	bd80      	pop	{r7, pc}
 8014ba6:	bf00      	nop
 8014ba8:	20008604 	.word	0x20008604
 8014bac:	200087dc 	.word	0x200087dc
 8014bb0:	20008c34 	.word	0x20008c34
 8014bb4:	40026458 	.word	0x40026458
 8014bb8:	40026400 	.word	0x40026400
 8014bbc:	400260b8 	.word	0x400260b8
 8014bc0:	40026058 	.word	0x40026058
 8014bc4:	40026000 	.word	0x40026000
 8014bc8:	20008600 	.word	0x20008600
 8014bcc:	20008608 	.word	0x20008608
 8014bd0:	2000b254 	.word	0x2000b254
 8014bd4:	2000b2b4 	.word	0x2000b2b4
 8014bd8:	200085fc 	.word	0x200085fc

08014bdc <rcCommandToRate>:
};	


//
static float rcCommandToRate(int16_t stick, float rate)
{
 8014bdc:	b580      	push	{r7, lr}
 8014bde:	b082      	sub	sp, #8
 8014be0:	af00      	add	r7, sp, #0
 8014be2:	4603      	mov	r3, r0
 8014be4:	ed87 0a00 	vstr	s0, [r7]
 8014be8:	80fb      	strh	r3, [r7, #6]
    return scaleRangef((float) stick, -500, 500, -rate, rate);
 8014bea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014bee:	ee07 3a90 	vmov	s15, r3
 8014bf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014bf6:	edd7 7a00 	vldr	s15, [r7]
 8014bfa:	eef1 7a67 	vneg.f32	s15, s15
 8014bfe:	ed97 2a00 	vldr	s4, [r7]
 8014c02:	eef0 1a67 	vmov.f32	s3, s15
 8014c06:	ed9f 1a07 	vldr	s2, [pc, #28]	; 8014c24 <rcCommandToRate+0x48>
 8014c0a:	eddf 0a07 	vldr	s1, [pc, #28]	; 8014c28 <rcCommandToRate+0x4c>
 8014c0e:	eeb0 0a47 	vmov.f32	s0, s14
 8014c12:	f7fb fe9f 	bl	8010954 <scaleRangef>
 8014c16:	eef0 7a40 	vmov.f32	s15, s0
}
 8014c1a:	eeb0 0a67 	vmov.f32	s0, s15
 8014c1e:	3708      	adds	r7, #8
 8014c20:	46bd      	mov	sp, r7
 8014c22:	bd80      	pop	{r7, pc}
 8014c24:	43fa0000 	.word	0x43fa0000
 8014c28:	c3fa0000 	.word	0xc3fa0000

08014c2c <rcCommandToAngle>:

//
static float rcCommandToAngle(int16_t stick, float maxInclination)
{
 8014c2c:	b580      	push	{r7, lr}
 8014c2e:	b082      	sub	sp, #8
 8014c30:	af00      	add	r7, sp, #0
 8014c32:	4603      	mov	r3, r0
 8014c34:	ed87 0a00 	vstr	s0, [r7]
 8014c38:	80fb      	strh	r3, [r7, #6]
    stick = constrain(stick, -500, 500);
 8014c3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014c3e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8014c42:	4911      	ldr	r1, [pc, #68]	; (8014c88 <rcCommandToAngle+0x5c>)
 8014c44:	4618      	mov	r0, r3
 8014c46:	f7fb fd90 	bl	801076a <constrain>
 8014c4a:	4603      	mov	r3, r0
 8014c4c:	80fb      	strh	r3, [r7, #6]
    return scaleRangef((float) stick, -500, 500, -maxInclination, maxInclination);
 8014c4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014c52:	ee07 3a90 	vmov	s15, r3
 8014c56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014c5a:	edd7 7a00 	vldr	s15, [r7]
 8014c5e:	eef1 7a67 	vneg.f32	s15, s15
 8014c62:	ed97 2a00 	vldr	s4, [r7]
 8014c66:	eef0 1a67 	vmov.f32	s3, s15
 8014c6a:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8014c8c <rcCommandToAngle+0x60>
 8014c6e:	eddf 0a08 	vldr	s1, [pc, #32]	; 8014c90 <rcCommandToAngle+0x64>
 8014c72:	eeb0 0a47 	vmov.f32	s0, s14
 8014c76:	f7fb fe6d 	bl	8010954 <scaleRangef>
 8014c7a:	eef0 7a40 	vmov.f32	s15, s0
}
 8014c7e:	eeb0 0a67 	vmov.f32	s0, s15
 8014c82:	3708      	adds	r7, #8
 8014c84:	46bd      	mov	sp, r7
 8014c86:	bd80      	pop	{r7, pc}
 8014c88:	fffffe0c 	.word	0xfffffe0c
 8014c8c:	43fa0000 	.word	0x43fa0000
 8014c90:	c3fa0000 	.word	0xc3fa0000

08014c94 <getAxisRcCommand>:

//
static int16_t getAxisRcCommand(int16_t rawData, int16_t deadband)
{
 8014c94:	b580      	push	{r7, lr}
 8014c96:	b084      	sub	sp, #16
 8014c98:	af00      	add	r7, sp, #0
 8014c9a:	4603      	mov	r3, r0
 8014c9c:	460a      	mov	r2, r1
 8014c9e:	80fb      	strh	r3, [r7, #6]
 8014ca0:	4613      	mov	r3, r2
 8014ca2:	80bb      	strh	r3, [r7, #4]
    int16_t stickDeflection;

    stickDeflection = constrain(rawData - RC_MID, -500, 500);
 8014ca4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014ca8:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 8014cac:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8014cb0:	490a      	ldr	r1, [pc, #40]	; (8014cdc <getAxisRcCommand+0x48>)
 8014cb2:	4618      	mov	r0, r3
 8014cb4:	f7fb fd59 	bl	801076a <constrain>
 8014cb8:	4603      	mov	r3, r0
 8014cba:	81fb      	strh	r3, [r7, #14]
    stickDeflection = applyDeadband(stickDeflection, deadband);
 8014cbc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014cc0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8014cc4:	4611      	mov	r1, r2
 8014cc6:	4618      	mov	r0, r3
 8014cc8:	f7fb fd2a 	bl	8010720 <applyDeadband>
 8014ccc:	4603      	mov	r3, r0
 8014cce:	81fb      	strh	r3, [r7, #14]
    return stickDeflection;
 8014cd0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8014cd4:	4618      	mov	r0, r3
 8014cd6:	3710      	adds	r7, #16
 8014cd8:	46bd      	mov	sp, r7
 8014cda:	bd80      	pop	{r7, pc}
 8014cdc:	fffffe0c 	.word	0xfffffe0c

08014ce0 <resetSetpointMode>:

//
static void resetSetpointMode(setpoint_t *setpoint)
{
 8014ce0:	b480      	push	{r7}
 8014ce2:	b083      	sub	sp, #12
 8014ce4:	af00      	add	r7, sp, #0
 8014ce6:	6078      	str	r0, [r7, #4]
	setpoint->mode.roll = modeDisable;
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	2200      	movs	r2, #0
 8014cec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	setpoint->mode.pitch = modeDisable;
 8014cf0:	687b      	ldr	r3, [r7, #4]
 8014cf2:	2200      	movs	r2, #0
 8014cf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	setpoint->mode.yaw = modeDisable;
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	2200      	movs	r2, #0
 8014cfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	
	setpoint->mode.x = modeDisable;
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	2200      	movs	r2, #0
 8014d04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	setpoint->mode.y = modeDisable;
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	2200      	movs	r2, #0
 8014d0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	setpoint->mode.z = modeDisable;
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	2200      	movs	r2, #0
 8014d14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
}
 8014d18:	bf00      	nop
 8014d1a:	370c      	adds	r7, #12
 8014d1c:	46bd      	mov	sp, r7
 8014d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d22:	4770      	bx	lr

08014d24 <setupAltitudeHold>:

//
static void setupAltitudeHold(const state_t *state, setpoint_t *setpoint)
{
 8014d24:	b580      	push	{r7, lr}
 8014d26:	b084      	sub	sp, #16
 8014d28:	af00      	add	r7, sp, #0
 8014d2a:	6078      	str	r0, [r7, #4]
 8014d2c:	6039      	str	r1, [r7, #0]
	throttleStatus_e throttleStatus = calculateThrottleStatus();//
 8014d2e:	f000 fe1f 	bl	8015970 <calculateThrottleStatus>
 8014d32:	4603      	mov	r3, r0
 8014d34:	73fb      	strb	r3, [r7, #15]

	if (throttleStatus == THROTTLE_LOW) //1500
 8014d36:	7bfb      	ldrb	r3, [r7, #15]
 8014d38:	2b00      	cmp	r3, #0
 8014d3a:	d108      	bne.n	8014d4e <setupAltitudeHold+0x2a>
	{
		altHoldThrottleBase = 1500;
 8014d3c:	4b0e      	ldr	r3, [pc, #56]	; (8014d78 <setupAltitudeHold+0x54>)
 8014d3e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8014d42:	801a      	strh	r2, [r3, #0]
		stateControlSetVelocityZPIDIntegration(-400);//Z-400
 8014d44:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8014d7c <setupAltitudeHold+0x58>
 8014d48:	f003 f952 	bl	8017ff0 <stateControlSetVelocityZPIDIntegration>
 8014d4c:	e009      	b.n	8014d62 <setupAltitudeHold+0x3e>
	}
	else
	{
		altHoldThrottleBase = rcCommand[THROTTLE];
 8014d4e:	4b0c      	ldr	r3, [pc, #48]	; (8014d80 <setupAltitudeHold+0x5c>)
 8014d50:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8014d54:	b29a      	uxth	r2, r3
 8014d56:	4b08      	ldr	r3, [pc, #32]	; (8014d78 <setupAltitudeHold+0x54>)
 8014d58:	801a      	strh	r2, [r3, #0]
		stateControlSetVelocityZPIDIntegration(0);//Z
 8014d5a:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8014d84 <setupAltitudeHold+0x60>
 8014d5e:	f003 f947 	bl	8017ff0 <stateControlSetVelocityZPIDIntegration>
	}

	posEstimatorReset();//
 8014d62:	f002 faef 	bl	8017344 <posEstimatorReset>

	setpoint->position.z = state->position.z;//
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	69da      	ldr	r2, [r3, #28]
 8014d6a:	683b      	ldr	r3, [r7, #0]
 8014d6c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8014d6e:	bf00      	nop
 8014d70:	3710      	adds	r7, #16
 8014d72:	46bd      	mov	sp, r7
 8014d74:	bd80      	pop	{r7, pc}
 8014d76:	bf00      	nop
 8014d78:	2000016a 	.word	0x2000016a
 8014d7c:	c3c80000 	.word	0xc3c80000
 8014d80:	2000b314 	.word	0x2000b314
 8014d84:	00000000 	.word	0x00000000

08014d88 <commanderGetSetpoint>:

//
void commanderGetSetpoint(const state_t *state, setpoint_t *setpoint)
{
 8014d88:	b580      	push	{r7, lr}
 8014d8a:	b086      	sub	sp, #24
 8014d8c:	af00      	add	r7, sp, #0
 8014d8e:	6078      	str	r0, [r7, #4]
 8014d90:	6039      	str	r1, [r7, #0]
	if (autoLandState.autoLandActive != true)//
 8014d92:	4bba      	ldr	r3, [pc, #744]	; (801507c <commanderGetSetpoint+0x2f4>)
 8014d94:	781b      	ldrb	r3, [r3, #0]
 8014d96:	f083 0301 	eor.w	r3, r3, #1
 8014d9a:	b2db      	uxtb	r3, r3
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d031      	beq.n	8014e04 <commanderGetSetpoint+0x7c>
	{
		rcCommand[ROLL] = getAxisRcCommand(rcData[ROLL], DEAD_BAND);
 8014da0:	4bb7      	ldr	r3, [pc, #732]	; (8015080 <commanderGetSetpoint+0x2f8>)
 8014da2:	881b      	ldrh	r3, [r3, #0]
 8014da4:	b21b      	sxth	r3, r3
 8014da6:	2105      	movs	r1, #5
 8014da8:	4618      	mov	r0, r3
 8014daa:	f7ff ff73 	bl	8014c94 <getAxisRcCommand>
 8014dae:	4603      	mov	r3, r0
 8014db0:	461a      	mov	r2, r3
 8014db2:	4bb4      	ldr	r3, [pc, #720]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014db4:	801a      	strh	r2, [r3, #0]
		rcCommand[PITCH] = getAxisRcCommand(rcData[PITCH], DEAD_BAND);
 8014db6:	4bb2      	ldr	r3, [pc, #712]	; (8015080 <commanderGetSetpoint+0x2f8>)
 8014db8:	885b      	ldrh	r3, [r3, #2]
 8014dba:	b21b      	sxth	r3, r3
 8014dbc:	2105      	movs	r1, #5
 8014dbe:	4618      	mov	r0, r3
 8014dc0:	f7ff ff68 	bl	8014c94 <getAxisRcCommand>
 8014dc4:	4603      	mov	r3, r0
 8014dc6:	461a      	mov	r2, r3
 8014dc8:	4bae      	ldr	r3, [pc, #696]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014dca:	805a      	strh	r2, [r3, #2]
		rcCommand[YAW] = -getAxisRcCommand(rcData[YAW], DEAD_BAND_YAW);//Z
 8014dcc:	4bac      	ldr	r3, [pc, #688]	; (8015080 <commanderGetSetpoint+0x2f8>)
 8014dce:	88db      	ldrh	r3, [r3, #6]
 8014dd0:	b21b      	sxth	r3, r3
 8014dd2:	210a      	movs	r1, #10
 8014dd4:	4618      	mov	r0, r3
 8014dd6:	f7ff ff5d 	bl	8014c94 <getAxisRcCommand>
 8014dda:	4603      	mov	r3, r0
 8014ddc:	b29b      	uxth	r3, r3
 8014dde:	425b      	negs	r3, r3
 8014de0:	b29b      	uxth	r3, r3
 8014de2:	b21a      	sxth	r2, r3
 8014de4:	4ba7      	ldr	r3, [pc, #668]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014de6:	80da      	strh	r2, [r3, #6]
		rcCommand[THROTTLE] = constrain(rcData[THROTTLE], RC_MIN, RC_MAX);
 8014de8:	4ba5      	ldr	r3, [pc, #660]	; (8015080 <commanderGetSetpoint+0x2f8>)
 8014dea:	889b      	ldrh	r3, [r3, #4]
 8014dec:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8014df0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8014df4:	4618      	mov	r0, r3
 8014df6:	f7fb fcb8 	bl	801076a <constrain>
 8014dfa:	4603      	mov	r3, r0
 8014dfc:	b21a      	sxth	r2, r3
 8014dfe:	4ba1      	ldr	r3, [pc, #644]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014e00:	809a      	strh	r2, [r3, #4]
 8014e02:	e02c      	b.n	8014e5e <commanderGetSetpoint+0xd6>
	}
	else//
	{
		ENABLE_FLIGHT_MODE(ANGLE_MODE);//
 8014e04:	2001      	movs	r0, #1
 8014e06:	f000 fdc5 	bl	8015994 <enableFlightMode>
		rcCommand[ROLL] = 0;
 8014e0a:	4b9e      	ldr	r3, [pc, #632]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014e0c:	2200      	movs	r2, #0
 8014e0e:	801a      	strh	r2, [r3, #0]
		rcCommand[PITCH] = 0;
 8014e10:	4b9c      	ldr	r3, [pc, #624]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014e12:	2200      	movs	r2, #0
 8014e14:	805a      	strh	r2, [r3, #2]
		rcCommand[YAW] = 0;
 8014e16:	4b9b      	ldr	r3, [pc, #620]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014e18:	2200      	movs	r2, #0
 8014e1a:	80da      	strh	r2, [r3, #6]
		if ((state->acc.z > 800.f) || (getSysTickCnt() - autoLandState.autoLandTime > 20000))//Z800cm/ss20
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8014e22:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8015088 <commanderGetSetpoint+0x300>
 8014e26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8014e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e2e:	dc09      	bgt.n	8014e44 <commanderGetSetpoint+0xbc>
 8014e30:	f7ed fb68 	bl	8002504 <getSysTickCnt>
 8014e34:	4602      	mov	r2, r0
 8014e36:	4b91      	ldr	r3, [pc, #580]	; (801507c <commanderGetSetpoint+0x2f4>)
 8014e38:	685b      	ldr	r3, [r3, #4]
 8014e3a:	1ad3      	subs	r3, r2, r3
 8014e3c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8014e40:	4293      	cmp	r3, r2
 8014e42:	d905      	bls.n	8014e50 <commanderGetSetpoint+0xc8>
		{
			rcCommand[THROTTLE] = 0;
 8014e44:	4b8f      	ldr	r3, [pc, #572]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014e46:	2200      	movs	r2, #0
 8014e48:	809a      	strh	r2, [r3, #4]
			mwDisarm();
 8014e4a:	f000 fea9 	bl	8015ba0 <mwDisarm>
 8014e4e:	e003      	b.n	8014e58 <commanderGetSetpoint+0xd0>
		}
		else
		{
			rcCommand[THROTTLE] = LAND_THROTTLE;//
 8014e50:	4b8c      	ldr	r3, [pc, #560]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014e52:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8014e56:	809a      	strh	r2, [r3, #4]
		}
		beeper(BEEPER_RX_LOST_LANDING);//
 8014e58:	2004      	movs	r0, #4
 8014e5a:	f7fe fb11 	bl	8013480 <beeper>
	}
	
	//MINCHECKyaw
	//
	if(rcCommand[THROTTLE] <= RC_COMMANDER_MINCHECK)
 8014e5e:	4b89      	ldr	r3, [pc, #548]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014e60:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8014e64:	f240 424c 	movw	r2, #1100	; 0x44c
 8014e68:	4293      	cmp	r3, r2
 8014e6a:	dc02      	bgt.n	8014e72 <commanderGetSetpoint+0xea>
	{
		rcCommand[YAW] = 0;
 8014e6c:	4b85      	ldr	r3, [pc, #532]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014e6e:	2200      	movs	r2, #0
 8014e70:	80da      	strh	r2, [r3, #6]
	}
	
	if(FLIGHT_MODE(HEADFREE_MODE))//
 8014e72:	4b86      	ldr	r3, [pc, #536]	; (801508c <commanderGetSetpoint+0x304>)
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	f003 0304 	and.w	r3, r3, #4
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d059      	beq.n	8014f32 <commanderGetSetpoint+0x1aa>
	{
		float yawRad = degreesToRadians(-state->attitude.yaw);
 8014e7e:	687b      	ldr	r3, [r7, #4]
 8014e80:	edd3 7a03 	vldr	s15, [r3, #12]
 8014e84:	eef1 7a67 	vneg.f32	s15, s15
 8014e88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014e8c:	ee17 3a90 	vmov	r3, s15
 8014e90:	b21b      	sxth	r3, r3
 8014e92:	4618      	mov	r0, r3
 8014e94:	f7fb fd46 	bl	8010924 <degreesToRadians>
 8014e98:	ed87 0a05 	vstr	s0, [r7, #20]
		float cosy = cosf(yawRad);
 8014e9c:	ed97 0a05 	vldr	s0, [r7, #20]
 8014ea0:	f007 fc4e 	bl	801c740 <cosf>
 8014ea4:	ed87 0a04 	vstr	s0, [r7, #16]
		float siny = sinf(yawRad);
 8014ea8:	ed97 0a05 	vldr	s0, [r7, #20]
 8014eac:	f007 fcc8 	bl	801c840 <sinf>
 8014eb0:	ed87 0a03 	vstr	s0, [r7, #12]
		int16_t rcCommand_PITCH = rcCommand[PITCH]*cosy + rcCommand[ROLL]*siny;
 8014eb4:	4b73      	ldr	r3, [pc, #460]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014eb6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8014eba:	ee07 3a90 	vmov	s15, r3
 8014ebe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014ec2:	edd7 7a04 	vldr	s15, [r7, #16]
 8014ec6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014eca:	4b6e      	ldr	r3, [pc, #440]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014ecc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014ed0:	ee07 3a90 	vmov	s15, r3
 8014ed4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8014ed8:	edd7 7a03 	vldr	s15, [r7, #12]
 8014edc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014ee0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014ee4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014ee8:	ee17 3a90 	vmov	r3, s15
 8014eec:	817b      	strh	r3, [r7, #10]
		rcCommand[ROLL] = rcCommand[ROLL]*cosy - rcCommand[PITCH]*siny;
 8014eee:	4b65      	ldr	r3, [pc, #404]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014ef0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014ef4:	ee07 3a90 	vmov	s15, r3
 8014ef8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014efc:	edd7 7a04 	vldr	s15, [r7, #16]
 8014f00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014f04:	4b5f      	ldr	r3, [pc, #380]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014f06:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8014f0a:	ee07 3a90 	vmov	s15, r3
 8014f0e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8014f12:	edd7 7a03 	vldr	s15, [r7, #12]
 8014f16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014f1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014f22:	ee17 3a90 	vmov	r3, s15
 8014f26:	b21a      	sxth	r2, r3
 8014f28:	4b56      	ldr	r3, [pc, #344]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014f2a:	801a      	strh	r2, [r3, #0]
		rcCommand[PITCH] = rcCommand_PITCH;
 8014f2c:	4a55      	ldr	r2, [pc, #340]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014f2e:	897b      	ldrh	r3, [r7, #10]
 8014f30:	8053      	strh	r3, [r2, #2]
	}

	resetSetpointMode(setpoint);//
 8014f32:	6838      	ldr	r0, [r7, #0]
 8014f34:	f7ff fed4 	bl	8014ce0 <resetSetpointMode>
	
	//
	if (FLIGHT_MODE(ACRO_MODE))
 8014f38:	4b54      	ldr	r3, [pc, #336]	; (801508c <commanderGetSetpoint+0x304>)
 8014f3a:	681b      	ldr	r3, [r3, #0]
 8014f3c:	f003 0302 	and.w	r3, r3, #2
 8014f40:	2b00      	cmp	r3, #0
 8014f42:	d033      	beq.n	8014fac <commanderGetSetpoint+0x224>
	{
		setpoint->mode.roll = modeVelocity;
 8014f44:	683b      	ldr	r3, [r7, #0]
 8014f46:	2202      	movs	r2, #2
 8014f48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
		setpoint->mode.pitch = modeVelocity;
 8014f4c:	683b      	ldr	r3, [r7, #0]
 8014f4e:	2202      	movs	r2, #2
 8014f50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		setpoint->mode.yaw = modeVelocity;
 8014f54:	683b      	ldr	r3, [r7, #0]
 8014f56:	2202      	movs	r2, #2
 8014f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		
		setpoint->attitudeRate.roll = rcCommandToRate(rcCommand[ROLL], MAX_RATE_ROLL);
 8014f5c:	4b49      	ldr	r3, [pc, #292]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014f5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014f62:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 8015090 <commanderGetSetpoint+0x308>
 8014f66:	4618      	mov	r0, r3
 8014f68:	f7ff fe38 	bl	8014bdc <rcCommandToRate>
 8014f6c:	eef0 7a40 	vmov.f32	s15, s0
 8014f70:	683b      	ldr	r3, [r7, #0]
 8014f72:	edc3 7a05 	vstr	s15, [r3, #20]
		setpoint->attitudeRate.pitch = rcCommandToRate(rcCommand[PITCH], MAX_RATE_PITCH);
 8014f76:	4b43      	ldr	r3, [pc, #268]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014f78:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8014f7c:	ed9f 0a44 	vldr	s0, [pc, #272]	; 8015090 <commanderGetSetpoint+0x308>
 8014f80:	4618      	mov	r0, r3
 8014f82:	f7ff fe2b 	bl	8014bdc <rcCommandToRate>
 8014f86:	eef0 7a40 	vmov.f32	s15, s0
 8014f8a:	683b      	ldr	r3, [r7, #0]
 8014f8c:	edc3 7a06 	vstr	s15, [r3, #24]
		setpoint->attitudeRate.yaw = rcCommandToRate(rcCommand[YAW], MAX_RATE_YAW);
 8014f90:	4b3c      	ldr	r3, [pc, #240]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014f92:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8014f96:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8015090 <commanderGetSetpoint+0x308>
 8014f9a:	4618      	mov	r0, r3
 8014f9c:	f7ff fe1e 	bl	8014bdc <rcCommandToRate>
 8014fa0:	eef0 7a40 	vmov.f32	s15, s0
 8014fa4:	683b      	ldr	r3, [r7, #0]
 8014fa6:	edc3 7a07 	vstr	s15, [r3, #28]
 8014faa:	e030      	b.n	801500e <commanderGetSetpoint+0x286>
	}
	else if (FLIGHT_MODE(ANGLE_MODE))
 8014fac:	4b37      	ldr	r3, [pc, #220]	; (801508c <commanderGetSetpoint+0x304>)
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	f003 0301 	and.w	r3, r3, #1
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	d02a      	beq.n	801500e <commanderGetSetpoint+0x286>
	{
		setpoint->mode.yaw = modeVelocity;
 8014fb8:	683b      	ldr	r3, [r7, #0]
 8014fba:	2202      	movs	r2, #2
 8014fbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		
		setpoint->attitude.roll = rcCommandToAngle(rcCommand[ROLL], MAX_ANGLE_ROLL);
 8014fc0:	4b30      	ldr	r3, [pc, #192]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014fc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8014fc6:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8014fca:	4618      	mov	r0, r3
 8014fcc:	f7ff fe2e 	bl	8014c2c <rcCommandToAngle>
 8014fd0:	eef0 7a40 	vmov.f32	s15, s0
 8014fd4:	683b      	ldr	r3, [r7, #0]
 8014fd6:	edc3 7a01 	vstr	s15, [r3, #4]
		setpoint->attitude.pitch = rcCommandToAngle(rcCommand[PITCH], MAX_ANGLE_PITCH);
 8014fda:	4b2a      	ldr	r3, [pc, #168]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014fdc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8014fe0:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8014fe4:	4618      	mov	r0, r3
 8014fe6:	f7ff fe21 	bl	8014c2c <rcCommandToAngle>
 8014fea:	eef0 7a40 	vmov.f32	s15, s0
 8014fee:	683b      	ldr	r3, [r7, #0]
 8014ff0:	edc3 7a02 	vstr	s15, [r3, #8]
		setpoint->attitudeRate.yaw = rcCommandToRate(rcCommand[YAW], MAX_RATE_YAW);
 8014ff4:	4b23      	ldr	r3, [pc, #140]	; (8015084 <commanderGetSetpoint+0x2fc>)
 8014ff6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8014ffa:	ed9f 0a25 	vldr	s0, [pc, #148]	; 8015090 <commanderGetSetpoint+0x308>
 8014ffe:	4618      	mov	r0, r3
 8015000:	f7ff fdec 	bl	8014bdc <rcCommandToRate>
 8015004:	eef0 7a40 	vmov.f32	s15, s0
 8015008:	683b      	ldr	r3, [r7, #0]
 801500a:	edc3 7a07 	vstr	s15, [r3, #28]
	}

	//
	if (FLIGHT_MODE(NAV_ALTHOLD_MODE))
 801500e:	4b1f      	ldr	r3, [pc, #124]	; (801508c <commanderGetSetpoint+0x304>)
 8015010:	681b      	ldr	r3, [r3, #0]
 8015012:	f003 0308 	and.w	r3, r3, #8
 8015016:	2b00      	cmp	r3, #0
 8015018:	f000 8086 	beq.w	8015128 <commanderGetSetpoint+0x3a0>
	{
		static bool isAdjustAlttitude = false;
		
		//
		if (setupAltitudeHoldFlag == false)
 801501c:	4b1d      	ldr	r3, [pc, #116]	; (8015094 <commanderGetSetpoint+0x30c>)
 801501e:	781b      	ldrb	r3, [r3, #0]
 8015020:	f083 0301 	eor.w	r3, r3, #1
 8015024:	b2db      	uxtb	r3, r3
 8015026:	2b00      	cmp	r3, #0
 8015028:	d006      	beq.n	8015038 <commanderGetSetpoint+0x2b0>
		{
			setupAltitudeHold(state, setpoint);
 801502a:	6839      	ldr	r1, [r7, #0]
 801502c:	6878      	ldr	r0, [r7, #4]
 801502e:	f7ff fe79 	bl	8014d24 <setupAltitudeHold>
			setupAltitudeHoldFlag = true;
 8015032:	4b18      	ldr	r3, [pc, #96]	; (8015094 <commanderGetSetpoint+0x30c>)
 8015034:	2201      	movs	r2, #1
 8015036:	701a      	strb	r2, [r3, #0]
		}
		
		//
		int16_t rcThrottleAdjustment = applyDeadband(rcCommand[THROTTLE] - altHoldThrottleBase, ALT_HOLD_DEADBAND);
 8015038:	4b12      	ldr	r3, [pc, #72]	; (8015084 <commanderGetSetpoint+0x2fc>)
 801503a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801503e:	461a      	mov	r2, r3
 8015040:	4b15      	ldr	r3, [pc, #84]	; (8015098 <commanderGetSetpoint+0x310>)
 8015042:	881b      	ldrh	r3, [r3, #0]
 8015044:	1ad3      	subs	r3, r2, r3
 8015046:	2132      	movs	r1, #50	; 0x32
 8015048:	4618      	mov	r0, r3
 801504a:	f7fb fb69 	bl	8010720 <applyDeadband>
 801504e:	4603      	mov	r3, r0
 8015050:	813b      	strh	r3, [r7, #8]
		if (rcThrottleAdjustment == 0 && isAdjustAlttitude == true)
 8015052:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8015056:	2b00      	cmp	r3, #0
 8015058:	d124      	bne.n	80150a4 <commanderGetSetpoint+0x31c>
 801505a:	4b10      	ldr	r3, [pc, #64]	; (801509c <commanderGetSetpoint+0x314>)
 801505c:	781b      	ldrb	r3, [r3, #0]
 801505e:	2b00      	cmp	r3, #0
 8015060:	d020      	beq.n	80150a4 <commanderGetSetpoint+0x31c>
		{
			setpoint->mode.z = modeAbs;
 8015062:	683b      	ldr	r3, [r7, #0]
 8015064:	2201      	movs	r2, #1
 8015066:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			setpoint->position.z = state->position.z;
 801506a:	687b      	ldr	r3, [r7, #4]
 801506c:	69da      	ldr	r2, [r3, #28]
 801506e:	683b      	ldr	r3, [r7, #0]
 8015070:	62da      	str	r2, [r3, #44]	; 0x2c
			isAdjustAlttitude = false;
 8015072:	4b0a      	ldr	r3, [pc, #40]	; (801509c <commanderGetSetpoint+0x314>)
 8015074:	2200      	movs	r2, #0
 8015076:	701a      	strb	r2, [r3, #0]
 8015078:	e056      	b.n	8015128 <commanderGetSetpoint+0x3a0>
 801507a:	bf00      	nop
 801507c:	20008610 	.word	0x20008610
 8015080:	2000b338 	.word	0x2000b338
 8015084:	2000b314 	.word	0x2000b314
 8015088:	44480000 	.word	0x44480000
 801508c:	20008660 	.word	0x20008660
 8015090:	43480000 	.word	0x43480000
 8015094:	2000860c 	.word	0x2000860c
 8015098:	2000016a 	.word	0x2000016a
 801509c:	20008618 	.word	0x20008618
 80150a0:	43160000 	.word	0x43160000
		}
		else if (rcThrottleAdjustment > 0)
 80150a4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	dd1f      	ble.n	80150ec <commanderGetSetpoint+0x364>
		{
			setpoint->mode.z = modeVelocity;
 80150ac:	683b      	ldr	r3, [r7, #0]
 80150ae:	2202      	movs	r2, #2
 80150b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			setpoint->velocity.z = rcThrottleAdjustment * CLIMB_RATE_UP / (RC_MAX - altHoldThrottleBase - ALT_HOLD_DEADBAND);
 80150b4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80150b8:	ee07 3a90 	vmov	s15, r3
 80150bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80150c0:	ed1f 7a09 	vldr	s14, [pc, #-36]	; 80150a0 <commanderGetSetpoint+0x318>
 80150c4:	ee67 6a87 	vmul.f32	s13, s15, s14
 80150c8:	4b1e      	ldr	r3, [pc, #120]	; (8015144 <commanderGetSetpoint+0x3bc>)
 80150ca:	881b      	ldrh	r3, [r3, #0]
 80150cc:	f5c3 63f3 	rsb	r3, r3, #1944	; 0x798
 80150d0:	3306      	adds	r3, #6
 80150d2:	ee07 3a90 	vmov	s15, r3
 80150d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80150da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80150de:	683b      	ldr	r3, [r7, #0]
 80150e0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
			isAdjustAlttitude = true;
 80150e4:	4b18      	ldr	r3, [pc, #96]	; (8015148 <commanderGetSetpoint+0x3c0>)
 80150e6:	2201      	movs	r2, #1
 80150e8:	701a      	strb	r2, [r3, #0]
 80150ea:	e01d      	b.n	8015128 <commanderGetSetpoint+0x3a0>
		}
		else
		{
			setpoint->mode.z = modeVelocity;
 80150ec:	683b      	ldr	r3, [r7, #0]
 80150ee:	2202      	movs	r2, #2
 80150f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			setpoint->velocity.z = rcThrottleAdjustment * CLIMB_RATE_DOWN / (altHoldThrottleBase - RC_MIN - ALT_HOLD_DEADBAND);
 80150f4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80150f8:	ee07 3a90 	vmov	s15, r3
 80150fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015100:	ed9f 7a12 	vldr	s14, [pc, #72]	; 801514c <commanderGetSetpoint+0x3c4>
 8015104:	ee67 6a87 	vmul.f32	s13, s15, s14
 8015108:	4b0e      	ldr	r3, [pc, #56]	; (8015144 <commanderGetSetpoint+0x3bc>)
 801510a:	881b      	ldrh	r3, [r3, #0]
 801510c:	f2a3 431a 	subw	r3, r3, #1050	; 0x41a
 8015110:	ee07 3a90 	vmov	s15, r3
 8015114:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8015118:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801511c:	683b      	ldr	r3, [r7, #0]
 801511e:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
			isAdjustAlttitude = true;
 8015122:	4b09      	ldr	r3, [pc, #36]	; (8015148 <commanderGetSetpoint+0x3c0>)
 8015124:	2201      	movs	r2, #1
 8015126:	701a      	strb	r2, [r3, #0]
		}
	}
	
	setpoint->thrust = rcCommand[THROTTLE];
 8015128:	4b09      	ldr	r3, [pc, #36]	; (8015150 <commanderGetSetpoint+0x3c8>)
 801512a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801512e:	ee07 3a90 	vmov	s15, r3
 8015132:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015136:	683b      	ldr	r3, [r7, #0]
 8015138:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
}
 801513c:	bf00      	nop
 801513e:	3718      	adds	r7, #24
 8015140:	46bd      	mov	sp, r7
 8015142:	bd80      	pop	{r7, pc}
 8015144:	2000016a 	.word	0x2000016a
 8015148:	20008618 	.word	0x20008618
 801514c:	42dc0000 	.word	0x42dc0000
 8015150:	2000b314 	.word	0x2000b314

08015154 <commanderSetupAltitudeHoldMode>:

//
void commanderSetupAltitudeHoldMode(void)
{
 8015154:	b480      	push	{r7}
 8015156:	af00      	add	r7, sp, #0
	setupAltitudeHoldFlag = false;
 8015158:	4b03      	ldr	r3, [pc, #12]	; (8015168 <commanderSetupAltitudeHoldMode+0x14>)
 801515a:	2200      	movs	r2, #0
 801515c:	701a      	strb	r2, [r3, #0]
}
 801515e:	bf00      	nop
 8015160:	46bd      	mov	sp, r7
 8015162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015166:	4770      	bx	lr
 8015168:	2000860c 	.word	0x2000860c

0801516c <commanderGetALtHoldThrottle>:

//
uint16_t commanderGetALtHoldThrottle(void)
{
 801516c:	b480      	push	{r7}
 801516e:	af00      	add	r7, sp, #0
	return altHoldThrottleBase;
 8015170:	4b03      	ldr	r3, [pc, #12]	; (8015180 <commanderGetALtHoldThrottle+0x14>)
 8015172:	881b      	ldrh	r3, [r3, #0]
}
 8015174:	4618      	mov	r0, r3
 8015176:	46bd      	mov	sp, r7
 8015178:	f85d 7b04 	ldr.w	r7, [sp], #4
 801517c:	4770      	bx	lr
 801517e:	bf00      	nop
 8015180:	2000016a 	.word	0x2000016a

08015184 <commanderActiveFailsafe>:

//
void commanderActiveFailsafe(void)
{
 8015184:	b580      	push	{r7, lr}
 8015186:	af00      	add	r7, sp, #0
	autoLandState.autoLandActive = true;
 8015188:	4b04      	ldr	r3, [pc, #16]	; (801519c <commanderActiveFailsafe+0x18>)
 801518a:	2201      	movs	r2, #1
 801518c:	701a      	strb	r2, [r3, #0]
	autoLandState.autoLandTime = getSysTickCnt();
 801518e:	f7ed f9b9 	bl	8002504 <getSysTickCnt>
 8015192:	4603      	mov	r3, r0
 8015194:	4a01      	ldr	r2, [pc, #4]	; (801519c <commanderActiveFailsafe+0x18>)
 8015196:	6053      	str	r3, [r2, #4]
}
 8015198:	bf00      	nop
 801519a:	bd80      	pop	{r7, pc}
 801519c:	20008610 	.word	0x20008610

080151a0 <ledStripFillBufferWitchColor>:
static uint8_t colorBuffer[NBR_LEDS][3];


//
static void ledStripFillBufferWitchColor(enum ledStripColor color)
{
 80151a0:	b480      	push	{r7}
 80151a2:	b085      	sub	sp, #20
 80151a4:	af00      	add	r7, sp, #0
 80151a6:	4603      	mov	r3, r0
 80151a8:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < NBR_LEDS; i++)
 80151aa:	2300      	movs	r3, #0
 80151ac:	60fb      	str	r3, [r7, #12]
 80151ae:	e033      	b.n	8015218 <ledStripFillBufferWitchColor+0x78>
	{
		colorBuffer[i][0] = colorTable[color][0];
 80151b0:	79fa      	ldrb	r2, [r7, #7]
 80151b2:	491e      	ldr	r1, [pc, #120]	; (801522c <ledStripFillBufferWitchColor+0x8c>)
 80151b4:	4613      	mov	r3, r2
 80151b6:	005b      	lsls	r3, r3, #1
 80151b8:	4413      	add	r3, r2
 80151ba:	440b      	add	r3, r1
 80151bc:	7818      	ldrb	r0, [r3, #0]
 80151be:	491c      	ldr	r1, [pc, #112]	; (8015230 <ledStripFillBufferWitchColor+0x90>)
 80151c0:	68fa      	ldr	r2, [r7, #12]
 80151c2:	4613      	mov	r3, r2
 80151c4:	005b      	lsls	r3, r3, #1
 80151c6:	4413      	add	r3, r2
 80151c8:	440b      	add	r3, r1
 80151ca:	4602      	mov	r2, r0
 80151cc:	701a      	strb	r2, [r3, #0]
		colorBuffer[i][1] = colorTable[color][1];
 80151ce:	79fa      	ldrb	r2, [r7, #7]
 80151d0:	4916      	ldr	r1, [pc, #88]	; (801522c <ledStripFillBufferWitchColor+0x8c>)
 80151d2:	4613      	mov	r3, r2
 80151d4:	005b      	lsls	r3, r3, #1
 80151d6:	4413      	add	r3, r2
 80151d8:	440b      	add	r3, r1
 80151da:	3301      	adds	r3, #1
 80151dc:	7818      	ldrb	r0, [r3, #0]
 80151de:	4914      	ldr	r1, [pc, #80]	; (8015230 <ledStripFillBufferWitchColor+0x90>)
 80151e0:	68fa      	ldr	r2, [r7, #12]
 80151e2:	4613      	mov	r3, r2
 80151e4:	005b      	lsls	r3, r3, #1
 80151e6:	4413      	add	r3, r2
 80151e8:	440b      	add	r3, r1
 80151ea:	3301      	adds	r3, #1
 80151ec:	4602      	mov	r2, r0
 80151ee:	701a      	strb	r2, [r3, #0]
		colorBuffer[i][2] = colorTable[color][2];
 80151f0:	79fa      	ldrb	r2, [r7, #7]
 80151f2:	490e      	ldr	r1, [pc, #56]	; (801522c <ledStripFillBufferWitchColor+0x8c>)
 80151f4:	4613      	mov	r3, r2
 80151f6:	005b      	lsls	r3, r3, #1
 80151f8:	4413      	add	r3, r2
 80151fa:	440b      	add	r3, r1
 80151fc:	3302      	adds	r3, #2
 80151fe:	7818      	ldrb	r0, [r3, #0]
 8015200:	490b      	ldr	r1, [pc, #44]	; (8015230 <ledStripFillBufferWitchColor+0x90>)
 8015202:	68fa      	ldr	r2, [r7, #12]
 8015204:	4613      	mov	r3, r2
 8015206:	005b      	lsls	r3, r3, #1
 8015208:	4413      	add	r3, r2
 801520a:	440b      	add	r3, r1
 801520c:	3302      	adds	r3, #2
 801520e:	4602      	mov	r2, r0
 8015210:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NBR_LEDS; i++)
 8015212:	68fb      	ldr	r3, [r7, #12]
 8015214:	3301      	adds	r3, #1
 8015216:	60fb      	str	r3, [r7, #12]
 8015218:	68fb      	ldr	r3, [r7, #12]
 801521a:	2b07      	cmp	r3, #7
 801521c:	ddc8      	ble.n	80151b0 <ledStripFillBufferWitchColor+0x10>
	}
}
 801521e:	bf00      	nop
 8015220:	bf00      	nop
 8015222:	3714      	adds	r7, #20
 8015224:	46bd      	mov	sp, r7
 8015226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801522a:	4770      	bx	lr
 801522c:	0801df40 	.word	0x0801df40
 8015230:	2000861c 	.word	0x2000861c

08015234 <ledStripInit>:


//
void ledStripInit(void)
{
 8015234:	b580      	push	{r7, lr}
 8015236:	af00      	add	r7, sp, #0
	ws2812Init();
 8015238:	f7ff fac8 	bl	80147cc <ws2812Init>
	ledStripOFF();
 801523c:	f000 f810 	bl	8015260 <ledStripOFF>
}
 8015240:	bf00      	nop
 8015242:	bd80      	pop	{r7, pc}

08015244 <ledStripON>:

void ledStripON(void)
{
 8015244:	b580      	push	{r7, lr}
 8015246:	af00      	add	r7, sp, #0
	ledStripFillBufferWitchColor(RED);
 8015248:	2000      	movs	r0, #0
 801524a:	f7ff ffa9 	bl	80151a0 <ledStripFillBufferWitchColor>
	ws2812Send(colorBuffer, NBR_LEDS);
 801524e:	2108      	movs	r1, #8
 8015250:	4802      	ldr	r0, [pc, #8]	; (801525c <ledStripON+0x18>)
 8015252:	f7ff fb4d 	bl	80148f0 <ws2812Send>
}
 8015256:	bf00      	nop
 8015258:	bd80      	pop	{r7, pc}
 801525a:	bf00      	nop
 801525c:	2000861c 	.word	0x2000861c

08015260 <ledStripOFF>:

void ledStripOFF(void)
{
 8015260:	b580      	push	{r7, lr}
 8015262:	af00      	add	r7, sp, #0
	ledStripFillBufferWitchColor(BLACK);
 8015264:	2004      	movs	r0, #4
 8015266:	f7ff ff9b 	bl	80151a0 <ledStripFillBufferWitchColor>
	ws2812Send(colorBuffer, NBR_LEDS);
 801526a:	2108      	movs	r1, #8
 801526c:	4802      	ldr	r0, [pc, #8]	; (8015278 <ledStripOFF+0x18>)
 801526e:	f7ff fb3f 	bl	80148f0 <ws2812Send>
}
 8015272:	bf00      	nop
 8015274:	bd80      	pop	{r7, pc}
 8015276:	bf00      	nop
 8015278:	2000861c 	.word	0x2000861c

0801527c <pmInit>:
int32_t mWhDrawn = 0;               // energy (milliWatt hours) drawn from the battery since start

batteryState_e batteryState;

void pmInit(void)
{
 801527c:	b580      	push	{r7, lr}
 801527e:	af00      	add	r7, sp, #0
	adc1Init();
 8015280:	f7fe f8b4 	bl	80133ec <adc1Init>
	
    batteryState = BATTERY_NOT_PRESENT;
 8015284:	4b08      	ldr	r3, [pc, #32]	; (80152a8 <pmInit+0x2c>)
 8015286:	2203      	movs	r2, #3
 8015288:	701a      	strb	r2, [r3, #0]
    batteryCellCount = 1;
 801528a:	4b08      	ldr	r3, [pc, #32]	; (80152ac <pmInit+0x30>)
 801528c:	2201      	movs	r2, #1
 801528e:	701a      	strb	r2, [r3, #0]
    batteryFullVoltage = 0;
 8015290:	4b07      	ldr	r3, [pc, #28]	; (80152b0 <pmInit+0x34>)
 8015292:	2200      	movs	r2, #0
 8015294:	801a      	strh	r2, [r3, #0]
    batteryWarningVoltage = 0;
 8015296:	4b07      	ldr	r3, [pc, #28]	; (80152b4 <pmInit+0x38>)
 8015298:	2200      	movs	r2, #0
 801529a:	801a      	strh	r2, [r3, #0]
    batteryCriticalVoltage = 0;
 801529c:	4b06      	ldr	r3, [pc, #24]	; (80152b8 <pmInit+0x3c>)
 801529e:	2200      	movs	r2, #0
 80152a0:	801a      	strh	r2, [r3, #0]
}
 80152a2:	bf00      	nop
 80152a4:	bd80      	pop	{r7, pc}
 80152a6:	bf00      	nop
 80152a8:	2000b31c 	.word	0x2000b31c
 80152ac:	2000016c 	.word	0x2000016c
 80152b0:	2000b31e 	.word	0x2000b31e
 80152b4:	2000b320 	.word	0x2000b320
 80152b8:	2000b322 	.word	0x2000b322

080152bc <batteryAdcToVoltage>:

uint16_t batteryAdcToVoltage(uint16_t src)
{
 80152bc:	b590      	push	{r4, r7, lr}
 80152be:	b083      	sub	sp, #12
 80152c0:	af00      	add	r7, sp, #0
 80152c2:	4603      	mov	r3, r0
 80152c4:	80fb      	strh	r3, [r7, #6]
    // result is Vbatt in 0.01V steps. 3.3V = ADC Vref, 0xFFF = 12bit adc, 1100 = 11:1 voltage divider (10k:1k)
    return((uint64_t)src * BATTERY_SCALE * ADCVREF / (0xFFF * 1000));
 80152c6:	88fa      	ldrh	r2, [r7, #6]
 80152c8:	f04f 0300 	mov.w	r3, #0
 80152cc:	490b      	ldr	r1, [pc, #44]	; (80152fc <batteryAdcToVoltage+0x40>)
 80152ce:	fb01 f003 	mul.w	r0, r1, r3
 80152d2:	2100      	movs	r1, #0
 80152d4:	fb01 f102 	mul.w	r1, r1, r2
 80152d8:	1844      	adds	r4, r0, r1
 80152da:	4908      	ldr	r1, [pc, #32]	; (80152fc <batteryAdcToVoltage+0x40>)
 80152dc:	fba2 0101 	umull	r0, r1, r2, r1
 80152e0:	1863      	adds	r3, r4, r1
 80152e2:	4619      	mov	r1, r3
 80152e4:	4a06      	ldr	r2, [pc, #24]	; (8015300 <batteryAdcToVoltage+0x44>)
 80152e6:	f04f 0300 	mov.w	r3, #0
 80152ea:	f7eb fcad 	bl	8000c48 <__aeabi_uldivmod>
 80152ee:	4602      	mov	r2, r0
 80152f0:	460b      	mov	r3, r1
 80152f2:	b293      	uxth	r3, r2
}
 80152f4:	4618      	mov	r0, r3
 80152f6:	370c      	adds	r7, #12
 80152f8:	46bd      	mov	sp, r7
 80152fa:	bd90      	pop	{r4, r7, pc}
 80152fc:	003763b0 	.word	0x003763b0
 8015300:	003e7c18 	.word	0x003e7c18

08015304 <updateBatteryVoltage>:

static void updateBatteryVoltage(float vbatTimeDelta)
{
 8015304:	b580      	push	{r7, lr}
 8015306:	b084      	sub	sp, #16
 8015308:	af00      	add	r7, sp, #0
 801530a:	ed87 0a01 	vstr	s0, [r7, #4]
    uint16_t vbatSample;
	static pt1Filter_t vbatFilterState;
	
    vbatSample = vbatLatestADC = adcValues;
 801530e:	4b14      	ldr	r3, [pc, #80]	; (8015360 <updateBatteryVoltage+0x5c>)
 8015310:	881b      	ldrh	r3, [r3, #0]
 8015312:	b29a      	uxth	r2, r3
 8015314:	4b13      	ldr	r3, [pc, #76]	; (8015364 <updateBatteryVoltage+0x60>)
 8015316:	801a      	strh	r2, [r3, #0]
 8015318:	4b12      	ldr	r3, [pc, #72]	; (8015364 <updateBatteryVoltage+0x60>)
 801531a:	881b      	ldrh	r3, [r3, #0]
 801531c:	81fb      	strh	r3, [r7, #14]
    vbatSample = pt1FilterApply4(&vbatFilterState, vbatSample, VBATT_LPF_FREQ, vbatTimeDelta);
 801531e:	89fb      	ldrh	r3, [r7, #14]
 8015320:	ee07 3a90 	vmov	s15, r3
 8015324:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015328:	edd7 0a01 	vldr	s1, [r7, #4]
 801532c:	2101      	movs	r1, #1
 801532e:	eeb0 0a67 	vmov.f32	s0, s15
 8015332:	480d      	ldr	r0, [pc, #52]	; (8015368 <updateBatteryVoltage+0x64>)
 8015334:	f7fa fe68 	bl	8010008 <pt1FilterApply4>
 8015338:	eef0 7a40 	vmov.f32	s15, s0
 801533c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015340:	ee17 3a90 	vmov	r3, s15
 8015344:	81fb      	strh	r3, [r7, #14]
    vbat = batteryAdcToVoltage(vbatSample);
 8015346:	89fb      	ldrh	r3, [r7, #14]
 8015348:	4618      	mov	r0, r3
 801534a:	f7ff ffb7 	bl	80152bc <batteryAdcToVoltage>
 801534e:	4603      	mov	r3, r0
 8015350:	461a      	mov	r2, r3
 8015352:	4b06      	ldr	r3, [pc, #24]	; (801536c <updateBatteryVoltage+0x68>)
 8015354:	801a      	strh	r2, [r3, #0]
}
 8015356:	bf00      	nop
 8015358:	3710      	adds	r7, #16
 801535a:	46bd      	mov	sp, r7
 801535c:	bd80      	pop	{r7, pc}
 801535e:	bf00      	nop
 8015360:	2000b208 	.word	0x2000b208
 8015364:	20008638 	.word	0x20008638
 8015368:	2000863c 	.word	0x2000863c
 801536c:	20008636 	.word	0x20008636

08015370 <pmTask>:


/*  */
void pmTask(void *param)	
{
 8015370:	b580      	push	{r7, lr}
 8015372:	b084      	sub	sp, #16
 8015374:	af00      	add	r7, sp, #0
 8015376:	6078      	str	r0, [r7, #4]
	while(1)
	{
		vTaskDelay(100);//100ms
 8015378:	2064      	movs	r0, #100	; 0x64
 801537a:	f7f5 fbfb 	bl	800ab74 <vTaskDelay>
		updateBatteryVoltage(0.1);
 801537e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8015534 <pmTask+0x1c4>
 8015382:	f7ff ffbf 	bl	8015304 <updateBatteryVoltage>
		
		/* battery has just been connected*/
		if (batteryState == BATTERY_NOT_PRESENT && vbat > VBATT_PRESENT_THRESHOLD)
 8015386:	4b6c      	ldr	r3, [pc, #432]	; (8015538 <pmTask+0x1c8>)
 8015388:	781b      	ldrb	r3, [r3, #0]
 801538a:	2b03      	cmp	r3, #3
 801538c:	d168      	bne.n	8015460 <pmTask+0xf0>
 801538e:	4b6b      	ldr	r3, [pc, #428]	; (801553c <pmTask+0x1cc>)
 8015390:	881b      	ldrh	r3, [r3, #0]
 8015392:	2b64      	cmp	r3, #100	; 0x64
 8015394:	d964      	bls.n	8015460 <pmTask+0xf0>
		{
			/* Actual battery state is calculated below, this is really BATTERY_PRESENT */
			batteryState = BATTERY_OK;
 8015396:	4b68      	ldr	r3, [pc, #416]	; (8015538 <pmTask+0x1c8>)
 8015398:	2200      	movs	r2, #0
 801539a:	701a      	strb	r2, [r3, #0]
			/* wait for VBatt to stabilise then we can calc number of cells
			(using the filtered value takes a long time to ramp up)
			We only do this on the ground so don't care if we do block, not
			worse than original code anyway*/
			updateBatteryVoltage(0.1);
 801539c:	ed9f 0a65 	vldr	s0, [pc, #404]	; 8015534 <pmTask+0x1c4>
 80153a0:	f7ff ffb0 	bl	8015304 <updateBatteryVoltage>

			unsigned cells = (batteryAdcToVoltage(vbatLatestADC) / VOLTAGE_CELLMAX) + 1;
 80153a4:	4b66      	ldr	r3, [pc, #408]	; (8015540 <pmTask+0x1d0>)
 80153a6:	881b      	ldrh	r3, [r3, #0]
 80153a8:	4618      	mov	r0, r3
 80153aa:	f7ff ff87 	bl	80152bc <batteryAdcToVoltage>
 80153ae:	4603      	mov	r3, r0
 80153b0:	08db      	lsrs	r3, r3, #3
 80153b2:	4a64      	ldr	r2, [pc, #400]	; (8015544 <pmTask+0x1d4>)
 80153b4:	fba2 2303 	umull	r2, r3, r2, r3
 80153b8:	08db      	lsrs	r3, r3, #3
 80153ba:	b29b      	uxth	r3, r3
 80153bc:	3301      	adds	r3, #1
 80153be:	60fb      	str	r3, [r7, #12]
			if (cells > 8) cells = 8; // something is wrong, we expect 8 cells maximum (and autodetection will be problematic at 6+ cells)
 80153c0:	68fb      	ldr	r3, [r7, #12]
 80153c2:	2b08      	cmp	r3, #8
 80153c4:	d901      	bls.n	80153ca <pmTask+0x5a>
 80153c6:	2308      	movs	r3, #8
 80153c8:	60fb      	str	r3, [r7, #12]

			batteryCellCount = cells;
 80153ca:	68fb      	ldr	r3, [r7, #12]
 80153cc:	b2da      	uxtb	r2, r3
 80153ce:	4b5e      	ldr	r3, [pc, #376]	; (8015548 <pmTask+0x1d8>)
 80153d0:	701a      	strb	r2, [r3, #0]
			batteryFullVoltage = batteryCellCount * VOLTAGE_CELLMAX;
 80153d2:	4b5d      	ldr	r3, [pc, #372]	; (8015548 <pmTask+0x1d8>)
 80153d4:	781b      	ldrb	r3, [r3, #0]
 80153d6:	b29b      	uxth	r3, r3
 80153d8:	461a      	mov	r2, r3
 80153da:	0052      	lsls	r2, r2, #1
 80153dc:	441a      	add	r2, r3
 80153de:	0092      	lsls	r2, r2, #2
 80153e0:	441a      	add	r2, r3
 80153e2:	0092      	lsls	r2, r2, #2
 80153e4:	4413      	add	r3, r2
 80153e6:	00db      	lsls	r3, r3, #3
 80153e8:	b29a      	uxth	r2, r3
 80153ea:	4b58      	ldr	r3, [pc, #352]	; (801554c <pmTask+0x1dc>)
 80153ec:	801a      	strh	r2, [r3, #0]
			batteryWarningVoltage = batteryCellCount * VOLTAGE_CELLWARNING;
 80153ee:	4b56      	ldr	r3, [pc, #344]	; (8015548 <pmTask+0x1d8>)
 80153f0:	781b      	ldrb	r3, [r3, #0]
 80153f2:	b29b      	uxth	r3, r3
 80153f4:	461a      	mov	r2, r3
 80153f6:	0092      	lsls	r2, r2, #2
 80153f8:	4413      	add	r3, r2
 80153fa:	461a      	mov	r2, r3
 80153fc:	0091      	lsls	r1, r2, #2
 80153fe:	461a      	mov	r2, r3
 8015400:	460b      	mov	r3, r1
 8015402:	4413      	add	r3, r2
 8015404:	461a      	mov	r2, r3
 8015406:	00d2      	lsls	r2, r2, #3
 8015408:	1ad3      	subs	r3, r2, r3
 801540a:	005b      	lsls	r3, r3, #1
 801540c:	b29a      	uxth	r2, r3
 801540e:	4b50      	ldr	r3, [pc, #320]	; (8015550 <pmTask+0x1e0>)
 8015410:	801a      	strh	r2, [r3, #0]
			batteryCriticalVoltage = batteryCellCount * VOLTAGE_CELLMIN;
 8015412:	4b4d      	ldr	r3, [pc, #308]	; (8015548 <pmTask+0x1d8>)
 8015414:	781b      	ldrb	r3, [r3, #0]
 8015416:	b29b      	uxth	r3, r3
 8015418:	461a      	mov	r2, r3
 801541a:	0092      	lsls	r2, r2, #2
 801541c:	4413      	add	r3, r2
 801541e:	461a      	mov	r2, r3
 8015420:	0151      	lsls	r1, r2, #5
 8015422:	461a      	mov	r2, r3
 8015424:	460b      	mov	r3, r1
 8015426:	4413      	add	r3, r2
 8015428:	005b      	lsls	r3, r3, #1
 801542a:	b29a      	uxth	r2, r3
 801542c:	4b49      	ldr	r3, [pc, #292]	; (8015554 <pmTask+0x1e4>)
 801542e:	801a      	strh	r2, [r3, #0]

			batteryFullWhenPluggedIn = batteryAdcToVoltage(vbatLatestADC) >= (batteryFullVoltage - cells * VBATT_CELL_FULL_MAX_DIFF);
 8015430:	4b43      	ldr	r3, [pc, #268]	; (8015540 <pmTask+0x1d0>)
 8015432:	881b      	ldrh	r3, [r3, #0]
 8015434:	4618      	mov	r0, r3
 8015436:	f7ff ff41 	bl	80152bc <batteryAdcToVoltage>
 801543a:	4603      	mov	r3, r0
 801543c:	4619      	mov	r1, r3
 801543e:	4b43      	ldr	r3, [pc, #268]	; (801554c <pmTask+0x1dc>)
 8015440:	881b      	ldrh	r3, [r3, #0]
 8015442:	4618      	mov	r0, r3
 8015444:	68fa      	ldr	r2, [r7, #12]
 8015446:	4613      	mov	r3, r2
 8015448:	00db      	lsls	r3, r3, #3
 801544a:	1a9b      	subs	r3, r3, r2
 801544c:	005b      	lsls	r3, r3, #1
 801544e:	1ac3      	subs	r3, r0, r3
 8015450:	4299      	cmp	r1, r3
 8015452:	bf2c      	ite	cs
 8015454:	2301      	movcs	r3, #1
 8015456:	2300      	movcc	r3, #0
 8015458:	b2da      	uxtb	r2, r3
 801545a:	4b3f      	ldr	r3, [pc, #252]	; (8015558 <pmTask+0x1e8>)
 801545c:	701a      	strb	r2, [r3, #0]
		{
 801545e:	e013      	b.n	8015488 <pmTask+0x118>
		}
		/* battery has been disconnected - can take a while for filter cap to disharge so we use a threshold of VBATT_PRESENT_THRESHOLD */
		else if (batteryState != BATTERY_NOT_PRESENT && vbat <= VBATT_PRESENT_THRESHOLD) 
 8015460:	4b35      	ldr	r3, [pc, #212]	; (8015538 <pmTask+0x1c8>)
 8015462:	781b      	ldrb	r3, [r3, #0]
 8015464:	2b03      	cmp	r3, #3
 8015466:	d00f      	beq.n	8015488 <pmTask+0x118>
 8015468:	4b34      	ldr	r3, [pc, #208]	; (801553c <pmTask+0x1cc>)
 801546a:	881b      	ldrh	r3, [r3, #0]
 801546c:	2b64      	cmp	r3, #100	; 0x64
 801546e:	d80b      	bhi.n	8015488 <pmTask+0x118>
		{
			batteryState = BATTERY_NOT_PRESENT;
 8015470:	4b31      	ldr	r3, [pc, #196]	; (8015538 <pmTask+0x1c8>)
 8015472:	2203      	movs	r2, #3
 8015474:	701a      	strb	r2, [r3, #0]
			batteryCellCount = 0;
 8015476:	4b34      	ldr	r3, [pc, #208]	; (8015548 <pmTask+0x1d8>)
 8015478:	2200      	movs	r2, #0
 801547a:	701a      	strb	r2, [r3, #0]
			batteryWarningVoltage = 0;
 801547c:	4b34      	ldr	r3, [pc, #208]	; (8015550 <pmTask+0x1e0>)
 801547e:	2200      	movs	r2, #0
 8015480:	801a      	strh	r2, [r3, #0]
			batteryCriticalVoltage = 0;
 8015482:	4b34      	ldr	r3, [pc, #208]	; (8015554 <pmTask+0x1e4>)
 8015484:	2200      	movs	r2, #0
 8015486:	801a      	strh	r2, [r3, #0]
		}

		if (batteryState != BATTERY_NOT_PRESENT) 
 8015488:	4b2b      	ldr	r3, [pc, #172]	; (8015538 <pmTask+0x1c8>)
 801548a:	781b      	ldrb	r3, [r3, #0]
 801548c:	2b03      	cmp	r3, #3
 801548e:	d038      	beq.n	8015502 <pmTask+0x192>
		{
			switch (batteryState)
 8015490:	4b29      	ldr	r3, [pc, #164]	; (8015538 <pmTask+0x1c8>)
 8015492:	781b      	ldrb	r3, [r3, #0]
 8015494:	2b02      	cmp	r3, #2
 8015496:	d028      	beq.n	80154ea <pmTask+0x17a>
 8015498:	2b02      	cmp	r3, #2
 801549a:	dc34      	bgt.n	8015506 <pmTask+0x196>
 801549c:	2b00      	cmp	r3, #0
 801549e:	d002      	beq.n	80154a6 <pmTask+0x136>
 80154a0:	2b01      	cmp	r3, #1
 80154a2:	d00b      	beq.n	80154bc <pmTask+0x14c>
				case BATTERY_CRITICAL:
					if (vbat > (batteryCriticalVoltage + VBATT_HYSTERESIS))
						batteryState = BATTERY_WARNING;
					break;
				default:
					break;
 80154a4:	e02f      	b.n	8015506 <pmTask+0x196>
					if (vbat <= (batteryWarningVoltage - VBATT_HYSTERESIS))
 80154a6:	4b2a      	ldr	r3, [pc, #168]	; (8015550 <pmTask+0x1e0>)
 80154a8:	881b      	ldrh	r3, [r3, #0]
 80154aa:	3b09      	subs	r3, #9
 80154ac:	4a23      	ldr	r2, [pc, #140]	; (801553c <pmTask+0x1cc>)
 80154ae:	8812      	ldrh	r2, [r2, #0]
 80154b0:	4293      	cmp	r3, r2
 80154b2:	dd2a      	ble.n	801550a <pmTask+0x19a>
						batteryState = BATTERY_WARNING;
 80154b4:	4b20      	ldr	r3, [pc, #128]	; (8015538 <pmTask+0x1c8>)
 80154b6:	2201      	movs	r2, #1
 80154b8:	701a      	strb	r2, [r3, #0]
					break;
 80154ba:	e026      	b.n	801550a <pmTask+0x19a>
					if (vbat <= (batteryCriticalVoltage - VBATT_HYSTERESIS)) 
 80154bc:	4b25      	ldr	r3, [pc, #148]	; (8015554 <pmTask+0x1e4>)
 80154be:	881b      	ldrh	r3, [r3, #0]
 80154c0:	3b09      	subs	r3, #9
 80154c2:	4a1e      	ldr	r2, [pc, #120]	; (801553c <pmTask+0x1cc>)
 80154c4:	8812      	ldrh	r2, [r2, #0]
 80154c6:	4293      	cmp	r3, r2
 80154c8:	dd03      	ble.n	80154d2 <pmTask+0x162>
						batteryState = BATTERY_CRITICAL;
 80154ca:	4b1b      	ldr	r3, [pc, #108]	; (8015538 <pmTask+0x1c8>)
 80154cc:	2202      	movs	r2, #2
 80154ce:	701a      	strb	r2, [r3, #0]
					break;
 80154d0:	e01d      	b.n	801550e <pmTask+0x19e>
					} else if (vbat > (batteryWarningVoltage + VBATT_HYSTERESIS))
 80154d2:	4b1a      	ldr	r3, [pc, #104]	; (801553c <pmTask+0x1cc>)
 80154d4:	881b      	ldrh	r3, [r3, #0]
 80154d6:	461a      	mov	r2, r3
 80154d8:	4b1d      	ldr	r3, [pc, #116]	; (8015550 <pmTask+0x1e0>)
 80154da:	881b      	ldrh	r3, [r3, #0]
 80154dc:	330a      	adds	r3, #10
 80154de:	429a      	cmp	r2, r3
 80154e0:	dd15      	ble.n	801550e <pmTask+0x19e>
						batteryState = BATTERY_OK;
 80154e2:	4b15      	ldr	r3, [pc, #84]	; (8015538 <pmTask+0x1c8>)
 80154e4:	2200      	movs	r2, #0
 80154e6:	701a      	strb	r2, [r3, #0]
					break;
 80154e8:	e011      	b.n	801550e <pmTask+0x19e>
					if (vbat > (batteryCriticalVoltage + VBATT_HYSTERESIS))
 80154ea:	4b14      	ldr	r3, [pc, #80]	; (801553c <pmTask+0x1cc>)
 80154ec:	881b      	ldrh	r3, [r3, #0]
 80154ee:	461a      	mov	r2, r3
 80154f0:	4b18      	ldr	r3, [pc, #96]	; (8015554 <pmTask+0x1e4>)
 80154f2:	881b      	ldrh	r3, [r3, #0]
 80154f4:	330a      	adds	r3, #10
 80154f6:	429a      	cmp	r2, r3
 80154f8:	dd0b      	ble.n	8015512 <pmTask+0x1a2>
						batteryState = BATTERY_WARNING;
 80154fa:	4b0f      	ldr	r3, [pc, #60]	; (8015538 <pmTask+0x1c8>)
 80154fc:	2201      	movs	r2, #1
 80154fe:	701a      	strb	r2, [r3, #0]
					break;
 8015500:	e007      	b.n	8015512 <pmTask+0x1a2>
			}
		}
 8015502:	bf00      	nop
 8015504:	e006      	b.n	8015514 <pmTask+0x1a4>
					break;
 8015506:	bf00      	nop
 8015508:	e004      	b.n	8015514 <pmTask+0x1a4>
					break;
 801550a:	bf00      	nop
 801550c:	e002      	b.n	8015514 <pmTask+0x1a4>
					break;
 801550e:	bf00      	nop
 8015510:	e000      	b.n	8015514 <pmTask+0x1a4>
					break;
 8015512:	bf00      	nop

		// handle beeper
		switch (batteryState) 
 8015514:	4b08      	ldr	r3, [pc, #32]	; (8015538 <pmTask+0x1c8>)
 8015516:	781b      	ldrb	r3, [r3, #0]
 8015518:	2b01      	cmp	r3, #1
 801551a:	d002      	beq.n	8015522 <pmTask+0x1b2>
 801551c:	2b02      	cmp	r3, #2
 801551e:	d004      	beq.n	801552a <pmTask+0x1ba>
				break;
			case BATTERY_CRITICAL:
				beeper(BEEPER_BAT_CRIT_LOW);
				break;
			default:
				break;
 8015520:	e007      	b.n	8015532 <pmTask+0x1c2>
				beeper(BEEPER_BAT_LOW);
 8015522:	2009      	movs	r0, #9
 8015524:	f7fd ffac 	bl	8013480 <beeper>
				break;
 8015528:	e003      	b.n	8015532 <pmTask+0x1c2>
				beeper(BEEPER_BAT_CRIT_LOW);
 801552a:	2008      	movs	r0, #8
 801552c:	f7fd ffa8 	bl	8013480 <beeper>
				break;
 8015530:	bf00      	nop
		vTaskDelay(100);//100ms
 8015532:	e721      	b.n	8015378 <pmTask+0x8>
 8015534:	3dcccccd 	.word	0x3dcccccd
 8015538:	2000b31c 	.word	0x2000b31c
 801553c:	20008636 	.word	0x20008636
 8015540:	20008638 	.word	0x20008638
 8015544:	26a439f7 	.word	0x26a439f7
 8015548:	2000016c 	.word	0x2000016c
 801554c:	2000b31e 	.word	0x2000b31e
 8015550:	2000b320 	.word	0x2000b320
 8015554:	2000b322 	.word	0x2000b322
 8015558:	20008634 	.word	0x20008634

0801555c <pmGetBatteryVoltage>:
		}
	}
}

float pmGetBatteryVoltage(void)
{
 801555c:	b480      	push	{r7}
 801555e:	af00      	add	r7, sp, #0
	return ((float)vbat/100);
 8015560:	4b08      	ldr	r3, [pc, #32]	; (8015584 <pmGetBatteryVoltage+0x28>)
 8015562:	881b      	ldrh	r3, [r3, #0]
 8015564:	ee07 3a90 	vmov	s15, r3
 8015568:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801556c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8015588 <pmGetBatteryVoltage+0x2c>
 8015570:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8015574:	eef0 7a66 	vmov.f32	s15, s13
}
 8015578:	eeb0 0a67 	vmov.f32	s0, s15
 801557c:	46bd      	mov	sp, r7
 801557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015582:	4770      	bx	lr
 8015584:	20008636 	.word	0x20008636
 8015588:	42c80000 	.word	0x42c80000

0801558c <getBatteryState>:

batteryState_e getBatteryState(void)
{
 801558c:	b480      	push	{r7}
 801558e:	af00      	add	r7, sp, #0
	return batteryState;
 8015590:	4b03      	ldr	r3, [pc, #12]	; (80155a0 <getBatteryState+0x14>)
 8015592:	781b      	ldrb	r3, [r3, #0]
}
 8015594:	4618      	mov	r0, r3
 8015596:	46bd      	mov	sp, r7
 8015598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801559c:	4770      	bx	lr
 801559e:	bf00      	nop
 80155a0:	2000b31c 	.word	0x2000b31c

080155a4 <getRcStickPositions>:

stickPositions_e rcStickPositions = (stickPositions_e) 0; //
auxPositions_e   channelPos[CH_NUM];//

stickPositions_e getRcStickPositions(void)
{
 80155a4:	b480      	push	{r7}
 80155a6:	af00      	add	r7, sp, #0
    return rcStickPositions;
 80155a8:	4b03      	ldr	r3, [pc, #12]	; (80155b8 <getRcStickPositions+0x14>)
 80155aa:	781b      	ldrb	r3, [r3, #0]
}
 80155ac:	4618      	mov	r0, r3
 80155ae:	46bd      	mov	sp, r7
 80155b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155b4:	4770      	bx	lr
 80155b6:	bf00      	nop
 80155b8:	20008648 	.word	0x20008648

080155bc <updateRcStickPositions>:

//
static void updateRcStickPositions(void)
{
 80155bc:	b480      	push	{r7}
 80155be:	b083      	sub	sp, #12
 80155c0:	af00      	add	r7, sp, #0
	stickPositions_e tmp = (stickPositions_e)0;
 80155c2:	2300      	movs	r3, #0
 80155c4:	71fb      	strb	r3, [r7, #7]
	
	tmp |= ((rcData[ROLL] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (ROLL * 2);
 80155c6:	4b3d      	ldr	r3, [pc, #244]	; (80156bc <updateRcStickPositions+0x100>)
 80155c8:	881b      	ldrh	r3, [r3, #0]
 80155ca:	f240 424c 	movw	r2, #1100	; 0x44c
 80155ce:	4293      	cmp	r3, r2
 80155d0:	d901      	bls.n	80155d6 <updateRcStickPositions+0x1a>
 80155d2:	2202      	movs	r2, #2
 80155d4:	e000      	b.n	80155d8 <updateRcStickPositions+0x1c>
 80155d6:	2200      	movs	r2, #0
 80155d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80155dc:	4313      	orrs	r3, r2
 80155de:	b25b      	sxtb	r3, r3
 80155e0:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[ROLL] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (ROLL * 2);
 80155e2:	4b36      	ldr	r3, [pc, #216]	; (80156bc <updateRcStickPositions+0x100>)
 80155e4:	881b      	ldrh	r3, [r3, #0]
 80155e6:	f240 726b 	movw	r2, #1899	; 0x76b
 80155ea:	4293      	cmp	r3, r2
 80155ec:	bf94      	ite	ls
 80155ee:	2301      	movls	r3, #1
 80155f0:	2300      	movhi	r3, #0
 80155f2:	b2db      	uxtb	r3, r3
 80155f4:	b25a      	sxtb	r2, r3
 80155f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80155fa:	4313      	orrs	r3, r2
 80155fc:	b25b      	sxtb	r3, r3
 80155fe:	71fb      	strb	r3, [r7, #7]

	tmp |= ((rcData[PITCH] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (PITCH * 2);
 8015600:	4b2e      	ldr	r3, [pc, #184]	; (80156bc <updateRcStickPositions+0x100>)
 8015602:	885b      	ldrh	r3, [r3, #2]
 8015604:	f240 424c 	movw	r2, #1100	; 0x44c
 8015608:	4293      	cmp	r3, r2
 801560a:	d901      	bls.n	8015610 <updateRcStickPositions+0x54>
 801560c:	2208      	movs	r2, #8
 801560e:	e000      	b.n	8015612 <updateRcStickPositions+0x56>
 8015610:	2200      	movs	r2, #0
 8015612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015616:	4313      	orrs	r3, r2
 8015618:	b25b      	sxtb	r3, r3
 801561a:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[PITCH] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (PITCH * 2);
 801561c:	4b27      	ldr	r3, [pc, #156]	; (80156bc <updateRcStickPositions+0x100>)
 801561e:	885b      	ldrh	r3, [r3, #2]
 8015620:	f240 726b 	movw	r2, #1899	; 0x76b
 8015624:	4293      	cmp	r3, r2
 8015626:	d801      	bhi.n	801562c <updateRcStickPositions+0x70>
 8015628:	2204      	movs	r2, #4
 801562a:	e000      	b.n	801562e <updateRcStickPositions+0x72>
 801562c:	2200      	movs	r2, #0
 801562e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015632:	4313      	orrs	r3, r2
 8015634:	b25b      	sxtb	r3, r3
 8015636:	71fb      	strb	r3, [r7, #7]

	tmp |= ((rcData[THROTTLE] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (THROTTLE * 2);
 8015638:	4b20      	ldr	r3, [pc, #128]	; (80156bc <updateRcStickPositions+0x100>)
 801563a:	889b      	ldrh	r3, [r3, #4]
 801563c:	f240 424c 	movw	r2, #1100	; 0x44c
 8015640:	4293      	cmp	r3, r2
 8015642:	d901      	bls.n	8015648 <updateRcStickPositions+0x8c>
 8015644:	2220      	movs	r2, #32
 8015646:	e000      	b.n	801564a <updateRcStickPositions+0x8e>
 8015648:	2200      	movs	r2, #0
 801564a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801564e:	4313      	orrs	r3, r2
 8015650:	b25b      	sxtb	r3, r3
 8015652:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[THROTTLE] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (THROTTLE * 2);
 8015654:	4b19      	ldr	r3, [pc, #100]	; (80156bc <updateRcStickPositions+0x100>)
 8015656:	889b      	ldrh	r3, [r3, #4]
 8015658:	f240 726b 	movw	r2, #1899	; 0x76b
 801565c:	4293      	cmp	r3, r2
 801565e:	d801      	bhi.n	8015664 <updateRcStickPositions+0xa8>
 8015660:	2210      	movs	r2, #16
 8015662:	e000      	b.n	8015666 <updateRcStickPositions+0xaa>
 8015664:	2200      	movs	r2, #0
 8015666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801566a:	4313      	orrs	r3, r2
 801566c:	b25b      	sxtb	r3, r3
 801566e:	71fb      	strb	r3, [r7, #7]

	tmp |= ((rcData[YAW] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (YAW * 2);
 8015670:	4b12      	ldr	r3, [pc, #72]	; (80156bc <updateRcStickPositions+0x100>)
 8015672:	88db      	ldrh	r3, [r3, #6]
 8015674:	f240 424c 	movw	r2, #1100	; 0x44c
 8015678:	4293      	cmp	r3, r2
 801567a:	d902      	bls.n	8015682 <updateRcStickPositions+0xc6>
 801567c:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8015680:	e000      	b.n	8015684 <updateRcStickPositions+0xc8>
 8015682:	2200      	movs	r2, #0
 8015684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015688:	4313      	orrs	r3, r2
 801568a:	b25b      	sxtb	r3, r3
 801568c:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[YAW] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (YAW * 2);
 801568e:	4b0b      	ldr	r3, [pc, #44]	; (80156bc <updateRcStickPositions+0x100>)
 8015690:	88db      	ldrh	r3, [r3, #6]
 8015692:	f240 726b 	movw	r2, #1899	; 0x76b
 8015696:	4293      	cmp	r3, r2
 8015698:	d801      	bhi.n	801569e <updateRcStickPositions+0xe2>
 801569a:	2240      	movs	r2, #64	; 0x40
 801569c:	e000      	b.n	80156a0 <updateRcStickPositions+0xe4>
 801569e:	2200      	movs	r2, #0
 80156a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80156a4:	4313      	orrs	r3, r2
 80156a6:	b25b      	sxtb	r3, r3
 80156a8:	71fb      	strb	r3, [r7, #7]
	
    rcStickPositions = tmp;
 80156aa:	4a05      	ldr	r2, [pc, #20]	; (80156c0 <updateRcStickPositions+0x104>)
 80156ac:	79fb      	ldrb	r3, [r7, #7]
 80156ae:	7013      	strb	r3, [r2, #0]
}
 80156b0:	bf00      	nop
 80156b2:	370c      	adds	r7, #12
 80156b4:	46bd      	mov	sp, r7
 80156b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156ba:	4770      	bx	lr
 80156bc:	2000b338 	.word	0x2000b338
 80156c0:	20008648 	.word	0x20008648

080156c4 <processRcStickPositions>:

//
void processRcStickPositions(void)
{
 80156c4:	b580      	push	{r7, lr}
 80156c6:	b082      	sub	sp, #8
 80156c8:	af00      	add	r7, sp, #0
	static u32 lastTickTimeMs;
	static uint8_t rcDelayCommand;
	static uint32_t rcSticks;
	u32 currentTimeMs = getSysTickCnt();
 80156ca:	f7ec ff1b 	bl	8002504 <getSysTickCnt>
 80156ce:	6078      	str	r0, [r7, #4]
	
    updateRcStickPositions();
 80156d0:	f7ff ff74 	bl	80155bc <updateRcStickPositions>
	uint32_t stTmp = getRcStickPositions();
 80156d4:	f7ff ff66 	bl	80155a4 <getRcStickPositions>
 80156d8:	4603      	mov	r3, r0
 80156da:	603b      	str	r3, [r7, #0]
	if(stTmp == rcSticks)
 80156dc:	4b3c      	ldr	r3, [pc, #240]	; (80157d0 <processRcStickPositions+0x10c>)
 80156de:	681b      	ldr	r3, [r3, #0]
 80156e0:	683a      	ldr	r2, [r7, #0]
 80156e2:	429a      	cmp	r2, r3
 80156e4:	d113      	bne.n	801570e <processRcStickPositions+0x4a>
	{
		if(rcDelayCommand<250 && (currentTimeMs - lastTickTimeMs) >= RC_PERIOD_MS)
 80156e6:	4b3b      	ldr	r3, [pc, #236]	; (80157d4 <processRcStickPositions+0x110>)
 80156e8:	781b      	ldrb	r3, [r3, #0]
 80156ea:	2bf9      	cmp	r3, #249	; 0xf9
 80156ec:	d812      	bhi.n	8015714 <processRcStickPositions+0x50>
 80156ee:	4b3a      	ldr	r3, [pc, #232]	; (80157d8 <processRcStickPositions+0x114>)
 80156f0:	681b      	ldr	r3, [r3, #0]
 80156f2:	687a      	ldr	r2, [r7, #4]
 80156f4:	1ad3      	subs	r3, r2, r3
 80156f6:	2b13      	cmp	r3, #19
 80156f8:	d90c      	bls.n	8015714 <processRcStickPositions+0x50>
		{	
			lastTickTimeMs = currentTimeMs;
 80156fa:	4a37      	ldr	r2, [pc, #220]	; (80157d8 <processRcStickPositions+0x114>)
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	6013      	str	r3, [r2, #0]
			rcDelayCommand++;
 8015700:	4b34      	ldr	r3, [pc, #208]	; (80157d4 <processRcStickPositions+0x110>)
 8015702:	781b      	ldrb	r3, [r3, #0]
 8015704:	3301      	adds	r3, #1
 8015706:	b2da      	uxtb	r2, r3
 8015708:	4b32      	ldr	r3, [pc, #200]	; (80157d4 <processRcStickPositions+0x110>)
 801570a:	701a      	strb	r2, [r3, #0]
 801570c:	e002      	b.n	8015714 <processRcStickPositions+0x50>
		}
	}
	else
		rcDelayCommand = 0;
 801570e:	4b31      	ldr	r3, [pc, #196]	; (80157d4 <processRcStickPositions+0x110>)
 8015710:	2200      	movs	r2, #0
 8015712:	701a      	strb	r2, [r3, #0]
	
	rcSticks = stTmp;
 8015714:	4a2e      	ldr	r2, [pc, #184]	; (80157d0 <processRcStickPositions+0x10c>)
 8015716:	683b      	ldr	r3, [r7, #0]
 8015718:	6013      	str	r3, [r2, #0]
	
	if (rcDelayCommand != 20) return;
 801571a:	4b2e      	ldr	r3, [pc, #184]	; (80157d4 <processRcStickPositions+0x110>)
 801571c:	781b      	ldrb	r3, [r3, #0]
 801571e:	2b14      	cmp	r3, #20
 8015720:	d151      	bne.n	80157c6 <processRcStickPositions+0x102>
	
	//
	if (rcSticks == THR_LO + YAW_LO + PIT_CE + ROL_CE)
 8015722:	4b2b      	ldr	r3, [pc, #172]	; (80157d0 <processRcStickPositions+0x10c>)
 8015724:	681b      	ldr	r3, [r3, #0]
 8015726:	2b5f      	cmp	r3, #95	; 0x5f
 8015728:	d101      	bne.n	801572e <processRcStickPositions+0x6a>
	{
		mwDisarm();
 801572a:	f000 fa39 	bl	8015ba0 <mwDisarm>
	}
	//
	if (rcSticks == THR_LO + YAW_HI + PIT_CE + ROL_CE)
 801572e:	4b28      	ldr	r3, [pc, #160]	; (80157d0 <processRcStickPositions+0x10c>)
 8015730:	681b      	ldr	r3, [r3, #0]
 8015732:	2b9f      	cmp	r3, #159	; 0x9f
 8015734:	d105      	bne.n	8015742 <processRcStickPositions+0x7e>
	{
		if (channelPos[AUX1] == AUX_LO)
 8015736:	4b29      	ldr	r3, [pc, #164]	; (80157dc <processRcStickPositions+0x118>)
 8015738:	791b      	ldrb	r3, [r3, #4]
 801573a:	2b00      	cmp	r3, #0
 801573c:	d101      	bne.n	8015742 <processRcStickPositions+0x7e>
		{
			mwArm();
 801573e:	f000 fa45 	bl	8015bcc <mwArm>
		}
	}
	
	//
    if (rcSticks == THR_HI + YAW_CE + PIT_HI + ROL_CE) 
 8015742:	4b23      	ldr	r3, [pc, #140]	; (80157d0 <processRcStickPositions+0x10c>)
 8015744:	681b      	ldr	r3, [r3, #0]
 8015746:	2beb      	cmp	r3, #235	; 0xeb
 8015748:	d108      	bne.n	801575c <processRcStickPositions+0x98>
	{
        applyAndSaveBoardAlignmentDelta(0, -1);
 801574a:	f04f 31ff 	mov.w	r1, #4294967295
 801574e:	2000      	movs	r0, #0
 8015750:	f003 fee2 	bl	8019518 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 8015754:	4b1f      	ldr	r3, [pc, #124]	; (80157d4 <processRcStickPositions+0x110>)
 8015756:	220a      	movs	r2, #10
 8015758:	701a      	strb	r2, [r3, #0]
        return;
 801575a:	e035      	b.n	80157c8 <processRcStickPositions+0x104>
    } 
	else if (rcSticks == THR_HI + YAW_CE + PIT_LO + ROL_CE) 
 801575c:	4b1c      	ldr	r3, [pc, #112]	; (80157d0 <processRcStickPositions+0x10c>)
 801575e:	681b      	ldr	r3, [r3, #0]
 8015760:	2be7      	cmp	r3, #231	; 0xe7
 8015762:	d107      	bne.n	8015774 <processRcStickPositions+0xb0>
	{
        applyAndSaveBoardAlignmentDelta(0, 1);
 8015764:	2101      	movs	r1, #1
 8015766:	2000      	movs	r0, #0
 8015768:	f003 fed6 	bl	8019518 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 801576c:	4b19      	ldr	r3, [pc, #100]	; (80157d4 <processRcStickPositions+0x110>)
 801576e:	220a      	movs	r2, #10
 8015770:	701a      	strb	r2, [r3, #0]
        return;
 8015772:	e029      	b.n	80157c8 <processRcStickPositions+0x104>
    } 
	else if (rcSticks == THR_HI + YAW_CE + PIT_CE + ROL_HI) 
 8015774:	4b16      	ldr	r3, [pc, #88]	; (80157d0 <processRcStickPositions+0x10c>)
 8015776:	681b      	ldr	r3, [r3, #0]
 8015778:	2bee      	cmp	r3, #238	; 0xee
 801577a:	d108      	bne.n	801578e <processRcStickPositions+0xca>
	{
        applyAndSaveBoardAlignmentDelta(-1, 0);
 801577c:	2100      	movs	r1, #0
 801577e:	f04f 30ff 	mov.w	r0, #4294967295
 8015782:	f003 fec9 	bl	8019518 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 8015786:	4b13      	ldr	r3, [pc, #76]	; (80157d4 <processRcStickPositions+0x110>)
 8015788:	220a      	movs	r2, #10
 801578a:	701a      	strb	r2, [r3, #0]
        return;
 801578c:	e01c      	b.n	80157c8 <processRcStickPositions+0x104>
    } 
	else if (rcSticks == THR_HI + YAW_CE + PIT_CE + ROL_LO) 
 801578e:	4b10      	ldr	r3, [pc, #64]	; (80157d0 <processRcStickPositions+0x10c>)
 8015790:	681b      	ldr	r3, [r3, #0]
 8015792:	2bed      	cmp	r3, #237	; 0xed
 8015794:	d107      	bne.n	80157a6 <processRcStickPositions+0xe2>
	{
        applyAndSaveBoardAlignmentDelta(1, 0);
 8015796:	2100      	movs	r1, #0
 8015798:	2001      	movs	r0, #1
 801579a:	f003 febd 	bl	8019518 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 801579e:	4b0d      	ldr	r3, [pc, #52]	; (80157d4 <processRcStickPositions+0x110>)
 80157a0:	220a      	movs	r2, #10
 80157a2:	701a      	strb	r2, [r3, #0]
        return;
 80157a4:	e010      	b.n	80157c8 <processRcStickPositions+0x104>
    }
	
	//RGB
    if (rcSticks == THR_LO + YAW_CE + PIT_LO + ROL_HI) 
 80157a6:	4b0a      	ldr	r3, [pc, #40]	; (80157d0 <processRcStickPositions+0x10c>)
 80157a8:	681b      	ldr	r3, [r3, #0]
 80157aa:	2bd6      	cmp	r3, #214	; 0xd6
 80157ac:	d103      	bne.n	80157b6 <processRcStickPositions+0xf2>
	{
		setLedStripAllwaysIsON(true);
 80157ae:	2001      	movs	r0, #1
 80157b0:	f7fd fee2 	bl	8013578 <setLedStripAllwaysIsON>
 80157b4:	e008      	b.n	80157c8 <processRcStickPositions+0x104>
	}
	else if (rcSticks == THR_LO + YAW_CE + PIT_LO + ROL_LO) 
 80157b6:	4b06      	ldr	r3, [pc, #24]	; (80157d0 <processRcStickPositions+0x10c>)
 80157b8:	681b      	ldr	r3, [r3, #0]
 80157ba:	2bd5      	cmp	r3, #213	; 0xd5
 80157bc:	d104      	bne.n	80157c8 <processRcStickPositions+0x104>
	{
		setLedStripAllwaysIsON(false);
 80157be:	2000      	movs	r0, #0
 80157c0:	f7fd feda 	bl	8013578 <setLedStripAllwaysIsON>
 80157c4:	e000      	b.n	80157c8 <processRcStickPositions+0x104>
	if (rcDelayCommand != 20) return;
 80157c6:	bf00      	nop
	}
}
 80157c8:	3708      	adds	r7, #8
 80157ca:	46bd      	mov	sp, r7
 80157cc:	bd80      	pop	{r7, pc}
 80157ce:	bf00      	nop
 80157d0:	2000864c 	.word	0x2000864c
 80157d4:	20008650 	.word	0x20008650
 80157d8:	20008654 	.word	0x20008654
 80157dc:	2000b324 	.word	0x2000b324

080157e0 <processRcAUXPositions>:

//
void processRcAUXPositions(void)
{
 80157e0:	b580      	push	{r7, lr}
 80157e2:	b082      	sub	sp, #8
 80157e4:	af00      	add	r7, sp, #0
	for (int i=AUX1; i<CH_NUM; i++)
 80157e6:	2304      	movs	r3, #4
 80157e8:	607b      	str	r3, [r7, #4]
 80157ea:	e023      	b.n	8015834 <processRcAUXPositions+0x54>
	{
		if (rcData[i] < (RC_MID-200))
 80157ec:	4a5c      	ldr	r2, [pc, #368]	; (8015960 <processRcAUXPositions+0x180>)
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80157f4:	f240 5213 	movw	r2, #1299	; 0x513
 80157f8:	4293      	cmp	r3, r2
 80157fa:	d805      	bhi.n	8015808 <processRcAUXPositions+0x28>
			channelPos[i] = AUX_LO;
 80157fc:	4a59      	ldr	r2, [pc, #356]	; (8015964 <processRcAUXPositions+0x184>)
 80157fe:	687b      	ldr	r3, [r7, #4]
 8015800:	4413      	add	r3, r2
 8015802:	2200      	movs	r2, #0
 8015804:	701a      	strb	r2, [r3, #0]
 8015806:	e012      	b.n	801582e <processRcAUXPositions+0x4e>
		else if (rcData[i] > (RC_MID+200))
 8015808:	4a55      	ldr	r2, [pc, #340]	; (8015960 <processRcAUXPositions+0x180>)
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015810:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8015814:	4293      	cmp	r3, r2
 8015816:	d905      	bls.n	8015824 <processRcAUXPositions+0x44>
			channelPos[i] = AUX_HI;
 8015818:	4a52      	ldr	r2, [pc, #328]	; (8015964 <processRcAUXPositions+0x184>)
 801581a:	687b      	ldr	r3, [r7, #4]
 801581c:	4413      	add	r3, r2
 801581e:	2202      	movs	r2, #2
 8015820:	701a      	strb	r2, [r3, #0]
 8015822:	e004      	b.n	801582e <processRcAUXPositions+0x4e>
		else
			channelPos[i] = AUX_CE;
 8015824:	4a4f      	ldr	r2, [pc, #316]	; (8015964 <processRcAUXPositions+0x184>)
 8015826:	687b      	ldr	r3, [r7, #4]
 8015828:	4413      	add	r3, r2
 801582a:	2201      	movs	r2, #1
 801582c:	701a      	strb	r2, [r3, #0]
	for (int i=AUX1; i<CH_NUM; i++)
 801582e:	687b      	ldr	r3, [r7, #4]
 8015830:	3301      	adds	r3, #1
 8015832:	607b      	str	r3, [r7, #4]
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	2b0b      	cmp	r3, #11
 8015838:	ddd8      	ble.n	80157ec <processRcAUXPositions+0xc>
	}

	//AUX3
	if(channelPos[AUX3] == AUX_LO)//
 801583a:	4b4a      	ldr	r3, [pc, #296]	; (8015964 <processRcAUXPositions+0x184>)
 801583c:	799b      	ldrb	r3, [r3, #6]
 801583e:	2b00      	cmp	r3, #0
 8015840:	d11b      	bne.n	801587a <processRcAUXPositions+0x9a>
	{
		if (!FLIGHT_MODE(ANGLE_MODE))
 8015842:	4b49      	ldr	r3, [pc, #292]	; (8015968 <processRcAUXPositions+0x188>)
 8015844:	681b      	ldr	r3, [r3, #0]
 8015846:	f003 0301 	and.w	r3, r3, #1
 801584a:	2b00      	cmp	r3, #0
 801584c:	d102      	bne.n	8015854 <processRcAUXPositions+0x74>
			ENABLE_FLIGHT_MODE(ANGLE_MODE);
 801584e:	2001      	movs	r0, #1
 8015850:	f000 f8a0 	bl	8015994 <enableFlightMode>
		
		if (FLIGHT_MODE(NAV_ALTHOLD_MODE))
 8015854:	4b44      	ldr	r3, [pc, #272]	; (8015968 <processRcAUXPositions+0x188>)
 8015856:	681b      	ldr	r3, [r3, #0]
 8015858:	f003 0308 	and.w	r3, r3, #8
 801585c:	2b00      	cmp	r3, #0
 801585e:	d002      	beq.n	8015866 <processRcAUXPositions+0x86>
			DISABLE_FLIGHT_MODE(NAV_ALTHOLD_MODE);
 8015860:	2008      	movs	r0, #8
 8015862:	f000 f8b5 	bl	80159d0 <disableFlightMode>
	
		if (FLIGHT_MODE(NAV_POSHOLD_MODE))
 8015866:	4b40      	ldr	r3, [pc, #256]	; (8015968 <processRcAUXPositions+0x188>)
 8015868:	681b      	ldr	r3, [r3, #0]
 801586a:	f003 0320 	and.w	r3, r3, #32
 801586e:	2b00      	cmp	r3, #0
 8015870:	d029      	beq.n	80158c6 <processRcAUXPositions+0xe6>
			DISABLE_FLIGHT_MODE(NAV_POSHOLD_MODE);
 8015872:	2020      	movs	r0, #32
 8015874:	f000 f8ac 	bl	80159d0 <disableFlightMode>
 8015878:	e025      	b.n	80158c6 <processRcAUXPositions+0xe6>
	}
	else if(channelPos[AUX3] == AUX_CE)//
 801587a:	4b3a      	ldr	r3, [pc, #232]	; (8015964 <processRcAUXPositions+0x184>)
 801587c:	799b      	ldrb	r3, [r3, #6]
 801587e:	2b01      	cmp	r3, #1
 8015880:	d114      	bne.n	80158ac <processRcAUXPositions+0xcc>
	{
		if (!FLIGHT_MODE(NAV_ALTHOLD_MODE))
 8015882:	4b39      	ldr	r3, [pc, #228]	; (8015968 <processRcAUXPositions+0x188>)
 8015884:	681b      	ldr	r3, [r3, #0]
 8015886:	f003 0308 	and.w	r3, r3, #8
 801588a:	2b00      	cmp	r3, #0
 801588c:	d104      	bne.n	8015898 <processRcAUXPositions+0xb8>
		{
			ENABLE_FLIGHT_MODE(NAV_ALTHOLD_MODE);
 801588e:	2008      	movs	r0, #8
 8015890:	f000 f880 	bl	8015994 <enableFlightMode>
			commanderSetupAltitudeHoldMode();
 8015894:	f7ff fc5e 	bl	8015154 <commanderSetupAltitudeHoldMode>
		}
		
		if (FLIGHT_MODE(NAV_POSHOLD_MODE))
 8015898:	4b33      	ldr	r3, [pc, #204]	; (8015968 <processRcAUXPositions+0x188>)
 801589a:	681b      	ldr	r3, [r3, #0]
 801589c:	f003 0320 	and.w	r3, r3, #32
 80158a0:	2b00      	cmp	r3, #0
 80158a2:	d010      	beq.n	80158c6 <processRcAUXPositions+0xe6>
			DISABLE_FLIGHT_MODE(NAV_POSHOLD_MODE);
 80158a4:	2020      	movs	r0, #32
 80158a6:	f000 f893 	bl	80159d0 <disableFlightMode>
 80158aa:	e00c      	b.n	80158c6 <processRcAUXPositions+0xe6>
	}
	else if(channelPos[AUX3] == AUX_HI)//
 80158ac:	4b2d      	ldr	r3, [pc, #180]	; (8015964 <processRcAUXPositions+0x184>)
 80158ae:	799b      	ldrb	r3, [r3, #6]
 80158b0:	2b02      	cmp	r3, #2
 80158b2:	d108      	bne.n	80158c6 <processRcAUXPositions+0xe6>
	{
		if (!FLIGHT_MODE(NAV_POSHOLD_MODE))
 80158b4:	4b2c      	ldr	r3, [pc, #176]	; (8015968 <processRcAUXPositions+0x188>)
 80158b6:	681b      	ldr	r3, [r3, #0]
 80158b8:	f003 0320 	and.w	r3, r3, #32
 80158bc:	2b00      	cmp	r3, #0
 80158be:	d102      	bne.n	80158c6 <processRcAUXPositions+0xe6>
			ENABLE_FLIGHT_MODE(NAV_POSHOLD_MODE);
 80158c0:	2020      	movs	r0, #32
 80158c2:	f000 f867 	bl	8015994 <enableFlightMode>
	}
	
	//AUX4
	if(channelPos[AUX4] == AUX_LO)
 80158c6:	4b27      	ldr	r3, [pc, #156]	; (8015964 <processRcAUXPositions+0x184>)
 80158c8:	79db      	ldrb	r3, [r3, #7]
 80158ca:	2b00      	cmp	r3, #0
 80158cc:	d109      	bne.n	80158e2 <processRcAUXPositions+0x102>
	{
		if (FLIGHT_MODE(HEADFREE_MODE))//
 80158ce:	4b26      	ldr	r3, [pc, #152]	; (8015968 <processRcAUXPositions+0x188>)
 80158d0:	681b      	ldr	r3, [r3, #0]
 80158d2:	f003 0304 	and.w	r3, r3, #4
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	d010      	beq.n	80158fc <processRcAUXPositions+0x11c>
			DISABLE_FLIGHT_MODE(HEADFREE_MODE);
 80158da:	2004      	movs	r0, #4
 80158dc:	f000 f878 	bl	80159d0 <disableFlightMode>
 80158e0:	e00c      	b.n	80158fc <processRcAUXPositions+0x11c>
	}
	else if(channelPos[AUX4] == AUX_HI)
 80158e2:	4b20      	ldr	r3, [pc, #128]	; (8015964 <processRcAUXPositions+0x184>)
 80158e4:	79db      	ldrb	r3, [r3, #7]
 80158e6:	2b02      	cmp	r3, #2
 80158e8:	d108      	bne.n	80158fc <processRcAUXPositions+0x11c>
	{
		if (!FLIGHT_MODE(HEADFREE_MODE))//
 80158ea:	4b1f      	ldr	r3, [pc, #124]	; (8015968 <processRcAUXPositions+0x188>)
 80158ec:	681b      	ldr	r3, [r3, #0]
 80158ee:	f003 0304 	and.w	r3, r3, #4
 80158f2:	2b00      	cmp	r3, #0
 80158f4:	d102      	bne.n	80158fc <processRcAUXPositions+0x11c>
			ENABLE_FLIGHT_MODE(HEADFREE_MODE);
 80158f6:	2004      	movs	r0, #4
 80158f8:	f000 f84c 	bl	8015994 <enableFlightMode>
	}
	
	//AUX2
	if(channelPos[AUX2] == AUX_LO)
 80158fc:	4b19      	ldr	r3, [pc, #100]	; (8015964 <processRcAUXPositions+0x184>)
 80158fe:	795b      	ldrb	r3, [r3, #5]
 8015900:	2b00      	cmp	r3, #0
 8015902:	d10a      	bne.n	801591a <processRcAUXPositions+0x13a>
	{
		if (FLIGHT_MODE(BEEPER_ON_MODE))//
 8015904:	4b18      	ldr	r3, [pc, #96]	; (8015968 <processRcAUXPositions+0x188>)
 8015906:	681b      	ldr	r3, [r3, #0]
 8015908:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801590c:	2b00      	cmp	r3, #0
 801590e:	d012      	beq.n	8015936 <processRcAUXPositions+0x156>
			DISABLE_FLIGHT_MODE(BEEPER_ON_MODE);
 8015910:	f44f 7000 	mov.w	r0, #512	; 0x200
 8015914:	f000 f85c 	bl	80159d0 <disableFlightMode>
 8015918:	e00d      	b.n	8015936 <processRcAUXPositions+0x156>
	}
	else if(channelPos[AUX2] == AUX_HI)
 801591a:	4b12      	ldr	r3, [pc, #72]	; (8015964 <processRcAUXPositions+0x184>)
 801591c:	795b      	ldrb	r3, [r3, #5]
 801591e:	2b02      	cmp	r3, #2
 8015920:	d109      	bne.n	8015936 <processRcAUXPositions+0x156>
	{
		if (!FLIGHT_MODE(BEEPER_ON_MODE))//
 8015922:	4b11      	ldr	r3, [pc, #68]	; (8015968 <processRcAUXPositions+0x188>)
 8015924:	681b      	ldr	r3, [r3, #0]
 8015926:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801592a:	2b00      	cmp	r3, #0
 801592c:	d103      	bne.n	8015936 <processRcAUXPositions+0x156>
			ENABLE_FLIGHT_MODE(BEEPER_ON_MODE);
 801592e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8015932:	f000 f82f 	bl	8015994 <enableFlightMode>
	}
	
	//AUX1
	if(channelPos[AUX1] == AUX_LO)
 8015936:	4b0b      	ldr	r3, [pc, #44]	; (8015964 <processRcAUXPositions+0x184>)
 8015938:	791b      	ldrb	r3, [r3, #4]
 801593a:	2b00      	cmp	r3, #0
 801593c:	d00b      	beq.n	8015956 <processRcAUXPositions+0x176>
	{
		
	}
	else if(channelPos[AUX1] == AUX_HI)
 801593e:	4b09      	ldr	r3, [pc, #36]	; (8015964 <processRcAUXPositions+0x184>)
 8015940:	791b      	ldrb	r3, [r3, #4]
 8015942:	2b02      	cmp	r3, #2
 8015944:	d107      	bne.n	8015956 <processRcAUXPositions+0x176>
	{
		if(ARMING_FLAG(ARMED))
 8015946:	4b09      	ldr	r3, [pc, #36]	; (801596c <processRcAUXPositions+0x18c>)
 8015948:	681b      	ldr	r3, [r3, #0]
 801594a:	f003 0302 	and.w	r3, r3, #2
 801594e:	2b00      	cmp	r3, #0
 8015950:	d001      	beq.n	8015956 <processRcAUXPositions+0x176>
		{
			mwDisarm();//
 8015952:	f000 f925 	bl	8015ba0 <mwDisarm>
		}
	}	
}
 8015956:	bf00      	nop
 8015958:	3708      	adds	r7, #8
 801595a:	46bd      	mov	sp, r7
 801595c:	bd80      	pop	{r7, pc}
 801595e:	bf00      	nop
 8015960:	2000b338 	.word	0x2000b338
 8015964:	2000b324 	.word	0x2000b324
 8015968:	20008660 	.word	0x20008660
 801596c:	20008658 	.word	0x20008658

08015970 <calculateThrottleStatus>:

//
throttleStatus_e calculateThrottleStatus(void)
{
 8015970:	b480      	push	{r7}
 8015972:	af00      	add	r7, sp, #0
    if (rcData[THROTTLE] < RC_COMMANDER_MINCHECK)
 8015974:	4b06      	ldr	r3, [pc, #24]	; (8015990 <calculateThrottleStatus+0x20>)
 8015976:	889b      	ldrh	r3, [r3, #4]
 8015978:	f240 424b 	movw	r2, #1099	; 0x44b
 801597c:	4293      	cmp	r3, r2
 801597e:	d801      	bhi.n	8015984 <calculateThrottleStatus+0x14>
        return THROTTLE_LOW;
 8015980:	2300      	movs	r3, #0
 8015982:	e000      	b.n	8015986 <calculateThrottleStatus+0x16>

    return THROTTLE_HIGH;
 8015984:	2301      	movs	r3, #1
}
 8015986:	4618      	mov	r0, r3
 8015988:	46bd      	mov	sp, r7
 801598a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801598e:	4770      	bx	lr
 8015990:	2000b338 	.word	0x2000b338

08015994 <enableFlightMode>:
uint32_t flightModeFlags = 0;


//
uint32_t enableFlightMode(flightModeFlags_e mask)
{
 8015994:	b580      	push	{r7, lr}
 8015996:	b084      	sub	sp, #16
 8015998:	af00      	add	r7, sp, #0
 801599a:	4603      	mov	r3, r0
 801599c:	80fb      	strh	r3, [r7, #6]
    uint32_t oldVal = flightModeFlags;
 801599e:	4b0b      	ldr	r3, [pc, #44]	; (80159cc <enableFlightMode+0x38>)
 80159a0:	681b      	ldr	r3, [r3, #0]
 80159a2:	60fb      	str	r3, [r7, #12]

    flightModeFlags |= (mask);
 80159a4:	88fa      	ldrh	r2, [r7, #6]
 80159a6:	4b09      	ldr	r3, [pc, #36]	; (80159cc <enableFlightMode+0x38>)
 80159a8:	681b      	ldr	r3, [r3, #0]
 80159aa:	4313      	orrs	r3, r2
 80159ac:	4a07      	ldr	r2, [pc, #28]	; (80159cc <enableFlightMode+0x38>)
 80159ae:	6013      	str	r3, [r2, #0]
    if (flightModeFlags != oldVal)
 80159b0:	4b06      	ldr	r3, [pc, #24]	; (80159cc <enableFlightMode+0x38>)
 80159b2:	681b      	ldr	r3, [r3, #0]
 80159b4:	68fa      	ldr	r2, [r7, #12]
 80159b6:	429a      	cmp	r2, r3
 80159b8:	d002      	beq.n	80159c0 <enableFlightMode+0x2c>
        beeperConfirmationBeeps(1);
 80159ba:	2001      	movs	r0, #1
 80159bc:	f7fd fdae 	bl	801351c <beeperConfirmationBeeps>
    return flightModeFlags;
 80159c0:	4b02      	ldr	r3, [pc, #8]	; (80159cc <enableFlightMode+0x38>)
 80159c2:	681b      	ldr	r3, [r3, #0]
}
 80159c4:	4618      	mov	r0, r3
 80159c6:	3710      	adds	r7, #16
 80159c8:	46bd      	mov	sp, r7
 80159ca:	bd80      	pop	{r7, pc}
 80159cc:	20008660 	.word	0x20008660

080159d0 <disableFlightMode>:

//
uint32_t disableFlightMode(flightModeFlags_e mask)
{
 80159d0:	b580      	push	{r7, lr}
 80159d2:	b084      	sub	sp, #16
 80159d4:	af00      	add	r7, sp, #0
 80159d6:	4603      	mov	r3, r0
 80159d8:	80fb      	strh	r3, [r7, #6]
    uint32_t oldVal = flightModeFlags;
 80159da:	4b0c      	ldr	r3, [pc, #48]	; (8015a0c <disableFlightMode+0x3c>)
 80159dc:	681b      	ldr	r3, [r3, #0]
 80159de:	60fb      	str	r3, [r7, #12]

    flightModeFlags &= ~(mask);
 80159e0:	88fb      	ldrh	r3, [r7, #6]
 80159e2:	43db      	mvns	r3, r3
 80159e4:	461a      	mov	r2, r3
 80159e6:	4b09      	ldr	r3, [pc, #36]	; (8015a0c <disableFlightMode+0x3c>)
 80159e8:	681b      	ldr	r3, [r3, #0]
 80159ea:	4013      	ands	r3, r2
 80159ec:	4a07      	ldr	r2, [pc, #28]	; (8015a0c <disableFlightMode+0x3c>)
 80159ee:	6013      	str	r3, [r2, #0]
    if (flightModeFlags != oldVal)
 80159f0:	4b06      	ldr	r3, [pc, #24]	; (8015a0c <disableFlightMode+0x3c>)
 80159f2:	681b      	ldr	r3, [r3, #0]
 80159f4:	68fa      	ldr	r2, [r7, #12]
 80159f6:	429a      	cmp	r2, r3
 80159f8:	d002      	beq.n	8015a00 <disableFlightMode+0x30>
        beeperConfirmationBeeps(1);
 80159fa:	2001      	movs	r0, #1
 80159fc:	f7fd fd8e 	bl	801351c <beeperConfirmationBeeps>
    return flightModeFlags;
 8015a00:	4b02      	ldr	r3, [pc, #8]	; (8015a0c <disableFlightMode+0x3c>)
 8015a02:	681b      	ldr	r3, [r3, #0]
}
 8015a04:	4618      	mov	r0, r3
 8015a06:	3710      	adds	r7, #16
 8015a08:	46bd      	mov	sp, r7
 8015a0a:	bd80      	pop	{r7, pc}
 8015a0c:	20008660 	.word	0x20008660

08015a10 <isCalibrating>:

//
bool isCalibrating(void)
{
 8015a10:	b580      	push	{r7, lr}
 8015a12:	af00      	add	r7, sp, #0
	if (!baroIsCalibrationComplete()) 
 8015a14:	f002 ff8e 	bl	8018934 <baroIsCalibrationComplete>
 8015a18:	4603      	mov	r3, r0
 8015a1a:	f083 0301 	eor.w	r3, r3, #1
 8015a1e:	b2db      	uxtb	r3, r3
 8015a20:	2b00      	cmp	r3, #0
 8015a22:	d001      	beq.n	8015a28 <isCalibrating+0x18>
	{
		return true;
 8015a24:	2301      	movs	r3, #1
 8015a26:	e01e      	b.n	8015a66 <isCalibrating+0x56>
	}

	if (!posEstimatorIsCalibrationComplete()) 
 8015a28:	f001 fc80 	bl	801732c <posEstimatorIsCalibrationComplete>
 8015a2c:	4603      	mov	r3, r0
 8015a2e:	f083 0301 	eor.w	r3, r3, #1
 8015a32:	b2db      	uxtb	r3, r3
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d001      	beq.n	8015a3c <isCalibrating+0x2c>
	{
		return true;
 8015a38:	2301      	movs	r3, #1
 8015a3a:	e014      	b.n	8015a66 <isCalibrating+0x56>
	}

	if (!accIsCalibrationComplete()) 
 8015a3c:	f002 fb04 	bl	8018048 <accIsCalibrationComplete>
 8015a40:	4603      	mov	r3, r0
 8015a42:	f083 0301 	eor.w	r3, r3, #1
 8015a46:	b2db      	uxtb	r3, r3
 8015a48:	2b00      	cmp	r3, #0
 8015a4a:	d001      	beq.n	8015a50 <isCalibrating+0x40>
	{
		return true;
 8015a4c:	2301      	movs	r3, #1
 8015a4e:	e00a      	b.n	8015a66 <isCalibrating+0x56>
	}

	if (!gyroIsCalibrationComplete()) 
 8015a50:	f003 f91c 	bl	8018c8c <gyroIsCalibrationComplete>
 8015a54:	4603      	mov	r3, r0
 8015a56:	f083 0301 	eor.w	r3, r3, #1
 8015a5a:	b2db      	uxtb	r3, r3
 8015a5c:	2b00      	cmp	r3, #0
 8015a5e:	d001      	beq.n	8015a64 <isCalibrating+0x54>
	{
		return true;
 8015a60:	2301      	movs	r3, #1
 8015a62:	e000      	b.n	8015a66 <isCalibrating+0x56>
	}

    return false;
 8015a64:	2300      	movs	r3, #0
}
 8015a66:	4618      	mov	r0, r3
 8015a68:	bd80      	pop	{r7, pc}
	...

08015a6c <updateArmingStatus>:

//
void updateArmingStatus(void)
{
 8015a6c:	b580      	push	{r7, lr}
 8015a6e:	af00      	add	r7, sp, #0
    if (ARMING_FLAG(ARMED)) 
 8015a70:	4b47      	ldr	r3, [pc, #284]	; (8015b90 <updateArmingStatus+0x124>)
 8015a72:	681b      	ldr	r3, [r3, #0]
 8015a74:	f003 0302 	and.w	r3, r3, #2
 8015a78:	2b00      	cmp	r3, #0
 8015a7a:	d006      	beq.n	8015a8a <updateArmingStatus+0x1e>
	{
        LED0_ON;
 8015a7c:	2200      	movs	r2, #0
 8015a7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8015a82:	4844      	ldr	r0, [pc, #272]	; (8015b94 <updateArmingStatus+0x128>)
 8015a84:	f7ee fdcc 	bl	8004620 <HAL_GPIO_WritePin>
            warningLedON();
        }
		
        warningLedUpdate();
    }
}
 8015a88:	e07f      	b.n	8015b8a <updateArmingStatus+0x11e>
		if (isCalibrating()) 
 8015a8a:	f7ff ffc1 	bl	8015a10 <isCalibrating>
 8015a8e:	4603      	mov	r3, r0
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d009      	beq.n	8015aa8 <updateArmingStatus+0x3c>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_SENSORS_CALIBRATING);
 8015a94:	4b3e      	ldr	r3, [pc, #248]	; (8015b90 <updateArmingStatus+0x124>)
 8015a96:	681b      	ldr	r3, [r3, #0]
 8015a98:	f043 0310 	orr.w	r3, r3, #16
 8015a9c:	4a3c      	ldr	r2, [pc, #240]	; (8015b90 <updateArmingStatus+0x124>)
 8015a9e:	6013      	str	r3, [r2, #0]
			calibratingFinishedBeep = false;
 8015aa0:	4b3d      	ldr	r3, [pc, #244]	; (8015b98 <updateArmingStatus+0x12c>)
 8015aa2:	2200      	movs	r2, #0
 8015aa4:	701a      	strb	r2, [r3, #0]
 8015aa6:	e012      	b.n	8015ace <updateArmingStatus+0x62>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_SENSORS_CALIBRATING);
 8015aa8:	4b39      	ldr	r3, [pc, #228]	; (8015b90 <updateArmingStatus+0x124>)
 8015aaa:	681b      	ldr	r3, [r3, #0]
 8015aac:	f023 0310 	bic.w	r3, r3, #16
 8015ab0:	4a37      	ldr	r2, [pc, #220]	; (8015b90 <updateArmingStatus+0x124>)
 8015ab2:	6013      	str	r3, [r2, #0]
			if (!calibratingFinishedBeep) 
 8015ab4:	4b38      	ldr	r3, [pc, #224]	; (8015b98 <updateArmingStatus+0x12c>)
 8015ab6:	781b      	ldrb	r3, [r3, #0]
 8015ab8:	f083 0301 	eor.w	r3, r3, #1
 8015abc:	b2db      	uxtb	r3, r3
 8015abe:	2b00      	cmp	r3, #0
 8015ac0:	d005      	beq.n	8015ace <updateArmingStatus+0x62>
				calibratingFinishedBeep = true;
 8015ac2:	4b35      	ldr	r3, [pc, #212]	; (8015b98 <updateArmingStatus+0x12c>)
 8015ac4:	2201      	movs	r2, #1
 8015ac6:	701a      	strb	r2, [r3, #0]
				beeper(BEEPER_RUNTIME_CALIBRATION_DONE);
 8015ac8:	2001      	movs	r0, #1
 8015aca:	f7fd fcd9 	bl	8013480 <beeper>
		if (!STATE(SMALL_ANGLE)) 
 8015ace:	4b33      	ldr	r3, [pc, #204]	; (8015b9c <updateArmingStatus+0x130>)
 8015ad0:	681b      	ldr	r3, [r3, #0]
 8015ad2:	f003 0310 	and.w	r3, r3, #16
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d106      	bne.n	8015ae8 <updateArmingStatus+0x7c>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_NOT_LEVEL);
 8015ada:	4b2d      	ldr	r3, [pc, #180]	; (8015b90 <updateArmingStatus+0x124>)
 8015adc:	681b      	ldr	r3, [r3, #0]
 8015ade:	f043 0308 	orr.w	r3, r3, #8
 8015ae2:	4a2b      	ldr	r2, [pc, #172]	; (8015b90 <updateArmingStatus+0x124>)
 8015ae4:	6013      	str	r3, [r2, #0]
 8015ae6:	e005      	b.n	8015af4 <updateArmingStatus+0x88>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_NOT_LEVEL);
 8015ae8:	4b29      	ldr	r3, [pc, #164]	; (8015b90 <updateArmingStatus+0x124>)
 8015aea:	681b      	ldr	r3, [r3, #0]
 8015aec:	f023 0308 	bic.w	r3, r3, #8
 8015af0:	4a27      	ldr	r2, [pc, #156]	; (8015b90 <updateArmingStatus+0x124>)
 8015af2:	6013      	str	r3, [r2, #0]
		if (!STATE(ACCELEROMETER_CALIBRATED)) 
 8015af4:	4b29      	ldr	r3, [pc, #164]	; (8015b9c <updateArmingStatus+0x130>)
 8015af6:	681b      	ldr	r3, [r3, #0]
 8015af8:	f003 0302 	and.w	r3, r3, #2
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	d106      	bne.n	8015b0e <updateArmingStatus+0xa2>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_ACCELEROMETER_NOT_CALIBRATED);
 8015b00:	4b23      	ldr	r3, [pc, #140]	; (8015b90 <updateArmingStatus+0x124>)
 8015b02:	681b      	ldr	r3, [r3, #0]
 8015b04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015b08:	4a21      	ldr	r2, [pc, #132]	; (8015b90 <updateArmingStatus+0x124>)
 8015b0a:	6013      	str	r3, [r2, #0]
 8015b0c:	e005      	b.n	8015b1a <updateArmingStatus+0xae>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_ACCELEROMETER_NOT_CALIBRATED);
 8015b0e:	4b20      	ldr	r3, [pc, #128]	; (8015b90 <updateArmingStatus+0x124>)
 8015b10:	681b      	ldr	r3, [r3, #0]
 8015b12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8015b16:	4a1e      	ldr	r2, [pc, #120]	; (8015b90 <updateArmingStatus+0x124>)
 8015b18:	6013      	str	r3, [r2, #0]
		if (sensorsIsMagPresent() && !STATE(COMPASS_CALIBRATED)) 
 8015b1a:	f001 fee1 	bl	80178e0 <sensorsIsMagPresent>
 8015b1e:	4603      	mov	r3, r0
 8015b20:	2b00      	cmp	r3, #0
 8015b22:	d00c      	beq.n	8015b3e <updateArmingStatus+0xd2>
 8015b24:	4b1d      	ldr	r3, [pc, #116]	; (8015b9c <updateArmingStatus+0x130>)
 8015b26:	681b      	ldr	r3, [r3, #0]
 8015b28:	f003 0304 	and.w	r3, r3, #4
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	d106      	bne.n	8015b3e <updateArmingStatus+0xd2>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_COMPASS_NOT_CALIBRATED);
 8015b30:	4b17      	ldr	r3, [pc, #92]	; (8015b90 <updateArmingStatus+0x124>)
 8015b32:	681b      	ldr	r3, [r3, #0]
 8015b34:	f043 0320 	orr.w	r3, r3, #32
 8015b38:	4a15      	ldr	r2, [pc, #84]	; (8015b90 <updateArmingStatus+0x124>)
 8015b3a:	6013      	str	r3, [r2, #0]
 8015b3c:	e005      	b.n	8015b4a <updateArmingStatus+0xde>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_COMPASS_NOT_CALIBRATED);
 8015b3e:	4b14      	ldr	r3, [pc, #80]	; (8015b90 <updateArmingStatus+0x124>)
 8015b40:	681b      	ldr	r3, [r3, #0]
 8015b42:	f023 0320 	bic.w	r3, r3, #32
 8015b46:	4a12      	ldr	r2, [pc, #72]	; (8015b90 <updateArmingStatus+0x124>)
 8015b48:	6013      	str	r3, [r2, #0]
		if (STATE(FLASH_WRITING))
 8015b4a:	4b14      	ldr	r3, [pc, #80]	; (8015b9c <updateArmingStatus+0x130>)
 8015b4c:	681b      	ldr	r3, [r3, #0]
 8015b4e:	f003 0320 	and.w	r3, r3, #32
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d006      	beq.n	8015b64 <updateArmingStatus+0xf8>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_FLASH_WRITING);
 8015b56:	4b0e      	ldr	r3, [pc, #56]	; (8015b90 <updateArmingStatus+0x124>)
 8015b58:	681b      	ldr	r3, [r3, #0]
 8015b5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015b5e:	4a0c      	ldr	r2, [pc, #48]	; (8015b90 <updateArmingStatus+0x124>)
 8015b60:	6013      	str	r3, [r2, #0]
 8015b62:	e005      	b.n	8015b70 <updateArmingStatus+0x104>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_FLASH_WRITING);
 8015b64:	4b0a      	ldr	r3, [pc, #40]	; (8015b90 <updateArmingStatus+0x124>)
 8015b66:	681b      	ldr	r3, [r3, #0]
 8015b68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015b6c:	4a08      	ldr	r2, [pc, #32]	; (8015b90 <updateArmingStatus+0x124>)
 8015b6e:	6013      	str	r3, [r2, #0]
        if (!isArmingDisabled()) 
 8015b70:	4b07      	ldr	r3, [pc, #28]	; (8015b90 <updateArmingStatus+0x124>)
 8015b72:	681b      	ldr	r3, [r3, #0]
 8015b74:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 8015b78:	2b00      	cmp	r3, #0
 8015b7a:	d102      	bne.n	8015b82 <updateArmingStatus+0x116>
            warningLedFlash();
 8015b7c:	f7fe f95a 	bl	8013e34 <warningLedFlash>
 8015b80:	e001      	b.n	8015b86 <updateArmingStatus+0x11a>
            warningLedON();
 8015b82:	f7fe f94b 	bl	8013e1c <warningLedON>
        warningLedUpdate();
 8015b86:	f7fe f989 	bl	8013e9c <warningLedUpdate>
}
 8015b8a:	bf00      	nop
 8015b8c:	bd80      	pop	{r7, pc}
 8015b8e:	bf00      	nop
 8015b90:	20008658 	.word	0x20008658
 8015b94:	40020400 	.word	0x40020400
 8015b98:	20008664 	.word	0x20008664
 8015b9c:	2000865c 	.word	0x2000865c

08015ba0 <mwDisarm>:

//
void mwDisarm(void)
{
 8015ba0:	b580      	push	{r7, lr}
 8015ba2:	af00      	add	r7, sp, #0
    if (ARMING_FLAG(ARMED)) 
 8015ba4:	4b08      	ldr	r3, [pc, #32]	; (8015bc8 <mwDisarm+0x28>)
 8015ba6:	681b      	ldr	r3, [r3, #0]
 8015ba8:	f003 0302 	and.w	r3, r3, #2
 8015bac:	2b00      	cmp	r3, #0
 8015bae:	d008      	beq.n	8015bc2 <mwDisarm+0x22>
	{
        DISABLE_ARMING_FLAG(ARMED);
 8015bb0:	4b05      	ldr	r3, [pc, #20]	; (8015bc8 <mwDisarm+0x28>)
 8015bb2:	681b      	ldr	r3, [r3, #0]
 8015bb4:	f023 0302 	bic.w	r3, r3, #2
 8015bb8:	4a03      	ldr	r2, [pc, #12]	; (8015bc8 <mwDisarm+0x28>)
 8015bba:	6013      	str	r3, [r2, #0]
        beeper(BEEPER_DISARMING); 
 8015bbc:	2005      	movs	r0, #5
 8015bbe:	f7fd fc5f 	bl	8013480 <beeper>
    }
}
 8015bc2:	bf00      	nop
 8015bc4:	bd80      	pop	{r7, pc}
 8015bc6:	bf00      	nop
 8015bc8:	20008658 	.word	0x20008658

08015bcc <mwArm>:

//
void mwArm(void)
{
 8015bcc:	b580      	push	{r7, lr}
 8015bce:	af00      	add	r7, sp, #0
    updateArmingStatus();
 8015bd0:	f7ff ff4c 	bl	8015a6c <updateArmingStatus>

    if (!isArmingDisabled()) 
 8015bd4:	4b14      	ldr	r3, [pc, #80]	; (8015c28 <mwArm+0x5c>)
 8015bd6:	681b      	ldr	r3, [r3, #0]
 8015bd8:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	d117      	bne.n	8015c10 <mwArm+0x44>
	{
        if (ARMING_FLAG(ARMED)) 
 8015be0:	4b11      	ldr	r3, [pc, #68]	; (8015c28 <mwArm+0x5c>)
 8015be2:	681b      	ldr	r3, [r3, #0]
 8015be4:	f003 0302 	and.w	r3, r3, #2
 8015be8:	2b00      	cmp	r3, #0
 8015bea:	d11b      	bne.n	8015c24 <mwArm+0x58>
		{
            return;
        }
		ENABLE_ARMING_FLAG(ARMED);
 8015bec:	4b0e      	ldr	r3, [pc, #56]	; (8015c28 <mwArm+0x5c>)
 8015bee:	681b      	ldr	r3, [r3, #0]
 8015bf0:	f043 0302 	orr.w	r3, r3, #2
 8015bf4:	4a0c      	ldr	r2, [pc, #48]	; (8015c28 <mwArm+0x5c>)
 8015bf6:	6013      	str	r3, [r2, #0]
		ENABLE_ARMING_FLAG(WAS_EVER_ARMED);
 8015bf8:	4b0b      	ldr	r3, [pc, #44]	; (8015c28 <mwArm+0x5c>)
 8015bfa:	681b      	ldr	r3, [r3, #0]
 8015bfc:	f043 0304 	orr.w	r3, r3, #4
 8015c00:	4a09      	ldr	r2, [pc, #36]	; (8015c28 <mwArm+0x5c>)
 8015c02:	6013      	str	r3, [r2, #0]
		
		stateControlResetYawHolding();//
 8015c04:	f002 f9e4 	bl	8017fd0 <stateControlResetYawHolding>
        beeper(BEEPER_ARMING);
 8015c08:	2006      	movs	r0, #6
 8015c0a:	f7fd fc39 	bl	8013480 <beeper>
        return;
 8015c0e:	e00a      	b.n	8015c26 <mwArm+0x5a>
    }

    if (!ARMING_FLAG(ARMED)) 
 8015c10:	4b05      	ldr	r3, [pc, #20]	; (8015c28 <mwArm+0x5c>)
 8015c12:	681b      	ldr	r3, [r3, #0]
 8015c14:	f003 0302 	and.w	r3, r3, #2
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	d104      	bne.n	8015c26 <mwArm+0x5a>
	{
        beeperConfirmationBeeps(1);
 8015c1c:	2001      	movs	r0, #1
 8015c1e:	f7fd fc7d 	bl	801351c <beeperConfirmationBeeps>
 8015c22:	e000      	b.n	8015c26 <mwArm+0x5a>
            return;
 8015c24:	bf00      	nop
    }
}
 8015c26:	bd80      	pop	{r7, pc}
 8015c28:	20008658 	.word	0x20008658

08015c2c <rxInit>:
uint16_t rcData[CH_NUM];//PPM
rcLinkState_t rcLinkState;
failsafeState_t  failsafeState;

void rxInit(void)
{
 8015c2c:	b580      	push	{r7, lr}
 8015c2e:	af00      	add	r7, sp, #0
	cppmInit();
 8015c30:	f7fd ffa0 	bl	8013b74 <cppmInit>
}
 8015c34:	bf00      	nop
 8015c36:	bd80      	pop	{r7, pc}

08015c38 <ppmTask>:

void ppmTask(void *param)
{
 8015c38:	b580      	push	{r7, lr}
 8015c3a:	b084      	sub	sp, #16
 8015c3c:	af00      	add	r7, sp, #0
 8015c3e:	6078      	str	r0, [r7, #4]
	uint16_t ppm;
	uint32_t currentTick;
	while(1)
	{
		currentTick = getSysTickCnt();
 8015c40:	f7ec fc60 	bl	8002504 <getSysTickCnt>
 8015c44:	60f8      	str	r0, [r7, #12]
		
		if(cppmGetTimestamp(&ppm) == pdTRUE)//20msPPM
 8015c46:	f107 030a 	add.w	r3, r7, #10
 8015c4a:	4618      	mov	r0, r3
 8015c4c:	f7fd ffac 	bl	8013ba8 <cppmGetTimestamp>
 8015c50:	4603      	mov	r3, r0
 8015c52:	2b01      	cmp	r3, #1
 8015c54:	d137      	bne.n	8015cc6 <ppmTask+0x8e>
		{
			if (cppmIsAvailible() && ppm < 2100)//PPM
 8015c56:	f7fd ff9b 	bl	8013b90 <cppmIsAvailible>
 8015c5a:	4603      	mov	r3, r0
 8015c5c:	2b00      	cmp	r3, #0
 8015c5e:	d016      	beq.n	8015c8e <ppmTask+0x56>
 8015c60:	897b      	ldrh	r3, [r7, #10]
 8015c62:	f640 0233 	movw	r2, #2099	; 0x833
 8015c66:	4293      	cmp	r3, r2
 8015c68:	d811      	bhi.n	8015c8e <ppmTask+0x56>
			{
				if(currChannel < CH_NUM)
 8015c6a:	4b1c      	ldr	r3, [pc, #112]	; (8015cdc <ppmTask+0xa4>)
 8015c6c:	781b      	ldrb	r3, [r3, #0]
 8015c6e:	2b0b      	cmp	r3, #11
 8015c70:	d806      	bhi.n	8015c80 <ppmTask+0x48>
				{
					rcData[currChannel] = ppm;
 8015c72:	4b1a      	ldr	r3, [pc, #104]	; (8015cdc <ppmTask+0xa4>)
 8015c74:	781b      	ldrb	r3, [r3, #0]
 8015c76:	461a      	mov	r2, r3
 8015c78:	8979      	ldrh	r1, [r7, #10]
 8015c7a:	4b19      	ldr	r3, [pc, #100]	; (8015ce0 <ppmTask+0xa8>)
 8015c7c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				}
				currChannel++;
 8015c80:	4b16      	ldr	r3, [pc, #88]	; (8015cdc <ppmTask+0xa4>)
 8015c82:	781b      	ldrb	r3, [r3, #0]
 8015c84:	3301      	adds	r3, #1
 8015c86:	b2da      	uxtb	r2, r3
 8015c88:	4b14      	ldr	r3, [pc, #80]	; (8015cdc <ppmTask+0xa4>)
 8015c8a:	701a      	strb	r2, [r3, #0]
 8015c8c:	e01b      	b.n	8015cc6 <ppmTask+0x8e>
			}
			else//
			{
				currChannel = 0;
 8015c8e:	4b13      	ldr	r3, [pc, #76]	; (8015cdc <ppmTask+0xa4>)
 8015c90:	2200      	movs	r2, #0
 8015c92:	701a      	strb	r2, [r3, #0]
				rcLinkState.linkState = true;
 8015c94:	4b13      	ldr	r3, [pc, #76]	; (8015ce4 <ppmTask+0xac>)
 8015c96:	2201      	movs	r2, #1
 8015c98:	711a      	strb	r2, [r3, #4]
				if (rcData[THROTTLE] < 950 || rcData[THROTTLE] > 2100)//
 8015c9a:	4b11      	ldr	r3, [pc, #68]	; (8015ce0 <ppmTask+0xa8>)
 8015c9c:	889b      	ldrh	r3, [r3, #4]
 8015c9e:	f240 32b5 	movw	r2, #949	; 0x3b5
 8015ca2:	4293      	cmp	r3, r2
 8015ca4:	d905      	bls.n	8015cb2 <ppmTask+0x7a>
 8015ca6:	4b0e      	ldr	r3, [pc, #56]	; (8015ce0 <ppmTask+0xa8>)
 8015ca8:	889b      	ldrh	r3, [r3, #4]
 8015caa:	f640 0234 	movw	r2, #2100	; 0x834
 8015cae:	4293      	cmp	r3, r2
 8015cb0:	d903      	bls.n	8015cba <ppmTask+0x82>
					rcLinkState.invalidPulse = true;
 8015cb2:	4b0c      	ldr	r3, [pc, #48]	; (8015ce4 <ppmTask+0xac>)
 8015cb4:	2201      	movs	r2, #1
 8015cb6:	715a      	strb	r2, [r3, #5]
 8015cb8:	e002      	b.n	8015cc0 <ppmTask+0x88>
				else
					rcLinkState.invalidPulse = false;
 8015cba:	4b0a      	ldr	r3, [pc, #40]	; (8015ce4 <ppmTask+0xac>)
 8015cbc:	2200      	movs	r2, #0
 8015cbe:	715a      	strb	r2, [r3, #5]
				rcLinkState.realLinkTime = currentTick;
 8015cc0:	4a08      	ldr	r2, [pc, #32]	; (8015ce4 <ppmTask+0xac>)
 8015cc2:	68fb      	ldr	r3, [r7, #12]
 8015cc4:	6013      	str	r3, [r2, #0]
			}
		}
		
		if (currentTick - rcLinkState.realLinkTime > 1000)//1S
 8015cc6:	4b07      	ldr	r3, [pc, #28]	; (8015ce4 <ppmTask+0xac>)
 8015cc8:	681b      	ldr	r3, [r3, #0]
 8015cca:	68fa      	ldr	r2, [r7, #12]
 8015ccc:	1ad3      	subs	r3, r2, r3
 8015cce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015cd2:	d9b5      	bls.n	8015c40 <ppmTask+0x8>
		{
			rcLinkState.linkState = false;
 8015cd4:	4b03      	ldr	r3, [pc, #12]	; (8015ce4 <ppmTask+0xac>)
 8015cd6:	2200      	movs	r2, #0
 8015cd8:	711a      	strb	r2, [r3, #4]
		currentTick = getSysTickCnt();
 8015cda:	e7b1      	b.n	8015c40 <ppmTask+0x8>
 8015cdc:	20008665 	.word	0x20008665
 8015ce0:	2000b338 	.word	0x2000b338
 8015ce4:	2000b330 	.word	0x2000b330

08015ce8 <rxTask>:
		}	
	}
}

void rxTask(void *param)
{	
 8015ce8:	b580      	push	{r7, lr}
 8015cea:	b086      	sub	sp, #24
 8015cec:	af00      	add	r7, sp, #0
 8015cee:	6078      	str	r0, [r7, #4]
	u32 tick = 0;
 8015cf0:	2300      	movs	r3, #0
 8015cf2:	617b      	str	r3, [r7, #20]
	u32 lastWakeTime = getSysTickCnt();
 8015cf4:	f7ec fc06 	bl	8002504 <getSysTickCnt>
 8015cf8:	4603      	mov	r3, r0
 8015cfa:	60bb      	str	r3, [r7, #8]
	uint32_t currentTick;
	
	while (1)
	{
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 8015cfc:	f107 0308 	add.w	r3, r7, #8
 8015d00:	2101      	movs	r1, #1
 8015d02:	4618      	mov	r0, r3
 8015d04:	f7f4 feb8 	bl	800aa78 <vTaskDelayUntil>
		
		if (RATE_DO_EXECUTE(RATE_50_HZ, tick))
 8015d08:	6979      	ldr	r1, [r7, #20]
 8015d0a:	4b28      	ldr	r3, [pc, #160]	; (8015dac <rxTask+0xc4>)
 8015d0c:	fba3 2301 	umull	r2, r3, r3, r1
 8015d10:	091a      	lsrs	r2, r3, #4
 8015d12:	4613      	mov	r3, r2
 8015d14:	009b      	lsls	r3, r3, #2
 8015d16:	4413      	add	r3, r2
 8015d18:	009b      	lsls	r3, r3, #2
 8015d1a:	1aca      	subs	r2, r1, r3
 8015d1c:	2a00      	cmp	r2, #0
 8015d1e:	d141      	bne.n	8015da4 <rxTask+0xbc>
		{
			currentTick = getSysTickCnt();
 8015d20:	f7ec fbf0 	bl	8002504 <getSysTickCnt>
 8015d24:	6138      	str	r0, [r7, #16]
			
			//
			if (rcLinkState.linkState == true)
 8015d26:	4b22      	ldr	r3, [pc, #136]	; (8015db0 <rxTask+0xc8>)
 8015d28:	791b      	ldrb	r3, [r3, #4]
 8015d2a:	2b00      	cmp	r3, #0
 8015d2c:	d003      	beq.n	8015d36 <rxTask+0x4e>
			{
				processRcStickPositions();
 8015d2e:	f7ff fcc9 	bl	80156c4 <processRcStickPositions>
				processRcAUXPositions();
 8015d32:	f7ff fd55 	bl	80157e0 <processRcAUXPositions>
			}
			
			//
			if (ARMING_FLAG(ARMED))
 8015d36:	4b1f      	ldr	r3, [pc, #124]	; (8015db4 <rxTask+0xcc>)
 8015d38:	681b      	ldr	r3, [r3, #0]
 8015d3a:	f003 0302 	and.w	r3, r3, #2
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d02d      	beq.n	8015d9e <rxTask+0xb6>
			{
				if (rcLinkState.linkState == false || rcLinkState.invalidPulse == true)//
 8015d42:	4b1b      	ldr	r3, [pc, #108]	; (8015db0 <rxTask+0xc8>)
 8015d44:	791b      	ldrb	r3, [r3, #4]
 8015d46:	f083 0301 	eor.w	r3, r3, #1
 8015d4a:	b2db      	uxtb	r3, r3
 8015d4c:	2b00      	cmp	r3, #0
 8015d4e:	d103      	bne.n	8015d58 <rxTask+0x70>
 8015d50:	4b17      	ldr	r3, [pc, #92]	; (8015db0 <rxTask+0xc8>)
 8015d52:	795b      	ldrb	r3, [r3, #5]
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	d014      	beq.n	8015d82 <rxTask+0x9a>
				{
					if (failsafeState.failsafeActive == false)
 8015d58:	4b17      	ldr	r3, [pc, #92]	; (8015db8 <rxTask+0xd0>)
 8015d5a:	785b      	ldrb	r3, [r3, #1]
 8015d5c:	f083 0301 	eor.w	r3, r3, #1
 8015d60:	b2db      	uxtb	r3, r3
 8015d62:	2b00      	cmp	r3, #0
 8015d64:	d01e      	beq.n	8015da4 <rxTask+0xbc>
					{
						if (currentTick > failsafeState.throttleLowPeriod )//5
 8015d66:	4b14      	ldr	r3, [pc, #80]	; (8015db8 <rxTask+0xd0>)
 8015d68:	689b      	ldr	r3, [r3, #8]
 8015d6a:	693a      	ldr	r2, [r7, #16]
 8015d6c:	429a      	cmp	r2, r3
 8015d6e:	d902      	bls.n	8015d76 <rxTask+0x8e>
						{
							mwDisarm();
 8015d70:	f7ff ff16 	bl	8015ba0 <mwDisarm>
					if (failsafeState.failsafeActive == false)
 8015d74:	e016      	b.n	8015da4 <rxTask+0xbc>
						}
						else 
						{
							failsafeState.failsafeActive = true;
 8015d76:	4b10      	ldr	r3, [pc, #64]	; (8015db8 <rxTask+0xd0>)
 8015d78:	2201      	movs	r2, #1
 8015d7a:	705a      	strb	r2, [r3, #1]
							commanderActiveFailsafe();//
 8015d7c:	f7ff fa02 	bl	8015184 <commanderActiveFailsafe>
					if (failsafeState.failsafeActive == false)
 8015d80:	e010      	b.n	8015da4 <rxTask+0xbc>
						}
					}
				}
				else//
				{
					throttleStatus_e throttleStatus = calculateThrottleStatus();
 8015d82:	f7ff fdf5 	bl	8015970 <calculateThrottleStatus>
 8015d86:	4603      	mov	r3, r0
 8015d88:	73fb      	strb	r3, [r7, #15]
					if (throttleStatus == THROTTLE_HIGH)
 8015d8a:	7bfb      	ldrb	r3, [r7, #15]
 8015d8c:	2b01      	cmp	r3, #1
 8015d8e:	d109      	bne.n	8015da4 <rxTask+0xbc>
					{
						failsafeState.throttleLowPeriod = currentTick + 5000;//50005
 8015d90:	693b      	ldr	r3, [r7, #16]
 8015d92:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8015d96:	3308      	adds	r3, #8
 8015d98:	4a07      	ldr	r2, [pc, #28]	; (8015db8 <rxTask+0xd0>)
 8015d9a:	6093      	str	r3, [r2, #8]
 8015d9c:	e002      	b.n	8015da4 <rxTask+0xbc>
					}
				}
			}
			else
			{
				failsafeState.throttleLowPeriod = 0;
 8015d9e:	4b06      	ldr	r3, [pc, #24]	; (8015db8 <rxTask+0xd0>)
 8015da0:	2200      	movs	r2, #0
 8015da2:	609a      	str	r2, [r3, #8]
			}
			
		}
		tick++;
 8015da4:	697b      	ldr	r3, [r7, #20]
 8015da6:	3301      	adds	r3, #1
 8015da8:	617b      	str	r3, [r7, #20]
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 8015daa:	e7a7      	b.n	8015cfc <rxTask+0x14>
 8015dac:	cccccccd 	.word	0xcccccccd
 8015db0:	2000b330 	.word	0x2000b330
 8015db4:	20008658 	.word	0x20008658
 8015db8:	2000b350 	.word	0x2000b350

08015dbc <imuComputeRotationMatrix>:
static float q0 = 1.0f, q1 = 0.0f, q2 = 0.0f, q3 = 0.0f;//
static float rMat[3][3];//
static float smallAngleCosZ;//

static void imuComputeRotationMatrix(void)
{
 8015dbc:	b480      	push	{r7}
 8015dbe:	b08b      	sub	sp, #44	; 0x2c
 8015dc0:	af00      	add	r7, sp, #0
    float q1q1 = q1 * q1;
 8015dc2:	4b6a      	ldr	r3, [pc, #424]	; (8015f6c <imuComputeRotationMatrix+0x1b0>)
 8015dc4:	ed93 7a00 	vldr	s14, [r3]
 8015dc8:	4b68      	ldr	r3, [pc, #416]	; (8015f6c <imuComputeRotationMatrix+0x1b0>)
 8015dca:	edd3 7a00 	vldr	s15, [r3]
 8015dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015dd2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float q2q2 = q2 * q2;
 8015dd6:	4b66      	ldr	r3, [pc, #408]	; (8015f70 <imuComputeRotationMatrix+0x1b4>)
 8015dd8:	ed93 7a00 	vldr	s14, [r3]
 8015ddc:	4b64      	ldr	r3, [pc, #400]	; (8015f70 <imuComputeRotationMatrix+0x1b4>)
 8015dde:	edd3 7a00 	vldr	s15, [r3]
 8015de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015de6:	edc7 7a08 	vstr	s15, [r7, #32]
    float q3q3 = q3 * q3;
 8015dea:	4b62      	ldr	r3, [pc, #392]	; (8015f74 <imuComputeRotationMatrix+0x1b8>)
 8015dec:	ed93 7a00 	vldr	s14, [r3]
 8015df0:	4b60      	ldr	r3, [pc, #384]	; (8015f74 <imuComputeRotationMatrix+0x1b8>)
 8015df2:	edd3 7a00 	vldr	s15, [r3]
 8015df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015dfa:	edc7 7a07 	vstr	s15, [r7, #28]

    float q0q1 = q0 * q1;
 8015dfe:	4b5e      	ldr	r3, [pc, #376]	; (8015f78 <imuComputeRotationMatrix+0x1bc>)
 8015e00:	ed93 7a00 	vldr	s14, [r3]
 8015e04:	4b59      	ldr	r3, [pc, #356]	; (8015f6c <imuComputeRotationMatrix+0x1b0>)
 8015e06:	edd3 7a00 	vldr	s15, [r3]
 8015e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e0e:	edc7 7a06 	vstr	s15, [r7, #24]
    float q0q2 = q0 * q2;
 8015e12:	4b59      	ldr	r3, [pc, #356]	; (8015f78 <imuComputeRotationMatrix+0x1bc>)
 8015e14:	ed93 7a00 	vldr	s14, [r3]
 8015e18:	4b55      	ldr	r3, [pc, #340]	; (8015f70 <imuComputeRotationMatrix+0x1b4>)
 8015e1a:	edd3 7a00 	vldr	s15, [r3]
 8015e1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e22:	edc7 7a05 	vstr	s15, [r7, #20]
    float q0q3 = q0 * q3;
 8015e26:	4b54      	ldr	r3, [pc, #336]	; (8015f78 <imuComputeRotationMatrix+0x1bc>)
 8015e28:	ed93 7a00 	vldr	s14, [r3]
 8015e2c:	4b51      	ldr	r3, [pc, #324]	; (8015f74 <imuComputeRotationMatrix+0x1b8>)
 8015e2e:	edd3 7a00 	vldr	s15, [r3]
 8015e32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e36:	edc7 7a04 	vstr	s15, [r7, #16]
    float q1q2 = q1 * q2;
 8015e3a:	4b4c      	ldr	r3, [pc, #304]	; (8015f6c <imuComputeRotationMatrix+0x1b0>)
 8015e3c:	ed93 7a00 	vldr	s14, [r3]
 8015e40:	4b4b      	ldr	r3, [pc, #300]	; (8015f70 <imuComputeRotationMatrix+0x1b4>)
 8015e42:	edd3 7a00 	vldr	s15, [r3]
 8015e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e4a:	edc7 7a03 	vstr	s15, [r7, #12]
    float q1q3 = q1 * q3;
 8015e4e:	4b47      	ldr	r3, [pc, #284]	; (8015f6c <imuComputeRotationMatrix+0x1b0>)
 8015e50:	ed93 7a00 	vldr	s14, [r3]
 8015e54:	4b47      	ldr	r3, [pc, #284]	; (8015f74 <imuComputeRotationMatrix+0x1b8>)
 8015e56:	edd3 7a00 	vldr	s15, [r3]
 8015e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e5e:	edc7 7a02 	vstr	s15, [r7, #8]
    float q2q3 = q2 * q3;
 8015e62:	4b43      	ldr	r3, [pc, #268]	; (8015f70 <imuComputeRotationMatrix+0x1b4>)
 8015e64:	ed93 7a00 	vldr	s14, [r3]
 8015e68:	4b42      	ldr	r3, [pc, #264]	; (8015f74 <imuComputeRotationMatrix+0x1b8>)
 8015e6a:	edd3 7a00 	vldr	s15, [r3]
 8015e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015e72:	edc7 7a01 	vstr	s15, [r7, #4]

    rMat[0][0] = 1.0f - 2.0f * q2q2 - 2.0f * q3q3;
 8015e76:	edd7 7a08 	vldr	s15, [r7, #32]
 8015e7a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015e7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8015e82:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015e86:	edd7 7a07 	vldr	s15, [r7, #28]
 8015e8a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015e8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015e92:	4b3a      	ldr	r3, [pc, #232]	; (8015f7c <imuComputeRotationMatrix+0x1c0>)
 8015e94:	edc3 7a00 	vstr	s15, [r3]
    rMat[0][1] = 2.0f * (q1q2 + -q0q3);
 8015e98:	ed97 7a03 	vldr	s14, [r7, #12]
 8015e9c:	edd7 7a04 	vldr	s15, [r7, #16]
 8015ea0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015ea4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015ea8:	4b34      	ldr	r3, [pc, #208]	; (8015f7c <imuComputeRotationMatrix+0x1c0>)
 8015eaa:	edc3 7a01 	vstr	s15, [r3, #4]
    rMat[0][2] = 2.0f * (q1q3 - -q0q2);
 8015eae:	ed97 7a02 	vldr	s14, [r7, #8]
 8015eb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8015eb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015eba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015ebe:	4b2f      	ldr	r3, [pc, #188]	; (8015f7c <imuComputeRotationMatrix+0x1c0>)
 8015ec0:	edc3 7a02 	vstr	s15, [r3, #8]

    rMat[1][0] = 2.0f * (q1q2 - -q0q3);
 8015ec4:	ed97 7a03 	vldr	s14, [r7, #12]
 8015ec8:	edd7 7a04 	vldr	s15, [r7, #16]
 8015ecc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015ed0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015ed4:	4b29      	ldr	r3, [pc, #164]	; (8015f7c <imuComputeRotationMatrix+0x1c0>)
 8015ed6:	edc3 7a03 	vstr	s15, [r3, #12]
    rMat[1][1] = 1.0f - 2.0f * q1q1 - 2.0f * q3q3;
 8015eda:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8015ede:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015ee2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8015ee6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015eea:	edd7 7a07 	vldr	s15, [r7, #28]
 8015eee:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015ef2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015ef6:	4b21      	ldr	r3, [pc, #132]	; (8015f7c <imuComputeRotationMatrix+0x1c0>)
 8015ef8:	edc3 7a04 	vstr	s15, [r3, #16]
    rMat[1][2] = 2.0f * (q2q3 + -q0q1);
 8015efc:	ed97 7a01 	vldr	s14, [r7, #4]
 8015f00:	edd7 7a06 	vldr	s15, [r7, #24]
 8015f04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015f08:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f0c:	4b1b      	ldr	r3, [pc, #108]	; (8015f7c <imuComputeRotationMatrix+0x1c0>)
 8015f0e:	edc3 7a05 	vstr	s15, [r3, #20]

    rMat[2][0] = 2.0f * (q1q3 + -q0q2);
 8015f12:	ed97 7a02 	vldr	s14, [r7, #8]
 8015f16:	edd7 7a05 	vldr	s15, [r7, #20]
 8015f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015f1e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f22:	4b16      	ldr	r3, [pc, #88]	; (8015f7c <imuComputeRotationMatrix+0x1c0>)
 8015f24:	edc3 7a06 	vstr	s15, [r3, #24]
    rMat[2][1] = 2.0f * (q2q3 - -q0q1);
 8015f28:	ed97 7a01 	vldr	s14, [r7, #4]
 8015f2c:	edd7 7a06 	vldr	s15, [r7, #24]
 8015f30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015f34:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f38:	4b10      	ldr	r3, [pc, #64]	; (8015f7c <imuComputeRotationMatrix+0x1c0>)
 8015f3a:	edc3 7a07 	vstr	s15, [r3, #28]
    rMat[2][2] = 1.0f - 2.0f * q1q1 - 2.0f * q2q2;
 8015f3e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8015f42:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8015f4a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015f4e:	edd7 7a08 	vldr	s15, [r7, #32]
 8015f52:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8015f56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015f5a:	4b08      	ldr	r3, [pc, #32]	; (8015f7c <imuComputeRotationMatrix+0x1c0>)
 8015f5c:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8015f60:	bf00      	nop
 8015f62:	372c      	adds	r7, #44	; 0x2c
 8015f64:	46bd      	mov	sp, r7
 8015f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f6a:	4770      	bx	lr
 8015f6c:	20008668 	.word	0x20008668
 8015f70:	2000866c 	.word	0x2000866c
 8015f74:	20008670 	.word	0x20008670
 8015f78:	20000170 	.word	0x20000170
 8015f7c:	20008674 	.word	0x20008674

08015f80 <imuInit>:

void imuInit(void)
{
 8015f80:	b580      	push	{r7, lr}
 8015f82:	af00      	add	r7, sp, #0
	smallAngleCosZ = cos_approx(degreesToRadians(IMU_SMALL_ANGLE));//
 8015f84:	200f      	movs	r0, #15
 8015f86:	f7fa fccd 	bl	8010924 <degreesToRadians>
 8015f8a:	eef0 7a40 	vmov.f32	s15, s0
 8015f8e:	eeb0 0a67 	vmov.f32	s0, s15
 8015f92:	f7fa fa97 	bl	80104c4 <cos_approx>
 8015f96:	eef0 7a40 	vmov.f32	s15, s0
 8015f9a:	4b03      	ldr	r3, [pc, #12]	; (8015fa8 <imuInit+0x28>)
 8015f9c:	edc3 7a00 	vstr	s15, [r3]
    imuComputeRotationMatrix();
 8015fa0:	f7ff ff0c 	bl	8015dbc <imuComputeRotationMatrix>
}
 8015fa4:	bf00      	nop
 8015fa6:	bd80      	pop	{r7, pc}
 8015fa8:	20008698 	.word	0x20008698

08015fac <imuTransformVectorBodyToEarth>:

void imuTransformVectorBodyToEarth(Axis3f *v)
{
 8015fac:	b480      	push	{r7}
 8015fae:	b087      	sub	sp, #28
 8015fb0:	af00      	add	r7, sp, #0
 8015fb2:	6078      	str	r0, [r7, #4]
    const float x = rMat[0][0] * v->x + rMat[0][1] * v->y + rMat[0][2] * v->z;
 8015fb4:	4b36      	ldr	r3, [pc, #216]	; (8016090 <imuTransformVectorBodyToEarth+0xe4>)
 8015fb6:	ed93 7a00 	vldr	s14, [r3]
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	edd3 7a00 	vldr	s15, [r3]
 8015fc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015fc4:	4b32      	ldr	r3, [pc, #200]	; (8016090 <imuTransformVectorBodyToEarth+0xe4>)
 8015fc6:	edd3 6a01 	vldr	s13, [r3, #4]
 8015fca:	687b      	ldr	r3, [r7, #4]
 8015fcc:	edd3 7a01 	vldr	s15, [r3, #4]
 8015fd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015fd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015fd8:	4b2d      	ldr	r3, [pc, #180]	; (8016090 <imuTransformVectorBodyToEarth+0xe4>)
 8015fda:	edd3 6a02 	vldr	s13, [r3, #8]
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	edd3 7a02 	vldr	s15, [r3, #8]
 8015fe4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015fe8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015fec:	edc7 7a05 	vstr	s15, [r7, #20]
    const float y = rMat[1][0] * v->x + rMat[1][1] * v->y + rMat[1][2] * v->z;
 8015ff0:	4b27      	ldr	r3, [pc, #156]	; (8016090 <imuTransformVectorBodyToEarth+0xe4>)
 8015ff2:	ed93 7a03 	vldr	s14, [r3, #12]
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	edd3 7a00 	vldr	s15, [r3]
 8015ffc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016000:	4b23      	ldr	r3, [pc, #140]	; (8016090 <imuTransformVectorBodyToEarth+0xe4>)
 8016002:	edd3 6a04 	vldr	s13, [r3, #16]
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	edd3 7a01 	vldr	s15, [r3, #4]
 801600c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016010:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016014:	4b1e      	ldr	r3, [pc, #120]	; (8016090 <imuTransformVectorBodyToEarth+0xe4>)
 8016016:	edd3 6a05 	vldr	s13, [r3, #20]
 801601a:	687b      	ldr	r3, [r7, #4]
 801601c:	edd3 7a02 	vldr	s15, [r3, #8]
 8016020:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016028:	edc7 7a04 	vstr	s15, [r7, #16]
    const float z = rMat[2][0] * v->x + rMat[2][1] * v->y + rMat[2][2] * v->z;
 801602c:	4b18      	ldr	r3, [pc, #96]	; (8016090 <imuTransformVectorBodyToEarth+0xe4>)
 801602e:	ed93 7a06 	vldr	s14, [r3, #24]
 8016032:	687b      	ldr	r3, [r7, #4]
 8016034:	edd3 7a00 	vldr	s15, [r3]
 8016038:	ee27 7a27 	vmul.f32	s14, s14, s15
 801603c:	4b14      	ldr	r3, [pc, #80]	; (8016090 <imuTransformVectorBodyToEarth+0xe4>)
 801603e:	edd3 6a07 	vldr	s13, [r3, #28]
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	edd3 7a01 	vldr	s15, [r3, #4]
 8016048:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801604c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016050:	4b0f      	ldr	r3, [pc, #60]	; (8016090 <imuTransformVectorBodyToEarth+0xe4>)
 8016052:	edd3 6a08 	vldr	s13, [r3, #32]
 8016056:	687b      	ldr	r3, [r7, #4]
 8016058:	edd3 7a02 	vldr	s15, [r3, #8]
 801605c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016060:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016064:	edc7 7a03 	vstr	s15, [r7, #12]

    v->x = x;
 8016068:	687b      	ldr	r3, [r7, #4]
 801606a:	697a      	ldr	r2, [r7, #20]
 801606c:	601a      	str	r2, [r3, #0]
    v->y = -y;//
 801606e:	edd7 7a04 	vldr	s15, [r7, #16]
 8016072:	eef1 7a67 	vneg.f32	s15, s15
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	edc3 7a01 	vstr	s15, [r3, #4]
    v->z = z;
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	68fa      	ldr	r2, [r7, #12]
 8016080:	609a      	str	r2, [r3, #8]
}
 8016082:	bf00      	nop
 8016084:	371c      	adds	r7, #28
 8016086:	46bd      	mov	sp, r7
 8016088:	f85d 7b04 	ldr.w	r7, [sp], #4
 801608c:	4770      	bx	lr
 801608e:	bf00      	nop
 8016090:	20008674 	.word	0x20008674

08016094 <imuTransformVectorEarthToBody>:

void imuTransformVectorEarthToBody(Axis3f *v)
{
 8016094:	b480      	push	{r7}
 8016096:	b087      	sub	sp, #28
 8016098:	af00      	add	r7, sp, #0
 801609a:	6078      	str	r0, [r7, #4]
    v->y = -v->y;
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	edd3 7a01 	vldr	s15, [r3, #4]
 80160a2:	eef1 7a67 	vneg.f32	s15, s15
 80160a6:	687b      	ldr	r3, [r7, #4]
 80160a8:	edc3 7a01 	vstr	s15, [r3, #4]

    /* From earth frame to body frame */
    const float x = rMat[0][0] * v->x + rMat[1][0] * v->y + rMat[2][0] * v->z;
 80160ac:	4b34      	ldr	r3, [pc, #208]	; (8016180 <imuTransformVectorEarthToBody+0xec>)
 80160ae:	ed93 7a00 	vldr	s14, [r3]
 80160b2:	687b      	ldr	r3, [r7, #4]
 80160b4:	edd3 7a00 	vldr	s15, [r3]
 80160b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80160bc:	4b30      	ldr	r3, [pc, #192]	; (8016180 <imuTransformVectorEarthToBody+0xec>)
 80160be:	edd3 6a03 	vldr	s13, [r3, #12]
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80160c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80160cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80160d0:	4b2b      	ldr	r3, [pc, #172]	; (8016180 <imuTransformVectorEarthToBody+0xec>)
 80160d2:	edd3 6a06 	vldr	s13, [r3, #24]
 80160d6:	687b      	ldr	r3, [r7, #4]
 80160d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80160dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80160e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80160e4:	edc7 7a05 	vstr	s15, [r7, #20]
    const float y = rMat[0][1] * v->x + rMat[1][1] * v->y + rMat[2][1] * v->z;
 80160e8:	4b25      	ldr	r3, [pc, #148]	; (8016180 <imuTransformVectorEarthToBody+0xec>)
 80160ea:	ed93 7a01 	vldr	s14, [r3, #4]
 80160ee:	687b      	ldr	r3, [r7, #4]
 80160f0:	edd3 7a00 	vldr	s15, [r3]
 80160f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80160f8:	4b21      	ldr	r3, [pc, #132]	; (8016180 <imuTransformVectorEarthToBody+0xec>)
 80160fa:	edd3 6a04 	vldr	s13, [r3, #16]
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	edd3 7a01 	vldr	s15, [r3, #4]
 8016104:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016108:	ee37 7a27 	vadd.f32	s14, s14, s15
 801610c:	4b1c      	ldr	r3, [pc, #112]	; (8016180 <imuTransformVectorEarthToBody+0xec>)
 801610e:	edd3 6a07 	vldr	s13, [r3, #28]
 8016112:	687b      	ldr	r3, [r7, #4]
 8016114:	edd3 7a02 	vldr	s15, [r3, #8]
 8016118:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801611c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016120:	edc7 7a04 	vstr	s15, [r7, #16]
    const float z = rMat[0][2] * v->x + rMat[1][2] * v->y + rMat[2][2] * v->z;
 8016124:	4b16      	ldr	r3, [pc, #88]	; (8016180 <imuTransformVectorEarthToBody+0xec>)
 8016126:	ed93 7a02 	vldr	s14, [r3, #8]
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	edd3 7a00 	vldr	s15, [r3]
 8016130:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016134:	4b12      	ldr	r3, [pc, #72]	; (8016180 <imuTransformVectorEarthToBody+0xec>)
 8016136:	edd3 6a05 	vldr	s13, [r3, #20]
 801613a:	687b      	ldr	r3, [r7, #4]
 801613c:	edd3 7a01 	vldr	s15, [r3, #4]
 8016140:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016144:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016148:	4b0d      	ldr	r3, [pc, #52]	; (8016180 <imuTransformVectorEarthToBody+0xec>)
 801614a:	edd3 6a08 	vldr	s13, [r3, #32]
 801614e:	687b      	ldr	r3, [r7, #4]
 8016150:	edd3 7a02 	vldr	s15, [r3, #8]
 8016154:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016158:	ee77 7a27 	vadd.f32	s15, s14, s15
 801615c:	edc7 7a03 	vstr	s15, [r7, #12]

    v->x = x;
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	697a      	ldr	r2, [r7, #20]
 8016164:	601a      	str	r2, [r3, #0]
    v->y = y;
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	693a      	ldr	r2, [r7, #16]
 801616a:	605a      	str	r2, [r3, #4]
    v->z = z;
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	68fa      	ldr	r2, [r7, #12]
 8016170:	609a      	str	r2, [r3, #8]
}
 8016172:	bf00      	nop
 8016174:	371c      	adds	r7, #28
 8016176:	46bd      	mov	sp, r7
 8016178:	f85d 7b04 	ldr.w	r7, [sp], #4
 801617c:	4770      	bx	lr
 801617e:	bf00      	nop
 8016180:	20008674 	.word	0x20008674

08016184 <invSqrt>:

static float invSqrt(float x)
{
 8016184:	b580      	push	{r7, lr}
 8016186:	b082      	sub	sp, #8
 8016188:	af00      	add	r7, sp, #0
 801618a:	ed87 0a01 	vstr	s0, [r7, #4]
    return 1.0f / sqrtf(x);
 801618e:	ed97 0a01 	vldr	s0, [r7, #4]
 8016192:	f006 fc2f 	bl	801c9f4 <sqrtf>
 8016196:	eef0 7a40 	vmov.f32	s15, s0
 801619a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801619e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80161a2:	eef0 7a66 	vmov.f32	s15, s13
}
 80161a6:	eeb0 0a67 	vmov.f32	s0, s15
 80161aa:	3708      	adds	r7, #8
 80161ac:	46bd      	mov	sp, r7
 80161ae:	bd80      	pop	{r7, pc}

080161b0 <imuMagFastPGainSaleFactor>:

//
static float imuMagFastPGainSaleFactor(void)
{
 80161b0:	b480      	push	{r7}
 80161b2:	af00      	add	r7, sp, #0
	//
	//100
	static u32 magFastPGainCount = 100;
	
	if (!ARMING_FLAG(ARMED) && (magFastPGainCount--))
 80161b4:	4b0c      	ldr	r3, [pc, #48]	; (80161e8 <imuMagFastPGainSaleFactor+0x38>)
 80161b6:	681b      	ldr	r3, [r3, #0]
 80161b8:	f003 0302 	and.w	r3, r3, #2
 80161bc:	2b00      	cmp	r3, #0
 80161be:	d108      	bne.n	80161d2 <imuMagFastPGainSaleFactor+0x22>
 80161c0:	4b0a      	ldr	r3, [pc, #40]	; (80161ec <imuMagFastPGainSaleFactor+0x3c>)
 80161c2:	681b      	ldr	r3, [r3, #0]
 80161c4:	1e5a      	subs	r2, r3, #1
 80161c6:	4909      	ldr	r1, [pc, #36]	; (80161ec <imuMagFastPGainSaleFactor+0x3c>)
 80161c8:	600a      	str	r2, [r1, #0]
 80161ca:	2b00      	cmp	r3, #0
 80161cc:	d001      	beq.n	80161d2 <imuMagFastPGainSaleFactor+0x22>
		return 10.0f;
 80161ce:	4b08      	ldr	r3, [pc, #32]	; (80161f0 <imuMagFastPGainSaleFactor+0x40>)
 80161d0:	e001      	b.n	80161d6 <imuMagFastPGainSaleFactor+0x26>
	else
		return 1.0f;
 80161d2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80161d6:	ee07 3a90 	vmov	s15, r3
}
 80161da:	eeb0 0a67 	vmov.f32	s0, s15
 80161de:	46bd      	mov	sp, r7
 80161e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161e4:	4770      	bx	lr
 80161e6:	bf00      	nop
 80161e8:	20008658 	.word	0x20008658
 80161ec:	20000174 	.word	0x20000174
 80161f0:	41200000 	.word	0x41200000

080161f4 <imuMahonyAHRSupdate>:

static void imuMahonyAHRSupdate(float gx, float gy, float gz,
                                float ax, float ay, float az,
                                float mx, float my, float mz,
								bool useMag,float dt)
{
 80161f4:	b580      	push	{r7, lr}
 80161f6:	b09c      	sub	sp, #112	; 0x70
 80161f8:	af00      	add	r7, sp, #0
 80161fa:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
 80161fe:	edc7 0a0a 	vstr	s1, [r7, #40]	; 0x28
 8016202:	ed87 1a09 	vstr	s2, [r7, #36]	; 0x24
 8016206:	edc7 1a08 	vstr	s3, [r7, #32]
 801620a:	ed87 2a07 	vstr	s4, [r7, #28]
 801620e:	edc7 2a06 	vstr	s5, [r7, #24]
 8016212:	ed87 3a05 	vstr	s6, [r7, #20]
 8016216:	edc7 3a04 	vstr	s7, [r7, #16]
 801621a:	ed87 4a03 	vstr	s8, [r7, #12]
 801621e:	4603      	mov	r3, r0
 8016220:	edc7 4a01 	vstr	s9, [r7, #4]
 8016224:	72fb      	strb	r3, [r7, #11]
	static float integralAccX = 0.0f,  integralAccY = 0.0f, integralAccZ = 0.0f;    //
	static float integralMagX = 0.0f,  integralMagY = 0.0f, integralMagZ = 0.0f;    //
	float ex, ey, ez;

    //(rad/s)
    const float spin_rate_sq = sq(gx) + sq(gy) + sq(gz);
 8016226:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 801622a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 801622e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8016232:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016236:	ee37 7a27 	vadd.f32	s14, s14, s15
 801623a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801623e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016246:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

    //Step 1: Yaw correction
    if (useMag) 
 801624a:	7afb      	ldrb	r3, [r7, #11]
 801624c:	2b00      	cmp	r3, #0
 801624e:	f000 80dc 	beq.w	801640a <imuMahonyAHRSupdate+0x216>
	{
		const float magMagnitudeSq = mx * mx + my * my + mz * mz;
 8016252:	edd7 7a05 	vldr	s15, [r7, #20]
 8016256:	ee27 7aa7 	vmul.f32	s14, s15, s15
 801625a:	edd7 7a04 	vldr	s15, [r7, #16]
 801625e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016262:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016266:	edd7 7a03 	vldr	s15, [r7, #12]
 801626a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801626e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016272:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		float kpMag = DCM_KP_MAG * imuMagFastPGainSaleFactor();
 8016276:	f7ff ff9b 	bl	80161b0 <imuMagFastPGainSaleFactor>
 801627a:	ed87 0a16 	vstr	s0, [r7, #88]	; 0x58
		
		if (magMagnitudeSq > 0.01f) 
 801627e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8016282:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80163a8 <imuMahonyAHRSupdate+0x1b4>
 8016286:	eef4 7ac7 	vcmpe.f32	s15, s14
 801628a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801628e:	f340 808f 	ble.w	80163b0 <imuMahonyAHRSupdate+0x1bc>
		{
			//
			const float magRecipNorm = invSqrt(magMagnitudeSq);
 8016292:	ed97 0a17 	vldr	s0, [r7, #92]	; 0x5c
 8016296:	f7ff ff75 	bl	8016184 <invSqrt>
 801629a:	ed87 0a15 	vstr	s0, [r7, #84]	; 0x54
			mx *= magRecipNorm;
 801629e:	ed97 7a05 	vldr	s14, [r7, #20]
 80162a2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80162a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80162aa:	edc7 7a05 	vstr	s15, [r7, #20]
			my *= magRecipNorm;
 80162ae:	ed97 7a04 	vldr	s14, [r7, #16]
 80162b2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80162b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80162ba:	edc7 7a04 	vstr	s15, [r7, #16]
			mz *= magRecipNorm;
 80162be:	ed97 7a03 	vldr	s14, [r7, #12]
 80162c2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80162c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80162ca:	edc7 7a03 	vstr	s15, [r7, #12]
		
			//X\Y
			const float hx = rMat[0][0] * mx + rMat[0][1] * my + rMat[0][2] * mz;
 80162ce:	4b37      	ldr	r3, [pc, #220]	; (80163ac <imuMahonyAHRSupdate+0x1b8>)
 80162d0:	ed93 7a00 	vldr	s14, [r3]
 80162d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80162d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80162dc:	4b33      	ldr	r3, [pc, #204]	; (80163ac <imuMahonyAHRSupdate+0x1b8>)
 80162de:	edd3 6a01 	vldr	s13, [r3, #4]
 80162e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80162e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80162ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 80162ee:	4b2f      	ldr	r3, [pc, #188]	; (80163ac <imuMahonyAHRSupdate+0x1b8>)
 80162f0:	edd3 6a02 	vldr	s13, [r3, #8]
 80162f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80162f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80162fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016300:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
			const float hy = rMat[1][0] * mx + rMat[1][1] * my + rMat[1][2] * mz;
 8016304:	4b29      	ldr	r3, [pc, #164]	; (80163ac <imuMahonyAHRSupdate+0x1b8>)
 8016306:	ed93 7a03 	vldr	s14, [r3, #12]
 801630a:	edd7 7a05 	vldr	s15, [r7, #20]
 801630e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016312:	4b26      	ldr	r3, [pc, #152]	; (80163ac <imuMahonyAHRSupdate+0x1b8>)
 8016314:	edd3 6a04 	vldr	s13, [r3, #16]
 8016318:	edd7 7a04 	vldr	s15, [r7, #16]
 801631c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016320:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016324:	4b21      	ldr	r3, [pc, #132]	; (80163ac <imuMahonyAHRSupdate+0x1b8>)
 8016326:	edd3 6a05 	vldr	s13, [r3, #20]
 801632a:	edd7 7a03 	vldr	s15, [r7, #12]
 801632e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016332:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016336:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
			const float bx = sqrtf(hx * hx + hy * hy);
 801633a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 801633e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8016342:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8016346:	ee67 7aa7 	vmul.f32	s15, s15, s15
 801634a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801634e:	eeb0 0a67 	vmov.f32	s0, s15
 8016352:	f006 fb4f 	bl	801c9f4 <sqrtf>
 8016356:	ed87 0a12 	vstr	s0, [r7, #72]	; 0x48

			//
			const float ez_ef = -(hy * bx);
 801635a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 801635e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8016362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016366:	eef1 7a67 	vneg.f32	s15, s15
 801636a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

			//
			ex = rMat[2][0] * ez_ef;
 801636e:	4b0f      	ldr	r3, [pc, #60]	; (80163ac <imuMahonyAHRSupdate+0x1b8>)
 8016370:	edd3 7a06 	vldr	s15, [r3, #24]
 8016374:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8016378:	ee67 7a27 	vmul.f32	s15, s14, s15
 801637c:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
			ey = rMat[2][1] * ez_ef;
 8016380:	4b0a      	ldr	r3, [pc, #40]	; (80163ac <imuMahonyAHRSupdate+0x1b8>)
 8016382:	edd3 7a07 	vldr	s15, [r3, #28]
 8016386:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 801638a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801638e:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
			ez = rMat[2][2] * ez_ef;
 8016392:	4b06      	ldr	r3, [pc, #24]	; (80163ac <imuMahonyAHRSupdate+0x1b8>)
 8016394:	edd3 7a08 	vldr	s15, [r3, #32]
 8016398:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 801639c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80163a0:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
 80163a4:	e00d      	b.n	80163c2 <imuMahonyAHRSupdate+0x1ce>
 80163a6:	bf00      	nop
 80163a8:	3c23d70a 	.word	0x3c23d70a
 80163ac:	20008674 	.word	0x20008674
		}
		else 
		{
			ex = 0;
 80163b0:	f04f 0300 	mov.w	r3, #0
 80163b4:	66fb      	str	r3, [r7, #108]	; 0x6c
			ey = 0;
 80163b6:	f04f 0300 	mov.w	r3, #0
 80163ba:	66bb      	str	r3, [r7, #104]	; 0x68
			ez = 0;
 80163bc:	f04f 0300 	mov.w	r3, #0
 80163c0:	667b      	str	r3, [r7, #100]	; 0x64
				gz += integralMagZ;
			}
		}
		
		//
		gx += kpMag * ex;
 80163c2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80163c6:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80163ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80163ce:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80163d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80163d6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		gy += kpMag * ey;
 80163da:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80163de:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80163e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80163e6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80163ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80163ee:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		gz += kpMag * ez;
 80163f2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80163f6:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80163fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80163fe:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8016402:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016406:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	}

	
    //Step 2: Roll and pitch correction
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 801640a:	edd7 7a08 	vldr	s15, [r7, #32]
 801640e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8016412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016416:	d10e      	bne.n	8016436 <imuMahonyAHRSupdate+0x242>
 8016418:	edd7 7a07 	vldr	s15, [r7, #28]
 801641c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8016420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016424:	d107      	bne.n	8016436 <imuMahonyAHRSupdate+0x242>
 8016426:	edd7 7a06 	vldr	s15, [r7, #24]
 801642a:	eef5 7a40 	vcmp.f32	s15, #0.0
 801642e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016432:	f000 80e2 	beq.w	80165fa <imuMahonyAHRSupdate+0x406>
	{
		//
		const float accRecipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8016436:	edd7 7a08 	vldr	s15, [r7, #32]
 801643a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 801643e:	edd7 7a07 	vldr	s15, [r7, #28]
 8016442:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016446:	ee37 7a27 	vadd.f32	s14, s14, s15
 801644a:	edd7 7a06 	vldr	s15, [r7, #24]
 801644e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8016452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016456:	eeb0 0a67 	vmov.f32	s0, s15
 801645a:	f7ff fe93 	bl	8016184 <invSqrt>
 801645e:	ed87 0a10 	vstr	s0, [r7, #64]	; 0x40
		ax *= accRecipNorm;
 8016462:	ed97 7a08 	vldr	s14, [r7, #32]
 8016466:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 801646a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801646e:	edc7 7a08 	vstr	s15, [r7, #32]
		ay *= accRecipNorm;
 8016472:	ed97 7a07 	vldr	s14, [r7, #28]
 8016476:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 801647a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801647e:	edc7 7a07 	vstr	s15, [r7, #28]
		az *= accRecipNorm;
 8016482:	ed97 7a06 	vldr	s14, [r7, #24]
 8016486:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 801648a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801648e:	edc7 7a06 	vstr	s15, [r7, #24]

		//
		ex = (ay * rMat[2][2] - az * rMat[2][1]);
 8016492:	4bdc      	ldr	r3, [pc, #880]	; (8016804 <imuMahonyAHRSupdate+0x610>)
 8016494:	ed93 7a08 	vldr	s14, [r3, #32]
 8016498:	edd7 7a07 	vldr	s15, [r7, #28]
 801649c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80164a0:	4bd8      	ldr	r3, [pc, #864]	; (8016804 <imuMahonyAHRSupdate+0x610>)
 80164a2:	edd3 6a07 	vldr	s13, [r3, #28]
 80164a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80164aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80164ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80164b2:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		ey = (az * rMat[2][0] - ax * rMat[2][2]);
 80164b6:	4bd3      	ldr	r3, [pc, #844]	; (8016804 <imuMahonyAHRSupdate+0x610>)
 80164b8:	ed93 7a06 	vldr	s14, [r3, #24]
 80164bc:	edd7 7a06 	vldr	s15, [r7, #24]
 80164c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80164c4:	4bcf      	ldr	r3, [pc, #828]	; (8016804 <imuMahonyAHRSupdate+0x610>)
 80164c6:	edd3 6a08 	vldr	s13, [r3, #32]
 80164ca:	edd7 7a08 	vldr	s15, [r7, #32]
 80164ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80164d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80164d6:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		ez = (ax * rMat[2][1] - ay * rMat[2][0]);
 80164da:	4bca      	ldr	r3, [pc, #808]	; (8016804 <imuMahonyAHRSupdate+0x610>)
 80164dc:	ed93 7a07 	vldr	s14, [r3, #28]
 80164e0:	edd7 7a08 	vldr	s15, [r7, #32]
 80164e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80164e8:	4bc6      	ldr	r3, [pc, #792]	; (8016804 <imuMahonyAHRSupdate+0x610>)
 80164ea:	edd3 6a06 	vldr	s13, [r3, #24]
 80164ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80164f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80164f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80164fa:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

		//
		if (DCM_KI_ACC > 0.0f) 
		{
			//
			if (spin_rate_sq < sq(DEGREES_TO_RADIANS(SPIN_RATE_LIMIT)))
 80164fe:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8016502:	ed9f 7ac1 	vldr	s14, [pc, #772]	; 8016808 <imuMahonyAHRSupdate+0x614>
 8016506:	eef4 7ac7 	vcmpe.f32	s15, s14
 801650a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801650e:	d550      	bpl.n	80165b2 <imuMahonyAHRSupdate+0x3be>
			{
				integralAccX += DCM_KI_ACC * ex * dt;
 8016510:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8016514:	ed9f 7abd 	vldr	s14, [pc, #756]	; 801680c <imuMahonyAHRSupdate+0x618>
 8016518:	ee27 7a87 	vmul.f32	s14, s15, s14
 801651c:	edd7 7a01 	vldr	s15, [r7, #4]
 8016520:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016524:	4bba      	ldr	r3, [pc, #744]	; (8016810 <imuMahonyAHRSupdate+0x61c>)
 8016526:	edd3 7a00 	vldr	s15, [r3]
 801652a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801652e:	4bb8      	ldr	r3, [pc, #736]	; (8016810 <imuMahonyAHRSupdate+0x61c>)
 8016530:	edc3 7a00 	vstr	s15, [r3]
				integralAccY += DCM_KI_ACC * ey * dt;
 8016534:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8016538:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 801680c <imuMahonyAHRSupdate+0x618>
 801653c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8016540:	edd7 7a01 	vldr	s15, [r7, #4]
 8016544:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016548:	4bb2      	ldr	r3, [pc, #712]	; (8016814 <imuMahonyAHRSupdate+0x620>)
 801654a:	edd3 7a00 	vldr	s15, [r3]
 801654e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016552:	4bb0      	ldr	r3, [pc, #704]	; (8016814 <imuMahonyAHRSupdate+0x620>)
 8016554:	edc3 7a00 	vstr	s15, [r3]
				integralAccZ += DCM_KI_ACC * ez * dt;
 8016558:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 801655c:	ed9f 7aab 	vldr	s14, [pc, #684]	; 801680c <imuMahonyAHRSupdate+0x618>
 8016560:	ee27 7a87 	vmul.f32	s14, s15, s14
 8016564:	edd7 7a01 	vldr	s15, [r7, #4]
 8016568:	ee27 7a27 	vmul.f32	s14, s14, s15
 801656c:	4baa      	ldr	r3, [pc, #680]	; (8016818 <imuMahonyAHRSupdate+0x624>)
 801656e:	edd3 7a00 	vldr	s15, [r3]
 8016572:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016576:	4ba8      	ldr	r3, [pc, #672]	; (8016818 <imuMahonyAHRSupdate+0x624>)
 8016578:	edc3 7a00 	vstr	s15, [r3]

				gx += integralAccX;
 801657c:	4ba4      	ldr	r3, [pc, #656]	; (8016810 <imuMahonyAHRSupdate+0x61c>)
 801657e:	edd3 7a00 	vldr	s15, [r3]
 8016582:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8016586:	ee77 7a27 	vadd.f32	s15, s14, s15
 801658a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
				gy += integralAccY;
 801658e:	4ba1      	ldr	r3, [pc, #644]	; (8016814 <imuMahonyAHRSupdate+0x620>)
 8016590:	edd3 7a00 	vldr	s15, [r3]
 8016594:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8016598:	ee77 7a27 	vadd.f32	s15, s14, s15
 801659c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
				gz += integralAccZ;
 80165a0:	4b9d      	ldr	r3, [pc, #628]	; (8016818 <imuMahonyAHRSupdate+0x624>)
 80165a2:	edd3 7a00 	vldr	s15, [r3]
 80165a6:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80165aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80165ae:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			}
		}

		//
		gx += DCM_KP_ACC * ex;
 80165b2:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80165b6:	ed9f 7a99 	vldr	s14, [pc, #612]	; 801681c <imuMahonyAHRSupdate+0x628>
 80165ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80165be:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80165c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80165c6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		gy += DCM_KP_ACC * ey;
 80165ca:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80165ce:	ed9f 7a93 	vldr	s14, [pc, #588]	; 801681c <imuMahonyAHRSupdate+0x628>
 80165d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80165d6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80165da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80165de:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		gz += DCM_KP_ACC * ez;
 80165e2:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80165e6:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 801681c <imuMahonyAHRSupdate+0x628>
 80165ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80165ee:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80165f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80165f6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	}
	
	//
    gx *= (0.5f * dt);
 80165fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80165fe:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016602:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016606:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 801660a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801660e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    gy *= (0.5f * dt);
 8016612:	edd7 7a01 	vldr	s15, [r7, #4]
 8016616:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801661a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801661e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8016622:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016626:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    gz *= (0.5f * dt);
 801662a:	edd7 7a01 	vldr	s15, [r7, #4]
 801662e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8016632:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016636:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 801663a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801663e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    const float qa = q0;
 8016642:	4b77      	ldr	r3, [pc, #476]	; (8016820 <imuMahonyAHRSupdate+0x62c>)
 8016644:	681b      	ldr	r3, [r3, #0]
 8016646:	63fb      	str	r3, [r7, #60]	; 0x3c
    const float qb = q1;
 8016648:	4b76      	ldr	r3, [pc, #472]	; (8016824 <imuMahonyAHRSupdate+0x630>)
 801664a:	681b      	ldr	r3, [r3, #0]
 801664c:	63bb      	str	r3, [r7, #56]	; 0x38
    const float qc = q2;
 801664e:	4b76      	ldr	r3, [pc, #472]	; (8016828 <imuMahonyAHRSupdate+0x634>)
 8016650:	681b      	ldr	r3, [r3, #0]
 8016652:	637b      	str	r3, [r7, #52]	; 0x34
    q0 += (-qb * gx - qc * gy - q3 * gz);
 8016654:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8016658:	eeb1 7a67 	vneg.f32	s14, s15
 801665c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8016660:	ee27 7a27 	vmul.f32	s14, s14, s15
 8016664:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8016668:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 801666c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016670:	ee37 7a67 	vsub.f32	s14, s14, s15
 8016674:	4b6d      	ldr	r3, [pc, #436]	; (801682c <imuMahonyAHRSupdate+0x638>)
 8016676:	edd3 6a00 	vldr	s13, [r3]
 801667a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801667e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016682:	ee37 7a67 	vsub.f32	s14, s14, s15
 8016686:	4b66      	ldr	r3, [pc, #408]	; (8016820 <imuMahonyAHRSupdate+0x62c>)
 8016688:	edd3 7a00 	vldr	s15, [r3]
 801668c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016690:	4b63      	ldr	r3, [pc, #396]	; (8016820 <imuMahonyAHRSupdate+0x62c>)
 8016692:	edc3 7a00 	vstr	s15, [r3]
    q1 += (qa * gx + qc * gz - q3 * gy);
 8016696:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 801669a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 801669e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80166a2:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 80166a6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80166aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80166ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80166b2:	4b5e      	ldr	r3, [pc, #376]	; (801682c <imuMahonyAHRSupdate+0x638>)
 80166b4:	edd3 6a00 	vldr	s13, [r3]
 80166b8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80166bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80166c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80166c4:	4b57      	ldr	r3, [pc, #348]	; (8016824 <imuMahonyAHRSupdate+0x630>)
 80166c6:	edd3 7a00 	vldr	s15, [r3]
 80166ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80166ce:	4b55      	ldr	r3, [pc, #340]	; (8016824 <imuMahonyAHRSupdate+0x630>)
 80166d0:	edc3 7a00 	vstr	s15, [r3]
    q2 += (qa * gy - qb * gz + q3 * gx);
 80166d4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80166d8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80166dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80166e0:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 80166e4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80166e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80166ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80166f0:	4b4e      	ldr	r3, [pc, #312]	; (801682c <imuMahonyAHRSupdate+0x638>)
 80166f2:	edd3 6a00 	vldr	s13, [r3]
 80166f6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80166fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80166fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016702:	4b49      	ldr	r3, [pc, #292]	; (8016828 <imuMahonyAHRSupdate+0x634>)
 8016704:	edd3 7a00 	vldr	s15, [r3]
 8016708:	ee77 7a27 	vadd.f32	s15, s14, s15
 801670c:	4b46      	ldr	r3, [pc, #280]	; (8016828 <imuMahonyAHRSupdate+0x634>)
 801670e:	edc3 7a00 	vstr	s15, [r3]
    q3 += (qa * gz + qb * gy - qc * gx);
 8016712:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8016716:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801671a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801671e:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8016722:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8016726:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801672a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801672e:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8016732:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8016736:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801673a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801673e:	4b3b      	ldr	r3, [pc, #236]	; (801682c <imuMahonyAHRSupdate+0x638>)
 8016740:	edd3 7a00 	vldr	s15, [r3]
 8016744:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016748:	4b38      	ldr	r3, [pc, #224]	; (801682c <imuMahonyAHRSupdate+0x638>)
 801674a:	edc3 7a00 	vstr	s15, [r3]

	//
    const float quatRecipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 801674e:	4b34      	ldr	r3, [pc, #208]	; (8016820 <imuMahonyAHRSupdate+0x62c>)
 8016750:	ed93 7a00 	vldr	s14, [r3]
 8016754:	4b32      	ldr	r3, [pc, #200]	; (8016820 <imuMahonyAHRSupdate+0x62c>)
 8016756:	edd3 7a00 	vldr	s15, [r3]
 801675a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801675e:	4b31      	ldr	r3, [pc, #196]	; (8016824 <imuMahonyAHRSupdate+0x630>)
 8016760:	edd3 6a00 	vldr	s13, [r3]
 8016764:	4b2f      	ldr	r3, [pc, #188]	; (8016824 <imuMahonyAHRSupdate+0x630>)
 8016766:	edd3 7a00 	vldr	s15, [r3]
 801676a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801676e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016772:	4b2d      	ldr	r3, [pc, #180]	; (8016828 <imuMahonyAHRSupdate+0x634>)
 8016774:	edd3 6a00 	vldr	s13, [r3]
 8016778:	4b2b      	ldr	r3, [pc, #172]	; (8016828 <imuMahonyAHRSupdate+0x634>)
 801677a:	edd3 7a00 	vldr	s15, [r3]
 801677e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016782:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016786:	4b29      	ldr	r3, [pc, #164]	; (801682c <imuMahonyAHRSupdate+0x638>)
 8016788:	edd3 6a00 	vldr	s13, [r3]
 801678c:	4b27      	ldr	r3, [pc, #156]	; (801682c <imuMahonyAHRSupdate+0x638>)
 801678e:	edd3 7a00 	vldr	s15, [r3]
 8016792:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016796:	ee77 7a27 	vadd.f32	s15, s14, s15
 801679a:	eeb0 0a67 	vmov.f32	s0, s15
 801679e:	f7ff fcf1 	bl	8016184 <invSqrt>
 80167a2:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
    q0 *= quatRecipNorm;
 80167a6:	4b1e      	ldr	r3, [pc, #120]	; (8016820 <imuMahonyAHRSupdate+0x62c>)
 80167a8:	ed93 7a00 	vldr	s14, [r3]
 80167ac:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80167b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80167b4:	4b1a      	ldr	r3, [pc, #104]	; (8016820 <imuMahonyAHRSupdate+0x62c>)
 80167b6:	edc3 7a00 	vstr	s15, [r3]
    q1 *= quatRecipNorm;
 80167ba:	4b1a      	ldr	r3, [pc, #104]	; (8016824 <imuMahonyAHRSupdate+0x630>)
 80167bc:	ed93 7a00 	vldr	s14, [r3]
 80167c0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80167c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80167c8:	4b16      	ldr	r3, [pc, #88]	; (8016824 <imuMahonyAHRSupdate+0x630>)
 80167ca:	edc3 7a00 	vstr	s15, [r3]
    q2 *= quatRecipNorm;
 80167ce:	4b16      	ldr	r3, [pc, #88]	; (8016828 <imuMahonyAHRSupdate+0x634>)
 80167d0:	ed93 7a00 	vldr	s14, [r3]
 80167d4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80167d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80167dc:	4b12      	ldr	r3, [pc, #72]	; (8016828 <imuMahonyAHRSupdate+0x634>)
 80167de:	edc3 7a00 	vstr	s15, [r3]
    q3 *= quatRecipNorm;
 80167e2:	4b12      	ldr	r3, [pc, #72]	; (801682c <imuMahonyAHRSupdate+0x638>)
 80167e4:	ed93 7a00 	vldr	s14, [r3]
 80167e8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80167ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80167f0:	4b0e      	ldr	r3, [pc, #56]	; (801682c <imuMahonyAHRSupdate+0x638>)
 80167f2:	edc3 7a00 	vstr	s15, [r3]

    //
    imuComputeRotationMatrix();
 80167f6:	f7ff fae1 	bl	8015dbc <imuComputeRotationMatrix>
}
 80167fa:	bf00      	nop
 80167fc:	3770      	adds	r7, #112	; 0x70
 80167fe:	46bd      	mov	sp, r7
 8016800:	bd80      	pop	{r7, pc}
 8016802:	bf00      	nop
 8016804:	20008674 	.word	0x20008674
 8016808:	3df98ae6 	.word	0x3df98ae6
 801680c:	3ba3d70a 	.word	0x3ba3d70a
 8016810:	2000869c 	.word	0x2000869c
 8016814:	200086a0 	.word	0x200086a0
 8016818:	200086a4 	.word	0x200086a4
 801681c:	3f19999a 	.word	0x3f19999a
 8016820:	20000170 	.word	0x20000170
 8016824:	20008668 	.word	0x20008668
 8016828:	2000866c 	.word	0x2000866c
 801682c:	20008670 	.word	0x20008670

08016830 <imuUpdateEulerAngles>:

float imuAttitudeYaw;//-180~180-180~180

//
static void imuUpdateEulerAngles(attitude_t *attitude)
{
 8016830:	b580      	push	{r7, lr}
 8016832:	b082      	sub	sp, #8
 8016834:	af00      	add	r7, sp, #0
 8016836:	6078      	str	r0, [r7, #4]
	attitude->roll = RADIANS_TO_DEGREES(atan2_approx(rMat[2][1], rMat[2][2]));
 8016838:	4b38      	ldr	r3, [pc, #224]	; (801691c <imuUpdateEulerAngles+0xec>)
 801683a:	edd3 7a07 	vldr	s15, [r3, #28]
 801683e:	4b37      	ldr	r3, [pc, #220]	; (801691c <imuUpdateEulerAngles+0xec>)
 8016840:	ed93 7a08 	vldr	s14, [r3, #32]
 8016844:	eef0 0a47 	vmov.f32	s1, s14
 8016848:	eeb0 0a67 	vmov.f32	s0, s15
 801684c:	f7f9 fe52 	bl	80104f4 <atan2_approx>
 8016850:	eeb0 7a40 	vmov.f32	s14, s0
 8016854:	eddf 6a32 	vldr	s13, [pc, #200]	; 8016920 <imuUpdateEulerAngles+0xf0>
 8016858:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801685c:	687b      	ldr	r3, [r7, #4]
 801685e:	edc3 7a01 	vstr	s15, [r3, #4]
	attitude->pitch = RADIANS_TO_DEGREES((0.5f * M_PIf) - acos_approx(-rMat[2][0]));//arcsin = 0.5PI - arccos
 8016862:	4b2e      	ldr	r3, [pc, #184]	; (801691c <imuUpdateEulerAngles+0xec>)
 8016864:	edd3 7a06 	vldr	s15, [r3, #24]
 8016868:	eef1 7a67 	vneg.f32	s15, s15
 801686c:	eeb0 0a67 	vmov.f32	s0, s15
 8016870:	f7f9 ff02 	bl	8010678 <acos_approx>
 8016874:	eef0 7a40 	vmov.f32	s15, s0
 8016878:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8016924 <imuUpdateEulerAngles+0xf4>
 801687c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8016880:	eddf 6a27 	vldr	s13, [pc, #156]	; 8016920 <imuUpdateEulerAngles+0xf0>
 8016884:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8016888:	687b      	ldr	r3, [r7, #4]
 801688a:	edc3 7a02 	vstr	s15, [r3, #8]
	attitude->yaw = RADIANS_TO_DEGREES(atan2_approx(rMat[1][0], rMat[0][0]));
 801688e:	4b23      	ldr	r3, [pc, #140]	; (801691c <imuUpdateEulerAngles+0xec>)
 8016890:	edd3 7a03 	vldr	s15, [r3, #12]
 8016894:	4b21      	ldr	r3, [pc, #132]	; (801691c <imuUpdateEulerAngles+0xec>)
 8016896:	ed93 7a00 	vldr	s14, [r3]
 801689a:	eef0 0a47 	vmov.f32	s1, s14
 801689e:	eeb0 0a67 	vmov.f32	s0, s15
 80168a2:	f7f9 fe27 	bl	80104f4 <atan2_approx>
 80168a6:	eeb0 7a40 	vmov.f32	s14, s0
 80168aa:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8016920 <imuUpdateEulerAngles+0xf0>
 80168ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80168b2:	687b      	ldr	r3, [r7, #4]
 80168b4:	edc3 7a03 	vstr	s15, [r3, #12]

	imuAttitudeYaw = attitude->yaw;
 80168b8:	687b      	ldr	r3, [r7, #4]
 80168ba:	68db      	ldr	r3, [r3, #12]
 80168bc:	4a1a      	ldr	r2, [pc, #104]	; (8016928 <imuUpdateEulerAngles+0xf8>)
 80168be:	6013      	str	r3, [r2, #0]

	if (attitude->yaw < 0.0f)//0~360
 80168c0:	687b      	ldr	r3, [r7, #4]
 80168c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80168c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80168ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80168ce:	d509      	bpl.n	80168e4 <imuUpdateEulerAngles+0xb4>
		attitude->yaw += 360.0f;
 80168d0:	687b      	ldr	r3, [r7, #4]
 80168d2:	edd3 7a03 	vldr	s15, [r3, #12]
 80168d6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 801692c <imuUpdateEulerAngles+0xfc>
 80168da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80168de:	687b      	ldr	r3, [r7, #4]
 80168e0:	edc3 7a03 	vstr	s15, [r3, #12]

	//
	if (rMat[2][2] > smallAngleCosZ) 
 80168e4:	4b0d      	ldr	r3, [pc, #52]	; (801691c <imuUpdateEulerAngles+0xec>)
 80168e6:	ed93 7a08 	vldr	s14, [r3, #32]
 80168ea:	4b11      	ldr	r3, [pc, #68]	; (8016930 <imuUpdateEulerAngles+0x100>)
 80168ec:	edd3 7a00 	vldr	s15, [r3]
 80168f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80168f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80168f8:	dd06      	ble.n	8016908 <imuUpdateEulerAngles+0xd8>
		ENABLE_STATE(SMALL_ANGLE);
 80168fa:	4b0e      	ldr	r3, [pc, #56]	; (8016934 <imuUpdateEulerAngles+0x104>)
 80168fc:	681b      	ldr	r3, [r3, #0]
 80168fe:	f043 0310 	orr.w	r3, r3, #16
 8016902:	4a0c      	ldr	r2, [pc, #48]	; (8016934 <imuUpdateEulerAngles+0x104>)
 8016904:	6013      	str	r3, [r2, #0]
	else 
		DISABLE_STATE(SMALL_ANGLE);
}
 8016906:	e005      	b.n	8016914 <imuUpdateEulerAngles+0xe4>
		DISABLE_STATE(SMALL_ANGLE);
 8016908:	4b0a      	ldr	r3, [pc, #40]	; (8016934 <imuUpdateEulerAngles+0x104>)
 801690a:	681b      	ldr	r3, [r3, #0]
 801690c:	f023 0310 	bic.w	r3, r3, #16
 8016910:	4a08      	ldr	r2, [pc, #32]	; (8016934 <imuUpdateEulerAngles+0x104>)
 8016912:	6013      	str	r3, [r2, #0]
}
 8016914:	bf00      	nop
 8016916:	3708      	adds	r7, #8
 8016918:	46bd      	mov	sp, r7
 801691a:	bd80      	pop	{r7, pc}
 801691c:	20008674 	.word	0x20008674
 8016920:	3c8efa35 	.word	0x3c8efa35
 8016924:	3fc90fdb 	.word	0x3fc90fdb
 8016928:	2000b35c 	.word	0x2000b35c
 801692c:	43b40000 	.word	0x43b40000
 8016930:	20008698 	.word	0x20008698
 8016934:	2000865c 	.word	0x2000865c

08016938 <imuUpdateAttitude>:

void imuUpdateAttitude(const sensorData_t *sensorData, state_t *state, float dt)
{
 8016938:	b580      	push	{r7, lr}
 801693a:	b08e      	sub	sp, #56	; 0x38
 801693c:	af00      	add	r7, sp, #0
 801693e:	60f8      	str	r0, [r7, #12]
 8016940:	60b9      	str	r1, [r7, #8]
 8016942:	ed87 0a01 	vstr	s0, [r7, #4]
	bool useMag = compassIsHealthy();
 8016946:	f002 f94d 	bl	8018be4 <compassIsHealthy>
 801694a:	4603      	mov	r3, r0
 801694c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	
	Axis3f gyro = sensorData->gyro;
 8016950:	68fa      	ldr	r2, [r7, #12]
 8016952:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8016956:	320c      	adds	r2, #12
 8016958:	ca07      	ldmia	r2, {r0, r1, r2}
 801695a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	Axis3f acc  = sensorData->acc;
 801695e:	68fa      	ldr	r2, [r7, #12]
 8016960:	f107 031c 	add.w	r3, r7, #28
 8016964:	ca07      	ldmia	r2, {r0, r1, r2}
 8016966:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	Axis3f mag  = sensorData->mag;
 801696a:	68fa      	ldr	r2, [r7, #12]
 801696c:	f107 0310 	add.w	r3, r7, #16
 8016970:	3218      	adds	r2, #24
 8016972:	ca07      	ldmia	r2, {r0, r1, r2}
 8016974:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	
	//
	gyro.x = gyro.x * DEG2RAD;
 8016978:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 801697c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8016a04 <imuUpdateAttitude+0xcc>
 8016980:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016984:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	gyro.y = gyro.y * DEG2RAD;
 8016988:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 801698c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8016a04 <imuUpdateAttitude+0xcc>
 8016990:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016994:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	gyro.z = gyro.z * DEG2RAD;
 8016998:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 801699c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8016a04 <imuUpdateAttitude+0xcc>
 80169a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80169a4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	
	//
    imuMahonyAHRSupdate(gyro.x, gyro.y, gyro.z,
 80169a8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80169ac:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80169b0:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80169b4:	ed97 6a07 	vldr	s12, [r7, #28]
 80169b8:	edd7 5a08 	vldr	s11, [r7, #32]
 80169bc:	ed97 5a09 	vldr	s10, [r7, #36]	; 0x24
 80169c0:	ed97 3a04 	vldr	s6, [r7, #16]
 80169c4:	edd7 3a05 	vldr	s7, [r7, #20]
 80169c8:	ed97 4a06 	vldr	s8, [r7, #24]
 80169cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80169d0:	edd7 4a01 	vldr	s9, [r7, #4]
 80169d4:	4618      	mov	r0, r3
 80169d6:	eef0 2a45 	vmov.f32	s5, s10
 80169da:	eeb0 2a65 	vmov.f32	s4, s11
 80169de:	eef0 1a46 	vmov.f32	s3, s12
 80169e2:	eeb0 1a66 	vmov.f32	s2, s13
 80169e6:	eef0 0a47 	vmov.f32	s1, s14
 80169ea:	eeb0 0a67 	vmov.f32	s0, s15
 80169ee:	f7ff fc01 	bl	80161f4 <imuMahonyAHRSupdate>
                        acc.x, acc.y, acc.z,
                        mag.x, mag.y, mag.z,
						useMag,dt);
	
    //
    imuUpdateEulerAngles(&state->attitude);
 80169f2:	68bb      	ldr	r3, [r7, #8]
 80169f4:	4618      	mov	r0, r3
 80169f6:	f7ff ff1b 	bl	8016830 <imuUpdateEulerAngles>
}
 80169fa:	bf00      	nop
 80169fc:	3738      	adds	r7, #56	; 0x38
 80169fe:	46bd      	mov	sp, r7
 8016a00:	bd80      	pop	{r7, pc}
 8016a02:	bf00      	nop
 8016a04:	3c8efa35 	.word	0x3c8efa35

08016a08 <pidInit>:
#include "pid.h"
#include "maths.h"

void pidInit(PidObject* pid, float kp, float ki, float kd, float iLimit, float outputLimit, float dt, bool enableDFilter, float cutoffFreq)
{
 8016a08:	b580      	push	{r7, lr}
 8016a0a:	b08a      	sub	sp, #40	; 0x28
 8016a0c:	af00      	add	r7, sp, #0
 8016a0e:	6278      	str	r0, [r7, #36]	; 0x24
 8016a10:	ed87 0a08 	vstr	s0, [r7, #32]
 8016a14:	edc7 0a07 	vstr	s1, [r7, #28]
 8016a18:	ed87 1a06 	vstr	s2, [r7, #24]
 8016a1c:	edc7 1a05 	vstr	s3, [r7, #20]
 8016a20:	ed87 2a04 	vstr	s4, [r7, #16]
 8016a24:	edc7 2a03 	vstr	s5, [r7, #12]
 8016a28:	460b      	mov	r3, r1
 8016a2a:	ed87 3a01 	vstr	s6, [r7, #4]
 8016a2e:	72fb      	strb	r3, [r7, #11]
	pid->desired   = 0;
 8016a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a32:	f04f 0200 	mov.w	r2, #0
 8016a36:	601a      	str	r2, [r3, #0]
	pid->error     = 0;
 8016a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a3a:	f04f 0200 	mov.w	r2, #0
 8016a3e:	605a      	str	r2, [r3, #4]
	pid->prevError = 0;	
 8016a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a42:	f04f 0200 	mov.w	r2, #0
 8016a46:	609a      	str	r2, [r3, #8]
	pid->integ     = 0;
 8016a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a4a:	f04f 0200 	mov.w	r2, #0
 8016a4e:	60da      	str	r2, [r3, #12]
	pid->deriv     = 0;
 8016a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a52:	f04f 0200 	mov.w	r2, #0
 8016a56:	611a      	str	r2, [r3, #16]
	pid->kp 	   = kp;
 8016a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a5a:	6a3a      	ldr	r2, [r7, #32]
 8016a5c:	615a      	str	r2, [r3, #20]
	pid->ki        = ki;
 8016a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a60:	69fa      	ldr	r2, [r7, #28]
 8016a62:	619a      	str	r2, [r3, #24]
	pid->kd        = kd;
 8016a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a66:	69ba      	ldr	r2, [r7, #24]
 8016a68:	61da      	str	r2, [r3, #28]
	pid->outP      = 0;
 8016a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a6c:	f04f 0200 	mov.w	r2, #0
 8016a70:	621a      	str	r2, [r3, #32]
	pid->outI      = 0;
 8016a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a74:	f04f 0200 	mov.w	r2, #0
 8016a78:	625a      	str	r2, [r3, #36]	; 0x24
	pid->outD      = 0;
 8016a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a7c:	f04f 0200 	mov.w	r2, #0
 8016a80:	629a      	str	r2, [r3, #40]	; 0x28
	pid->iLimit    = iLimit;
 8016a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a84:	697a      	ldr	r2, [r7, #20]
 8016a86:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->outputLimit = outputLimit;
 8016a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a8a:	693a      	ldr	r2, [r7, #16]
 8016a8c:	631a      	str	r2, [r3, #48]	; 0x30
	pid->dt        = dt;
 8016a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a90:	68fa      	ldr	r2, [r7, #12]
 8016a92:	635a      	str	r2, [r3, #52]	; 0x34
	pid->enableDFilter = enableDFilter;
 8016a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a96:	7afa      	ldrb	r2, [r7, #11]
 8016a98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	if (pid->enableDFilter)
 8016a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016a9e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016aa2:	2b00      	cmp	r3, #0
 8016aa4:	d016      	beq.n	8016ad4 <pidInit+0xcc>
	{
		biquadFilterInitLPF(&pid->dFilter, (1.0f/dt), cutoffFreq);
 8016aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016aa8:	333c      	adds	r3, #60	; 0x3c
 8016aaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8016aae:	ed97 7a03 	vldr	s14, [r7, #12]
 8016ab2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016ab6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016aba:	ee17 2a90 	vmov	r2, s15
 8016abe:	b291      	uxth	r1, r2
 8016ac0:	edd7 7a01 	vldr	s15, [r7, #4]
 8016ac4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016ac8:	ee17 2a90 	vmov	r2, s15
 8016acc:	b292      	uxth	r2, r2
 8016ace:	4618      	mov	r0, r3
 8016ad0:	f7f9 fae8 	bl	80100a4 <biquadFilterInitLPF>
	}
}
 8016ad4:	bf00      	nop
 8016ad6:	3728      	adds	r7, #40	; 0x28
 8016ad8:	46bd      	mov	sp, r7
 8016ada:	bd80      	pop	{r7, pc}

08016adc <pidUpdate>:

float pidUpdate(PidObject* pid, float error)//error = desired - measured 
{
 8016adc:	b580      	push	{r7, lr}
 8016ade:	b084      	sub	sp, #16
 8016ae0:	af00      	add	r7, sp, #0
 8016ae2:	6078      	str	r0, [r7, #4]
 8016ae4:	ed87 0a00 	vstr	s0, [r7]
	float output = 0.0f;
 8016ae8:	f04f 0300 	mov.w	r3, #0
 8016aec:	60fb      	str	r3, [r7, #12]
	
	pid->error = error;
 8016aee:	687b      	ldr	r3, [r7, #4]
 8016af0:	683a      	ldr	r2, [r7, #0]
 8016af2:	605a      	str	r2, [r3, #4]

	pid->integ += pid->error * pid->dt;
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	ed93 7a03 	vldr	s14, [r3, #12]
 8016afa:	687b      	ldr	r3, [r7, #4]
 8016afc:	edd3 6a01 	vldr	s13, [r3, #4]
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8016b06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016b0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016b0e:	687b      	ldr	r3, [r7, #4]
 8016b10:	edc3 7a03 	vstr	s15, [r3, #12]
	
	//
	if (pid->iLimit != 0)
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8016b1a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8016b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016b22:	d017      	beq.n	8016b54 <pidUpdate+0x78>
	{
		pid->integ = constrainf(pid->integ, -pid->iLimit, pid->iLimit);
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	ed93 7a03 	vldr	s14, [r3, #12]
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8016b30:	eef1 7a67 	vneg.f32	s15, s15
 8016b34:	687b      	ldr	r3, [r7, #4]
 8016b36:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8016b3a:	eeb0 1a66 	vmov.f32	s2, s13
 8016b3e:	eef0 0a67 	vmov.f32	s1, s15
 8016b42:	eeb0 0a47 	vmov.f32	s0, s14
 8016b46:	f7f9 fe29 	bl	801079c <constrainf>
 8016b4a:	eef0 7a40 	vmov.f32	s15, s0
 8016b4e:	687b      	ldr	r3, [r7, #4]
 8016b50:	edc3 7a03 	vstr	s15, [r3, #12]
	}
	
	pid->deriv = (pid->error - pid->prevError) / pid->dt;
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	ed93 7a01 	vldr	s14, [r3, #4]
 8016b5a:	687b      	ldr	r3, [r7, #4]
 8016b5c:	edd3 7a02 	vldr	s15, [r3, #8]
 8016b60:	ee77 6a67 	vsub.f32	s13, s14, s15
 8016b64:	687b      	ldr	r3, [r7, #4]
 8016b66:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8016b6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8016b6e:	687b      	ldr	r3, [r7, #4]
 8016b70:	edc3 7a04 	vstr	s15, [r3, #16]
	if (pid->enableDFilter)
 8016b74:	687b      	ldr	r3, [r7, #4]
 8016b76:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d00f      	beq.n	8016b9e <pidUpdate+0xc2>
	{
		pid->deriv = biquadFilterApply(&pid->dFilter, pid->deriv);
 8016b7e:	687b      	ldr	r3, [r7, #4]
 8016b80:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	edd3 7a04 	vldr	s15, [r3, #16]
 8016b8a:	eeb0 0a67 	vmov.f32	s0, s15
 8016b8e:	4610      	mov	r0, r2
 8016b90:	f7f9 fb7e 	bl	8010290 <biquadFilterApply>
 8016b94:	eef0 7a40 	vmov.f32	s15, s0
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	edc3 7a04 	vstr	s15, [r3, #16]
	}
	
	pid->outP = pid->kp * pid->error;
 8016b9e:	687b      	ldr	r3, [r7, #4]
 8016ba0:	ed93 7a05 	vldr	s14, [r3, #20]
 8016ba4:	687b      	ldr	r3, [r7, #4]
 8016ba6:	edd3 7a01 	vldr	s15, [r3, #4]
 8016baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016bae:	687b      	ldr	r3, [r7, #4]
 8016bb0:	edc3 7a08 	vstr	s15, [r3, #32]
	pid->outI = pid->ki * pid->integ;
 8016bb4:	687b      	ldr	r3, [r7, #4]
 8016bb6:	ed93 7a06 	vldr	s14, [r3, #24]
 8016bba:	687b      	ldr	r3, [r7, #4]
 8016bbc:	edd3 7a03 	vldr	s15, [r3, #12]
 8016bc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016bc4:	687b      	ldr	r3, [r7, #4]
 8016bc6:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	pid->outD = pid->kd * pid->deriv;
 8016bca:	687b      	ldr	r3, [r7, #4]
 8016bcc:	ed93 7a07 	vldr	s14, [r3, #28]
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	edd3 7a04 	vldr	s15, [r3, #16]
 8016bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016bda:	687b      	ldr	r3, [r7, #4]
 8016bdc:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	output = pid->outP + pid->outI + pid->outD;
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	ed93 7a08 	vldr	s14, [r3, #32]
 8016be6:	687b      	ldr	r3, [r7, #4]
 8016be8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8016bec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016bf0:	687b      	ldr	r3, [r7, #4]
 8016bf2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8016bf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016bfa:	edc7 7a03 	vstr	s15, [r7, #12]
	
	//
	if (pid->outputLimit != 0)
 8016bfe:	687b      	ldr	r3, [r7, #4]
 8016c00:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8016c04:	eef5 7a40 	vcmp.f32	s15, #0.0
 8016c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016c0c:	d011      	beq.n	8016c32 <pidUpdate+0x156>
	{
		output = constrainf(output, -pid->outputLimit, pid->outputLimit);
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8016c14:	eef1 7a67 	vneg.f32	s15, s15
 8016c18:	687b      	ldr	r3, [r7, #4]
 8016c1a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8016c1e:	eeb0 1a47 	vmov.f32	s2, s14
 8016c22:	eef0 0a67 	vmov.f32	s1, s15
 8016c26:	ed97 0a03 	vldr	s0, [r7, #12]
 8016c2a:	f7f9 fdb7 	bl	801079c <constrainf>
 8016c2e:	ed87 0a03 	vstr	s0, [r7, #12]
	}
	
	pid->prevError = pid->error;
 8016c32:	687b      	ldr	r3, [r7, #4]
 8016c34:	685a      	ldr	r2, [r3, #4]
 8016c36:	687b      	ldr	r3, [r7, #4]
 8016c38:	609a      	str	r2, [r3, #8]

	return output;
 8016c3a:	68fb      	ldr	r3, [r7, #12]
 8016c3c:	ee07 3a90 	vmov	s15, r3
}
 8016c40:	eeb0 0a67 	vmov.f32	s0, s15
 8016c44:	3710      	adds	r7, #16
 8016c46:	46bd      	mov	sp, r7
 8016c48:	bd80      	pop	{r7, pc}

08016c4a <pidReset>:

void pidReset(PidObject* pid)
{
 8016c4a:	b480      	push	{r7}
 8016c4c:	b083      	sub	sp, #12
 8016c4e:	af00      	add	r7, sp, #0
 8016c50:	6078      	str	r0, [r7, #4]
	pid->error     = 0;
 8016c52:	687b      	ldr	r3, [r7, #4]
 8016c54:	f04f 0200 	mov.w	r2, #0
 8016c58:	605a      	str	r2, [r3, #4]
	pid->prevError = 0;
 8016c5a:	687b      	ldr	r3, [r7, #4]
 8016c5c:	f04f 0200 	mov.w	r2, #0
 8016c60:	609a      	str	r2, [r3, #8]
	pid->integ     = 0;
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	f04f 0200 	mov.w	r2, #0
 8016c68:	60da      	str	r2, [r3, #12]
	pid->deriv     = 0;
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	f04f 0200 	mov.w	r2, #0
 8016c70:	611a      	str	r2, [r3, #16]
}
 8016c72:	bf00      	nop
 8016c74:	370c      	adds	r7, #12
 8016c76:	46bd      	mov	sp, r7
 8016c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c7c:	4770      	bx	lr

08016c7e <pidResetIntegral>:

void pidResetIntegral(PidObject* pid)
{
 8016c7e:	b480      	push	{r7}
 8016c80:	b083      	sub	sp, #12
 8016c82:	af00      	add	r7, sp, #0
 8016c84:	6078      	str	r0, [r7, #4]
	pid->integ     = 0;
 8016c86:	687b      	ldr	r3, [r7, #4]
 8016c88:	f04f 0200 	mov.w	r2, #0
 8016c8c:	60da      	str	r2, [r3, #12]
}
 8016c8e:	bf00      	nop
 8016c90:	370c      	adds	r7, #12
 8016c92:	46bd      	mov	sp, r7
 8016c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c98:	4770      	bx	lr

08016c9a <pidSetIntegral>:

void pidSetIntegral(PidObject* pid, float integ)
{
 8016c9a:	b480      	push	{r7}
 8016c9c:	b083      	sub	sp, #12
 8016c9e:	af00      	add	r7, sp, #0
 8016ca0:	6078      	str	r0, [r7, #4]
 8016ca2:	ed87 0a00 	vstr	s0, [r7]
	pid->integ     = integ;
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	683a      	ldr	r2, [r7, #0]
 8016caa:	60da      	str	r2, [r3, #12]
}
 8016cac:	bf00      	nop
 8016cae:	370c      	adds	r7, #12
 8016cb0:	46bd      	mov	sp, r7
 8016cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cb6:	4770      	bx	lr

08016cb8 <posAndVelocityPredict>:
posEstimator_t posEstimator;


//
static void posAndVelocityPredict(int axis, float dt, float acc)
{
 8016cb8:	b480      	push	{r7}
 8016cba:	b085      	sub	sp, #20
 8016cbc:	af00      	add	r7, sp, #0
 8016cbe:	60f8      	str	r0, [r7, #12]
 8016cc0:	ed87 0a02 	vstr	s0, [r7, #8]
 8016cc4:	edc7 0a01 	vstr	s1, [r7, #4]
    posEstimator.est.pos.axis[axis] += posEstimator.est.vel.axis[axis] * dt + acc * dt * dt / 2.0f;
 8016cc8:	4a25      	ldr	r2, [pc, #148]	; (8016d60 <posAndVelocityPredict+0xa8>)
 8016cca:	68fb      	ldr	r3, [r7, #12]
 8016ccc:	3308      	adds	r3, #8
 8016cce:	009b      	lsls	r3, r3, #2
 8016cd0:	4413      	add	r3, r2
 8016cd2:	3304      	adds	r3, #4
 8016cd4:	ed93 7a00 	vldr	s14, [r3]
 8016cd8:	4a21      	ldr	r2, [pc, #132]	; (8016d60 <posAndVelocityPredict+0xa8>)
 8016cda:	68fb      	ldr	r3, [r7, #12]
 8016cdc:	330a      	adds	r3, #10
 8016cde:	009b      	lsls	r3, r3, #2
 8016ce0:	4413      	add	r3, r2
 8016ce2:	3308      	adds	r3, #8
 8016ce4:	edd3 6a00 	vldr	s13, [r3]
 8016ce8:	edd7 7a02 	vldr	s15, [r7, #8]
 8016cec:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8016cf0:	ed97 6a01 	vldr	s12, [r7, #4]
 8016cf4:	edd7 7a02 	vldr	s15, [r7, #8]
 8016cf8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8016cfc:	edd7 7a02 	vldr	s15, [r7, #8]
 8016d00:	ee26 6a27 	vmul.f32	s12, s12, s15
 8016d04:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8016d08:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8016d0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8016d10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016d14:	4a12      	ldr	r2, [pc, #72]	; (8016d60 <posAndVelocityPredict+0xa8>)
 8016d16:	68fb      	ldr	r3, [r7, #12]
 8016d18:	3308      	adds	r3, #8
 8016d1a:	009b      	lsls	r3, r3, #2
 8016d1c:	4413      	add	r3, r2
 8016d1e:	3304      	adds	r3, #4
 8016d20:	edc3 7a00 	vstr	s15, [r3]
    posEstimator.est.vel.axis[axis] += acc * dt;
 8016d24:	4a0e      	ldr	r2, [pc, #56]	; (8016d60 <posAndVelocityPredict+0xa8>)
 8016d26:	68fb      	ldr	r3, [r7, #12]
 8016d28:	330a      	adds	r3, #10
 8016d2a:	009b      	lsls	r3, r3, #2
 8016d2c:	4413      	add	r3, r2
 8016d2e:	3308      	adds	r3, #8
 8016d30:	ed93 7a00 	vldr	s14, [r3]
 8016d34:	edd7 6a01 	vldr	s13, [r7, #4]
 8016d38:	edd7 7a02 	vldr	s15, [r7, #8]
 8016d3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016d44:	4a06      	ldr	r2, [pc, #24]	; (8016d60 <posAndVelocityPredict+0xa8>)
 8016d46:	68fb      	ldr	r3, [r7, #12]
 8016d48:	330a      	adds	r3, #10
 8016d4a:	009b      	lsls	r3, r3, #2
 8016d4c:	4413      	add	r3, r2
 8016d4e:	3308      	adds	r3, #8
 8016d50:	edc3 7a00 	vstr	s15, [r3]
}
 8016d54:	bf00      	nop
 8016d56:	3714      	adds	r7, #20
 8016d58:	46bd      	mov	sp, r7
 8016d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d5e:	4770      	bx	lr
 8016d60:	2000b360 	.word	0x2000b360

08016d64 <posAndVelocityCorrect>:

//
static void posAndVelocityCorrect(int axis, float dt, float e, float w)
{
 8016d64:	b480      	push	{r7}
 8016d66:	b087      	sub	sp, #28
 8016d68:	af00      	add	r7, sp, #0
 8016d6a:	60f8      	str	r0, [r7, #12]
 8016d6c:	ed87 0a02 	vstr	s0, [r7, #8]
 8016d70:	edc7 0a01 	vstr	s1, [r7, #4]
 8016d74:	ed87 1a00 	vstr	s2, [r7]
    float ewdt = e * w * dt;
 8016d78:	ed97 7a01 	vldr	s14, [r7, #4]
 8016d7c:	edd7 7a00 	vldr	s15, [r7]
 8016d80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016d84:	ed97 7a02 	vldr	s14, [r7, #8]
 8016d88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8016d8c:	edc7 7a05 	vstr	s15, [r7, #20]
    posEstimator.est.pos.axis[axis] += ewdt;
 8016d90:	4a18      	ldr	r2, [pc, #96]	; (8016df4 <posAndVelocityCorrect+0x90>)
 8016d92:	68fb      	ldr	r3, [r7, #12]
 8016d94:	3308      	adds	r3, #8
 8016d96:	009b      	lsls	r3, r3, #2
 8016d98:	4413      	add	r3, r2
 8016d9a:	3304      	adds	r3, #4
 8016d9c:	ed93 7a00 	vldr	s14, [r3]
 8016da0:	edd7 7a05 	vldr	s15, [r7, #20]
 8016da4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016da8:	4a12      	ldr	r2, [pc, #72]	; (8016df4 <posAndVelocityCorrect+0x90>)
 8016daa:	68fb      	ldr	r3, [r7, #12]
 8016dac:	3308      	adds	r3, #8
 8016dae:	009b      	lsls	r3, r3, #2
 8016db0:	4413      	add	r3, r2
 8016db2:	3304      	adds	r3, #4
 8016db4:	edc3 7a00 	vstr	s15, [r3]
    posEstimator.est.vel.axis[axis] += w * ewdt;
 8016db8:	4a0e      	ldr	r2, [pc, #56]	; (8016df4 <posAndVelocityCorrect+0x90>)
 8016dba:	68fb      	ldr	r3, [r7, #12]
 8016dbc:	330a      	adds	r3, #10
 8016dbe:	009b      	lsls	r3, r3, #2
 8016dc0:	4413      	add	r3, r2
 8016dc2:	3308      	adds	r3, #8
 8016dc4:	ed93 7a00 	vldr	s14, [r3]
 8016dc8:	edd7 6a00 	vldr	s13, [r7]
 8016dcc:	edd7 7a05 	vldr	s15, [r7, #20]
 8016dd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8016dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016dd8:	4a06      	ldr	r2, [pc, #24]	; (8016df4 <posAndVelocityCorrect+0x90>)
 8016dda:	68fb      	ldr	r3, [r7, #12]
 8016ddc:	330a      	adds	r3, #10
 8016dde:	009b      	lsls	r3, r3, #2
 8016de0:	4413      	add	r3, r2
 8016de2:	3308      	adds	r3, #8
 8016de4:	edc3 7a00 	vstr	s15, [r3]
}
 8016de8:	bf00      	nop
 8016dea:	371c      	adds	r7, #28
 8016dec:	46bd      	mov	sp, r7
 8016dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016df2:	4770      	bx	lr
 8016df4:	2000b360 	.word	0x2000b360

08016df8 <updateBaroTopic>:
    posEstimator.est.vel.axis[axis] += e * w * dt;
}

//
static void updateBaroTopic(float newBaroAlt)
{
 8016df8:	b580      	push	{r7, lr}
 8016dfa:	b082      	sub	sp, #8
 8016dfc:	af00      	add	r7, sp, #0
 8016dfe:	ed87 0a01 	vstr	s0, [r7, #4]
	if (baroIsCalibrationComplete()) 
 8016e02:	f001 fd97 	bl	8018934 <baroIsCalibrationComplete>
 8016e06:	4603      	mov	r3, r0
 8016e08:	2b00      	cmp	r3, #0
 8016e0a:	d003      	beq.n	8016e14 <updateBaroTopic+0x1c>
	{
		posEstimator.baro.alt = newBaroAlt;
 8016e0c:	4a05      	ldr	r2, [pc, #20]	; (8016e24 <updateBaroTopic+0x2c>)
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	6013      	str	r3, [r2, #0]
	}
	else
	{
		posEstimator.baro.alt = 0.0f;
	}
}
 8016e12:	e003      	b.n	8016e1c <updateBaroTopic+0x24>
		posEstimator.baro.alt = 0.0f;
 8016e14:	4b03      	ldr	r3, [pc, #12]	; (8016e24 <updateBaroTopic+0x2c>)
 8016e16:	f04f 0200 	mov.w	r2, #0
 8016e1a:	601a      	str	r2, [r3, #0]
}
 8016e1c:	bf00      	nop
 8016e1e:	3708      	adds	r7, #8
 8016e20:	46bd      	mov	sp, r7
 8016e22:	bd80      	pop	{r7, pc}
 8016e24:	2000b360 	.word	0x2000b360

08016e28 <updateIMUTopic>:

//NEU
//accBF
static void updateIMUTopic(const Axis3f accBF)
{
 8016e28:	b580      	push	{r7, lr}
 8016e2a:	b08a      	sub	sp, #40	; 0x28
 8016e2c:	af00      	add	r7, sp, #0
 8016e2e:	eef0 6a40 	vmov.f32	s13, s0
 8016e32:	eeb0 7a60 	vmov.f32	s14, s1
 8016e36:	eef0 7a41 	vmov.f32	s15, s2
 8016e3a:	edc7 6a01 	vstr	s13, [r7, #4]
 8016e3e:	ed87 7a02 	vstr	s14, [r7, #8]
 8016e42:	edc7 7a03 	vstr	s15, [r7, #12]
    static float calibratedGravityCMSS = GRAVITY_CMSS;
    static u32 gravityCalibrationTimeout = 0;
	Axis3f accelCMSS;

	//cm/ss
	accelCMSS.x = accBF.x * GRAVITY_CMSS;
 8016e46:	edd7 7a01 	vldr	s15, [r7, #4]
 8016e4a:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8017024 <updateIMUTopic+0x1fc>
 8016e4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016e52:	edc7 7a05 	vstr	s15, [r7, #20]
	accelCMSS.y = accBF.y * GRAVITY_CMSS;
 8016e56:	edd7 7a02 	vldr	s15, [r7, #8]
 8016e5a:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8017024 <updateIMUTopic+0x1fc>
 8016e5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016e62:	edc7 7a06 	vstr	s15, [r7, #24]
	accelCMSS.z = accBF.z * GRAVITY_CMSS;
 8016e66:	edd7 7a03 	vldr	s15, [r7, #12]
 8016e6a:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8017024 <updateIMUTopic+0x1fc>
 8016e6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8016e72:	edc7 7a07 	vstr	s15, [r7, #28]

	//
	accelCMSS.x -= posEstimator.imu.accelBias.x;
 8016e76:	ed97 7a05 	vldr	s14, [r7, #20]
 8016e7a:	4b6b      	ldr	r3, [pc, #428]	; (8017028 <updateIMUTopic+0x200>)
 8016e7c:	edd3 7a05 	vldr	s15, [r3, #20]
 8016e80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016e84:	edc7 7a05 	vstr	s15, [r7, #20]
	accelCMSS.y -= posEstimator.imu.accelBias.y;
 8016e88:	ed97 7a06 	vldr	s14, [r7, #24]
 8016e8c:	4b66      	ldr	r3, [pc, #408]	; (8017028 <updateIMUTopic+0x200>)
 8016e8e:	edd3 7a06 	vldr	s15, [r3, #24]
 8016e92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016e96:	edc7 7a06 	vstr	s15, [r7, #24]
	accelCMSS.z -= posEstimator.imu.accelBias.z;
 8016e9a:	ed97 7a07 	vldr	s14, [r7, #28]
 8016e9e:	4b62      	ldr	r3, [pc, #392]	; (8017028 <updateIMUTopic+0x200>)
 8016ea0:	edd3 7a07 	vldr	s15, [r3, #28]
 8016ea4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016ea8:	edc7 7a07 	vstr	s15, [r7, #28]

	//NEU
	imuTransformVectorBodyToEarth(&accelCMSS);
 8016eac:	f107 0314 	add.w	r3, r7, #20
 8016eb0:	4618      	mov	r0, r3
 8016eb2:	f7ff f87b 	bl	8015fac <imuTransformVectorBodyToEarth>
	
	//
	if (!posEstimator.imu.gravityCalibrationComplete && STATE(SMALL_ANGLE)) 
 8016eb6:	4b5c      	ldr	r3, [pc, #368]	; (8017028 <updateIMUTopic+0x200>)
 8016eb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016ebc:	f083 0301 	eor.w	r3, r3, #1
 8016ec0:	b2db      	uxtb	r3, r3
 8016ec2:	2b00      	cmp	r3, #0
 8016ec4:	d052      	beq.n	8016f6c <updateIMUTopic+0x144>
 8016ec6:	4b59      	ldr	r3, [pc, #356]	; (801702c <updateIMUTopic+0x204>)
 8016ec8:	681b      	ldr	r3, [r3, #0]
 8016eca:	f003 0310 	and.w	r3, r3, #16
 8016ece:	2b00      	cmp	r3, #0
 8016ed0:	d04c      	beq.n	8016f6c <updateIMUTopic+0x144>
	{
		//
		const float gravityOffsetError = accelCMSS.z - calibratedGravityCMSS;
 8016ed2:	ed97 7a07 	vldr	s14, [r7, #28]
 8016ed6:	4b56      	ldr	r3, [pc, #344]	; (8017030 <updateIMUTopic+0x208>)
 8016ed8:	edd3 7a00 	vldr	s15, [r3]
 8016edc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016ee0:	edc7 7a08 	vstr	s15, [r7, #32]
		calibratedGravityCMSS += gravityOffsetError * 0.0025f;
 8016ee4:	edd7 7a08 	vldr	s15, [r7, #32]
 8016ee8:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8017034 <updateIMUTopic+0x20c>
 8016eec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8016ef0:	4b4f      	ldr	r3, [pc, #316]	; (8017030 <updateIMUTopic+0x208>)
 8016ef2:	edd3 7a00 	vldr	s15, [r3]
 8016ef6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016efa:	4b4d      	ldr	r3, [pc, #308]	; (8017030 <updateIMUTopic+0x208>)
 8016efc:	edc3 7a00 	vstr	s15, [r3]

		if (ABS(gravityOffsetError) < 5)//5cm/ss
 8016f00:	edd7 7a08 	vldr	s15, [r7, #32]
 8016f04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8016f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f0c:	d50e      	bpl.n	8016f2c <updateIMUTopic+0x104>
 8016f0e:	edd7 7a08 	vldr	s15, [r7, #32]
 8016f12:	eef1 7a67 	vneg.f32	s15, s15
 8016f16:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8016f1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f22:	bf4c      	ite	mi
 8016f24:	2301      	movmi	r3, #1
 8016f26:	2300      	movpl	r3, #0
 8016f28:	b2db      	uxtb	r3, r3
 8016f2a:	e00b      	b.n	8016f44 <updateIMUTopic+0x11c>
 8016f2c:	edd7 7a08 	vldr	s15, [r7, #32]
 8016f30:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8016f34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f3c:	bf4c      	ite	mi
 8016f3e:	2301      	movmi	r3, #1
 8016f40:	2300      	movpl	r3, #0
 8016f42:	b2db      	uxtb	r3, r3
 8016f44:	2b00      	cmp	r3, #0
 8016f46:	d00c      	beq.n	8016f62 <updateIMUTopic+0x13a>
		{
			if ((getSysTickCnt() - gravityCalibrationTimeout) > 250) 
 8016f48:	f7eb fadc 	bl	8002504 <getSysTickCnt>
 8016f4c:	4602      	mov	r2, r0
 8016f4e:	4b3a      	ldr	r3, [pc, #232]	; (8017038 <updateIMUTopic+0x210>)
 8016f50:	681b      	ldr	r3, [r3, #0]
 8016f52:	1ad3      	subs	r3, r2, r3
 8016f54:	2bfa      	cmp	r3, #250	; 0xfa
 8016f56:	d909      	bls.n	8016f6c <updateIMUTopic+0x144>
			{
				posEstimator.imu.gravityCalibrationComplete = true;
 8016f58:	4b33      	ldr	r3, [pc, #204]	; (8017028 <updateIMUTopic+0x200>)
 8016f5a:	2201      	movs	r2, #1
 8016f5c:	f883 2020 	strb.w	r2, [r3, #32]
 8016f60:	e004      	b.n	8016f6c <updateIMUTopic+0x144>
			}
		}
		else 
		{
			gravityCalibrationTimeout = getSysTickCnt();
 8016f62:	f7eb facf 	bl	8002504 <getSysTickCnt>
 8016f66:	4603      	mov	r3, r0
 8016f68:	4a33      	ldr	r2, [pc, #204]	; (8017038 <updateIMUTopic+0x210>)
 8016f6a:	6013      	str	r3, [r2, #0]
		}
	}
	
	//NEU
	if (posEstimator.imu.gravityCalibrationComplete) 
 8016f6c:	4b2e      	ldr	r3, [pc, #184]	; (8017028 <updateIMUTopic+0x200>)
 8016f6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d046      	beq.n	8017004 <updateIMUTopic+0x1dc>
	{
		accelCMSS.z -= calibratedGravityCMSS;//
 8016f76:	ed97 7a07 	vldr	s14, [r7, #28]
 8016f7a:	4b2d      	ldr	r3, [pc, #180]	; (8017030 <updateIMUTopic+0x208>)
 8016f7c:	edd3 7a00 	vldr	s15, [r3]
 8016f80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016f84:	edc7 7a07 	vstr	s15, [r7, #28]
		for (int axis = 0; axis < 3; axis++)
 8016f88:	2300      	movs	r3, #0
 8016f8a:	627b      	str	r3, [r7, #36]	; 0x24
 8016f8c:	e036      	b.n	8016ffc <updateIMUTopic+0x1d4>
		{
			applyDeadband(accelCMSS.axis[axis], 4);//4(cm/ss)
 8016f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016f90:	009b      	lsls	r3, r3, #2
 8016f92:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8016f96:	4413      	add	r3, r2
 8016f98:	3b14      	subs	r3, #20
 8016f9a:	edd3 7a00 	vldr	s15, [r3]
 8016f9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016fa2:	2104      	movs	r1, #4
 8016fa4:	ee17 0a90 	vmov	r0, s15
 8016fa8:	f7f9 fbba 	bl	8010720 <applyDeadband>
			posEstimator.imu.accelNEU.axis[axis] += (accelCMSS.axis[axis] - posEstimator.imu.accelNEU.axis[axis]) * 0.3f;//
 8016fac:	4a1e      	ldr	r2, [pc, #120]	; (8017028 <updateIMUTopic+0x200>)
 8016fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016fb0:	3302      	adds	r3, #2
 8016fb2:	009b      	lsls	r3, r3, #2
 8016fb4:	4413      	add	r3, r2
 8016fb6:	ed93 7a00 	vldr	s14, [r3]
 8016fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016fbc:	009b      	lsls	r3, r3, #2
 8016fbe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8016fc2:	4413      	add	r3, r2
 8016fc4:	3b14      	subs	r3, #20
 8016fc6:	edd3 6a00 	vldr	s13, [r3]
 8016fca:	4a17      	ldr	r2, [pc, #92]	; (8017028 <updateIMUTopic+0x200>)
 8016fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016fce:	3302      	adds	r3, #2
 8016fd0:	009b      	lsls	r3, r3, #2
 8016fd2:	4413      	add	r3, r2
 8016fd4:	edd3 7a00 	vldr	s15, [r3]
 8016fd8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8016fdc:	eddf 6a17 	vldr	s13, [pc, #92]	; 801703c <updateIMUTopic+0x214>
 8016fe0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8016fe4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016fe8:	4a0f      	ldr	r2, [pc, #60]	; (8017028 <updateIMUTopic+0x200>)
 8016fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016fec:	3302      	adds	r3, #2
 8016fee:	009b      	lsls	r3, r3, #2
 8016ff0:	4413      	add	r3, r2
 8016ff2:	edc3 7a00 	vstr	s15, [r3]
		for (int axis = 0; axis < 3; axis++)
 8016ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ff8:	3301      	adds	r3, #1
 8016ffa:	627b      	str	r3, [r7, #36]	; 0x24
 8016ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ffe:	2b02      	cmp	r3, #2
 8017000:	ddc5      	ble.n	8016f8e <updateIMUTopic+0x166>
	{
		posEstimator.imu.accelNEU.x = 0;
		posEstimator.imu.accelNEU.y = 0;
		posEstimator.imu.accelNEU.z = 0;
	}
}
 8017002:	e00b      	b.n	801701c <updateIMUTopic+0x1f4>
		posEstimator.imu.accelNEU.x = 0;
 8017004:	4b08      	ldr	r3, [pc, #32]	; (8017028 <updateIMUTopic+0x200>)
 8017006:	f04f 0200 	mov.w	r2, #0
 801700a:	609a      	str	r2, [r3, #8]
		posEstimator.imu.accelNEU.y = 0;
 801700c:	4b06      	ldr	r3, [pc, #24]	; (8017028 <updateIMUTopic+0x200>)
 801700e:	f04f 0200 	mov.w	r2, #0
 8017012:	60da      	str	r2, [r3, #12]
		posEstimator.imu.accelNEU.z = 0;
 8017014:	4b04      	ldr	r3, [pc, #16]	; (8017028 <updateIMUTopic+0x200>)
 8017016:	f04f 0200 	mov.w	r2, #0
 801701a:	611a      	str	r2, [r3, #16]
}
 801701c:	bf00      	nop
 801701e:	3728      	adds	r7, #40	; 0x28
 8017020:	46bd      	mov	sp, r7
 8017022:	bd80      	pop	{r7, pc}
 8017024:	44752a8f 	.word	0x44752a8f
 8017028:	2000b360 	.word	0x2000b360
 801702c:	2000865c 	.word	0x2000865c
 8017030:	20000178 	.word	0x20000178
 8017034:	3b23d70a 	.word	0x3b23d70a
 8017038:	200086a8 	.word	0x200086a8
 801703c:	3e99999a 	.word	0x3e99999a

08017040 <updateEstimatedTopic>:

//
static void updateEstimatedTopic(float dt)
{
 8017040:	b580      	push	{r7, lr}
 8017042:	b088      	sub	sp, #32
 8017044:	af00      	add	r7, sp, #0
 8017046:	ed87 0a01 	vstr	s0, [r7, #4]
	//
	posAndVelocityPredict(Z, dt, posEstimator.imu.accelNEU.z);
 801704a:	4b57      	ldr	r3, [pc, #348]	; (80171a8 <updateEstimatedTopic+0x168>)
 801704c:	edd3 7a04 	vldr	s15, [r3, #16]
 8017050:	eef0 0a67 	vmov.f32	s1, s15
 8017054:	ed97 0a01 	vldr	s0, [r7, #4]
 8017058:	2002      	movs	r0, #2
 801705a:	f7ff fe2d 	bl	8016cb8 <posAndVelocityPredict>
	posAndVelocityPredict(Y, dt, posEstimator.imu.accelNEU.y);
 801705e:	4b52      	ldr	r3, [pc, #328]	; (80171a8 <updateEstimatedTopic+0x168>)
 8017060:	edd3 7a03 	vldr	s15, [r3, #12]
 8017064:	eef0 0a67 	vmov.f32	s1, s15
 8017068:	ed97 0a01 	vldr	s0, [r7, #4]
 801706c:	2001      	movs	r0, #1
 801706e:	f7ff fe23 	bl	8016cb8 <posAndVelocityPredict>
	posAndVelocityPredict(X, dt, posEstimator.imu.accelNEU.x);
 8017072:	4b4d      	ldr	r3, [pc, #308]	; (80171a8 <updateEstimatedTopic+0x168>)
 8017074:	edd3 7a02 	vldr	s15, [r3, #8]
 8017078:	eef0 0a67 	vmov.f32	s1, s15
 801707c:	ed97 0a01 	vldr	s0, [r7, #4]
 8017080:	2000      	movs	r0, #0
 8017082:	f7ff fe19 	bl	8016cb8 <posAndVelocityPredict>
	
    //
    const bool updateAccBias = (W_ACC_BIAS > 0);
 8017086:	2301      	movs	r3, #1
 8017088:	77fb      	strb	r3, [r7, #31]
    Axis3f accelBiasCorr = { { 0, 0, 0} };
 801708a:	f04f 0300 	mov.w	r3, #0
 801708e:	60bb      	str	r3, [r7, #8]
 8017090:	f04f 0300 	mov.w	r3, #0
 8017094:	60fb      	str	r3, [r7, #12]
 8017096:	f04f 0300 	mov.w	r3, #0
 801709a:	613b      	str	r3, [r7, #16]

	//Z
	const float baroResidual =   posEstimator.baro.alt - posEstimator.est.pos.z;
 801709c:	4b42      	ldr	r3, [pc, #264]	; (80171a8 <updateEstimatedTopic+0x168>)
 801709e:	ed93 7a00 	vldr	s14, [r3]
 80170a2:	4b41      	ldr	r3, [pc, #260]	; (80171a8 <updateEstimatedTopic+0x168>)
 80170a4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80170a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80170ac:	edc7 7a06 	vstr	s15, [r7, #24]
	posAndVelocityCorrect(Z, dt, baroResidual, W_Z_BARO_P);
 80170b0:	ed9f 1a3e 	vldr	s2, [pc, #248]	; 80171ac <updateEstimatedTopic+0x16c>
 80170b4:	edd7 0a06 	vldr	s1, [r7, #24]
 80170b8:	ed97 0a01 	vldr	s0, [r7, #4]
 80170bc:	2002      	movs	r0, #2
 80170be:	f7ff fe51 	bl	8016d64 <posAndVelocityCorrect>
	if (updateAccBias) 
 80170c2:	7ffb      	ldrb	r3, [r7, #31]
 80170c4:	2b00      	cmp	r3, #0
 80170c6:	d00b      	beq.n	80170e0 <updateEstimatedTopic+0xa0>
	{
		accelBiasCorr.z -= baroResidual * sq(W_Z_BARO_P);
 80170c8:	ed97 7a04 	vldr	s14, [r7, #16]
 80170cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80170d0:	eddf 6a37 	vldr	s13, [pc, #220]	; 80171b0 <updateEstimatedTopic+0x170>
 80170d4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80170d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80170dc:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	
	//
    if (updateAccBias) 
 80170e0:	7ffb      	ldrb	r3, [r7, #31]
 80170e2:	2b00      	cmp	r3, #0
 80170e4:	d05c      	beq.n	80171a0 <updateEstimatedTopic+0x160>
	{
        const float accelBiasCorrMagnitudeSq = sq(accelBiasCorr.x) + sq(accelBiasCorr.y) + sq(accelBiasCorr.z);
 80170e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80170ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80170ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80170f2:	edd7 6a03 	vldr	s13, [r7, #12]
 80170f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80170fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80170fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8017102:	edd7 6a04 	vldr	s13, [r7, #16]
 8017106:	edd7 7a04 	vldr	s15, [r7, #16]
 801710a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801710e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017112:	edc7 7a05 	vstr	s15, [r7, #20]
        if (accelBiasCorrMagnitudeSq < sq(GRAVITY_CMSS * 0.25f))//0.25G 
 8017116:	edd7 7a05 	vldr	s15, [r7, #20]
 801711a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80171b4 <updateEstimatedTopic+0x174>
 801711e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8017122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017126:	d400      	bmi.n	801712a <updateEstimatedTopic+0xea>
            posEstimator.imu.accelBias.x += accelBiasCorr.x * W_ACC_BIAS * dt;
            posEstimator.imu.accelBias.y += accelBiasCorr.y * W_ACC_BIAS * dt;
            posEstimator.imu.accelBias.z += accelBiasCorr.z * W_ACC_BIAS * dt;
        }
    }
}
 8017128:	e03a      	b.n	80171a0 <updateEstimatedTopic+0x160>
            imuTransformVectorEarthToBody(&accelBiasCorr);
 801712a:	f107 0308 	add.w	r3, r7, #8
 801712e:	4618      	mov	r0, r3
 8017130:	f7fe ffb0 	bl	8016094 <imuTransformVectorEarthToBody>
            posEstimator.imu.accelBias.x += accelBiasCorr.x * W_ACC_BIAS * dt;
 8017134:	4b1c      	ldr	r3, [pc, #112]	; (80171a8 <updateEstimatedTopic+0x168>)
 8017136:	ed93 7a05 	vldr	s14, [r3, #20]
 801713a:	edd7 7a02 	vldr	s15, [r7, #8]
 801713e:	eddf 6a1e 	vldr	s13, [pc, #120]	; 80171b8 <updateEstimatedTopic+0x178>
 8017142:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8017146:	edd7 7a01 	vldr	s15, [r7, #4]
 801714a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801714e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017152:	4b15      	ldr	r3, [pc, #84]	; (80171a8 <updateEstimatedTopic+0x168>)
 8017154:	edc3 7a05 	vstr	s15, [r3, #20]
            posEstimator.imu.accelBias.y += accelBiasCorr.y * W_ACC_BIAS * dt;
 8017158:	4b13      	ldr	r3, [pc, #76]	; (80171a8 <updateEstimatedTopic+0x168>)
 801715a:	ed93 7a06 	vldr	s14, [r3, #24]
 801715e:	edd7 7a03 	vldr	s15, [r7, #12]
 8017162:	eddf 6a15 	vldr	s13, [pc, #84]	; 80171b8 <updateEstimatedTopic+0x178>
 8017166:	ee67 6aa6 	vmul.f32	s13, s15, s13
 801716a:	edd7 7a01 	vldr	s15, [r7, #4]
 801716e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8017172:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017176:	4b0c      	ldr	r3, [pc, #48]	; (80171a8 <updateEstimatedTopic+0x168>)
 8017178:	edc3 7a06 	vstr	s15, [r3, #24]
            posEstimator.imu.accelBias.z += accelBiasCorr.z * W_ACC_BIAS * dt;
 801717c:	4b0a      	ldr	r3, [pc, #40]	; (80171a8 <updateEstimatedTopic+0x168>)
 801717e:	ed93 7a07 	vldr	s14, [r3, #28]
 8017182:	edd7 7a04 	vldr	s15, [r7, #16]
 8017186:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80171b8 <updateEstimatedTopic+0x178>
 801718a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 801718e:	edd7 7a01 	vldr	s15, [r7, #4]
 8017192:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8017196:	ee77 7a27 	vadd.f32	s15, s14, s15
 801719a:	4b03      	ldr	r3, [pc, #12]	; (80171a8 <updateEstimatedTopic+0x168>)
 801719c:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80171a0:	bf00      	nop
 80171a2:	3720      	adds	r7, #32
 80171a4:	46bd      	mov	sp, r7
 80171a6:	bd80      	pop	{r7, pc}
 80171a8:	2000b360 	.word	0x2000b360
 80171ac:	3e8f5c29 	.word	0x3e8f5c29
 80171b0:	3da0902e 	.word	0x3da0902e
 80171b4:	476aca7d 	.word	0x476aca7d
 80171b8:	3c23d70a 	.word	0x3c23d70a

080171bc <initializePositionEstimator>:

//
static void initializePositionEstimator(void)
{
 80171bc:	b480      	push	{r7}
 80171be:	b083      	sub	sp, #12
 80171c0:	af00      	add	r7, sp, #0
    posEstimator.imu.gravityCalibrationComplete = false;
 80171c2:	4b17      	ldr	r3, [pc, #92]	; (8017220 <initializePositionEstimator+0x64>)
 80171c4:	2200      	movs	r2, #0
 80171c6:	f883 2020 	strb.w	r2, [r3, #32]
	
    for (int axis = 0; axis < 3; axis++) 
 80171ca:	2300      	movs	r3, #0
 80171cc:	607b      	str	r3, [r7, #4]
 80171ce:	e01d      	b.n	801720c <initializePositionEstimator+0x50>
	{
        posEstimator.imu.accelBias.axis[axis] = 0;
 80171d0:	4a13      	ldr	r2, [pc, #76]	; (8017220 <initializePositionEstimator+0x64>)
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	3304      	adds	r3, #4
 80171d6:	009b      	lsls	r3, r3, #2
 80171d8:	4413      	add	r3, r2
 80171da:	3304      	adds	r3, #4
 80171dc:	f04f 0200 	mov.w	r2, #0
 80171e0:	601a      	str	r2, [r3, #0]
        posEstimator.est.pos.axis[axis] = 0;
 80171e2:	4a0f      	ldr	r2, [pc, #60]	; (8017220 <initializePositionEstimator+0x64>)
 80171e4:	687b      	ldr	r3, [r7, #4]
 80171e6:	3308      	adds	r3, #8
 80171e8:	009b      	lsls	r3, r3, #2
 80171ea:	4413      	add	r3, r2
 80171ec:	3304      	adds	r3, #4
 80171ee:	f04f 0200 	mov.w	r2, #0
 80171f2:	601a      	str	r2, [r3, #0]
        posEstimator.est.vel.axis[axis] = 0;
 80171f4:	4a0a      	ldr	r2, [pc, #40]	; (8017220 <initializePositionEstimator+0x64>)
 80171f6:	687b      	ldr	r3, [r7, #4]
 80171f8:	330a      	adds	r3, #10
 80171fa:	009b      	lsls	r3, r3, #2
 80171fc:	4413      	add	r3, r2
 80171fe:	3308      	adds	r3, #8
 8017200:	f04f 0200 	mov.w	r2, #0
 8017204:	601a      	str	r2, [r3, #0]
    for (int axis = 0; axis < 3; axis++) 
 8017206:	687b      	ldr	r3, [r7, #4]
 8017208:	3301      	adds	r3, #1
 801720a:	607b      	str	r3, [r7, #4]
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	2b02      	cmp	r3, #2
 8017210:	ddde      	ble.n	80171d0 <initializePositionEstimator+0x14>
    }
}
 8017212:	bf00      	nop
 8017214:	bf00      	nop
 8017216:	370c      	adds	r7, #12
 8017218:	46bd      	mov	sp, r7
 801721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801721e:	4770      	bx	lr
 8017220:	2000b360 	.word	0x2000b360

08017224 <publishEstimatedTopic>:

//
static void publishEstimatedTopic(state_t *state)
{
 8017224:	b580      	push	{r7, lr}
 8017226:	b082      	sub	sp, #8
 8017228:	af00      	add	r7, sp, #0
 801722a:	6078      	str	r0, [r7, #4]
	static u32 publishTime;
	
	//
	state->acc.x = posEstimator.imu.accelNEU.x;
 801722c:	4b20      	ldr	r3, [pc, #128]	; (80172b0 <publishEstimatedTopic+0x8c>)
 801722e:	689a      	ldr	r2, [r3, #8]
 8017230:	687b      	ldr	r3, [r7, #4]
 8017232:	635a      	str	r2, [r3, #52]	; 0x34
	state->acc.y = posEstimator.imu.accelNEU.y;
 8017234:	4b1e      	ldr	r3, [pc, #120]	; (80172b0 <publishEstimatedTopic+0x8c>)
 8017236:	68da      	ldr	r2, [r3, #12]
 8017238:	687b      	ldr	r3, [r7, #4]
 801723a:	639a      	str	r2, [r3, #56]	; 0x38
	state->acc.z = posEstimator.imu.accelNEU.z;
 801723c:	4b1c      	ldr	r3, [pc, #112]	; (80172b0 <publishEstimatedTopic+0x8c>)
 801723e:	691a      	ldr	r2, [r3, #16]
 8017240:	687b      	ldr	r3, [r7, #4]
 8017242:	63da      	str	r2, [r3, #60]	; 0x3c
	
	//10ms->100Hz
	if ((getSysTickCnt() - publishTime) >= 10)
 8017244:	f7eb f95e 	bl	8002504 <getSysTickCnt>
 8017248:	4602      	mov	r2, r0
 801724a:	4b1a      	ldr	r3, [pc, #104]	; (80172b4 <publishEstimatedTopic+0x90>)
 801724c:	681b      	ldr	r3, [r3, #0]
 801724e:	1ad3      	subs	r3, r2, r3
 8017250:	2b09      	cmp	r3, #9
 8017252:	d928      	bls.n	80172a6 <publishEstimatedTopic+0x82>
	{
		state->position.x = posEstimator.est.pos.x;
 8017254:	4b16      	ldr	r3, [pc, #88]	; (80172b0 <publishEstimatedTopic+0x8c>)
 8017256:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	615a      	str	r2, [r3, #20]
		state->position.y = posEstimator.est.pos.y;
 801725c:	4b14      	ldr	r3, [pc, #80]	; (80172b0 <publishEstimatedTopic+0x8c>)
 801725e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017260:	687b      	ldr	r3, [r7, #4]
 8017262:	619a      	str	r2, [r3, #24]
		state->position.z = posEstimator.est.pos.z;
 8017264:	4b12      	ldr	r3, [pc, #72]	; (80172b0 <publishEstimatedTopic+0x8c>)
 8017266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	61da      	str	r2, [r3, #28]
		
		state->velocity.x = posEstimator.est.vel.x;
 801726c:	4b10      	ldr	r3, [pc, #64]	; (80172b0 <publishEstimatedTopic+0x8c>)
 801726e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8017270:	687b      	ldr	r3, [r7, #4]
 8017272:	625a      	str	r2, [r3, #36]	; 0x24
		state->velocity.y = posEstimator.est.vel.y;
 8017274:	4b0e      	ldr	r3, [pc, #56]	; (80172b0 <publishEstimatedTopic+0x8c>)
 8017276:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	629a      	str	r2, [r3, #40]	; 0x28
		state->velocity.z = constrainf(posEstimator.est.vel.z, -150.0f, 150.0f);//Z150cm/s
 801727c:	4b0c      	ldr	r3, [pc, #48]	; (80172b0 <publishEstimatedTopic+0x8c>)
 801727e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8017282:	ed9f 1a0d 	vldr	s2, [pc, #52]	; 80172b8 <publishEstimatedTopic+0x94>
 8017286:	eddf 0a0d 	vldr	s1, [pc, #52]	; 80172bc <publishEstimatedTopic+0x98>
 801728a:	eeb0 0a67 	vmov.f32	s0, s15
 801728e:	f7f9 fa85 	bl	801079c <constrainf>
 8017292:	eef0 7a40 	vmov.f32	s15, s0
 8017296:	687b      	ldr	r3, [r7, #4]
 8017298:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		
		publishTime = getSysTickCnt();
 801729c:	f7eb f932 	bl	8002504 <getSysTickCnt>
 80172a0:	4603      	mov	r3, r0
 80172a2:	4a04      	ldr	r2, [pc, #16]	; (80172b4 <publishEstimatedTopic+0x90>)
 80172a4:	6013      	str	r3, [r2, #0]
	}
}
 80172a6:	bf00      	nop
 80172a8:	3708      	adds	r7, #8
 80172aa:	46bd      	mov	sp, r7
 80172ac:	bd80      	pop	{r7, pc}
 80172ae:	bf00      	nop
 80172b0:	2000b360 	.word	0x2000b360
 80172b4:	200086ac 	.word	0x200086ac
 80172b8:	43160000 	.word	0x43160000
 80172bc:	c3160000 	.word	0xc3160000

080172c0 <updatePositionEstimator>:

//
void updatePositionEstimator(const sensorData_t *sensorData, state_t *state, float dt)
{
 80172c0:	b580      	push	{r7, lr}
 80172c2:	b084      	sub	sp, #16
 80172c4:	af00      	add	r7, sp, #0
 80172c6:	60f8      	str	r0, [r7, #12]
 80172c8:	60b9      	str	r1, [r7, #8]
 80172ca:	ed87 0a01 	vstr	s0, [r7, #4]
    static bool isInitialized = false;
	
	//
	if (!isInitialized) 
 80172ce:	4b16      	ldr	r3, [pc, #88]	; (8017328 <updatePositionEstimator+0x68>)
 80172d0:	781b      	ldrb	r3, [r3, #0]
 80172d2:	f083 0301 	eor.w	r3, r3, #1
 80172d6:	b2db      	uxtb	r3, r3
 80172d8:	2b00      	cmp	r3, #0
 80172da:	d004      	beq.n	80172e6 <updatePositionEstimator+0x26>
	{
		initializePositionEstimator();
 80172dc:	f7ff ff6e 	bl	80171bc <initializePositionEstimator>
		isInitialized = true;
 80172e0:	4b11      	ldr	r3, [pc, #68]	; (8017328 <updatePositionEstimator+0x68>)
 80172e2:	2201      	movs	r2, #1
 80172e4:	701a      	strb	r2, [r3, #0]
	}
	
	//
	updateBaroTopic(sensorData->baro.asl);
 80172e6:	68fb      	ldr	r3, [r7, #12]
 80172e8:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80172ec:	eeb0 0a67 	vmov.f32	s0, s15
 80172f0:	f7ff fd82 	bl	8016df8 <updateBaroTopic>
	
    //
    updateIMUTopic(sensorData->acc);
 80172f4:	68fb      	ldr	r3, [r7, #12]
 80172f6:	edd3 6a00 	vldr	s13, [r3]
 80172fa:	ed93 7a01 	vldr	s14, [r3, #4]
 80172fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8017302:	eeb0 0a66 	vmov.f32	s0, s13
 8017306:	eef0 0a47 	vmov.f32	s1, s14
 801730a:	eeb0 1a67 	vmov.f32	s2, s15
 801730e:	f7ff fd8b 	bl	8016e28 <updateIMUTopic>
	
    //
    updateEstimatedTopic(dt);
 8017312:	ed97 0a01 	vldr	s0, [r7, #4]
 8017316:	f7ff fe93 	bl	8017040 <updateEstimatedTopic>

    //
    publishEstimatedTopic(state);
 801731a:	68b8      	ldr	r0, [r7, #8]
 801731c:	f7ff ff82 	bl	8017224 <publishEstimatedTopic>
}
 8017320:	bf00      	nop
 8017322:	3710      	adds	r7, #16
 8017324:	46bd      	mov	sp, r7
 8017326:	bd80      	pop	{r7, pc}
 8017328:	200086b0 	.word	0x200086b0

0801732c <posEstimatorIsCalibrationComplete>:

bool posEstimatorIsCalibrationComplete(void)
{
 801732c:	b480      	push	{r7}
 801732e:	af00      	add	r7, sp, #0
    return posEstimator.imu.gravityCalibrationComplete;
 8017330:	4b03      	ldr	r3, [pc, #12]	; (8017340 <posEstimatorIsCalibrationComplete+0x14>)
 8017332:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8017336:	4618      	mov	r0, r3
 8017338:	46bd      	mov	sp, r7
 801733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801733e:	4770      	bx	lr
 8017340:	2000b360 	.word	0x2000b360

08017344 <posEstimatorReset>:

void posEstimatorReset(void)
{
 8017344:	b480      	push	{r7}
 8017346:	b083      	sub	sp, #12
 8017348:	af00      	add	r7, sp, #0
	for (int axis = 0; axis < 3; axis++) 
 801734a:	2300      	movs	r3, #0
 801734c:	607b      	str	r3, [r7, #4]
 801734e:	e01d      	b.n	801738c <posEstimatorReset+0x48>
	{
		posEstimator.imu.accelBias.axis[axis] = 0;
 8017350:	4a15      	ldr	r2, [pc, #84]	; (80173a8 <posEstimatorReset+0x64>)
 8017352:	687b      	ldr	r3, [r7, #4]
 8017354:	3304      	adds	r3, #4
 8017356:	009b      	lsls	r3, r3, #2
 8017358:	4413      	add	r3, r2
 801735a:	3304      	adds	r3, #4
 801735c:	f04f 0200 	mov.w	r2, #0
 8017360:	601a      	str	r2, [r3, #0]
		posEstimator.est.pos.axis[axis] = 0;
 8017362:	4a11      	ldr	r2, [pc, #68]	; (80173a8 <posEstimatorReset+0x64>)
 8017364:	687b      	ldr	r3, [r7, #4]
 8017366:	3308      	adds	r3, #8
 8017368:	009b      	lsls	r3, r3, #2
 801736a:	4413      	add	r3, r2
 801736c:	3304      	adds	r3, #4
 801736e:	f04f 0200 	mov.w	r2, #0
 8017372:	601a      	str	r2, [r3, #0]
		posEstimator.est.vel.axis[axis] = 0;
 8017374:	4a0c      	ldr	r2, [pc, #48]	; (80173a8 <posEstimatorReset+0x64>)
 8017376:	687b      	ldr	r3, [r7, #4]
 8017378:	330a      	adds	r3, #10
 801737a:	009b      	lsls	r3, r3, #2
 801737c:	4413      	add	r3, r2
 801737e:	3308      	adds	r3, #8
 8017380:	f04f 0200 	mov.w	r2, #0
 8017384:	601a      	str	r2, [r3, #0]
	for (int axis = 0; axis < 3; axis++) 
 8017386:	687b      	ldr	r3, [r7, #4]
 8017388:	3301      	adds	r3, #1
 801738a:	607b      	str	r3, [r7, #4]
 801738c:	687b      	ldr	r3, [r7, #4]
 801738e:	2b02      	cmp	r3, #2
 8017390:	ddde      	ble.n	8017350 <posEstimatorReset+0xc>
	}
	posEstimator.est.pos.z = posEstimator.baro.alt;
 8017392:	4b05      	ldr	r3, [pc, #20]	; (80173a8 <posEstimatorReset+0x64>)
 8017394:	681b      	ldr	r3, [r3, #0]
 8017396:	4a04      	ldr	r2, [pc, #16]	; (80173a8 <posEstimatorReset+0x64>)
 8017398:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 801739a:	bf00      	nop
 801739c:	370c      	adds	r7, #12
 801739e:	46bd      	mov	sp, r7
 80173a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173a4:	4770      	bx	lr
 80173a6:	bf00      	nop
 80173a8:	2000b360 	.word	0x2000b360

080173ac <powerControlInit>:
#include "commander.h"

motorPWM_t motorPWM;

void powerControlInit(void)
{
 80173ac:	b580      	push	{r7, lr}
 80173ae:	af00      	add	r7, sp, #0
	motorsInit();
 80173b0:	f7fc fda6 	bl	8013f00 <motorsInit>
}
 80173b4:	bf00      	nop
 80173b6:	bd80      	pop	{r7, pc}

080173b8 <powerControl>:

void powerControl(control_t *control)
{
 80173b8:	b580      	push	{r7, lr}
 80173ba:	b082      	sub	sp, #8
 80173bc:	af00      	add	r7, sp, #0
 80173be:	6078      	str	r0, [r7, #4]
	if(ARMING_FLAG(ARMED))//
 80173c0:	4b8f      	ldr	r3, [pc, #572]	; (8017600 <powerControl+0x248>)
 80173c2:	681b      	ldr	r3, [r3, #0]
 80173c4:	f003 0302 	and.w	r3, r3, #2
 80173c8:	2b00      	cmp	r3, #0
 80173ca:	f000 80a5 	beq.w	8017518 <powerControl+0x160>
	{
		motorPWM.m1 = control->thrust - control->roll + control->pitch + control->yaw;
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	ed93 7a03 	vldr	s14, [r3, #12]
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	edd3 7a00 	vldr	s15, [r3]
 80173da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80173de:	687b      	ldr	r3, [r7, #4]
 80173e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80173e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80173e8:	687b      	ldr	r3, [r7, #4]
 80173ea:	edd3 7a02 	vldr	s15, [r3, #8]
 80173ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80173f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80173f6:	ee17 3a90 	vmov	r3, s15
 80173fa:	b29a      	uxth	r2, r3
 80173fc:	4b81      	ldr	r3, [pc, #516]	; (8017604 <powerControl+0x24c>)
 80173fe:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = control->thrust - control->roll - control->pitch - control->yaw;
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	ed93 7a03 	vldr	s14, [r3, #12]
 8017406:	687b      	ldr	r3, [r7, #4]
 8017408:	edd3 7a00 	vldr	s15, [r3]
 801740c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8017410:	687b      	ldr	r3, [r7, #4]
 8017412:	edd3 7a01 	vldr	s15, [r3, #4]
 8017416:	ee37 7a67 	vsub.f32	s14, s14, s15
 801741a:	687b      	ldr	r3, [r7, #4]
 801741c:	edd3 7a02 	vldr	s15, [r3, #8]
 8017420:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017424:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017428:	ee17 3a90 	vmov	r3, s15
 801742c:	b29a      	uxth	r2, r3
 801742e:	4b75      	ldr	r3, [pc, #468]	; (8017604 <powerControl+0x24c>)
 8017430:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = control->thrust + control->roll + control->pitch - control->yaw;
 8017432:	687b      	ldr	r3, [r7, #4]
 8017434:	ed93 7a03 	vldr	s14, [r3, #12]
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	edd3 7a00 	vldr	s15, [r3]
 801743e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	edd3 7a01 	vldr	s15, [r3, #4]
 8017448:	ee37 7a27 	vadd.f32	s14, s14, s15
 801744c:	687b      	ldr	r3, [r7, #4]
 801744e:	edd3 7a02 	vldr	s15, [r3, #8]
 8017452:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017456:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801745a:	ee17 3a90 	vmov	r3, s15
 801745e:	b29a      	uxth	r2, r3
 8017460:	4b68      	ldr	r3, [pc, #416]	; (8017604 <powerControl+0x24c>)
 8017462:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = control->thrust + control->roll - control->pitch + control->yaw;
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	ed93 7a03 	vldr	s14, [r3, #12]
 801746a:	687b      	ldr	r3, [r7, #4]
 801746c:	edd3 7a00 	vldr	s15, [r3]
 8017470:	ee37 7a27 	vadd.f32	s14, s14, s15
 8017474:	687b      	ldr	r3, [r7, #4]
 8017476:	edd3 7a01 	vldr	s15, [r3, #4]
 801747a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	edd3 7a02 	vldr	s15, [r3, #8]
 8017484:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017488:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801748c:	ee17 3a90 	vmov	r3, s15
 8017490:	b29a      	uxth	r2, r3
 8017492:	4b5c      	ldr	r3, [pc, #368]	; (8017604 <powerControl+0x24c>)
 8017494:	80da      	strh	r2, [r3, #6]
		
		motorPWM.m1 = constrain(motorPWM.m1, MINTHROTTLE, MAXTHROTTLE) - 1000;//10000-1000
 8017496:	4b5b      	ldr	r3, [pc, #364]	; (8017604 <powerControl+0x24c>)
 8017498:	881b      	ldrh	r3, [r3, #0]
 801749a:	f240 723a 	movw	r2, #1850	; 0x73a
 801749e:	f240 414c 	movw	r1, #1100	; 0x44c
 80174a2:	4618      	mov	r0, r3
 80174a4:	f7f9 f961 	bl	801076a <constrain>
 80174a8:	4603      	mov	r3, r0
 80174aa:	b29b      	uxth	r3, r3
 80174ac:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80174b0:	b29a      	uxth	r2, r3
 80174b2:	4b54      	ldr	r3, [pc, #336]	; (8017604 <powerControl+0x24c>)
 80174b4:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = constrain(motorPWM.m2, MINTHROTTLE, MAXTHROTTLE) - 1000;
 80174b6:	4b53      	ldr	r3, [pc, #332]	; (8017604 <powerControl+0x24c>)
 80174b8:	885b      	ldrh	r3, [r3, #2]
 80174ba:	f240 723a 	movw	r2, #1850	; 0x73a
 80174be:	f240 414c 	movw	r1, #1100	; 0x44c
 80174c2:	4618      	mov	r0, r3
 80174c4:	f7f9 f951 	bl	801076a <constrain>
 80174c8:	4603      	mov	r3, r0
 80174ca:	b29b      	uxth	r3, r3
 80174cc:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80174d0:	b29a      	uxth	r2, r3
 80174d2:	4b4c      	ldr	r3, [pc, #304]	; (8017604 <powerControl+0x24c>)
 80174d4:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = constrain(motorPWM.m3, MINTHROTTLE, MAXTHROTTLE) - 1000;
 80174d6:	4b4b      	ldr	r3, [pc, #300]	; (8017604 <powerControl+0x24c>)
 80174d8:	889b      	ldrh	r3, [r3, #4]
 80174da:	f240 723a 	movw	r2, #1850	; 0x73a
 80174de:	f240 414c 	movw	r1, #1100	; 0x44c
 80174e2:	4618      	mov	r0, r3
 80174e4:	f7f9 f941 	bl	801076a <constrain>
 80174e8:	4603      	mov	r3, r0
 80174ea:	b29b      	uxth	r3, r3
 80174ec:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80174f0:	b29a      	uxth	r2, r3
 80174f2:	4b44      	ldr	r3, [pc, #272]	; (8017604 <powerControl+0x24c>)
 80174f4:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = constrain(motorPWM.m4, MINTHROTTLE, MAXTHROTTLE) - 1000;
 80174f6:	4b43      	ldr	r3, [pc, #268]	; (8017604 <powerControl+0x24c>)
 80174f8:	88db      	ldrh	r3, [r3, #6]
 80174fa:	f240 723a 	movw	r2, #1850	; 0x73a
 80174fe:	f240 414c 	movw	r1, #1100	; 0x44c
 8017502:	4618      	mov	r0, r3
 8017504:	f7f9 f931 	bl	801076a <constrain>
 8017508:	4603      	mov	r3, r0
 801750a:	b29b      	uxth	r3, r3
 801750c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8017510:	b29a      	uxth	r2, r3
 8017512:	4b3c      	ldr	r3, [pc, #240]	; (8017604 <powerControl+0x24c>)
 8017514:	80da      	strh	r2, [r3, #6]
 8017516:	e056      	b.n	80175c6 <powerControl+0x20e>
	}
	else if (ARMING_FLAG(ARMING_DISABLED_PID_BYPASS))//PID
 8017518:	4b39      	ldr	r3, [pc, #228]	; (8017600 <powerControl+0x248>)
 801751a:	681b      	ldr	r3, [r3, #0]
 801751c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8017520:	2b00      	cmp	r3, #0
 8017522:	d044      	beq.n	80175ae <powerControl+0x1f6>
	{
		motorPWM.m1 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;//10000-1000
 8017524:	4b38      	ldr	r3, [pc, #224]	; (8017608 <powerControl+0x250>)
 8017526:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801752a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 801752e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8017532:	4618      	mov	r0, r3
 8017534:	f7f9 f919 	bl	801076a <constrain>
 8017538:	4603      	mov	r3, r0
 801753a:	b29b      	uxth	r3, r3
 801753c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8017540:	b29a      	uxth	r2, r3
 8017542:	4b30      	ldr	r3, [pc, #192]	; (8017604 <powerControl+0x24c>)
 8017544:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;
 8017546:	4b30      	ldr	r3, [pc, #192]	; (8017608 <powerControl+0x250>)
 8017548:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801754c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8017550:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8017554:	4618      	mov	r0, r3
 8017556:	f7f9 f908 	bl	801076a <constrain>
 801755a:	4603      	mov	r3, r0
 801755c:	b29b      	uxth	r3, r3
 801755e:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8017562:	b29a      	uxth	r2, r3
 8017564:	4b27      	ldr	r3, [pc, #156]	; (8017604 <powerControl+0x24c>)
 8017566:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;
 8017568:	4b27      	ldr	r3, [pc, #156]	; (8017608 <powerControl+0x250>)
 801756a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801756e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8017572:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8017576:	4618      	mov	r0, r3
 8017578:	f7f9 f8f7 	bl	801076a <constrain>
 801757c:	4603      	mov	r3, r0
 801757e:	b29b      	uxth	r3, r3
 8017580:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8017584:	b29a      	uxth	r2, r3
 8017586:	4b1f      	ldr	r3, [pc, #124]	; (8017604 <powerControl+0x24c>)
 8017588:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;
 801758a:	4b1f      	ldr	r3, [pc, #124]	; (8017608 <powerControl+0x250>)
 801758c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8017590:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8017594:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8017598:	4618      	mov	r0, r3
 801759a:	f7f9 f8e6 	bl	801076a <constrain>
 801759e:	4603      	mov	r3, r0
 80175a0:	b29b      	uxth	r3, r3
 80175a2:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80175a6:	b29a      	uxth	r2, r3
 80175a8:	4b16      	ldr	r3, [pc, #88]	; (8017604 <powerControl+0x24c>)
 80175aa:	80da      	strh	r2, [r3, #6]
 80175ac:	e00b      	b.n	80175c6 <powerControl+0x20e>
	}
	else
	{
		motorPWM.m1 = 0;
 80175ae:	4b15      	ldr	r3, [pc, #84]	; (8017604 <powerControl+0x24c>)
 80175b0:	2200      	movs	r2, #0
 80175b2:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = 0;
 80175b4:	4b13      	ldr	r3, [pc, #76]	; (8017604 <powerControl+0x24c>)
 80175b6:	2200      	movs	r2, #0
 80175b8:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = 0;
 80175ba:	4b12      	ldr	r3, [pc, #72]	; (8017604 <powerControl+0x24c>)
 80175bc:	2200      	movs	r2, #0
 80175be:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = 0;
 80175c0:	4b10      	ldr	r3, [pc, #64]	; (8017604 <powerControl+0x24c>)
 80175c2:	2200      	movs	r2, #0
 80175c4:	80da      	strh	r2, [r3, #6]
	}
	
	motorsSetRatio(MOTOR_M1, motorPWM.m1);
 80175c6:	4b0f      	ldr	r3, [pc, #60]	; (8017604 <powerControl+0x24c>)
 80175c8:	881b      	ldrh	r3, [r3, #0]
 80175ca:	4619      	mov	r1, r3
 80175cc:	2000      	movs	r0, #0
 80175ce:	f7fc fcc1 	bl	8013f54 <motorsSetRatio>
	motorsSetRatio(MOTOR_M2, motorPWM.m2);
 80175d2:	4b0c      	ldr	r3, [pc, #48]	; (8017604 <powerControl+0x24c>)
 80175d4:	885b      	ldrh	r3, [r3, #2]
 80175d6:	4619      	mov	r1, r3
 80175d8:	2001      	movs	r0, #1
 80175da:	f7fc fcbb 	bl	8013f54 <motorsSetRatio>
	motorsSetRatio(MOTOR_M3, motorPWM.m3);
 80175de:	4b09      	ldr	r3, [pc, #36]	; (8017604 <powerControl+0x24c>)
 80175e0:	889b      	ldrh	r3, [r3, #4]
 80175e2:	4619      	mov	r1, r3
 80175e4:	2002      	movs	r0, #2
 80175e6:	f7fc fcb5 	bl	8013f54 <motorsSetRatio>
	motorsSetRatio(MOTOR_M4, motorPWM.m4);
 80175ea:	4b06      	ldr	r3, [pc, #24]	; (8017604 <powerControl+0x24c>)
 80175ec:	88db      	ldrh	r3, [r3, #6]
 80175ee:	4619      	mov	r1, r3
 80175f0:	2003      	movs	r0, #3
 80175f2:	f7fc fcaf 	bl	8013f54 <motorsSetRatio>
}
 80175f6:	bf00      	nop
 80175f8:	3708      	adds	r7, #8
 80175fa:	46bd      	mov	sp, r7
 80175fc:	bd80      	pop	{r7, pc}
 80175fe:	bf00      	nop
 8017600:	20008658 	.word	0x20008658
 8017604:	2000b3a4 	.word	0x2000b3a4
 8017608:	2000b314 	.word	0x2000b314

0801760c <sensorsReadGyro>:

extern I2C_HandleTypeDef hi2c1;

/**/
bool sensorsReadGyro(Axis3f *gyro)
{
 801760c:	b580      	push	{r7, lr}
 801760e:	b082      	sub	sp, #8
 8017610:	af00      	add	r7, sp, #0
 8017612:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(gyroDataQueue, gyro, 0));
 8017614:	4b08      	ldr	r3, [pc, #32]	; (8017638 <sensorsReadGyro+0x2c>)
 8017616:	681b      	ldr	r3, [r3, #0]
 8017618:	2200      	movs	r2, #0
 801761a:	6879      	ldr	r1, [r7, #4]
 801761c:	4618      	mov	r0, r3
 801761e:	f7f2 fce1 	bl	8009fe4 <xQueueReceive>
 8017622:	4603      	mov	r3, r0
 8017624:	2b01      	cmp	r3, #1
 8017626:	bf0c      	ite	eq
 8017628:	2301      	moveq	r3, #1
 801762a:	2300      	movne	r3, #0
 801762c:	b2db      	uxtb	r3, r3
}
 801762e:	4618      	mov	r0, r3
 8017630:	3708      	adds	r7, #8
 8017632:	46bd      	mov	sp, r7
 8017634:	bd80      	pop	{r7, pc}
 8017636:	bf00      	nop
 8017638:	200086bc 	.word	0x200086bc

0801763c <sensorsReadAcc>:
/**/
bool sensorsReadAcc(Axis3f *acc)
{
 801763c:	b580      	push	{r7, lr}
 801763e:	b082      	sub	sp, #8
 8017640:	af00      	add	r7, sp, #0
 8017642:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(accelerometerDataQueue, acc, 0));
 8017644:	4b08      	ldr	r3, [pc, #32]	; (8017668 <sensorsReadAcc+0x2c>)
 8017646:	681b      	ldr	r3, [r3, #0]
 8017648:	2200      	movs	r2, #0
 801764a:	6879      	ldr	r1, [r7, #4]
 801764c:	4618      	mov	r0, r3
 801764e:	f7f2 fcc9 	bl	8009fe4 <xQueueReceive>
 8017652:	4603      	mov	r3, r0
 8017654:	2b01      	cmp	r3, #1
 8017656:	bf0c      	ite	eq
 8017658:	2301      	moveq	r3, #1
 801765a:	2300      	movne	r3, #0
 801765c:	b2db      	uxtb	r3, r3
}
 801765e:	4618      	mov	r0, r3
 8017660:	3708      	adds	r7, #8
 8017662:	46bd      	mov	sp, r7
 8017664:	bd80      	pop	{r7, pc}
 8017666:	bf00      	nop
 8017668:	200086b8 	.word	0x200086b8

0801766c <sensorsReadMag>:
/**/
bool sensorsReadMag(Axis3f *mag)
{
 801766c:	b580      	push	{r7, lr}
 801766e:	b082      	sub	sp, #8
 8017670:	af00      	add	r7, sp, #0
 8017672:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(magnetometerDataQueue, mag, 0));
 8017674:	4b08      	ldr	r3, [pc, #32]	; (8017698 <sensorsReadMag+0x2c>)
 8017676:	681b      	ldr	r3, [r3, #0]
 8017678:	2200      	movs	r2, #0
 801767a:	6879      	ldr	r1, [r7, #4]
 801767c:	4618      	mov	r0, r3
 801767e:	f7f2 fcb1 	bl	8009fe4 <xQueueReceive>
 8017682:	4603      	mov	r3, r0
 8017684:	2b01      	cmp	r3, #1
 8017686:	bf0c      	ite	eq
 8017688:	2301      	moveq	r3, #1
 801768a:	2300      	movne	r3, #0
 801768c:	b2db      	uxtb	r3, r3
}
 801768e:	4618      	mov	r0, r3
 8017690:	3708      	adds	r7, #8
 8017692:	46bd      	mov	sp, r7
 8017694:	bd80      	pop	{r7, pc}
 8017696:	bf00      	nop
 8017698:	200086c0 	.word	0x200086c0

0801769c <sensorsReadBaro>:
/**/
bool sensorsReadBaro(baro_t *baro)
{
 801769c:	b580      	push	{r7, lr}
 801769e:	b082      	sub	sp, #8
 80176a0:	af00      	add	r7, sp, #0
 80176a2:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(barometerDataQueue, baro, 0));
 80176a4:	4b08      	ldr	r3, [pc, #32]	; (80176c8 <sensorsReadBaro+0x2c>)
 80176a6:	681b      	ldr	r3, [r3, #0]
 80176a8:	2200      	movs	r2, #0
 80176aa:	6879      	ldr	r1, [r7, #4]
 80176ac:	4618      	mov	r0, r3
 80176ae:	f7f2 fc99 	bl	8009fe4 <xQueueReceive>
 80176b2:	4603      	mov	r3, r0
 80176b4:	2b01      	cmp	r3, #1
 80176b6:	bf0c      	ite	eq
 80176b8:	2301      	moveq	r3, #1
 80176ba:	2300      	movne	r3, #0
 80176bc:	b2db      	uxtb	r3, r3
}
 80176be:	4618      	mov	r0, r3
 80176c0:	3708      	adds	r7, #8
 80176c2:	46bd      	mov	sp, r7
 80176c4:	bd80      	pop	{r7, pc}
 80176c6:	bf00      	nop
 80176c8:	200086c4 	.word	0x200086c4

080176cc <sensorsInit>:

/*  */
void sensorsInit(void)
{
 80176cc:	b580      	push	{r7, lr}
 80176ce:	af00      	add	r7, sp, #0
	if (isInit) return;
 80176d0:	4b25      	ldr	r3, [pc, #148]	; (8017768 <sensorsInit+0x9c>)
 80176d2:	781b      	ldrb	r3, [r3, #0]
 80176d4:	2b00      	cmp	r3, #0
 80176d6:	d145      	bne.n	8017764 <sensorsInit+0x98>
	
	initBoardAlignment();
 80176d8:	f001 fccc 	bl	8019074 <initBoardAlignment>

	isMPUPresent = gyroInit(GYRO_UPDATE_RATE);
 80176dc:	ed9f 0a23 	vldr	s0, [pc, #140]	; 801776c <sensorsInit+0xa0>
 80176e0:	f001 fbac 	bl	8018e3c <gyroInit>
 80176e4:	4603      	mov	r3, r0
 80176e6:	461a      	mov	r2, r3
 80176e8:	4b21      	ldr	r3, [pc, #132]	; (8017770 <sensorsInit+0xa4>)
 80176ea:	701a      	strb	r2, [r3, #0]
	isMPUPresent &= accInit(ACC_UPDATE_RATE);
 80176ec:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 801776c <sensorsInit+0xa0>
 80176f0:	f000 ffe6 	bl	80186c0 <accInit>
 80176f4:	4603      	mov	r3, r0
 80176f6:	4619      	mov	r1, r3
 80176f8:	4b1d      	ldr	r3, [pc, #116]	; (8017770 <sensorsInit+0xa4>)
 80176fa:	781b      	ldrb	r3, [r3, #0]
 80176fc:	461a      	mov	r2, r3
 80176fe:	460b      	mov	r3, r1
 8017700:	4013      	ands	r3, r2
 8017702:	2b00      	cmp	r3, #0
 8017704:	bf14      	ite	ne
 8017706:	2301      	movne	r3, #1
 8017708:	2300      	moveq	r3, #0
 801770a:	b2da      	uxtb	r2, r3
 801770c:	4b18      	ldr	r3, [pc, #96]	; (8017770 <sensorsInit+0xa4>)
 801770e:	701a      	strb	r2, [r3, #0]
	isBaroPresent = baroInit();
 8017710:	f001 f908 	bl	8018924 <baroInit>
 8017714:	4603      	mov	r3, r0
 8017716:	461a      	mov	r2, r3
 8017718:	4b16      	ldr	r3, [pc, #88]	; (8017774 <sensorsInit+0xa8>)
 801771a:	701a      	strb	r2, [r3, #0]
	//isMagPresent  = qmc5883lInit();
	
	/**/
	accelerometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 801771c:	2200      	movs	r2, #0
 801771e:	210c      	movs	r1, #12
 8017720:	2001      	movs	r0, #1
 8017722:	f7f2 f9a9 	bl	8009a78 <xQueueGenericCreate>
 8017726:	4603      	mov	r3, r0
 8017728:	4a13      	ldr	r2, [pc, #76]	; (8017778 <sensorsInit+0xac>)
 801772a:	6013      	str	r3, [r2, #0]
	gyroDataQueue = xQueueCreate(1, sizeof(Axis3f));
 801772c:	2200      	movs	r2, #0
 801772e:	210c      	movs	r1, #12
 8017730:	2001      	movs	r0, #1
 8017732:	f7f2 f9a1 	bl	8009a78 <xQueueGenericCreate>
 8017736:	4603      	mov	r3, r0
 8017738:	4a10      	ldr	r2, [pc, #64]	; (801777c <sensorsInit+0xb0>)
 801773a:	6013      	str	r3, [r2, #0]
	magnetometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 801773c:	2200      	movs	r2, #0
 801773e:	210c      	movs	r1, #12
 8017740:	2001      	movs	r0, #1
 8017742:	f7f2 f999 	bl	8009a78 <xQueueGenericCreate>
 8017746:	4603      	mov	r3, r0
 8017748:	4a0d      	ldr	r2, [pc, #52]	; (8017780 <sensorsInit+0xb4>)
 801774a:	6013      	str	r3, [r2, #0]
	barometerDataQueue = xQueueCreate(1, sizeof(baro_t));
 801774c:	2200      	movs	r2, #0
 801774e:	2110      	movs	r1, #16
 8017750:	2001      	movs	r0, #1
 8017752:	f7f2 f991 	bl	8009a78 <xQueueGenericCreate>
 8017756:	4603      	mov	r3, r0
 8017758:	4a0a      	ldr	r2, [pc, #40]	; (8017784 <sensorsInit+0xb8>)
 801775a:	6013      	str	r3, [r2, #0]
	
	isInit = true;
 801775c:	4b02      	ldr	r3, [pc, #8]	; (8017768 <sensorsInit+0x9c>)
 801775e:	2201      	movs	r2, #1
 8017760:	701a      	strb	r2, [r3, #0]
 8017762:	e000      	b.n	8017766 <sensorsInit+0x9a>
	if (isInit) return;
 8017764:	bf00      	nop
}
 8017766:	bd80      	pop	{r7, pc}
 8017768:	200086b1 	.word	0x200086b1
 801776c:	43fa0000 	.word	0x43fa0000
 8017770:	200086b2 	.word	0x200086b2
 8017774:	200086b4 	.word	0x200086b4
 8017778:	200086b8 	.word	0x200086b8
 801777c:	200086bc 	.word	0x200086bc
 8017780:	200086c0 	.word	0x200086c0
 8017784:	200086c4 	.word	0x200086c4

08017788 <sensorsTask>:

/**/
void sensorsTask(void *param)
{	
 8017788:	b580      	push	{r7, lr}
 801778a:	b084      	sub	sp, #16
 801778c:	af00      	add	r7, sp, #0
 801778e:	6078      	str	r0, [r7, #4]
	u32 tick = 0;
 8017790:	2300      	movs	r3, #0
 8017792:	60fb      	str	r3, [r7, #12]
	u32 lastWakeTime = getSysTickCnt();
 8017794:	f7ea feb6 	bl	8002504 <getSysTickCnt>
 8017798:	4603      	mov	r3, r0
 801779a:	60bb      	str	r3, [r7, #8]
	sensorsInit();		//
 801779c:	f7ff ff96 	bl	80176cc <sensorsInit>
	
	while (1)
	{
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 80177a0:	f107 0308 	add.w	r3, r7, #8
 80177a4:	2101      	movs	r1, #1
 80177a6:	4618      	mov	r0, r3
 80177a8:	f7f3 f966 	bl	800aa78 <vTaskDelayUntil>
		if (isMPUPresent && RATE_DO_EXECUTE(GYRO_UPDATE_RATE, tick))
 80177ac:	4b31      	ldr	r3, [pc, #196]	; (8017874 <sensorsTask+0xec>)
 80177ae:	781b      	ldrb	r3, [r3, #0]
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d007      	beq.n	80177c4 <sensorsTask+0x3c>
 80177b4:	68fb      	ldr	r3, [r7, #12]
 80177b6:	f003 0301 	and.w	r3, r3, #1
 80177ba:	2b00      	cmp	r3, #0
 80177bc:	d102      	bne.n	80177c4 <sensorsTask+0x3c>
		{
			gyroUpdate(&sensors.gyro);
 80177be:	482e      	ldr	r0, [pc, #184]	; (8017878 <sensorsTask+0xf0>)
 80177c0:	f001 fb72 	bl	8018ea8 <gyroUpdate>
		}

		if (isMPUPresent && RATE_DO_EXECUTE(ACC_UPDATE_RATE, tick))
 80177c4:	4b2b      	ldr	r3, [pc, #172]	; (8017874 <sensorsTask+0xec>)
 80177c6:	781b      	ldrb	r3, [r3, #0]
 80177c8:	2b00      	cmp	r3, #0
 80177ca:	d007      	beq.n	80177dc <sensorsTask+0x54>
 80177cc:	68fb      	ldr	r3, [r7, #12]
 80177ce:	f003 0301 	and.w	r3, r3, #1
 80177d2:	2b00      	cmp	r3, #0
 80177d4:	d102      	bne.n	80177dc <sensorsTask+0x54>
		{
			accUpdate(&sensors.acc);
 80177d6:	4829      	ldr	r0, [pc, #164]	; (801787c <sensorsTask+0xf4>)
 80177d8:	f000 ffd6 	bl	8018788 <accUpdate>
		}
		
		if (isMagPresent && RATE_DO_EXECUTE(MAG_UPDATE_RATE, tick))
 80177dc:	4b28      	ldr	r3, [pc, #160]	; (8017880 <sensorsTask+0xf8>)
 80177de:	781b      	ldrb	r3, [r3, #0]
 80177e0:	2b00      	cmp	r3, #0
 80177e2:	d008      	beq.n	80177f6 <sensorsTask+0x6e>
 80177e4:	68fa      	ldr	r2, [r7, #12]
 80177e6:	4b27      	ldr	r3, [pc, #156]	; (8017884 <sensorsTask+0xfc>)
 80177e8:	fba3 1302 	umull	r1, r3, r3, r2
 80177ec:	095b      	lsrs	r3, r3, #5
 80177ee:	2164      	movs	r1, #100	; 0x64
 80177f0:	fb01 f303 	mul.w	r3, r1, r3
 80177f4:	1ad3      	subs	r3, r2, r3
		{
			//compassUpdate(&sensors.mag);
		}
		
		if (isBaroPresent && RATE_DO_EXECUTE(BARO_UPDATE_RATE, tick))
 80177f6:	4b24      	ldr	r3, [pc, #144]	; (8017888 <sensorsTask+0x100>)
 80177f8:	781b      	ldrb	r3, [r3, #0]
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	d00e      	beq.n	801781c <sensorsTask+0x94>
 80177fe:	68f9      	ldr	r1, [r7, #12]
 8017800:	4b22      	ldr	r3, [pc, #136]	; (801788c <sensorsTask+0x104>)
 8017802:	fba3 2301 	umull	r2, r3, r3, r1
 8017806:	091a      	lsrs	r2, r3, #4
 8017808:	4613      	mov	r3, r2
 801780a:	009b      	lsls	r3, r3, #2
 801780c:	4413      	add	r3, r2
 801780e:	009b      	lsls	r3, r3, #2
 8017810:	1aca      	subs	r2, r1, r3
 8017812:	2a00      	cmp	r2, #0
 8017814:	d102      	bne.n	801781c <sensorsTask+0x94>
		{
			baroUpdate(&sensors.baro);
 8017816:	481e      	ldr	r0, [pc, #120]	; (8017890 <sensorsTask+0x108>)
 8017818:	f001 f988 	bl	8018b2c <baroUpdate>
		}
		
		vTaskSuspendAll();	/**/
 801781c:	f7f3 fa40 	bl	800aca0 <vTaskSuspendAll>
		xQueueOverwrite(accelerometerDataQueue, &sensors.acc);
 8017820:	4b1c      	ldr	r3, [pc, #112]	; (8017894 <sensorsTask+0x10c>)
 8017822:	6818      	ldr	r0, [r3, #0]
 8017824:	2302      	movs	r3, #2
 8017826:	2200      	movs	r2, #0
 8017828:	4914      	ldr	r1, [pc, #80]	; (801787c <sensorsTask+0xf4>)
 801782a:	f7f2 f9b5 	bl	8009b98 <xQueueGenericSend>
		xQueueOverwrite(gyroDataQueue, &sensors.gyro);
 801782e:	4b1a      	ldr	r3, [pc, #104]	; (8017898 <sensorsTask+0x110>)
 8017830:	6818      	ldr	r0, [r3, #0]
 8017832:	2302      	movs	r3, #2
 8017834:	2200      	movs	r2, #0
 8017836:	4910      	ldr	r1, [pc, #64]	; (8017878 <sensorsTask+0xf0>)
 8017838:	f7f2 f9ae 	bl	8009b98 <xQueueGenericSend>
		if (isMagPresent)
 801783c:	4b10      	ldr	r3, [pc, #64]	; (8017880 <sensorsTask+0xf8>)
 801783e:	781b      	ldrb	r3, [r3, #0]
 8017840:	2b00      	cmp	r3, #0
 8017842:	d006      	beq.n	8017852 <sensorsTask+0xca>
		{
			xQueueOverwrite(magnetometerDataQueue, &sensors.mag);
 8017844:	4b15      	ldr	r3, [pc, #84]	; (801789c <sensorsTask+0x114>)
 8017846:	6818      	ldr	r0, [r3, #0]
 8017848:	2302      	movs	r3, #2
 801784a:	2200      	movs	r2, #0
 801784c:	4914      	ldr	r1, [pc, #80]	; (80178a0 <sensorsTask+0x118>)
 801784e:	f7f2 f9a3 	bl	8009b98 <xQueueGenericSend>
		}
		if (isBaroPresent)
 8017852:	4b0d      	ldr	r3, [pc, #52]	; (8017888 <sensorsTask+0x100>)
 8017854:	781b      	ldrb	r3, [r3, #0]
 8017856:	2b00      	cmp	r3, #0
 8017858:	d006      	beq.n	8017868 <sensorsTask+0xe0>
		{
			xQueueOverwrite(barometerDataQueue, &sensors.baro);
 801785a:	4b12      	ldr	r3, [pc, #72]	; (80178a4 <sensorsTask+0x11c>)
 801785c:	6818      	ldr	r0, [r3, #0]
 801785e:	2302      	movs	r3, #2
 8017860:	2200      	movs	r2, #0
 8017862:	490b      	ldr	r1, [pc, #44]	; (8017890 <sensorsTask+0x108>)
 8017864:	f7f2 f998 	bl	8009b98 <xQueueGenericSend>
		}
		xTaskResumeAll();
 8017868:	f7f3 fa28 	bl	800acbc <xTaskResumeAll>

		tick++;
 801786c:	68fb      	ldr	r3, [r7, #12]
 801786e:	3301      	adds	r3, #1
 8017870:	60fb      	str	r3, [r7, #12]
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 8017872:	e795      	b.n	80177a0 <sensorsTask+0x18>
 8017874:	200086b2 	.word	0x200086b2
 8017878:	2000b3b8 	.word	0x2000b3b8
 801787c:	2000b3ac 	.word	0x2000b3ac
 8017880:	200086b3 	.word	0x200086b3
 8017884:	51eb851f 	.word	0x51eb851f
 8017888:	200086b4 	.word	0x200086b4
 801788c:	cccccccd 	.word	0xcccccccd
 8017890:	2000b3d0 	.word	0x2000b3d0
 8017894:	200086b8 	.word	0x200086b8
 8017898:	200086bc 	.word	0x200086bc
 801789c:	200086c0 	.word	0x200086c0
 80178a0:	2000b3c4 	.word	0x2000b3c4
 80178a4:	200086c4 	.word	0x200086c4

080178a8 <sensorsAcquire>:
	}	
}

/**/
void sensorsAcquire(sensorData_t *sensors, const u32 tick)
{
 80178a8:	b580      	push	{r7, lr}
 80178aa:	b082      	sub	sp, #8
 80178ac:	af00      	add	r7, sp, #0
 80178ae:	6078      	str	r0, [r7, #4]
 80178b0:	6039      	str	r1, [r7, #0]
	sensorsReadGyro(&sensors->gyro);
 80178b2:	687b      	ldr	r3, [r7, #4]
 80178b4:	330c      	adds	r3, #12
 80178b6:	4618      	mov	r0, r3
 80178b8:	f7ff fea8 	bl	801760c <sensorsReadGyro>
	sensorsReadAcc(&sensors->acc);
 80178bc:	687b      	ldr	r3, [r7, #4]
 80178be:	4618      	mov	r0, r3
 80178c0:	f7ff febc 	bl	801763c <sensorsReadAcc>
	sensorsReadMag(&sensors->mag);
 80178c4:	687b      	ldr	r3, [r7, #4]
 80178c6:	3318      	adds	r3, #24
 80178c8:	4618      	mov	r0, r3
 80178ca:	f7ff fecf 	bl	801766c <sensorsReadMag>
	sensorsReadBaro(&sensors->baro);
 80178ce:	687b      	ldr	r3, [r7, #4]
 80178d0:	3324      	adds	r3, #36	; 0x24
 80178d2:	4618      	mov	r0, r3
 80178d4:	f7ff fee2 	bl	801769c <sensorsReadBaro>
}
 80178d8:	bf00      	nop
 80178da:	3708      	adds	r7, #8
 80178dc:	46bd      	mov	sp, r7
 80178de:	bd80      	pop	{r7, pc}

080178e0 <sensorsIsMagPresent>:

bool sensorsIsMagPresent(void)
{
 80178e0:	b480      	push	{r7}
 80178e2:	af00      	add	r7, sp, #0
	return isMagPresent;
 80178e4:	4b03      	ldr	r3, [pc, #12]	; (80178f4 <sensorsIsMagPresent+0x14>)
 80178e6:	781b      	ldrb	r3, [r3, #0]
}
 80178e8:	4618      	mov	r0, r3
 80178ea:	46bd      	mov	sp, r7
 80178ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178f0:	4770      	bx	lr
 80178f2:	bf00      	nop
 80178f4:	200086b3 	.word	0x200086b3

080178f8 <stabilizerInit>:
state_t 		state;		/**/
control_t 		control;	/**/


void stabilizerInit(void)
{
 80178f8:	b580      	push	{r7, lr}
 80178fa:	af00      	add	r7, sp, #0
	if(isInit) return;
 80178fc:	4b07      	ldr	r3, [pc, #28]	; (801791c <stabilizerInit+0x24>)
 80178fe:	781b      	ldrb	r3, [r3, #0]
 8017900:	2b00      	cmp	r3, #0
 8017902:	d109      	bne.n	8017918 <stabilizerInit+0x20>
	
	stateControlInit();		/*PID*/
 8017904:	f000 f9ea 	bl	8017cdc <stateControlInit>
	powerControlInit();		/**/
 8017908:	f7ff fd50 	bl	80173ac <powerControlInit>
	imuInit();				/**/
 801790c:	f7fe fb38 	bl	8015f80 <imuInit>
	isInit = true;
 8017910:	4b02      	ldr	r3, [pc, #8]	; (801791c <stabilizerInit+0x24>)
 8017912:	2201      	movs	r2, #1
 8017914:	701a      	strb	r2, [r3, #0]
 8017916:	e000      	b.n	801791a <stabilizerInit+0x22>
	if(isInit) return;
 8017918:	bf00      	nop
}
 801791a:	bd80      	pop	{r7, pc}
 801791c:	200086c8 	.word	0x200086c8

08017920 <stabilizerTask>:

void stabilizerTask(void* param)
{
 8017920:	b580      	push	{r7, lr}
 8017922:	b086      	sub	sp, #24
 8017924:	af02      	add	r7, sp, #8
 8017926:	6078      	str	r0, [r7, #4]
	u32 tick = 0;
 8017928:	2300      	movs	r3, #0
 801792a:	60fb      	str	r3, [r7, #12]
	u32 lastWakeTime = getSysTickCnt();
 801792c:	f7ea fdea 	bl	8002504 <getSysTickCnt>
 8017930:	4603      	mov	r3, r0
 8017932:	60bb      	str	r3, [r7, #8]
	
	//
	while(!gyroIsCalibrationComplete())
 8017934:	e005      	b.n	8017942 <stabilizerTask+0x22>
	{
		vTaskDelayUntil(&lastWakeTime, M2T(1));
 8017936:	f107 0308 	add.w	r3, r7, #8
 801793a:	2101      	movs	r1, #1
 801793c:	4618      	mov	r0, r3
 801793e:	f7f3 f89b 	bl	800aa78 <vTaskDelayUntil>
	while(!gyroIsCalibrationComplete())
 8017942:	f001 f9a3 	bl	8018c8c <gyroIsCalibrationComplete>
 8017946:	4603      	mov	r3, r0
 8017948:	f083 0301 	eor.w	r3, r3, #1
 801794c:	b2db      	uxtb	r3, r3
 801794e:	2b00      	cmp	r3, #0
 8017950:	d1f1      	bne.n	8017936 <stabilizerTask+0x16>
	}
	
	while(1) 
	{
		//1KHz
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));	
 8017952:	f107 0308 	add.w	r3, r7, #8
 8017956:	2101      	movs	r1, #1
 8017958:	4618      	mov	r0, r3
 801795a:	f7f3 f88d 	bl	800aa78 <vTaskDelayUntil>
		
		//
		if (RATE_DO_EXECUTE(MAIN_LOOP_RATE, tick))
 801795e:	68fb      	ldr	r3, [r7, #12]
 8017960:	f003 0301 	and.w	r3, r3, #1
 8017964:	2b00      	cmp	r3, #0
 8017966:	d103      	bne.n	8017970 <stabilizerTask+0x50>
		{
			sensorsAcquire(&sensorData, tick);				
 8017968:	68f9      	ldr	r1, [r7, #12]
 801796a:	481c      	ldr	r0, [pc, #112]	; (80179dc <stabilizerTask+0xbc>)
 801796c:	f7ff ff9c 	bl	80178a8 <sensorsAcquire>
		}
		
		//
		if (RATE_DO_EXECUTE(ATTITUDE_ESTIMAT_RATE, tick))
 8017970:	68fb      	ldr	r3, [r7, #12]
 8017972:	f003 0301 	and.w	r3, r3, #1
 8017976:	2b00      	cmp	r3, #0
 8017978:	d105      	bne.n	8017986 <stabilizerTask+0x66>
		{
			imuUpdateAttitude(&sensorData, &state, ATTITUDE_ESTIMAT_DT);				
 801797a:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80179e0 <stabilizerTask+0xc0>
 801797e:	4919      	ldr	r1, [pc, #100]	; (80179e4 <stabilizerTask+0xc4>)
 8017980:	4816      	ldr	r0, [pc, #88]	; (80179dc <stabilizerTask+0xbc>)
 8017982:	f7fe ffd9 	bl	8016938 <imuUpdateAttitude>
		}
		
		//
		if (RATE_DO_EXECUTE(POSITION_ESTIMAT_RATE, tick))
 8017986:	68fb      	ldr	r3, [r7, #12]
 8017988:	f003 0301 	and.w	r3, r3, #1
 801798c:	2b00      	cmp	r3, #0
 801798e:	d105      	bne.n	801799c <stabilizerTask+0x7c>
		{  	
			updatePositionEstimator(&sensorData, &state, POSITION_ESTIMAT_DT);
 8017990:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80179e0 <stabilizerTask+0xc0>
 8017994:	4913      	ldr	r1, [pc, #76]	; (80179e4 <stabilizerTask+0xc4>)
 8017996:	4811      	ldr	r0, [pc, #68]	; (80179dc <stabilizerTask+0xbc>)
 8017998:	f7ff fc92 	bl	80172c0 <updatePositionEstimator>
		}
		
		//
		if (RATE_DO_EXECUTE(MAIN_LOOP_RATE, tick))
 801799c:	68fb      	ldr	r3, [r7, #12]
 801799e:	f003 0301 	and.w	r3, r3, #1
 80179a2:	2b00      	cmp	r3, #0
 80179a4:	d105      	bne.n	80179b2 <stabilizerTask+0x92>
		{
			commanderGetSetpoint(&state, &setpoint);
 80179a6:	4910      	ldr	r1, [pc, #64]	; (80179e8 <stabilizerTask+0xc8>)
 80179a8:	480e      	ldr	r0, [pc, #56]	; (80179e4 <stabilizerTask+0xc4>)
 80179aa:	f7fd f9ed 	bl	8014d88 <commanderGetSetpoint>
			updateArmingStatus();
 80179ae:	f7fe f85d 	bl	8015a6c <updateArmingStatus>
		}
		
		//PID
		stateControl(&sensorData, &state, &setpoint, &control, tick);
 80179b2:	68fb      	ldr	r3, [r7, #12]
 80179b4:	9300      	str	r3, [sp, #0]
 80179b6:	4b0d      	ldr	r3, [pc, #52]	; (80179ec <stabilizerTask+0xcc>)
 80179b8:	4a0b      	ldr	r2, [pc, #44]	; (80179e8 <stabilizerTask+0xc8>)
 80179ba:	490a      	ldr	r1, [pc, #40]	; (80179e4 <stabilizerTask+0xc4>)
 80179bc:	4807      	ldr	r0, [pc, #28]	; (80179dc <stabilizerTask+0xbc>)
 80179be:	f000 f993 	bl	8017ce8 <stateControl>
		
		//500Hz
		if (RATE_DO_EXECUTE(MAIN_LOOP_RATE, tick))
 80179c2:	68fb      	ldr	r3, [r7, #12]
 80179c4:	f003 0301 	and.w	r3, r3, #1
 80179c8:	2b00      	cmp	r3, #0
 80179ca:	d102      	bne.n	80179d2 <stabilizerTask+0xb2>
		{
			powerControl(&control);
 80179cc:	4807      	ldr	r0, [pc, #28]	; (80179ec <stabilizerTask+0xcc>)
 80179ce:	f7ff fcf3 	bl	80173b8 <powerControl>
		}
		
		tick++;
 80179d2:	68fb      	ldr	r3, [r7, #12]
 80179d4:	3301      	adds	r3, #1
 80179d6:	60fb      	str	r3, [r7, #12]
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));	
 80179d8:	e7bb      	b.n	8017952 <stabilizerTask+0x32>
 80179da:	bf00      	nop
 80179dc:	2000b47c 	.word	0x2000b47c
 80179e0:	3b03126f 	.word	0x3b03126f
 80179e4:	2000b43c 	.word	0x2000b43c
 80179e8:	2000b3f0 	.word	0x2000b3f0
 80179ec:	2000b3e0 	.word	0x2000b3e0

080179f0 <allPidInit>:
attitude_t rateDesired;

PidObject pid[PID_NUM];

static void allPidInit(void)
{
 80179f0:	b580      	push	{r7, lr}
 80179f2:	b0a0      	sub	sp, #128	; 0x80
 80179f4:	af00      	add	r7, sp, #0
	//pid
	pidInit_t pidParam[PID_NUM];
	for (int i = 0; i < PID_NUM; i++)
 80179f6:	2300      	movs	r3, #0
 80179f8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80179fa:	e04d      	b.n	8017a98 <allPidInit+0xa8>
	{
		pidParam[i].kp = configParam.pid[i].kp / 100.0f;
 80179fc:	49a2      	ldr	r1, [pc, #648]	; (8017c88 <allPidInit+0x298>)
 80179fe:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017a00:	4613      	mov	r3, r2
 8017a02:	005b      	lsls	r3, r3, #1
 8017a04:	4413      	add	r3, r2
 8017a06:	009b      	lsls	r3, r3, #2
 8017a08:	440b      	add	r3, r1
 8017a0a:	3304      	adds	r3, #4
 8017a0c:	ed93 7a00 	vldr	s14, [r3]
 8017a10:	eddf 6a9e 	vldr	s13, [pc, #632]	; 8017c8c <allPidInit+0x29c>
 8017a14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017a18:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017a1a:	4613      	mov	r3, r2
 8017a1c:	005b      	lsls	r3, r3, #1
 8017a1e:	4413      	add	r3, r2
 8017a20:	009b      	lsls	r3, r3, #2
 8017a22:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8017a26:	4413      	add	r3, r2
 8017a28:	3b7c      	subs	r3, #124	; 0x7c
 8017a2a:	edc3 7a00 	vstr	s15, [r3]
		pidParam[i].ki = configParam.pid[i].ki / 100.0f;
 8017a2e:	4996      	ldr	r1, [pc, #600]	; (8017c88 <allPidInit+0x298>)
 8017a30:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017a32:	4613      	mov	r3, r2
 8017a34:	005b      	lsls	r3, r3, #1
 8017a36:	4413      	add	r3, r2
 8017a38:	009b      	lsls	r3, r3, #2
 8017a3a:	440b      	add	r3, r1
 8017a3c:	3308      	adds	r3, #8
 8017a3e:	ed93 7a00 	vldr	s14, [r3]
 8017a42:	eddf 6a92 	vldr	s13, [pc, #584]	; 8017c8c <allPidInit+0x29c>
 8017a46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017a4a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017a4c:	4613      	mov	r3, r2
 8017a4e:	005b      	lsls	r3, r3, #1
 8017a50:	4413      	add	r3, r2
 8017a52:	009b      	lsls	r3, r3, #2
 8017a54:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8017a58:	4413      	add	r3, r2
 8017a5a:	3b78      	subs	r3, #120	; 0x78
 8017a5c:	edc3 7a00 	vstr	s15, [r3]
		pidParam[i].kd = configParam.pid[i].kd / 1000.0f;
 8017a60:	4989      	ldr	r1, [pc, #548]	; (8017c88 <allPidInit+0x298>)
 8017a62:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017a64:	4613      	mov	r3, r2
 8017a66:	005b      	lsls	r3, r3, #1
 8017a68:	4413      	add	r3, r2
 8017a6a:	009b      	lsls	r3, r3, #2
 8017a6c:	440b      	add	r3, r1
 8017a6e:	330c      	adds	r3, #12
 8017a70:	ed93 7a00 	vldr	s14, [r3]
 8017a74:	eddf 6a86 	vldr	s13, [pc, #536]	; 8017c90 <allPidInit+0x2a0>
 8017a78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017a7c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017a7e:	4613      	mov	r3, r2
 8017a80:	005b      	lsls	r3, r3, #1
 8017a82:	4413      	add	r3, r2
 8017a84:	009b      	lsls	r3, r3, #2
 8017a86:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8017a8a:	4413      	add	r3, r2
 8017a8c:	3b74      	subs	r3, #116	; 0x74
 8017a8e:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < PID_NUM; i++)
 8017a92:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8017a94:	3301      	adds	r3, #1
 8017a96:	67fb      	str	r3, [r7, #124]	; 0x7c
 8017a98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8017a9a:	2b09      	cmp	r3, #9
 8017a9c:	ddae      	ble.n	80179fc <allPidInit+0xc>
	}
	
	//PIDroll\pitch\yaw
	pidInit(&pid[RATE_ROLL], pidParam[RATE_ROLL].kp, pidParam[RATE_ROLL].ki, pidParam[RATE_ROLL].kd, 
 8017a9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8017aa2:	ed97 7a02 	vldr	s14, [r7, #8]
 8017aa6:	edd7 6a03 	vldr	s13, [r7, #12]
 8017aaa:	ed9f 3a7a 	vldr	s6, [pc, #488]	; 8017c94 <allPidInit+0x2a4>
 8017aae:	2101      	movs	r1, #1
 8017ab0:	eddf 2a79 	vldr	s5, [pc, #484]	; 8017c98 <allPidInit+0x2a8>
 8017ab4:	ed9f 2a79 	vldr	s4, [pc, #484]	; 8017c9c <allPidInit+0x2ac>
 8017ab8:	eddf 1a79 	vldr	s3, [pc, #484]	; 8017ca0 <allPidInit+0x2b0>
 8017abc:	eeb0 1a66 	vmov.f32	s2, s13
 8017ac0:	eef0 0a47 	vmov.f32	s1, s14
 8017ac4:	eeb0 0a67 	vmov.f32	s0, s15
 8017ac8:	4876      	ldr	r0, [pc, #472]	; (8017ca4 <allPidInit+0x2b4>)
 8017aca:	f7fe ff9d 	bl	8016a08 <pidInit>
		PID_RATE_ROLL_INTEGRATION_LIMIT, PID_RATE_ROLL_OUTPUT_LIMIT, RATE_PID_DT, true, PID_RATE_LPF_CUTOFF_FREQ);
	pidInit(&pid[RATE_PITCH], pidParam[RATE_PITCH].kp, pidParam[RATE_PITCH].ki, pidParam[RATE_PITCH].kd, 
 8017ace:	edd7 7a04 	vldr	s15, [r7, #16]
 8017ad2:	ed97 7a05 	vldr	s14, [r7, #20]
 8017ad6:	edd7 6a06 	vldr	s13, [r7, #24]
 8017ada:	ed9f 3a6e 	vldr	s6, [pc, #440]	; 8017c94 <allPidInit+0x2a4>
 8017ade:	2101      	movs	r1, #1
 8017ae0:	eddf 2a6d 	vldr	s5, [pc, #436]	; 8017c98 <allPidInit+0x2a8>
 8017ae4:	ed9f 2a6d 	vldr	s4, [pc, #436]	; 8017c9c <allPidInit+0x2ac>
 8017ae8:	eddf 1a6d 	vldr	s3, [pc, #436]	; 8017ca0 <allPidInit+0x2b0>
 8017aec:	eeb0 1a66 	vmov.f32	s2, s13
 8017af0:	eef0 0a47 	vmov.f32	s1, s14
 8017af4:	eeb0 0a67 	vmov.f32	s0, s15
 8017af8:	486b      	ldr	r0, [pc, #428]	; (8017ca8 <allPidInit+0x2b8>)
 8017afa:	f7fe ff85 	bl	8016a08 <pidInit>
		PID_RATE_PITCH_INTEGRATION_LIMIT, PID_RATE_PITCH_OUTPUT_LIMIT, RATE_PID_DT, true, PID_RATE_LPF_CUTOFF_FREQ);
	pidInit(&pid[RATE_YAW], pidParam[RATE_YAW].kp, pidParam[RATE_YAW].ki, pidParam[RATE_YAW].kd, 
 8017afe:	edd7 7a07 	vldr	s15, [r7, #28]
 8017b02:	ed97 7a08 	vldr	s14, [r7, #32]
 8017b06:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8017b0a:	ed9f 3a62 	vldr	s6, [pc, #392]	; 8017c94 <allPidInit+0x2a4>
 8017b0e:	2101      	movs	r1, #1
 8017b10:	eddf 2a61 	vldr	s5, [pc, #388]	; 8017c98 <allPidInit+0x2a8>
 8017b14:	ed9f 2a65 	vldr	s4, [pc, #404]	; 8017cac <allPidInit+0x2bc>
 8017b18:	eddf 1a5c 	vldr	s3, [pc, #368]	; 8017c8c <allPidInit+0x29c>
 8017b1c:	eeb0 1a66 	vmov.f32	s2, s13
 8017b20:	eef0 0a47 	vmov.f32	s1, s14
 8017b24:	eeb0 0a67 	vmov.f32	s0, s15
 8017b28:	4861      	ldr	r0, [pc, #388]	; (8017cb0 <allPidInit+0x2c0>)
 8017b2a:	f7fe ff6d 	bl	8016a08 <pidInit>
		PID_RATE_YAW_INTEGRATION_LIMIT, PID_RATE_YAW_OUTPUT_LIMIT, RATE_PID_DT, true, PID_RATE_LPF_CUTOFF_FREQ);
	
	//PIDroll\pitch\yaw
	pidInit(&pid[ANGLE_ROLL], pidParam[ANGLE_ROLL].kp, pidParam[ANGLE_ROLL].ki, pidParam[ANGLE_ROLL].kd, 
 8017b2e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8017b32:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8017b36:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8017b3a:	ed9f 3a5e 	vldr	s6, [pc, #376]	; 8017cb4 <allPidInit+0x2c4>
 8017b3e:	2100      	movs	r1, #0
 8017b40:	eddf 2a55 	vldr	s5, [pc, #340]	; 8017c98 <allPidInit+0x2a8>
 8017b44:	ed9f 2a59 	vldr	s4, [pc, #356]	; 8017cac <allPidInit+0x2bc>
 8017b48:	eddf 1a5a 	vldr	s3, [pc, #360]	; 8017cb4 <allPidInit+0x2c4>
 8017b4c:	eeb0 1a66 	vmov.f32	s2, s13
 8017b50:	eef0 0a47 	vmov.f32	s1, s14
 8017b54:	eeb0 0a67 	vmov.f32	s0, s15
 8017b58:	4857      	ldr	r0, [pc, #348]	; (8017cb8 <allPidInit+0x2c8>)
 8017b5a:	f7fe ff55 	bl	8016a08 <pidInit>
		0, PID_ANGLE_ROLL_OUTPUT_LIMIT, ANGLE_PID_DT, false, 0);
	pidInit(&pid[ANGLE_PITCH], pidParam[ANGLE_PITCH].kp, pidParam[ANGLE_PITCH].ki, pidParam[ANGLE_PITCH].kd, 
 8017b5e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8017b62:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8017b66:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8017b6a:	ed9f 3a52 	vldr	s6, [pc, #328]	; 8017cb4 <allPidInit+0x2c4>
 8017b6e:	2100      	movs	r1, #0
 8017b70:	eddf 2a49 	vldr	s5, [pc, #292]	; 8017c98 <allPidInit+0x2a8>
 8017b74:	ed9f 2a4d 	vldr	s4, [pc, #308]	; 8017cac <allPidInit+0x2bc>
 8017b78:	eddf 1a4e 	vldr	s3, [pc, #312]	; 8017cb4 <allPidInit+0x2c4>
 8017b7c:	eeb0 1a66 	vmov.f32	s2, s13
 8017b80:	eef0 0a47 	vmov.f32	s1, s14
 8017b84:	eeb0 0a67 	vmov.f32	s0, s15
 8017b88:	484c      	ldr	r0, [pc, #304]	; (8017cbc <allPidInit+0x2cc>)
 8017b8a:	f7fe ff3d 	bl	8016a08 <pidInit>
		0, PID_ANGLE_PITCH_OUTPUT_LIMIT, ANGLE_PID_DT, false, 0);
	pidInit(&pid[ANGLE_YAW], pidParam[ANGLE_YAW].kp, pidParam[ANGLE_YAW].ki, pidParam[ANGLE_YAW].kd, 
 8017b8e:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8017b92:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8017b96:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8017b9a:	ed9f 3a46 	vldr	s6, [pc, #280]	; 8017cb4 <allPidInit+0x2c4>
 8017b9e:	2100      	movs	r1, #0
 8017ba0:	eddf 2a3d 	vldr	s5, [pc, #244]	; 8017c98 <allPidInit+0x2a8>
 8017ba4:	ed9f 2a46 	vldr	s4, [pc, #280]	; 8017cc0 <allPidInit+0x2d0>
 8017ba8:	eddf 1a42 	vldr	s3, [pc, #264]	; 8017cb4 <allPidInit+0x2c4>
 8017bac:	eeb0 1a66 	vmov.f32	s2, s13
 8017bb0:	eef0 0a47 	vmov.f32	s1, s14
 8017bb4:	eeb0 0a67 	vmov.f32	s0, s15
 8017bb8:	4842      	ldr	r0, [pc, #264]	; (8017cc4 <allPidInit+0x2d4>)
 8017bba:	f7fe ff25 	bl	8016a08 <pidInit>
		0, PID_ANGLE_YAW_OUTPUT_LIMIT, ANGLE_PID_DT, false, 0);
	
	//ZPID
	pidInit(&pid[VELOCITY_Z], pidParam[VELOCITY_Z].kp, pidParam[VELOCITY_Z].ki, pidParam[VELOCITY_Z].kd,
 8017bbe:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8017bc2:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8017bc6:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 8017bca:	eeb2 3a0e 	vmov.f32	s6, #46	; 0x41700000  15.0
 8017bce:	2101      	movs	r1, #1
 8017bd0:	eddf 2a31 	vldr	s5, [pc, #196]	; 8017c98 <allPidInit+0x2a8>
 8017bd4:	ed9f 2a3c 	vldr	s4, [pc, #240]	; 8017cc8 <allPidInit+0x2d8>
 8017bd8:	eddf 1a30 	vldr	s3, [pc, #192]	; 8017c9c <allPidInit+0x2ac>
 8017bdc:	eeb0 1a66 	vmov.f32	s2, s13
 8017be0:	eef0 0a47 	vmov.f32	s1, s14
 8017be4:	eeb0 0a67 	vmov.f32	s0, s15
 8017be8:	4838      	ldr	r0, [pc, #224]	; (8017ccc <allPidInit+0x2dc>)
 8017bea:	f7fe ff0d 	bl	8016a08 <pidInit>
		PID_VZ_INTEGRATION_LIMIT, PID_VZ_OUTPUT_LIMIT, VELOCITY_PID_DT, true, PID_VZ_LPF_CUTOFF_FREQ);
	//ZPID
	pidInit(&pid[POSHOLD_Z], pidParam[POSHOLD_Z].kp, pidParam[POSHOLD_Z].ki, pidParam[POSHOLD_Z].kd, 
 8017bee:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8017bf2:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8017bf6:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 8017bfa:	ed9f 3a2e 	vldr	s6, [pc, #184]	; 8017cb4 <allPidInit+0x2c4>
 8017bfe:	2100      	movs	r1, #0
 8017c00:	eddf 2a25 	vldr	s5, [pc, #148]	; 8017c98 <allPidInit+0x2a8>
 8017c04:	ed9f 2a2e 	vldr	s4, [pc, #184]	; 8017cc0 <allPidInit+0x2d0>
 8017c08:	eddf 1a2a 	vldr	s3, [pc, #168]	; 8017cb4 <allPidInit+0x2c4>
 8017c0c:	eeb0 1a66 	vmov.f32	s2, s13
 8017c10:	eef0 0a47 	vmov.f32	s1, s14
 8017c14:	eeb0 0a67 	vmov.f32	s0, s15
 8017c18:	482d      	ldr	r0, [pc, #180]	; (8017cd0 <allPidInit+0x2e0>)
 8017c1a:	f7fe fef5 	bl	8016a08 <pidInit>
		0, PID_POS_OUTPUT_LIMIT, POSITION_PID_DT, false, 0);
		
	//XYPID
	pidInit(&pid[VELOCITY_XY], pidParam[VELOCITY_XY].kp, pidParam[VELOCITY_XY].ki, pidParam[VELOCITY_XY].kd, 
 8017c1e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8017c22:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8017c26:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 8017c2a:	ed9f 3a22 	vldr	s6, [pc, #136]	; 8017cb4 <allPidInit+0x2c4>
 8017c2e:	2100      	movs	r1, #0
 8017c30:	eddf 2a19 	vldr	s5, [pc, #100]	; 8017c98 <allPidInit+0x2a8>
 8017c34:	eeb3 2a0e 	vmov.f32	s4, #62	; 0x41f00000  30.0
 8017c38:	eddf 1a1c 	vldr	s3, [pc, #112]	; 8017cac <allPidInit+0x2bc>
 8017c3c:	eeb0 1a66 	vmov.f32	s2, s13
 8017c40:	eef0 0a47 	vmov.f32	s1, s14
 8017c44:	eeb0 0a67 	vmov.f32	s0, s15
 8017c48:	4822      	ldr	r0, [pc, #136]	; (8017cd4 <allPidInit+0x2e4>)
 8017c4a:	f7fe fedd 	bl	8016a08 <pidInit>
		PID_VXY_INTEGRATION_LIMIT, PID_VXY_OUTPUT_LIMIT, VELOCITY_PID_DT, false, 0);
	//XYPID 
	pidInit(&pid[POSHOLD_XY], pidParam[POSHOLD_XY].kp, pidParam[POSHOLD_XY].ki, pidParam[POSHOLD_XY].kd, 
 8017c4e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8017c52:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8017c56:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 8017c5a:	ed9f 3a16 	vldr	s6, [pc, #88]	; 8017cb4 <allPidInit+0x2c4>
 8017c5e:	2100      	movs	r1, #0
 8017c60:	eddf 2a0d 	vldr	s5, [pc, #52]	; 8017c98 <allPidInit+0x2a8>
 8017c64:	ed9f 2a16 	vldr	s4, [pc, #88]	; 8017cc0 <allPidInit+0x2d0>
 8017c68:	eddf 1a12 	vldr	s3, [pc, #72]	; 8017cb4 <allPidInit+0x2c4>
 8017c6c:	eeb0 1a66 	vmov.f32	s2, s13
 8017c70:	eef0 0a47 	vmov.f32	s1, s14
 8017c74:	eeb0 0a67 	vmov.f32	s0, s15
 8017c78:	4817      	ldr	r0, [pc, #92]	; (8017cd8 <allPidInit+0x2e8>)
 8017c7a:	f7fe fec5 	bl	8016a08 <pidInit>
		0, PID_POS_OUTPUT_LIMIT, POSITION_PID_DT, false, 0);
}
 8017c7e:	bf00      	nop
 8017c80:	3780      	adds	r7, #128	; 0x80
 8017c82:	46bd      	mov	sp, r7
 8017c84:	bd80      	pop	{r7, pc}
 8017c86:	bf00      	nop
 8017c88:	2000b170 	.word	0x2000b170
 8017c8c:	42c80000 	.word	0x42c80000
 8017c90:	447a0000 	.word	0x447a0000
 8017c94:	42a00000 	.word	0x42a00000
 8017c98:	3b03126f 	.word	0x3b03126f
 8017c9c:	43fa0000 	.word	0x43fa0000
 8017ca0:	43480000 	.word	0x43480000
 8017ca4:	2000b4c0 	.word	0x2000b4c0
 8017ca8:	2000b518 	.word	0x2000b518
 8017cac:	43960000 	.word	0x43960000
 8017cb0:	2000b570 	.word	0x2000b570
 8017cb4:	00000000 	.word	0x00000000
 8017cb8:	2000b5c8 	.word	0x2000b5c8
 8017cbc:	2000b620 	.word	0x2000b620
 8017cc0:	43160000 	.word	0x43160000
 8017cc4:	2000b678 	.word	0x2000b678
 8017cc8:	44480000 	.word	0x44480000
 8017ccc:	2000b6d0 	.word	0x2000b6d0
 8017cd0:	2000b728 	.word	0x2000b728
 8017cd4:	2000b780 	.word	0x2000b780
 8017cd8:	2000b7d8 	.word	0x2000b7d8

08017cdc <stateControlInit>:

void stateControlInit(void)
{
 8017cdc:	b580      	push	{r7, lr}
 8017cde:	af00      	add	r7, sp, #0
	allPidInit();
 8017ce0:	f7ff fe86 	bl	80179f0 <allPidInit>
}
 8017ce4:	bf00      	nop
 8017ce6:	bd80      	pop	{r7, pc}

08017ce8 <stateControl>:

//
void stateControl(const sensorData_t *sensorData, const state_t *state, setpoint_t *setpoint, control_t *control, const u32 tick)
{
 8017ce8:	b580      	push	{r7, lr}
 8017cea:	b086      	sub	sp, #24
 8017cec:	af00      	add	r7, sp, #0
 8017cee:	60f8      	str	r0, [r7, #12]
 8017cf0:	60b9      	str	r1, [r7, #8]
 8017cf2:	607a      	str	r2, [r7, #4]
 8017cf4:	603b      	str	r3, [r7, #0]
	//PID
	if (RATE_DO_EXECUTE(POSITION_PID_RATE, tick))
 8017cf6:	6a3b      	ldr	r3, [r7, #32]
 8017cf8:	f003 0301 	and.w	r3, r3, #1
 8017cfc:	2b00      	cmp	r3, #0
 8017cfe:	d116      	bne.n	8017d2e <stateControl+0x46>
	{
		//Z
		if (setpoint->mode.z == modeAbs)
 8017d00:	687b      	ldr	r3, [r7, #4]
 8017d02:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017d06:	2b01      	cmp	r3, #1
 8017d08:	d111      	bne.n	8017d2e <stateControl+0x46>
		{
			setpoint->velocity.z = pidUpdate(&pid[POSHOLD_Z], setpoint->position.z - state->position.z);
 8017d0a:	687b      	ldr	r3, [r7, #4]
 8017d0c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8017d10:	68bb      	ldr	r3, [r7, #8]
 8017d12:	edd3 7a07 	vldr	s15, [r3, #28]
 8017d16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017d1a:	eeb0 0a67 	vmov.f32	s0, s15
 8017d1e:	489c      	ldr	r0, [pc, #624]	; (8017f90 <stateControl+0x2a8>)
 8017d20:	f7fe fedc 	bl	8016adc <pidUpdate>
 8017d24:	eef0 7a40 	vmov.f32	s15, s0
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		}
		//XY
	}
	
	//PID
	if (RATE_DO_EXECUTE(VELOCITY_PID_RATE, tick))
 8017d2e:	6a3b      	ldr	r3, [r7, #32]
 8017d30:	f003 0301 	and.w	r3, r3, #1
 8017d34:	2b00      	cmp	r3, #0
 8017d36:	d125      	bne.n	8017d84 <stateControl+0x9c>
	{
		//Z
		if (setpoint->mode.z != modeDisable)
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017d3e:	2b00      	cmp	r3, #0
 8017d40:	d020      	beq.n	8017d84 <stateControl+0x9c>
		{
			altThrustAdj = pidUpdate(&pid[VELOCITY_Z], setpoint->velocity.z - state->velocity.z);
 8017d42:	687b      	ldr	r3, [r7, #4]
 8017d44:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8017d48:	68bb      	ldr	r3, [r7, #8]
 8017d4a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8017d4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017d52:	eeb0 0a67 	vmov.f32	s0, s15
 8017d56:	488f      	ldr	r0, [pc, #572]	; (8017f94 <stateControl+0x2ac>)
 8017d58:	f7fe fec0 	bl	8016adc <pidUpdate>
 8017d5c:	eef0 7a40 	vmov.f32	s15, s0
 8017d60:	4b8d      	ldr	r3, [pc, #564]	; (8017f98 <stateControl+0x2b0>)
 8017d62:	edc3 7a00 	vstr	s15, [r3]
			
			altHoldThrust = altThrustAdj + commanderGetALtHoldThrottle();
 8017d66:	f7fd fa01 	bl	801516c <commanderGetALtHoldThrottle>
 8017d6a:	4603      	mov	r3, r0
 8017d6c:	ee07 3a90 	vmov	s15, r3
 8017d70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017d74:	4b88      	ldr	r3, [pc, #544]	; (8017f98 <stateControl+0x2b0>)
 8017d76:	edd3 7a00 	vldr	s15, [r3]
 8017d7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017d7e:	4b87      	ldr	r3, [pc, #540]	; (8017f9c <stateControl+0x2b4>)
 8017d80:	edc3 7a00 	vstr	s15, [r3]
		}
		//XY
	}
	
	//PID
	if (RATE_DO_EXECUTE(ANGLE_PID_RATE, tick))
 8017d84:	6a3b      	ldr	r3, [r7, #32]
 8017d86:	f003 0301 	and.w	r3, r3, #1
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	f040 8089 	bne.w	8017ea2 <stateControl+0x1ba>
	{
		if (setpoint->mode.x == modeDisable || setpoint->mode.y == modeDisable) 
 8017d90:	687b      	ldr	r3, [r7, #4]
 8017d92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8017d96:	2b00      	cmp	r3, #0
 8017d98:	d004      	beq.n	8017da4 <stateControl+0xbc>
 8017d9a:	687b      	ldr	r3, [r7, #4]
 8017d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8017da0:	2b00      	cmp	r3, #0
 8017da2:	d107      	bne.n	8017db4 <stateControl+0xcc>
		{
			attitudeDesired.roll = setpoint->attitude.roll;
 8017da4:	687b      	ldr	r3, [r7, #4]
 8017da6:	685b      	ldr	r3, [r3, #4]
 8017da8:	4a7d      	ldr	r2, [pc, #500]	; (8017fa0 <stateControl+0x2b8>)
 8017daa:	6053      	str	r3, [r2, #4]
			attitudeDesired.pitch = setpoint->attitude.pitch;
 8017dac:	687b      	ldr	r3, [r7, #4]
 8017dae:	689b      	ldr	r3, [r3, #8]
 8017db0:	4a7b      	ldr	r2, [pc, #492]	; (8017fa0 <stateControl+0x2b8>)
 8017db2:	6093      	str	r3, [r2, #8]
		}
		rateDesired.roll = pidUpdate(&pid[ANGLE_ROLL], attitudeDesired.roll - state->attitude.roll);
 8017db4:	4b7a      	ldr	r3, [pc, #488]	; (8017fa0 <stateControl+0x2b8>)
 8017db6:	ed93 7a01 	vldr	s14, [r3, #4]
 8017dba:	68bb      	ldr	r3, [r7, #8]
 8017dbc:	edd3 7a01 	vldr	s15, [r3, #4]
 8017dc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017dc4:	eeb0 0a67 	vmov.f32	s0, s15
 8017dc8:	4876      	ldr	r0, [pc, #472]	; (8017fa4 <stateControl+0x2bc>)
 8017dca:	f7fe fe87 	bl	8016adc <pidUpdate>
 8017dce:	eef0 7a40 	vmov.f32	s15, s0
 8017dd2:	4b75      	ldr	r3, [pc, #468]	; (8017fa8 <stateControl+0x2c0>)
 8017dd4:	edc3 7a01 	vstr	s15, [r3, #4]
		rateDesired.pitch = pidUpdate(&pid[ANGLE_PITCH], attitudeDesired.pitch - state->attitude.pitch);
 8017dd8:	4b71      	ldr	r3, [pc, #452]	; (8017fa0 <stateControl+0x2b8>)
 8017dda:	ed93 7a02 	vldr	s14, [r3, #8]
 8017dde:	68bb      	ldr	r3, [r7, #8]
 8017de0:	edd3 7a02 	vldr	s15, [r3, #8]
 8017de4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017de8:	eeb0 0a67 	vmov.f32	s0, s15
 8017dec:	486f      	ldr	r0, [pc, #444]	; (8017fac <stateControl+0x2c4>)
 8017dee:	f7fe fe75 	bl	8016adc <pidUpdate>
 8017df2:	eef0 7a40 	vmov.f32	s15, s0
 8017df6:	4b6c      	ldr	r3, [pc, #432]	; (8017fa8 <stateControl+0x2c0>)
 8017df8:	edc3 7a02 	vstr	s15, [r3, #8]
		
		if (setpoint->attitudeRate.yaw == 0)//yaw
 8017dfc:	687b      	ldr	r3, [r7, #4]
 8017dfe:	edd3 7a07 	vldr	s15, [r3, #28]
 8017e02:	eef5 7a40 	vcmp.f32	s15, #0.0
 8017e06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e0a:	d142      	bne.n	8017e92 <stateControl+0x1aa>
		{
			if (attitudeDesired.yaw == 0)//yaw
 8017e0c:	4b64      	ldr	r3, [pc, #400]	; (8017fa0 <stateControl+0x2b8>)
 8017e0e:	edd3 7a03 	vldr	s15, [r3, #12]
 8017e12:	eef5 7a40 	vcmp.f32	s15, #0.0
 8017e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e1a:	d103      	bne.n	8017e24 <stateControl+0x13c>
			{
				attitudeDesired.yaw = state->attitude.yaw;//
 8017e1c:	68bb      	ldr	r3, [r7, #8]
 8017e1e:	68db      	ldr	r3, [r3, #12]
 8017e20:	4a5f      	ldr	r2, [pc, #380]	; (8017fa0 <stateControl+0x2b8>)
 8017e22:	60d3      	str	r3, [r2, #12]
			}
			float yawError = attitudeDesired.yaw - state->attitude.yaw;
 8017e24:	4b5e      	ldr	r3, [pc, #376]	; (8017fa0 <stateControl+0x2b8>)
 8017e26:	ed93 7a03 	vldr	s14, [r3, #12]
 8017e2a:	68bb      	ldr	r3, [r7, #8]
 8017e2c:	edd3 7a03 	vldr	s15, [r3, #12]
 8017e30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017e34:	edc7 7a05 	vstr	s15, [r7, #20]
			if (yawError >= +180)
 8017e38:	edd7 7a05 	vldr	s15, [r7, #20]
 8017e3c:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8017fb0 <stateControl+0x2c8>
 8017e40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8017e44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e48:	db07      	blt.n	8017e5a <stateControl+0x172>
				yawError -= 360;
 8017e4a:	edd7 7a05 	vldr	s15, [r7, #20]
 8017e4e:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8017fb4 <stateControl+0x2cc>
 8017e52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017e56:	edc7 7a05 	vstr	s15, [r7, #20]
			if (yawError <= -180)
 8017e5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8017e5e:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8017fb8 <stateControl+0x2d0>
 8017e62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8017e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017e6a:	d807      	bhi.n	8017e7c <stateControl+0x194>
				yawError += 360;
 8017e6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8017e70:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8017fb4 <stateControl+0x2cc>
 8017e74:	ee77 7a87 	vadd.f32	s15, s15, s14
 8017e78:	edc7 7a05 	vstr	s15, [r7, #20]
			rateDesired.yaw = pidUpdate(&pid[ANGLE_YAW], yawError);
 8017e7c:	ed97 0a05 	vldr	s0, [r7, #20]
 8017e80:	484e      	ldr	r0, [pc, #312]	; (8017fbc <stateControl+0x2d4>)
 8017e82:	f7fe fe2b 	bl	8016adc <pidUpdate>
 8017e86:	eef0 7a40 	vmov.f32	s15, s0
 8017e8a:	4b47      	ldr	r3, [pc, #284]	; (8017fa8 <stateControl+0x2c0>)
 8017e8c:	edc3 7a03 	vstr	s15, [r3, #12]
 8017e90:	e007      	b.n	8017ea2 <stateControl+0x1ba>
		} 
		else//
		{
			attitudeDesired.yaw = 0;
 8017e92:	4b43      	ldr	r3, [pc, #268]	; (8017fa0 <stateControl+0x2b8>)
 8017e94:	f04f 0200 	mov.w	r2, #0
 8017e98:	60da      	str	r2, [r3, #12]
			rateDesired.yaw = setpoint->attitudeRate.yaw;
 8017e9a:	687b      	ldr	r3, [r7, #4]
 8017e9c:	69db      	ldr	r3, [r3, #28]
 8017e9e:	4a42      	ldr	r2, [pc, #264]	; (8017fa8 <stateControl+0x2c0>)
 8017ea0:	60d3      	str	r3, [r2, #12]
		}
	}
	
	//PID
	if (RATE_DO_EXECUTE(RATE_PID_RATE, tick))
 8017ea2:	6a3b      	ldr	r3, [r7, #32]
 8017ea4:	f003 0301 	and.w	r3, r3, #1
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	d15f      	bne.n	8017f6c <stateControl+0x284>
	{
		//
		if (setpoint->mode.roll == modeVelocity || setpoint->mode.pitch == modeVelocity)
 8017eac:	687b      	ldr	r3, [r7, #4]
 8017eae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017eb2:	2b02      	cmp	r3, #2
 8017eb4:	d004      	beq.n	8017ec0 <stateControl+0x1d8>
 8017eb6:	687b      	ldr	r3, [r7, #4]
 8017eb8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8017ebc:	2b02      	cmp	r3, #2
 8017ebe:	d10d      	bne.n	8017edc <stateControl+0x1f4>
		{
			rateDesired.roll = setpoint->attitudeRate.roll;
 8017ec0:	687b      	ldr	r3, [r7, #4]
 8017ec2:	695b      	ldr	r3, [r3, #20]
 8017ec4:	4a38      	ldr	r2, [pc, #224]	; (8017fa8 <stateControl+0x2c0>)
 8017ec6:	6053      	str	r3, [r2, #4]
			rateDesired.pitch = setpoint->attitudeRate.pitch;
 8017ec8:	687b      	ldr	r3, [r7, #4]
 8017eca:	699b      	ldr	r3, [r3, #24]
 8017ecc:	4a36      	ldr	r2, [pc, #216]	; (8017fa8 <stateControl+0x2c0>)
 8017ece:	6093      	str	r3, [r2, #8]
			pidReset(&pid[ANGLE_ROLL]);
 8017ed0:	4834      	ldr	r0, [pc, #208]	; (8017fa4 <stateControl+0x2bc>)
 8017ed2:	f7fe feba 	bl	8016c4a <pidReset>
			pidReset(&pid[ANGLE_PITCH]);
 8017ed6:	4835      	ldr	r0, [pc, #212]	; (8017fac <stateControl+0x2c4>)
 8017ed8:	f7fe feb7 	bl	8016c4a <pidReset>
		}
		
		//MINCHECKPID
		if(rcCommand[THROTTLE] <= RC_COMMANDER_MINCHECK)
 8017edc:	4b38      	ldr	r3, [pc, #224]	; (8017fc0 <stateControl+0x2d8>)
 8017ede:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8017ee2:	f240 424c 	movw	r2, #1100	; 0x44c
 8017ee6:	4293      	cmp	r3, r2
 8017ee8:	dc0a      	bgt.n	8017f00 <stateControl+0x218>
		{
			pidResetIntegral(&pid[RATE_ROLL]);
 8017eea:	4836      	ldr	r0, [pc, #216]	; (8017fc4 <stateControl+0x2dc>)
 8017eec:	f7fe fec7 	bl	8016c7e <pidResetIntegral>
			pidResetIntegral(&pid[RATE_PITCH]);
 8017ef0:	4835      	ldr	r0, [pc, #212]	; (8017fc8 <stateControl+0x2e0>)
 8017ef2:	f7fe fec4 	bl	8016c7e <pidResetIntegral>
			pidResetIntegral(&pid[RATE_YAW]);
 8017ef6:	4835      	ldr	r0, [pc, #212]	; (8017fcc <stateControl+0x2e4>)
 8017ef8:	f7fe fec1 	bl	8016c7e <pidResetIntegral>
			stateControlResetYawHolding();//
 8017efc:	f000 f868 	bl	8017fd0 <stateControlResetYawHolding>
		}
		
		control->roll = pidUpdate(&pid[RATE_ROLL], rateDesired.roll - sensorData->gyro.x);
 8017f00:	4b29      	ldr	r3, [pc, #164]	; (8017fa8 <stateControl+0x2c0>)
 8017f02:	ed93 7a01 	vldr	s14, [r3, #4]
 8017f06:	68fb      	ldr	r3, [r7, #12]
 8017f08:	edd3 7a03 	vldr	s15, [r3, #12]
 8017f0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017f10:	eeb0 0a67 	vmov.f32	s0, s15
 8017f14:	482b      	ldr	r0, [pc, #172]	; (8017fc4 <stateControl+0x2dc>)
 8017f16:	f7fe fde1 	bl	8016adc <pidUpdate>
 8017f1a:	eef0 7a40 	vmov.f32	s15, s0
 8017f1e:	683b      	ldr	r3, [r7, #0]
 8017f20:	edc3 7a00 	vstr	s15, [r3]
		control->pitch = pidUpdate(&pid[RATE_PITCH], rateDesired.pitch - sensorData->gyro.y);
 8017f24:	4b20      	ldr	r3, [pc, #128]	; (8017fa8 <stateControl+0x2c0>)
 8017f26:	ed93 7a02 	vldr	s14, [r3, #8]
 8017f2a:	68fb      	ldr	r3, [r7, #12]
 8017f2c:	edd3 7a04 	vldr	s15, [r3, #16]
 8017f30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017f34:	eeb0 0a67 	vmov.f32	s0, s15
 8017f38:	4823      	ldr	r0, [pc, #140]	; (8017fc8 <stateControl+0x2e0>)
 8017f3a:	f7fe fdcf 	bl	8016adc <pidUpdate>
 8017f3e:	eef0 7a40 	vmov.f32	s15, s0
 8017f42:	683b      	ldr	r3, [r7, #0]
 8017f44:	edc3 7a01 	vstr	s15, [r3, #4]
		control->yaw = pidUpdate(&pid[RATE_YAW], rateDesired.yaw - sensorData->gyro.z);
 8017f48:	4b17      	ldr	r3, [pc, #92]	; (8017fa8 <stateControl+0x2c0>)
 8017f4a:	ed93 7a03 	vldr	s14, [r3, #12]
 8017f4e:	68fb      	ldr	r3, [r7, #12]
 8017f50:	edd3 7a05 	vldr	s15, [r3, #20]
 8017f54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017f58:	eeb0 0a67 	vmov.f32	s0, s15
 8017f5c:	481b      	ldr	r0, [pc, #108]	; (8017fcc <stateControl+0x2e4>)
 8017f5e:	f7fe fdbd 	bl	8016adc <pidUpdate>
 8017f62:	eef0 7a40 	vmov.f32	s15, s0
 8017f66:	683b      	ldr	r3, [r7, #0]
 8017f68:	edc3 7a02 	vstr	s15, [r3, #8]
	}
	
	//
	if (setpoint->mode.z == modeDisable)
 8017f6c:	687b      	ldr	r3, [r7, #4]
 8017f6e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017f72:	2b00      	cmp	r3, #0
 8017f74:	d104      	bne.n	8017f80 <stateControl+0x298>
	{
		control->thrust = setpoint->thrust;
 8017f76:	687b      	ldr	r3, [r7, #4]
 8017f78:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8017f7a:	683b      	ldr	r3, [r7, #0]
 8017f7c:	60da      	str	r2, [r3, #12]
	}
	else
	{
		control->thrust = altHoldThrust;
	}
}
 8017f7e:	e003      	b.n	8017f88 <stateControl+0x2a0>
		control->thrust = altHoldThrust;
 8017f80:	4b06      	ldr	r3, [pc, #24]	; (8017f9c <stateControl+0x2b4>)
 8017f82:	681a      	ldr	r2, [r3, #0]
 8017f84:	683b      	ldr	r3, [r7, #0]
 8017f86:	60da      	str	r2, [r3, #12]
}
 8017f88:	bf00      	nop
 8017f8a:	3718      	adds	r7, #24
 8017f8c:	46bd      	mov	sp, r7
 8017f8e:	bd80      	pop	{r7, pc}
 8017f90:	2000b728 	.word	0x2000b728
 8017f94:	2000b6d0 	.word	0x2000b6d0
 8017f98:	2000b844 	.word	0x2000b844
 8017f9c:	2000b830 	.word	0x2000b830
 8017fa0:	2000b834 	.word	0x2000b834
 8017fa4:	2000b5c8 	.word	0x2000b5c8
 8017fa8:	2000b4b0 	.word	0x2000b4b0
 8017fac:	2000b620 	.word	0x2000b620
 8017fb0:	43340000 	.word	0x43340000
 8017fb4:	43b40000 	.word	0x43b40000
 8017fb8:	c3340000 	.word	0xc3340000
 8017fbc:	2000b678 	.word	0x2000b678
 8017fc0:	2000b314 	.word	0x2000b314
 8017fc4:	2000b4c0 	.word	0x2000b4c0
 8017fc8:	2000b518 	.word	0x2000b518
 8017fcc:	2000b570 	.word	0x2000b570

08017fd0 <stateControlResetYawHolding>:

//
void stateControlResetYawHolding(void)
{
 8017fd0:	b480      	push	{r7}
 8017fd2:	af00      	add	r7, sp, #0
	attitudeDesired.yaw = state.attitude.yaw;
 8017fd4:	4b04      	ldr	r3, [pc, #16]	; (8017fe8 <stateControlResetYawHolding+0x18>)
 8017fd6:	68db      	ldr	r3, [r3, #12]
 8017fd8:	4a04      	ldr	r2, [pc, #16]	; (8017fec <stateControlResetYawHolding+0x1c>)
 8017fda:	60d3      	str	r3, [r2, #12]
}
 8017fdc:	bf00      	nop
 8017fde:	46bd      	mov	sp, r7
 8017fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fe4:	4770      	bx	lr
 8017fe6:	bf00      	nop
 8017fe8:	2000b43c 	.word	0x2000b43c
 8017fec:	2000b834 	.word	0x2000b834

08017ff0 <stateControlSetVelocityZPIDIntegration>:

//ZPID
void stateControlSetVelocityZPIDIntegration(float integ)
{
 8017ff0:	b580      	push	{r7, lr}
 8017ff2:	b082      	sub	sp, #8
 8017ff4:	af00      	add	r7, sp, #0
 8017ff6:	ed87 0a01 	vstr	s0, [r7, #4]
	pidSetIntegral(&pid[VELOCITY_Z], integ / pid[VELOCITY_Z].ki);
 8017ffa:	4b08      	ldr	r3, [pc, #32]	; (801801c <stateControlSetVelocityZPIDIntegration+0x2c>)
 8017ffc:	edd3 7a8a 	vldr	s15, [r3, #552]	; 0x228
 8018000:	ed97 7a01 	vldr	s14, [r7, #4]
 8018004:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8018008:	eeb0 0a66 	vmov.f32	s0, s13
 801800c:	4804      	ldr	r0, [pc, #16]	; (8018020 <stateControlSetVelocityZPIDIntegration+0x30>)
 801800e:	f7fe fe44 	bl	8016c9a <pidSetIntegral>
}
 8018012:	bf00      	nop
 8018014:	3708      	adds	r7, #8
 8018016:	46bd      	mov	sp, r7
 8018018:	bd80      	pop	{r7, pc}
 801801a:	bf00      	nop
 801801c:	2000b4c0 	.word	0x2000b4c0
 8018020:	2000b6d0 	.word	0x2000b6d0

08018024 <accSetCalibrationCycles>:
static accCalibration_t accCalibration;	//

biquadFilter_t accFilterLPF[XYZ_AXIS_COUNT];//

void accSetCalibrationCycles(uint16_t calibrationCyclesRequired)
{
 8018024:	b480      	push	{r7}
 8018026:	b083      	sub	sp, #12
 8018028:	af00      	add	r7, sp, #0
 801802a:	4603      	mov	r3, r0
 801802c:	80fb      	strh	r3, [r7, #6]
    accCalibration.cycleCount = calibrationCyclesRequired;
 801802e:	4a05      	ldr	r2, [pc, #20]	; (8018044 <accSetCalibrationCycles+0x20>)
 8018030:	88fb      	ldrh	r3, [r7, #6]
 8018032:	f8a2 3052 	strh.w	r3, [r2, #82]	; 0x52
}
 8018036:	bf00      	nop
 8018038:	370c      	adds	r7, #12
 801803a:	46bd      	mov	sp, r7
 801803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018040:	4770      	bx	lr
 8018042:	bf00      	nop
 8018044:	200086cc 	.word	0x200086cc

08018048 <accIsCalibrationComplete>:

bool accIsCalibrationComplete(void)
{
 8018048:	b480      	push	{r7}
 801804a:	af00      	add	r7, sp, #0
    return accCalibration.cycleCount == 0;
 801804c:	4b06      	ldr	r3, [pc, #24]	; (8018068 <accIsCalibrationComplete+0x20>)
 801804e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8018052:	2b00      	cmp	r3, #0
 8018054:	bf0c      	ite	eq
 8018056:	2301      	moveq	r3, #1
 8018058:	2300      	movne	r3, #0
 801805a:	b2db      	uxtb	r3, r3
}
 801805c:	4618      	mov	r0, r3
 801805e:	46bd      	mov	sp, r7
 8018060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018064:	4770      	bx	lr
 8018066:	bf00      	nop
 8018068:	200086cc 	.word	0x200086cc

0801806c <isOnFinalAccelerationCalibrationCycle>:

static bool isOnFinalAccelerationCalibrationCycle(void)
{
 801806c:	b480      	push	{r7}
 801806e:	af00      	add	r7, sp, #0
    return accCalibration.cycleCount == 1;
 8018070:	4b06      	ldr	r3, [pc, #24]	; (801808c <isOnFinalAccelerationCalibrationCycle+0x20>)
 8018072:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8018076:	2b01      	cmp	r3, #1
 8018078:	bf0c      	ite	eq
 801807a:	2301      	moveq	r3, #1
 801807c:	2300      	movne	r3, #0
 801807e:	b2db      	uxtb	r3, r3
}
 8018080:	4618      	mov	r0, r3
 8018082:	46bd      	mov	sp, r7
 8018084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018088:	4770      	bx	lr
 801808a:	bf00      	nop
 801808c:	200086cc 	.word	0x200086cc

08018090 <isOnFirstAccelerationCalibrationCycle>:

static bool isOnFirstAccelerationCalibrationCycle(void)
{
 8018090:	b480      	push	{r7}
 8018092:	af00      	add	r7, sp, #0
    return accCalibration.cycleCount == CALIBRATING_ACC_CYCLES;
 8018094:	4b06      	ldr	r3, [pc, #24]	; (80180b0 <isOnFirstAccelerationCalibrationCycle+0x20>)
 8018096:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 801809a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 801809e:	bf0c      	ite	eq
 80180a0:	2301      	moveq	r3, #1
 80180a2:	2300      	movne	r3, #0
 80180a4:	b2db      	uxtb	r3, r3
}
 80180a6:	4618      	mov	r0, r3
 80180a8:	46bd      	mov	sp, r7
 80180aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180ae:	4770      	bx	lr
 80180b0:	200086cc 	.word	0x200086cc

080180b4 <getPrimaryAxisIndex>:

//
static int getPrimaryAxisIndex(Axis3i16 accADCSample)
{
 80180b4:	b480      	push	{r7}
 80180b6:	b083      	sub	sp, #12
 80180b8:	af00      	add	r7, sp, #0
 80180ba:	463b      	mov	r3, r7
 80180bc:	e883 0003 	stmia.w	r3, {r0, r1}
    // Tolerate up to atan(1 / 1.5) = 33 deg tilt (in worst case 66 deg separation between points)
    if ((ABS(accADCSample.z) / 1.5f) > ABS(accADCSample.x) && (ABS(accADCSample.z) / 1.5f) > ABS(accADCSample.y)) 
 80180c0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80180c4:	2b00      	cmp	r3, #0
 80180c6:	da07      	bge.n	80180d8 <getPrimaryAxisIndex+0x24>
 80180c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80180cc:	425b      	negs	r3, r3
 80180ce:	ee07 3a90 	vmov	s15, r3
 80180d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80180d6:	e005      	b.n	80180e4 <getPrimaryAxisIndex+0x30>
 80180d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80180dc:	ee07 3a90 	vmov	s15, r3
 80180e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80180e4:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 80180e8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80180ec:	f9b7 3000 	ldrsh.w	r3, [r7]
 80180f0:	2b00      	cmp	r3, #0
 80180f2:	da07      	bge.n	8018104 <getPrimaryAxisIndex+0x50>
 80180f4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80180f8:	425b      	negs	r3, r3
 80180fa:	ee07 3a90 	vmov	s15, r3
 80180fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018102:	e005      	b.n	8018110 <getPrimaryAxisIndex+0x5c>
 8018104:	f9b7 3000 	ldrsh.w	r3, [r7]
 8018108:	ee07 3a90 	vmov	s15, r3
 801810c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018110:	eef4 7ac7 	vcmpe.f32	s15, s14
 8018114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018118:	d534      	bpl.n	8018184 <getPrimaryAxisIndex+0xd0>
 801811a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801811e:	2b00      	cmp	r3, #0
 8018120:	da07      	bge.n	8018132 <getPrimaryAxisIndex+0x7e>
 8018122:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018126:	425b      	negs	r3, r3
 8018128:	ee07 3a90 	vmov	s15, r3
 801812c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018130:	e005      	b.n	801813e <getPrimaryAxisIndex+0x8a>
 8018132:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018136:	ee07 3a90 	vmov	s15, r3
 801813a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801813e:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8018142:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8018146:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801814a:	2b00      	cmp	r3, #0
 801814c:	da07      	bge.n	801815e <getPrimaryAxisIndex+0xaa>
 801814e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018152:	425b      	negs	r3, r3
 8018154:	ee07 3a90 	vmov	s15, r3
 8018158:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801815c:	e005      	b.n	801816a <getPrimaryAxisIndex+0xb6>
 801815e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018162:	ee07 3a90 	vmov	s15, r3
 8018166:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801816a:	eef4 7ac7 	vcmpe.f32	s15, s14
 801816e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018172:	d507      	bpl.n	8018184 <getPrimaryAxisIndex+0xd0>
	{
        //Z-axis
        return (accADCSample.z > 0) ? 0 : 1;
 8018174:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018178:	2b00      	cmp	r3, #0
 801817a:	bfd4      	ite	le
 801817c:	2301      	movle	r3, #1
 801817e:	2300      	movgt	r3, #0
 8018180:	b2db      	uxtb	r3, r3
 8018182:	e0c5      	b.n	8018310 <getPrimaryAxisIndex+0x25c>
    }
    else if ((ABS(accADCSample.x) / 1.5f) > ABS(accADCSample.y) && (ABS(accADCSample.x) / 1.5f) > ABS(accADCSample.z)) 
 8018184:	f9b7 3000 	ldrsh.w	r3, [r7]
 8018188:	2b00      	cmp	r3, #0
 801818a:	da07      	bge.n	801819c <getPrimaryAxisIndex+0xe8>
 801818c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8018190:	425b      	negs	r3, r3
 8018192:	ee07 3a90 	vmov	s15, r3
 8018196:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801819a:	e005      	b.n	80181a8 <getPrimaryAxisIndex+0xf4>
 801819c:	f9b7 3000 	ldrsh.w	r3, [r7]
 80181a0:	ee07 3a90 	vmov	s15, r3
 80181a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181a8:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 80181ac:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80181b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80181b4:	2b00      	cmp	r3, #0
 80181b6:	da07      	bge.n	80181c8 <getPrimaryAxisIndex+0x114>
 80181b8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80181bc:	425b      	negs	r3, r3
 80181be:	ee07 3a90 	vmov	s15, r3
 80181c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181c6:	e005      	b.n	80181d4 <getPrimaryAxisIndex+0x120>
 80181c8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80181cc:	ee07 3a90 	vmov	s15, r3
 80181d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80181d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80181dc:	d534      	bpl.n	8018248 <getPrimaryAxisIndex+0x194>
 80181de:	f9b7 3000 	ldrsh.w	r3, [r7]
 80181e2:	2b00      	cmp	r3, #0
 80181e4:	da07      	bge.n	80181f6 <getPrimaryAxisIndex+0x142>
 80181e6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80181ea:	425b      	negs	r3, r3
 80181ec:	ee07 3a90 	vmov	s15, r3
 80181f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181f4:	e005      	b.n	8018202 <getPrimaryAxisIndex+0x14e>
 80181f6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80181fa:	ee07 3a90 	vmov	s15, r3
 80181fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018202:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8018206:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801820a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801820e:	2b00      	cmp	r3, #0
 8018210:	da07      	bge.n	8018222 <getPrimaryAxisIndex+0x16e>
 8018212:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018216:	425b      	negs	r3, r3
 8018218:	ee07 3a90 	vmov	s15, r3
 801821c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018220:	e005      	b.n	801822e <getPrimaryAxisIndex+0x17a>
 8018222:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018226:	ee07 3a90 	vmov	s15, r3
 801822a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801822e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8018232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018236:	d507      	bpl.n	8018248 <getPrimaryAxisIndex+0x194>
	{
        //X-axis
        return (accADCSample.x > 0) ? 2 : 3;
 8018238:	f9b7 3000 	ldrsh.w	r3, [r7]
 801823c:	2b00      	cmp	r3, #0
 801823e:	dd01      	ble.n	8018244 <getPrimaryAxisIndex+0x190>
 8018240:	2302      	movs	r3, #2
 8018242:	e065      	b.n	8018310 <getPrimaryAxisIndex+0x25c>
 8018244:	2303      	movs	r3, #3
 8018246:	e063      	b.n	8018310 <getPrimaryAxisIndex+0x25c>
    }
    else if ((ABS(accADCSample.y) / 1.5f) > ABS(accADCSample.x) && (ABS(accADCSample.y) / 1.5f) > ABS(accADCSample.z)) 
 8018248:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801824c:	2b00      	cmp	r3, #0
 801824e:	da07      	bge.n	8018260 <getPrimaryAxisIndex+0x1ac>
 8018250:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018254:	425b      	negs	r3, r3
 8018256:	ee07 3a90 	vmov	s15, r3
 801825a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801825e:	e005      	b.n	801826c <getPrimaryAxisIndex+0x1b8>
 8018260:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018264:	ee07 3a90 	vmov	s15, r3
 8018268:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801826c:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8018270:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8018274:	f9b7 3000 	ldrsh.w	r3, [r7]
 8018278:	2b00      	cmp	r3, #0
 801827a:	da07      	bge.n	801828c <getPrimaryAxisIndex+0x1d8>
 801827c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8018280:	425b      	negs	r3, r3
 8018282:	ee07 3a90 	vmov	s15, r3
 8018286:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801828a:	e005      	b.n	8018298 <getPrimaryAxisIndex+0x1e4>
 801828c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8018290:	ee07 3a90 	vmov	s15, r3
 8018294:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018298:	eef4 7ac7 	vcmpe.f32	s15, s14
 801829c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80182a0:	d534      	bpl.n	801830c <getPrimaryAxisIndex+0x258>
 80182a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80182a6:	2b00      	cmp	r3, #0
 80182a8:	da07      	bge.n	80182ba <getPrimaryAxisIndex+0x206>
 80182aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80182ae:	425b      	negs	r3, r3
 80182b0:	ee07 3a90 	vmov	s15, r3
 80182b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80182b8:	e005      	b.n	80182c6 <getPrimaryAxisIndex+0x212>
 80182ba:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80182be:	ee07 3a90 	vmov	s15, r3
 80182c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80182c6:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 80182ca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80182ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80182d2:	2b00      	cmp	r3, #0
 80182d4:	da07      	bge.n	80182e6 <getPrimaryAxisIndex+0x232>
 80182d6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80182da:	425b      	negs	r3, r3
 80182dc:	ee07 3a90 	vmov	s15, r3
 80182e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80182e4:	e005      	b.n	80182f2 <getPrimaryAxisIndex+0x23e>
 80182e6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80182ea:	ee07 3a90 	vmov	s15, r3
 80182ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80182f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80182f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80182fa:	d507      	bpl.n	801830c <getPrimaryAxisIndex+0x258>
	{
        //Y-axis
        return (accADCSample.y > 0) ? 4 : 5;
 80182fc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018300:	2b00      	cmp	r3, #0
 8018302:	dd01      	ble.n	8018308 <getPrimaryAxisIndex+0x254>
 8018304:	2304      	movs	r3, #4
 8018306:	e003      	b.n	8018310 <getPrimaryAxisIndex+0x25c>
 8018308:	2305      	movs	r3, #5
 801830a:	e001      	b.n	8018310 <getPrimaryAxisIndex+0x25c>
    }
    else
        return -1;
 801830c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018310:	4618      	mov	r0, r3
 8018312:	370c      	adds	r7, #12
 8018314:	46bd      	mov	sp, r7
 8018316:	f85d 7b04 	ldr.w	r7, [sp], #4
 801831a:	4770      	bx	lr

0801831c <performAcclerationCalibration>:

//
static void performAcclerationCalibration(Axis3i16 accADCSample)
{
 801831c:	b580      	push	{r7, lr}
 801831e:	b0a2      	sub	sp, #136	; 0x88
 8018320:	af00      	add	r7, sp, #0
 8018322:	463b      	mov	r3, r7
 8018324:	e883 0003 	stmia.w	r3, {r0, r1}
    int positionIndex = getPrimaryAxisIndex(accADCSample);
 8018328:	463b      	mov	r3, r7
 801832a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801832e:	f7ff fec1 	bl	80180b4 <getPrimaryAxisIndex>
 8018332:	6738      	str	r0, [r7, #112]	; 0x70

    if (positionIndex < 0) 
 8018334:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8018336:	2b00      	cmp	r3, #0
 8018338:	f2c0 81b8 	blt.w	80186ac <performAcclerationCalibration+0x390>
	{
        return;
    }

    //
    if (positionIndex == 0 && isOnFirstAccelerationCalibrationCycle()) 
 801833c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801833e:	2b00      	cmp	r3, #0
 8018340:	d141      	bne.n	80183c6 <performAcclerationCalibration+0xaa>
 8018342:	f7ff fea5 	bl	8018090 <isOnFirstAccelerationCalibrationCycle>
 8018346:	4603      	mov	r3, r0
 8018348:	2b00      	cmp	r3, #0
 801834a:	d03c      	beq.n	80183c6 <performAcclerationCalibration+0xaa>
	{
        for (int axis = 0; axis < 6; axis++) 
 801834c:	2300      	movs	r3, #0
 801834e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8018352:	e02b      	b.n	80183ac <performAcclerationCalibration+0x90>
		{
            accCalibration.calibratedAxis[axis] = false;
 8018354:	4ab8      	ldr	r2, [pc, #736]	; (8018638 <performAcclerationCalibration+0x31c>)
 8018356:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801835a:	4413      	add	r3, r2
 801835c:	334c      	adds	r3, #76	; 0x4c
 801835e:	2200      	movs	r2, #0
 8018360:	701a      	strb	r2, [r3, #0]
            accCalibration.accSamples[axis][X] = 0;
 8018362:	49b5      	ldr	r1, [pc, #724]	; (8018638 <performAcclerationCalibration+0x31c>)
 8018364:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8018368:	4613      	mov	r3, r2
 801836a:	005b      	lsls	r3, r3, #1
 801836c:	4413      	add	r3, r2
 801836e:	009b      	lsls	r3, r3, #2
 8018370:	440b      	add	r3, r1
 8018372:	2200      	movs	r2, #0
 8018374:	601a      	str	r2, [r3, #0]
            accCalibration.accSamples[axis][Y] = 0;
 8018376:	49b0      	ldr	r1, [pc, #704]	; (8018638 <performAcclerationCalibration+0x31c>)
 8018378:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 801837c:	4613      	mov	r3, r2
 801837e:	005b      	lsls	r3, r3, #1
 8018380:	4413      	add	r3, r2
 8018382:	009b      	lsls	r3, r3, #2
 8018384:	440b      	add	r3, r1
 8018386:	3304      	adds	r3, #4
 8018388:	2200      	movs	r2, #0
 801838a:	601a      	str	r2, [r3, #0]
            accCalibration.accSamples[axis][Z] = 0;
 801838c:	49aa      	ldr	r1, [pc, #680]	; (8018638 <performAcclerationCalibration+0x31c>)
 801838e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8018392:	4613      	mov	r3, r2
 8018394:	005b      	lsls	r3, r3, #1
 8018396:	4413      	add	r3, r2
 8018398:	009b      	lsls	r3, r3, #2
 801839a:	440b      	add	r3, r1
 801839c:	3308      	adds	r3, #8
 801839e:	2200      	movs	r2, #0
 80183a0:	601a      	str	r2, [r3, #0]
        for (int axis = 0; axis < 6; axis++) 
 80183a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80183a6:	3301      	adds	r3, #1
 80183a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80183ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80183b0:	2b05      	cmp	r3, #5
 80183b2:	ddcf      	ble.n	8018354 <performAcclerationCalibration+0x38>
        }
        accCalibration.calibratedAxisCount = 0;
 80183b4:	4ba0      	ldr	r3, [pc, #640]	; (8018638 <performAcclerationCalibration+0x31c>)
 80183b6:	2200      	movs	r2, #0
 80183b8:	649a      	str	r2, [r3, #72]	; 0x48
		DISABLE_STATE(ACCELEROMETER_CALIBRATED);
 80183ba:	4ba0      	ldr	r3, [pc, #640]	; (801863c <performAcclerationCalibration+0x320>)
 80183bc:	681b      	ldr	r3, [r3, #0]
 80183be:	f023 0302 	bic.w	r3, r3, #2
 80183c2:	4a9e      	ldr	r2, [pc, #632]	; (801863c <performAcclerationCalibration+0x320>)
 80183c4:	6013      	str	r3, [r2, #0]
    }
	
	//
    if (!accCalibration.calibratedAxis[positionIndex]) 
 80183c6:	4a9c      	ldr	r2, [pc, #624]	; (8018638 <performAcclerationCalibration+0x31c>)
 80183c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80183ca:	4413      	add	r3, r2
 80183cc:	334c      	adds	r3, #76	; 0x4c
 80183ce:	781b      	ldrb	r3, [r3, #0]
 80183d0:	f083 0301 	eor.w	r3, r3, #1
 80183d4:	b2db      	uxtb	r3, r3
 80183d6:	2b00      	cmp	r3, #0
 80183d8:	f000 8093 	beq.w	8018502 <performAcclerationCalibration+0x1e6>
	{
        accCalibration.accSamples[positionIndex][X] += accADCSample.x;
 80183dc:	4996      	ldr	r1, [pc, #600]	; (8018638 <performAcclerationCalibration+0x31c>)
 80183de:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80183e0:	4613      	mov	r3, r2
 80183e2:	005b      	lsls	r3, r3, #1
 80183e4:	4413      	add	r3, r2
 80183e6:	009b      	lsls	r3, r3, #2
 80183e8:	440b      	add	r3, r1
 80183ea:	681b      	ldr	r3, [r3, #0]
 80183ec:	f9b7 2000 	ldrsh.w	r2, [r7]
 80183f0:	1899      	adds	r1, r3, r2
 80183f2:	4891      	ldr	r0, [pc, #580]	; (8018638 <performAcclerationCalibration+0x31c>)
 80183f4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80183f6:	4613      	mov	r3, r2
 80183f8:	005b      	lsls	r3, r3, #1
 80183fa:	4413      	add	r3, r2
 80183fc:	009b      	lsls	r3, r3, #2
 80183fe:	4403      	add	r3, r0
 8018400:	6019      	str	r1, [r3, #0]
        accCalibration.accSamples[positionIndex][Y] += accADCSample.y;
 8018402:	498d      	ldr	r1, [pc, #564]	; (8018638 <performAcclerationCalibration+0x31c>)
 8018404:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018406:	4613      	mov	r3, r2
 8018408:	005b      	lsls	r3, r3, #1
 801840a:	4413      	add	r3, r2
 801840c:	009b      	lsls	r3, r3, #2
 801840e:	440b      	add	r3, r1
 8018410:	3304      	adds	r3, #4
 8018412:	681b      	ldr	r3, [r3, #0]
 8018414:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8018418:	1899      	adds	r1, r3, r2
 801841a:	4887      	ldr	r0, [pc, #540]	; (8018638 <performAcclerationCalibration+0x31c>)
 801841c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801841e:	4613      	mov	r3, r2
 8018420:	005b      	lsls	r3, r3, #1
 8018422:	4413      	add	r3, r2
 8018424:	009b      	lsls	r3, r3, #2
 8018426:	4403      	add	r3, r0
 8018428:	3304      	adds	r3, #4
 801842a:	6019      	str	r1, [r3, #0]
        accCalibration.accSamples[positionIndex][Z] += accADCSample.z;
 801842c:	4982      	ldr	r1, [pc, #520]	; (8018638 <performAcclerationCalibration+0x31c>)
 801842e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018430:	4613      	mov	r3, r2
 8018432:	005b      	lsls	r3, r3, #1
 8018434:	4413      	add	r3, r2
 8018436:	009b      	lsls	r3, r3, #2
 8018438:	440b      	add	r3, r1
 801843a:	3308      	adds	r3, #8
 801843c:	681b      	ldr	r3, [r3, #0]
 801843e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8018442:	1899      	adds	r1, r3, r2
 8018444:	487c      	ldr	r0, [pc, #496]	; (8018638 <performAcclerationCalibration+0x31c>)
 8018446:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018448:	4613      	mov	r3, r2
 801844a:	005b      	lsls	r3, r3, #1
 801844c:	4413      	add	r3, r2
 801844e:	009b      	lsls	r3, r3, #2
 8018450:	4403      	add	r3, r0
 8018452:	3308      	adds	r3, #8
 8018454:	6019      	str	r1, [r3, #0]

        if (isOnFinalAccelerationCalibrationCycle()) 
 8018456:	f7ff fe09 	bl	801806c <isOnFinalAccelerationCalibrationCycle>
 801845a:	4603      	mov	r3, r0
 801845c:	2b00      	cmp	r3, #0
 801845e:	d050      	beq.n	8018502 <performAcclerationCalibration+0x1e6>
		{
            accCalibration.calibratedAxis[positionIndex] = true;
 8018460:	4a75      	ldr	r2, [pc, #468]	; (8018638 <performAcclerationCalibration+0x31c>)
 8018462:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8018464:	4413      	add	r3, r2
 8018466:	334c      	adds	r3, #76	; 0x4c
 8018468:	2201      	movs	r2, #1
 801846a:	701a      	strb	r2, [r3, #0]
			
			accCalibration.accSamples[positionIndex][X] = accCalibration.accSamples[positionIndex][X] / CALIBRATING_ACC_CYCLES;
 801846c:	4972      	ldr	r1, [pc, #456]	; (8018638 <performAcclerationCalibration+0x31c>)
 801846e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8018470:	4613      	mov	r3, r2
 8018472:	005b      	lsls	r3, r3, #1
 8018474:	4413      	add	r3, r2
 8018476:	009b      	lsls	r3, r3, #2
 8018478:	440b      	add	r3, r1
 801847a:	681b      	ldr	r3, [r3, #0]
 801847c:	4a70      	ldr	r2, [pc, #448]	; (8018640 <performAcclerationCalibration+0x324>)
 801847e:	fb82 1203 	smull	r1, r2, r2, r3
 8018482:	11d2      	asrs	r2, r2, #7
 8018484:	17db      	asrs	r3, r3, #31
 8018486:	1ad1      	subs	r1, r2, r3
 8018488:	486b      	ldr	r0, [pc, #428]	; (8018638 <performAcclerationCalibration+0x31c>)
 801848a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801848c:	4613      	mov	r3, r2
 801848e:	005b      	lsls	r3, r3, #1
 8018490:	4413      	add	r3, r2
 8018492:	009b      	lsls	r3, r3, #2
 8018494:	4403      	add	r3, r0
 8018496:	6019      	str	r1, [r3, #0]
			accCalibration.accSamples[positionIndex][Y] = accCalibration.accSamples[positionIndex][Y] / CALIBRATING_ACC_CYCLES;
 8018498:	4967      	ldr	r1, [pc, #412]	; (8018638 <performAcclerationCalibration+0x31c>)
 801849a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801849c:	4613      	mov	r3, r2
 801849e:	005b      	lsls	r3, r3, #1
 80184a0:	4413      	add	r3, r2
 80184a2:	009b      	lsls	r3, r3, #2
 80184a4:	440b      	add	r3, r1
 80184a6:	3304      	adds	r3, #4
 80184a8:	681b      	ldr	r3, [r3, #0]
 80184aa:	4a65      	ldr	r2, [pc, #404]	; (8018640 <performAcclerationCalibration+0x324>)
 80184ac:	fb82 1203 	smull	r1, r2, r2, r3
 80184b0:	11d2      	asrs	r2, r2, #7
 80184b2:	17db      	asrs	r3, r3, #31
 80184b4:	1ad1      	subs	r1, r2, r3
 80184b6:	4860      	ldr	r0, [pc, #384]	; (8018638 <performAcclerationCalibration+0x31c>)
 80184b8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80184ba:	4613      	mov	r3, r2
 80184bc:	005b      	lsls	r3, r3, #1
 80184be:	4413      	add	r3, r2
 80184c0:	009b      	lsls	r3, r3, #2
 80184c2:	4403      	add	r3, r0
 80184c4:	3304      	adds	r3, #4
 80184c6:	6019      	str	r1, [r3, #0]
			accCalibration.accSamples[positionIndex][Z] = accCalibration.accSamples[positionIndex][Z] / CALIBRATING_ACC_CYCLES;
 80184c8:	495b      	ldr	r1, [pc, #364]	; (8018638 <performAcclerationCalibration+0x31c>)
 80184ca:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80184cc:	4613      	mov	r3, r2
 80184ce:	005b      	lsls	r3, r3, #1
 80184d0:	4413      	add	r3, r2
 80184d2:	009b      	lsls	r3, r3, #2
 80184d4:	440b      	add	r3, r1
 80184d6:	3308      	adds	r3, #8
 80184d8:	681b      	ldr	r3, [r3, #0]
 80184da:	4a59      	ldr	r2, [pc, #356]	; (8018640 <performAcclerationCalibration+0x324>)
 80184dc:	fb82 1203 	smull	r1, r2, r2, r3
 80184e0:	11d2      	asrs	r2, r2, #7
 80184e2:	17db      	asrs	r3, r3, #31
 80184e4:	1ad1      	subs	r1, r2, r3
 80184e6:	4854      	ldr	r0, [pc, #336]	; (8018638 <performAcclerationCalibration+0x31c>)
 80184e8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80184ea:	4613      	mov	r3, r2
 80184ec:	005b      	lsls	r3, r3, #1
 80184ee:	4413      	add	r3, r2
 80184f0:	009b      	lsls	r3, r3, #2
 80184f2:	4403      	add	r3, r0
 80184f4:	3308      	adds	r3, #8
 80184f6:	6019      	str	r1, [r3, #0]
			
            accCalibration.calibratedAxisCount++;
 80184f8:	4b4f      	ldr	r3, [pc, #316]	; (8018638 <performAcclerationCalibration+0x31c>)
 80184fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80184fc:	3301      	adds	r3, #1
 80184fe:	4a4e      	ldr	r2, [pc, #312]	; (8018638 <performAcclerationCalibration+0x31c>)
 8018500:	6493      	str	r3, [r2, #72]	; 0x48
            //beeperConfirmationBeeps(2);
        }
    }
	
	//
    if (accCalibration.calibratedAxisCount == 6) 
 8018502:	4b4d      	ldr	r3, [pc, #308]	; (8018638 <performAcclerationCalibration+0x31c>)
 8018504:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8018506:	2b06      	cmp	r3, #6
 8018508:	f040 80c7 	bne.w	801869a <performAcclerationCalibration+0x37e>
	{
		sensorCalibrationState_t calState;
        float accTmp[3];

        //
		sensorCalibrationResetState(&calState);
 801850c:	f107 0308 	add.w	r3, r7, #8
 8018510:	4618      	mov	r0, r3
 8018512:	f7f8 fb47 	bl	8010ba4 <sensorCalibrationResetState>
		for (int axis = 0; axis < 6; axis++) 
 8018516:	2300      	movs	r3, #0
 8018518:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801851c:	e012      	b.n	8018544 <performAcclerationCalibration+0x228>
		{
			sensorCalibrationPushSampleForOffsetCalculation(&calState, accCalibration.accSamples[axis]);
 801851e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8018522:	4613      	mov	r3, r2
 8018524:	005b      	lsls	r3, r3, #1
 8018526:	4413      	add	r3, r2
 8018528:	009b      	lsls	r3, r3, #2
 801852a:	4a43      	ldr	r2, [pc, #268]	; (8018638 <performAcclerationCalibration+0x31c>)
 801852c:	441a      	add	r2, r3
 801852e:	f107 0308 	add.w	r3, r7, #8
 8018532:	4611      	mov	r1, r2
 8018534:	4618      	mov	r0, r3
 8018536:	f7f8 fb64 	bl	8010c02 <sensorCalibrationPushSampleForOffsetCalculation>
		for (int axis = 0; axis < 6; axis++) 
 801853a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801853e:	3301      	adds	r3, #1
 8018540:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8018544:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8018548:	2b05      	cmp	r3, #5
 801854a:	dde8      	ble.n	801851e <performAcclerationCalibration+0x202>
		}
        sensorCalibrationSolveForOffset(&calState, accTmp);
 801854c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8018550:	f107 0308 	add.w	r3, r7, #8
 8018554:	4611      	mov	r1, r2
 8018556:	4618      	mov	r0, r3
 8018558:	f7f8 ff0c 	bl	8011374 <sensorCalibrationSolveForOffset>
        for (int axis = 0; axis < 3; axis++) 
 801855c:	2300      	movs	r3, #0
 801855e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8018560:	e017      	b.n	8018592 <performAcclerationCalibration+0x276>
		{
            configParam.accBias.accZero[axis] = lrintf(accTmp[axis]);
 8018562:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8018564:	009b      	lsls	r3, r3, #2
 8018566:	f107 0288 	add.w	r2, r7, #136	; 0x88
 801856a:	4413      	add	r3, r2
 801856c:	3b24      	subs	r3, #36	; 0x24
 801856e:	edd3 7a00 	vldr	s15, [r3]
 8018572:	eeb0 0a67 	vmov.f32	s0, s15
 8018576:	f004 f923 	bl	801c7c0 <lrintf>
 801857a:	4603      	mov	r3, r0
 801857c:	b219      	sxth	r1, r3
 801857e:	4a31      	ldr	r2, [pc, #196]	; (8018644 <performAcclerationCalibration+0x328>)
 8018580:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8018582:	333c      	adds	r3, #60	; 0x3c
 8018584:	005b      	lsls	r3, r3, #1
 8018586:	4413      	add	r3, r2
 8018588:	460a      	mov	r2, r1
 801858a:	809a      	strh	r2, [r3, #4]
        for (int axis = 0; axis < 3; axis++) 
 801858c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801858e:	3301      	adds	r3, #1
 8018590:	67fb      	str	r3, [r7, #124]	; 0x7c
 8018592:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8018594:	2b02      	cmp	r3, #2
 8018596:	dde4      	ble.n	8018562 <performAcclerationCalibration+0x246>
        }
		
        //
        sensorCalibrationResetState(&calState);
 8018598:	f107 0308 	add.w	r3, r7, #8
 801859c:	4618      	mov	r0, r3
 801859e:	f7f8 fb01 	bl	8010ba4 <sensorCalibrationResetState>
        for (int axis = 0; axis < 6; axis++) 
 80185a2:	2300      	movs	r3, #0
 80185a4:	67bb      	str	r3, [r7, #120]	; 0x78
 80185a6:	e038      	b.n	801861a <performAcclerationCalibration+0x2fe>
		{
			int32_t accSample[3];
			
            accSample[X] = accCalibration.accSamples[axis][X] - configParam.accBias.accZero[X];
 80185a8:	4923      	ldr	r1, [pc, #140]	; (8018638 <performAcclerationCalibration+0x31c>)
 80185aa:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80185ac:	4613      	mov	r3, r2
 80185ae:	005b      	lsls	r3, r3, #1
 80185b0:	4413      	add	r3, r2
 80185b2:	009b      	lsls	r3, r3, #2
 80185b4:	440b      	add	r3, r1
 80185b6:	681b      	ldr	r3, [r3, #0]
 80185b8:	4a22      	ldr	r2, [pc, #136]	; (8018644 <performAcclerationCalibration+0x328>)
 80185ba:	f9b2 207c 	ldrsh.w	r2, [r2, #124]	; 0x7c
 80185be:	1a9b      	subs	r3, r3, r2
 80185c0:	65bb      	str	r3, [r7, #88]	; 0x58
            accSample[Y] = accCalibration.accSamples[axis][Y] - configParam.accBias.accZero[Y];
 80185c2:	491d      	ldr	r1, [pc, #116]	; (8018638 <performAcclerationCalibration+0x31c>)
 80185c4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80185c6:	4613      	mov	r3, r2
 80185c8:	005b      	lsls	r3, r3, #1
 80185ca:	4413      	add	r3, r2
 80185cc:	009b      	lsls	r3, r3, #2
 80185ce:	440b      	add	r3, r1
 80185d0:	3304      	adds	r3, #4
 80185d2:	681b      	ldr	r3, [r3, #0]
 80185d4:	4a1b      	ldr	r2, [pc, #108]	; (8018644 <performAcclerationCalibration+0x328>)
 80185d6:	f9b2 207e 	ldrsh.w	r2, [r2, #126]	; 0x7e
 80185da:	1a9b      	subs	r3, r3, r2
 80185dc:	65fb      	str	r3, [r7, #92]	; 0x5c
            accSample[Z] = accCalibration.accSamples[axis][Z] - configParam.accBias.accZero[Z];
 80185de:	4916      	ldr	r1, [pc, #88]	; (8018638 <performAcclerationCalibration+0x31c>)
 80185e0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80185e2:	4613      	mov	r3, r2
 80185e4:	005b      	lsls	r3, r3, #1
 80185e6:	4413      	add	r3, r2
 80185e8:	009b      	lsls	r3, r3, #2
 80185ea:	440b      	add	r3, r1
 80185ec:	3308      	adds	r3, #8
 80185ee:	681b      	ldr	r3, [r3, #0]
 80185f0:	4a14      	ldr	r2, [pc, #80]	; (8018644 <performAcclerationCalibration+0x328>)
 80185f2:	f9b2 2080 	ldrsh.w	r2, [r2, #128]	; 0x80
 80185f6:	1a9b      	subs	r3, r3, r2
 80185f8:	663b      	str	r3, [r7, #96]	; 0x60

            sensorCalibrationPushSampleForScaleCalculation(&calState, axis / 2, accSample, ACC_1G_ADC);
 80185fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80185fc:	0fda      	lsrs	r2, r3, #31
 80185fe:	4413      	add	r3, r2
 8018600:	105b      	asrs	r3, r3, #1
 8018602:	4619      	mov	r1, r3
 8018604:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8018608:	f107 0008 	add.w	r0, r7, #8
 801860c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8018610:	f7f8 fcac 	bl	8010f6c <sensorCalibrationPushSampleForScaleCalculation>
        for (int axis = 0; axis < 6; axis++) 
 8018614:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8018616:	3301      	adds	r3, #1
 8018618:	67bb      	str	r3, [r7, #120]	; 0x78
 801861a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801861c:	2b05      	cmp	r3, #5
 801861e:	ddc3      	ble.n	80185a8 <performAcclerationCalibration+0x28c>
        }
        sensorCalibrationSolveForScale(&calState, accTmp);
 8018620:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8018624:	f107 0308 	add.w	r3, r7, #8
 8018628:	4611      	mov	r1, r2
 801862a:	4618      	mov	r0, r3
 801862c:	f7f8 fecf 	bl	80113ce <sensorCalibrationSolveForScale>
        for (int axis = 0; axis < 3; axis++) 
 8018630:	2300      	movs	r3, #0
 8018632:	677b      	str	r3, [r7, #116]	; 0x74
 8018634:	e026      	b.n	8018684 <performAcclerationCalibration+0x368>
 8018636:	bf00      	nop
 8018638:	200086cc 	.word	0x200086cc
 801863c:	2000865c 	.word	0x2000865c
 8018640:	51eb851f 	.word	0x51eb851f
 8018644:	2000b170 	.word	0x2000b170
 8018648:	45800000 	.word	0x45800000
		{
            configParam.accBias.accGain[axis] = lrintf(accTmp[axis] * 4096);
 801864c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801864e:	009b      	lsls	r3, r3, #2
 8018650:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8018654:	4413      	add	r3, r2
 8018656:	3b24      	subs	r3, #36	; 0x24
 8018658:	edd3 7a00 	vldr	s15, [r3]
 801865c:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8018648 <performAcclerationCalibration+0x32c>
 8018660:	ee67 7a87 	vmul.f32	s15, s15, s14
 8018664:	eeb0 0a67 	vmov.f32	s0, s15
 8018668:	f004 f8aa 	bl	801c7c0 <lrintf>
 801866c:	4603      	mov	r3, r0
 801866e:	b219      	sxth	r1, r3
 8018670:	4a10      	ldr	r2, [pc, #64]	; (80186b4 <performAcclerationCalibration+0x398>)
 8018672:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8018674:	333c      	adds	r3, #60	; 0x3c
 8018676:	005b      	lsls	r3, r3, #1
 8018678:	4413      	add	r3, r2
 801867a:	460a      	mov	r2, r1
 801867c:	815a      	strh	r2, [r3, #10]
        for (int axis = 0; axis < 3; axis++) 
 801867e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8018680:	3301      	adds	r3, #1
 8018682:	677b      	str	r3, [r7, #116]	; 0x74
 8018684:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8018686:	2b02      	cmp	r3, #2
 8018688:	dde0      	ble.n	801864c <performAcclerationCalibration+0x330>
        }
		
		ENABLE_STATE(ACCELEROMETER_CALIBRATED);
 801868a:	4b0b      	ldr	r3, [pc, #44]	; (80186b8 <performAcclerationCalibration+0x39c>)
 801868c:	681b      	ldr	r3, [r3, #0]
 801868e:	f043 0302 	orr.w	r3, r3, #2
 8018692:	4a09      	ldr	r2, [pc, #36]	; (80186b8 <performAcclerationCalibration+0x39c>)
 8018694:	6013      	str	r3, [r2, #0]
		//
		saveConfigAndNotify();
 8018696:	f7fa fe73 	bl	8013380 <saveConfigAndNotify>
    }

    accCalibration.cycleCount--;
 801869a:	4b08      	ldr	r3, [pc, #32]	; (80186bc <performAcclerationCalibration+0x3a0>)
 801869c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80186a0:	3b01      	subs	r3, #1
 80186a2:	b29a      	uxth	r2, r3
 80186a4:	4b05      	ldr	r3, [pc, #20]	; (80186bc <performAcclerationCalibration+0x3a0>)
 80186a6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 80186aa:	e000      	b.n	80186ae <performAcclerationCalibration+0x392>
        return;
 80186ac:	bf00      	nop
}
 80186ae:	3788      	adds	r7, #136	; 0x88
 80186b0:	46bd      	mov	sp, r7
 80186b2:	bd80      	pop	{r7, pc}
 80186b4:	2000b170 	.word	0x2000b170
 80186b8:	2000865c 	.word	0x2000865c
 80186bc:	200086cc 	.word	0x200086cc

080186c0 <accInit>:

bool accInit(float accUpdateRate)
{
 80186c0:	b580      	push	{r7, lr}
 80186c2:	b084      	sub	sp, #16
 80186c4:	af00      	add	r7, sp, #0
 80186c6:	ed87 0a01 	vstr	s0, [r7, #4]
	if(mpu6000Init() == false)
 80186ca:	f7fb fd8b 	bl	80141e4 <mpu6000Init>
 80186ce:	4603      	mov	r3, r0
 80186d0:	f083 0301 	eor.w	r3, r3, #1
 80186d4:	b2db      	uxtb	r3, r3
 80186d6:	2b00      	cmp	r3, #0
 80186d8:	d001      	beq.n	80186de <accInit+0x1e>
		return false;
 80186da:	2300      	movs	r3, #0
 80186dc:	e049      	b.n	8018772 <accInit+0xb2>
	
	//
	for (int axis = 0; axis < 3; axis++)
 80186de:	2300      	movs	r3, #0
 80186e0:	60fb      	str	r3, [r7, #12]
 80186e2:	e014      	b.n	801870e <accInit+0x4e>
	{
		biquadFilterInitLPF(&accFilterLPF[axis], accUpdateRate, ACCEL_LPF_CUTOFF_FREQ);
 80186e4:	68fa      	ldr	r2, [r7, #12]
 80186e6:	4613      	mov	r3, r2
 80186e8:	00db      	lsls	r3, r3, #3
 80186ea:	1a9b      	subs	r3, r3, r2
 80186ec:	009b      	lsls	r3, r3, #2
 80186ee:	4a23      	ldr	r2, [pc, #140]	; (801877c <accInit+0xbc>)
 80186f0:	4413      	add	r3, r2
 80186f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80186f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80186fa:	ee17 2a90 	vmov	r2, s15
 80186fe:	b291      	uxth	r1, r2
 8018700:	220f      	movs	r2, #15
 8018702:	4618      	mov	r0, r3
 8018704:	f7f7 fcce 	bl	80100a4 <biquadFilterInitLPF>
	for (int axis = 0; axis < 3; axis++)
 8018708:	68fb      	ldr	r3, [r7, #12]
 801870a:	3301      	adds	r3, #1
 801870c:	60fb      	str	r3, [r7, #12]
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	2b02      	cmp	r3, #2
 8018712:	dde7      	ble.n	80186e4 <accInit+0x24>
	}

	//
	if ((configParam.accBias.accZero[X] == 0) && (configParam.accBias.accZero[Y] == 0) && (configParam.accBias.accZero[Z] == 0) &&
 8018714:	4b1a      	ldr	r3, [pc, #104]	; (8018780 <accInit+0xc0>)
 8018716:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 801871a:	2b00      	cmp	r3, #0
 801871c:	d122      	bne.n	8018764 <accInit+0xa4>
 801871e:	4b18      	ldr	r3, [pc, #96]	; (8018780 <accInit+0xc0>)
 8018720:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8018724:	2b00      	cmp	r3, #0
 8018726:	d11d      	bne.n	8018764 <accInit+0xa4>
 8018728:	4b15      	ldr	r3, [pc, #84]	; (8018780 <accInit+0xc0>)
 801872a:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 801872e:	2b00      	cmp	r3, #0
 8018730:	d118      	bne.n	8018764 <accInit+0xa4>
		(configParam.accBias.accGain[X] == 4096) && (configParam.accBias.accGain[Y] == 4096) && (configParam.accBias.accGain[Z] == 4096))
 8018732:	4b13      	ldr	r3, [pc, #76]	; (8018780 <accInit+0xc0>)
 8018734:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
	if ((configParam.accBias.accZero[X] == 0) && (configParam.accBias.accZero[Y] == 0) && (configParam.accBias.accZero[Z] == 0) &&
 8018738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801873c:	d112      	bne.n	8018764 <accInit+0xa4>
		(configParam.accBias.accGain[X] == 4096) && (configParam.accBias.accGain[Y] == 4096) && (configParam.accBias.accGain[Z] == 4096))
 801873e:	4b10      	ldr	r3, [pc, #64]	; (8018780 <accInit+0xc0>)
 8018740:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	; 0x84
 8018744:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8018748:	d10c      	bne.n	8018764 <accInit+0xa4>
 801874a:	4b0d      	ldr	r3, [pc, #52]	; (8018780 <accInit+0xc0>)
 801874c:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
 8018750:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8018754:	d106      	bne.n	8018764 <accInit+0xa4>
	{
		DISABLE_STATE(ACCELEROMETER_CALIBRATED);
 8018756:	4b0b      	ldr	r3, [pc, #44]	; (8018784 <accInit+0xc4>)
 8018758:	681b      	ldr	r3, [r3, #0]
 801875a:	f023 0302 	bic.w	r3, r3, #2
 801875e:	4a09      	ldr	r2, [pc, #36]	; (8018784 <accInit+0xc4>)
 8018760:	6013      	str	r3, [r2, #0]
 8018762:	e005      	b.n	8018770 <accInit+0xb0>
	}
	else
	{
		ENABLE_STATE(ACCELEROMETER_CALIBRATED);
 8018764:	4b07      	ldr	r3, [pc, #28]	; (8018784 <accInit+0xc4>)
 8018766:	681b      	ldr	r3, [r3, #0]
 8018768:	f043 0302 	orr.w	r3, r3, #2
 801876c:	4a05      	ldr	r2, [pc, #20]	; (8018784 <accInit+0xc4>)
 801876e:	6013      	str	r3, [r2, #0]
	}
	
	return true;
 8018770:	2301      	movs	r3, #1
}
 8018772:	4618      	mov	r0, r3
 8018774:	3710      	adds	r7, #16
 8018776:	46bd      	mov	sp, r7
 8018778:	bd80      	pop	{r7, pc}
 801877a:	bf00      	nop
 801877c:	2000b864 	.word	0x2000b864
 8018780:	2000b170 	.word	0x2000b170
 8018784:	2000865c 	.word	0x2000865c

08018788 <accUpdate>:

void accUpdate(Axis3f *acc)
{
 8018788:	b580      	push	{r7, lr}
 801878a:	b084      	sub	sp, #16
 801878c:	af00      	add	r7, sp, #0
 801878e:	6078      	str	r0, [r7, #4]
	//
	if (!mpu6000AccRead(&accADCRaw))
 8018790:	485e      	ldr	r0, [pc, #376]	; (801890c <accUpdate+0x184>)
 8018792:	f7fb fe01 	bl	8014398 <mpu6000AccRead>
 8018796:	4603      	mov	r3, r0
 8018798:	f083 0301 	eor.w	r3, r3, #1
 801879c:	b2db      	uxtb	r3, r3
 801879e:	2b00      	cmp	r3, #0
 80187a0:	f040 80af 	bne.w	8018902 <accUpdate+0x17a>
	{
		return;
	}
	
	//
	applySensorAlignment(accADCRaw.axis, accADCRaw.axis, ACCEL_ALIGN);
 80187a4:	2204      	movs	r2, #4
 80187a6:	4959      	ldr	r1, [pc, #356]	; (801890c <accUpdate+0x184>)
 80187a8:	4858      	ldr	r0, [pc, #352]	; (801890c <accUpdate+0x184>)
 80187aa:	f000 fe05 	bl	80193b8 <applySensorAlignment>
	
	//
	if (!accIsCalibrationComplete()) 
 80187ae:	f7ff fc4b 	bl	8018048 <accIsCalibrationComplete>
 80187b2:	4603      	mov	r3, r0
 80187b4:	f083 0301 	eor.w	r3, r3, #1
 80187b8:	b2db      	uxtb	r3, r3
 80187ba:	2b00      	cmp	r3, #0
 80187bc:	d00c      	beq.n	80187d8 <accUpdate+0x50>
	{
		performAcclerationCalibration(accADCRaw);
 80187be:	4b53      	ldr	r3, [pc, #332]	; (801890c <accUpdate+0x184>)
 80187c0:	681a      	ldr	r2, [r3, #0]
 80187c2:	2100      	movs	r1, #0
 80187c4:	4611      	mov	r1, r2
 80187c6:	889a      	ldrh	r2, [r3, #4]
 80187c8:	2300      	movs	r3, #0
 80187ca:	f362 030f 	bfi	r3, r2, #0, #16
 80187ce:	4608      	mov	r0, r1
 80187d0:	4619      	mov	r1, r3
 80187d2:	f7ff fda3 	bl	801831c <performAcclerationCalibration>
		return;
 80187d6:	e095      	b.n	8018904 <accUpdate+0x17c>
	}
	
	//accADC
	accADC.x = (accADCRaw.x - configParam.accBias.accZero[X]) * configParam.accBias.accGain[X] / 4096;
 80187d8:	4b4c      	ldr	r3, [pc, #304]	; (801890c <accUpdate+0x184>)
 80187da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80187de:	461a      	mov	r2, r3
 80187e0:	4b4b      	ldr	r3, [pc, #300]	; (8018910 <accUpdate+0x188>)
 80187e2:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 80187e6:	1ad3      	subs	r3, r2, r3
 80187e8:	4a49      	ldr	r2, [pc, #292]	; (8018910 <accUpdate+0x188>)
 80187ea:	f9b2 2082 	ldrsh.w	r2, [r2, #130]	; 0x82
 80187ee:	fb02 f303 	mul.w	r3, r2, r3
 80187f2:	2b00      	cmp	r3, #0
 80187f4:	da01      	bge.n	80187fa <accUpdate+0x72>
 80187f6:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80187fa:	131b      	asrs	r3, r3, #12
 80187fc:	b21a      	sxth	r2, r3
 80187fe:	4b45      	ldr	r3, [pc, #276]	; (8018914 <accUpdate+0x18c>)
 8018800:	801a      	strh	r2, [r3, #0]
	accADC.y = (accADCRaw.y - configParam.accBias.accZero[Y]) * configParam.accBias.accGain[X] / 4096;
 8018802:	4b42      	ldr	r3, [pc, #264]	; (801890c <accUpdate+0x184>)
 8018804:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018808:	461a      	mov	r2, r3
 801880a:	4b41      	ldr	r3, [pc, #260]	; (8018910 <accUpdate+0x188>)
 801880c:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8018810:	1ad3      	subs	r3, r2, r3
 8018812:	4a3f      	ldr	r2, [pc, #252]	; (8018910 <accUpdate+0x188>)
 8018814:	f9b2 2082 	ldrsh.w	r2, [r2, #130]	; 0x82
 8018818:	fb02 f303 	mul.w	r3, r2, r3
 801881c:	2b00      	cmp	r3, #0
 801881e:	da01      	bge.n	8018824 <accUpdate+0x9c>
 8018820:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8018824:	131b      	asrs	r3, r3, #12
 8018826:	b21a      	sxth	r2, r3
 8018828:	4b3a      	ldr	r3, [pc, #232]	; (8018914 <accUpdate+0x18c>)
 801882a:	805a      	strh	r2, [r3, #2]
	accADC.z = (accADCRaw.z - configParam.accBias.accZero[Z]) * configParam.accBias.accGain[X] / 4096;
 801882c:	4b37      	ldr	r3, [pc, #220]	; (801890c <accUpdate+0x184>)
 801882e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018832:	461a      	mov	r2, r3
 8018834:	4b36      	ldr	r3, [pc, #216]	; (8018910 <accUpdate+0x188>)
 8018836:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 801883a:	1ad3      	subs	r3, r2, r3
 801883c:	4a34      	ldr	r2, [pc, #208]	; (8018910 <accUpdate+0x188>)
 801883e:	f9b2 2082 	ldrsh.w	r2, [r2, #130]	; 0x82
 8018842:	fb02 f303 	mul.w	r3, r2, r3
 8018846:	2b00      	cmp	r3, #0
 8018848:	da01      	bge.n	801884e <accUpdate+0xc6>
 801884a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 801884e:	131b      	asrs	r3, r3, #12
 8018850:	b21a      	sxth	r2, r3
 8018852:	4b30      	ldr	r3, [pc, #192]	; (8018914 <accUpdate+0x18c>)
 8018854:	809a      	strh	r2, [r3, #4]
	
	//
	applyBoardAlignment(accADC.axis);
 8018856:	482f      	ldr	r0, [pc, #188]	; (8018914 <accUpdate+0x18c>)
 8018858:	f000 fd0a 	bl	8019270 <applyBoardAlignment>
	
	// g (9.8m/s^2)
	accf.x = (float)accADC.x / ACC_1G_ADC;
 801885c:	4b2d      	ldr	r3, [pc, #180]	; (8018914 <accUpdate+0x18c>)
 801885e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018862:	ee07 3a90 	vmov	s15, r3
 8018866:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801886a:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8018918 <accUpdate+0x190>
 801886e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018872:	4b2a      	ldr	r3, [pc, #168]	; (801891c <accUpdate+0x194>)
 8018874:	edc3 7a00 	vstr	s15, [r3]
	accf.y = (float)accADC.y / ACC_1G_ADC;
 8018878:	4b26      	ldr	r3, [pc, #152]	; (8018914 <accUpdate+0x18c>)
 801887a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 801887e:	ee07 3a90 	vmov	s15, r3
 8018882:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018886:	eddf 6a24 	vldr	s13, [pc, #144]	; 8018918 <accUpdate+0x190>
 801888a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801888e:	4b23      	ldr	r3, [pc, #140]	; (801891c <accUpdate+0x194>)
 8018890:	edc3 7a01 	vstr	s15, [r3, #4]
	accf.z = (float)accADC.z / ACC_1G_ADC;
 8018894:	4b1f      	ldr	r3, [pc, #124]	; (8018914 <accUpdate+0x18c>)
 8018896:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801889a:	ee07 3a90 	vmov	s15, r3
 801889e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80188a2:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8018918 <accUpdate+0x190>
 80188a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80188aa:	4b1c      	ldr	r3, [pc, #112]	; (801891c <accUpdate+0x194>)
 80188ac:	edc3 7a02 	vstr	s15, [r3, #8]
	
	//
	for (int axis = 0; axis < 3; axis++) 
 80188b0:	2300      	movs	r3, #0
 80188b2:	60fb      	str	r3, [r7, #12]
 80188b4:	e01c      	b.n	80188f0 <accUpdate+0x168>
	{
		accf.axis[axis] = biquadFilterApply(&accFilterLPF[axis], accf.axis[axis]);
 80188b6:	68fa      	ldr	r2, [r7, #12]
 80188b8:	4613      	mov	r3, r2
 80188ba:	00db      	lsls	r3, r3, #3
 80188bc:	1a9b      	subs	r3, r3, r2
 80188be:	009b      	lsls	r3, r3, #2
 80188c0:	4a17      	ldr	r2, [pc, #92]	; (8018920 <accUpdate+0x198>)
 80188c2:	441a      	add	r2, r3
 80188c4:	4915      	ldr	r1, [pc, #84]	; (801891c <accUpdate+0x194>)
 80188c6:	68fb      	ldr	r3, [r7, #12]
 80188c8:	009b      	lsls	r3, r3, #2
 80188ca:	440b      	add	r3, r1
 80188cc:	edd3 7a00 	vldr	s15, [r3]
 80188d0:	eeb0 0a67 	vmov.f32	s0, s15
 80188d4:	4610      	mov	r0, r2
 80188d6:	f7f7 fcdb 	bl	8010290 <biquadFilterApply>
 80188da:	eef0 7a40 	vmov.f32	s15, s0
 80188de:	4a0f      	ldr	r2, [pc, #60]	; (801891c <accUpdate+0x194>)
 80188e0:	68fb      	ldr	r3, [r7, #12]
 80188e2:	009b      	lsls	r3, r3, #2
 80188e4:	4413      	add	r3, r2
 80188e6:	edc3 7a00 	vstr	s15, [r3]
	for (int axis = 0; axis < 3; axis++) 
 80188ea:	68fb      	ldr	r3, [r7, #12]
 80188ec:	3301      	adds	r3, #1
 80188ee:	60fb      	str	r3, [r7, #12]
 80188f0:	68fb      	ldr	r3, [r7, #12]
 80188f2:	2b02      	cmp	r3, #2
 80188f4:	dddf      	ble.n	80188b6 <accUpdate+0x12e>
	}
	
	*acc = accf;
 80188f6:	687b      	ldr	r3, [r7, #4]
 80188f8:	4a08      	ldr	r2, [pc, #32]	; (801891c <accUpdate+0x194>)
 80188fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80188fc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018900:	e000      	b.n	8018904 <accUpdate+0x17c>
		return;
 8018902:	bf00      	nop
}
 8018904:	3710      	adds	r7, #16
 8018906:	46bd      	mov	sp, r7
 8018908:	bd80      	pop	{r7, pc}
 801890a:	bf00      	nop
 801890c:	2000b85c 	.word	0x2000b85c
 8018910:	2000b170 	.word	0x2000b170
 8018914:	2000b848 	.word	0x2000b848
 8018918:	45800000 	.word	0x45800000
 801891c:	2000b850 	.word	0x2000b850
 8018920:	2000b864 	.word	0x2000b864

08018924 <baroInit>:
float baroAltitude = 0;
static float baroGroundAltitude = 0;
static float baroGroundPressure = 101325.0f; // 101325 pascal, 1 standard atmosphere

bool baroInit(void)
{
 8018924:	b580      	push	{r7, lr}
 8018926:	af00      	add	r7, sp, #0
	return bmp280Init();
 8018928:	f7fa fe3e 	bl	80135a8 <bmp280Init>
 801892c:	4603      	mov	r3, r0
}
 801892e:	4618      	mov	r0, r3
 8018930:	bd80      	pop	{r7, pc}
	...

08018934 <baroIsCalibrationComplete>:

bool baroIsCalibrationComplete(void)
{
 8018934:	b480      	push	{r7}
 8018936:	af00      	add	r7, sp, #0
    return baroCalibrationFinished;
 8018938:	4b03      	ldr	r3, [pc, #12]	; (8018948 <baroIsCalibrationComplete+0x14>)
 801893a:	781b      	ldrb	r3, [r3, #0]
}
 801893c:	4618      	mov	r0, r3
 801893e:	46bd      	mov	sp, r7
 8018940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018944:	4770      	bx	lr
 8018946:	bf00      	nop
 8018948:	20008724 	.word	0x20008724

0801894c <pressureToAltitude>:
	baroCalibrationFinished = false;
}

//
static float pressureToAltitude(const float pressure)
{
 801894c:	b580      	push	{r7, lr}
 801894e:	b082      	sub	sp, #8
 8018950:	af00      	add	r7, sp, #0
 8018952:	ed87 0a01 	vstr	s0, [r7, #4]
    return (1.0f - powf(pressure / 101325.0f, 0.190295f)) * 4433000.0f;
 8018956:	edd7 7a01 	vldr	s15, [r7, #4]
 801895a:	eddf 6a0c 	vldr	s13, [pc, #48]	; 801898c <pressureToAltitude+0x40>
 801895e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8018962:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8018990 <pressureToAltitude+0x44>
 8018966:	eeb0 0a47 	vmov.f32	s0, s14
 801896a:	f003 ffab 	bl	801c8c4 <powf>
 801896e:	eef0 7a40 	vmov.f32	s15, s0
 8018972:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8018976:	ee77 7a67 	vsub.f32	s15, s14, s15
 801897a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8018994 <pressureToAltitude+0x48>
 801897e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8018982:	eeb0 0a67 	vmov.f32	s0, s15
 8018986:	3708      	adds	r7, #8
 8018988:	46bd      	mov	sp, r7
 801898a:	bd80      	pop	{r7, pc}
 801898c:	47c5e680 	.word	0x47c5e680
 8018990:	3e42dcb1 	.word	0x3e42dcb1
 8018994:	4a8748d0 	.word	0x4a8748d0

08018998 <performBaroCalibrationCycle>:

//1
static void performBaroCalibrationCycle(float baroPressureSamp)
{
 8018998:	b580      	push	{r7, lr}
 801899a:	b084      	sub	sp, #16
 801899c:	af00      	add	r7, sp, #0
 801899e:	ed87 0a01 	vstr	s0, [r7, #4]
	//
    const float baroGroundPressureError = baroPressureSamp - baroGroundPressure;
 80189a2:	4b29      	ldr	r3, [pc, #164]	; (8018a48 <performBaroCalibrationCycle+0xb0>)
 80189a4:	edd3 7a00 	vldr	s15, [r3]
 80189a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80189ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80189b0:	edc7 7a03 	vstr	s15, [r7, #12]
    baroGroundPressure += baroGroundPressureError * 0.15f;
 80189b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80189b8:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8018a4c <performBaroCalibrationCycle+0xb4>
 80189bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80189c0:	4b21      	ldr	r3, [pc, #132]	; (8018a48 <performBaroCalibrationCycle+0xb0>)
 80189c2:	edd3 7a00 	vldr	s15, [r3]
 80189c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80189ca:	4b1f      	ldr	r3, [pc, #124]	; (8018a48 <performBaroCalibrationCycle+0xb0>)
 80189cc:	edc3 7a00 	vstr	s15, [r3]

    if (ABS(baroGroundPressureError) < (baroGroundPressure * 0.00005f))  // 0.005% calibration error (should give c. 10cm calibration error)
 80189d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80189d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80189d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80189dc:	d504      	bpl.n	80189e8 <performBaroCalibrationCycle+0x50>
 80189de:	edd7 7a03 	vldr	s15, [r7, #12]
 80189e2:	eef1 7a67 	vneg.f32	s15, s15
 80189e6:	e001      	b.n	80189ec <performBaroCalibrationCycle+0x54>
 80189e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80189ec:	4b16      	ldr	r3, [pc, #88]	; (8018a48 <performBaroCalibrationCycle+0xb0>)
 80189ee:	ed93 7a00 	vldr	s14, [r3]
 80189f2:	eddf 6a17 	vldr	s13, [pc, #92]	; 8018a50 <performBaroCalibrationCycle+0xb8>
 80189f6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80189fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80189fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018a02:	d517      	bpl.n	8018a34 <performBaroCalibrationCycle+0x9c>
	{   
        if ((getSysTickCnt() - baroCalibrationTimeout) > 250) 
 8018a04:	f7e9 fd7e 	bl	8002504 <getSysTickCnt>
 8018a08:	4602      	mov	r2, r0
 8018a0a:	4b12      	ldr	r3, [pc, #72]	; (8018a54 <performBaroCalibrationCycle+0xbc>)
 8018a0c:	681b      	ldr	r3, [r3, #0]
 8018a0e:	1ad3      	subs	r3, r2, r3
 8018a10:	2bfa      	cmp	r3, #250	; 0xfa
 8018a12:	d914      	bls.n	8018a3e <performBaroCalibrationCycle+0xa6>
		{
            baroGroundAltitude = pressureToAltitude(baroGroundPressure);
 8018a14:	4b0c      	ldr	r3, [pc, #48]	; (8018a48 <performBaroCalibrationCycle+0xb0>)
 8018a16:	edd3 7a00 	vldr	s15, [r3]
 8018a1a:	eeb0 0a67 	vmov.f32	s0, s15
 8018a1e:	f7ff ff95 	bl	801894c <pressureToAltitude>
 8018a22:	eef0 7a40 	vmov.f32	s15, s0
 8018a26:	4b0c      	ldr	r3, [pc, #48]	; (8018a58 <performBaroCalibrationCycle+0xc0>)
 8018a28:	edc3 7a00 	vstr	s15, [r3]
            baroCalibrationFinished = true;
 8018a2c:	4b0b      	ldr	r3, [pc, #44]	; (8018a5c <performBaroCalibrationCycle+0xc4>)
 8018a2e:	2201      	movs	r2, #1
 8018a30:	701a      	strb	r2, [r3, #0]
    }
    else 
	{
        baroCalibrationTimeout = getSysTickCnt();
    }
}
 8018a32:	e004      	b.n	8018a3e <performBaroCalibrationCycle+0xa6>
        baroCalibrationTimeout = getSysTickCnt();
 8018a34:	f7e9 fd66 	bl	8002504 <getSysTickCnt>
 8018a38:	4603      	mov	r3, r0
 8018a3a:	4a06      	ldr	r2, [pc, #24]	; (8018a54 <performBaroCalibrationCycle+0xbc>)
 8018a3c:	6013      	str	r3, [r2, #0]
}
 8018a3e:	bf00      	nop
 8018a40:	3710      	adds	r7, #16
 8018a42:	46bd      	mov	sp, r7
 8018a44:	bd80      	pop	{r7, pc}
 8018a46:	bf00      	nop
 8018a48:	2000017c 	.word	0x2000017c
 8018a4c:	3e19999a 	.word	0x3e19999a
 8018a50:	3851b717 	.word	0x3851b717
 8018a54:	20008720 	.word	0x20008720
 8018a58:	2000872c 	.word	0x2000872c
 8018a5c:	20008724 	.word	0x20008724

08018a60 <applyBarometerMedianFilter>:
So set glitch threshold at 1000 - this represents an altitude change of approximately 100m.
*/
#define PRESSURE_DELTA_GLITCH_THRESHOLD 1000

static int32_t applyBarometerMedianFilter(int32_t newPressureReading)
{
 8018a60:	b580      	push	{r7, lr}
 8018a62:	b086      	sub	sp, #24
 8018a64:	af00      	add	r7, sp, #0
 8018a66:	6078      	str	r0, [r7, #4]
    static int32_t barometerFilterSamples[PRESSURE_SAMPLES_MEDIAN];
    static int currentFilterSampleIndex = 0;
    static bool medianFilterReady = false;

    int nextSampleIndex = currentFilterSampleIndex + 1;
 8018a68:	4b2d      	ldr	r3, [pc, #180]	; (8018b20 <applyBarometerMedianFilter+0xc0>)
 8018a6a:	681b      	ldr	r3, [r3, #0]
 8018a6c:	3301      	adds	r3, #1
 8018a6e:	617b      	str	r3, [r7, #20]
    if (nextSampleIndex == PRESSURE_SAMPLES_MEDIAN) 
 8018a70:	697b      	ldr	r3, [r7, #20]
 8018a72:	2b03      	cmp	r3, #3
 8018a74:	d104      	bne.n	8018a80 <applyBarometerMedianFilter+0x20>
	{
        nextSampleIndex = 0;
 8018a76:	2300      	movs	r3, #0
 8018a78:	617b      	str	r3, [r7, #20]
        medianFilterReady = true;
 8018a7a:	4b2a      	ldr	r3, [pc, #168]	; (8018b24 <applyBarometerMedianFilter+0xc4>)
 8018a7c:	2201      	movs	r2, #1
 8018a7e:	701a      	strb	r2, [r3, #0]
    }
    int previousSampleIndex = currentFilterSampleIndex - 1;
 8018a80:	4b27      	ldr	r3, [pc, #156]	; (8018b20 <applyBarometerMedianFilter+0xc0>)
 8018a82:	681b      	ldr	r3, [r3, #0]
 8018a84:	3b01      	subs	r3, #1
 8018a86:	613b      	str	r3, [r7, #16]
    if (previousSampleIndex < 0) 
 8018a88:	693b      	ldr	r3, [r7, #16]
 8018a8a:	2b00      	cmp	r3, #0
 8018a8c:	da01      	bge.n	8018a92 <applyBarometerMedianFilter+0x32>
	{
        previousSampleIndex = PRESSURE_SAMPLES_MEDIAN - 1;
 8018a8e:	2302      	movs	r3, #2
 8018a90:	613b      	str	r3, [r7, #16]
    }
    const int previousPressureReading = barometerFilterSamples[previousSampleIndex];
 8018a92:	4a25      	ldr	r2, [pc, #148]	; (8018b28 <applyBarometerMedianFilter+0xc8>)
 8018a94:	693b      	ldr	r3, [r7, #16]
 8018a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018a9a:	60fb      	str	r3, [r7, #12]

    if (medianFilterReady) 
 8018a9c:	4b21      	ldr	r3, [pc, #132]	; (8018b24 <applyBarometerMedianFilter+0xc4>)
 8018a9e:	781b      	ldrb	r3, [r3, #0]
 8018aa0:	2b00      	cmp	r3, #0
 8018aa2:	d02f      	beq.n	8018b04 <applyBarometerMedianFilter+0xa4>
	{
        if (ABS(previousPressureReading - newPressureReading) < PRESSURE_DELTA_GLITCH_THRESHOLD) 
 8018aa4:	68fa      	ldr	r2, [r7, #12]
 8018aa6:	687b      	ldr	r3, [r7, #4]
 8018aa8:	1ad3      	subs	r3, r2, r3
 8018aaa:	2b00      	cmp	r3, #0
 8018aac:	da0b      	bge.n	8018ac6 <applyBarometerMedianFilter+0x66>
 8018aae:	68fb      	ldr	r3, [r7, #12]
 8018ab0:	425a      	negs	r2, r3
 8018ab2:	687b      	ldr	r3, [r7, #4]
 8018ab4:	1ad3      	subs	r3, r2, r3
 8018ab6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8018aba:	4293      	cmp	r3, r2
 8018abc:	bfd4      	ite	le
 8018abe:	2301      	movle	r3, #1
 8018ac0:	2300      	movgt	r3, #0
 8018ac2:	b2db      	uxtb	r3, r3
 8018ac4:	e009      	b.n	8018ada <applyBarometerMedianFilter+0x7a>
 8018ac6:	68fa      	ldr	r2, [r7, #12]
 8018ac8:	687b      	ldr	r3, [r7, #4]
 8018aca:	1ad3      	subs	r3, r2, r3
 8018acc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8018ad0:	4293      	cmp	r3, r2
 8018ad2:	bfd4      	ite	le
 8018ad4:	2301      	movle	r3, #1
 8018ad6:	2300      	movgt	r3, #0
 8018ad8:	b2db      	uxtb	r3, r3
 8018ada:	2b00      	cmp	r3, #0
 8018adc:	d00d      	beq.n	8018afa <applyBarometerMedianFilter+0x9a>
		{
            barometerFilterSamples[currentFilterSampleIndex] = newPressureReading;
 8018ade:	4b10      	ldr	r3, [pc, #64]	; (8018b20 <applyBarometerMedianFilter+0xc0>)
 8018ae0:	681b      	ldr	r3, [r3, #0]
 8018ae2:	4911      	ldr	r1, [pc, #68]	; (8018b28 <applyBarometerMedianFilter+0xc8>)
 8018ae4:	687a      	ldr	r2, [r7, #4]
 8018ae6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            currentFilterSampleIndex = nextSampleIndex;
 8018aea:	4a0d      	ldr	r2, [pc, #52]	; (8018b20 <applyBarometerMedianFilter+0xc0>)
 8018aec:	697b      	ldr	r3, [r7, #20]
 8018aee:	6013      	str	r3, [r2, #0]
            return quickMedianFilter3(barometerFilterSamples);
 8018af0:	480d      	ldr	r0, [pc, #52]	; (8018b28 <applyBarometerMedianFilter+0xc8>)
 8018af2:	f7f8 f829 	bl	8010b48 <quickMedianFilter3>
 8018af6:	4603      	mov	r3, r0
 8018af8:	e00e      	b.n	8018b18 <applyBarometerMedianFilter+0xb8>
        } 
		else
		{
            // glitch threshold exceeded, so just return previous reading and don't add the glitched reading to the filter array
            return barometerFilterSamples[previousSampleIndex];
 8018afa:	4a0b      	ldr	r2, [pc, #44]	; (8018b28 <applyBarometerMedianFilter+0xc8>)
 8018afc:	693b      	ldr	r3, [r7, #16]
 8018afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018b02:	e009      	b.n	8018b18 <applyBarometerMedianFilter+0xb8>
        }
    } 
	else 
	{
        barometerFilterSamples[currentFilterSampleIndex] = newPressureReading;
 8018b04:	4b06      	ldr	r3, [pc, #24]	; (8018b20 <applyBarometerMedianFilter+0xc0>)
 8018b06:	681b      	ldr	r3, [r3, #0]
 8018b08:	4907      	ldr	r1, [pc, #28]	; (8018b28 <applyBarometerMedianFilter+0xc8>)
 8018b0a:	687a      	ldr	r2, [r7, #4]
 8018b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        currentFilterSampleIndex = nextSampleIndex;
 8018b10:	4a03      	ldr	r2, [pc, #12]	; (8018b20 <applyBarometerMedianFilter+0xc0>)
 8018b12:	697b      	ldr	r3, [r7, #20]
 8018b14:	6013      	str	r3, [r2, #0]
        return newPressureReading;
 8018b16:	687b      	ldr	r3, [r7, #4]
    }
}
 8018b18:	4618      	mov	r0, r3
 8018b1a:	3718      	adds	r7, #24
 8018b1c:	46bd      	mov	sp, r7
 8018b1e:	bd80      	pop	{r7, pc}
 8018b20:	20008730 	.word	0x20008730
 8018b24:	20008734 	.word	0x20008734
 8018b28:	20008738 	.word	0x20008738

08018b2c <baroUpdate>:


void baroUpdate(baro_t *baro)
{
 8018b2c:	b580      	push	{r7, lr}
 8018b2e:	b082      	sub	sp, #8
 8018b30:	af00      	add	r7, sp, #0
 8018b32:	6078      	str	r0, [r7, #4]
	//bmp280GetData(&baroPressure, &baroTemperature);
	bmp280GetDat();
 8018b34:	f7fa ffec 	bl	8013b10 <bmp280GetDat>
	//
	baroPressure = applyBarometerMedianFilter(baroPressure * 10) / 10.0f;
 8018b38:	4b26      	ldr	r3, [pc, #152]	; (8018bd4 <baroUpdate+0xa8>)
 8018b3a:	edd3 7a00 	vldr	s15, [r3]
 8018b3e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8018b42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8018b46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018b4a:	ee17 0a90 	vmov	r0, s15
 8018b4e:	f7ff ff87 	bl	8018a60 <applyBarometerMedianFilter>
 8018b52:	ee07 0a90 	vmov	s15, r0
 8018b56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018b5a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8018b5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018b62:	4b1c      	ldr	r3, [pc, #112]	; (8018bd4 <baroUpdate+0xa8>)
 8018b64:	edc3 7a00 	vstr	s15, [r3]

	baro->pressure = baroPressure;
 8018b68:	4b1a      	ldr	r3, [pc, #104]	; (8018bd4 <baroUpdate+0xa8>)
 8018b6a:	681a      	ldr	r2, [r3, #0]
 8018b6c:	687b      	ldr	r3, [r7, #4]
 8018b6e:	605a      	str	r2, [r3, #4]
	baro->temperature = baroTemperature;
 8018b70:	4b19      	ldr	r3, [pc, #100]	; (8018bd8 <baroUpdate+0xac>)
 8018b72:	681a      	ldr	r2, [r3, #0]
 8018b74:	687b      	ldr	r3, [r7, #4]
 8018b76:	609a      	str	r2, [r3, #8]
	if (!baroIsCalibrationComplete())
 8018b78:	f7ff fedc 	bl	8018934 <baroIsCalibrationComplete>
 8018b7c:	4603      	mov	r3, r0
 8018b7e:	f083 0301 	eor.w	r3, r3, #1
 8018b82:	b2db      	uxtb	r3, r3
 8018b84:	2b00      	cmp	r3, #0
 8018b86:	d00b      	beq.n	8018ba0 <baroUpdate+0x74>
	{
		performBaroCalibrationCycle(baroPressure);
 8018b88:	4b12      	ldr	r3, [pc, #72]	; (8018bd4 <baroUpdate+0xa8>)
 8018b8a:	edd3 7a00 	vldr	s15, [r3]
 8018b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8018b92:	f7ff ff01 	bl	8018998 <performBaroCalibrationCycle>
		baro->asl = 0.0f;
 8018b96:	687b      	ldr	r3, [r7, #4]
 8018b98:	f04f 0200 	mov.w	r2, #0
 8018b9c:	60da      	str	r2, [r3, #12]
 8018b9e:	e010      	b.n	8018bc2 <baroUpdate+0x96>
	}
	else
	{
		//
        baro->asl = pressureToAltitude(baroPressure) - baroGroundAltitude;
 8018ba0:	4b0c      	ldr	r3, [pc, #48]	; (8018bd4 <baroUpdate+0xa8>)
 8018ba2:	edd3 7a00 	vldr	s15, [r3]
 8018ba6:	eeb0 0a67 	vmov.f32	s0, s15
 8018baa:	f7ff fecf 	bl	801894c <pressureToAltitude>
 8018bae:	eeb0 7a40 	vmov.f32	s14, s0
 8018bb2:	4b0a      	ldr	r3, [pc, #40]	; (8018bdc <baroUpdate+0xb0>)
 8018bb4:	edd3 7a00 	vldr	s15, [r3]
 8018bb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8018bbc:	687b      	ldr	r3, [r7, #4]
 8018bbe:	edc3 7a03 	vstr	s15, [r3, #12]
	}

	baroAltitude = baro->asl;
 8018bc2:	687b      	ldr	r3, [r7, #4]
 8018bc4:	68db      	ldr	r3, [r3, #12]
 8018bc6:	4a06      	ldr	r2, [pc, #24]	; (8018be0 <baroUpdate+0xb4>)
 8018bc8:	6013      	str	r3, [r2, #0]
}
 8018bca:	bf00      	nop
 8018bcc:	3708      	adds	r7, #8
 8018bce:	46bd      	mov	sp, r7
 8018bd0:	bd80      	pop	{r7, pc}
 8018bd2:	bf00      	nop
 8018bd4:	2000b218 	.word	0x2000b218
 8018bd8:	2000b20c 	.word	0x2000b20c
 8018bdc:	2000872c 	.word	0x2000872c
 8018be0:	20008728 	.word	0x20008728

08018be4 <compassIsHealthy>:
static uint32_t calStartTime = 0;
static Axis3i16 magPrev;
static sensorCalibrationState_t calState;

bool compassIsHealthy(void)
{
 8018be4:	b480      	push	{r7}
 8018be6:	af00      	add	r7, sp, #0
    return (magADC.x != 0) || (magADC.y != 0) || (magADC.z != 0);
 8018be8:	4b0c      	ldr	r3, [pc, #48]	; (8018c1c <compassIsHealthy+0x38>)
 8018bea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018bee:	2b00      	cmp	r3, #0
 8018bf0:	d109      	bne.n	8018c06 <compassIsHealthy+0x22>
 8018bf2:	4b0a      	ldr	r3, [pc, #40]	; (8018c1c <compassIsHealthy+0x38>)
 8018bf4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018bf8:	2b00      	cmp	r3, #0
 8018bfa:	d104      	bne.n	8018c06 <compassIsHealthy+0x22>
 8018bfc:	4b07      	ldr	r3, [pc, #28]	; (8018c1c <compassIsHealthy+0x38>)
 8018bfe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018c02:	2b00      	cmp	r3, #0
 8018c04:	d001      	beq.n	8018c0a <compassIsHealthy+0x26>
 8018c06:	2301      	movs	r3, #1
 8018c08:	e000      	b.n	8018c0c <compassIsHealthy+0x28>
 8018c0a:	2300      	movs	r3, #0
 8018c0c:	f003 0301 	and.w	r3, r3, #1
 8018c10:	b2db      	uxtb	r3, r3
}
 8018c12:	4618      	mov	r0, r3
 8018c14:	46bd      	mov	sp, r7
 8018c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c1a:	4770      	bx	lr
 8018c1c:	2000b8c0 	.word	0x2000b8c0

08018c20 <compassSetCalibrationStart>:
{
    return magUpdatedAtLeastOnce;
}

void compassSetCalibrationStart(void)
{
 8018c20:	b580      	push	{r7, lr}
 8018c22:	af00      	add	r7, sp, #0
	if (isInit)
 8018c24:	4b0c      	ldr	r3, [pc, #48]	; (8018c58 <compassSetCalibrationStart+0x38>)
 8018c26:	781b      	ldrb	r3, [r3, #0]
 8018c28:	2b00      	cmp	r3, #0
 8018c2a:	d013      	beq.n	8018c54 <compassSetCalibrationStart+0x34>
	{
		calStartTime = getSysTickCnt();
 8018c2c:	f7e9 fc6a 	bl	8002504 <getSysTickCnt>
 8018c30:	4603      	mov	r3, r0
 8018c32:	4a0a      	ldr	r2, [pc, #40]	; (8018c5c <compassSetCalibrationStart+0x3c>)
 8018c34:	6013      	str	r3, [r2, #0]

		magPrev.x = 0;
 8018c36:	4b0a      	ldr	r3, [pc, #40]	; (8018c60 <compassSetCalibrationStart+0x40>)
 8018c38:	2200      	movs	r2, #0
 8018c3a:	801a      	strh	r2, [r3, #0]
		magPrev.y = 0;
 8018c3c:	4b08      	ldr	r3, [pc, #32]	; (8018c60 <compassSetCalibrationStart+0x40>)
 8018c3e:	2200      	movs	r2, #0
 8018c40:	805a      	strh	r2, [r3, #2]
		magPrev.z = 0;
 8018c42:	4b07      	ldr	r3, [pc, #28]	; (8018c60 <compassSetCalibrationStart+0x40>)
 8018c44:	2200      	movs	r2, #0
 8018c46:	809a      	strh	r2, [r3, #4]

		beeper(BEEPER_ACTION_SUCCESS);
 8018c48:	200c      	movs	r0, #12
 8018c4a:	f7fa fc19 	bl	8013480 <beeper>
		sensorCalibrationResetState(&calState);
 8018c4e:	4805      	ldr	r0, [pc, #20]	; (8018c64 <compassSetCalibrationStart+0x44>)
 8018c50:	f7f7 ffa8 	bl	8010ba4 <sensorCalibrationResetState>
	}
}
 8018c54:	bf00      	nop
 8018c56:	bd80      	pop	{r7, pc}
 8018c58:	20008744 	.word	0x20008744
 8018c5c:	20008748 	.word	0x20008748
 8018c60:	2000874c 	.word	0x2000874c
 8018c64:	20008754 	.word	0x20008754

08018c68 <gyroSetCalibrationCycles>:
Axis3f gyrof;			///s

biquadFilter_t gyroFilterLPF[XYZ_AXIS_COUNT];//

void gyroSetCalibrationCycles(uint16_t calibrationCyclesRequired)
{
 8018c68:	b480      	push	{r7}
 8018c6a:	b083      	sub	sp, #12
 8018c6c:	af00      	add	r7, sp, #0
 8018c6e:	4603      	mov	r3, r0
 8018c70:	80fb      	strh	r3, [r7, #6]
    gyroCalibration.cycleCount = calibrationCyclesRequired;
 8018c72:	4a05      	ldr	r2, [pc, #20]	; (8018c88 <gyroSetCalibrationCycles+0x20>)
 8018c74:	88fb      	ldrh	r3, [r7, #6]
 8018c76:	f8a2 3050 	strh.w	r3, [r2, #80]	; 0x50
}
 8018c7a:	bf00      	nop
 8018c7c:	370c      	adds	r7, #12
 8018c7e:	46bd      	mov	sp, r7
 8018c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c84:	4770      	bx	lr
 8018c86:	bf00      	nop
 8018c88:	20000180 	.word	0x20000180

08018c8c <gyroIsCalibrationComplete>:

bool gyroIsCalibrationComplete(void)
{
 8018c8c:	b480      	push	{r7}
 8018c8e:	af00      	add	r7, sp, #0
    return gyroCalibration.cycleCount == 0;
 8018c90:	4b06      	ldr	r3, [pc, #24]	; (8018cac <gyroIsCalibrationComplete+0x20>)
 8018c92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018c96:	2b00      	cmp	r3, #0
 8018c98:	bf0c      	ite	eq
 8018c9a:	2301      	moveq	r3, #1
 8018c9c:	2300      	movne	r3, #0
 8018c9e:	b2db      	uxtb	r3, r3
}
 8018ca0:	4618      	mov	r0, r3
 8018ca2:	46bd      	mov	sp, r7
 8018ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ca8:	4770      	bx	lr
 8018caa:	bf00      	nop
 8018cac:	20000180 	.word	0x20000180

08018cb0 <isOnFinalGyroCalibrationCycle>:

static bool isOnFinalGyroCalibrationCycle(void)
{
 8018cb0:	b480      	push	{r7}
 8018cb2:	af00      	add	r7, sp, #0
    return gyroCalibration.cycleCount == 1;
 8018cb4:	4b06      	ldr	r3, [pc, #24]	; (8018cd0 <isOnFinalGyroCalibrationCycle+0x20>)
 8018cb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018cba:	2b01      	cmp	r3, #1
 8018cbc:	bf0c      	ite	eq
 8018cbe:	2301      	moveq	r3, #1
 8018cc0:	2300      	movne	r3, #0
 8018cc2:	b2db      	uxtb	r3, r3
}
 8018cc4:	4618      	mov	r0, r3
 8018cc6:	46bd      	mov	sp, r7
 8018cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ccc:	4770      	bx	lr
 8018cce:	bf00      	nop
 8018cd0:	20000180 	.word	0x20000180

08018cd4 <isOnFirstGyroCalibrationCycle>:

static bool isOnFirstGyroCalibrationCycle(void)
{
 8018cd4:	b480      	push	{r7}
 8018cd6:	af00      	add	r7, sp, #0
    return gyroCalibration.cycleCount == CALIBRATING_GYRO_CYCLES;
 8018cd8:	4b06      	ldr	r3, [pc, #24]	; (8018cf4 <isOnFirstGyroCalibrationCycle+0x20>)
 8018cda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018cde:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8018ce2:	bf0c      	ite	eq
 8018ce4:	2301      	moveq	r3, #1
 8018ce6:	2300      	movne	r3, #0
 8018ce8:	b2db      	uxtb	r3, r3
}
 8018cea:	4618      	mov	r0, r3
 8018cec:	46bd      	mov	sp, r7
 8018cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cf2:	4770      	bx	lr
 8018cf4:	20000180 	.word	0x20000180

08018cf8 <performGyroCalibration>:

void performGyroCalibration(Axis3i16 gyroADCSample)
{
 8018cf8:	b580      	push	{r7, lr}
 8018cfa:	b084      	sub	sp, #16
 8018cfc:	af00      	add	r7, sp, #0
 8018cfe:	463b      	mov	r3, r7
 8018d00:	e883 0003 	stmia.w	r3, {r0, r1}
    for (int axis = 0; axis < 3; axis++) 
 8018d04:	2300      	movs	r3, #0
 8018d06:	60fb      	str	r3, [r7, #12]
 8018d08:	e084      	b.n	8018e14 <performGyroCalibration+0x11c>
	{
        //
        if (isOnFirstGyroCalibrationCycle()) 
 8018d0a:	f7ff ffe3 	bl	8018cd4 <isOnFirstGyroCalibrationCycle>
 8018d0e:	4603      	mov	r3, r0
 8018d10:	2b00      	cmp	r3, #0
 8018d12:	d010      	beq.n	8018d36 <performGyroCalibration+0x3e>
		{
            gyroCalibration.gyroSum.axis[axis] = 0;
 8018d14:	4a47      	ldr	r2, [pc, #284]	; (8018e34 <performGyroCalibration+0x13c>)
 8018d16:	68fb      	ldr	r3, [r7, #12]
 8018d18:	2100      	movs	r1, #0
 8018d1a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            devClear(&gyroCalibration.var[axis]);
 8018d1e:	68fa      	ldr	r2, [r7, #12]
 8018d20:	4613      	mov	r3, r2
 8018d22:	009b      	lsls	r3, r3, #2
 8018d24:	4413      	add	r3, r2
 8018d26:	009b      	lsls	r3, r3, #2
 8018d28:	3310      	adds	r3, #16
 8018d2a:	4a42      	ldr	r2, [pc, #264]	; (8018e34 <performGyroCalibration+0x13c>)
 8018d2c:	4413      	add	r3, r2
 8018d2e:	3304      	adds	r3, #4
 8018d30:	4618      	mov	r0, r3
 8018d32:	f7f7 fd5c 	bl	80107ee <devClear>
        }

        //
        gyroCalibration.gyroSum.axis[axis] += gyroADCSample.axis[axis];
 8018d36:	4a3f      	ldr	r2, [pc, #252]	; (8018e34 <performGyroCalibration+0x13c>)
 8018d38:	68fb      	ldr	r3, [r7, #12]
 8018d3a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8018d3e:	68fb      	ldr	r3, [r7, #12]
 8018d40:	005b      	lsls	r3, r3, #1
 8018d42:	f107 0110 	add.w	r1, r7, #16
 8018d46:	440b      	add	r3, r1
 8018d48:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8018d4c:	441a      	add	r2, r3
 8018d4e:	4939      	ldr	r1, [pc, #228]	; (8018e34 <performGyroCalibration+0x13c>)
 8018d50:	68fb      	ldr	r3, [r7, #12]
 8018d52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        devPush(&gyroCalibration.var[axis], gyroADCSample.axis[axis]);
 8018d56:	68fa      	ldr	r2, [r7, #12]
 8018d58:	4613      	mov	r3, r2
 8018d5a:	009b      	lsls	r3, r3, #2
 8018d5c:	4413      	add	r3, r2
 8018d5e:	009b      	lsls	r3, r3, #2
 8018d60:	3310      	adds	r3, #16
 8018d62:	4a34      	ldr	r2, [pc, #208]	; (8018e34 <performGyroCalibration+0x13c>)
 8018d64:	4413      	add	r3, r2
 8018d66:	1d1a      	adds	r2, r3, #4
 8018d68:	68fb      	ldr	r3, [r7, #12]
 8018d6a:	005b      	lsls	r3, r3, #1
 8018d6c:	f107 0110 	add.w	r1, r7, #16
 8018d70:	440b      	add	r3, r1
 8018d72:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8018d76:	ee07 3a90 	vmov	s15, r3
 8018d7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018d7e:	eeb0 0a67 	vmov.f32	s0, s15
 8018d82:	4610      	mov	r0, r2
 8018d84:	f7f7 fd40 	bl	8010808 <devPush>

        // 
        gyroCalibration.gyroZero.axis[axis] = 0;
 8018d88:	4a2a      	ldr	r2, [pc, #168]	; (8018e34 <performGyroCalibration+0x13c>)
 8018d8a:	68fb      	ldr	r3, [r7, #12]
 8018d8c:	3304      	adds	r3, #4
 8018d8e:	005b      	lsls	r3, r3, #1
 8018d90:	4413      	add	r3, r2
 8018d92:	2200      	movs	r2, #0
 8018d94:	809a      	strh	r2, [r3, #4]

        if (isOnFinalGyroCalibrationCycle()) 
 8018d96:	f7ff ff8b 	bl	8018cb0 <isOnFinalGyroCalibrationCycle>
 8018d9a:	4603      	mov	r3, r0
 8018d9c:	2b00      	cmp	r3, #0
 8018d9e:	d036      	beq.n	8018e0e <performGyroCalibration+0x116>
		{
            const float stddev = devStandardDeviation(&gyroCalibration.var[axis]);
 8018da0:	68fa      	ldr	r2, [r7, #12]
 8018da2:	4613      	mov	r3, r2
 8018da4:	009b      	lsls	r3, r3, #2
 8018da6:	4413      	add	r3, r2
 8018da8:	009b      	lsls	r3, r3, #2
 8018daa:	3310      	adds	r3, #16
 8018dac:	4a21      	ldr	r2, [pc, #132]	; (8018e34 <performGyroCalibration+0x13c>)
 8018dae:	4413      	add	r3, r2
 8018db0:	3304      	adds	r3, #4
 8018db2:	4618      	mov	r0, r3
 8018db4:	f7f7 fda2 	bl	80108fc <devStandardDeviation>
 8018db8:	ed87 0a02 	vstr	s0, [r7, #8]
			
            //
			//
            if ((stddev > GYRO_CALIBRATION_THRESHOLD) || (stddev == 0)) 
 8018dbc:	edd7 7a02 	vldr	s15, [r7, #8]
 8018dc0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8018dc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8018dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018dcc:	dc06      	bgt.n	8018ddc <performGyroCalibration+0xe4>
 8018dce:	edd7 7a02 	vldr	s15, [r7, #8]
 8018dd2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8018dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018dda:	d104      	bne.n	8018de6 <performGyroCalibration+0xee>
			{
                gyroSetCalibrationCycles(CALIBRATING_GYRO_CYCLES);
 8018ddc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8018de0:	f7ff ff42 	bl	8018c68 <gyroSetCalibrationCycles>
                return;
 8018de4:	e022      	b.n	8018e2c <performGyroCalibration+0x134>
            }
			
            //
            gyroCalibration.gyroZero.axis[axis] = (gyroCalibration.gyroSum.axis[axis] + (CALIBRATING_GYRO_CYCLES / 2)) / CALIBRATING_GYRO_CYCLES;
 8018de6:	4a13      	ldr	r2, [pc, #76]	; (8018e34 <performGyroCalibration+0x13c>)
 8018de8:	68fb      	ldr	r3, [r7, #12]
 8018dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018dee:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8018df2:	4a11      	ldr	r2, [pc, #68]	; (8018e38 <performGyroCalibration+0x140>)
 8018df4:	fb82 1203 	smull	r1, r2, r2, r3
 8018df8:	1192      	asrs	r2, r2, #6
 8018dfa:	17db      	asrs	r3, r3, #31
 8018dfc:	1ad3      	subs	r3, r2, r3
 8018dfe:	b219      	sxth	r1, r3
 8018e00:	4a0c      	ldr	r2, [pc, #48]	; (8018e34 <performGyroCalibration+0x13c>)
 8018e02:	68fb      	ldr	r3, [r7, #12]
 8018e04:	3304      	adds	r3, #4
 8018e06:	005b      	lsls	r3, r3, #1
 8018e08:	4413      	add	r3, r2
 8018e0a:	460a      	mov	r2, r1
 8018e0c:	809a      	strh	r2, [r3, #4]
    for (int axis = 0; axis < 3; axis++) 
 8018e0e:	68fb      	ldr	r3, [r7, #12]
 8018e10:	3301      	adds	r3, #1
 8018e12:	60fb      	str	r3, [r7, #12]
 8018e14:	68fb      	ldr	r3, [r7, #12]
 8018e16:	2b02      	cmp	r3, #2
 8018e18:	f77f af77 	ble.w	8018d0a <performGyroCalibration+0x12>
        }
    }
	
    gyroCalibration.cycleCount--;
 8018e1c:	4b05      	ldr	r3, [pc, #20]	; (8018e34 <performGyroCalibration+0x13c>)
 8018e1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8018e22:	3b01      	subs	r3, #1
 8018e24:	b29a      	uxth	r2, r3
 8018e26:	4b03      	ldr	r3, [pc, #12]	; (8018e34 <performGyroCalibration+0x13c>)
 8018e28:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 8018e2c:	3710      	adds	r7, #16
 8018e2e:	46bd      	mov	sp, r7
 8018e30:	bd80      	pop	{r7, pc}
 8018e32:	bf00      	nop
 8018e34:	20000180 	.word	0x20000180
 8018e38:	10624dd3 	.word	0x10624dd3

08018e3c <gyroInit>:

bool gyroInit(float gyroUpdateRate)
{
 8018e3c:	b580      	push	{r7, lr}
 8018e3e:	b084      	sub	sp, #16
 8018e40:	af00      	add	r7, sp, #0
 8018e42:	ed87 0a01 	vstr	s0, [r7, #4]
	if(mpu6000Init() == false)
 8018e46:	f7fb f9cd 	bl	80141e4 <mpu6000Init>
 8018e4a:	4603      	mov	r3, r0
 8018e4c:	f083 0301 	eor.w	r3, r3, #1
 8018e50:	b2db      	uxtb	r3, r3
 8018e52:	2b00      	cmp	r3, #0
 8018e54:	d001      	beq.n	8018e5a <gyroInit+0x1e>
		return false;
 8018e56:	2300      	movs	r3, #0
 8018e58:	e01f      	b.n	8018e9a <gyroInit+0x5e>
	
	//
	gyroSetCalibrationCycles(CALIBRATING_GYRO_CYCLES);
 8018e5a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8018e5e:	f7ff ff03 	bl	8018c68 <gyroSetCalibrationCycles>
	
	//
	for (int axis = 0; axis < 3; axis++)
 8018e62:	2300      	movs	r3, #0
 8018e64:	60fb      	str	r3, [r7, #12]
 8018e66:	e014      	b.n	8018e92 <gyroInit+0x56>
	{
		biquadFilterInitLPF(&gyroFilterLPF[axis], gyroUpdateRate, GYRO_LPF_CUTOFF_FREQ);
 8018e68:	68fa      	ldr	r2, [r7, #12]
 8018e6a:	4613      	mov	r3, r2
 8018e6c:	00db      	lsls	r3, r3, #3
 8018e6e:	1a9b      	subs	r3, r3, r2
 8018e70:	009b      	lsls	r3, r3, #2
 8018e72:	4a0c      	ldr	r2, [pc, #48]	; (8018ea4 <gyroInit+0x68>)
 8018e74:	4413      	add	r3, r2
 8018e76:	edd7 7a01 	vldr	s15, [r7, #4]
 8018e7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8018e7e:	ee17 2a90 	vmov	r2, s15
 8018e82:	b291      	uxth	r1, r2
 8018e84:	2250      	movs	r2, #80	; 0x50
 8018e86:	4618      	mov	r0, r3
 8018e88:	f7f7 f90c 	bl	80100a4 <biquadFilterInitLPF>
	for (int axis = 0; axis < 3; axis++)
 8018e8c:	68fb      	ldr	r3, [r7, #12]
 8018e8e:	3301      	adds	r3, #1
 8018e90:	60fb      	str	r3, [r7, #12]
 8018e92:	68fb      	ldr	r3, [r7, #12]
 8018e94:	2b02      	cmp	r3, #2
 8018e96:	dde7      	ble.n	8018e68 <gyroInit+0x2c>
	}
	return true;
 8018e98:	2301      	movs	r3, #1
}
 8018e9a:	4618      	mov	r0, r3
 8018e9c:	3710      	adds	r7, #16
 8018e9e:	46bd      	mov	sp, r7
 8018ea0:	bd80      	pop	{r7, pc}
 8018ea2:	bf00      	nop
 8018ea4:	2000b8dc 	.word	0x2000b8dc

08018ea8 <gyroUpdate>:


void gyroUpdate(Axis3f *gyro)
{
 8018ea8:	b580      	push	{r7, lr}
 8018eaa:	b084      	sub	sp, #16
 8018eac:	af00      	add	r7, sp, #0
 8018eae:	6078      	str	r0, [r7, #4]
	//
	if (!mpu6000GyroRead(&gyroADCRaw))
 8018eb0:	485a      	ldr	r0, [pc, #360]	; (801901c <gyroUpdate+0x174>)
 8018eb2:	f7fb fa35 	bl	8014320 <mpu6000GyroRead>
 8018eb6:	4603      	mov	r3, r0
 8018eb8:	f083 0301 	eor.w	r3, r3, #1
 8018ebc:	b2db      	uxtb	r3, r3
 8018ebe:	2b00      	cmp	r3, #0
 8018ec0:	f040 80a8 	bne.w	8019014 <gyroUpdate+0x16c>
	{
		return;
	}
	
	//
	applySensorAlignment(gyroADCRaw.axis, gyroADCRaw.axis, GYRO_ALIGN);
 8018ec4:	2204      	movs	r2, #4
 8018ec6:	4955      	ldr	r1, [pc, #340]	; (801901c <gyroUpdate+0x174>)
 8018ec8:	4854      	ldr	r0, [pc, #336]	; (801901c <gyroUpdate+0x174>)
 8018eca:	f000 fa75 	bl	80193b8 <applySensorAlignment>
	
	//
	if (!gyroIsCalibrationComplete()) 
 8018ece:	f7ff fedd 	bl	8018c8c <gyroIsCalibrationComplete>
 8018ed2:	4603      	mov	r3, r0
 8018ed4:	f083 0301 	eor.w	r3, r3, #1
 8018ed8:	b2db      	uxtb	r3, r3
 8018eda:	2b00      	cmp	r3, #0
 8018edc:	d01d      	beq.n	8018f1a <gyroUpdate+0x72>
	{
		performGyroCalibration(gyroADCRaw);
 8018ede:	4b4f      	ldr	r3, [pc, #316]	; (801901c <gyroUpdate+0x174>)
 8018ee0:	681a      	ldr	r2, [r3, #0]
 8018ee2:	2100      	movs	r1, #0
 8018ee4:	4611      	mov	r1, r2
 8018ee6:	889a      	ldrh	r2, [r3, #4]
 8018ee8:	2300      	movs	r3, #0
 8018eea:	f362 030f 	bfi	r3, r2, #0, #16
 8018eee:	4608      	mov	r0, r1
 8018ef0:	4619      	mov	r1, r3
 8018ef2:	f7ff ff01 	bl	8018cf8 <performGyroCalibration>
		gyrof.x = 0.0f;
 8018ef6:	4b4a      	ldr	r3, [pc, #296]	; (8019020 <gyroUpdate+0x178>)
 8018ef8:	f04f 0200 	mov.w	r2, #0
 8018efc:	601a      	str	r2, [r3, #0]
		gyrof.y = 0.0f;
 8018efe:	4b48      	ldr	r3, [pc, #288]	; (8019020 <gyroUpdate+0x178>)
 8018f00:	f04f 0200 	mov.w	r2, #0
 8018f04:	605a      	str	r2, [r3, #4]
		gyrof.z = 0.0f;
 8018f06:	4b46      	ldr	r3, [pc, #280]	; (8019020 <gyroUpdate+0x178>)
 8018f08:	f04f 0200 	mov.w	r2, #0
 8018f0c:	609a      	str	r2, [r3, #8]
		*gyro = gyrof;
 8018f0e:	687b      	ldr	r3, [r7, #4]
 8018f10:	4a43      	ldr	r2, [pc, #268]	; (8019020 <gyroUpdate+0x178>)
 8018f12:	ca07      	ldmia	r2, {r0, r1, r2}
 8018f14:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		return;
 8018f18:	e07d      	b.n	8019016 <gyroUpdate+0x16e>
	}

	//gyroADC
	gyroADC.x = gyroADCRaw.x - gyroCalibration.gyroZero.x;
 8018f1a:	4b40      	ldr	r3, [pc, #256]	; (801901c <gyroUpdate+0x174>)
 8018f1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018f20:	b29a      	uxth	r2, r3
 8018f22:	4b40      	ldr	r3, [pc, #256]	; (8019024 <gyroUpdate+0x17c>)
 8018f24:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8018f28:	b29b      	uxth	r3, r3
 8018f2a:	1ad3      	subs	r3, r2, r3
 8018f2c:	b29b      	uxth	r3, r3
 8018f2e:	b21a      	sxth	r2, r3
 8018f30:	4b3d      	ldr	r3, [pc, #244]	; (8019028 <gyroUpdate+0x180>)
 8018f32:	801a      	strh	r2, [r3, #0]
	gyroADC.y = gyroADCRaw.y - gyroCalibration.gyroZero.y;
 8018f34:	4b39      	ldr	r3, [pc, #228]	; (801901c <gyroUpdate+0x174>)
 8018f36:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018f3a:	b29a      	uxth	r2, r3
 8018f3c:	4b39      	ldr	r3, [pc, #228]	; (8019024 <gyroUpdate+0x17c>)
 8018f3e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8018f42:	b29b      	uxth	r3, r3
 8018f44:	1ad3      	subs	r3, r2, r3
 8018f46:	b29b      	uxth	r3, r3
 8018f48:	b21a      	sxth	r2, r3
 8018f4a:	4b37      	ldr	r3, [pc, #220]	; (8019028 <gyroUpdate+0x180>)
 8018f4c:	805a      	strh	r2, [r3, #2]
	gyroADC.z = gyroADCRaw.z - gyroCalibration.gyroZero.z;
 8018f4e:	4b33      	ldr	r3, [pc, #204]	; (801901c <gyroUpdate+0x174>)
 8018f50:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018f54:	b29a      	uxth	r2, r3
 8018f56:	4b33      	ldr	r3, [pc, #204]	; (8019024 <gyroUpdate+0x17c>)
 8018f58:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8018f5c:	b29b      	uxth	r3, r3
 8018f5e:	1ad3      	subs	r3, r2, r3
 8018f60:	b29b      	uxth	r3, r3
 8018f62:	b21a      	sxth	r2, r3
 8018f64:	4b30      	ldr	r3, [pc, #192]	; (8019028 <gyroUpdate+0x180>)
 8018f66:	809a      	strh	r2, [r3, #4]
	
	//
	applyBoardAlignment(gyroADC.axis);
 8018f68:	482f      	ldr	r0, [pc, #188]	; (8019028 <gyroUpdate+0x180>)
 8018f6a:	f000 f981 	bl	8019270 <applyBoardAlignment>
	
	// /s 
	gyrof.x = (float)gyroADC.x / GYRO_SCALE;
 8018f6e:	4b2e      	ldr	r3, [pc, #184]	; (8019028 <gyroUpdate+0x180>)
 8018f70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8018f74:	ee07 3a90 	vmov	s15, r3
 8018f78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018f7c:	eddf 6a2b 	vldr	s13, [pc, #172]	; 801902c <gyroUpdate+0x184>
 8018f80:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018f84:	4b26      	ldr	r3, [pc, #152]	; (8019020 <gyroUpdate+0x178>)
 8018f86:	edc3 7a00 	vstr	s15, [r3]
	gyrof.y = (float)gyroADC.y / GYRO_SCALE;
 8018f8a:	4b27      	ldr	r3, [pc, #156]	; (8019028 <gyroUpdate+0x180>)
 8018f8c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8018f90:	ee07 3a90 	vmov	s15, r3
 8018f94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018f98:	eddf 6a24 	vldr	s13, [pc, #144]	; 801902c <gyroUpdate+0x184>
 8018f9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018fa0:	4b1f      	ldr	r3, [pc, #124]	; (8019020 <gyroUpdate+0x178>)
 8018fa2:	edc3 7a01 	vstr	s15, [r3, #4]
	gyrof.z = (float)gyroADC.z / GYRO_SCALE;
 8018fa6:	4b20      	ldr	r3, [pc, #128]	; (8019028 <gyroUpdate+0x180>)
 8018fa8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8018fac:	ee07 3a90 	vmov	s15, r3
 8018fb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018fb4:	eddf 6a1d 	vldr	s13, [pc, #116]	; 801902c <gyroUpdate+0x184>
 8018fb8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018fbc:	4b18      	ldr	r3, [pc, #96]	; (8019020 <gyroUpdate+0x178>)
 8018fbe:	edc3 7a02 	vstr	s15, [r3, #8]
	
	//
	for (int axis = 0; axis < 3; axis++) 
 8018fc2:	2300      	movs	r3, #0
 8018fc4:	60fb      	str	r3, [r7, #12]
 8018fc6:	e01c      	b.n	8019002 <gyroUpdate+0x15a>
	{
		gyrof.axis[axis] = biquadFilterApply(&gyroFilterLPF[axis], gyrof.axis[axis]);
 8018fc8:	68fa      	ldr	r2, [r7, #12]
 8018fca:	4613      	mov	r3, r2
 8018fcc:	00db      	lsls	r3, r3, #3
 8018fce:	1a9b      	subs	r3, r3, r2
 8018fd0:	009b      	lsls	r3, r3, #2
 8018fd2:	4a17      	ldr	r2, [pc, #92]	; (8019030 <gyroUpdate+0x188>)
 8018fd4:	441a      	add	r2, r3
 8018fd6:	4912      	ldr	r1, [pc, #72]	; (8019020 <gyroUpdate+0x178>)
 8018fd8:	68fb      	ldr	r3, [r7, #12]
 8018fda:	009b      	lsls	r3, r3, #2
 8018fdc:	440b      	add	r3, r1
 8018fde:	edd3 7a00 	vldr	s15, [r3]
 8018fe2:	eeb0 0a67 	vmov.f32	s0, s15
 8018fe6:	4610      	mov	r0, r2
 8018fe8:	f7f7 f952 	bl	8010290 <biquadFilterApply>
 8018fec:	eef0 7a40 	vmov.f32	s15, s0
 8018ff0:	4a0b      	ldr	r2, [pc, #44]	; (8019020 <gyroUpdate+0x178>)
 8018ff2:	68fb      	ldr	r3, [r7, #12]
 8018ff4:	009b      	lsls	r3, r3, #2
 8018ff6:	4413      	add	r3, r2
 8018ff8:	edc3 7a00 	vstr	s15, [r3]
	for (int axis = 0; axis < 3; axis++) 
 8018ffc:	68fb      	ldr	r3, [r7, #12]
 8018ffe:	3301      	adds	r3, #1
 8019000:	60fb      	str	r3, [r7, #12]
 8019002:	68fb      	ldr	r3, [r7, #12]
 8019004:	2b02      	cmp	r3, #2
 8019006:	dddf      	ble.n	8018fc8 <gyroUpdate+0x120>
	}
	
	*gyro = gyrof;
 8019008:	687b      	ldr	r3, [r7, #4]
 801900a:	4a05      	ldr	r2, [pc, #20]	; (8019020 <gyroUpdate+0x178>)
 801900c:	ca07      	ldmia	r2, {r0, r1, r2}
 801900e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019012:	e000      	b.n	8019016 <gyroUpdate+0x16e>
		return;
 8019014:	bf00      	nop
}
 8019016:	3710      	adds	r7, #16
 8019018:	46bd      	mov	sp, r7
 801901a:	bd80      	pop	{r7, pc}
 801901c:	2000b930 	.word	0x2000b930
 8019020:	2000b8c8 	.word	0x2000b8c8
 8019024:	20000180 	.word	0x20000180
 8019028:	2000b8d4 	.word	0x2000b8d4
 801902c:	41833333 	.word	0x41833333
 8019030:	2000b8dc 	.word	0x2000b8dc

08019034 <isBoardAlignmentStandard>:
static bool standardBoardAlignment = true;     
static float boardRotation[3][3];//


static bool isBoardAlignmentStandard(const boardAlignment_t *boardAlignment)
{
 8019034:	b480      	push	{r7}
 8019036:	b083      	sub	sp, #12
 8019038:	af00      	add	r7, sp, #0
 801903a:	6078      	str	r0, [r7, #4]
    return !boardAlignment->rollDeciDegrees && !boardAlignment->pitchDeciDegrees && !boardAlignment->yawDeciDegrees;
 801903c:	687b      	ldr	r3, [r7, #4]
 801903e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8019042:	2b00      	cmp	r3, #0
 8019044:	d10b      	bne.n	801905e <isBoardAlignmentStandard+0x2a>
 8019046:	687b      	ldr	r3, [r7, #4]
 8019048:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 801904c:	2b00      	cmp	r3, #0
 801904e:	d106      	bne.n	801905e <isBoardAlignmentStandard+0x2a>
 8019050:	687b      	ldr	r3, [r7, #4]
 8019052:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8019056:	2b00      	cmp	r3, #0
 8019058:	d101      	bne.n	801905e <isBoardAlignmentStandard+0x2a>
 801905a:	2301      	movs	r3, #1
 801905c:	e000      	b.n	8019060 <isBoardAlignmentStandard+0x2c>
 801905e:	2300      	movs	r3, #0
 8019060:	f003 0301 	and.w	r3, r3, #1
 8019064:	b2db      	uxtb	r3, r3
}
 8019066:	4618      	mov	r0, r3
 8019068:	370c      	adds	r7, #12
 801906a:	46bd      	mov	sp, r7
 801906c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019070:	4770      	bx	lr
	...

08019074 <initBoardAlignment>:

void initBoardAlignment(void)
{
 8019074:	b580      	push	{r7, lr}
 8019076:	b084      	sub	sp, #16
 8019078:	af00      	add	r7, sp, #0
	if (isBoardAlignmentStandard(&configParam.boardAlign)) 
 801907a:	4824      	ldr	r0, [pc, #144]	; (801910c <initBoardAlignment+0x98>)
 801907c:	f7ff ffda 	bl	8019034 <isBoardAlignmentStandard>
 8019080:	4603      	mov	r3, r0
 8019082:	2b00      	cmp	r3, #0
 8019084:	d003      	beq.n	801908e <initBoardAlignment+0x1a>
	{
		standardBoardAlignment = true;
 8019086:	4b22      	ldr	r3, [pc, #136]	; (8019110 <initBoardAlignment+0x9c>)
 8019088:	2201      	movs	r2, #1
 801908a:	701a      	strb	r2, [r3, #0]
		rotationAngles.angles.pitch = DECIDEGREES_TO_RADIANS(configParam.boardAlign.pitchDeciDegrees);
		rotationAngles.angles.yaw   = DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees  );

		buildRotationMatrix(&rotationAngles, boardRotation);
	}
}
 801908c:	e03a      	b.n	8019104 <initBoardAlignment+0x90>
		standardBoardAlignment = false;
 801908e:	4b20      	ldr	r3, [pc, #128]	; (8019110 <initBoardAlignment+0x9c>)
 8019090:	2200      	movs	r2, #0
 8019092:	701a      	strb	r2, [r3, #0]
		rotationAngles.angles.roll  = DECIDEGREES_TO_RADIANS(configParam.boardAlign.rollDeciDegrees );
 8019094:	4b1f      	ldr	r3, [pc, #124]	; (8019114 <initBoardAlignment+0xa0>)
 8019096:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 801909a:	ee07 3a90 	vmov	s15, r3
 801909e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80190a2:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80190a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80190aa:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8019118 <initBoardAlignment+0xa4>
 80190ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80190b2:	edc7 7a01 	vstr	s15, [r7, #4]
		rotationAngles.angles.pitch = DECIDEGREES_TO_RADIANS(configParam.boardAlign.pitchDeciDegrees);
 80190b6:	4b17      	ldr	r3, [pc, #92]	; (8019114 <initBoardAlignment+0xa0>)
 80190b8:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 80190bc:	ee07 3a90 	vmov	s15, r3
 80190c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80190c4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80190c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80190cc:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8019118 <initBoardAlignment+0xa4>
 80190d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80190d4:	edc7 7a02 	vstr	s15, [r7, #8]
		rotationAngles.angles.yaw   = DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees  );
 80190d8:	4b0e      	ldr	r3, [pc, #56]	; (8019114 <initBoardAlignment+0xa0>)
 80190da:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 80190de:	ee07 3a90 	vmov	s15, r3
 80190e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80190e6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80190ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80190ee:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8019118 <initBoardAlignment+0xa4>
 80190f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80190f6:	edc7 7a03 	vstr	s15, [r7, #12]
		buildRotationMatrix(&rotationAngles, boardRotation);
 80190fa:	1d3b      	adds	r3, r7, #4
 80190fc:	4907      	ldr	r1, [pc, #28]	; (801911c <initBoardAlignment+0xa8>)
 80190fe:	4618      	mov	r0, r3
 8019100:	f7f7 fc5e 	bl	80109c0 <buildRotationMatrix>
}
 8019104:	bf00      	nop
 8019106:	3710      	adds	r7, #16
 8019108:	46bd      	mov	sp, r7
 801910a:	bd80      	pop	{r7, pc}
 801910c:	2000b1fe 	.word	0x2000b1fe
 8019110:	200001d4 	.word	0x200001d4
 8019114:	2000b170 	.word	0x2000b170
 8019118:	3c8efa35 	.word	0x3c8efa35
 801911c:	200087a4 	.word	0x200087a4

08019120 <updateBoardAlignment>:

void updateBoardAlignment(int16_t roll, int16_t pitch)
{
 8019120:	b580      	push	{r7, lr}
 8019122:	b084      	sub	sp, #16
 8019124:	af00      	add	r7, sp, #0
 8019126:	4603      	mov	r3, r0
 8019128:	460a      	mov	r2, r1
 801912a:	80fb      	strh	r3, [r7, #6]
 801912c:	4613      	mov	r3, r2
 801912e:	80bb      	strh	r3, [r7, #4]
    const float sinAlignYaw = sin_approx(DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees));
 8019130:	4b4d      	ldr	r3, [pc, #308]	; (8019268 <updateBoardAlignment+0x148>)
 8019132:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8019136:	ee07 3a90 	vmov	s15, r3
 801913a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801913e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8019142:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8019146:	ed9f 7a49 	vldr	s14, [pc, #292]	; 801926c <updateBoardAlignment+0x14c>
 801914a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801914e:	eeb0 0a67 	vmov.f32	s0, s15
 8019152:	f7f7 f90b 	bl	801036c <sin_approx>
 8019156:	ed87 0a03 	vstr	s0, [r7, #12]
    const float cosAlignYaw = cos_approx(DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees));
 801915a:	4b43      	ldr	r3, [pc, #268]	; (8019268 <updateBoardAlignment+0x148>)
 801915c:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8019160:	ee07 3a90 	vmov	s15, r3
 8019164:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8019168:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 801916c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8019170:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 801926c <updateBoardAlignment+0x14c>
 8019174:	ee67 7a87 	vmul.f32	s15, s15, s14
 8019178:	eeb0 0a67 	vmov.f32	s0, s15
 801917c:	f7f7 f9a2 	bl	80104c4 <cos_approx>
 8019180:	ed87 0a02 	vstr	s0, [r7, #8]
	
    configParam.boardAlign.rollDeciDegrees += -sinAlignYaw * pitch + cosAlignYaw * roll;
 8019184:	4b38      	ldr	r3, [pc, #224]	; (8019268 <updateBoardAlignment+0x148>)
 8019186:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 801918a:	ee07 3a90 	vmov	s15, r3
 801918e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8019192:	edd7 7a03 	vldr	s15, [r7, #12]
 8019196:	eef1 6a67 	vneg.f32	s13, s15
 801919a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 801919e:	ee07 3a90 	vmov	s15, r3
 80191a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80191a6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80191aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80191ae:	ee07 3a90 	vmov	s15, r3
 80191b2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80191b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80191ba:	ee66 7a27 	vmul.f32	s15, s12, s15
 80191be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80191c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80191c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80191ca:	ee17 3a90 	vmov	r3, s15
 80191ce:	b21a      	sxth	r2, r3
 80191d0:	4b25      	ldr	r3, [pc, #148]	; (8019268 <updateBoardAlignment+0x148>)
 80191d2:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
	configParam.boardAlign.rollDeciDegrees = constrain(configParam.boardAlign.rollDeciDegrees, -30, 30);//-3~3
 80191d6:	4b24      	ldr	r3, [pc, #144]	; (8019268 <updateBoardAlignment+0x148>)
 80191d8:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 80191dc:	221e      	movs	r2, #30
 80191de:	f06f 011d 	mvn.w	r1, #29
 80191e2:	4618      	mov	r0, r3
 80191e4:	f7f7 fac1 	bl	801076a <constrain>
 80191e8:	4603      	mov	r3, r0
 80191ea:	b21a      	sxth	r2, r3
 80191ec:	4b1e      	ldr	r3, [pc, #120]	; (8019268 <updateBoardAlignment+0x148>)
 80191ee:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
	
    configParam.boardAlign.pitchDeciDegrees += cosAlignYaw * pitch + sinAlignYaw * roll;
 80191f2:	4b1d      	ldr	r3, [pc, #116]	; (8019268 <updateBoardAlignment+0x148>)
 80191f4:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 80191f8:	ee07 3a90 	vmov	s15, r3
 80191fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8019200:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8019204:	ee07 3a90 	vmov	s15, r3
 8019208:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801920c:	edd7 7a02 	vldr	s15, [r7, #8]
 8019210:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8019214:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8019218:	ee07 3a90 	vmov	s15, r3
 801921c:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8019220:	edd7 7a03 	vldr	s15, [r7, #12]
 8019224:	ee66 7a27 	vmul.f32	s15, s12, s15
 8019228:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801922c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019230:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019234:	ee17 3a90 	vmov	r3, s15
 8019238:	b21a      	sxth	r2, r3
 801923a:	4b0b      	ldr	r3, [pc, #44]	; (8019268 <updateBoardAlignment+0x148>)
 801923c:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	configParam.boardAlign.pitchDeciDegrees = constrain(configParam.boardAlign.pitchDeciDegrees, -30, 30);//-3~3
 8019240:	4b09      	ldr	r3, [pc, #36]	; (8019268 <updateBoardAlignment+0x148>)
 8019242:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8019246:	221e      	movs	r2, #30
 8019248:	f06f 011d 	mvn.w	r1, #29
 801924c:	4618      	mov	r0, r3
 801924e:	f7f7 fa8c 	bl	801076a <constrain>
 8019252:	4603      	mov	r3, r0
 8019254:	b21a      	sxth	r2, r3
 8019256:	4b04      	ldr	r3, [pc, #16]	; (8019268 <updateBoardAlignment+0x148>)
 8019258:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	
    initBoardAlignment();
 801925c:	f7ff ff0a 	bl	8019074 <initBoardAlignment>
}
 8019260:	bf00      	nop
 8019262:	3710      	adds	r7, #16
 8019264:	46bd      	mov	sp, r7
 8019266:	bd80      	pop	{r7, pc}
 8019268:	2000b170 	.word	0x2000b170
 801926c:	3c8efa35 	.word	0x3c8efa35

08019270 <applyBoardAlignment>:

void applyBoardAlignment(int16_t *vec)
{
 8019270:	b580      	push	{r7, lr}
 8019272:	b084      	sub	sp, #16
 8019274:	af00      	add	r7, sp, #0
 8019276:	6078      	str	r0, [r7, #4]
	if (standardBoardAlignment) 
 8019278:	4b4d      	ldr	r3, [pc, #308]	; (80193b0 <applyBoardAlignment+0x140>)
 801927a:	781b      	ldrb	r3, [r3, #0]
 801927c:	2b00      	cmp	r3, #0
 801927e:	f040 8093 	bne.w	80193a8 <applyBoardAlignment+0x138>
	{
		return;
	}

	int16_t x = vec[X];
 8019282:	687b      	ldr	r3, [r7, #4]
 8019284:	881b      	ldrh	r3, [r3, #0]
 8019286:	81fb      	strh	r3, [r7, #14]
	int16_t y = vec[Y];
 8019288:	687b      	ldr	r3, [r7, #4]
 801928a:	885b      	ldrh	r3, [r3, #2]
 801928c:	81bb      	strh	r3, [r7, #12]
	int16_t z = vec[Z];
 801928e:	687b      	ldr	r3, [r7, #4]
 8019290:	889b      	ldrh	r3, [r3, #4]
 8019292:	817b      	strh	r3, [r7, #10]

	vec[X] = lrintf(boardRotation[0][X] * x + boardRotation[1][X] * y + boardRotation[2][X] * z);
 8019294:	4b47      	ldr	r3, [pc, #284]	; (80193b4 <applyBoardAlignment+0x144>)
 8019296:	ed93 7a00 	vldr	s14, [r3]
 801929a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801929e:	ee07 3a90 	vmov	s15, r3
 80192a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80192a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80192aa:	4b42      	ldr	r3, [pc, #264]	; (80193b4 <applyBoardAlignment+0x144>)
 80192ac:	edd3 6a03 	vldr	s13, [r3, #12]
 80192b0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80192b4:	ee07 3a90 	vmov	s15, r3
 80192b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80192bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80192c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80192c4:	4b3b      	ldr	r3, [pc, #236]	; (80193b4 <applyBoardAlignment+0x144>)
 80192c6:	edd3 6a06 	vldr	s13, [r3, #24]
 80192ca:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80192ce:	ee07 3a90 	vmov	s15, r3
 80192d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80192d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80192da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80192de:	eeb0 0a67 	vmov.f32	s0, s15
 80192e2:	f003 fa6d 	bl	801c7c0 <lrintf>
 80192e6:	4603      	mov	r3, r0
 80192e8:	b21a      	sxth	r2, r3
 80192ea:	687b      	ldr	r3, [r7, #4]
 80192ec:	801a      	strh	r2, [r3, #0]
	vec[Y] = lrintf(boardRotation[0][Y] * x + boardRotation[1][Y] * y + boardRotation[2][Y] * z);
 80192ee:	4b31      	ldr	r3, [pc, #196]	; (80193b4 <applyBoardAlignment+0x144>)
 80192f0:	ed93 7a01 	vldr	s14, [r3, #4]
 80192f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80192f8:	ee07 3a90 	vmov	s15, r3
 80192fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019300:	ee27 7a27 	vmul.f32	s14, s14, s15
 8019304:	4b2b      	ldr	r3, [pc, #172]	; (80193b4 <applyBoardAlignment+0x144>)
 8019306:	edd3 6a04 	vldr	s13, [r3, #16]
 801930a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 801930e:	ee07 3a90 	vmov	s15, r3
 8019312:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019316:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801931a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801931e:	4b25      	ldr	r3, [pc, #148]	; (80193b4 <applyBoardAlignment+0x144>)
 8019320:	edd3 6a07 	vldr	s13, [r3, #28]
 8019324:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8019328:	ee07 3a90 	vmov	s15, r3
 801932c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019330:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8019334:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019338:	eeb0 0a67 	vmov.f32	s0, s15
 801933c:	f003 fa40 	bl	801c7c0 <lrintf>
 8019340:	4602      	mov	r2, r0
 8019342:	687b      	ldr	r3, [r7, #4]
 8019344:	3302      	adds	r3, #2
 8019346:	b212      	sxth	r2, r2
 8019348:	801a      	strh	r2, [r3, #0]
	vec[Z] = lrintf(boardRotation[0][Z] * x + boardRotation[1][Z] * y + boardRotation[2][Z] * z);
 801934a:	4b1a      	ldr	r3, [pc, #104]	; (80193b4 <applyBoardAlignment+0x144>)
 801934c:	ed93 7a02 	vldr	s14, [r3, #8]
 8019350:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8019354:	ee07 3a90 	vmov	s15, r3
 8019358:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801935c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8019360:	4b14      	ldr	r3, [pc, #80]	; (80193b4 <applyBoardAlignment+0x144>)
 8019362:	edd3 6a05 	vldr	s13, [r3, #20]
 8019366:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 801936a:	ee07 3a90 	vmov	s15, r3
 801936e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019372:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8019376:	ee37 7a27 	vadd.f32	s14, s14, s15
 801937a:	4b0e      	ldr	r3, [pc, #56]	; (80193b4 <applyBoardAlignment+0x144>)
 801937c:	edd3 6a08 	vldr	s13, [r3, #32]
 8019380:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8019384:	ee07 3a90 	vmov	s15, r3
 8019388:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801938c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8019390:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019394:	eeb0 0a67 	vmov.f32	s0, s15
 8019398:	f003 fa12 	bl	801c7c0 <lrintf>
 801939c:	4602      	mov	r2, r0
 801939e:	687b      	ldr	r3, [r7, #4]
 80193a0:	3304      	adds	r3, #4
 80193a2:	b212      	sxth	r2, r2
 80193a4:	801a      	strh	r2, [r3, #0]
 80193a6:	e000      	b.n	80193aa <applyBoardAlignment+0x13a>
		return;
 80193a8:	bf00      	nop
}
 80193aa:	3710      	adds	r7, #16
 80193ac:	46bd      	mov	sp, r7
 80193ae:	bd80      	pop	{r7, pc}
 80193b0:	200001d4 	.word	0x200001d4
 80193b4:	200087a4 	.word	0x200087a4

080193b8 <applySensorAlignment>:


void applySensorAlignment(int16_t * dest, int16_t * src, uint8_t rotation)
{
 80193b8:	b480      	push	{r7}
 80193ba:	b087      	sub	sp, #28
 80193bc:	af00      	add	r7, sp, #0
 80193be:	60f8      	str	r0, [r7, #12]
 80193c0:	60b9      	str	r1, [r7, #8]
 80193c2:	4613      	mov	r3, r2
 80193c4:	71fb      	strb	r3, [r7, #7]
    const int16_t x = src[X];
 80193c6:	68bb      	ldr	r3, [r7, #8]
 80193c8:	881b      	ldrh	r3, [r3, #0]
 80193ca:	82fb      	strh	r3, [r7, #22]
    const int16_t y = src[Y];
 80193cc:	68bb      	ldr	r3, [r7, #8]
 80193ce:	885b      	ldrh	r3, [r3, #2]
 80193d0:	82bb      	strh	r3, [r7, #20]
    const int16_t z = src[Z];
 80193d2:	68bb      	ldr	r3, [r7, #8]
 80193d4:	889b      	ldrh	r3, [r3, #4]
 80193d6:	827b      	strh	r3, [r7, #18]

    switch (rotation) {
 80193d8:	79fb      	ldrb	r3, [r7, #7]
 80193da:	3b02      	subs	r3, #2
 80193dc:	2b06      	cmp	r3, #6
 80193de:	d811      	bhi.n	8019404 <applySensorAlignment+0x4c>
 80193e0:	a201      	add	r2, pc, #4	; (adr r2, 80193e8 <applySensorAlignment+0x30>)
 80193e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80193e6:	bf00      	nop
 80193e8:	0801941d 	.word	0x0801941d
 80193ec:	0801943b 	.word	0x0801943b
 80193f0:	0801945f 	.word	0x0801945f
 80193f4:	0801947d 	.word	0x0801947d
 80193f8:	080194a1 	.word	0x080194a1
 80193fc:	080194bf 	.word	0x080194bf
 8019400:	080194e3 	.word	0x080194e3
    default:
    case CW0_DEG:
        dest[X] = x;
 8019404:	68fb      	ldr	r3, [r7, #12]
 8019406:	8afa      	ldrh	r2, [r7, #22]
 8019408:	801a      	strh	r2, [r3, #0]
        dest[Y] = y;
 801940a:	68fb      	ldr	r3, [r7, #12]
 801940c:	3302      	adds	r3, #2
 801940e:	8aba      	ldrh	r2, [r7, #20]
 8019410:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 8019412:	68fb      	ldr	r3, [r7, #12]
 8019414:	3304      	adds	r3, #4
 8019416:	8a7a      	ldrh	r2, [r7, #18]
 8019418:	801a      	strh	r2, [r3, #0]
        break;
 801941a:	e077      	b.n	801950c <applySensorAlignment+0x154>
    case CW90_DEG:
        dest[X] = y;
 801941c:	68fb      	ldr	r3, [r7, #12]
 801941e:	8aba      	ldrh	r2, [r7, #20]
 8019420:	801a      	strh	r2, [r3, #0]
        dest[Y] = -x;
 8019422:	8afb      	ldrh	r3, [r7, #22]
 8019424:	425b      	negs	r3, r3
 8019426:	b29a      	uxth	r2, r3
 8019428:	68fb      	ldr	r3, [r7, #12]
 801942a:	3302      	adds	r3, #2
 801942c:	b212      	sxth	r2, r2
 801942e:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 8019430:	68fb      	ldr	r3, [r7, #12]
 8019432:	3304      	adds	r3, #4
 8019434:	8a7a      	ldrh	r2, [r7, #18]
 8019436:	801a      	strh	r2, [r3, #0]
        break;
 8019438:	e068      	b.n	801950c <applySensorAlignment+0x154>
    case CW180_DEG:
        dest[X] = -x;
 801943a:	8afb      	ldrh	r3, [r7, #22]
 801943c:	425b      	negs	r3, r3
 801943e:	b29b      	uxth	r3, r3
 8019440:	b21a      	sxth	r2, r3
 8019442:	68fb      	ldr	r3, [r7, #12]
 8019444:	801a      	strh	r2, [r3, #0]
        dest[Y] = -y;
 8019446:	8abb      	ldrh	r3, [r7, #20]
 8019448:	425b      	negs	r3, r3
 801944a:	b29a      	uxth	r2, r3
 801944c:	68fb      	ldr	r3, [r7, #12]
 801944e:	3302      	adds	r3, #2
 8019450:	b212      	sxth	r2, r2
 8019452:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 8019454:	68fb      	ldr	r3, [r7, #12]
 8019456:	3304      	adds	r3, #4
 8019458:	8a7a      	ldrh	r2, [r7, #18]
 801945a:	801a      	strh	r2, [r3, #0]
        break;
 801945c:	e056      	b.n	801950c <applySensorAlignment+0x154>
    case CW270_DEG:
        dest[X] = -y;
 801945e:	8abb      	ldrh	r3, [r7, #20]
 8019460:	425b      	negs	r3, r3
 8019462:	b29b      	uxth	r3, r3
 8019464:	b21a      	sxth	r2, r3
 8019466:	68fb      	ldr	r3, [r7, #12]
 8019468:	801a      	strh	r2, [r3, #0]
        dest[Y] = x;
 801946a:	68fb      	ldr	r3, [r7, #12]
 801946c:	3302      	adds	r3, #2
 801946e:	8afa      	ldrh	r2, [r7, #22]
 8019470:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 8019472:	68fb      	ldr	r3, [r7, #12]
 8019474:	3304      	adds	r3, #4
 8019476:	8a7a      	ldrh	r2, [r7, #18]
 8019478:	801a      	strh	r2, [r3, #0]
        break;
 801947a:	e047      	b.n	801950c <applySensorAlignment+0x154>
    case CW0_DEG_FLIP:
        dest[X] = -x;
 801947c:	8afb      	ldrh	r3, [r7, #22]
 801947e:	425b      	negs	r3, r3
 8019480:	b29b      	uxth	r3, r3
 8019482:	b21a      	sxth	r2, r3
 8019484:	68fb      	ldr	r3, [r7, #12]
 8019486:	801a      	strh	r2, [r3, #0]
        dest[Y] = y;
 8019488:	68fb      	ldr	r3, [r7, #12]
 801948a:	3302      	adds	r3, #2
 801948c:	8aba      	ldrh	r2, [r7, #20]
 801948e:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 8019490:	8a7b      	ldrh	r3, [r7, #18]
 8019492:	425b      	negs	r3, r3
 8019494:	b29a      	uxth	r2, r3
 8019496:	68fb      	ldr	r3, [r7, #12]
 8019498:	3304      	adds	r3, #4
 801949a:	b212      	sxth	r2, r2
 801949c:	801a      	strh	r2, [r3, #0]
        break;
 801949e:	e035      	b.n	801950c <applySensorAlignment+0x154>
    case CW90_DEG_FLIP:
        dest[X] = y;
 80194a0:	68fb      	ldr	r3, [r7, #12]
 80194a2:	8aba      	ldrh	r2, [r7, #20]
 80194a4:	801a      	strh	r2, [r3, #0]
        dest[Y] = x;
 80194a6:	68fb      	ldr	r3, [r7, #12]
 80194a8:	3302      	adds	r3, #2
 80194aa:	8afa      	ldrh	r2, [r7, #22]
 80194ac:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 80194ae:	8a7b      	ldrh	r3, [r7, #18]
 80194b0:	425b      	negs	r3, r3
 80194b2:	b29a      	uxth	r2, r3
 80194b4:	68fb      	ldr	r3, [r7, #12]
 80194b6:	3304      	adds	r3, #4
 80194b8:	b212      	sxth	r2, r2
 80194ba:	801a      	strh	r2, [r3, #0]
        break;
 80194bc:	e026      	b.n	801950c <applySensorAlignment+0x154>
    case CW180_DEG_FLIP:
        dest[X] = x;
 80194be:	68fb      	ldr	r3, [r7, #12]
 80194c0:	8afa      	ldrh	r2, [r7, #22]
 80194c2:	801a      	strh	r2, [r3, #0]
        dest[Y] = -y;
 80194c4:	8abb      	ldrh	r3, [r7, #20]
 80194c6:	425b      	negs	r3, r3
 80194c8:	b29a      	uxth	r2, r3
 80194ca:	68fb      	ldr	r3, [r7, #12]
 80194cc:	3302      	adds	r3, #2
 80194ce:	b212      	sxth	r2, r2
 80194d0:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 80194d2:	8a7b      	ldrh	r3, [r7, #18]
 80194d4:	425b      	negs	r3, r3
 80194d6:	b29a      	uxth	r2, r3
 80194d8:	68fb      	ldr	r3, [r7, #12]
 80194da:	3304      	adds	r3, #4
 80194dc:	b212      	sxth	r2, r2
 80194de:	801a      	strh	r2, [r3, #0]
        break;
 80194e0:	e014      	b.n	801950c <applySensorAlignment+0x154>
    case CW270_DEG_FLIP:
        dest[X] = -y;
 80194e2:	8abb      	ldrh	r3, [r7, #20]
 80194e4:	425b      	negs	r3, r3
 80194e6:	b29b      	uxth	r3, r3
 80194e8:	b21a      	sxth	r2, r3
 80194ea:	68fb      	ldr	r3, [r7, #12]
 80194ec:	801a      	strh	r2, [r3, #0]
        dest[Y] = -x;
 80194ee:	8afb      	ldrh	r3, [r7, #22]
 80194f0:	425b      	negs	r3, r3
 80194f2:	b29a      	uxth	r2, r3
 80194f4:	68fb      	ldr	r3, [r7, #12]
 80194f6:	3302      	adds	r3, #2
 80194f8:	b212      	sxth	r2, r2
 80194fa:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 80194fc:	8a7b      	ldrh	r3, [r7, #18]
 80194fe:	425b      	negs	r3, r3
 8019500:	b29a      	uxth	r2, r3
 8019502:	68fb      	ldr	r3, [r7, #12]
 8019504:	3304      	adds	r3, #4
 8019506:	b212      	sxth	r2, r2
 8019508:	801a      	strh	r2, [r3, #0]
        break;
 801950a:	bf00      	nop
    }
}
 801950c:	bf00      	nop
 801950e:	371c      	adds	r7, #28
 8019510:	46bd      	mov	sp, r7
 8019512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019516:	4770      	bx	lr

08019518 <applyAndSaveBoardAlignmentDelta>:

void applyAndSaveBoardAlignmentDelta(int16_t roll, int16_t pitch)
{
 8019518:	b580      	push	{r7, lr}
 801951a:	b082      	sub	sp, #8
 801951c:	af00      	add	r7, sp, #0
 801951e:	4603      	mov	r3, r0
 8019520:	460a      	mov	r2, r1
 8019522:	80fb      	strh	r3, [r7, #6]
 8019524:	4613      	mov	r3, r2
 8019526:	80bb      	strh	r3, [r7, #4]
    updateBoardAlignment(roll, pitch);
 8019528:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 801952c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8019530:	4611      	mov	r1, r2
 8019532:	4618      	mov	r0, r3
 8019534:	f7ff fdf4 	bl	8019120 <updateBoardAlignment>
    saveConfigAndNotify();
 8019538:	f7f9 ff22 	bl	8013380 <saveConfigAndNotify>
}
 801953c:	bf00      	nop
 801953e:	3708      	adds	r7, #8
 8019540:	46bd      	mov	sp, r7
 8019542:	bd80      	pop	{r7, pc}

08019544 <USB_OTG_BSP_Init>:
#include "stm32f4xx.h"



void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev)
{
 8019544:	b580      	push	{r7, lr}
 8019546:	b08a      	sub	sp, #40	; 0x28
 8019548:	af00      	add	r7, sp, #0
 801954a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_GPIOA_CLK_ENABLE();
 801954c:	2300      	movs	r3, #0
 801954e:	613b      	str	r3, [r7, #16]
 8019550:	4b1e      	ldr	r3, [pc, #120]	; (80195cc <USB_OTG_BSP_Init+0x88>)
 8019552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019554:	4a1d      	ldr	r2, [pc, #116]	; (80195cc <USB_OTG_BSP_Init+0x88>)
 8019556:	f043 0301 	orr.w	r3, r3, #1
 801955a:	6313      	str	r3, [r2, #48]	; 0x30
 801955c:	4b1b      	ldr	r3, [pc, #108]	; (80195cc <USB_OTG_BSP_Init+0x88>)
 801955e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019560:	f003 0301 	and.w	r3, r3, #1
 8019564:	613b      	str	r3, [r7, #16]
 8019566:	693b      	ldr	r3, [r7, #16]

	/* Configure SOF ID DM DP Pins */
	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8019568:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 801956c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801956e:	2302      	movs	r3, #2
 8019570:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019572:	2300      	movs	r3, #0
 8019574:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8019576:	2303      	movs	r3, #3
 8019578:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801957a:	230a      	movs	r3, #10
 801957c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801957e:	f107 0314 	add.w	r3, r7, #20
 8019582:	4619      	mov	r1, r3
 8019584:	4812      	ldr	r0, [pc, #72]	; (80195d0 <USB_OTG_BSP_Init+0x8c>)
 8019586:	f7ea fdb3 	bl	80040f0 <HAL_GPIO_Init>

    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801958a:	4b10      	ldr	r3, [pc, #64]	; (80195cc <USB_OTG_BSP_Init+0x88>)
 801958c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801958e:	4a0f      	ldr	r2, [pc, #60]	; (80195cc <USB_OTG_BSP_Init+0x88>)
 8019590:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019594:	6353      	str	r3, [r2, #52]	; 0x34
 8019596:	2300      	movs	r3, #0
 8019598:	60fb      	str	r3, [r7, #12]
 801959a:	4b0c      	ldr	r3, [pc, #48]	; (80195cc <USB_OTG_BSP_Init+0x88>)
 801959c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801959e:	4a0b      	ldr	r2, [pc, #44]	; (80195cc <USB_OTG_BSP_Init+0x88>)
 80195a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80195a4:	6453      	str	r3, [r2, #68]	; 0x44
 80195a6:	4b09      	ldr	r3, [pc, #36]	; (80195cc <USB_OTG_BSP_Init+0x88>)
 80195a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80195aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80195ae:	60fb      	str	r3, [r7, #12]
 80195b0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80195b2:	2200      	movs	r2, #0
 80195b4:	2100      	movs	r1, #0
 80195b6:	2043      	movs	r0, #67	; 0x43
 80195b8:	f7e9 feba 	bl	8003330 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80195bc:	2043      	movs	r0, #67	; 0x43
 80195be:	f7e9 fed3 	bl	8003368 <HAL_NVIC_EnableIRQ>
//	GPIO_PinAFConfig(GPIOA,GPIO_PinSource11,GPIO_AF_OTG1_FS) ;
//	GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;

//	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
//	RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_OTG_FS, ENABLE) ;
}
 80195c2:	bf00      	nop
 80195c4:	3728      	adds	r7, #40	; 0x28
 80195c6:	46bd      	mov	sp, r7
 80195c8:	bd80      	pop	{r7, pc}
 80195ca:	bf00      	nop
 80195cc:	40023800 	.word	0x40023800
 80195d0:	40020000 	.word	0x40020000

080195d4 <USB_OTG_BSP_EnableInterrupt>:
*         Enabele USB Global interrupt
* @param  None
* @retval None
*/
void USB_OTG_BSP_EnableInterrupt(USB_OTG_CORE_HANDLE *pdev)
{
 80195d4:	b580      	push	{r7, lr}
 80195d6:	b082      	sub	sp, #8
 80195d8:	af00      	add	r7, sp, #0
 80195da:	6078      	str	r0, [r7, #4]
	//NVIC_InitTypeDef NVIC_InitStructure;

	HAL_NVIC_SetPriority(OTG_FS_IRQn, 7, 0);
 80195dc:	2200      	movs	r2, #0
 80195de:	2107      	movs	r1, #7
 80195e0:	2043      	movs	r0, #67	; 0x43
 80195e2:	f7e9 fea5 	bl	8003330 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80195e6:	2043      	movs	r0, #67	; 0x43
 80195e8:	f7e9 febe 	bl	8003368 <HAL_NVIC_EnableIRQ>
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = NVIC_MID_PRI;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
#endif
}
 80195ec:	bf00      	nop
 80195ee:	3708      	adds	r7, #8
 80195f0:	46bd      	mov	sp, r7
 80195f2:	bd80      	pop	{r7, pc}

080195f4 <USB_OTG_BSP_uDelay>:
*         This function provides delay time in micro sec
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
 80195f4:	b480      	push	{r7}
 80195f6:	b085      	sub	sp, #20
 80195f8:	af00      	add	r7, sp, #0
 80195fa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80195fc:	2300      	movs	r3, #0
 80195fe:	60fb      	str	r3, [r7, #12]
  const uint32_t utime = (120 * usec / 7);
 8019600:	687a      	ldr	r2, [r7, #4]
 8019602:	4613      	mov	r3, r2
 8019604:	011b      	lsls	r3, r3, #4
 8019606:	1a9b      	subs	r3, r3, r2
 8019608:	00db      	lsls	r3, r3, #3
 801960a:	461a      	mov	r2, r3
 801960c:	4b0a      	ldr	r3, [pc, #40]	; (8019638 <USB_OTG_BSP_uDelay+0x44>)
 801960e:	fba3 1302 	umull	r1, r3, r3, r2
 8019612:	1ad2      	subs	r2, r2, r3
 8019614:	0852      	lsrs	r2, r2, #1
 8019616:	4413      	add	r3, r2
 8019618:	089b      	lsrs	r3, r3, #2
 801961a:	60bb      	str	r3, [r7, #8]
  do
  {
    if ( ++count > utime )
 801961c:	68fb      	ldr	r3, [r7, #12]
 801961e:	3301      	adds	r3, #1
 8019620:	60fb      	str	r3, [r7, #12]
 8019622:	68fa      	ldr	r2, [r7, #12]
 8019624:	68bb      	ldr	r3, [r7, #8]
 8019626:	429a      	cmp	r2, r3
 8019628:	d800      	bhi.n	801962c <USB_OTG_BSP_uDelay+0x38>
 801962a:	e7f7      	b.n	801961c <USB_OTG_BSP_uDelay+0x28>
    {
      return ;
 801962c:	bf00      	nop
    }
  }
  while (1);
}
 801962e:	3714      	adds	r7, #20
 8019630:	46bd      	mov	sp, r7
 8019632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019636:	4770      	bx	lr
 8019638:	24924925 	.word	0x24924925

0801963c <USB_OTG_BSP_mDelay>:
*          This function provides delay time in milli sec
* @param  msec : Value of delay required in milli sec
* @retval None
*/
void USB_OTG_BSP_mDelay (const uint32_t msec)
{
 801963c:	b580      	push	{r7, lr}
 801963e:	b082      	sub	sp, #8
 8019640:	af00      	add	r7, sp, #0
 8019642:	6078      	str	r0, [r7, #4]
  USB_OTG_BSP_uDelay(msec * 1000);
 8019644:	687b      	ldr	r3, [r7, #4]
 8019646:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801964a:	fb02 f303 	mul.w	r3, r2, r3
 801964e:	4618      	mov	r0, r3
 8019650:	f7ff ffd0 	bl	80195f4 <USB_OTG_BSP_uDelay>
}
 8019654:	bf00      	nop
 8019656:	3708      	adds	r7, #8
 8019658:	46bd      	mov	sp, r7
 801965a:	bd80      	pop	{r7, pc}

0801965c <VCP_Init>:
  VCP_DataTx,
  VCP_DataRx
};

static uint16_t VCP_Init(void)
{
 801965c:	b480      	push	{r7}
 801965e:	af00      	add	r7, sp, #0
  return USBD_OK;
 8019660:	2300      	movs	r3, #0
}
 8019662:	4618      	mov	r0, r3
 8019664:	46bd      	mov	sp, r7
 8019666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801966a:	4770      	bx	lr

0801966c <VCP_DeInit>:

static uint16_t VCP_DeInit(void)
{
 801966c:	b480      	push	{r7}
 801966e:	af00      	add	r7, sp, #0
  return USBD_OK;
 8019670:	2300      	movs	r3, #0
}
 8019672:	4618      	mov	r0, r3
 8019674:	46bd      	mov	sp, r7
 8019676:	f85d 7b04 	ldr.w	r7, [sp], #4
 801967a:	4770      	bx	lr

0801967c <VCP_Ctrl>:
  * @param  Buf: Buffer containing command data (request parameters)
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion (USBD_OK in all cases)
  */
static uint16_t VCP_Ctrl (uint32_t Cmd, uint8_t* Buf, uint32_t Len)
{ 
 801967c:	b480      	push	{r7}
 801967e:	b085      	sub	sp, #20
 8019680:	af00      	add	r7, sp, #0
 8019682:	60f8      	str	r0, [r7, #12]
 8019684:	60b9      	str	r1, [r7, #8]
 8019686:	607a      	str	r2, [r7, #4]
 8019688:	68fb      	ldr	r3, [r7, #12]
 801968a:	2b23      	cmp	r3, #35	; 0x23
 801968c:	f200 8098 	bhi.w	80197c0 <VCP_Ctrl+0x144>
 8019690:	a201      	add	r2, pc, #4	; (adr r2, 8019698 <VCP_Ctrl+0x1c>)
 8019692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019696:	bf00      	nop
 8019698:	080197c1 	.word	0x080197c1
 801969c:	080197c1 	.word	0x080197c1
 80196a0:	080197c1 	.word	0x080197c1
 80196a4:	080197c1 	.word	0x080197c1
 80196a8:	080197c1 	.word	0x080197c1
 80196ac:	080197c1 	.word	0x080197c1
 80196b0:	080197c1 	.word	0x080197c1
 80196b4:	080197c1 	.word	0x080197c1
 80196b8:	080197c1 	.word	0x080197c1
 80196bc:	080197c1 	.word	0x080197c1
 80196c0:	080197c1 	.word	0x080197c1
 80196c4:	080197c1 	.word	0x080197c1
 80196c8:	080197c1 	.word	0x080197c1
 80196cc:	080197c1 	.word	0x080197c1
 80196d0:	080197c1 	.word	0x080197c1
 80196d4:	080197c1 	.word	0x080197c1
 80196d8:	080197c1 	.word	0x080197c1
 80196dc:	080197c1 	.word	0x080197c1
 80196e0:	080197c1 	.word	0x080197c1
 80196e4:	080197c1 	.word	0x080197c1
 80196e8:	080197c1 	.word	0x080197c1
 80196ec:	080197c1 	.word	0x080197c1
 80196f0:	080197c1 	.word	0x080197c1
 80196f4:	080197c1 	.word	0x080197c1
 80196f8:	080197c1 	.word	0x080197c1
 80196fc:	080197c1 	.word	0x080197c1
 8019700:	080197c1 	.word	0x080197c1
 8019704:	080197c1 	.word	0x080197c1
 8019708:	080197c1 	.word	0x080197c1
 801970c:	080197c1 	.word	0x080197c1
 8019710:	080197c1 	.word	0x080197c1
 8019714:	080197c1 	.word	0x080197c1
 8019718:	08019729 	.word	0x08019729
 801971c:	0801976d 	.word	0x0801976d
 8019720:	080197c1 	.word	0x080197c1
 8019724:	080197c1 	.word	0x080197c1
  case CLEAR_COMM_FEATURE:
    /* Not  needed for this driver */
    break;

  case SET_LINE_CODING:
    linecoding.bitrate = (uint32_t)(Buf[0] | (Buf[1] << 8) | (Buf[2] << 16) | (Buf[3] << 24));
 8019728:	68bb      	ldr	r3, [r7, #8]
 801972a:	781b      	ldrb	r3, [r3, #0]
 801972c:	461a      	mov	r2, r3
 801972e:	68bb      	ldr	r3, [r7, #8]
 8019730:	3301      	adds	r3, #1
 8019732:	781b      	ldrb	r3, [r3, #0]
 8019734:	021b      	lsls	r3, r3, #8
 8019736:	431a      	orrs	r2, r3
 8019738:	68bb      	ldr	r3, [r7, #8]
 801973a:	3302      	adds	r3, #2
 801973c:	781b      	ldrb	r3, [r3, #0]
 801973e:	041b      	lsls	r3, r3, #16
 8019740:	431a      	orrs	r2, r3
 8019742:	68bb      	ldr	r3, [r7, #8]
 8019744:	3303      	adds	r3, #3
 8019746:	781b      	ldrb	r3, [r3, #0]
 8019748:	061b      	lsls	r3, r3, #24
 801974a:	4313      	orrs	r3, r2
 801974c:	461a      	mov	r2, r3
 801974e:	4b20      	ldr	r3, [pc, #128]	; (80197d0 <VCP_Ctrl+0x154>)
 8019750:	601a      	str	r2, [r3, #0]
    linecoding.format = Buf[4];
 8019752:	68bb      	ldr	r3, [r7, #8]
 8019754:	791a      	ldrb	r2, [r3, #4]
 8019756:	4b1e      	ldr	r3, [pc, #120]	; (80197d0 <VCP_Ctrl+0x154>)
 8019758:	711a      	strb	r2, [r3, #4]
    linecoding.paritytype = Buf[5];
 801975a:	68bb      	ldr	r3, [r7, #8]
 801975c:	795a      	ldrb	r2, [r3, #5]
 801975e:	4b1c      	ldr	r3, [pc, #112]	; (80197d0 <VCP_Ctrl+0x154>)
 8019760:	715a      	strb	r2, [r3, #5]
    linecoding.datatype = Buf[6];
 8019762:	68bb      	ldr	r3, [r7, #8]
 8019764:	799a      	ldrb	r2, [r3, #6]
 8019766:	4b1a      	ldr	r3, [pc, #104]	; (80197d0 <VCP_Ctrl+0x154>)
 8019768:	719a      	strb	r2, [r3, #6]
    break;
 801976a:	e02a      	b.n	80197c2 <VCP_Ctrl+0x146>

  case GET_LINE_CODING:
    Buf[0] = (uint8_t)(linecoding.bitrate);
 801976c:	4b18      	ldr	r3, [pc, #96]	; (80197d0 <VCP_Ctrl+0x154>)
 801976e:	681b      	ldr	r3, [r3, #0]
 8019770:	b2da      	uxtb	r2, r3
 8019772:	68bb      	ldr	r3, [r7, #8]
 8019774:	701a      	strb	r2, [r3, #0]
    Buf[1] = (uint8_t)(linecoding.bitrate >> 8);
 8019776:	4b16      	ldr	r3, [pc, #88]	; (80197d0 <VCP_Ctrl+0x154>)
 8019778:	681b      	ldr	r3, [r3, #0]
 801977a:	0a1a      	lsrs	r2, r3, #8
 801977c:	68bb      	ldr	r3, [r7, #8]
 801977e:	3301      	adds	r3, #1
 8019780:	b2d2      	uxtb	r2, r2
 8019782:	701a      	strb	r2, [r3, #0]
    Buf[2] = (uint8_t)(linecoding.bitrate >> 16);
 8019784:	4b12      	ldr	r3, [pc, #72]	; (80197d0 <VCP_Ctrl+0x154>)
 8019786:	681b      	ldr	r3, [r3, #0]
 8019788:	0c1a      	lsrs	r2, r3, #16
 801978a:	68bb      	ldr	r3, [r7, #8]
 801978c:	3302      	adds	r3, #2
 801978e:	b2d2      	uxtb	r2, r2
 8019790:	701a      	strb	r2, [r3, #0]
    Buf[3] = (uint8_t)(linecoding.bitrate >> 24);
 8019792:	4b0f      	ldr	r3, [pc, #60]	; (80197d0 <VCP_Ctrl+0x154>)
 8019794:	681b      	ldr	r3, [r3, #0]
 8019796:	0e1a      	lsrs	r2, r3, #24
 8019798:	68bb      	ldr	r3, [r7, #8]
 801979a:	3303      	adds	r3, #3
 801979c:	b2d2      	uxtb	r2, r2
 801979e:	701a      	strb	r2, [r3, #0]
    Buf[4] = linecoding.format;
 80197a0:	68bb      	ldr	r3, [r7, #8]
 80197a2:	3304      	adds	r3, #4
 80197a4:	4a0a      	ldr	r2, [pc, #40]	; (80197d0 <VCP_Ctrl+0x154>)
 80197a6:	7912      	ldrb	r2, [r2, #4]
 80197a8:	701a      	strb	r2, [r3, #0]
    Buf[5] = linecoding.paritytype;
 80197aa:	68bb      	ldr	r3, [r7, #8]
 80197ac:	3305      	adds	r3, #5
 80197ae:	4a08      	ldr	r2, [pc, #32]	; (80197d0 <VCP_Ctrl+0x154>)
 80197b0:	7952      	ldrb	r2, [r2, #5]
 80197b2:	701a      	strb	r2, [r3, #0]
    Buf[6] = linecoding.datatype; 
 80197b4:	68bb      	ldr	r3, [r7, #8]
 80197b6:	3306      	adds	r3, #6
 80197b8:	4a05      	ldr	r2, [pc, #20]	; (80197d0 <VCP_Ctrl+0x154>)
 80197ba:	7992      	ldrb	r2, [r2, #6]
 80197bc:	701a      	strb	r2, [r3, #0]
    break;
 80197be:	e000      	b.n	80197c2 <VCP_Ctrl+0x146>
  case SEND_BREAK:
    /* Not  needed for this driver */
    break;    
    
  default:
    break;
 80197c0:	bf00      	nop
  }

  return USBD_OK;
 80197c2:	2300      	movs	r3, #0
}
 80197c4:	4618      	mov	r0, r3
 80197c6:	3714      	adds	r7, #20
 80197c8:	46bd      	mov	sp, r7
 80197ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197ce:	4770      	bx	lr
 80197d0:	200001d8 	.word	0x200001d8

080197d4 <VCP_DataTx>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
  */
static uint16_t VCP_DataTx (uint8_t data)
{
 80197d4:	b480      	push	{r7}
 80197d6:	b083      	sub	sp, #12
 80197d8:	af00      	add	r7, sp, #0
 80197da:	4603      	mov	r3, r0
 80197dc:	71fb      	strb	r3, [r7, #7]
  if (linecoding.datatype == 7)
 80197de:	4b15      	ldr	r3, [pc, #84]	; (8019834 <VCP_DataTx+0x60>)
 80197e0:	799b      	ldrb	r3, [r3, #6]
 80197e2:	2b07      	cmp	r3, #7
 80197e4:	d108      	bne.n	80197f8 <VCP_DataTx+0x24>
  {
    APP_Rx_Buffer[APP_Rx_ptr_in] = data & 0x7F;
 80197e6:	4b14      	ldr	r3, [pc, #80]	; (8019838 <VCP_DataTx+0x64>)
 80197e8:	681b      	ldr	r3, [r3, #0]
 80197ea:	79fa      	ldrb	r2, [r7, #7]
 80197ec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80197f0:	b2d1      	uxtb	r1, r2
 80197f2:	4a12      	ldr	r2, [pc, #72]	; (801983c <VCP_DataTx+0x68>)
 80197f4:	54d1      	strb	r1, [r2, r3]
 80197f6:	e008      	b.n	801980a <VCP_DataTx+0x36>
  }
  else if (linecoding.datatype == 8)
 80197f8:	4b0e      	ldr	r3, [pc, #56]	; (8019834 <VCP_DataTx+0x60>)
 80197fa:	799b      	ldrb	r3, [r3, #6]
 80197fc:	2b08      	cmp	r3, #8
 80197fe:	d104      	bne.n	801980a <VCP_DataTx+0x36>
  {
    APP_Rx_Buffer[APP_Rx_ptr_in] = data;
 8019800:	4b0d      	ldr	r3, [pc, #52]	; (8019838 <VCP_DataTx+0x64>)
 8019802:	681b      	ldr	r3, [r3, #0]
 8019804:	490d      	ldr	r1, [pc, #52]	; (801983c <VCP_DataTx+0x68>)
 8019806:	79fa      	ldrb	r2, [r7, #7]
 8019808:	54ca      	strb	r2, [r1, r3]
  }
  
  APP_Rx_ptr_in++;
 801980a:	4b0b      	ldr	r3, [pc, #44]	; (8019838 <VCP_DataTx+0x64>)
 801980c:	681b      	ldr	r3, [r3, #0]
 801980e:	3301      	adds	r3, #1
 8019810:	4a09      	ldr	r2, [pc, #36]	; (8019838 <VCP_DataTx+0x64>)
 8019812:	6013      	str	r3, [r2, #0]
  
  /* To avoid buffer overflow */
  if(APP_Rx_ptr_in == APP_RX_DATA_SIZE)
 8019814:	4b08      	ldr	r3, [pc, #32]	; (8019838 <VCP_DataTx+0x64>)
 8019816:	681b      	ldr	r3, [r3, #0]
 8019818:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801981c:	d102      	bne.n	8019824 <VCP_DataTx+0x50>
  {
    APP_Rx_ptr_in = 0;
 801981e:	4b06      	ldr	r3, [pc, #24]	; (8019838 <VCP_DataTx+0x64>)
 8019820:	2200      	movs	r2, #0
 8019822:	601a      	str	r2, [r3, #0]
  }  
  
  return USBD_OK;
 8019824:	2300      	movs	r3, #0
}
 8019826:	4618      	mov	r0, r3
 8019828:	370c      	adds	r7, #12
 801982a:	46bd      	mov	sp, r7
 801982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019830:	4770      	bx	lr
 8019832:	bf00      	nop
 8019834:	200001d8 	.word	0x200001d8
 8019838:	2000853c 	.word	0x2000853c
 801983c:	2000af4c 	.word	0x2000af4c

08019840 <VCP_DataRx>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
  */
static uint16_t VCP_DataRx (uint8_t* Buf, uint32_t Len)
{
 8019840:	b580      	push	{r7, lr}
 8019842:	b086      	sub	sp, #24
 8019844:	af00      	add	r7, sp, #0
 8019846:	6078      	str	r0, [r7, #4]
 8019848:	6039      	str	r1, [r7, #0]
//		usb_rx_ptr_in++;
//		if(usb_rx_ptr_in >= USB_RX_LEN)
//			usb_rx_ptr_in = 0;
//	  } 
//  }
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 801984a:	2300      	movs	r3, #0
 801984c:	613b      	str	r3, [r7, #16]
	for(int i=0; i<Len; i++)
 801984e:	2300      	movs	r3, #0
 8019850:	617b      	str	r3, [r7, #20]
 8019852:	e010      	b.n	8019876 <VCP_DataRx+0x36>
	{
		uint8_t data = Buf[i];
 8019854:	697b      	ldr	r3, [r7, #20]
 8019856:	687a      	ldr	r2, [r7, #4]
 8019858:	4413      	add	r3, r2
 801985a:	781b      	ldrb	r3, [r3, #0]
 801985c:	73fb      	strb	r3, [r7, #15]
		xQueueSendFromISR(usbDataDelivery, &data, &xHigherPriorityTaskWoken);
 801985e:	4b0a      	ldr	r3, [pc, #40]	; (8019888 <VCP_DataRx+0x48>)
 8019860:	6818      	ldr	r0, [r3, #0]
 8019862:	f107 0210 	add.w	r2, r7, #16
 8019866:	f107 010f 	add.w	r1, r7, #15
 801986a:	2300      	movs	r3, #0
 801986c:	f7f0 fa92 	bl	8009d94 <xQueueGenericSendFromISR>
	for(int i=0; i<Len; i++)
 8019870:	697b      	ldr	r3, [r7, #20]
 8019872:	3301      	adds	r3, #1
 8019874:	617b      	str	r3, [r7, #20]
 8019876:	697b      	ldr	r3, [r7, #20]
 8019878:	683a      	ldr	r2, [r7, #0]
 801987a:	429a      	cmp	r2, r3
 801987c:	d8ea      	bhi.n	8019854 <VCP_DataRx+0x14>
	}
	return USBD_OK;
 801987e:	2300      	movs	r3, #0
}
 8019880:	4618      	mov	r0, r3
 8019882:	3718      	adds	r7, #24
 8019884:	46bd      	mov	sp, r7
 8019886:	bd80      	pop	{r7, pc}
 8019888:	200087c8 	.word	0x200087c8

0801988c <usbd_cdc_vcp_Init>:

void usbd_cdc_vcp_Init(void)
{
 801988c:	b580      	push	{r7, lr}
 801988e:	b082      	sub	sp, #8
 8019890:	af02      	add	r7, sp, #8
	// usb
	USBD_Init(&USB_OTG_dev,
 8019892:	4b09      	ldr	r3, [pc, #36]	; (80198b8 <usbd_cdc_vcp_Init+0x2c>)
 8019894:	9300      	str	r3, [sp, #0]
 8019896:	4b09      	ldr	r3, [pc, #36]	; (80198bc <usbd_cdc_vcp_Init+0x30>)
 8019898:	4a09      	ldr	r2, [pc, #36]	; (80198c0 <usbd_cdc_vcp_Init+0x34>)
 801989a:	2101      	movs	r1, #1
 801989c:	4809      	ldr	r0, [pc, #36]	; (80198c4 <usbd_cdc_vcp_Init+0x38>)
 801989e:	f7f5 fc15 	bl	800f0cc <USBD_Init>
		USB_OTG_FS_CORE_ID,
		&USR_desc,
		&USBD_CDC_cb,
		&USR_cb);
	
	usbDataDelivery = xQueueCreate(128, sizeof(uint8_t));	/* 128*/
 80198a2:	2200      	movs	r2, #0
 80198a4:	2101      	movs	r1, #1
 80198a6:	2080      	movs	r0, #128	; 0x80
 80198a8:	f7f0 f8e6 	bl	8009a78 <xQueueGenericCreate>
 80198ac:	4603      	mov	r3, r0
 80198ae:	4a06      	ldr	r2, [pc, #24]	; (80198c8 <usbd_cdc_vcp_Init+0x3c>)
 80198b0:	6013      	str	r3, [r2, #0]
}
 80198b2:	bf00      	nop
 80198b4:	46bd      	mov	sp, r7
 80198b6:	bd80      	pop	{r7, pc}
 80198b8:	20000244 	.word	0x20000244
 80198bc:	20000070 	.word	0x20000070
 80198c0:	200001f4 	.word	0x200001f4
 80198c4:	2000b938 	.word	0x2000b938
 80198c8:	200087c8 	.word	0x200087c8

080198cc <usbGetDataWithTimout>:

bool usbGetDataWithTimout(uint8_t *c)
{
 80198cc:	b580      	push	{r7, lr}
 80198ce:	b082      	sub	sp, #8
 80198d0:	af00      	add	r7, sp, #0
 80198d2:	6078      	str	r0, [r7, #4]
	if (xQueueReceive(usbDataDelivery, c, 1000) == pdTRUE)	/*usbDataDelivery(1024)*/
 80198d4:	4b0a      	ldr	r3, [pc, #40]	; (8019900 <usbGetDataWithTimout+0x34>)
 80198d6:	681b      	ldr	r3, [r3, #0]
 80198d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80198dc:	6879      	ldr	r1, [r7, #4]
 80198de:	4618      	mov	r0, r3
 80198e0:	f7f0 fb80 	bl	8009fe4 <xQueueReceive>
 80198e4:	4603      	mov	r3, r0
 80198e6:	2b01      	cmp	r3, #1
 80198e8:	d101      	bne.n	80198ee <usbGetDataWithTimout+0x22>
	{
		return true;
 80198ea:	2301      	movs	r3, #1
 80198ec:	e003      	b.n	80198f6 <usbGetDataWithTimout+0x2a>
	}
	*c = 0;
 80198ee:	687b      	ldr	r3, [r7, #4]
 80198f0:	2200      	movs	r2, #0
 80198f2:	701a      	strb	r2, [r3, #0]
	return false;
 80198f4:	2300      	movs	r3, #0
}
 80198f6:	4618      	mov	r0, r3
 80198f8:	3708      	adds	r7, #8
 80198fa:	46bd      	mov	sp, r7
 80198fc:	bd80      	pop	{r7, pc}
 80198fe:	bf00      	nop
 8019900:	200087c8 	.word	0x200087c8

08019904 <usbsendData>:

void usbsendData(u8* data, u16 length)
{
 8019904:	b580      	push	{r7, lr}
 8019906:	b084      	sub	sp, #16
 8019908:	af00      	add	r7, sp, #0
 801990a:	6078      	str	r0, [r7, #4]
 801990c:	460b      	mov	r3, r1
 801990e:	807b      	strh	r3, [r7, #2]
	for(int i=0; i<length; i++)
 8019910:	2300      	movs	r3, #0
 8019912:	60fb      	str	r3, [r7, #12]
 8019914:	e009      	b.n	801992a <usbsendData+0x26>
	{
		VCP_DataTx(data[i]);
 8019916:	68fb      	ldr	r3, [r7, #12]
 8019918:	687a      	ldr	r2, [r7, #4]
 801991a:	4413      	add	r3, r2
 801991c:	781b      	ldrb	r3, [r3, #0]
 801991e:	4618      	mov	r0, r3
 8019920:	f7ff ff58 	bl	80197d4 <VCP_DataTx>
	for(int i=0; i<length; i++)
 8019924:	68fb      	ldr	r3, [r7, #12]
 8019926:	3301      	adds	r3, #1
 8019928:	60fb      	str	r3, [r7, #12]
 801992a:	887b      	ldrh	r3, [r7, #2]
 801992c:	68fa      	ldr	r2, [r7, #12]
 801992e:	429a      	cmp	r2, r3
 8019930:	dbf1      	blt.n	8019916 <usbsendData+0x12>
	}
}
 8019932:	bf00      	nop
 8019934:	bf00      	nop
 8019936:	3710      	adds	r7, #16
 8019938:	46bd      	mov	sp, r7
 801993a:	bd80      	pop	{r7, pc}

0801993c <USBD_USR_DeviceDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_DeviceDescriptor( uint8_t speed , uint16_t *length)
{
 801993c:	b480      	push	{r7}
 801993e:	b083      	sub	sp, #12
 8019940:	af00      	add	r7, sp, #0
 8019942:	4603      	mov	r3, r0
 8019944:	6039      	str	r1, [r7, #0]
 8019946:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_DeviceDesc);
 8019948:	683b      	ldr	r3, [r7, #0]
 801994a:	2212      	movs	r2, #18
 801994c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_DeviceDesc;
 801994e:	4b03      	ldr	r3, [pc, #12]	; (801995c <USBD_USR_DeviceDescriptor+0x20>)
}
 8019950:	4618      	mov	r0, r3
 8019952:	370c      	adds	r7, #12
 8019954:	46bd      	mov	sp, r7
 8019956:	f85d 7b04 	ldr.w	r7, [sp], #4
 801995a:	4770      	bx	lr
 801995c:	20000210 	.word	0x20000210

08019960 <USBD_USR_LangIDStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_LangIDStrDescriptor( uint8_t speed , uint16_t *length)
{
 8019960:	b480      	push	{r7}
 8019962:	b083      	sub	sp, #12
 8019964:	af00      	add	r7, sp, #0
 8019966:	4603      	mov	r3, r0
 8019968:	6039      	str	r1, [r7, #0]
 801996a:	71fb      	strb	r3, [r7, #7]
  *length =  sizeof(USBD_LangIDDesc);  
 801996c:	683b      	ldr	r3, [r7, #0]
 801996e:	2204      	movs	r2, #4
 8019970:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_LangIDDesc;
 8019972:	4b03      	ldr	r3, [pc, #12]	; (8019980 <USBD_USR_LangIDStrDescriptor+0x20>)
}
 8019974:	4618      	mov	r0, r3
 8019976:	370c      	adds	r7, #12
 8019978:	46bd      	mov	sp, r7
 801997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801997e:	4770      	bx	lr
 8019980:	20000224 	.word	0x20000224

08019984 <USBD_USR_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
{
 8019984:	b580      	push	{r7, lr}
 8019986:	b082      	sub	sp, #8
 8019988:	af00      	add	r7, sp, #0
 801998a:	4603      	mov	r3, r0
 801998c:	6039      	str	r1, [r7, #0]
 801998e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8019990:	79fb      	ldrb	r3, [r7, #7]
 8019992:	2b00      	cmp	r3, #0
 8019994:	d105      	bne.n	80199a2 <USBD_USR_ProductStrDescriptor+0x1e>
  {   
    USBD_GetString((uint8_t *)(uint8_t *)USBD_PRODUCT_HS_STRING, USBD_StrDesc, length);
 8019996:	683a      	ldr	r2, [r7, #0]
 8019998:	4907      	ldr	r1, [pc, #28]	; (80199b8 <USBD_USR_ProductStrDescriptor+0x34>)
 801999a:	4808      	ldr	r0, [pc, #32]	; (80199bc <USBD_USR_ProductStrDescriptor+0x38>)
 801999c:	f7f6 faa5 	bl	800feea <USBD_GetString>
 80199a0:	e004      	b.n	80199ac <USBD_USR_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 80199a2:	683a      	ldr	r2, [r7, #0]
 80199a4:	4904      	ldr	r1, [pc, #16]	; (80199b8 <USBD_USR_ProductStrDescriptor+0x34>)
 80199a6:	4806      	ldr	r0, [pc, #24]	; (80199c0 <USBD_USR_ProductStrDescriptor+0x3c>)
 80199a8:	f7f6 fa9f 	bl	800feea <USBD_GetString>
  }
  return USBD_StrDesc;
 80199ac:	4b02      	ldr	r3, [pc, #8]	; (80199b8 <USBD_USR_ProductStrDescriptor+0x34>)
}
 80199ae:	4618      	mov	r0, r3
 80199b0:	3708      	adds	r7, #8
 80199b2:	46bd      	mov	sp, r7
 80199b4:	bd80      	pop	{r7, pc}
 80199b6:	bf00      	nop
 80199b8:	2000bff4 	.word	0x2000bff4
 80199bc:	0801dd5c 	.word	0x0801dd5c
 80199c0:	0801dd80 	.word	0x0801dd80

080199c4 <USBD_USR_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
 80199c4:	b580      	push	{r7, lr}
 80199c6:	b082      	sub	sp, #8
 80199c8:	af00      	add	r7, sp, #0
 80199ca:	4603      	mov	r3, r0
 80199cc:	6039      	str	r1, [r7, #0]
 80199ce:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)(uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80199d0:	683a      	ldr	r2, [r7, #0]
 80199d2:	4904      	ldr	r1, [pc, #16]	; (80199e4 <USBD_USR_ManufacturerStrDescriptor+0x20>)
 80199d4:	4804      	ldr	r0, [pc, #16]	; (80199e8 <USBD_USR_ManufacturerStrDescriptor+0x24>)
 80199d6:	f7f6 fa88 	bl	800feea <USBD_GetString>
  return USBD_StrDesc;
 80199da:	4b02      	ldr	r3, [pc, #8]	; (80199e4 <USBD_USR_ManufacturerStrDescriptor+0x20>)
}
 80199dc:	4618      	mov	r0, r3
 80199de:	3708      	adds	r7, #8
 80199e0:	46bd      	mov	sp, r7
 80199e2:	bd80      	pop	{r7, pc}
 80199e4:	2000bff4 	.word	0x2000bff4
 80199e8:	0801dda4 	.word	0x0801dda4

080199ec <USBD_USR_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 80199ec:	b580      	push	{r7, lr}
 80199ee:	b082      	sub	sp, #8
 80199f0:	af00      	add	r7, sp, #0
 80199f2:	4603      	mov	r3, r0
 80199f4:	6039      	str	r1, [r7, #0]
 80199f6:	71fb      	strb	r3, [r7, #7]
  *length = USB_SIZ_STRING_SERIAL;
 80199f8:	683b      	ldr	r3, [r7, #0]
 80199fa:	221a      	movs	r2, #26
 80199fc:	801a      	strh	r2, [r3, #0]
  
  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
 80199fe:	f000 f843 	bl	8019a88 <Get_SerialNum>
  
  return (uint8_t*)USBD_StringSerial;
 8019a02:	4b02      	ldr	r3, [pc, #8]	; (8019a0c <USBD_USR_SerialStrDescriptor+0x20>)
}
 8019a04:	4618      	mov	r0, r3
 8019a06:	3708      	adds	r7, #8
 8019a08:	46bd      	mov	sp, r7
 8019a0a:	bd80      	pop	{r7, pc}
 8019a0c:	20000228 	.word	0x20000228

08019a10 <USBD_USR_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ConfigStrDescriptor( uint8_t speed , uint16_t *length)
{
 8019a10:	b580      	push	{r7, lr}
 8019a12:	b082      	sub	sp, #8
 8019a14:	af00      	add	r7, sp, #0
 8019a16:	4603      	mov	r3, r0
 8019a18:	6039      	str	r1, [r7, #0]
 8019a1a:	71fb      	strb	r3, [r7, #7]
  if(speed  == USB_OTG_SPEED_HIGH)
 8019a1c:	79fb      	ldrb	r3, [r7, #7]
 8019a1e:	2b00      	cmp	r3, #0
 8019a20:	d105      	bne.n	8019a2e <USBD_USR_ConfigStrDescriptor+0x1e>
  {  
    USBD_GetString((uint8_t *)(uint8_t *)USBD_CONFIGURATION_HS_STRING, USBD_StrDesc, length);
 8019a22:	683a      	ldr	r2, [r7, #0]
 8019a24:	4907      	ldr	r1, [pc, #28]	; (8019a44 <USBD_USR_ConfigStrDescriptor+0x34>)
 8019a26:	4808      	ldr	r0, [pc, #32]	; (8019a48 <USBD_USR_ConfigStrDescriptor+0x38>)
 8019a28:	f7f6 fa5f 	bl	800feea <USBD_GetString>
 8019a2c:	e004      	b.n	8019a38 <USBD_USR_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 8019a2e:	683a      	ldr	r2, [r7, #0]
 8019a30:	4904      	ldr	r1, [pc, #16]	; (8019a44 <USBD_USR_ConfigStrDescriptor+0x34>)
 8019a32:	4805      	ldr	r0, [pc, #20]	; (8019a48 <USBD_USR_ConfigStrDescriptor+0x38>)
 8019a34:	f7f6 fa59 	bl	800feea <USBD_GetString>
  }
  return USBD_StrDesc;  
 8019a38:	4b02      	ldr	r3, [pc, #8]	; (8019a44 <USBD_USR_ConfigStrDescriptor+0x34>)
}
 8019a3a:	4618      	mov	r0, r3
 8019a3c:	3708      	adds	r7, #8
 8019a3e:	46bd      	mov	sp, r7
 8019a40:	bd80      	pop	{r7, pc}
 8019a42:	bf00      	nop
 8019a44:	2000bff4 	.word	0x2000bff4
 8019a48:	0801ddb8 	.word	0x0801ddb8

08019a4c <USBD_USR_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_InterfaceStrDescriptor( uint8_t speed , uint16_t *length)
{
 8019a4c:	b580      	push	{r7, lr}
 8019a4e:	b082      	sub	sp, #8
 8019a50:	af00      	add	r7, sp, #0
 8019a52:	4603      	mov	r3, r0
 8019a54:	6039      	str	r1, [r7, #0]
 8019a56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8019a58:	79fb      	ldrb	r3, [r7, #7]
 8019a5a:	2b00      	cmp	r3, #0
 8019a5c:	d105      	bne.n	8019a6a <USBD_USR_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_INTERFACE_HS_STRING, USBD_StrDesc, length);
 8019a5e:	683a      	ldr	r2, [r7, #0]
 8019a60:	4907      	ldr	r1, [pc, #28]	; (8019a80 <USBD_USR_InterfaceStrDescriptor+0x34>)
 8019a62:	4808      	ldr	r0, [pc, #32]	; (8019a84 <USBD_USR_InterfaceStrDescriptor+0x38>)
 8019a64:	f7f6 fa41 	bl	800feea <USBD_GetString>
 8019a68:	e004      	b.n	8019a74 <USBD_USR_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8019a6a:	683a      	ldr	r2, [r7, #0]
 8019a6c:	4904      	ldr	r1, [pc, #16]	; (8019a80 <USBD_USR_InterfaceStrDescriptor+0x34>)
 8019a6e:	4805      	ldr	r0, [pc, #20]	; (8019a84 <USBD_USR_InterfaceStrDescriptor+0x38>)
 8019a70:	f7f6 fa3b 	bl	800feea <USBD_GetString>
  }
  return USBD_StrDesc;  
 8019a74:	4b02      	ldr	r3, [pc, #8]	; (8019a80 <USBD_USR_InterfaceStrDescriptor+0x34>)
}
 8019a76:	4618      	mov	r0, r3
 8019a78:	3708      	adds	r7, #8
 8019a7a:	46bd      	mov	sp, r7
 8019a7c:	bd80      	pop	{r7, pc}
 8019a7e:	bf00      	nop
 8019a80:	2000bff4 	.word	0x2000bff4
 8019a84:	0801ddc4 	.word	0x0801ddc4

08019a88 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8019a88:	b580      	push	{r7, lr}
 8019a8a:	b084      	sub	sp, #16
 8019a8c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8019a8e:	4b0f      	ldr	r3, [pc, #60]	; (8019acc <Get_SerialNum+0x44>)
 8019a90:	681b      	ldr	r3, [r3, #0]
 8019a92:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 8019a94:	4b0e      	ldr	r3, [pc, #56]	; (8019ad0 <Get_SerialNum+0x48>)
 8019a96:	681b      	ldr	r3, [r3, #0]
 8019a98:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
 8019a9a:	4b0e      	ldr	r3, [pc, #56]	; (8019ad4 <Get_SerialNum+0x4c>)
 8019a9c:	681b      	ldr	r3, [r3, #0]
 8019a9e:	607b      	str	r3, [r7, #4]
  
  deviceserial0 += deviceserial2;
 8019aa0:	68fa      	ldr	r2, [r7, #12]
 8019aa2:	687b      	ldr	r3, [r7, #4]
 8019aa4:	4413      	add	r3, r2
 8019aa6:	60fb      	str	r3, [r7, #12]
  
  if (deviceserial0 != 0)
 8019aa8:	68fb      	ldr	r3, [r7, #12]
 8019aaa:	2b00      	cmp	r3, #0
 8019aac:	d009      	beq.n	8019ac2 <Get_SerialNum+0x3a>
  {
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 8019aae:	2208      	movs	r2, #8
 8019ab0:	4909      	ldr	r1, [pc, #36]	; (8019ad8 <Get_SerialNum+0x50>)
 8019ab2:	68f8      	ldr	r0, [r7, #12]
 8019ab4:	f000 f814 	bl	8019ae0 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 8019ab8:	2204      	movs	r2, #4
 8019aba:	4908      	ldr	r1, [pc, #32]	; (8019adc <Get_SerialNum+0x54>)
 8019abc:	68b8      	ldr	r0, [r7, #8]
 8019abe:	f000 f80f 	bl	8019ae0 <IntToUnicode>
  }
}
 8019ac2:	bf00      	nop
 8019ac4:	3710      	adds	r7, #16
 8019ac6:	46bd      	mov	sp, r7
 8019ac8:	bd80      	pop	{r7, pc}
 8019aca:	bf00      	nop
 8019acc:	1fff7a10 	.word	0x1fff7a10
 8019ad0:	1fff7a14 	.word	0x1fff7a14
 8019ad4:	1fff7a18 	.word	0x1fff7a18
 8019ad8:	2000022a 	.word	0x2000022a
 8019adc:	2000023a 	.word	0x2000023a

08019ae0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 8019ae0:	b480      	push	{r7}
 8019ae2:	b087      	sub	sp, #28
 8019ae4:	af00      	add	r7, sp, #0
 8019ae6:	60f8      	str	r0, [r7, #12]
 8019ae8:	60b9      	str	r1, [r7, #8]
 8019aea:	4613      	mov	r3, r2
 8019aec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8019aee:	2300      	movs	r3, #0
 8019af0:	75fb      	strb	r3, [r7, #23]
  
  for( idx = 0 ; idx < len ; idx ++)
 8019af2:	2300      	movs	r3, #0
 8019af4:	75fb      	strb	r3, [r7, #23]
 8019af6:	e027      	b.n	8019b48 <IntToUnicode+0x68>
  {
    if( ((value >> 28)) < 0xA )
 8019af8:	68fb      	ldr	r3, [r7, #12]
 8019afa:	0f1b      	lsrs	r3, r3, #28
 8019afc:	2b09      	cmp	r3, #9
 8019afe:	d80b      	bhi.n	8019b18 <IntToUnicode+0x38>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 8019b00:	68fb      	ldr	r3, [r7, #12]
 8019b02:	0f1b      	lsrs	r3, r3, #28
 8019b04:	b2da      	uxtb	r2, r3
 8019b06:	7dfb      	ldrb	r3, [r7, #23]
 8019b08:	005b      	lsls	r3, r3, #1
 8019b0a:	4619      	mov	r1, r3
 8019b0c:	68bb      	ldr	r3, [r7, #8]
 8019b0e:	440b      	add	r3, r1
 8019b10:	3230      	adds	r2, #48	; 0x30
 8019b12:	b2d2      	uxtb	r2, r2
 8019b14:	701a      	strb	r2, [r3, #0]
 8019b16:	e00a      	b.n	8019b2e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 8019b18:	68fb      	ldr	r3, [r7, #12]
 8019b1a:	0f1b      	lsrs	r3, r3, #28
 8019b1c:	b2da      	uxtb	r2, r3
 8019b1e:	7dfb      	ldrb	r3, [r7, #23]
 8019b20:	005b      	lsls	r3, r3, #1
 8019b22:	4619      	mov	r1, r3
 8019b24:	68bb      	ldr	r3, [r7, #8]
 8019b26:	440b      	add	r3, r1
 8019b28:	3237      	adds	r2, #55	; 0x37
 8019b2a:	b2d2      	uxtb	r2, r2
 8019b2c:	701a      	strb	r2, [r3, #0]
    }
    
    value = value << 4;
 8019b2e:	68fb      	ldr	r3, [r7, #12]
 8019b30:	011b      	lsls	r3, r3, #4
 8019b32:	60fb      	str	r3, [r7, #12]
    
    pbuf[ 2* idx + 1] = 0;
 8019b34:	7dfb      	ldrb	r3, [r7, #23]
 8019b36:	005b      	lsls	r3, r3, #1
 8019b38:	3301      	adds	r3, #1
 8019b3a:	68ba      	ldr	r2, [r7, #8]
 8019b3c:	4413      	add	r3, r2
 8019b3e:	2200      	movs	r2, #0
 8019b40:	701a      	strb	r2, [r3, #0]
  for( idx = 0 ; idx < len ; idx ++)
 8019b42:	7dfb      	ldrb	r3, [r7, #23]
 8019b44:	3301      	adds	r3, #1
 8019b46:	75fb      	strb	r3, [r7, #23]
 8019b48:	7dfa      	ldrb	r2, [r7, #23]
 8019b4a:	79fb      	ldrb	r3, [r7, #7]
 8019b4c:	429a      	cmp	r2, r3
 8019b4e:	d3d3      	bcc.n	8019af8 <IntToUnicode+0x18>
  }
}
 8019b50:	bf00      	nop
 8019b52:	bf00      	nop
 8019b54:	371c      	adds	r7, #28
 8019b56:	46bd      	mov	sp, r7
 8019b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b5c:	4770      	bx	lr
	...

08019b60 <OTG_FS_IRQHandler>:
extern USB_OTG_CORE_HANDLE  USB_OTG_dev;

//USB OTG 
//USB
void OTG_FS_IRQHandler(void)
{
 8019b60:	b580      	push	{r7, lr}
 8019b62:	af00      	add	r7, sp, #0
  	USBD_OTG_ISR_Handler(&USB_OTG_dev);
 8019b64:	4802      	ldr	r0, [pc, #8]	; (8019b70 <OTG_FS_IRQHandler+0x10>)
 8019b66:	f7f4 fafa 	bl	800e15e <USBD_OTG_ISR_Handler>
}  
 8019b6a:	bf00      	nop
 8019b6c:	bd80      	pop	{r7, pc}
 8019b6e:	bf00      	nop
 8019b70:	2000b938 	.word	0x2000b938

08019b74 <USBD_USR_Init>:
  USBD_USR_DeviceConnected,
  USBD_USR_DeviceDisconnected,    
};
//USB Device 
void USBD_USR_Init(void)
{
 8019b74:	b480      	push	{r7}
 8019b76:	af00      	add	r7, sp, #0
	////printf("USBD_USR_Init\r\n");
} 
 8019b78:	bf00      	nop
 8019b7a:	46bd      	mov	sp, r7
 8019b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b80:	4770      	bx	lr

08019b82 <USBD_USR_DeviceReset>:
//USB Device 
//speed:USB,0,;1,;,.
void USBD_USR_DeviceReset (uint8_t speed)
{
 8019b82:	b480      	push	{r7}
 8019b84:	b083      	sub	sp, #12
 8019b86:	af00      	add	r7, sp, #0
 8019b88:	4603      	mov	r3, r0
 8019b8a:	71fb      	strb	r3, [r7, #7]
	switch (speed)
 8019b8c:	79fb      	ldrb	r3, [r7, #7]
 8019b8e:	2b00      	cmp	r3, #0
 8019b90:	d002      	beq.n	8019b98 <USBD_USR_DeviceReset+0x16>
 8019b92:	2b01      	cmp	r3, #1
 8019b94:	d002      	beq.n	8019b9c <USBD_USR_DeviceReset+0x1a>
		case USB_OTG_SPEED_FULL: 
			//printf("USB Device Library v1.1.0  [FS]\r\n");
			break;
		default:
			//printf("USB Device Library v1.1.0  [??]\r\n"); 
			break;
 8019b96:	e002      	b.n	8019b9e <USBD_USR_DeviceReset+0x1c>
			break; 
 8019b98:	bf00      	nop
 8019b9a:	e000      	b.n	8019b9e <USBD_USR_DeviceReset+0x1c>
			break;
 8019b9c:	bf00      	nop
	}
}
 8019b9e:	bf00      	nop
 8019ba0:	370c      	adds	r7, #12
 8019ba2:	46bd      	mov	sp, r7
 8019ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ba8:	4770      	bx	lr
	...

08019bac <USBD_USR_DeviceConfigured>:
//USB Device 
void USBD_USR_DeviceConfigured (void)
{
 8019bac:	b480      	push	{r7}
 8019bae:	af00      	add	r7, sp, #0
    bDeviceState=1;
 8019bb0:	4b03      	ldr	r3, [pc, #12]	; (8019bc0 <USBD_USR_DeviceConfigured+0x14>)
 8019bb2:	2201      	movs	r2, #1
 8019bb4:	701a      	strb	r2, [r3, #0]
	//printf("MSC Interface started.\r\n"); 
} 
 8019bb6:	bf00      	nop
 8019bb8:	46bd      	mov	sp, r7
 8019bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bbe:	4770      	bx	lr
 8019bc0:	200087cc 	.word	0x200087cc

08019bc4 <USBD_USR_DeviceSuspended>:
//USB Device
void USBD_USR_DeviceSuspended(void)
{
 8019bc4:	b480      	push	{r7}
 8019bc6:	af00      	add	r7, sp, #0
    bDeviceState=0;
 8019bc8:	4b03      	ldr	r3, [pc, #12]	; (8019bd8 <USBD_USR_DeviceSuspended+0x14>)
 8019bca:	2200      	movs	r2, #0
 8019bcc:	701a      	strb	r2, [r3, #0]
	//printf("Device In suspend mode.\r\n");
} 
 8019bce:	bf00      	nop
 8019bd0:	46bd      	mov	sp, r7
 8019bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bd6:	4770      	bx	lr
 8019bd8:	200087cc 	.word	0x200087cc

08019bdc <USBD_USR_DeviceResumed>:
//USB Device
void USBD_USR_DeviceResumed(void)
{ 
 8019bdc:	b480      	push	{r7}
 8019bde:	af00      	add	r7, sp, #0
	//printf("Device Resumed\r\n");
}
 8019be0:	bf00      	nop
 8019be2:	46bd      	mov	sp, r7
 8019be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019be8:	4770      	bx	lr
	...

08019bec <USBD_USR_DeviceConnected>:
//USB Device
void USBD_USR_DeviceConnected (void)
{
 8019bec:	b480      	push	{r7}
 8019bee:	af00      	add	r7, sp, #0
	bDeviceState=1;
 8019bf0:	4b03      	ldr	r3, [pc, #12]	; (8019c00 <USBD_USR_DeviceConnected+0x14>)
 8019bf2:	2201      	movs	r2, #1
 8019bf4:	701a      	strb	r2, [r3, #0]
	//printf("USB Device Connected.\r\n");
}
 8019bf6:	bf00      	nop
 8019bf8:	46bd      	mov	sp, r7
 8019bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bfe:	4770      	bx	lr
 8019c00:	200087cc 	.word	0x200087cc

08019c04 <USBD_USR_DeviceDisconnected>:
//USB Device
void USBD_USR_DeviceDisconnected (void)
{
 8019c04:	b480      	push	{r7}
 8019c06:	af00      	add	r7, sp, #0
	bDeviceState=0;
 8019c08:	4b03      	ldr	r3, [pc, #12]	; (8019c18 <USBD_USR_DeviceDisconnected+0x14>)
 8019c0a:	2200      	movs	r2, #0
 8019c0c:	701a      	strb	r2, [r3, #0]
	//printf("USB Device Disconnected.\r\n");
} 
 8019c0e:	bf00      	nop
 8019c10:	46bd      	mov	sp, r7
 8019c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c16:	4770      	bx	lr
 8019c18:	200087cc 	.word	0x200087cc

08019c1c <__errno>:
 8019c1c:	4b01      	ldr	r3, [pc, #4]	; (8019c24 <__errno+0x8>)
 8019c1e:	6818      	ldr	r0, [r3, #0]
 8019c20:	4770      	bx	lr
 8019c22:	bf00      	nop
 8019c24:	20000260 	.word	0x20000260

08019c28 <__libc_init_array>:
 8019c28:	b570      	push	{r4, r5, r6, lr}
 8019c2a:	4d0d      	ldr	r5, [pc, #52]	; (8019c60 <__libc_init_array+0x38>)
 8019c2c:	4c0d      	ldr	r4, [pc, #52]	; (8019c64 <__libc_init_array+0x3c>)
 8019c2e:	1b64      	subs	r4, r4, r5
 8019c30:	10a4      	asrs	r4, r4, #2
 8019c32:	2600      	movs	r6, #0
 8019c34:	42a6      	cmp	r6, r4
 8019c36:	d109      	bne.n	8019c4c <__libc_init_array+0x24>
 8019c38:	4d0b      	ldr	r5, [pc, #44]	; (8019c68 <__libc_init_array+0x40>)
 8019c3a:	4c0c      	ldr	r4, [pc, #48]	; (8019c6c <__libc_init_array+0x44>)
 8019c3c:	f003 ff5c 	bl	801daf8 <_init>
 8019c40:	1b64      	subs	r4, r4, r5
 8019c42:	10a4      	asrs	r4, r4, #2
 8019c44:	2600      	movs	r6, #0
 8019c46:	42a6      	cmp	r6, r4
 8019c48:	d105      	bne.n	8019c56 <__libc_init_array+0x2e>
 8019c4a:	bd70      	pop	{r4, r5, r6, pc}
 8019c4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8019c50:	4798      	blx	r3
 8019c52:	3601      	adds	r6, #1
 8019c54:	e7ee      	b.n	8019c34 <__libc_init_array+0xc>
 8019c56:	f855 3b04 	ldr.w	r3, [r5], #4
 8019c5a:	4798      	blx	r3
 8019c5c:	3601      	adds	r6, #1
 8019c5e:	e7f2      	b.n	8019c46 <__libc_init_array+0x1e>
 8019c60:	0801e734 	.word	0x0801e734
 8019c64:	0801e734 	.word	0x0801e734
 8019c68:	0801e734 	.word	0x0801e734
 8019c6c:	0801e738 	.word	0x0801e738

08019c70 <memcpy>:
 8019c70:	440a      	add	r2, r1
 8019c72:	4291      	cmp	r1, r2
 8019c74:	f100 33ff 	add.w	r3, r0, #4294967295
 8019c78:	d100      	bne.n	8019c7c <memcpy+0xc>
 8019c7a:	4770      	bx	lr
 8019c7c:	b510      	push	{r4, lr}
 8019c7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019c82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019c86:	4291      	cmp	r1, r2
 8019c88:	d1f9      	bne.n	8019c7e <memcpy+0xe>
 8019c8a:	bd10      	pop	{r4, pc}

08019c8c <memset>:
 8019c8c:	4402      	add	r2, r0
 8019c8e:	4603      	mov	r3, r0
 8019c90:	4293      	cmp	r3, r2
 8019c92:	d100      	bne.n	8019c96 <memset+0xa>
 8019c94:	4770      	bx	lr
 8019c96:	f803 1b01 	strb.w	r1, [r3], #1
 8019c9a:	e7f9      	b.n	8019c90 <memset+0x4>

08019c9c <__cvt>:
 8019c9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019ca0:	ec55 4b10 	vmov	r4, r5, d0
 8019ca4:	2d00      	cmp	r5, #0
 8019ca6:	460e      	mov	r6, r1
 8019ca8:	4619      	mov	r1, r3
 8019caa:	462b      	mov	r3, r5
 8019cac:	bfbb      	ittet	lt
 8019cae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8019cb2:	461d      	movlt	r5, r3
 8019cb4:	2300      	movge	r3, #0
 8019cb6:	232d      	movlt	r3, #45	; 0x2d
 8019cb8:	700b      	strb	r3, [r1, #0]
 8019cba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019cbc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8019cc0:	4691      	mov	r9, r2
 8019cc2:	f023 0820 	bic.w	r8, r3, #32
 8019cc6:	bfbc      	itt	lt
 8019cc8:	4622      	movlt	r2, r4
 8019cca:	4614      	movlt	r4, r2
 8019ccc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8019cd0:	d005      	beq.n	8019cde <__cvt+0x42>
 8019cd2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8019cd6:	d100      	bne.n	8019cda <__cvt+0x3e>
 8019cd8:	3601      	adds	r6, #1
 8019cda:	2102      	movs	r1, #2
 8019cdc:	e000      	b.n	8019ce0 <__cvt+0x44>
 8019cde:	2103      	movs	r1, #3
 8019ce0:	ab03      	add	r3, sp, #12
 8019ce2:	9301      	str	r3, [sp, #4]
 8019ce4:	ab02      	add	r3, sp, #8
 8019ce6:	9300      	str	r3, [sp, #0]
 8019ce8:	ec45 4b10 	vmov	d0, r4, r5
 8019cec:	4653      	mov	r3, sl
 8019cee:	4632      	mov	r2, r6
 8019cf0:	f000 fe1a 	bl	801a928 <_dtoa_r>
 8019cf4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8019cf8:	4607      	mov	r7, r0
 8019cfa:	d102      	bne.n	8019d02 <__cvt+0x66>
 8019cfc:	f019 0f01 	tst.w	r9, #1
 8019d00:	d022      	beq.n	8019d48 <__cvt+0xac>
 8019d02:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8019d06:	eb07 0906 	add.w	r9, r7, r6
 8019d0a:	d110      	bne.n	8019d2e <__cvt+0x92>
 8019d0c:	783b      	ldrb	r3, [r7, #0]
 8019d0e:	2b30      	cmp	r3, #48	; 0x30
 8019d10:	d10a      	bne.n	8019d28 <__cvt+0x8c>
 8019d12:	2200      	movs	r2, #0
 8019d14:	2300      	movs	r3, #0
 8019d16:	4620      	mov	r0, r4
 8019d18:	4629      	mov	r1, r5
 8019d1a:	f7e6 fed5 	bl	8000ac8 <__aeabi_dcmpeq>
 8019d1e:	b918      	cbnz	r0, 8019d28 <__cvt+0x8c>
 8019d20:	f1c6 0601 	rsb	r6, r6, #1
 8019d24:	f8ca 6000 	str.w	r6, [sl]
 8019d28:	f8da 3000 	ldr.w	r3, [sl]
 8019d2c:	4499      	add	r9, r3
 8019d2e:	2200      	movs	r2, #0
 8019d30:	2300      	movs	r3, #0
 8019d32:	4620      	mov	r0, r4
 8019d34:	4629      	mov	r1, r5
 8019d36:	f7e6 fec7 	bl	8000ac8 <__aeabi_dcmpeq>
 8019d3a:	b108      	cbz	r0, 8019d40 <__cvt+0xa4>
 8019d3c:	f8cd 900c 	str.w	r9, [sp, #12]
 8019d40:	2230      	movs	r2, #48	; 0x30
 8019d42:	9b03      	ldr	r3, [sp, #12]
 8019d44:	454b      	cmp	r3, r9
 8019d46:	d307      	bcc.n	8019d58 <__cvt+0xbc>
 8019d48:	9b03      	ldr	r3, [sp, #12]
 8019d4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019d4c:	1bdb      	subs	r3, r3, r7
 8019d4e:	4638      	mov	r0, r7
 8019d50:	6013      	str	r3, [r2, #0]
 8019d52:	b004      	add	sp, #16
 8019d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019d58:	1c59      	adds	r1, r3, #1
 8019d5a:	9103      	str	r1, [sp, #12]
 8019d5c:	701a      	strb	r2, [r3, #0]
 8019d5e:	e7f0      	b.n	8019d42 <__cvt+0xa6>

08019d60 <__exponent>:
 8019d60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019d62:	4603      	mov	r3, r0
 8019d64:	2900      	cmp	r1, #0
 8019d66:	bfb8      	it	lt
 8019d68:	4249      	neglt	r1, r1
 8019d6a:	f803 2b02 	strb.w	r2, [r3], #2
 8019d6e:	bfb4      	ite	lt
 8019d70:	222d      	movlt	r2, #45	; 0x2d
 8019d72:	222b      	movge	r2, #43	; 0x2b
 8019d74:	2909      	cmp	r1, #9
 8019d76:	7042      	strb	r2, [r0, #1]
 8019d78:	dd2a      	ble.n	8019dd0 <__exponent+0x70>
 8019d7a:	f10d 0407 	add.w	r4, sp, #7
 8019d7e:	46a4      	mov	ip, r4
 8019d80:	270a      	movs	r7, #10
 8019d82:	46a6      	mov	lr, r4
 8019d84:	460a      	mov	r2, r1
 8019d86:	fb91 f6f7 	sdiv	r6, r1, r7
 8019d8a:	fb07 1516 	mls	r5, r7, r6, r1
 8019d8e:	3530      	adds	r5, #48	; 0x30
 8019d90:	2a63      	cmp	r2, #99	; 0x63
 8019d92:	f104 34ff 	add.w	r4, r4, #4294967295
 8019d96:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8019d9a:	4631      	mov	r1, r6
 8019d9c:	dcf1      	bgt.n	8019d82 <__exponent+0x22>
 8019d9e:	3130      	adds	r1, #48	; 0x30
 8019da0:	f1ae 0502 	sub.w	r5, lr, #2
 8019da4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8019da8:	1c44      	adds	r4, r0, #1
 8019daa:	4629      	mov	r1, r5
 8019dac:	4561      	cmp	r1, ip
 8019dae:	d30a      	bcc.n	8019dc6 <__exponent+0x66>
 8019db0:	f10d 0209 	add.w	r2, sp, #9
 8019db4:	eba2 020e 	sub.w	r2, r2, lr
 8019db8:	4565      	cmp	r5, ip
 8019dba:	bf88      	it	hi
 8019dbc:	2200      	movhi	r2, #0
 8019dbe:	4413      	add	r3, r2
 8019dc0:	1a18      	subs	r0, r3, r0
 8019dc2:	b003      	add	sp, #12
 8019dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019dc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019dca:	f804 2f01 	strb.w	r2, [r4, #1]!
 8019dce:	e7ed      	b.n	8019dac <__exponent+0x4c>
 8019dd0:	2330      	movs	r3, #48	; 0x30
 8019dd2:	3130      	adds	r1, #48	; 0x30
 8019dd4:	7083      	strb	r3, [r0, #2]
 8019dd6:	70c1      	strb	r1, [r0, #3]
 8019dd8:	1d03      	adds	r3, r0, #4
 8019dda:	e7f1      	b.n	8019dc0 <__exponent+0x60>

08019ddc <_printf_float>:
 8019ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019de0:	ed2d 8b02 	vpush	{d8}
 8019de4:	b08d      	sub	sp, #52	; 0x34
 8019de6:	460c      	mov	r4, r1
 8019de8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8019dec:	4616      	mov	r6, r2
 8019dee:	461f      	mov	r7, r3
 8019df0:	4605      	mov	r5, r0
 8019df2:	f001 fd3d 	bl	801b870 <_localeconv_r>
 8019df6:	f8d0 a000 	ldr.w	sl, [r0]
 8019dfa:	4650      	mov	r0, sl
 8019dfc:	f7e6 f9e8 	bl	80001d0 <strlen>
 8019e00:	2300      	movs	r3, #0
 8019e02:	930a      	str	r3, [sp, #40]	; 0x28
 8019e04:	6823      	ldr	r3, [r4, #0]
 8019e06:	9305      	str	r3, [sp, #20]
 8019e08:	f8d8 3000 	ldr.w	r3, [r8]
 8019e0c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8019e10:	3307      	adds	r3, #7
 8019e12:	f023 0307 	bic.w	r3, r3, #7
 8019e16:	f103 0208 	add.w	r2, r3, #8
 8019e1a:	f8c8 2000 	str.w	r2, [r8]
 8019e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e22:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8019e26:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8019e2a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8019e2e:	9307      	str	r3, [sp, #28]
 8019e30:	f8cd 8018 	str.w	r8, [sp, #24]
 8019e34:	ee08 0a10 	vmov	s16, r0
 8019e38:	4b9f      	ldr	r3, [pc, #636]	; (801a0b8 <_printf_float+0x2dc>)
 8019e3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8019e42:	f7e6 fe73 	bl	8000b2c <__aeabi_dcmpun>
 8019e46:	bb88      	cbnz	r0, 8019eac <_printf_float+0xd0>
 8019e48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019e4c:	4b9a      	ldr	r3, [pc, #616]	; (801a0b8 <_printf_float+0x2dc>)
 8019e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8019e52:	f7e6 fe4d 	bl	8000af0 <__aeabi_dcmple>
 8019e56:	bb48      	cbnz	r0, 8019eac <_printf_float+0xd0>
 8019e58:	2200      	movs	r2, #0
 8019e5a:	2300      	movs	r3, #0
 8019e5c:	4640      	mov	r0, r8
 8019e5e:	4649      	mov	r1, r9
 8019e60:	f7e6 fe3c 	bl	8000adc <__aeabi_dcmplt>
 8019e64:	b110      	cbz	r0, 8019e6c <_printf_float+0x90>
 8019e66:	232d      	movs	r3, #45	; 0x2d
 8019e68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019e6c:	4b93      	ldr	r3, [pc, #588]	; (801a0bc <_printf_float+0x2e0>)
 8019e6e:	4894      	ldr	r0, [pc, #592]	; (801a0c0 <_printf_float+0x2e4>)
 8019e70:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8019e74:	bf94      	ite	ls
 8019e76:	4698      	movls	r8, r3
 8019e78:	4680      	movhi	r8, r0
 8019e7a:	2303      	movs	r3, #3
 8019e7c:	6123      	str	r3, [r4, #16]
 8019e7e:	9b05      	ldr	r3, [sp, #20]
 8019e80:	f023 0204 	bic.w	r2, r3, #4
 8019e84:	6022      	str	r2, [r4, #0]
 8019e86:	f04f 0900 	mov.w	r9, #0
 8019e8a:	9700      	str	r7, [sp, #0]
 8019e8c:	4633      	mov	r3, r6
 8019e8e:	aa0b      	add	r2, sp, #44	; 0x2c
 8019e90:	4621      	mov	r1, r4
 8019e92:	4628      	mov	r0, r5
 8019e94:	f000 f9d8 	bl	801a248 <_printf_common>
 8019e98:	3001      	adds	r0, #1
 8019e9a:	f040 8090 	bne.w	8019fbe <_printf_float+0x1e2>
 8019e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8019ea2:	b00d      	add	sp, #52	; 0x34
 8019ea4:	ecbd 8b02 	vpop	{d8}
 8019ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019eac:	4642      	mov	r2, r8
 8019eae:	464b      	mov	r3, r9
 8019eb0:	4640      	mov	r0, r8
 8019eb2:	4649      	mov	r1, r9
 8019eb4:	f7e6 fe3a 	bl	8000b2c <__aeabi_dcmpun>
 8019eb8:	b140      	cbz	r0, 8019ecc <_printf_float+0xf0>
 8019eba:	464b      	mov	r3, r9
 8019ebc:	2b00      	cmp	r3, #0
 8019ebe:	bfbc      	itt	lt
 8019ec0:	232d      	movlt	r3, #45	; 0x2d
 8019ec2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8019ec6:	487f      	ldr	r0, [pc, #508]	; (801a0c4 <_printf_float+0x2e8>)
 8019ec8:	4b7f      	ldr	r3, [pc, #508]	; (801a0c8 <_printf_float+0x2ec>)
 8019eca:	e7d1      	b.n	8019e70 <_printf_float+0x94>
 8019ecc:	6863      	ldr	r3, [r4, #4]
 8019ece:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8019ed2:	9206      	str	r2, [sp, #24]
 8019ed4:	1c5a      	adds	r2, r3, #1
 8019ed6:	d13f      	bne.n	8019f58 <_printf_float+0x17c>
 8019ed8:	2306      	movs	r3, #6
 8019eda:	6063      	str	r3, [r4, #4]
 8019edc:	9b05      	ldr	r3, [sp, #20]
 8019ede:	6861      	ldr	r1, [r4, #4]
 8019ee0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8019ee4:	2300      	movs	r3, #0
 8019ee6:	9303      	str	r3, [sp, #12]
 8019ee8:	ab0a      	add	r3, sp, #40	; 0x28
 8019eea:	e9cd b301 	strd	fp, r3, [sp, #4]
 8019eee:	ab09      	add	r3, sp, #36	; 0x24
 8019ef0:	ec49 8b10 	vmov	d0, r8, r9
 8019ef4:	9300      	str	r3, [sp, #0]
 8019ef6:	6022      	str	r2, [r4, #0]
 8019ef8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8019efc:	4628      	mov	r0, r5
 8019efe:	f7ff fecd 	bl	8019c9c <__cvt>
 8019f02:	9b06      	ldr	r3, [sp, #24]
 8019f04:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019f06:	2b47      	cmp	r3, #71	; 0x47
 8019f08:	4680      	mov	r8, r0
 8019f0a:	d108      	bne.n	8019f1e <_printf_float+0x142>
 8019f0c:	1cc8      	adds	r0, r1, #3
 8019f0e:	db02      	blt.n	8019f16 <_printf_float+0x13a>
 8019f10:	6863      	ldr	r3, [r4, #4]
 8019f12:	4299      	cmp	r1, r3
 8019f14:	dd41      	ble.n	8019f9a <_printf_float+0x1be>
 8019f16:	f1ab 0b02 	sub.w	fp, fp, #2
 8019f1a:	fa5f fb8b 	uxtb.w	fp, fp
 8019f1e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8019f22:	d820      	bhi.n	8019f66 <_printf_float+0x18a>
 8019f24:	3901      	subs	r1, #1
 8019f26:	465a      	mov	r2, fp
 8019f28:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8019f2c:	9109      	str	r1, [sp, #36]	; 0x24
 8019f2e:	f7ff ff17 	bl	8019d60 <__exponent>
 8019f32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019f34:	1813      	adds	r3, r2, r0
 8019f36:	2a01      	cmp	r2, #1
 8019f38:	4681      	mov	r9, r0
 8019f3a:	6123      	str	r3, [r4, #16]
 8019f3c:	dc02      	bgt.n	8019f44 <_printf_float+0x168>
 8019f3e:	6822      	ldr	r2, [r4, #0]
 8019f40:	07d2      	lsls	r2, r2, #31
 8019f42:	d501      	bpl.n	8019f48 <_printf_float+0x16c>
 8019f44:	3301      	adds	r3, #1
 8019f46:	6123      	str	r3, [r4, #16]
 8019f48:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8019f4c:	2b00      	cmp	r3, #0
 8019f4e:	d09c      	beq.n	8019e8a <_printf_float+0xae>
 8019f50:	232d      	movs	r3, #45	; 0x2d
 8019f52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019f56:	e798      	b.n	8019e8a <_printf_float+0xae>
 8019f58:	9a06      	ldr	r2, [sp, #24]
 8019f5a:	2a47      	cmp	r2, #71	; 0x47
 8019f5c:	d1be      	bne.n	8019edc <_printf_float+0x100>
 8019f5e:	2b00      	cmp	r3, #0
 8019f60:	d1bc      	bne.n	8019edc <_printf_float+0x100>
 8019f62:	2301      	movs	r3, #1
 8019f64:	e7b9      	b.n	8019eda <_printf_float+0xfe>
 8019f66:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8019f6a:	d118      	bne.n	8019f9e <_printf_float+0x1c2>
 8019f6c:	2900      	cmp	r1, #0
 8019f6e:	6863      	ldr	r3, [r4, #4]
 8019f70:	dd0b      	ble.n	8019f8a <_printf_float+0x1ae>
 8019f72:	6121      	str	r1, [r4, #16]
 8019f74:	b913      	cbnz	r3, 8019f7c <_printf_float+0x1a0>
 8019f76:	6822      	ldr	r2, [r4, #0]
 8019f78:	07d0      	lsls	r0, r2, #31
 8019f7a:	d502      	bpl.n	8019f82 <_printf_float+0x1a6>
 8019f7c:	3301      	adds	r3, #1
 8019f7e:	440b      	add	r3, r1
 8019f80:	6123      	str	r3, [r4, #16]
 8019f82:	65a1      	str	r1, [r4, #88]	; 0x58
 8019f84:	f04f 0900 	mov.w	r9, #0
 8019f88:	e7de      	b.n	8019f48 <_printf_float+0x16c>
 8019f8a:	b913      	cbnz	r3, 8019f92 <_printf_float+0x1b6>
 8019f8c:	6822      	ldr	r2, [r4, #0]
 8019f8e:	07d2      	lsls	r2, r2, #31
 8019f90:	d501      	bpl.n	8019f96 <_printf_float+0x1ba>
 8019f92:	3302      	adds	r3, #2
 8019f94:	e7f4      	b.n	8019f80 <_printf_float+0x1a4>
 8019f96:	2301      	movs	r3, #1
 8019f98:	e7f2      	b.n	8019f80 <_printf_float+0x1a4>
 8019f9a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8019f9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019fa0:	4299      	cmp	r1, r3
 8019fa2:	db05      	blt.n	8019fb0 <_printf_float+0x1d4>
 8019fa4:	6823      	ldr	r3, [r4, #0]
 8019fa6:	6121      	str	r1, [r4, #16]
 8019fa8:	07d8      	lsls	r0, r3, #31
 8019faa:	d5ea      	bpl.n	8019f82 <_printf_float+0x1a6>
 8019fac:	1c4b      	adds	r3, r1, #1
 8019fae:	e7e7      	b.n	8019f80 <_printf_float+0x1a4>
 8019fb0:	2900      	cmp	r1, #0
 8019fb2:	bfd4      	ite	le
 8019fb4:	f1c1 0202 	rsble	r2, r1, #2
 8019fb8:	2201      	movgt	r2, #1
 8019fba:	4413      	add	r3, r2
 8019fbc:	e7e0      	b.n	8019f80 <_printf_float+0x1a4>
 8019fbe:	6823      	ldr	r3, [r4, #0]
 8019fc0:	055a      	lsls	r2, r3, #21
 8019fc2:	d407      	bmi.n	8019fd4 <_printf_float+0x1f8>
 8019fc4:	6923      	ldr	r3, [r4, #16]
 8019fc6:	4642      	mov	r2, r8
 8019fc8:	4631      	mov	r1, r6
 8019fca:	4628      	mov	r0, r5
 8019fcc:	47b8      	blx	r7
 8019fce:	3001      	adds	r0, #1
 8019fd0:	d12c      	bne.n	801a02c <_printf_float+0x250>
 8019fd2:	e764      	b.n	8019e9e <_printf_float+0xc2>
 8019fd4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8019fd8:	f240 80e0 	bls.w	801a19c <_printf_float+0x3c0>
 8019fdc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8019fe0:	2200      	movs	r2, #0
 8019fe2:	2300      	movs	r3, #0
 8019fe4:	f7e6 fd70 	bl	8000ac8 <__aeabi_dcmpeq>
 8019fe8:	2800      	cmp	r0, #0
 8019fea:	d034      	beq.n	801a056 <_printf_float+0x27a>
 8019fec:	4a37      	ldr	r2, [pc, #220]	; (801a0cc <_printf_float+0x2f0>)
 8019fee:	2301      	movs	r3, #1
 8019ff0:	4631      	mov	r1, r6
 8019ff2:	4628      	mov	r0, r5
 8019ff4:	47b8      	blx	r7
 8019ff6:	3001      	adds	r0, #1
 8019ff8:	f43f af51 	beq.w	8019e9e <_printf_float+0xc2>
 8019ffc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a000:	429a      	cmp	r2, r3
 801a002:	db02      	blt.n	801a00a <_printf_float+0x22e>
 801a004:	6823      	ldr	r3, [r4, #0]
 801a006:	07d8      	lsls	r0, r3, #31
 801a008:	d510      	bpl.n	801a02c <_printf_float+0x250>
 801a00a:	ee18 3a10 	vmov	r3, s16
 801a00e:	4652      	mov	r2, sl
 801a010:	4631      	mov	r1, r6
 801a012:	4628      	mov	r0, r5
 801a014:	47b8      	blx	r7
 801a016:	3001      	adds	r0, #1
 801a018:	f43f af41 	beq.w	8019e9e <_printf_float+0xc2>
 801a01c:	f04f 0800 	mov.w	r8, #0
 801a020:	f104 091a 	add.w	r9, r4, #26
 801a024:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a026:	3b01      	subs	r3, #1
 801a028:	4543      	cmp	r3, r8
 801a02a:	dc09      	bgt.n	801a040 <_printf_float+0x264>
 801a02c:	6823      	ldr	r3, [r4, #0]
 801a02e:	079b      	lsls	r3, r3, #30
 801a030:	f100 8105 	bmi.w	801a23e <_printf_float+0x462>
 801a034:	68e0      	ldr	r0, [r4, #12]
 801a036:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a038:	4298      	cmp	r0, r3
 801a03a:	bfb8      	it	lt
 801a03c:	4618      	movlt	r0, r3
 801a03e:	e730      	b.n	8019ea2 <_printf_float+0xc6>
 801a040:	2301      	movs	r3, #1
 801a042:	464a      	mov	r2, r9
 801a044:	4631      	mov	r1, r6
 801a046:	4628      	mov	r0, r5
 801a048:	47b8      	blx	r7
 801a04a:	3001      	adds	r0, #1
 801a04c:	f43f af27 	beq.w	8019e9e <_printf_float+0xc2>
 801a050:	f108 0801 	add.w	r8, r8, #1
 801a054:	e7e6      	b.n	801a024 <_printf_float+0x248>
 801a056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a058:	2b00      	cmp	r3, #0
 801a05a:	dc39      	bgt.n	801a0d0 <_printf_float+0x2f4>
 801a05c:	4a1b      	ldr	r2, [pc, #108]	; (801a0cc <_printf_float+0x2f0>)
 801a05e:	2301      	movs	r3, #1
 801a060:	4631      	mov	r1, r6
 801a062:	4628      	mov	r0, r5
 801a064:	47b8      	blx	r7
 801a066:	3001      	adds	r0, #1
 801a068:	f43f af19 	beq.w	8019e9e <_printf_float+0xc2>
 801a06c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a070:	4313      	orrs	r3, r2
 801a072:	d102      	bne.n	801a07a <_printf_float+0x29e>
 801a074:	6823      	ldr	r3, [r4, #0]
 801a076:	07d9      	lsls	r1, r3, #31
 801a078:	d5d8      	bpl.n	801a02c <_printf_float+0x250>
 801a07a:	ee18 3a10 	vmov	r3, s16
 801a07e:	4652      	mov	r2, sl
 801a080:	4631      	mov	r1, r6
 801a082:	4628      	mov	r0, r5
 801a084:	47b8      	blx	r7
 801a086:	3001      	adds	r0, #1
 801a088:	f43f af09 	beq.w	8019e9e <_printf_float+0xc2>
 801a08c:	f04f 0900 	mov.w	r9, #0
 801a090:	f104 0a1a 	add.w	sl, r4, #26
 801a094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a096:	425b      	negs	r3, r3
 801a098:	454b      	cmp	r3, r9
 801a09a:	dc01      	bgt.n	801a0a0 <_printf_float+0x2c4>
 801a09c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a09e:	e792      	b.n	8019fc6 <_printf_float+0x1ea>
 801a0a0:	2301      	movs	r3, #1
 801a0a2:	4652      	mov	r2, sl
 801a0a4:	4631      	mov	r1, r6
 801a0a6:	4628      	mov	r0, r5
 801a0a8:	47b8      	blx	r7
 801a0aa:	3001      	adds	r0, #1
 801a0ac:	f43f aef7 	beq.w	8019e9e <_printf_float+0xc2>
 801a0b0:	f109 0901 	add.w	r9, r9, #1
 801a0b4:	e7ee      	b.n	801a094 <_printf_float+0x2b8>
 801a0b6:	bf00      	nop
 801a0b8:	7fefffff 	.word	0x7fefffff
 801a0bc:	0801df54 	.word	0x0801df54
 801a0c0:	0801df58 	.word	0x0801df58
 801a0c4:	0801df60 	.word	0x0801df60
 801a0c8:	0801df5c 	.word	0x0801df5c
 801a0cc:	0801df64 	.word	0x0801df64
 801a0d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a0d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a0d4:	429a      	cmp	r2, r3
 801a0d6:	bfa8      	it	ge
 801a0d8:	461a      	movge	r2, r3
 801a0da:	2a00      	cmp	r2, #0
 801a0dc:	4691      	mov	r9, r2
 801a0de:	dc37      	bgt.n	801a150 <_printf_float+0x374>
 801a0e0:	f04f 0b00 	mov.w	fp, #0
 801a0e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a0e8:	f104 021a 	add.w	r2, r4, #26
 801a0ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801a0ee:	9305      	str	r3, [sp, #20]
 801a0f0:	eba3 0309 	sub.w	r3, r3, r9
 801a0f4:	455b      	cmp	r3, fp
 801a0f6:	dc33      	bgt.n	801a160 <_printf_float+0x384>
 801a0f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a0fc:	429a      	cmp	r2, r3
 801a0fe:	db3b      	blt.n	801a178 <_printf_float+0x39c>
 801a100:	6823      	ldr	r3, [r4, #0]
 801a102:	07da      	lsls	r2, r3, #31
 801a104:	d438      	bmi.n	801a178 <_printf_float+0x39c>
 801a106:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a108:	9b05      	ldr	r3, [sp, #20]
 801a10a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a10c:	1ad3      	subs	r3, r2, r3
 801a10e:	eba2 0901 	sub.w	r9, r2, r1
 801a112:	4599      	cmp	r9, r3
 801a114:	bfa8      	it	ge
 801a116:	4699      	movge	r9, r3
 801a118:	f1b9 0f00 	cmp.w	r9, #0
 801a11c:	dc35      	bgt.n	801a18a <_printf_float+0x3ae>
 801a11e:	f04f 0800 	mov.w	r8, #0
 801a122:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801a126:	f104 0a1a 	add.w	sl, r4, #26
 801a12a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801a12e:	1a9b      	subs	r3, r3, r2
 801a130:	eba3 0309 	sub.w	r3, r3, r9
 801a134:	4543      	cmp	r3, r8
 801a136:	f77f af79 	ble.w	801a02c <_printf_float+0x250>
 801a13a:	2301      	movs	r3, #1
 801a13c:	4652      	mov	r2, sl
 801a13e:	4631      	mov	r1, r6
 801a140:	4628      	mov	r0, r5
 801a142:	47b8      	blx	r7
 801a144:	3001      	adds	r0, #1
 801a146:	f43f aeaa 	beq.w	8019e9e <_printf_float+0xc2>
 801a14a:	f108 0801 	add.w	r8, r8, #1
 801a14e:	e7ec      	b.n	801a12a <_printf_float+0x34e>
 801a150:	4613      	mov	r3, r2
 801a152:	4631      	mov	r1, r6
 801a154:	4642      	mov	r2, r8
 801a156:	4628      	mov	r0, r5
 801a158:	47b8      	blx	r7
 801a15a:	3001      	adds	r0, #1
 801a15c:	d1c0      	bne.n	801a0e0 <_printf_float+0x304>
 801a15e:	e69e      	b.n	8019e9e <_printf_float+0xc2>
 801a160:	2301      	movs	r3, #1
 801a162:	4631      	mov	r1, r6
 801a164:	4628      	mov	r0, r5
 801a166:	9205      	str	r2, [sp, #20]
 801a168:	47b8      	blx	r7
 801a16a:	3001      	adds	r0, #1
 801a16c:	f43f ae97 	beq.w	8019e9e <_printf_float+0xc2>
 801a170:	9a05      	ldr	r2, [sp, #20]
 801a172:	f10b 0b01 	add.w	fp, fp, #1
 801a176:	e7b9      	b.n	801a0ec <_printf_float+0x310>
 801a178:	ee18 3a10 	vmov	r3, s16
 801a17c:	4652      	mov	r2, sl
 801a17e:	4631      	mov	r1, r6
 801a180:	4628      	mov	r0, r5
 801a182:	47b8      	blx	r7
 801a184:	3001      	adds	r0, #1
 801a186:	d1be      	bne.n	801a106 <_printf_float+0x32a>
 801a188:	e689      	b.n	8019e9e <_printf_float+0xc2>
 801a18a:	9a05      	ldr	r2, [sp, #20]
 801a18c:	464b      	mov	r3, r9
 801a18e:	4442      	add	r2, r8
 801a190:	4631      	mov	r1, r6
 801a192:	4628      	mov	r0, r5
 801a194:	47b8      	blx	r7
 801a196:	3001      	adds	r0, #1
 801a198:	d1c1      	bne.n	801a11e <_printf_float+0x342>
 801a19a:	e680      	b.n	8019e9e <_printf_float+0xc2>
 801a19c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a19e:	2a01      	cmp	r2, #1
 801a1a0:	dc01      	bgt.n	801a1a6 <_printf_float+0x3ca>
 801a1a2:	07db      	lsls	r3, r3, #31
 801a1a4:	d538      	bpl.n	801a218 <_printf_float+0x43c>
 801a1a6:	2301      	movs	r3, #1
 801a1a8:	4642      	mov	r2, r8
 801a1aa:	4631      	mov	r1, r6
 801a1ac:	4628      	mov	r0, r5
 801a1ae:	47b8      	blx	r7
 801a1b0:	3001      	adds	r0, #1
 801a1b2:	f43f ae74 	beq.w	8019e9e <_printf_float+0xc2>
 801a1b6:	ee18 3a10 	vmov	r3, s16
 801a1ba:	4652      	mov	r2, sl
 801a1bc:	4631      	mov	r1, r6
 801a1be:	4628      	mov	r0, r5
 801a1c0:	47b8      	blx	r7
 801a1c2:	3001      	adds	r0, #1
 801a1c4:	f43f ae6b 	beq.w	8019e9e <_printf_float+0xc2>
 801a1c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801a1cc:	2200      	movs	r2, #0
 801a1ce:	2300      	movs	r3, #0
 801a1d0:	f7e6 fc7a 	bl	8000ac8 <__aeabi_dcmpeq>
 801a1d4:	b9d8      	cbnz	r0, 801a20e <_printf_float+0x432>
 801a1d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a1d8:	f108 0201 	add.w	r2, r8, #1
 801a1dc:	3b01      	subs	r3, #1
 801a1de:	4631      	mov	r1, r6
 801a1e0:	4628      	mov	r0, r5
 801a1e2:	47b8      	blx	r7
 801a1e4:	3001      	adds	r0, #1
 801a1e6:	d10e      	bne.n	801a206 <_printf_float+0x42a>
 801a1e8:	e659      	b.n	8019e9e <_printf_float+0xc2>
 801a1ea:	2301      	movs	r3, #1
 801a1ec:	4652      	mov	r2, sl
 801a1ee:	4631      	mov	r1, r6
 801a1f0:	4628      	mov	r0, r5
 801a1f2:	47b8      	blx	r7
 801a1f4:	3001      	adds	r0, #1
 801a1f6:	f43f ae52 	beq.w	8019e9e <_printf_float+0xc2>
 801a1fa:	f108 0801 	add.w	r8, r8, #1
 801a1fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a200:	3b01      	subs	r3, #1
 801a202:	4543      	cmp	r3, r8
 801a204:	dcf1      	bgt.n	801a1ea <_printf_float+0x40e>
 801a206:	464b      	mov	r3, r9
 801a208:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801a20c:	e6dc      	b.n	8019fc8 <_printf_float+0x1ec>
 801a20e:	f04f 0800 	mov.w	r8, #0
 801a212:	f104 0a1a 	add.w	sl, r4, #26
 801a216:	e7f2      	b.n	801a1fe <_printf_float+0x422>
 801a218:	2301      	movs	r3, #1
 801a21a:	4642      	mov	r2, r8
 801a21c:	e7df      	b.n	801a1de <_printf_float+0x402>
 801a21e:	2301      	movs	r3, #1
 801a220:	464a      	mov	r2, r9
 801a222:	4631      	mov	r1, r6
 801a224:	4628      	mov	r0, r5
 801a226:	47b8      	blx	r7
 801a228:	3001      	adds	r0, #1
 801a22a:	f43f ae38 	beq.w	8019e9e <_printf_float+0xc2>
 801a22e:	f108 0801 	add.w	r8, r8, #1
 801a232:	68e3      	ldr	r3, [r4, #12]
 801a234:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801a236:	1a5b      	subs	r3, r3, r1
 801a238:	4543      	cmp	r3, r8
 801a23a:	dcf0      	bgt.n	801a21e <_printf_float+0x442>
 801a23c:	e6fa      	b.n	801a034 <_printf_float+0x258>
 801a23e:	f04f 0800 	mov.w	r8, #0
 801a242:	f104 0919 	add.w	r9, r4, #25
 801a246:	e7f4      	b.n	801a232 <_printf_float+0x456>

0801a248 <_printf_common>:
 801a248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a24c:	4616      	mov	r6, r2
 801a24e:	4699      	mov	r9, r3
 801a250:	688a      	ldr	r2, [r1, #8]
 801a252:	690b      	ldr	r3, [r1, #16]
 801a254:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801a258:	4293      	cmp	r3, r2
 801a25a:	bfb8      	it	lt
 801a25c:	4613      	movlt	r3, r2
 801a25e:	6033      	str	r3, [r6, #0]
 801a260:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801a264:	4607      	mov	r7, r0
 801a266:	460c      	mov	r4, r1
 801a268:	b10a      	cbz	r2, 801a26e <_printf_common+0x26>
 801a26a:	3301      	adds	r3, #1
 801a26c:	6033      	str	r3, [r6, #0]
 801a26e:	6823      	ldr	r3, [r4, #0]
 801a270:	0699      	lsls	r1, r3, #26
 801a272:	bf42      	ittt	mi
 801a274:	6833      	ldrmi	r3, [r6, #0]
 801a276:	3302      	addmi	r3, #2
 801a278:	6033      	strmi	r3, [r6, #0]
 801a27a:	6825      	ldr	r5, [r4, #0]
 801a27c:	f015 0506 	ands.w	r5, r5, #6
 801a280:	d106      	bne.n	801a290 <_printf_common+0x48>
 801a282:	f104 0a19 	add.w	sl, r4, #25
 801a286:	68e3      	ldr	r3, [r4, #12]
 801a288:	6832      	ldr	r2, [r6, #0]
 801a28a:	1a9b      	subs	r3, r3, r2
 801a28c:	42ab      	cmp	r3, r5
 801a28e:	dc26      	bgt.n	801a2de <_printf_common+0x96>
 801a290:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801a294:	1e13      	subs	r3, r2, #0
 801a296:	6822      	ldr	r2, [r4, #0]
 801a298:	bf18      	it	ne
 801a29a:	2301      	movne	r3, #1
 801a29c:	0692      	lsls	r2, r2, #26
 801a29e:	d42b      	bmi.n	801a2f8 <_printf_common+0xb0>
 801a2a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801a2a4:	4649      	mov	r1, r9
 801a2a6:	4638      	mov	r0, r7
 801a2a8:	47c0      	blx	r8
 801a2aa:	3001      	adds	r0, #1
 801a2ac:	d01e      	beq.n	801a2ec <_printf_common+0xa4>
 801a2ae:	6823      	ldr	r3, [r4, #0]
 801a2b0:	68e5      	ldr	r5, [r4, #12]
 801a2b2:	6832      	ldr	r2, [r6, #0]
 801a2b4:	f003 0306 	and.w	r3, r3, #6
 801a2b8:	2b04      	cmp	r3, #4
 801a2ba:	bf08      	it	eq
 801a2bc:	1aad      	subeq	r5, r5, r2
 801a2be:	68a3      	ldr	r3, [r4, #8]
 801a2c0:	6922      	ldr	r2, [r4, #16]
 801a2c2:	bf0c      	ite	eq
 801a2c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a2c8:	2500      	movne	r5, #0
 801a2ca:	4293      	cmp	r3, r2
 801a2cc:	bfc4      	itt	gt
 801a2ce:	1a9b      	subgt	r3, r3, r2
 801a2d0:	18ed      	addgt	r5, r5, r3
 801a2d2:	2600      	movs	r6, #0
 801a2d4:	341a      	adds	r4, #26
 801a2d6:	42b5      	cmp	r5, r6
 801a2d8:	d11a      	bne.n	801a310 <_printf_common+0xc8>
 801a2da:	2000      	movs	r0, #0
 801a2dc:	e008      	b.n	801a2f0 <_printf_common+0xa8>
 801a2de:	2301      	movs	r3, #1
 801a2e0:	4652      	mov	r2, sl
 801a2e2:	4649      	mov	r1, r9
 801a2e4:	4638      	mov	r0, r7
 801a2e6:	47c0      	blx	r8
 801a2e8:	3001      	adds	r0, #1
 801a2ea:	d103      	bne.n	801a2f4 <_printf_common+0xac>
 801a2ec:	f04f 30ff 	mov.w	r0, #4294967295
 801a2f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a2f4:	3501      	adds	r5, #1
 801a2f6:	e7c6      	b.n	801a286 <_printf_common+0x3e>
 801a2f8:	18e1      	adds	r1, r4, r3
 801a2fa:	1c5a      	adds	r2, r3, #1
 801a2fc:	2030      	movs	r0, #48	; 0x30
 801a2fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801a302:	4422      	add	r2, r4
 801a304:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801a308:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801a30c:	3302      	adds	r3, #2
 801a30e:	e7c7      	b.n	801a2a0 <_printf_common+0x58>
 801a310:	2301      	movs	r3, #1
 801a312:	4622      	mov	r2, r4
 801a314:	4649      	mov	r1, r9
 801a316:	4638      	mov	r0, r7
 801a318:	47c0      	blx	r8
 801a31a:	3001      	adds	r0, #1
 801a31c:	d0e6      	beq.n	801a2ec <_printf_common+0xa4>
 801a31e:	3601      	adds	r6, #1
 801a320:	e7d9      	b.n	801a2d6 <_printf_common+0x8e>
	...

0801a324 <_printf_i>:
 801a324:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a328:	460c      	mov	r4, r1
 801a32a:	4691      	mov	r9, r2
 801a32c:	7e27      	ldrb	r7, [r4, #24]
 801a32e:	990c      	ldr	r1, [sp, #48]	; 0x30
 801a330:	2f78      	cmp	r7, #120	; 0x78
 801a332:	4680      	mov	r8, r0
 801a334:	469a      	mov	sl, r3
 801a336:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801a33a:	d807      	bhi.n	801a34c <_printf_i+0x28>
 801a33c:	2f62      	cmp	r7, #98	; 0x62
 801a33e:	d80a      	bhi.n	801a356 <_printf_i+0x32>
 801a340:	2f00      	cmp	r7, #0
 801a342:	f000 80d8 	beq.w	801a4f6 <_printf_i+0x1d2>
 801a346:	2f58      	cmp	r7, #88	; 0x58
 801a348:	f000 80a3 	beq.w	801a492 <_printf_i+0x16e>
 801a34c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801a350:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801a354:	e03a      	b.n	801a3cc <_printf_i+0xa8>
 801a356:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801a35a:	2b15      	cmp	r3, #21
 801a35c:	d8f6      	bhi.n	801a34c <_printf_i+0x28>
 801a35e:	a001      	add	r0, pc, #4	; (adr r0, 801a364 <_printf_i+0x40>)
 801a360:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801a364:	0801a3bd 	.word	0x0801a3bd
 801a368:	0801a3d1 	.word	0x0801a3d1
 801a36c:	0801a34d 	.word	0x0801a34d
 801a370:	0801a34d 	.word	0x0801a34d
 801a374:	0801a34d 	.word	0x0801a34d
 801a378:	0801a34d 	.word	0x0801a34d
 801a37c:	0801a3d1 	.word	0x0801a3d1
 801a380:	0801a34d 	.word	0x0801a34d
 801a384:	0801a34d 	.word	0x0801a34d
 801a388:	0801a34d 	.word	0x0801a34d
 801a38c:	0801a34d 	.word	0x0801a34d
 801a390:	0801a4dd 	.word	0x0801a4dd
 801a394:	0801a401 	.word	0x0801a401
 801a398:	0801a4bf 	.word	0x0801a4bf
 801a39c:	0801a34d 	.word	0x0801a34d
 801a3a0:	0801a34d 	.word	0x0801a34d
 801a3a4:	0801a4ff 	.word	0x0801a4ff
 801a3a8:	0801a34d 	.word	0x0801a34d
 801a3ac:	0801a401 	.word	0x0801a401
 801a3b0:	0801a34d 	.word	0x0801a34d
 801a3b4:	0801a34d 	.word	0x0801a34d
 801a3b8:	0801a4c7 	.word	0x0801a4c7
 801a3bc:	680b      	ldr	r3, [r1, #0]
 801a3be:	1d1a      	adds	r2, r3, #4
 801a3c0:	681b      	ldr	r3, [r3, #0]
 801a3c2:	600a      	str	r2, [r1, #0]
 801a3c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801a3c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801a3cc:	2301      	movs	r3, #1
 801a3ce:	e0a3      	b.n	801a518 <_printf_i+0x1f4>
 801a3d0:	6825      	ldr	r5, [r4, #0]
 801a3d2:	6808      	ldr	r0, [r1, #0]
 801a3d4:	062e      	lsls	r6, r5, #24
 801a3d6:	f100 0304 	add.w	r3, r0, #4
 801a3da:	d50a      	bpl.n	801a3f2 <_printf_i+0xce>
 801a3dc:	6805      	ldr	r5, [r0, #0]
 801a3de:	600b      	str	r3, [r1, #0]
 801a3e0:	2d00      	cmp	r5, #0
 801a3e2:	da03      	bge.n	801a3ec <_printf_i+0xc8>
 801a3e4:	232d      	movs	r3, #45	; 0x2d
 801a3e6:	426d      	negs	r5, r5
 801a3e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a3ec:	485e      	ldr	r0, [pc, #376]	; (801a568 <_printf_i+0x244>)
 801a3ee:	230a      	movs	r3, #10
 801a3f0:	e019      	b.n	801a426 <_printf_i+0x102>
 801a3f2:	f015 0f40 	tst.w	r5, #64	; 0x40
 801a3f6:	6805      	ldr	r5, [r0, #0]
 801a3f8:	600b      	str	r3, [r1, #0]
 801a3fa:	bf18      	it	ne
 801a3fc:	b22d      	sxthne	r5, r5
 801a3fe:	e7ef      	b.n	801a3e0 <_printf_i+0xbc>
 801a400:	680b      	ldr	r3, [r1, #0]
 801a402:	6825      	ldr	r5, [r4, #0]
 801a404:	1d18      	adds	r0, r3, #4
 801a406:	6008      	str	r0, [r1, #0]
 801a408:	0628      	lsls	r0, r5, #24
 801a40a:	d501      	bpl.n	801a410 <_printf_i+0xec>
 801a40c:	681d      	ldr	r5, [r3, #0]
 801a40e:	e002      	b.n	801a416 <_printf_i+0xf2>
 801a410:	0669      	lsls	r1, r5, #25
 801a412:	d5fb      	bpl.n	801a40c <_printf_i+0xe8>
 801a414:	881d      	ldrh	r5, [r3, #0]
 801a416:	4854      	ldr	r0, [pc, #336]	; (801a568 <_printf_i+0x244>)
 801a418:	2f6f      	cmp	r7, #111	; 0x6f
 801a41a:	bf0c      	ite	eq
 801a41c:	2308      	moveq	r3, #8
 801a41e:	230a      	movne	r3, #10
 801a420:	2100      	movs	r1, #0
 801a422:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801a426:	6866      	ldr	r6, [r4, #4]
 801a428:	60a6      	str	r6, [r4, #8]
 801a42a:	2e00      	cmp	r6, #0
 801a42c:	bfa2      	ittt	ge
 801a42e:	6821      	ldrge	r1, [r4, #0]
 801a430:	f021 0104 	bicge.w	r1, r1, #4
 801a434:	6021      	strge	r1, [r4, #0]
 801a436:	b90d      	cbnz	r5, 801a43c <_printf_i+0x118>
 801a438:	2e00      	cmp	r6, #0
 801a43a:	d04d      	beq.n	801a4d8 <_printf_i+0x1b4>
 801a43c:	4616      	mov	r6, r2
 801a43e:	fbb5 f1f3 	udiv	r1, r5, r3
 801a442:	fb03 5711 	mls	r7, r3, r1, r5
 801a446:	5dc7      	ldrb	r7, [r0, r7]
 801a448:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a44c:	462f      	mov	r7, r5
 801a44e:	42bb      	cmp	r3, r7
 801a450:	460d      	mov	r5, r1
 801a452:	d9f4      	bls.n	801a43e <_printf_i+0x11a>
 801a454:	2b08      	cmp	r3, #8
 801a456:	d10b      	bne.n	801a470 <_printf_i+0x14c>
 801a458:	6823      	ldr	r3, [r4, #0]
 801a45a:	07df      	lsls	r7, r3, #31
 801a45c:	d508      	bpl.n	801a470 <_printf_i+0x14c>
 801a45e:	6923      	ldr	r3, [r4, #16]
 801a460:	6861      	ldr	r1, [r4, #4]
 801a462:	4299      	cmp	r1, r3
 801a464:	bfde      	ittt	le
 801a466:	2330      	movle	r3, #48	; 0x30
 801a468:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a46c:	f106 36ff 	addle.w	r6, r6, #4294967295
 801a470:	1b92      	subs	r2, r2, r6
 801a472:	6122      	str	r2, [r4, #16]
 801a474:	f8cd a000 	str.w	sl, [sp]
 801a478:	464b      	mov	r3, r9
 801a47a:	aa03      	add	r2, sp, #12
 801a47c:	4621      	mov	r1, r4
 801a47e:	4640      	mov	r0, r8
 801a480:	f7ff fee2 	bl	801a248 <_printf_common>
 801a484:	3001      	adds	r0, #1
 801a486:	d14c      	bne.n	801a522 <_printf_i+0x1fe>
 801a488:	f04f 30ff 	mov.w	r0, #4294967295
 801a48c:	b004      	add	sp, #16
 801a48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a492:	4835      	ldr	r0, [pc, #212]	; (801a568 <_printf_i+0x244>)
 801a494:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801a498:	6823      	ldr	r3, [r4, #0]
 801a49a:	680e      	ldr	r6, [r1, #0]
 801a49c:	061f      	lsls	r7, r3, #24
 801a49e:	f856 5b04 	ldr.w	r5, [r6], #4
 801a4a2:	600e      	str	r6, [r1, #0]
 801a4a4:	d514      	bpl.n	801a4d0 <_printf_i+0x1ac>
 801a4a6:	07d9      	lsls	r1, r3, #31
 801a4a8:	bf44      	itt	mi
 801a4aa:	f043 0320 	orrmi.w	r3, r3, #32
 801a4ae:	6023      	strmi	r3, [r4, #0]
 801a4b0:	b91d      	cbnz	r5, 801a4ba <_printf_i+0x196>
 801a4b2:	6823      	ldr	r3, [r4, #0]
 801a4b4:	f023 0320 	bic.w	r3, r3, #32
 801a4b8:	6023      	str	r3, [r4, #0]
 801a4ba:	2310      	movs	r3, #16
 801a4bc:	e7b0      	b.n	801a420 <_printf_i+0xfc>
 801a4be:	6823      	ldr	r3, [r4, #0]
 801a4c0:	f043 0320 	orr.w	r3, r3, #32
 801a4c4:	6023      	str	r3, [r4, #0]
 801a4c6:	2378      	movs	r3, #120	; 0x78
 801a4c8:	4828      	ldr	r0, [pc, #160]	; (801a56c <_printf_i+0x248>)
 801a4ca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801a4ce:	e7e3      	b.n	801a498 <_printf_i+0x174>
 801a4d0:	065e      	lsls	r6, r3, #25
 801a4d2:	bf48      	it	mi
 801a4d4:	b2ad      	uxthmi	r5, r5
 801a4d6:	e7e6      	b.n	801a4a6 <_printf_i+0x182>
 801a4d8:	4616      	mov	r6, r2
 801a4da:	e7bb      	b.n	801a454 <_printf_i+0x130>
 801a4dc:	680b      	ldr	r3, [r1, #0]
 801a4de:	6826      	ldr	r6, [r4, #0]
 801a4e0:	6960      	ldr	r0, [r4, #20]
 801a4e2:	1d1d      	adds	r5, r3, #4
 801a4e4:	600d      	str	r5, [r1, #0]
 801a4e6:	0635      	lsls	r5, r6, #24
 801a4e8:	681b      	ldr	r3, [r3, #0]
 801a4ea:	d501      	bpl.n	801a4f0 <_printf_i+0x1cc>
 801a4ec:	6018      	str	r0, [r3, #0]
 801a4ee:	e002      	b.n	801a4f6 <_printf_i+0x1d2>
 801a4f0:	0671      	lsls	r1, r6, #25
 801a4f2:	d5fb      	bpl.n	801a4ec <_printf_i+0x1c8>
 801a4f4:	8018      	strh	r0, [r3, #0]
 801a4f6:	2300      	movs	r3, #0
 801a4f8:	6123      	str	r3, [r4, #16]
 801a4fa:	4616      	mov	r6, r2
 801a4fc:	e7ba      	b.n	801a474 <_printf_i+0x150>
 801a4fe:	680b      	ldr	r3, [r1, #0]
 801a500:	1d1a      	adds	r2, r3, #4
 801a502:	600a      	str	r2, [r1, #0]
 801a504:	681e      	ldr	r6, [r3, #0]
 801a506:	6862      	ldr	r2, [r4, #4]
 801a508:	2100      	movs	r1, #0
 801a50a:	4630      	mov	r0, r6
 801a50c:	f7e5 fe68 	bl	80001e0 <memchr>
 801a510:	b108      	cbz	r0, 801a516 <_printf_i+0x1f2>
 801a512:	1b80      	subs	r0, r0, r6
 801a514:	6060      	str	r0, [r4, #4]
 801a516:	6863      	ldr	r3, [r4, #4]
 801a518:	6123      	str	r3, [r4, #16]
 801a51a:	2300      	movs	r3, #0
 801a51c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801a520:	e7a8      	b.n	801a474 <_printf_i+0x150>
 801a522:	6923      	ldr	r3, [r4, #16]
 801a524:	4632      	mov	r2, r6
 801a526:	4649      	mov	r1, r9
 801a528:	4640      	mov	r0, r8
 801a52a:	47d0      	blx	sl
 801a52c:	3001      	adds	r0, #1
 801a52e:	d0ab      	beq.n	801a488 <_printf_i+0x164>
 801a530:	6823      	ldr	r3, [r4, #0]
 801a532:	079b      	lsls	r3, r3, #30
 801a534:	d413      	bmi.n	801a55e <_printf_i+0x23a>
 801a536:	68e0      	ldr	r0, [r4, #12]
 801a538:	9b03      	ldr	r3, [sp, #12]
 801a53a:	4298      	cmp	r0, r3
 801a53c:	bfb8      	it	lt
 801a53e:	4618      	movlt	r0, r3
 801a540:	e7a4      	b.n	801a48c <_printf_i+0x168>
 801a542:	2301      	movs	r3, #1
 801a544:	4632      	mov	r2, r6
 801a546:	4649      	mov	r1, r9
 801a548:	4640      	mov	r0, r8
 801a54a:	47d0      	blx	sl
 801a54c:	3001      	adds	r0, #1
 801a54e:	d09b      	beq.n	801a488 <_printf_i+0x164>
 801a550:	3501      	adds	r5, #1
 801a552:	68e3      	ldr	r3, [r4, #12]
 801a554:	9903      	ldr	r1, [sp, #12]
 801a556:	1a5b      	subs	r3, r3, r1
 801a558:	42ab      	cmp	r3, r5
 801a55a:	dcf2      	bgt.n	801a542 <_printf_i+0x21e>
 801a55c:	e7eb      	b.n	801a536 <_printf_i+0x212>
 801a55e:	2500      	movs	r5, #0
 801a560:	f104 0619 	add.w	r6, r4, #25
 801a564:	e7f5      	b.n	801a552 <_printf_i+0x22e>
 801a566:	bf00      	nop
 801a568:	0801df66 	.word	0x0801df66
 801a56c:	0801df77 	.word	0x0801df77

0801a570 <iprintf>:
 801a570:	b40f      	push	{r0, r1, r2, r3}
 801a572:	4b0a      	ldr	r3, [pc, #40]	; (801a59c <iprintf+0x2c>)
 801a574:	b513      	push	{r0, r1, r4, lr}
 801a576:	681c      	ldr	r4, [r3, #0]
 801a578:	b124      	cbz	r4, 801a584 <iprintf+0x14>
 801a57a:	69a3      	ldr	r3, [r4, #24]
 801a57c:	b913      	cbnz	r3, 801a584 <iprintf+0x14>
 801a57e:	4620      	mov	r0, r4
 801a580:	f001 f8d8 	bl	801b734 <__sinit>
 801a584:	ab05      	add	r3, sp, #20
 801a586:	9a04      	ldr	r2, [sp, #16]
 801a588:	68a1      	ldr	r1, [r4, #8]
 801a58a:	9301      	str	r3, [sp, #4]
 801a58c:	4620      	mov	r0, r4
 801a58e:	f001 fe45 	bl	801c21c <_vfiprintf_r>
 801a592:	b002      	add	sp, #8
 801a594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a598:	b004      	add	sp, #16
 801a59a:	4770      	bx	lr
 801a59c:	20000260 	.word	0x20000260

0801a5a0 <_puts_r>:
 801a5a0:	b570      	push	{r4, r5, r6, lr}
 801a5a2:	460e      	mov	r6, r1
 801a5a4:	4605      	mov	r5, r0
 801a5a6:	b118      	cbz	r0, 801a5b0 <_puts_r+0x10>
 801a5a8:	6983      	ldr	r3, [r0, #24]
 801a5aa:	b90b      	cbnz	r3, 801a5b0 <_puts_r+0x10>
 801a5ac:	f001 f8c2 	bl	801b734 <__sinit>
 801a5b0:	69ab      	ldr	r3, [r5, #24]
 801a5b2:	68ac      	ldr	r4, [r5, #8]
 801a5b4:	b913      	cbnz	r3, 801a5bc <_puts_r+0x1c>
 801a5b6:	4628      	mov	r0, r5
 801a5b8:	f001 f8bc 	bl	801b734 <__sinit>
 801a5bc:	4b2c      	ldr	r3, [pc, #176]	; (801a670 <_puts_r+0xd0>)
 801a5be:	429c      	cmp	r4, r3
 801a5c0:	d120      	bne.n	801a604 <_puts_r+0x64>
 801a5c2:	686c      	ldr	r4, [r5, #4]
 801a5c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a5c6:	07db      	lsls	r3, r3, #31
 801a5c8:	d405      	bmi.n	801a5d6 <_puts_r+0x36>
 801a5ca:	89a3      	ldrh	r3, [r4, #12]
 801a5cc:	0598      	lsls	r0, r3, #22
 801a5ce:	d402      	bmi.n	801a5d6 <_puts_r+0x36>
 801a5d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a5d2:	f001 f952 	bl	801b87a <__retarget_lock_acquire_recursive>
 801a5d6:	89a3      	ldrh	r3, [r4, #12]
 801a5d8:	0719      	lsls	r1, r3, #28
 801a5da:	d51d      	bpl.n	801a618 <_puts_r+0x78>
 801a5dc:	6923      	ldr	r3, [r4, #16]
 801a5de:	b1db      	cbz	r3, 801a618 <_puts_r+0x78>
 801a5e0:	3e01      	subs	r6, #1
 801a5e2:	68a3      	ldr	r3, [r4, #8]
 801a5e4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801a5e8:	3b01      	subs	r3, #1
 801a5ea:	60a3      	str	r3, [r4, #8]
 801a5ec:	bb39      	cbnz	r1, 801a63e <_puts_r+0x9e>
 801a5ee:	2b00      	cmp	r3, #0
 801a5f0:	da38      	bge.n	801a664 <_puts_r+0xc4>
 801a5f2:	4622      	mov	r2, r4
 801a5f4:	210a      	movs	r1, #10
 801a5f6:	4628      	mov	r0, r5
 801a5f8:	f000 f848 	bl	801a68c <__swbuf_r>
 801a5fc:	3001      	adds	r0, #1
 801a5fe:	d011      	beq.n	801a624 <_puts_r+0x84>
 801a600:	250a      	movs	r5, #10
 801a602:	e011      	b.n	801a628 <_puts_r+0x88>
 801a604:	4b1b      	ldr	r3, [pc, #108]	; (801a674 <_puts_r+0xd4>)
 801a606:	429c      	cmp	r4, r3
 801a608:	d101      	bne.n	801a60e <_puts_r+0x6e>
 801a60a:	68ac      	ldr	r4, [r5, #8]
 801a60c:	e7da      	b.n	801a5c4 <_puts_r+0x24>
 801a60e:	4b1a      	ldr	r3, [pc, #104]	; (801a678 <_puts_r+0xd8>)
 801a610:	429c      	cmp	r4, r3
 801a612:	bf08      	it	eq
 801a614:	68ec      	ldreq	r4, [r5, #12]
 801a616:	e7d5      	b.n	801a5c4 <_puts_r+0x24>
 801a618:	4621      	mov	r1, r4
 801a61a:	4628      	mov	r0, r5
 801a61c:	f000 f888 	bl	801a730 <__swsetup_r>
 801a620:	2800      	cmp	r0, #0
 801a622:	d0dd      	beq.n	801a5e0 <_puts_r+0x40>
 801a624:	f04f 35ff 	mov.w	r5, #4294967295
 801a628:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a62a:	07da      	lsls	r2, r3, #31
 801a62c:	d405      	bmi.n	801a63a <_puts_r+0x9a>
 801a62e:	89a3      	ldrh	r3, [r4, #12]
 801a630:	059b      	lsls	r3, r3, #22
 801a632:	d402      	bmi.n	801a63a <_puts_r+0x9a>
 801a634:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a636:	f001 f921 	bl	801b87c <__retarget_lock_release_recursive>
 801a63a:	4628      	mov	r0, r5
 801a63c:	bd70      	pop	{r4, r5, r6, pc}
 801a63e:	2b00      	cmp	r3, #0
 801a640:	da04      	bge.n	801a64c <_puts_r+0xac>
 801a642:	69a2      	ldr	r2, [r4, #24]
 801a644:	429a      	cmp	r2, r3
 801a646:	dc06      	bgt.n	801a656 <_puts_r+0xb6>
 801a648:	290a      	cmp	r1, #10
 801a64a:	d004      	beq.n	801a656 <_puts_r+0xb6>
 801a64c:	6823      	ldr	r3, [r4, #0]
 801a64e:	1c5a      	adds	r2, r3, #1
 801a650:	6022      	str	r2, [r4, #0]
 801a652:	7019      	strb	r1, [r3, #0]
 801a654:	e7c5      	b.n	801a5e2 <_puts_r+0x42>
 801a656:	4622      	mov	r2, r4
 801a658:	4628      	mov	r0, r5
 801a65a:	f000 f817 	bl	801a68c <__swbuf_r>
 801a65e:	3001      	adds	r0, #1
 801a660:	d1bf      	bne.n	801a5e2 <_puts_r+0x42>
 801a662:	e7df      	b.n	801a624 <_puts_r+0x84>
 801a664:	6823      	ldr	r3, [r4, #0]
 801a666:	250a      	movs	r5, #10
 801a668:	1c5a      	adds	r2, r3, #1
 801a66a:	6022      	str	r2, [r4, #0]
 801a66c:	701d      	strb	r5, [r3, #0]
 801a66e:	e7db      	b.n	801a628 <_puts_r+0x88>
 801a670:	0801e03c 	.word	0x0801e03c
 801a674:	0801e05c 	.word	0x0801e05c
 801a678:	0801e01c 	.word	0x0801e01c

0801a67c <puts>:
 801a67c:	4b02      	ldr	r3, [pc, #8]	; (801a688 <puts+0xc>)
 801a67e:	4601      	mov	r1, r0
 801a680:	6818      	ldr	r0, [r3, #0]
 801a682:	f7ff bf8d 	b.w	801a5a0 <_puts_r>
 801a686:	bf00      	nop
 801a688:	20000260 	.word	0x20000260

0801a68c <__swbuf_r>:
 801a68c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a68e:	460e      	mov	r6, r1
 801a690:	4614      	mov	r4, r2
 801a692:	4605      	mov	r5, r0
 801a694:	b118      	cbz	r0, 801a69e <__swbuf_r+0x12>
 801a696:	6983      	ldr	r3, [r0, #24]
 801a698:	b90b      	cbnz	r3, 801a69e <__swbuf_r+0x12>
 801a69a:	f001 f84b 	bl	801b734 <__sinit>
 801a69e:	4b21      	ldr	r3, [pc, #132]	; (801a724 <__swbuf_r+0x98>)
 801a6a0:	429c      	cmp	r4, r3
 801a6a2:	d12b      	bne.n	801a6fc <__swbuf_r+0x70>
 801a6a4:	686c      	ldr	r4, [r5, #4]
 801a6a6:	69a3      	ldr	r3, [r4, #24]
 801a6a8:	60a3      	str	r3, [r4, #8]
 801a6aa:	89a3      	ldrh	r3, [r4, #12]
 801a6ac:	071a      	lsls	r2, r3, #28
 801a6ae:	d52f      	bpl.n	801a710 <__swbuf_r+0x84>
 801a6b0:	6923      	ldr	r3, [r4, #16]
 801a6b2:	b36b      	cbz	r3, 801a710 <__swbuf_r+0x84>
 801a6b4:	6923      	ldr	r3, [r4, #16]
 801a6b6:	6820      	ldr	r0, [r4, #0]
 801a6b8:	1ac0      	subs	r0, r0, r3
 801a6ba:	6963      	ldr	r3, [r4, #20]
 801a6bc:	b2f6      	uxtb	r6, r6
 801a6be:	4283      	cmp	r3, r0
 801a6c0:	4637      	mov	r7, r6
 801a6c2:	dc04      	bgt.n	801a6ce <__swbuf_r+0x42>
 801a6c4:	4621      	mov	r1, r4
 801a6c6:	4628      	mov	r0, r5
 801a6c8:	f000 ffa0 	bl	801b60c <_fflush_r>
 801a6cc:	bb30      	cbnz	r0, 801a71c <__swbuf_r+0x90>
 801a6ce:	68a3      	ldr	r3, [r4, #8]
 801a6d0:	3b01      	subs	r3, #1
 801a6d2:	60a3      	str	r3, [r4, #8]
 801a6d4:	6823      	ldr	r3, [r4, #0]
 801a6d6:	1c5a      	adds	r2, r3, #1
 801a6d8:	6022      	str	r2, [r4, #0]
 801a6da:	701e      	strb	r6, [r3, #0]
 801a6dc:	6963      	ldr	r3, [r4, #20]
 801a6de:	3001      	adds	r0, #1
 801a6e0:	4283      	cmp	r3, r0
 801a6e2:	d004      	beq.n	801a6ee <__swbuf_r+0x62>
 801a6e4:	89a3      	ldrh	r3, [r4, #12]
 801a6e6:	07db      	lsls	r3, r3, #31
 801a6e8:	d506      	bpl.n	801a6f8 <__swbuf_r+0x6c>
 801a6ea:	2e0a      	cmp	r6, #10
 801a6ec:	d104      	bne.n	801a6f8 <__swbuf_r+0x6c>
 801a6ee:	4621      	mov	r1, r4
 801a6f0:	4628      	mov	r0, r5
 801a6f2:	f000 ff8b 	bl	801b60c <_fflush_r>
 801a6f6:	b988      	cbnz	r0, 801a71c <__swbuf_r+0x90>
 801a6f8:	4638      	mov	r0, r7
 801a6fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a6fc:	4b0a      	ldr	r3, [pc, #40]	; (801a728 <__swbuf_r+0x9c>)
 801a6fe:	429c      	cmp	r4, r3
 801a700:	d101      	bne.n	801a706 <__swbuf_r+0x7a>
 801a702:	68ac      	ldr	r4, [r5, #8]
 801a704:	e7cf      	b.n	801a6a6 <__swbuf_r+0x1a>
 801a706:	4b09      	ldr	r3, [pc, #36]	; (801a72c <__swbuf_r+0xa0>)
 801a708:	429c      	cmp	r4, r3
 801a70a:	bf08      	it	eq
 801a70c:	68ec      	ldreq	r4, [r5, #12]
 801a70e:	e7ca      	b.n	801a6a6 <__swbuf_r+0x1a>
 801a710:	4621      	mov	r1, r4
 801a712:	4628      	mov	r0, r5
 801a714:	f000 f80c 	bl	801a730 <__swsetup_r>
 801a718:	2800      	cmp	r0, #0
 801a71a:	d0cb      	beq.n	801a6b4 <__swbuf_r+0x28>
 801a71c:	f04f 37ff 	mov.w	r7, #4294967295
 801a720:	e7ea      	b.n	801a6f8 <__swbuf_r+0x6c>
 801a722:	bf00      	nop
 801a724:	0801e03c 	.word	0x0801e03c
 801a728:	0801e05c 	.word	0x0801e05c
 801a72c:	0801e01c 	.word	0x0801e01c

0801a730 <__swsetup_r>:
 801a730:	4b32      	ldr	r3, [pc, #200]	; (801a7fc <__swsetup_r+0xcc>)
 801a732:	b570      	push	{r4, r5, r6, lr}
 801a734:	681d      	ldr	r5, [r3, #0]
 801a736:	4606      	mov	r6, r0
 801a738:	460c      	mov	r4, r1
 801a73a:	b125      	cbz	r5, 801a746 <__swsetup_r+0x16>
 801a73c:	69ab      	ldr	r3, [r5, #24]
 801a73e:	b913      	cbnz	r3, 801a746 <__swsetup_r+0x16>
 801a740:	4628      	mov	r0, r5
 801a742:	f000 fff7 	bl	801b734 <__sinit>
 801a746:	4b2e      	ldr	r3, [pc, #184]	; (801a800 <__swsetup_r+0xd0>)
 801a748:	429c      	cmp	r4, r3
 801a74a:	d10f      	bne.n	801a76c <__swsetup_r+0x3c>
 801a74c:	686c      	ldr	r4, [r5, #4]
 801a74e:	89a3      	ldrh	r3, [r4, #12]
 801a750:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a754:	0719      	lsls	r1, r3, #28
 801a756:	d42c      	bmi.n	801a7b2 <__swsetup_r+0x82>
 801a758:	06dd      	lsls	r5, r3, #27
 801a75a:	d411      	bmi.n	801a780 <__swsetup_r+0x50>
 801a75c:	2309      	movs	r3, #9
 801a75e:	6033      	str	r3, [r6, #0]
 801a760:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801a764:	81a3      	strh	r3, [r4, #12]
 801a766:	f04f 30ff 	mov.w	r0, #4294967295
 801a76a:	e03e      	b.n	801a7ea <__swsetup_r+0xba>
 801a76c:	4b25      	ldr	r3, [pc, #148]	; (801a804 <__swsetup_r+0xd4>)
 801a76e:	429c      	cmp	r4, r3
 801a770:	d101      	bne.n	801a776 <__swsetup_r+0x46>
 801a772:	68ac      	ldr	r4, [r5, #8]
 801a774:	e7eb      	b.n	801a74e <__swsetup_r+0x1e>
 801a776:	4b24      	ldr	r3, [pc, #144]	; (801a808 <__swsetup_r+0xd8>)
 801a778:	429c      	cmp	r4, r3
 801a77a:	bf08      	it	eq
 801a77c:	68ec      	ldreq	r4, [r5, #12]
 801a77e:	e7e6      	b.n	801a74e <__swsetup_r+0x1e>
 801a780:	0758      	lsls	r0, r3, #29
 801a782:	d512      	bpl.n	801a7aa <__swsetup_r+0x7a>
 801a784:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a786:	b141      	cbz	r1, 801a79a <__swsetup_r+0x6a>
 801a788:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a78c:	4299      	cmp	r1, r3
 801a78e:	d002      	beq.n	801a796 <__swsetup_r+0x66>
 801a790:	4630      	mov	r0, r6
 801a792:	f001 fc6f 	bl	801c074 <_free_r>
 801a796:	2300      	movs	r3, #0
 801a798:	6363      	str	r3, [r4, #52]	; 0x34
 801a79a:	89a3      	ldrh	r3, [r4, #12]
 801a79c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801a7a0:	81a3      	strh	r3, [r4, #12]
 801a7a2:	2300      	movs	r3, #0
 801a7a4:	6063      	str	r3, [r4, #4]
 801a7a6:	6923      	ldr	r3, [r4, #16]
 801a7a8:	6023      	str	r3, [r4, #0]
 801a7aa:	89a3      	ldrh	r3, [r4, #12]
 801a7ac:	f043 0308 	orr.w	r3, r3, #8
 801a7b0:	81a3      	strh	r3, [r4, #12]
 801a7b2:	6923      	ldr	r3, [r4, #16]
 801a7b4:	b94b      	cbnz	r3, 801a7ca <__swsetup_r+0x9a>
 801a7b6:	89a3      	ldrh	r3, [r4, #12]
 801a7b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801a7bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a7c0:	d003      	beq.n	801a7ca <__swsetup_r+0x9a>
 801a7c2:	4621      	mov	r1, r4
 801a7c4:	4630      	mov	r0, r6
 801a7c6:	f001 f87f 	bl	801b8c8 <__smakebuf_r>
 801a7ca:	89a0      	ldrh	r0, [r4, #12]
 801a7cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801a7d0:	f010 0301 	ands.w	r3, r0, #1
 801a7d4:	d00a      	beq.n	801a7ec <__swsetup_r+0xbc>
 801a7d6:	2300      	movs	r3, #0
 801a7d8:	60a3      	str	r3, [r4, #8]
 801a7da:	6963      	ldr	r3, [r4, #20]
 801a7dc:	425b      	negs	r3, r3
 801a7de:	61a3      	str	r3, [r4, #24]
 801a7e0:	6923      	ldr	r3, [r4, #16]
 801a7e2:	b943      	cbnz	r3, 801a7f6 <__swsetup_r+0xc6>
 801a7e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801a7e8:	d1ba      	bne.n	801a760 <__swsetup_r+0x30>
 801a7ea:	bd70      	pop	{r4, r5, r6, pc}
 801a7ec:	0781      	lsls	r1, r0, #30
 801a7ee:	bf58      	it	pl
 801a7f0:	6963      	ldrpl	r3, [r4, #20]
 801a7f2:	60a3      	str	r3, [r4, #8]
 801a7f4:	e7f4      	b.n	801a7e0 <__swsetup_r+0xb0>
 801a7f6:	2000      	movs	r0, #0
 801a7f8:	e7f7      	b.n	801a7ea <__swsetup_r+0xba>
 801a7fa:	bf00      	nop
 801a7fc:	20000260 	.word	0x20000260
 801a800:	0801e03c 	.word	0x0801e03c
 801a804:	0801e05c 	.word	0x0801e05c
 801a808:	0801e01c 	.word	0x0801e01c

0801a80c <quorem>:
 801a80c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a810:	6903      	ldr	r3, [r0, #16]
 801a812:	690c      	ldr	r4, [r1, #16]
 801a814:	42a3      	cmp	r3, r4
 801a816:	4607      	mov	r7, r0
 801a818:	f2c0 8081 	blt.w	801a91e <quorem+0x112>
 801a81c:	3c01      	subs	r4, #1
 801a81e:	f101 0814 	add.w	r8, r1, #20
 801a822:	f100 0514 	add.w	r5, r0, #20
 801a826:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a82a:	9301      	str	r3, [sp, #4]
 801a82c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a830:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a834:	3301      	adds	r3, #1
 801a836:	429a      	cmp	r2, r3
 801a838:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801a83c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a840:	fbb2 f6f3 	udiv	r6, r2, r3
 801a844:	d331      	bcc.n	801a8aa <quorem+0x9e>
 801a846:	f04f 0e00 	mov.w	lr, #0
 801a84a:	4640      	mov	r0, r8
 801a84c:	46ac      	mov	ip, r5
 801a84e:	46f2      	mov	sl, lr
 801a850:	f850 2b04 	ldr.w	r2, [r0], #4
 801a854:	b293      	uxth	r3, r2
 801a856:	fb06 e303 	mla	r3, r6, r3, lr
 801a85a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801a85e:	b29b      	uxth	r3, r3
 801a860:	ebaa 0303 	sub.w	r3, sl, r3
 801a864:	0c12      	lsrs	r2, r2, #16
 801a866:	f8dc a000 	ldr.w	sl, [ip]
 801a86a:	fb06 e202 	mla	r2, r6, r2, lr
 801a86e:	fa13 f38a 	uxtah	r3, r3, sl
 801a872:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801a876:	fa1f fa82 	uxth.w	sl, r2
 801a87a:	f8dc 2000 	ldr.w	r2, [ip]
 801a87e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801a882:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a886:	b29b      	uxth	r3, r3
 801a888:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a88c:	4581      	cmp	r9, r0
 801a88e:	f84c 3b04 	str.w	r3, [ip], #4
 801a892:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801a896:	d2db      	bcs.n	801a850 <quorem+0x44>
 801a898:	f855 300b 	ldr.w	r3, [r5, fp]
 801a89c:	b92b      	cbnz	r3, 801a8aa <quorem+0x9e>
 801a89e:	9b01      	ldr	r3, [sp, #4]
 801a8a0:	3b04      	subs	r3, #4
 801a8a2:	429d      	cmp	r5, r3
 801a8a4:	461a      	mov	r2, r3
 801a8a6:	d32e      	bcc.n	801a906 <quorem+0xfa>
 801a8a8:	613c      	str	r4, [r7, #16]
 801a8aa:	4638      	mov	r0, r7
 801a8ac:	f001 fad2 	bl	801be54 <__mcmp>
 801a8b0:	2800      	cmp	r0, #0
 801a8b2:	db24      	blt.n	801a8fe <quorem+0xf2>
 801a8b4:	3601      	adds	r6, #1
 801a8b6:	4628      	mov	r0, r5
 801a8b8:	f04f 0c00 	mov.w	ip, #0
 801a8bc:	f858 2b04 	ldr.w	r2, [r8], #4
 801a8c0:	f8d0 e000 	ldr.w	lr, [r0]
 801a8c4:	b293      	uxth	r3, r2
 801a8c6:	ebac 0303 	sub.w	r3, ip, r3
 801a8ca:	0c12      	lsrs	r2, r2, #16
 801a8cc:	fa13 f38e 	uxtah	r3, r3, lr
 801a8d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801a8d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801a8d8:	b29b      	uxth	r3, r3
 801a8da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a8de:	45c1      	cmp	r9, r8
 801a8e0:	f840 3b04 	str.w	r3, [r0], #4
 801a8e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801a8e8:	d2e8      	bcs.n	801a8bc <quorem+0xb0>
 801a8ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a8ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a8f2:	b922      	cbnz	r2, 801a8fe <quorem+0xf2>
 801a8f4:	3b04      	subs	r3, #4
 801a8f6:	429d      	cmp	r5, r3
 801a8f8:	461a      	mov	r2, r3
 801a8fa:	d30a      	bcc.n	801a912 <quorem+0x106>
 801a8fc:	613c      	str	r4, [r7, #16]
 801a8fe:	4630      	mov	r0, r6
 801a900:	b003      	add	sp, #12
 801a902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a906:	6812      	ldr	r2, [r2, #0]
 801a908:	3b04      	subs	r3, #4
 801a90a:	2a00      	cmp	r2, #0
 801a90c:	d1cc      	bne.n	801a8a8 <quorem+0x9c>
 801a90e:	3c01      	subs	r4, #1
 801a910:	e7c7      	b.n	801a8a2 <quorem+0x96>
 801a912:	6812      	ldr	r2, [r2, #0]
 801a914:	3b04      	subs	r3, #4
 801a916:	2a00      	cmp	r2, #0
 801a918:	d1f0      	bne.n	801a8fc <quorem+0xf0>
 801a91a:	3c01      	subs	r4, #1
 801a91c:	e7eb      	b.n	801a8f6 <quorem+0xea>
 801a91e:	2000      	movs	r0, #0
 801a920:	e7ee      	b.n	801a900 <quorem+0xf4>
 801a922:	0000      	movs	r0, r0
 801a924:	0000      	movs	r0, r0
	...

0801a928 <_dtoa_r>:
 801a928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a92c:	ed2d 8b02 	vpush	{d8}
 801a930:	ec57 6b10 	vmov	r6, r7, d0
 801a934:	b095      	sub	sp, #84	; 0x54
 801a936:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801a938:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801a93c:	9105      	str	r1, [sp, #20]
 801a93e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801a942:	4604      	mov	r4, r0
 801a944:	9209      	str	r2, [sp, #36]	; 0x24
 801a946:	930f      	str	r3, [sp, #60]	; 0x3c
 801a948:	b975      	cbnz	r5, 801a968 <_dtoa_r+0x40>
 801a94a:	2010      	movs	r0, #16
 801a94c:	f000 fffc 	bl	801b948 <malloc>
 801a950:	4602      	mov	r2, r0
 801a952:	6260      	str	r0, [r4, #36]	; 0x24
 801a954:	b920      	cbnz	r0, 801a960 <_dtoa_r+0x38>
 801a956:	4bb2      	ldr	r3, [pc, #712]	; (801ac20 <_dtoa_r+0x2f8>)
 801a958:	21ea      	movs	r1, #234	; 0xea
 801a95a:	48b2      	ldr	r0, [pc, #712]	; (801ac24 <_dtoa_r+0x2fc>)
 801a95c:	f001 fdf4 	bl	801c548 <__assert_func>
 801a960:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801a964:	6005      	str	r5, [r0, #0]
 801a966:	60c5      	str	r5, [r0, #12]
 801a968:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a96a:	6819      	ldr	r1, [r3, #0]
 801a96c:	b151      	cbz	r1, 801a984 <_dtoa_r+0x5c>
 801a96e:	685a      	ldr	r2, [r3, #4]
 801a970:	604a      	str	r2, [r1, #4]
 801a972:	2301      	movs	r3, #1
 801a974:	4093      	lsls	r3, r2
 801a976:	608b      	str	r3, [r1, #8]
 801a978:	4620      	mov	r0, r4
 801a97a:	f001 f82d 	bl	801b9d8 <_Bfree>
 801a97e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a980:	2200      	movs	r2, #0
 801a982:	601a      	str	r2, [r3, #0]
 801a984:	1e3b      	subs	r3, r7, #0
 801a986:	bfb9      	ittee	lt
 801a988:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801a98c:	9303      	strlt	r3, [sp, #12]
 801a98e:	2300      	movge	r3, #0
 801a990:	f8c8 3000 	strge.w	r3, [r8]
 801a994:	f8dd 900c 	ldr.w	r9, [sp, #12]
 801a998:	4ba3      	ldr	r3, [pc, #652]	; (801ac28 <_dtoa_r+0x300>)
 801a99a:	bfbc      	itt	lt
 801a99c:	2201      	movlt	r2, #1
 801a99e:	f8c8 2000 	strlt.w	r2, [r8]
 801a9a2:	ea33 0309 	bics.w	r3, r3, r9
 801a9a6:	d11b      	bne.n	801a9e0 <_dtoa_r+0xb8>
 801a9a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a9aa:	f242 730f 	movw	r3, #9999	; 0x270f
 801a9ae:	6013      	str	r3, [r2, #0]
 801a9b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a9b4:	4333      	orrs	r3, r6
 801a9b6:	f000 857a 	beq.w	801b4ae <_dtoa_r+0xb86>
 801a9ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a9bc:	b963      	cbnz	r3, 801a9d8 <_dtoa_r+0xb0>
 801a9be:	4b9b      	ldr	r3, [pc, #620]	; (801ac2c <_dtoa_r+0x304>)
 801a9c0:	e024      	b.n	801aa0c <_dtoa_r+0xe4>
 801a9c2:	4b9b      	ldr	r3, [pc, #620]	; (801ac30 <_dtoa_r+0x308>)
 801a9c4:	9300      	str	r3, [sp, #0]
 801a9c6:	3308      	adds	r3, #8
 801a9c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801a9ca:	6013      	str	r3, [r2, #0]
 801a9cc:	9800      	ldr	r0, [sp, #0]
 801a9ce:	b015      	add	sp, #84	; 0x54
 801a9d0:	ecbd 8b02 	vpop	{d8}
 801a9d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a9d8:	4b94      	ldr	r3, [pc, #592]	; (801ac2c <_dtoa_r+0x304>)
 801a9da:	9300      	str	r3, [sp, #0]
 801a9dc:	3303      	adds	r3, #3
 801a9de:	e7f3      	b.n	801a9c8 <_dtoa_r+0xa0>
 801a9e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a9e4:	2200      	movs	r2, #0
 801a9e6:	ec51 0b17 	vmov	r0, r1, d7
 801a9ea:	2300      	movs	r3, #0
 801a9ec:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801a9f0:	f7e6 f86a 	bl	8000ac8 <__aeabi_dcmpeq>
 801a9f4:	4680      	mov	r8, r0
 801a9f6:	b158      	cbz	r0, 801aa10 <_dtoa_r+0xe8>
 801a9f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a9fa:	2301      	movs	r3, #1
 801a9fc:	6013      	str	r3, [r2, #0]
 801a9fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801aa00:	2b00      	cmp	r3, #0
 801aa02:	f000 8551 	beq.w	801b4a8 <_dtoa_r+0xb80>
 801aa06:	488b      	ldr	r0, [pc, #556]	; (801ac34 <_dtoa_r+0x30c>)
 801aa08:	6018      	str	r0, [r3, #0]
 801aa0a:	1e43      	subs	r3, r0, #1
 801aa0c:	9300      	str	r3, [sp, #0]
 801aa0e:	e7dd      	b.n	801a9cc <_dtoa_r+0xa4>
 801aa10:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801aa14:	aa12      	add	r2, sp, #72	; 0x48
 801aa16:	a913      	add	r1, sp, #76	; 0x4c
 801aa18:	4620      	mov	r0, r4
 801aa1a:	f001 fabf 	bl	801bf9c <__d2b>
 801aa1e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801aa22:	4683      	mov	fp, r0
 801aa24:	2d00      	cmp	r5, #0
 801aa26:	d07c      	beq.n	801ab22 <_dtoa_r+0x1fa>
 801aa28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801aa2a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801aa2e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801aa32:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801aa36:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801aa3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801aa3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801aa42:	4b7d      	ldr	r3, [pc, #500]	; (801ac38 <_dtoa_r+0x310>)
 801aa44:	2200      	movs	r2, #0
 801aa46:	4630      	mov	r0, r6
 801aa48:	4639      	mov	r1, r7
 801aa4a:	f7e5 fc1d 	bl	8000288 <__aeabi_dsub>
 801aa4e:	a36e      	add	r3, pc, #440	; (adr r3, 801ac08 <_dtoa_r+0x2e0>)
 801aa50:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa54:	f7e5 fdd0 	bl	80005f8 <__aeabi_dmul>
 801aa58:	a36d      	add	r3, pc, #436	; (adr r3, 801ac10 <_dtoa_r+0x2e8>)
 801aa5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa5e:	f7e5 fc15 	bl	800028c <__adddf3>
 801aa62:	4606      	mov	r6, r0
 801aa64:	4628      	mov	r0, r5
 801aa66:	460f      	mov	r7, r1
 801aa68:	f7e5 fd5c 	bl	8000524 <__aeabi_i2d>
 801aa6c:	a36a      	add	r3, pc, #424	; (adr r3, 801ac18 <_dtoa_r+0x2f0>)
 801aa6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aa72:	f7e5 fdc1 	bl	80005f8 <__aeabi_dmul>
 801aa76:	4602      	mov	r2, r0
 801aa78:	460b      	mov	r3, r1
 801aa7a:	4630      	mov	r0, r6
 801aa7c:	4639      	mov	r1, r7
 801aa7e:	f7e5 fc05 	bl	800028c <__adddf3>
 801aa82:	4606      	mov	r6, r0
 801aa84:	460f      	mov	r7, r1
 801aa86:	f7e6 f867 	bl	8000b58 <__aeabi_d2iz>
 801aa8a:	2200      	movs	r2, #0
 801aa8c:	4682      	mov	sl, r0
 801aa8e:	2300      	movs	r3, #0
 801aa90:	4630      	mov	r0, r6
 801aa92:	4639      	mov	r1, r7
 801aa94:	f7e6 f822 	bl	8000adc <__aeabi_dcmplt>
 801aa98:	b148      	cbz	r0, 801aaae <_dtoa_r+0x186>
 801aa9a:	4650      	mov	r0, sl
 801aa9c:	f7e5 fd42 	bl	8000524 <__aeabi_i2d>
 801aaa0:	4632      	mov	r2, r6
 801aaa2:	463b      	mov	r3, r7
 801aaa4:	f7e6 f810 	bl	8000ac8 <__aeabi_dcmpeq>
 801aaa8:	b908      	cbnz	r0, 801aaae <_dtoa_r+0x186>
 801aaaa:	f10a 3aff 	add.w	sl, sl, #4294967295
 801aaae:	f1ba 0f16 	cmp.w	sl, #22
 801aab2:	d854      	bhi.n	801ab5e <_dtoa_r+0x236>
 801aab4:	4b61      	ldr	r3, [pc, #388]	; (801ac3c <_dtoa_r+0x314>)
 801aab6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801aaba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aabe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801aac2:	f7e6 f80b 	bl	8000adc <__aeabi_dcmplt>
 801aac6:	2800      	cmp	r0, #0
 801aac8:	d04b      	beq.n	801ab62 <_dtoa_r+0x23a>
 801aaca:	f10a 3aff 	add.w	sl, sl, #4294967295
 801aace:	2300      	movs	r3, #0
 801aad0:	930e      	str	r3, [sp, #56]	; 0x38
 801aad2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801aad4:	1b5d      	subs	r5, r3, r5
 801aad6:	1e6b      	subs	r3, r5, #1
 801aad8:	9304      	str	r3, [sp, #16]
 801aada:	bf43      	ittte	mi
 801aadc:	2300      	movmi	r3, #0
 801aade:	f1c5 0801 	rsbmi	r8, r5, #1
 801aae2:	9304      	strmi	r3, [sp, #16]
 801aae4:	f04f 0800 	movpl.w	r8, #0
 801aae8:	f1ba 0f00 	cmp.w	sl, #0
 801aaec:	db3b      	blt.n	801ab66 <_dtoa_r+0x23e>
 801aaee:	9b04      	ldr	r3, [sp, #16]
 801aaf0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801aaf4:	4453      	add	r3, sl
 801aaf6:	9304      	str	r3, [sp, #16]
 801aaf8:	2300      	movs	r3, #0
 801aafa:	9306      	str	r3, [sp, #24]
 801aafc:	9b05      	ldr	r3, [sp, #20]
 801aafe:	2b09      	cmp	r3, #9
 801ab00:	d869      	bhi.n	801abd6 <_dtoa_r+0x2ae>
 801ab02:	2b05      	cmp	r3, #5
 801ab04:	bfc4      	itt	gt
 801ab06:	3b04      	subgt	r3, #4
 801ab08:	9305      	strgt	r3, [sp, #20]
 801ab0a:	9b05      	ldr	r3, [sp, #20]
 801ab0c:	f1a3 0302 	sub.w	r3, r3, #2
 801ab10:	bfcc      	ite	gt
 801ab12:	2500      	movgt	r5, #0
 801ab14:	2501      	movle	r5, #1
 801ab16:	2b03      	cmp	r3, #3
 801ab18:	d869      	bhi.n	801abee <_dtoa_r+0x2c6>
 801ab1a:	e8df f003 	tbb	[pc, r3]
 801ab1e:	4e2c      	.short	0x4e2c
 801ab20:	5a4c      	.short	0x5a4c
 801ab22:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801ab26:	441d      	add	r5, r3
 801ab28:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801ab2c:	2b20      	cmp	r3, #32
 801ab2e:	bfc1      	itttt	gt
 801ab30:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801ab34:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801ab38:	fa09 f303 	lslgt.w	r3, r9, r3
 801ab3c:	fa26 f000 	lsrgt.w	r0, r6, r0
 801ab40:	bfda      	itte	le
 801ab42:	f1c3 0320 	rsble	r3, r3, #32
 801ab46:	fa06 f003 	lslle.w	r0, r6, r3
 801ab4a:	4318      	orrgt	r0, r3
 801ab4c:	f7e5 fcda 	bl	8000504 <__aeabi_ui2d>
 801ab50:	2301      	movs	r3, #1
 801ab52:	4606      	mov	r6, r0
 801ab54:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801ab58:	3d01      	subs	r5, #1
 801ab5a:	9310      	str	r3, [sp, #64]	; 0x40
 801ab5c:	e771      	b.n	801aa42 <_dtoa_r+0x11a>
 801ab5e:	2301      	movs	r3, #1
 801ab60:	e7b6      	b.n	801aad0 <_dtoa_r+0x1a8>
 801ab62:	900e      	str	r0, [sp, #56]	; 0x38
 801ab64:	e7b5      	b.n	801aad2 <_dtoa_r+0x1aa>
 801ab66:	f1ca 0300 	rsb	r3, sl, #0
 801ab6a:	9306      	str	r3, [sp, #24]
 801ab6c:	2300      	movs	r3, #0
 801ab6e:	eba8 080a 	sub.w	r8, r8, sl
 801ab72:	930d      	str	r3, [sp, #52]	; 0x34
 801ab74:	e7c2      	b.n	801aafc <_dtoa_r+0x1d4>
 801ab76:	2300      	movs	r3, #0
 801ab78:	9308      	str	r3, [sp, #32]
 801ab7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ab7c:	2b00      	cmp	r3, #0
 801ab7e:	dc39      	bgt.n	801abf4 <_dtoa_r+0x2cc>
 801ab80:	f04f 0901 	mov.w	r9, #1
 801ab84:	f8cd 9004 	str.w	r9, [sp, #4]
 801ab88:	464b      	mov	r3, r9
 801ab8a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801ab8e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801ab90:	2200      	movs	r2, #0
 801ab92:	6042      	str	r2, [r0, #4]
 801ab94:	2204      	movs	r2, #4
 801ab96:	f102 0614 	add.w	r6, r2, #20
 801ab9a:	429e      	cmp	r6, r3
 801ab9c:	6841      	ldr	r1, [r0, #4]
 801ab9e:	d92f      	bls.n	801ac00 <_dtoa_r+0x2d8>
 801aba0:	4620      	mov	r0, r4
 801aba2:	f000 fed9 	bl	801b958 <_Balloc>
 801aba6:	9000      	str	r0, [sp, #0]
 801aba8:	2800      	cmp	r0, #0
 801abaa:	d14b      	bne.n	801ac44 <_dtoa_r+0x31c>
 801abac:	4b24      	ldr	r3, [pc, #144]	; (801ac40 <_dtoa_r+0x318>)
 801abae:	4602      	mov	r2, r0
 801abb0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801abb4:	e6d1      	b.n	801a95a <_dtoa_r+0x32>
 801abb6:	2301      	movs	r3, #1
 801abb8:	e7de      	b.n	801ab78 <_dtoa_r+0x250>
 801abba:	2300      	movs	r3, #0
 801abbc:	9308      	str	r3, [sp, #32]
 801abbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801abc0:	eb0a 0903 	add.w	r9, sl, r3
 801abc4:	f109 0301 	add.w	r3, r9, #1
 801abc8:	2b01      	cmp	r3, #1
 801abca:	9301      	str	r3, [sp, #4]
 801abcc:	bfb8      	it	lt
 801abce:	2301      	movlt	r3, #1
 801abd0:	e7dd      	b.n	801ab8e <_dtoa_r+0x266>
 801abd2:	2301      	movs	r3, #1
 801abd4:	e7f2      	b.n	801abbc <_dtoa_r+0x294>
 801abd6:	2501      	movs	r5, #1
 801abd8:	2300      	movs	r3, #0
 801abda:	9305      	str	r3, [sp, #20]
 801abdc:	9508      	str	r5, [sp, #32]
 801abde:	f04f 39ff 	mov.w	r9, #4294967295
 801abe2:	2200      	movs	r2, #0
 801abe4:	f8cd 9004 	str.w	r9, [sp, #4]
 801abe8:	2312      	movs	r3, #18
 801abea:	9209      	str	r2, [sp, #36]	; 0x24
 801abec:	e7cf      	b.n	801ab8e <_dtoa_r+0x266>
 801abee:	2301      	movs	r3, #1
 801abf0:	9308      	str	r3, [sp, #32]
 801abf2:	e7f4      	b.n	801abde <_dtoa_r+0x2b6>
 801abf4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801abf8:	f8cd 9004 	str.w	r9, [sp, #4]
 801abfc:	464b      	mov	r3, r9
 801abfe:	e7c6      	b.n	801ab8e <_dtoa_r+0x266>
 801ac00:	3101      	adds	r1, #1
 801ac02:	6041      	str	r1, [r0, #4]
 801ac04:	0052      	lsls	r2, r2, #1
 801ac06:	e7c6      	b.n	801ab96 <_dtoa_r+0x26e>
 801ac08:	636f4361 	.word	0x636f4361
 801ac0c:	3fd287a7 	.word	0x3fd287a7
 801ac10:	8b60c8b3 	.word	0x8b60c8b3
 801ac14:	3fc68a28 	.word	0x3fc68a28
 801ac18:	509f79fb 	.word	0x509f79fb
 801ac1c:	3fd34413 	.word	0x3fd34413
 801ac20:	0801df95 	.word	0x0801df95
 801ac24:	0801dfac 	.word	0x0801dfac
 801ac28:	7ff00000 	.word	0x7ff00000
 801ac2c:	0801df91 	.word	0x0801df91
 801ac30:	0801df88 	.word	0x0801df88
 801ac34:	0801df65 	.word	0x0801df65
 801ac38:	3ff80000 	.word	0x3ff80000
 801ac3c:	0801e108 	.word	0x0801e108
 801ac40:	0801e00b 	.word	0x0801e00b
 801ac44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801ac46:	9a00      	ldr	r2, [sp, #0]
 801ac48:	601a      	str	r2, [r3, #0]
 801ac4a:	9b01      	ldr	r3, [sp, #4]
 801ac4c:	2b0e      	cmp	r3, #14
 801ac4e:	f200 80ad 	bhi.w	801adac <_dtoa_r+0x484>
 801ac52:	2d00      	cmp	r5, #0
 801ac54:	f000 80aa 	beq.w	801adac <_dtoa_r+0x484>
 801ac58:	f1ba 0f00 	cmp.w	sl, #0
 801ac5c:	dd36      	ble.n	801accc <_dtoa_r+0x3a4>
 801ac5e:	4ac3      	ldr	r2, [pc, #780]	; (801af6c <_dtoa_r+0x644>)
 801ac60:	f00a 030f 	and.w	r3, sl, #15
 801ac64:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801ac68:	ed93 7b00 	vldr	d7, [r3]
 801ac6c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 801ac70:	ea4f 172a 	mov.w	r7, sl, asr #4
 801ac74:	eeb0 8a47 	vmov.f32	s16, s14
 801ac78:	eef0 8a67 	vmov.f32	s17, s15
 801ac7c:	d016      	beq.n	801acac <_dtoa_r+0x384>
 801ac7e:	4bbc      	ldr	r3, [pc, #752]	; (801af70 <_dtoa_r+0x648>)
 801ac80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801ac84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801ac88:	f7e5 fde0 	bl	800084c <__aeabi_ddiv>
 801ac8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ac90:	f007 070f 	and.w	r7, r7, #15
 801ac94:	2503      	movs	r5, #3
 801ac96:	4eb6      	ldr	r6, [pc, #728]	; (801af70 <_dtoa_r+0x648>)
 801ac98:	b957      	cbnz	r7, 801acb0 <_dtoa_r+0x388>
 801ac9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ac9e:	ec53 2b18 	vmov	r2, r3, d8
 801aca2:	f7e5 fdd3 	bl	800084c <__aeabi_ddiv>
 801aca6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801acaa:	e029      	b.n	801ad00 <_dtoa_r+0x3d8>
 801acac:	2502      	movs	r5, #2
 801acae:	e7f2      	b.n	801ac96 <_dtoa_r+0x36e>
 801acb0:	07f9      	lsls	r1, r7, #31
 801acb2:	d508      	bpl.n	801acc6 <_dtoa_r+0x39e>
 801acb4:	ec51 0b18 	vmov	r0, r1, d8
 801acb8:	e9d6 2300 	ldrd	r2, r3, [r6]
 801acbc:	f7e5 fc9c 	bl	80005f8 <__aeabi_dmul>
 801acc0:	ec41 0b18 	vmov	d8, r0, r1
 801acc4:	3501      	adds	r5, #1
 801acc6:	107f      	asrs	r7, r7, #1
 801acc8:	3608      	adds	r6, #8
 801acca:	e7e5      	b.n	801ac98 <_dtoa_r+0x370>
 801accc:	f000 80a6 	beq.w	801ae1c <_dtoa_r+0x4f4>
 801acd0:	f1ca 0600 	rsb	r6, sl, #0
 801acd4:	4ba5      	ldr	r3, [pc, #660]	; (801af6c <_dtoa_r+0x644>)
 801acd6:	4fa6      	ldr	r7, [pc, #664]	; (801af70 <_dtoa_r+0x648>)
 801acd8:	f006 020f 	and.w	r2, r6, #15
 801acdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ace0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ace4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801ace8:	f7e5 fc86 	bl	80005f8 <__aeabi_dmul>
 801acec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801acf0:	1136      	asrs	r6, r6, #4
 801acf2:	2300      	movs	r3, #0
 801acf4:	2502      	movs	r5, #2
 801acf6:	2e00      	cmp	r6, #0
 801acf8:	f040 8085 	bne.w	801ae06 <_dtoa_r+0x4de>
 801acfc:	2b00      	cmp	r3, #0
 801acfe:	d1d2      	bne.n	801aca6 <_dtoa_r+0x37e>
 801ad00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801ad02:	2b00      	cmp	r3, #0
 801ad04:	f000 808c 	beq.w	801ae20 <_dtoa_r+0x4f8>
 801ad08:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801ad0c:	4b99      	ldr	r3, [pc, #612]	; (801af74 <_dtoa_r+0x64c>)
 801ad0e:	2200      	movs	r2, #0
 801ad10:	4630      	mov	r0, r6
 801ad12:	4639      	mov	r1, r7
 801ad14:	f7e5 fee2 	bl	8000adc <__aeabi_dcmplt>
 801ad18:	2800      	cmp	r0, #0
 801ad1a:	f000 8081 	beq.w	801ae20 <_dtoa_r+0x4f8>
 801ad1e:	9b01      	ldr	r3, [sp, #4]
 801ad20:	2b00      	cmp	r3, #0
 801ad22:	d07d      	beq.n	801ae20 <_dtoa_r+0x4f8>
 801ad24:	f1b9 0f00 	cmp.w	r9, #0
 801ad28:	dd3c      	ble.n	801ada4 <_dtoa_r+0x47c>
 801ad2a:	f10a 33ff 	add.w	r3, sl, #4294967295
 801ad2e:	9307      	str	r3, [sp, #28]
 801ad30:	2200      	movs	r2, #0
 801ad32:	4b91      	ldr	r3, [pc, #580]	; (801af78 <_dtoa_r+0x650>)
 801ad34:	4630      	mov	r0, r6
 801ad36:	4639      	mov	r1, r7
 801ad38:	f7e5 fc5e 	bl	80005f8 <__aeabi_dmul>
 801ad3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ad40:	3501      	adds	r5, #1
 801ad42:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801ad46:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801ad4a:	4628      	mov	r0, r5
 801ad4c:	f7e5 fbea 	bl	8000524 <__aeabi_i2d>
 801ad50:	4632      	mov	r2, r6
 801ad52:	463b      	mov	r3, r7
 801ad54:	f7e5 fc50 	bl	80005f8 <__aeabi_dmul>
 801ad58:	4b88      	ldr	r3, [pc, #544]	; (801af7c <_dtoa_r+0x654>)
 801ad5a:	2200      	movs	r2, #0
 801ad5c:	f7e5 fa96 	bl	800028c <__adddf3>
 801ad60:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801ad64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801ad68:	9303      	str	r3, [sp, #12]
 801ad6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ad6c:	2b00      	cmp	r3, #0
 801ad6e:	d15c      	bne.n	801ae2a <_dtoa_r+0x502>
 801ad70:	4b83      	ldr	r3, [pc, #524]	; (801af80 <_dtoa_r+0x658>)
 801ad72:	2200      	movs	r2, #0
 801ad74:	4630      	mov	r0, r6
 801ad76:	4639      	mov	r1, r7
 801ad78:	f7e5 fa86 	bl	8000288 <__aeabi_dsub>
 801ad7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801ad80:	4606      	mov	r6, r0
 801ad82:	460f      	mov	r7, r1
 801ad84:	f7e5 fec8 	bl	8000b18 <__aeabi_dcmpgt>
 801ad88:	2800      	cmp	r0, #0
 801ad8a:	f040 8296 	bne.w	801b2ba <_dtoa_r+0x992>
 801ad8e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801ad92:	4630      	mov	r0, r6
 801ad94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801ad98:	4639      	mov	r1, r7
 801ad9a:	f7e5 fe9f 	bl	8000adc <__aeabi_dcmplt>
 801ad9e:	2800      	cmp	r0, #0
 801ada0:	f040 8288 	bne.w	801b2b4 <_dtoa_r+0x98c>
 801ada4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801ada8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801adac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801adae:	2b00      	cmp	r3, #0
 801adb0:	f2c0 8158 	blt.w	801b064 <_dtoa_r+0x73c>
 801adb4:	f1ba 0f0e 	cmp.w	sl, #14
 801adb8:	f300 8154 	bgt.w	801b064 <_dtoa_r+0x73c>
 801adbc:	4b6b      	ldr	r3, [pc, #428]	; (801af6c <_dtoa_r+0x644>)
 801adbe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801adc2:	e9d3 8900 	ldrd	r8, r9, [r3]
 801adc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801adc8:	2b00      	cmp	r3, #0
 801adca:	f280 80e3 	bge.w	801af94 <_dtoa_r+0x66c>
 801adce:	9b01      	ldr	r3, [sp, #4]
 801add0:	2b00      	cmp	r3, #0
 801add2:	f300 80df 	bgt.w	801af94 <_dtoa_r+0x66c>
 801add6:	f040 826d 	bne.w	801b2b4 <_dtoa_r+0x98c>
 801adda:	4b69      	ldr	r3, [pc, #420]	; (801af80 <_dtoa_r+0x658>)
 801addc:	2200      	movs	r2, #0
 801adde:	4640      	mov	r0, r8
 801ade0:	4649      	mov	r1, r9
 801ade2:	f7e5 fc09 	bl	80005f8 <__aeabi_dmul>
 801ade6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801adea:	f7e5 fe8b 	bl	8000b04 <__aeabi_dcmpge>
 801adee:	9e01      	ldr	r6, [sp, #4]
 801adf0:	4637      	mov	r7, r6
 801adf2:	2800      	cmp	r0, #0
 801adf4:	f040 8243 	bne.w	801b27e <_dtoa_r+0x956>
 801adf8:	9d00      	ldr	r5, [sp, #0]
 801adfa:	2331      	movs	r3, #49	; 0x31
 801adfc:	f805 3b01 	strb.w	r3, [r5], #1
 801ae00:	f10a 0a01 	add.w	sl, sl, #1
 801ae04:	e23f      	b.n	801b286 <_dtoa_r+0x95e>
 801ae06:	07f2      	lsls	r2, r6, #31
 801ae08:	d505      	bpl.n	801ae16 <_dtoa_r+0x4ee>
 801ae0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ae0e:	f7e5 fbf3 	bl	80005f8 <__aeabi_dmul>
 801ae12:	3501      	adds	r5, #1
 801ae14:	2301      	movs	r3, #1
 801ae16:	1076      	asrs	r6, r6, #1
 801ae18:	3708      	adds	r7, #8
 801ae1a:	e76c      	b.n	801acf6 <_dtoa_r+0x3ce>
 801ae1c:	2502      	movs	r5, #2
 801ae1e:	e76f      	b.n	801ad00 <_dtoa_r+0x3d8>
 801ae20:	9b01      	ldr	r3, [sp, #4]
 801ae22:	f8cd a01c 	str.w	sl, [sp, #28]
 801ae26:	930c      	str	r3, [sp, #48]	; 0x30
 801ae28:	e78d      	b.n	801ad46 <_dtoa_r+0x41e>
 801ae2a:	9900      	ldr	r1, [sp, #0]
 801ae2c:	980c      	ldr	r0, [sp, #48]	; 0x30
 801ae2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801ae30:	4b4e      	ldr	r3, [pc, #312]	; (801af6c <_dtoa_r+0x644>)
 801ae32:	ed9d 7b02 	vldr	d7, [sp, #8]
 801ae36:	4401      	add	r1, r0
 801ae38:	9102      	str	r1, [sp, #8]
 801ae3a:	9908      	ldr	r1, [sp, #32]
 801ae3c:	eeb0 8a47 	vmov.f32	s16, s14
 801ae40:	eef0 8a67 	vmov.f32	s17, s15
 801ae44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ae48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801ae4c:	2900      	cmp	r1, #0
 801ae4e:	d045      	beq.n	801aedc <_dtoa_r+0x5b4>
 801ae50:	494c      	ldr	r1, [pc, #304]	; (801af84 <_dtoa_r+0x65c>)
 801ae52:	2000      	movs	r0, #0
 801ae54:	f7e5 fcfa 	bl	800084c <__aeabi_ddiv>
 801ae58:	ec53 2b18 	vmov	r2, r3, d8
 801ae5c:	f7e5 fa14 	bl	8000288 <__aeabi_dsub>
 801ae60:	9d00      	ldr	r5, [sp, #0]
 801ae62:	ec41 0b18 	vmov	d8, r0, r1
 801ae66:	4639      	mov	r1, r7
 801ae68:	4630      	mov	r0, r6
 801ae6a:	f7e5 fe75 	bl	8000b58 <__aeabi_d2iz>
 801ae6e:	900c      	str	r0, [sp, #48]	; 0x30
 801ae70:	f7e5 fb58 	bl	8000524 <__aeabi_i2d>
 801ae74:	4602      	mov	r2, r0
 801ae76:	460b      	mov	r3, r1
 801ae78:	4630      	mov	r0, r6
 801ae7a:	4639      	mov	r1, r7
 801ae7c:	f7e5 fa04 	bl	8000288 <__aeabi_dsub>
 801ae80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801ae82:	3330      	adds	r3, #48	; 0x30
 801ae84:	f805 3b01 	strb.w	r3, [r5], #1
 801ae88:	ec53 2b18 	vmov	r2, r3, d8
 801ae8c:	4606      	mov	r6, r0
 801ae8e:	460f      	mov	r7, r1
 801ae90:	f7e5 fe24 	bl	8000adc <__aeabi_dcmplt>
 801ae94:	2800      	cmp	r0, #0
 801ae96:	d165      	bne.n	801af64 <_dtoa_r+0x63c>
 801ae98:	4632      	mov	r2, r6
 801ae9a:	463b      	mov	r3, r7
 801ae9c:	4935      	ldr	r1, [pc, #212]	; (801af74 <_dtoa_r+0x64c>)
 801ae9e:	2000      	movs	r0, #0
 801aea0:	f7e5 f9f2 	bl	8000288 <__aeabi_dsub>
 801aea4:	ec53 2b18 	vmov	r2, r3, d8
 801aea8:	f7e5 fe18 	bl	8000adc <__aeabi_dcmplt>
 801aeac:	2800      	cmp	r0, #0
 801aeae:	f040 80b9 	bne.w	801b024 <_dtoa_r+0x6fc>
 801aeb2:	9b02      	ldr	r3, [sp, #8]
 801aeb4:	429d      	cmp	r5, r3
 801aeb6:	f43f af75 	beq.w	801ada4 <_dtoa_r+0x47c>
 801aeba:	4b2f      	ldr	r3, [pc, #188]	; (801af78 <_dtoa_r+0x650>)
 801aebc:	ec51 0b18 	vmov	r0, r1, d8
 801aec0:	2200      	movs	r2, #0
 801aec2:	f7e5 fb99 	bl	80005f8 <__aeabi_dmul>
 801aec6:	4b2c      	ldr	r3, [pc, #176]	; (801af78 <_dtoa_r+0x650>)
 801aec8:	ec41 0b18 	vmov	d8, r0, r1
 801aecc:	2200      	movs	r2, #0
 801aece:	4630      	mov	r0, r6
 801aed0:	4639      	mov	r1, r7
 801aed2:	f7e5 fb91 	bl	80005f8 <__aeabi_dmul>
 801aed6:	4606      	mov	r6, r0
 801aed8:	460f      	mov	r7, r1
 801aeda:	e7c4      	b.n	801ae66 <_dtoa_r+0x53e>
 801aedc:	ec51 0b17 	vmov	r0, r1, d7
 801aee0:	f7e5 fb8a 	bl	80005f8 <__aeabi_dmul>
 801aee4:	9b02      	ldr	r3, [sp, #8]
 801aee6:	9d00      	ldr	r5, [sp, #0]
 801aee8:	930c      	str	r3, [sp, #48]	; 0x30
 801aeea:	ec41 0b18 	vmov	d8, r0, r1
 801aeee:	4639      	mov	r1, r7
 801aef0:	4630      	mov	r0, r6
 801aef2:	f7e5 fe31 	bl	8000b58 <__aeabi_d2iz>
 801aef6:	9011      	str	r0, [sp, #68]	; 0x44
 801aef8:	f7e5 fb14 	bl	8000524 <__aeabi_i2d>
 801aefc:	4602      	mov	r2, r0
 801aefe:	460b      	mov	r3, r1
 801af00:	4630      	mov	r0, r6
 801af02:	4639      	mov	r1, r7
 801af04:	f7e5 f9c0 	bl	8000288 <__aeabi_dsub>
 801af08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801af0a:	3330      	adds	r3, #48	; 0x30
 801af0c:	f805 3b01 	strb.w	r3, [r5], #1
 801af10:	9b02      	ldr	r3, [sp, #8]
 801af12:	429d      	cmp	r5, r3
 801af14:	4606      	mov	r6, r0
 801af16:	460f      	mov	r7, r1
 801af18:	f04f 0200 	mov.w	r2, #0
 801af1c:	d134      	bne.n	801af88 <_dtoa_r+0x660>
 801af1e:	4b19      	ldr	r3, [pc, #100]	; (801af84 <_dtoa_r+0x65c>)
 801af20:	ec51 0b18 	vmov	r0, r1, d8
 801af24:	f7e5 f9b2 	bl	800028c <__adddf3>
 801af28:	4602      	mov	r2, r0
 801af2a:	460b      	mov	r3, r1
 801af2c:	4630      	mov	r0, r6
 801af2e:	4639      	mov	r1, r7
 801af30:	f7e5 fdf2 	bl	8000b18 <__aeabi_dcmpgt>
 801af34:	2800      	cmp	r0, #0
 801af36:	d175      	bne.n	801b024 <_dtoa_r+0x6fc>
 801af38:	ec53 2b18 	vmov	r2, r3, d8
 801af3c:	4911      	ldr	r1, [pc, #68]	; (801af84 <_dtoa_r+0x65c>)
 801af3e:	2000      	movs	r0, #0
 801af40:	f7e5 f9a2 	bl	8000288 <__aeabi_dsub>
 801af44:	4602      	mov	r2, r0
 801af46:	460b      	mov	r3, r1
 801af48:	4630      	mov	r0, r6
 801af4a:	4639      	mov	r1, r7
 801af4c:	f7e5 fdc6 	bl	8000adc <__aeabi_dcmplt>
 801af50:	2800      	cmp	r0, #0
 801af52:	f43f af27 	beq.w	801ada4 <_dtoa_r+0x47c>
 801af56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801af58:	1e6b      	subs	r3, r5, #1
 801af5a:	930c      	str	r3, [sp, #48]	; 0x30
 801af5c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801af60:	2b30      	cmp	r3, #48	; 0x30
 801af62:	d0f8      	beq.n	801af56 <_dtoa_r+0x62e>
 801af64:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801af68:	e04a      	b.n	801b000 <_dtoa_r+0x6d8>
 801af6a:	bf00      	nop
 801af6c:	0801e108 	.word	0x0801e108
 801af70:	0801e0e0 	.word	0x0801e0e0
 801af74:	3ff00000 	.word	0x3ff00000
 801af78:	40240000 	.word	0x40240000
 801af7c:	401c0000 	.word	0x401c0000
 801af80:	40140000 	.word	0x40140000
 801af84:	3fe00000 	.word	0x3fe00000
 801af88:	4baf      	ldr	r3, [pc, #700]	; (801b248 <_dtoa_r+0x920>)
 801af8a:	f7e5 fb35 	bl	80005f8 <__aeabi_dmul>
 801af8e:	4606      	mov	r6, r0
 801af90:	460f      	mov	r7, r1
 801af92:	e7ac      	b.n	801aeee <_dtoa_r+0x5c6>
 801af94:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801af98:	9d00      	ldr	r5, [sp, #0]
 801af9a:	4642      	mov	r2, r8
 801af9c:	464b      	mov	r3, r9
 801af9e:	4630      	mov	r0, r6
 801afa0:	4639      	mov	r1, r7
 801afa2:	f7e5 fc53 	bl	800084c <__aeabi_ddiv>
 801afa6:	f7e5 fdd7 	bl	8000b58 <__aeabi_d2iz>
 801afaa:	9002      	str	r0, [sp, #8]
 801afac:	f7e5 faba 	bl	8000524 <__aeabi_i2d>
 801afb0:	4642      	mov	r2, r8
 801afb2:	464b      	mov	r3, r9
 801afb4:	f7e5 fb20 	bl	80005f8 <__aeabi_dmul>
 801afb8:	4602      	mov	r2, r0
 801afba:	460b      	mov	r3, r1
 801afbc:	4630      	mov	r0, r6
 801afbe:	4639      	mov	r1, r7
 801afc0:	f7e5 f962 	bl	8000288 <__aeabi_dsub>
 801afc4:	9e02      	ldr	r6, [sp, #8]
 801afc6:	9f01      	ldr	r7, [sp, #4]
 801afc8:	3630      	adds	r6, #48	; 0x30
 801afca:	f805 6b01 	strb.w	r6, [r5], #1
 801afce:	9e00      	ldr	r6, [sp, #0]
 801afd0:	1bae      	subs	r6, r5, r6
 801afd2:	42b7      	cmp	r7, r6
 801afd4:	4602      	mov	r2, r0
 801afd6:	460b      	mov	r3, r1
 801afd8:	d137      	bne.n	801b04a <_dtoa_r+0x722>
 801afda:	f7e5 f957 	bl	800028c <__adddf3>
 801afde:	4642      	mov	r2, r8
 801afe0:	464b      	mov	r3, r9
 801afe2:	4606      	mov	r6, r0
 801afe4:	460f      	mov	r7, r1
 801afe6:	f7e5 fd97 	bl	8000b18 <__aeabi_dcmpgt>
 801afea:	b9c8      	cbnz	r0, 801b020 <_dtoa_r+0x6f8>
 801afec:	4642      	mov	r2, r8
 801afee:	464b      	mov	r3, r9
 801aff0:	4630      	mov	r0, r6
 801aff2:	4639      	mov	r1, r7
 801aff4:	f7e5 fd68 	bl	8000ac8 <__aeabi_dcmpeq>
 801aff8:	b110      	cbz	r0, 801b000 <_dtoa_r+0x6d8>
 801affa:	9b02      	ldr	r3, [sp, #8]
 801affc:	07d9      	lsls	r1, r3, #31
 801affe:	d40f      	bmi.n	801b020 <_dtoa_r+0x6f8>
 801b000:	4620      	mov	r0, r4
 801b002:	4659      	mov	r1, fp
 801b004:	f000 fce8 	bl	801b9d8 <_Bfree>
 801b008:	2300      	movs	r3, #0
 801b00a:	702b      	strb	r3, [r5, #0]
 801b00c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801b00e:	f10a 0001 	add.w	r0, sl, #1
 801b012:	6018      	str	r0, [r3, #0]
 801b014:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b016:	2b00      	cmp	r3, #0
 801b018:	f43f acd8 	beq.w	801a9cc <_dtoa_r+0xa4>
 801b01c:	601d      	str	r5, [r3, #0]
 801b01e:	e4d5      	b.n	801a9cc <_dtoa_r+0xa4>
 801b020:	f8cd a01c 	str.w	sl, [sp, #28]
 801b024:	462b      	mov	r3, r5
 801b026:	461d      	mov	r5, r3
 801b028:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b02c:	2a39      	cmp	r2, #57	; 0x39
 801b02e:	d108      	bne.n	801b042 <_dtoa_r+0x71a>
 801b030:	9a00      	ldr	r2, [sp, #0]
 801b032:	429a      	cmp	r2, r3
 801b034:	d1f7      	bne.n	801b026 <_dtoa_r+0x6fe>
 801b036:	9a07      	ldr	r2, [sp, #28]
 801b038:	9900      	ldr	r1, [sp, #0]
 801b03a:	3201      	adds	r2, #1
 801b03c:	9207      	str	r2, [sp, #28]
 801b03e:	2230      	movs	r2, #48	; 0x30
 801b040:	700a      	strb	r2, [r1, #0]
 801b042:	781a      	ldrb	r2, [r3, #0]
 801b044:	3201      	adds	r2, #1
 801b046:	701a      	strb	r2, [r3, #0]
 801b048:	e78c      	b.n	801af64 <_dtoa_r+0x63c>
 801b04a:	4b7f      	ldr	r3, [pc, #508]	; (801b248 <_dtoa_r+0x920>)
 801b04c:	2200      	movs	r2, #0
 801b04e:	f7e5 fad3 	bl	80005f8 <__aeabi_dmul>
 801b052:	2200      	movs	r2, #0
 801b054:	2300      	movs	r3, #0
 801b056:	4606      	mov	r6, r0
 801b058:	460f      	mov	r7, r1
 801b05a:	f7e5 fd35 	bl	8000ac8 <__aeabi_dcmpeq>
 801b05e:	2800      	cmp	r0, #0
 801b060:	d09b      	beq.n	801af9a <_dtoa_r+0x672>
 801b062:	e7cd      	b.n	801b000 <_dtoa_r+0x6d8>
 801b064:	9a08      	ldr	r2, [sp, #32]
 801b066:	2a00      	cmp	r2, #0
 801b068:	f000 80c4 	beq.w	801b1f4 <_dtoa_r+0x8cc>
 801b06c:	9a05      	ldr	r2, [sp, #20]
 801b06e:	2a01      	cmp	r2, #1
 801b070:	f300 80a8 	bgt.w	801b1c4 <_dtoa_r+0x89c>
 801b074:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801b076:	2a00      	cmp	r2, #0
 801b078:	f000 80a0 	beq.w	801b1bc <_dtoa_r+0x894>
 801b07c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801b080:	9e06      	ldr	r6, [sp, #24]
 801b082:	4645      	mov	r5, r8
 801b084:	9a04      	ldr	r2, [sp, #16]
 801b086:	2101      	movs	r1, #1
 801b088:	441a      	add	r2, r3
 801b08a:	4620      	mov	r0, r4
 801b08c:	4498      	add	r8, r3
 801b08e:	9204      	str	r2, [sp, #16]
 801b090:	f000 fd5e 	bl	801bb50 <__i2b>
 801b094:	4607      	mov	r7, r0
 801b096:	2d00      	cmp	r5, #0
 801b098:	dd0b      	ble.n	801b0b2 <_dtoa_r+0x78a>
 801b09a:	9b04      	ldr	r3, [sp, #16]
 801b09c:	2b00      	cmp	r3, #0
 801b09e:	dd08      	ble.n	801b0b2 <_dtoa_r+0x78a>
 801b0a0:	42ab      	cmp	r3, r5
 801b0a2:	9a04      	ldr	r2, [sp, #16]
 801b0a4:	bfa8      	it	ge
 801b0a6:	462b      	movge	r3, r5
 801b0a8:	eba8 0803 	sub.w	r8, r8, r3
 801b0ac:	1aed      	subs	r5, r5, r3
 801b0ae:	1ad3      	subs	r3, r2, r3
 801b0b0:	9304      	str	r3, [sp, #16]
 801b0b2:	9b06      	ldr	r3, [sp, #24]
 801b0b4:	b1fb      	cbz	r3, 801b0f6 <_dtoa_r+0x7ce>
 801b0b6:	9b08      	ldr	r3, [sp, #32]
 801b0b8:	2b00      	cmp	r3, #0
 801b0ba:	f000 809f 	beq.w	801b1fc <_dtoa_r+0x8d4>
 801b0be:	2e00      	cmp	r6, #0
 801b0c0:	dd11      	ble.n	801b0e6 <_dtoa_r+0x7be>
 801b0c2:	4639      	mov	r1, r7
 801b0c4:	4632      	mov	r2, r6
 801b0c6:	4620      	mov	r0, r4
 801b0c8:	f000 fdfe 	bl	801bcc8 <__pow5mult>
 801b0cc:	465a      	mov	r2, fp
 801b0ce:	4601      	mov	r1, r0
 801b0d0:	4607      	mov	r7, r0
 801b0d2:	4620      	mov	r0, r4
 801b0d4:	f000 fd52 	bl	801bb7c <__multiply>
 801b0d8:	4659      	mov	r1, fp
 801b0da:	9007      	str	r0, [sp, #28]
 801b0dc:	4620      	mov	r0, r4
 801b0de:	f000 fc7b 	bl	801b9d8 <_Bfree>
 801b0e2:	9b07      	ldr	r3, [sp, #28]
 801b0e4:	469b      	mov	fp, r3
 801b0e6:	9b06      	ldr	r3, [sp, #24]
 801b0e8:	1b9a      	subs	r2, r3, r6
 801b0ea:	d004      	beq.n	801b0f6 <_dtoa_r+0x7ce>
 801b0ec:	4659      	mov	r1, fp
 801b0ee:	4620      	mov	r0, r4
 801b0f0:	f000 fdea 	bl	801bcc8 <__pow5mult>
 801b0f4:	4683      	mov	fp, r0
 801b0f6:	2101      	movs	r1, #1
 801b0f8:	4620      	mov	r0, r4
 801b0fa:	f000 fd29 	bl	801bb50 <__i2b>
 801b0fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b100:	2b00      	cmp	r3, #0
 801b102:	4606      	mov	r6, r0
 801b104:	dd7c      	ble.n	801b200 <_dtoa_r+0x8d8>
 801b106:	461a      	mov	r2, r3
 801b108:	4601      	mov	r1, r0
 801b10a:	4620      	mov	r0, r4
 801b10c:	f000 fddc 	bl	801bcc8 <__pow5mult>
 801b110:	9b05      	ldr	r3, [sp, #20]
 801b112:	2b01      	cmp	r3, #1
 801b114:	4606      	mov	r6, r0
 801b116:	dd76      	ble.n	801b206 <_dtoa_r+0x8de>
 801b118:	2300      	movs	r3, #0
 801b11a:	9306      	str	r3, [sp, #24]
 801b11c:	6933      	ldr	r3, [r6, #16]
 801b11e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801b122:	6918      	ldr	r0, [r3, #16]
 801b124:	f000 fcc4 	bl	801bab0 <__hi0bits>
 801b128:	f1c0 0020 	rsb	r0, r0, #32
 801b12c:	9b04      	ldr	r3, [sp, #16]
 801b12e:	4418      	add	r0, r3
 801b130:	f010 001f 	ands.w	r0, r0, #31
 801b134:	f000 8086 	beq.w	801b244 <_dtoa_r+0x91c>
 801b138:	f1c0 0320 	rsb	r3, r0, #32
 801b13c:	2b04      	cmp	r3, #4
 801b13e:	dd7f      	ble.n	801b240 <_dtoa_r+0x918>
 801b140:	f1c0 001c 	rsb	r0, r0, #28
 801b144:	9b04      	ldr	r3, [sp, #16]
 801b146:	4403      	add	r3, r0
 801b148:	4480      	add	r8, r0
 801b14a:	4405      	add	r5, r0
 801b14c:	9304      	str	r3, [sp, #16]
 801b14e:	f1b8 0f00 	cmp.w	r8, #0
 801b152:	dd05      	ble.n	801b160 <_dtoa_r+0x838>
 801b154:	4659      	mov	r1, fp
 801b156:	4642      	mov	r2, r8
 801b158:	4620      	mov	r0, r4
 801b15a:	f000 fe0f 	bl	801bd7c <__lshift>
 801b15e:	4683      	mov	fp, r0
 801b160:	9b04      	ldr	r3, [sp, #16]
 801b162:	2b00      	cmp	r3, #0
 801b164:	dd05      	ble.n	801b172 <_dtoa_r+0x84a>
 801b166:	4631      	mov	r1, r6
 801b168:	461a      	mov	r2, r3
 801b16a:	4620      	mov	r0, r4
 801b16c:	f000 fe06 	bl	801bd7c <__lshift>
 801b170:	4606      	mov	r6, r0
 801b172:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801b174:	2b00      	cmp	r3, #0
 801b176:	d069      	beq.n	801b24c <_dtoa_r+0x924>
 801b178:	4631      	mov	r1, r6
 801b17a:	4658      	mov	r0, fp
 801b17c:	f000 fe6a 	bl	801be54 <__mcmp>
 801b180:	2800      	cmp	r0, #0
 801b182:	da63      	bge.n	801b24c <_dtoa_r+0x924>
 801b184:	2300      	movs	r3, #0
 801b186:	4659      	mov	r1, fp
 801b188:	220a      	movs	r2, #10
 801b18a:	4620      	mov	r0, r4
 801b18c:	f000 fc46 	bl	801ba1c <__multadd>
 801b190:	9b08      	ldr	r3, [sp, #32]
 801b192:	f10a 3aff 	add.w	sl, sl, #4294967295
 801b196:	4683      	mov	fp, r0
 801b198:	2b00      	cmp	r3, #0
 801b19a:	f000 818f 	beq.w	801b4bc <_dtoa_r+0xb94>
 801b19e:	4639      	mov	r1, r7
 801b1a0:	2300      	movs	r3, #0
 801b1a2:	220a      	movs	r2, #10
 801b1a4:	4620      	mov	r0, r4
 801b1a6:	f000 fc39 	bl	801ba1c <__multadd>
 801b1aa:	f1b9 0f00 	cmp.w	r9, #0
 801b1ae:	4607      	mov	r7, r0
 801b1b0:	f300 808e 	bgt.w	801b2d0 <_dtoa_r+0x9a8>
 801b1b4:	9b05      	ldr	r3, [sp, #20]
 801b1b6:	2b02      	cmp	r3, #2
 801b1b8:	dc50      	bgt.n	801b25c <_dtoa_r+0x934>
 801b1ba:	e089      	b.n	801b2d0 <_dtoa_r+0x9a8>
 801b1bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801b1be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801b1c2:	e75d      	b.n	801b080 <_dtoa_r+0x758>
 801b1c4:	9b01      	ldr	r3, [sp, #4]
 801b1c6:	1e5e      	subs	r6, r3, #1
 801b1c8:	9b06      	ldr	r3, [sp, #24]
 801b1ca:	42b3      	cmp	r3, r6
 801b1cc:	bfbf      	itttt	lt
 801b1ce:	9b06      	ldrlt	r3, [sp, #24]
 801b1d0:	9606      	strlt	r6, [sp, #24]
 801b1d2:	1af2      	sublt	r2, r6, r3
 801b1d4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801b1d6:	bfb6      	itet	lt
 801b1d8:	189b      	addlt	r3, r3, r2
 801b1da:	1b9e      	subge	r6, r3, r6
 801b1dc:	930d      	strlt	r3, [sp, #52]	; 0x34
 801b1de:	9b01      	ldr	r3, [sp, #4]
 801b1e0:	bfb8      	it	lt
 801b1e2:	2600      	movlt	r6, #0
 801b1e4:	2b00      	cmp	r3, #0
 801b1e6:	bfb5      	itete	lt
 801b1e8:	eba8 0503 	sublt.w	r5, r8, r3
 801b1ec:	9b01      	ldrge	r3, [sp, #4]
 801b1ee:	2300      	movlt	r3, #0
 801b1f0:	4645      	movge	r5, r8
 801b1f2:	e747      	b.n	801b084 <_dtoa_r+0x75c>
 801b1f4:	9e06      	ldr	r6, [sp, #24]
 801b1f6:	9f08      	ldr	r7, [sp, #32]
 801b1f8:	4645      	mov	r5, r8
 801b1fa:	e74c      	b.n	801b096 <_dtoa_r+0x76e>
 801b1fc:	9a06      	ldr	r2, [sp, #24]
 801b1fe:	e775      	b.n	801b0ec <_dtoa_r+0x7c4>
 801b200:	9b05      	ldr	r3, [sp, #20]
 801b202:	2b01      	cmp	r3, #1
 801b204:	dc18      	bgt.n	801b238 <_dtoa_r+0x910>
 801b206:	9b02      	ldr	r3, [sp, #8]
 801b208:	b9b3      	cbnz	r3, 801b238 <_dtoa_r+0x910>
 801b20a:	9b03      	ldr	r3, [sp, #12]
 801b20c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b210:	b9a3      	cbnz	r3, 801b23c <_dtoa_r+0x914>
 801b212:	9b03      	ldr	r3, [sp, #12]
 801b214:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801b218:	0d1b      	lsrs	r3, r3, #20
 801b21a:	051b      	lsls	r3, r3, #20
 801b21c:	b12b      	cbz	r3, 801b22a <_dtoa_r+0x902>
 801b21e:	9b04      	ldr	r3, [sp, #16]
 801b220:	3301      	adds	r3, #1
 801b222:	9304      	str	r3, [sp, #16]
 801b224:	f108 0801 	add.w	r8, r8, #1
 801b228:	2301      	movs	r3, #1
 801b22a:	9306      	str	r3, [sp, #24]
 801b22c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801b22e:	2b00      	cmp	r3, #0
 801b230:	f47f af74 	bne.w	801b11c <_dtoa_r+0x7f4>
 801b234:	2001      	movs	r0, #1
 801b236:	e779      	b.n	801b12c <_dtoa_r+0x804>
 801b238:	2300      	movs	r3, #0
 801b23a:	e7f6      	b.n	801b22a <_dtoa_r+0x902>
 801b23c:	9b02      	ldr	r3, [sp, #8]
 801b23e:	e7f4      	b.n	801b22a <_dtoa_r+0x902>
 801b240:	d085      	beq.n	801b14e <_dtoa_r+0x826>
 801b242:	4618      	mov	r0, r3
 801b244:	301c      	adds	r0, #28
 801b246:	e77d      	b.n	801b144 <_dtoa_r+0x81c>
 801b248:	40240000 	.word	0x40240000
 801b24c:	9b01      	ldr	r3, [sp, #4]
 801b24e:	2b00      	cmp	r3, #0
 801b250:	dc38      	bgt.n	801b2c4 <_dtoa_r+0x99c>
 801b252:	9b05      	ldr	r3, [sp, #20]
 801b254:	2b02      	cmp	r3, #2
 801b256:	dd35      	ble.n	801b2c4 <_dtoa_r+0x99c>
 801b258:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801b25c:	f1b9 0f00 	cmp.w	r9, #0
 801b260:	d10d      	bne.n	801b27e <_dtoa_r+0x956>
 801b262:	4631      	mov	r1, r6
 801b264:	464b      	mov	r3, r9
 801b266:	2205      	movs	r2, #5
 801b268:	4620      	mov	r0, r4
 801b26a:	f000 fbd7 	bl	801ba1c <__multadd>
 801b26e:	4601      	mov	r1, r0
 801b270:	4606      	mov	r6, r0
 801b272:	4658      	mov	r0, fp
 801b274:	f000 fdee 	bl	801be54 <__mcmp>
 801b278:	2800      	cmp	r0, #0
 801b27a:	f73f adbd 	bgt.w	801adf8 <_dtoa_r+0x4d0>
 801b27e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b280:	9d00      	ldr	r5, [sp, #0]
 801b282:	ea6f 0a03 	mvn.w	sl, r3
 801b286:	f04f 0800 	mov.w	r8, #0
 801b28a:	4631      	mov	r1, r6
 801b28c:	4620      	mov	r0, r4
 801b28e:	f000 fba3 	bl	801b9d8 <_Bfree>
 801b292:	2f00      	cmp	r7, #0
 801b294:	f43f aeb4 	beq.w	801b000 <_dtoa_r+0x6d8>
 801b298:	f1b8 0f00 	cmp.w	r8, #0
 801b29c:	d005      	beq.n	801b2aa <_dtoa_r+0x982>
 801b29e:	45b8      	cmp	r8, r7
 801b2a0:	d003      	beq.n	801b2aa <_dtoa_r+0x982>
 801b2a2:	4641      	mov	r1, r8
 801b2a4:	4620      	mov	r0, r4
 801b2a6:	f000 fb97 	bl	801b9d8 <_Bfree>
 801b2aa:	4639      	mov	r1, r7
 801b2ac:	4620      	mov	r0, r4
 801b2ae:	f000 fb93 	bl	801b9d8 <_Bfree>
 801b2b2:	e6a5      	b.n	801b000 <_dtoa_r+0x6d8>
 801b2b4:	2600      	movs	r6, #0
 801b2b6:	4637      	mov	r7, r6
 801b2b8:	e7e1      	b.n	801b27e <_dtoa_r+0x956>
 801b2ba:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801b2bc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801b2c0:	4637      	mov	r7, r6
 801b2c2:	e599      	b.n	801adf8 <_dtoa_r+0x4d0>
 801b2c4:	9b08      	ldr	r3, [sp, #32]
 801b2c6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801b2ca:	2b00      	cmp	r3, #0
 801b2cc:	f000 80fd 	beq.w	801b4ca <_dtoa_r+0xba2>
 801b2d0:	2d00      	cmp	r5, #0
 801b2d2:	dd05      	ble.n	801b2e0 <_dtoa_r+0x9b8>
 801b2d4:	4639      	mov	r1, r7
 801b2d6:	462a      	mov	r2, r5
 801b2d8:	4620      	mov	r0, r4
 801b2da:	f000 fd4f 	bl	801bd7c <__lshift>
 801b2de:	4607      	mov	r7, r0
 801b2e0:	9b06      	ldr	r3, [sp, #24]
 801b2e2:	2b00      	cmp	r3, #0
 801b2e4:	d05c      	beq.n	801b3a0 <_dtoa_r+0xa78>
 801b2e6:	6879      	ldr	r1, [r7, #4]
 801b2e8:	4620      	mov	r0, r4
 801b2ea:	f000 fb35 	bl	801b958 <_Balloc>
 801b2ee:	4605      	mov	r5, r0
 801b2f0:	b928      	cbnz	r0, 801b2fe <_dtoa_r+0x9d6>
 801b2f2:	4b80      	ldr	r3, [pc, #512]	; (801b4f4 <_dtoa_r+0xbcc>)
 801b2f4:	4602      	mov	r2, r0
 801b2f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 801b2fa:	f7ff bb2e 	b.w	801a95a <_dtoa_r+0x32>
 801b2fe:	693a      	ldr	r2, [r7, #16]
 801b300:	3202      	adds	r2, #2
 801b302:	0092      	lsls	r2, r2, #2
 801b304:	f107 010c 	add.w	r1, r7, #12
 801b308:	300c      	adds	r0, #12
 801b30a:	f7fe fcb1 	bl	8019c70 <memcpy>
 801b30e:	2201      	movs	r2, #1
 801b310:	4629      	mov	r1, r5
 801b312:	4620      	mov	r0, r4
 801b314:	f000 fd32 	bl	801bd7c <__lshift>
 801b318:	9b00      	ldr	r3, [sp, #0]
 801b31a:	3301      	adds	r3, #1
 801b31c:	9301      	str	r3, [sp, #4]
 801b31e:	9b00      	ldr	r3, [sp, #0]
 801b320:	444b      	add	r3, r9
 801b322:	9307      	str	r3, [sp, #28]
 801b324:	9b02      	ldr	r3, [sp, #8]
 801b326:	f003 0301 	and.w	r3, r3, #1
 801b32a:	46b8      	mov	r8, r7
 801b32c:	9306      	str	r3, [sp, #24]
 801b32e:	4607      	mov	r7, r0
 801b330:	9b01      	ldr	r3, [sp, #4]
 801b332:	4631      	mov	r1, r6
 801b334:	3b01      	subs	r3, #1
 801b336:	4658      	mov	r0, fp
 801b338:	9302      	str	r3, [sp, #8]
 801b33a:	f7ff fa67 	bl	801a80c <quorem>
 801b33e:	4603      	mov	r3, r0
 801b340:	3330      	adds	r3, #48	; 0x30
 801b342:	9004      	str	r0, [sp, #16]
 801b344:	4641      	mov	r1, r8
 801b346:	4658      	mov	r0, fp
 801b348:	9308      	str	r3, [sp, #32]
 801b34a:	f000 fd83 	bl	801be54 <__mcmp>
 801b34e:	463a      	mov	r2, r7
 801b350:	4681      	mov	r9, r0
 801b352:	4631      	mov	r1, r6
 801b354:	4620      	mov	r0, r4
 801b356:	f000 fd99 	bl	801be8c <__mdiff>
 801b35a:	68c2      	ldr	r2, [r0, #12]
 801b35c:	9b08      	ldr	r3, [sp, #32]
 801b35e:	4605      	mov	r5, r0
 801b360:	bb02      	cbnz	r2, 801b3a4 <_dtoa_r+0xa7c>
 801b362:	4601      	mov	r1, r0
 801b364:	4658      	mov	r0, fp
 801b366:	f000 fd75 	bl	801be54 <__mcmp>
 801b36a:	9b08      	ldr	r3, [sp, #32]
 801b36c:	4602      	mov	r2, r0
 801b36e:	4629      	mov	r1, r5
 801b370:	4620      	mov	r0, r4
 801b372:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801b376:	f000 fb2f 	bl	801b9d8 <_Bfree>
 801b37a:	9b05      	ldr	r3, [sp, #20]
 801b37c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b37e:	9d01      	ldr	r5, [sp, #4]
 801b380:	ea43 0102 	orr.w	r1, r3, r2
 801b384:	9b06      	ldr	r3, [sp, #24]
 801b386:	430b      	orrs	r3, r1
 801b388:	9b08      	ldr	r3, [sp, #32]
 801b38a:	d10d      	bne.n	801b3a8 <_dtoa_r+0xa80>
 801b38c:	2b39      	cmp	r3, #57	; 0x39
 801b38e:	d029      	beq.n	801b3e4 <_dtoa_r+0xabc>
 801b390:	f1b9 0f00 	cmp.w	r9, #0
 801b394:	dd01      	ble.n	801b39a <_dtoa_r+0xa72>
 801b396:	9b04      	ldr	r3, [sp, #16]
 801b398:	3331      	adds	r3, #49	; 0x31
 801b39a:	9a02      	ldr	r2, [sp, #8]
 801b39c:	7013      	strb	r3, [r2, #0]
 801b39e:	e774      	b.n	801b28a <_dtoa_r+0x962>
 801b3a0:	4638      	mov	r0, r7
 801b3a2:	e7b9      	b.n	801b318 <_dtoa_r+0x9f0>
 801b3a4:	2201      	movs	r2, #1
 801b3a6:	e7e2      	b.n	801b36e <_dtoa_r+0xa46>
 801b3a8:	f1b9 0f00 	cmp.w	r9, #0
 801b3ac:	db06      	blt.n	801b3bc <_dtoa_r+0xa94>
 801b3ae:	9905      	ldr	r1, [sp, #20]
 801b3b0:	ea41 0909 	orr.w	r9, r1, r9
 801b3b4:	9906      	ldr	r1, [sp, #24]
 801b3b6:	ea59 0101 	orrs.w	r1, r9, r1
 801b3ba:	d120      	bne.n	801b3fe <_dtoa_r+0xad6>
 801b3bc:	2a00      	cmp	r2, #0
 801b3be:	ddec      	ble.n	801b39a <_dtoa_r+0xa72>
 801b3c0:	4659      	mov	r1, fp
 801b3c2:	2201      	movs	r2, #1
 801b3c4:	4620      	mov	r0, r4
 801b3c6:	9301      	str	r3, [sp, #4]
 801b3c8:	f000 fcd8 	bl	801bd7c <__lshift>
 801b3cc:	4631      	mov	r1, r6
 801b3ce:	4683      	mov	fp, r0
 801b3d0:	f000 fd40 	bl	801be54 <__mcmp>
 801b3d4:	2800      	cmp	r0, #0
 801b3d6:	9b01      	ldr	r3, [sp, #4]
 801b3d8:	dc02      	bgt.n	801b3e0 <_dtoa_r+0xab8>
 801b3da:	d1de      	bne.n	801b39a <_dtoa_r+0xa72>
 801b3dc:	07da      	lsls	r2, r3, #31
 801b3de:	d5dc      	bpl.n	801b39a <_dtoa_r+0xa72>
 801b3e0:	2b39      	cmp	r3, #57	; 0x39
 801b3e2:	d1d8      	bne.n	801b396 <_dtoa_r+0xa6e>
 801b3e4:	9a02      	ldr	r2, [sp, #8]
 801b3e6:	2339      	movs	r3, #57	; 0x39
 801b3e8:	7013      	strb	r3, [r2, #0]
 801b3ea:	462b      	mov	r3, r5
 801b3ec:	461d      	mov	r5, r3
 801b3ee:	3b01      	subs	r3, #1
 801b3f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801b3f4:	2a39      	cmp	r2, #57	; 0x39
 801b3f6:	d050      	beq.n	801b49a <_dtoa_r+0xb72>
 801b3f8:	3201      	adds	r2, #1
 801b3fa:	701a      	strb	r2, [r3, #0]
 801b3fc:	e745      	b.n	801b28a <_dtoa_r+0x962>
 801b3fe:	2a00      	cmp	r2, #0
 801b400:	dd03      	ble.n	801b40a <_dtoa_r+0xae2>
 801b402:	2b39      	cmp	r3, #57	; 0x39
 801b404:	d0ee      	beq.n	801b3e4 <_dtoa_r+0xabc>
 801b406:	3301      	adds	r3, #1
 801b408:	e7c7      	b.n	801b39a <_dtoa_r+0xa72>
 801b40a:	9a01      	ldr	r2, [sp, #4]
 801b40c:	9907      	ldr	r1, [sp, #28]
 801b40e:	f802 3c01 	strb.w	r3, [r2, #-1]
 801b412:	428a      	cmp	r2, r1
 801b414:	d02a      	beq.n	801b46c <_dtoa_r+0xb44>
 801b416:	4659      	mov	r1, fp
 801b418:	2300      	movs	r3, #0
 801b41a:	220a      	movs	r2, #10
 801b41c:	4620      	mov	r0, r4
 801b41e:	f000 fafd 	bl	801ba1c <__multadd>
 801b422:	45b8      	cmp	r8, r7
 801b424:	4683      	mov	fp, r0
 801b426:	f04f 0300 	mov.w	r3, #0
 801b42a:	f04f 020a 	mov.w	r2, #10
 801b42e:	4641      	mov	r1, r8
 801b430:	4620      	mov	r0, r4
 801b432:	d107      	bne.n	801b444 <_dtoa_r+0xb1c>
 801b434:	f000 faf2 	bl	801ba1c <__multadd>
 801b438:	4680      	mov	r8, r0
 801b43a:	4607      	mov	r7, r0
 801b43c:	9b01      	ldr	r3, [sp, #4]
 801b43e:	3301      	adds	r3, #1
 801b440:	9301      	str	r3, [sp, #4]
 801b442:	e775      	b.n	801b330 <_dtoa_r+0xa08>
 801b444:	f000 faea 	bl	801ba1c <__multadd>
 801b448:	4639      	mov	r1, r7
 801b44a:	4680      	mov	r8, r0
 801b44c:	2300      	movs	r3, #0
 801b44e:	220a      	movs	r2, #10
 801b450:	4620      	mov	r0, r4
 801b452:	f000 fae3 	bl	801ba1c <__multadd>
 801b456:	4607      	mov	r7, r0
 801b458:	e7f0      	b.n	801b43c <_dtoa_r+0xb14>
 801b45a:	f1b9 0f00 	cmp.w	r9, #0
 801b45e:	9a00      	ldr	r2, [sp, #0]
 801b460:	bfcc      	ite	gt
 801b462:	464d      	movgt	r5, r9
 801b464:	2501      	movle	r5, #1
 801b466:	4415      	add	r5, r2
 801b468:	f04f 0800 	mov.w	r8, #0
 801b46c:	4659      	mov	r1, fp
 801b46e:	2201      	movs	r2, #1
 801b470:	4620      	mov	r0, r4
 801b472:	9301      	str	r3, [sp, #4]
 801b474:	f000 fc82 	bl	801bd7c <__lshift>
 801b478:	4631      	mov	r1, r6
 801b47a:	4683      	mov	fp, r0
 801b47c:	f000 fcea 	bl	801be54 <__mcmp>
 801b480:	2800      	cmp	r0, #0
 801b482:	dcb2      	bgt.n	801b3ea <_dtoa_r+0xac2>
 801b484:	d102      	bne.n	801b48c <_dtoa_r+0xb64>
 801b486:	9b01      	ldr	r3, [sp, #4]
 801b488:	07db      	lsls	r3, r3, #31
 801b48a:	d4ae      	bmi.n	801b3ea <_dtoa_r+0xac2>
 801b48c:	462b      	mov	r3, r5
 801b48e:	461d      	mov	r5, r3
 801b490:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801b494:	2a30      	cmp	r2, #48	; 0x30
 801b496:	d0fa      	beq.n	801b48e <_dtoa_r+0xb66>
 801b498:	e6f7      	b.n	801b28a <_dtoa_r+0x962>
 801b49a:	9a00      	ldr	r2, [sp, #0]
 801b49c:	429a      	cmp	r2, r3
 801b49e:	d1a5      	bne.n	801b3ec <_dtoa_r+0xac4>
 801b4a0:	f10a 0a01 	add.w	sl, sl, #1
 801b4a4:	2331      	movs	r3, #49	; 0x31
 801b4a6:	e779      	b.n	801b39c <_dtoa_r+0xa74>
 801b4a8:	4b13      	ldr	r3, [pc, #76]	; (801b4f8 <_dtoa_r+0xbd0>)
 801b4aa:	f7ff baaf 	b.w	801aa0c <_dtoa_r+0xe4>
 801b4ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b4b0:	2b00      	cmp	r3, #0
 801b4b2:	f47f aa86 	bne.w	801a9c2 <_dtoa_r+0x9a>
 801b4b6:	4b11      	ldr	r3, [pc, #68]	; (801b4fc <_dtoa_r+0xbd4>)
 801b4b8:	f7ff baa8 	b.w	801aa0c <_dtoa_r+0xe4>
 801b4bc:	f1b9 0f00 	cmp.w	r9, #0
 801b4c0:	dc03      	bgt.n	801b4ca <_dtoa_r+0xba2>
 801b4c2:	9b05      	ldr	r3, [sp, #20]
 801b4c4:	2b02      	cmp	r3, #2
 801b4c6:	f73f aec9 	bgt.w	801b25c <_dtoa_r+0x934>
 801b4ca:	9d00      	ldr	r5, [sp, #0]
 801b4cc:	4631      	mov	r1, r6
 801b4ce:	4658      	mov	r0, fp
 801b4d0:	f7ff f99c 	bl	801a80c <quorem>
 801b4d4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801b4d8:	f805 3b01 	strb.w	r3, [r5], #1
 801b4dc:	9a00      	ldr	r2, [sp, #0]
 801b4de:	1aaa      	subs	r2, r5, r2
 801b4e0:	4591      	cmp	r9, r2
 801b4e2:	ddba      	ble.n	801b45a <_dtoa_r+0xb32>
 801b4e4:	4659      	mov	r1, fp
 801b4e6:	2300      	movs	r3, #0
 801b4e8:	220a      	movs	r2, #10
 801b4ea:	4620      	mov	r0, r4
 801b4ec:	f000 fa96 	bl	801ba1c <__multadd>
 801b4f0:	4683      	mov	fp, r0
 801b4f2:	e7eb      	b.n	801b4cc <_dtoa_r+0xba4>
 801b4f4:	0801e00b 	.word	0x0801e00b
 801b4f8:	0801df64 	.word	0x0801df64
 801b4fc:	0801df88 	.word	0x0801df88

0801b500 <__sflush_r>:
 801b500:	898a      	ldrh	r2, [r1, #12]
 801b502:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b506:	4605      	mov	r5, r0
 801b508:	0710      	lsls	r0, r2, #28
 801b50a:	460c      	mov	r4, r1
 801b50c:	d458      	bmi.n	801b5c0 <__sflush_r+0xc0>
 801b50e:	684b      	ldr	r3, [r1, #4]
 801b510:	2b00      	cmp	r3, #0
 801b512:	dc05      	bgt.n	801b520 <__sflush_r+0x20>
 801b514:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b516:	2b00      	cmp	r3, #0
 801b518:	dc02      	bgt.n	801b520 <__sflush_r+0x20>
 801b51a:	2000      	movs	r0, #0
 801b51c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b520:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b522:	2e00      	cmp	r6, #0
 801b524:	d0f9      	beq.n	801b51a <__sflush_r+0x1a>
 801b526:	2300      	movs	r3, #0
 801b528:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b52c:	682f      	ldr	r7, [r5, #0]
 801b52e:	602b      	str	r3, [r5, #0]
 801b530:	d032      	beq.n	801b598 <__sflush_r+0x98>
 801b532:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b534:	89a3      	ldrh	r3, [r4, #12]
 801b536:	075a      	lsls	r2, r3, #29
 801b538:	d505      	bpl.n	801b546 <__sflush_r+0x46>
 801b53a:	6863      	ldr	r3, [r4, #4]
 801b53c:	1ac0      	subs	r0, r0, r3
 801b53e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b540:	b10b      	cbz	r3, 801b546 <__sflush_r+0x46>
 801b542:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b544:	1ac0      	subs	r0, r0, r3
 801b546:	2300      	movs	r3, #0
 801b548:	4602      	mov	r2, r0
 801b54a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b54c:	6a21      	ldr	r1, [r4, #32]
 801b54e:	4628      	mov	r0, r5
 801b550:	47b0      	blx	r6
 801b552:	1c43      	adds	r3, r0, #1
 801b554:	89a3      	ldrh	r3, [r4, #12]
 801b556:	d106      	bne.n	801b566 <__sflush_r+0x66>
 801b558:	6829      	ldr	r1, [r5, #0]
 801b55a:	291d      	cmp	r1, #29
 801b55c:	d82c      	bhi.n	801b5b8 <__sflush_r+0xb8>
 801b55e:	4a2a      	ldr	r2, [pc, #168]	; (801b608 <__sflush_r+0x108>)
 801b560:	40ca      	lsrs	r2, r1
 801b562:	07d6      	lsls	r6, r2, #31
 801b564:	d528      	bpl.n	801b5b8 <__sflush_r+0xb8>
 801b566:	2200      	movs	r2, #0
 801b568:	6062      	str	r2, [r4, #4]
 801b56a:	04d9      	lsls	r1, r3, #19
 801b56c:	6922      	ldr	r2, [r4, #16]
 801b56e:	6022      	str	r2, [r4, #0]
 801b570:	d504      	bpl.n	801b57c <__sflush_r+0x7c>
 801b572:	1c42      	adds	r2, r0, #1
 801b574:	d101      	bne.n	801b57a <__sflush_r+0x7a>
 801b576:	682b      	ldr	r3, [r5, #0]
 801b578:	b903      	cbnz	r3, 801b57c <__sflush_r+0x7c>
 801b57a:	6560      	str	r0, [r4, #84]	; 0x54
 801b57c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b57e:	602f      	str	r7, [r5, #0]
 801b580:	2900      	cmp	r1, #0
 801b582:	d0ca      	beq.n	801b51a <__sflush_r+0x1a>
 801b584:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b588:	4299      	cmp	r1, r3
 801b58a:	d002      	beq.n	801b592 <__sflush_r+0x92>
 801b58c:	4628      	mov	r0, r5
 801b58e:	f000 fd71 	bl	801c074 <_free_r>
 801b592:	2000      	movs	r0, #0
 801b594:	6360      	str	r0, [r4, #52]	; 0x34
 801b596:	e7c1      	b.n	801b51c <__sflush_r+0x1c>
 801b598:	6a21      	ldr	r1, [r4, #32]
 801b59a:	2301      	movs	r3, #1
 801b59c:	4628      	mov	r0, r5
 801b59e:	47b0      	blx	r6
 801b5a0:	1c41      	adds	r1, r0, #1
 801b5a2:	d1c7      	bne.n	801b534 <__sflush_r+0x34>
 801b5a4:	682b      	ldr	r3, [r5, #0]
 801b5a6:	2b00      	cmp	r3, #0
 801b5a8:	d0c4      	beq.n	801b534 <__sflush_r+0x34>
 801b5aa:	2b1d      	cmp	r3, #29
 801b5ac:	d001      	beq.n	801b5b2 <__sflush_r+0xb2>
 801b5ae:	2b16      	cmp	r3, #22
 801b5b0:	d101      	bne.n	801b5b6 <__sflush_r+0xb6>
 801b5b2:	602f      	str	r7, [r5, #0]
 801b5b4:	e7b1      	b.n	801b51a <__sflush_r+0x1a>
 801b5b6:	89a3      	ldrh	r3, [r4, #12]
 801b5b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b5bc:	81a3      	strh	r3, [r4, #12]
 801b5be:	e7ad      	b.n	801b51c <__sflush_r+0x1c>
 801b5c0:	690f      	ldr	r7, [r1, #16]
 801b5c2:	2f00      	cmp	r7, #0
 801b5c4:	d0a9      	beq.n	801b51a <__sflush_r+0x1a>
 801b5c6:	0793      	lsls	r3, r2, #30
 801b5c8:	680e      	ldr	r6, [r1, #0]
 801b5ca:	bf08      	it	eq
 801b5cc:	694b      	ldreq	r3, [r1, #20]
 801b5ce:	600f      	str	r7, [r1, #0]
 801b5d0:	bf18      	it	ne
 801b5d2:	2300      	movne	r3, #0
 801b5d4:	eba6 0807 	sub.w	r8, r6, r7
 801b5d8:	608b      	str	r3, [r1, #8]
 801b5da:	f1b8 0f00 	cmp.w	r8, #0
 801b5de:	dd9c      	ble.n	801b51a <__sflush_r+0x1a>
 801b5e0:	6a21      	ldr	r1, [r4, #32]
 801b5e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801b5e4:	4643      	mov	r3, r8
 801b5e6:	463a      	mov	r2, r7
 801b5e8:	4628      	mov	r0, r5
 801b5ea:	47b0      	blx	r6
 801b5ec:	2800      	cmp	r0, #0
 801b5ee:	dc06      	bgt.n	801b5fe <__sflush_r+0xfe>
 801b5f0:	89a3      	ldrh	r3, [r4, #12]
 801b5f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b5f6:	81a3      	strh	r3, [r4, #12]
 801b5f8:	f04f 30ff 	mov.w	r0, #4294967295
 801b5fc:	e78e      	b.n	801b51c <__sflush_r+0x1c>
 801b5fe:	4407      	add	r7, r0
 801b600:	eba8 0800 	sub.w	r8, r8, r0
 801b604:	e7e9      	b.n	801b5da <__sflush_r+0xda>
 801b606:	bf00      	nop
 801b608:	20400001 	.word	0x20400001

0801b60c <_fflush_r>:
 801b60c:	b538      	push	{r3, r4, r5, lr}
 801b60e:	690b      	ldr	r3, [r1, #16]
 801b610:	4605      	mov	r5, r0
 801b612:	460c      	mov	r4, r1
 801b614:	b913      	cbnz	r3, 801b61c <_fflush_r+0x10>
 801b616:	2500      	movs	r5, #0
 801b618:	4628      	mov	r0, r5
 801b61a:	bd38      	pop	{r3, r4, r5, pc}
 801b61c:	b118      	cbz	r0, 801b626 <_fflush_r+0x1a>
 801b61e:	6983      	ldr	r3, [r0, #24]
 801b620:	b90b      	cbnz	r3, 801b626 <_fflush_r+0x1a>
 801b622:	f000 f887 	bl	801b734 <__sinit>
 801b626:	4b14      	ldr	r3, [pc, #80]	; (801b678 <_fflush_r+0x6c>)
 801b628:	429c      	cmp	r4, r3
 801b62a:	d11b      	bne.n	801b664 <_fflush_r+0x58>
 801b62c:	686c      	ldr	r4, [r5, #4]
 801b62e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b632:	2b00      	cmp	r3, #0
 801b634:	d0ef      	beq.n	801b616 <_fflush_r+0xa>
 801b636:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801b638:	07d0      	lsls	r0, r2, #31
 801b63a:	d404      	bmi.n	801b646 <_fflush_r+0x3a>
 801b63c:	0599      	lsls	r1, r3, #22
 801b63e:	d402      	bmi.n	801b646 <_fflush_r+0x3a>
 801b640:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b642:	f000 f91a 	bl	801b87a <__retarget_lock_acquire_recursive>
 801b646:	4628      	mov	r0, r5
 801b648:	4621      	mov	r1, r4
 801b64a:	f7ff ff59 	bl	801b500 <__sflush_r>
 801b64e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b650:	07da      	lsls	r2, r3, #31
 801b652:	4605      	mov	r5, r0
 801b654:	d4e0      	bmi.n	801b618 <_fflush_r+0xc>
 801b656:	89a3      	ldrh	r3, [r4, #12]
 801b658:	059b      	lsls	r3, r3, #22
 801b65a:	d4dd      	bmi.n	801b618 <_fflush_r+0xc>
 801b65c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b65e:	f000 f90d 	bl	801b87c <__retarget_lock_release_recursive>
 801b662:	e7d9      	b.n	801b618 <_fflush_r+0xc>
 801b664:	4b05      	ldr	r3, [pc, #20]	; (801b67c <_fflush_r+0x70>)
 801b666:	429c      	cmp	r4, r3
 801b668:	d101      	bne.n	801b66e <_fflush_r+0x62>
 801b66a:	68ac      	ldr	r4, [r5, #8]
 801b66c:	e7df      	b.n	801b62e <_fflush_r+0x22>
 801b66e:	4b04      	ldr	r3, [pc, #16]	; (801b680 <_fflush_r+0x74>)
 801b670:	429c      	cmp	r4, r3
 801b672:	bf08      	it	eq
 801b674:	68ec      	ldreq	r4, [r5, #12]
 801b676:	e7da      	b.n	801b62e <_fflush_r+0x22>
 801b678:	0801e03c 	.word	0x0801e03c
 801b67c:	0801e05c 	.word	0x0801e05c
 801b680:	0801e01c 	.word	0x0801e01c

0801b684 <std>:
 801b684:	2300      	movs	r3, #0
 801b686:	b510      	push	{r4, lr}
 801b688:	4604      	mov	r4, r0
 801b68a:	e9c0 3300 	strd	r3, r3, [r0]
 801b68e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b692:	6083      	str	r3, [r0, #8]
 801b694:	8181      	strh	r1, [r0, #12]
 801b696:	6643      	str	r3, [r0, #100]	; 0x64
 801b698:	81c2      	strh	r2, [r0, #14]
 801b69a:	6183      	str	r3, [r0, #24]
 801b69c:	4619      	mov	r1, r3
 801b69e:	2208      	movs	r2, #8
 801b6a0:	305c      	adds	r0, #92	; 0x5c
 801b6a2:	f7fe faf3 	bl	8019c8c <memset>
 801b6a6:	4b05      	ldr	r3, [pc, #20]	; (801b6bc <std+0x38>)
 801b6a8:	6263      	str	r3, [r4, #36]	; 0x24
 801b6aa:	4b05      	ldr	r3, [pc, #20]	; (801b6c0 <std+0x3c>)
 801b6ac:	62a3      	str	r3, [r4, #40]	; 0x28
 801b6ae:	4b05      	ldr	r3, [pc, #20]	; (801b6c4 <std+0x40>)
 801b6b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b6b2:	4b05      	ldr	r3, [pc, #20]	; (801b6c8 <std+0x44>)
 801b6b4:	6224      	str	r4, [r4, #32]
 801b6b6:	6323      	str	r3, [r4, #48]	; 0x30
 801b6b8:	bd10      	pop	{r4, pc}
 801b6ba:	bf00      	nop
 801b6bc:	0801c49d 	.word	0x0801c49d
 801b6c0:	0801c4bf 	.word	0x0801c4bf
 801b6c4:	0801c4f7 	.word	0x0801c4f7
 801b6c8:	0801c51b 	.word	0x0801c51b

0801b6cc <_cleanup_r>:
 801b6cc:	4901      	ldr	r1, [pc, #4]	; (801b6d4 <_cleanup_r+0x8>)
 801b6ce:	f000 b8af 	b.w	801b830 <_fwalk_reent>
 801b6d2:	bf00      	nop
 801b6d4:	0801b60d 	.word	0x0801b60d

0801b6d8 <__sfmoreglue>:
 801b6d8:	b570      	push	{r4, r5, r6, lr}
 801b6da:	1e4a      	subs	r2, r1, #1
 801b6dc:	2568      	movs	r5, #104	; 0x68
 801b6de:	4355      	muls	r5, r2
 801b6e0:	460e      	mov	r6, r1
 801b6e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801b6e6:	f000 fd15 	bl	801c114 <_malloc_r>
 801b6ea:	4604      	mov	r4, r0
 801b6ec:	b140      	cbz	r0, 801b700 <__sfmoreglue+0x28>
 801b6ee:	2100      	movs	r1, #0
 801b6f0:	e9c0 1600 	strd	r1, r6, [r0]
 801b6f4:	300c      	adds	r0, #12
 801b6f6:	60a0      	str	r0, [r4, #8]
 801b6f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801b6fc:	f7fe fac6 	bl	8019c8c <memset>
 801b700:	4620      	mov	r0, r4
 801b702:	bd70      	pop	{r4, r5, r6, pc}

0801b704 <__sfp_lock_acquire>:
 801b704:	4801      	ldr	r0, [pc, #4]	; (801b70c <__sfp_lock_acquire+0x8>)
 801b706:	f000 b8b8 	b.w	801b87a <__retarget_lock_acquire_recursive>
 801b70a:	bf00      	nop
 801b70c:	2000c0fb 	.word	0x2000c0fb

0801b710 <__sfp_lock_release>:
 801b710:	4801      	ldr	r0, [pc, #4]	; (801b718 <__sfp_lock_release+0x8>)
 801b712:	f000 b8b3 	b.w	801b87c <__retarget_lock_release_recursive>
 801b716:	bf00      	nop
 801b718:	2000c0fb 	.word	0x2000c0fb

0801b71c <__sinit_lock_acquire>:
 801b71c:	4801      	ldr	r0, [pc, #4]	; (801b724 <__sinit_lock_acquire+0x8>)
 801b71e:	f000 b8ac 	b.w	801b87a <__retarget_lock_acquire_recursive>
 801b722:	bf00      	nop
 801b724:	2000c0f6 	.word	0x2000c0f6

0801b728 <__sinit_lock_release>:
 801b728:	4801      	ldr	r0, [pc, #4]	; (801b730 <__sinit_lock_release+0x8>)
 801b72a:	f000 b8a7 	b.w	801b87c <__retarget_lock_release_recursive>
 801b72e:	bf00      	nop
 801b730:	2000c0f6 	.word	0x2000c0f6

0801b734 <__sinit>:
 801b734:	b510      	push	{r4, lr}
 801b736:	4604      	mov	r4, r0
 801b738:	f7ff fff0 	bl	801b71c <__sinit_lock_acquire>
 801b73c:	69a3      	ldr	r3, [r4, #24]
 801b73e:	b11b      	cbz	r3, 801b748 <__sinit+0x14>
 801b740:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b744:	f7ff bff0 	b.w	801b728 <__sinit_lock_release>
 801b748:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801b74c:	6523      	str	r3, [r4, #80]	; 0x50
 801b74e:	4b13      	ldr	r3, [pc, #76]	; (801b79c <__sinit+0x68>)
 801b750:	4a13      	ldr	r2, [pc, #76]	; (801b7a0 <__sinit+0x6c>)
 801b752:	681b      	ldr	r3, [r3, #0]
 801b754:	62a2      	str	r2, [r4, #40]	; 0x28
 801b756:	42a3      	cmp	r3, r4
 801b758:	bf04      	itt	eq
 801b75a:	2301      	moveq	r3, #1
 801b75c:	61a3      	streq	r3, [r4, #24]
 801b75e:	4620      	mov	r0, r4
 801b760:	f000 f820 	bl	801b7a4 <__sfp>
 801b764:	6060      	str	r0, [r4, #4]
 801b766:	4620      	mov	r0, r4
 801b768:	f000 f81c 	bl	801b7a4 <__sfp>
 801b76c:	60a0      	str	r0, [r4, #8]
 801b76e:	4620      	mov	r0, r4
 801b770:	f000 f818 	bl	801b7a4 <__sfp>
 801b774:	2200      	movs	r2, #0
 801b776:	60e0      	str	r0, [r4, #12]
 801b778:	2104      	movs	r1, #4
 801b77a:	6860      	ldr	r0, [r4, #4]
 801b77c:	f7ff ff82 	bl	801b684 <std>
 801b780:	68a0      	ldr	r0, [r4, #8]
 801b782:	2201      	movs	r2, #1
 801b784:	2109      	movs	r1, #9
 801b786:	f7ff ff7d 	bl	801b684 <std>
 801b78a:	68e0      	ldr	r0, [r4, #12]
 801b78c:	2202      	movs	r2, #2
 801b78e:	2112      	movs	r1, #18
 801b790:	f7ff ff78 	bl	801b684 <std>
 801b794:	2301      	movs	r3, #1
 801b796:	61a3      	str	r3, [r4, #24]
 801b798:	e7d2      	b.n	801b740 <__sinit+0xc>
 801b79a:	bf00      	nop
 801b79c:	0801df50 	.word	0x0801df50
 801b7a0:	0801b6cd 	.word	0x0801b6cd

0801b7a4 <__sfp>:
 801b7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b7a6:	4607      	mov	r7, r0
 801b7a8:	f7ff ffac 	bl	801b704 <__sfp_lock_acquire>
 801b7ac:	4b1e      	ldr	r3, [pc, #120]	; (801b828 <__sfp+0x84>)
 801b7ae:	681e      	ldr	r6, [r3, #0]
 801b7b0:	69b3      	ldr	r3, [r6, #24]
 801b7b2:	b913      	cbnz	r3, 801b7ba <__sfp+0x16>
 801b7b4:	4630      	mov	r0, r6
 801b7b6:	f7ff ffbd 	bl	801b734 <__sinit>
 801b7ba:	3648      	adds	r6, #72	; 0x48
 801b7bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801b7c0:	3b01      	subs	r3, #1
 801b7c2:	d503      	bpl.n	801b7cc <__sfp+0x28>
 801b7c4:	6833      	ldr	r3, [r6, #0]
 801b7c6:	b30b      	cbz	r3, 801b80c <__sfp+0x68>
 801b7c8:	6836      	ldr	r6, [r6, #0]
 801b7ca:	e7f7      	b.n	801b7bc <__sfp+0x18>
 801b7cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801b7d0:	b9d5      	cbnz	r5, 801b808 <__sfp+0x64>
 801b7d2:	4b16      	ldr	r3, [pc, #88]	; (801b82c <__sfp+0x88>)
 801b7d4:	60e3      	str	r3, [r4, #12]
 801b7d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b7da:	6665      	str	r5, [r4, #100]	; 0x64
 801b7dc:	f000 f84c 	bl	801b878 <__retarget_lock_init_recursive>
 801b7e0:	f7ff ff96 	bl	801b710 <__sfp_lock_release>
 801b7e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801b7e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801b7ec:	6025      	str	r5, [r4, #0]
 801b7ee:	61a5      	str	r5, [r4, #24]
 801b7f0:	2208      	movs	r2, #8
 801b7f2:	4629      	mov	r1, r5
 801b7f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801b7f8:	f7fe fa48 	bl	8019c8c <memset>
 801b7fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801b800:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801b804:	4620      	mov	r0, r4
 801b806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b808:	3468      	adds	r4, #104	; 0x68
 801b80a:	e7d9      	b.n	801b7c0 <__sfp+0x1c>
 801b80c:	2104      	movs	r1, #4
 801b80e:	4638      	mov	r0, r7
 801b810:	f7ff ff62 	bl	801b6d8 <__sfmoreglue>
 801b814:	4604      	mov	r4, r0
 801b816:	6030      	str	r0, [r6, #0]
 801b818:	2800      	cmp	r0, #0
 801b81a:	d1d5      	bne.n	801b7c8 <__sfp+0x24>
 801b81c:	f7ff ff78 	bl	801b710 <__sfp_lock_release>
 801b820:	230c      	movs	r3, #12
 801b822:	603b      	str	r3, [r7, #0]
 801b824:	e7ee      	b.n	801b804 <__sfp+0x60>
 801b826:	bf00      	nop
 801b828:	0801df50 	.word	0x0801df50
 801b82c:	ffff0001 	.word	0xffff0001

0801b830 <_fwalk_reent>:
 801b830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b834:	4606      	mov	r6, r0
 801b836:	4688      	mov	r8, r1
 801b838:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801b83c:	2700      	movs	r7, #0
 801b83e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b842:	f1b9 0901 	subs.w	r9, r9, #1
 801b846:	d505      	bpl.n	801b854 <_fwalk_reent+0x24>
 801b848:	6824      	ldr	r4, [r4, #0]
 801b84a:	2c00      	cmp	r4, #0
 801b84c:	d1f7      	bne.n	801b83e <_fwalk_reent+0xe>
 801b84e:	4638      	mov	r0, r7
 801b850:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b854:	89ab      	ldrh	r3, [r5, #12]
 801b856:	2b01      	cmp	r3, #1
 801b858:	d907      	bls.n	801b86a <_fwalk_reent+0x3a>
 801b85a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b85e:	3301      	adds	r3, #1
 801b860:	d003      	beq.n	801b86a <_fwalk_reent+0x3a>
 801b862:	4629      	mov	r1, r5
 801b864:	4630      	mov	r0, r6
 801b866:	47c0      	blx	r8
 801b868:	4307      	orrs	r7, r0
 801b86a:	3568      	adds	r5, #104	; 0x68
 801b86c:	e7e9      	b.n	801b842 <_fwalk_reent+0x12>
	...

0801b870 <_localeconv_r>:
 801b870:	4800      	ldr	r0, [pc, #0]	; (801b874 <_localeconv_r+0x4>)
 801b872:	4770      	bx	lr
 801b874:	200003b4 	.word	0x200003b4

0801b878 <__retarget_lock_init_recursive>:
 801b878:	4770      	bx	lr

0801b87a <__retarget_lock_acquire_recursive>:
 801b87a:	4770      	bx	lr

0801b87c <__retarget_lock_release_recursive>:
 801b87c:	4770      	bx	lr

0801b87e <__swhatbuf_r>:
 801b87e:	b570      	push	{r4, r5, r6, lr}
 801b880:	460e      	mov	r6, r1
 801b882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b886:	2900      	cmp	r1, #0
 801b888:	b096      	sub	sp, #88	; 0x58
 801b88a:	4614      	mov	r4, r2
 801b88c:	461d      	mov	r5, r3
 801b88e:	da07      	bge.n	801b8a0 <__swhatbuf_r+0x22>
 801b890:	2300      	movs	r3, #0
 801b892:	602b      	str	r3, [r5, #0]
 801b894:	89b3      	ldrh	r3, [r6, #12]
 801b896:	061a      	lsls	r2, r3, #24
 801b898:	d410      	bmi.n	801b8bc <__swhatbuf_r+0x3e>
 801b89a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b89e:	e00e      	b.n	801b8be <__swhatbuf_r+0x40>
 801b8a0:	466a      	mov	r2, sp
 801b8a2:	f000 fe91 	bl	801c5c8 <_fstat_r>
 801b8a6:	2800      	cmp	r0, #0
 801b8a8:	dbf2      	blt.n	801b890 <__swhatbuf_r+0x12>
 801b8aa:	9a01      	ldr	r2, [sp, #4]
 801b8ac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801b8b0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801b8b4:	425a      	negs	r2, r3
 801b8b6:	415a      	adcs	r2, r3
 801b8b8:	602a      	str	r2, [r5, #0]
 801b8ba:	e7ee      	b.n	801b89a <__swhatbuf_r+0x1c>
 801b8bc:	2340      	movs	r3, #64	; 0x40
 801b8be:	2000      	movs	r0, #0
 801b8c0:	6023      	str	r3, [r4, #0]
 801b8c2:	b016      	add	sp, #88	; 0x58
 801b8c4:	bd70      	pop	{r4, r5, r6, pc}
	...

0801b8c8 <__smakebuf_r>:
 801b8c8:	898b      	ldrh	r3, [r1, #12]
 801b8ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801b8cc:	079d      	lsls	r5, r3, #30
 801b8ce:	4606      	mov	r6, r0
 801b8d0:	460c      	mov	r4, r1
 801b8d2:	d507      	bpl.n	801b8e4 <__smakebuf_r+0x1c>
 801b8d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801b8d8:	6023      	str	r3, [r4, #0]
 801b8da:	6123      	str	r3, [r4, #16]
 801b8dc:	2301      	movs	r3, #1
 801b8de:	6163      	str	r3, [r4, #20]
 801b8e0:	b002      	add	sp, #8
 801b8e2:	bd70      	pop	{r4, r5, r6, pc}
 801b8e4:	ab01      	add	r3, sp, #4
 801b8e6:	466a      	mov	r2, sp
 801b8e8:	f7ff ffc9 	bl	801b87e <__swhatbuf_r>
 801b8ec:	9900      	ldr	r1, [sp, #0]
 801b8ee:	4605      	mov	r5, r0
 801b8f0:	4630      	mov	r0, r6
 801b8f2:	f000 fc0f 	bl	801c114 <_malloc_r>
 801b8f6:	b948      	cbnz	r0, 801b90c <__smakebuf_r+0x44>
 801b8f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b8fc:	059a      	lsls	r2, r3, #22
 801b8fe:	d4ef      	bmi.n	801b8e0 <__smakebuf_r+0x18>
 801b900:	f023 0303 	bic.w	r3, r3, #3
 801b904:	f043 0302 	orr.w	r3, r3, #2
 801b908:	81a3      	strh	r3, [r4, #12]
 801b90a:	e7e3      	b.n	801b8d4 <__smakebuf_r+0xc>
 801b90c:	4b0d      	ldr	r3, [pc, #52]	; (801b944 <__smakebuf_r+0x7c>)
 801b90e:	62b3      	str	r3, [r6, #40]	; 0x28
 801b910:	89a3      	ldrh	r3, [r4, #12]
 801b912:	6020      	str	r0, [r4, #0]
 801b914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b918:	81a3      	strh	r3, [r4, #12]
 801b91a:	9b00      	ldr	r3, [sp, #0]
 801b91c:	6163      	str	r3, [r4, #20]
 801b91e:	9b01      	ldr	r3, [sp, #4]
 801b920:	6120      	str	r0, [r4, #16]
 801b922:	b15b      	cbz	r3, 801b93c <__smakebuf_r+0x74>
 801b924:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b928:	4630      	mov	r0, r6
 801b92a:	f000 fe5f 	bl	801c5ec <_isatty_r>
 801b92e:	b128      	cbz	r0, 801b93c <__smakebuf_r+0x74>
 801b930:	89a3      	ldrh	r3, [r4, #12]
 801b932:	f023 0303 	bic.w	r3, r3, #3
 801b936:	f043 0301 	orr.w	r3, r3, #1
 801b93a:	81a3      	strh	r3, [r4, #12]
 801b93c:	89a0      	ldrh	r0, [r4, #12]
 801b93e:	4305      	orrs	r5, r0
 801b940:	81a5      	strh	r5, [r4, #12]
 801b942:	e7cd      	b.n	801b8e0 <__smakebuf_r+0x18>
 801b944:	0801b6cd 	.word	0x0801b6cd

0801b948 <malloc>:
 801b948:	4b02      	ldr	r3, [pc, #8]	; (801b954 <malloc+0xc>)
 801b94a:	4601      	mov	r1, r0
 801b94c:	6818      	ldr	r0, [r3, #0]
 801b94e:	f000 bbe1 	b.w	801c114 <_malloc_r>
 801b952:	bf00      	nop
 801b954:	20000260 	.word	0x20000260

0801b958 <_Balloc>:
 801b958:	b570      	push	{r4, r5, r6, lr}
 801b95a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801b95c:	4604      	mov	r4, r0
 801b95e:	460d      	mov	r5, r1
 801b960:	b976      	cbnz	r6, 801b980 <_Balloc+0x28>
 801b962:	2010      	movs	r0, #16
 801b964:	f7ff fff0 	bl	801b948 <malloc>
 801b968:	4602      	mov	r2, r0
 801b96a:	6260      	str	r0, [r4, #36]	; 0x24
 801b96c:	b920      	cbnz	r0, 801b978 <_Balloc+0x20>
 801b96e:	4b18      	ldr	r3, [pc, #96]	; (801b9d0 <_Balloc+0x78>)
 801b970:	4818      	ldr	r0, [pc, #96]	; (801b9d4 <_Balloc+0x7c>)
 801b972:	2166      	movs	r1, #102	; 0x66
 801b974:	f000 fde8 	bl	801c548 <__assert_func>
 801b978:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b97c:	6006      	str	r6, [r0, #0]
 801b97e:	60c6      	str	r6, [r0, #12]
 801b980:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801b982:	68f3      	ldr	r3, [r6, #12]
 801b984:	b183      	cbz	r3, 801b9a8 <_Balloc+0x50>
 801b986:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b988:	68db      	ldr	r3, [r3, #12]
 801b98a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b98e:	b9b8      	cbnz	r0, 801b9c0 <_Balloc+0x68>
 801b990:	2101      	movs	r1, #1
 801b992:	fa01 f605 	lsl.w	r6, r1, r5
 801b996:	1d72      	adds	r2, r6, #5
 801b998:	0092      	lsls	r2, r2, #2
 801b99a:	4620      	mov	r0, r4
 801b99c:	f000 fb5a 	bl	801c054 <_calloc_r>
 801b9a0:	b160      	cbz	r0, 801b9bc <_Balloc+0x64>
 801b9a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b9a6:	e00e      	b.n	801b9c6 <_Balloc+0x6e>
 801b9a8:	2221      	movs	r2, #33	; 0x21
 801b9aa:	2104      	movs	r1, #4
 801b9ac:	4620      	mov	r0, r4
 801b9ae:	f000 fb51 	bl	801c054 <_calloc_r>
 801b9b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b9b4:	60f0      	str	r0, [r6, #12]
 801b9b6:	68db      	ldr	r3, [r3, #12]
 801b9b8:	2b00      	cmp	r3, #0
 801b9ba:	d1e4      	bne.n	801b986 <_Balloc+0x2e>
 801b9bc:	2000      	movs	r0, #0
 801b9be:	bd70      	pop	{r4, r5, r6, pc}
 801b9c0:	6802      	ldr	r2, [r0, #0]
 801b9c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b9c6:	2300      	movs	r3, #0
 801b9c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b9cc:	e7f7      	b.n	801b9be <_Balloc+0x66>
 801b9ce:	bf00      	nop
 801b9d0:	0801df95 	.word	0x0801df95
 801b9d4:	0801e07c 	.word	0x0801e07c

0801b9d8 <_Bfree>:
 801b9d8:	b570      	push	{r4, r5, r6, lr}
 801b9da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801b9dc:	4605      	mov	r5, r0
 801b9de:	460c      	mov	r4, r1
 801b9e0:	b976      	cbnz	r6, 801ba00 <_Bfree+0x28>
 801b9e2:	2010      	movs	r0, #16
 801b9e4:	f7ff ffb0 	bl	801b948 <malloc>
 801b9e8:	4602      	mov	r2, r0
 801b9ea:	6268      	str	r0, [r5, #36]	; 0x24
 801b9ec:	b920      	cbnz	r0, 801b9f8 <_Bfree+0x20>
 801b9ee:	4b09      	ldr	r3, [pc, #36]	; (801ba14 <_Bfree+0x3c>)
 801b9f0:	4809      	ldr	r0, [pc, #36]	; (801ba18 <_Bfree+0x40>)
 801b9f2:	218a      	movs	r1, #138	; 0x8a
 801b9f4:	f000 fda8 	bl	801c548 <__assert_func>
 801b9f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b9fc:	6006      	str	r6, [r0, #0]
 801b9fe:	60c6      	str	r6, [r0, #12]
 801ba00:	b13c      	cbz	r4, 801ba12 <_Bfree+0x3a>
 801ba02:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801ba04:	6862      	ldr	r2, [r4, #4]
 801ba06:	68db      	ldr	r3, [r3, #12]
 801ba08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ba0c:	6021      	str	r1, [r4, #0]
 801ba0e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ba12:	bd70      	pop	{r4, r5, r6, pc}
 801ba14:	0801df95 	.word	0x0801df95
 801ba18:	0801e07c 	.word	0x0801e07c

0801ba1c <__multadd>:
 801ba1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ba20:	690e      	ldr	r6, [r1, #16]
 801ba22:	4607      	mov	r7, r0
 801ba24:	4698      	mov	r8, r3
 801ba26:	460c      	mov	r4, r1
 801ba28:	f101 0014 	add.w	r0, r1, #20
 801ba2c:	2300      	movs	r3, #0
 801ba2e:	6805      	ldr	r5, [r0, #0]
 801ba30:	b2a9      	uxth	r1, r5
 801ba32:	fb02 8101 	mla	r1, r2, r1, r8
 801ba36:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801ba3a:	0c2d      	lsrs	r5, r5, #16
 801ba3c:	fb02 c505 	mla	r5, r2, r5, ip
 801ba40:	b289      	uxth	r1, r1
 801ba42:	3301      	adds	r3, #1
 801ba44:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801ba48:	429e      	cmp	r6, r3
 801ba4a:	f840 1b04 	str.w	r1, [r0], #4
 801ba4e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801ba52:	dcec      	bgt.n	801ba2e <__multadd+0x12>
 801ba54:	f1b8 0f00 	cmp.w	r8, #0
 801ba58:	d022      	beq.n	801baa0 <__multadd+0x84>
 801ba5a:	68a3      	ldr	r3, [r4, #8]
 801ba5c:	42b3      	cmp	r3, r6
 801ba5e:	dc19      	bgt.n	801ba94 <__multadd+0x78>
 801ba60:	6861      	ldr	r1, [r4, #4]
 801ba62:	4638      	mov	r0, r7
 801ba64:	3101      	adds	r1, #1
 801ba66:	f7ff ff77 	bl	801b958 <_Balloc>
 801ba6a:	4605      	mov	r5, r0
 801ba6c:	b928      	cbnz	r0, 801ba7a <__multadd+0x5e>
 801ba6e:	4602      	mov	r2, r0
 801ba70:	4b0d      	ldr	r3, [pc, #52]	; (801baa8 <__multadd+0x8c>)
 801ba72:	480e      	ldr	r0, [pc, #56]	; (801baac <__multadd+0x90>)
 801ba74:	21b5      	movs	r1, #181	; 0xb5
 801ba76:	f000 fd67 	bl	801c548 <__assert_func>
 801ba7a:	6922      	ldr	r2, [r4, #16]
 801ba7c:	3202      	adds	r2, #2
 801ba7e:	f104 010c 	add.w	r1, r4, #12
 801ba82:	0092      	lsls	r2, r2, #2
 801ba84:	300c      	adds	r0, #12
 801ba86:	f7fe f8f3 	bl	8019c70 <memcpy>
 801ba8a:	4621      	mov	r1, r4
 801ba8c:	4638      	mov	r0, r7
 801ba8e:	f7ff ffa3 	bl	801b9d8 <_Bfree>
 801ba92:	462c      	mov	r4, r5
 801ba94:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801ba98:	3601      	adds	r6, #1
 801ba9a:	f8c3 8014 	str.w	r8, [r3, #20]
 801ba9e:	6126      	str	r6, [r4, #16]
 801baa0:	4620      	mov	r0, r4
 801baa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801baa6:	bf00      	nop
 801baa8:	0801e00b 	.word	0x0801e00b
 801baac:	0801e07c 	.word	0x0801e07c

0801bab0 <__hi0bits>:
 801bab0:	0c03      	lsrs	r3, r0, #16
 801bab2:	041b      	lsls	r3, r3, #16
 801bab4:	b9d3      	cbnz	r3, 801baec <__hi0bits+0x3c>
 801bab6:	0400      	lsls	r0, r0, #16
 801bab8:	2310      	movs	r3, #16
 801baba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801babe:	bf04      	itt	eq
 801bac0:	0200      	lsleq	r0, r0, #8
 801bac2:	3308      	addeq	r3, #8
 801bac4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801bac8:	bf04      	itt	eq
 801baca:	0100      	lsleq	r0, r0, #4
 801bacc:	3304      	addeq	r3, #4
 801bace:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801bad2:	bf04      	itt	eq
 801bad4:	0080      	lsleq	r0, r0, #2
 801bad6:	3302      	addeq	r3, #2
 801bad8:	2800      	cmp	r0, #0
 801bada:	db05      	blt.n	801bae8 <__hi0bits+0x38>
 801badc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801bae0:	f103 0301 	add.w	r3, r3, #1
 801bae4:	bf08      	it	eq
 801bae6:	2320      	moveq	r3, #32
 801bae8:	4618      	mov	r0, r3
 801baea:	4770      	bx	lr
 801baec:	2300      	movs	r3, #0
 801baee:	e7e4      	b.n	801baba <__hi0bits+0xa>

0801baf0 <__lo0bits>:
 801baf0:	6803      	ldr	r3, [r0, #0]
 801baf2:	f013 0207 	ands.w	r2, r3, #7
 801baf6:	4601      	mov	r1, r0
 801baf8:	d00b      	beq.n	801bb12 <__lo0bits+0x22>
 801bafa:	07da      	lsls	r2, r3, #31
 801bafc:	d424      	bmi.n	801bb48 <__lo0bits+0x58>
 801bafe:	0798      	lsls	r0, r3, #30
 801bb00:	bf49      	itett	mi
 801bb02:	085b      	lsrmi	r3, r3, #1
 801bb04:	089b      	lsrpl	r3, r3, #2
 801bb06:	2001      	movmi	r0, #1
 801bb08:	600b      	strmi	r3, [r1, #0]
 801bb0a:	bf5c      	itt	pl
 801bb0c:	600b      	strpl	r3, [r1, #0]
 801bb0e:	2002      	movpl	r0, #2
 801bb10:	4770      	bx	lr
 801bb12:	b298      	uxth	r0, r3
 801bb14:	b9b0      	cbnz	r0, 801bb44 <__lo0bits+0x54>
 801bb16:	0c1b      	lsrs	r3, r3, #16
 801bb18:	2010      	movs	r0, #16
 801bb1a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801bb1e:	bf04      	itt	eq
 801bb20:	0a1b      	lsreq	r3, r3, #8
 801bb22:	3008      	addeq	r0, #8
 801bb24:	071a      	lsls	r2, r3, #28
 801bb26:	bf04      	itt	eq
 801bb28:	091b      	lsreq	r3, r3, #4
 801bb2a:	3004      	addeq	r0, #4
 801bb2c:	079a      	lsls	r2, r3, #30
 801bb2e:	bf04      	itt	eq
 801bb30:	089b      	lsreq	r3, r3, #2
 801bb32:	3002      	addeq	r0, #2
 801bb34:	07da      	lsls	r2, r3, #31
 801bb36:	d403      	bmi.n	801bb40 <__lo0bits+0x50>
 801bb38:	085b      	lsrs	r3, r3, #1
 801bb3a:	f100 0001 	add.w	r0, r0, #1
 801bb3e:	d005      	beq.n	801bb4c <__lo0bits+0x5c>
 801bb40:	600b      	str	r3, [r1, #0]
 801bb42:	4770      	bx	lr
 801bb44:	4610      	mov	r0, r2
 801bb46:	e7e8      	b.n	801bb1a <__lo0bits+0x2a>
 801bb48:	2000      	movs	r0, #0
 801bb4a:	4770      	bx	lr
 801bb4c:	2020      	movs	r0, #32
 801bb4e:	4770      	bx	lr

0801bb50 <__i2b>:
 801bb50:	b510      	push	{r4, lr}
 801bb52:	460c      	mov	r4, r1
 801bb54:	2101      	movs	r1, #1
 801bb56:	f7ff feff 	bl	801b958 <_Balloc>
 801bb5a:	4602      	mov	r2, r0
 801bb5c:	b928      	cbnz	r0, 801bb6a <__i2b+0x1a>
 801bb5e:	4b05      	ldr	r3, [pc, #20]	; (801bb74 <__i2b+0x24>)
 801bb60:	4805      	ldr	r0, [pc, #20]	; (801bb78 <__i2b+0x28>)
 801bb62:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801bb66:	f000 fcef 	bl	801c548 <__assert_func>
 801bb6a:	2301      	movs	r3, #1
 801bb6c:	6144      	str	r4, [r0, #20]
 801bb6e:	6103      	str	r3, [r0, #16]
 801bb70:	bd10      	pop	{r4, pc}
 801bb72:	bf00      	nop
 801bb74:	0801e00b 	.word	0x0801e00b
 801bb78:	0801e07c 	.word	0x0801e07c

0801bb7c <__multiply>:
 801bb7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb80:	4614      	mov	r4, r2
 801bb82:	690a      	ldr	r2, [r1, #16]
 801bb84:	6923      	ldr	r3, [r4, #16]
 801bb86:	429a      	cmp	r2, r3
 801bb88:	bfb8      	it	lt
 801bb8a:	460b      	movlt	r3, r1
 801bb8c:	460d      	mov	r5, r1
 801bb8e:	bfbc      	itt	lt
 801bb90:	4625      	movlt	r5, r4
 801bb92:	461c      	movlt	r4, r3
 801bb94:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801bb98:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801bb9c:	68ab      	ldr	r3, [r5, #8]
 801bb9e:	6869      	ldr	r1, [r5, #4]
 801bba0:	eb0a 0709 	add.w	r7, sl, r9
 801bba4:	42bb      	cmp	r3, r7
 801bba6:	b085      	sub	sp, #20
 801bba8:	bfb8      	it	lt
 801bbaa:	3101      	addlt	r1, #1
 801bbac:	f7ff fed4 	bl	801b958 <_Balloc>
 801bbb0:	b930      	cbnz	r0, 801bbc0 <__multiply+0x44>
 801bbb2:	4602      	mov	r2, r0
 801bbb4:	4b42      	ldr	r3, [pc, #264]	; (801bcc0 <__multiply+0x144>)
 801bbb6:	4843      	ldr	r0, [pc, #268]	; (801bcc4 <__multiply+0x148>)
 801bbb8:	f240 115d 	movw	r1, #349	; 0x15d
 801bbbc:	f000 fcc4 	bl	801c548 <__assert_func>
 801bbc0:	f100 0614 	add.w	r6, r0, #20
 801bbc4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801bbc8:	4633      	mov	r3, r6
 801bbca:	2200      	movs	r2, #0
 801bbcc:	4543      	cmp	r3, r8
 801bbce:	d31e      	bcc.n	801bc0e <__multiply+0x92>
 801bbd0:	f105 0c14 	add.w	ip, r5, #20
 801bbd4:	f104 0314 	add.w	r3, r4, #20
 801bbd8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801bbdc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801bbe0:	9202      	str	r2, [sp, #8]
 801bbe2:	ebac 0205 	sub.w	r2, ip, r5
 801bbe6:	3a15      	subs	r2, #21
 801bbe8:	f022 0203 	bic.w	r2, r2, #3
 801bbec:	3204      	adds	r2, #4
 801bbee:	f105 0115 	add.w	r1, r5, #21
 801bbf2:	458c      	cmp	ip, r1
 801bbf4:	bf38      	it	cc
 801bbf6:	2204      	movcc	r2, #4
 801bbf8:	9201      	str	r2, [sp, #4]
 801bbfa:	9a02      	ldr	r2, [sp, #8]
 801bbfc:	9303      	str	r3, [sp, #12]
 801bbfe:	429a      	cmp	r2, r3
 801bc00:	d808      	bhi.n	801bc14 <__multiply+0x98>
 801bc02:	2f00      	cmp	r7, #0
 801bc04:	dc55      	bgt.n	801bcb2 <__multiply+0x136>
 801bc06:	6107      	str	r7, [r0, #16]
 801bc08:	b005      	add	sp, #20
 801bc0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bc0e:	f843 2b04 	str.w	r2, [r3], #4
 801bc12:	e7db      	b.n	801bbcc <__multiply+0x50>
 801bc14:	f8b3 a000 	ldrh.w	sl, [r3]
 801bc18:	f1ba 0f00 	cmp.w	sl, #0
 801bc1c:	d020      	beq.n	801bc60 <__multiply+0xe4>
 801bc1e:	f105 0e14 	add.w	lr, r5, #20
 801bc22:	46b1      	mov	r9, r6
 801bc24:	2200      	movs	r2, #0
 801bc26:	f85e 4b04 	ldr.w	r4, [lr], #4
 801bc2a:	f8d9 b000 	ldr.w	fp, [r9]
 801bc2e:	b2a1      	uxth	r1, r4
 801bc30:	fa1f fb8b 	uxth.w	fp, fp
 801bc34:	fb0a b101 	mla	r1, sl, r1, fp
 801bc38:	4411      	add	r1, r2
 801bc3a:	f8d9 2000 	ldr.w	r2, [r9]
 801bc3e:	0c24      	lsrs	r4, r4, #16
 801bc40:	0c12      	lsrs	r2, r2, #16
 801bc42:	fb0a 2404 	mla	r4, sl, r4, r2
 801bc46:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801bc4a:	b289      	uxth	r1, r1
 801bc4c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801bc50:	45f4      	cmp	ip, lr
 801bc52:	f849 1b04 	str.w	r1, [r9], #4
 801bc56:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801bc5a:	d8e4      	bhi.n	801bc26 <__multiply+0xaa>
 801bc5c:	9901      	ldr	r1, [sp, #4]
 801bc5e:	5072      	str	r2, [r6, r1]
 801bc60:	9a03      	ldr	r2, [sp, #12]
 801bc62:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801bc66:	3304      	adds	r3, #4
 801bc68:	f1b9 0f00 	cmp.w	r9, #0
 801bc6c:	d01f      	beq.n	801bcae <__multiply+0x132>
 801bc6e:	6834      	ldr	r4, [r6, #0]
 801bc70:	f105 0114 	add.w	r1, r5, #20
 801bc74:	46b6      	mov	lr, r6
 801bc76:	f04f 0a00 	mov.w	sl, #0
 801bc7a:	880a      	ldrh	r2, [r1, #0]
 801bc7c:	f8be b002 	ldrh.w	fp, [lr, #2]
 801bc80:	fb09 b202 	mla	r2, r9, r2, fp
 801bc84:	4492      	add	sl, r2
 801bc86:	b2a4      	uxth	r4, r4
 801bc88:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801bc8c:	f84e 4b04 	str.w	r4, [lr], #4
 801bc90:	f851 4b04 	ldr.w	r4, [r1], #4
 801bc94:	f8be 2000 	ldrh.w	r2, [lr]
 801bc98:	0c24      	lsrs	r4, r4, #16
 801bc9a:	fb09 2404 	mla	r4, r9, r4, r2
 801bc9e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801bca2:	458c      	cmp	ip, r1
 801bca4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801bca8:	d8e7      	bhi.n	801bc7a <__multiply+0xfe>
 801bcaa:	9a01      	ldr	r2, [sp, #4]
 801bcac:	50b4      	str	r4, [r6, r2]
 801bcae:	3604      	adds	r6, #4
 801bcb0:	e7a3      	b.n	801bbfa <__multiply+0x7e>
 801bcb2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801bcb6:	2b00      	cmp	r3, #0
 801bcb8:	d1a5      	bne.n	801bc06 <__multiply+0x8a>
 801bcba:	3f01      	subs	r7, #1
 801bcbc:	e7a1      	b.n	801bc02 <__multiply+0x86>
 801bcbe:	bf00      	nop
 801bcc0:	0801e00b 	.word	0x0801e00b
 801bcc4:	0801e07c 	.word	0x0801e07c

0801bcc8 <__pow5mult>:
 801bcc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bccc:	4615      	mov	r5, r2
 801bcce:	f012 0203 	ands.w	r2, r2, #3
 801bcd2:	4606      	mov	r6, r0
 801bcd4:	460f      	mov	r7, r1
 801bcd6:	d007      	beq.n	801bce8 <__pow5mult+0x20>
 801bcd8:	4c25      	ldr	r4, [pc, #148]	; (801bd70 <__pow5mult+0xa8>)
 801bcda:	3a01      	subs	r2, #1
 801bcdc:	2300      	movs	r3, #0
 801bcde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801bce2:	f7ff fe9b 	bl	801ba1c <__multadd>
 801bce6:	4607      	mov	r7, r0
 801bce8:	10ad      	asrs	r5, r5, #2
 801bcea:	d03d      	beq.n	801bd68 <__pow5mult+0xa0>
 801bcec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801bcee:	b97c      	cbnz	r4, 801bd10 <__pow5mult+0x48>
 801bcf0:	2010      	movs	r0, #16
 801bcf2:	f7ff fe29 	bl	801b948 <malloc>
 801bcf6:	4602      	mov	r2, r0
 801bcf8:	6270      	str	r0, [r6, #36]	; 0x24
 801bcfa:	b928      	cbnz	r0, 801bd08 <__pow5mult+0x40>
 801bcfc:	4b1d      	ldr	r3, [pc, #116]	; (801bd74 <__pow5mult+0xac>)
 801bcfe:	481e      	ldr	r0, [pc, #120]	; (801bd78 <__pow5mult+0xb0>)
 801bd00:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801bd04:	f000 fc20 	bl	801c548 <__assert_func>
 801bd08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801bd0c:	6004      	str	r4, [r0, #0]
 801bd0e:	60c4      	str	r4, [r0, #12]
 801bd10:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801bd14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801bd18:	b94c      	cbnz	r4, 801bd2e <__pow5mult+0x66>
 801bd1a:	f240 2171 	movw	r1, #625	; 0x271
 801bd1e:	4630      	mov	r0, r6
 801bd20:	f7ff ff16 	bl	801bb50 <__i2b>
 801bd24:	2300      	movs	r3, #0
 801bd26:	f8c8 0008 	str.w	r0, [r8, #8]
 801bd2a:	4604      	mov	r4, r0
 801bd2c:	6003      	str	r3, [r0, #0]
 801bd2e:	f04f 0900 	mov.w	r9, #0
 801bd32:	07eb      	lsls	r3, r5, #31
 801bd34:	d50a      	bpl.n	801bd4c <__pow5mult+0x84>
 801bd36:	4639      	mov	r1, r7
 801bd38:	4622      	mov	r2, r4
 801bd3a:	4630      	mov	r0, r6
 801bd3c:	f7ff ff1e 	bl	801bb7c <__multiply>
 801bd40:	4639      	mov	r1, r7
 801bd42:	4680      	mov	r8, r0
 801bd44:	4630      	mov	r0, r6
 801bd46:	f7ff fe47 	bl	801b9d8 <_Bfree>
 801bd4a:	4647      	mov	r7, r8
 801bd4c:	106d      	asrs	r5, r5, #1
 801bd4e:	d00b      	beq.n	801bd68 <__pow5mult+0xa0>
 801bd50:	6820      	ldr	r0, [r4, #0]
 801bd52:	b938      	cbnz	r0, 801bd64 <__pow5mult+0x9c>
 801bd54:	4622      	mov	r2, r4
 801bd56:	4621      	mov	r1, r4
 801bd58:	4630      	mov	r0, r6
 801bd5a:	f7ff ff0f 	bl	801bb7c <__multiply>
 801bd5e:	6020      	str	r0, [r4, #0]
 801bd60:	f8c0 9000 	str.w	r9, [r0]
 801bd64:	4604      	mov	r4, r0
 801bd66:	e7e4      	b.n	801bd32 <__pow5mult+0x6a>
 801bd68:	4638      	mov	r0, r7
 801bd6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bd6e:	bf00      	nop
 801bd70:	0801e1d0 	.word	0x0801e1d0
 801bd74:	0801df95 	.word	0x0801df95
 801bd78:	0801e07c 	.word	0x0801e07c

0801bd7c <__lshift>:
 801bd7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bd80:	460c      	mov	r4, r1
 801bd82:	6849      	ldr	r1, [r1, #4]
 801bd84:	6923      	ldr	r3, [r4, #16]
 801bd86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801bd8a:	68a3      	ldr	r3, [r4, #8]
 801bd8c:	4607      	mov	r7, r0
 801bd8e:	4691      	mov	r9, r2
 801bd90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801bd94:	f108 0601 	add.w	r6, r8, #1
 801bd98:	42b3      	cmp	r3, r6
 801bd9a:	db0b      	blt.n	801bdb4 <__lshift+0x38>
 801bd9c:	4638      	mov	r0, r7
 801bd9e:	f7ff fddb 	bl	801b958 <_Balloc>
 801bda2:	4605      	mov	r5, r0
 801bda4:	b948      	cbnz	r0, 801bdba <__lshift+0x3e>
 801bda6:	4602      	mov	r2, r0
 801bda8:	4b28      	ldr	r3, [pc, #160]	; (801be4c <__lshift+0xd0>)
 801bdaa:	4829      	ldr	r0, [pc, #164]	; (801be50 <__lshift+0xd4>)
 801bdac:	f240 11d9 	movw	r1, #473	; 0x1d9
 801bdb0:	f000 fbca 	bl	801c548 <__assert_func>
 801bdb4:	3101      	adds	r1, #1
 801bdb6:	005b      	lsls	r3, r3, #1
 801bdb8:	e7ee      	b.n	801bd98 <__lshift+0x1c>
 801bdba:	2300      	movs	r3, #0
 801bdbc:	f100 0114 	add.w	r1, r0, #20
 801bdc0:	f100 0210 	add.w	r2, r0, #16
 801bdc4:	4618      	mov	r0, r3
 801bdc6:	4553      	cmp	r3, sl
 801bdc8:	db33      	blt.n	801be32 <__lshift+0xb6>
 801bdca:	6920      	ldr	r0, [r4, #16]
 801bdcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801bdd0:	f104 0314 	add.w	r3, r4, #20
 801bdd4:	f019 091f 	ands.w	r9, r9, #31
 801bdd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801bddc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801bde0:	d02b      	beq.n	801be3a <__lshift+0xbe>
 801bde2:	f1c9 0e20 	rsb	lr, r9, #32
 801bde6:	468a      	mov	sl, r1
 801bde8:	2200      	movs	r2, #0
 801bdea:	6818      	ldr	r0, [r3, #0]
 801bdec:	fa00 f009 	lsl.w	r0, r0, r9
 801bdf0:	4302      	orrs	r2, r0
 801bdf2:	f84a 2b04 	str.w	r2, [sl], #4
 801bdf6:	f853 2b04 	ldr.w	r2, [r3], #4
 801bdfa:	459c      	cmp	ip, r3
 801bdfc:	fa22 f20e 	lsr.w	r2, r2, lr
 801be00:	d8f3      	bhi.n	801bdea <__lshift+0x6e>
 801be02:	ebac 0304 	sub.w	r3, ip, r4
 801be06:	3b15      	subs	r3, #21
 801be08:	f023 0303 	bic.w	r3, r3, #3
 801be0c:	3304      	adds	r3, #4
 801be0e:	f104 0015 	add.w	r0, r4, #21
 801be12:	4584      	cmp	ip, r0
 801be14:	bf38      	it	cc
 801be16:	2304      	movcc	r3, #4
 801be18:	50ca      	str	r2, [r1, r3]
 801be1a:	b10a      	cbz	r2, 801be20 <__lshift+0xa4>
 801be1c:	f108 0602 	add.w	r6, r8, #2
 801be20:	3e01      	subs	r6, #1
 801be22:	4638      	mov	r0, r7
 801be24:	612e      	str	r6, [r5, #16]
 801be26:	4621      	mov	r1, r4
 801be28:	f7ff fdd6 	bl	801b9d8 <_Bfree>
 801be2c:	4628      	mov	r0, r5
 801be2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801be32:	f842 0f04 	str.w	r0, [r2, #4]!
 801be36:	3301      	adds	r3, #1
 801be38:	e7c5      	b.n	801bdc6 <__lshift+0x4a>
 801be3a:	3904      	subs	r1, #4
 801be3c:	f853 2b04 	ldr.w	r2, [r3], #4
 801be40:	f841 2f04 	str.w	r2, [r1, #4]!
 801be44:	459c      	cmp	ip, r3
 801be46:	d8f9      	bhi.n	801be3c <__lshift+0xc0>
 801be48:	e7ea      	b.n	801be20 <__lshift+0xa4>
 801be4a:	bf00      	nop
 801be4c:	0801e00b 	.word	0x0801e00b
 801be50:	0801e07c 	.word	0x0801e07c

0801be54 <__mcmp>:
 801be54:	b530      	push	{r4, r5, lr}
 801be56:	6902      	ldr	r2, [r0, #16]
 801be58:	690c      	ldr	r4, [r1, #16]
 801be5a:	1b12      	subs	r2, r2, r4
 801be5c:	d10e      	bne.n	801be7c <__mcmp+0x28>
 801be5e:	f100 0314 	add.w	r3, r0, #20
 801be62:	3114      	adds	r1, #20
 801be64:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801be68:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801be6c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801be70:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801be74:	42a5      	cmp	r5, r4
 801be76:	d003      	beq.n	801be80 <__mcmp+0x2c>
 801be78:	d305      	bcc.n	801be86 <__mcmp+0x32>
 801be7a:	2201      	movs	r2, #1
 801be7c:	4610      	mov	r0, r2
 801be7e:	bd30      	pop	{r4, r5, pc}
 801be80:	4283      	cmp	r3, r0
 801be82:	d3f3      	bcc.n	801be6c <__mcmp+0x18>
 801be84:	e7fa      	b.n	801be7c <__mcmp+0x28>
 801be86:	f04f 32ff 	mov.w	r2, #4294967295
 801be8a:	e7f7      	b.n	801be7c <__mcmp+0x28>

0801be8c <__mdiff>:
 801be8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801be90:	460c      	mov	r4, r1
 801be92:	4606      	mov	r6, r0
 801be94:	4611      	mov	r1, r2
 801be96:	4620      	mov	r0, r4
 801be98:	4617      	mov	r7, r2
 801be9a:	f7ff ffdb 	bl	801be54 <__mcmp>
 801be9e:	1e05      	subs	r5, r0, #0
 801bea0:	d110      	bne.n	801bec4 <__mdiff+0x38>
 801bea2:	4629      	mov	r1, r5
 801bea4:	4630      	mov	r0, r6
 801bea6:	f7ff fd57 	bl	801b958 <_Balloc>
 801beaa:	b930      	cbnz	r0, 801beba <__mdiff+0x2e>
 801beac:	4b39      	ldr	r3, [pc, #228]	; (801bf94 <__mdiff+0x108>)
 801beae:	4602      	mov	r2, r0
 801beb0:	f240 2132 	movw	r1, #562	; 0x232
 801beb4:	4838      	ldr	r0, [pc, #224]	; (801bf98 <__mdiff+0x10c>)
 801beb6:	f000 fb47 	bl	801c548 <__assert_func>
 801beba:	2301      	movs	r3, #1
 801bebc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801bec0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bec4:	bfa4      	itt	ge
 801bec6:	463b      	movge	r3, r7
 801bec8:	4627      	movge	r7, r4
 801beca:	4630      	mov	r0, r6
 801becc:	6879      	ldr	r1, [r7, #4]
 801bece:	bfa6      	itte	ge
 801bed0:	461c      	movge	r4, r3
 801bed2:	2500      	movge	r5, #0
 801bed4:	2501      	movlt	r5, #1
 801bed6:	f7ff fd3f 	bl	801b958 <_Balloc>
 801beda:	b920      	cbnz	r0, 801bee6 <__mdiff+0x5a>
 801bedc:	4b2d      	ldr	r3, [pc, #180]	; (801bf94 <__mdiff+0x108>)
 801bede:	4602      	mov	r2, r0
 801bee0:	f44f 7110 	mov.w	r1, #576	; 0x240
 801bee4:	e7e6      	b.n	801beb4 <__mdiff+0x28>
 801bee6:	693e      	ldr	r6, [r7, #16]
 801bee8:	60c5      	str	r5, [r0, #12]
 801beea:	6925      	ldr	r5, [r4, #16]
 801beec:	f107 0114 	add.w	r1, r7, #20
 801bef0:	f104 0914 	add.w	r9, r4, #20
 801bef4:	f100 0e14 	add.w	lr, r0, #20
 801bef8:	f107 0210 	add.w	r2, r7, #16
 801befc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801bf00:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801bf04:	46f2      	mov	sl, lr
 801bf06:	2700      	movs	r7, #0
 801bf08:	f859 3b04 	ldr.w	r3, [r9], #4
 801bf0c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801bf10:	fa1f f883 	uxth.w	r8, r3
 801bf14:	fa17 f78b 	uxtah	r7, r7, fp
 801bf18:	0c1b      	lsrs	r3, r3, #16
 801bf1a:	eba7 0808 	sub.w	r8, r7, r8
 801bf1e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801bf22:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801bf26:	fa1f f888 	uxth.w	r8, r8
 801bf2a:	141f      	asrs	r7, r3, #16
 801bf2c:	454d      	cmp	r5, r9
 801bf2e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801bf32:	f84a 3b04 	str.w	r3, [sl], #4
 801bf36:	d8e7      	bhi.n	801bf08 <__mdiff+0x7c>
 801bf38:	1b2b      	subs	r3, r5, r4
 801bf3a:	3b15      	subs	r3, #21
 801bf3c:	f023 0303 	bic.w	r3, r3, #3
 801bf40:	3304      	adds	r3, #4
 801bf42:	3415      	adds	r4, #21
 801bf44:	42a5      	cmp	r5, r4
 801bf46:	bf38      	it	cc
 801bf48:	2304      	movcc	r3, #4
 801bf4a:	4419      	add	r1, r3
 801bf4c:	4473      	add	r3, lr
 801bf4e:	469e      	mov	lr, r3
 801bf50:	460d      	mov	r5, r1
 801bf52:	4565      	cmp	r5, ip
 801bf54:	d30e      	bcc.n	801bf74 <__mdiff+0xe8>
 801bf56:	f10c 0203 	add.w	r2, ip, #3
 801bf5a:	1a52      	subs	r2, r2, r1
 801bf5c:	f022 0203 	bic.w	r2, r2, #3
 801bf60:	3903      	subs	r1, #3
 801bf62:	458c      	cmp	ip, r1
 801bf64:	bf38      	it	cc
 801bf66:	2200      	movcc	r2, #0
 801bf68:	441a      	add	r2, r3
 801bf6a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801bf6e:	b17b      	cbz	r3, 801bf90 <__mdiff+0x104>
 801bf70:	6106      	str	r6, [r0, #16]
 801bf72:	e7a5      	b.n	801bec0 <__mdiff+0x34>
 801bf74:	f855 8b04 	ldr.w	r8, [r5], #4
 801bf78:	fa17 f488 	uxtah	r4, r7, r8
 801bf7c:	1422      	asrs	r2, r4, #16
 801bf7e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801bf82:	b2a4      	uxth	r4, r4
 801bf84:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801bf88:	f84e 4b04 	str.w	r4, [lr], #4
 801bf8c:	1417      	asrs	r7, r2, #16
 801bf8e:	e7e0      	b.n	801bf52 <__mdiff+0xc6>
 801bf90:	3e01      	subs	r6, #1
 801bf92:	e7ea      	b.n	801bf6a <__mdiff+0xde>
 801bf94:	0801e00b 	.word	0x0801e00b
 801bf98:	0801e07c 	.word	0x0801e07c

0801bf9c <__d2b>:
 801bf9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801bfa0:	4689      	mov	r9, r1
 801bfa2:	2101      	movs	r1, #1
 801bfa4:	ec57 6b10 	vmov	r6, r7, d0
 801bfa8:	4690      	mov	r8, r2
 801bfaa:	f7ff fcd5 	bl	801b958 <_Balloc>
 801bfae:	4604      	mov	r4, r0
 801bfb0:	b930      	cbnz	r0, 801bfc0 <__d2b+0x24>
 801bfb2:	4602      	mov	r2, r0
 801bfb4:	4b25      	ldr	r3, [pc, #148]	; (801c04c <__d2b+0xb0>)
 801bfb6:	4826      	ldr	r0, [pc, #152]	; (801c050 <__d2b+0xb4>)
 801bfb8:	f240 310a 	movw	r1, #778	; 0x30a
 801bfbc:	f000 fac4 	bl	801c548 <__assert_func>
 801bfc0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801bfc4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801bfc8:	bb35      	cbnz	r5, 801c018 <__d2b+0x7c>
 801bfca:	2e00      	cmp	r6, #0
 801bfcc:	9301      	str	r3, [sp, #4]
 801bfce:	d028      	beq.n	801c022 <__d2b+0x86>
 801bfd0:	4668      	mov	r0, sp
 801bfd2:	9600      	str	r6, [sp, #0]
 801bfd4:	f7ff fd8c 	bl	801baf0 <__lo0bits>
 801bfd8:	9900      	ldr	r1, [sp, #0]
 801bfda:	b300      	cbz	r0, 801c01e <__d2b+0x82>
 801bfdc:	9a01      	ldr	r2, [sp, #4]
 801bfde:	f1c0 0320 	rsb	r3, r0, #32
 801bfe2:	fa02 f303 	lsl.w	r3, r2, r3
 801bfe6:	430b      	orrs	r3, r1
 801bfe8:	40c2      	lsrs	r2, r0
 801bfea:	6163      	str	r3, [r4, #20]
 801bfec:	9201      	str	r2, [sp, #4]
 801bfee:	9b01      	ldr	r3, [sp, #4]
 801bff0:	61a3      	str	r3, [r4, #24]
 801bff2:	2b00      	cmp	r3, #0
 801bff4:	bf14      	ite	ne
 801bff6:	2202      	movne	r2, #2
 801bff8:	2201      	moveq	r2, #1
 801bffa:	6122      	str	r2, [r4, #16]
 801bffc:	b1d5      	cbz	r5, 801c034 <__d2b+0x98>
 801bffe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801c002:	4405      	add	r5, r0
 801c004:	f8c9 5000 	str.w	r5, [r9]
 801c008:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801c00c:	f8c8 0000 	str.w	r0, [r8]
 801c010:	4620      	mov	r0, r4
 801c012:	b003      	add	sp, #12
 801c014:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c018:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801c01c:	e7d5      	b.n	801bfca <__d2b+0x2e>
 801c01e:	6161      	str	r1, [r4, #20]
 801c020:	e7e5      	b.n	801bfee <__d2b+0x52>
 801c022:	a801      	add	r0, sp, #4
 801c024:	f7ff fd64 	bl	801baf0 <__lo0bits>
 801c028:	9b01      	ldr	r3, [sp, #4]
 801c02a:	6163      	str	r3, [r4, #20]
 801c02c:	2201      	movs	r2, #1
 801c02e:	6122      	str	r2, [r4, #16]
 801c030:	3020      	adds	r0, #32
 801c032:	e7e3      	b.n	801bffc <__d2b+0x60>
 801c034:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801c038:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801c03c:	f8c9 0000 	str.w	r0, [r9]
 801c040:	6918      	ldr	r0, [r3, #16]
 801c042:	f7ff fd35 	bl	801bab0 <__hi0bits>
 801c046:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801c04a:	e7df      	b.n	801c00c <__d2b+0x70>
 801c04c:	0801e00b 	.word	0x0801e00b
 801c050:	0801e07c 	.word	0x0801e07c

0801c054 <_calloc_r>:
 801c054:	b513      	push	{r0, r1, r4, lr}
 801c056:	434a      	muls	r2, r1
 801c058:	4611      	mov	r1, r2
 801c05a:	9201      	str	r2, [sp, #4]
 801c05c:	f000 f85a 	bl	801c114 <_malloc_r>
 801c060:	4604      	mov	r4, r0
 801c062:	b118      	cbz	r0, 801c06c <_calloc_r+0x18>
 801c064:	9a01      	ldr	r2, [sp, #4]
 801c066:	2100      	movs	r1, #0
 801c068:	f7fd fe10 	bl	8019c8c <memset>
 801c06c:	4620      	mov	r0, r4
 801c06e:	b002      	add	sp, #8
 801c070:	bd10      	pop	{r4, pc}
	...

0801c074 <_free_r>:
 801c074:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801c076:	2900      	cmp	r1, #0
 801c078:	d048      	beq.n	801c10c <_free_r+0x98>
 801c07a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c07e:	9001      	str	r0, [sp, #4]
 801c080:	2b00      	cmp	r3, #0
 801c082:	f1a1 0404 	sub.w	r4, r1, #4
 801c086:	bfb8      	it	lt
 801c088:	18e4      	addlt	r4, r4, r3
 801c08a:	f000 fae3 	bl	801c654 <__malloc_lock>
 801c08e:	4a20      	ldr	r2, [pc, #128]	; (801c110 <_free_r+0x9c>)
 801c090:	9801      	ldr	r0, [sp, #4]
 801c092:	6813      	ldr	r3, [r2, #0]
 801c094:	4615      	mov	r5, r2
 801c096:	b933      	cbnz	r3, 801c0a6 <_free_r+0x32>
 801c098:	6063      	str	r3, [r4, #4]
 801c09a:	6014      	str	r4, [r2, #0]
 801c09c:	b003      	add	sp, #12
 801c09e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c0a2:	f000 badd 	b.w	801c660 <__malloc_unlock>
 801c0a6:	42a3      	cmp	r3, r4
 801c0a8:	d90b      	bls.n	801c0c2 <_free_r+0x4e>
 801c0aa:	6821      	ldr	r1, [r4, #0]
 801c0ac:	1862      	adds	r2, r4, r1
 801c0ae:	4293      	cmp	r3, r2
 801c0b0:	bf04      	itt	eq
 801c0b2:	681a      	ldreq	r2, [r3, #0]
 801c0b4:	685b      	ldreq	r3, [r3, #4]
 801c0b6:	6063      	str	r3, [r4, #4]
 801c0b8:	bf04      	itt	eq
 801c0ba:	1852      	addeq	r2, r2, r1
 801c0bc:	6022      	streq	r2, [r4, #0]
 801c0be:	602c      	str	r4, [r5, #0]
 801c0c0:	e7ec      	b.n	801c09c <_free_r+0x28>
 801c0c2:	461a      	mov	r2, r3
 801c0c4:	685b      	ldr	r3, [r3, #4]
 801c0c6:	b10b      	cbz	r3, 801c0cc <_free_r+0x58>
 801c0c8:	42a3      	cmp	r3, r4
 801c0ca:	d9fa      	bls.n	801c0c2 <_free_r+0x4e>
 801c0cc:	6811      	ldr	r1, [r2, #0]
 801c0ce:	1855      	adds	r5, r2, r1
 801c0d0:	42a5      	cmp	r5, r4
 801c0d2:	d10b      	bne.n	801c0ec <_free_r+0x78>
 801c0d4:	6824      	ldr	r4, [r4, #0]
 801c0d6:	4421      	add	r1, r4
 801c0d8:	1854      	adds	r4, r2, r1
 801c0da:	42a3      	cmp	r3, r4
 801c0dc:	6011      	str	r1, [r2, #0]
 801c0de:	d1dd      	bne.n	801c09c <_free_r+0x28>
 801c0e0:	681c      	ldr	r4, [r3, #0]
 801c0e2:	685b      	ldr	r3, [r3, #4]
 801c0e4:	6053      	str	r3, [r2, #4]
 801c0e6:	4421      	add	r1, r4
 801c0e8:	6011      	str	r1, [r2, #0]
 801c0ea:	e7d7      	b.n	801c09c <_free_r+0x28>
 801c0ec:	d902      	bls.n	801c0f4 <_free_r+0x80>
 801c0ee:	230c      	movs	r3, #12
 801c0f0:	6003      	str	r3, [r0, #0]
 801c0f2:	e7d3      	b.n	801c09c <_free_r+0x28>
 801c0f4:	6825      	ldr	r5, [r4, #0]
 801c0f6:	1961      	adds	r1, r4, r5
 801c0f8:	428b      	cmp	r3, r1
 801c0fa:	bf04      	itt	eq
 801c0fc:	6819      	ldreq	r1, [r3, #0]
 801c0fe:	685b      	ldreq	r3, [r3, #4]
 801c100:	6063      	str	r3, [r4, #4]
 801c102:	bf04      	itt	eq
 801c104:	1949      	addeq	r1, r1, r5
 801c106:	6021      	streq	r1, [r4, #0]
 801c108:	6054      	str	r4, [r2, #4]
 801c10a:	e7c7      	b.n	801c09c <_free_r+0x28>
 801c10c:	b003      	add	sp, #12
 801c10e:	bd30      	pop	{r4, r5, pc}
 801c110:	200087d0 	.word	0x200087d0

0801c114 <_malloc_r>:
 801c114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c116:	1ccd      	adds	r5, r1, #3
 801c118:	f025 0503 	bic.w	r5, r5, #3
 801c11c:	3508      	adds	r5, #8
 801c11e:	2d0c      	cmp	r5, #12
 801c120:	bf38      	it	cc
 801c122:	250c      	movcc	r5, #12
 801c124:	2d00      	cmp	r5, #0
 801c126:	4606      	mov	r6, r0
 801c128:	db01      	blt.n	801c12e <_malloc_r+0x1a>
 801c12a:	42a9      	cmp	r1, r5
 801c12c:	d903      	bls.n	801c136 <_malloc_r+0x22>
 801c12e:	230c      	movs	r3, #12
 801c130:	6033      	str	r3, [r6, #0]
 801c132:	2000      	movs	r0, #0
 801c134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c136:	f000 fa8d 	bl	801c654 <__malloc_lock>
 801c13a:	4921      	ldr	r1, [pc, #132]	; (801c1c0 <_malloc_r+0xac>)
 801c13c:	680a      	ldr	r2, [r1, #0]
 801c13e:	4614      	mov	r4, r2
 801c140:	b99c      	cbnz	r4, 801c16a <_malloc_r+0x56>
 801c142:	4f20      	ldr	r7, [pc, #128]	; (801c1c4 <_malloc_r+0xb0>)
 801c144:	683b      	ldr	r3, [r7, #0]
 801c146:	b923      	cbnz	r3, 801c152 <_malloc_r+0x3e>
 801c148:	4621      	mov	r1, r4
 801c14a:	4630      	mov	r0, r6
 801c14c:	f000 f996 	bl	801c47c <_sbrk_r>
 801c150:	6038      	str	r0, [r7, #0]
 801c152:	4629      	mov	r1, r5
 801c154:	4630      	mov	r0, r6
 801c156:	f000 f991 	bl	801c47c <_sbrk_r>
 801c15a:	1c43      	adds	r3, r0, #1
 801c15c:	d123      	bne.n	801c1a6 <_malloc_r+0x92>
 801c15e:	230c      	movs	r3, #12
 801c160:	6033      	str	r3, [r6, #0]
 801c162:	4630      	mov	r0, r6
 801c164:	f000 fa7c 	bl	801c660 <__malloc_unlock>
 801c168:	e7e3      	b.n	801c132 <_malloc_r+0x1e>
 801c16a:	6823      	ldr	r3, [r4, #0]
 801c16c:	1b5b      	subs	r3, r3, r5
 801c16e:	d417      	bmi.n	801c1a0 <_malloc_r+0x8c>
 801c170:	2b0b      	cmp	r3, #11
 801c172:	d903      	bls.n	801c17c <_malloc_r+0x68>
 801c174:	6023      	str	r3, [r4, #0]
 801c176:	441c      	add	r4, r3
 801c178:	6025      	str	r5, [r4, #0]
 801c17a:	e004      	b.n	801c186 <_malloc_r+0x72>
 801c17c:	6863      	ldr	r3, [r4, #4]
 801c17e:	42a2      	cmp	r2, r4
 801c180:	bf0c      	ite	eq
 801c182:	600b      	streq	r3, [r1, #0]
 801c184:	6053      	strne	r3, [r2, #4]
 801c186:	4630      	mov	r0, r6
 801c188:	f000 fa6a 	bl	801c660 <__malloc_unlock>
 801c18c:	f104 000b 	add.w	r0, r4, #11
 801c190:	1d23      	adds	r3, r4, #4
 801c192:	f020 0007 	bic.w	r0, r0, #7
 801c196:	1ac2      	subs	r2, r0, r3
 801c198:	d0cc      	beq.n	801c134 <_malloc_r+0x20>
 801c19a:	1a1b      	subs	r3, r3, r0
 801c19c:	50a3      	str	r3, [r4, r2]
 801c19e:	e7c9      	b.n	801c134 <_malloc_r+0x20>
 801c1a0:	4622      	mov	r2, r4
 801c1a2:	6864      	ldr	r4, [r4, #4]
 801c1a4:	e7cc      	b.n	801c140 <_malloc_r+0x2c>
 801c1a6:	1cc4      	adds	r4, r0, #3
 801c1a8:	f024 0403 	bic.w	r4, r4, #3
 801c1ac:	42a0      	cmp	r0, r4
 801c1ae:	d0e3      	beq.n	801c178 <_malloc_r+0x64>
 801c1b0:	1a21      	subs	r1, r4, r0
 801c1b2:	4630      	mov	r0, r6
 801c1b4:	f000 f962 	bl	801c47c <_sbrk_r>
 801c1b8:	3001      	adds	r0, #1
 801c1ba:	d1dd      	bne.n	801c178 <_malloc_r+0x64>
 801c1bc:	e7cf      	b.n	801c15e <_malloc_r+0x4a>
 801c1be:	bf00      	nop
 801c1c0:	200087d0 	.word	0x200087d0
 801c1c4:	200087d4 	.word	0x200087d4

0801c1c8 <__sfputc_r>:
 801c1c8:	6893      	ldr	r3, [r2, #8]
 801c1ca:	3b01      	subs	r3, #1
 801c1cc:	2b00      	cmp	r3, #0
 801c1ce:	b410      	push	{r4}
 801c1d0:	6093      	str	r3, [r2, #8]
 801c1d2:	da08      	bge.n	801c1e6 <__sfputc_r+0x1e>
 801c1d4:	6994      	ldr	r4, [r2, #24]
 801c1d6:	42a3      	cmp	r3, r4
 801c1d8:	db01      	blt.n	801c1de <__sfputc_r+0x16>
 801c1da:	290a      	cmp	r1, #10
 801c1dc:	d103      	bne.n	801c1e6 <__sfputc_r+0x1e>
 801c1de:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c1e2:	f7fe ba53 	b.w	801a68c <__swbuf_r>
 801c1e6:	6813      	ldr	r3, [r2, #0]
 801c1e8:	1c58      	adds	r0, r3, #1
 801c1ea:	6010      	str	r0, [r2, #0]
 801c1ec:	7019      	strb	r1, [r3, #0]
 801c1ee:	4608      	mov	r0, r1
 801c1f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c1f4:	4770      	bx	lr

0801c1f6 <__sfputs_r>:
 801c1f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c1f8:	4606      	mov	r6, r0
 801c1fa:	460f      	mov	r7, r1
 801c1fc:	4614      	mov	r4, r2
 801c1fe:	18d5      	adds	r5, r2, r3
 801c200:	42ac      	cmp	r4, r5
 801c202:	d101      	bne.n	801c208 <__sfputs_r+0x12>
 801c204:	2000      	movs	r0, #0
 801c206:	e007      	b.n	801c218 <__sfputs_r+0x22>
 801c208:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c20c:	463a      	mov	r2, r7
 801c20e:	4630      	mov	r0, r6
 801c210:	f7ff ffda 	bl	801c1c8 <__sfputc_r>
 801c214:	1c43      	adds	r3, r0, #1
 801c216:	d1f3      	bne.n	801c200 <__sfputs_r+0xa>
 801c218:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801c21c <_vfiprintf_r>:
 801c21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c220:	460d      	mov	r5, r1
 801c222:	b09d      	sub	sp, #116	; 0x74
 801c224:	4614      	mov	r4, r2
 801c226:	4698      	mov	r8, r3
 801c228:	4606      	mov	r6, r0
 801c22a:	b118      	cbz	r0, 801c234 <_vfiprintf_r+0x18>
 801c22c:	6983      	ldr	r3, [r0, #24]
 801c22e:	b90b      	cbnz	r3, 801c234 <_vfiprintf_r+0x18>
 801c230:	f7ff fa80 	bl	801b734 <__sinit>
 801c234:	4b89      	ldr	r3, [pc, #548]	; (801c45c <_vfiprintf_r+0x240>)
 801c236:	429d      	cmp	r5, r3
 801c238:	d11b      	bne.n	801c272 <_vfiprintf_r+0x56>
 801c23a:	6875      	ldr	r5, [r6, #4]
 801c23c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c23e:	07d9      	lsls	r1, r3, #31
 801c240:	d405      	bmi.n	801c24e <_vfiprintf_r+0x32>
 801c242:	89ab      	ldrh	r3, [r5, #12]
 801c244:	059a      	lsls	r2, r3, #22
 801c246:	d402      	bmi.n	801c24e <_vfiprintf_r+0x32>
 801c248:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c24a:	f7ff fb16 	bl	801b87a <__retarget_lock_acquire_recursive>
 801c24e:	89ab      	ldrh	r3, [r5, #12]
 801c250:	071b      	lsls	r3, r3, #28
 801c252:	d501      	bpl.n	801c258 <_vfiprintf_r+0x3c>
 801c254:	692b      	ldr	r3, [r5, #16]
 801c256:	b9eb      	cbnz	r3, 801c294 <_vfiprintf_r+0x78>
 801c258:	4629      	mov	r1, r5
 801c25a:	4630      	mov	r0, r6
 801c25c:	f7fe fa68 	bl	801a730 <__swsetup_r>
 801c260:	b1c0      	cbz	r0, 801c294 <_vfiprintf_r+0x78>
 801c262:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c264:	07dc      	lsls	r4, r3, #31
 801c266:	d50e      	bpl.n	801c286 <_vfiprintf_r+0x6a>
 801c268:	f04f 30ff 	mov.w	r0, #4294967295
 801c26c:	b01d      	add	sp, #116	; 0x74
 801c26e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c272:	4b7b      	ldr	r3, [pc, #492]	; (801c460 <_vfiprintf_r+0x244>)
 801c274:	429d      	cmp	r5, r3
 801c276:	d101      	bne.n	801c27c <_vfiprintf_r+0x60>
 801c278:	68b5      	ldr	r5, [r6, #8]
 801c27a:	e7df      	b.n	801c23c <_vfiprintf_r+0x20>
 801c27c:	4b79      	ldr	r3, [pc, #484]	; (801c464 <_vfiprintf_r+0x248>)
 801c27e:	429d      	cmp	r5, r3
 801c280:	bf08      	it	eq
 801c282:	68f5      	ldreq	r5, [r6, #12]
 801c284:	e7da      	b.n	801c23c <_vfiprintf_r+0x20>
 801c286:	89ab      	ldrh	r3, [r5, #12]
 801c288:	0598      	lsls	r0, r3, #22
 801c28a:	d4ed      	bmi.n	801c268 <_vfiprintf_r+0x4c>
 801c28c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c28e:	f7ff faf5 	bl	801b87c <__retarget_lock_release_recursive>
 801c292:	e7e9      	b.n	801c268 <_vfiprintf_r+0x4c>
 801c294:	2300      	movs	r3, #0
 801c296:	9309      	str	r3, [sp, #36]	; 0x24
 801c298:	2320      	movs	r3, #32
 801c29a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c29e:	f8cd 800c 	str.w	r8, [sp, #12]
 801c2a2:	2330      	movs	r3, #48	; 0x30
 801c2a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801c468 <_vfiprintf_r+0x24c>
 801c2a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c2ac:	f04f 0901 	mov.w	r9, #1
 801c2b0:	4623      	mov	r3, r4
 801c2b2:	469a      	mov	sl, r3
 801c2b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c2b8:	b10a      	cbz	r2, 801c2be <_vfiprintf_r+0xa2>
 801c2ba:	2a25      	cmp	r2, #37	; 0x25
 801c2bc:	d1f9      	bne.n	801c2b2 <_vfiprintf_r+0x96>
 801c2be:	ebba 0b04 	subs.w	fp, sl, r4
 801c2c2:	d00b      	beq.n	801c2dc <_vfiprintf_r+0xc0>
 801c2c4:	465b      	mov	r3, fp
 801c2c6:	4622      	mov	r2, r4
 801c2c8:	4629      	mov	r1, r5
 801c2ca:	4630      	mov	r0, r6
 801c2cc:	f7ff ff93 	bl	801c1f6 <__sfputs_r>
 801c2d0:	3001      	adds	r0, #1
 801c2d2:	f000 80aa 	beq.w	801c42a <_vfiprintf_r+0x20e>
 801c2d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c2d8:	445a      	add	r2, fp
 801c2da:	9209      	str	r2, [sp, #36]	; 0x24
 801c2dc:	f89a 3000 	ldrb.w	r3, [sl]
 801c2e0:	2b00      	cmp	r3, #0
 801c2e2:	f000 80a2 	beq.w	801c42a <_vfiprintf_r+0x20e>
 801c2e6:	2300      	movs	r3, #0
 801c2e8:	f04f 32ff 	mov.w	r2, #4294967295
 801c2ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c2f0:	f10a 0a01 	add.w	sl, sl, #1
 801c2f4:	9304      	str	r3, [sp, #16]
 801c2f6:	9307      	str	r3, [sp, #28]
 801c2f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c2fc:	931a      	str	r3, [sp, #104]	; 0x68
 801c2fe:	4654      	mov	r4, sl
 801c300:	2205      	movs	r2, #5
 801c302:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c306:	4858      	ldr	r0, [pc, #352]	; (801c468 <_vfiprintf_r+0x24c>)
 801c308:	f7e3 ff6a 	bl	80001e0 <memchr>
 801c30c:	9a04      	ldr	r2, [sp, #16]
 801c30e:	b9d8      	cbnz	r0, 801c348 <_vfiprintf_r+0x12c>
 801c310:	06d1      	lsls	r1, r2, #27
 801c312:	bf44      	itt	mi
 801c314:	2320      	movmi	r3, #32
 801c316:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c31a:	0713      	lsls	r3, r2, #28
 801c31c:	bf44      	itt	mi
 801c31e:	232b      	movmi	r3, #43	; 0x2b
 801c320:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c324:	f89a 3000 	ldrb.w	r3, [sl]
 801c328:	2b2a      	cmp	r3, #42	; 0x2a
 801c32a:	d015      	beq.n	801c358 <_vfiprintf_r+0x13c>
 801c32c:	9a07      	ldr	r2, [sp, #28]
 801c32e:	4654      	mov	r4, sl
 801c330:	2000      	movs	r0, #0
 801c332:	f04f 0c0a 	mov.w	ip, #10
 801c336:	4621      	mov	r1, r4
 801c338:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c33c:	3b30      	subs	r3, #48	; 0x30
 801c33e:	2b09      	cmp	r3, #9
 801c340:	d94e      	bls.n	801c3e0 <_vfiprintf_r+0x1c4>
 801c342:	b1b0      	cbz	r0, 801c372 <_vfiprintf_r+0x156>
 801c344:	9207      	str	r2, [sp, #28]
 801c346:	e014      	b.n	801c372 <_vfiprintf_r+0x156>
 801c348:	eba0 0308 	sub.w	r3, r0, r8
 801c34c:	fa09 f303 	lsl.w	r3, r9, r3
 801c350:	4313      	orrs	r3, r2
 801c352:	9304      	str	r3, [sp, #16]
 801c354:	46a2      	mov	sl, r4
 801c356:	e7d2      	b.n	801c2fe <_vfiprintf_r+0xe2>
 801c358:	9b03      	ldr	r3, [sp, #12]
 801c35a:	1d19      	adds	r1, r3, #4
 801c35c:	681b      	ldr	r3, [r3, #0]
 801c35e:	9103      	str	r1, [sp, #12]
 801c360:	2b00      	cmp	r3, #0
 801c362:	bfbb      	ittet	lt
 801c364:	425b      	neglt	r3, r3
 801c366:	f042 0202 	orrlt.w	r2, r2, #2
 801c36a:	9307      	strge	r3, [sp, #28]
 801c36c:	9307      	strlt	r3, [sp, #28]
 801c36e:	bfb8      	it	lt
 801c370:	9204      	strlt	r2, [sp, #16]
 801c372:	7823      	ldrb	r3, [r4, #0]
 801c374:	2b2e      	cmp	r3, #46	; 0x2e
 801c376:	d10c      	bne.n	801c392 <_vfiprintf_r+0x176>
 801c378:	7863      	ldrb	r3, [r4, #1]
 801c37a:	2b2a      	cmp	r3, #42	; 0x2a
 801c37c:	d135      	bne.n	801c3ea <_vfiprintf_r+0x1ce>
 801c37e:	9b03      	ldr	r3, [sp, #12]
 801c380:	1d1a      	adds	r2, r3, #4
 801c382:	681b      	ldr	r3, [r3, #0]
 801c384:	9203      	str	r2, [sp, #12]
 801c386:	2b00      	cmp	r3, #0
 801c388:	bfb8      	it	lt
 801c38a:	f04f 33ff 	movlt.w	r3, #4294967295
 801c38e:	3402      	adds	r4, #2
 801c390:	9305      	str	r3, [sp, #20]
 801c392:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801c478 <_vfiprintf_r+0x25c>
 801c396:	7821      	ldrb	r1, [r4, #0]
 801c398:	2203      	movs	r2, #3
 801c39a:	4650      	mov	r0, sl
 801c39c:	f7e3 ff20 	bl	80001e0 <memchr>
 801c3a0:	b140      	cbz	r0, 801c3b4 <_vfiprintf_r+0x198>
 801c3a2:	2340      	movs	r3, #64	; 0x40
 801c3a4:	eba0 000a 	sub.w	r0, r0, sl
 801c3a8:	fa03 f000 	lsl.w	r0, r3, r0
 801c3ac:	9b04      	ldr	r3, [sp, #16]
 801c3ae:	4303      	orrs	r3, r0
 801c3b0:	3401      	adds	r4, #1
 801c3b2:	9304      	str	r3, [sp, #16]
 801c3b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c3b8:	482c      	ldr	r0, [pc, #176]	; (801c46c <_vfiprintf_r+0x250>)
 801c3ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c3be:	2206      	movs	r2, #6
 801c3c0:	f7e3 ff0e 	bl	80001e0 <memchr>
 801c3c4:	2800      	cmp	r0, #0
 801c3c6:	d03f      	beq.n	801c448 <_vfiprintf_r+0x22c>
 801c3c8:	4b29      	ldr	r3, [pc, #164]	; (801c470 <_vfiprintf_r+0x254>)
 801c3ca:	bb1b      	cbnz	r3, 801c414 <_vfiprintf_r+0x1f8>
 801c3cc:	9b03      	ldr	r3, [sp, #12]
 801c3ce:	3307      	adds	r3, #7
 801c3d0:	f023 0307 	bic.w	r3, r3, #7
 801c3d4:	3308      	adds	r3, #8
 801c3d6:	9303      	str	r3, [sp, #12]
 801c3d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c3da:	443b      	add	r3, r7
 801c3dc:	9309      	str	r3, [sp, #36]	; 0x24
 801c3de:	e767      	b.n	801c2b0 <_vfiprintf_r+0x94>
 801c3e0:	fb0c 3202 	mla	r2, ip, r2, r3
 801c3e4:	460c      	mov	r4, r1
 801c3e6:	2001      	movs	r0, #1
 801c3e8:	e7a5      	b.n	801c336 <_vfiprintf_r+0x11a>
 801c3ea:	2300      	movs	r3, #0
 801c3ec:	3401      	adds	r4, #1
 801c3ee:	9305      	str	r3, [sp, #20]
 801c3f0:	4619      	mov	r1, r3
 801c3f2:	f04f 0c0a 	mov.w	ip, #10
 801c3f6:	4620      	mov	r0, r4
 801c3f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c3fc:	3a30      	subs	r2, #48	; 0x30
 801c3fe:	2a09      	cmp	r2, #9
 801c400:	d903      	bls.n	801c40a <_vfiprintf_r+0x1ee>
 801c402:	2b00      	cmp	r3, #0
 801c404:	d0c5      	beq.n	801c392 <_vfiprintf_r+0x176>
 801c406:	9105      	str	r1, [sp, #20]
 801c408:	e7c3      	b.n	801c392 <_vfiprintf_r+0x176>
 801c40a:	fb0c 2101 	mla	r1, ip, r1, r2
 801c40e:	4604      	mov	r4, r0
 801c410:	2301      	movs	r3, #1
 801c412:	e7f0      	b.n	801c3f6 <_vfiprintf_r+0x1da>
 801c414:	ab03      	add	r3, sp, #12
 801c416:	9300      	str	r3, [sp, #0]
 801c418:	462a      	mov	r2, r5
 801c41a:	4b16      	ldr	r3, [pc, #88]	; (801c474 <_vfiprintf_r+0x258>)
 801c41c:	a904      	add	r1, sp, #16
 801c41e:	4630      	mov	r0, r6
 801c420:	f7fd fcdc 	bl	8019ddc <_printf_float>
 801c424:	4607      	mov	r7, r0
 801c426:	1c78      	adds	r0, r7, #1
 801c428:	d1d6      	bne.n	801c3d8 <_vfiprintf_r+0x1bc>
 801c42a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c42c:	07d9      	lsls	r1, r3, #31
 801c42e:	d405      	bmi.n	801c43c <_vfiprintf_r+0x220>
 801c430:	89ab      	ldrh	r3, [r5, #12]
 801c432:	059a      	lsls	r2, r3, #22
 801c434:	d402      	bmi.n	801c43c <_vfiprintf_r+0x220>
 801c436:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c438:	f7ff fa20 	bl	801b87c <__retarget_lock_release_recursive>
 801c43c:	89ab      	ldrh	r3, [r5, #12]
 801c43e:	065b      	lsls	r3, r3, #25
 801c440:	f53f af12 	bmi.w	801c268 <_vfiprintf_r+0x4c>
 801c444:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c446:	e711      	b.n	801c26c <_vfiprintf_r+0x50>
 801c448:	ab03      	add	r3, sp, #12
 801c44a:	9300      	str	r3, [sp, #0]
 801c44c:	462a      	mov	r2, r5
 801c44e:	4b09      	ldr	r3, [pc, #36]	; (801c474 <_vfiprintf_r+0x258>)
 801c450:	a904      	add	r1, sp, #16
 801c452:	4630      	mov	r0, r6
 801c454:	f7fd ff66 	bl	801a324 <_printf_i>
 801c458:	e7e4      	b.n	801c424 <_vfiprintf_r+0x208>
 801c45a:	bf00      	nop
 801c45c:	0801e03c 	.word	0x0801e03c
 801c460:	0801e05c 	.word	0x0801e05c
 801c464:	0801e01c 	.word	0x0801e01c
 801c468:	0801e1dc 	.word	0x0801e1dc
 801c46c:	0801e1e6 	.word	0x0801e1e6
 801c470:	08019ddd 	.word	0x08019ddd
 801c474:	0801c1f7 	.word	0x0801c1f7
 801c478:	0801e1e2 	.word	0x0801e1e2

0801c47c <_sbrk_r>:
 801c47c:	b538      	push	{r3, r4, r5, lr}
 801c47e:	4d06      	ldr	r5, [pc, #24]	; (801c498 <_sbrk_r+0x1c>)
 801c480:	2300      	movs	r3, #0
 801c482:	4604      	mov	r4, r0
 801c484:	4608      	mov	r0, r1
 801c486:	602b      	str	r3, [r5, #0]
 801c488:	f7e6 f9b6 	bl	80027f8 <_sbrk>
 801c48c:	1c43      	adds	r3, r0, #1
 801c48e:	d102      	bne.n	801c496 <_sbrk_r+0x1a>
 801c490:	682b      	ldr	r3, [r5, #0]
 801c492:	b103      	cbz	r3, 801c496 <_sbrk_r+0x1a>
 801c494:	6023      	str	r3, [r4, #0]
 801c496:	bd38      	pop	{r3, r4, r5, pc}
 801c498:	2000c0fc 	.word	0x2000c0fc

0801c49c <__sread>:
 801c49c:	b510      	push	{r4, lr}
 801c49e:	460c      	mov	r4, r1
 801c4a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c4a4:	f000 f8e2 	bl	801c66c <_read_r>
 801c4a8:	2800      	cmp	r0, #0
 801c4aa:	bfab      	itete	ge
 801c4ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801c4ae:	89a3      	ldrhlt	r3, [r4, #12]
 801c4b0:	181b      	addge	r3, r3, r0
 801c4b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801c4b6:	bfac      	ite	ge
 801c4b8:	6563      	strge	r3, [r4, #84]	; 0x54
 801c4ba:	81a3      	strhlt	r3, [r4, #12]
 801c4bc:	bd10      	pop	{r4, pc}

0801c4be <__swrite>:
 801c4be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c4c2:	461f      	mov	r7, r3
 801c4c4:	898b      	ldrh	r3, [r1, #12]
 801c4c6:	05db      	lsls	r3, r3, #23
 801c4c8:	4605      	mov	r5, r0
 801c4ca:	460c      	mov	r4, r1
 801c4cc:	4616      	mov	r6, r2
 801c4ce:	d505      	bpl.n	801c4dc <__swrite+0x1e>
 801c4d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c4d4:	2302      	movs	r3, #2
 801c4d6:	2200      	movs	r2, #0
 801c4d8:	f000 f898 	bl	801c60c <_lseek_r>
 801c4dc:	89a3      	ldrh	r3, [r4, #12]
 801c4de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c4e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801c4e6:	81a3      	strh	r3, [r4, #12]
 801c4e8:	4632      	mov	r2, r6
 801c4ea:	463b      	mov	r3, r7
 801c4ec:	4628      	mov	r0, r5
 801c4ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c4f2:	f000 b817 	b.w	801c524 <_write_r>

0801c4f6 <__sseek>:
 801c4f6:	b510      	push	{r4, lr}
 801c4f8:	460c      	mov	r4, r1
 801c4fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c4fe:	f000 f885 	bl	801c60c <_lseek_r>
 801c502:	1c43      	adds	r3, r0, #1
 801c504:	89a3      	ldrh	r3, [r4, #12]
 801c506:	bf15      	itete	ne
 801c508:	6560      	strne	r0, [r4, #84]	; 0x54
 801c50a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801c50e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801c512:	81a3      	strheq	r3, [r4, #12]
 801c514:	bf18      	it	ne
 801c516:	81a3      	strhne	r3, [r4, #12]
 801c518:	bd10      	pop	{r4, pc}

0801c51a <__sclose>:
 801c51a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c51e:	f000 b831 	b.w	801c584 <_close_r>
	...

0801c524 <_write_r>:
 801c524:	b538      	push	{r3, r4, r5, lr}
 801c526:	4d07      	ldr	r5, [pc, #28]	; (801c544 <_write_r+0x20>)
 801c528:	4604      	mov	r4, r0
 801c52a:	4608      	mov	r0, r1
 801c52c:	4611      	mov	r1, r2
 801c52e:	2200      	movs	r2, #0
 801c530:	602a      	str	r2, [r5, #0]
 801c532:	461a      	mov	r2, r3
 801c534:	f7e6 f90f 	bl	8002756 <_write>
 801c538:	1c43      	adds	r3, r0, #1
 801c53a:	d102      	bne.n	801c542 <_write_r+0x1e>
 801c53c:	682b      	ldr	r3, [r5, #0]
 801c53e:	b103      	cbz	r3, 801c542 <_write_r+0x1e>
 801c540:	6023      	str	r3, [r4, #0]
 801c542:	bd38      	pop	{r3, r4, r5, pc}
 801c544:	2000c0fc 	.word	0x2000c0fc

0801c548 <__assert_func>:
 801c548:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c54a:	4614      	mov	r4, r2
 801c54c:	461a      	mov	r2, r3
 801c54e:	4b09      	ldr	r3, [pc, #36]	; (801c574 <__assert_func+0x2c>)
 801c550:	681b      	ldr	r3, [r3, #0]
 801c552:	4605      	mov	r5, r0
 801c554:	68d8      	ldr	r0, [r3, #12]
 801c556:	b14c      	cbz	r4, 801c56c <__assert_func+0x24>
 801c558:	4b07      	ldr	r3, [pc, #28]	; (801c578 <__assert_func+0x30>)
 801c55a:	9100      	str	r1, [sp, #0]
 801c55c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c560:	4906      	ldr	r1, [pc, #24]	; (801c57c <__assert_func+0x34>)
 801c562:	462b      	mov	r3, r5
 801c564:	f000 f81e 	bl	801c5a4 <fiprintf>
 801c568:	f000 f89f 	bl	801c6aa <abort>
 801c56c:	4b04      	ldr	r3, [pc, #16]	; (801c580 <__assert_func+0x38>)
 801c56e:	461c      	mov	r4, r3
 801c570:	e7f3      	b.n	801c55a <__assert_func+0x12>
 801c572:	bf00      	nop
 801c574:	20000260 	.word	0x20000260
 801c578:	0801e1ed 	.word	0x0801e1ed
 801c57c:	0801e1fa 	.word	0x0801e1fa
 801c580:	0801e228 	.word	0x0801e228

0801c584 <_close_r>:
 801c584:	b538      	push	{r3, r4, r5, lr}
 801c586:	4d06      	ldr	r5, [pc, #24]	; (801c5a0 <_close_r+0x1c>)
 801c588:	2300      	movs	r3, #0
 801c58a:	4604      	mov	r4, r0
 801c58c:	4608      	mov	r0, r1
 801c58e:	602b      	str	r3, [r5, #0]
 801c590:	f7e6 f8fd 	bl	800278e <_close>
 801c594:	1c43      	adds	r3, r0, #1
 801c596:	d102      	bne.n	801c59e <_close_r+0x1a>
 801c598:	682b      	ldr	r3, [r5, #0]
 801c59a:	b103      	cbz	r3, 801c59e <_close_r+0x1a>
 801c59c:	6023      	str	r3, [r4, #0]
 801c59e:	bd38      	pop	{r3, r4, r5, pc}
 801c5a0:	2000c0fc 	.word	0x2000c0fc

0801c5a4 <fiprintf>:
 801c5a4:	b40e      	push	{r1, r2, r3}
 801c5a6:	b503      	push	{r0, r1, lr}
 801c5a8:	4601      	mov	r1, r0
 801c5aa:	ab03      	add	r3, sp, #12
 801c5ac:	4805      	ldr	r0, [pc, #20]	; (801c5c4 <fiprintf+0x20>)
 801c5ae:	f853 2b04 	ldr.w	r2, [r3], #4
 801c5b2:	6800      	ldr	r0, [r0, #0]
 801c5b4:	9301      	str	r3, [sp, #4]
 801c5b6:	f7ff fe31 	bl	801c21c <_vfiprintf_r>
 801c5ba:	b002      	add	sp, #8
 801c5bc:	f85d eb04 	ldr.w	lr, [sp], #4
 801c5c0:	b003      	add	sp, #12
 801c5c2:	4770      	bx	lr
 801c5c4:	20000260 	.word	0x20000260

0801c5c8 <_fstat_r>:
 801c5c8:	b538      	push	{r3, r4, r5, lr}
 801c5ca:	4d07      	ldr	r5, [pc, #28]	; (801c5e8 <_fstat_r+0x20>)
 801c5cc:	2300      	movs	r3, #0
 801c5ce:	4604      	mov	r4, r0
 801c5d0:	4608      	mov	r0, r1
 801c5d2:	4611      	mov	r1, r2
 801c5d4:	602b      	str	r3, [r5, #0]
 801c5d6:	f7e6 f8e6 	bl	80027a6 <_fstat>
 801c5da:	1c43      	adds	r3, r0, #1
 801c5dc:	d102      	bne.n	801c5e4 <_fstat_r+0x1c>
 801c5de:	682b      	ldr	r3, [r5, #0]
 801c5e0:	b103      	cbz	r3, 801c5e4 <_fstat_r+0x1c>
 801c5e2:	6023      	str	r3, [r4, #0]
 801c5e4:	bd38      	pop	{r3, r4, r5, pc}
 801c5e6:	bf00      	nop
 801c5e8:	2000c0fc 	.word	0x2000c0fc

0801c5ec <_isatty_r>:
 801c5ec:	b538      	push	{r3, r4, r5, lr}
 801c5ee:	4d06      	ldr	r5, [pc, #24]	; (801c608 <_isatty_r+0x1c>)
 801c5f0:	2300      	movs	r3, #0
 801c5f2:	4604      	mov	r4, r0
 801c5f4:	4608      	mov	r0, r1
 801c5f6:	602b      	str	r3, [r5, #0]
 801c5f8:	f7e6 f8e5 	bl	80027c6 <_isatty>
 801c5fc:	1c43      	adds	r3, r0, #1
 801c5fe:	d102      	bne.n	801c606 <_isatty_r+0x1a>
 801c600:	682b      	ldr	r3, [r5, #0]
 801c602:	b103      	cbz	r3, 801c606 <_isatty_r+0x1a>
 801c604:	6023      	str	r3, [r4, #0]
 801c606:	bd38      	pop	{r3, r4, r5, pc}
 801c608:	2000c0fc 	.word	0x2000c0fc

0801c60c <_lseek_r>:
 801c60c:	b538      	push	{r3, r4, r5, lr}
 801c60e:	4d07      	ldr	r5, [pc, #28]	; (801c62c <_lseek_r+0x20>)
 801c610:	4604      	mov	r4, r0
 801c612:	4608      	mov	r0, r1
 801c614:	4611      	mov	r1, r2
 801c616:	2200      	movs	r2, #0
 801c618:	602a      	str	r2, [r5, #0]
 801c61a:	461a      	mov	r2, r3
 801c61c:	f7e6 f8de 	bl	80027dc <_lseek>
 801c620:	1c43      	adds	r3, r0, #1
 801c622:	d102      	bne.n	801c62a <_lseek_r+0x1e>
 801c624:	682b      	ldr	r3, [r5, #0]
 801c626:	b103      	cbz	r3, 801c62a <_lseek_r+0x1e>
 801c628:	6023      	str	r3, [r4, #0]
 801c62a:	bd38      	pop	{r3, r4, r5, pc}
 801c62c:	2000c0fc 	.word	0x2000c0fc

0801c630 <__ascii_mbtowc>:
 801c630:	b082      	sub	sp, #8
 801c632:	b901      	cbnz	r1, 801c636 <__ascii_mbtowc+0x6>
 801c634:	a901      	add	r1, sp, #4
 801c636:	b142      	cbz	r2, 801c64a <__ascii_mbtowc+0x1a>
 801c638:	b14b      	cbz	r3, 801c64e <__ascii_mbtowc+0x1e>
 801c63a:	7813      	ldrb	r3, [r2, #0]
 801c63c:	600b      	str	r3, [r1, #0]
 801c63e:	7812      	ldrb	r2, [r2, #0]
 801c640:	1e10      	subs	r0, r2, #0
 801c642:	bf18      	it	ne
 801c644:	2001      	movne	r0, #1
 801c646:	b002      	add	sp, #8
 801c648:	4770      	bx	lr
 801c64a:	4610      	mov	r0, r2
 801c64c:	e7fb      	b.n	801c646 <__ascii_mbtowc+0x16>
 801c64e:	f06f 0001 	mvn.w	r0, #1
 801c652:	e7f8      	b.n	801c646 <__ascii_mbtowc+0x16>

0801c654 <__malloc_lock>:
 801c654:	4801      	ldr	r0, [pc, #4]	; (801c65c <__malloc_lock+0x8>)
 801c656:	f7ff b910 	b.w	801b87a <__retarget_lock_acquire_recursive>
 801c65a:	bf00      	nop
 801c65c:	2000c0f7 	.word	0x2000c0f7

0801c660 <__malloc_unlock>:
 801c660:	4801      	ldr	r0, [pc, #4]	; (801c668 <__malloc_unlock+0x8>)
 801c662:	f7ff b90b 	b.w	801b87c <__retarget_lock_release_recursive>
 801c666:	bf00      	nop
 801c668:	2000c0f7 	.word	0x2000c0f7

0801c66c <_read_r>:
 801c66c:	b538      	push	{r3, r4, r5, lr}
 801c66e:	4d07      	ldr	r5, [pc, #28]	; (801c68c <_read_r+0x20>)
 801c670:	4604      	mov	r4, r0
 801c672:	4608      	mov	r0, r1
 801c674:	4611      	mov	r1, r2
 801c676:	2200      	movs	r2, #0
 801c678:	602a      	str	r2, [r5, #0]
 801c67a:	461a      	mov	r2, r3
 801c67c:	f7e6 f84e 	bl	800271c <_read>
 801c680:	1c43      	adds	r3, r0, #1
 801c682:	d102      	bne.n	801c68a <_read_r+0x1e>
 801c684:	682b      	ldr	r3, [r5, #0]
 801c686:	b103      	cbz	r3, 801c68a <_read_r+0x1e>
 801c688:	6023      	str	r3, [r4, #0]
 801c68a:	bd38      	pop	{r3, r4, r5, pc}
 801c68c:	2000c0fc 	.word	0x2000c0fc

0801c690 <__ascii_wctomb>:
 801c690:	b149      	cbz	r1, 801c6a6 <__ascii_wctomb+0x16>
 801c692:	2aff      	cmp	r2, #255	; 0xff
 801c694:	bf85      	ittet	hi
 801c696:	238a      	movhi	r3, #138	; 0x8a
 801c698:	6003      	strhi	r3, [r0, #0]
 801c69a:	700a      	strbls	r2, [r1, #0]
 801c69c:	f04f 30ff 	movhi.w	r0, #4294967295
 801c6a0:	bf98      	it	ls
 801c6a2:	2001      	movls	r0, #1
 801c6a4:	4770      	bx	lr
 801c6a6:	4608      	mov	r0, r1
 801c6a8:	4770      	bx	lr

0801c6aa <abort>:
 801c6aa:	b508      	push	{r3, lr}
 801c6ac:	2006      	movs	r0, #6
 801c6ae:	f000 f82b 	bl	801c708 <raise>
 801c6b2:	2001      	movs	r0, #1
 801c6b4:	f7e6 f828 	bl	8002708 <_exit>

0801c6b8 <_raise_r>:
 801c6b8:	291f      	cmp	r1, #31
 801c6ba:	b538      	push	{r3, r4, r5, lr}
 801c6bc:	4604      	mov	r4, r0
 801c6be:	460d      	mov	r5, r1
 801c6c0:	d904      	bls.n	801c6cc <_raise_r+0x14>
 801c6c2:	2316      	movs	r3, #22
 801c6c4:	6003      	str	r3, [r0, #0]
 801c6c6:	f04f 30ff 	mov.w	r0, #4294967295
 801c6ca:	bd38      	pop	{r3, r4, r5, pc}
 801c6cc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801c6ce:	b112      	cbz	r2, 801c6d6 <_raise_r+0x1e>
 801c6d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c6d4:	b94b      	cbnz	r3, 801c6ea <_raise_r+0x32>
 801c6d6:	4620      	mov	r0, r4
 801c6d8:	f000 f830 	bl	801c73c <_getpid_r>
 801c6dc:	462a      	mov	r2, r5
 801c6de:	4601      	mov	r1, r0
 801c6e0:	4620      	mov	r0, r4
 801c6e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c6e6:	f000 b817 	b.w	801c718 <_kill_r>
 801c6ea:	2b01      	cmp	r3, #1
 801c6ec:	d00a      	beq.n	801c704 <_raise_r+0x4c>
 801c6ee:	1c59      	adds	r1, r3, #1
 801c6f0:	d103      	bne.n	801c6fa <_raise_r+0x42>
 801c6f2:	2316      	movs	r3, #22
 801c6f4:	6003      	str	r3, [r0, #0]
 801c6f6:	2001      	movs	r0, #1
 801c6f8:	e7e7      	b.n	801c6ca <_raise_r+0x12>
 801c6fa:	2400      	movs	r4, #0
 801c6fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801c700:	4628      	mov	r0, r5
 801c702:	4798      	blx	r3
 801c704:	2000      	movs	r0, #0
 801c706:	e7e0      	b.n	801c6ca <_raise_r+0x12>

0801c708 <raise>:
 801c708:	4b02      	ldr	r3, [pc, #8]	; (801c714 <raise+0xc>)
 801c70a:	4601      	mov	r1, r0
 801c70c:	6818      	ldr	r0, [r3, #0]
 801c70e:	f7ff bfd3 	b.w	801c6b8 <_raise_r>
 801c712:	bf00      	nop
 801c714:	20000260 	.word	0x20000260

0801c718 <_kill_r>:
 801c718:	b538      	push	{r3, r4, r5, lr}
 801c71a:	4d07      	ldr	r5, [pc, #28]	; (801c738 <_kill_r+0x20>)
 801c71c:	2300      	movs	r3, #0
 801c71e:	4604      	mov	r4, r0
 801c720:	4608      	mov	r0, r1
 801c722:	4611      	mov	r1, r2
 801c724:	602b      	str	r3, [r5, #0]
 801c726:	f7e5 ffdf 	bl	80026e8 <_kill>
 801c72a:	1c43      	adds	r3, r0, #1
 801c72c:	d102      	bne.n	801c734 <_kill_r+0x1c>
 801c72e:	682b      	ldr	r3, [r5, #0]
 801c730:	b103      	cbz	r3, 801c734 <_kill_r+0x1c>
 801c732:	6023      	str	r3, [r4, #0]
 801c734:	bd38      	pop	{r3, r4, r5, pc}
 801c736:	bf00      	nop
 801c738:	2000c0fc 	.word	0x2000c0fc

0801c73c <_getpid_r>:
 801c73c:	f7e5 bfcc 	b.w	80026d8 <_getpid>

0801c740 <cosf>:
 801c740:	ee10 3a10 	vmov	r3, s0
 801c744:	b507      	push	{r0, r1, r2, lr}
 801c746:	4a1c      	ldr	r2, [pc, #112]	; (801c7b8 <cosf+0x78>)
 801c748:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c74c:	4293      	cmp	r3, r2
 801c74e:	dc04      	bgt.n	801c75a <cosf+0x1a>
 801c750:	eddf 0a1a 	vldr	s1, [pc, #104]	; 801c7bc <cosf+0x7c>
 801c754:	f000 fd74 	bl	801d240 <__kernel_cosf>
 801c758:	e004      	b.n	801c764 <cosf+0x24>
 801c75a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801c75e:	db04      	blt.n	801c76a <cosf+0x2a>
 801c760:	ee30 0a40 	vsub.f32	s0, s0, s0
 801c764:	b003      	add	sp, #12
 801c766:	f85d fb04 	ldr.w	pc, [sp], #4
 801c76a:	4668      	mov	r0, sp
 801c76c:	f000 fc28 	bl	801cfc0 <__ieee754_rem_pio2f>
 801c770:	f000 0003 	and.w	r0, r0, #3
 801c774:	2801      	cmp	r0, #1
 801c776:	d007      	beq.n	801c788 <cosf+0x48>
 801c778:	2802      	cmp	r0, #2
 801c77a:	d00e      	beq.n	801c79a <cosf+0x5a>
 801c77c:	b9a0      	cbnz	r0, 801c7a8 <cosf+0x68>
 801c77e:	eddd 0a01 	vldr	s1, [sp, #4]
 801c782:	ed9d 0a00 	vldr	s0, [sp]
 801c786:	e7e5      	b.n	801c754 <cosf+0x14>
 801c788:	eddd 0a01 	vldr	s1, [sp, #4]
 801c78c:	ed9d 0a00 	vldr	s0, [sp]
 801c790:	f001 f840 	bl	801d814 <__kernel_sinf>
 801c794:	eeb1 0a40 	vneg.f32	s0, s0
 801c798:	e7e4      	b.n	801c764 <cosf+0x24>
 801c79a:	eddd 0a01 	vldr	s1, [sp, #4]
 801c79e:	ed9d 0a00 	vldr	s0, [sp]
 801c7a2:	f000 fd4d 	bl	801d240 <__kernel_cosf>
 801c7a6:	e7f5      	b.n	801c794 <cosf+0x54>
 801c7a8:	eddd 0a01 	vldr	s1, [sp, #4]
 801c7ac:	ed9d 0a00 	vldr	s0, [sp]
 801c7b0:	2001      	movs	r0, #1
 801c7b2:	f001 f82f 	bl	801d814 <__kernel_sinf>
 801c7b6:	e7d5      	b.n	801c764 <cosf+0x24>
 801c7b8:	3f490fd8 	.word	0x3f490fd8
 801c7bc:	00000000 	.word	0x00000000

0801c7c0 <lrintf>:
 801c7c0:	ee10 3a10 	vmov	r3, s0
 801c7c4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801c7c8:	f1a2 007f 	sub.w	r0, r2, #127	; 0x7f
 801c7cc:	281e      	cmp	r0, #30
 801c7ce:	b082      	sub	sp, #8
 801c7d0:	dc2e      	bgt.n	801c830 <lrintf+0x70>
 801c7d2:	1c41      	adds	r1, r0, #1
 801c7d4:	da02      	bge.n	801c7dc <lrintf+0x1c>
 801c7d6:	2000      	movs	r0, #0
 801c7d8:	b002      	add	sp, #8
 801c7da:	4770      	bx	lr
 801c7dc:	2816      	cmp	r0, #22
 801c7de:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 801c7e2:	dd09      	ble.n	801c7f8 <lrintf+0x38>
 801c7e4:	f3c3 0016 	ubfx	r0, r3, #0, #23
 801c7e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801c7ec:	3a96      	subs	r2, #150	; 0x96
 801c7ee:	4090      	lsls	r0, r2
 801c7f0:	2900      	cmp	r1, #0
 801c7f2:	d0f1      	beq.n	801c7d8 <lrintf+0x18>
 801c7f4:	4240      	negs	r0, r0
 801c7f6:	e7ef      	b.n	801c7d8 <lrintf+0x18>
 801c7f8:	4b10      	ldr	r3, [pc, #64]	; (801c83c <lrintf+0x7c>)
 801c7fa:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801c7fe:	ed93 7a00 	vldr	s14, [r3]
 801c802:	ee37 0a00 	vadd.f32	s0, s14, s0
 801c806:	ed8d 0a01 	vstr	s0, [sp, #4]
 801c80a:	eddd 7a01 	vldr	s15, [sp, #4]
 801c80e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c812:	ee17 3a90 	vmov	r3, s15
 801c816:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801c81a:	d0dc      	beq.n	801c7d6 <lrintf+0x16>
 801c81c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 801c820:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 801c824:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801c828:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 801c82c:	40d8      	lsrs	r0, r3
 801c82e:	e7df      	b.n	801c7f0 <lrintf+0x30>
 801c830:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801c834:	ee17 0a90 	vmov	r0, s15
 801c838:	e7ce      	b.n	801c7d8 <lrintf+0x18>
 801c83a:	bf00      	nop
 801c83c:	0801e334 	.word	0x0801e334

0801c840 <sinf>:
 801c840:	ee10 3a10 	vmov	r3, s0
 801c844:	b507      	push	{r0, r1, r2, lr}
 801c846:	4a1d      	ldr	r2, [pc, #116]	; (801c8bc <sinf+0x7c>)
 801c848:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c84c:	4293      	cmp	r3, r2
 801c84e:	dc05      	bgt.n	801c85c <sinf+0x1c>
 801c850:	eddf 0a1b 	vldr	s1, [pc, #108]	; 801c8c0 <sinf+0x80>
 801c854:	2000      	movs	r0, #0
 801c856:	f000 ffdd 	bl	801d814 <__kernel_sinf>
 801c85a:	e004      	b.n	801c866 <sinf+0x26>
 801c85c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801c860:	db04      	blt.n	801c86c <sinf+0x2c>
 801c862:	ee30 0a40 	vsub.f32	s0, s0, s0
 801c866:	b003      	add	sp, #12
 801c868:	f85d fb04 	ldr.w	pc, [sp], #4
 801c86c:	4668      	mov	r0, sp
 801c86e:	f000 fba7 	bl	801cfc0 <__ieee754_rem_pio2f>
 801c872:	f000 0003 	and.w	r0, r0, #3
 801c876:	2801      	cmp	r0, #1
 801c878:	d008      	beq.n	801c88c <sinf+0x4c>
 801c87a:	2802      	cmp	r0, #2
 801c87c:	d00d      	beq.n	801c89a <sinf+0x5a>
 801c87e:	b9b0      	cbnz	r0, 801c8ae <sinf+0x6e>
 801c880:	eddd 0a01 	vldr	s1, [sp, #4]
 801c884:	ed9d 0a00 	vldr	s0, [sp]
 801c888:	2001      	movs	r0, #1
 801c88a:	e7e4      	b.n	801c856 <sinf+0x16>
 801c88c:	eddd 0a01 	vldr	s1, [sp, #4]
 801c890:	ed9d 0a00 	vldr	s0, [sp]
 801c894:	f000 fcd4 	bl	801d240 <__kernel_cosf>
 801c898:	e7e5      	b.n	801c866 <sinf+0x26>
 801c89a:	eddd 0a01 	vldr	s1, [sp, #4]
 801c89e:	ed9d 0a00 	vldr	s0, [sp]
 801c8a2:	2001      	movs	r0, #1
 801c8a4:	f000 ffb6 	bl	801d814 <__kernel_sinf>
 801c8a8:	eeb1 0a40 	vneg.f32	s0, s0
 801c8ac:	e7db      	b.n	801c866 <sinf+0x26>
 801c8ae:	eddd 0a01 	vldr	s1, [sp, #4]
 801c8b2:	ed9d 0a00 	vldr	s0, [sp]
 801c8b6:	f000 fcc3 	bl	801d240 <__kernel_cosf>
 801c8ba:	e7f5      	b.n	801c8a8 <sinf+0x68>
 801c8bc:	3f490fd8 	.word	0x3f490fd8
 801c8c0:	00000000 	.word	0x00000000

0801c8c4 <powf>:
 801c8c4:	b508      	push	{r3, lr}
 801c8c6:	ed2d 8b04 	vpush	{d8-d9}
 801c8ca:	eeb0 9a40 	vmov.f32	s18, s0
 801c8ce:	eef0 8a60 	vmov.f32	s17, s1
 801c8d2:	f000 f8b5 	bl	801ca40 <__ieee754_powf>
 801c8d6:	4b43      	ldr	r3, [pc, #268]	; (801c9e4 <powf+0x120>)
 801c8d8:	f993 3000 	ldrsb.w	r3, [r3]
 801c8dc:	3301      	adds	r3, #1
 801c8de:	eeb0 8a40 	vmov.f32	s16, s0
 801c8e2:	d012      	beq.n	801c90a <powf+0x46>
 801c8e4:	eef4 8a68 	vcmp.f32	s17, s17
 801c8e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c8ec:	d60d      	bvs.n	801c90a <powf+0x46>
 801c8ee:	eeb4 9a49 	vcmp.f32	s18, s18
 801c8f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c8f6:	d70d      	bvc.n	801c914 <powf+0x50>
 801c8f8:	eef5 8a40 	vcmp.f32	s17, #0.0
 801c8fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c900:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801c904:	bf08      	it	eq
 801c906:	eeb0 8a67 	vmoveq.f32	s16, s15
 801c90a:	eeb0 0a48 	vmov.f32	s0, s16
 801c90e:	ecbd 8b04 	vpop	{d8-d9}
 801c912:	bd08      	pop	{r3, pc}
 801c914:	eddf 9a34 	vldr	s19, [pc, #208]	; 801c9e8 <powf+0x124>
 801c918:	eeb4 9a69 	vcmp.f32	s18, s19
 801c91c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c920:	d116      	bne.n	801c950 <powf+0x8c>
 801c922:	eef4 8a69 	vcmp.f32	s17, s19
 801c926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c92a:	d057      	beq.n	801c9dc <powf+0x118>
 801c92c:	eeb0 0a68 	vmov.f32	s0, s17
 801c930:	f000 ffbf 	bl	801d8b2 <finitef>
 801c934:	2800      	cmp	r0, #0
 801c936:	d0e8      	beq.n	801c90a <powf+0x46>
 801c938:	eef4 8ae9 	vcmpe.f32	s17, s19
 801c93c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c940:	d5e3      	bpl.n	801c90a <powf+0x46>
 801c942:	f7fd f96b 	bl	8019c1c <__errno>
 801c946:	2321      	movs	r3, #33	; 0x21
 801c948:	6003      	str	r3, [r0, #0]
 801c94a:	ed9f 8a28 	vldr	s16, [pc, #160]	; 801c9ec <powf+0x128>
 801c94e:	e7dc      	b.n	801c90a <powf+0x46>
 801c950:	f000 ffaf 	bl	801d8b2 <finitef>
 801c954:	bb50      	cbnz	r0, 801c9ac <powf+0xe8>
 801c956:	eeb0 0a49 	vmov.f32	s0, s18
 801c95a:	f000 ffaa 	bl	801d8b2 <finitef>
 801c95e:	b328      	cbz	r0, 801c9ac <powf+0xe8>
 801c960:	eeb0 0a68 	vmov.f32	s0, s17
 801c964:	f000 ffa5 	bl	801d8b2 <finitef>
 801c968:	b300      	cbz	r0, 801c9ac <powf+0xe8>
 801c96a:	eeb4 8a48 	vcmp.f32	s16, s16
 801c96e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c972:	d706      	bvc.n	801c982 <powf+0xbe>
 801c974:	f7fd f952 	bl	8019c1c <__errno>
 801c978:	2321      	movs	r3, #33	; 0x21
 801c97a:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 801c97e:	6003      	str	r3, [r0, #0]
 801c980:	e7c3      	b.n	801c90a <powf+0x46>
 801c982:	f7fd f94b 	bl	8019c1c <__errno>
 801c986:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 801c98a:	2322      	movs	r3, #34	; 0x22
 801c98c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c990:	6003      	str	r3, [r0, #0]
 801c992:	d508      	bpl.n	801c9a6 <powf+0xe2>
 801c994:	eeb0 0a68 	vmov.f32	s0, s17
 801c998:	f000 ffe0 	bl	801d95c <rintf>
 801c99c:	eeb4 0a68 	vcmp.f32	s0, s17
 801c9a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c9a4:	d1d1      	bne.n	801c94a <powf+0x86>
 801c9a6:	ed9f 8a12 	vldr	s16, [pc, #72]	; 801c9f0 <powf+0x12c>
 801c9aa:	e7ae      	b.n	801c90a <powf+0x46>
 801c9ac:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801c9b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c9b4:	d1a9      	bne.n	801c90a <powf+0x46>
 801c9b6:	eeb0 0a49 	vmov.f32	s0, s18
 801c9ba:	f000 ff7a 	bl	801d8b2 <finitef>
 801c9be:	2800      	cmp	r0, #0
 801c9c0:	d0a3      	beq.n	801c90a <powf+0x46>
 801c9c2:	eeb0 0a68 	vmov.f32	s0, s17
 801c9c6:	f000 ff74 	bl	801d8b2 <finitef>
 801c9ca:	2800      	cmp	r0, #0
 801c9cc:	d09d      	beq.n	801c90a <powf+0x46>
 801c9ce:	f7fd f925 	bl	8019c1c <__errno>
 801c9d2:	2322      	movs	r3, #34	; 0x22
 801c9d4:	ed9f 8a04 	vldr	s16, [pc, #16]	; 801c9e8 <powf+0x124>
 801c9d8:	6003      	str	r3, [r0, #0]
 801c9da:	e796      	b.n	801c90a <powf+0x46>
 801c9dc:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 801c9e0:	e793      	b.n	801c90a <powf+0x46>
 801c9e2:	bf00      	nop
 801c9e4:	20000430 	.word	0x20000430
 801c9e8:	00000000 	.word	0x00000000
 801c9ec:	ff800000 	.word	0xff800000
 801c9f0:	7f800000 	.word	0x7f800000

0801c9f4 <sqrtf>:
 801c9f4:	b508      	push	{r3, lr}
 801c9f6:	ed2d 8b02 	vpush	{d8}
 801c9fa:	eeb0 8a40 	vmov.f32	s16, s0
 801c9fe:	f000 fc1b 	bl	801d238 <__ieee754_sqrtf>
 801ca02:	4b0d      	ldr	r3, [pc, #52]	; (801ca38 <sqrtf+0x44>)
 801ca04:	f993 3000 	ldrsb.w	r3, [r3]
 801ca08:	3301      	adds	r3, #1
 801ca0a:	d011      	beq.n	801ca30 <sqrtf+0x3c>
 801ca0c:	eeb4 8a48 	vcmp.f32	s16, s16
 801ca10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ca14:	d60c      	bvs.n	801ca30 <sqrtf+0x3c>
 801ca16:	eddf 8a09 	vldr	s17, [pc, #36]	; 801ca3c <sqrtf+0x48>
 801ca1a:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801ca1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ca22:	d505      	bpl.n	801ca30 <sqrtf+0x3c>
 801ca24:	f7fd f8fa 	bl	8019c1c <__errno>
 801ca28:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801ca2c:	2321      	movs	r3, #33	; 0x21
 801ca2e:	6003      	str	r3, [r0, #0]
 801ca30:	ecbd 8b02 	vpop	{d8}
 801ca34:	bd08      	pop	{r3, pc}
 801ca36:	bf00      	nop
 801ca38:	20000430 	.word	0x20000430
 801ca3c:	00000000 	.word	0x00000000

0801ca40 <__ieee754_powf>:
 801ca40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ca44:	ee10 5a90 	vmov	r5, s1
 801ca48:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 801ca4c:	ed2d 8b02 	vpush	{d8}
 801ca50:	eeb0 8a40 	vmov.f32	s16, s0
 801ca54:	eef0 8a60 	vmov.f32	s17, s1
 801ca58:	f000 8291 	beq.w	801cf7e <__ieee754_powf+0x53e>
 801ca5c:	ee10 8a10 	vmov	r8, s0
 801ca60:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 801ca64:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801ca68:	dc06      	bgt.n	801ca78 <__ieee754_powf+0x38>
 801ca6a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 801ca6e:	dd0a      	ble.n	801ca86 <__ieee754_powf+0x46>
 801ca70:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801ca74:	f000 8283 	beq.w	801cf7e <__ieee754_powf+0x53e>
 801ca78:	ecbd 8b02 	vpop	{d8}
 801ca7c:	48d8      	ldr	r0, [pc, #864]	; (801cde0 <__ieee754_powf+0x3a0>)
 801ca7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ca82:	f000 bf65 	b.w	801d950 <nanf>
 801ca86:	f1b8 0f00 	cmp.w	r8, #0
 801ca8a:	da1f      	bge.n	801cacc <__ieee754_powf+0x8c>
 801ca8c:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 801ca90:	da2e      	bge.n	801caf0 <__ieee754_powf+0xb0>
 801ca92:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801ca96:	f2c0 827b 	blt.w	801cf90 <__ieee754_powf+0x550>
 801ca9a:	15fb      	asrs	r3, r7, #23
 801ca9c:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 801caa0:	fa47 f603 	asr.w	r6, r7, r3
 801caa4:	fa06 f303 	lsl.w	r3, r6, r3
 801caa8:	42bb      	cmp	r3, r7
 801caaa:	f040 8271 	bne.w	801cf90 <__ieee754_powf+0x550>
 801caae:	f006 0601 	and.w	r6, r6, #1
 801cab2:	f1c6 0602 	rsb	r6, r6, #2
 801cab6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801caba:	d120      	bne.n	801cafe <__ieee754_powf+0xbe>
 801cabc:	2d00      	cmp	r5, #0
 801cabe:	f280 8264 	bge.w	801cf8a <__ieee754_powf+0x54a>
 801cac2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801cac6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 801caca:	e00d      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cacc:	2600      	movs	r6, #0
 801cace:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 801cad2:	d1f0      	bne.n	801cab6 <__ieee754_powf+0x76>
 801cad4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801cad8:	f000 8251 	beq.w	801cf7e <__ieee754_powf+0x53e>
 801cadc:	dd0a      	ble.n	801caf4 <__ieee754_powf+0xb4>
 801cade:	2d00      	cmp	r5, #0
 801cae0:	f280 8250 	bge.w	801cf84 <__ieee754_powf+0x544>
 801cae4:	ed9f 0abf 	vldr	s0, [pc, #764]	; 801cde4 <__ieee754_powf+0x3a4>
 801cae8:	ecbd 8b02 	vpop	{d8}
 801caec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801caf0:	2602      	movs	r6, #2
 801caf2:	e7ec      	b.n	801cace <__ieee754_powf+0x8e>
 801caf4:	2d00      	cmp	r5, #0
 801caf6:	daf5      	bge.n	801cae4 <__ieee754_powf+0xa4>
 801caf8:	eeb1 0a68 	vneg.f32	s0, s17
 801cafc:	e7f4      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cafe:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 801cb02:	d102      	bne.n	801cb0a <__ieee754_powf+0xca>
 801cb04:	ee28 0a08 	vmul.f32	s0, s16, s16
 801cb08:	e7ee      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cb0a:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 801cb0e:	eeb0 0a48 	vmov.f32	s0, s16
 801cb12:	d108      	bne.n	801cb26 <__ieee754_powf+0xe6>
 801cb14:	f1b8 0f00 	cmp.w	r8, #0
 801cb18:	db05      	blt.n	801cb26 <__ieee754_powf+0xe6>
 801cb1a:	ecbd 8b02 	vpop	{d8}
 801cb1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801cb22:	f000 bb89 	b.w	801d238 <__ieee754_sqrtf>
 801cb26:	f000 febd 	bl	801d8a4 <fabsf>
 801cb2a:	b124      	cbz	r4, 801cb36 <__ieee754_powf+0xf6>
 801cb2c:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 801cb30:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 801cb34:	d117      	bne.n	801cb66 <__ieee754_powf+0x126>
 801cb36:	2d00      	cmp	r5, #0
 801cb38:	bfbc      	itt	lt
 801cb3a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 801cb3e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 801cb42:	f1b8 0f00 	cmp.w	r8, #0
 801cb46:	dacf      	bge.n	801cae8 <__ieee754_powf+0xa8>
 801cb48:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 801cb4c:	ea54 0306 	orrs.w	r3, r4, r6
 801cb50:	d104      	bne.n	801cb5c <__ieee754_powf+0x11c>
 801cb52:	ee70 7a40 	vsub.f32	s15, s0, s0
 801cb56:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801cb5a:	e7c5      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cb5c:	2e01      	cmp	r6, #1
 801cb5e:	d1c3      	bne.n	801cae8 <__ieee754_powf+0xa8>
 801cb60:	eeb1 0a40 	vneg.f32	s0, s0
 801cb64:	e7c0      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cb66:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 801cb6a:	3801      	subs	r0, #1
 801cb6c:	ea56 0300 	orrs.w	r3, r6, r0
 801cb70:	d104      	bne.n	801cb7c <__ieee754_powf+0x13c>
 801cb72:	ee38 8a48 	vsub.f32	s16, s16, s16
 801cb76:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801cb7a:	e7b5      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cb7c:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 801cb80:	dd6b      	ble.n	801cc5a <__ieee754_powf+0x21a>
 801cb82:	4b99      	ldr	r3, [pc, #612]	; (801cde8 <__ieee754_powf+0x3a8>)
 801cb84:	429c      	cmp	r4, r3
 801cb86:	dc06      	bgt.n	801cb96 <__ieee754_powf+0x156>
 801cb88:	2d00      	cmp	r5, #0
 801cb8a:	daab      	bge.n	801cae4 <__ieee754_powf+0xa4>
 801cb8c:	ed9f 0a97 	vldr	s0, [pc, #604]	; 801cdec <__ieee754_powf+0x3ac>
 801cb90:	ee20 0a00 	vmul.f32	s0, s0, s0
 801cb94:	e7a8      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cb96:	4b96      	ldr	r3, [pc, #600]	; (801cdf0 <__ieee754_powf+0x3b0>)
 801cb98:	429c      	cmp	r4, r3
 801cb9a:	dd02      	ble.n	801cba2 <__ieee754_powf+0x162>
 801cb9c:	2d00      	cmp	r5, #0
 801cb9e:	dcf5      	bgt.n	801cb8c <__ieee754_powf+0x14c>
 801cba0:	e7a0      	b.n	801cae4 <__ieee754_powf+0xa4>
 801cba2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801cba6:	ee30 0a67 	vsub.f32	s0, s0, s15
 801cbaa:	eddf 6a92 	vldr	s13, [pc, #584]	; 801cdf4 <__ieee754_powf+0x3b4>
 801cbae:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 801cbb2:	eee0 6a67 	vfms.f32	s13, s0, s15
 801cbb6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801cbba:	eee6 7ac0 	vfms.f32	s15, s13, s0
 801cbbe:	ee20 7a00 	vmul.f32	s14, s0, s0
 801cbc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 801cbc6:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 801cdf8 <__ieee754_powf+0x3b8>
 801cbca:	ee67 7a67 	vnmul.f32	s15, s14, s15
 801cbce:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 801cdfc <__ieee754_powf+0x3bc>
 801cbd2:	eee0 7a07 	vfma.f32	s15, s0, s14
 801cbd6:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 801ce00 <__ieee754_powf+0x3c0>
 801cbda:	eef0 6a67 	vmov.f32	s13, s15
 801cbde:	eee0 6a07 	vfma.f32	s13, s0, s14
 801cbe2:	ee16 3a90 	vmov	r3, s13
 801cbe6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801cbea:	f023 030f 	bic.w	r3, r3, #15
 801cbee:	ee00 3a90 	vmov	s1, r3
 801cbf2:	eee0 0a47 	vfms.f32	s1, s0, s14
 801cbf6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801cbfa:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 801cbfe:	f025 050f 	bic.w	r5, r5, #15
 801cc02:	ee07 5a10 	vmov	s14, r5
 801cc06:	ee67 0aa8 	vmul.f32	s1, s15, s17
 801cc0a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 801cc0e:	ee07 3a90 	vmov	s15, r3
 801cc12:	eee7 0a27 	vfma.f32	s1, s14, s15
 801cc16:	3e01      	subs	r6, #1
 801cc18:	ea56 0200 	orrs.w	r2, r6, r0
 801cc1c:	ee07 5a10 	vmov	s14, r5
 801cc20:	ee67 7a87 	vmul.f32	s15, s15, s14
 801cc24:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 801cc28:	ee30 7aa7 	vadd.f32	s14, s1, s15
 801cc2c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 801cc30:	ee17 4a10 	vmov	r4, s14
 801cc34:	bf08      	it	eq
 801cc36:	eeb0 8a40 	vmoveq.f32	s16, s0
 801cc3a:	2c00      	cmp	r4, #0
 801cc3c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801cc40:	f340 8184 	ble.w	801cf4c <__ieee754_powf+0x50c>
 801cc44:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 801cc48:	f340 80fc 	ble.w	801ce44 <__ieee754_powf+0x404>
 801cc4c:	eddf 7a67 	vldr	s15, [pc, #412]	; 801cdec <__ieee754_powf+0x3ac>
 801cc50:	ee28 0a27 	vmul.f32	s0, s16, s15
 801cc54:	ee20 0a27 	vmul.f32	s0, s0, s15
 801cc58:	e746      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cc5a:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 801cc5e:	bf01      	itttt	eq
 801cc60:	eddf 7a68 	vldreq	s15, [pc, #416]	; 801ce04 <__ieee754_powf+0x3c4>
 801cc64:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 801cc68:	f06f 0217 	mvneq.w	r2, #23
 801cc6c:	ee17 4a90 	vmoveq	r4, s15
 801cc70:	ea4f 53e4 	mov.w	r3, r4, asr #23
 801cc74:	bf18      	it	ne
 801cc76:	2200      	movne	r2, #0
 801cc78:	3b7f      	subs	r3, #127	; 0x7f
 801cc7a:	4413      	add	r3, r2
 801cc7c:	4a62      	ldr	r2, [pc, #392]	; (801ce08 <__ieee754_powf+0x3c8>)
 801cc7e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 801cc82:	4294      	cmp	r4, r2
 801cc84:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 801cc88:	dd06      	ble.n	801cc98 <__ieee754_powf+0x258>
 801cc8a:	4a60      	ldr	r2, [pc, #384]	; (801ce0c <__ieee754_powf+0x3cc>)
 801cc8c:	4294      	cmp	r4, r2
 801cc8e:	f340 80a4 	ble.w	801cdda <__ieee754_powf+0x39a>
 801cc92:	3301      	adds	r3, #1
 801cc94:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 801cc98:	2400      	movs	r4, #0
 801cc9a:	4a5d      	ldr	r2, [pc, #372]	; (801ce10 <__ieee754_powf+0x3d0>)
 801cc9c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 801cca0:	ee07 1a90 	vmov	s15, r1
 801cca4:	ed92 7a00 	vldr	s14, [r2]
 801cca8:	4a5a      	ldr	r2, [pc, #360]	; (801ce14 <__ieee754_powf+0x3d4>)
 801ccaa:	ee37 6a27 	vadd.f32	s12, s14, s15
 801ccae:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 801ccb2:	eec5 6a86 	vdiv.f32	s13, s11, s12
 801ccb6:	1049      	asrs	r1, r1, #1
 801ccb8:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 801ccbc:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 801ccc0:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 801ccc4:	ee37 5ac7 	vsub.f32	s10, s15, s14
 801ccc8:	ee06 1a10 	vmov	s12, r1
 801cccc:	ee65 4a26 	vmul.f32	s9, s10, s13
 801ccd0:	ee36 7a47 	vsub.f32	s14, s12, s14
 801ccd4:	ee14 7a90 	vmov	r7, s9
 801ccd8:	4017      	ands	r7, r2
 801ccda:	ee05 7a90 	vmov	s11, r7
 801ccde:	eea5 5ac6 	vfms.f32	s10, s11, s12
 801cce2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801cce6:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 801ce18 <__ieee754_powf+0x3d8>
 801ccea:	eea5 5ae7 	vfms.f32	s10, s11, s15
 801ccee:	ee64 7aa4 	vmul.f32	s15, s9, s9
 801ccf2:	ee25 6a26 	vmul.f32	s12, s10, s13
 801ccf6:	eddf 6a49 	vldr	s13, [pc, #292]	; 801ce1c <__ieee754_powf+0x3dc>
 801ccfa:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801ccfe:	eddf 6a48 	vldr	s13, [pc, #288]	; 801ce20 <__ieee754_powf+0x3e0>
 801cd02:	eee7 6a27 	vfma.f32	s13, s14, s15
 801cd06:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 801cdf4 <__ieee754_powf+0x3b4>
 801cd0a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801cd0e:	eddf 6a45 	vldr	s13, [pc, #276]	; 801ce24 <__ieee754_powf+0x3e4>
 801cd12:	eee7 6a27 	vfma.f32	s13, s14, s15
 801cd16:	ed9f 7a44 	vldr	s14, [pc, #272]	; 801ce28 <__ieee754_powf+0x3e8>
 801cd1a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801cd1e:	ee74 6aa5 	vadd.f32	s13, s9, s11
 801cd22:	ee27 5aa7 	vmul.f32	s10, s15, s15
 801cd26:	ee66 6a86 	vmul.f32	s13, s13, s12
 801cd2a:	eee5 6a07 	vfma.f32	s13, s10, s14
 801cd2e:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 801cd32:	eef0 7a45 	vmov.f32	s15, s10
 801cd36:	eee5 7aa5 	vfma.f32	s15, s11, s11
 801cd3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801cd3e:	ee17 1a90 	vmov	r1, s15
 801cd42:	4011      	ands	r1, r2
 801cd44:	ee07 1a90 	vmov	s15, r1
 801cd48:	ee37 7ac5 	vsub.f32	s14, s15, s10
 801cd4c:	eea5 7ae5 	vfms.f32	s14, s11, s11
 801cd50:	ee36 7ac7 	vsub.f32	s14, s13, s14
 801cd54:	ee27 7a24 	vmul.f32	s14, s14, s9
 801cd58:	eea6 7a27 	vfma.f32	s14, s12, s15
 801cd5c:	eeb0 6a47 	vmov.f32	s12, s14
 801cd60:	eea5 6aa7 	vfma.f32	s12, s11, s15
 801cd64:	ee16 1a10 	vmov	r1, s12
 801cd68:	4011      	ands	r1, r2
 801cd6a:	ee06 1a90 	vmov	s13, r1
 801cd6e:	eee5 6ae7 	vfms.f32	s13, s11, s15
 801cd72:	eddf 7a2e 	vldr	s15, [pc, #184]	; 801ce2c <__ieee754_powf+0x3ec>
 801cd76:	eddf 5a2e 	vldr	s11, [pc, #184]	; 801ce30 <__ieee754_powf+0x3f0>
 801cd7a:	ee37 7a66 	vsub.f32	s14, s14, s13
 801cd7e:	ee06 1a10 	vmov	s12, r1
 801cd82:	ee27 7a27 	vmul.f32	s14, s14, s15
 801cd86:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801ce34 <__ieee754_powf+0x3f4>
 801cd8a:	492b      	ldr	r1, [pc, #172]	; (801ce38 <__ieee754_powf+0x3f8>)
 801cd8c:	eea6 7a27 	vfma.f32	s14, s12, s15
 801cd90:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801cd94:	edd1 7a00 	vldr	s15, [r1]
 801cd98:	ee37 7a27 	vadd.f32	s14, s14, s15
 801cd9c:	ee07 3a90 	vmov	s15, r3
 801cda0:	4b26      	ldr	r3, [pc, #152]	; (801ce3c <__ieee754_powf+0x3fc>)
 801cda2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801cda6:	eef0 7a47 	vmov.f32	s15, s14
 801cdaa:	eee6 7a25 	vfma.f32	s15, s12, s11
 801cdae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801cdb2:	edd4 0a00 	vldr	s1, [r4]
 801cdb6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801cdba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801cdbe:	ee17 3a90 	vmov	r3, s15
 801cdc2:	4013      	ands	r3, r2
 801cdc4:	ee07 3a90 	vmov	s15, r3
 801cdc8:	ee77 6ae6 	vsub.f32	s13, s15, s13
 801cdcc:	ee76 6ae0 	vsub.f32	s13, s13, s1
 801cdd0:	eee6 6a65 	vfms.f32	s13, s12, s11
 801cdd4:	ee77 7a66 	vsub.f32	s15, s14, s13
 801cdd8:	e70f      	b.n	801cbfa <__ieee754_powf+0x1ba>
 801cdda:	2401      	movs	r4, #1
 801cddc:	e75d      	b.n	801cc9a <__ieee754_powf+0x25a>
 801cdde:	bf00      	nop
 801cde0:	0801e228 	.word	0x0801e228
 801cde4:	00000000 	.word	0x00000000
 801cde8:	3f7ffff7 	.word	0x3f7ffff7
 801cdec:	7149f2ca 	.word	0x7149f2ca
 801cdf0:	3f800007 	.word	0x3f800007
 801cdf4:	3eaaaaab 	.word	0x3eaaaaab
 801cdf8:	3fb8aa3b 	.word	0x3fb8aa3b
 801cdfc:	36eca570 	.word	0x36eca570
 801ce00:	3fb8aa00 	.word	0x3fb8aa00
 801ce04:	4b800000 	.word	0x4b800000
 801ce08:	001cc471 	.word	0x001cc471
 801ce0c:	005db3d6 	.word	0x005db3d6
 801ce10:	0801e33c 	.word	0x0801e33c
 801ce14:	fffff000 	.word	0xfffff000
 801ce18:	3e6c3255 	.word	0x3e6c3255
 801ce1c:	3e53f142 	.word	0x3e53f142
 801ce20:	3e8ba305 	.word	0x3e8ba305
 801ce24:	3edb6db7 	.word	0x3edb6db7
 801ce28:	3f19999a 	.word	0x3f19999a
 801ce2c:	3f76384f 	.word	0x3f76384f
 801ce30:	3f763800 	.word	0x3f763800
 801ce34:	369dc3a0 	.word	0x369dc3a0
 801ce38:	0801e34c 	.word	0x0801e34c
 801ce3c:	0801e344 	.word	0x0801e344
 801ce40:	3338aa3c 	.word	0x3338aa3c
 801ce44:	f040 8092 	bne.w	801cf6c <__ieee754_powf+0x52c>
 801ce48:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 801ce40 <__ieee754_powf+0x400>
 801ce4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 801ce50:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801ce54:	eef4 6ac7 	vcmpe.f32	s13, s14
 801ce58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ce5c:	f73f aef6 	bgt.w	801cc4c <__ieee754_powf+0x20c>
 801ce60:	15db      	asrs	r3, r3, #23
 801ce62:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 801ce66:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 801ce6a:	4103      	asrs	r3, r0
 801ce6c:	4423      	add	r3, r4
 801ce6e:	4949      	ldr	r1, [pc, #292]	; (801cf94 <__ieee754_powf+0x554>)
 801ce70:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801ce74:	3a7f      	subs	r2, #127	; 0x7f
 801ce76:	4111      	asrs	r1, r2
 801ce78:	ea23 0101 	bic.w	r1, r3, r1
 801ce7c:	ee07 1a10 	vmov	s14, r1
 801ce80:	f3c3 0016 	ubfx	r0, r3, #0, #23
 801ce84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801ce88:	f1c2 0217 	rsb	r2, r2, #23
 801ce8c:	4110      	asrs	r0, r2
 801ce8e:	2c00      	cmp	r4, #0
 801ce90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ce94:	bfb8      	it	lt
 801ce96:	4240      	neglt	r0, r0
 801ce98:	ee37 7aa0 	vadd.f32	s14, s15, s1
 801ce9c:	eddf 6a3e 	vldr	s13, [pc, #248]	; 801cf98 <__ieee754_powf+0x558>
 801cea0:	ee17 3a10 	vmov	r3, s14
 801cea4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801cea8:	f023 030f 	bic.w	r3, r3, #15
 801ceac:	ee07 3a10 	vmov	s14, r3
 801ceb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 801ceb4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801ceb8:	eddf 7a38 	vldr	s15, [pc, #224]	; 801cf9c <__ieee754_powf+0x55c>
 801cebc:	ee67 7a27 	vmul.f32	s15, s14, s15
 801cec0:	eee0 7aa6 	vfma.f32	s15, s1, s13
 801cec4:	eddf 6a36 	vldr	s13, [pc, #216]	; 801cfa0 <__ieee754_powf+0x560>
 801cec8:	eeb0 0a67 	vmov.f32	s0, s15
 801cecc:	eea7 0a26 	vfma.f32	s0, s14, s13
 801ced0:	eeb0 6a40 	vmov.f32	s12, s0
 801ced4:	eea7 6a66 	vfms.f32	s12, s14, s13
 801ced8:	ee20 7a00 	vmul.f32	s14, s0, s0
 801cedc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801cee0:	eddf 6a30 	vldr	s13, [pc, #192]	; 801cfa4 <__ieee754_powf+0x564>
 801cee4:	ed9f 6a30 	vldr	s12, [pc, #192]	; 801cfa8 <__ieee754_powf+0x568>
 801cee8:	eea7 6a26 	vfma.f32	s12, s14, s13
 801ceec:	eddf 6a2f 	vldr	s13, [pc, #188]	; 801cfac <__ieee754_powf+0x56c>
 801cef0:	eee6 6a07 	vfma.f32	s13, s12, s14
 801cef4:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 801cfb0 <__ieee754_powf+0x570>
 801cef8:	eea6 6a87 	vfma.f32	s12, s13, s14
 801cefc:	eddf 6a2d 	vldr	s13, [pc, #180]	; 801cfb4 <__ieee754_powf+0x574>
 801cf00:	eee6 6a07 	vfma.f32	s13, s12, s14
 801cf04:	eeb0 6a40 	vmov.f32	s12, s0
 801cf08:	eea6 6ac7 	vfms.f32	s12, s13, s14
 801cf0c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 801cf10:	eeb0 7a46 	vmov.f32	s14, s12
 801cf14:	ee77 6a66 	vsub.f32	s13, s14, s13
 801cf18:	ee20 6a06 	vmul.f32	s12, s0, s12
 801cf1c:	eee0 7a27 	vfma.f32	s15, s0, s15
 801cf20:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801cf24:	ee77 7a67 	vsub.f32	s15, s14, s15
 801cf28:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801cf2c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801cf30:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801cf34:	ee10 3a10 	vmov	r3, s0
 801cf38:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 801cf3c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801cf40:	da1a      	bge.n	801cf78 <__ieee754_powf+0x538>
 801cf42:	f000 fd67 	bl	801da14 <scalbnf>
 801cf46:	ee20 0a08 	vmul.f32	s0, s0, s16
 801cf4a:	e5cd      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cf4c:	4a1a      	ldr	r2, [pc, #104]	; (801cfb8 <__ieee754_powf+0x578>)
 801cf4e:	4293      	cmp	r3, r2
 801cf50:	dd02      	ble.n	801cf58 <__ieee754_powf+0x518>
 801cf52:	eddf 7a1a 	vldr	s15, [pc, #104]	; 801cfbc <__ieee754_powf+0x57c>
 801cf56:	e67b      	b.n	801cc50 <__ieee754_powf+0x210>
 801cf58:	d108      	bne.n	801cf6c <__ieee754_powf+0x52c>
 801cf5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801cf5e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 801cf62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf66:	f6ff af7b 	blt.w	801ce60 <__ieee754_powf+0x420>
 801cf6a:	e7f2      	b.n	801cf52 <__ieee754_powf+0x512>
 801cf6c:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 801cf70:	f73f af76 	bgt.w	801ce60 <__ieee754_powf+0x420>
 801cf74:	2000      	movs	r0, #0
 801cf76:	e78f      	b.n	801ce98 <__ieee754_powf+0x458>
 801cf78:	ee00 3a10 	vmov	s0, r3
 801cf7c:	e7e3      	b.n	801cf46 <__ieee754_powf+0x506>
 801cf7e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801cf82:	e5b1      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cf84:	eeb0 0a68 	vmov.f32	s0, s17
 801cf88:	e5ae      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cf8a:	eeb0 0a48 	vmov.f32	s0, s16
 801cf8e:	e5ab      	b.n	801cae8 <__ieee754_powf+0xa8>
 801cf90:	2600      	movs	r6, #0
 801cf92:	e590      	b.n	801cab6 <__ieee754_powf+0x76>
 801cf94:	007fffff 	.word	0x007fffff
 801cf98:	3f317218 	.word	0x3f317218
 801cf9c:	35bfbe8c 	.word	0x35bfbe8c
 801cfa0:	3f317200 	.word	0x3f317200
 801cfa4:	3331bb4c 	.word	0x3331bb4c
 801cfa8:	b5ddea0e 	.word	0xb5ddea0e
 801cfac:	388ab355 	.word	0x388ab355
 801cfb0:	bb360b61 	.word	0xbb360b61
 801cfb4:	3e2aaaab 	.word	0x3e2aaaab
 801cfb8:	43160000 	.word	0x43160000
 801cfbc:	0da24260 	.word	0x0da24260

0801cfc0 <__ieee754_rem_pio2f>:
 801cfc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801cfc2:	ee10 6a10 	vmov	r6, s0
 801cfc6:	4b8e      	ldr	r3, [pc, #568]	; (801d200 <__ieee754_rem_pio2f+0x240>)
 801cfc8:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 801cfcc:	429d      	cmp	r5, r3
 801cfce:	b087      	sub	sp, #28
 801cfd0:	eef0 7a40 	vmov.f32	s15, s0
 801cfd4:	4604      	mov	r4, r0
 801cfd6:	dc05      	bgt.n	801cfe4 <__ieee754_rem_pio2f+0x24>
 801cfd8:	2300      	movs	r3, #0
 801cfda:	ed80 0a00 	vstr	s0, [r0]
 801cfde:	6043      	str	r3, [r0, #4]
 801cfe0:	2000      	movs	r0, #0
 801cfe2:	e01a      	b.n	801d01a <__ieee754_rem_pio2f+0x5a>
 801cfe4:	4b87      	ldr	r3, [pc, #540]	; (801d204 <__ieee754_rem_pio2f+0x244>)
 801cfe6:	429d      	cmp	r5, r3
 801cfe8:	dc46      	bgt.n	801d078 <__ieee754_rem_pio2f+0xb8>
 801cfea:	2e00      	cmp	r6, #0
 801cfec:	ed9f 0a86 	vldr	s0, [pc, #536]	; 801d208 <__ieee754_rem_pio2f+0x248>
 801cff0:	4b86      	ldr	r3, [pc, #536]	; (801d20c <__ieee754_rem_pio2f+0x24c>)
 801cff2:	f025 050f 	bic.w	r5, r5, #15
 801cff6:	dd1f      	ble.n	801d038 <__ieee754_rem_pio2f+0x78>
 801cff8:	429d      	cmp	r5, r3
 801cffa:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801cffe:	d00e      	beq.n	801d01e <__ieee754_rem_pio2f+0x5e>
 801d000:	ed9f 7a83 	vldr	s14, [pc, #524]	; 801d210 <__ieee754_rem_pio2f+0x250>
 801d004:	ee37 0ac7 	vsub.f32	s0, s15, s14
 801d008:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801d00c:	ed80 0a00 	vstr	s0, [r0]
 801d010:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d014:	2001      	movs	r0, #1
 801d016:	edc4 7a01 	vstr	s15, [r4, #4]
 801d01a:	b007      	add	sp, #28
 801d01c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d01e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 801d214 <__ieee754_rem_pio2f+0x254>
 801d022:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 801d218 <__ieee754_rem_pio2f+0x258>
 801d026:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801d02a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 801d02e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801d032:	edc0 6a00 	vstr	s13, [r0]
 801d036:	e7eb      	b.n	801d010 <__ieee754_rem_pio2f+0x50>
 801d038:	429d      	cmp	r5, r3
 801d03a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801d03e:	d00e      	beq.n	801d05e <__ieee754_rem_pio2f+0x9e>
 801d040:	ed9f 7a73 	vldr	s14, [pc, #460]	; 801d210 <__ieee754_rem_pio2f+0x250>
 801d044:	ee37 0a87 	vadd.f32	s0, s15, s14
 801d048:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801d04c:	ed80 0a00 	vstr	s0, [r0]
 801d050:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d054:	f04f 30ff 	mov.w	r0, #4294967295
 801d058:	edc4 7a01 	vstr	s15, [r4, #4]
 801d05c:	e7dd      	b.n	801d01a <__ieee754_rem_pio2f+0x5a>
 801d05e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 801d214 <__ieee754_rem_pio2f+0x254>
 801d062:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 801d218 <__ieee754_rem_pio2f+0x258>
 801d066:	ee77 7a80 	vadd.f32	s15, s15, s0
 801d06a:	ee77 6a87 	vadd.f32	s13, s15, s14
 801d06e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801d072:	edc0 6a00 	vstr	s13, [r0]
 801d076:	e7eb      	b.n	801d050 <__ieee754_rem_pio2f+0x90>
 801d078:	4b68      	ldr	r3, [pc, #416]	; (801d21c <__ieee754_rem_pio2f+0x25c>)
 801d07a:	429d      	cmp	r5, r3
 801d07c:	dc72      	bgt.n	801d164 <__ieee754_rem_pio2f+0x1a4>
 801d07e:	f000 fc11 	bl	801d8a4 <fabsf>
 801d082:	ed9f 7a67 	vldr	s14, [pc, #412]	; 801d220 <__ieee754_rem_pio2f+0x260>
 801d086:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801d08a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801d08e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d092:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801d096:	ee17 0a90 	vmov	r0, s15
 801d09a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 801d208 <__ieee754_rem_pio2f+0x248>
 801d09e:	eea7 0a67 	vfms.f32	s0, s14, s15
 801d0a2:	281f      	cmp	r0, #31
 801d0a4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 801d210 <__ieee754_rem_pio2f+0x250>
 801d0a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d0ac:	eeb1 6a47 	vneg.f32	s12, s14
 801d0b0:	ee70 6a67 	vsub.f32	s13, s0, s15
 801d0b4:	ee16 2a90 	vmov	r2, s13
 801d0b8:	dc1c      	bgt.n	801d0f4 <__ieee754_rem_pio2f+0x134>
 801d0ba:	495a      	ldr	r1, [pc, #360]	; (801d224 <__ieee754_rem_pio2f+0x264>)
 801d0bc:	1e47      	subs	r7, r0, #1
 801d0be:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 801d0c2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 801d0c6:	428b      	cmp	r3, r1
 801d0c8:	d014      	beq.n	801d0f4 <__ieee754_rem_pio2f+0x134>
 801d0ca:	6022      	str	r2, [r4, #0]
 801d0cc:	ed94 7a00 	vldr	s14, [r4]
 801d0d0:	ee30 0a47 	vsub.f32	s0, s0, s14
 801d0d4:	2e00      	cmp	r6, #0
 801d0d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 801d0da:	ed84 0a01 	vstr	s0, [r4, #4]
 801d0de:	da9c      	bge.n	801d01a <__ieee754_rem_pio2f+0x5a>
 801d0e0:	eeb1 7a47 	vneg.f32	s14, s14
 801d0e4:	eeb1 0a40 	vneg.f32	s0, s0
 801d0e8:	ed84 7a00 	vstr	s14, [r4]
 801d0ec:	ed84 0a01 	vstr	s0, [r4, #4]
 801d0f0:	4240      	negs	r0, r0
 801d0f2:	e792      	b.n	801d01a <__ieee754_rem_pio2f+0x5a>
 801d0f4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801d0f8:	15eb      	asrs	r3, r5, #23
 801d0fa:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 801d0fe:	2d08      	cmp	r5, #8
 801d100:	dde3      	ble.n	801d0ca <__ieee754_rem_pio2f+0x10a>
 801d102:	eddf 7a44 	vldr	s15, [pc, #272]	; 801d214 <__ieee754_rem_pio2f+0x254>
 801d106:	eef0 6a40 	vmov.f32	s13, s0
 801d10a:	eee6 6a27 	vfma.f32	s13, s12, s15
 801d10e:	ee30 0a66 	vsub.f32	s0, s0, s13
 801d112:	eea6 0a27 	vfma.f32	s0, s12, s15
 801d116:	eddf 7a40 	vldr	s15, [pc, #256]	; 801d218 <__ieee754_rem_pio2f+0x258>
 801d11a:	ee97 0a27 	vfnms.f32	s0, s14, s15
 801d11e:	ee76 5ac0 	vsub.f32	s11, s13, s0
 801d122:	eef0 7a40 	vmov.f32	s15, s0
 801d126:	ee15 2a90 	vmov	r2, s11
 801d12a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801d12e:	1a5b      	subs	r3, r3, r1
 801d130:	2b19      	cmp	r3, #25
 801d132:	dc04      	bgt.n	801d13e <__ieee754_rem_pio2f+0x17e>
 801d134:	edc4 5a00 	vstr	s11, [r4]
 801d138:	eeb0 0a66 	vmov.f32	s0, s13
 801d13c:	e7c6      	b.n	801d0cc <__ieee754_rem_pio2f+0x10c>
 801d13e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 801d228 <__ieee754_rem_pio2f+0x268>
 801d142:	eeb0 0a66 	vmov.f32	s0, s13
 801d146:	eea6 0a25 	vfma.f32	s0, s12, s11
 801d14a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801d14e:	eddf 6a37 	vldr	s13, [pc, #220]	; 801d22c <__ieee754_rem_pio2f+0x26c>
 801d152:	eee6 7a25 	vfma.f32	s15, s12, s11
 801d156:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801d15a:	ee30 7a67 	vsub.f32	s14, s0, s15
 801d15e:	ed84 7a00 	vstr	s14, [r4]
 801d162:	e7b3      	b.n	801d0cc <__ieee754_rem_pio2f+0x10c>
 801d164:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 801d168:	db06      	blt.n	801d178 <__ieee754_rem_pio2f+0x1b8>
 801d16a:	ee70 7a40 	vsub.f32	s15, s0, s0
 801d16e:	edc0 7a01 	vstr	s15, [r0, #4]
 801d172:	edc0 7a00 	vstr	s15, [r0]
 801d176:	e733      	b.n	801cfe0 <__ieee754_rem_pio2f+0x20>
 801d178:	15ea      	asrs	r2, r5, #23
 801d17a:	3a86      	subs	r2, #134	; 0x86
 801d17c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801d180:	ee07 3a90 	vmov	s15, r3
 801d184:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801d188:	eddf 6a29 	vldr	s13, [pc, #164]	; 801d230 <__ieee754_rem_pio2f+0x270>
 801d18c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801d190:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d194:	ed8d 7a03 	vstr	s14, [sp, #12]
 801d198:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801d19c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801d1a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801d1a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d1a8:	ed8d 7a04 	vstr	s14, [sp, #16]
 801d1ac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801d1b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 801d1b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d1b8:	edcd 7a05 	vstr	s15, [sp, #20]
 801d1bc:	d11e      	bne.n	801d1fc <__ieee754_rem_pio2f+0x23c>
 801d1be:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801d1c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d1c6:	bf14      	ite	ne
 801d1c8:	2302      	movne	r3, #2
 801d1ca:	2301      	moveq	r3, #1
 801d1cc:	4919      	ldr	r1, [pc, #100]	; (801d234 <__ieee754_rem_pio2f+0x274>)
 801d1ce:	9101      	str	r1, [sp, #4]
 801d1d0:	2102      	movs	r1, #2
 801d1d2:	9100      	str	r1, [sp, #0]
 801d1d4:	a803      	add	r0, sp, #12
 801d1d6:	4621      	mov	r1, r4
 801d1d8:	f000 f892 	bl	801d300 <__kernel_rem_pio2f>
 801d1dc:	2e00      	cmp	r6, #0
 801d1de:	f6bf af1c 	bge.w	801d01a <__ieee754_rem_pio2f+0x5a>
 801d1e2:	edd4 7a00 	vldr	s15, [r4]
 801d1e6:	eef1 7a67 	vneg.f32	s15, s15
 801d1ea:	edc4 7a00 	vstr	s15, [r4]
 801d1ee:	edd4 7a01 	vldr	s15, [r4, #4]
 801d1f2:	eef1 7a67 	vneg.f32	s15, s15
 801d1f6:	edc4 7a01 	vstr	s15, [r4, #4]
 801d1fa:	e779      	b.n	801d0f0 <__ieee754_rem_pio2f+0x130>
 801d1fc:	2303      	movs	r3, #3
 801d1fe:	e7e5      	b.n	801d1cc <__ieee754_rem_pio2f+0x20c>
 801d200:	3f490fd8 	.word	0x3f490fd8
 801d204:	4016cbe3 	.word	0x4016cbe3
 801d208:	3fc90f80 	.word	0x3fc90f80
 801d20c:	3fc90fd0 	.word	0x3fc90fd0
 801d210:	37354443 	.word	0x37354443
 801d214:	37354400 	.word	0x37354400
 801d218:	2e85a308 	.word	0x2e85a308
 801d21c:	43490f80 	.word	0x43490f80
 801d220:	3f22f984 	.word	0x3f22f984
 801d224:	0801e354 	.word	0x0801e354
 801d228:	2e85a300 	.word	0x2e85a300
 801d22c:	248d3132 	.word	0x248d3132
 801d230:	43800000 	.word	0x43800000
 801d234:	0801e3d4 	.word	0x0801e3d4

0801d238 <__ieee754_sqrtf>:
 801d238:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801d23c:	4770      	bx	lr
	...

0801d240 <__kernel_cosf>:
 801d240:	ee10 3a10 	vmov	r3, s0
 801d244:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d248:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801d24c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 801d250:	da05      	bge.n	801d25e <__kernel_cosf+0x1e>
 801d252:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801d256:	ee17 2a90 	vmov	r2, s15
 801d25a:	2a00      	cmp	r2, #0
 801d25c:	d03d      	beq.n	801d2da <__kernel_cosf+0x9a>
 801d25e:	ee60 5a00 	vmul.f32	s11, s0, s0
 801d262:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801d2e0 <__kernel_cosf+0xa0>
 801d266:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801d2e4 <__kernel_cosf+0xa4>
 801d26a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 801d2e8 <__kernel_cosf+0xa8>
 801d26e:	4a1f      	ldr	r2, [pc, #124]	; (801d2ec <__kernel_cosf+0xac>)
 801d270:	eea5 7aa7 	vfma.f32	s14, s11, s15
 801d274:	4293      	cmp	r3, r2
 801d276:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801d2f0 <__kernel_cosf+0xb0>
 801d27a:	eee7 7a25 	vfma.f32	s15, s14, s11
 801d27e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 801d2f4 <__kernel_cosf+0xb4>
 801d282:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801d286:	eddf 7a1c 	vldr	s15, [pc, #112]	; 801d2f8 <__kernel_cosf+0xb8>
 801d28a:	eee7 7a25 	vfma.f32	s15, s14, s11
 801d28e:	eeb0 7a66 	vmov.f32	s14, s13
 801d292:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801d296:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 801d29a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 801d29e:	ee67 6a25 	vmul.f32	s13, s14, s11
 801d2a2:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 801d2a6:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801d2aa:	dc04      	bgt.n	801d2b6 <__kernel_cosf+0x76>
 801d2ac:	ee37 7ac7 	vsub.f32	s14, s15, s14
 801d2b0:	ee36 0a47 	vsub.f32	s0, s12, s14
 801d2b4:	4770      	bx	lr
 801d2b6:	4a11      	ldr	r2, [pc, #68]	; (801d2fc <__kernel_cosf+0xbc>)
 801d2b8:	4293      	cmp	r3, r2
 801d2ba:	bfda      	itte	le
 801d2bc:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 801d2c0:	ee06 3a90 	vmovle	s13, r3
 801d2c4:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 801d2c8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801d2cc:	ee36 0a66 	vsub.f32	s0, s12, s13
 801d2d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d2d4:	ee30 0a67 	vsub.f32	s0, s0, s15
 801d2d8:	4770      	bx	lr
 801d2da:	eeb0 0a46 	vmov.f32	s0, s12
 801d2de:	4770      	bx	lr
 801d2e0:	ad47d74e 	.word	0xad47d74e
 801d2e4:	310f74f6 	.word	0x310f74f6
 801d2e8:	3d2aaaab 	.word	0x3d2aaaab
 801d2ec:	3e999999 	.word	0x3e999999
 801d2f0:	b493f27c 	.word	0xb493f27c
 801d2f4:	37d00d01 	.word	0x37d00d01
 801d2f8:	bab60b61 	.word	0xbab60b61
 801d2fc:	3f480000 	.word	0x3f480000

0801d300 <__kernel_rem_pio2f>:
 801d300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d304:	ed2d 8b04 	vpush	{d8-d9}
 801d308:	b0d7      	sub	sp, #348	; 0x15c
 801d30a:	4616      	mov	r6, r2
 801d30c:	4698      	mov	r8, r3
 801d30e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801d310:	4bbb      	ldr	r3, [pc, #748]	; (801d600 <__kernel_rem_pio2f+0x300>)
 801d312:	9001      	str	r0, [sp, #4]
 801d314:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 801d318:	1d33      	adds	r3, r6, #4
 801d31a:	460d      	mov	r5, r1
 801d31c:	f108 39ff 	add.w	r9, r8, #4294967295
 801d320:	db29      	blt.n	801d376 <__kernel_rem_pio2f+0x76>
 801d322:	1ef1      	subs	r1, r6, #3
 801d324:	bf48      	it	mi
 801d326:	1d31      	addmi	r1, r6, #4
 801d328:	10c9      	asrs	r1, r1, #3
 801d32a:	1c4c      	adds	r4, r1, #1
 801d32c:	00e3      	lsls	r3, r4, #3
 801d32e:	9302      	str	r3, [sp, #8]
 801d330:	9b65      	ldr	r3, [sp, #404]	; 0x194
 801d332:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 801d610 <__kernel_rem_pio2f+0x310>
 801d336:	eba1 0009 	sub.w	r0, r1, r9
 801d33a:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 801d33e:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 801d342:	eb07 0c09 	add.w	ip, r7, r9
 801d346:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 801d34a:	2300      	movs	r3, #0
 801d34c:	4563      	cmp	r3, ip
 801d34e:	dd14      	ble.n	801d37a <__kernel_rem_pio2f+0x7a>
 801d350:	ab1a      	add	r3, sp, #104	; 0x68
 801d352:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 801d356:	46cc      	mov	ip, r9
 801d358:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 801d35c:	f1c8 0b01 	rsb	fp, r8, #1
 801d360:	eb0b 020c 	add.w	r2, fp, ip
 801d364:	4297      	cmp	r7, r2
 801d366:	db27      	blt.n	801d3b8 <__kernel_rem_pio2f+0xb8>
 801d368:	f8dd e004 	ldr.w	lr, [sp, #4]
 801d36c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 801d610 <__kernel_rem_pio2f+0x310>
 801d370:	4618      	mov	r0, r3
 801d372:	2200      	movs	r2, #0
 801d374:	e016      	b.n	801d3a4 <__kernel_rem_pio2f+0xa4>
 801d376:	2100      	movs	r1, #0
 801d378:	e7d7      	b.n	801d32a <__kernel_rem_pio2f+0x2a>
 801d37a:	42d8      	cmn	r0, r3
 801d37c:	bf5d      	ittte	pl
 801d37e:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 801d382:	ee07 2a90 	vmovpl	s15, r2
 801d386:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801d38a:	eef0 7a47 	vmovmi.f32	s15, s14
 801d38e:	ecea 7a01 	vstmia	sl!, {s15}
 801d392:	3301      	adds	r3, #1
 801d394:	e7da      	b.n	801d34c <__kernel_rem_pio2f+0x4c>
 801d396:	ecfe 6a01 	vldmia	lr!, {s13}
 801d39a:	ed90 7a00 	vldr	s14, [r0]
 801d39e:	eee6 7a87 	vfma.f32	s15, s13, s14
 801d3a2:	3201      	adds	r2, #1
 801d3a4:	454a      	cmp	r2, r9
 801d3a6:	f1a0 0004 	sub.w	r0, r0, #4
 801d3aa:	ddf4      	ble.n	801d396 <__kernel_rem_pio2f+0x96>
 801d3ac:	ecea 7a01 	vstmia	sl!, {s15}
 801d3b0:	3304      	adds	r3, #4
 801d3b2:	f10c 0c01 	add.w	ip, ip, #1
 801d3b6:	e7d3      	b.n	801d360 <__kernel_rem_pio2f+0x60>
 801d3b8:	ab06      	add	r3, sp, #24
 801d3ba:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 801d3be:	9304      	str	r3, [sp, #16]
 801d3c0:	9b65      	ldr	r3, [sp, #404]	; 0x194
 801d3c2:	eddf 8a92 	vldr	s17, [pc, #584]	; 801d60c <__kernel_rem_pio2f+0x30c>
 801d3c6:	ed9f 9a90 	vldr	s18, [pc, #576]	; 801d608 <__kernel_rem_pio2f+0x308>
 801d3ca:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801d3ce:	9303      	str	r3, [sp, #12]
 801d3d0:	46ba      	mov	sl, r7
 801d3d2:	ab56      	add	r3, sp, #344	; 0x158
 801d3d4:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801d3d8:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 801d3dc:	ab06      	add	r3, sp, #24
 801d3de:	4618      	mov	r0, r3
 801d3e0:	4652      	mov	r2, sl
 801d3e2:	2a00      	cmp	r2, #0
 801d3e4:	dc51      	bgt.n	801d48a <__kernel_rem_pio2f+0x18a>
 801d3e6:	4620      	mov	r0, r4
 801d3e8:	9305      	str	r3, [sp, #20]
 801d3ea:	f000 fb13 	bl	801da14 <scalbnf>
 801d3ee:	eeb0 8a40 	vmov.f32	s16, s0
 801d3f2:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 801d3f6:	ee28 0a00 	vmul.f32	s0, s16, s0
 801d3fa:	f000 fa67 	bl	801d8cc <floorf>
 801d3fe:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 801d402:	eea0 8a67 	vfms.f32	s16, s0, s15
 801d406:	2c00      	cmp	r4, #0
 801d408:	9b05      	ldr	r3, [sp, #20]
 801d40a:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 801d40e:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 801d412:	edcd 7a00 	vstr	s15, [sp]
 801d416:	ee38 8a40 	vsub.f32	s16, s16, s0
 801d41a:	dd4b      	ble.n	801d4b4 <__kernel_rem_pio2f+0x1b4>
 801d41c:	f10a 3cff 	add.w	ip, sl, #4294967295
 801d420:	aa06      	add	r2, sp, #24
 801d422:	f1c4 0e08 	rsb	lr, r4, #8
 801d426:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801d42a:	ee17 1a90 	vmov	r1, s15
 801d42e:	fa42 f00e 	asr.w	r0, r2, lr
 801d432:	4401      	add	r1, r0
 801d434:	9100      	str	r1, [sp, #0]
 801d436:	fa00 f00e 	lsl.w	r0, r0, lr
 801d43a:	a906      	add	r1, sp, #24
 801d43c:	1a12      	subs	r2, r2, r0
 801d43e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801d442:	f1c4 0007 	rsb	r0, r4, #7
 801d446:	fa42 fb00 	asr.w	fp, r2, r0
 801d44a:	f1bb 0f00 	cmp.w	fp, #0
 801d44e:	dd43      	ble.n	801d4d8 <__kernel_rem_pio2f+0x1d8>
 801d450:	9a00      	ldr	r2, [sp, #0]
 801d452:	f04f 0e00 	mov.w	lr, #0
 801d456:	3201      	adds	r2, #1
 801d458:	9200      	str	r2, [sp, #0]
 801d45a:	4670      	mov	r0, lr
 801d45c:	45f2      	cmp	sl, lr
 801d45e:	dc6c      	bgt.n	801d53a <__kernel_rem_pio2f+0x23a>
 801d460:	2c00      	cmp	r4, #0
 801d462:	dd04      	ble.n	801d46e <__kernel_rem_pio2f+0x16e>
 801d464:	2c01      	cmp	r4, #1
 801d466:	d079      	beq.n	801d55c <__kernel_rem_pio2f+0x25c>
 801d468:	2c02      	cmp	r4, #2
 801d46a:	f000 8082 	beq.w	801d572 <__kernel_rem_pio2f+0x272>
 801d46e:	f1bb 0f02 	cmp.w	fp, #2
 801d472:	d131      	bne.n	801d4d8 <__kernel_rem_pio2f+0x1d8>
 801d474:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801d478:	ee30 8a48 	vsub.f32	s16, s0, s16
 801d47c:	b360      	cbz	r0, 801d4d8 <__kernel_rem_pio2f+0x1d8>
 801d47e:	4620      	mov	r0, r4
 801d480:	f000 fac8 	bl	801da14 <scalbnf>
 801d484:	ee38 8a40 	vsub.f32	s16, s16, s0
 801d488:	e026      	b.n	801d4d8 <__kernel_rem_pio2f+0x1d8>
 801d48a:	ee60 7a28 	vmul.f32	s15, s0, s17
 801d48e:	3a01      	subs	r2, #1
 801d490:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d494:	a942      	add	r1, sp, #264	; 0x108
 801d496:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d49a:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 801d49e:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801d4a2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801d4a6:	eca0 0a01 	vstmia	r0!, {s0}
 801d4aa:	ed9c 0a00 	vldr	s0, [ip]
 801d4ae:	ee37 0a80 	vadd.f32	s0, s15, s0
 801d4b2:	e796      	b.n	801d3e2 <__kernel_rem_pio2f+0xe2>
 801d4b4:	d107      	bne.n	801d4c6 <__kernel_rem_pio2f+0x1c6>
 801d4b6:	f10a 32ff 	add.w	r2, sl, #4294967295
 801d4ba:	a906      	add	r1, sp, #24
 801d4bc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 801d4c0:	ea4f 2b22 	mov.w	fp, r2, asr #8
 801d4c4:	e7c1      	b.n	801d44a <__kernel_rem_pio2f+0x14a>
 801d4c6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801d4ca:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801d4ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d4d2:	da2f      	bge.n	801d534 <__kernel_rem_pio2f+0x234>
 801d4d4:	f04f 0b00 	mov.w	fp, #0
 801d4d8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801d4dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d4e0:	f040 8098 	bne.w	801d614 <__kernel_rem_pio2f+0x314>
 801d4e4:	f10a 33ff 	add.w	r3, sl, #4294967295
 801d4e8:	469c      	mov	ip, r3
 801d4ea:	2200      	movs	r2, #0
 801d4ec:	45bc      	cmp	ip, r7
 801d4ee:	da48      	bge.n	801d582 <__kernel_rem_pio2f+0x282>
 801d4f0:	2a00      	cmp	r2, #0
 801d4f2:	d05f      	beq.n	801d5b4 <__kernel_rem_pio2f+0x2b4>
 801d4f4:	aa06      	add	r2, sp, #24
 801d4f6:	3c08      	subs	r4, #8
 801d4f8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 801d4fc:	2900      	cmp	r1, #0
 801d4fe:	d07d      	beq.n	801d5fc <__kernel_rem_pio2f+0x2fc>
 801d500:	4620      	mov	r0, r4
 801d502:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801d506:	9301      	str	r3, [sp, #4]
 801d508:	f000 fa84 	bl	801da14 <scalbnf>
 801d50c:	9b01      	ldr	r3, [sp, #4]
 801d50e:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 801d60c <__kernel_rem_pio2f+0x30c>
 801d512:	4619      	mov	r1, r3
 801d514:	2900      	cmp	r1, #0
 801d516:	f280 80af 	bge.w	801d678 <__kernel_rem_pio2f+0x378>
 801d51a:	4618      	mov	r0, r3
 801d51c:	2400      	movs	r4, #0
 801d51e:	2800      	cmp	r0, #0
 801d520:	f2c0 80d0 	blt.w	801d6c4 <__kernel_rem_pio2f+0x3c4>
 801d524:	a942      	add	r1, sp, #264	; 0x108
 801d526:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 801d52a:	4a36      	ldr	r2, [pc, #216]	; (801d604 <__kernel_rem_pio2f+0x304>)
 801d52c:	eddf 7a38 	vldr	s15, [pc, #224]	; 801d610 <__kernel_rem_pio2f+0x310>
 801d530:	2100      	movs	r1, #0
 801d532:	e0bb      	b.n	801d6ac <__kernel_rem_pio2f+0x3ac>
 801d534:	f04f 0b02 	mov.w	fp, #2
 801d538:	e78a      	b.n	801d450 <__kernel_rem_pio2f+0x150>
 801d53a:	681a      	ldr	r2, [r3, #0]
 801d53c:	b948      	cbnz	r0, 801d552 <__kernel_rem_pio2f+0x252>
 801d53e:	b11a      	cbz	r2, 801d548 <__kernel_rem_pio2f+0x248>
 801d540:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 801d544:	601a      	str	r2, [r3, #0]
 801d546:	2201      	movs	r2, #1
 801d548:	f10e 0e01 	add.w	lr, lr, #1
 801d54c:	3304      	adds	r3, #4
 801d54e:	4610      	mov	r0, r2
 801d550:	e784      	b.n	801d45c <__kernel_rem_pio2f+0x15c>
 801d552:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 801d556:	601a      	str	r2, [r3, #0]
 801d558:	4602      	mov	r2, r0
 801d55a:	e7f5      	b.n	801d548 <__kernel_rem_pio2f+0x248>
 801d55c:	f10a 3cff 	add.w	ip, sl, #4294967295
 801d560:	ab06      	add	r3, sp, #24
 801d562:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 801d566:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801d56a:	aa06      	add	r2, sp, #24
 801d56c:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 801d570:	e77d      	b.n	801d46e <__kernel_rem_pio2f+0x16e>
 801d572:	f10a 3cff 	add.w	ip, sl, #4294967295
 801d576:	ab06      	add	r3, sp, #24
 801d578:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 801d57c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801d580:	e7f3      	b.n	801d56a <__kernel_rem_pio2f+0x26a>
 801d582:	a906      	add	r1, sp, #24
 801d584:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 801d588:	f10c 3cff 	add.w	ip, ip, #4294967295
 801d58c:	4302      	orrs	r2, r0
 801d58e:	e7ad      	b.n	801d4ec <__kernel_rem_pio2f+0x1ec>
 801d590:	3001      	adds	r0, #1
 801d592:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801d596:	2a00      	cmp	r2, #0
 801d598:	d0fa      	beq.n	801d590 <__kernel_rem_pio2f+0x290>
 801d59a:	a91a      	add	r1, sp, #104	; 0x68
 801d59c:	eb0a 0208 	add.w	r2, sl, r8
 801d5a0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801d5a4:	f10a 0301 	add.w	r3, sl, #1
 801d5a8:	eb0a 0100 	add.w	r1, sl, r0
 801d5ac:	4299      	cmp	r1, r3
 801d5ae:	da04      	bge.n	801d5ba <__kernel_rem_pio2f+0x2ba>
 801d5b0:	468a      	mov	sl, r1
 801d5b2:	e70e      	b.n	801d3d2 <__kernel_rem_pio2f+0xd2>
 801d5b4:	9b04      	ldr	r3, [sp, #16]
 801d5b6:	2001      	movs	r0, #1
 801d5b8:	e7eb      	b.n	801d592 <__kernel_rem_pio2f+0x292>
 801d5ba:	9803      	ldr	r0, [sp, #12]
 801d5bc:	f8dd c004 	ldr.w	ip, [sp, #4]
 801d5c0:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 801d5c4:	9000      	str	r0, [sp, #0]
 801d5c6:	ee07 0a90 	vmov	s15, r0
 801d5ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d5ce:	2000      	movs	r0, #0
 801d5d0:	ece2 7a01 	vstmia	r2!, {s15}
 801d5d4:	eddf 7a0e 	vldr	s15, [pc, #56]	; 801d610 <__kernel_rem_pio2f+0x310>
 801d5d8:	4696      	mov	lr, r2
 801d5da:	4548      	cmp	r0, r9
 801d5dc:	dd06      	ble.n	801d5ec <__kernel_rem_pio2f+0x2ec>
 801d5de:	a842      	add	r0, sp, #264	; 0x108
 801d5e0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 801d5e4:	edc0 7a00 	vstr	s15, [r0]
 801d5e8:	3301      	adds	r3, #1
 801d5ea:	e7df      	b.n	801d5ac <__kernel_rem_pio2f+0x2ac>
 801d5ec:	ecfc 6a01 	vldmia	ip!, {s13}
 801d5f0:	ed3e 7a01 	vldmdb	lr!, {s14}
 801d5f4:	3001      	adds	r0, #1
 801d5f6:	eee6 7a87 	vfma.f32	s15, s13, s14
 801d5fa:	e7ee      	b.n	801d5da <__kernel_rem_pio2f+0x2da>
 801d5fc:	3b01      	subs	r3, #1
 801d5fe:	e779      	b.n	801d4f4 <__kernel_rem_pio2f+0x1f4>
 801d600:	0801e718 	.word	0x0801e718
 801d604:	0801e6ec 	.word	0x0801e6ec
 801d608:	43800000 	.word	0x43800000
 801d60c:	3b800000 	.word	0x3b800000
 801d610:	00000000 	.word	0x00000000
 801d614:	9b02      	ldr	r3, [sp, #8]
 801d616:	eeb0 0a48 	vmov.f32	s0, s16
 801d61a:	1b98      	subs	r0, r3, r6
 801d61c:	f000 f9fa 	bl	801da14 <scalbnf>
 801d620:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 801d608 <__kernel_rem_pio2f+0x308>
 801d624:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801d628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d62c:	db1b      	blt.n	801d666 <__kernel_rem_pio2f+0x366>
 801d62e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 801d60c <__kernel_rem_pio2f+0x30c>
 801d632:	ee60 7a27 	vmul.f32	s15, s0, s15
 801d636:	aa06      	add	r2, sp, #24
 801d638:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d63c:	a906      	add	r1, sp, #24
 801d63e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d642:	3408      	adds	r4, #8
 801d644:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801d648:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d64c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801d650:	ee10 3a10 	vmov	r3, s0
 801d654:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 801d658:	ee17 2a90 	vmov	r2, s15
 801d65c:	f10a 0301 	add.w	r3, sl, #1
 801d660:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801d664:	e74c      	b.n	801d500 <__kernel_rem_pio2f+0x200>
 801d666:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801d66a:	aa06      	add	r2, sp, #24
 801d66c:	ee10 3a10 	vmov	r3, s0
 801d670:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 801d674:	4653      	mov	r3, sl
 801d676:	e743      	b.n	801d500 <__kernel_rem_pio2f+0x200>
 801d678:	aa42      	add	r2, sp, #264	; 0x108
 801d67a:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 801d67e:	aa06      	add	r2, sp, #24
 801d680:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 801d684:	9201      	str	r2, [sp, #4]
 801d686:	ee07 2a90 	vmov	s15, r2
 801d68a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d68e:	3901      	subs	r1, #1
 801d690:	ee67 7a80 	vmul.f32	s15, s15, s0
 801d694:	ee20 0a07 	vmul.f32	s0, s0, s14
 801d698:	edc0 7a00 	vstr	s15, [r0]
 801d69c:	e73a      	b.n	801d514 <__kernel_rem_pio2f+0x214>
 801d69e:	ecf2 6a01 	vldmia	r2!, {s13}
 801d6a2:	ecb6 7a01 	vldmia	r6!, {s14}
 801d6a6:	eee6 7a87 	vfma.f32	s15, s13, s14
 801d6aa:	3101      	adds	r1, #1
 801d6ac:	42b9      	cmp	r1, r7
 801d6ae:	dc01      	bgt.n	801d6b4 <__kernel_rem_pio2f+0x3b4>
 801d6b0:	428c      	cmp	r4, r1
 801d6b2:	daf4      	bge.n	801d69e <__kernel_rem_pio2f+0x39e>
 801d6b4:	aa56      	add	r2, sp, #344	; 0x158
 801d6b6:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 801d6ba:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 801d6be:	3801      	subs	r0, #1
 801d6c0:	3401      	adds	r4, #1
 801d6c2:	e72c      	b.n	801d51e <__kernel_rem_pio2f+0x21e>
 801d6c4:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801d6c6:	2a02      	cmp	r2, #2
 801d6c8:	dc0a      	bgt.n	801d6e0 <__kernel_rem_pio2f+0x3e0>
 801d6ca:	2a00      	cmp	r2, #0
 801d6cc:	dc61      	bgt.n	801d792 <__kernel_rem_pio2f+0x492>
 801d6ce:	d03c      	beq.n	801d74a <__kernel_rem_pio2f+0x44a>
 801d6d0:	9b00      	ldr	r3, [sp, #0]
 801d6d2:	f003 0007 	and.w	r0, r3, #7
 801d6d6:	b057      	add	sp, #348	; 0x15c
 801d6d8:	ecbd 8b04 	vpop	{d8-d9}
 801d6dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d6e0:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801d6e2:	2a03      	cmp	r2, #3
 801d6e4:	d1f4      	bne.n	801d6d0 <__kernel_rem_pio2f+0x3d0>
 801d6e6:	aa2e      	add	r2, sp, #184	; 0xb8
 801d6e8:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801d6ec:	4608      	mov	r0, r1
 801d6ee:	461c      	mov	r4, r3
 801d6f0:	2c00      	cmp	r4, #0
 801d6f2:	f1a0 0004 	sub.w	r0, r0, #4
 801d6f6:	dc59      	bgt.n	801d7ac <__kernel_rem_pio2f+0x4ac>
 801d6f8:	4618      	mov	r0, r3
 801d6fa:	2801      	cmp	r0, #1
 801d6fc:	f1a1 0104 	sub.w	r1, r1, #4
 801d700:	dc64      	bgt.n	801d7cc <__kernel_rem_pio2f+0x4cc>
 801d702:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 801d610 <__kernel_rem_pio2f+0x310>
 801d706:	2b01      	cmp	r3, #1
 801d708:	dc70      	bgt.n	801d7ec <__kernel_rem_pio2f+0x4ec>
 801d70a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 801d70e:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 801d712:	f1bb 0f00 	cmp.w	fp, #0
 801d716:	d172      	bne.n	801d7fe <__kernel_rem_pio2f+0x4fe>
 801d718:	edc5 6a00 	vstr	s13, [r5]
 801d71c:	ed85 7a01 	vstr	s14, [r5, #4]
 801d720:	edc5 7a02 	vstr	s15, [r5, #8]
 801d724:	e7d4      	b.n	801d6d0 <__kernel_rem_pio2f+0x3d0>
 801d726:	aa2e      	add	r2, sp, #184	; 0xb8
 801d728:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801d72c:	ed91 7a00 	vldr	s14, [r1]
 801d730:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d734:	3b01      	subs	r3, #1
 801d736:	2b00      	cmp	r3, #0
 801d738:	daf5      	bge.n	801d726 <__kernel_rem_pio2f+0x426>
 801d73a:	f1bb 0f00 	cmp.w	fp, #0
 801d73e:	d001      	beq.n	801d744 <__kernel_rem_pio2f+0x444>
 801d740:	eef1 7a67 	vneg.f32	s15, s15
 801d744:	edc5 7a00 	vstr	s15, [r5]
 801d748:	e7c2      	b.n	801d6d0 <__kernel_rem_pio2f+0x3d0>
 801d74a:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 801d610 <__kernel_rem_pio2f+0x310>
 801d74e:	e7f2      	b.n	801d736 <__kernel_rem_pio2f+0x436>
 801d750:	aa2e      	add	r2, sp, #184	; 0xb8
 801d752:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 801d756:	edd0 7a00 	vldr	s15, [r0]
 801d75a:	ee37 7a27 	vadd.f32	s14, s14, s15
 801d75e:	3901      	subs	r1, #1
 801d760:	2900      	cmp	r1, #0
 801d762:	daf5      	bge.n	801d750 <__kernel_rem_pio2f+0x450>
 801d764:	f1bb 0f00 	cmp.w	fp, #0
 801d768:	d017      	beq.n	801d79a <__kernel_rem_pio2f+0x49a>
 801d76a:	eef1 7a47 	vneg.f32	s15, s14
 801d76e:	edc5 7a00 	vstr	s15, [r5]
 801d772:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 801d776:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d77a:	a82f      	add	r0, sp, #188	; 0xbc
 801d77c:	2101      	movs	r1, #1
 801d77e:	428b      	cmp	r3, r1
 801d780:	da0e      	bge.n	801d7a0 <__kernel_rem_pio2f+0x4a0>
 801d782:	f1bb 0f00 	cmp.w	fp, #0
 801d786:	d001      	beq.n	801d78c <__kernel_rem_pio2f+0x48c>
 801d788:	eef1 7a67 	vneg.f32	s15, s15
 801d78c:	edc5 7a01 	vstr	s15, [r5, #4]
 801d790:	e79e      	b.n	801d6d0 <__kernel_rem_pio2f+0x3d0>
 801d792:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 801d610 <__kernel_rem_pio2f+0x310>
 801d796:	4619      	mov	r1, r3
 801d798:	e7e2      	b.n	801d760 <__kernel_rem_pio2f+0x460>
 801d79a:	eef0 7a47 	vmov.f32	s15, s14
 801d79e:	e7e6      	b.n	801d76e <__kernel_rem_pio2f+0x46e>
 801d7a0:	ecb0 7a01 	vldmia	r0!, {s14}
 801d7a4:	3101      	adds	r1, #1
 801d7a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d7aa:	e7e8      	b.n	801d77e <__kernel_rem_pio2f+0x47e>
 801d7ac:	edd0 7a00 	vldr	s15, [r0]
 801d7b0:	edd0 6a01 	vldr	s13, [r0, #4]
 801d7b4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801d7b8:	3c01      	subs	r4, #1
 801d7ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d7be:	ed80 7a00 	vstr	s14, [r0]
 801d7c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801d7c6:	edc0 7a01 	vstr	s15, [r0, #4]
 801d7ca:	e791      	b.n	801d6f0 <__kernel_rem_pio2f+0x3f0>
 801d7cc:	edd1 7a00 	vldr	s15, [r1]
 801d7d0:	edd1 6a01 	vldr	s13, [r1, #4]
 801d7d4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801d7d8:	3801      	subs	r0, #1
 801d7da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801d7de:	ed81 7a00 	vstr	s14, [r1]
 801d7e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801d7e6:	edc1 7a01 	vstr	s15, [r1, #4]
 801d7ea:	e786      	b.n	801d6fa <__kernel_rem_pio2f+0x3fa>
 801d7ec:	aa2e      	add	r2, sp, #184	; 0xb8
 801d7ee:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801d7f2:	ed91 7a00 	vldr	s14, [r1]
 801d7f6:	3b01      	subs	r3, #1
 801d7f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d7fc:	e783      	b.n	801d706 <__kernel_rem_pio2f+0x406>
 801d7fe:	eef1 6a66 	vneg.f32	s13, s13
 801d802:	eeb1 7a47 	vneg.f32	s14, s14
 801d806:	edc5 6a00 	vstr	s13, [r5]
 801d80a:	ed85 7a01 	vstr	s14, [r5, #4]
 801d80e:	eef1 7a67 	vneg.f32	s15, s15
 801d812:	e785      	b.n	801d720 <__kernel_rem_pio2f+0x420>

0801d814 <__kernel_sinf>:
 801d814:	ee10 3a10 	vmov	r3, s0
 801d818:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d81c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801d820:	da04      	bge.n	801d82c <__kernel_sinf+0x18>
 801d822:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801d826:	ee17 3a90 	vmov	r3, s15
 801d82a:	b35b      	cbz	r3, 801d884 <__kernel_sinf+0x70>
 801d82c:	ee20 7a00 	vmul.f32	s14, s0, s0
 801d830:	eddf 7a15 	vldr	s15, [pc, #84]	; 801d888 <__kernel_sinf+0x74>
 801d834:	ed9f 6a15 	vldr	s12, [pc, #84]	; 801d88c <__kernel_sinf+0x78>
 801d838:	eea7 6a27 	vfma.f32	s12, s14, s15
 801d83c:	eddf 7a14 	vldr	s15, [pc, #80]	; 801d890 <__kernel_sinf+0x7c>
 801d840:	eee6 7a07 	vfma.f32	s15, s12, s14
 801d844:	ed9f 6a13 	vldr	s12, [pc, #76]	; 801d894 <__kernel_sinf+0x80>
 801d848:	eea7 6a87 	vfma.f32	s12, s15, s14
 801d84c:	eddf 7a12 	vldr	s15, [pc, #72]	; 801d898 <__kernel_sinf+0x84>
 801d850:	ee60 6a07 	vmul.f32	s13, s0, s14
 801d854:	eee6 7a07 	vfma.f32	s15, s12, s14
 801d858:	b930      	cbnz	r0, 801d868 <__kernel_sinf+0x54>
 801d85a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 801d89c <__kernel_sinf+0x88>
 801d85e:	eea7 6a27 	vfma.f32	s12, s14, s15
 801d862:	eea6 0a26 	vfma.f32	s0, s12, s13
 801d866:	4770      	bx	lr
 801d868:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 801d86c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 801d870:	eee0 7a86 	vfma.f32	s15, s1, s12
 801d874:	eed7 0a87 	vfnms.f32	s1, s15, s14
 801d878:	eddf 7a09 	vldr	s15, [pc, #36]	; 801d8a0 <__kernel_sinf+0x8c>
 801d87c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801d880:	ee30 0a60 	vsub.f32	s0, s0, s1
 801d884:	4770      	bx	lr
 801d886:	bf00      	nop
 801d888:	2f2ec9d3 	.word	0x2f2ec9d3
 801d88c:	b2d72f34 	.word	0xb2d72f34
 801d890:	3638ef1b 	.word	0x3638ef1b
 801d894:	b9500d01 	.word	0xb9500d01
 801d898:	3c088889 	.word	0x3c088889
 801d89c:	be2aaaab 	.word	0xbe2aaaab
 801d8a0:	3e2aaaab 	.word	0x3e2aaaab

0801d8a4 <fabsf>:
 801d8a4:	ee10 3a10 	vmov	r3, s0
 801d8a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d8ac:	ee00 3a10 	vmov	s0, r3
 801d8b0:	4770      	bx	lr

0801d8b2 <finitef>:
 801d8b2:	b082      	sub	sp, #8
 801d8b4:	ed8d 0a01 	vstr	s0, [sp, #4]
 801d8b8:	9801      	ldr	r0, [sp, #4]
 801d8ba:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801d8be:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 801d8c2:	bfac      	ite	ge
 801d8c4:	2000      	movge	r0, #0
 801d8c6:	2001      	movlt	r0, #1
 801d8c8:	b002      	add	sp, #8
 801d8ca:	4770      	bx	lr

0801d8cc <floorf>:
 801d8cc:	ee10 3a10 	vmov	r3, s0
 801d8d0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801d8d4:	3a7f      	subs	r2, #127	; 0x7f
 801d8d6:	2a16      	cmp	r2, #22
 801d8d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801d8dc:	dc2a      	bgt.n	801d934 <floorf+0x68>
 801d8de:	2a00      	cmp	r2, #0
 801d8e0:	da11      	bge.n	801d906 <floorf+0x3a>
 801d8e2:	eddf 7a18 	vldr	s15, [pc, #96]	; 801d944 <floorf+0x78>
 801d8e6:	ee30 0a27 	vadd.f32	s0, s0, s15
 801d8ea:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801d8ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d8f2:	dd05      	ble.n	801d900 <floorf+0x34>
 801d8f4:	2b00      	cmp	r3, #0
 801d8f6:	da23      	bge.n	801d940 <floorf+0x74>
 801d8f8:	4a13      	ldr	r2, [pc, #76]	; (801d948 <floorf+0x7c>)
 801d8fa:	2900      	cmp	r1, #0
 801d8fc:	bf18      	it	ne
 801d8fe:	4613      	movne	r3, r2
 801d900:	ee00 3a10 	vmov	s0, r3
 801d904:	4770      	bx	lr
 801d906:	4911      	ldr	r1, [pc, #68]	; (801d94c <floorf+0x80>)
 801d908:	4111      	asrs	r1, r2
 801d90a:	420b      	tst	r3, r1
 801d90c:	d0fa      	beq.n	801d904 <floorf+0x38>
 801d90e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 801d944 <floorf+0x78>
 801d912:	ee30 0a27 	vadd.f32	s0, s0, s15
 801d916:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801d91a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d91e:	ddef      	ble.n	801d900 <floorf+0x34>
 801d920:	2b00      	cmp	r3, #0
 801d922:	bfbe      	ittt	lt
 801d924:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 801d928:	fa40 f202 	asrlt.w	r2, r0, r2
 801d92c:	189b      	addlt	r3, r3, r2
 801d92e:	ea23 0301 	bic.w	r3, r3, r1
 801d932:	e7e5      	b.n	801d900 <floorf+0x34>
 801d934:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801d938:	d3e4      	bcc.n	801d904 <floorf+0x38>
 801d93a:	ee30 0a00 	vadd.f32	s0, s0, s0
 801d93e:	4770      	bx	lr
 801d940:	2300      	movs	r3, #0
 801d942:	e7dd      	b.n	801d900 <floorf+0x34>
 801d944:	7149f2ca 	.word	0x7149f2ca
 801d948:	bf800000 	.word	0xbf800000
 801d94c:	007fffff 	.word	0x007fffff

0801d950 <nanf>:
 801d950:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801d958 <nanf+0x8>
 801d954:	4770      	bx	lr
 801d956:	bf00      	nop
 801d958:	7fc00000 	.word	0x7fc00000

0801d95c <rintf>:
 801d95c:	ee10 2a10 	vmov	r2, s0
 801d960:	b513      	push	{r0, r1, r4, lr}
 801d962:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801d966:	397f      	subs	r1, #127	; 0x7f
 801d968:	2916      	cmp	r1, #22
 801d96a:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 801d96e:	dc47      	bgt.n	801da00 <rintf+0xa4>
 801d970:	b32b      	cbz	r3, 801d9be <rintf+0x62>
 801d972:	2900      	cmp	r1, #0
 801d974:	ee10 3a10 	vmov	r3, s0
 801d978:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 801d97c:	da21      	bge.n	801d9c2 <rintf+0x66>
 801d97e:	f3c2 0316 	ubfx	r3, r2, #0, #23
 801d982:	425b      	negs	r3, r3
 801d984:	4921      	ldr	r1, [pc, #132]	; (801da0c <rintf+0xb0>)
 801d986:	0a5b      	lsrs	r3, r3, #9
 801d988:	0d12      	lsrs	r2, r2, #20
 801d98a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801d98e:	0512      	lsls	r2, r2, #20
 801d990:	4313      	orrs	r3, r2
 801d992:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 801d996:	ee07 3a90 	vmov	s15, r3
 801d99a:	edd1 6a00 	vldr	s13, [r1]
 801d99e:	ee36 7aa7 	vadd.f32	s14, s13, s15
 801d9a2:	ed8d 7a01 	vstr	s14, [sp, #4]
 801d9a6:	eddd 7a01 	vldr	s15, [sp, #4]
 801d9aa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801d9ae:	ee17 3a90 	vmov	r3, s15
 801d9b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d9b6:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 801d9ba:	ee00 3a10 	vmov	s0, r3
 801d9be:	b002      	add	sp, #8
 801d9c0:	bd10      	pop	{r4, pc}
 801d9c2:	4a13      	ldr	r2, [pc, #76]	; (801da10 <rintf+0xb4>)
 801d9c4:	410a      	asrs	r2, r1
 801d9c6:	4213      	tst	r3, r2
 801d9c8:	d0f9      	beq.n	801d9be <rintf+0x62>
 801d9ca:	0854      	lsrs	r4, r2, #1
 801d9cc:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 801d9d0:	d006      	beq.n	801d9e0 <rintf+0x84>
 801d9d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801d9d6:	ea23 0304 	bic.w	r3, r3, r4
 801d9da:	fa42 f101 	asr.w	r1, r2, r1
 801d9de:	430b      	orrs	r3, r1
 801d9e0:	4a0a      	ldr	r2, [pc, #40]	; (801da0c <rintf+0xb0>)
 801d9e2:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 801d9e6:	ed90 7a00 	vldr	s14, [r0]
 801d9ea:	ee07 3a90 	vmov	s15, r3
 801d9ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 801d9f2:	edcd 7a01 	vstr	s15, [sp, #4]
 801d9f6:	ed9d 0a01 	vldr	s0, [sp, #4]
 801d9fa:	ee30 0a47 	vsub.f32	s0, s0, s14
 801d9fe:	e7de      	b.n	801d9be <rintf+0x62>
 801da00:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801da04:	d3db      	bcc.n	801d9be <rintf+0x62>
 801da06:	ee30 0a00 	vadd.f32	s0, s0, s0
 801da0a:	e7d8      	b.n	801d9be <rintf+0x62>
 801da0c:	0801e724 	.word	0x0801e724
 801da10:	007fffff 	.word	0x007fffff

0801da14 <scalbnf>:
 801da14:	ee10 3a10 	vmov	r3, s0
 801da18:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801da1c:	d025      	beq.n	801da6a <scalbnf+0x56>
 801da1e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801da22:	d302      	bcc.n	801da2a <scalbnf+0x16>
 801da24:	ee30 0a00 	vadd.f32	s0, s0, s0
 801da28:	4770      	bx	lr
 801da2a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 801da2e:	d122      	bne.n	801da76 <scalbnf+0x62>
 801da30:	4b2a      	ldr	r3, [pc, #168]	; (801dadc <scalbnf+0xc8>)
 801da32:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801dae0 <scalbnf+0xcc>
 801da36:	4298      	cmp	r0, r3
 801da38:	ee20 0a27 	vmul.f32	s0, s0, s15
 801da3c:	db16      	blt.n	801da6c <scalbnf+0x58>
 801da3e:	ee10 3a10 	vmov	r3, s0
 801da42:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801da46:	3a19      	subs	r2, #25
 801da48:	4402      	add	r2, r0
 801da4a:	2afe      	cmp	r2, #254	; 0xfe
 801da4c:	dd15      	ble.n	801da7a <scalbnf+0x66>
 801da4e:	ee10 3a10 	vmov	r3, s0
 801da52:	eddf 7a24 	vldr	s15, [pc, #144]	; 801dae4 <scalbnf+0xd0>
 801da56:	eddf 6a24 	vldr	s13, [pc, #144]	; 801dae8 <scalbnf+0xd4>
 801da5a:	2b00      	cmp	r3, #0
 801da5c:	eeb0 7a67 	vmov.f32	s14, s15
 801da60:	bfb8      	it	lt
 801da62:	eef0 7a66 	vmovlt.f32	s15, s13
 801da66:	ee27 0a27 	vmul.f32	s0, s14, s15
 801da6a:	4770      	bx	lr
 801da6c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801daec <scalbnf+0xd8>
 801da70:	ee20 0a27 	vmul.f32	s0, s0, s15
 801da74:	4770      	bx	lr
 801da76:	0dd2      	lsrs	r2, r2, #23
 801da78:	e7e6      	b.n	801da48 <scalbnf+0x34>
 801da7a:	2a00      	cmp	r2, #0
 801da7c:	dd06      	ble.n	801da8c <scalbnf+0x78>
 801da7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801da82:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801da86:	ee00 3a10 	vmov	s0, r3
 801da8a:	4770      	bx	lr
 801da8c:	f112 0f16 	cmn.w	r2, #22
 801da90:	da1a      	bge.n	801dac8 <scalbnf+0xb4>
 801da92:	f24c 3350 	movw	r3, #50000	; 0xc350
 801da96:	4298      	cmp	r0, r3
 801da98:	ee10 3a10 	vmov	r3, s0
 801da9c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801daa0:	dd0a      	ble.n	801dab8 <scalbnf+0xa4>
 801daa2:	ed9f 0a10 	vldr	s0, [pc, #64]	; 801dae4 <scalbnf+0xd0>
 801daa6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 801dae8 <scalbnf+0xd4>
 801daaa:	eef0 7a40 	vmov.f32	s15, s0
 801daae:	2b00      	cmp	r3, #0
 801dab0:	bf18      	it	ne
 801dab2:	eeb0 0a47 	vmovne.f32	s0, s14
 801dab6:	e7db      	b.n	801da70 <scalbnf+0x5c>
 801dab8:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 801daec <scalbnf+0xd8>
 801dabc:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 801daf0 <scalbnf+0xdc>
 801dac0:	eef0 7a40 	vmov.f32	s15, s0
 801dac4:	2b00      	cmp	r3, #0
 801dac6:	e7f3      	b.n	801dab0 <scalbnf+0x9c>
 801dac8:	3219      	adds	r2, #25
 801daca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801dace:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801dad2:	eddf 7a08 	vldr	s15, [pc, #32]	; 801daf4 <scalbnf+0xe0>
 801dad6:	ee07 3a10 	vmov	s14, r3
 801dada:	e7c4      	b.n	801da66 <scalbnf+0x52>
 801dadc:	ffff3cb0 	.word	0xffff3cb0
 801dae0:	4c000000 	.word	0x4c000000
 801dae4:	7149f2ca 	.word	0x7149f2ca
 801dae8:	f149f2ca 	.word	0xf149f2ca
 801daec:	0da24260 	.word	0x0da24260
 801daf0:	8da24260 	.word	0x8da24260
 801daf4:	33000000 	.word	0x33000000

0801daf8 <_init>:
 801daf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dafa:	bf00      	nop
 801dafc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801dafe:	bc08      	pop	{r3}
 801db00:	469e      	mov	lr, r3
 801db02:	4770      	bx	lr

0801db04 <_fini>:
 801db04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801db06:	bf00      	nop
 801db08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801db0a:	bc08      	pop	{r3}
 801db0c:	469e      	mov	lr, r3
 801db0e:	4770      	bx	lr
