Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/imants/MyFPGA/lab1/hw/prj/soc_system.qsys --block-symbol-file --output-directory=/home/imants/MyFPGA/lab1/hw/prj/soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading prj/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 20.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding hps_0 [altera_hps 20.1]
Progress: Parameterizing module hps_0
Progress: Adding memory_mapper_0 [memory_mapper 1.0]
Progress: Parameterizing module memory_mapper_0
Progress: Adding pio_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_2
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/imants/MyFPGA/lab1/hw/prj/soc_system.qsys --synthesis=VHDL --output-directory=/home/imants/MyFPGA/lab1/hw/prj/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading prj/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 20.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding hps_0 [altera_hps 20.1]
Progress: Parameterizing module hps_0
Progress: Adding memory_mapper_0 [memory_mapper 1.0]
Progress: Parameterizing module memory_mapper_0
Progress: Adding pio_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_2
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: memory_mapper_0: "soc_system" instantiated memory_mapper "memory_mapper_0"
Info: pio_0: Starting RTL generation for module 'soc_system_pio_0'
Info: pio_0:   Generation command is [exec /home/imants/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/imants/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/imants/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/imants/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/imants/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/imants/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/imants/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_0 --dir=/tmp/alt8570_4023190909453195246.dir/0003_pio_0_gen/ --quartus_dir=/home/imants/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8570_4023190909453195246.dir/0003_pio_0_gen//soc_system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'soc_system_pio_0'
Info: pio_0: "soc_system" instantiated altera_avalon_pio "pio_0"
Info: pio_2: Starting RTL generation for module 'soc_system_pio_2'
Info: pio_2:   Generation command is [exec /home/imants/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/imants/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/imants/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/imants/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/imants/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/imants/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/imants/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_2 --dir=/tmp/alt8570_4023190909453195246.dir/0004_pio_2_gen/ --quartus_dir=/home/imants/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8570_4023190909453195246.dir/0004_pio_2_gen//soc_system_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info: pio_2: Done RTL generation for module 'soc_system_pio_2'
Info: pio_2: "soc_system" instantiated altera_avalon_pio "pio_2"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: pio_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_0_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: pio_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_0_s1_agent"
Info: pio_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: pio_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pio_0_s1_burst_adapter"
Info: Reusing file /home/imants/MyFPGA/lab1/hw/prj/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/imants/MyFPGA/lab1/hw/prj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/imants/MyFPGA/lab1/hw/prj/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/imants/MyFPGA/lab1/hw/prj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/imants/MyFPGA/lab1/hw/prj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/imants/MyFPGA/lab1/hw/prj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: memory_mapper_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "memory_mapper_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file /home/imants/MyFPGA/lab1/hw/prj/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/imants/MyFPGA/lab1/hw/prj/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 37 modules, 97 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
