<?xml version="1" encoding="UTF-8"?>
<GAO_CONFIG>
    <Version>3.0</Version>
    <Mode>Standard</Mode>
    <AoCore index="0" sample_clock="axi_sdramCtrl/gowin_DDR3/clk_out" trig_type="0" storage_depth="512" window_num="1" capture_amount="512" implementation="0" trigger_pos="16" module_name="cyberwithddrhdmi" force_trigger_by_falling_edge="false" capture_init_data_enabled="false">
        <SignalList>
            <Bus capture_enable="true" name="axi_sdramCtrl/gowin_DDR3/addr[27:0]">
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[27]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[26]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[25]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[24]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[23]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[22]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[21]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[20]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[19]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[18]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[17]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[16]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[15]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[14]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[13]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[12]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[11]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[10]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[9]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[8]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[7]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[6]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[5]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[4]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[3]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[2]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[1]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/addr[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="axi_sdramCtrl/gowin_DDR3/cmd[2:0]">
                <Signal>axi_sdramCtrl/gowin_DDR3/cmd[2]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/cmd[1]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/cmd[0]</Signal>
            </Bus>
            <Signal capture_enable="true">axi_sdramCtrl/gowin_DDR3/cmd_en</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/gowin_DDR3/wr_data_en</Signal>
            <Bus capture_enable="true" name="axi_sdramCtrl/gowin_DDR3/wr_data[127:0]">
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[127]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[126]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[125]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[124]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[123]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[122]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[121]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[120]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[119]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[118]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[117]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[116]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[115]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[114]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[113]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[112]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[111]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[110]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[109]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[108]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[107]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[106]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[105]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[104]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[103]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[102]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[101]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[100]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[99]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[98]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[97]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[96]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[95]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[94]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[93]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[92]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[91]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[90]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[89]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[88]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[87]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[86]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[85]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[84]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[83]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[82]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[81]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[80]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[79]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[78]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[77]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[76]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[75]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[74]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[73]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[72]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[71]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[70]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[69]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[68]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[67]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[66]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[65]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[64]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[63]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[62]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[61]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[60]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[59]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[58]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[57]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[56]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[55]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[54]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[53]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[52]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[51]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[50]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[49]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[48]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[47]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[46]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[45]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[44]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[43]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[42]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[41]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[40]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[39]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[38]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[37]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[36]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[35]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[34]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[33]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[32]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[31]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[30]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[29]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[28]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[27]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[26]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[25]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[24]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[23]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[22]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[21]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[20]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[19]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[18]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[17]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[16]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[15]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[14]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[13]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[12]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[11]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[10]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[9]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[8]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[7]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[6]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[5]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[4]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[3]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[2]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[1]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/wr_data[0]</Signal>
            </Bus>
            <Signal capture_enable="true">axi_sdramCtrl/gowin_DDR3/rd_data_valid</Signal>
            <Bus capture_enable="true" name="axi_sdramCtrl/gowin_DDR3/rd_data[127:0]">
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[127]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[126]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[125]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[124]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[123]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[122]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[121]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[120]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[119]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[118]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[117]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[116]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[115]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[114]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[113]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[112]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[111]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[110]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[109]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[108]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[107]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[106]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[105]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[104]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[103]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[102]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[101]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[100]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[99]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[98]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[97]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[96]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[95]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[94]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[93]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[92]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[91]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[90]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[89]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[88]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[87]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[86]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[85]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[84]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[83]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[82]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[81]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[80]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[79]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[78]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[77]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[76]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[75]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[74]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[73]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[72]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[71]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[70]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[69]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[68]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[67]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[66]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[65]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[64]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[63]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[62]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[61]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[60]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[59]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[58]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[57]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[56]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[55]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[54]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[53]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[52]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[51]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[50]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[49]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[48]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[47]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[46]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[45]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[44]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[43]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[42]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[41]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[40]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[39]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[38]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[37]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[36]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[35]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[34]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[33]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[32]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[31]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[30]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[29]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[28]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[27]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[26]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[25]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[24]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[23]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[22]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[21]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[20]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[19]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[18]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[17]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[16]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[15]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[14]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[13]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[12]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[11]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[10]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[9]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[8]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[7]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[6]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[5]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[4]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[3]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[2]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[1]</Signal>
                <Signal>axi_sdramCtrl/gowin_DDR3/rd_data[0]</Signal>
            </Bus>
            <Signal capture_enable="true">axi_sdramCtrl/io_axi_arw_valid</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/io_axi_w_valid</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/io_axi_r_valid</Signal>
            <Bus capture_enable="true" name="axi_sdramCtrl/io_axi_r_payload_data[31:0]">
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[31]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[30]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[29]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[28]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[27]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[26]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[25]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[24]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[23]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[22]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[21]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[20]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[19]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[18]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[17]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[16]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[15]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[14]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[13]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[12]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[11]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[10]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[9]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[8]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[7]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[6]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[5]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[4]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[3]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[2]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[1]</Signal>
                <Signal>axi_sdramCtrl/io_axi_r_payload_data[0]</Signal>
            </Bus>
            <Bus capture_enable="true" name="axi_sdramCtrl/axiController/sys_area_lru_counter[1:0]">
                <Signal>axi_sdramCtrl/axiController/sys_area_lru_counter[1]</Signal>
                <Signal>axi_sdramCtrl/axiController/sys_area_lru_counter[0]</Signal>
            </Bus>
            <Signal capture_enable="true">axi_sdramCtrl/axiController/sys_area_page_hit_vec_0</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/axiController/sys_area_page_hit_vec_1</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/axiController/sys_area_page_hit_vec_2</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/axiController/sys_area_page_hit_vec_3</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/axiController/sys_area_cache_dirty_0</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/axiController/sys_area_cache_dirty_1</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/axiController/sys_area_cache_dirty_2</Signal>
            <Signal capture_enable="true">axi_sdramCtrl/axiController/sys_area_cache_dirty_3</Signal>
            <Bus capture_enable="true" name="axi_sdramCtrl/axiController/ddr_control_area_burst_cnt[6:0]">
                <Signal>axi_sdramCtrl/axiController/ddr_control_area_burst_cnt[6]</Signal>
                <Signal>axi_sdramCtrl/axiController/ddr_control_area_burst_cnt[5]</Signal>
                <Signal>axi_sdramCtrl/axiController/ddr_control_area_burst_cnt[4]</Signal>
                <Signal>axi_sdramCtrl/axiController/ddr_control_area_burst_cnt[3]</Signal>
                <Signal>axi_sdramCtrl/axiController/ddr_control_area_burst_cnt[2]</Signal>
                <Signal>axi_sdramCtrl/axiController/ddr_control_area_burst_cnt[1]</Signal>
                <Signal>axi_sdramCtrl/axiController/ddr_control_area_burst_cnt[0]</Signal>
            </Bus>
        </SignalList>
        <Triggers>
            <Trigger index="0">
                <SignalList>
                    <Signal>axi_sdramCtrl/io_axi_arw_valid</Signal>
                </SignalList>
            </Trigger>
            <Trigger index="1">
                <SignalList>
                    <Signal>axi_vgaCtrl/io_axi_ar_valid</Signal>
                </SignalList>
            </Trigger>
            <Trigger index="2">
                <SignalList>
                    <Signal>axi_vgaCtrl/io_vga_colorEn</Signal>
                </SignalList>
            </Trigger>
            <Trigger index="3"/>
            <Trigger index="4"/>
            <Trigger index="5"/>
            <Trigger index="6"/>
            <Trigger index="7"/>
            <Trigger index="8"/>
            <Trigger index="9"/>
            <Trigger index="10"/>
            <Trigger index="11"/>
            <Trigger index="12"/>
            <Trigger index="13"/>
            <Trigger index="14"/>
            <Trigger index="15"/>
        </Triggers>
        <MatchUnits>
            <MatchUnit index="0" enabled="0" match_type="1" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="1" value1="0" trigger="0"/>
            <MatchUnit index="1" enabled="1" match_type="1" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="1" value1="0" trigger="1"/>
            <MatchUnit index="2" enabled="0" match_type="1" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="1" value1="0" trigger="2"/>
            <MatchUnit index="3" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="4" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="5" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="6" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="7" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="8" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="9" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="10" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="11" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="12" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="13" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="14" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
            <MatchUnit index="15" enabled="0" match_type="0" counter_enable="0" counter_width="2" counter="2" countinuous="0" func="0" value0="" value1=""/>
        </MatchUnits>
        <Expressions type="Static">
            <Expression>M1</Expression>
        </Expressions>
    </AoCore>
    <GAO_ID>0010011000101100</GAO_ID>
</GAO_CONFIG>
