

================================================================
== Vivado HLS Report for 'kmeans'
================================================================
* Date:           Mon Apr 27 14:40:35 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.833|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|   100|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|   100|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      328|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      137|    -|
|Register             |        -|      -|      312|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      312|      465|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln17_1_fu_294_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln17_2_fu_327_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln17_3_fu_279_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln17_fu_284_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln21_fu_234_p2       |     +    |      0|  0|  32|          32|          32|
    |c_fu_248_p2              |     +    |      0|  0|  16|          16|           1|
    |i_fu_228_p2              |     +    |      0|  0|   7|           7|           1|
    |j_fu_273_p2              |     +    |      0|  0|  31|          31|           1|
    |sp_fu_212_p2             |     +    |      0|  0|   7|           7|           1|
    |sum_fu_333_p2            |     -    |      0|  0|  16|          16|          16|
    |icmp_ln10_fu_206_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln12_fu_222_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln14_fu_243_p2      |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln16_fu_268_p2      |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln19_fu_305_p2      |   icmp   |      0|  0|  13|          16|          16|
    |select_ln19_1_fu_319_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln19_fu_311_p3    |  select  |      0|  0|  16|           1|          16|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 328|         317|         288|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  41|          8|    1|          8|
    |data_out_address0  |  15|          3|    7|         21|
    |i_0_reg_112        |   9|          2|    7|         14|
    |j_0_reg_184        |   9|          2|   31|         62|
    |min_0_reg_124      |   9|          2|   16|         32|
    |min_id_0_reg_136   |   9|          2|   16|         32|
    |min_id_reg_148     |   9|          2|   16|         32|
    |min_reg_172        |   9|          2|   16|         32|
    |phi_mul1_reg_160   |   9|          2|   32|         64|
    |phi_mul_reg_195    |   9|          2|   32|         64|
    |sp_0_reg_101       |   9|          2|    7|         14|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 137|         29|  181|        375|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln17_3_reg_398  |  32|   0|   32|          0|
    |add_ln21_reg_377    |  32|   0|   32|          0|
    |ap_CS_fsm           |   7|   0|    7|          0|
    |c_reg_385           |  16|   0|   16|          0|
    |i_0_reg_112         |   7|   0|    7|          0|
    |i_reg_372           |   7|   0|    7|          0|
    |j_0_reg_184         |  31|   0|   31|          0|
    |j_reg_393           |  31|   0|   31|          0|
    |min_0_reg_124       |  16|   0|   16|          0|
    |min_id_0_reg_136    |  16|   0|   16|          0|
    |min_id_reg_148      |  16|   0|   16|          0|
    |min_reg_172         |  16|   0|   16|          0|
    |phi_mul1_reg_160    |  32|   0|   32|          0|
    |phi_mul_reg_195     |  32|   0|   32|          0|
    |sp_0_reg_101        |   7|   0|    7|          0|
    |sp_reg_359          |   7|   0|    7|          0|
    |zext_ln12_reg_364   |   7|   0|   32|         25|
    +--------------------+----+----+-----+-----------+
    |Total               | 312|   0|  337|         25|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_return           | out |   32| ap_ctrl_hs |    kmeans    | return value |
|data_in_address0    | out |   14|  ap_memory |    data_in   |     array    |
|data_in_ce0         | out |    1|  ap_memory |    data_in   |     array    |
|data_in_q0          |  in |   16|  ap_memory |    data_in   |     array    |
|data_out_address0   | out |    7|  ap_memory |   data_out   |     array    |
|data_out_ce0        | out |    1|  ap_memory |   data_out   |     array    |
|data_out_we0        | out |    1|  ap_memory |   data_out   |     array    |
|data_out_d0         | out |   32|  ap_memory |   data_out   |     array    |
|data_out_q0         |  in |   32|  ap_memory |   data_out   |     array    |
|centroids_address0  | out |   20|  ap_memory |   centroids  |     array    |
|centroids_ce0       | out |    1|  ap_memory |   centroids  |     array    |
|centroids_q0        |  in |   16|  ap_memory |   centroids  |     array    |
|num_clusters        |  in |   32|   ap_none  | num_clusters |    scalar    |
|num_dim             |  in |   32|   ap_none  |    num_dim   |    scalar    |
+--------------------+-----+-----+------------+--------------+--------------+

