 
****************************************
Report : area
Design : uart_rx
Version: M-2016.12
Date   : Wed May  2 11:09:03 2018
****************************************

Library(s) Used:

    tcbn40lpbwptc (File: /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_120b/tcbn40lpbwptc.db)

Number of ports:                           36
Number of nets:                           137
Number of cells:                          101
Number of combinational cells:             65
Number of sequential cells:                35
Number of macros/black boxes:               0
Number of buf/inv:                          8
Number of references:                      22

Combinational area:                 86.965202
Buf/Inv area:                        4.233600
Noncombinational area:             142.002000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   228.967201
Total area:                 undefined
1
