{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y -230 -defaultsOSRD
preplace port IIC_0_0 -pg 1 -y -190 -defaultsOSRD
preplace port vid_de -pg 1 -y -660 -defaultsOSRD
preplace port vid_hs -pg 1 -y -620 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y -210 -defaultsOSRD
preplace port vid_clk -pg 1 -y -470 -defaultsOSRD
preplace port vid_vs -pg 1 -y -600 -defaultsOSRD
preplace portBus hdmi_intn -pg 1 -y -670 -defaultsOSRD
preplace portBus vid_data -pg 1 -y -640 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 5 -y -590 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 4 -y -510 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y -140 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y -780 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y -70 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -y -670 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -y -320 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 3 -y 150 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 2 -y -800 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -y -90 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 2 -y 100 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 7 -y 50 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y -130 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 6 2 NJ -230 NJ
preplace netloc v_axi4s_vid_out_0_vid_data 1 5 3 1300J -640 NJ -640 NJ
preplace netloc axis_subset_converter_0_M_AXIS 1 2 3 NJ -800 NJ -800 940
preplace netloc Op1_0_1 1 0 1 NJ
preplace netloc axi_interconnect_1_M01_AXI 1 2 2 50 -190 NJ
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 5 3 1300J -620 NJ -620 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 -290J -40 60J 50 NJ 50 NJ 50 NJ 50 1800
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 890
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 1 4 -320J -880 NJ -880 NJ -880 870
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 3 2 460 -20 940J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 -940 240 N 240 60 250 NJ 250 NJ 250 NJ 250 1780
preplace netloc util_vector_logic_0_Res 1 1 4 NJ -670 NJ -670 NJ -670 930
preplace netloc v_tc_0_irq 1 4 1 910
preplace netloc processing_system7_0_IIC_0 1 6 2 NJ -190 NJ
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 5 3 1300J -660 NJ -660 NJ
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 -310
preplace netloc xlconstant_0_dout 1 1 1 N
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 3 3 450 -750 NJ -750 1280
preplace netloc xlconcat_0_dout 1 5 1 1300
preplace netloc processing_system7_0_FIXED_IO 1 6 2 NJ -210 NJ
preplace netloc clk_wiz_0_clk_out1 1 3 5 460 -370 900 -400 N -400 N -400 2010
preplace netloc axi_vdma_0_mm2s_introut 1 4 1 880
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1290
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 3 2 430 -250 900J
preplace netloc Net 1 1 3 -320 -110 N -110 450
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 -950 30 -300 -50 N -50 440 30 N 30 1310 60 1810
preplace netloc axi_interconnect_1_M00_AXI 1 2 2 40 -590 NJ
preplace netloc v_tc_0_vtiming_out 1 4 1 880
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 5 3 1300J -600 NJ -600 NJ
preplace netloc processing_system7_0_FCLK_CLK1 1 1 6 -310 -60 70 -60 460 -30 920 -210 1280 70 1790
levelinfo -pg 1 -970 -500 -120 250 670 1120 1550 1910 2030 -top -910 -bot 410
"
}
{
   "da_ps7_cnt":"1"
}
