# Unit 5: Sequential CMOS Circuits

## ğŸ“‹ Unit Overview

This unit covers **sequential logic elements** in CMOS technologyâ€”circuits with memory that store state information. We study latches, flip-flops, timing constraints, and clock distribution strategies essential for building synchronous digital systems.

---

## ğŸ¯ Unit Objectives

After completing this unit, you will be able to:
- Distinguish between combinational and sequential logic
- Design and analyze CMOS latches and flip-flops
- Understand setup time, hold time, and timing constraints
- Explain clock distribution and skew management
- Compare static and dynamic storage elements

---

## ğŸ“ Sequential Circuit Fundamentals

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    COMBINATIONAL vs SEQUENTIAL                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   COMBINATIONAL LOGIC            SEQUENTIAL LOGIC                   â”‚
â”‚                                                                      â”‚
â”‚    Inputs â”€â”€â”¬â”€â”€â–º Logic â”€â”€â–º Output    Inputs â”€â”€â”¬â”€â”€â–º Logic â”€â”€â–º Output â”‚
â”‚             â”‚                                 â”‚      â–²              â”‚
â”‚             â”‚                                 â”‚      â”‚              â”‚
â”‚             â”‚                            â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”         â”‚
â”‚             â”‚                            â”‚    Memory      â”‚         â”‚
â”‚             â”‚                            â”‚   (State)      â”‚         â”‚
â”‚             â”‚                            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                                                                      â”‚
â”‚   â€¢ Output depends ONLY               â€¢ Output depends on           â”‚
â”‚     on current inputs                   inputs AND stored state     â”‚
â”‚   â€¢ No memory                         â€¢ Has memory                  â”‚
â”‚   â€¢ Examples: AND, OR,                â€¢ Examples: Flip-flops,       â”‚
â”‚     adders, MUX                         counters, registers         â”‚
â”‚                                                                      â”‚
â”‚   Types of Sequential Circuits:                                     â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚   â”‚ Synchronous     â”‚ State changes only on clock edges      â”‚    â”‚
â”‚   â”‚                 â”‚ Predictable timing, easier to design   â”‚    â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚
â”‚   â”‚ Asynchronous    â”‚ State changes immediately on inputs    â”‚    â”‚
â”‚   â”‚                 â”‚ Faster but prone to race conditions    â”‚    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”§ Storage Element Types

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    STORAGE ELEMENTS                                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   1. LATCH (Level-sensitive)                                        â”‚
â”‚      â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                      â”‚
â”‚      â€¢ Transparent when enable is active                           â”‚
â”‚      â€¢ Output follows input during active period                   â”‚
â”‚      â€¢ Holds value when enable is inactive                         â”‚
â”‚                                                                      â”‚
â”‚      CLK                                                            â”‚
â”‚        â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                         â”‚
â”‚       â”€â”¤  â”‚  Transparent  â”‚   Opaque    Transparent                 â”‚
â”‚        â”‚  â”‚   D â†’ Q       â”‚   Q held    D â†’ Q                       â”‚
â”‚                                                                      â”‚
â”‚   2. FLIP-FLOP (Edge-sensitive)                                     â”‚
â”‚      â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                      â”‚
â”‚      â€¢ Samples input only at clock edge                            â”‚
â”‚      â€¢ Output changes only at edge transitions                     â”‚
â”‚      â€¢ More timing-predictable than latches                        â”‚
â”‚                                                                      â”‚
â”‚      CLK                                                            â”‚
â”‚        â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                         â”‚
â”‚       â”€â”¤    â†‘             â†‘   Samples only at rising edges         â”‚
â”‚        â”‚    â”‚             â”‚                                         â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ Element           â”‚ Key Characteristic                      â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ SR Latch          â”‚ Set-Reset, async, prone to hazards     â”‚   â”‚
â”‚   â”‚ D Latch           â”‚ Data latch, level-sensitive            â”‚   â”‚
â”‚   â”‚ D Flip-Flop       â”‚ Edge-triggered, most common            â”‚   â”‚
â”‚   â”‚ Master-Slave FF   â”‚ Two latches, edge-triggered behavior   â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“š Chapters in This Unit

| Chapter | Topic | Description |
|---------|-------|-------------|
| 5.1 | [SR and D Latches](01-sr-d-latches.md) | Basic storage elements, operation, CMOS implementation |
| 5.2 | [D Flip-Flop Design](02-d-flip-flop-design.md) | Master-slave configuration, edge triggering |
| 5.3 | [Timing Constraints](03-timing-constraints.md) | Setup time, hold time, clock-to-Q delay |
| 5.4 | [Static vs Dynamic Storage](04-static-dynamic-storage.md) | Charge storage, refresh, dynamic latches |
| 5.5 | [Clock Distribution](05-clock-distribution.md) | Clock skew, buffering, clock trees |

---

## ğŸ”‘ Key Equations Preview

| Parameter | Formula | Description |
|-----------|---------|-------------|
| Max Frequency | $f_{max} = \frac{1}{t_{cq} + t_{logic} + t_{setup}}$ | Clock period constraint |
| Hold Margin | $t_{hold} < t_{cq} + t_{logic}$ | Hold time requirement |
| Clock Skew | $\Delta t_{skew} = t_{clk,late} - t_{clk,early}$ | Arrival time difference |
| Cycle Time | $T_{cycle} > t_{cq} + t_{pd} + t_{setup} + t_{skew}$ | Complete timing |

---

## ğŸ”— Navigation

| Previous Unit | Course Home | Next Unit |
|--------------|-------------|-----------|
| â† [Unit 4: Combinational CMOS Logic](../04-Combinational-CMOS-Logic/README.md) | [VLSI Design Notes](../README.md) | [Unit 6: CMOS Layout â†’](../06-CMOS-Layout/README.md) |
