Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot tb_7seg_behav --prj T:/Rodrigo/fpga/Projeto1/Projeto1.sim/sim_1/behav/tb_7seg.prj xil_defaultlib.tb_7seg 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Rodrigo/fpga/Projeto1/Projeto1.srcs/sources_1/new/Projeto1.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "T:/Rodrigo/fpga/Projeto1/Projeto1.srcs/sim_1/new/TB_7seg.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Projeto1 [\Projeto1(10000,100)\]
Compiling architecture behavioral of entity xil_defaultlib.tb_7seg
Built simulation snapshot tb_7seg_behav
