library ieee;
	use ieee.std_logic_1164.all;


entity dc_disp_ctrl is
port (
	reset		: in std_logic; 
	clk		: in std_logic;
	
	key_n		: in std_logic_vector(3 downto 0);
	key_on	: out std_logic;
	key_off	: out std_logic;
	key_up	: out std_logic;
	key_down	: out std_logic );

architecture rtl of dc_disp_ctrl is

begin

end architecture;