INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/ICache/UltraMIPS/ICache.srcs/sources_1/new/defines_cache.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/ICache/UltraMIPS/ICache.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/ICache/UltraMIPS/ICache.srcs/sources_1/new/CacheAXI_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheAXI_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Project/ICache/UltraMIPS/ICache.srcs/sim_1/new/CacheAXI_Interface_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheAXI_Interface_sim
