Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 14 21:10:46 2025
| Host         : LAPTOP-MS0PAGLN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 68 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: Tube/divclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 257 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.335        0.000                      0                 2608        0.327        0.000                      0                 2608        2.633        0.000                       0                  1174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
Clock/clk_generator/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk                 {0.000 21.739}     43.478          23.000          
  clkfbout_cpuclk                 {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock/clk_generator/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk                       2.335        0.000                      0                 2608        0.327        0.000                      0                 2608       21.239        0.000                       0                  1170  
  clkfbout_cpuclk                                                                                                                                                                   2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock/clk_generator/inst/clk_in1
  To Clock:  Clock/clk_generator/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock/clk_generator/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock/clk_generator/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        2.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.153ns  (logic 6.326ns (33.028%)  route 12.827ns (66.972%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.594     1.594    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.048 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.738     5.786    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=259, routed)         1.929     7.839    Decoder/douta[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.963 f  Decoder/i__carry__4_i_52/O
                         net (fo=1, routed)           0.000     7.963    Decoder/i__carry__4_i_52_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     8.177 f  Decoder/i__carry__4_i_27/O
                         net (fo=1, routed)           0.810     8.987    Decoder/i__carry__4_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.297     9.284 r  Decoder/i__carry__4_i_16/O
                         net (fo=15, routed)          1.323    10.607    Decoder/registers_reg[31][21]_2
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.152    10.759 r  Decoder/udram_i_595/O
                         net (fo=5, routed)           1.045    11.804    Decoder/led_reg[15]_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.136 r  Decoder/udram_i_657/O
                         net (fo=2, routed)           1.324    13.461    Decoder/led_reg[15]_5
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.150    13.611 r  Decoder/udram_i_303/O
                         net (fo=2, routed)           0.466    14.077    IFetch/registers_reg[19][1]_17
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.328    14.405 r  IFetch/udram_i_97/O
                         net (fo=2, routed)           0.415    14.820    IFetch/udram_i_97_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    14.944 f  IFetch/udram_i_12/O
                         net (fo=38, routed)          1.391    16.334    IFetch/ALU_result[4]
    SLICE_X46Y40         LUT4 (Prop_lut4_I3_O)        0.152    16.486 f  IFetch/pc[31]_i_24/O
                         net (fo=1, routed)           0.825    17.312    IFetch/pc[31]_i_24_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.348    17.660 r  IFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.857    18.517    IFetch/pc[31]_i_13_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  IFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.703    19.344    IFetch/pc[3]_i_2_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.729 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.185 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.185    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.299 r  IFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.299    IFetch/pc_reg[23]_i_1_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.413 r  IFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.413    IFetch/pc_reg[27]_i_1_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.747 r  IFetch/pc_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.747    IFetch/pc_reg[31]_i_1_n_6
    SLICE_X48Y40         FDCE                                         r  IFetch/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    IFetch/CLK
    SLICE_X48Y40         FDCE                                         r  IFetch/pc_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.192    
                         clock uncertainty           -0.175    23.017    
    SLICE_X48Y40         FDCE (Setup_fdce_C_D)        0.065    23.082    IFetch/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -20.747    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.132ns  (logic 6.305ns (32.955%)  route 12.827ns (67.045%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.594     1.594    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.048 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.738     5.786    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=259, routed)         1.929     7.839    Decoder/douta[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.963 f  Decoder/i__carry__4_i_52/O
                         net (fo=1, routed)           0.000     7.963    Decoder/i__carry__4_i_52_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     8.177 f  Decoder/i__carry__4_i_27/O
                         net (fo=1, routed)           0.810     8.987    Decoder/i__carry__4_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.297     9.284 r  Decoder/i__carry__4_i_16/O
                         net (fo=15, routed)          1.323    10.607    Decoder/registers_reg[31][21]_2
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.152    10.759 r  Decoder/udram_i_595/O
                         net (fo=5, routed)           1.045    11.804    Decoder/led_reg[15]_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.136 r  Decoder/udram_i_657/O
                         net (fo=2, routed)           1.324    13.461    Decoder/led_reg[15]_5
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.150    13.611 r  Decoder/udram_i_303/O
                         net (fo=2, routed)           0.466    14.077    IFetch/registers_reg[19][1]_17
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.328    14.405 r  IFetch/udram_i_97/O
                         net (fo=2, routed)           0.415    14.820    IFetch/udram_i_97_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    14.944 f  IFetch/udram_i_12/O
                         net (fo=38, routed)          1.391    16.334    IFetch/ALU_result[4]
    SLICE_X46Y40         LUT4 (Prop_lut4_I3_O)        0.152    16.486 f  IFetch/pc[31]_i_24/O
                         net (fo=1, routed)           0.825    17.312    IFetch/pc[31]_i_24_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.348    17.660 r  IFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.857    18.517    IFetch/pc[31]_i_13_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  IFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.703    19.344    IFetch/pc[3]_i_2_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.729 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.185 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.185    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.299 r  IFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.299    IFetch/pc_reg[23]_i_1_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.413 r  IFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.413    IFetch/pc_reg[27]_i_1_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.726 r  IFetch/pc_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.726    IFetch/pc_reg[31]_i_1_n_4
    SLICE_X48Y40         FDCE                                         r  IFetch/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    IFetch/CLK
    SLICE_X48Y40         FDCE                                         r  IFetch/pc_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.192    
                         clock uncertainty           -0.175    23.017    
    SLICE_X48Y40         FDCE (Setup_fdce_C_D)        0.065    23.082    IFetch/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -20.726    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.058ns  (logic 6.231ns (32.695%)  route 12.827ns (67.305%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.594     1.594    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.048 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.738     5.786    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=259, routed)         1.929     7.839    Decoder/douta[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.963 f  Decoder/i__carry__4_i_52/O
                         net (fo=1, routed)           0.000     7.963    Decoder/i__carry__4_i_52_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     8.177 f  Decoder/i__carry__4_i_27/O
                         net (fo=1, routed)           0.810     8.987    Decoder/i__carry__4_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.297     9.284 r  Decoder/i__carry__4_i_16/O
                         net (fo=15, routed)          1.323    10.607    Decoder/registers_reg[31][21]_2
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.152    10.759 r  Decoder/udram_i_595/O
                         net (fo=5, routed)           1.045    11.804    Decoder/led_reg[15]_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.136 r  Decoder/udram_i_657/O
                         net (fo=2, routed)           1.324    13.461    Decoder/led_reg[15]_5
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.150    13.611 r  Decoder/udram_i_303/O
                         net (fo=2, routed)           0.466    14.077    IFetch/registers_reg[19][1]_17
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.328    14.405 r  IFetch/udram_i_97/O
                         net (fo=2, routed)           0.415    14.820    IFetch/udram_i_97_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    14.944 f  IFetch/udram_i_12/O
                         net (fo=38, routed)          1.391    16.334    IFetch/ALU_result[4]
    SLICE_X46Y40         LUT4 (Prop_lut4_I3_O)        0.152    16.486 f  IFetch/pc[31]_i_24/O
                         net (fo=1, routed)           0.825    17.312    IFetch/pc[31]_i_24_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.348    17.660 r  IFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.857    18.517    IFetch/pc[31]_i_13_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  IFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.703    19.344    IFetch/pc[3]_i_2_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.729 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.185 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.185    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.299 r  IFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.299    IFetch/pc_reg[23]_i_1_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.413 r  IFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.413    IFetch/pc_reg[27]_i_1_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.652 r  IFetch/pc_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.652    IFetch/pc_reg[31]_i_1_n_5
    SLICE_X48Y40         FDCE                                         r  IFetch/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    IFetch/CLK
    SLICE_X48Y40         FDCE                                         r  IFetch/pc_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.192    
                         clock uncertainty           -0.175    23.017    
    SLICE_X48Y40         FDCE (Setup_fdce_C_D)        0.065    23.082    IFetch/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -20.652    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.042ns  (logic 6.215ns (32.638%)  route 12.827ns (67.362%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.594     1.594    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.048 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.738     5.786    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=259, routed)         1.929     7.839    Decoder/douta[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.963 f  Decoder/i__carry__4_i_52/O
                         net (fo=1, routed)           0.000     7.963    Decoder/i__carry__4_i_52_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     8.177 f  Decoder/i__carry__4_i_27/O
                         net (fo=1, routed)           0.810     8.987    Decoder/i__carry__4_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.297     9.284 r  Decoder/i__carry__4_i_16/O
                         net (fo=15, routed)          1.323    10.607    Decoder/registers_reg[31][21]_2
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.152    10.759 r  Decoder/udram_i_595/O
                         net (fo=5, routed)           1.045    11.804    Decoder/led_reg[15]_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.136 r  Decoder/udram_i_657/O
                         net (fo=2, routed)           1.324    13.461    Decoder/led_reg[15]_5
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.150    13.611 r  Decoder/udram_i_303/O
                         net (fo=2, routed)           0.466    14.077    IFetch/registers_reg[19][1]_17
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.328    14.405 r  IFetch/udram_i_97/O
                         net (fo=2, routed)           0.415    14.820    IFetch/udram_i_97_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    14.944 f  IFetch/udram_i_12/O
                         net (fo=38, routed)          1.391    16.334    IFetch/ALU_result[4]
    SLICE_X46Y40         LUT4 (Prop_lut4_I3_O)        0.152    16.486 f  IFetch/pc[31]_i_24/O
                         net (fo=1, routed)           0.825    17.312    IFetch/pc[31]_i_24_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.348    17.660 r  IFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.857    18.517    IFetch/pc[31]_i_13_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  IFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.703    19.344    IFetch/pc[3]_i_2_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.729 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.185 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.185    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.299 r  IFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.299    IFetch/pc_reg[23]_i_1_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.413 r  IFetch/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.413    IFetch/pc_reg[27]_i_1_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.636 r  IFetch/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.636    IFetch/pc_reg[31]_i_1_n_7
    SLICE_X48Y40         FDCE                                         r  IFetch/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    IFetch/CLK
    SLICE_X48Y40         FDCE                                         r  IFetch/pc_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.192    
                         clock uncertainty           -0.175    23.017    
    SLICE_X48Y40         FDCE (Setup_fdce_C_D)        0.065    23.082    IFetch/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -20.636    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.039ns  (logic 6.212ns (32.627%)  route 12.827ns (67.373%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.594     1.594    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.048 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.738     5.786    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=259, routed)         1.929     7.839    Decoder/douta[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.963 f  Decoder/i__carry__4_i_52/O
                         net (fo=1, routed)           0.000     7.963    Decoder/i__carry__4_i_52_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     8.177 f  Decoder/i__carry__4_i_27/O
                         net (fo=1, routed)           0.810     8.987    Decoder/i__carry__4_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.297     9.284 r  Decoder/i__carry__4_i_16/O
                         net (fo=15, routed)          1.323    10.607    Decoder/registers_reg[31][21]_2
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.152    10.759 r  Decoder/udram_i_595/O
                         net (fo=5, routed)           1.045    11.804    Decoder/led_reg[15]_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.136 r  Decoder/udram_i_657/O
                         net (fo=2, routed)           1.324    13.461    Decoder/led_reg[15]_5
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.150    13.611 r  Decoder/udram_i_303/O
                         net (fo=2, routed)           0.466    14.077    IFetch/registers_reg[19][1]_17
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.328    14.405 r  IFetch/udram_i_97/O
                         net (fo=2, routed)           0.415    14.820    IFetch/udram_i_97_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    14.944 f  IFetch/udram_i_12/O
                         net (fo=38, routed)          1.391    16.334    IFetch/ALU_result[4]
    SLICE_X46Y40         LUT4 (Prop_lut4_I3_O)        0.152    16.486 f  IFetch/pc[31]_i_24/O
                         net (fo=1, routed)           0.825    17.312    IFetch/pc[31]_i_24_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.348    17.660 r  IFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.857    18.517    IFetch/pc[31]_i_13_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  IFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.703    19.344    IFetch/pc[3]_i_2_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.729 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.185 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.185    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.299 r  IFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.299    IFetch/pc_reg[23]_i_1_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.633 r  IFetch/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.633    IFetch/pc_reg[27]_i_1_n_6
    SLICE_X48Y39         FDCE                                         r  IFetch/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    IFetch/CLK
    SLICE_X48Y39         FDCE                                         r  IFetch/pc_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.192    
                         clock uncertainty           -0.175    23.017    
    SLICE_X48Y39         FDCE (Setup_fdce_C_D)        0.065    23.082    IFetch/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -20.633    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.018ns  (logic 6.191ns (32.553%)  route 12.827ns (67.447%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.594     1.594    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.048 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.738     5.786    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=259, routed)         1.929     7.839    Decoder/douta[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.963 f  Decoder/i__carry__4_i_52/O
                         net (fo=1, routed)           0.000     7.963    Decoder/i__carry__4_i_52_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     8.177 f  Decoder/i__carry__4_i_27/O
                         net (fo=1, routed)           0.810     8.987    Decoder/i__carry__4_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.297     9.284 r  Decoder/i__carry__4_i_16/O
                         net (fo=15, routed)          1.323    10.607    Decoder/registers_reg[31][21]_2
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.152    10.759 r  Decoder/udram_i_595/O
                         net (fo=5, routed)           1.045    11.804    Decoder/led_reg[15]_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.136 r  Decoder/udram_i_657/O
                         net (fo=2, routed)           1.324    13.461    Decoder/led_reg[15]_5
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.150    13.611 r  Decoder/udram_i_303/O
                         net (fo=2, routed)           0.466    14.077    IFetch/registers_reg[19][1]_17
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.328    14.405 r  IFetch/udram_i_97/O
                         net (fo=2, routed)           0.415    14.820    IFetch/udram_i_97_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    14.944 f  IFetch/udram_i_12/O
                         net (fo=38, routed)          1.391    16.334    IFetch/ALU_result[4]
    SLICE_X46Y40         LUT4 (Prop_lut4_I3_O)        0.152    16.486 f  IFetch/pc[31]_i_24/O
                         net (fo=1, routed)           0.825    17.312    IFetch/pc[31]_i_24_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.348    17.660 r  IFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.857    18.517    IFetch/pc[31]_i_13_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  IFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.703    19.344    IFetch/pc[3]_i_2_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.729 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.185 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.185    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.299 r  IFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.299    IFetch/pc_reg[23]_i_1_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.612 r  IFetch/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.612    IFetch/pc_reg[27]_i_1_n_4
    SLICE_X48Y39         FDCE                                         r  IFetch/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    IFetch/CLK
    SLICE_X48Y39         FDCE                                         r  IFetch/pc_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.192    
                         clock uncertainty           -0.175    23.017    
    SLICE_X48Y39         FDCE (Setup_fdce_C_D)        0.065    23.082    IFetch/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -20.612    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.944ns  (logic 6.117ns (32.290%)  route 12.827ns (67.710%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.594     1.594    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.048 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.738     5.786    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=259, routed)         1.929     7.839    Decoder/douta[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.963 f  Decoder/i__carry__4_i_52/O
                         net (fo=1, routed)           0.000     7.963    Decoder/i__carry__4_i_52_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     8.177 f  Decoder/i__carry__4_i_27/O
                         net (fo=1, routed)           0.810     8.987    Decoder/i__carry__4_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.297     9.284 r  Decoder/i__carry__4_i_16/O
                         net (fo=15, routed)          1.323    10.607    Decoder/registers_reg[31][21]_2
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.152    10.759 r  Decoder/udram_i_595/O
                         net (fo=5, routed)           1.045    11.804    Decoder/led_reg[15]_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.136 r  Decoder/udram_i_657/O
                         net (fo=2, routed)           1.324    13.461    Decoder/led_reg[15]_5
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.150    13.611 r  Decoder/udram_i_303/O
                         net (fo=2, routed)           0.466    14.077    IFetch/registers_reg[19][1]_17
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.328    14.405 r  IFetch/udram_i_97/O
                         net (fo=2, routed)           0.415    14.820    IFetch/udram_i_97_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    14.944 f  IFetch/udram_i_12/O
                         net (fo=38, routed)          1.391    16.334    IFetch/ALU_result[4]
    SLICE_X46Y40         LUT4 (Prop_lut4_I3_O)        0.152    16.486 f  IFetch/pc[31]_i_24/O
                         net (fo=1, routed)           0.825    17.312    IFetch/pc[31]_i_24_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.348    17.660 r  IFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.857    18.517    IFetch/pc[31]_i_13_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  IFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.703    19.344    IFetch/pc[3]_i_2_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.729 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.185 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.185    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.299 r  IFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.299    IFetch/pc_reg[23]_i_1_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.538 r  IFetch/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.538    IFetch/pc_reg[27]_i_1_n_5
    SLICE_X48Y39         FDCE                                         r  IFetch/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    IFetch/CLK
    SLICE_X48Y39         FDCE                                         r  IFetch/pc_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.192    
                         clock uncertainty           -0.175    23.017    
    SLICE_X48Y39         FDCE (Setup_fdce_C_D)        0.065    23.082    IFetch/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -20.538    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.928ns  (logic 6.101ns (32.232%)  route 12.827ns (67.768%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 23.189 - 21.739 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.594     1.594    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.048 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.738     5.786    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=259, routed)         1.929     7.839    Decoder/douta[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.963 f  Decoder/i__carry__4_i_52/O
                         net (fo=1, routed)           0.000     7.963    Decoder/i__carry__4_i_52_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     8.177 f  Decoder/i__carry__4_i_27/O
                         net (fo=1, routed)           0.810     8.987    Decoder/i__carry__4_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.297     9.284 r  Decoder/i__carry__4_i_16/O
                         net (fo=15, routed)          1.323    10.607    Decoder/registers_reg[31][21]_2
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.152    10.759 r  Decoder/udram_i_595/O
                         net (fo=5, routed)           1.045    11.804    Decoder/led_reg[15]_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.136 r  Decoder/udram_i_657/O
                         net (fo=2, routed)           1.324    13.461    Decoder/led_reg[15]_5
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.150    13.611 r  Decoder/udram_i_303/O
                         net (fo=2, routed)           0.466    14.077    IFetch/registers_reg[19][1]_17
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.328    14.405 r  IFetch/udram_i_97/O
                         net (fo=2, routed)           0.415    14.820    IFetch/udram_i_97_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    14.944 f  IFetch/udram_i_12/O
                         net (fo=38, routed)          1.391    16.334    IFetch/ALU_result[4]
    SLICE_X46Y40         LUT4 (Prop_lut4_I3_O)        0.152    16.486 f  IFetch/pc[31]_i_24/O
                         net (fo=1, routed)           0.825    17.312    IFetch/pc[31]_i_24_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.348    17.660 r  IFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.857    18.517    IFetch/pc[31]_i_13_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  IFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.703    19.344    IFetch/pc[3]_i_2_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.729 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.185 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.185    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.299 r  IFetch/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.299    IFetch/pc_reg[23]_i_1_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.522 r  IFetch/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.522    IFetch/pc_reg[27]_i_1_n_7
    SLICE_X48Y39         FDCE                                         r  IFetch/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.449    23.189    IFetch/CLK
    SLICE_X48Y39         FDCE                                         r  IFetch/pc_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.192    
                         clock uncertainty           -0.175    23.017    
    SLICE_X48Y39         FDCE (Setup_fdce_C_D)        0.065    23.082    IFetch/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -20.522    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.925ns  (logic 6.098ns (32.222%)  route 12.827ns (67.778%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 23.188 - 21.739 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.594     1.594    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.048 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.738     5.786    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=259, routed)         1.929     7.839    Decoder/douta[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.963 f  Decoder/i__carry__4_i_52/O
                         net (fo=1, routed)           0.000     7.963    Decoder/i__carry__4_i_52_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     8.177 f  Decoder/i__carry__4_i_27/O
                         net (fo=1, routed)           0.810     8.987    Decoder/i__carry__4_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.297     9.284 r  Decoder/i__carry__4_i_16/O
                         net (fo=15, routed)          1.323    10.607    Decoder/registers_reg[31][21]_2
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.152    10.759 r  Decoder/udram_i_595/O
                         net (fo=5, routed)           1.045    11.804    Decoder/led_reg[15]_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.136 r  Decoder/udram_i_657/O
                         net (fo=2, routed)           1.324    13.461    Decoder/led_reg[15]_5
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.150    13.611 r  Decoder/udram_i_303/O
                         net (fo=2, routed)           0.466    14.077    IFetch/registers_reg[19][1]_17
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.328    14.405 r  IFetch/udram_i_97/O
                         net (fo=2, routed)           0.415    14.820    IFetch/udram_i_97_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    14.944 f  IFetch/udram_i_12/O
                         net (fo=38, routed)          1.391    16.334    IFetch/ALU_result[4]
    SLICE_X46Y40         LUT4 (Prop_lut4_I3_O)        0.152    16.486 f  IFetch/pc[31]_i_24/O
                         net (fo=1, routed)           0.825    17.312    IFetch/pc[31]_i_24_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.348    17.660 r  IFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.857    18.517    IFetch/pc[31]_i_13_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  IFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.703    19.344    IFetch/pc[3]_i_2_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.729 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.185 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.185    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.519 r  IFetch/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.519    IFetch/pc_reg[23]_i_1_n_6
    SLICE_X48Y38         FDCE                                         r  IFetch/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.448    23.188    IFetch/CLK
    SLICE_X48Y38         FDCE                                         r  IFetch/pc_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.191    
                         clock uncertainty           -0.175    23.016    
    SLICE_X48Y38         FDCE (Setup_fdce_C_D)        0.065    23.081    IFetch/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         23.081    
                         arrival time                         -20.519    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[23]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.904ns  (logic 6.077ns (32.146%)  route 12.827ns (67.854%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 23.188 - 21.739 ) 
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598     1.598    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.594     1.594    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.048 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.738     5.786    IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=259, routed)         1.929     7.839    Decoder/douta[1]
    SLICE_X50Y41         LUT6 (Prop_lut6_I2_O)        0.124     7.963 f  Decoder/i__carry__4_i_52/O
                         net (fo=1, routed)           0.000     7.963    Decoder/i__carry__4_i_52_n_0
    SLICE_X50Y41         MUXF7 (Prop_muxf7_I1_O)      0.214     8.177 f  Decoder/i__carry__4_i_27/O
                         net (fo=1, routed)           0.810     8.987    Decoder/i__carry__4_i_27_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.297     9.284 r  Decoder/i__carry__4_i_16/O
                         net (fo=15, routed)          1.323    10.607    Decoder/registers_reg[31][21]_2
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.152    10.759 r  Decoder/udram_i_595/O
                         net (fo=5, routed)           1.045    11.804    Decoder/led_reg[15]_2
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.332    12.136 r  Decoder/udram_i_657/O
                         net (fo=2, routed)           1.324    13.461    Decoder/led_reg[15]_5
    SLICE_X34Y42         LUT3 (Prop_lut3_I0_O)        0.150    13.611 r  Decoder/udram_i_303/O
                         net (fo=2, routed)           0.466    14.077    IFetch/registers_reg[19][1]_17
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.328    14.405 r  IFetch/udram_i_97/O
                         net (fo=2, routed)           0.415    14.820    IFetch/udram_i_97_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.124    14.944 f  IFetch/udram_i_12/O
                         net (fo=38, routed)          1.391    16.334    IFetch/ALU_result[4]
    SLICE_X46Y40         LUT4 (Prop_lut4_I3_O)        0.152    16.486 f  IFetch/pc[31]_i_24/O
                         net (fo=1, routed)           0.825    17.312    IFetch/pc[31]_i_24_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I0_O)        0.348    17.660 r  IFetch/pc[31]_i_13/O
                         net (fo=31, routed)          0.857    18.517    IFetch/pc[31]_i_13_n_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.641 r  IFetch/pc[3]_i_2/O
                         net (fo=1, routed)           0.703    19.344    IFetch/pc[3]_i_2_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.729 r  IFetch/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.729    IFetch/pc_reg[3]_i_1_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.843 r  IFetch/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.843    IFetch/pc_reg[7]_i_1_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.957 r  IFetch/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.957    IFetch/pc_reg[11]_i_1_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.071 r  IFetch/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.071    IFetch/pc_reg[15]_i_1_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.185 r  IFetch/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.185    IFetch/pc_reg[19]_i_1_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.498 r  IFetch/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.498    IFetch/pc_reg[23]_i_1_n_4
    SLICE_X48Y38         FDCE                                         r  IFetch/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.479    23.219    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    20.072 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    21.648    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        1.448    23.188    IFetch/CLK
    SLICE_X48Y38         FDCE                                         r  IFetch/pc_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.003    23.191    
                         clock uncertainty           -0.175    23.016    
    SLICE_X48Y38         FDCE (Setup_fdce_C_D)        0.065    23.081    IFetch/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         23.081    
                         arrival time                         -20.498    
  -------------------------------------------------------------------
                         slack                                  2.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.439ns  (logic 0.254ns (57.824%)  route 0.185ns (42.176%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 22.570 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    IFetch/CLK
    SLICE_X48Y36         FDCE                                         r  IFetch/pc_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDCE (Prop_fdce_C_Q)         0.146    22.447 r  IFetch/pc_reg[15]/Q
                         net (fo=12, routed)          0.185    22.632    IFetch/addra[13]
    SLICE_X48Y36         LUT5 (Prop_lut5_I1_O)        0.045    22.677 r  IFetch/pc[15]_i_6/O
                         net (fo=1, routed)           0.000    22.677    IFetch/pc[15]_i_6_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.740 r  IFetch/pc_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.740    IFetch/pc_reg[15]_i_1_n_4
    SLICE_X48Y36         FDCE                                         r  IFetch/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.831    22.570    IFetch/CLK
    SLICE_X48Y36         FDCE                                         r  IFetch/pc_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.301    
    SLICE_X48Y36         FDCE (Hold_fdce_C_D)         0.112    22.413    IFetch/pc_reg[15]
  -------------------------------------------------------------------
                         required time                        -22.413    
                         arrival time                          22.740    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.446ns  (logic 0.261ns (58.547%)  route 0.185ns (41.453%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 22.568 - 21.739 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 22.300 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.561    22.300    IFetch/CLK
    SLICE_X48Y33         FDCE                                         r  IFetch/pc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.146    22.446 r  IFetch/pc_reg[0]/Q
                         net (fo=5, routed)           0.185    22.631    IFetch/pc_reg_n_0_[0]
    SLICE_X48Y33         LUT5 (Prop_lut5_I1_O)        0.045    22.676 r  IFetch/pc[3]_i_9/O
                         net (fo=1, routed)           0.000    22.676    IFetch/pc[3]_i_9_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.746 r  IFetch/pc_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.746    IFetch/pc_reg[3]_i_1_n_7
    SLICE_X48Y33         FDCE                                         r  IFetch/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.829    22.568    IFetch/CLK
    SLICE_X48Y33         FDCE                                         r  IFetch/pc_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.300    
    SLICE_X48Y33         FDCE (Hold_fdce_C_D)         0.112    22.412    IFetch/pc_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.412    
                         arrival time                          22.746    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.446ns  (logic 0.261ns (58.547%)  route 0.185ns (41.453%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 22.570 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    IFetch/CLK
    SLICE_X48Y36         FDCE                                         r  IFetch/pc_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDCE (Prop_fdce_C_Q)         0.146    22.447 r  IFetch/pc_reg[12]/Q
                         net (fo=19, routed)          0.185    22.632    IFetch/addra[10]
    SLICE_X48Y36         LUT5 (Prop_lut5_I1_O)        0.045    22.677 r  IFetch/pc[15]_i_9/O
                         net (fo=1, routed)           0.000    22.677    IFetch/pc[15]_i_9_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.747 r  IFetch/pc_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.747    IFetch/pc_reg[15]_i_1_n_7
    SLICE_X48Y36         FDCE                                         r  IFetch/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.831    22.570    IFetch/CLK
    SLICE_X48Y36         FDCE                                         r  IFetch/pc_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.301    
    SLICE_X48Y36         FDCE (Hold_fdce_C_D)         0.112    22.413    IFetch/pc_reg[12]
  -------------------------------------------------------------------
                         required time                        -22.413    
                         arrival time                          22.747    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.446ns  (logic 0.261ns (58.547%)  route 0.185ns (41.453%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 22.574 - 21.739 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 22.304 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.565    22.304    IFetch/CLK
    SLICE_X48Y40         FDCE                                         r  IFetch/pc_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDCE (Prop_fdce_C_Q)         0.146    22.450 r  IFetch/pc_reg[28]/Q
                         net (fo=4, routed)           0.185    22.635    IFetch/pc_reg_n_0_[28]
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.045    22.680 r  IFetch/pc[31]_i_9/O
                         net (fo=1, routed)           0.000    22.680    IFetch/pc[31]_i_9_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.750 r  IFetch/pc_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.750    IFetch/pc_reg[31]_i_1_n_7
    SLICE_X48Y40         FDCE                                         r  IFetch/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.835    22.574    IFetch/CLK
    SLICE_X48Y40         FDCE                                         r  IFetch/pc_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.304    
    SLICE_X48Y40         FDCE (Hold_fdce_C_D)         0.112    22.416    IFetch/pc_reg[28]
  -------------------------------------------------------------------
                         required time                        -22.416    
                         arrival time                          22.750    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.452ns  (logic 0.254ns (56.154%)  route 0.198ns (43.846%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 22.569 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    IFetch/CLK
    SLICE_X48Y34         FDCE                                         r  IFetch/pc_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.146    22.447 r  IFetch/pc_reg[7]/Q
                         net (fo=19, routed)          0.198    22.645    IFetch/addra[5]
    SLICE_X48Y34         LUT6 (Prop_lut6_I2_O)        0.045    22.690 r  IFetch/pc[7]_i_6/O
                         net (fo=1, routed)           0.000    22.690    IFetch/pc[7]_i_6_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    22.753 r  IFetch/pc_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.753    IFetch/pc_reg[7]_i_1_n_4
    SLICE_X48Y34         FDCE                                         r  IFetch/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.830    22.569    IFetch/CLK
    SLICE_X48Y34         FDCE                                         r  IFetch/pc_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.301    
    SLICE_X48Y34         FDCE (Hold_fdce_C_D)         0.112    22.413    IFetch/pc_reg[7]
  -------------------------------------------------------------------
                         required time                        -22.413    
                         arrival time                          22.753    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.458ns  (logic 0.261ns (57.003%)  route 0.197ns (42.997%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns = ( 22.571 - 21.739 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 22.302 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.563    22.302    IFetch/CLK
    SLICE_X48Y37         FDCE                                         r  IFetch/pc_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.146    22.448 r  IFetch/pc_reg[16]/Q
                         net (fo=4, routed)           0.197    22.645    IFetch/pc_reg_n_0_[16]
    SLICE_X48Y37         LUT5 (Prop_lut5_I1_O)        0.045    22.690 r  IFetch/pc[19]_i_9/O
                         net (fo=1, routed)           0.000    22.690    IFetch/pc[19]_i_9_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.760 r  IFetch/pc_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.760    IFetch/pc_reg[19]_i_1_n_7
    SLICE_X48Y37         FDCE                                         r  IFetch/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.832    22.571    IFetch/CLK
    SLICE_X48Y37         FDCE                                         r  IFetch/pc_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.302    
    SLICE_X48Y37         FDCE (Hold_fdce_C_D)         0.112    22.414    IFetch/pc_reg[16]
  -------------------------------------------------------------------
                         required time                        -22.414    
                         arrival time                          22.760    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[20]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.458ns  (logic 0.261ns (57.003%)  route 0.197ns (42.997%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 22.573 - 21.739 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 22.303 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.564    22.303    IFetch/CLK
    SLICE_X48Y38         FDCE                                         r  IFetch/pc_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDCE (Prop_fdce_C_Q)         0.146    22.449 r  IFetch/pc_reg[20]/Q
                         net (fo=4, routed)           0.197    22.646    IFetch/pc_reg_n_0_[20]
    SLICE_X48Y38         LUT5 (Prop_lut5_I1_O)        0.045    22.691 r  IFetch/pc[23]_i_9/O
                         net (fo=1, routed)           0.000    22.691    IFetch/pc[23]_i_9_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.761 r  IFetch/pc_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.761    IFetch/pc_reg[23]_i_1_n_7
    SLICE_X48Y38         FDCE                                         r  IFetch/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.834    22.573    IFetch/CLK
    SLICE_X48Y38         FDCE                                         r  IFetch/pc_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.303    
    SLICE_X48Y38         FDCE (Hold_fdce_C_D)         0.112    22.415    IFetch/pc_reg[20]
  -------------------------------------------------------------------
                         required time                        -22.415    
                         arrival time                          22.761    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.458ns  (logic 0.261ns (57.003%)  route 0.197ns (42.997%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 22.570 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    IFetch/CLK
    SLICE_X48Y35         FDCE                                         r  IFetch/pc_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.146    22.447 r  IFetch/pc_reg[8]/Q
                         net (fo=19, routed)          0.197    22.644    IFetch/addra[6]
    SLICE_X48Y35         LUT6 (Prop_lut6_I2_O)        0.045    22.689 r  IFetch/pc[11]_i_9/O
                         net (fo=1, routed)           0.000    22.689    IFetch/pc[11]_i_9_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.759 r  IFetch/pc_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.759    IFetch/pc_reg[11]_i_1_n_7
    SLICE_X48Y35         FDCE                                         r  IFetch/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.831    22.570    IFetch/CLK
    SLICE_X48Y35         FDCE                                         r  IFetch/pc_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.269    22.301    
    SLICE_X48Y35         FDCE (Hold_fdce_C_D)         0.112    22.413    IFetch/pc_reg[8]
  -------------------------------------------------------------------
                         required time                        -22.413    
                         arrival time                          22.759    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[24]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.458ns  (logic 0.261ns (56.996%)  route 0.197ns (43.005%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 22.573 - 21.739 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 22.303 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.564    22.303    IFetch/CLK
    SLICE_X48Y39         FDCE                                         r  IFetch/pc_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDCE (Prop_fdce_C_Q)         0.146    22.449 r  IFetch/pc_reg[24]/Q
                         net (fo=4, routed)           0.197    22.646    IFetch/pc_reg_n_0_[24]
    SLICE_X48Y39         LUT5 (Prop_lut5_I1_O)        0.045    22.691 r  IFetch/pc[27]_i_9/O
                         net (fo=1, routed)           0.000    22.691    IFetch/pc[27]_i_9_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.761 r  IFetch/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.761    IFetch/pc_reg[27]_i_1_n_7
    SLICE_X48Y39         FDCE                                         r  IFetch/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.834    22.573    IFetch/CLK
    SLICE_X48Y39         FDCE                                         r  IFetch/pc_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.270    22.303    
    SLICE_X48Y39         FDCE (Hold_fdce_C_D)         0.112    22.415    IFetch/pc_reg[24]
  -------------------------------------------------------------------
                         required time                        -22.415    
                         arrival time                          22.761    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 IFetch/pc_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            IFetch/pc_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.472ns  (logic 0.261ns (55.351%)  route 0.211ns (44.649%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 22.569 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.554    22.293    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    21.212 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    21.713    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.562    22.301    IFetch/CLK
    SLICE_X48Y34         FDCE                                         r  IFetch/pc_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDCE (Prop_fdce_C_Q)         0.146    22.447 r  IFetch/pc_reg[4]/Q
                         net (fo=19, routed)          0.211    22.657    IFetch/addra[2]
    SLICE_X48Y34         LUT5 (Prop_lut5_I1_O)        0.045    22.702 r  IFetch/pc[7]_i_9/O
                         net (fo=1, routed)           0.000    22.702    IFetch/pc[7]_i_9_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    22.772 r  IFetch/pc_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.772    IFetch/pc_reg[7]_i_1_n_7
    SLICE_X48Y34         FDCE                                         r  IFetch/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.822    22.561    Clock/clk_generator/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    21.165 f  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    21.710    Clock/clk_generator/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  Clock/clk_generator/inst/clkout1_buf/O
                         net (fo=1168, routed)        0.830    22.569    IFetch/CLK
    SLICE_X48Y34         FDCE                                         r  IFetch/pc_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.268    22.301    
    SLICE_X48Y34         FDCE (Hold_fdce_C_D)         0.112    22.413    IFetch/pc_reg[4]
  -------------------------------------------------------------------
                         required time                        -22.413    
                         arrival time                          22.772    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y8     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y13    DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y13    DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y11    DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y11    DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y7     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y7     DataMem/udram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5     IFetch/urom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X55Y46    Led/led_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X55Y46    Led/led_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X55Y46    Led/led_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y45    Tube/num0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y45    Tube/num0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y45    Tube/num0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y45    Tube/num1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y43    Tube/num1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y45    Tube/num2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y45    Tube/num2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y29    Decoder/registers_reg[25][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y29    Decoder/registers_reg[25][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X38Y29    Decoder/registers_reg[25][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y45    Tube/num0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y45    Tube/num0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y45    Tube/num0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y45    Tube/num1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X57Y46    Tube/num1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y43    Tube/num1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y45    Tube/num2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clock/clk_generator/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   Clock/clk_generator/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  Clock/clk_generator/inst/plle2_adv_inst/CLKFBOUT



