// Seed: 2281948310
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    output tri   id_2
);
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output supply1 id_2,
    input wire id_3,
    input wire id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    output uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    input wor id_11,
    input wor id_12,
    output supply0 id_13,
    input tri id_14,
    input tri0 id_15,
    input tri0 id_16,
    input wire id_17,
    input uwire id_18,
    input tri0 id_19,
    input supply1 id_20,
    input wor id_21,
    input wor id_22,
    input tri0 id_23,
    input tri1 id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
