/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/bgm.v:508.1-919.10" *)
module fpu_mul(clk, opa, opb, out, control);
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  wire _000_;
  (* src = "../vtr/verilog/bgm.v:901.1-902.61" *)
  wire _001_;
  (* src = "../vtr/verilog/bgm.v:685.1-686.24" *)
  wire [1:0] _002_;
  (* src = "../vtr/verilog/bgm.v:712.1-713.20" *)
  wire [7:0] _003_;
  (* src = "../vtr/verilog/bgm.v:593.1-595.4" *)
  wire [2:0] _004_;
  (* src = "../vtr/verilog/bgm.v:612.1-613.22" *)
  wire [2:0] _005_;
  (* src = "../vtr/verilog/bgm.v:615.1-616.25" *)
  wire [2:0] _006_;
  (* src = "../vtr/verilog/bgm.v:618.1-619.25" *)
  wire [2:0] _007_;
  (* src = "../vtr/verilog/bgm.v:719.1-720.22" *)
  wire [47:0] _008_;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  wire _009_;
  (* src = "../vtr/verilog/bgm.v:818.1-819.21" *)
  wire _010_;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  wire _011_;
  (* src = "../vtr/verilog/bgm.v:781.1-782.32" *)
  wire _012_;
  (* src = "../vtr/verilog/bgm.v:682.1-683.24" *)
  wire _013_;
  (* src = "../vtr/verilog/bgm.v:880.1-889.6" *)
  wire _014_;
  (* src = "../vtr/verilog/bgm.v:898.1-899.50" *)
  wire _015_;
  (* src = "../vtr/verilog/bgm.v:715.1-716.24" *)
  wire [30:0] _016_;
  (* src = "../vtr/verilog/bgm.v:597.1-598.15" *)
  wire [31:0] _017_;
  (* src = "../vtr/verilog/bgm.v:722.1-723.24" *)
  wire _018_;
  (* src = "../vtr/verilog/bgm.v:725.1-726.22" *)
  wire _019_;
  (* src = "../vtr/verilog/bgm.v:600.1-601.15" *)
  wire [31:0] _020_;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  wire [31:0] _021_;
  (* src = "../vtr/verilog/bgm.v:798.1-799.86" *)
  wire [30:0] _022_;
  (* src = "../vtr/verilog/bgm.v:807.1-809.53" *)
  wire _023_;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  wire _024_;
  (* src = "../vtr/verilog/bgm.v:824.1-825.33" *)
  wire _025_;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  wire _026_;
  (* src = "../vtr/verilog/bgm.v:871.1-874.11" *)
  wire _027_;
  (* src = "../vtr/verilog/bgm.v:603.1-604.20" *)
  wire [1:0] _028_;
  (* src = "../vtr/verilog/bgm.v:606.1-607.23" *)
  wire [1:0] _029_;
  (* src = "../vtr/verilog/bgm.v:609.1-610.23" *)
  wire [1:0] _030_;
  (* src = "../vtr/verilog/bgm.v:730.1-731.47" *)
  wire _031_;
  (* src = "../vtr/verilog/bgm.v:679.1-680.26" *)
  wire _032_;
  (* src = "../vtr/verilog/bgm.v:676.1-677.26" *)
  wire _033_;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  wire _034_;
  (* src = "../vtr/verilog/bgm.v:867.1-868.21" *)
  wire _035_;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  wire _036_;
  (* src = "../vtr/verilog/bgm.v:827.1-828.40" *)
  wire [2:0] _037_;
  (* src = "../vtr/verilog/bgm.v:864.1-865.35" *)
  wire _038_;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  wire _039_;
  (* src = "../vtr/verilog/bgm.v:895.1-896.31" *)
  wire _040_;
  (* src = "../vtr/verilog/bgm.v:786.18-786.62" *)
  wire _041_;
  (* src = "../vtr/verilog/bgm.v:786.18-786.81" *)
  wire _042_;
  (* src = "../vtr/verilog/bgm.v:787.18-787.58" *)
  wire _043_;
  (* src = "../vtr/verilog/bgm.v:789.17-789.56" *)
  wire _044_;
  (* src = "../vtr/verilog/bgm.v:790.17-790.57" *)
  wire _045_;
  (* src = "../vtr/verilog/bgm.v:794.4-794.20" *)
  wire _046_;
  (* src = "../vtr/verilog/bgm.v:795.4-795.20" *)
  wire _047_;
  (* src = "../vtr/verilog/bgm.v:803.41-803.57" *)
  wire _048_;
  (* src = "../vtr/verilog/bgm.v:803.62-803.78" *)
  wire _049_;
  (* src = "../vtr/verilog/bgm.v:803.26-803.80" *)
  wire _050_;
  (* src = "../vtr/verilog/bgm.v:805.40-805.57" *)
  wire _051_;
  (* src = "../vtr/verilog/bgm.v:805.26-805.58" *)
  wire _052_;
  (* src = "../vtr/verilog/bgm.v:805.90-805.105" *)
  wire _053_;
  (* src = "../vtr/verilog/bgm.v:809.17-809.52" *)
  wire _054_;
  (* src = "../vtr/verilog/bgm.v:812.20-812.82" *)
  wire _055_;
  (* src = "../vtr/verilog/bgm.v:812.20-813.46" *)
  wire _056_;
  (* src = "../vtr/verilog/bgm.v:812.20-813.61" *)
  wire _057_;
  (* src = "../vtr/verilog/bgm.v:813.6-813.22" *)
  wire _058_;
  (* src = "../vtr/verilog/bgm.v:813.27-813.43" *)
  wire _059_;
  (* src = "../vtr/verilog/bgm.v:815.19-816.12" *)
  wire _060_;
  (* src = "../vtr/verilog/bgm.v:815.19-816.22" *)
  wire _061_;
  (* src = "../vtr/verilog/bgm.v:815.19-816.51" *)
  wire _062_;
  (* src = "../vtr/verilog/bgm.v:822.24-822.89" *)
  wire _063_;
  (* src = "../vtr/verilog/bgm.v:822.24-822.68" *)
  wire _064_;
  (* src = "../vtr/verilog/bgm.v:842.5-842.38" *)
  wire _065_;
  (* src = "../vtr/verilog/bgm.v:843.5-843.33" *)
  wire _066_;
  (* src = "../vtr/verilog/bgm.v:843.5-843.49" *)
  wire _067_;
  (* src = "../vtr/verilog/bgm.v:843.5-843.56" *)
  wire _068_;
  (* src = "../vtr/verilog/bgm.v:844.5-844.60" *)
  wire _069_;
  (* src = "../vtr/verilog/bgm.v:847.25-847.73" *)
  wire _070_;
  (* src = "../vtr/verilog/bgm.v:873.8-873.24" *)
  wire _071_;
  (* src = "../vtr/verilog/bgm.v:873.29-873.45" *)
  wire _072_;
  (* src = "../vtr/verilog/bgm.v:873.6-873.68" *)
  wire _073_;
  (* src = "../vtr/verilog/bgm.v:876.22-876.63" *)
  wire _074_;
  (* src = "../vtr/verilog/bgm.v:876.20-877.47" *)
  wire _075_;
  (* src = "../vtr/verilog/bgm.v:876.20-878.21" *)
  wire _076_;
  (* src = "../vtr/verilog/bgm.v:877.7-877.23" *)
  wire _077_;
  (* src = "../vtr/verilog/bgm.v:877.28-877.44" *)
  wire _078_;
  (* src = "../vtr/verilog/bgm.v:887.29-888.85" *)
  wire _079_;
  (* src = "../vtr/verilog/bgm.v:887.12-889.5" *)
  wire _080_;
  (* src = "../vtr/verilog/bgm.v:888.7-888.40" *)
  wire _081_;
  (* src = "../vtr/verilog/bgm.v:888.45-888.71" *)
  wire _082_;
  (* src = "../vtr/verilog/bgm.v:888.7-888.72" *)
  wire _083_;
  (* src = "../vtr/verilog/bgm.v:891.27-892.67" *)
  wire _084_;
  (* src = "../vtr/verilog/bgm.v:891.27-893.25" *)
  wire _085_;
  (* src = "../vtr/verilog/bgm.v:891.27-893.47" *)
  wire _086_;
  (* src = "../vtr/verilog/bgm.v:893.8-893.24" *)
  wire _087_;
  (* src = "../vtr/verilog/bgm.v:893.30-893.46" *)
  wire _088_;
  (* src = "../vtr/verilog/bgm.v:899.16-899.48" *)
  wire _089_;
  (* src = "../vtr/verilog/bgm.v:902.21-902.40" *)
  wire _090_;
  (* src = "../vtr/verilog/bgm.v:902.21-902.51" *)
  wire _091_;
  (* src = "../vtr/verilog/bgm.v:902.21-902.60" *)
  wire _092_;
  (* src = "../vtr/verilog/bgm.v:731.12-731.26" *)
  wire _093_;
  (* src = "../vtr/verilog/bgm.v:782.15-782.31" *)
  wire _094_;
  (* src = "../vtr/verilog/bgm.v:786.19-786.36" *)
  wire _095_;
  (* src = "../vtr/verilog/bgm.v:786.66-786.80" *)
  wire _096_;
  (* src = "../vtr/verilog/bgm.v:787.19-787.36" *)
  wire _097_;
  (* src = "../vtr/verilog/bgm.v:789.18-789.35" *)
  wire _098_;
  (* src = "../vtr/verilog/bgm.v:790.18-790.35" *)
  wire _099_;
  (* src = "../vtr/verilog/bgm.v:812.67-812.81" *)
  wire _100_;
  (* src = "../vtr/verilog/bgm.v:831.26-831.44" *)
  wire _101_;
  (* src = "../vtr/verilog/bgm.v:834.26-834.44" *)
  wire _102_;
  (* src = "../vtr/verilog/bgm.v:873.51-873.68" *)
  wire _103_;
  (* src = "../vtr/verilog/bgm.v:876.48-876.62" *)
  wire _104_;
  (* src = "../vtr/verilog/bgm.v:878.4-878.21" *)
  wire _105_;
  (* src = "../vtr/verilog/bgm.v:888.54-888.71" *)
  wire _106_;
  (* src = "../vtr/verilog/bgm.v:899.30-899.47" *)
  wire _107_;
  (* src = "../vtr/verilog/bgm.v:731.30-731.37" *)
  wire _108_;
  (* src = "../vtr/verilog/bgm.v:801.19-801.28" *)
  wire _109_;
  (* src = "../vtr/verilog/bgm.v:803.84-803.95" *)
  wire _110_;
  (* src = "../vtr/verilog/bgm.v:805.62-805.73" *)
  wire _111_;
  (* src = "../vtr/verilog/bgm.v:809.17-809.35" *)
  wire _112_;
  (* src = "../vtr/verilog/bgm.v:813.3-813.46" *)
  wire _113_;
  (* src = "../vtr/verilog/bgm.v:816.5-816.12" *)
  wire _114_;
  (* src = "../vtr/verilog/bgm.v:816.15-816.22" *)
  wire _115_;
  (* src = "../vtr/verilog/bgm.v:816.25-816.51" *)
  wire _116_;
  (* src = "../vtr/verilog/bgm.v:822.71-822.89" *)
  wire _117_;
  (* src = "../vtr/verilog/bgm.v:822.24-822.30" *)
  wire _118_;
  (* src = "../vtr/verilog/bgm.v:847.43-847.73" *)
  wire _119_;
  (* src = "../vtr/verilog/bgm.v:877.4-877.47" *)
  wire _120_;
  (* src = "../vtr/verilog/bgm.v:887.12-887.25" *)
  wire _121_;
  (* src = "../vtr/verilog/bgm.v:887.29-887.47" *)
  wire _122_;
  (* src = "../vtr/verilog/bgm.v:888.25-888.40" *)
  wire _123_;
  (* src = "../vtr/verilog/bgm.v:888.43-888.72" *)
  wire _124_;
  (* src = "../vtr/verilog/bgm.v:892.6-892.67" *)
  wire _125_;
  (* src = "../vtr/verilog/bgm.v:893.6-893.25" *)
  wire _126_;
  (* src = "../vtr/verilog/bgm.v:893.28-893.47" *)
  wire _127_;
  (* src = "../vtr/verilog/bgm.v:899.17-899.25" *)
  wire _128_;
  (* src = "../vtr/verilog/bgm.v:902.33-902.40" *)
  wire _129_;
  (* src = "../vtr/verilog/bgm.v:902.43-902.51" *)
  wire _130_;
  (* src = "../vtr/verilog/bgm.v:843.37-843.48" *)
  wire _131_;
  (* src = "../vtr/verilog/bgm.v:734.20-734.35" *)
  wire _132_;
  (* src = "../vtr/verilog/bgm.v:786.41-786.61" *)
  wire _133_;
  (* src = "../vtr/verilog/bgm.v:787.41-787.57" *)
  wire _134_;
  (* src = "../vtr/verilog/bgm.v:789.40-789.55" *)
  wire _135_;
  (* src = "../vtr/verilog/bgm.v:790.40-790.56" *)
  wire _136_;
  (* src = "../vtr/verilog/bgm.v:793.5-793.20" *)
  wire _137_;
  (* src = "../vtr/verilog/bgm.v:793.4-794.21" *)
  wire _138_;
  (* src = "../vtr/verilog/bgm.v:793.4-795.22" *)
  wire _139_;
  (* src = "../vtr/verilog/bgm.v:799.20-799.37" *)
  wire _140_;
  (* src = "../vtr/verilog/bgm.v:799.20-799.45" *)
  wire _141_;
  (* src = "../vtr/verilog/bgm.v:799.20-799.54" *)
  wire _142_;
  (* src = "../vtr/verilog/bgm.v:799.20-799.63" *)
  wire _143_;
  (* src = "../vtr/verilog/bgm.v:803.40-803.79" *)
  wire _144_;
  (* src = "../vtr/verilog/bgm.v:805.76-805.106" *)
  wire _145_;
  (* src = "../vtr/verilog/bgm.v:809.19-809.34" *)
  wire _146_;
  (* src = "../vtr/verilog/bgm.v:812.21-812.42" *)
  wire _147_;
  (* src = "../vtr/verilog/bgm.v:812.21-812.52" *)
  wire _148_;
  (* src = "../vtr/verilog/bgm.v:812.21-812.62" *)
  wire _149_;
  (* src = "../vtr/verilog/bgm.v:813.5-813.45" *)
  wire _150_;
  (* src = "../vtr/verilog/bgm.v:815.20-815.36" *)
  wire _151_;
  (* src = "../vtr/verilog/bgm.v:815.20-815.47" *)
  wire _152_;
  (* src = "../vtr/verilog/bgm.v:815.20-815.58" *)
  wire _153_;
  (* src = "../vtr/verilog/bgm.v:815.20-815.71" *)
  wire _154_;
  (* src = "../vtr/verilog/bgm.v:815.20-815.85" *)
  wire _155_;
  (* src = "../vtr/verilog/bgm.v:816.27-816.42" *)
  wire _156_;
  (* src = "../vtr/verilog/bgm.v:816.27-816.50" *)
  wire _157_;
  (* src = "../vtr/verilog/bgm.v:822.73-822.88" *)
  wire _158_;
  (* src = "../vtr/verilog/bgm.v:822.34-822.54" *)
  wire _159_;
  (* src = "../vtr/verilog/bgm.v:822.34-822.67" *)
  wire _160_;
  (* src = "../vtr/verilog/bgm.v:841.26-842.40" *)
  wire _161_;
  (* src = "../vtr/verilog/bgm.v:841.26-843.57" *)
  wire _162_;
  (* src = "../vtr/verilog/bgm.v:841.26-844.61" *)
  wire _163_;
  (* src = "../vtr/verilog/bgm.v:843.6-843.21" *)
  wire _164_;
  (* src = "../vtr/verilog/bgm.v:844.28-844.59" *)
  wire _165_;
  (* src = "../vtr/verilog/bgm.v:847.45-847.60" *)
  wire _166_;
  (* src = "../vtr/verilog/bgm.v:847.45-847.72" *)
  wire _167_;
  (* src = "../vtr/verilog/bgm.v:872.17-872.32" *)
  wire _168_;
  (* src = "../vtr/verilog/bgm.v:872.17-873.69" *)
  wire _169_;
  (* src = "../vtr/verilog/bgm.v:873.7-873.47" *)
  wire _170_;
  (* src = "../vtr/verilog/bgm.v:876.23-876.43" *)
  wire _171_;
  (* src = "../vtr/verilog/bgm.v:876.21-876.74" *)
  wire _172_;
  (* src = "../vtr/verilog/bgm.v:876.21-876.84" *)
  wire _173_;
  (* src = "../vtr/verilog/bgm.v:877.6-877.46" *)
  wire _174_;
  (* src = "../vtr/verilog/bgm.v:887.31-887.46" *)
  wire _175_;
  (* src = "../vtr/verilog/bgm.v:888.6-888.84" *)
  wire _176_;
  (* src = "../vtr/verilog/bgm.v:891.28-891.45" *)
  wire _177_;
  (* src = "../vtr/verilog/bgm.v:891.28-891.54" *)
  wire _178_;
  (* src = "../vtr/verilog/bgm.v:892.8-892.28" *)
  wire _179_;
  (* src = "../vtr/verilog/bgm.v:892.8-892.38" *)
  wire _180_;
  (* src = "../vtr/verilog/bgm.v:892.8-892.48" *)
  wire _181_;
  (* src = "../vtr/verilog/bgm.v:892.8-892.57" *)
  wire _182_;
  (* src = "../vtr/verilog/bgm.v:892.8-892.66" *)
  wire _183_;
  (* src = "../vtr/verilog/bgm.v:888.8-888.21" *)
  wire _184_;
  (* src = "../vtr/verilog/bgm.v:801.21-801.27" *)
  wire _185_;
  (* src = "../vtr/verilog/bgm.v:888.27-888.39" *)
  wire _186_;
  (* src = "../vtr/verilog/bgm.v:731.11-731.46" *)
  wire _187_;
  (* src = "../vtr/verilog/bgm.v:793.2-796.17" *)
  wire [30:0] _188_;
  (* src = "../vtr/verilog/bgm.v:799.19-799.85" *)
  wire [30:0] _189_;
  (* src = "../vtr/verilog/bgm.v:803.25-803.108" *)
  wire _190_;
  (* src = "../vtr/verilog/bgm.v:805.25-805.106" *)
  wire _191_;
  (* src = "../vtr/verilog/bgm.v:569.13-569.16" *)
  wire [30:0] INF;
  (* src = "../vtr/verilog/bgm.v:571.13-571.17" *)
  wire [30:0] QNAN;
  (* src = "../vtr/verilog/bgm.v:573.13-573.17" *)
  wire [30:0] SNAN;
  (* src = "../vtr/verilog/bgm.v:517.8-517.11" *)
  input clk;
  wire clk;
  (* src = "../vtr/verilog/bgm.v:547.7-547.9" *)
  wire co;
  (* src = "../vtr/verilog/bgm.v:585.12-585.19" *)
  wire [7:0] contorl;
  (* src = "../vtr/verilog/bgm.v:521.15-521.22" *)
  output [7:0] control;
  wire [7:0] control;
  (* src = "../vtr/verilog/bgm.v:559.15-559.21" *)
  wire div_00;
  (* src = "../vtr/verilog/bgm.v:540.6-540.17" *)
  reg div_by_zero;
  (* src = "../vtr/verilog/bgm.v:582.9-582.23" *)
  reg div_by_zero_o1;
  (* src = "../vtr/verilog/bgm.v:558.16-558.23" *)
  wire div_inf;
  (* src = "../vtr/verilog/bgm.v:544.12-544.20" *)
  wire [7:0] exp_fasu;
  (* src = "../vtr/verilog/bgm.v:650.12-650.19" *)
  wire [7:0] exp_mul;
  (* src = "../vtr/verilog/bgm.v:656.12-656.19" *)
  wire [1:0] exp_ovf;
  (* src = "../vtr/verilog/bgm.v:657.11-657.20" *)
  reg [1:0] exp_ovf_r;
  (* src = "../vtr/verilog/bgm.v:545.11-545.16" *)
  reg [7:0] exp_r;
  (* src = "../vtr/verilog/bgm.v:710.7-710.19" *)
  wire f2i_out_sign;
  (* src = "../vtr/verilog/bgm.v:536.11-536.17" *)
  reg [2:0] fpu_op;
  (* src = "../vtr/verilog/bgm.v:556.11-556.20" *)
  reg [2:0] fpu_op_r1;
  (* src = "../vtr/verilog/bgm.v:556.22-556.31" *)
  reg [2:0] fpu_op_r2;
  (* src = "../vtr/verilog/bgm.v:557.3-557.12" *)
  reg [2:0] fpu_op_r3;
  (* src = "../vtr/verilog/bgm.v:703.12-703.24" *)
  wire [47:0] fract_denorm;
  (* src = "../vtr/verilog/bgm.v:704.13-704.22" *)
  wire [47:0] fract_div;
  (* src = "../vtr/verilog/bgm.v:708.12-708.21" *)
  wire [47:0] fract_i2f;
  (* src = "../vtr/verilog/bgm.v:546.13-546.24" *)
  wire [26:0] fract_out_d;
  (* src = "../vtr/verilog/bgm.v:548.12-548.23" *)
  wire [27:0] fract_out_q;
  (* src = "../vtr/verilog/bgm.v:543.13-543.19" *)
  wire [26:0] fracta;
  (* src = "../vtr/verilog/bgm.v:653.13-653.23" *)
  wire [23:0] fracta_mul;
  (* src = "../vtr/verilog/bgm.v:543.21-543.27" *)
  wire [26:0] fractb;
  (* src = "../vtr/verilog/bgm.v:653.25-653.35" *)
  wire [23:0] fractb_mul;
  (* src = "../vtr/verilog/bgm.v:625.14-625.19" *)
  wire ind_d;
  (* src = "../vtr/verilog/bgm.v:553.6-553.9" *)
  reg ine;
  (* src = "../vtr/verilog/bgm.v:702.7-702.12" *)
  wire ine_d;
  (* src = "../vtr/verilog/bgm.v:773.26-773.33" *)
  wire ine_div;
  (* src = "../vtr/verilog/bgm.v:773.35-773.43" *)
  wire ine_fasu;
  (* src = "../vtr/verilog/bgm.v:773.7-773.14" *)
  wire ine_mul;
  (* src = "../vtr/verilog/bgm.v:773.16-773.24" *)
  wire ine_mula;
  (* src = "../vtr/verilog/bgm.v:579.9-579.15" *)
  reg ine_o1;
  (* src = "../vtr/verilog/bgm.v:552.6-552.9" *)
  reg inf;
  (* src = "../vtr/verilog/bgm.v:625.7-625.12" *)
  wire inf_d;
  (* src = "../vtr/verilog/bgm.v:769.7-769.15" *)
  wire inf_fmul;
  (* src = "../vtr/verilog/bgm.v:654.7-654.14" *)
  wire inf_mul;
  (* src = "../vtr/verilog/bgm.v:765.6-765.14" *)
  reg inf_mul2;
  (* src = "../vtr/verilog/bgm.v:655.6-655.15" *)
  reg inf_mul_r;
  (* src = "../vtr/verilog/bgm.v:578.9-578.15" *)
  reg inf_o1;
  (* src = "../vtr/verilog/bgm.v:559.7-559.13" *)
  wire mul_00;
  (* src = "../vtr/verilog/bgm.v:558.7-558.14" *)
  wire mul_inf;
  (* src = "../vtr/verilog/bgm.v:648.7-648.17" *)
  wire nan_sign_d;
  (* src = "../vtr/verilog/bgm.v:519.14-519.17" *)
  input [31:0] opa;
  wire [31:0] opa;
  (* src = "../vtr/verilog/bgm.v:626.7-626.13" *)
  wire opa_00;
  (* src = "../vtr/verilog/bgm.v:628.7-628.13" *)
  wire opa_dn;
  (* src = "../vtr/verilog/bgm.v:627.7-627.14" *)
  wire opa_inf;
  (* src = "../vtr/verilog/bgm.v:625.37-625.44" *)
  wire opa_nan;
  (* src = "../vtr/verilog/bgm.v:777.6-777.15" *)
  reg opa_nan_r;
  (* src = "../vtr/verilog/bgm.v:538.12-538.17" *)
  reg [31:0] opa_r;
  (* src = "../vtr/verilog/bgm.v:707.12-707.18" *)
  reg [30:0] opa_r1;
  (* src = "../vtr/verilog/bgm.v:709.6-709.13" *)
  reg opas_r1;
  (* src = "../vtr/verilog/bgm.v:709.15-709.22" *)
  reg opas_r2;
  (* src = "../vtr/verilog/bgm.v:519.19-519.22" *)
  input [31:0] opb;
  wire [31:0] opb;
  (* src = "../vtr/verilog/bgm.v:626.15-626.21" *)
  wire opb_00;
  (* src = "../vtr/verilog/bgm.v:628.15-628.21" *)
  wire opb_dn;
  (* src = "../vtr/verilog/bgm.v:627.16-627.23" *)
  wire opb_inf;
  (* src = "../vtr/verilog/bgm.v:625.46-625.53" *)
  wire opb_nan;
  (* src = "../vtr/verilog/bgm.v:538.19-538.24" *)
  reg [31:0] opb_r;
  (* src = "../vtr/verilog/bgm.v:733.6-733.15" *)
  wire or_result;
  (* src = "../vtr/verilog/bgm.v:520.15-520.18" *)
  output [31:0] out;
  reg [31:0] out;
  (* src = "../vtr/verilog/bgm.v:549.13-549.18" *)
  wire [30:0] out_d;
  (* src = "../vtr/verilog/bgm.v:771.7-771.15" *)
  wire out_d_00;
  (* src = "../vtr/verilog/bgm.v:830.6-830.20" *)
  wire out_d_compare1;
  (* src = "../vtr/verilog/bgm.v:833.6-833.20" *)
  wire out_d_compare2;
  (* src = "../vtr/verilog/bgm.v:761.13-761.22" *)
  wire [30:0] out_fixed;
  (* src = "../vtr/verilog/bgm.v:577.13-577.19" *)
  reg [31:0] out_o1;
  (* src = "../vtr/verilog/bgm.v:762.7-762.23" *)
  wire output_zero_fasu;
  (* src = "../vtr/verilog/bgm.v:763.7-763.23" *)
  wire output_zero_fdiv;
  (* src = "../vtr/verilog/bgm.v:764.7-764.23" *)
  wire output_zero_fmul;
  (* src = "../vtr/verilog/bgm.v:551.6-551.14" *)
  reg overflow;
  (* src = "../vtr/verilog/bgm.v:550.7-550.17" *)
  wire overflow_d;
  (* src = "../vtr/verilog/bgm.v:766.7-766.20" *)
  wire overflow_fasu;
  (* src = "../vtr/verilog/bgm.v:768.7-768.20" *)
  wire overflow_fdiv;
  (* src = "../vtr/verilog/bgm.v:767.7-767.20" *)
  wire overflow_fmul;
  (* src = "../vtr/verilog/bgm.v:580.9-580.20" *)
  reg overflow_o1;
  (* src = "../vtr/verilog/bgm.v:693.13-693.17" *)
  wire [47:0] prod;
  (* src = "../vtr/verilog/bgm.v:552.17-552.21" *)
  reg qnan;
  (* src = "../vtr/verilog/bgm.v:625.21-625.27" *)
  wire qnan_d;
  (* src = "../vtr/verilog/bgm.v:578.26-578.33" *)
  reg qnan_o1;
  (* src = "../vtr/verilog/bgm.v:648.19-648.37" *)
  wire result_zero_sign_d;
  (* src = "../vtr/verilog/bgm.v:566.12-566.17" *)
  wire [1:0] rmode;
  (* src = "../vtr/verilog/bgm.v:554.11-554.19" *)
  reg [1:0] rmode_r1;
  (* src = "../vtr/verilog/bgm.v:554.21-554.29" *)
  reg [1:0] rmode_r2;
  (* src = "../vtr/verilog/bgm.v:555.3-555.11" *)
  reg [1:0] rmode_r3;
  (* src = "../vtr/verilog/bgm.v:706.6-706.10" *)
  reg sign;
  (* src = "../vtr/verilog/bgm.v:705.7-705.13" *)
  wire sign_d;
  (* src = "../vtr/verilog/bgm.v:772.7-772.21" *)
  wire sign_div_final;
  (* src = "../vtr/verilog/bgm.v:658.7-658.15" *)
  wire sign_exe;
  (* src = "../vtr/verilog/bgm.v:659.6-659.16" *)
  reg sign_exe_r;
  (* src = "../vtr/verilog/bgm.v:542.7-542.16" *)
  wire sign_fasu;
  (* src = "../vtr/verilog/bgm.v:649.6-649.17" *)
  wire sign_fasu_r;
  (* src = "../vtr/verilog/bgm.v:651.7-651.15" *)
  wire sign_mul;
  (* src = "../vtr/verilog/bgm.v:770.7-770.21" *)
  wire sign_mul_final;
  (* src = "../vtr/verilog/bgm.v:652.6-652.16" *)
  reg sign_mul_r;
  (* src = "../vtr/verilog/bgm.v:541.7-541.12" *)
  wire signa;
  (* src = "../vtr/verilog/bgm.v:541.14-541.19" *)
  wire signb;
  (* src = "../vtr/verilog/bgm.v:552.11-552.15" *)
  reg snan;
  (* src = "../vtr/verilog/bgm.v:625.29-625.35" *)
  wire snan_d;
  (* src = "../vtr/verilog/bgm.v:578.17-578.24" *)
  reg snan_o1;
  (* src = "../vtr/verilog/bgm.v:551.16-551.25" *)
  reg underflow;
  (* src = "../vtr/verilog/bgm.v:550.19-550.30" *)
  wire underflow_d;
  (* src = "../vtr/verilog/bgm.v:774.7-774.21" *)
  wire underflow_fasu;
  (* src = "../vtr/verilog/bgm.v:774.39-774.53" *)
  wire underflow_fdiv;
  (* src = "../vtr/verilog/bgm.v:774.23-774.37" *)
  wire underflow_fmul;
  (* src = "../vtr/verilog/bgm.v:775.7-775.22" *)
  wire underflow_fmul1;
  (* src = "../vtr/verilog/bgm.v:660.12-660.28" *)
  wire [2:0] underflow_fmul_d;
  (* src = "../vtr/verilog/bgm.v:776.11-776.27" *)
  reg [2:0] underflow_fmul_r;
  (* src = "../vtr/verilog/bgm.v:580.22-580.34" *)
  reg underflow_o1;
  (* src = "../vtr/verilog/bgm.v:537.6-537.10" *)
  reg zero;
  (* src = "../vtr/verilog/bgm.v:581.9-581.16" *)
  reg zero_o1;
  assign _041_ = _095_ & (* src = "../vtr/verilog/bgm.v:786.18-786.62" *) _133_;
  assign _042_ = _041_ & (* src = "../vtr/verilog/bgm.v:786.18-786.81" *) _096_;
  assign _043_ = _097_ & (* src = "../vtr/verilog/bgm.v:787.18-787.58" *) _134_;
  assign _044_ = _098_ & (* src = "../vtr/verilog/bgm.v:789.17-789.56" *) _135_;
  assign _045_ = _099_ & (* src = "../vtr/verilog/bgm.v:790.17-790.57" *) _136_;
  assign _046_ = opa_inf & (* src = "../vtr/verilog/bgm.v:794.4-794.20" *) opb_00;
  assign _047_ = opb_inf & (* src = "../vtr/verilog/bgm.v:795.4-795.20" *) opa_00;
  assign _048_ = opa_00 & (* src = "../vtr/verilog/bgm.v:803.41-803.57" *) opb_inf;
  assign _049_ = opb_00 & (* src = "../vtr/verilog/bgm.v:803.62-803.78" *) opa_inf;
  assign _050_ = sign_exe_r & (* src = "../vtr/verilog/bgm.v:803.26-803.80" *) _144_;
  assign _051_ = opa_inf & (* src = "../vtr/verilog/bgm.v:805.40-805.57" *) opb_inf;
  assign _052_ = sign_exe_r & (* src = "../vtr/verilog/bgm.v:805.26-805.58" *) _051_;
  assign _053_ = opa_00 & (* src = "../vtr/verilog/bgm.v:805.90-805.105" *) opb_00;
  assign _054_ = _112_ & (* src = "../vtr/verilog/bgm.v:809.17-809.52" *) sign_mul_final;
  assign _055_ = _149_ & (* src = "../vtr/verilog/bgm.v:812.20-812.82" *) _100_;
  assign _056_ = _055_ & (* src = "../vtr/verilog/bgm.v:812.20-813.46" *) _113_;
  assign _057_ = _056_ & (* src = "../vtr/verilog/bgm.v:812.20-813.61" *) fpu_op_r3[1];
  assign _058_ = opa_inf & (* src = "../vtr/verilog/bgm.v:813.6-813.22" *) opb_00;
  assign _059_ = opb_inf & (* src = "../vtr/verilog/bgm.v:813.27-813.43" *) opa_00;
  assign _060_ = _155_ & (* src = "../vtr/verilog/bgm.v:815.19-816.12" *) _114_;
  assign _061_ = _060_ & (* src = "../vtr/verilog/bgm.v:815.19-816.22" *) _115_;
  assign _062_ = _061_ & (* src = "../vtr/verilog/bgm.v:815.19-816.51" *) _116_;
  assign _063_ = _064_ & (* src = "../vtr/verilog/bgm.v:822.24-822.89" *) _117_;
  assign _064_ = _118_ & (* src = "../vtr/verilog/bgm.v:822.24-822.68" *) _160_;
  assign _065_ = underflow_fmul_r[1] & (* src = "../vtr/verilog/bgm.v:842.5-842.38" *) underflow_d;
  assign _066_ = _164_ & (* src = "../vtr/verilog/bgm.v:843.5-843.33" *) out_d_00;
  assign _067_ = _066_ & (* src = "../vtr/verilog/bgm.v:843.5-843.49" *) _131_;
  assign _068_ = _067_ & (* src = "../vtr/verilog/bgm.v:843.5-843.56" *) sign;
  assign _069_ = underflow_fmul_r[2] & (* src = "../vtr/verilog/bgm.v:844.5-844.60" *) _165_;
  assign _070_ = underflow_fmul1 & (* src = "../vtr/verilog/bgm.v:847.25-847.73" *) _119_;
  assign _071_ = opa_inf & (* src = "../vtr/verilog/bgm.v:873.8-873.24" *) opb_00;
  assign _072_ = opb_inf & (* src = "../vtr/verilog/bgm.v:873.29-873.45" *) opa_00;
  assign _073_ = _170_ & (* src = "../vtr/verilog/bgm.v:873.6-873.68" *) _103_;
  assign _074_ = _171_ & (* src = "../vtr/verilog/bgm.v:876.22-876.63" *) _104_;
  assign _075_ = _173_ & (* src = "../vtr/verilog/bgm.v:876.20-877.47" *) _120_;
  assign _076_ = _075_ & (* src = "../vtr/verilog/bgm.v:876.20-878.21" *) _105_;
  assign _077_ = opa_inf & (* src = "../vtr/verilog/bgm.v:877.7-877.23" *) opb_00;
  assign _078_ = opb_inf & (* src = "../vtr/verilog/bgm.v:877.28-877.44" *) opa_00;
  assign _079_ = _122_ & (* src = "../vtr/verilog/bgm.v:887.29-888.85" *) _176_;
  assign _080_ = _121_ & (* src = "../vtr/verilog/bgm.v:887.12-889.5" *) _079_;
  assign _081_ = _184_ & (* src = "../vtr/verilog/bgm.v:888.7-888.40" *) _123_;
  assign _082_ = opb_00 & (* src = "../vtr/verilog/bgm.v:888.45-888.71" *) _106_;
  assign _083_ = _081_ & (* src = "../vtr/verilog/bgm.v:888.7-888.72" *) _124_;
  assign _084_ = _178_ & (* src = "../vtr/verilog/bgm.v:891.27-892.67" *) _125_;
  assign _085_ = _084_ & (* src = "../vtr/verilog/bgm.v:891.27-893.25" *) _126_;
  assign _086_ = _085_ & (* src = "../vtr/verilog/bgm.v:891.27-893.47" *) _127_;
  assign _087_ = opa_inf & (* src = "../vtr/verilog/bgm.v:893.8-893.24" *) opb_00;
  assign _088_ = opb_inf & (* src = "../vtr/verilog/bgm.v:893.30-893.46" *) opa_00;
  assign _089_ = _128_ & (* src = "../vtr/verilog/bgm.v:899.16-899.48" *) _107_;
  assign _090_ = opa_nan_r & (* src = "../vtr/verilog/bgm.v:902.21-902.40" *) _129_;
  assign _091_ = _090_ & (* src = "../vtr/verilog/bgm.v:902.21-902.51" *) _130_;
  assign _092_ = _091_ & (* src = "../vtr/verilog/bgm.v:902.21-902.60" *) opb_00;
  assign _093_ = rmode_r2 == (* src = "../vtr/verilog/bgm.v:731.12-731.26" *) 2'h3;
  assign _094_ = exp_mul == (* src = "../vtr/verilog/bgm.v:782.15-782.31" *) 8'hff;
  assign _095_ = fpu_op_r3 == (* src = "../vtr/verilog/bgm.v:786.19-786.36" *) 3'h2;
  assign _096_ = ! (* src = "../vtr/verilog/bgm.v:786.66-786.80" *) rmode_r3;
  assign _097_ = fpu_op_r3 == (* src = "../vtr/verilog/bgm.v:787.19-787.36" *) 3'h3;
  assign _098_ = fpu_op_r3 == (* src = "../vtr/verilog/bgm.v:789.18-789.35" *) 3'h2;
  assign _099_ = fpu_op_r3 == (* src = "../vtr/verilog/bgm.v:790.18-790.35" *) 3'h3;
  assign _100_ = rmode_r3 == (* src = "../vtr/verilog/bgm.v:812.67-812.81" *) 2'h1;
  assign _101_ = ! (* src = "../vtr/verilog/bgm.v:831.26-831.44" *) out_d[30:23];
  assign _102_ = ! (* src = "../vtr/verilog/bgm.v:834.26-834.44" *) out_d[22:0];
  assign _103_ = fpu_op_r3 == (* src = "../vtr/verilog/bgm.v:873.51-873.68" *) 3'h2;
  assign _104_ = ! (* src = "../vtr/verilog/bgm.v:876.48-876.62" *) rmode_r3;
  assign _105_ = fpu_op_r3 == (* src = "../vtr/verilog/bgm.v:878.4-878.21" *) 3'h2;
  assign _106_ = fpu_op_r3 == (* src = "../vtr/verilog/bgm.v:888.54-888.71" *) 3'h3;
  assign _107_ = fpu_op_r2 == (* src = "../vtr/verilog/bgm.v:899.30-899.47" *) 3'h3;
  assign _108_ = ! (* src = "../vtr/verilog/bgm.v:731.30-731.37" *) sign_d;
  assign _109_ = ! (* src = "../vtr/verilog/bgm.v:801.19-801.28" *) _185_;
  assign _110_ = ! (* src = "../vtr/verilog/bgm.v:803.84-803.95" *) sign_mul_r;
  assign _111_ = ! (* src = "../vtr/verilog/bgm.v:805.62-805.73" *) sign_mul_r;
  assign _112_ = ! (* src = "../vtr/verilog/bgm.v:809.17-809.35" *) _146_;
  assign _113_ = ! (* src = "../vtr/verilog/bgm.v:813.3-813.46" *) _150_;
  assign _114_ = ! (* src = "../vtr/verilog/bgm.v:816.5-816.12" *) opa_00;
  assign _115_ = ! (* src = "../vtr/verilog/bgm.v:816.15-816.22" *) opb_00;
  assign _116_ = ! (* src = "../vtr/verilog/bgm.v:816.25-816.51" *) _157_;
  assign _117_ = ! (* src = "../vtr/verilog/bgm.v:822.71-822.89" *) _158_;
  assign _118_ = ! (* src = "../vtr/verilog/bgm.v:822.24-822.30" *) inf_d;
  assign _119_ = ! (* src = "../vtr/verilog/bgm.v:847.43-847.73" *) _167_;
  assign _120_ = ! (* src = "../vtr/verilog/bgm.v:877.4-877.47" *) _174_;
  assign _121_ = ! (* src = "../vtr/verilog/bgm.v:887.12-887.25" *) fpu_op_r3[2];
  assign _122_ = ! (* src = "../vtr/verilog/bgm.v:887.29-887.47" *) _175_;
  assign _123_ = ! (* src = "../vtr/verilog/bgm.v:888.25-888.40" *) _186_;
  assign _124_ = ! (* src = "../vtr/verilog/bgm.v:888.43-888.72" *) _082_;
  assign _125_ = ! (* src = "../vtr/verilog/bgm.v:892.6-892.67" *) _183_;
  assign _126_ = ! (* src = "../vtr/verilog/bgm.v:893.6-893.25" *) _087_;
  assign _127_ = ! (* src = "../vtr/verilog/bgm.v:893.28-893.47" *) _088_;
  assign _128_ = ! (* src = "../vtr/verilog/bgm.v:899.17-899.25" *) opa_nan;
  assign _129_ = ! (* src = "../vtr/verilog/bgm.v:902.33-902.40" *) opa_00;
  assign _130_ = ! (* src = "../vtr/verilog/bgm.v:902.43-902.51" *) opa_inf;
  assign _131_ = | (* src = "../vtr/verilog/bgm.v:843.37-843.48" *) prod;
  assign _132_ = mul_00 | (* src = "../vtr/verilog/bgm.v:734.20-734.35" *) div_00;
  assign _133_ = inf_mul_r | (* src = "../vtr/verilog/bgm.v:786.41-786.61" *) inf_mul2;
  assign _134_ = opb_00 | (* src = "../vtr/verilog/bgm.v:787.41-787.57" *) opa_inf;
  assign _135_ = opa_00 | (* src = "../vtr/verilog/bgm.v:789.40-789.55" *) opb_00;
  assign _136_ = opa_00 | (* src = "../vtr/verilog/bgm.v:790.40-790.56" *) opb_inf;
  assign _137_ = qnan_d | (* src = "../vtr/verilog/bgm.v:793.5-793.20" *) snan_d;
  assign _138_ = _137_ | (* src = "../vtr/verilog/bgm.v:793.4-794.21" *) _046_;
  assign _139_ = _138_ | (* src = "../vtr/verilog/bgm.v:793.4-795.22" *) _047_;
  assign _140_ = mul_inf | (* src = "../vtr/verilog/bgm.v:799.20-799.37" *) div_inf;
  assign _141_ = _140_ | (* src = "../vtr/verilog/bgm.v:799.20-799.45" *) inf_d;
  assign _142_ = _141_ | (* src = "../vtr/verilog/bgm.v:799.20-799.54" *) snan_d;
  assign _143_ = _142_ | (* src = "../vtr/verilog/bgm.v:799.20-799.63" *) qnan_d;
  assign _144_ = _048_ | (* src = "../vtr/verilog/bgm.v:803.40-803.79" *) _049_;
  assign _145_ = sign_mul_r | (* src = "../vtr/verilog/bgm.v:805.76-805.106" *) _053_;
  assign _146_ = snan_d | (* src = "../vtr/verilog/bgm.v:809.19-809.34" *) qnan_d;
  assign _147_ = inf_mul_r | (* src = "../vtr/verilog/bgm.v:812.21-812.42" *) inf_mul2;
  assign _148_ = _147_ | (* src = "../vtr/verilog/bgm.v:812.21-812.52" *) opa_inf;
  assign _149_ = _148_ | (* src = "../vtr/verilog/bgm.v:812.21-812.62" *) opb_inf;
  assign _150_ = _058_ | (* src = "../vtr/verilog/bgm.v:813.5-813.45" *) _059_;
  assign _151_ = ine_mula | (* src = "../vtr/verilog/bgm.v:815.20-815.36" *) ine_d;
  assign _152_ = _151_ | (* src = "../vtr/verilog/bgm.v:815.20-815.47" *) inf_fmul;
  assign _153_ = _152_ | (* src = "../vtr/verilog/bgm.v:815.20-815.58" *) out_d_00;
  assign _154_ = _153_ | (* src = "../vtr/verilog/bgm.v:815.20-815.71" *) overflow_d;
  assign _155_ = _154_ | (* src = "../vtr/verilog/bgm.v:815.20-815.85" *) underflow_d;
  assign _156_ = snan_d | (* src = "../vtr/verilog/bgm.v:816.27-816.42" *) qnan_d;
  assign _157_ = _156_ | (* src = "../vtr/verilog/bgm.v:816.27-816.50" *) inf_d;
  assign _158_ = snan_d | (* src = "../vtr/verilog/bgm.v:822.73-822.88" *) qnan_d;
  assign _159_ = inf_mul_r | (* src = "../vtr/verilog/bgm.v:822.34-822.54" *) inf_mul2;
  assign _160_ = _159_ | (* src = "../vtr/verilog/bgm.v:822.34-822.67" *) overflow_d;
  assign _161_ = underflow_fmul_r[0] | (* src = "../vtr/verilog/bgm.v:841.26-842.40" *) _065_;
  assign _162_ = _161_ | (* src = "../vtr/verilog/bgm.v:841.26-843.57" *) _068_;
  assign _163_ = _162_ | (* src = "../vtr/verilog/bgm.v:841.26-844.61" *) _069_;
  assign _164_ = opa_dn | (* src = "../vtr/verilog/bgm.v:843.6-843.21" *) opb_dn;
  assign _165_ = out_d_compare1 | (* src = "../vtr/verilog/bgm.v:844.28-844.59" *) out_d_compare2;
  assign _166_ = snan_d | (* src = "../vtr/verilog/bgm.v:847.45-847.60" *) qnan_d;
  assign _167_ = _166_ | (* src = "../vtr/verilog/bgm.v:847.45-847.72" *) inf_mul_r;
  assign _168_ = snan_d | (* src = "../vtr/verilog/bgm.v:872.17-872.32" *) qnan_d;
  assign _169_ = _168_ | (* src = "../vtr/verilog/bgm.v:872.17-873.69" *) _073_;
  assign _170_ = _071_ | (* src = "../vtr/verilog/bgm.v:873.7-873.47" *) _072_;
  assign _171_ = inf_mul_r | (* src = "../vtr/verilog/bgm.v:876.23-876.43" *) inf_mul2;
  assign _172_ = _074_ | (* src = "../vtr/verilog/bgm.v:876.21-876.74" *) opa_inf;
  assign _173_ = _172_ | (* src = "../vtr/verilog/bgm.v:876.21-876.84" *) opb_inf;
  assign _174_ = _077_ | (* src = "../vtr/verilog/bgm.v:877.6-877.46" *) _078_;
  assign _175_ = qnan_d | (* src = "../vtr/verilog/bgm.v:887.31-887.46" *) snan_d;
  assign _176_ = _083_ | (* src = "../vtr/verilog/bgm.v:888.6-888.84" *) inf_fmul;
  assign _177_ = out_d_00 | (* src = "../vtr/verilog/bgm.v:891.28-891.45" *) opa_00;
  assign _178_ = _177_ | (* src = "../vtr/verilog/bgm.v:891.28-891.54" *) opb_00;
  assign _179_ = inf_mul_r | (* src = "../vtr/verilog/bgm.v:892.8-892.28" *) inf_mul2;
  assign _180_ = _179_ | (* src = "../vtr/verilog/bgm.v:892.8-892.38" *) opa_inf;
  assign _181_ = _180_ | (* src = "../vtr/verilog/bgm.v:892.8-892.48" *) opb_inf;
  assign _182_ = _181_ | (* src = "../vtr/verilog/bgm.v:892.8-892.57" *) snan_d;
  assign _183_ = _182_ | (* src = "../vtr/verilog/bgm.v:892.8-892.66" *) qnan_d;
  (* src = "../vtr/verilog/bgm.v:593.1-595.4" *)
  always @(posedge clk)
    fpu_op <= 3'h2;
  (* src = "../vtr/verilog/bgm.v:597.1-598.15" *)
  always @(posedge clk)
    opa_r <= opa;
  (* src = "../vtr/verilog/bgm.v:600.1-601.15" *)
  always @(posedge clk)
    opb_r <= opb;
  (* src = "../vtr/verilog/bgm.v:603.1-604.20" *)
  always @(posedge clk)
    rmode_r1 <= 2'h0;
  (* src = "../vtr/verilog/bgm.v:606.1-607.23" *)
  always @(posedge clk)
    rmode_r2 <= rmode_r1;
  (* src = "../vtr/verilog/bgm.v:609.1-610.23" *)
  always @(posedge clk)
    rmode_r3 <= rmode_r2;
  (* src = "../vtr/verilog/bgm.v:612.1-613.22" *)
  always @(posedge clk)
    fpu_op_r1 <= fpu_op;
  (* src = "../vtr/verilog/bgm.v:615.1-616.25" *)
  always @(posedge clk)
    fpu_op_r2 <= fpu_op_r1;
  (* src = "../vtr/verilog/bgm.v:618.1-619.25" *)
  always @(posedge clk)
    fpu_op_r3 <= fpu_op_r2;
  (* src = "../vtr/verilog/bgm.v:676.1-677.26" *)
  always @(posedge clk)
    sign_mul_r <= sign_mul;
  (* src = "../vtr/verilog/bgm.v:679.1-680.26" *)
  always @(posedge clk)
    sign_exe_r <= sign_exe;
  (* src = "../vtr/verilog/bgm.v:682.1-683.24" *)
  always @(posedge clk)
    inf_mul_r <= inf_mul;
  (* src = "../vtr/verilog/bgm.v:685.1-686.24" *)
  always @(posedge clk)
    exp_ovf_r <= exp_ovf;
  (* src = "../vtr/verilog/bgm.v:712.1-713.20" *)
  always @(posedge clk)
    exp_r <= exp_mul;
  (* src = "../vtr/verilog/bgm.v:715.1-716.24" *)
  always @(posedge clk)
    opa_r1 <= opa_r[30:0];
  (* src = "../vtr/verilog/bgm.v:722.1-723.24" *)
  always @(posedge clk)
    opas_r1 <= opa_r[31];
  (* src = "../vtr/verilog/bgm.v:725.1-726.22" *)
  always @(posedge clk)
    opas_r2 <= opas_r1;
  (* src = "../vtr/verilog/bgm.v:730.1-731.47" *)
  always @(posedge clk)
    sign <= _187_;
  (* src = "../vtr/verilog/bgm.v:781.1-782.32" *)
  always @(posedge clk)
    inf_mul2 <= _094_;
  (* src = "../vtr/verilog/bgm.v:798.1-799.86" *)
  always @(posedge clk)
    out_o1[30:0] <= _189_;
  (* src = "../vtr/verilog/bgm.v:807.1-809.53" *)
  always @(posedge clk)
    out_o1[31] <= _054_;
  (* src = "../vtr/verilog/bgm.v:818.1-819.21" *)
  always @(posedge clk)
    ine_o1 <= _062_;
  (* src = "../vtr/verilog/bgm.v:824.1-825.33" *)
  always @(posedge clk)
    overflow_o1 <= _063_;
  (* src = "../vtr/verilog/bgm.v:827.1-828.40" *)
  always @(posedge clk)
    underflow_fmul_r <= underflow_fmul_d;
  (* src = "../vtr/verilog/bgm.v:864.1-865.35" *)
  always @(posedge clk)
    underflow_o1 <= _070_;
  (* src = "../vtr/verilog/bgm.v:867.1-868.21" *)
  always @(posedge clk)
    snan_o1 <= snan_d;
  (* src = "../vtr/verilog/bgm.v:871.1-874.11" *)
  always @(posedge clk)
    qnan_o1 <= _169_;
  (* src = "../vtr/verilog/bgm.v:880.1-889.6" *)
  always @(posedge clk)
    inf_o1 <= _080_;
  (* src = "../vtr/verilog/bgm.v:895.1-896.31" *)
  always @(posedge clk)
    zero_o1 <= _086_;
  (* src = "../vtr/verilog/bgm.v:898.1-899.50" *)
  always @(posedge clk)
    opa_nan_r <= _089_;
  (* src = "../vtr/verilog/bgm.v:901.1-902.61" *)
  always @(posedge clk)
    div_by_zero_o1 <= _092_;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  always @(posedge clk)
    out <= out_o1;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  always @(posedge clk)
    zero <= zero_o1;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  always @(posedge clk)
    div_by_zero <= div_by_zero_o1;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  always @(posedge clk)
    overflow <= overflow_o1;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  always @(posedge clk)
    underflow <= underflow_o1;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  always @(posedge clk)
    inf <= inf_o1;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  always @(posedge clk)
    snan <= snan_o1;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  always @(posedge clk)
    qnan <= qnan_o1;
  (* src = "../vtr/verilog/bgm.v:906.1-918.4" *)
  always @(posedge clk)
    ine <= ine_o1;
  assign _184_ = & (* src = "../vtr/verilog/bgm.v:888.8-888.21" *) out_d[30:23];
  assign _185_ = | (* src = "../vtr/verilog/bgm.v:801.21-801.27" *) out_d;
  assign _186_ = | (* src = "../vtr/verilog/bgm.v:888.27-888.39" *) out_d[22:0];
  assign _187_ = _093_ ? (* src = "../vtr/verilog/bgm.v:731.11-731.46" *) _108_ : sign_d;
  assign _188_ = _139_ ? (* src = "../vtr/verilog/bgm.v:793.2-796.17" *) 31'h7fc00001 : 31'h7f800000;
  assign _189_ = _143_ ? (* src = "../vtr/verilog/bgm.v:799.19-799.85" *) out_fixed : out_d;
  assign _190_ = _050_ ? (* src = "../vtr/verilog/bgm.v:803.25-803.108" *) _110_ : sign_mul_r;
  assign _191_ = _052_ ? (* src = "../vtr/verilog/bgm.v:805.25-805.106" *) _111_ : _145_;
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:630.8-638.4" *)
  except u0 (
    .clk(clk),
    .ind(ind_d),
    .inf(inf_d),
    .opa(opa_r[30:0]),
    .opa_00(opa_00),
    .opa_dn(opa_dn),
    .opa_inf(opa_inf),
    .opa_nan(opa_nan),
    .opb(opb_r[30:0]),
    .opb_00(opb_00),
    .opb_dn(opb_dn),
    .opb_inf(opb_inf),
    .opb_nan(opb_nan),
    .qnan(qnan_d),
    .snan(snan_d)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:662.15-674.4" *)
  pre_norm_fmul u2 (
    .clk(clk),
    .exp_out(exp_mul),
    .exp_ovf(exp_ovf),
    .fpu_op(fpu_op_r1),
    .fracta(fracta_mul),
    .fractb(fractb_mul),
    .inf(inf_mul),
    .opa(opa_r),
    .opb(opb_r),
    .sign(sign_mul),
    .sign_exe(sign_exe),
    .underflow(underflow_fmul_d)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:735.11-755.3" *)
  post_norm u4 (
    .div_opa_ldz(5'h00),
    .exp_in(exp_r),
    .exp_ovf(exp_ovf_r),
    .f2i_out_sign(f2i_out_sign),
    .fpu_op(fpu_op_r3),
    .fract_in(fract_denorm),
    .ine(ine_d),
    .opa_dn(opa_dn),
    .opas(opas_r2),
    .opb_dn(opb_dn),
    .out(out_d),
    .output_zero(or_result),
    .overflow(overflow_d),
    .rem_00(1'h0),
    .rmode(rmode_r3),
    .sign(sign),
    .underflow(underflow_d)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/bgm.v:695.8-695.70" *)
  mul_r2 u5 (
    .clk(clk),
    .opa(fracta_mul),
    .opb(fractb_mul),
    .prod(prod)
  );
  assign rmode = 2'h0;
  assign INF = 31'h7f800000;
  assign QNAN = 31'h7fc00001;
  assign SNAN = 31'h7f800001;
  assign control = { inf, snan, qnan, ine, overflow, underflow, zero, div_by_zero };
  assign sign_d = sign_mul;
  assign or_result = _132_;
  assign mul_inf = _042_;
  assign div_inf = _043_;
  assign mul_00 = _044_;
  assign div_00 = _045_;
  assign out_fixed = _188_;
  assign out_d_00 = _109_;
  assign sign_mul_final = _190_;
  assign sign_div_final = _191_;
  assign ine_mula = _057_;
  assign ine_mul = _062_;
  assign overflow_fmul = _063_;
  assign out_d_compare1 = _101_;
  assign out_d_compare2 = _102_;
  assign underflow_fmul1 = _163_;
  assign underflow_fmul = _070_;
  assign inf_fmul = _076_;
  assign output_zero_fmul = _086_;
  assign _004_ = 3'h2;
  assign _017_ = opa;
  assign _020_ = opb;
  assign _028_ = 2'h0;
  assign _029_ = rmode_r1;
  assign _030_ = rmode_r2;
  assign _005_ = fpu_op;
  assign _006_ = fpu_op_r1;
  assign _007_ = fpu_op_r2;
  assign _033_ = sign_mul;
  assign _032_ = sign_exe;
  assign _013_ = inf_mul;
  assign _002_ = exp_ovf;
  assign _003_ = exp_mul;
  assign _016_ = opa_r[30:0];
  assign _008_ = prod;
  assign _018_ = opa_r[31];
  assign _019_ = opas_r1;
  assign _031_ = _187_;
  assign _012_ = _094_;
  assign _022_ = _189_;
  assign _023_ = _054_;
  assign _010_ = _062_;
  assign _025_ = _063_;
  assign _037_ = underflow_fmul_d;
  assign _038_ = _070_;
  assign _035_ = snan_d;
  assign _027_ = _169_;
  assign _014_ = _080_;
  assign _040_ = _086_;
  assign _015_ = _089_;
  assign _001_ = _092_;
  assign _000_ = div_by_zero_o1;
  assign _039_ = zero_o1;
  assign _036_ = underflow_o1;
  assign _024_ = overflow_o1;
  assign _009_ = ine_o1;
  assign _034_ = snan_o1;
  assign _011_ = inf_o1;
  assign _021_ = out_o1;
  assign _026_ = qnan_o1;
  assign fract_denorm = prod;
endmodule
