vendor_name = ModelSim
source_file = 1, C:/Github/Microprocessor-EE337/Project-2/VHDL Files/comp2.vhd
source_file = 1, C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/db/test.cbx.xml
design_name = comp2
instance = comp, \comp2~output , comp2~output, comp2, 1
instance = comp, \d1_in[4]~input , d1_in[4]~input, comp2, 1
instance = comp, \d2_in[4]~input , d2_in[4]~input, comp2, 1
instance = comp, \d1_in[5]~input , d1_in[5]~input, comp2, 1
instance = comp, \d2_in[5]~input , d2_in[5]~input, comp2, 1
instance = comp, \Equal0~2 , Equal0~2, comp2, 1
instance = comp, \d1_in[2]~input , d1_in[2]~input, comp2, 1
instance = comp, \d2_in[3]~input , d2_in[3]~input, comp2, 1
instance = comp, \d2_in[2]~input , d2_in[2]~input, comp2, 1
instance = comp, \d1_in[3]~input , d1_in[3]~input, comp2, 1
instance = comp, \Equal0~1 , Equal0~1, comp2, 1
instance = comp, \d2_in[1]~input , d2_in[1]~input, comp2, 1
instance = comp, \d2_in[0]~input , d2_in[0]~input, comp2, 1
instance = comp, \d1_in[1]~input , d1_in[1]~input, comp2, 1
instance = comp, \d1_in[0]~input , d1_in[0]~input, comp2, 1
instance = comp, \Equal0~0 , Equal0~0, comp2, 1
instance = comp, \d1_in[7]~input , d1_in[7]~input, comp2, 1
instance = comp, \d1_in[6]~input , d1_in[6]~input, comp2, 1
instance = comp, \d2_in[6]~input , d2_in[6]~input, comp2, 1
instance = comp, \d2_in[7]~input , d2_in[7]~input, comp2, 1
instance = comp, \Equal0~3 , Equal0~3, comp2, 1
instance = comp, \Equal0~4 , Equal0~4, comp2, 1
instance = comp, \d1_in[15]~input , d1_in[15]~input, comp2, 1
instance = comp, \d1_in[14]~input , d1_in[14]~input, comp2, 1
instance = comp, \d2_in[15]~input , d2_in[15]~input, comp2, 1
instance = comp, \d2_in[14]~input , d2_in[14]~input, comp2, 1
instance = comp, \Equal0~9 , Equal0~9, comp2, 1
instance = comp, \d2_in[10]~input , d2_in[10]~input, comp2, 1
instance = comp, \d1_in[10]~input , d1_in[10]~input, comp2, 1
instance = comp, \Equal0~6 , Equal0~6, comp2, 1
instance = comp, \d1_in[11]~input , d1_in[11]~input, comp2, 1
instance = comp, \d2_in[11]~input , d2_in[11]~input, comp2, 1
instance = comp, \d2_in[9]~input , d2_in[9]~input, comp2, 1
instance = comp, \d2_in[8]~input , d2_in[8]~input, comp2, 1
instance = comp, \d1_in[9]~input , d1_in[9]~input, comp2, 1
instance = comp, \d1_in[8]~input , d1_in[8]~input, comp2, 1
instance = comp, \Equal0~5 , Equal0~5, comp2, 1
instance = comp, \Equal0~7 , Equal0~7, comp2, 1
instance = comp, \d2_in[13]~input , d2_in[13]~input, comp2, 1
instance = comp, \d1_in[12]~input , d1_in[12]~input, comp2, 1
instance = comp, \d1_in[13]~input , d1_in[13]~input, comp2, 1
instance = comp, \d2_in[12]~input , d2_in[12]~input, comp2, 1
instance = comp, \Equal0~8 , Equal0~8, comp2, 1
instance = comp, \Equal0~10 , Equal0~10, comp2, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
