

================================================================
== Vivado HLS Report for 'MPI_Recv'
================================================================
* Date:           Tue Mar 27 03:54:35 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        md
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.66|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|   3 ~ 4  |          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 4     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 4.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 4.2  |    4|    4|         2|          -|          -|     2|    no    |
        | + Loop 4.3  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 4.4  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        | + Loop 4.5  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        | + Loop 4.6  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        | + Loop 4.7  |    ?|    ?|   3 ~ 7  |          -|          -|     ?|    no    |
        |- Loop 5     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 6     |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|     2213|    1739|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|      394|     238|
|Memory               |        1|      -|        0|       0|
|Multiplexer          |        -|      -|        -|    1180|
|Register             |        -|      -|     1470|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        1|      0|     4077|    3157|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |md_srem_32ns_10nscud_U1  |md_srem_32ns_10nscud  |        0|      0|  394|  238|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  394|  238|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |float_request_array_6_U  |MPI_Recv_float_rebkb  |        1|  0|   0|   512|    4|     1|         2048|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                    |                      |        1|  0|   0|   512|    4|     1|         2048|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |grp_fu_1106_p2                   |     +    |      0|  101|   38|          32|           2|
    |i_12_fu_1691_p2                  |     +    |      0|   98|   37|          31|           1|
    |i_13_fu_1581_p2                  |     +    |      0|   98|   37|          31|           1|
    |i_14_fu_1540_p2                  |     +    |      0|   98|   37|          31|           1|
    |i_23_fu_2013_p2                  |     +    |      0|   98|   37|          31|           1|
    |i_25_fu_1731_p2                  |     +    |      0|   98|   37|          31|           1|
    |i_26_fu_1960_p2                  |     +    |      0|  101|   38|          32|           1|
    |j_3_fu_2074_p2                   |     +    |      0|  101|   38|          32|           1|
    |j_4_fu_1816_p2                   |     +    |      0|   11|    8|           2|           1|
    |seq_num_fu_1454_p2               |     +    |      0|  101|   38|          32|           1|
    |tmp_292_fu_1324_p2               |     +    |      0|  101|   38|           3|          32|
    |tmp_300_fu_1340_p2               |     +    |      0|  197|   70|          64|           1|
    |tmp_302_fu_2057_p2               |     +    |      0|  101|   38|          32|           2|
    |tmp_312_fu_1822_p2               |     +    |      0|  101|   38|          32|          32|
    |tmp_326_fu_1751_p2               |     +    |      0|  101|   38|          32|           1|
    |tmp_333_fu_1711_p2               |     +    |      0|  101|   38|          32|           1|
    |tmp_337_fu_1602_p2               |     +    |      0|  101|   38|          32|           1|
    |tmp_344_fu_1560_p2               |     +    |      0|  101|   38|          32|           1|
    |tmp_375_fu_1875_p2               |     -    |      0|   26|   13|           7|           7|
    |tmp_377_fu_1887_p2               |     -    |      0|   26|   13|           7|           7|
    |tmp_381_fu_1916_p2               |     -    |      0|   26|   13|           6|           7|
    |ap_block_state39                 |    and   |      0|    0|    2|           1|           1|
    |ap_block_state40                 |    and   |      0|    0|    2|           1|           1|
    |ap_block_state69                 |    and   |      0|    0|    2|           1|           1|
    |ap_block_state76                 |    and   |      0|    0|    2|           1|           1|
    |ap_condition_589                 |    and   |      0|    0|    2|           1|           1|
    |ap_condition_738                 |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op114_read_state2   |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op135_write_state2  |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op188_read_state39  |    and   |      0|    0|    2|           1|           1|
    |demorgan_fu_1402_p2              |    and   |      0|    0|    2|           1|           1|
    |or_cond_fu_2156_p2               |    and   |      0|    0|    2|           1|           1|
    |p_Result_s_239_fu_1942_p2        |    and   |      0|    0|   64|          64|          64|
    |exitcond_fu_1810_p2              |   icmp   |      0|    0|    1|           2|           3|
    |grp_fu_1209_p2                   |   icmp   |      0|    0|    4|           8|           1|
    |tmp_290_fu_1312_p2               |   icmp   |      0|    0|   16|          32|           6|
    |tmp_293_fu_1330_p2               |   icmp   |      0|    0|   16|          32|           7|
    |tmp_294_fu_2024_p2               |   icmp   |      0|    0|    8|          16|           1|
    |tmp_296_fu_2034_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_297_fu_2144_p2               |   icmp   |      0|    0|    4|           8|           1|
    |tmp_298_fu_2150_p2               |   icmp   |      0|    0|    4|           8|           1|
    |tmp_299_fu_1372_p2               |   icmp   |      0|    0|    2|           4|           1|
    |tmp_301_fu_1352_p2               |   icmp   |      0|    0|   32|          64|          29|
    |tmp_304_fu_2166_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_305_fu_1396_p2               |   icmp   |      0|    0|   17|          33|          33|
    |tmp_306_fu_2069_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_308_fu_1448_p2               |   icmp   |      0|    0|    5|          10|           1|
    |tmp_311_fu_1476_p2               |   icmp   |      0|    0|    2|           4|           1|
    |tmp_313_fu_1827_p2               |   icmp   |      0|    0|   16|          32|           7|
    |tmp_316_fu_1491_p2               |   icmp   |      0|    0|    2|           4|           1|
    |tmp_317_fu_1203_p2               |   icmp   |      0|    0|    4|           8|           1|
    |tmp_318_fu_1497_p2               |   icmp   |      0|    0|    2|           4|           1|
    |tmp_320_fu_1197_p2               |   icmp   |      0|    0|    4|           8|           1|
    |tmp_321_fu_1726_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_324_fu_1784_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_327_fu_1686_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_328_fu_1575_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_329_fu_1789_p2               |   icmp   |      0|    0|    8|          16|          16|
    |tmp_331_fu_1762_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_335_fu_1660_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_338_fu_1535_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_339_fu_1767_p2               |   icmp   |      0|    0|    8|          16|          16|
    |tmp_340_fu_1665_p2               |   icmp   |      0|    0|    8|          16|          16|
    |tmp_342_fu_1614_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_345_fu_1794_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_346_fu_1619_p2               |   icmp   |      0|    0|    8|          16|          16|
    |tmp_347_fu_1800_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_348_fu_1772_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_349_fu_1670_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_350_fu_1654_p2               |   icmp   |      0|    0|    2|           4|           4|
    |tmp_351_fu_1778_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_352_fu_1676_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_353_fu_1624_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_354_fu_1648_p2               |   icmp   |      0|    0|    2|           4|           4|
    |tmp_355_fu_1642_p2               |   icmp   |      0|    0|    2|           4|           4|
    |tmp_356_fu_1630_p2               |   icmp   |      0|    0|    4|           8|           8|
    |tmp_357_fu_1636_p2               |   icmp   |      0|    0|    2|           4|           4|
    |tmp_371_fu_1851_p2               |   icmp   |      0|    0|    3|           6|           6|
    |tmp_s_fu_2007_p2                 |   icmp   |      0|    0|   16|          32|          32|
    |tmp_384_fu_1930_p2               |   lshr   |      0|  163|  182|          64|          64|
    |tmp_385_fu_1936_p2               |   lshr   |      0|  163|  182|           2|          64|
    |Hi_assign_fu_1845_p2             |    or    |      0|    0|    6|           6|           5|
    |ap_block_state1                  |    or    |      0|    0|    2|           1|           1|
    |ap_block_state2                  |    or    |      0|    0|    2|           1|           1|
    |ap_block_state67                 |    or    |      0|    0|    2|           1|           1|
    |ap_block_state68                 |    or    |      0|    0|    2|           1|           1|
    |p_s_fu_1460_p3                   |  select  |      0|    0|   32|           1|          32|
    |seq_num_2_fu_1467_p3             |  select  |      0|    0|   32|           1|          32|
    |tmp_378_fu_1893_p3               |  select  |      0|    0|    7|           1|           7|
    |tmp_379_fu_1901_p3               |  select  |      0|    0|   64|           1|          64|
    |tmp_380_fu_1908_p3               |  select  |      0|    0|    7|           1|           7|
    |tmp_376_fu_1881_p2               |    xor   |      0|    0|    7|           7|           6|
    +---------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                            |          |      0| 2213| 1739|        1538|        1093|
    +---------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  367|         77|    1|         77|
    |envlp_DEST_V                    |    9|          2|    8|         16|
    |envlp_MSG_SIZE_V                |    9|          2|   32|         64|
    |envlp_SRC_V                     |    9|          2|    8|         16|
    |error_MSG_SIZE_V_fu_238         |   13|          3|   32|         96|
    |float_clr2snd_array_1_address0  |   13|          3|    9|         27|
    |float_clr2snd_array_3_address0  |   13|          3|    9|         27|
    |float_clr2snd_array_4_address0  |   13|          3|    9|         27|
    |float_clr2snd_array_5_address0  |   13|          3|    9|         27|
    |float_clr2snd_array_7_address0  |   13|          3|    9|         27|
    |float_clr2snd_array_s_address0  |   13|          3|    9|         27|
    |float_clr_num_o                 |    9|          2|   32|         64|
    |float_req_num_o                 |   13|          3|   32|         96|
    |float_request_array_1_address0  |   33|          6|    9|         54|
    |float_request_array_1_d0        |   13|          3|   16|         48|
    |float_request_array_3_address0  |   33|          6|    9|         54|
    |float_request_array_3_d0        |   13|          3|   32|         96|
    |float_request_array_4_address0  |   33|          6|    9|         54|
    |float_request_array_4_d0        |   13|          3|    1|          3|
    |float_request_array_5_address0  |   33|          6|    9|         54|
    |float_request_array_5_d0        |   13|          3|    8|         24|
    |float_request_array_6_address0  |   13|          3|    9|         27|
    |float_request_array_7_address0  |   25|          5|    9|         45|
    |float_request_array_7_d0        |   13|          3|    4|         12|
    |float_request_array_s_address0  |   25|          5|    9|         45|
    |float_request_array_s_d0        |   13|          3|    8|         24|
    |grp_fu_1106_p0                  |   13|          3|   32|         96|
    |i11_reg_977                     |    9|          2|   31|         62|
    |i12_reg_966                     |    9|          2|   31|         62|
    |i3_4_reg_1021                   |    9|          2|   32|         64|
    |i3_reg_924                      |    9|          2|   32|         64|
    |i8_reg_999                      |    9|          2|   31|         62|
    |i9_reg_988                      |    9|          2|   31|         62|
    |int_clr2snd_array_DA_address0   |   13|          3|    9|         27|
    |int_clr2snd_array_DE_address0   |   13|          3|    9|         27|
    |int_clr2snd_array_MS_address0   |   13|          3|    9|         27|
    |int_clr2snd_array_PK_address0   |   13|          3|    9|         27|
    |int_clr2snd_array_SR_address0   |   13|          3|    9|         27|
    |int_clr2snd_array_TA_address0   |   13|          3|    9|         27|
    |int_clr_num_o                   |    9|          2|   32|         64|
    |int_req_num_o                   |    9|          2|   32|         64|
    |int_request_array_DA_address0   |   13|          3|    9|         27|
    |int_request_array_DE_address0   |   13|          3|    9|         27|
    |int_request_array_MS_address0   |   13|          3|    9|         27|
    |int_request_array_PK_address0   |   13|          3|    9|         27|
    |int_request_array_SR_address0   |   13|          3|    9|         27|
    |int_request_array_TA_address0   |   13|          3|    9|         27|
    |j4_reg_1072                     |    9|          2|   32|         64|
    |j7_reg_1010                     |    9|          2|    2|          4|
    |j_reg_1061                      |    9|          2|   31|         62|
    |last_V_fu_234                   |   13|          3|    1|          3|
    |p_0610_1_reg_1043               |    9|          2|    1|          2|
    |p_0610_2_reg_936                |    9|          2|    1|          2|
    |p_0610_3_phi_fu_948_p4          |    9|          2|    1|          2|
    |p_0610_3_reg_945                |    9|          2|    1|          2|
    |p_0610_4_reg_956                |    9|          2|    1|          2|
    |p_0610_9_reg_1052               |    9|          2|    1|          2|
    |state_1                         |   13|          3|    2|          6|
    |stream_in_V_blk_n               |    9|          2|    1|          2|
    |stream_out_V_blk_n              |    9|          2|    1|          2|
    |stream_out_V_din                |   25|          5|  121|        605|
    |time_V                          |    9|          2|   64|        128|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 1180|        254|  984|       2943|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |   76|   0|   76|          0|
    |clr2snd_SRC_V_reg_2188            |    8|   0|    8|          0|
    |envlp_DEST_V                      |    8|   0|    8|          0|
    |envlp_MSG_SIZE_V                  |   32|   0|   32|          0|
    |envlp_SRC_V                       |    8|   0|    8|          0|
    |error_MSG_SIZE_V_fu_238           |   32|   0|   32|          0|
    |float_clr2snd_array_96_reg_2439   |    1|   0|    1|          0|
    |float_clr_num_load_reg_2327       |   32|   0|   32|          0|
    |float_request_array_61_reg_2729   |    1|   0|    1|          0|
    |float_request_array_94_reg_2496   |    1|   0|    1|          0|
    |i11_reg_977                       |   31|   0|   31|          0|
    |i12_reg_966                       |   31|   0|   31|          0|
    |i3_4_reg_1021                     |   32|   0|   32|          0|
    |i3_reg_924                        |   32|   0|   32|          0|
    |i8_reg_999                        |   31|   0|   31|          0|
    |i9_reg_988                        |   31|   0|   31|          0|
    |i_12_reg_2526                     |   31|   0|   31|          0|
    |i_13_reg_2397                     |   31|   0|   31|          0|
    |i_14_reg_2375                     |   31|   0|   31|          0|
    |i_23_reg_2707                     |   31|   0|   31|          0|
    |i_25_reg_2548                     |   31|   0|   31|          0|
    |int_clr2snd_array_PK_9_reg_2590   |    1|   0|    1|          0|
    |int_clr_num_load_reg_2358         |   32|   0|   32|          0|
    |int_req_num_load_reg_2365         |   32|   0|   32|          0|
    |int_request_array_PK_9_reg_2635   |    1|   0|    1|          0|
    |j4_reg_1072                       |   32|   0|   32|          0|
    |j7_reg_1010                       |    2|   0|    2|          0|
    |j_3_reg_2763                      |   32|   0|   32|          0|
    |j_4_reg_2665                      |    2|   0|    2|          0|
    |j_cast_reg_2699                   |   31|   0|   32|          1|
    |j_reg_1061                        |   31|   0|   31|          0|
    |last_V_3_reg_1082                 |    1|   0|    1|          0|
    |last_V_fu_234                     |    1|   0|    1|          0|
    |p_0610_1_reg_1043                 |    1|   0|    1|          0|
    |p_0610_2_reg_936                  |    1|   0|    1|          0|
    |p_0610_3_reg_945                  |    1|   0|    1|          0|
    |p_0610_4_reg_956                  |    1|   0|    1|          0|
    |p_0610_9_reg_1052                 |    1|   0|    1|          0|
    |p_1_fu_242                        |    1|   0|    1|          0|
    |p_Result_s_reg_2258               |    4|   0|    4|          0|
    |pkt_out_dest_V_reg_2181           |    8|   0|    8|          0|
    |recv_data_data_V_reg_2247         |   64|   0|   64|          0|
    |recv_data_last_V_reg_2252         |    1|   0|    1|          0|
    |reg_1215                          |   32|   0|   32|          0|
    |reg_1225                          |  121|   0|  121|          0|
    |reg_1233                          |    8|   0|    8|          0|
    |reg_1237                          |   32|   0|   32|          0|
    |reg_1245                          |    8|   0|    8|          0|
    |reg_1253                          |    4|   0|    4|          0|
    |seq_num_2_reg_2283                |   32|   0|   32|          0|
    |state_1                           |    2|   0|    2|          0|
    |state_1_load_reg_2177             |    2|   0|    2|          0|
    |temp_diff_src_or_typ_18_reg_2342  |    8|   0|    8|          0|
    |temp_diff_src_or_typ_23_reg_2303  |    8|   0|   16|          8|
    |temp_diff_src_or_typ_24_reg_2311  |    8|   0|    8|          0|
    |temp_diff_src_or_typ_reg_2334     |    8|   0|   16|          8|
    |temp_reg_2679                     |   32|   0|   32|          0|
    |time_V                            |   64|   0|   64|          0|
    |tmp_290_reg_2222                  |    1|   0|    1|          0|
    |tmp_291_reg_2712                  |   31|   0|   64|         33|
    |tmp_292_reg_2231                  |   31|   0|   32|          1|
    |tmp_293_reg_2236                  |    1|   0|    1|          0|
    |tmp_294_reg_2738                  |    1|   0|    1|          0|
    |tmp_299_reg_2263                  |    1|   0|    1|          0|
    |tmp_302_reg_2755                  |   32|   0|   32|          0|
    |tmp_308_reg_2274                  |    1|   0|    1|          0|
    |tmp_312_reg_2670                  |   32|   0|   32|          0|
    |tmp_313_reg_2675                  |    1|   0|    1|          0|
    |tmp_316_reg_2296                  |    1|   0|    1|          0|
    |tmp_317_reg_2350                  |    1|   0|    1|          0|
    |tmp_319_reg_2354                  |    1|   0|    1|          0|
    |tmp_320_reg_2319                  |    1|   0|    1|          0|
    |tmp_322_reg_2323                  |    1|   0|    1|          0|
    |tmp_323_reg_2553                  |   31|   0|   64|         33|
    |tmp_324_reg_2617                  |    1|   0|    1|          0|
    |tmp_329_reg_2626                  |    1|   0|    1|          0|
    |tmp_330_reg_2531                  |   31|   0|   64|         33|
    |tmp_331_reg_2572                  |    1|   0|    1|          0|
    |tmp_334_reg_2402                  |   31|   0|   64|         33|
    |tmp_335_reg_2478                  |    1|   0|    1|          0|
    |tmp_339_reg_2581                  |    1|   0|    1|          0|
    |tmp_340_reg_2487                  |    1|   0|    1|          0|
    |tmp_341_reg_2380                  |   31|   0|   64|         33|
    |tmp_342_reg_2421                  |    1|   0|    1|          0|
    |tmp_345_reg_2644                  |    1|   0|    1|          0|
    |tmp_346_reg_2430                  |    1|   0|    1|          0|
    |tmp_347_reg_2653                  |    1|   0|    1|          0|
    |tmp_348_reg_2599                  |    1|   0|    1|          0|
    |tmp_349_reg_2505                  |    1|   0|    1|          0|
    |tmp_351_reg_2608                  |    1|   0|    1|          0|
    |tmp_352_reg_2514                  |    1|   0|    1|          0|
    |tmp_353_reg_2448                  |    1|   0|    1|          0|
    |tmp_356_reg_2457                  |    1|   0|    1|          0|
    |tmp_reg_2240                      |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1470|   0| 1653|        183|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        MPI_Recv       | return value |
|buf_r_address0                  | out |    7|  ap_memory |         buf_r         |     array    |
|buf_r_ce0                       | out |    1|  ap_memory |         buf_r         |     array    |
|buf_r_we0                       | out |    1|  ap_memory |         buf_r         |     array    |
|buf_r_d0                        | out |   32|  ap_memory |         buf_r         |     array    |
|source                          |  in |   32|   ap_none  |         source        |    scalar    |
|float_req_num_i                 |  in |   32|   ap_ovld  |     float_req_num     |    pointer   |
|float_req_num_o                 | out |   32|   ap_ovld  |     float_req_num     |    pointer   |
|float_req_num_o_ap_vld          | out |    1|   ap_ovld  |     float_req_num     |    pointer   |
|float_request_array_4_address0  | out |    9|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_ce0       | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_we0       | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_d0        | out |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_4_q0        |  in |    1|  ap_memory | float_request_array_4 |     array    |
|float_request_array_1_address0  | out |    9|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_ce0       | out |    1|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_we0       | out |    1|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_d0        | out |   16|  ap_memory | float_request_array_1 |     array    |
|float_request_array_1_q0        |  in |   16|  ap_memory | float_request_array_1 |     array    |
|float_request_array_5_address0  | out |    9|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_ce0       | out |    1|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_we0       | out |    1|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_d0        | out |    8|  ap_memory | float_request_array_5 |     array    |
|float_request_array_5_q0        |  in |    8|  ap_memory | float_request_array_5 |     array    |
|float_request_array_3_address0  | out |    9|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_ce0       | out |    1|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_we0       | out |    1|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_d0        | out |   32|  ap_memory | float_request_array_3 |     array    |
|float_request_array_3_q0        |  in |   32|  ap_memory | float_request_array_3 |     array    |
|float_request_array_s_address0  | out |    9|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_ce0       | out |    1|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_we0       | out |    1|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_d0        | out |    8|  ap_memory | float_request_array_s |     array    |
|float_request_array_s_q0        |  in |    8|  ap_memory | float_request_array_s |     array    |
|float_request_array_7_address0  | out |    9|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_ce0       | out |    1|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_we0       | out |    1|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_d0        | out |    4|  ap_memory | float_request_array_7 |     array    |
|float_request_array_7_q0        |  in |    4|  ap_memory | float_request_array_7 |     array    |
|stream_in_V_dout                |  in |  121|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_in_V_empty_n             |  in |    1|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_in_V_read                | out |    1|   ap_fifo  |      stream_in_V      |    pointer   |
|stream_out_V_din                | out |  121|   ap_fifo  |      stream_out_V     |    pointer   |
|stream_out_V_full_n             |  in |    1|   ap_fifo  |      stream_out_V     |    pointer   |
|stream_out_V_write              | out |    1|   ap_fifo  |      stream_out_V     |    pointer   |
|int_req_num_i                   |  in |   32|   ap_ovld  |      int_req_num      |    pointer   |
|int_req_num_o                   | out |   32|   ap_ovld  |      int_req_num      |    pointer   |
|int_req_num_o_ap_vld            | out |    1|   ap_ovld  |      int_req_num      |    pointer   |
|int_request_array_SR_address0   | out |    9|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_ce0        | out |    1|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_we0        | out |    1|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_d0         | out |    8|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_SR_q0         |  in |    8|  ap_memory |  int_request_array_SR |     array    |
|int_request_array_DE_address0   | out |    9|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_ce0        | out |    1|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_we0        | out |    1|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_d0         | out |   16|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_DE_q0         |  in |   16|  ap_memory |  int_request_array_DE |     array    |
|int_request_array_PK_address0   | out |    9|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_ce0        | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_we0        | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_d0         | out |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_PK_q0         |  in |    1|  ap_memory |  int_request_array_PK |     array    |
|int_request_array_MS_address0   | out |    9|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_ce0        | out |    1|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_we0        | out |    1|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_d0         | out |   32|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_MS_q0         |  in |   32|  ap_memory |  int_request_array_MS |     array    |
|int_request_array_TA_address0   | out |    9|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_ce0        | out |    1|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_we0        | out |    1|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_d0         | out |    8|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_TA_q0         |  in |    8|  ap_memory |  int_request_array_TA |     array    |
|int_request_array_DA_address0   | out |    9|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_ce0        | out |    1|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_we0        | out |    1|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_d0         | out |    4|  ap_memory |  int_request_array_DA |     array    |
|int_request_array_DA_q0         |  in |    4|  ap_memory |  int_request_array_DA |     array    |
|int_clr_num_i                   |  in |   32|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr_num_o                   | out |   32|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr_num_o_ap_vld            | out |    1|   ap_ovld  |      int_clr_num      |    pointer   |
|int_clr2snd_array_SR_address0   | out |    9|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_ce0        | out |    1|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_we0        | out |    1|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_d0         | out |    8|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_SR_q0         |  in |    8|  ap_memory |  int_clr2snd_array_SR |     array    |
|int_clr2snd_array_DE_address0   | out |    9|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_ce0        | out |    1|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_we0        | out |    1|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_d0         | out |   16|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_DE_q0         |  in |   16|  ap_memory |  int_clr2snd_array_DE |     array    |
|int_clr2snd_array_PK_address0   | out |    9|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_ce0        | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_we0        | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_d0         | out |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_PK_q0         |  in |    1|  ap_memory |  int_clr2snd_array_PK |     array    |
|int_clr2snd_array_MS_address0   | out |    9|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_ce0        | out |    1|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_we0        | out |    1|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_d0         | out |   32|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_MS_q0         |  in |   32|  ap_memory |  int_clr2snd_array_MS |     array    |
|int_clr2snd_array_TA_address0   | out |    9|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_ce0        | out |    1|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_we0        | out |    1|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_d0         | out |    8|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_TA_q0         |  in |    8|  ap_memory |  int_clr2snd_array_TA |     array    |
|int_clr2snd_array_DA_address0   | out |    9|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_ce0        | out |    1|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_we0        | out |    1|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_d0         | out |    4|  ap_memory |  int_clr2snd_array_DA |     array    |
|int_clr2snd_array_DA_q0         |  in |    4|  ap_memory |  int_clr2snd_array_DA |     array    |
|float_clr_num_i                 |  in |   32|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr_num_o                 | out |   32|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr_num_o_ap_vld          | out |    1|   ap_ovld  |     float_clr_num     |    pointer   |
|float_clr2snd_array_5_address0  | out |    9|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_ce0       | out |    1|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_we0       | out |    1|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_d0        | out |    8|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_5_q0        |  in |    8|  ap_memory | float_clr2snd_array_5 |     array    |
|float_clr2snd_array_1_address0  | out |    9|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_ce0       | out |    1|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_we0       | out |    1|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_d0        | out |   16|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_1_q0        |  in |   16|  ap_memory | float_clr2snd_array_1 |     array    |
|float_clr2snd_array_4_address0  | out |    9|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_ce0       | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_we0       | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_d0        | out |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_4_q0        |  in |    1|  ap_memory | float_clr2snd_array_4 |     array    |
|float_clr2snd_array_3_address0  | out |    9|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_ce0       | out |    1|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_we0       | out |    1|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_d0        | out |   32|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_3_q0        |  in |   32|  ap_memory | float_clr2snd_array_3 |     array    |
|float_clr2snd_array_s_address0  | out |    9|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_ce0       | out |    1|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_we0       | out |    1|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_d0        | out |    8|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_s_q0        |  in |    8|  ap_memory | float_clr2snd_array_s |     array    |
|float_clr2snd_array_7_address0  | out |    9|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_ce0       | out |    1|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_we0       | out |    1|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_d0        | out |    4|  ap_memory | float_clr2snd_array_7 |     array    |
|float_clr2snd_array_7_q0        |  in |    4|  ap_memory | float_clr2snd_array_7 |     array    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+

