// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition"

// DATE "10/11/2022 08:37:05"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module VGAcontroler (
	CLOCK_50,
	move,
	select,
	reset,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	finish,
	counting,
	finish_30sec);
input 	CLOCK_50;
input 	move;
input 	select;
input 	reset;
output 	VGA_HS;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;
output 	finish;
output 	counting;
output 	finish_30sec;

// Design Ports Information
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finish	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// counting	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finish_30sec	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// move	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA|Mult0~24 ;
wire \VGA|Mult0~25 ;
wire \VGA|Mult0~26 ;
wire \VGA|Mult0~27 ;
wire \VGA|Mult0~28 ;
wire \VGA|Mult0~29 ;
wire \VGA|Mult0~30 ;
wire \VGA|Mult0~31 ;
wire \VGA|Mult0~32 ;
wire \VGA|Mult0~33 ;
wire \VGA|Mult0~34 ;
wire \VGA|Mult0~35 ;
wire \VGA|Mult0~36 ;
wire \VGA|Mult0~37 ;
wire \VGA|Mult0~38 ;
wire \VGA|Mult0~39 ;
wire \VGA|Mult0~40 ;
wire \VGA|Mult0~41 ;
wire \VGA|Mult0~42 ;
wire \VGA|Mult0~43 ;
wire \VGA|Mult0~44 ;
wire \VGA|Mult0~45 ;
wire \VGA|Mult0~46 ;
wire \VGA|Mult0~47 ;
wire \VGA|Mult0~48 ;
wire \VGA|Mult0~49 ;
wire \VGA|Mult0~50 ;
wire \VGA|Mult0~51 ;
wire \VGA|Mult0~52 ;
wire \VGA|Mult0~53 ;
wire \VGA|Mult0~54 ;
wire \VGA|Mult0~55 ;
wire \VGA|Mult0~56 ;
wire \VGA|Mult0~57 ;
wire \VGA|Mult0~58 ;
wire \VGA|Mult0~59 ;
wire \VGA|Mult0~60 ;
wire \VGA|Mult0~61 ;
wire \VGA|Mult0~62 ;
wire \VGA|Mult0~63 ;
wire \VGA|Mult0~64 ;
wire \VGA|Mult0~65 ;
wire \VGA|Mult0~66 ;
wire \VGA|Mult0~67 ;
wire \VGA|Mult0~68 ;
wire \VGA|Mult0~69 ;
wire \VGA|Mult0~70 ;
wire \VGA|Mult0~71 ;
wire \VGA|Mult1~24 ;
wire \VGA|Mult1~25 ;
wire \VGA|Mult1~26 ;
wire \VGA|Mult1~27 ;
wire \VGA|Mult1~28 ;
wire \VGA|Mult1~29 ;
wire \VGA|Mult1~30 ;
wire \VGA|Mult1~31 ;
wire \VGA|Mult1~32 ;
wire \VGA|Mult1~33 ;
wire \VGA|Mult1~34 ;
wire \VGA|Mult1~35 ;
wire \VGA|Mult1~36 ;
wire \VGA|Mult1~37 ;
wire \VGA|Mult1~38 ;
wire \VGA|Mult1~39 ;
wire \VGA|Mult1~40 ;
wire \VGA|Mult1~41 ;
wire \VGA|Mult1~42 ;
wire \VGA|Mult1~43 ;
wire \VGA|Mult1~44 ;
wire \VGA|Mult1~45 ;
wire \VGA|Mult1~46 ;
wire \VGA|Mult1~47 ;
wire \VGA|Mult1~48 ;
wire \VGA|Mult1~49 ;
wire \VGA|Mult1~50 ;
wire \VGA|Mult1~51 ;
wire \VGA|Mult1~52 ;
wire \VGA|Mult1~53 ;
wire \VGA|Mult1~54 ;
wire \VGA|Mult1~55 ;
wire \VGA|Mult1~56 ;
wire \VGA|Mult1~57 ;
wire \VGA|Mult1~58 ;
wire \VGA|Mult1~59 ;
wire \VGA|Mult1~60 ;
wire \VGA|Mult1~61 ;
wire \VGA|Mult1~62 ;
wire \VGA|Mult1~63 ;
wire \VGA|Mult1~64 ;
wire \VGA|Mult1~65 ;
wire \VGA|Mult1~66 ;
wire \VGA|Mult1~67 ;
wire \VGA|Mult1~68 ;
wire \VGA|Mult1~69 ;
wire \VGA|Mult1~70 ;
wire \VGA|Mult1~71 ;
wire \VGA|Mult3~24 ;
wire \VGA|Mult3~25 ;
wire \VGA|Mult3~26 ;
wire \VGA|Mult3~27 ;
wire \VGA|Mult3~28 ;
wire \VGA|Mult3~29 ;
wire \VGA|Mult3~30 ;
wire \VGA|Mult3~31 ;
wire \VGA|Mult3~32 ;
wire \VGA|Mult3~33 ;
wire \VGA|Mult3~34 ;
wire \VGA|Mult3~35 ;
wire \VGA|Mult3~36 ;
wire \VGA|Mult3~37 ;
wire \VGA|Mult3~38 ;
wire \VGA|Mult3~39 ;
wire \VGA|Mult3~40 ;
wire \VGA|Mult3~41 ;
wire \VGA|Mult3~42 ;
wire \VGA|Mult3~43 ;
wire \VGA|Mult3~44 ;
wire \VGA|Mult3~45 ;
wire \VGA|Mult3~46 ;
wire \VGA|Mult3~47 ;
wire \VGA|Mult3~48 ;
wire \VGA|Mult3~49 ;
wire \VGA|Mult3~50 ;
wire \VGA|Mult3~51 ;
wire \VGA|Mult3~52 ;
wire \VGA|Mult3~53 ;
wire \VGA|Mult3~54 ;
wire \VGA|Mult3~55 ;
wire \VGA|Mult3~56 ;
wire \VGA|Mult3~57 ;
wire \VGA|Mult3~58 ;
wire \VGA|Mult3~59 ;
wire \VGA|Mult3~60 ;
wire \VGA|Mult3~61 ;
wire \VGA|Mult3~62 ;
wire \VGA|Mult3~63 ;
wire \VGA|Mult3~64 ;
wire \VGA|Mult3~65 ;
wire \VGA|Mult3~66 ;
wire \VGA|Mult3~67 ;
wire \VGA|Mult3~68 ;
wire \VGA|Mult3~69 ;
wire \VGA|Mult3~70 ;
wire \VGA|Mult3~71 ;
wire \VGA|Mult4~24 ;
wire \VGA|Mult4~25 ;
wire \VGA|Mult4~26 ;
wire \VGA|Mult4~27 ;
wire \VGA|Mult4~28 ;
wire \VGA|Mult4~29 ;
wire \VGA|Mult4~30 ;
wire \VGA|Mult4~31 ;
wire \VGA|Mult4~32 ;
wire \VGA|Mult4~33 ;
wire \VGA|Mult4~34 ;
wire \VGA|Mult4~35 ;
wire \VGA|Mult4~36 ;
wire \VGA|Mult4~37 ;
wire \VGA|Mult4~38 ;
wire \VGA|Mult4~39 ;
wire \VGA|Mult4~40 ;
wire \VGA|Mult4~41 ;
wire \VGA|Mult4~42 ;
wire \VGA|Mult4~43 ;
wire \VGA|Mult4~44 ;
wire \VGA|Mult4~45 ;
wire \VGA|Mult4~46 ;
wire \VGA|Mult4~47 ;
wire \VGA|Mult4~48 ;
wire \VGA|Mult4~49 ;
wire \VGA|Mult4~50 ;
wire \VGA|Mult4~51 ;
wire \VGA|Mult4~52 ;
wire \VGA|Mult4~53 ;
wire \VGA|Mult4~54 ;
wire \VGA|Mult4~55 ;
wire \VGA|Mult4~56 ;
wire \VGA|Mult4~57 ;
wire \VGA|Mult4~58 ;
wire \VGA|Mult4~59 ;
wire \VGA|Mult4~60 ;
wire \VGA|Mult4~61 ;
wire \VGA|Mult4~62 ;
wire \VGA|Mult4~63 ;
wire \VGA|Mult4~64 ;
wire \VGA|Mult4~65 ;
wire \VGA|Mult4~66 ;
wire \VGA|Mult4~67 ;
wire \VGA|Mult4~68 ;
wire \VGA|Mult4~69 ;
wire \VGA|Mult4~70 ;
wire \VGA|Mult4~71 ;
wire \VGA|Mult7~24 ;
wire \VGA|Mult7~25 ;
wire \VGA|Mult7~26 ;
wire \VGA|Mult7~27 ;
wire \VGA|Mult7~28 ;
wire \VGA|Mult7~29 ;
wire \VGA|Mult7~30 ;
wire \VGA|Mult7~31 ;
wire \VGA|Mult7~32 ;
wire \VGA|Mult7~33 ;
wire \VGA|Mult7~34 ;
wire \VGA|Mult7~35 ;
wire \VGA|Mult7~36 ;
wire \VGA|Mult7~37 ;
wire \VGA|Mult7~38 ;
wire \VGA|Mult7~39 ;
wire \VGA|Mult7~40 ;
wire \VGA|Mult7~41 ;
wire \VGA|Mult7~42 ;
wire \VGA|Mult7~43 ;
wire \VGA|Mult7~44 ;
wire \VGA|Mult7~45 ;
wire \VGA|Mult7~46 ;
wire \VGA|Mult7~47 ;
wire \VGA|Mult7~48 ;
wire \VGA|Mult7~49 ;
wire \VGA|Mult7~50 ;
wire \VGA|Mult7~51 ;
wire \VGA|Mult7~52 ;
wire \VGA|Mult7~53 ;
wire \VGA|Mult7~54 ;
wire \VGA|Mult7~55 ;
wire \VGA|Mult7~56 ;
wire \VGA|Mult7~57 ;
wire \VGA|Mult7~58 ;
wire \VGA|Mult7~59 ;
wire \VGA|Mult7~60 ;
wire \VGA|Mult7~61 ;
wire \VGA|Mult7~62 ;
wire \VGA|Mult7~63 ;
wire \VGA|Mult7~64 ;
wire \VGA|Mult7~65 ;
wire \VGA|Mult7~66 ;
wire \VGA|Mult7~67 ;
wire \VGA|Mult7~68 ;
wire \VGA|Mult7~69 ;
wire \VGA|Mult7~70 ;
wire \VGA|Mult7~71 ;
wire \VGA|Mult6~24 ;
wire \VGA|Mult6~25 ;
wire \VGA|Mult6~26 ;
wire \VGA|Mult6~27 ;
wire \VGA|Mult6~28 ;
wire \VGA|Mult6~29 ;
wire \VGA|Mult6~30 ;
wire \VGA|Mult6~31 ;
wire \VGA|Mult6~32 ;
wire \VGA|Mult6~33 ;
wire \VGA|Mult6~34 ;
wire \VGA|Mult6~35 ;
wire \VGA|Mult6~36 ;
wire \VGA|Mult6~37 ;
wire \VGA|Mult6~38 ;
wire \VGA|Mult6~39 ;
wire \VGA|Mult6~40 ;
wire \VGA|Mult6~41 ;
wire \VGA|Mult6~42 ;
wire \VGA|Mult6~43 ;
wire \VGA|Mult6~44 ;
wire \VGA|Mult6~45 ;
wire \VGA|Mult6~46 ;
wire \VGA|Mult6~47 ;
wire \VGA|Mult6~48 ;
wire \VGA|Mult6~49 ;
wire \VGA|Mult6~50 ;
wire \VGA|Mult6~51 ;
wire \VGA|Mult6~52 ;
wire \VGA|Mult6~53 ;
wire \VGA|Mult6~54 ;
wire \VGA|Mult6~55 ;
wire \VGA|Mult6~56 ;
wire \VGA|Mult6~57 ;
wire \VGA|Mult6~58 ;
wire \VGA|Mult6~59 ;
wire \VGA|Mult6~60 ;
wire \VGA|Mult6~61 ;
wire \VGA|Mult6~62 ;
wire \VGA|Mult6~63 ;
wire \VGA|Mult6~64 ;
wire \VGA|Mult6~65 ;
wire \VGA|Mult6~66 ;
wire \VGA|Mult6~67 ;
wire \VGA|Mult6~68 ;
wire \VGA|Mult6~69 ;
wire \VGA|Mult6~70 ;
wire \VGA|Mult6~71 ;
wire \VGA|Mult8~24 ;
wire \VGA|Mult8~25 ;
wire \VGA|Mult8~26 ;
wire \VGA|Mult8~27 ;
wire \VGA|Mult8~28 ;
wire \VGA|Mult8~29 ;
wire \VGA|Mult8~30 ;
wire \VGA|Mult8~31 ;
wire \VGA|Mult8~32 ;
wire \VGA|Mult8~33 ;
wire \VGA|Mult8~34 ;
wire \VGA|Mult8~35 ;
wire \VGA|Mult8~36 ;
wire \VGA|Mult8~37 ;
wire \VGA|Mult8~38 ;
wire \VGA|Mult8~39 ;
wire \VGA|Mult8~40 ;
wire \VGA|Mult8~41 ;
wire \VGA|Mult8~42 ;
wire \VGA|Mult8~43 ;
wire \VGA|Mult8~44 ;
wire \VGA|Mult8~45 ;
wire \VGA|Mult8~46 ;
wire \VGA|Mult8~47 ;
wire \VGA|Mult8~48 ;
wire \VGA|Mult8~49 ;
wire \VGA|Mult8~50 ;
wire \VGA|Mult8~51 ;
wire \VGA|Mult8~52 ;
wire \VGA|Mult8~53 ;
wire \VGA|Mult8~54 ;
wire \VGA|Mult8~55 ;
wire \VGA|Mult8~56 ;
wire \VGA|Mult8~57 ;
wire \VGA|Mult8~58 ;
wire \VGA|Mult8~59 ;
wire \VGA|Mult8~60 ;
wire \VGA|Mult8~61 ;
wire \VGA|Mult8~62 ;
wire \VGA|Mult8~63 ;
wire \VGA|Mult8~64 ;
wire \VGA|Mult8~65 ;
wire \VGA|Mult8~66 ;
wire \VGA|Mult8~67 ;
wire \VGA|Mult8~68 ;
wire \VGA|Mult8~69 ;
wire \VGA|Mult8~70 ;
wire \VGA|Mult8~71 ;
wire \VGA|Mult5~24 ;
wire \VGA|Mult5~25 ;
wire \VGA|Mult5~26 ;
wire \VGA|Mult5~27 ;
wire \VGA|Mult5~28 ;
wire \VGA|Mult5~29 ;
wire \VGA|Mult5~30 ;
wire \VGA|Mult5~31 ;
wire \VGA|Mult5~32 ;
wire \VGA|Mult5~33 ;
wire \VGA|Mult5~34 ;
wire \VGA|Mult5~35 ;
wire \VGA|Mult5~36 ;
wire \VGA|Mult5~37 ;
wire \VGA|Mult5~38 ;
wire \VGA|Mult5~39 ;
wire \VGA|Mult5~40 ;
wire \VGA|Mult5~41 ;
wire \VGA|Mult5~42 ;
wire \VGA|Mult5~43 ;
wire \VGA|Mult5~44 ;
wire \VGA|Mult5~45 ;
wire \VGA|Mult5~46 ;
wire \VGA|Mult5~47 ;
wire \VGA|Mult5~48 ;
wire \VGA|Mult5~49 ;
wire \VGA|Mult5~50 ;
wire \VGA|Mult5~51 ;
wire \VGA|Mult5~52 ;
wire \VGA|Mult5~53 ;
wire \VGA|Mult5~54 ;
wire \VGA|Mult5~55 ;
wire \VGA|Mult5~56 ;
wire \VGA|Mult5~57 ;
wire \VGA|Mult5~58 ;
wire \VGA|Mult5~59 ;
wire \VGA|Mult5~60 ;
wire \VGA|Mult5~61 ;
wire \VGA|Mult5~62 ;
wire \VGA|Mult5~63 ;
wire \VGA|Mult5~64 ;
wire \VGA|Mult5~65 ;
wire \VGA|Mult5~66 ;
wire \VGA|Mult5~67 ;
wire \VGA|Mult5~68 ;
wire \VGA|Mult5~69 ;
wire \VGA|Mult5~70 ;
wire \VGA|Mult5~71 ;
wire \VGA|Mult2~24 ;
wire \VGA|Mult2~25 ;
wire \VGA|Mult2~26 ;
wire \VGA|Mult2~27 ;
wire \VGA|Mult2~28 ;
wire \VGA|Mult2~29 ;
wire \VGA|Mult2~30 ;
wire \VGA|Mult2~31 ;
wire \VGA|Mult2~32 ;
wire \VGA|Mult2~33 ;
wire \VGA|Mult2~34 ;
wire \VGA|Mult2~35 ;
wire \VGA|Mult2~36 ;
wire \VGA|Mult2~37 ;
wire \VGA|Mult2~38 ;
wire \VGA|Mult2~39 ;
wire \VGA|Mult2~40 ;
wire \VGA|Mult2~41 ;
wire \VGA|Mult2~42 ;
wire \VGA|Mult2~43 ;
wire \VGA|Mult2~44 ;
wire \VGA|Mult2~45 ;
wire \VGA|Mult2~46 ;
wire \VGA|Mult2~47 ;
wire \VGA|Mult2~48 ;
wire \VGA|Mult2~49 ;
wire \VGA|Mult2~50 ;
wire \VGA|Mult2~51 ;
wire \VGA|Mult2~52 ;
wire \VGA|Mult2~53 ;
wire \VGA|Mult2~54 ;
wire \VGA|Mult2~55 ;
wire \VGA|Mult2~56 ;
wire \VGA|Mult2~57 ;
wire \VGA|Mult2~58 ;
wire \VGA|Mult2~59 ;
wire \VGA|Mult2~60 ;
wire \VGA|Mult2~61 ;
wire \VGA|Mult2~62 ;
wire \VGA|Mult2~63 ;
wire \VGA|Mult2~64 ;
wire \VGA|Mult2~65 ;
wire \VGA|Mult2~66 ;
wire \VGA|Mult2~67 ;
wire \VGA|Mult2~68 ;
wire \VGA|Mult2~69 ;
wire \VGA|Mult2~70 ;
wire \VGA|Mult2~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \VGA|vga_clock_gen|counter_value[27]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~29_sumout ;
wire \VGA|vga_clock_gen|Add0~30 ;
wire \VGA|vga_clock_gen|Add0~25_sumout ;
wire \VGA|vga_clock_gen|counter_value[1]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~26 ;
wire \VGA|vga_clock_gen|Add0~21_sumout ;
wire \VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~22 ;
wire \VGA|vga_clock_gen|Add0~17_sumout ;
wire \VGA|vga_clock_gen|Add0~18 ;
wire \VGA|vga_clock_gen|Add0~65_sumout ;
wire \VGA|vga_clock_gen|Add0~66 ;
wire \VGA|vga_clock_gen|Add0~61_sumout ;
wire \VGA|vga_clock_gen|Add0~62 ;
wire \VGA|vga_clock_gen|Add0~57_sumout ;
wire \VGA|vga_clock_gen|Add0~58 ;
wire \VGA|vga_clock_gen|Add0~125_sumout ;
wire \VGA|vga_clock_gen|counter_value[7]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~126 ;
wire \VGA|vga_clock_gen|Add0~121_sumout ;
wire \VGA|vga_clock_gen|Add0~122 ;
wire \VGA|vga_clock_gen|Add0~117_sumout ;
wire \VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~118 ;
wire \VGA|vga_clock_gen|Add0~109_sumout ;
wire \VGA|vga_clock_gen|Add0~110 ;
wire \VGA|vga_clock_gen|Add0~105_sumout ;
wire \VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~106 ;
wire \VGA|vga_clock_gen|Add0~101_sumout ;
wire \VGA|vga_clock_gen|counter_value[12]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~102 ;
wire \VGA|vga_clock_gen|Add0~113_sumout ;
wire \VGA|vga_clock_gen|counter_value[13]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~114 ;
wire \VGA|vga_clock_gen|Add0~97_sumout ;
wire \VGA|vga_clock_gen|Add0~98 ;
wire \VGA|vga_clock_gen|Add0~93_sumout ;
wire \VGA|vga_clock_gen|Add0~94 ;
wire \VGA|vga_clock_gen|Add0~89_sumout ;
wire \VGA|vga_clock_gen|Add0~90 ;
wire \VGA|vga_clock_gen|Add0~85_sumout ;
wire \VGA|vga_clock_gen|Add0~86 ;
wire \VGA|vga_clock_gen|Add0~81_sumout ;
wire \VGA|vga_clock_gen|Add0~82 ;
wire \VGA|vga_clock_gen|Add0~5_sumout ;
wire \VGA|vga_clock_gen|Add0~6 ;
wire \VGA|vga_clock_gen|Add0~1_sumout ;
wire \VGA|vga_clock_gen|Add0~2 ;
wire \VGA|vga_clock_gen|Add0~13_sumout ;
wire \VGA|vga_clock_gen|counter_value[21]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~14 ;
wire \VGA|vga_clock_gen|Add0~9_sumout ;
wire \VGA|vga_clock_gen|Add0~10 ;
wire \VGA|vga_clock_gen|Add0~53_sumout ;
wire \VGA|vga_clock_gen|Add0~54 ;
wire \VGA|vga_clock_gen|Add0~49_sumout ;
wire \VGA|vga_clock_gen|Add0~50 ;
wire \VGA|vga_clock_gen|Add0~45_sumout ;
wire \VGA|vga_clock_gen|Add0~46 ;
wire \VGA|vga_clock_gen|Add0~41_sumout ;
wire \VGA|vga_clock_gen|Add0~42 ;
wire \VGA|vga_clock_gen|Add0~37_sumout ;
wire \VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~38 ;
wire \VGA|vga_clock_gen|Add0~33_sumout ;
wire \VGA|vga_clock_gen|counter_value[24]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~2_combout ;
wire \VGA|vga_clock_gen|Equal0~5_combout ;
wire \VGA|vga_clock_gen|Add0~34 ;
wire \VGA|vga_clock_gen|Add0~77_sumout ;
wire \VGA|vga_clock_gen|Add0~78 ;
wire \VGA|vga_clock_gen|Add0~73_sumout ;
wire \VGA|vga_clock_gen|Add0~74 ;
wire \VGA|vga_clock_gen|Add0~69_sumout ;
wire \VGA|vga_clock_gen|Equal0~3_combout ;
wire \VGA|vga_clock_gen|counter_value[19]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~0_combout ;
wire \VGA|vga_clock_gen|counter_value[3]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~1_combout ;
wire \VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~4_combout ;
wire \VGA|vga_clock_gen|Equal0~6_combout ;
wire \VGA|vga_clock_gen|divided_clk~0_combout ;
wire \VGA|vga_clock_gen|divided_clk~q ;
wire \VGA|vga_horizontal|Add0~61_sumout ;
wire \VGA|vga_horizontal|LessThan0~2_combout ;
wire \VGA|vga_horizontal|LessThan0~1_combout ;
wire \VGA|vga_horizontal|LessThan0~3_combout ;
wire \VGA|vga_horizontal|Add0~62 ;
wire \VGA|vga_horizontal|Add0~57_sumout ;
wire \VGA|vga_horizontal|Add0~58 ;
wire \VGA|vga_horizontal|Add0~53_sumout ;
wire \VGA|vga_horizontal|Add0~54 ;
wire \VGA|vga_horizontal|Add0~49_sumout ;
wire \VGA|vga_horizontal|Add0~50 ;
wire \VGA|vga_horizontal|Add0~45_sumout ;
wire \VGA|vga_horizontal|Add0~46 ;
wire \VGA|vga_horizontal|Add0~1_sumout ;
wire \VGA|vga_horizontal|Add0~2 ;
wire \VGA|vga_horizontal|Add0~5_sumout ;
wire \VGA|vga_horizontal|Add0~6 ;
wire \VGA|vga_horizontal|Add0~37_sumout ;
wire \VGA|vga_horizontal|Add0~38 ;
wire \VGA|vga_horizontal|Add0~41_sumout ;
wire \VGA|vga_horizontal|Add0~42 ;
wire \VGA|vga_horizontal|Add0~9_sumout ;
wire \VGA|vga_horizontal|Add0~10 ;
wire \VGA|vga_horizontal|Add0~33_sumout ;
wire \VGA|vga_horizontal|Add0~34 ;
wire \VGA|vga_horizontal|Add0~17_sumout ;
wire \VGA|vga_horizontal|Add0~18 ;
wire \VGA|vga_horizontal|Add0~29_sumout ;
wire \VGA|vga_horizontal|Add0~30 ;
wire \VGA|vga_horizontal|Add0~13_sumout ;
wire \VGA|vga_horizontal|Add0~14 ;
wire \VGA|vga_horizontal|Add0~25_sumout ;
wire \VGA|vga_horizontal|Add0~26 ;
wire \VGA|vga_horizontal|Add0~21_sumout ;
wire \VGA|vga_horizontal|LessThan0~0_combout ;
wire \VGA|LessThan0~0_combout ;
wire \VGA|vga_Vertical|Add0~61_sumout ;
wire \VGA|vga_Vertical|Add0~30 ;
wire \VGA|vga_Vertical|Add0~41_sumout ;
wire \VGA|vga_horizontal|enable_V_Counter~q ;
wire \VGA|vga_Vertical|Add0~42 ;
wire \VGA|vga_Vertical|Add0~37_sumout ;
wire \VGA|vga_Vertical|Add0~38 ;
wire \VGA|vga_Vertical|Add0~33_sumout ;
wire \VGA|vga_Vertical|Add0~34 ;
wire \VGA|vga_Vertical|Add0~1_sumout ;
wire \VGA|vga_Vertical|Add0~2 ;
wire \VGA|vga_Vertical|Add0~25_sumout ;
wire \VGA|vga_Vertical|Add0~26 ;
wire \VGA|vga_Vertical|Add0~21_sumout ;
wire \VGA|vga_Vertical|Add0~22 ;
wire \VGA|vga_Vertical|Add0~17_sumout ;
wire \VGA|vga_Vertical|Add0~18 ;
wire \VGA|vga_Vertical|Add0~13_sumout ;
wire \VGA|vga_Vertical|Add0~14 ;
wire \VGA|vga_Vertical|Add0~9_sumout ;
wire \VGA|vga_Vertical|Add0~10 ;
wire \VGA|vga_Vertical|Add0~5_sumout ;
wire \VGA|vga_Vertical|LessThan0~0_combout ;
wire \VGA|vga_Vertical|LessThan0~1_combout ;
wire \VGA|vga_Vertical|Add0~62 ;
wire \VGA|vga_Vertical|Add0~45_sumout ;
wire \VGA|vga_Vertical|Add0~46 ;
wire \VGA|vga_Vertical|Add0~49_sumout ;
wire \VGA|vga_Vertical|Add0~50 ;
wire \VGA|vga_Vertical|Add0~57_sumout ;
wire \VGA|vga_Vertical|Add0~58 ;
wire \VGA|vga_Vertical|Add0~53_sumout ;
wire \VGA|vga_Vertical|Add0~54 ;
wire \VGA|vga_Vertical|Add0~29_sumout ;
wire \VGA|LessThan20~0_combout ;
wire \VGA|LessThan1~0_combout ;
wire \VGA|LessThan1~1_combout ;
wire \VGA|LessThan21~0_combout ;
wire \VGA|LessThan20~2_combout ;
wire \VGA|LessThan21~1_combout ;
wire \VGA|always0~15_combout ;
wire \VGA|always0~8_combout ;
wire \VGA|always0~7_combout ;
wire \VGA|always0~5_combout ;
wire \VGA|always0~6_combout ;
wire \VGA|always0~9_combout ;
wire \VGA|always0~2_combout ;
wire \VGA|always0~1_combout ;
wire \VGA|always0~0_combout ;
wire \VGA|always0~3_combout ;
wire \VGA|LessThan6~1_combout ;
wire \VGA|LessThan7~0_combout ;
wire \VGA|LessThan6~0_combout ;
wire \VGA|always0~14_combout ;
wire \VGA|always0~11_combout ;
wire \VGA|always0~12_combout ;
wire \VGA|always0~10_combout ;
wire \VGA|always0~13_combout ;
wire \VGA|red[0]~5_combout ;
wire \VGA|red[0]~4_combout ;
wire \move~input_o ;
wire \move~inputCLKENA0_outclk ;
wire \cont|temp~1_combout ;
wire \cont|temp~3_combout ;
wire \cont|temp[1]~2_combout ;
wire \cont|temp[2]~0_combout ;
wire \JUEGO|pd2|Decoder0~6_combout ;
wire \JUEGO|pd1|out_en[1]~4_combout ;
wire \reset~input_o ;
wire \JUEGO|pd2|Decoder0~3_combout ;
wire \JUEGO|pd2|Decoder0~2_combout ;
wire \JUEGO|pd1|out_en[7]~8_combout ;
wire \JUEGO|pd1|out_en[6]~0_combout ;
wire \JUEGO|pd1|out_en[4]~1_combout ;
wire \JUEGO|pd1|out_en[5]~2_combout ;
wire \JUEGO|timer_30_segundos|Add0~9_sumout ;
wire \JUEGO|timer_30_segundos|Add0~2 ;
wire \JUEGO|timer_30_segundos|Add0~5_sumout ;
wire \JUEGO|timer_30_segundos|Equal0~1_combout ;
wire \JUEGO|timer_30_segundos|Equal1~0_combout ;
wire \select~input_o ;
wire \JUEGO|timer_30_segundos|sec_one|finish~0_combout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[0]~0_combout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~102_cout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~57_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~58 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~61_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~62 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~65_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~66 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~69_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[4]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~70 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~73_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~74 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~77_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~78 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~81_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~82 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~85_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[8]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~86 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~89_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~90 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~93_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[10]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~94 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~97_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~98 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~33_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[12]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~34 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~37_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[13]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~38 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~41_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[14]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~42 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~45_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[15]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~46 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~49_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[16]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~50 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~53_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~54 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~9_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[18]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~10 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~13_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~14 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~17_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[20]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~18 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~21_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~22 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~25_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~26 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~29_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[23]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~30 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~1_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~2 ;
wire \JUEGO|timer_30_segundos|sec_one|Add0~5_sumout ;
wire \JUEGO|timer_30_segundos|sec_one|Equal0~1_combout ;
wire \JUEGO|timer_30_segundos|sec_one|accum[3]~DUPLICATE_q ;
wire \JUEGO|timer_30_segundos|sec_one|Equal0~2_combout ;
wire \JUEGO|timer_30_segundos|sec_one|Equal0~3_combout ;
wire \JUEGO|timer_30_segundos|sec_one|Equal0~0_combout ;
wire \JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ;
wire \JUEGO|timer_30_segundos|sec_one|finish~q ;
wire \JUEGO|timer_30_segundos|status~0_combout ;
wire \JUEGO|timer_30_segundos|status~q ;
wire \JUEGO|timer_30_segundos|accum[8]~1_combout ;
wire \JUEGO|timer_30_segundos|Add0~6 ;
wire \JUEGO|timer_30_segundos|Add0~33_sumout ;
wire \JUEGO|timer_30_segundos|Add0~34 ;
wire \JUEGO|timer_30_segundos|Add0~29_sumout ;
wire \JUEGO|timer_30_segundos|Add0~30 ;
wire \JUEGO|timer_30_segundos|Add0~25_sumout ;
wire \JUEGO|timer_30_segundos|Add0~26 ;
wire \JUEGO|timer_30_segundos|Add0~21_sumout ;
wire \JUEGO|timer_30_segundos|Add0~22 ;
wire \JUEGO|timer_30_segundos|Add0~17_sumout ;
wire \JUEGO|timer_30_segundos|Add0~18 ;
wire \JUEGO|timer_30_segundos|Add0~13_sumout ;
wire \JUEGO|timer_30_segundos|Equal0~0_combout ;
wire \JUEGO|timer_30_segundos|accum[8]~0_combout ;
wire \JUEGO|timer_30_segundos|Add0~10 ;
wire \JUEGO|timer_30_segundos|Add0~1_sumout ;
wire \JUEGO|timer_30_segundos|finish_30sec~0_combout ;
wire \JUEGO|timer_30_segundos|finish_30sec~q ;
wire \JUEGO|comb~0_combout ;
wire \sel|O~0_combout ;
wire \sel|O~q ;
wire \JUEGO|new_play~0_combout ;
wire \JUEGO|new_play~combout ;
wire \JUEGO|new_pc~combout ;
wire \JUEGO|position_reg_unit|pos9[0]~1_combout ;
wire \JUEGO|position_reg_unit|pos2[0]~1_combout ;
wire \JUEGO|mark_new_position|changed~1_combout ;
wire \JUEGO|position_reg_unit|pos3[0]~1_combout ;
wire \JUEGO|pd2|Decoder0~7_combout ;
wire \JUEGO|position_reg_unit|pos3[1]~0_combout ;
wire \JUEGO|pd1|out_en[2]~5_combout ;
wire \JUEGO|mark_new_position|always0~0_combout ;
wire \JUEGO|mark_new_position|pos33~0_combout ;
wire \JUEGO|imd_unit|temp3~0_combout ;
wire \JUEGO|pd1|out_en[0]~3_combout ;
wire \JUEGO|pd2|Decoder0~5_combout ;
wire \JUEGO|position_reg_unit|pos1[1]~0_combout ;
wire \JUEGO|position_reg_unit|pos1[0]~1_combout ;
wire \JUEGO|mark_new_position|pos11~0_combout ;
wire \JUEGO|imd_unit|temp1~0_combout ;
wire \JUEGO|imd_unit|temp2~0_combout ;
wire \JUEGO|mark_new_position|changed~5_combout ;
wire \JUEGO|position_reg_unit|pos8[0]~0_combout ;
wire \JUEGO|mark_new_position|pos99~0_combout ;
wire \JUEGO|imd_unit|temp9~0_combout ;
wire \JUEGO|mark_new_position|pos44~0_combout ;
wire \JUEGO|position_reg_unit|pos4[0]~1_combout ;
wire \JUEGO|pd2|Decoder0~4_combout ;
wire \JUEGO|position_reg_unit|pos4[1]~0_combout ;
wire \JUEGO|pd1|out_en[3]~6_combout ;
wire \JUEGO|mark_new_position|pos44~1_combout ;
wire \JUEGO|imd_unit|temp4~0_combout ;
wire \JUEGO|pd2|Decoder0~0_combout ;
wire \JUEGO|position_reg_unit|pos7[1]~0_combout ;
wire \JUEGO|position_reg_unit|pos7[0]~1_combout ;
wire \JUEGO|mark_new_position|always0~2_combout ;
wire \JUEGO|position_reg_unit|pos5[0]~1_combout ;
wire \JUEGO|pd2|Decoder0~1_combout ;
wire \JUEGO|position_reg_unit|pos5[1]~0_combout ;
wire \JUEGO|mark_new_position|always0~1_combout ;
wire \JUEGO|position_reg_unit|pos6[0]~0_combout ;
wire \JUEGO|mark_new_position|changed~0_combout ;
wire \JUEGO|mark_new_position|changed~4_combout ;
wire \JUEGO|mark_new_position|pos77~0_combout ;
wire \JUEGO|imd_unit|temp7~0_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~0_combout ;
wire \cont|Equal0~0_combout ;
wire \JUEGO|position_reg_unit|pos9[0]~0_combout ;
wire \JUEGO|mark_new_position|changed~7_combout ;
wire \JUEGO|mark_new_position|changed~q ;
wire \JUEGO|mark_new_position|pos22~0_combout ;
wire \JUEGO|mark_new_position|changed~2_combout ;
wire \JUEGO|mark_new_position|changed~3_combout ;
wire \JUEGO|mark_new_position|pos88~0_combout ;
wire \JUEGO|mark_new_position|pos88~1_combout ;
wire \JUEGO|mark_new_position|pos55~0_combout ;
wire \JUEGO|win_detect_unit|u5|winner~combout ;
wire \JUEGO|mark_new_position|changed~6_combout ;
wire \JUEGO|mark_new_position|pos66~0_combout ;
wire \JUEGO|win_detect_unit|u6|winner~combout ;
wire \JUEGO|win_detect_unit|u2|winner~combout ;
wire \Equal0~0_combout ;
wire \JUEGO|win_detect_unit|u8|winner~combout ;
wire \JUEGO|tic_tac_toe_controller|always1~0_combout ;
wire \JUEGO|win_detect_unit|u1|winner~combout ;
wire \JUEGO|win_detect_unit|u4|winner~combout ;
wire \JUEGO|nsd_unit|no_space~0_combout ;
wire \JUEGO|nsd_unit|no_space~1_combout ;
wire \JUEGO|nsd_unit|no_space~2_combout ;
wire \JUEGO|tic_tac_toe_controller|always1~1_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector6~0_combout ;
wire \JUEGO|nsd_unit|temp6~combout ;
wire \JUEGO|nsd_unit|temp5~combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~5_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~15_combout ;
wire \JUEGO|nsd_unit|temp3~combout ;
wire \JUEGO|nsd_unit|temp4~combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~14_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~7_combout ;
wire \JUEGO|win_detect_unit|u4|temp3~combout ;
wire \JUEGO|imd_unit|temp19~0_combout ;
wire \JUEGO|nsd_unit|temp2~combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~6_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector7~1_combout ;
wire \JUEGO|tic_tac_toe_controller|always1~2_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector0~0_combout ;
wire \JUEGO|tic_tac_toe_controller|next_state.GAME_DONE_96~combout ;
wire \JUEGO|tic_tac_toe_controller|current_state.GAME_DONE~q ;
wire \JUEGO|tic_tac_toe_controller|Selector6~1_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~11_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector6~2_combout ;
wire \JUEGO|tic_tac_toe_controller|next_state.IDLE_135~combout ;
wire \JUEGO|tic_tac_toe_controller|current_state.IDLE~0_combout ;
wire \JUEGO|tic_tac_toe_controller|current_state.IDLE~q ;
wire \JUEGO|tic_tac_toe_controller|Selector4~0_combout ;
wire \JUEGO|tic_tac_toe_controller|next_state.PLAYER_122~combout ;
wire \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ;
wire \JUEGO|position_reg_unit|pos6[1]~1_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~2_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~3_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~12_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~13_combout ;
wire \JUEGO|imd_unit|temp14~combout ;
wire \JUEGO|imd_unit|temp19~combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~4_combout ;
wire \JUEGO|position_reg_unit|pos8[1]~1_combout ;
wire \JUEGO|imd_unit|temp18~0_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~1_combout ;
wire \JUEGO|position_reg_unit|pos2[1]~0_combout ;
wire \JUEGO|mark_new_position|pos22~1_combout ;
wire \JUEGO|imd_unit|temp12~combout ;
wire \JUEGO|imd_unit|temp17~combout ;
wire \JUEGO|imd_unit|temp11~combout ;
wire \JUEGO|imd_unit|temp13~combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~8_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~9_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~10_combout ;
wire \JUEGO|tic_tac_toe_controller|next_state.COMPUTER_109~combout ;
wire \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ;
wire \JUEGO|tic_tac_toe_controller|comb~0_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector7~0_combout ;
wire \JUEGO|tic_tac_toe_controller|computer_play~combout ;
wire \JUEGO|pd1|out_en[8]~7_combout ;
wire \JUEGO|win_detect_unit|u7|winner~combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \selected[2]~2_combout ;
wire \selected[0]~1_combout ;
wire \selected[3]~3_combout ;
wire \selected[1]~0_combout ;
wire \VGA|red[0]~6_combout ;
wire \VGA|red[0]~2_combout ;
wire \VGA|Equal17~0_combout ;
wire \VGA|Equal8~0_combout ;
wire \VGA|red[0]~3_combout ;
wire \VGA|red[0]~7_combout ;
wire \VGA|LessThan24~0_combout ;
wire \VGA|LessThan20~1_combout ;
wire \VGA|always0~4_combout ;
wire \VGA|LessThan9~0_combout ;
wire \VGA|red[0]~0_combout ;
wire \VGA|Equal2~0_combout ;
wire \VGA|red[0]~1_combout ;
wire \VGA|red[0]~8_combout ;
wire \VGA|LessThan4~0_combout ;
wire \VGA|red[0]~11_combout ;
wire \VGA|always0~27_combout ;
wire \VGA|always0~26_combout ;
wire \VGA|always0~28_combout ;
wire \VGA|WideNor0~0_combout ;
wire \VGA|red[0]~23_combout ;
wire \VGA|always0~16_combout ;
wire \VGA|LessThan24~1_combout ;
wire \VGA|LessThan8~0_combout ;
wire \VGA|LessThan4~1_combout ;
wire \VGA|red[0]~61_combout ;
wire \VGA|WideNor4~0_combout ;
wire \VGA|always0~19_combout ;
wire \VGA|always0~20_combout ;
wire \VGA|always0~17_combout ;
wire \VGA|always0~18_combout ;
wire \VGA|always0~21_combout ;
wire \VGA|red[0]~20_combout ;
wire \VGA|always0~29_combout ;
wire \VGA|red[0]~19_combout ;
wire \VGA|always0~23_combout ;
wire \VGA|always0~22_combout ;
wire \VGA|always0~24_combout ;
wire \VGA|red[0]~21_combout ;
wire \VGA|red[0]~22_combout ;
wire \VGA|red[0]~15_combout ;
wire \VGA|red[0]~13_combout ;
wire \VGA|LessThan25~0_combout ;
wire \VGA|red[0]~16_combout ;
wire \VGA|red[0]~17_combout ;
wire \VGA|WideNor7~0_combout ;
wire \VGA|always0~25_combout ;
wire \VGA|red[0]~14_combout ;
wire \VGA|red[0]~18_combout ;
wire \VGA|red[0]~10_combout ;
wire \VGA|red[0]~9_combout ;
wire \VGA|WideNor1~0_combout ;
wire \VGA|red[0]~12_combout ;
wire \VGA|Add1~0_combout ;
wire \VGA|red[0]~24_combout ;
wire \VGA|Add1~122_combout ;
wire \VGA|Add14~14 ;
wire \VGA|Add14~18 ;
wire \VGA|Add14~22 ;
wire \VGA|Add14~26 ;
wire \VGA|Add14~30 ;
wire \VGA|Add14~34 ;
wire \VGA|Add14~38 ;
wire \VGA|Add14~42 ;
wire \VGA|Add14~46 ;
wire \VGA|Add14~50 ;
wire \VGA|Add14~10 ;
wire \VGA|Add14~6 ;
wire \VGA|Add14~1_sumout ;
wire \VGA|Add21~66 ;
wire \VGA|Add21~62 ;
wire \VGA|Add21~1_sumout ;
wire \VGA|Add21~61_sumout ;
wire \VGA|Add21~65_sumout ;
wire \VGA|Add22~70_cout ;
wire \VGA|Add22~66_cout ;
wire \VGA|Add22~1_sumout ;
wire \VGA|Add21~2 ;
wire \VGA|Add21~5_sumout ;
wire \VGA|Add22~2 ;
wire \VGA|Add22~5_sumout ;
wire \VGA|Add21~6 ;
wire \VGA|Add21~9_sumout ;
wire \VGA|Add22~6 ;
wire \VGA|Add22~9_sumout ;
wire \VGA|Add21~10 ;
wire \VGA|Add21~13_sumout ;
wire \VGA|Add22~10 ;
wire \VGA|Add22~13_sumout ;
wire \VGA|Add21~14 ;
wire \VGA|Add21~17_sumout ;
wire \VGA|Add22~14 ;
wire \VGA|Add22~17_sumout ;
wire \VGA|Add21~18 ;
wire \VGA|Add21~21_sumout ;
wire \VGA|Add22~18 ;
wire \VGA|Add22~21_sumout ;
wire \VGA|Add21~22 ;
wire \VGA|Add21~25_sumout ;
wire \VGA|Add22~22 ;
wire \VGA|Add22~25_sumout ;
wire \VGA|Add21~26 ;
wire \VGA|Add21~29_sumout ;
wire \VGA|Add22~26 ;
wire \VGA|Add22~29_sumout ;
wire \VGA|Add21~30 ;
wire \VGA|Add21~33_sumout ;
wire \VGA|Add22~30 ;
wire \VGA|Add22~33_sumout ;
wire \VGA|Add21~34 ;
wire \VGA|Add21~37_sumout ;
wire \VGA|Add22~34 ;
wire \VGA|Add22~37_sumout ;
wire \VGA|Add21~38 ;
wire \VGA|Add21~41_sumout ;
wire \VGA|Add22~38 ;
wire \VGA|Add22~41_sumout ;
wire \VGA|Add21~42 ;
wire \VGA|Add21~45_sumout ;
wire \VGA|Add22~42 ;
wire \VGA|Add22~45_sumout ;
wire \VGA|Add21~46 ;
wire \VGA|Add21~49_sumout ;
wire \VGA|Add22~46 ;
wire \VGA|Add22~49_sumout ;
wire \VGA|Add21~50 ;
wire \VGA|Add21~53_sumout ;
wire \VGA|Add22~50 ;
wire \VGA|Add22~53_sumout ;
wire \VGA|Add21~54 ;
wire \VGA|Add21~57_sumout ;
wire \VGA|Add22~54 ;
wire \VGA|Add22~57_sumout ;
wire \VGA|Add22~58 ;
wire \VGA|Add22~61_sumout ;
wire \VGA|Mult7~23 ;
wire \VGA|Add11~66 ;
wire \VGA|Add11~62 ;
wire \VGA|Add11~1_sumout ;
wire \VGA|Add11~61_sumout ;
wire \VGA|Add11~65_sumout ;
wire \VGA|Add12~70_cout ;
wire \VGA|Add12~66_cout ;
wire \VGA|Add12~1_sumout ;
wire \VGA|Add11~2 ;
wire \VGA|Add11~5_sumout ;
wire \VGA|Add12~2 ;
wire \VGA|Add12~5_sumout ;
wire \VGA|Add11~6 ;
wire \VGA|Add11~9_sumout ;
wire \VGA|Add12~6 ;
wire \VGA|Add12~9_sumout ;
wire \VGA|Add11~10 ;
wire \VGA|Add11~13_sumout ;
wire \VGA|Add12~10 ;
wire \VGA|Add12~13_sumout ;
wire \VGA|Add11~14 ;
wire \VGA|Add11~17_sumout ;
wire \VGA|Add12~14 ;
wire \VGA|Add12~17_sumout ;
wire \VGA|Add11~18 ;
wire \VGA|Add11~21_sumout ;
wire \VGA|Add12~18 ;
wire \VGA|Add12~21_sumout ;
wire \VGA|Add11~22 ;
wire \VGA|Add11~25_sumout ;
wire \VGA|Add12~22 ;
wire \VGA|Add12~25_sumout ;
wire \VGA|Add11~26 ;
wire \VGA|Add11~29_sumout ;
wire \VGA|Add12~26 ;
wire \VGA|Add12~29_sumout ;
wire \VGA|Add11~30 ;
wire \VGA|Add11~33_sumout ;
wire \VGA|Add12~30 ;
wire \VGA|Add12~33_sumout ;
wire \VGA|Add11~34 ;
wire \VGA|Add11~37_sumout ;
wire \VGA|Add12~34 ;
wire \VGA|Add12~37_sumout ;
wire \VGA|Add11~38 ;
wire \VGA|Add11~41_sumout ;
wire \VGA|Add12~38 ;
wire \VGA|Add12~41_sumout ;
wire \VGA|Add11~42 ;
wire \VGA|Add11~45_sumout ;
wire \VGA|Add12~42 ;
wire \VGA|Add12~45_sumout ;
wire \VGA|Add11~46 ;
wire \VGA|Add11~49_sumout ;
wire \VGA|Add12~46 ;
wire \VGA|Add12~49_sumout ;
wire \VGA|Add11~50 ;
wire \VGA|Add11~53_sumout ;
wire \VGA|Add12~50 ;
wire \VGA|Add12~53_sumout ;
wire \VGA|Add11~54 ;
wire \VGA|Add11~57_sumout ;
wire \VGA|Add12~54 ;
wire \VGA|Add12~57_sumout ;
wire \VGA|Add12~58 ;
wire \VGA|Add12~61_sumout ;
wire \VGA|Mult3~23 ;
wire \VGA|Add1~66_combout ;
wire \VGA|Mult6~23 ;
wire \VGA|Mult4~23 ;
wire \VGA|Add1~67_combout ;
wire \VGA|Add20~14 ;
wire \VGA|Add20~18 ;
wire \VGA|Add20~22 ;
wire \VGA|Add20~26 ;
wire \VGA|Add20~30 ;
wire \VGA|Add20~34 ;
wire \VGA|Add20~38 ;
wire \VGA|Add20~42 ;
wire \VGA|Add20~46 ;
wire \VGA|Add20~50 ;
wire \VGA|Add20~54 ;
wire \VGA|Add20~58 ;
wire \VGA|Add20~62 ;
wire \VGA|Add20~10 ;
wire \VGA|Add20~6 ;
wire \VGA|Add20~1_sumout ;
wire \VGA|Add5~70_cout ;
wire \VGA|Add5~1_sumout ;
wire \VGA|Add5~2 ;
wire \VGA|Add5~5_sumout ;
wire \VGA|Add5~6 ;
wire \VGA|Add5~9_sumout ;
wire \VGA|Add5~10 ;
wire \VGA|Add5~13_sumout ;
wire \VGA|Add5~14 ;
wire \VGA|Add5~17_sumout ;
wire \VGA|Add4~1_sumout ;
wire \VGA|Add5~18 ;
wire \VGA|Add5~21_sumout ;
wire \VGA|Add4~2 ;
wire \VGA|Add4~5_sumout ;
wire \VGA|Add5~22 ;
wire \VGA|Add5~25_sumout ;
wire \VGA|Add4~6 ;
wire \VGA|Add4~9_sumout ;
wire \VGA|Add5~26 ;
wire \VGA|Add5~29_sumout ;
wire \VGA|Add4~10 ;
wire \VGA|Add4~13_sumout ;
wire \VGA|Add5~30 ;
wire \VGA|Add5~33_sumout ;
wire \VGA|Add4~14 ;
wire \VGA|Add4~17_sumout ;
wire \VGA|Add5~34 ;
wire \VGA|Add5~37_sumout ;
wire \VGA|Add4~18 ;
wire \VGA|Add4~21_sumout ;
wire \VGA|Add5~38 ;
wire \VGA|Add5~41_sumout ;
wire \VGA|Add4~22 ;
wire \VGA|Add4~25_sumout ;
wire \VGA|Add5~42 ;
wire \VGA|Add5~45_sumout ;
wire \VGA|Add4~26 ;
wire \VGA|Add4~29_sumout ;
wire \VGA|Add5~46 ;
wire \VGA|Add5~49_sumout ;
wire \VGA|Add4~30 ;
wire \VGA|Add4~33_sumout ;
wire \VGA|Add5~50 ;
wire \VGA|Add5~53_sumout ;
wire \VGA|Add4~34 ;
wire \VGA|Add4~37_sumout ;
wire \VGA|Add5~54 ;
wire \VGA|Add5~57_sumout ;
wire \VGA|Add4~38 ;
wire \VGA|Add4~41_sumout ;
wire \VGA|Add5~58 ;
wire \VGA|Add5~61_sumout ;
wire \VGA|Add5~62 ;
wire \VGA|Add5~65_sumout ;
wire \VGA|Mult1~23 ;
wire \VGA|Mult0~23 ;
wire \VGA|always0~30_combout ;
wire \VGA|Add1~68_combout ;
wire \VGA|Add1~69_combout ;
wire \VGA|Add17~14 ;
wire \VGA|Add17~18 ;
wire \VGA|Add17~22 ;
wire \VGA|Add17~26 ;
wire \VGA|Add17~30 ;
wire \VGA|Add17~34 ;
wire \VGA|Add17~38 ;
wire \VGA|Add17~42 ;
wire \VGA|Add17~46 ;
wire \VGA|Add17~50 ;
wire \VGA|Add17~54 ;
wire \VGA|Add17~58 ;
wire \VGA|Add17~10 ;
wire \VGA|Add17~6 ;
wire \VGA|Add17~1_sumout ;
wire \VGA|always0~32_combout ;
wire \VGA|always0~31_combout ;
wire \VGA|Add1~65_combout ;
wire \VGA|Add1~70_combout ;
wire \VGA|Add1~71_combout ;
wire \VGA|Mult5~23 ;
wire \VGA|Add1~72_combout ;
wire \VGA|Mult2~23 ;
wire \VGA|Mult8~23 ;
wire \VGA|Add1~73_combout ;
wire \VGA|Add14~5_sumout ;
wire \VGA|Add17~5_sumout ;
wire \VGA|Mult5~22 ;
wire \VGA|Mult2~22 ;
wire \VGA|Mult8~22 ;
wire \VGA|Add1~76_combout ;
wire \VGA|Add20~5_sumout ;
wire \VGA|Mult0~22 ;
wire \VGA|Mult1~22 ;
wire \VGA|Mult3~22 ;
wire \VGA|Mult4~22 ;
wire \VGA|Mult6~22 ;
wire \VGA|Mult7~22 ;
wire \VGA|Add1~74_combout ;
wire \VGA|Add1~75_combout ;
wire \VGA|Add14~9_sumout ;
wire \VGA|Add17~9_sumout ;
wire \VGA|Mult2~21 ;
wire \VGA|Mult5~21 ;
wire \VGA|Mult8~21 ;
wire \VGA|Add1~79_combout ;
wire \VGA|Mult1~21 ;
wire \VGA|Mult6~21 ;
wire \VGA|Mult4~21 ;
wire \VGA|Mult3~21 ;
wire \VGA|Mult7~21 ;
wire \VGA|Add1~77_combout ;
wire \VGA|Add20~9_sumout ;
wire \VGA|Mult0~21 ;
wire \VGA|Add1~78_combout ;
wire \VGA|Add14~49_sumout ;
wire \VGA|Add17~57_sumout ;
wire \VGA|Mult2~20 ;
wire \VGA|Mult5~20 ;
wire \VGA|Mult8~20 ;
wire \VGA|Add1~121_combout ;
wire \VGA|Mult7~20 ;
wire \VGA|Mult6~20 ;
wire \VGA|Mult4~20 ;
wire \VGA|Mult3~20 ;
wire \VGA|Add1~119_combout ;
wire \VGA|Mult1~20 ;
wire \VGA|Mult0~20 ;
wire \VGA|Add20~61_sumout ;
wire \VGA|Add1~120_combout ;
wire \VGA|Add14~45_sumout ;
wire \VGA|Mult2~19 ;
wire \VGA|Mult5~19 ;
wire \VGA|Add17~53_sumout ;
wire \VGA|Mult8~19 ;
wire \VGA|Add1~118_combout ;
wire \VGA|Add20~57_sumout ;
wire \VGA|Mult0~19 ;
wire \VGA|Mult1~19 ;
wire \VGA|Mult4~19 ;
wire \VGA|Mult6~19 ;
wire \VGA|Mult7~19 ;
wire \VGA|Mult3~19 ;
wire \VGA|Add1~116_combout ;
wire \VGA|Add1~117_combout ;
wire \VGA|Add14~41_sumout ;
wire \VGA|Mult2~18 ;
wire \VGA|Add17~49_sumout ;
wire \VGA|Mult5~18 ;
wire \VGA|Mult8~18 ;
wire \VGA|Add1~115_combout ;
wire \VGA|Mult0~18 ;
wire \VGA|Mult1~18 ;
wire \VGA|Mult4~18 ;
wire \VGA|Mult7~18 ;
wire \VGA|Mult6~18 ;
wire \VGA|Mult3~18 ;
wire \VGA|Add1~113_combout ;
wire \VGA|Add20~53_sumout ;
wire \VGA|Add1~114_combout ;
wire \VGA|Add14~37_sumout ;
wire \VGA|Mult5~17 ;
wire \VGA|Add17~45_sumout ;
wire \VGA|Mult2~17 ;
wire \VGA|Mult8~17 ;
wire \VGA|Add1~112_combout ;
wire \VGA|Add20~49_sumout ;
wire \VGA|Mult1~17 ;
wire \VGA|Mult0~17 ;
wire \VGA|Mult7~17 ;
wire \VGA|Mult6~17 ;
wire \VGA|Mult4~17 ;
wire \VGA|Mult3~17 ;
wire \VGA|Add1~110_combout ;
wire \VGA|Add1~111_combout ;
wire \VGA|Add14~33_sumout ;
wire \VGA|Mult4~16 ;
wire \VGA|Mult7~16 ;
wire \VGA|Mult6~16 ;
wire \VGA|Mult3~16 ;
wire \VGA|Add1~107_combout ;
wire \VGA|Mult1~16 ;
wire \VGA|Mult0~16 ;
wire \VGA|Add20~45_sumout ;
wire \VGA|Add1~108_combout ;
wire \VGA|Add17~41_sumout ;
wire \VGA|Mult5~16 ;
wire \VGA|Mult8~16 ;
wire \VGA|Mult2~16 ;
wire \VGA|Add1~109_combout ;
wire \VGA|Add14~29_sumout ;
wire \VGA|Add20~41_sumout ;
wire \VGA|Mult0~15 ;
wire \VGA|Mult1~15 ;
wire \VGA|Mult7~15 ;
wire \VGA|Mult4~15 ;
wire \VGA|Mult6~15 ;
wire \VGA|Mult3~15 ;
wire \VGA|Add1~104_combout ;
wire \VGA|Add1~105_combout ;
wire \VGA|Add17~37_sumout ;
wire \VGA|Mult8~15 ;
wire \VGA|Mult2~15 ;
wire \VGA|Mult5~15 ;
wire \VGA|Add1~106_combout ;
wire \VGA|Add14~25_sumout ;
wire \VGA|Mult8~14 ;
wire \VGA|Mult5~14 ;
wire \VGA|Mult2~14 ;
wire \VGA|Add17~33_sumout ;
wire \VGA|Add1~103_combout ;
wire \VGA|Add20~37_sumout ;
wire \VGA|Mult0~14 ;
wire \VGA|Mult1~14 ;
wire \VGA|Mult4~14 ;
wire \VGA|Mult3~14 ;
wire \VGA|Mult7~14 ;
wire \VGA|Mult6~14 ;
wire \VGA|Add1~101_combout ;
wire \VGA|Add1~102_combout ;
wire \VGA|Add14~21_sumout ;
wire \VGA|Add20~33_sumout ;
wire \VGA|Mult0~13 ;
wire \VGA|Mult1~13 ;
wire \VGA|Mult4~13 ;
wire \VGA|Mult6~13 ;
wire \VGA|Mult7~13 ;
wire \VGA|Mult3~13 ;
wire \VGA|Add1~98_combout ;
wire \VGA|Add1~99_combout ;
wire \VGA|Add17~29_sumout ;
wire \VGA|Mult5~13 ;
wire \VGA|Mult2~13 ;
wire \VGA|Mult8~13 ;
wire \VGA|Add1~100_combout ;
wire \VGA|Add14~17_sumout ;
wire \VGA|Add20~29_sumout ;
wire \VGA|Mult0~12 ;
wire \VGA|Mult1~12 ;
wire \VGA|Mult4~12 ;
wire \VGA|Mult7~12 ;
wire \VGA|Mult6~12 ;
wire \VGA|Mult3~12 ;
wire \VGA|Add1~95_combout ;
wire \VGA|Add1~96_combout ;
wire \VGA|Add17~25_sumout ;
wire \VGA|Mult5~12 ;
wire \VGA|Mult2~12 ;
wire \VGA|Mult8~12 ;
wire \VGA|Add1~97_combout ;
wire \VGA|Add14~13_sumout ;
wire \VGA|Mult4~11 ;
wire \VGA|Mult6~11 ;
wire \VGA|Mult7~11 ;
wire \VGA|Mult3~11 ;
wire \VGA|Add1~92_combout ;
wire \VGA|Mult0~11 ;
wire \VGA|Add20~25_sumout ;
wire \VGA|Mult1~11 ;
wire \VGA|Add1~93_combout ;
wire \VGA|Add17~21_sumout ;
wire \VGA|Mult2~11 ;
wire \VGA|Mult5~11 ;
wire \VGA|Mult8~11 ;
wire \VGA|Add1~94_combout ;
wire \VGA|Mult5~10 ;
wire \VGA|Add17~17_sumout ;
wire \VGA|Mult2~10 ;
wire \VGA|Mult8~10 ;
wire \VGA|Add1~91_combout ;
wire \VGA|Add20~21_sumout ;
wire \VGA|Mult0~10 ;
wire \VGA|Mult1~10 ;
wire \VGA|Mult4~10 ;
wire \VGA|Mult7~10 ;
wire \VGA|Mult3~10 ;
wire \VGA|Mult6~10 ;
wire \VGA|Add1~89_combout ;
wire \VGA|Add1~90_combout ;
wire \VGA|Add17~13_sumout ;
wire \VGA|Mult2~9 ;
wire \VGA|Mult5~9 ;
wire \VGA|Mult8~9 ;
wire \VGA|Add1~86_combout ;
wire \VGA|Add20~17_sumout ;
wire \VGA|Mult3~9 ;
wire \VGA|Mult4~9 ;
wire \VGA|Mult7~9 ;
wire \VGA|Mult6~9 ;
wire \VGA|Add1~87_combout ;
wire \VGA|Mult0~9 ;
wire \VGA|Mult1~9 ;
wire \VGA|Add1~88_combout ;
wire \VGA|Mult5~8_resulta ;
wire \VGA|Mult8~8_resulta ;
wire \VGA|Add1~83_combout ;
wire \VGA|Mult2~8_resulta ;
wire \VGA|Add1~84_combout ;
wire \VGA|Add1~82_combout ;
wire \VGA|Add1~85_combout ;
wire \VGA|Add20~13_sumout ;
wire \VGA|Mult4~8_resulta ;
wire \VGA|Mult3~8_resulta ;
wire \VGA|Mult7~8_resulta ;
wire \VGA|Mult6~8_resulta ;
wire \VGA|Add1~80_combout ;
wire \VGA|Mult1~8_resulta ;
wire \VGA|Mult0~8_resulta ;
wire \VGA|Add1~81_combout ;
wire \VGA|Add1~15 ;
wire \VGA|Add1~19 ;
wire \VGA|Add1~23 ;
wire \VGA|Add1~27 ;
wire \VGA|Add1~31 ;
wire \VGA|Add1~35 ;
wire \VGA|Add1~39 ;
wire \VGA|Add1~43 ;
wire \VGA|Add1~47 ;
wire \VGA|Add1~51 ;
wire \VGA|Add1~55 ;
wire \VGA|Add1~59 ;
wire \VGA|Add1~63 ;
wire \VGA|Add1~11 ;
wire \VGA|Add1~7 ;
wire \VGA|Add1~2_sumout ;
wire \VGA|address[15]~0_combout ;
wire \VGA|red[0]~60_combout ;
wire \VGA|address[15]~2_combout ;
wire \VGA|red[0]~59_combout ;
wire \VGA|address[15]~1_combout ;
wire \VGA|address[15]~3_combout ;
wire \VGA|Add1~10_sumout ;
wire \VGA|Add1~6_sumout ;
wire \VGA|red[0]~32_combout ;
wire \VGA|Add1~14_sumout ;
wire \VGA|Add1~18_sumout ;
wire \VGA|Add1~22_sumout ;
wire \VGA|Add1~26_sumout ;
wire \VGA|Add1~30_sumout ;
wire \VGA|Add1~34_sumout ;
wire \VGA|Add1~38_sumout ;
wire \VGA|Add1~42_sumout ;
wire \VGA|Add1~46_sumout ;
wire \VGA|Add1~50_sumout ;
wire \VGA|Add1~54_sumout ;
wire \VGA|Add1~58_sumout ;
wire \VGA|Add1~62_sumout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|red[0]~33_combout ;
wire \VGA|green[0]~6_combout ;
wire \VGA|red[0]~27_combout ;
wire \VGA|green[0]~7_combout ;
wire \VGA|red[0]~28_combout ;
wire \VGA|green[0]~1_combout ;
wire \VGA|green[0]~0_combout ;
wire \VGA|red[0]~25_combout ;
wire \VGA|red[0]~26_combout ;
wire \VGA|green[0]~4_combout ;
wire \VGA|green[0]~2_combout ;
wire \VGA|green[0]~3_combout ;
wire \VGA|green[0]~5_combout ;
wire \VGA|red[0]~29_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ;
wire \VGA|red[0]~30_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|red[0]~31_combout ;
wire \VGA|red[0]~34_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|red[1]~35_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|red[1]~36_combout ;
wire \VGA|red[1]~37_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|red[2]~38_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|red[2]~39_combout ;
wire \VGA|red[2]~40_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|red[3]~42_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|red[3]~41_combout ;
wire \VGA|red[3]~43_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|red[4]~44_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|red[4]~45_combout ;
wire \VGA|red[4]~46_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|red[5]~47_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|red[5]~48_combout ;
wire \VGA|red[5]~49_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|red[6]~50_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|red[6]~51_combout ;
wire \VGA|red[6]~52_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|red[7]~53_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|red[7]~54_combout ;
wire \VGA|red[7]~55_combout ;
wire \VGA|green[0]~8_combout ;
wire \VGA|red[0]~57_combout ;
wire \VGA|red[0]~58_combout ;
wire \VGA|green[0]~14_combout ;
wire \VGA|green[0]~9_combout ;
wire \VGA|green[0]~12_combout ;
wire \VGA|green[0]~10_combout ;
wire \VGA|red[0]~56_combout ;
wire \VGA|green[0]~13_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \VGA|green[0]~17_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|green[0]~18_combout ;
wire \VGA|green[0]~11_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \VGA|green[0]~15_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|green[0]~16_combout ;
wire \VGA|green[0]~19_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|green[1]~21_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|green[1]~20_combout ;
wire \VGA|green[1]~22_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|green[2]~24_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|green[2]~23_combout ;
wire \VGA|green[2]~25_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|green[3]~27_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|green[3]~26_combout ;
wire \VGA|green[3]~28_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|green[4]~30_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|green[4]~29_combout ;
wire \VGA|green[4]~31_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|green[5]~33_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|green[5]~32_combout ;
wire \VGA|green[5]~34_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|green[6]~36_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|green[6]~35_combout ;
wire \VGA|green[6]~37_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|green[7]~39_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|green[7]~38_combout ;
wire \VGA|green[7]~40_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ;
wire \VGA|blue[0]~2_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|blue[0]~3_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \VGA|blue[0]~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|blue[0]~1_combout ;
wire \VGA|blue[0]~4_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|blue[1]~6_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|blue[1]~5_combout ;
wire \VGA|blue[1]~7_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|blue[2]~9_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|blue[2]~8_combout ;
wire \VGA|blue[2]~10_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|blue[3]~12_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|blue[3]~11_combout ;
wire \VGA|blue[3]~13_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|blue[4]~14_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|blue[4]~15_combout ;
wire \VGA|blue[4]~16_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|blue[5]~18_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|blue[5]~17_combout ;
wire \VGA|blue[5]~19_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|blue[6]~21_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|blue[6]~20_combout ;
wire \VGA|blue[6]~22_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|blue[7]~23_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|blue[7]~24_combout ;
wire \VGA|blue[7]~25_combout ;
wire \JUEGO|timer_30_segundos|sec_one|counting~q ;
wire [15:0] \VGA|vga_horizontal|h_Count_Value ;
wire [1:0] \JUEGO|mark_new_position|pos88 ;
wire [8:0] \JUEGO|timer_30_segundos|accum ;
wire [15:0] \VGA|vga_Vertical|v_Count_Value ;
wire [31:0] \VGA|vga_clock_gen|counter_value ;
wire [3:0] \cont|temp ;
wire [1:0] \JUEGO|mark_new_position|pos77 ;
wire [1:0] \JUEGO|mark_new_position|pos11 ;
wire [1:0] \JUEGO|mark_new_position|pos99 ;
wire [2:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [1:0] \JUEGO|mark_new_position|pos55 ;
wire [1:0] \JUEGO|mark_new_position|pos22 ;
wire [1:0] \JUEGO|mark_new_position|pos33 ;
wire [1:0] \JUEGO|mark_new_position|pos44 ;
wire [1:0] \JUEGO|mark_new_position|pos66 ;
wire [2:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [25:0] \JUEGO|timer_30_segundos|sec_one|accum ;
wire [2:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [1:0] \JUEGO|position_reg_unit|pos2 ;
wire [2:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [1:0] \JUEGO|position_reg_unit|pos7 ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w ;
wire [1:0] \JUEGO|position_reg_unit|pos6 ;
wire [1:0] \JUEGO|position_reg_unit|pos1 ;
wire [1:0] \JUEGO|position_reg_unit|pos3 ;
wire [1:0] \JUEGO|position_reg_unit|pos4 ;
wire [1:0] \JUEGO|position_reg_unit|pos5 ;
wire [1:0] \JUEGO|position_reg_unit|pos9 ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w ;
wire [1:0] \JUEGO|position_reg_unit|pos8 ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w ;
wire [15:0] \VGA|address ;

wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [63:0] \VGA|Mult0~8_RESULTA_bus ;
wire [63:0] \VGA|Mult1~8_RESULTA_bus ;
wire [63:0] \VGA|Mult3~8_RESULTA_bus ;
wire [63:0] \VGA|Mult4~8_RESULTA_bus ;
wire [63:0] \VGA|Mult7~8_RESULTA_bus ;
wire [63:0] \VGA|Mult6~8_RESULTA_bus ;
wire [63:0] \VGA|Mult8~8_RESULTA_bus ;
wire [63:0] \VGA|Mult5~8_RESULTA_bus ;
wire [63:0] \VGA|Mult2~8_RESULTA_bus ;

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|Mult0~8_resulta  = \VGA|Mult0~8_RESULTA_bus [0];
assign \VGA|Mult0~9  = \VGA|Mult0~8_RESULTA_bus [1];
assign \VGA|Mult0~10  = \VGA|Mult0~8_RESULTA_bus [2];
assign \VGA|Mult0~11  = \VGA|Mult0~8_RESULTA_bus [3];
assign \VGA|Mult0~12  = \VGA|Mult0~8_RESULTA_bus [4];
assign \VGA|Mult0~13  = \VGA|Mult0~8_RESULTA_bus [5];
assign \VGA|Mult0~14  = \VGA|Mult0~8_RESULTA_bus [6];
assign \VGA|Mult0~15  = \VGA|Mult0~8_RESULTA_bus [7];
assign \VGA|Mult0~16  = \VGA|Mult0~8_RESULTA_bus [8];
assign \VGA|Mult0~17  = \VGA|Mult0~8_RESULTA_bus [9];
assign \VGA|Mult0~18  = \VGA|Mult0~8_RESULTA_bus [10];
assign \VGA|Mult0~19  = \VGA|Mult0~8_RESULTA_bus [11];
assign \VGA|Mult0~20  = \VGA|Mult0~8_RESULTA_bus [12];
assign \VGA|Mult0~21  = \VGA|Mult0~8_RESULTA_bus [13];
assign \VGA|Mult0~22  = \VGA|Mult0~8_RESULTA_bus [14];
assign \VGA|Mult0~23  = \VGA|Mult0~8_RESULTA_bus [15];
assign \VGA|Mult0~24  = \VGA|Mult0~8_RESULTA_bus [16];
assign \VGA|Mult0~25  = \VGA|Mult0~8_RESULTA_bus [17];
assign \VGA|Mult0~26  = \VGA|Mult0~8_RESULTA_bus [18];
assign \VGA|Mult0~27  = \VGA|Mult0~8_RESULTA_bus [19];
assign \VGA|Mult0~28  = \VGA|Mult0~8_RESULTA_bus [20];
assign \VGA|Mult0~29  = \VGA|Mult0~8_RESULTA_bus [21];
assign \VGA|Mult0~30  = \VGA|Mult0~8_RESULTA_bus [22];
assign \VGA|Mult0~31  = \VGA|Mult0~8_RESULTA_bus [23];
assign \VGA|Mult0~32  = \VGA|Mult0~8_RESULTA_bus [24];
assign \VGA|Mult0~33  = \VGA|Mult0~8_RESULTA_bus [25];
assign \VGA|Mult0~34  = \VGA|Mult0~8_RESULTA_bus [26];
assign \VGA|Mult0~35  = \VGA|Mult0~8_RESULTA_bus [27];
assign \VGA|Mult0~36  = \VGA|Mult0~8_RESULTA_bus [28];
assign \VGA|Mult0~37  = \VGA|Mult0~8_RESULTA_bus [29];
assign \VGA|Mult0~38  = \VGA|Mult0~8_RESULTA_bus [30];
assign \VGA|Mult0~39  = \VGA|Mult0~8_RESULTA_bus [31];
assign \VGA|Mult0~40  = \VGA|Mult0~8_RESULTA_bus [32];
assign \VGA|Mult0~41  = \VGA|Mult0~8_RESULTA_bus [33];
assign \VGA|Mult0~42  = \VGA|Mult0~8_RESULTA_bus [34];
assign \VGA|Mult0~43  = \VGA|Mult0~8_RESULTA_bus [35];
assign \VGA|Mult0~44  = \VGA|Mult0~8_RESULTA_bus [36];
assign \VGA|Mult0~45  = \VGA|Mult0~8_RESULTA_bus [37];
assign \VGA|Mult0~46  = \VGA|Mult0~8_RESULTA_bus [38];
assign \VGA|Mult0~47  = \VGA|Mult0~8_RESULTA_bus [39];
assign \VGA|Mult0~48  = \VGA|Mult0~8_RESULTA_bus [40];
assign \VGA|Mult0~49  = \VGA|Mult0~8_RESULTA_bus [41];
assign \VGA|Mult0~50  = \VGA|Mult0~8_RESULTA_bus [42];
assign \VGA|Mult0~51  = \VGA|Mult0~8_RESULTA_bus [43];
assign \VGA|Mult0~52  = \VGA|Mult0~8_RESULTA_bus [44];
assign \VGA|Mult0~53  = \VGA|Mult0~8_RESULTA_bus [45];
assign \VGA|Mult0~54  = \VGA|Mult0~8_RESULTA_bus [46];
assign \VGA|Mult0~55  = \VGA|Mult0~8_RESULTA_bus [47];
assign \VGA|Mult0~56  = \VGA|Mult0~8_RESULTA_bus [48];
assign \VGA|Mult0~57  = \VGA|Mult0~8_RESULTA_bus [49];
assign \VGA|Mult0~58  = \VGA|Mult0~8_RESULTA_bus [50];
assign \VGA|Mult0~59  = \VGA|Mult0~8_RESULTA_bus [51];
assign \VGA|Mult0~60  = \VGA|Mult0~8_RESULTA_bus [52];
assign \VGA|Mult0~61  = \VGA|Mult0~8_RESULTA_bus [53];
assign \VGA|Mult0~62  = \VGA|Mult0~8_RESULTA_bus [54];
assign \VGA|Mult0~63  = \VGA|Mult0~8_RESULTA_bus [55];
assign \VGA|Mult0~64  = \VGA|Mult0~8_RESULTA_bus [56];
assign \VGA|Mult0~65  = \VGA|Mult0~8_RESULTA_bus [57];
assign \VGA|Mult0~66  = \VGA|Mult0~8_RESULTA_bus [58];
assign \VGA|Mult0~67  = \VGA|Mult0~8_RESULTA_bus [59];
assign \VGA|Mult0~68  = \VGA|Mult0~8_RESULTA_bus [60];
assign \VGA|Mult0~69  = \VGA|Mult0~8_RESULTA_bus [61];
assign \VGA|Mult0~70  = \VGA|Mult0~8_RESULTA_bus [62];
assign \VGA|Mult0~71  = \VGA|Mult0~8_RESULTA_bus [63];

assign \VGA|Mult1~8_resulta  = \VGA|Mult1~8_RESULTA_bus [0];
assign \VGA|Mult1~9  = \VGA|Mult1~8_RESULTA_bus [1];
assign \VGA|Mult1~10  = \VGA|Mult1~8_RESULTA_bus [2];
assign \VGA|Mult1~11  = \VGA|Mult1~8_RESULTA_bus [3];
assign \VGA|Mult1~12  = \VGA|Mult1~8_RESULTA_bus [4];
assign \VGA|Mult1~13  = \VGA|Mult1~8_RESULTA_bus [5];
assign \VGA|Mult1~14  = \VGA|Mult1~8_RESULTA_bus [6];
assign \VGA|Mult1~15  = \VGA|Mult1~8_RESULTA_bus [7];
assign \VGA|Mult1~16  = \VGA|Mult1~8_RESULTA_bus [8];
assign \VGA|Mult1~17  = \VGA|Mult1~8_RESULTA_bus [9];
assign \VGA|Mult1~18  = \VGA|Mult1~8_RESULTA_bus [10];
assign \VGA|Mult1~19  = \VGA|Mult1~8_RESULTA_bus [11];
assign \VGA|Mult1~20  = \VGA|Mult1~8_RESULTA_bus [12];
assign \VGA|Mult1~21  = \VGA|Mult1~8_RESULTA_bus [13];
assign \VGA|Mult1~22  = \VGA|Mult1~8_RESULTA_bus [14];
assign \VGA|Mult1~23  = \VGA|Mult1~8_RESULTA_bus [15];
assign \VGA|Mult1~24  = \VGA|Mult1~8_RESULTA_bus [16];
assign \VGA|Mult1~25  = \VGA|Mult1~8_RESULTA_bus [17];
assign \VGA|Mult1~26  = \VGA|Mult1~8_RESULTA_bus [18];
assign \VGA|Mult1~27  = \VGA|Mult1~8_RESULTA_bus [19];
assign \VGA|Mult1~28  = \VGA|Mult1~8_RESULTA_bus [20];
assign \VGA|Mult1~29  = \VGA|Mult1~8_RESULTA_bus [21];
assign \VGA|Mult1~30  = \VGA|Mult1~8_RESULTA_bus [22];
assign \VGA|Mult1~31  = \VGA|Mult1~8_RESULTA_bus [23];
assign \VGA|Mult1~32  = \VGA|Mult1~8_RESULTA_bus [24];
assign \VGA|Mult1~33  = \VGA|Mult1~8_RESULTA_bus [25];
assign \VGA|Mult1~34  = \VGA|Mult1~8_RESULTA_bus [26];
assign \VGA|Mult1~35  = \VGA|Mult1~8_RESULTA_bus [27];
assign \VGA|Mult1~36  = \VGA|Mult1~8_RESULTA_bus [28];
assign \VGA|Mult1~37  = \VGA|Mult1~8_RESULTA_bus [29];
assign \VGA|Mult1~38  = \VGA|Mult1~8_RESULTA_bus [30];
assign \VGA|Mult1~39  = \VGA|Mult1~8_RESULTA_bus [31];
assign \VGA|Mult1~40  = \VGA|Mult1~8_RESULTA_bus [32];
assign \VGA|Mult1~41  = \VGA|Mult1~8_RESULTA_bus [33];
assign \VGA|Mult1~42  = \VGA|Mult1~8_RESULTA_bus [34];
assign \VGA|Mult1~43  = \VGA|Mult1~8_RESULTA_bus [35];
assign \VGA|Mult1~44  = \VGA|Mult1~8_RESULTA_bus [36];
assign \VGA|Mult1~45  = \VGA|Mult1~8_RESULTA_bus [37];
assign \VGA|Mult1~46  = \VGA|Mult1~8_RESULTA_bus [38];
assign \VGA|Mult1~47  = \VGA|Mult1~8_RESULTA_bus [39];
assign \VGA|Mult1~48  = \VGA|Mult1~8_RESULTA_bus [40];
assign \VGA|Mult1~49  = \VGA|Mult1~8_RESULTA_bus [41];
assign \VGA|Mult1~50  = \VGA|Mult1~8_RESULTA_bus [42];
assign \VGA|Mult1~51  = \VGA|Mult1~8_RESULTA_bus [43];
assign \VGA|Mult1~52  = \VGA|Mult1~8_RESULTA_bus [44];
assign \VGA|Mult1~53  = \VGA|Mult1~8_RESULTA_bus [45];
assign \VGA|Mult1~54  = \VGA|Mult1~8_RESULTA_bus [46];
assign \VGA|Mult1~55  = \VGA|Mult1~8_RESULTA_bus [47];
assign \VGA|Mult1~56  = \VGA|Mult1~8_RESULTA_bus [48];
assign \VGA|Mult1~57  = \VGA|Mult1~8_RESULTA_bus [49];
assign \VGA|Mult1~58  = \VGA|Mult1~8_RESULTA_bus [50];
assign \VGA|Mult1~59  = \VGA|Mult1~8_RESULTA_bus [51];
assign \VGA|Mult1~60  = \VGA|Mult1~8_RESULTA_bus [52];
assign \VGA|Mult1~61  = \VGA|Mult1~8_RESULTA_bus [53];
assign \VGA|Mult1~62  = \VGA|Mult1~8_RESULTA_bus [54];
assign \VGA|Mult1~63  = \VGA|Mult1~8_RESULTA_bus [55];
assign \VGA|Mult1~64  = \VGA|Mult1~8_RESULTA_bus [56];
assign \VGA|Mult1~65  = \VGA|Mult1~8_RESULTA_bus [57];
assign \VGA|Mult1~66  = \VGA|Mult1~8_RESULTA_bus [58];
assign \VGA|Mult1~67  = \VGA|Mult1~8_RESULTA_bus [59];
assign \VGA|Mult1~68  = \VGA|Mult1~8_RESULTA_bus [60];
assign \VGA|Mult1~69  = \VGA|Mult1~8_RESULTA_bus [61];
assign \VGA|Mult1~70  = \VGA|Mult1~8_RESULTA_bus [62];
assign \VGA|Mult1~71  = \VGA|Mult1~8_RESULTA_bus [63];

assign \VGA|Mult3~8_resulta  = \VGA|Mult3~8_RESULTA_bus [0];
assign \VGA|Mult3~9  = \VGA|Mult3~8_RESULTA_bus [1];
assign \VGA|Mult3~10  = \VGA|Mult3~8_RESULTA_bus [2];
assign \VGA|Mult3~11  = \VGA|Mult3~8_RESULTA_bus [3];
assign \VGA|Mult3~12  = \VGA|Mult3~8_RESULTA_bus [4];
assign \VGA|Mult3~13  = \VGA|Mult3~8_RESULTA_bus [5];
assign \VGA|Mult3~14  = \VGA|Mult3~8_RESULTA_bus [6];
assign \VGA|Mult3~15  = \VGA|Mult3~8_RESULTA_bus [7];
assign \VGA|Mult3~16  = \VGA|Mult3~8_RESULTA_bus [8];
assign \VGA|Mult3~17  = \VGA|Mult3~8_RESULTA_bus [9];
assign \VGA|Mult3~18  = \VGA|Mult3~8_RESULTA_bus [10];
assign \VGA|Mult3~19  = \VGA|Mult3~8_RESULTA_bus [11];
assign \VGA|Mult3~20  = \VGA|Mult3~8_RESULTA_bus [12];
assign \VGA|Mult3~21  = \VGA|Mult3~8_RESULTA_bus [13];
assign \VGA|Mult3~22  = \VGA|Mult3~8_RESULTA_bus [14];
assign \VGA|Mult3~23  = \VGA|Mult3~8_RESULTA_bus [15];
assign \VGA|Mult3~24  = \VGA|Mult3~8_RESULTA_bus [16];
assign \VGA|Mult3~25  = \VGA|Mult3~8_RESULTA_bus [17];
assign \VGA|Mult3~26  = \VGA|Mult3~8_RESULTA_bus [18];
assign \VGA|Mult3~27  = \VGA|Mult3~8_RESULTA_bus [19];
assign \VGA|Mult3~28  = \VGA|Mult3~8_RESULTA_bus [20];
assign \VGA|Mult3~29  = \VGA|Mult3~8_RESULTA_bus [21];
assign \VGA|Mult3~30  = \VGA|Mult3~8_RESULTA_bus [22];
assign \VGA|Mult3~31  = \VGA|Mult3~8_RESULTA_bus [23];
assign \VGA|Mult3~32  = \VGA|Mult3~8_RESULTA_bus [24];
assign \VGA|Mult3~33  = \VGA|Mult3~8_RESULTA_bus [25];
assign \VGA|Mult3~34  = \VGA|Mult3~8_RESULTA_bus [26];
assign \VGA|Mult3~35  = \VGA|Mult3~8_RESULTA_bus [27];
assign \VGA|Mult3~36  = \VGA|Mult3~8_RESULTA_bus [28];
assign \VGA|Mult3~37  = \VGA|Mult3~8_RESULTA_bus [29];
assign \VGA|Mult3~38  = \VGA|Mult3~8_RESULTA_bus [30];
assign \VGA|Mult3~39  = \VGA|Mult3~8_RESULTA_bus [31];
assign \VGA|Mult3~40  = \VGA|Mult3~8_RESULTA_bus [32];
assign \VGA|Mult3~41  = \VGA|Mult3~8_RESULTA_bus [33];
assign \VGA|Mult3~42  = \VGA|Mult3~8_RESULTA_bus [34];
assign \VGA|Mult3~43  = \VGA|Mult3~8_RESULTA_bus [35];
assign \VGA|Mult3~44  = \VGA|Mult3~8_RESULTA_bus [36];
assign \VGA|Mult3~45  = \VGA|Mult3~8_RESULTA_bus [37];
assign \VGA|Mult3~46  = \VGA|Mult3~8_RESULTA_bus [38];
assign \VGA|Mult3~47  = \VGA|Mult3~8_RESULTA_bus [39];
assign \VGA|Mult3~48  = \VGA|Mult3~8_RESULTA_bus [40];
assign \VGA|Mult3~49  = \VGA|Mult3~8_RESULTA_bus [41];
assign \VGA|Mult3~50  = \VGA|Mult3~8_RESULTA_bus [42];
assign \VGA|Mult3~51  = \VGA|Mult3~8_RESULTA_bus [43];
assign \VGA|Mult3~52  = \VGA|Mult3~8_RESULTA_bus [44];
assign \VGA|Mult3~53  = \VGA|Mult3~8_RESULTA_bus [45];
assign \VGA|Mult3~54  = \VGA|Mult3~8_RESULTA_bus [46];
assign \VGA|Mult3~55  = \VGA|Mult3~8_RESULTA_bus [47];
assign \VGA|Mult3~56  = \VGA|Mult3~8_RESULTA_bus [48];
assign \VGA|Mult3~57  = \VGA|Mult3~8_RESULTA_bus [49];
assign \VGA|Mult3~58  = \VGA|Mult3~8_RESULTA_bus [50];
assign \VGA|Mult3~59  = \VGA|Mult3~8_RESULTA_bus [51];
assign \VGA|Mult3~60  = \VGA|Mult3~8_RESULTA_bus [52];
assign \VGA|Mult3~61  = \VGA|Mult3~8_RESULTA_bus [53];
assign \VGA|Mult3~62  = \VGA|Mult3~8_RESULTA_bus [54];
assign \VGA|Mult3~63  = \VGA|Mult3~8_RESULTA_bus [55];
assign \VGA|Mult3~64  = \VGA|Mult3~8_RESULTA_bus [56];
assign \VGA|Mult3~65  = \VGA|Mult3~8_RESULTA_bus [57];
assign \VGA|Mult3~66  = \VGA|Mult3~8_RESULTA_bus [58];
assign \VGA|Mult3~67  = \VGA|Mult3~8_RESULTA_bus [59];
assign \VGA|Mult3~68  = \VGA|Mult3~8_RESULTA_bus [60];
assign \VGA|Mult3~69  = \VGA|Mult3~8_RESULTA_bus [61];
assign \VGA|Mult3~70  = \VGA|Mult3~8_RESULTA_bus [62];
assign \VGA|Mult3~71  = \VGA|Mult3~8_RESULTA_bus [63];

assign \VGA|Mult4~8_resulta  = \VGA|Mult4~8_RESULTA_bus [0];
assign \VGA|Mult4~9  = \VGA|Mult4~8_RESULTA_bus [1];
assign \VGA|Mult4~10  = \VGA|Mult4~8_RESULTA_bus [2];
assign \VGA|Mult4~11  = \VGA|Mult4~8_RESULTA_bus [3];
assign \VGA|Mult4~12  = \VGA|Mult4~8_RESULTA_bus [4];
assign \VGA|Mult4~13  = \VGA|Mult4~8_RESULTA_bus [5];
assign \VGA|Mult4~14  = \VGA|Mult4~8_RESULTA_bus [6];
assign \VGA|Mult4~15  = \VGA|Mult4~8_RESULTA_bus [7];
assign \VGA|Mult4~16  = \VGA|Mult4~8_RESULTA_bus [8];
assign \VGA|Mult4~17  = \VGA|Mult4~8_RESULTA_bus [9];
assign \VGA|Mult4~18  = \VGA|Mult4~8_RESULTA_bus [10];
assign \VGA|Mult4~19  = \VGA|Mult4~8_RESULTA_bus [11];
assign \VGA|Mult4~20  = \VGA|Mult4~8_RESULTA_bus [12];
assign \VGA|Mult4~21  = \VGA|Mult4~8_RESULTA_bus [13];
assign \VGA|Mult4~22  = \VGA|Mult4~8_RESULTA_bus [14];
assign \VGA|Mult4~23  = \VGA|Mult4~8_RESULTA_bus [15];
assign \VGA|Mult4~24  = \VGA|Mult4~8_RESULTA_bus [16];
assign \VGA|Mult4~25  = \VGA|Mult4~8_RESULTA_bus [17];
assign \VGA|Mult4~26  = \VGA|Mult4~8_RESULTA_bus [18];
assign \VGA|Mult4~27  = \VGA|Mult4~8_RESULTA_bus [19];
assign \VGA|Mult4~28  = \VGA|Mult4~8_RESULTA_bus [20];
assign \VGA|Mult4~29  = \VGA|Mult4~8_RESULTA_bus [21];
assign \VGA|Mult4~30  = \VGA|Mult4~8_RESULTA_bus [22];
assign \VGA|Mult4~31  = \VGA|Mult4~8_RESULTA_bus [23];
assign \VGA|Mult4~32  = \VGA|Mult4~8_RESULTA_bus [24];
assign \VGA|Mult4~33  = \VGA|Mult4~8_RESULTA_bus [25];
assign \VGA|Mult4~34  = \VGA|Mult4~8_RESULTA_bus [26];
assign \VGA|Mult4~35  = \VGA|Mult4~8_RESULTA_bus [27];
assign \VGA|Mult4~36  = \VGA|Mult4~8_RESULTA_bus [28];
assign \VGA|Mult4~37  = \VGA|Mult4~8_RESULTA_bus [29];
assign \VGA|Mult4~38  = \VGA|Mult4~8_RESULTA_bus [30];
assign \VGA|Mult4~39  = \VGA|Mult4~8_RESULTA_bus [31];
assign \VGA|Mult4~40  = \VGA|Mult4~8_RESULTA_bus [32];
assign \VGA|Mult4~41  = \VGA|Mult4~8_RESULTA_bus [33];
assign \VGA|Mult4~42  = \VGA|Mult4~8_RESULTA_bus [34];
assign \VGA|Mult4~43  = \VGA|Mult4~8_RESULTA_bus [35];
assign \VGA|Mult4~44  = \VGA|Mult4~8_RESULTA_bus [36];
assign \VGA|Mult4~45  = \VGA|Mult4~8_RESULTA_bus [37];
assign \VGA|Mult4~46  = \VGA|Mult4~8_RESULTA_bus [38];
assign \VGA|Mult4~47  = \VGA|Mult4~8_RESULTA_bus [39];
assign \VGA|Mult4~48  = \VGA|Mult4~8_RESULTA_bus [40];
assign \VGA|Mult4~49  = \VGA|Mult4~8_RESULTA_bus [41];
assign \VGA|Mult4~50  = \VGA|Mult4~8_RESULTA_bus [42];
assign \VGA|Mult4~51  = \VGA|Mult4~8_RESULTA_bus [43];
assign \VGA|Mult4~52  = \VGA|Mult4~8_RESULTA_bus [44];
assign \VGA|Mult4~53  = \VGA|Mult4~8_RESULTA_bus [45];
assign \VGA|Mult4~54  = \VGA|Mult4~8_RESULTA_bus [46];
assign \VGA|Mult4~55  = \VGA|Mult4~8_RESULTA_bus [47];
assign \VGA|Mult4~56  = \VGA|Mult4~8_RESULTA_bus [48];
assign \VGA|Mult4~57  = \VGA|Mult4~8_RESULTA_bus [49];
assign \VGA|Mult4~58  = \VGA|Mult4~8_RESULTA_bus [50];
assign \VGA|Mult4~59  = \VGA|Mult4~8_RESULTA_bus [51];
assign \VGA|Mult4~60  = \VGA|Mult4~8_RESULTA_bus [52];
assign \VGA|Mult4~61  = \VGA|Mult4~8_RESULTA_bus [53];
assign \VGA|Mult4~62  = \VGA|Mult4~8_RESULTA_bus [54];
assign \VGA|Mult4~63  = \VGA|Mult4~8_RESULTA_bus [55];
assign \VGA|Mult4~64  = \VGA|Mult4~8_RESULTA_bus [56];
assign \VGA|Mult4~65  = \VGA|Mult4~8_RESULTA_bus [57];
assign \VGA|Mult4~66  = \VGA|Mult4~8_RESULTA_bus [58];
assign \VGA|Mult4~67  = \VGA|Mult4~8_RESULTA_bus [59];
assign \VGA|Mult4~68  = \VGA|Mult4~8_RESULTA_bus [60];
assign \VGA|Mult4~69  = \VGA|Mult4~8_RESULTA_bus [61];
assign \VGA|Mult4~70  = \VGA|Mult4~8_RESULTA_bus [62];
assign \VGA|Mult4~71  = \VGA|Mult4~8_RESULTA_bus [63];

assign \VGA|Mult7~8_resulta  = \VGA|Mult7~8_RESULTA_bus [0];
assign \VGA|Mult7~9  = \VGA|Mult7~8_RESULTA_bus [1];
assign \VGA|Mult7~10  = \VGA|Mult7~8_RESULTA_bus [2];
assign \VGA|Mult7~11  = \VGA|Mult7~8_RESULTA_bus [3];
assign \VGA|Mult7~12  = \VGA|Mult7~8_RESULTA_bus [4];
assign \VGA|Mult7~13  = \VGA|Mult7~8_RESULTA_bus [5];
assign \VGA|Mult7~14  = \VGA|Mult7~8_RESULTA_bus [6];
assign \VGA|Mult7~15  = \VGA|Mult7~8_RESULTA_bus [7];
assign \VGA|Mult7~16  = \VGA|Mult7~8_RESULTA_bus [8];
assign \VGA|Mult7~17  = \VGA|Mult7~8_RESULTA_bus [9];
assign \VGA|Mult7~18  = \VGA|Mult7~8_RESULTA_bus [10];
assign \VGA|Mult7~19  = \VGA|Mult7~8_RESULTA_bus [11];
assign \VGA|Mult7~20  = \VGA|Mult7~8_RESULTA_bus [12];
assign \VGA|Mult7~21  = \VGA|Mult7~8_RESULTA_bus [13];
assign \VGA|Mult7~22  = \VGA|Mult7~8_RESULTA_bus [14];
assign \VGA|Mult7~23  = \VGA|Mult7~8_RESULTA_bus [15];
assign \VGA|Mult7~24  = \VGA|Mult7~8_RESULTA_bus [16];
assign \VGA|Mult7~25  = \VGA|Mult7~8_RESULTA_bus [17];
assign \VGA|Mult7~26  = \VGA|Mult7~8_RESULTA_bus [18];
assign \VGA|Mult7~27  = \VGA|Mult7~8_RESULTA_bus [19];
assign \VGA|Mult7~28  = \VGA|Mult7~8_RESULTA_bus [20];
assign \VGA|Mult7~29  = \VGA|Mult7~8_RESULTA_bus [21];
assign \VGA|Mult7~30  = \VGA|Mult7~8_RESULTA_bus [22];
assign \VGA|Mult7~31  = \VGA|Mult7~8_RESULTA_bus [23];
assign \VGA|Mult7~32  = \VGA|Mult7~8_RESULTA_bus [24];
assign \VGA|Mult7~33  = \VGA|Mult7~8_RESULTA_bus [25];
assign \VGA|Mult7~34  = \VGA|Mult7~8_RESULTA_bus [26];
assign \VGA|Mult7~35  = \VGA|Mult7~8_RESULTA_bus [27];
assign \VGA|Mult7~36  = \VGA|Mult7~8_RESULTA_bus [28];
assign \VGA|Mult7~37  = \VGA|Mult7~8_RESULTA_bus [29];
assign \VGA|Mult7~38  = \VGA|Mult7~8_RESULTA_bus [30];
assign \VGA|Mult7~39  = \VGA|Mult7~8_RESULTA_bus [31];
assign \VGA|Mult7~40  = \VGA|Mult7~8_RESULTA_bus [32];
assign \VGA|Mult7~41  = \VGA|Mult7~8_RESULTA_bus [33];
assign \VGA|Mult7~42  = \VGA|Mult7~8_RESULTA_bus [34];
assign \VGA|Mult7~43  = \VGA|Mult7~8_RESULTA_bus [35];
assign \VGA|Mult7~44  = \VGA|Mult7~8_RESULTA_bus [36];
assign \VGA|Mult7~45  = \VGA|Mult7~8_RESULTA_bus [37];
assign \VGA|Mult7~46  = \VGA|Mult7~8_RESULTA_bus [38];
assign \VGA|Mult7~47  = \VGA|Mult7~8_RESULTA_bus [39];
assign \VGA|Mult7~48  = \VGA|Mult7~8_RESULTA_bus [40];
assign \VGA|Mult7~49  = \VGA|Mult7~8_RESULTA_bus [41];
assign \VGA|Mult7~50  = \VGA|Mult7~8_RESULTA_bus [42];
assign \VGA|Mult7~51  = \VGA|Mult7~8_RESULTA_bus [43];
assign \VGA|Mult7~52  = \VGA|Mult7~8_RESULTA_bus [44];
assign \VGA|Mult7~53  = \VGA|Mult7~8_RESULTA_bus [45];
assign \VGA|Mult7~54  = \VGA|Mult7~8_RESULTA_bus [46];
assign \VGA|Mult7~55  = \VGA|Mult7~8_RESULTA_bus [47];
assign \VGA|Mult7~56  = \VGA|Mult7~8_RESULTA_bus [48];
assign \VGA|Mult7~57  = \VGA|Mult7~8_RESULTA_bus [49];
assign \VGA|Mult7~58  = \VGA|Mult7~8_RESULTA_bus [50];
assign \VGA|Mult7~59  = \VGA|Mult7~8_RESULTA_bus [51];
assign \VGA|Mult7~60  = \VGA|Mult7~8_RESULTA_bus [52];
assign \VGA|Mult7~61  = \VGA|Mult7~8_RESULTA_bus [53];
assign \VGA|Mult7~62  = \VGA|Mult7~8_RESULTA_bus [54];
assign \VGA|Mult7~63  = \VGA|Mult7~8_RESULTA_bus [55];
assign \VGA|Mult7~64  = \VGA|Mult7~8_RESULTA_bus [56];
assign \VGA|Mult7~65  = \VGA|Mult7~8_RESULTA_bus [57];
assign \VGA|Mult7~66  = \VGA|Mult7~8_RESULTA_bus [58];
assign \VGA|Mult7~67  = \VGA|Mult7~8_RESULTA_bus [59];
assign \VGA|Mult7~68  = \VGA|Mult7~8_RESULTA_bus [60];
assign \VGA|Mult7~69  = \VGA|Mult7~8_RESULTA_bus [61];
assign \VGA|Mult7~70  = \VGA|Mult7~8_RESULTA_bus [62];
assign \VGA|Mult7~71  = \VGA|Mult7~8_RESULTA_bus [63];

assign \VGA|Mult6~8_resulta  = \VGA|Mult6~8_RESULTA_bus [0];
assign \VGA|Mult6~9  = \VGA|Mult6~8_RESULTA_bus [1];
assign \VGA|Mult6~10  = \VGA|Mult6~8_RESULTA_bus [2];
assign \VGA|Mult6~11  = \VGA|Mult6~8_RESULTA_bus [3];
assign \VGA|Mult6~12  = \VGA|Mult6~8_RESULTA_bus [4];
assign \VGA|Mult6~13  = \VGA|Mult6~8_RESULTA_bus [5];
assign \VGA|Mult6~14  = \VGA|Mult6~8_RESULTA_bus [6];
assign \VGA|Mult6~15  = \VGA|Mult6~8_RESULTA_bus [7];
assign \VGA|Mult6~16  = \VGA|Mult6~8_RESULTA_bus [8];
assign \VGA|Mult6~17  = \VGA|Mult6~8_RESULTA_bus [9];
assign \VGA|Mult6~18  = \VGA|Mult6~8_RESULTA_bus [10];
assign \VGA|Mult6~19  = \VGA|Mult6~8_RESULTA_bus [11];
assign \VGA|Mult6~20  = \VGA|Mult6~8_RESULTA_bus [12];
assign \VGA|Mult6~21  = \VGA|Mult6~8_RESULTA_bus [13];
assign \VGA|Mult6~22  = \VGA|Mult6~8_RESULTA_bus [14];
assign \VGA|Mult6~23  = \VGA|Mult6~8_RESULTA_bus [15];
assign \VGA|Mult6~24  = \VGA|Mult6~8_RESULTA_bus [16];
assign \VGA|Mult6~25  = \VGA|Mult6~8_RESULTA_bus [17];
assign \VGA|Mult6~26  = \VGA|Mult6~8_RESULTA_bus [18];
assign \VGA|Mult6~27  = \VGA|Mult6~8_RESULTA_bus [19];
assign \VGA|Mult6~28  = \VGA|Mult6~8_RESULTA_bus [20];
assign \VGA|Mult6~29  = \VGA|Mult6~8_RESULTA_bus [21];
assign \VGA|Mult6~30  = \VGA|Mult6~8_RESULTA_bus [22];
assign \VGA|Mult6~31  = \VGA|Mult6~8_RESULTA_bus [23];
assign \VGA|Mult6~32  = \VGA|Mult6~8_RESULTA_bus [24];
assign \VGA|Mult6~33  = \VGA|Mult6~8_RESULTA_bus [25];
assign \VGA|Mult6~34  = \VGA|Mult6~8_RESULTA_bus [26];
assign \VGA|Mult6~35  = \VGA|Mult6~8_RESULTA_bus [27];
assign \VGA|Mult6~36  = \VGA|Mult6~8_RESULTA_bus [28];
assign \VGA|Mult6~37  = \VGA|Mult6~8_RESULTA_bus [29];
assign \VGA|Mult6~38  = \VGA|Mult6~8_RESULTA_bus [30];
assign \VGA|Mult6~39  = \VGA|Mult6~8_RESULTA_bus [31];
assign \VGA|Mult6~40  = \VGA|Mult6~8_RESULTA_bus [32];
assign \VGA|Mult6~41  = \VGA|Mult6~8_RESULTA_bus [33];
assign \VGA|Mult6~42  = \VGA|Mult6~8_RESULTA_bus [34];
assign \VGA|Mult6~43  = \VGA|Mult6~8_RESULTA_bus [35];
assign \VGA|Mult6~44  = \VGA|Mult6~8_RESULTA_bus [36];
assign \VGA|Mult6~45  = \VGA|Mult6~8_RESULTA_bus [37];
assign \VGA|Mult6~46  = \VGA|Mult6~8_RESULTA_bus [38];
assign \VGA|Mult6~47  = \VGA|Mult6~8_RESULTA_bus [39];
assign \VGA|Mult6~48  = \VGA|Mult6~8_RESULTA_bus [40];
assign \VGA|Mult6~49  = \VGA|Mult6~8_RESULTA_bus [41];
assign \VGA|Mult6~50  = \VGA|Mult6~8_RESULTA_bus [42];
assign \VGA|Mult6~51  = \VGA|Mult6~8_RESULTA_bus [43];
assign \VGA|Mult6~52  = \VGA|Mult6~8_RESULTA_bus [44];
assign \VGA|Mult6~53  = \VGA|Mult6~8_RESULTA_bus [45];
assign \VGA|Mult6~54  = \VGA|Mult6~8_RESULTA_bus [46];
assign \VGA|Mult6~55  = \VGA|Mult6~8_RESULTA_bus [47];
assign \VGA|Mult6~56  = \VGA|Mult6~8_RESULTA_bus [48];
assign \VGA|Mult6~57  = \VGA|Mult6~8_RESULTA_bus [49];
assign \VGA|Mult6~58  = \VGA|Mult6~8_RESULTA_bus [50];
assign \VGA|Mult6~59  = \VGA|Mult6~8_RESULTA_bus [51];
assign \VGA|Mult6~60  = \VGA|Mult6~8_RESULTA_bus [52];
assign \VGA|Mult6~61  = \VGA|Mult6~8_RESULTA_bus [53];
assign \VGA|Mult6~62  = \VGA|Mult6~8_RESULTA_bus [54];
assign \VGA|Mult6~63  = \VGA|Mult6~8_RESULTA_bus [55];
assign \VGA|Mult6~64  = \VGA|Mult6~8_RESULTA_bus [56];
assign \VGA|Mult6~65  = \VGA|Mult6~8_RESULTA_bus [57];
assign \VGA|Mult6~66  = \VGA|Mult6~8_RESULTA_bus [58];
assign \VGA|Mult6~67  = \VGA|Mult6~8_RESULTA_bus [59];
assign \VGA|Mult6~68  = \VGA|Mult6~8_RESULTA_bus [60];
assign \VGA|Mult6~69  = \VGA|Mult6~8_RESULTA_bus [61];
assign \VGA|Mult6~70  = \VGA|Mult6~8_RESULTA_bus [62];
assign \VGA|Mult6~71  = \VGA|Mult6~8_RESULTA_bus [63];

assign \VGA|Mult8~8_resulta  = \VGA|Mult8~8_RESULTA_bus [0];
assign \VGA|Mult8~9  = \VGA|Mult8~8_RESULTA_bus [1];
assign \VGA|Mult8~10  = \VGA|Mult8~8_RESULTA_bus [2];
assign \VGA|Mult8~11  = \VGA|Mult8~8_RESULTA_bus [3];
assign \VGA|Mult8~12  = \VGA|Mult8~8_RESULTA_bus [4];
assign \VGA|Mult8~13  = \VGA|Mult8~8_RESULTA_bus [5];
assign \VGA|Mult8~14  = \VGA|Mult8~8_RESULTA_bus [6];
assign \VGA|Mult8~15  = \VGA|Mult8~8_RESULTA_bus [7];
assign \VGA|Mult8~16  = \VGA|Mult8~8_RESULTA_bus [8];
assign \VGA|Mult8~17  = \VGA|Mult8~8_RESULTA_bus [9];
assign \VGA|Mult8~18  = \VGA|Mult8~8_RESULTA_bus [10];
assign \VGA|Mult8~19  = \VGA|Mult8~8_RESULTA_bus [11];
assign \VGA|Mult8~20  = \VGA|Mult8~8_RESULTA_bus [12];
assign \VGA|Mult8~21  = \VGA|Mult8~8_RESULTA_bus [13];
assign \VGA|Mult8~22  = \VGA|Mult8~8_RESULTA_bus [14];
assign \VGA|Mult8~23  = \VGA|Mult8~8_RESULTA_bus [15];
assign \VGA|Mult8~24  = \VGA|Mult8~8_RESULTA_bus [16];
assign \VGA|Mult8~25  = \VGA|Mult8~8_RESULTA_bus [17];
assign \VGA|Mult8~26  = \VGA|Mult8~8_RESULTA_bus [18];
assign \VGA|Mult8~27  = \VGA|Mult8~8_RESULTA_bus [19];
assign \VGA|Mult8~28  = \VGA|Mult8~8_RESULTA_bus [20];
assign \VGA|Mult8~29  = \VGA|Mult8~8_RESULTA_bus [21];
assign \VGA|Mult8~30  = \VGA|Mult8~8_RESULTA_bus [22];
assign \VGA|Mult8~31  = \VGA|Mult8~8_RESULTA_bus [23];
assign \VGA|Mult8~32  = \VGA|Mult8~8_RESULTA_bus [24];
assign \VGA|Mult8~33  = \VGA|Mult8~8_RESULTA_bus [25];
assign \VGA|Mult8~34  = \VGA|Mult8~8_RESULTA_bus [26];
assign \VGA|Mult8~35  = \VGA|Mult8~8_RESULTA_bus [27];
assign \VGA|Mult8~36  = \VGA|Mult8~8_RESULTA_bus [28];
assign \VGA|Mult8~37  = \VGA|Mult8~8_RESULTA_bus [29];
assign \VGA|Mult8~38  = \VGA|Mult8~8_RESULTA_bus [30];
assign \VGA|Mult8~39  = \VGA|Mult8~8_RESULTA_bus [31];
assign \VGA|Mult8~40  = \VGA|Mult8~8_RESULTA_bus [32];
assign \VGA|Mult8~41  = \VGA|Mult8~8_RESULTA_bus [33];
assign \VGA|Mult8~42  = \VGA|Mult8~8_RESULTA_bus [34];
assign \VGA|Mult8~43  = \VGA|Mult8~8_RESULTA_bus [35];
assign \VGA|Mult8~44  = \VGA|Mult8~8_RESULTA_bus [36];
assign \VGA|Mult8~45  = \VGA|Mult8~8_RESULTA_bus [37];
assign \VGA|Mult8~46  = \VGA|Mult8~8_RESULTA_bus [38];
assign \VGA|Mult8~47  = \VGA|Mult8~8_RESULTA_bus [39];
assign \VGA|Mult8~48  = \VGA|Mult8~8_RESULTA_bus [40];
assign \VGA|Mult8~49  = \VGA|Mult8~8_RESULTA_bus [41];
assign \VGA|Mult8~50  = \VGA|Mult8~8_RESULTA_bus [42];
assign \VGA|Mult8~51  = \VGA|Mult8~8_RESULTA_bus [43];
assign \VGA|Mult8~52  = \VGA|Mult8~8_RESULTA_bus [44];
assign \VGA|Mult8~53  = \VGA|Mult8~8_RESULTA_bus [45];
assign \VGA|Mult8~54  = \VGA|Mult8~8_RESULTA_bus [46];
assign \VGA|Mult8~55  = \VGA|Mult8~8_RESULTA_bus [47];
assign \VGA|Mult8~56  = \VGA|Mult8~8_RESULTA_bus [48];
assign \VGA|Mult8~57  = \VGA|Mult8~8_RESULTA_bus [49];
assign \VGA|Mult8~58  = \VGA|Mult8~8_RESULTA_bus [50];
assign \VGA|Mult8~59  = \VGA|Mult8~8_RESULTA_bus [51];
assign \VGA|Mult8~60  = \VGA|Mult8~8_RESULTA_bus [52];
assign \VGA|Mult8~61  = \VGA|Mult8~8_RESULTA_bus [53];
assign \VGA|Mult8~62  = \VGA|Mult8~8_RESULTA_bus [54];
assign \VGA|Mult8~63  = \VGA|Mult8~8_RESULTA_bus [55];
assign \VGA|Mult8~64  = \VGA|Mult8~8_RESULTA_bus [56];
assign \VGA|Mult8~65  = \VGA|Mult8~8_RESULTA_bus [57];
assign \VGA|Mult8~66  = \VGA|Mult8~8_RESULTA_bus [58];
assign \VGA|Mult8~67  = \VGA|Mult8~8_RESULTA_bus [59];
assign \VGA|Mult8~68  = \VGA|Mult8~8_RESULTA_bus [60];
assign \VGA|Mult8~69  = \VGA|Mult8~8_RESULTA_bus [61];
assign \VGA|Mult8~70  = \VGA|Mult8~8_RESULTA_bus [62];
assign \VGA|Mult8~71  = \VGA|Mult8~8_RESULTA_bus [63];

assign \VGA|Mult5~8_resulta  = \VGA|Mult5~8_RESULTA_bus [0];
assign \VGA|Mult5~9  = \VGA|Mult5~8_RESULTA_bus [1];
assign \VGA|Mult5~10  = \VGA|Mult5~8_RESULTA_bus [2];
assign \VGA|Mult5~11  = \VGA|Mult5~8_RESULTA_bus [3];
assign \VGA|Mult5~12  = \VGA|Mult5~8_RESULTA_bus [4];
assign \VGA|Mult5~13  = \VGA|Mult5~8_RESULTA_bus [5];
assign \VGA|Mult5~14  = \VGA|Mult5~8_RESULTA_bus [6];
assign \VGA|Mult5~15  = \VGA|Mult5~8_RESULTA_bus [7];
assign \VGA|Mult5~16  = \VGA|Mult5~8_RESULTA_bus [8];
assign \VGA|Mult5~17  = \VGA|Mult5~8_RESULTA_bus [9];
assign \VGA|Mult5~18  = \VGA|Mult5~8_RESULTA_bus [10];
assign \VGA|Mult5~19  = \VGA|Mult5~8_RESULTA_bus [11];
assign \VGA|Mult5~20  = \VGA|Mult5~8_RESULTA_bus [12];
assign \VGA|Mult5~21  = \VGA|Mult5~8_RESULTA_bus [13];
assign \VGA|Mult5~22  = \VGA|Mult5~8_RESULTA_bus [14];
assign \VGA|Mult5~23  = \VGA|Mult5~8_RESULTA_bus [15];
assign \VGA|Mult5~24  = \VGA|Mult5~8_RESULTA_bus [16];
assign \VGA|Mult5~25  = \VGA|Mult5~8_RESULTA_bus [17];
assign \VGA|Mult5~26  = \VGA|Mult5~8_RESULTA_bus [18];
assign \VGA|Mult5~27  = \VGA|Mult5~8_RESULTA_bus [19];
assign \VGA|Mult5~28  = \VGA|Mult5~8_RESULTA_bus [20];
assign \VGA|Mult5~29  = \VGA|Mult5~8_RESULTA_bus [21];
assign \VGA|Mult5~30  = \VGA|Mult5~8_RESULTA_bus [22];
assign \VGA|Mult5~31  = \VGA|Mult5~8_RESULTA_bus [23];
assign \VGA|Mult5~32  = \VGA|Mult5~8_RESULTA_bus [24];
assign \VGA|Mult5~33  = \VGA|Mult5~8_RESULTA_bus [25];
assign \VGA|Mult5~34  = \VGA|Mult5~8_RESULTA_bus [26];
assign \VGA|Mult5~35  = \VGA|Mult5~8_RESULTA_bus [27];
assign \VGA|Mult5~36  = \VGA|Mult5~8_RESULTA_bus [28];
assign \VGA|Mult5~37  = \VGA|Mult5~8_RESULTA_bus [29];
assign \VGA|Mult5~38  = \VGA|Mult5~8_RESULTA_bus [30];
assign \VGA|Mult5~39  = \VGA|Mult5~8_RESULTA_bus [31];
assign \VGA|Mult5~40  = \VGA|Mult5~8_RESULTA_bus [32];
assign \VGA|Mult5~41  = \VGA|Mult5~8_RESULTA_bus [33];
assign \VGA|Mult5~42  = \VGA|Mult5~8_RESULTA_bus [34];
assign \VGA|Mult5~43  = \VGA|Mult5~8_RESULTA_bus [35];
assign \VGA|Mult5~44  = \VGA|Mult5~8_RESULTA_bus [36];
assign \VGA|Mult5~45  = \VGA|Mult5~8_RESULTA_bus [37];
assign \VGA|Mult5~46  = \VGA|Mult5~8_RESULTA_bus [38];
assign \VGA|Mult5~47  = \VGA|Mult5~8_RESULTA_bus [39];
assign \VGA|Mult5~48  = \VGA|Mult5~8_RESULTA_bus [40];
assign \VGA|Mult5~49  = \VGA|Mult5~8_RESULTA_bus [41];
assign \VGA|Mult5~50  = \VGA|Mult5~8_RESULTA_bus [42];
assign \VGA|Mult5~51  = \VGA|Mult5~8_RESULTA_bus [43];
assign \VGA|Mult5~52  = \VGA|Mult5~8_RESULTA_bus [44];
assign \VGA|Mult5~53  = \VGA|Mult5~8_RESULTA_bus [45];
assign \VGA|Mult5~54  = \VGA|Mult5~8_RESULTA_bus [46];
assign \VGA|Mult5~55  = \VGA|Mult5~8_RESULTA_bus [47];
assign \VGA|Mult5~56  = \VGA|Mult5~8_RESULTA_bus [48];
assign \VGA|Mult5~57  = \VGA|Mult5~8_RESULTA_bus [49];
assign \VGA|Mult5~58  = \VGA|Mult5~8_RESULTA_bus [50];
assign \VGA|Mult5~59  = \VGA|Mult5~8_RESULTA_bus [51];
assign \VGA|Mult5~60  = \VGA|Mult5~8_RESULTA_bus [52];
assign \VGA|Mult5~61  = \VGA|Mult5~8_RESULTA_bus [53];
assign \VGA|Mult5~62  = \VGA|Mult5~8_RESULTA_bus [54];
assign \VGA|Mult5~63  = \VGA|Mult5~8_RESULTA_bus [55];
assign \VGA|Mult5~64  = \VGA|Mult5~8_RESULTA_bus [56];
assign \VGA|Mult5~65  = \VGA|Mult5~8_RESULTA_bus [57];
assign \VGA|Mult5~66  = \VGA|Mult5~8_RESULTA_bus [58];
assign \VGA|Mult5~67  = \VGA|Mult5~8_RESULTA_bus [59];
assign \VGA|Mult5~68  = \VGA|Mult5~8_RESULTA_bus [60];
assign \VGA|Mult5~69  = \VGA|Mult5~8_RESULTA_bus [61];
assign \VGA|Mult5~70  = \VGA|Mult5~8_RESULTA_bus [62];
assign \VGA|Mult5~71  = \VGA|Mult5~8_RESULTA_bus [63];

assign \VGA|Mult2~8_resulta  = \VGA|Mult2~8_RESULTA_bus [0];
assign \VGA|Mult2~9  = \VGA|Mult2~8_RESULTA_bus [1];
assign \VGA|Mult2~10  = \VGA|Mult2~8_RESULTA_bus [2];
assign \VGA|Mult2~11  = \VGA|Mult2~8_RESULTA_bus [3];
assign \VGA|Mult2~12  = \VGA|Mult2~8_RESULTA_bus [4];
assign \VGA|Mult2~13  = \VGA|Mult2~8_RESULTA_bus [5];
assign \VGA|Mult2~14  = \VGA|Mult2~8_RESULTA_bus [6];
assign \VGA|Mult2~15  = \VGA|Mult2~8_RESULTA_bus [7];
assign \VGA|Mult2~16  = \VGA|Mult2~8_RESULTA_bus [8];
assign \VGA|Mult2~17  = \VGA|Mult2~8_RESULTA_bus [9];
assign \VGA|Mult2~18  = \VGA|Mult2~8_RESULTA_bus [10];
assign \VGA|Mult2~19  = \VGA|Mult2~8_RESULTA_bus [11];
assign \VGA|Mult2~20  = \VGA|Mult2~8_RESULTA_bus [12];
assign \VGA|Mult2~21  = \VGA|Mult2~8_RESULTA_bus [13];
assign \VGA|Mult2~22  = \VGA|Mult2~8_RESULTA_bus [14];
assign \VGA|Mult2~23  = \VGA|Mult2~8_RESULTA_bus [15];
assign \VGA|Mult2~24  = \VGA|Mult2~8_RESULTA_bus [16];
assign \VGA|Mult2~25  = \VGA|Mult2~8_RESULTA_bus [17];
assign \VGA|Mult2~26  = \VGA|Mult2~8_RESULTA_bus [18];
assign \VGA|Mult2~27  = \VGA|Mult2~8_RESULTA_bus [19];
assign \VGA|Mult2~28  = \VGA|Mult2~8_RESULTA_bus [20];
assign \VGA|Mult2~29  = \VGA|Mult2~8_RESULTA_bus [21];
assign \VGA|Mult2~30  = \VGA|Mult2~8_RESULTA_bus [22];
assign \VGA|Mult2~31  = \VGA|Mult2~8_RESULTA_bus [23];
assign \VGA|Mult2~32  = \VGA|Mult2~8_RESULTA_bus [24];
assign \VGA|Mult2~33  = \VGA|Mult2~8_RESULTA_bus [25];
assign \VGA|Mult2~34  = \VGA|Mult2~8_RESULTA_bus [26];
assign \VGA|Mult2~35  = \VGA|Mult2~8_RESULTA_bus [27];
assign \VGA|Mult2~36  = \VGA|Mult2~8_RESULTA_bus [28];
assign \VGA|Mult2~37  = \VGA|Mult2~8_RESULTA_bus [29];
assign \VGA|Mult2~38  = \VGA|Mult2~8_RESULTA_bus [30];
assign \VGA|Mult2~39  = \VGA|Mult2~8_RESULTA_bus [31];
assign \VGA|Mult2~40  = \VGA|Mult2~8_RESULTA_bus [32];
assign \VGA|Mult2~41  = \VGA|Mult2~8_RESULTA_bus [33];
assign \VGA|Mult2~42  = \VGA|Mult2~8_RESULTA_bus [34];
assign \VGA|Mult2~43  = \VGA|Mult2~8_RESULTA_bus [35];
assign \VGA|Mult2~44  = \VGA|Mult2~8_RESULTA_bus [36];
assign \VGA|Mult2~45  = \VGA|Mult2~8_RESULTA_bus [37];
assign \VGA|Mult2~46  = \VGA|Mult2~8_RESULTA_bus [38];
assign \VGA|Mult2~47  = \VGA|Mult2~8_RESULTA_bus [39];
assign \VGA|Mult2~48  = \VGA|Mult2~8_RESULTA_bus [40];
assign \VGA|Mult2~49  = \VGA|Mult2~8_RESULTA_bus [41];
assign \VGA|Mult2~50  = \VGA|Mult2~8_RESULTA_bus [42];
assign \VGA|Mult2~51  = \VGA|Mult2~8_RESULTA_bus [43];
assign \VGA|Mult2~52  = \VGA|Mult2~8_RESULTA_bus [44];
assign \VGA|Mult2~53  = \VGA|Mult2~8_RESULTA_bus [45];
assign \VGA|Mult2~54  = \VGA|Mult2~8_RESULTA_bus [46];
assign \VGA|Mult2~55  = \VGA|Mult2~8_RESULTA_bus [47];
assign \VGA|Mult2~56  = \VGA|Mult2~8_RESULTA_bus [48];
assign \VGA|Mult2~57  = \VGA|Mult2~8_RESULTA_bus [49];
assign \VGA|Mult2~58  = \VGA|Mult2~8_RESULTA_bus [50];
assign \VGA|Mult2~59  = \VGA|Mult2~8_RESULTA_bus [51];
assign \VGA|Mult2~60  = \VGA|Mult2~8_RESULTA_bus [52];
assign \VGA|Mult2~61  = \VGA|Mult2~8_RESULTA_bus [53];
assign \VGA|Mult2~62  = \VGA|Mult2~8_RESULTA_bus [54];
assign \VGA|Mult2~63  = \VGA|Mult2~8_RESULTA_bus [55];
assign \VGA|Mult2~64  = \VGA|Mult2~8_RESULTA_bus [56];
assign \VGA|Mult2~65  = \VGA|Mult2~8_RESULTA_bus [57];
assign \VGA|Mult2~66  = \VGA|Mult2~8_RESULTA_bus [58];
assign \VGA|Mult2~67  = \VGA|Mult2~8_RESULTA_bus [59];
assign \VGA|Mult2~68  = \VGA|Mult2~8_RESULTA_bus [60];
assign \VGA|Mult2~69  = \VGA|Mult2~8_RESULTA_bus [61];
assign \VGA|Mult2~70  = \VGA|Mult2~8_RESULTA_bus [62];
assign \VGA|Mult2~71  = \VGA|Mult2~8_RESULTA_bus [63];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\VGA|LessThan1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|red[0]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|red[1]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|red[2]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|red[3]~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|red[4]~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|red[5]~49_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|red[6]~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|red[7]~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|green[0]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|green[1]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|green[2]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|green[3]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|green[4]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|green[5]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|green[6]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|green[7]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|blue[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|blue[1]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|blue[2]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|blue[3]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|blue[4]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|blue[5]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|blue[6]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|blue[7]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|vga_clock_gen|divided_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \finish~output (
	.i(\JUEGO|timer_30_segundos|sec_one|finish~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(finish),
	.obar());
// synopsys translate_off
defparam \finish~output .bus_hold = "false";
defparam \finish~output .open_drain_output = "false";
defparam \finish~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \counting~output (
	.i(\JUEGO|timer_30_segundos|sec_one|counting~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(counting),
	.obar());
// synopsys translate_off
defparam \counting~output .bus_hold = "false";
defparam \counting~output .open_drain_output = "false";
defparam \counting~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \finish_30sec~output (
	.i(\JUEGO|timer_30_segundos|finish_30sec~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(finish_30sec),
	.obar());
// synopsys translate_off
defparam \finish_30sec~output .bus_hold = "false";
defparam \finish_30sec~output .open_drain_output = "false";
defparam \finish_30sec~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X36_Y48_N23
dffeas \VGA|vga_clock_gen|counter_value[27]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[27]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N0
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~29 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~29_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_clock_gen|Add0~30  = CARRY(( \VGA|vga_clock_gen|counter_value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~29_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~29 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_clock_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N1
dffeas \VGA|vga_clock_gen|counter_value[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[0] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N3
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~25 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~25_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~30  ))
// \VGA|vga_clock_gen|Add0~26  = CARRY(( \VGA|vga_clock_gen|counter_value[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~30  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~25_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~25 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N5
dffeas \VGA|vga_clock_gen|counter_value[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N6
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~21 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~21_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~26  ))
// \VGA|vga_clock_gen|Add0~22  = CARRY(( \VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~26  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~21_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~21 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N8
dffeas \VGA|vga_clock_gen|counter_value[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N9
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~17 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~17_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [3] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~22  ))
// \VGA|vga_clock_gen|Add0~18  = CARRY(( \VGA|vga_clock_gen|counter_value [3] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~17_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~17 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N11
dffeas \VGA|vga_clock_gen|counter_value[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[3] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N12
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~65 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~65_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [4] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~18  ))
// \VGA|vga_clock_gen|Add0~66  = CARRY(( \VGA|vga_clock_gen|counter_value [4] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~18  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~65_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~65 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N14
dffeas \VGA|vga_clock_gen|counter_value[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[4] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N15
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~61 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~61_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [5] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~66  ))
// \VGA|vga_clock_gen|Add0~62  = CARRY(( \VGA|vga_clock_gen|counter_value [5] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~61_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~61 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N16
dffeas \VGA|vga_clock_gen|counter_value[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[5] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N18
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~57 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~57_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [6] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~62  ))
// \VGA|vga_clock_gen|Add0~58  = CARRY(( \VGA|vga_clock_gen|counter_value [6] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~62  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~57_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~57 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N19
dffeas \VGA|vga_clock_gen|counter_value[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[6] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N21
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~125 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~125_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~58  ))
// \VGA|vga_clock_gen|Add0~126  = CARRY(( \VGA|vga_clock_gen|counter_value[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~58  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~125_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~125 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~125 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N23
dffeas \VGA|vga_clock_gen|counter_value[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~121 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~121_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [8] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~126  ))
// \VGA|vga_clock_gen|Add0~122  = CARRY(( \VGA|vga_clock_gen|counter_value [8] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~126  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~121_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~121 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N25
dffeas \VGA|vga_clock_gen|counter_value[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[8] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N27
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~117 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~117_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~122  ))
// \VGA|vga_clock_gen|Add0~118  = CARRY(( \VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~122  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~117_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~117 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N29
dffeas \VGA|vga_clock_gen|counter_value[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~109 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~109_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [10] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~118  ))
// \VGA|vga_clock_gen|Add0~110  = CARRY(( \VGA|vga_clock_gen|counter_value [10] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~109_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~109 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N31
dffeas \VGA|vga_clock_gen|counter_value[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[10] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N33
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~105 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~105_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~110  ))
// \VGA|vga_clock_gen|Add0~106  = CARRY(( \VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~110  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~105_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~105 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N35
dffeas \VGA|vga_clock_gen|counter_value[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[11]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N36
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~101 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~101_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[12]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~106  ))
// \VGA|vga_clock_gen|Add0~102  = CARRY(( \VGA|vga_clock_gen|counter_value[12]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~106  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~101_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~101 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N38
dffeas \VGA|vga_clock_gen|counter_value[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[12]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N39
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~113 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~113_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[13]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~102  ))
// \VGA|vga_clock_gen|Add0~114  = CARRY(( \VGA|vga_clock_gen|counter_value[13]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~113_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~113 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N41
dffeas \VGA|vga_clock_gen|counter_value[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[13]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N42
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~97 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~97_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [14] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~114  ))
// \VGA|vga_clock_gen|Add0~98  = CARRY(( \VGA|vga_clock_gen|counter_value [14] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~114  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~97_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~97 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N44
dffeas \VGA|vga_clock_gen|counter_value[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[14] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N45
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~93 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~93_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [15] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~98  ))
// \VGA|vga_clock_gen|Add0~94  = CARRY(( \VGA|vga_clock_gen|counter_value [15] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~93_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~93 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N46
dffeas \VGA|vga_clock_gen|counter_value[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[15] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~89 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~89_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [16] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~94  ))
// \VGA|vga_clock_gen|Add0~90  = CARRY(( \VGA|vga_clock_gen|counter_value [16] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~89_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~89 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N50
dffeas \VGA|vga_clock_gen|counter_value[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[16] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N51
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~85 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~85_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [17] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~90  ))
// \VGA|vga_clock_gen|Add0~86  = CARRY(( \VGA|vga_clock_gen|counter_value [17] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~90  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~85_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~85 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N53
dffeas \VGA|vga_clock_gen|counter_value[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[17] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~81 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~81_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [18] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~86  ))
// \VGA|vga_clock_gen|Add0~82  = CARRY(( \VGA|vga_clock_gen|counter_value [18] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~86  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~81_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~81 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N56
dffeas \VGA|vga_clock_gen|counter_value[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[18] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N57
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~5 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~5_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [19] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~82  ))
// \VGA|vga_clock_gen|Add0~6  = CARRY(( \VGA|vga_clock_gen|counter_value [19] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~82  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~5_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~5 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N59
dffeas \VGA|vga_clock_gen|counter_value[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[19] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N0
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~1 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~1_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [20] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~6  ))
// \VGA|vga_clock_gen|Add0~2  = CARRY(( \VGA|vga_clock_gen|counter_value [20] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~1_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~1 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N1
dffeas \VGA|vga_clock_gen|counter_value[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[20] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N3
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~13 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~13_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[21]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~2  ))
// \VGA|vga_clock_gen|Add0~14  = CARRY(( \VGA|vga_clock_gen|counter_value[21]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~2  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~13_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~13 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N5
dffeas \VGA|vga_clock_gen|counter_value[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[21]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N6
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~9 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~9_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [22] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~14  ))
// \VGA|vga_clock_gen|Add0~10  = CARRY(( \VGA|vga_clock_gen|counter_value [22] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~9_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~9 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N8
dffeas \VGA|vga_clock_gen|counter_value[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [22]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[22] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N9
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~53 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~53_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [23] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~10  ))
// \VGA|vga_clock_gen|Add0~54  = CARRY(( \VGA|vga_clock_gen|counter_value [23] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~10  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~53_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~53 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N10
dffeas \VGA|vga_clock_gen|counter_value[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[23] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N12
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~49 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~49_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [24] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~54  ))
// \VGA|vga_clock_gen|Add0~50  = CARRY(( \VGA|vga_clock_gen|counter_value [24] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~54  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~49_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~49 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N14
dffeas \VGA|vga_clock_gen|counter_value[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[24] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N15
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~45 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~45_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [25] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~50  ))
// \VGA|vga_clock_gen|Add0~46  = CARRY(( \VGA|vga_clock_gen|counter_value [25] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~45_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~45 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_clock_gen|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N17
dffeas \VGA|vga_clock_gen|counter_value[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[25] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N18
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~41 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~41_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [26] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~46  ))
// \VGA|vga_clock_gen|Add0~42  = CARRY(( \VGA|vga_clock_gen|counter_value [26] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~46  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~41_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~41 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N20
dffeas \VGA|vga_clock_gen|counter_value[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [26]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[26] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N21
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~37 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~37_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[27]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~42  ))
// \VGA|vga_clock_gen|Add0~38  = CARRY(( \VGA|vga_clock_gen|counter_value[27]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~42  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~37_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~37 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N22
dffeas \VGA|vga_clock_gen|counter_value[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [27]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[27] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y48_N16
dffeas \VGA|vga_clock_gen|counter_value[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[25]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y48_N19
dffeas \VGA|vga_clock_gen|counter_value[26]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[26]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~33 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~33_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [28] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~38  ))
// \VGA|vga_clock_gen|Add0~34  = CARRY(( \VGA|vga_clock_gen|counter_value [28] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~33_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~33 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N25
dffeas \VGA|vga_clock_gen|counter_value[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[28] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y48_N13
dffeas \VGA|vga_clock_gen|counter_value[24]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[24]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~2 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~2_combout  = ( !\VGA|vga_clock_gen|counter_value[24]~DUPLICATE_q  & ( !\VGA|vga_clock_gen|counter_value [23] & ( (!\VGA|vga_clock_gen|counter_value [27] & (!\VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q  & 
// (!\VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q  & !\VGA|vga_clock_gen|counter_value [28]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [27]),
	.datab(!\VGA|vga_clock_gen|counter_value[25]~DUPLICATE_q ),
	.datac(!\VGA|vga_clock_gen|counter_value[26]~DUPLICATE_q ),
	.datad(!\VGA|vga_clock_gen|counter_value [28]),
	.datae(!\VGA|vga_clock_gen|counter_value[24]~DUPLICATE_q ),
	.dataf(!\VGA|vga_clock_gen|counter_value [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~2 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N40
dffeas \VGA|vga_clock_gen|counter_value[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[13] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N34
dffeas \VGA|vga_clock_gen|counter_value[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[11] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N22
dffeas \VGA|vga_clock_gen|counter_value[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[7] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N28
dffeas \VGA|vga_clock_gen|counter_value[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[9] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y49_N39
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~5 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~5_combout  = ( !\VGA|vga_clock_gen|counter_value [9] & ( !\VGA|vga_clock_gen|counter_value [10] & ( (!\VGA|vga_clock_gen|counter_value [13] & (!\VGA|vga_clock_gen|counter_value [8] & (!\VGA|vga_clock_gen|counter_value [11] & 
// !\VGA|vga_clock_gen|counter_value [7]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [13]),
	.datab(!\VGA|vga_clock_gen|counter_value [8]),
	.datac(!\VGA|vga_clock_gen|counter_value [11]),
	.datad(!\VGA|vga_clock_gen|counter_value [7]),
	.datae(!\VGA|vga_clock_gen|counter_value [9]),
	.dataf(!\VGA|vga_clock_gen|counter_value [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~5 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N27
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~77 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~77_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [29] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~34  ))
// \VGA|vga_clock_gen|Add0~78  = CARRY(( \VGA|vga_clock_gen|counter_value [29] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~34  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~77_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~77 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N29
dffeas \VGA|vga_clock_gen|counter_value[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[29] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~73 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~73_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [30] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~78  ))
// \VGA|vga_clock_gen|Add0~74  = CARRY(( \VGA|vga_clock_gen|counter_value [30] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~78  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~73_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~73 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N32
dffeas \VGA|vga_clock_gen|counter_value[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[30] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N33
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~69 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~69_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [31] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~74  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~69 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N35
dffeas \VGA|vga_clock_gen|counter_value[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[31] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~3 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~3_combout  = ( !\VGA|vga_clock_gen|counter_value [4] & ( !\VGA|vga_clock_gen|counter_value [5] & ( (!\VGA|vga_clock_gen|counter_value [29] & (!\VGA|vga_clock_gen|counter_value [30] & (!\VGA|vga_clock_gen|counter_value [31] & 
// !\VGA|vga_clock_gen|counter_value [6]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [29]),
	.datab(!\VGA|vga_clock_gen|counter_value [30]),
	.datac(!\VGA|vga_clock_gen|counter_value [31]),
	.datad(!\VGA|vga_clock_gen|counter_value [6]),
	.datae(!\VGA|vga_clock_gen|counter_value [4]),
	.dataf(!\VGA|vga_clock_gen|counter_value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~3 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N58
dffeas \VGA|vga_clock_gen|counter_value[19]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[19]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N39
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~0 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~0_combout  = (!\VGA|vga_clock_gen|counter_value [20] & !\VGA|vga_clock_gen|counter_value[19]~DUPLICATE_q )

	.dataa(!\VGA|vga_clock_gen|counter_value [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~0 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \VGA|vga_clock_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N4
dffeas \VGA|vga_clock_gen|counter_value[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [21]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[21] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N7
dffeas \VGA|vga_clock_gen|counter_value[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[2] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N10
dffeas \VGA|vga_clock_gen|counter_value[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N4
dffeas \VGA|vga_clock_gen|counter_value[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[1] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N36
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~1 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~1_combout  = ( !\VGA|vga_clock_gen|counter_value [0] & ( !\VGA|vga_clock_gen|counter_value [1] & ( (!\VGA|vga_clock_gen|counter_value [22] & (!\VGA|vga_clock_gen|counter_value [21] & (!\VGA|vga_clock_gen|counter_value [2] & 
// !\VGA|vga_clock_gen|counter_value[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [22]),
	.datab(!\VGA|vga_clock_gen|counter_value [21]),
	.datac(!\VGA|vga_clock_gen|counter_value [2]),
	.datad(!\VGA|vga_clock_gen|counter_value[3]~DUPLICATE_q ),
	.datae(!\VGA|vga_clock_gen|counter_value [0]),
	.dataf(!\VGA|vga_clock_gen|counter_value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~1 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y49_N49
dffeas \VGA|vga_clock_gen|counter_value[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[16]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N52
dffeas \VGA|vga_clock_gen|counter_value[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[17]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N37
dffeas \VGA|vga_clock_gen|counter_value[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[12] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y49_N43
dffeas \VGA|vga_clock_gen|counter_value[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[14]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N42
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~4 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~4_combout  = ( !\VGA|vga_clock_gen|counter_value [12] & ( !\VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q  & ( (!\VGA|vga_clock_gen|counter_value [15] & (!\VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q  & 
// (!\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q  & !\VGA|vga_clock_gen|counter_value [18]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [15]),
	.datab(!\VGA|vga_clock_gen|counter_value[16]~DUPLICATE_q ),
	.datac(!\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ),
	.datad(!\VGA|vga_clock_gen|counter_value [18]),
	.datae(!\VGA|vga_clock_gen|counter_value [12]),
	.dataf(!\VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~4 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~6 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~6_combout  = ( \VGA|vga_clock_gen|Equal0~1_combout  & ( \VGA|vga_clock_gen|Equal0~4_combout  & ( (\VGA|vga_clock_gen|Equal0~2_combout  & (\VGA|vga_clock_gen|Equal0~5_combout  & (\VGA|vga_clock_gen|Equal0~3_combout  & 
// \VGA|vga_clock_gen|Equal0~0_combout ))) ) ) )

	.dataa(!\VGA|vga_clock_gen|Equal0~2_combout ),
	.datab(!\VGA|vga_clock_gen|Equal0~5_combout ),
	.datac(!\VGA|vga_clock_gen|Equal0~3_combout ),
	.datad(!\VGA|vga_clock_gen|Equal0~0_combout ),
	.datae(!\VGA|vga_clock_gen|Equal0~1_combout ),
	.dataf(!\VGA|vga_clock_gen|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~6 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \VGA|vga_clock_gen|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y48_N36
cyclonev_lcell_comb \VGA|vga_clock_gen|divided_clk~0 (
// Equation(s):
// \VGA|vga_clock_gen|divided_clk~0_combout  = ( \VGA|vga_clock_gen|divided_clk~q  & ( !\VGA|vga_clock_gen|Equal0~6_combout  ) ) # ( !\VGA|vga_clock_gen|divided_clk~q  & ( \VGA|vga_clock_gen|Equal0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|Equal0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_clock_gen|divided_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|divided_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk~0 .extended_lut = "off";
defparam \VGA|vga_clock_gen|divided_clk~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \VGA|vga_clock_gen|divided_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y48_N53
dffeas \VGA|vga_clock_gen|divided_clk (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\VGA|vga_clock_gen|divided_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|divided_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|divided_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N0
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~61 (
// Equation(s):
// \VGA|vga_horizontal|Add0~61_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_horizontal|Add0~62  = CARRY(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~61_sumout ),
	.cout(\VGA|vga_horizontal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~61 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_horizontal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N51
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~2 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~2_combout  = ( \VGA|vga_horizontal|h_Count_Value [2] & ( (\VGA|vga_horizontal|h_Count_Value [1] & (\VGA|vga_horizontal|h_Count_Value [3] & (\VGA|vga_horizontal|h_Count_Value [0] & \VGA|vga_horizontal|h_Count_Value [4]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~2 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~2 .lut_mask = 64'h0000000000010001;
defparam \VGA|vga_horizontal|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N21
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~1 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~1_combout  = ( !\VGA|vga_horizontal|h_Count_Value [5] & ( (!\VGA|vga_horizontal|h_Count_Value [7] & !\VGA|vga_horizontal|h_Count_Value [6]) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~1 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~1 .lut_mask = 64'hA0A0A0A000000000;
defparam \VGA|vga_horizontal|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N57
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~3 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~3_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # ((\VGA|vga_horizontal|h_Count_Value [9] & ((!\VGA|vga_horizontal|LessThan0~1_combout ) # 
// (\VGA|vga_horizontal|LessThan0~2_combout )))) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [8] & ( !\VGA|vga_horizontal|LessThan0~0_combout  ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datac(!\VGA|vga_horizontal|LessThan0~2_combout ),
	.datad(!\VGA|vga_horizontal|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~3 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~3 .lut_mask = 64'hCCCCCCCCDDCDDDCD;
defparam \VGA|vga_horizontal|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N2
dffeas \VGA|vga_horizontal|h_Count_Value[0] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N3
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~57 (
// Equation(s):
// \VGA|vga_horizontal|Add0~57_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~62  ))
// \VGA|vga_horizontal|Add0~58  = CARRY(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~57_sumout ),
	.cout(\VGA|vga_horizontal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~57 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N5
dffeas \VGA|vga_horizontal|h_Count_Value[1] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N6
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~53 (
// Equation(s):
// \VGA|vga_horizontal|Add0~53_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~58  ))
// \VGA|vga_horizontal|Add0~54  = CARRY(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~53_sumout ),
	.cout(\VGA|vga_horizontal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~53 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N8
dffeas \VGA|vga_horizontal|h_Count_Value[2] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N9
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~49 (
// Equation(s):
// \VGA|vga_horizontal|Add0~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~54  ))
// \VGA|vga_horizontal|Add0~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~49_sumout ),
	.cout(\VGA|vga_horizontal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~49 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N11
dffeas \VGA|vga_horizontal|h_Count_Value[3] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N12
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~45 (
// Equation(s):
// \VGA|vga_horizontal|Add0~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~50  ))
// \VGA|vga_horizontal|Add0~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~45_sumout ),
	.cout(\VGA|vga_horizontal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~45 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N14
dffeas \VGA|vga_horizontal|h_Count_Value[4] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N15
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~1 (
// Equation(s):
// \VGA|vga_horizontal|Add0~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~46  ))
// \VGA|vga_horizontal|Add0~2  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~1_sumout ),
	.cout(\VGA|vga_horizontal|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~1 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N17
dffeas \VGA|vga_horizontal|h_Count_Value[5] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N18
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~5 (
// Equation(s):
// \VGA|vga_horizontal|Add0~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~2  ))
// \VGA|vga_horizontal|Add0~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~5_sumout ),
	.cout(\VGA|vga_horizontal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~5 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N20
dffeas \VGA|vga_horizontal|h_Count_Value[6] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N21
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~37 (
// Equation(s):
// \VGA|vga_horizontal|Add0~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~6  ))
// \VGA|vga_horizontal|Add0~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~37_sumout ),
	.cout(\VGA|vga_horizontal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~37 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N23
dffeas \VGA|vga_horizontal|h_Count_Value[7] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N24
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~41 (
// Equation(s):
// \VGA|vga_horizontal|Add0~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~38  ))
// \VGA|vga_horizontal|Add0~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~38  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~41_sumout ),
	.cout(\VGA|vga_horizontal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~41 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N26
dffeas \VGA|vga_horizontal|h_Count_Value[8] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N27
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~9 (
// Equation(s):
// \VGA|vga_horizontal|Add0~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~42  ))
// \VGA|vga_horizontal|Add0~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~9_sumout ),
	.cout(\VGA|vga_horizontal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~9 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N29
dffeas \VGA|vga_horizontal|h_Count_Value[9] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N30
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~33 (
// Equation(s):
// \VGA|vga_horizontal|Add0~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~10  ))
// \VGA|vga_horizontal|Add0~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~33_sumout ),
	.cout(\VGA|vga_horizontal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~33 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N32
dffeas \VGA|vga_horizontal|h_Count_Value[10] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N33
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~17 (
// Equation(s):
// \VGA|vga_horizontal|Add0~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~34  ))
// \VGA|vga_horizontal|Add0~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~34  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~17_sumout ),
	.cout(\VGA|vga_horizontal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~17 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N35
dffeas \VGA|vga_horizontal|h_Count_Value[11] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N36
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~29 (
// Equation(s):
// \VGA|vga_horizontal|Add0~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~18  ))
// \VGA|vga_horizontal|Add0~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~29_sumout ),
	.cout(\VGA|vga_horizontal|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~29 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N38
dffeas \VGA|vga_horizontal|h_Count_Value[12] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N39
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~13 (
// Equation(s):
// \VGA|vga_horizontal|Add0~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~30  ))
// \VGA|vga_horizontal|Add0~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~30  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~13_sumout ),
	.cout(\VGA|vga_horizontal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~13 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N41
dffeas \VGA|vga_horizontal|h_Count_Value[13] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N42
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~25 (
// Equation(s):
// \VGA|vga_horizontal|Add0~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~14  ))
// \VGA|vga_horizontal|Add0~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~25_sumout ),
	.cout(\VGA|vga_horizontal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~25 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N44
dffeas \VGA|vga_horizontal|h_Count_Value[14] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N45
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~21 (
// Equation(s):
// \VGA|vga_horizontal|Add0~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~21 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N47
dffeas \VGA|vga_horizontal|h_Count_Value[15] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N36
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~0 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~0_combout  = ( !\VGA|vga_horizontal|h_Count_Value [15] & ( !\VGA|vga_horizontal|h_Count_Value [10] & ( (!\VGA|vga_horizontal|h_Count_Value [11] & (!\VGA|vga_horizontal|h_Count_Value [14] & (!\VGA|vga_horizontal|h_Count_Value 
// [13] & !\VGA|vga_horizontal|h_Count_Value [12]))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [15]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~0 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_horizontal|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N30
cyclonev_lcell_comb \VGA|LessThan0~0 (
// Equation(s):
// \VGA|LessThan0~0_combout  = ( !\VGA|vga_horizontal|h_Count_Value [7] & ( \VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|LessThan0~0_combout  & (!\VGA|vga_horizontal|h_Count_Value [5] & (!\VGA|vga_horizontal|h_Count_Value [9] & 
// !\VGA|vga_horizontal|h_Count_Value [8]))) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [7] & ( !\VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|LessThan0~0_combout  & (!\VGA|vga_horizontal|h_Count_Value [9] & 
// !\VGA|vga_horizontal|h_Count_Value [8])) ) ) )

	.dataa(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [7]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan0~0 .extended_lut = "off";
defparam \VGA|LessThan0~0 .lut_mask = 64'h5000000040000000;
defparam \VGA|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N0
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~61 (
// Equation(s):
// \VGA|vga_Vertical|Add0~61_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_Vertical|Add0~62  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~61_sumout ),
	.cout(\VGA|vga_Vertical|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~61 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|vga_Vertical|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N15
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~29 (
// Equation(s):
// \VGA|vga_Vertical|Add0~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~54  ))
// \VGA|vga_Vertical|Add0~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~29_sumout ),
	.cout(\VGA|vga_Vertical|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~29 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N18
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~41 (
// Equation(s):
// \VGA|vga_Vertical|Add0~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~30  ))
// \VGA|vga_Vertical|Add0~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~41_sumout ),
	.cout(\VGA|vga_Vertical|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~41 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y49_N59
dffeas \VGA|vga_horizontal|enable_V_Counter (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|LessThan0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|enable_V_Counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|enable_V_Counter .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|enable_V_Counter .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y48_N20
dffeas \VGA|vga_Vertical|v_Count_Value[6] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N21
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~37 (
// Equation(s):
// \VGA|vga_Vertical|Add0~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~42  ))
// \VGA|vga_Vertical|Add0~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~37_sumout ),
	.cout(\VGA|vga_Vertical|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~37 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N23
dffeas \VGA|vga_Vertical|v_Count_Value[7] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N24
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~33 (
// Equation(s):
// \VGA|vga_Vertical|Add0~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~38  ))
// \VGA|vga_Vertical|Add0~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~33_sumout ),
	.cout(\VGA|vga_Vertical|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~33 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N26
dffeas \VGA|vga_Vertical|v_Count_Value[8] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N27
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~1 (
// Equation(s):
// \VGA|vga_Vertical|Add0~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~34  ))
// \VGA|vga_Vertical|Add0~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~34  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~1_sumout ),
	.cout(\VGA|vga_Vertical|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~1 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N29
dffeas \VGA|vga_Vertical|v_Count_Value[9] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N30
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~25 (
// Equation(s):
// \VGA|vga_Vertical|Add0~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~2  ))
// \VGA|vga_Vertical|Add0~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~2  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~25_sumout ),
	.cout(\VGA|vga_Vertical|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~25 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N32
dffeas \VGA|vga_Vertical|v_Count_Value[10] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N33
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~21 (
// Equation(s):
// \VGA|vga_Vertical|Add0~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~26  ))
// \VGA|vga_Vertical|Add0~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~26  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~21_sumout ),
	.cout(\VGA|vga_Vertical|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~21 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N35
dffeas \VGA|vga_Vertical|v_Count_Value[11] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N36
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~17 (
// Equation(s):
// \VGA|vga_Vertical|Add0~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~22  ))
// \VGA|vga_Vertical|Add0~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~22  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~17_sumout ),
	.cout(\VGA|vga_Vertical|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~17 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N38
dffeas \VGA|vga_Vertical|v_Count_Value[12] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N39
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~13 (
// Equation(s):
// \VGA|vga_Vertical|Add0~13_sumout  = SUM(( GND ) + ( \VGA|vga_Vertical|v_Count_Value [13] ) + ( \VGA|vga_Vertical|Add0~18  ))
// \VGA|vga_Vertical|Add0~14  = CARRY(( GND ) + ( \VGA|vga_Vertical|v_Count_Value [13] ) + ( \VGA|vga_Vertical|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~13_sumout ),
	.cout(\VGA|vga_Vertical|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~13 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \VGA|vga_Vertical|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N41
dffeas \VGA|vga_Vertical|v_Count_Value[13] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N42
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~9 (
// Equation(s):
// \VGA|vga_Vertical|Add0~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~14  ))
// \VGA|vga_Vertical|Add0~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~9_sumout ),
	.cout(\VGA|vga_Vertical|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~9 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N44
dffeas \VGA|vga_Vertical|v_Count_Value[14] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N45
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~5 (
// Equation(s):
// \VGA|vga_Vertical|Add0~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~5 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N47
dffeas \VGA|vga_Vertical|v_Count_Value[15] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N54
cyclonev_lcell_comb \VGA|vga_Vertical|LessThan0~0 (
// Equation(s):
// \VGA|vga_Vertical|LessThan0~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [15] & ( !\VGA|vga_Vertical|v_Count_Value [14] & ( (!\VGA|vga_Vertical|v_Count_Value [11] & (!\VGA|vga_Vertical|v_Count_Value [13] & (!\VGA|vga_Vertical|v_Count_Value [12] & 
// !\VGA|vga_Vertical|v_Count_Value [10]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [15]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_Vertical|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|LessThan0~0 .extended_lut = "off";
defparam \VGA|vga_Vertical|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_Vertical|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N48
cyclonev_lcell_comb \VGA|vga_Vertical|LessThan0~1 (
// Equation(s):
// \VGA|vga_Vertical|LessThan0~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [2] & ( \VGA|vga_Vertical|LessThan0~0_combout  & ( (\VGA|vga_Vertical|v_Count_Value [9] & (((!\VGA|LessThan20~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [4])) # 
// (\VGA|vga_Vertical|v_Count_Value [3]))) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [2] & ( \VGA|vga_Vertical|LessThan0~0_combout  & ( (\VGA|vga_Vertical|v_Count_Value [9] & ((!\VGA|LessThan20~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [4]))) ) ) ) # ( 
// \VGA|vga_Vertical|v_Count_Value [2] & ( !\VGA|vga_Vertical|LessThan0~0_combout  ) ) # ( !\VGA|vga_Vertical|v_Count_Value [2] & ( !\VGA|vga_Vertical|LessThan0~0_combout  ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datac(!\VGA|LessThan20~0_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [2]),
	.dataf(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|LessThan0~1 .extended_lut = "off";
defparam \VGA|vga_Vertical|LessThan0~1 .lut_mask = 64'hFFFFFFFF50555155;
defparam \VGA|vga_Vertical|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N2
dffeas \VGA|vga_Vertical|v_Count_Value[0] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N3
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~45 (
// Equation(s):
// \VGA|vga_Vertical|Add0~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~62  ))
// \VGA|vga_Vertical|Add0~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~62  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~45_sumout ),
	.cout(\VGA|vga_Vertical|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~45 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N5
dffeas \VGA|vga_Vertical|v_Count_Value[1] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N6
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~49 (
// Equation(s):
// \VGA|vga_Vertical|Add0~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~46  ))
// \VGA|vga_Vertical|Add0~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~49_sumout ),
	.cout(\VGA|vga_Vertical|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~49 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N8
dffeas \VGA|vga_Vertical|v_Count_Value[2] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N9
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~57 (
// Equation(s):
// \VGA|vga_Vertical|Add0~57_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~50  ))
// \VGA|vga_Vertical|Add0~58  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~57_sumout ),
	.cout(\VGA|vga_Vertical|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~57 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N11
dffeas \VGA|vga_Vertical|v_Count_Value[3] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N12
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~53 (
// Equation(s):
// \VGA|vga_Vertical|Add0~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~58  ))
// \VGA|vga_Vertical|Add0~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~58  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~53_sumout ),
	.cout(\VGA|vga_Vertical|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~53 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y48_N14
dffeas \VGA|vga_Vertical|v_Count_Value[4] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y48_N17
dffeas \VGA|vga_Vertical|v_Count_Value[5] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N30
cyclonev_lcell_comb \VGA|LessThan20~0 (
// Equation(s):
// \VGA|LessThan20~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [7] & ( (!\VGA|vga_Vertical|v_Count_Value [5] & (!\VGA|vga_Vertical|v_Count_Value [6] & !\VGA|vga_Vertical|v_Count_Value [8])) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan20~0 .extended_lut = "off";
defparam \VGA|LessThan20~0 .lut_mask = 64'hA000A00000000000;
defparam \VGA|LessThan20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N39
cyclonev_lcell_comb \VGA|LessThan1~0 (
// Equation(s):
// \VGA|LessThan1~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [2] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & (!\VGA|vga_Vertical|v_Count_Value [1] & !\VGA|vga_Vertical|v_Count_Value [4])) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan1~0 .extended_lut = "off";
defparam \VGA|LessThan1~0 .lut_mask = 64'hA000A00000000000;
defparam \VGA|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N36
cyclonev_lcell_comb \VGA|LessThan1~1 (
// Equation(s):
// \VGA|LessThan1~1_combout  = ( \VGA|LessThan1~0_combout  & ( (!\VGA|LessThan20~0_combout ) # ((!\VGA|vga_Vertical|LessThan0~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [9])) ) ) # ( !\VGA|LessThan1~0_combout  )

	.dataa(gnd),
	.datab(!\VGA|LessThan20~0_combout ),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan1~1 .extended_lut = "off";
defparam \VGA|LessThan1~1 .lut_mask = 64'hFFFFFFFFFFCFFFCF;
defparam \VGA|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N3
cyclonev_lcell_comb \VGA|LessThan21~0 (
// Equation(s):
// \VGA|LessThan21~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [8] & ( \VGA|vga_Vertical|v_Count_Value [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan21~0 .extended_lut = "off";
defparam \VGA|LessThan21~0 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|LessThan21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N36
cyclonev_lcell_comb \VGA|LessThan20~2 (
// Equation(s):
// \VGA|LessThan20~2_combout  = ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [2] & (!\VGA|vga_Vertical|v_Count_Value [3] & ((!\VGA|vga_Vertical|v_Count_Value [1]) # (!\VGA|vga_Vertical|v_Count_Value [0])))) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan20~2 .extended_lut = "off";
defparam \VGA|LessThan20~2 .lut_mask = 64'hC080C08000000000;
defparam \VGA|LessThan20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N42
cyclonev_lcell_comb \VGA|LessThan21~1 (
// Equation(s):
// \VGA|LessThan21~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [3] & ( \VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [6] & (\VGA|vga_Vertical|v_Count_Value [5] & \VGA|vga_Vertical|v_Count_Value [8])) ) ) ) # ( 
// !\VGA|vga_Vertical|v_Count_Value [3] & ( \VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [6] & (\VGA|vga_Vertical|v_Count_Value [5] & \VGA|vga_Vertical|v_Count_Value [8])) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [3] & ( 
// !\VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [6] & (\VGA|vga_Vertical|v_Count_Value [5] & \VGA|vga_Vertical|v_Count_Value [8])) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [2] & ( 
// (\VGA|vga_Vertical|v_Count_Value [6] & (\VGA|vga_Vertical|v_Count_Value [4] & (\VGA|vga_Vertical|v_Count_Value [5] & \VGA|vga_Vertical|v_Count_Value [8]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [3]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan21~1 .extended_lut = "off";
defparam \VGA|LessThan21~1 .lut_mask = 64'h0001000500050005;
defparam \VGA|LessThan21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N6
cyclonev_lcell_comb \VGA|always0~15 (
// Equation(s):
// \VGA|always0~15_combout  = ( \VGA|vga_Vertical|v_Count_Value [9] & ( \VGA|LessThan21~1_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & (\VGA|LessThan20~2_combout  & \VGA|LessThan20~0_combout )) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [9] & ( 
// \VGA|LessThan21~1_combout  & ( \VGA|vga_Vertical|LessThan0~0_combout  ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [9] & ( !\VGA|LessThan21~1_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & (\VGA|LessThan20~2_combout  & \VGA|LessThan20~0_combout )) ) 
// ) ) # ( !\VGA|vga_Vertical|v_Count_Value [9] & ( !\VGA|LessThan21~1_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & \VGA|LessThan21~0_combout ) ) ) )

	.dataa(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datab(!\VGA|LessThan21~0_combout ),
	.datac(!\VGA|LessThan20~2_combout ),
	.datad(!\VGA|LessThan20~0_combout ),
	.datae(!\VGA|vga_Vertical|v_Count_Value [9]),
	.dataf(!\VGA|LessThan21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~15 .extended_lut = "off";
defparam \VGA|always0~15 .lut_mask = 64'h1111000555550005;
defparam \VGA|always0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N0
cyclonev_lcell_comb \VGA|always0~8 (
// Equation(s):
// \VGA|always0~8_combout  = ( \VGA|vga_horizontal|h_Count_Value [9] & ( \VGA|vga_horizontal|h_Count_Value [6] ) ) # ( \VGA|vga_horizontal|h_Count_Value [9] & ( !\VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|h_Count_Value [8]) # 
// (\VGA|vga_horizontal|h_Count_Value [7]) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [9] & ( !\VGA|vga_horizontal|h_Count_Value [6] & ( (!\VGA|vga_horizontal|h_Count_Value [7] & \VGA|vga_horizontal|h_Count_Value [8]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [9]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~8 .extended_lut = "off";
defparam \VGA|always0~8 .lut_mask = 64'h00F00FFF0000FFFF;
defparam \VGA|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N39
cyclonev_lcell_comb \VGA|always0~7 (
// Equation(s):
// \VGA|always0~7_combout  = ( !\VGA|vga_horizontal|h_Count_Value [9] & ( !\VGA|vga_horizontal|h_Count_Value [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~7 .extended_lut = "off";
defparam \VGA|always0~7 .lut_mask = 64'hFF00FF0000000000;
defparam \VGA|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N36
cyclonev_lcell_comb \VGA|always0~5 (
// Equation(s):
// \VGA|always0~5_combout  = ( \VGA|vga_horizontal|h_Count_Value [4] & ( \VGA|vga_horizontal|h_Count_Value [5] ) ) # ( !\VGA|vga_horizontal|h_Count_Value [4] & ( (\VGA|vga_horizontal|h_Count_Value [5] & (((\VGA|vga_horizontal|h_Count_Value [2] & 
// \VGA|vga_horizontal|h_Count_Value [1])) # (\VGA|vga_horizontal|h_Count_Value [3]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~5 .extended_lut = "off";
defparam \VGA|always0~5 .lut_mask = 64'h0057005700FF00FF;
defparam \VGA|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N42
cyclonev_lcell_comb \VGA|always0~6 (
// Equation(s):
// \VGA|always0~6_combout  = ( \VGA|vga_horizontal|h_Count_Value [9] & ( \VGA|vga_horizontal|h_Count_Value [4] & ( (!\VGA|vga_horizontal|h_Count_Value [3]) # ((!\VGA|vga_horizontal|h_Count_Value [5]) # ((!\VGA|vga_horizontal|h_Count_Value [1] & 
// !\VGA|vga_horizontal|h_Count_Value [2]))) ) ) ) # ( \VGA|vga_horizontal|h_Count_Value [9] & ( !\VGA|vga_horizontal|h_Count_Value [4] ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [9]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~6 .extended_lut = "off";
defparam \VGA|always0~6 .lut_mask = 64'h0000FFFF0000FFF8;
defparam \VGA|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N54
cyclonev_lcell_comb \VGA|always0~9 (
// Equation(s):
// \VGA|always0~9_combout  = ( \VGA|always0~5_combout  & ( \VGA|always0~6_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & !\VGA|always0~8_combout ) ) ) ) # ( !\VGA|always0~5_combout  & ( \VGA|always0~6_combout  & ( 
// (\VGA|vga_horizontal|LessThan0~0_combout  & (!\VGA|always0~8_combout  & !\VGA|always0~7_combout )) ) ) ) # ( \VGA|always0~5_combout  & ( !\VGA|always0~6_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & (\VGA|vga_horizontal|h_Count_Value [8] & 
// !\VGA|always0~8_combout )) ) ) ) # ( !\VGA|always0~5_combout  & ( !\VGA|always0~6_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & (\VGA|vga_horizontal|h_Count_Value [8] & (!\VGA|always0~8_combout  & !\VGA|always0~7_combout ))) ) ) )

	.dataa(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datab(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datac(!\VGA|always0~8_combout ),
	.datad(!\VGA|always0~7_combout ),
	.datae(!\VGA|always0~5_combout ),
	.dataf(!\VGA|always0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~9 .extended_lut = "off";
defparam \VGA|always0~9 .lut_mask = 64'h1000101050005050;
defparam \VGA|always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N6
cyclonev_lcell_comb \VGA|always0~2 (
// Equation(s):
// \VGA|always0~2_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( !\VGA|vga_horizontal|h_Count_Value [7] ) ) # ( !\VGA|vga_horizontal|h_Count_Value [8] & ( (\VGA|vga_horizontal|h_Count_Value [7] & (((\VGA|vga_horizontal|h_Count_Value [5]) # 
// (\VGA|vga_horizontal|h_Count_Value [4])) # (\VGA|vga_horizontal|h_Count_Value [6]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~2 .extended_lut = "off";
defparam \VGA|always0~2 .lut_mask = 64'h007F007FFF00FF00;
defparam \VGA|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N12
cyclonev_lcell_comb \VGA|always0~1 (
// Equation(s):
// \VGA|always0~1_combout  = ( \VGA|vga_horizontal|h_Count_Value [5] & ( (\VGA|vga_horizontal|h_Count_Value [6] & !\VGA|vga_horizontal|h_Count_Value [7]) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~1 .extended_lut = "off";
defparam \VGA|always0~1 .lut_mask = 64'h0000000033003300;
defparam \VGA|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N48
cyclonev_lcell_comb \VGA|always0~0 (
// Equation(s):
// \VGA|always0~0_combout  = ( \VGA|vga_horizontal|h_Count_Value [2] & ( (!\VGA|vga_horizontal|h_Count_Value [1] & (!\VGA|vga_horizontal|h_Count_Value [3] & (!\VGA|vga_horizontal|h_Count_Value [4] & !\VGA|vga_horizontal|h_Count_Value [0]))) ) ) # ( 
// !\VGA|vga_horizontal|h_Count_Value [2] & ( (!\VGA|vga_horizontal|h_Count_Value [3] & !\VGA|vga_horizontal|h_Count_Value [4]) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~0 .extended_lut = "off";
defparam \VGA|always0~0 .lut_mask = 64'hC0C0C0C080008000;
defparam \VGA|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N54
cyclonev_lcell_comb \VGA|always0~3 (
// Equation(s):
// \VGA|always0~3_combout  = ( \VGA|always0~0_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [9] & (\VGA|vga_horizontal|LessThan0~0_combout  & \VGA|always0~2_combout )) ) ) # ( !\VGA|always0~0_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [9] & 
// (\VGA|vga_horizontal|LessThan0~0_combout  & (\VGA|always0~2_combout  & !\VGA|always0~1_combout ))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datac(!\VGA|always0~2_combout ),
	.datad(!\VGA|always0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~3 .extended_lut = "off";
defparam \VGA|always0~3 .lut_mask = 64'h0200020002020202;
defparam \VGA|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N54
cyclonev_lcell_comb \VGA|LessThan6~1 (
// Equation(s):
// \VGA|LessThan6~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [8] & ( ((\VGA|vga_Vertical|v_Count_Value [6] & \VGA|vga_Vertical|v_Count_Value [5])) # (\VGA|vga_Vertical|v_Count_Value [7]) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan6~1 .extended_lut = "off";
defparam \VGA|LessThan6~1 .lut_mask = 64'h0000000003FF03FF;
defparam \VGA|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N54
cyclonev_lcell_comb \VGA|LessThan7~0 (
// Equation(s):
// \VGA|LessThan7~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [3] & ( \VGA|vga_Vertical|v_Count_Value [5] & ( (\VGA|vga_Vertical|v_Count_Value [7] & \VGA|vga_Vertical|v_Count_Value [6]) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [3] & ( 
// \VGA|vga_Vertical|v_Count_Value [5] & ( (\VGA|vga_Vertical|v_Count_Value [7] & \VGA|vga_Vertical|v_Count_Value [6]) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [5] & ( (\VGA|vga_Vertical|v_Count_Value [7] & 
// \VGA|vga_Vertical|v_Count_Value [6]) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [5] & ( (\VGA|vga_Vertical|v_Count_Value [7] & (\VGA|vga_Vertical|v_Count_Value [6] & ((\VGA|vga_Vertical|v_Count_Value [4]) # 
// (\VGA|vga_Vertical|v_Count_Value [2])))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [3]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan7~0 .extended_lut = "off";
defparam \VGA|LessThan7~0 .lut_mask = 64'h0105050505050505;
defparam \VGA|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N18
cyclonev_lcell_comb \VGA|LessThan6~0 (
// Equation(s):
// \VGA|LessThan6~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [7] & (!\VGA|vga_Vertical|v_Count_Value [2] & ((!\VGA|vga_Vertical|v_Count_Value [1]) # 
// (!\VGA|vga_Vertical|v_Count_Value [0])))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [3]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan6~0 .extended_lut = "off";
defparam \VGA|LessThan6~0 .lut_mask = 64'hC800000000000000;
defparam \VGA|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N24
cyclonev_lcell_comb \VGA|always0~14 (
// Equation(s):
// \VGA|always0~14_combout  = ( \VGA|LessThan7~0_combout  & ( \VGA|LessThan6~0_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & !\VGA|vga_Vertical|v_Count_Value [9]) ) ) ) # ( !\VGA|LessThan7~0_combout  & ( \VGA|LessThan6~0_combout  & ( 
// (\VGA|vga_Vertical|LessThan0~0_combout  & (\VGA|vga_Vertical|v_Count_Value [8] & !\VGA|vga_Vertical|v_Count_Value [9])) ) ) ) # ( \VGA|LessThan7~0_combout  & ( !\VGA|LessThan6~0_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & 
// (!\VGA|LessThan6~1_combout  & !\VGA|vga_Vertical|v_Count_Value [9])) ) ) ) # ( !\VGA|LessThan7~0_combout  & ( !\VGA|LessThan6~0_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & (\VGA|vga_Vertical|v_Count_Value [8] & (!\VGA|LessThan6~1_combout  & 
// !\VGA|vga_Vertical|v_Count_Value [9]))) ) ) )

	.dataa(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(!\VGA|LessThan6~1_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datae(!\VGA|LessThan7~0_combout ),
	.dataf(!\VGA|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~14 .extended_lut = "off";
defparam \VGA|always0~14 .lut_mask = 64'h1000500011005500;
defparam \VGA|always0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N15
cyclonev_lcell_comb \VGA|always0~11 (
// Equation(s):
// \VGA|always0~11_combout  = ( \VGA|vga_horizontal|h_Count_Value [4] & ( \VGA|vga_horizontal|h_Count_Value [8] ) ) # ( !\VGA|vga_horizontal|h_Count_Value [4] & ( (\VGA|vga_horizontal|h_Count_Value [8] & (((\VGA|vga_horizontal|h_Count_Value [7]) # 
// (\VGA|vga_horizontal|h_Count_Value [6])) # (\VGA|vga_horizontal|h_Count_Value [5]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~11 .extended_lut = "off";
defparam \VGA|always0~11 .lut_mask = 64'h070F070F0F0F0F0F;
defparam \VGA|always0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N27
cyclonev_lcell_comb \VGA|always0~12 (
// Equation(s):
// \VGA|always0~12_combout  = ( !\VGA|vga_horizontal|h_Count_Value [6] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & !\VGA|vga_horizontal|h_Count_Value [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~12 .extended_lut = "off";
defparam \VGA|always0~12 .lut_mask = 64'hF000F00000000000;
defparam \VGA|always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N48
cyclonev_lcell_comb \VGA|always0~10 (
// Equation(s):
// \VGA|always0~10_combout  = ( \VGA|vga_horizontal|h_Count_Value [0] & ( \VGA|vga_horizontal|h_Count_Value [4] & ( (\VGA|vga_horizontal|h_Count_Value [3] & (\VGA|vga_horizontal|h_Count_Value [5] & ((\VGA|vga_horizontal|h_Count_Value [1]) # 
// (\VGA|vga_horizontal|h_Count_Value [2])))) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [0] & ( \VGA|vga_horizontal|h_Count_Value [4] & ( (\VGA|vga_horizontal|h_Count_Value [3] & (\VGA|vga_horizontal|h_Count_Value [2] & \VGA|vga_horizontal|h_Count_Value 
// [5])) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [0]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~10 .extended_lut = "off";
defparam \VGA|always0~10 .lut_mask = 64'h0000000000110015;
defparam \VGA|always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N24
cyclonev_lcell_comb \VGA|always0~13 (
// Equation(s):
// \VGA|always0~13_combout  = ( \VGA|always0~10_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & (!\VGA|always0~11_combout  & \VGA|vga_horizontal|h_Count_Value [9])) ) ) # ( !\VGA|always0~10_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & 
// (!\VGA|always0~11_combout  & (\VGA|vga_horizontal|h_Count_Value [9] & !\VGA|always0~12_combout ))) ) )

	.dataa(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datab(!\VGA|always0~11_combout ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datad(!\VGA|always0~12_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~13 .extended_lut = "off";
defparam \VGA|always0~13 .lut_mask = 64'h0400040004040404;
defparam \VGA|always0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N27
cyclonev_lcell_comb \VGA|red[0]~5 (
// Equation(s):
// \VGA|red[0]~5_combout  = ( \VGA|always0~13_combout  & ( (!\VGA|always0~15_combout  & (((\VGA|always0~14_combout )))) # (\VGA|always0~15_combout  & ((!\VGA|always0~9_combout ) # ((\VGA|always0~3_combout )))) ) ) # ( !\VGA|always0~13_combout  & ( 
// (\VGA|always0~15_combout  & \VGA|always0~3_combout ) ) )

	.dataa(!\VGA|always0~15_combout ),
	.datab(!\VGA|always0~9_combout ),
	.datac(!\VGA|always0~3_combout ),
	.datad(!\VGA|always0~14_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~5 .extended_lut = "off";
defparam \VGA|red[0]~5 .lut_mask = 64'h0505050545EF45EF;
defparam \VGA|red[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N12
cyclonev_lcell_comb \VGA|red[0]~4 (
// Equation(s):
// \VGA|red[0]~4_combout  = ( \VGA|always0~3_combout  & ( \VGA|always0~15_combout  ) ) # ( !\VGA|always0~3_combout  & ( (\VGA|always0~9_combout  & \VGA|always0~15_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~9_combout ),
	.datac(gnd),
	.datad(!\VGA|always0~15_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~4 .extended_lut = "off";
defparam \VGA|red[0]~4 .lut_mask = 64'h0033003300FF00FF;
defparam \VGA|red[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \move~input (
	.i(move),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\move~input_o ));
// synopsys translate_off
defparam \move~input .bus_hold = "false";
defparam \move~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \move~inputCLKENA0 (
	.inclk(\move~input_o ),
	.ena(vcc),
	.outclk(\move~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \move~inputCLKENA0 .clock_type = "global clock";
defparam \move~inputCLKENA0 .disable_mode = "low";
defparam \move~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \move~inputCLKENA0 .ena_register_power_up = "high";
defparam \move~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N48
cyclonev_lcell_comb \cont|temp~1 (
// Equation(s):
// \cont|temp~1_combout  = ( \cont|temp [0] & ( !\cont|temp [3] $ (((!\cont|temp [1]) # (!\cont|temp [2]))) ) ) # ( !\cont|temp [0] & ( (\cont|temp [3] & ((\cont|temp [2]) # (\cont|temp [1]))) ) )

	.dataa(!\cont|temp [1]),
	.datab(gnd),
	.datac(!\cont|temp [2]),
	.datad(!\cont|temp [3]),
	.datae(gnd),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|temp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|temp~1 .extended_lut = "off";
defparam \cont|temp~1 .lut_mask = 64'h005F005F05FA05FA;
defparam \cont|temp~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y43_N50
dffeas \cont|temp[3] (
	.clk(\move~inputCLKENA0_outclk ),
	.d(\cont|temp~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[3] .is_wysiwyg = "true";
defparam \cont|temp[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N6
cyclonev_lcell_comb \cont|temp~3 (
// Equation(s):
// \cont|temp~3_combout  = ( \cont|temp [1] & ( !\cont|temp [0] ) ) # ( !\cont|temp [1] & ( (!\cont|temp [0] & ((!\cont|temp [3]) # (\cont|temp [2]))) ) )

	.dataa(gnd),
	.datab(!\cont|temp [0]),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|temp~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|temp~3 .extended_lut = "off";
defparam \cont|temp~3 .lut_mask = 64'hC0CCC0CCCCCCCCCC;
defparam \cont|temp~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y43_N14
dffeas \cont|temp[0] (
	.clk(\move~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cont|temp~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[0] .is_wysiwyg = "true";
defparam \cont|temp[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N36
cyclonev_lcell_comb \cont|temp[1]~2 (
// Equation(s):
// \cont|temp[1]~2_combout  = ( !\cont|temp [1] & ( \cont|temp [0] ) ) # ( \cont|temp [1] & ( !\cont|temp [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cont|temp [1]),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|temp[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|temp[1]~2 .extended_lut = "off";
defparam \cont|temp[1]~2 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \cont|temp[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y41_N38
dffeas \cont|temp[1] (
	.clk(\move~inputCLKENA0_outclk ),
	.d(\cont|temp[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[1] .is_wysiwyg = "true";
defparam \cont|temp[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N0
cyclonev_lcell_comb \cont|temp[2]~0 (
// Equation(s):
// \cont|temp[2]~0_combout  = ( \cont|temp [0] & ( !\cont|temp [1] $ (!\cont|temp [2]) ) ) # ( !\cont|temp [0] & ( \cont|temp [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|temp [1]),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|temp[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|temp[2]~0 .extended_lut = "off";
defparam \cont|temp[2]~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \cont|temp[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y43_N2
dffeas \cont|temp[2] (
	.clk(\move~inputCLKENA0_outclk ),
	.d(\cont|temp[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[2] .is_wysiwyg = "true";
defparam \cont|temp[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N36
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~6 (
// Equation(s):
// \JUEGO|pd2|Decoder0~6_combout  = ( !\cont|temp [1] & ( (!\cont|temp [2] & (\cont|temp [0] & !\cont|temp [3])) ) )

	.dataa(!\cont|temp [2]),
	.datab(gnd),
	.datac(!\cont|temp [0]),
	.datad(!\cont|temp [3]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~6 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~6 .lut_mask = 64'h0A000A0000000000;
defparam \JUEGO|pd2|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N51
cyclonev_lcell_comb \JUEGO|pd1|out_en[1]~4 (
// Equation(s):
// \JUEGO|pd1|out_en[1]~4_combout  = ( !\cont|temp [3] & ( (!\cont|temp [1] & (\cont|temp [0] & (\JUEGO|tic_tac_toe_controller|computer_play~combout  & !\cont|temp [2]))) ) )

	.dataa(!\cont|temp [1]),
	.datab(!\cont|temp [0]),
	.datac(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[1]~4 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[1]~4 .lut_mask = 64'h0200020000000000;
defparam \JUEGO|pd1|out_en[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N48
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~3 (
// Equation(s):
// \JUEGO|pd2|Decoder0~3_combout  = ( !\cont|temp [3] & ( \cont|temp [1] & ( (\cont|temp [0] & \cont|temp [2]) ) ) )

	.dataa(!\cont|temp [0]),
	.datab(gnd),
	.datac(!\cont|temp [2]),
	.datad(gnd),
	.datae(!\cont|temp [3]),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~3 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~3 .lut_mask = 64'h0000000005050000;
defparam \JUEGO|pd2|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N54
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~2 (
// Equation(s):
// \JUEGO|pd2|Decoder0~2_combout  = ( !\cont|temp [1] & ( (\cont|temp [0] & (\cont|temp [2] & !\cont|temp [3])) ) )

	.dataa(!\cont|temp [0]),
	.datab(gnd),
	.datac(!\cont|temp [2]),
	.datad(!\cont|temp [3]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~2 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~2 .lut_mask = 64'h0500050000000000;
defparam \JUEGO|pd2|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N48
cyclonev_lcell_comb \JUEGO|pd1|out_en[7]~8 (
// Equation(s):
// \JUEGO|pd1|out_en[7]~8_combout  = ( \cont|temp [1] & ( (\JUEGO|tic_tac_toe_controller|computer_play~combout  & (\cont|temp [0] & (\cont|temp [2] & !\cont|temp [3]))) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datab(!\cont|temp [0]),
	.datac(!\cont|temp [2]),
	.datad(!\cont|temp [3]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[7]~8 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[7]~8 .lut_mask = 64'h0000000001000100;
defparam \JUEGO|pd1|out_en[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N33
cyclonev_lcell_comb \JUEGO|pd1|out_en[6]~0 (
// Equation(s):
// \JUEGO|pd1|out_en[6]~0_combout  = ( \JUEGO|tic_tac_toe_controller|computer_play~combout  & ( (\cont|temp [2] & (!\cont|temp [0] & (!\cont|temp [3] & \cont|temp [1]))) ) )

	.dataa(!\cont|temp [2]),
	.datab(!\cont|temp [0]),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [1]),
	.datae(gnd),
	.dataf(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[6]~0 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[6]~0 .lut_mask = 64'h0000000000400040;
defparam \JUEGO|pd1|out_en[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N24
cyclonev_lcell_comb \JUEGO|pd1|out_en[4]~1 (
// Equation(s):
// \JUEGO|pd1|out_en[4]~1_combout  = ( !\cont|temp [3] & ( (\JUEGO|tic_tac_toe_controller|computer_play~combout  & (!\cont|temp [0] & (!\cont|temp [1] & \cont|temp [2]))) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datab(!\cont|temp [0]),
	.datac(!\cont|temp [1]),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[4]~1 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[4]~1 .lut_mask = 64'h0040004000000000;
defparam \JUEGO|pd1|out_en[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N39
cyclonev_lcell_comb \JUEGO|pd1|out_en[5]~2 (
// Equation(s):
// \JUEGO|pd1|out_en[5]~2_combout  = ( !\cont|temp [1] & ( (!\cont|temp [3] & (\cont|temp [0] & (\JUEGO|tic_tac_toe_controller|computer_play~combout  & \cont|temp [2]))) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\cont|temp [0]),
	.datac(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[5]~2 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[5]~2 .lut_mask = 64'h0002000200000000;
defparam \JUEGO|pd1|out_en[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y42_N50
dffeas \JUEGO|mark_new_position|pos22[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|position_reg_unit|pos2 [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos22 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos22[1] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos22[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N30
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Add0~9 (
// Equation(s):
// \JUEGO|timer_30_segundos|Add0~9_sumout  = SUM(( \JUEGO|timer_30_segundos|accum [0] ) + ( VCC ) + ( !VCC ))
// \JUEGO|timer_30_segundos|Add0~10  = CARRY(( \JUEGO|timer_30_segundos|accum [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|accum [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|Add0~9_sumout ),
	.cout(\JUEGO|timer_30_segundos|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Add0~9 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \JUEGO|timer_30_segundos|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N33
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Add0~1 (
// Equation(s):
// \JUEGO|timer_30_segundos|Add0~1_sumout  = SUM(( \JUEGO|timer_30_segundos|accum [1] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~10  ))
// \JUEGO|timer_30_segundos|Add0~2  = CARRY(( \JUEGO|timer_30_segundos|accum [1] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|accum [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|Add0~1_sumout ),
	.cout(\JUEGO|timer_30_segundos|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Add0~1 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \JUEGO|timer_30_segundos|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N36
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Add0~5 (
// Equation(s):
// \JUEGO|timer_30_segundos|Add0~5_sumout  = SUM(( \JUEGO|timer_30_segundos|accum [2] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~2  ))
// \JUEGO|timer_30_segundos|Add0~6  = CARRY(( \JUEGO|timer_30_segundos|accum [2] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|accum [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|Add0~5_sumout ),
	.cout(\JUEGO|timer_30_segundos|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Add0~5 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \JUEGO|timer_30_segundos|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N21
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Equal0~1 (
// Equation(s):
// \JUEGO|timer_30_segundos|Equal0~1_combout  = ( !\JUEGO|timer_30_segundos|accum [2] & ( !\JUEGO|timer_30_segundos|accum [0] & ( (\JUEGO|timer_30_segundos|accum [1] & \JUEGO|timer_30_segundos|Equal0~0_combout ) ) ) )

	.dataa(!\JUEGO|timer_30_segundos|accum [1]),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\JUEGO|timer_30_segundos|accum [2]),
	.dataf(!\JUEGO|timer_30_segundos|accum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Equal0~1 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Equal0~1 .lut_mask = 64'h0505000000000000;
defparam \JUEGO|timer_30_segundos|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N15
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Equal1~0 (
// Equation(s):
// \JUEGO|timer_30_segundos|Equal1~0_combout  = ( \JUEGO|timer_30_segundos|accum [2] & ( \JUEGO|timer_30_segundos|Equal0~0_combout  & ( (!\JUEGO|timer_30_segundos|accum [1] & !\JUEGO|timer_30_segundos|accum [0]) ) ) )

	.dataa(!\JUEGO|timer_30_segundos|accum [1]),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|accum [0]),
	.datad(gnd),
	.datae(!\JUEGO|timer_30_segundos|accum [2]),
	.dataf(!\JUEGO|timer_30_segundos|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Equal1~0 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Equal1~0 .lut_mask = 64'h000000000000A0A0;
defparam \JUEGO|timer_30_segundos|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N18
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|finish~0 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|finish~0_combout  = ( !\JUEGO|timer_30_segundos|sec_one|finish~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\JUEGO|timer_30_segundos|sec_one|finish~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|sec_one|finish~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|finish~0 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|finish~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \JUEGO|timer_30_segundos|sec_one|finish~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N6
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|accum[0]~0 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|accum[0]~0_combout  = ( !\JUEGO|timer_30_segundos|sec_one|accum [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\JUEGO|timer_30_segundos|sec_one|accum [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|sec_one|accum[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[0]~0 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|accum[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \JUEGO|timer_30_segundos|sec_one|accum[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N8
dffeas \JUEGO|timer_30_segundos|sec_one|accum[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|accum[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[0] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N30
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~102 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~102_cout  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~102_cout ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~102 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~102 .lut_mask = 64'h0000000000003333;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N33
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~57 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~57_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum [1] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~102_cout  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~58  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum [1] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~102_cout  ))

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~57_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~57 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~57 .lut_mask = 64'h0000000000005555;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N35
dffeas \JUEGO|timer_30_segundos|sec_one|accum[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[1] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N36
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~61 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~61_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum [2] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~58  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~62  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum [2] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~58  ))

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~61_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~61 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N38
dffeas \JUEGO|timer_30_segundos|sec_one|accum[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[2] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N39
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~65 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~65_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum [3] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~62  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~66  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum [3] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|sec_one|accum [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~65_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~65 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~65 .lut_mask = 64'h0000000000000F0F;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N40
dffeas \JUEGO|timer_30_segundos|sec_one|accum[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[3] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N42
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~69 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~69_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum[4]~DUPLICATE_q  ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~66  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~70  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum[4]~DUPLICATE_q  ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|sec_one|accum[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~69_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~69 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~69 .lut_mask = 64'h00000000000000FF;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N43
dffeas \JUEGO|timer_30_segundos|sec_one|accum[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[4]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N45
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~73 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~73_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum [5] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~70  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~74  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum [5] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~70  ))

	.dataa(gnd),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~73_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~73 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~73 .lut_mask = 64'h0000000000003333;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N47
dffeas \JUEGO|timer_30_segundos|sec_one|accum[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[5] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N48
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~77 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~77_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum [6] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~74  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~78  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum [6] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|sec_one|accum [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~77_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~77 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N50
dffeas \JUEGO|timer_30_segundos|sec_one|accum[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[6] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~81 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~81_sumout  = SUM(( (\JUEGO|timer_30_segundos|sec_one|accum [7]) # (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~78  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~82  = CARRY(( (\JUEGO|timer_30_segundos|sec_one|accum [7]) # (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~78  ))

	.dataa(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|sec_one|accum [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~81_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~81 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~81 .lut_mask = 64'h00000000000055FF;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N53
dffeas \JUEGO|timer_30_segundos|sec_one|accum[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[7] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N54
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~85 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~85_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum[8]~DUPLICATE_q  ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~82  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~86  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum[8]~DUPLICATE_q  ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|sec_one|accum[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~85_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~85 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~85 .lut_mask = 64'h00000000000000FF;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N55
dffeas \JUEGO|timer_30_segundos|sec_one|accum[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[8]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N57
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~89 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~89_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum [9] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~86  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~90  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum [9] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~86  ))

	.dataa(gnd),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~89_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~89 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~89 .lut_mask = 64'h0000000000003333;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N59
dffeas \JUEGO|timer_30_segundos|sec_one|accum[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[9] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N0
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~93 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~93_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum[10]~DUPLICATE_q  ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~90  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~94  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum[10]~DUPLICATE_q  ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|sec_one|accum[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~93_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~93 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N2
dffeas \JUEGO|timer_30_segundos|sec_one|accum[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[10]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N3
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~97 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~97_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum [11] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~94  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~98  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum [11] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~94  ))

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~97_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~97 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~97 .lut_mask = 64'h0000000000005555;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N5
dffeas \JUEGO|timer_30_segundos|sec_one|accum[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[11] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~33 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~33_sumout  = SUM(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum[12]~DUPLICATE_q ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~98  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~34  = CARRY(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum[12]~DUPLICATE_q ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~98  ))

	.dataa(gnd),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum[12]~DUPLICATE_q ),
	.datac(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~33_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~33 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~33 .lut_mask = 64'h0000000000003F3F;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N8
dffeas \JUEGO|timer_30_segundos|sec_one|accum[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[12]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N9
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~37 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~37_sumout  = SUM(( VCC ) + ( (\JUEGO|timer_30_segundos|sec_one|accum[13]~DUPLICATE_q ) # (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~34  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~38  = CARRY(( VCC ) + ( (\JUEGO|timer_30_segundos|sec_one|accum[13]~DUPLICATE_q ) # (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|timer_30_segundos|sec_one|accum[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~37_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~37 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~37 .lut_mask = 64'h0000F0000000FFFF;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N10
dffeas \JUEGO|timer_30_segundos|sec_one|accum[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[13]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~41 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~41_sumout  = SUM(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum[14]~DUPLICATE_q ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~38  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~42  = CARRY(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum[14]~DUPLICATE_q ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~38  ))

	.dataa(gnd),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum[14]~DUPLICATE_q ),
	.datac(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~41_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~41 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~41 .lut_mask = 64'h0000000000003F3F;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N13
dffeas \JUEGO|timer_30_segundos|sec_one|accum[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[14]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N15
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~45 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~45_sumout  = SUM(( (\JUEGO|timer_30_segundos|sec_one|accum[15]~DUPLICATE_q ) # (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~42  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~46  = CARRY(( (\JUEGO|timer_30_segundos|sec_one|accum[15]~DUPLICATE_q ) # (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datad(!\JUEGO|timer_30_segundos|sec_one|accum[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~45_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~45 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~45 .lut_mask = 64'h0000000000000FFF;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N16
dffeas \JUEGO|timer_30_segundos|sec_one|accum[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[15]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N18
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~49 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~49_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum[16]~DUPLICATE_q  ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~46  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~50  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum[16]~DUPLICATE_q  ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~46  ))

	.dataa(gnd),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum[16]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~49_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~49 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~49 .lut_mask = 64'h0000000000003333;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N19
dffeas \JUEGO|timer_30_segundos|sec_one|accum[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[16]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N21
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~53 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~53_sumout  = SUM(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum [17]) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~50  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~54  = CARRY(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum [17]) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~50  ))

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [17]),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~53_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~53 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~53 .lut_mask = 64'h0000000000005F5F;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N23
dffeas \JUEGO|timer_30_segundos|sec_one|accum[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[17] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~9 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~9_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum[18]~DUPLICATE_q  ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~54  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~10  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum[18]~DUPLICATE_q  ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~54  ))

	.dataa(gnd),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~9_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~9 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N25
dffeas \JUEGO|timer_30_segundos|sec_one|accum[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[18]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N27
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~13 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~13_sumout  = SUM(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum [19]) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~10  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~14  = CARRY(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum [19]) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~10  ))

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [19]),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~13_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~13 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~13 .lut_mask = 64'h0000000000005F5F;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N29
dffeas \JUEGO|timer_30_segundos|sec_one|accum[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[19] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N30
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~17 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~17_sumout  = SUM(( (\JUEGO|timer_30_segundos|sec_one|accum[20]~DUPLICATE_q ) # (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~14  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~18  = CARRY(( (\JUEGO|timer_30_segundos|sec_one|accum[20]~DUPLICATE_q ) # (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~14  ))

	.dataa(gnd),
	.datab(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datac(!\JUEGO|timer_30_segundos|sec_one|accum[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~17_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~17 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~17 .lut_mask = 64'h0000000000003F3F;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N31
dffeas \JUEGO|timer_30_segundos|sec_one|accum[20]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[20]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N33
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~21 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~21_sumout  = SUM(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum [21]) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~18  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~22  = CARRY(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum [21]) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~18  ))

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [21]),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~21_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~21 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~21 .lut_mask = 64'h0000000000005F5F;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N35
dffeas \JUEGO|timer_30_segundos|sec_one|accum[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[21] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~25 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~25_sumout  = SUM(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum [22]) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~22  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~26  = CARRY(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum [22]) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~22  ))

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [22]),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~25_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~25 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~25 .lut_mask = 64'h0000000000005F5F;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N38
dffeas \JUEGO|timer_30_segundos|sec_one|accum[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[22] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N39
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~29 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~29_sumout  = SUM(( (\JUEGO|timer_30_segundos|sec_one|accum[23]~DUPLICATE_q ) # (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~26  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~30  = CARRY(( (\JUEGO|timer_30_segundos|sec_one|accum[23]~DUPLICATE_q ) # (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datad(!\JUEGO|timer_30_segundos|sec_one|accum[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~29_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~29 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~29 .lut_mask = 64'h0000000000000FFF;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N40
dffeas \JUEGO|timer_30_segundos|sec_one|accum[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[23]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~1 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~1_sumout  = SUM(( \JUEGO|timer_30_segundos|sec_one|accum [24] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~30  ))
// \JUEGO|timer_30_segundos|sec_one|Add0~2  = CARRY(( \JUEGO|timer_30_segundos|sec_one|accum [24] ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|sec_one|accum [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~1_sumout ),
	.cout(\JUEGO|timer_30_segundos|sec_one|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~1 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N43
dffeas \JUEGO|timer_30_segundos|sec_one|accum[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[24] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N45
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Add0~5 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Add0~5_sumout  = SUM(( (\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ) # (\JUEGO|timer_30_segundos|sec_one|accum [25]) ) + ( VCC ) + ( \JUEGO|timer_30_segundos|sec_one|Add0~2  ))

	.dataa(gnd),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum [25]),
	.datac(!\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|sec_one|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|sec_one|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Add0~5 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Add0~5 .lut_mask = 64'h0000000000003F3F;
defparam \JUEGO|timer_30_segundos|sec_one|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N47
dffeas \JUEGO|timer_30_segundos|sec_one|accum[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[25] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N20
dffeas \JUEGO|timer_30_segundos|sec_one|accum[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[16] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N17
dffeas \JUEGO|timer_30_segundos|sec_one|accum[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[15] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N7
dffeas \JUEGO|timer_30_segundos|sec_one|accum[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[12] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N11
dffeas \JUEGO|timer_30_segundos|sec_one|accum[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[13] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N14
dffeas \JUEGO|timer_30_segundos|sec_one|accum[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[14] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Equal0~1 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Equal0~1_combout  = ( !\JUEGO|timer_30_segundos|sec_one|accum [17] & ( !\JUEGO|timer_30_segundos|sec_one|accum [14] & ( (!\JUEGO|timer_30_segundos|sec_one|accum [16] & (!\JUEGO|timer_30_segundos|sec_one|accum [15] & 
// (!\JUEGO|timer_30_segundos|sec_one|accum [12] & !\JUEGO|timer_30_segundos|sec_one|accum [13]))) ) ) )

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [16]),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum [15]),
	.datac(!\JUEGO|timer_30_segundos|sec_one|accum [12]),
	.datad(!\JUEGO|timer_30_segundos|sec_one|accum [13]),
	.datae(!\JUEGO|timer_30_segundos|sec_one|accum [17]),
	.dataf(!\JUEGO|timer_30_segundos|sec_one|accum [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|sec_one|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~1 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N44
dffeas \JUEGO|timer_30_segundos|sec_one|accum[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[4] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N41
dffeas \JUEGO|timer_30_segundos|sec_one|accum[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[3]~DUPLICATE .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N12
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Equal0~2 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Equal0~2_combout  = ( !\JUEGO|timer_30_segundos|sec_one|accum [5] & ( !\JUEGO|timer_30_segundos|sec_one|accum [0] & ( (!\JUEGO|timer_30_segundos|sec_one|accum [1] & (!\JUEGO|timer_30_segundos|sec_one|accum [4] & 
// (!\JUEGO|timer_30_segundos|sec_one|accum [2] & !\JUEGO|timer_30_segundos|sec_one|accum[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [1]),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum [4]),
	.datac(!\JUEGO|timer_30_segundos|sec_one|accum [2]),
	.datad(!\JUEGO|timer_30_segundos|sec_one|accum[3]~DUPLICATE_q ),
	.datae(!\JUEGO|timer_30_segundos|sec_one|accum [5]),
	.dataf(!\JUEGO|timer_30_segundos|sec_one|accum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|sec_one|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~2 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N1
dffeas \JUEGO|timer_30_segundos|sec_one|accum[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[10] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y21_N56
dffeas \JUEGO|timer_30_segundos|sec_one|accum[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[8] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N0
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Equal0~3 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Equal0~3_combout  = ( !\JUEGO|timer_30_segundos|sec_one|accum [8] & ( !\JUEGO|timer_30_segundos|sec_one|accum [11] & ( (!\JUEGO|timer_30_segundos|sec_one|accum [6] & (!\JUEGO|timer_30_segundos|sec_one|accum [9] & 
// (!\JUEGO|timer_30_segundos|sec_one|accum [7] & !\JUEGO|timer_30_segundos|sec_one|accum [10]))) ) ) )

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [6]),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum [9]),
	.datac(!\JUEGO|timer_30_segundos|sec_one|accum [7]),
	.datad(!\JUEGO|timer_30_segundos|sec_one|accum [10]),
	.datae(!\JUEGO|timer_30_segundos|sec_one|accum [8]),
	.dataf(!\JUEGO|timer_30_segundos|sec_one|accum [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|sec_one|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~3 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N26
dffeas \JUEGO|timer_30_segundos|sec_one|accum[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[18] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N41
dffeas \JUEGO|timer_30_segundos|sec_one|accum[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[23] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N32
dffeas \JUEGO|timer_30_segundos|sec_one|accum[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|accum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|accum[20] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|accum[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N54
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Equal0~0 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Equal0~0_combout  = ( !\JUEGO|timer_30_segundos|sec_one|accum [19] & ( !\JUEGO|timer_30_segundos|sec_one|accum [22] & ( (!\JUEGO|timer_30_segundos|sec_one|accum [18] & (!\JUEGO|timer_30_segundos|sec_one|accum [23] & 
// (!\JUEGO|timer_30_segundos|sec_one|accum [21] & !\JUEGO|timer_30_segundos|sec_one|accum [20]))) ) ) )

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [18]),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum [23]),
	.datac(!\JUEGO|timer_30_segundos|sec_one|accum [21]),
	.datad(!\JUEGO|timer_30_segundos|sec_one|accum [20]),
	.datae(!\JUEGO|timer_30_segundos|sec_one|accum [19]),
	.dataf(!\JUEGO|timer_30_segundos|sec_one|accum [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|sec_one|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~0 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N24
cyclonev_lcell_comb \JUEGO|timer_30_segundos|sec_one|Equal0~4 (
// Equation(s):
// \JUEGO|timer_30_segundos|sec_one|Equal0~4_combout  = ( \JUEGO|timer_30_segundos|sec_one|Equal0~3_combout  & ( \JUEGO|timer_30_segundos|sec_one|Equal0~0_combout  & ( (!\JUEGO|timer_30_segundos|sec_one|accum [25] & (!\JUEGO|timer_30_segundos|sec_one|accum 
// [24] & (\JUEGO|timer_30_segundos|sec_one|Equal0~1_combout  & \JUEGO|timer_30_segundos|sec_one|Equal0~2_combout ))) ) ) )

	.dataa(!\JUEGO|timer_30_segundos|sec_one|accum [25]),
	.datab(!\JUEGO|timer_30_segundos|sec_one|accum [24]),
	.datac(!\JUEGO|timer_30_segundos|sec_one|Equal0~1_combout ),
	.datad(!\JUEGO|timer_30_segundos|sec_one|Equal0~2_combout ),
	.datae(!\JUEGO|timer_30_segundos|sec_one|Equal0~3_combout ),
	.dataf(!\JUEGO|timer_30_segundos|sec_one|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~4 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~4 .lut_mask = 64'h0000000000000008;
defparam \JUEGO|timer_30_segundos|sec_one|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N19
dffeas \JUEGO|timer_30_segundos|sec_one|finish (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|sec_one|finish~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|finish .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|finish .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N24
cyclonev_lcell_comb \JUEGO|timer_30_segundos|status~0 (
// Equation(s):
// \JUEGO|timer_30_segundos|status~0_combout  = ( \JUEGO|timer_30_segundos|status~q  & ( \JUEGO|timer_30_segundos|Equal0~1_combout  ) ) # ( \JUEGO|timer_30_segundos|status~q  & ( !\JUEGO|timer_30_segundos|Equal0~1_combout  & ( (!\reset~input_o ) # 
// ((!\select~input_o ) # ((\JUEGO|timer_30_segundos|Equal1~0_combout ) # (\JUEGO|timer_30_segundos|sec_one|finish~q ))) ) ) ) # ( !\JUEGO|timer_30_segundos|status~q  & ( !\JUEGO|timer_30_segundos|Equal0~1_combout  & ( (\reset~input_o  & (\select~input_o  & 
// (\JUEGO|timer_30_segundos|sec_one|finish~q  & !\JUEGO|timer_30_segundos|Equal1~0_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\select~input_o ),
	.datac(!\JUEGO|timer_30_segundos|sec_one|finish~q ),
	.datad(!\JUEGO|timer_30_segundos|Equal1~0_combout ),
	.datae(!\JUEGO|timer_30_segundos|status~q ),
	.dataf(!\JUEGO|timer_30_segundos|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|status~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|status~0 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|status~0 .lut_mask = 64'h0100EFFF0000FFFF;
defparam \JUEGO|timer_30_segundos|status~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N26
dffeas \JUEGO|timer_30_segundos|status (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|status~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|status~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|status .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|status .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N0
cyclonev_lcell_comb \JUEGO|timer_30_segundos|accum[8]~1 (
// Equation(s):
// \JUEGO|timer_30_segundos|accum[8]~1_combout  = ( \JUEGO|timer_30_segundos|sec_one|finish~q  & ( \select~input_o  & ( ((!\JUEGO|timer_30_segundos|status~q ) # (\JUEGO|timer_30_segundos|Equal1~0_combout )) # (\JUEGO|timer_30_segundos|Equal0~1_combout ) ) ) 
// ) # ( !\JUEGO|timer_30_segundos|sec_one|finish~q  & ( \select~input_o  & ( ((\JUEGO|timer_30_segundos|status~q ) # (\JUEGO|timer_30_segundos|Equal1~0_combout )) # (\JUEGO|timer_30_segundos|Equal0~1_combout ) ) ) ) # ( 
// \JUEGO|timer_30_segundos|sec_one|finish~q  & ( !\select~input_o  ) ) # ( !\JUEGO|timer_30_segundos|sec_one|finish~q  & ( !\select~input_o  ) )

	.dataa(!\JUEGO|timer_30_segundos|Equal0~1_combout ),
	.datab(!\JUEGO|timer_30_segundos|Equal1~0_combout ),
	.datac(!\JUEGO|timer_30_segundos|status~q ),
	.datad(gnd),
	.datae(!\JUEGO|timer_30_segundos|sec_one|finish~q ),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|accum[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|accum[8]~1 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|accum[8]~1 .lut_mask = 64'hFFFFFFFF7F7FF7F7;
defparam \JUEGO|timer_30_segundos|accum[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N38
dffeas \JUEGO|timer_30_segundos|accum[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\JUEGO|timer_30_segundos|accum[8]~0_combout ),
	.sload(gnd),
	.ena(\JUEGO|timer_30_segundos|accum[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|accum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|accum[2] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|accum[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N39
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Add0~33 (
// Equation(s):
// \JUEGO|timer_30_segundos|Add0~33_sumout  = SUM(( \JUEGO|timer_30_segundos|accum [3] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~6  ))
// \JUEGO|timer_30_segundos|Add0~34  = CARRY(( \JUEGO|timer_30_segundos|accum [3] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|accum [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|Add0~33_sumout ),
	.cout(\JUEGO|timer_30_segundos|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Add0~33 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \JUEGO|timer_30_segundos|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N41
dffeas \JUEGO|timer_30_segundos|accum[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\JUEGO|timer_30_segundos|accum[8]~0_combout ),
	.sload(gnd),
	.ena(\JUEGO|timer_30_segundos|accum[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|accum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|accum[3] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|accum[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N42
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Add0~29 (
// Equation(s):
// \JUEGO|timer_30_segundos|Add0~29_sumout  = SUM(( \JUEGO|timer_30_segundos|accum [4] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~34  ))
// \JUEGO|timer_30_segundos|Add0~30  = CARRY(( \JUEGO|timer_30_segundos|accum [4] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|accum [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|Add0~29_sumout ),
	.cout(\JUEGO|timer_30_segundos|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Add0~29 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \JUEGO|timer_30_segundos|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N44
dffeas \JUEGO|timer_30_segundos|accum[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\JUEGO|timer_30_segundos|accum[8]~0_combout ),
	.sload(gnd),
	.ena(\JUEGO|timer_30_segundos|accum[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|accum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|accum[4] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|accum[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N45
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Add0~25 (
// Equation(s):
// \JUEGO|timer_30_segundos|Add0~25_sumout  = SUM(( \JUEGO|timer_30_segundos|accum [5] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~30  ))
// \JUEGO|timer_30_segundos|Add0~26  = CARRY(( \JUEGO|timer_30_segundos|accum [5] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|accum [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|Add0~25_sumout ),
	.cout(\JUEGO|timer_30_segundos|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Add0~25 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \JUEGO|timer_30_segundos|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N47
dffeas \JUEGO|timer_30_segundos|accum[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\JUEGO|timer_30_segundos|accum[8]~0_combout ),
	.sload(gnd),
	.ena(\JUEGO|timer_30_segundos|accum[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|accum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|accum[5] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|accum[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N48
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Add0~21 (
// Equation(s):
// \JUEGO|timer_30_segundos|Add0~21_sumout  = SUM(( \JUEGO|timer_30_segundos|accum [6] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~26  ))
// \JUEGO|timer_30_segundos|Add0~22  = CARRY(( \JUEGO|timer_30_segundos|accum [6] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|accum [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|Add0~21_sumout ),
	.cout(\JUEGO|timer_30_segundos|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Add0~21 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \JUEGO|timer_30_segundos|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N50
dffeas \JUEGO|timer_30_segundos|accum[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\JUEGO|timer_30_segundos|accum[8]~0_combout ),
	.sload(gnd),
	.ena(\JUEGO|timer_30_segundos|accum[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|accum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|accum[6] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|accum[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N51
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Add0~17 (
// Equation(s):
// \JUEGO|timer_30_segundos|Add0~17_sumout  = SUM(( \JUEGO|timer_30_segundos|accum [7] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~22  ))
// \JUEGO|timer_30_segundos|Add0~18  = CARRY(( \JUEGO|timer_30_segundos|accum [7] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|accum [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|Add0~17_sumout ),
	.cout(\JUEGO|timer_30_segundos|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Add0~17 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \JUEGO|timer_30_segundos|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N53
dffeas \JUEGO|timer_30_segundos|accum[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\JUEGO|timer_30_segundos|accum[8]~0_combout ),
	.sload(gnd),
	.ena(\JUEGO|timer_30_segundos|accum[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|accum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|accum[7] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|accum[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N54
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Add0~13 (
// Equation(s):
// \JUEGO|timer_30_segundos|Add0~13_sumout  = SUM(( \JUEGO|timer_30_segundos|accum [8] ) + ( GND ) + ( \JUEGO|timer_30_segundos|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|timer_30_segundos|accum [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\JUEGO|timer_30_segundos|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\JUEGO|timer_30_segundos|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Add0~13 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \JUEGO|timer_30_segundos|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N56
dffeas \JUEGO|timer_30_segundos|accum[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\JUEGO|timer_30_segundos|accum[8]~0_combout ),
	.sload(gnd),
	.ena(\JUEGO|timer_30_segundos|accum[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|accum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|accum[8] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|accum[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N6
cyclonev_lcell_comb \JUEGO|timer_30_segundos|Equal0~0 (
// Equation(s):
// \JUEGO|timer_30_segundos|Equal0~0_combout  = ( !\JUEGO|timer_30_segundos|accum [5] & ( !\JUEGO|timer_30_segundos|accum [7] & ( (!\JUEGO|timer_30_segundos|accum [8] & (!\JUEGO|timer_30_segundos|accum [4] & (!\JUEGO|timer_30_segundos|accum [6] & 
// \JUEGO|timer_30_segundos|accum [3]))) ) ) )

	.dataa(!\JUEGO|timer_30_segundos|accum [8]),
	.datab(!\JUEGO|timer_30_segundos|accum [4]),
	.datac(!\JUEGO|timer_30_segundos|accum [6]),
	.datad(!\JUEGO|timer_30_segundos|accum [3]),
	.datae(!\JUEGO|timer_30_segundos|accum [5]),
	.dataf(!\JUEGO|timer_30_segundos|accum [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|Equal0~0 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|Equal0~0 .lut_mask = 64'h0080000000000000;
defparam \JUEGO|timer_30_segundos|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N12
cyclonev_lcell_comb \JUEGO|timer_30_segundos|accum[8]~0 (
// Equation(s):
// \JUEGO|timer_30_segundos|accum[8]~0_combout  = ( \JUEGO|timer_30_segundos|accum [2] & ( \select~input_o  & ( (\JUEGO|timer_30_segundos|Equal0~0_combout  & (!\JUEGO|timer_30_segundos|accum [1] & !\JUEGO|timer_30_segundos|accum [0])) ) ) ) # ( 
// \JUEGO|timer_30_segundos|accum [2] & ( !\select~input_o  ) ) # ( !\JUEGO|timer_30_segundos|accum [2] & ( !\select~input_o  ) )

	.dataa(gnd),
	.datab(!\JUEGO|timer_30_segundos|Equal0~0_combout ),
	.datac(!\JUEGO|timer_30_segundos|accum [1]),
	.datad(!\JUEGO|timer_30_segundos|accum [0]),
	.datae(!\JUEGO|timer_30_segundos|accum [2]),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|accum[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|accum[8]~0 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|accum[8]~0 .lut_mask = 64'hFFFFFFFF00003000;
defparam \JUEGO|timer_30_segundos|accum[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N32
dffeas \JUEGO|timer_30_segundos|accum[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\JUEGO|timer_30_segundos|accum[8]~0_combout ),
	.sload(gnd),
	.ena(\JUEGO|timer_30_segundos|accum[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|accum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|accum[0] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|accum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N35
dffeas \JUEGO|timer_30_segundos|accum[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|timer_30_segundos|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\JUEGO|timer_30_segundos|accum[8]~0_combout ),
	.sload(gnd),
	.ena(\JUEGO|timer_30_segundos|accum[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|accum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|accum[1] .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|accum[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y46_N18
cyclonev_lcell_comb \JUEGO|timer_30_segundos|finish_30sec~0 (
// Equation(s):
// \JUEGO|timer_30_segundos|finish_30sec~0_combout  = ( \JUEGO|timer_30_segundos|Equal0~0_combout  & ( \select~input_o  & ( (!\JUEGO|timer_30_segundos|accum [1] & (\JUEGO|timer_30_segundos|finish_30sec~q  & ((!\JUEGO|timer_30_segundos|accum [2]) # 
// (\JUEGO|timer_30_segundos|accum [0])))) # (\JUEGO|timer_30_segundos|accum [1] & (((!\JUEGO|timer_30_segundos|accum [2] & !\JUEGO|timer_30_segundos|accum [0])) # (\JUEGO|timer_30_segundos|finish_30sec~q ))) ) ) ) # ( 
// !\JUEGO|timer_30_segundos|Equal0~0_combout  & ( \select~input_o  & ( \JUEGO|timer_30_segundos|finish_30sec~q  ) ) )

	.dataa(!\JUEGO|timer_30_segundos|accum [1]),
	.datab(!\JUEGO|timer_30_segundos|finish_30sec~q ),
	.datac(!\JUEGO|timer_30_segundos|accum [2]),
	.datad(!\JUEGO|timer_30_segundos|accum [0]),
	.datae(!\JUEGO|timer_30_segundos|Equal0~0_combout ),
	.dataf(!\select~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|timer_30_segundos|finish_30sec~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|finish_30sec~0 .extended_lut = "off";
defparam \JUEGO|timer_30_segundos|finish_30sec~0 .lut_mask = 64'h0000000033337133;
defparam \JUEGO|timer_30_segundos|finish_30sec~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y46_N56
dffeas \JUEGO|timer_30_segundos|finish_30sec (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|timer_30_segundos|finish_30sec~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|finish_30sec~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|finish_30sec .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|finish_30sec .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N57
cyclonev_lcell_comb \JUEGO|comb~0 (
// Equation(s):
// \JUEGO|comb~0_combout  = ( \JUEGO|timer_30_segundos|finish_30sec~q  & ( !\JUEGO|comb~0_combout  ) ) # ( !\JUEGO|timer_30_segundos|finish_30sec~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|comb~0_combout ),
	.datad(gnd),
	.datae(!\JUEGO|timer_30_segundos|finish_30sec~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|comb~0 .extended_lut = "off";
defparam \JUEGO|comb~0 .lut_mask = 64'hFFFFF0F0FFFFF0F0;
defparam \JUEGO|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N3
cyclonev_lcell_comb \sel|O~0 (
// Equation(s):
// \sel|O~0_combout  = ( !\sel|O~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sel|O~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sel|O~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sel|O~0 .extended_lut = "off";
defparam \sel|O~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \sel|O~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y46_N11
dffeas \sel|O (
	.clk(\select~input_o ),
	.d(gnd),
	.asdata(\sel|O~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sel|O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sel|O .is_wysiwyg = "true";
defparam \sel|O .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N30
cyclonev_lcell_comb \JUEGO|new_play~0 (
// Equation(s):
// \JUEGO|new_play~0_combout  = ( \sel|O~q  & ( !\JUEGO|timer_30_segundos|finish_30sec~q  ) ) # ( !\sel|O~q  & ( \JUEGO|timer_30_segundos|finish_30sec~q  ) )

	.dataa(gnd),
	.datab(!\JUEGO|timer_30_segundos|finish_30sec~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sel|O~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|new_play~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|new_play~0 .extended_lut = "off";
defparam \JUEGO|new_play~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \JUEGO|new_play~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N51
cyclonev_lcell_comb \JUEGO|new_play (
// Equation(s):
// \JUEGO|new_play~combout  = ( \JUEGO|new_play~0_combout  & ( (\JUEGO|new_play~combout  & !\JUEGO|comb~0_combout ) ) ) # ( !\JUEGO|new_play~0_combout  & ( (\JUEGO|comb~0_combout ) # (\JUEGO|new_play~combout ) ) )

	.dataa(!\JUEGO|new_play~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|comb~0_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|new_play~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|new_play~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|new_play .extended_lut = "off";
defparam \JUEGO|new_play .lut_mask = 64'h55FF55FF55005500;
defparam \JUEGO|new_play .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N45
cyclonev_lcell_comb \JUEGO|new_pc (
// Equation(s):
// \JUEGO|new_pc~combout  = ( \JUEGO|new_play~0_combout  & ( (\JUEGO|comb~0_combout ) # (\JUEGO|new_pc~combout ) ) ) # ( !\JUEGO|new_play~0_combout  & ( (\JUEGO|new_pc~combout  & !\JUEGO|comb~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|new_pc~combout ),
	.datad(!\JUEGO|comb~0_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|new_play~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|new_pc~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|new_pc .extended_lut = "off";
defparam \JUEGO|new_pc .lut_mask = 64'h0F000F000FFF0FFF;
defparam \JUEGO|new_pc .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N30
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos9[0]~1 (
// Equation(s):
// \JUEGO|position_reg_unit|pos9[0]~1_combout  = ( \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & ( !\cont|temp [0] & ( (!\cont|temp [1] & (!\JUEGO|tic_tac_toe_controller|computer_play~combout  & (\cont|temp [3] & !\cont|temp [2]))) ) ) )

	.dataa(!\cont|temp [1]),
	.datab(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [2]),
	.datae(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos9[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos9[0]~1 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos9[0]~1 .lut_mask = 64'h0000080000000000;
defparam \JUEGO|position_reg_unit|pos9[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N0
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos2[0]~1 (
// Equation(s):
// \JUEGO|position_reg_unit|pos2[0]~1_combout  = ( \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & ( \cont|temp [0] & ( (!\cont|temp [2] & (!\cont|temp [1] & (!\cont|temp [3] & !\JUEGO|tic_tac_toe_controller|computer_play~combout ))) ) ) )

	.dataa(!\cont|temp [2]),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp [3]),
	.datad(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datae(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos2[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos2[0]~1 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos2[0]~1 .lut_mask = 64'h0000000000008000;
defparam \JUEGO|position_reg_unit|pos2[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y43_N2
dffeas \JUEGO|position_reg_unit|pos2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|position_reg_unit|pos2[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos2[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos2[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N57
cyclonev_lcell_comb \JUEGO|mark_new_position|changed~1 (
// Equation(s):
// \JUEGO|mark_new_position|changed~1_combout  = ( !\JUEGO|position_reg_unit|pos2 [1] & ( \JUEGO|new_play~combout  & ( (!\JUEGO|position_reg_unit|pos2 [0] & !\JUEGO|comb~0_combout ) ) ) ) # ( !\JUEGO|position_reg_unit|pos2 [1] & ( !\JUEGO|new_play~combout  & 
// ( (!\JUEGO|position_reg_unit|pos2 [0] & (\JUEGO|new_pc~combout  & !\JUEGO|comb~0_combout )) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos2 [0]),
	.datab(!\JUEGO|new_pc~combout ),
	.datac(gnd),
	.datad(!\JUEGO|comb~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos2 [1]),
	.dataf(!\JUEGO|new_play~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|changed~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|changed~1 .extended_lut = "off";
defparam \JUEGO|mark_new_position|changed~1 .lut_mask = 64'h22000000AA000000;
defparam \JUEGO|mark_new_position|changed~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N0
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos3[0]~1 (
// Equation(s):
// \JUEGO|position_reg_unit|pos3[0]~1_combout  = ( !\cont|temp [2] & ( !\cont|temp [0] & ( (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (!\JUEGO|tic_tac_toe_controller|computer_play~combout  & (\cont|temp [1] & !\cont|temp [3]))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datab(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datac(!\cont|temp [1]),
	.datad(!\cont|temp [3]),
	.datae(!\cont|temp [2]),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos3[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos3[0]~1 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos3[0]~1 .lut_mask = 64'h0400000000000000;
defparam \JUEGO|position_reg_unit|pos3[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N39
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~7 (
// Equation(s):
// \JUEGO|pd2|Decoder0~7_combout  = ( \cont|temp [1] & ( (!\cont|temp [0] & (!\cont|temp [3] & !\cont|temp [2])) ) )

	.dataa(!\cont|temp [0]),
	.datab(gnd),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~7 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~7 .lut_mask = 64'h00000000A000A000;
defparam \JUEGO|pd2|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N21
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos3[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos3[1]~0_combout  = ( \JUEGO|tic_tac_toe_controller|Selector2~4_combout  & ( \JUEGO|pd2|Decoder0~7_combout  & ( (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (((\JUEGO|tic_tac_toe_controller|computer_play~combout )))) 
// # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (\JUEGO|tic_tac_toe_controller|Selector2~0_combout  & (\JUEGO|tic_tac_toe_controller|Selector2~1_combout ))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datae(!\JUEGO|tic_tac_toe_controller|Selector2~4_combout ),
	.dataf(!\JUEGO|pd2|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos3[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos3[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos3[1]~0 .lut_mask = 64'h0000000000000F11;
defparam \JUEGO|position_reg_unit|pos3[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N2
dffeas \JUEGO|position_reg_unit|pos3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|position_reg_unit|pos3[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos3[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos3[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N51
cyclonev_lcell_comb \JUEGO|pd1|out_en[2]~5 (
// Equation(s):
// \JUEGO|pd1|out_en[2]~5_combout  = ( \cont|temp [1] & ( (!\cont|temp [2] & (!\cont|temp [0] & (!\cont|temp [3] & \JUEGO|tic_tac_toe_controller|computer_play~combout ))) ) )

	.dataa(!\cont|temp [2]),
	.datab(!\cont|temp [0]),
	.datac(!\cont|temp [3]),
	.datad(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[2]~5 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[2]~5 .lut_mask = 64'h0000000000800080;
defparam \JUEGO|pd1|out_en[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N56
dffeas \JUEGO|position_reg_unit|pos3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[2]~5_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos3[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos3[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N48
cyclonev_lcell_comb \JUEGO|mark_new_position|always0~0 (
// Equation(s):
// \JUEGO|mark_new_position|always0~0_combout  = ( !\JUEGO|comb~0_combout  & ( (!\JUEGO|position_reg_unit|pos3 [1] & !\JUEGO|position_reg_unit|pos3 [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|position_reg_unit|pos3 [1]),
	.datad(!\JUEGO|position_reg_unit|pos3 [0]),
	.datae(gnd),
	.dataf(!\JUEGO|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|always0~0 .extended_lut = "off";
defparam \JUEGO|mark_new_position|always0~0 .lut_mask = 64'hF000F00000000000;
defparam \JUEGO|mark_new_position|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N12
cyclonev_lcell_comb \JUEGO|mark_new_position|pos33~0 (
// Equation(s):
// \JUEGO|mark_new_position|pos33~0_combout  = ( \JUEGO|mark_new_position|pos22~0_combout  & ( \JUEGO|mark_new_position|always0~0_combout  & ( ((!\JUEGO|mark_new_position|changed~1_combout  & ((\JUEGO|new_pc~combout ) # (\JUEGO|new_play~combout )))) # 
// (\JUEGO|position_reg_unit|pos3 [0]) ) ) ) # ( !\JUEGO|mark_new_position|pos22~0_combout  & ( \JUEGO|mark_new_position|always0~0_combout  & ( \JUEGO|position_reg_unit|pos3 [0] ) ) ) # ( \JUEGO|mark_new_position|pos22~0_combout  & ( 
// !\JUEGO|mark_new_position|always0~0_combout  & ( \JUEGO|position_reg_unit|pos3 [0] ) ) ) # ( !\JUEGO|mark_new_position|pos22~0_combout  & ( !\JUEGO|mark_new_position|always0~0_combout  & ( \JUEGO|position_reg_unit|pos3 [0] ) ) )

	.dataa(!\JUEGO|new_play~combout ),
	.datab(!\JUEGO|mark_new_position|changed~1_combout ),
	.datac(!\JUEGO|new_pc~combout ),
	.datad(!\JUEGO|position_reg_unit|pos3 [0]),
	.datae(!\JUEGO|mark_new_position|pos22~0_combout ),
	.dataf(!\JUEGO|mark_new_position|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos33~0 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos33~0 .lut_mask = 64'h00FF00FF00FF4CFF;
defparam \JUEGO|mark_new_position|pos33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y44_N14
dffeas \JUEGO|mark_new_position|pos33[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|mark_new_position|pos33~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos33 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos33[0] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos33[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y42_N20
dffeas \JUEGO|mark_new_position|pos33[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|position_reg_unit|pos3 [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos33 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos33[1] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos33[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N18
cyclonev_lcell_comb \JUEGO|imd_unit|temp3~0 (
// Equation(s):
// \JUEGO|imd_unit|temp3~0_combout  = ( !\cont|temp [2] & ( \JUEGO|mark_new_position|pos33 [1] & ( (!\cont|temp [3] & (!\cont|temp [0] & \cont|temp [1])) ) ) ) # ( !\cont|temp [2] & ( !\JUEGO|mark_new_position|pos33 [1] & ( (!\cont|temp [3] & 
// (\JUEGO|mark_new_position|pos33 [0] & (!\cont|temp [0] & \cont|temp [1]))) ) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\JUEGO|mark_new_position|pos33 [0]),
	.datac(!\cont|temp [0]),
	.datad(!\cont|temp [1]),
	.datae(!\cont|temp [2]),
	.dataf(!\JUEGO|mark_new_position|pos33 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp3~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp3~0 .lut_mask = 64'h0020000000A00000;
defparam \JUEGO|imd_unit|temp3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N36
cyclonev_lcell_comb \JUEGO|pd1|out_en[0]~3 (
// Equation(s):
// \JUEGO|pd1|out_en[0]~3_combout  = ( !\cont|temp [1] & ( (!\cont|temp [3] & (!\cont|temp [0] & (\JUEGO|tic_tac_toe_controller|computer_play~combout  & !\cont|temp [2]))) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\cont|temp [0]),
	.datac(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[0]~3 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[0]~3 .lut_mask = 64'h0800080000000000;
defparam \JUEGO|pd1|out_en[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N9
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~5 (
// Equation(s):
// \JUEGO|pd2|Decoder0~5_combout  = ( !\cont|temp [1] & ( (!\cont|temp [0] & (!\cont|temp [3] & !\cont|temp [2])) ) )

	.dataa(!\cont|temp [0]),
	.datab(gnd),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~5 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~5 .lut_mask = 64'hA000A00000000000;
defparam \JUEGO|pd2|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N6
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos1[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos1[1]~0_combout  = ( \JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( \JUEGO|pd2|Decoder0~5_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & ((!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & 
// ((\JUEGO|tic_tac_toe_controller|computer_play~combout ))) # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (\JUEGO|tic_tac_toe_controller|Selector2~1_combout )))) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( 
// \JUEGO|pd2|Decoder0~5_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & (\JUEGO|tic_tac_toe_controller|computer_play~combout  & !\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q )) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~4_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datae(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.dataf(!\JUEGO|pd2|Decoder0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos1[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos1[1]~0 .lut_mask = 64'h0000000005000511;
defparam \JUEGO|position_reg_unit|pos1[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y44_N26
dffeas \JUEGO|position_reg_unit|pos1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[0]~3_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos1[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y43_N44
dffeas \JUEGO|mark_new_position|pos11[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|position_reg_unit|pos1 [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos11[1] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos11[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N42
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos1[0]~1 (
// Equation(s):
// \JUEGO|position_reg_unit|pos1[0]~1_combout  = ( !\cont|temp [2] & ( !\cont|temp [0] & ( (!\cont|temp [3] & (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (!\JUEGO|tic_tac_toe_controller|computer_play~combout  & !\cont|temp [1]))) ) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datac(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datad(!\cont|temp [1]),
	.datae(!\cont|temp [2]),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos1[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos1[0]~1 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos1[0]~1 .lut_mask = 64'h2000000000000000;
defparam \JUEGO|position_reg_unit|pos1[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y44_N44
dffeas \JUEGO|position_reg_unit|pos1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|position_reg_unit|pos1[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos1[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N27
cyclonev_lcell_comb \JUEGO|mark_new_position|pos11~0 (
// Equation(s):
// \JUEGO|mark_new_position|pos11~0_combout  = ( \JUEGO|position_reg_unit|pos1 [0] & ( \JUEGO|position_reg_unit|pos1 [1] ) ) # ( \JUEGO|position_reg_unit|pos1 [0] & ( !\JUEGO|position_reg_unit|pos1 [1] ) ) # ( !\JUEGO|position_reg_unit|pos1 [0] & ( 
// !\JUEGO|position_reg_unit|pos1 [1] & ( (!\JUEGO|comb~0_combout  & (!\JUEGO|mark_new_position|changed~q  & ((\JUEGO|new_pc~combout ) # (\JUEGO|new_play~combout )))) ) ) )

	.dataa(!\JUEGO|comb~0_combout ),
	.datab(!\JUEGO|new_play~combout ),
	.datac(!\JUEGO|new_pc~combout ),
	.datad(!\JUEGO|mark_new_position|changed~q ),
	.datae(!\JUEGO|position_reg_unit|pos1 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos11~0 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos11~0 .lut_mask = 64'h2A00FFFF0000FFFF;
defparam \JUEGO|mark_new_position|pos11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y42_N38
dffeas \JUEGO|mark_new_position|pos11[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|mark_new_position|pos11~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos11[0] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos11[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N15
cyclonev_lcell_comb \JUEGO|imd_unit|temp1~0 (
// Equation(s):
// \JUEGO|imd_unit|temp1~0_combout  = ( \JUEGO|mark_new_position|pos11 [0] & ( !\cont|temp [1] & ( (!\cont|temp [2] & (!\cont|temp [3] & !\cont|temp [0])) ) ) ) # ( !\JUEGO|mark_new_position|pos11 [0] & ( !\cont|temp [1] & ( (!\cont|temp [2] & (!\cont|temp 
// [3] & (\JUEGO|mark_new_position|pos11 [1] & !\cont|temp [0]))) ) ) )

	.dataa(!\cont|temp [2]),
	.datab(!\cont|temp [3]),
	.datac(!\JUEGO|mark_new_position|pos11 [1]),
	.datad(!\cont|temp [0]),
	.datae(!\JUEGO|mark_new_position|pos11 [0]),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp1~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp1~0 .lut_mask = 64'h0800880000000000;
defparam \JUEGO|imd_unit|temp1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N54
cyclonev_lcell_comb \JUEGO|imd_unit|temp2~0 (
// Equation(s):
// \JUEGO|imd_unit|temp2~0_combout  = ( !\cont|temp [2] & ( !\cont|temp [1] & ( (!\cont|temp [3] & (\cont|temp [0] & ((\JUEGO|mark_new_position|pos22 [0]) # (\JUEGO|mark_new_position|pos22 [1])))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos22 [1]),
	.datab(!\JUEGO|mark_new_position|pos22 [0]),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [0]),
	.datae(!\cont|temp [2]),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp2~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp2~0 .lut_mask = 64'h0070000000000000;
defparam \JUEGO|imd_unit|temp2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N39
cyclonev_lcell_comb \JUEGO|mark_new_position|changed~5 (
// Equation(s):
// \JUEGO|mark_new_position|changed~5_combout  = ( \JUEGO|new_play~combout  & ( !\JUEGO|comb~0_combout  ) ) # ( !\JUEGO|new_play~combout  & ( (!\JUEGO|comb~0_combout  & \JUEGO|new_pc~combout ) ) )

	.dataa(gnd),
	.datab(!\JUEGO|comb~0_combout ),
	.datac(gnd),
	.datad(!\JUEGO|new_pc~combout ),
	.datae(gnd),
	.dataf(!\JUEGO|new_play~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|changed~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|changed~5 .extended_lut = "off";
defparam \JUEGO|mark_new_position|changed~5 .lut_mask = 64'h00CC00CCCCCCCCCC;
defparam \JUEGO|mark_new_position|changed~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N54
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos8[0]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos8[0]~0_combout  = ( \cont|temp [2] & ( \cont|temp [0] & ( (!\cont|temp [3] & (!\JUEGO|tic_tac_toe_controller|computer_play~combout  & (\cont|temp [1] & \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ))) ) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datac(!\cont|temp [1]),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datae(!\cont|temp [2]),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos8[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos8[0]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos8[0]~0 .lut_mask = 64'h0000000000000008;
defparam \JUEGO|position_reg_unit|pos8[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y44_N56
dffeas \JUEGO|position_reg_unit|pos8[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|position_reg_unit|pos8[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos8[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos8[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos8[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N18
cyclonev_lcell_comb \JUEGO|mark_new_position|pos99~0 (
// Equation(s):
// \JUEGO|mark_new_position|pos99~0_combout  = ( \JUEGO|position_reg_unit|pos8 [1] & ( \JUEGO|mark_new_position|pos88~0_combout  & ( ((\JUEGO|mark_new_position|changed~5_combout  & !\JUEGO|position_reg_unit|pos9 [1])) # (\JUEGO|position_reg_unit|pos9 [0]) ) 
// ) ) # ( !\JUEGO|position_reg_unit|pos8 [1] & ( \JUEGO|mark_new_position|pos88~0_combout  & ( ((\JUEGO|mark_new_position|changed~5_combout  & (\JUEGO|position_reg_unit|pos8 [0] & !\JUEGO|position_reg_unit|pos9 [1]))) # (\JUEGO|position_reg_unit|pos9 [0]) ) 
// ) ) # ( \JUEGO|position_reg_unit|pos8 [1] & ( !\JUEGO|mark_new_position|pos88~0_combout  & ( \JUEGO|position_reg_unit|pos9 [0] ) ) ) # ( !\JUEGO|position_reg_unit|pos8 [1] & ( !\JUEGO|mark_new_position|pos88~0_combout  & ( \JUEGO|position_reg_unit|pos9 
// [0] ) ) )

	.dataa(!\JUEGO|mark_new_position|changed~5_combout ),
	.datab(!\JUEGO|position_reg_unit|pos8 [0]),
	.datac(!\JUEGO|position_reg_unit|pos9 [1]),
	.datad(!\JUEGO|position_reg_unit|pos9 [0]),
	.datae(!\JUEGO|position_reg_unit|pos8 [1]),
	.dataf(!\JUEGO|mark_new_position|pos88~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos99~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos99~0 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos99~0 .lut_mask = 64'h00FF00FF10FF50FF;
defparam \JUEGO|mark_new_position|pos99~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y43_N20
dffeas \JUEGO|mark_new_position|pos99[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|mark_new_position|pos99~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos99 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos99[0] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos99[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N6
cyclonev_lcell_comb \JUEGO|imd_unit|temp9~0 (
// Equation(s):
// \JUEGO|imd_unit|temp9~0_combout  = ( !\cont|temp [1] & ( \cont|temp [3] & ( (!\cont|temp [0] & (!\cont|temp [2] & ((\JUEGO|mark_new_position|pos99 [1]) # (\JUEGO|mark_new_position|pos99 [0])))) ) ) )

	.dataa(!\cont|temp [0]),
	.datab(!\JUEGO|mark_new_position|pos99 [0]),
	.datac(!\cont|temp [2]),
	.datad(!\JUEGO|mark_new_position|pos99 [1]),
	.datae(!\cont|temp [1]),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp9~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp9~0 .lut_mask = 64'h0000000020A00000;
defparam \JUEGO|imd_unit|temp9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N0
cyclonev_lcell_comb \JUEGO|mark_new_position|pos44~0 (
// Equation(s):
// \JUEGO|mark_new_position|pos44~0_combout  = ( \JUEGO|new_play~combout  & ( \JUEGO|mark_new_position|pos22~0_combout  & ( (!\JUEGO|mark_new_position|changed~1_combout  & !\JUEGO|mark_new_position|always0~0_combout ) ) ) ) # ( !\JUEGO|new_play~combout  & ( 
// \JUEGO|mark_new_position|pos22~0_combout  & ( (!\JUEGO|mark_new_position|changed~1_combout  & ((!\JUEGO|new_pc~combout ) # (!\JUEGO|mark_new_position|always0~0_combout ))) ) ) )

	.dataa(!\JUEGO|mark_new_position|changed~1_combout ),
	.datab(gnd),
	.datac(!\JUEGO|new_pc~combout ),
	.datad(!\JUEGO|mark_new_position|always0~0_combout ),
	.datae(!\JUEGO|new_play~combout ),
	.dataf(!\JUEGO|mark_new_position|pos22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos44~0 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos44~0 .lut_mask = 64'h00000000AAA0AA00;
defparam \JUEGO|mark_new_position|pos44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N48
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos4[0]~1 (
// Equation(s):
// \JUEGO|position_reg_unit|pos4[0]~1_combout  = ( \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & ( \cont|temp [0] & ( (!\cont|temp [3] & (\cont|temp [1] & (!\cont|temp [2] & !\JUEGO|tic_tac_toe_controller|computer_play~combout ))) ) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp [2]),
	.datad(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datae(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos4[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos4[0]~1 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos4[0]~1 .lut_mask = 64'h0000000000002000;
defparam \JUEGO|position_reg_unit|pos4[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N12
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~4 (
// Equation(s):
// \JUEGO|pd2|Decoder0~4_combout  = ( \cont|temp [1] & ( (!\cont|temp [3] & (!\cont|temp [2] & \cont|temp [0])) ) )

	.dataa(!\cont|temp [3]),
	.datab(gnd),
	.datac(!\cont|temp [2]),
	.datad(!\cont|temp [0]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~4 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~4 .lut_mask = 64'h0000000000A000A0;
defparam \JUEGO|pd2|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N30
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos4[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos4[1]~0_combout  = ( \JUEGO|pd2|Decoder0~4_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~4_combout  & ( (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (((\JUEGO|tic_tac_toe_controller|computer_play~combout )))) 
// # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (\JUEGO|tic_tac_toe_controller|Selector2~1_combout  & (\JUEGO|tic_tac_toe_controller|Selector2~0_combout ))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datad(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datae(!\JUEGO|pd2|Decoder0~4_combout ),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos4[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos4[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos4[1]~0 .lut_mask = 64'h00000000000001F1;
defparam \JUEGO|position_reg_unit|pos4[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y43_N50
dffeas \JUEGO|position_reg_unit|pos4[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|position_reg_unit|pos4[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos4[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos4[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos4[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N24
cyclonev_lcell_comb \JUEGO|pd1|out_en[3]~6 (
// Equation(s):
// \JUEGO|pd1|out_en[3]~6_combout  = ( \cont|temp [1] & ( (\JUEGO|tic_tac_toe_controller|computer_play~combout  & (\cont|temp [0] & (!\cont|temp [2] & !\cont|temp [3]))) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datab(!\cont|temp [0]),
	.datac(!\cont|temp [2]),
	.datad(!\cont|temp [3]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[3]~6 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[3]~6 .lut_mask = 64'h0000000010001000;
defparam \JUEGO|pd1|out_en[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y43_N8
dffeas \JUEGO|position_reg_unit|pos4[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[3]~6_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos4[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos4[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos4[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N24
cyclonev_lcell_comb \JUEGO|mark_new_position|pos44~1 (
// Equation(s):
// \JUEGO|mark_new_position|pos44~1_combout  = ( \JUEGO|mark_new_position|changed~5_combout  & ( ((\JUEGO|mark_new_position|pos44~0_combout  & !\JUEGO|position_reg_unit|pos4 [1])) # (\JUEGO|position_reg_unit|pos4 [0]) ) ) # ( 
// !\JUEGO|mark_new_position|changed~5_combout  & ( \JUEGO|position_reg_unit|pos4 [0] ) )

	.dataa(!\JUEGO|mark_new_position|pos44~0_combout ),
	.datab(!\JUEGO|position_reg_unit|pos4 [0]),
	.datac(!\JUEGO|position_reg_unit|pos4 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|changed~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos44~1 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos44~1 .lut_mask = 64'h3333333373737373;
defparam \JUEGO|mark_new_position|pos44~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y42_N26
dffeas \JUEGO|mark_new_position|pos44[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|mark_new_position|pos44~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos44 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos44[0] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos44[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y42_N47
dffeas \JUEGO|mark_new_position|pos44[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|position_reg_unit|pos4 [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos44 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos44[1] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos44[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N30
cyclonev_lcell_comb \JUEGO|imd_unit|temp4~0 (
// Equation(s):
// \JUEGO|imd_unit|temp4~0_combout  = ( \JUEGO|mark_new_position|pos44 [1] & ( !\cont|temp [2] & ( (!\cont|temp [3] & (\cont|temp [0] & \cont|temp [1])) ) ) ) # ( !\JUEGO|mark_new_position|pos44 [1] & ( !\cont|temp [2] & ( (!\cont|temp [3] & (\cont|temp [0] 
// & (\JUEGO|mark_new_position|pos44 [0] & \cont|temp [1]))) ) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\cont|temp [0]),
	.datac(!\JUEGO|mark_new_position|pos44 [0]),
	.datad(!\cont|temp [1]),
	.datae(!\JUEGO|mark_new_position|pos44 [1]),
	.dataf(!\cont|temp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp4~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp4~0 .lut_mask = 64'h0002002200000000;
defparam \JUEGO|imd_unit|temp4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N9
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~0 (
// Equation(s):
// \JUEGO|pd2|Decoder0~0_combout  = ( \cont|temp [1] & ( (!\cont|temp [0] & (!\cont|temp [3] & \cont|temp [2])) ) )

	.dataa(!\cont|temp [0]),
	.datab(gnd),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~0 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~0 .lut_mask = 64'h0000000000A000A0;
defparam \JUEGO|pd2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N18
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos7[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos7[1]~0_combout  = ( \JUEGO|tic_tac_toe_controller|Selector2~4_combout  & ( \JUEGO|pd2|Decoder0~0_combout  & ( (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (((\JUEGO|tic_tac_toe_controller|computer_play~combout )))) 
// # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (\JUEGO|tic_tac_toe_controller|Selector2~0_combout  & (\JUEGO|tic_tac_toe_controller|Selector2~1_combout ))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datad(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datae(!\JUEGO|tic_tac_toe_controller|Selector2~4_combout ),
	.dataf(!\JUEGO|pd2|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos7[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos7[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos7[1]~0 .lut_mask = 64'h00000000000001F1;
defparam \JUEGO|position_reg_unit|pos7[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N38
dffeas \JUEGO|position_reg_unit|pos7[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[6]~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos7[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos7[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos7[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y42_N14
dffeas \JUEGO|mark_new_position|pos77[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|position_reg_unit|pos7 [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos77 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos77[1] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos77[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N18
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos7[0]~1 (
// Equation(s):
// \JUEGO|position_reg_unit|pos7[0]~1_combout  = ( \cont|temp [2] & ( \cont|temp [1] & ( (!\cont|temp [3] & (!\cont|temp [0] & (!\JUEGO|tic_tac_toe_controller|computer_play~combout  & \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ))) ) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\cont|temp [0]),
	.datac(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datae(!\cont|temp [2]),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos7[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos7[0]~1 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos7[0]~1 .lut_mask = 64'h0000000000000080;
defparam \JUEGO|position_reg_unit|pos7[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y43_N14
dffeas \JUEGO|position_reg_unit|pos7[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|position_reg_unit|pos7[0]~1_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos7[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos7[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos7[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N36
cyclonev_lcell_comb \JUEGO|mark_new_position|always0~2 (
// Equation(s):
// \JUEGO|mark_new_position|always0~2_combout  = ( !\JUEGO|position_reg_unit|pos7 [0] & ( (!\JUEGO|comb~0_combout  & !\JUEGO|position_reg_unit|pos7 [1]) ) )

	.dataa(gnd),
	.datab(!\JUEGO|comb~0_combout ),
	.datac(gnd),
	.datad(!\JUEGO|position_reg_unit|pos7 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos7 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|always0~2 .extended_lut = "off";
defparam \JUEGO|mark_new_position|always0~2 .lut_mask = 64'hCC00CC0000000000;
defparam \JUEGO|mark_new_position|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N42
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos5[0]~1 (
// Equation(s):
// \JUEGO|position_reg_unit|pos5[0]~1_combout  = ( \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & ( !\cont|temp [0] & ( (!\cont|temp [1] & (!\JUEGO|tic_tac_toe_controller|computer_play~combout  & (!\cont|temp [3] & \cont|temp [2]))) ) ) )

	.dataa(!\cont|temp [1]),
	.datab(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [2]),
	.datae(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos5[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos5[0]~1 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos5[0]~1 .lut_mask = 64'h0000008000000000;
defparam \JUEGO|position_reg_unit|pos5[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N15
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~1 (
// Equation(s):
// \JUEGO|pd2|Decoder0~1_combout  = ( !\cont|temp [1] & ( (\cont|temp [2] & (!\cont|temp [0] & !\cont|temp [3])) ) )

	.dataa(!\cont|temp [2]),
	.datab(gnd),
	.datac(!\cont|temp [0]),
	.datad(!\cont|temp [3]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~1 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~1 .lut_mask = 64'h5000500000000000;
defparam \JUEGO|pd2|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N33
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos5[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos5[1]~0_combout  = ( \JUEGO|tic_tac_toe_controller|computer_play~combout  & ( \JUEGO|pd2|Decoder0~1_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & ((!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ) # 
// ((\JUEGO|tic_tac_toe_controller|Selector2~1_combout  & \JUEGO|tic_tac_toe_controller|Selector2~0_combout )))) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|computer_play~combout  & ( \JUEGO|pd2|Decoder0~1_combout  & ( 
// (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & (\JUEGO|tic_tac_toe_controller|Selector2~1_combout  & (\JUEGO|tic_tac_toe_controller|Selector2~0_combout  & \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~4_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datae(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.dataf(!\JUEGO|pd2|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos5[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos5[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos5[1]~0 .lut_mask = 64'h0000000000015501;
defparam \JUEGO|position_reg_unit|pos5[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y44_N44
dffeas \JUEGO|position_reg_unit|pos5[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|position_reg_unit|pos5[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos5[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos5[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos5[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y44_N29
dffeas \JUEGO|position_reg_unit|pos5[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[4]~1_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos5[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos5[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos5[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N48
cyclonev_lcell_comb \JUEGO|mark_new_position|always0~1 (
// Equation(s):
// \JUEGO|mark_new_position|always0~1_combout  = ( !\JUEGO|position_reg_unit|pos5 [1] & ( !\JUEGO|comb~0_combout  & ( !\JUEGO|position_reg_unit|pos5 [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|position_reg_unit|pos5 [0]),
	.datad(gnd),
	.datae(!\JUEGO|position_reg_unit|pos5 [1]),
	.dataf(!\JUEGO|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|always0~1 .extended_lut = "off";
defparam \JUEGO|mark_new_position|always0~1 .lut_mask = 64'hF0F0000000000000;
defparam \JUEGO|mark_new_position|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N6
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos6[0]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos6[0]~0_combout  = ( !\cont|temp [1] & ( \cont|temp [0] & ( (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (!\JUEGO|tic_tac_toe_controller|computer_play~combout  & (!\cont|temp [3] & \cont|temp [2]))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datab(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [2]),
	.datae(!\cont|temp [1]),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos6[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos6[0]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos6[0]~0 .lut_mask = 64'h0000000000400000;
defparam \JUEGO|position_reg_unit|pos6[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y44_N8
dffeas \JUEGO|position_reg_unit|pos6[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|position_reg_unit|pos6[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos6[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos6[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos6[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N36
cyclonev_lcell_comb \JUEGO|mark_new_position|changed~0 (
// Equation(s):
// \JUEGO|mark_new_position|changed~0_combout  = ( \JUEGO|new_play~combout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & (!\JUEGO|comb~0_combout  & !\JUEGO|position_reg_unit|pos6 [1])) ) ) # ( !\JUEGO|new_play~combout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & 
// (!\JUEGO|comb~0_combout  & (\JUEGO|new_pc~combout  & !\JUEGO|position_reg_unit|pos6 [1]))) ) )

	.dataa(!\JUEGO|position_reg_unit|pos6 [0]),
	.datab(!\JUEGO|comb~0_combout ),
	.datac(!\JUEGO|new_pc~combout ),
	.datad(!\JUEGO|position_reg_unit|pos6 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|new_play~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|changed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|changed~0 .extended_lut = "off";
defparam \JUEGO|mark_new_position|changed~0 .lut_mask = 64'h0800080088008800;
defparam \JUEGO|mark_new_position|changed~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N9
cyclonev_lcell_comb \JUEGO|mark_new_position|changed~4 (
// Equation(s):
// \JUEGO|mark_new_position|changed~4_combout  = ( !\JUEGO|mark_new_position|changed~0_combout  & ( (\JUEGO|mark_new_position|changed~3_combout  & ((!\JUEGO|mark_new_position|always0~1_combout ) # ((!\JUEGO|new_play~combout  & !\JUEGO|new_pc~combout )))) ) )

	.dataa(!\JUEGO|new_play~combout ),
	.datab(!\JUEGO|new_pc~combout ),
	.datac(!\JUEGO|mark_new_position|changed~3_combout ),
	.datad(!\JUEGO|mark_new_position|always0~1_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|changed~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|changed~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|changed~4 .extended_lut = "off";
defparam \JUEGO|mark_new_position|changed~4 .lut_mask = 64'h0F080F0800000000;
defparam \JUEGO|mark_new_position|changed~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N42
cyclonev_lcell_comb \JUEGO|mark_new_position|pos77~0 (
// Equation(s):
// \JUEGO|mark_new_position|pos77~0_combout  = ( \JUEGO|mark_new_position|changed~4_combout  & ( ((\JUEGO|mark_new_position|always0~2_combout  & ((\JUEGO|new_play~combout ) # (\JUEGO|new_pc~combout )))) # (\JUEGO|position_reg_unit|pos7 [0]) ) ) # ( 
// !\JUEGO|mark_new_position|changed~4_combout  & ( \JUEGO|position_reg_unit|pos7 [0] ) )

	.dataa(!\JUEGO|new_pc~combout ),
	.datab(!\JUEGO|mark_new_position|always0~2_combout ),
	.datac(!\JUEGO|new_play~combout ),
	.datad(!\JUEGO|position_reg_unit|pos7 [0]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|changed~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos77~0 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos77~0 .lut_mask = 64'h00FF00FF13FF13FF;
defparam \JUEGO|mark_new_position|pos77~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y43_N44
dffeas \JUEGO|mark_new_position|pos77[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|mark_new_position|pos77~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos77 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos77[0] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos77[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y41_N48
cyclonev_lcell_comb \JUEGO|imd_unit|temp7~0 (
// Equation(s):
// \JUEGO|imd_unit|temp7~0_combout  = ( \JUEGO|mark_new_position|pos77 [0] & ( \cont|temp [2] & ( (!\cont|temp [3] & (!\cont|temp [0] & \cont|temp [1])) ) ) ) # ( !\JUEGO|mark_new_position|pos77 [0] & ( \cont|temp [2] & ( (\JUEGO|mark_new_position|pos77 [1] 
// & (!\cont|temp [3] & (!\cont|temp [0] & \cont|temp [1]))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos77 [1]),
	.datab(!\cont|temp [3]),
	.datac(!\cont|temp [0]),
	.datad(!\cont|temp [1]),
	.datae(!\JUEGO|mark_new_position|pos77 [0]),
	.dataf(!\cont|temp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp7~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp7~0 .lut_mask = 64'h00000000004000C0;
defparam \JUEGO|imd_unit|temp7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N18
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~0 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~0_combout  = ( !\JUEGO|imd_unit|temp4~0_combout  & ( !\JUEGO|imd_unit|temp7~0_combout  & ( (!\JUEGO|imd_unit|temp3~0_combout  & (!\JUEGO|imd_unit|temp1~0_combout  & (!\JUEGO|imd_unit|temp2~0_combout  & 
// !\JUEGO|imd_unit|temp9~0_combout ))) ) ) )

	.dataa(!\JUEGO|imd_unit|temp3~0_combout ),
	.datab(!\JUEGO|imd_unit|temp1~0_combout ),
	.datac(!\JUEGO|imd_unit|temp2~0_combout ),
	.datad(!\JUEGO|imd_unit|temp9~0_combout ),
	.datae(!\JUEGO|imd_unit|temp4~0_combout ),
	.dataf(!\JUEGO|imd_unit|temp7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~0 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~0 .lut_mask = 64'h8000000000000000;
defparam \JUEGO|tic_tac_toe_controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N9
cyclonev_lcell_comb \cont|Equal0~0 (
// Equation(s):
// \cont|Equal0~0_combout  = ( !\cont|temp [1] & ( (\cont|temp [3] & (!\cont|temp [0] & !\cont|temp [2])) ) )

	.dataa(!\cont|temp [3]),
	.datab(gnd),
	.datac(!\cont|temp [0]),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|Equal0~0 .extended_lut = "off";
defparam \cont|Equal0~0 .lut_mask = 64'h5000500000000000;
defparam \cont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N9
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos9[0]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos9[0]~0_combout  = ( \JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( \cont|Equal0~0_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & ((!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & 
// ((\JUEGO|tic_tac_toe_controller|computer_play~combout ))) # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (\JUEGO|tic_tac_toe_controller|Selector2~1_combout )))) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( 
// \cont|Equal0~0_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & (\JUEGO|tic_tac_toe_controller|computer_play~combout  & !\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q )) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~4_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datae(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.dataf(!\cont|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos9[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos9[0]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos9[0]~0 .lut_mask = 64'h0000000003000311;
defparam \JUEGO|position_reg_unit|pos9[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y44_N32
dffeas \JUEGO|position_reg_unit|pos9[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|position_reg_unit|pos9[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos9[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos9[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos9[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y42_N0
cyclonev_lcell_comb \JUEGO|mark_new_position|changed~7 (
// Equation(s):
// \JUEGO|mark_new_position|changed~7_combout  = ( \JUEGO|mark_new_position|changed~5_combout  & ( \JUEGO|position_reg_unit|pos8 [1] & ( (!\JUEGO|mark_new_position|pos88~0_combout ) # ((!\JUEGO|position_reg_unit|pos9 [0] & !\JUEGO|position_reg_unit|pos9 
// [1])) ) ) ) # ( !\JUEGO|mark_new_position|changed~5_combout  & ( \JUEGO|position_reg_unit|pos8 [1] & ( !\JUEGO|mark_new_position|pos88~0_combout  ) ) ) # ( \JUEGO|mark_new_position|changed~5_combout  & ( !\JUEGO|position_reg_unit|pos8 [1] & ( 
// (!\JUEGO|mark_new_position|pos88~0_combout ) # ((!\JUEGO|position_reg_unit|pos8 [0]) # ((!\JUEGO|position_reg_unit|pos9 [0] & !\JUEGO|position_reg_unit|pos9 [1]))) ) ) ) # ( !\JUEGO|mark_new_position|changed~5_combout  & ( !\JUEGO|position_reg_unit|pos8 
// [1] & ( !\JUEGO|mark_new_position|pos88~0_combout  ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos9 [0]),
	.datab(!\JUEGO|mark_new_position|pos88~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos9 [1]),
	.datad(!\JUEGO|position_reg_unit|pos8 [0]),
	.datae(!\JUEGO|mark_new_position|changed~5_combout ),
	.dataf(!\JUEGO|position_reg_unit|pos8 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|changed~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|changed~7 .extended_lut = "off";
defparam \JUEGO|mark_new_position|changed~7 .lut_mask = 64'hCCCCFFECCCCCECEC;
defparam \JUEGO|mark_new_position|changed~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y42_N2
dffeas \JUEGO|mark_new_position|changed (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|mark_new_position|changed~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|changed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|changed .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|changed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N24
cyclonev_lcell_comb \JUEGO|mark_new_position|pos22~0 (
// Equation(s):
// \JUEGO|mark_new_position|pos22~0_combout  = ( \JUEGO|position_reg_unit|pos1 [1] & ( \JUEGO|new_play~combout  & ( !\JUEGO|mark_new_position|changed~q  ) ) ) # ( !\JUEGO|position_reg_unit|pos1 [1] & ( \JUEGO|new_play~combout  & ( 
// (!\JUEGO|mark_new_position|changed~q  & ((\JUEGO|position_reg_unit|pos1 [0]) # (\JUEGO|comb~0_combout ))) ) ) ) # ( \JUEGO|position_reg_unit|pos1 [1] & ( !\JUEGO|new_play~combout  & ( !\JUEGO|mark_new_position|changed~q  ) ) ) # ( 
// !\JUEGO|position_reg_unit|pos1 [1] & ( !\JUEGO|new_play~combout  & ( (!\JUEGO|mark_new_position|changed~q  & ((!\JUEGO|new_pc~combout ) # ((\JUEGO|position_reg_unit|pos1 [0]) # (\JUEGO|comb~0_combout )))) ) ) )

	.dataa(!\JUEGO|new_pc~combout ),
	.datab(!\JUEGO|mark_new_position|changed~q ),
	.datac(!\JUEGO|comb~0_combout ),
	.datad(!\JUEGO|position_reg_unit|pos1 [0]),
	.datae(!\JUEGO|position_reg_unit|pos1 [1]),
	.dataf(!\JUEGO|new_play~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos22~0 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos22~0 .lut_mask = 64'h8CCCCCCC0CCCCCCC;
defparam \JUEGO|mark_new_position|pos22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N6
cyclonev_lcell_comb \JUEGO|mark_new_position|changed~2 (
// Equation(s):
// \JUEGO|mark_new_position|changed~2_combout  = ( !\JUEGO|position_reg_unit|pos4 [0] & ( (!\JUEGO|comb~0_combout  & (!\JUEGO|position_reg_unit|pos4 [1] & ((\JUEGO|new_pc~combout ) # (\JUEGO|new_play~combout )))) ) )

	.dataa(!\JUEGO|new_play~combout ),
	.datab(!\JUEGO|new_pc~combout ),
	.datac(!\JUEGO|comb~0_combout ),
	.datad(!\JUEGO|position_reg_unit|pos4 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos4 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|changed~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|changed~2 .extended_lut = "off";
defparam \JUEGO|mark_new_position|changed~2 .lut_mask = 64'h7000700000000000;
defparam \JUEGO|mark_new_position|changed~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N12
cyclonev_lcell_comb \JUEGO|mark_new_position|changed~3 (
// Equation(s):
// \JUEGO|mark_new_position|changed~3_combout  = ( !\JUEGO|mark_new_position|changed~1_combout  & ( !\JUEGO|mark_new_position|changed~2_combout  & ( (\JUEGO|mark_new_position|pos22~0_combout  & ((!\JUEGO|mark_new_position|always0~0_combout ) # 
// ((!\JUEGO|new_play~combout  & !\JUEGO|new_pc~combout )))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos22~0_combout ),
	.datab(!\JUEGO|mark_new_position|always0~0_combout ),
	.datac(!\JUEGO|new_play~combout ),
	.datad(!\JUEGO|new_pc~combout ),
	.datae(!\JUEGO|mark_new_position|changed~1_combout ),
	.dataf(!\JUEGO|mark_new_position|changed~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|changed~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|changed~3 .extended_lut = "off";
defparam \JUEGO|mark_new_position|changed~3 .lut_mask = 64'h5444000000000000;
defparam \JUEGO|mark_new_position|changed~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N24
cyclonev_lcell_comb \JUEGO|mark_new_position|pos88~0 (
// Equation(s):
// \JUEGO|mark_new_position|pos88~0_combout  = ( \JUEGO|mark_new_position|always0~1_combout  & ( \JUEGO|mark_new_position|always0~2_combout  & ( (!\JUEGO|new_play~combout  & (\JUEGO|mark_new_position|changed~3_combout  & 
// (!\JUEGO|mark_new_position|changed~0_combout  & !\JUEGO|new_pc~combout ))) ) ) ) # ( !\JUEGO|mark_new_position|always0~1_combout  & ( \JUEGO|mark_new_position|always0~2_combout  & ( (!\JUEGO|new_play~combout  & (\JUEGO|mark_new_position|changed~3_combout  
// & (!\JUEGO|mark_new_position|changed~0_combout  & !\JUEGO|new_pc~combout ))) ) ) ) # ( \JUEGO|mark_new_position|always0~1_combout  & ( !\JUEGO|mark_new_position|always0~2_combout  & ( (!\JUEGO|new_play~combout  & 
// (\JUEGO|mark_new_position|changed~3_combout  & (!\JUEGO|mark_new_position|changed~0_combout  & !\JUEGO|new_pc~combout ))) ) ) ) # ( !\JUEGO|mark_new_position|always0~1_combout  & ( !\JUEGO|mark_new_position|always0~2_combout  & ( 
// (\JUEGO|mark_new_position|changed~3_combout  & !\JUEGO|mark_new_position|changed~0_combout ) ) ) )

	.dataa(!\JUEGO|new_play~combout ),
	.datab(!\JUEGO|mark_new_position|changed~3_combout ),
	.datac(!\JUEGO|mark_new_position|changed~0_combout ),
	.datad(!\JUEGO|new_pc~combout ),
	.datae(!\JUEGO|mark_new_position|always0~1_combout ),
	.dataf(!\JUEGO|mark_new_position|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos88~0 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos88~0 .lut_mask = 64'h3030200020002000;
defparam \JUEGO|mark_new_position|pos88~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y42_N15
cyclonev_lcell_comb \JUEGO|mark_new_position|pos88~1 (
// Equation(s):
// \JUEGO|mark_new_position|pos88~1_combout  = ( \JUEGO|mark_new_position|changed~5_combout  & ( \JUEGO|position_reg_unit|pos8 [1] & ( \JUEGO|position_reg_unit|pos8 [0] ) ) ) # ( !\JUEGO|mark_new_position|changed~5_combout  & ( \JUEGO|position_reg_unit|pos8 
// [1] & ( \JUEGO|position_reg_unit|pos8 [0] ) ) ) # ( \JUEGO|mark_new_position|changed~5_combout  & ( !\JUEGO|position_reg_unit|pos8 [1] & ( (\JUEGO|position_reg_unit|pos8 [0]) # (\JUEGO|mark_new_position|pos88~0_combout ) ) ) ) # ( 
// !\JUEGO|mark_new_position|changed~5_combout  & ( !\JUEGO|position_reg_unit|pos8 [1] & ( \JUEGO|position_reg_unit|pos8 [0] ) ) )

	.dataa(gnd),
	.datab(!\JUEGO|mark_new_position|pos88~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos8 [0]),
	.datad(gnd),
	.datae(!\JUEGO|mark_new_position|changed~5_combout ),
	.dataf(!\JUEGO|position_reg_unit|pos8 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos88~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos88~1 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos88~1 .lut_mask = 64'h0F0F3F3F0F0F0F0F;
defparam \JUEGO|mark_new_position|pos88~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y42_N17
dffeas \JUEGO|mark_new_position|pos88[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|mark_new_position|pos88~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos88 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos88[0] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos88[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y42_N33
cyclonev_lcell_comb \JUEGO|mark_new_position|pos55~0 (
// Equation(s):
// \JUEGO|mark_new_position|pos55~0_combout  = ( \JUEGO|new_pc~combout  & ( \JUEGO|mark_new_position|always0~1_combout  & ( (\JUEGO|position_reg_unit|pos5 [0]) # (\JUEGO|mark_new_position|changed~3_combout ) ) ) ) # ( !\JUEGO|new_pc~combout  & ( 
// \JUEGO|mark_new_position|always0~1_combout  & ( ((\JUEGO|mark_new_position|changed~3_combout  & \JUEGO|new_play~combout )) # (\JUEGO|position_reg_unit|pos5 [0]) ) ) ) # ( \JUEGO|new_pc~combout  & ( !\JUEGO|mark_new_position|always0~1_combout  & ( 
// \JUEGO|position_reg_unit|pos5 [0] ) ) ) # ( !\JUEGO|new_pc~combout  & ( !\JUEGO|mark_new_position|always0~1_combout  & ( \JUEGO|position_reg_unit|pos5 [0] ) ) )

	.dataa(!\JUEGO|mark_new_position|changed~3_combout ),
	.datab(!\JUEGO|new_play~combout ),
	.datac(!\JUEGO|position_reg_unit|pos5 [0]),
	.datad(gnd),
	.datae(!\JUEGO|new_pc~combout ),
	.dataf(!\JUEGO|mark_new_position|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos55~0 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos55~0 .lut_mask = 64'h0F0F0F0F1F1F5F5F;
defparam \JUEGO|mark_new_position|pos55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y42_N35
dffeas \JUEGO|mark_new_position|pos55[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|mark_new_position|pos55~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos55 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos55[0] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos55[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y43_N56
dffeas \JUEGO|mark_new_position|pos55[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|position_reg_unit|pos5 [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos55 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos55[1] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos55[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N0
cyclonev_lcell_comb \JUEGO|win_detect_unit|u5|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u5|winner~combout  = ( \JUEGO|mark_new_position|pos22 [0] & ( \JUEGO|mark_new_position|pos55 [1] & ( (\JUEGO|mark_new_position|pos22 [1] & (\JUEGO|mark_new_position|pos88 [0] & (\JUEGO|mark_new_position|pos88 [1] & 
// \JUEGO|mark_new_position|pos55 [0]))) ) ) ) # ( !\JUEGO|mark_new_position|pos22 [0] & ( \JUEGO|mark_new_position|pos55 [1] & ( (\JUEGO|mark_new_position|pos22 [1] & (!\JUEGO|mark_new_position|pos88 [0] & (\JUEGO|mark_new_position|pos88 [1] & 
// !\JUEGO|mark_new_position|pos55 [0]))) ) ) ) # ( \JUEGO|mark_new_position|pos22 [0] & ( !\JUEGO|mark_new_position|pos55 [1] & ( (!\JUEGO|mark_new_position|pos22 [1] & (\JUEGO|mark_new_position|pos88 [0] & (!\JUEGO|mark_new_position|pos88 [1] & 
// \JUEGO|mark_new_position|pos55 [0]))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos22 [1]),
	.datab(!\JUEGO|mark_new_position|pos88 [0]),
	.datac(!\JUEGO|mark_new_position|pos88 [1]),
	.datad(!\JUEGO|mark_new_position|pos55 [0]),
	.datae(!\JUEGO|mark_new_position|pos22 [0]),
	.dataf(!\JUEGO|mark_new_position|pos55 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u5|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u5|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u5|winner .lut_mask = 64'h0000002004000001;
defparam \JUEGO|win_detect_unit|u5|winner .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N12
cyclonev_lcell_comb \JUEGO|mark_new_position|changed~6 (
// Equation(s):
// \JUEGO|mark_new_position|changed~6_combout  = (\JUEGO|mark_new_position|changed~5_combout  & !\JUEGO|position_reg_unit|pos6 [1])

	.dataa(!\JUEGO|mark_new_position|changed~5_combout ),
	.datab(gnd),
	.datac(!\JUEGO|position_reg_unit|pos6 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|changed~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|changed~6 .extended_lut = "off";
defparam \JUEGO|mark_new_position|changed~6 .lut_mask = 64'h5050505050505050;
defparam \JUEGO|mark_new_position|changed~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y42_N24
cyclonev_lcell_comb \JUEGO|mark_new_position|pos66~0 (
// Equation(s):
// \JUEGO|mark_new_position|pos66~0_combout  = ( \JUEGO|mark_new_position|changed~6_combout  & ( \JUEGO|mark_new_position|always0~1_combout  & ( ((\JUEGO|mark_new_position|changed~3_combout  & (!\JUEGO|new_play~combout  & !\JUEGO|new_pc~combout ))) # 
// (\JUEGO|position_reg_unit|pos6 [0]) ) ) ) # ( !\JUEGO|mark_new_position|changed~6_combout  & ( \JUEGO|mark_new_position|always0~1_combout  & ( \JUEGO|position_reg_unit|pos6 [0] ) ) ) # ( \JUEGO|mark_new_position|changed~6_combout  & ( 
// !\JUEGO|mark_new_position|always0~1_combout  & ( (\JUEGO|position_reg_unit|pos6 [0]) # (\JUEGO|mark_new_position|changed~3_combout ) ) ) ) # ( !\JUEGO|mark_new_position|changed~6_combout  & ( !\JUEGO|mark_new_position|always0~1_combout  & ( 
// \JUEGO|position_reg_unit|pos6 [0] ) ) )

	.dataa(!\JUEGO|mark_new_position|changed~3_combout ),
	.datab(!\JUEGO|new_play~combout ),
	.datac(!\JUEGO|new_pc~combout ),
	.datad(!\JUEGO|position_reg_unit|pos6 [0]),
	.datae(!\JUEGO|mark_new_position|changed~6_combout ),
	.dataf(!\JUEGO|mark_new_position|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos66~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos66~0 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos66~0 .lut_mask = 64'h00FF55FF00FF40FF;
defparam \JUEGO|mark_new_position|pos66~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y42_N26
dffeas \JUEGO|mark_new_position|pos66[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|mark_new_position|pos66~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos66 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos66[0] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos66[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y42_N57
cyclonev_lcell_comb \JUEGO|win_detect_unit|u6|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u6|winner~combout  = ( \JUEGO|mark_new_position|pos99 [1] & ( \JUEGO|mark_new_position|pos33 [0] & ( (\JUEGO|mark_new_position|pos66 [0] & (\JUEGO|mark_new_position|pos33 [1] & (\JUEGO|mark_new_position|pos99 [0] & 
// \JUEGO|mark_new_position|pos66 [1]))) ) ) ) # ( !\JUEGO|mark_new_position|pos99 [1] & ( \JUEGO|mark_new_position|pos33 [0] & ( (\JUEGO|mark_new_position|pos66 [0] & (!\JUEGO|mark_new_position|pos33 [1] & (\JUEGO|mark_new_position|pos99 [0] & 
// !\JUEGO|mark_new_position|pos66 [1]))) ) ) ) # ( \JUEGO|mark_new_position|pos99 [1] & ( !\JUEGO|mark_new_position|pos33 [0] & ( (!\JUEGO|mark_new_position|pos66 [0] & (\JUEGO|mark_new_position|pos33 [1] & (!\JUEGO|mark_new_position|pos99 [0] & 
// \JUEGO|mark_new_position|pos66 [1]))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos66 [0]),
	.datab(!\JUEGO|mark_new_position|pos33 [1]),
	.datac(!\JUEGO|mark_new_position|pos99 [0]),
	.datad(!\JUEGO|mark_new_position|pos66 [1]),
	.datae(!\JUEGO|mark_new_position|pos99 [1]),
	.dataf(!\JUEGO|mark_new_position|pos33 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u6|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u6|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u6|winner .lut_mask = 64'h0000002004000001;
defparam \JUEGO|win_detect_unit|u6|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y42_N6
cyclonev_lcell_comb \JUEGO|win_detect_unit|u2|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u2|winner~combout  = ( \JUEGO|mark_new_position|pos44 [1] & ( \JUEGO|mark_new_position|pos44 [0] & ( (\JUEGO|mark_new_position|pos66 [0] & (\JUEGO|mark_new_position|pos55 [0] & (\JUEGO|mark_new_position|pos66 [1] & 
// \JUEGO|mark_new_position|pos55 [1]))) ) ) ) # ( !\JUEGO|mark_new_position|pos44 [1] & ( \JUEGO|mark_new_position|pos44 [0] & ( (\JUEGO|mark_new_position|pos66 [0] & (\JUEGO|mark_new_position|pos55 [0] & (!\JUEGO|mark_new_position|pos66 [1] & 
// !\JUEGO|mark_new_position|pos55 [1]))) ) ) ) # ( \JUEGO|mark_new_position|pos44 [1] & ( !\JUEGO|mark_new_position|pos44 [0] & ( (!\JUEGO|mark_new_position|pos66 [0] & (!\JUEGO|mark_new_position|pos55 [0] & (\JUEGO|mark_new_position|pos66 [1] & 
// \JUEGO|mark_new_position|pos55 [1]))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos66 [0]),
	.datab(!\JUEGO|mark_new_position|pos55 [0]),
	.datac(!\JUEGO|mark_new_position|pos66 [1]),
	.datad(!\JUEGO|mark_new_position|pos55 [1]),
	.datae(!\JUEGO|mark_new_position|pos44 [1]),
	.dataf(!\JUEGO|mark_new_position|pos44 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u2|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u2|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u2|winner .lut_mask = 64'h0000000810000001;
defparam \JUEGO|win_detect_unit|u2|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y42_N39
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \JUEGO|mark_new_position|pos99 [0] & ( \JUEGO|mark_new_position|pos88 [1] & ( (\JUEGO|mark_new_position|pos77 [0] & (\JUEGO|mark_new_position|pos77 [1] & (\JUEGO|mark_new_position|pos88 [0] & \JUEGO|mark_new_position|pos99 [1]))) ) 
// ) ) # ( !\JUEGO|mark_new_position|pos99 [0] & ( \JUEGO|mark_new_position|pos88 [1] & ( (!\JUEGO|mark_new_position|pos77 [0] & (\JUEGO|mark_new_position|pos77 [1] & (!\JUEGO|mark_new_position|pos88 [0] & \JUEGO|mark_new_position|pos99 [1]))) ) ) ) # ( 
// \JUEGO|mark_new_position|pos99 [0] & ( !\JUEGO|mark_new_position|pos88 [1] & ( (\JUEGO|mark_new_position|pos77 [0] & (!\JUEGO|mark_new_position|pos77 [1] & (\JUEGO|mark_new_position|pos88 [0] & !\JUEGO|mark_new_position|pos99 [1]))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos77 [0]),
	.datab(!\JUEGO|mark_new_position|pos77 [1]),
	.datac(!\JUEGO|mark_new_position|pos88 [0]),
	.datad(!\JUEGO|mark_new_position|pos99 [1]),
	.datae(!\JUEGO|mark_new_position|pos99 [0]),
	.dataf(!\JUEGO|mark_new_position|pos88 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000040000200001;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y42_N9
cyclonev_lcell_comb \JUEGO|win_detect_unit|u8|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u8|winner~combout  = ( \JUEGO|mark_new_position|pos33 [1] & ( \JUEGO|mark_new_position|pos33 [0] & ( (\JUEGO|mark_new_position|pos66 [0] & (\JUEGO|mark_new_position|pos55 [0] & (\JUEGO|mark_new_position|pos55 [1] & 
// \JUEGO|mark_new_position|pos66 [1]))) ) ) ) # ( !\JUEGO|mark_new_position|pos33 [1] & ( \JUEGO|mark_new_position|pos33 [0] & ( (\JUEGO|mark_new_position|pos66 [0] & (\JUEGO|mark_new_position|pos55 [0] & (!\JUEGO|mark_new_position|pos55 [1] & 
// !\JUEGO|mark_new_position|pos66 [1]))) ) ) ) # ( \JUEGO|mark_new_position|pos33 [1] & ( !\JUEGO|mark_new_position|pos33 [0] & ( (!\JUEGO|mark_new_position|pos66 [0] & (!\JUEGO|mark_new_position|pos55 [0] & (\JUEGO|mark_new_position|pos55 [1] & 
// \JUEGO|mark_new_position|pos66 [1]))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos66 [0]),
	.datab(!\JUEGO|mark_new_position|pos55 [0]),
	.datac(!\JUEGO|mark_new_position|pos55 [1]),
	.datad(!\JUEGO|mark_new_position|pos66 [1]),
	.datae(!\JUEGO|mark_new_position|pos33 [1]),
	.dataf(!\JUEGO|mark_new_position|pos33 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u8|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u8|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u8|winner .lut_mask = 64'h0000000810000001;
defparam \JUEGO|win_detect_unit|u8|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N42
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|always1~0 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|always1~0_combout  = ( !\JUEGO|win_detect_unit|u8|winner~combout  & ( (!\JUEGO|win_detect_unit|u5|winner~combout  & (!\JUEGO|win_detect_unit|u6|winner~combout  & (!\JUEGO|win_detect_unit|u2|winner~combout  & 
// !\Equal0~0_combout ))) ) )

	.dataa(!\JUEGO|win_detect_unit|u5|winner~combout ),
	.datab(!\JUEGO|win_detect_unit|u6|winner~combout ),
	.datac(!\JUEGO|win_detect_unit|u2|winner~combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|win_detect_unit|u8|winner~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|always1~0 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|always1~0 .lut_mask = 64'h8000800000000000;
defparam \JUEGO|tic_tac_toe_controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N21
cyclonev_lcell_comb \JUEGO|win_detect_unit|u1|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u1|winner~combout  = ( \JUEGO|mark_new_position|pos33 [0] & ( \JUEGO|mark_new_position|pos11 [1] & ( (\JUEGO|mark_new_position|pos33 [1] & (\JUEGO|mark_new_position|pos11 [0] & (\JUEGO|mark_new_position|pos22 [0] & 
// \JUEGO|mark_new_position|pos22 [1]))) ) ) ) # ( !\JUEGO|mark_new_position|pos33 [0] & ( \JUEGO|mark_new_position|pos11 [1] & ( (\JUEGO|mark_new_position|pos33 [1] & (!\JUEGO|mark_new_position|pos11 [0] & (!\JUEGO|mark_new_position|pos22 [0] & 
// \JUEGO|mark_new_position|pos22 [1]))) ) ) ) # ( \JUEGO|mark_new_position|pos33 [0] & ( !\JUEGO|mark_new_position|pos11 [1] & ( (!\JUEGO|mark_new_position|pos33 [1] & (\JUEGO|mark_new_position|pos11 [0] & (\JUEGO|mark_new_position|pos22 [0] & 
// !\JUEGO|mark_new_position|pos22 [1]))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos33 [1]),
	.datab(!\JUEGO|mark_new_position|pos11 [0]),
	.datac(!\JUEGO|mark_new_position|pos22 [0]),
	.datad(!\JUEGO|mark_new_position|pos22 [1]),
	.datae(!\JUEGO|mark_new_position|pos33 [0]),
	.dataf(!\JUEGO|mark_new_position|pos11 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u1|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u1|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u1|winner .lut_mask = 64'h0000020000400001;
defparam \JUEGO|win_detect_unit|u1|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y42_N15
cyclonev_lcell_comb \JUEGO|win_detect_unit|u4|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u4|winner~combout  = ( \JUEGO|mark_new_position|pos11 [0] & ( \JUEGO|mark_new_position|pos77 [0] & ( (\JUEGO|mark_new_position|pos44 [0] & ((!\JUEGO|mark_new_position|pos11 [1] & (!\JUEGO|mark_new_position|pos77 [1] & 
// !\JUEGO|mark_new_position|pos44 [1])) # (\JUEGO|mark_new_position|pos11 [1] & (\JUEGO|mark_new_position|pos77 [1] & \JUEGO|mark_new_position|pos44 [1])))) ) ) ) # ( !\JUEGO|mark_new_position|pos11 [0] & ( !\JUEGO|mark_new_position|pos77 [0] & ( 
// (\JUEGO|mark_new_position|pos11 [1] & (\JUEGO|mark_new_position|pos77 [1] & (\JUEGO|mark_new_position|pos44 [1] & !\JUEGO|mark_new_position|pos44 [0]))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos11 [1]),
	.datab(!\JUEGO|mark_new_position|pos77 [1]),
	.datac(!\JUEGO|mark_new_position|pos44 [1]),
	.datad(!\JUEGO|mark_new_position|pos44 [0]),
	.datae(!\JUEGO|mark_new_position|pos11 [0]),
	.dataf(!\JUEGO|mark_new_position|pos77 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u4|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u4|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u4|winner .lut_mask = 64'h0100000000000081;
defparam \JUEGO|win_detect_unit|u4|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y42_N21
cyclonev_lcell_comb \JUEGO|nsd_unit|no_space~0 (
// Equation(s):
// \JUEGO|nsd_unit|no_space~0_combout  = ( \JUEGO|mark_new_position|pos77 [0] & ( \JUEGO|mark_new_position|pos66 [1] & ( (\JUEGO|mark_new_position|pos55 [1]) # (\JUEGO|mark_new_position|pos55 [0]) ) ) ) # ( !\JUEGO|mark_new_position|pos77 [0] & ( 
// \JUEGO|mark_new_position|pos66 [1] & ( (\JUEGO|mark_new_position|pos77 [1] & ((\JUEGO|mark_new_position|pos55 [1]) # (\JUEGO|mark_new_position|pos55 [0]))) ) ) ) # ( \JUEGO|mark_new_position|pos77 [0] & ( !\JUEGO|mark_new_position|pos66 [1] & ( 
// (\JUEGO|mark_new_position|pos66 [0] & ((\JUEGO|mark_new_position|pos55 [1]) # (\JUEGO|mark_new_position|pos55 [0]))) ) ) ) # ( !\JUEGO|mark_new_position|pos77 [0] & ( !\JUEGO|mark_new_position|pos66 [1] & ( (\JUEGO|mark_new_position|pos77 [1] & 
// (\JUEGO|mark_new_position|pos66 [0] & ((\JUEGO|mark_new_position|pos55 [1]) # (\JUEGO|mark_new_position|pos55 [0])))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos55 [0]),
	.datab(!\JUEGO|mark_new_position|pos55 [1]),
	.datac(!\JUEGO|mark_new_position|pos77 [1]),
	.datad(!\JUEGO|mark_new_position|pos66 [0]),
	.datae(!\JUEGO|mark_new_position|pos77 [0]),
	.dataf(!\JUEGO|mark_new_position|pos66 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|no_space~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|no_space~0 .extended_lut = "off";
defparam \JUEGO|nsd_unit|no_space~0 .lut_mask = 64'h0007007707077777;
defparam \JUEGO|nsd_unit|no_space~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y42_N42
cyclonev_lcell_comb \JUEGO|nsd_unit|no_space~1 (
// Equation(s):
// \JUEGO|nsd_unit|no_space~1_combout  = ( \JUEGO|mark_new_position|pos11 [0] & ( \JUEGO|mark_new_position|pos11 [1] & ( (!\JUEGO|mark_new_position|pos88 [1] & (\JUEGO|mark_new_position|pos88 [0] & ((\JUEGO|mark_new_position|pos99 [0]) # 
// (\JUEGO|mark_new_position|pos99 [1])))) # (\JUEGO|mark_new_position|pos88 [1] & (((\JUEGO|mark_new_position|pos99 [0]) # (\JUEGO|mark_new_position|pos99 [1])))) ) ) ) # ( !\JUEGO|mark_new_position|pos11 [0] & ( \JUEGO|mark_new_position|pos11 [1] & ( 
// (!\JUEGO|mark_new_position|pos88 [1] & (\JUEGO|mark_new_position|pos88 [0] & ((\JUEGO|mark_new_position|pos99 [0]) # (\JUEGO|mark_new_position|pos99 [1])))) # (\JUEGO|mark_new_position|pos88 [1] & (((\JUEGO|mark_new_position|pos99 [0]) # 
// (\JUEGO|mark_new_position|pos99 [1])))) ) ) ) # ( \JUEGO|mark_new_position|pos11 [0] & ( !\JUEGO|mark_new_position|pos11 [1] & ( (!\JUEGO|mark_new_position|pos88 [1] & (\JUEGO|mark_new_position|pos88 [0] & ((\JUEGO|mark_new_position|pos99 [0]) # 
// (\JUEGO|mark_new_position|pos99 [1])))) # (\JUEGO|mark_new_position|pos88 [1] & (((\JUEGO|mark_new_position|pos99 [0]) # (\JUEGO|mark_new_position|pos99 [1])))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos88 [1]),
	.datab(!\JUEGO|mark_new_position|pos88 [0]),
	.datac(!\JUEGO|mark_new_position|pos99 [1]),
	.datad(!\JUEGO|mark_new_position|pos99 [0]),
	.datae(!\JUEGO|mark_new_position|pos11 [0]),
	.dataf(!\JUEGO|mark_new_position|pos11 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|no_space~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|no_space~1 .extended_lut = "off";
defparam \JUEGO|nsd_unit|no_space~1 .lut_mask = 64'h0000077707770777;
defparam \JUEGO|nsd_unit|no_space~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N51
cyclonev_lcell_comb \JUEGO|nsd_unit|no_space~2 (
// Equation(s):
// \JUEGO|nsd_unit|no_space~2_combout  = ( \JUEGO|mark_new_position|pos33 [0] & ( \JUEGO|mark_new_position|pos44 [1] & ( (\JUEGO|mark_new_position|pos22 [0]) # (\JUEGO|mark_new_position|pos22 [1]) ) ) ) # ( !\JUEGO|mark_new_position|pos33 [0] & ( 
// \JUEGO|mark_new_position|pos44 [1] & ( (\JUEGO|mark_new_position|pos33 [1] & ((\JUEGO|mark_new_position|pos22 [0]) # (\JUEGO|mark_new_position|pos22 [1]))) ) ) ) # ( \JUEGO|mark_new_position|pos33 [0] & ( !\JUEGO|mark_new_position|pos44 [1] & ( 
// (\JUEGO|mark_new_position|pos44 [0] & ((\JUEGO|mark_new_position|pos22 [0]) # (\JUEGO|mark_new_position|pos22 [1]))) ) ) ) # ( !\JUEGO|mark_new_position|pos33 [0] & ( !\JUEGO|mark_new_position|pos44 [1] & ( (\JUEGO|mark_new_position|pos33 [1] & 
// (\JUEGO|mark_new_position|pos44 [0] & ((\JUEGO|mark_new_position|pos22 [0]) # (\JUEGO|mark_new_position|pos22 [1])))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos22 [1]),
	.datab(!\JUEGO|mark_new_position|pos22 [0]),
	.datac(!\JUEGO|mark_new_position|pos33 [1]),
	.datad(!\JUEGO|mark_new_position|pos44 [0]),
	.datae(!\JUEGO|mark_new_position|pos33 [0]),
	.dataf(!\JUEGO|mark_new_position|pos44 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|no_space~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|no_space~2 .extended_lut = "off";
defparam \JUEGO|nsd_unit|no_space~2 .lut_mask = 64'h0007007707077777;
defparam \JUEGO|nsd_unit|no_space~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N0
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|always1~1 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|always1~1_combout  = ( \JUEGO|nsd_unit|no_space~1_combout  & ( \JUEGO|nsd_unit|no_space~2_combout  & ( (!\JUEGO|win_detect_unit|u1|winner~combout  & (!\JUEGO|win_detect_unit|u4|winner~combout  & 
// (!\JUEGO|nsd_unit|no_space~0_combout  & !\JUEGO|win_detect_unit|u7|winner~combout ))) ) ) ) # ( !\JUEGO|nsd_unit|no_space~1_combout  & ( \JUEGO|nsd_unit|no_space~2_combout  & ( (!\JUEGO|win_detect_unit|u1|winner~combout  & 
// (!\JUEGO|win_detect_unit|u4|winner~combout  & !\JUEGO|win_detect_unit|u7|winner~combout )) ) ) ) # ( \JUEGO|nsd_unit|no_space~1_combout  & ( !\JUEGO|nsd_unit|no_space~2_combout  & ( (!\JUEGO|win_detect_unit|u1|winner~combout  & 
// (!\JUEGO|win_detect_unit|u4|winner~combout  & !\JUEGO|win_detect_unit|u7|winner~combout )) ) ) ) # ( !\JUEGO|nsd_unit|no_space~1_combout  & ( !\JUEGO|nsd_unit|no_space~2_combout  & ( (!\JUEGO|win_detect_unit|u1|winner~combout  & 
// (!\JUEGO|win_detect_unit|u4|winner~combout  & !\JUEGO|win_detect_unit|u7|winner~combout )) ) ) )

	.dataa(!\JUEGO|win_detect_unit|u1|winner~combout ),
	.datab(!\JUEGO|win_detect_unit|u4|winner~combout ),
	.datac(!\JUEGO|nsd_unit|no_space~0_combout ),
	.datad(!\JUEGO|win_detect_unit|u7|winner~combout ),
	.datae(!\JUEGO|nsd_unit|no_space~1_combout ),
	.dataf(!\JUEGO|nsd_unit|no_space~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|always1~1 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|always1~1 .lut_mask = 64'h8800880088008000;
defparam \JUEGO|tic_tac_toe_controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N54
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector6~0 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector6~0_combout  = ( \JUEGO|new_pc~combout  & ( (\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & (\JUEGO|tic_tac_toe_controller|always1~0_combout  & \JUEGO|tic_tac_toe_controller|always1~1_combout )) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datab(!\JUEGO|tic_tac_toe_controller|always1~0_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|always1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|new_pc~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector6~0 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector6~0 .lut_mask = 64'h0000000001010101;
defparam \JUEGO|tic_tac_toe_controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N39
cyclonev_lcell_comb \JUEGO|nsd_unit|temp6 (
// Equation(s):
// \JUEGO|nsd_unit|temp6~combout  = ( !\JUEGO|mark_new_position|pos66 [1] & ( !\JUEGO|mark_new_position|pos66 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|mark_new_position|pos66 [0]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos66 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|temp6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|temp6 .extended_lut = "off";
defparam \JUEGO|nsd_unit|temp6 .lut_mask = 64'hFF00FF0000000000;
defparam \JUEGO|nsd_unit|temp6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N27
cyclonev_lcell_comb \JUEGO|nsd_unit|temp5 (
// Equation(s):
// \JUEGO|nsd_unit|temp5~combout  = ( !\JUEGO|mark_new_position|pos55 [0] & ( !\JUEGO|mark_new_position|pos55 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|mark_new_position|pos55 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos55 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|temp5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|temp5 .extended_lut = "off";
defparam \JUEGO|nsd_unit|temp5 .lut_mask = 64'hFF00FF0000000000;
defparam \JUEGO|nsd_unit|temp5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N54
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~5 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~5_combout  = ( \JUEGO|nsd_unit|temp5~combout  & ( \JUEGO|imd_unit|temp18~0_combout  & ( (!\JUEGO|pd1|out_en[5]~2_combout ) # (\JUEGO|nsd_unit|temp6~combout ) ) ) ) # ( !\JUEGO|nsd_unit|temp5~combout  & ( 
// \JUEGO|imd_unit|temp18~0_combout  & ( (!\JUEGO|pd1|out_en[4]~1_combout  & ((!\JUEGO|pd1|out_en[5]~2_combout ) # (\JUEGO|nsd_unit|temp6~combout ))) ) ) ) # ( \JUEGO|nsd_unit|temp5~combout  & ( !\JUEGO|imd_unit|temp18~0_combout  & ( 
// (!\JUEGO|pd1|out_en[7]~8_combout  & ((!\JUEGO|pd1|out_en[5]~2_combout ) # (\JUEGO|nsd_unit|temp6~combout ))) ) ) ) # ( !\JUEGO|nsd_unit|temp5~combout  & ( !\JUEGO|imd_unit|temp18~0_combout  & ( (!\JUEGO|pd1|out_en[7]~8_combout  & 
// (!\JUEGO|pd1|out_en[4]~1_combout  & ((!\JUEGO|pd1|out_en[5]~2_combout ) # (\JUEGO|nsd_unit|temp6~combout )))) ) ) )

	.dataa(!\JUEGO|pd1|out_en[7]~8_combout ),
	.datab(!\JUEGO|pd1|out_en[4]~1_combout ),
	.datac(!\JUEGO|pd1|out_en[5]~2_combout ),
	.datad(!\JUEGO|nsd_unit|temp6~combout ),
	.datae(!\JUEGO|nsd_unit|temp5~combout ),
	.dataf(!\JUEGO|imd_unit|temp18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~5 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~5 .lut_mask = 64'h8088A0AAC0CCF0FF;
defparam \JUEGO|tic_tac_toe_controller|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N33
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~15 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~15_combout  = ( \cont|temp [1] & ( (!\cont|temp [3] & !\cont|temp [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [0]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~15 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~15 .lut_mask = 64'h00000000F000F000;
defparam \JUEGO|tic_tac_toe_controller|Selector2~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N45
cyclonev_lcell_comb \JUEGO|nsd_unit|temp3 (
// Equation(s):
// \JUEGO|nsd_unit|temp3~combout  = ( !\JUEGO|mark_new_position|pos33 [1] & ( !\JUEGO|mark_new_position|pos33 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|mark_new_position|pos33 [0]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos33 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|temp3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|temp3 .extended_lut = "off";
defparam \JUEGO|nsd_unit|temp3 .lut_mask = 64'hFF00FF0000000000;
defparam \JUEGO|nsd_unit|temp3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N27
cyclonev_lcell_comb \JUEGO|nsd_unit|temp4 (
// Equation(s):
// \JUEGO|nsd_unit|temp4~combout  = ( !\JUEGO|mark_new_position|pos44 [0] & ( !\JUEGO|mark_new_position|pos44 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|mark_new_position|pos44 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos44 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|temp4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|temp4 .extended_lut = "off";
defparam \JUEGO|nsd_unit|temp4 .lut_mask = 64'hFF00FF0000000000;
defparam \JUEGO|nsd_unit|temp4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N15
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~14 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~14_combout  = ( \JUEGO|pd1|out_en[2]~5_combout  & ( (!\JUEGO|nsd_unit|temp3~combout ) # ((!\JUEGO|nsd_unit|temp4~combout  & \JUEGO|pd1|out_en[3]~6_combout )) ) ) # ( !\JUEGO|pd1|out_en[2]~5_combout  & ( 
// (!\JUEGO|nsd_unit|temp4~combout  & \JUEGO|pd1|out_en[3]~6_combout ) ) )

	.dataa(gnd),
	.datab(!\JUEGO|nsd_unit|temp3~combout ),
	.datac(!\JUEGO|nsd_unit|temp4~combout ),
	.datad(!\JUEGO|pd1|out_en[3]~6_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|pd1|out_en[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~14 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~14 .lut_mask = 64'h00F000F0CCFCCCFC;
defparam \JUEGO|tic_tac_toe_controller|Selector2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N0
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~7 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~7_combout  = ( !\JUEGO|tic_tac_toe_controller|Selector2~14_combout  & ( \JUEGO|mark_new_position|pos77 [1] & ( (!\cont|temp [2]) # ((!\JUEGO|tic_tac_toe_controller|computer_play~combout ) # 
// (!\JUEGO|tic_tac_toe_controller|Selector2~15_combout )) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~14_combout  & ( !\JUEGO|mark_new_position|pos77 [1] & ( (!\cont|temp [2]) # ((!\JUEGO|mark_new_position|pos77 [0]) # 
// ((!\JUEGO|tic_tac_toe_controller|computer_play~combout ) # (!\JUEGO|tic_tac_toe_controller|Selector2~15_combout ))) ) ) )

	.dataa(!\cont|temp [2]),
	.datab(!\JUEGO|mark_new_position|pos77 [0]),
	.datac(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|Selector2~15_combout ),
	.datae(!\JUEGO|tic_tac_toe_controller|Selector2~14_combout ),
	.dataf(!\JUEGO|mark_new_position|pos77 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~7 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~7 .lut_mask = 64'hFFFE0000FFFA0000;
defparam \JUEGO|tic_tac_toe_controller|Selector2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N3
cyclonev_lcell_comb \JUEGO|win_detect_unit|u4|temp3 (
// Equation(s):
// \JUEGO|win_detect_unit|u4|temp3~combout  = ( !\JUEGO|mark_new_position|pos11 [0] & ( !\JUEGO|mark_new_position|pos11 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\JUEGO|mark_new_position|pos11 [0]),
	.dataf(!\JUEGO|mark_new_position|pos11 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u4|temp3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u4|temp3 .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u4|temp3 .lut_mask = 64'hFFFF000000000000;
defparam \JUEGO|win_detect_unit|u4|temp3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y42_N54
cyclonev_lcell_comb \JUEGO|imd_unit|temp19~0 (
// Equation(s):
// \JUEGO|imd_unit|temp19~0_combout  = ( !\JUEGO|mark_new_position|pos99 [0] & ( !\JUEGO|mark_new_position|pos99 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\JUEGO|mark_new_position|pos99 [0]),
	.dataf(!\JUEGO|mark_new_position|pos99 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp19~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp19~0 .lut_mask = 64'hFFFF000000000000;
defparam \JUEGO|imd_unit|temp19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N42
cyclonev_lcell_comb \JUEGO|nsd_unit|temp2 (
// Equation(s):
// \JUEGO|nsd_unit|temp2~combout  = ( !\JUEGO|mark_new_position|pos22 [1] & ( !\JUEGO|mark_new_position|pos22 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|mark_new_position|pos22 [0]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos22 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|temp2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|temp2 .extended_lut = "off";
defparam \JUEGO|nsd_unit|temp2 .lut_mask = 64'hFF00FF0000000000;
defparam \JUEGO|nsd_unit|temp2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N42
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~6 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~6_combout  = ( \JUEGO|imd_unit|temp19~0_combout  & ( \JUEGO|nsd_unit|temp2~combout  & ( (!\JUEGO|pd1|out_en[0]~3_combout ) # (\JUEGO|win_detect_unit|u4|temp3~combout ) ) ) ) # ( !\JUEGO|imd_unit|temp19~0_combout  & 
// ( \JUEGO|nsd_unit|temp2~combout  & ( (!\JUEGO|pd1|out_en[8]~7_combout  & ((!\JUEGO|pd1|out_en[0]~3_combout ) # (\JUEGO|win_detect_unit|u4|temp3~combout ))) ) ) ) # ( \JUEGO|imd_unit|temp19~0_combout  & ( !\JUEGO|nsd_unit|temp2~combout  & ( 
// (!\JUEGO|pd1|out_en[1]~4_combout  & ((!\JUEGO|pd1|out_en[0]~3_combout ) # (\JUEGO|win_detect_unit|u4|temp3~combout ))) ) ) ) # ( !\JUEGO|imd_unit|temp19~0_combout  & ( !\JUEGO|nsd_unit|temp2~combout  & ( (!\JUEGO|pd1|out_en[1]~4_combout  & 
// (!\JUEGO|pd1|out_en[8]~7_combout  & ((!\JUEGO|pd1|out_en[0]~3_combout ) # (\JUEGO|win_detect_unit|u4|temp3~combout )))) ) ) )

	.dataa(!\JUEGO|pd1|out_en[1]~4_combout ),
	.datab(!\JUEGO|pd1|out_en[8]~7_combout ),
	.datac(!\JUEGO|win_detect_unit|u4|temp3~combout ),
	.datad(!\JUEGO|pd1|out_en[0]~3_combout ),
	.datae(!\JUEGO|imd_unit|temp19~0_combout ),
	.dataf(!\JUEGO|nsd_unit|temp2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~6 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~6 .lut_mask = 64'h8808AA0ACC0CFF0F;
defparam \JUEGO|tic_tac_toe_controller|Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N18
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector7~1 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector7~1_combout  = ( \JUEGO|tic_tac_toe_controller|Selector2~7_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~6_combout  & ( (!\JUEGO|tic_tac_toe_controller|always1~1_combout ) # 
// ((!\JUEGO|tic_tac_toe_controller|comb~0_combout ) # ((!\JUEGO|tic_tac_toe_controller|always1~0_combout ) # (\JUEGO|tic_tac_toe_controller|Selector2~5_combout ))) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~7_combout  & ( 
// \JUEGO|tic_tac_toe_controller|Selector2~6_combout  & ( (!\JUEGO|tic_tac_toe_controller|always1~1_combout ) # ((!\JUEGO|tic_tac_toe_controller|comb~0_combout ) # (!\JUEGO|tic_tac_toe_controller|always1~0_combout )) ) ) ) # ( 
// \JUEGO|tic_tac_toe_controller|Selector2~7_combout  & ( !\JUEGO|tic_tac_toe_controller|Selector2~6_combout  & ( (!\JUEGO|tic_tac_toe_controller|always1~1_combout ) # ((!\JUEGO|tic_tac_toe_controller|comb~0_combout ) # 
// (!\JUEGO|tic_tac_toe_controller|always1~0_combout )) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~7_combout  & ( !\JUEGO|tic_tac_toe_controller|Selector2~6_combout  & ( (!\JUEGO|tic_tac_toe_controller|always1~1_combout ) # 
// ((!\JUEGO|tic_tac_toe_controller|comb~0_combout ) # (!\JUEGO|tic_tac_toe_controller|always1~0_combout )) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|always1~1_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|comb~0_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|Selector2~5_combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|always1~0_combout ),
	.datae(!\JUEGO|tic_tac_toe_controller|Selector2~7_combout ),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector7~1 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector7~1 .lut_mask = 64'hFFEEFFEEFFEEFFEF;
defparam \JUEGO|tic_tac_toe_controller|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N48
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|always1~2 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|always1~2_combout  = ( \JUEGO|tic_tac_toe_controller|always1~0_combout  & ( \JUEGO|tic_tac_toe_controller|always1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|tic_tac_toe_controller|always1~1_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|tic_tac_toe_controller|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|always1~2 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|always1~2 .lut_mask = 64'h0000000000FF00FF;
defparam \JUEGO|tic_tac_toe_controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N12
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector0~0 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector0~0_combout  = ( \JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( \JUEGO|tic_tac_toe_controller|comb~0_combout  & ( (!\JUEGO|tic_tac_toe_controller|always1~2_combout ) # 
// ((!\JUEGO|tic_tac_toe_controller|Selector2~8_combout ) # ((\JUEGO|tic_tac_toe_controller|current_state.GAME_DONE~q  & \reset~input_o ))) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( \JUEGO|tic_tac_toe_controller|comb~0_combout  ) ) # 
// ( \JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( !\JUEGO|tic_tac_toe_controller|comb~0_combout  & ( (\JUEGO|tic_tac_toe_controller|current_state.GAME_DONE~q  & \reset~input_o ) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( 
// !\JUEGO|tic_tac_toe_controller|comb~0_combout  & ( (\JUEGO|tic_tac_toe_controller|current_state.GAME_DONE~q  & \reset~input_o ) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|always1~2_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~8_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.GAME_DONE~q ),
	.datad(!\reset~input_o ),
	.datae(!\JUEGO|tic_tac_toe_controller|Selector2~5_combout ),
	.dataf(!\JUEGO|tic_tac_toe_controller|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector0~0 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector0~0 .lut_mask = 64'h000F000FFFFFEEEF;
defparam \JUEGO|tic_tac_toe_controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N57
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|next_state.GAME_DONE_96 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|next_state.GAME_DONE_96~combout  = ( \JUEGO|tic_tac_toe_controller|Selector0~0_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector7~1_combout ) # (\JUEGO|tic_tac_toe_controller|next_state.GAME_DONE_96~combout ) ) ) # ( 
// !\JUEGO|tic_tac_toe_controller|Selector0~0_combout  & ( (\JUEGO|tic_tac_toe_controller|next_state.GAME_DONE_96~combout  & !\JUEGO|tic_tac_toe_controller|Selector7~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|tic_tac_toe_controller|next_state.GAME_DONE_96~combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|Selector7~1_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|next_state.GAME_DONE_96~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|next_state.GAME_DONE_96 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|next_state.GAME_DONE_96 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \JUEGO|tic_tac_toe_controller|next_state.GAME_DONE_96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y42_N59
dffeas \JUEGO|tic_tac_toe_controller|current_state.GAME_DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|tic_tac_toe_controller|next_state.GAME_DONE_96~combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|tic_tac_toe_controller|current_state.GAME_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|current_state.GAME_DONE .is_wysiwyg = "true";
defparam \JUEGO|tic_tac_toe_controller|current_state.GAME_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N54
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector6~1 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector6~1_combout  = ( \JUEGO|tic_tac_toe_controller|current_state.GAME_DONE~q  & ( (!\reset~input_o ) # ((!\JUEGO|new_play~combout  & !\JUEGO|tic_tac_toe_controller|current_state.IDLE~q )) ) ) # ( 
// !\JUEGO|tic_tac_toe_controller|current_state.GAME_DONE~q  & ( (!\JUEGO|tic_tac_toe_controller|current_state.IDLE~q  & ((!\JUEGO|new_play~combout ) # (!\reset~input_o ))) ) )

	.dataa(gnd),
	.datab(!\JUEGO|new_play~combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.IDLE~q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\JUEGO|tic_tac_toe_controller|current_state.GAME_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector6~1 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector6~1 .lut_mask = 64'hF0C0F0C0FFC0FFC0;
defparam \JUEGO|tic_tac_toe_controller|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N9
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~11 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~11_combout  = ( \JUEGO|tic_tac_toe_controller|Selector2~1_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~0_combout  ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~11 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~11 .lut_mask = 64'h0000000055555555;
defparam \JUEGO|tic_tac_toe_controller|Selector2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N30
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector6~2 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector6~2_combout  = ( \JUEGO|tic_tac_toe_controller|Selector2~11_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( ((!\JUEGO|tic_tac_toe_controller|Selector2~8_combout  & 
// ((\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ))) # (\JUEGO|tic_tac_toe_controller|Selector2~8_combout  & (\JUEGO|tic_tac_toe_controller|Selector6~0_combout ))) # (\JUEGO|tic_tac_toe_controller|Selector6~1_combout ) ) ) ) # ( 
// !\JUEGO|tic_tac_toe_controller|Selector2~11_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( (((\JUEGO|tic_tac_toe_controller|Selector2~8_combout  & \JUEGO|tic_tac_toe_controller|Selector6~0_combout )) # 
// (\JUEGO|tic_tac_toe_controller|Selector6~1_combout )) # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ) ) ) ) # ( \JUEGO|tic_tac_toe_controller|Selector2~11_combout  & ( !\JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( 
// (\JUEGO|tic_tac_toe_controller|Selector6~1_combout ) # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~11_combout  & ( !\JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( 
// (\JUEGO|tic_tac_toe_controller|Selector6~1_combout ) # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~8_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector6~0_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datad(!\JUEGO|tic_tac_toe_controller|Selector6~1_combout ),
	.datae(!\JUEGO|tic_tac_toe_controller|Selector2~11_combout ),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector6~2 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector6~2 .lut_mask = 64'h0FFF0FFF1FFF1BFF;
defparam \JUEGO|tic_tac_toe_controller|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N51
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|next_state.IDLE_135 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|next_state.IDLE_135~combout  = (!\JUEGO|tic_tac_toe_controller|Selector7~1_combout  & (\JUEGO|tic_tac_toe_controller|next_state.IDLE_135~combout )) # (\JUEGO|tic_tac_toe_controller|Selector7~1_combout  & 
// ((\JUEGO|tic_tac_toe_controller|Selector6~2_combout )))

	.dataa(!\JUEGO|tic_tac_toe_controller|next_state.IDLE_135~combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector6~2_combout ),
	.datac(gnd),
	.datad(!\JUEGO|tic_tac_toe_controller|Selector7~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|next_state.IDLE_135~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|next_state.IDLE_135 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|next_state.IDLE_135 .lut_mask = 64'h5533553355335533;
defparam \JUEGO|tic_tac_toe_controller|next_state.IDLE_135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N45
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|current_state.IDLE~0 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|current_state.IDLE~0_combout  = ( !\JUEGO|tic_tac_toe_controller|next_state.IDLE_135~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|tic_tac_toe_controller|next_state.IDLE_135~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|current_state.IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|current_state.IDLE~0 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|current_state.IDLE~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \JUEGO|tic_tac_toe_controller|current_state.IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y42_N47
dffeas \JUEGO|tic_tac_toe_controller|current_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|tic_tac_toe_controller|current_state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|tic_tac_toe_controller|current_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|current_state.IDLE .is_wysiwyg = "true";
defparam \JUEGO|tic_tac_toe_controller|current_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N36
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector4~0 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector4~0_combout  = ( \JUEGO|new_play~combout  & ( (!\JUEGO|tic_tac_toe_controller|current_state.IDLE~q  & \reset~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.IDLE~q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\JUEGO|new_play~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector4~0 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector4~0 .lut_mask = 64'h0000000000F000F0;
defparam \JUEGO|tic_tac_toe_controller|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N6
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|next_state.PLAYER_122 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|next_state.PLAYER_122~combout  = ( \JUEGO|tic_tac_toe_controller|Selector7~1_combout  & ( \JUEGO|tic_tac_toe_controller|Selector4~0_combout  ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector7~1_combout  & ( 
// \JUEGO|tic_tac_toe_controller|next_state.PLAYER_122~combout  ) )

	.dataa(gnd),
	.datab(!\JUEGO|tic_tac_toe_controller|next_state.PLAYER_122~combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|Selector4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|next_state.PLAYER_122~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|next_state.PLAYER_122 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|next_state.PLAYER_122 .lut_mask = 64'h333333330F0F0F0F;
defparam \JUEGO|tic_tac_toe_controller|next_state.PLAYER_122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y43_N8
dffeas \JUEGO|tic_tac_toe_controller|current_state.PLAYER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|tic_tac_toe_controller|next_state.PLAYER_122~combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|current_state.PLAYER .is_wysiwyg = "true";
defparam \JUEGO|tic_tac_toe_controller|current_state.PLAYER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N33
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos6[1]~1 (
// Equation(s):
// \JUEGO|position_reg_unit|pos6[1]~1_combout  = ( \JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~1_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & (\JUEGO|pd2|Decoder0~2_combout  & 
// ((\JUEGO|tic_tac_toe_controller|computer_play~combout ) # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q )))) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~1_combout  & ( 
// (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & (\JUEGO|pd2|Decoder0~2_combout  & (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & \JUEGO|tic_tac_toe_controller|computer_play~combout ))) ) ) ) # ( 
// \JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( !\JUEGO|tic_tac_toe_controller|Selector2~1_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & (\JUEGO|pd2|Decoder0~2_combout  & (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  
// & \JUEGO|tic_tac_toe_controller|computer_play~combout ))) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( !\JUEGO|tic_tac_toe_controller|Selector2~1_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & 
// (\JUEGO|pd2|Decoder0~2_combout  & (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & \JUEGO|tic_tac_toe_controller|computer_play~combout ))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~4_combout ),
	.datab(!\JUEGO|pd2|Decoder0~2_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datad(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datae(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos6[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos6[1]~1 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos6[1]~1 .lut_mask = 64'h0010001000100111;
defparam \JUEGO|position_reg_unit|pos6[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y44_N38
dffeas \JUEGO|position_reg_unit|pos6[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[5]~2_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos6[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos6[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y42_N20
dffeas \JUEGO|mark_new_position|pos66[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|position_reg_unit|pos6 [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos66 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos66[1] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos66[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N57
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~2 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~2_combout  = ( \JUEGO|mark_new_position|pos55 [0] & ( \JUEGO|mark_new_position|pos66 [0] & ( (!\JUEGO|pd1|out_en[4]~1_combout  & !\JUEGO|pd1|out_en[5]~2_combout ) ) ) ) # ( !\JUEGO|mark_new_position|pos55 [0] & ( 
// \JUEGO|mark_new_position|pos66 [0] & ( (!\JUEGO|pd1|out_en[5]~2_combout  & ((!\JUEGO|pd1|out_en[4]~1_combout ) # (!\JUEGO|mark_new_position|pos55 [1]))) ) ) ) # ( \JUEGO|mark_new_position|pos55 [0] & ( !\JUEGO|mark_new_position|pos66 [0] & ( 
// (!\JUEGO|pd1|out_en[4]~1_combout  & ((!\JUEGO|pd1|out_en[5]~2_combout ) # (!\JUEGO|mark_new_position|pos66 [1]))) ) ) ) # ( !\JUEGO|mark_new_position|pos55 [0] & ( !\JUEGO|mark_new_position|pos66 [0] & ( (!\JUEGO|pd1|out_en[4]~1_combout  & 
// ((!\JUEGO|pd1|out_en[5]~2_combout ) # ((!\JUEGO|mark_new_position|pos66 [1])))) # (\JUEGO|pd1|out_en[4]~1_combout  & (!\JUEGO|mark_new_position|pos55 [1] & ((!\JUEGO|pd1|out_en[5]~2_combout ) # (!\JUEGO|mark_new_position|pos66 [1])))) ) ) )

	.dataa(!\JUEGO|pd1|out_en[4]~1_combout ),
	.datab(!\JUEGO|pd1|out_en[5]~2_combout ),
	.datac(!\JUEGO|mark_new_position|pos66 [1]),
	.datad(!\JUEGO|mark_new_position|pos55 [1]),
	.datae(!\JUEGO|mark_new_position|pos55 [0]),
	.dataf(!\JUEGO|mark_new_position|pos66 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~2 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~2 .lut_mask = 64'hFCA8A8A8CC888888;
defparam \JUEGO|tic_tac_toe_controller|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N45
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~3 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~3_combout  = ( \JUEGO|mark_new_position|pos22 [1] & ( \JUEGO|mark_new_position|pos11 [0] & ( (!\JUEGO|pd1|out_en[0]~3_combout  & !\JUEGO|pd1|out_en[1]~4_combout ) ) ) ) # ( !\JUEGO|mark_new_position|pos22 [1] & ( 
// \JUEGO|mark_new_position|pos11 [0] & ( (!\JUEGO|pd1|out_en[0]~3_combout  & ((!\JUEGO|pd1|out_en[1]~4_combout ) # (!\JUEGO|mark_new_position|pos22 [0]))) ) ) ) # ( \JUEGO|mark_new_position|pos22 [1] & ( !\JUEGO|mark_new_position|pos11 [0] & ( 
// (!\JUEGO|pd1|out_en[1]~4_combout  & ((!\JUEGO|pd1|out_en[0]~3_combout ) # (!\JUEGO|mark_new_position|pos11 [1]))) ) ) ) # ( !\JUEGO|mark_new_position|pos22 [1] & ( !\JUEGO|mark_new_position|pos11 [0] & ( (!\JUEGO|pd1|out_en[0]~3_combout  & 
// ((!\JUEGO|pd1|out_en[1]~4_combout ) # ((!\JUEGO|mark_new_position|pos22 [0])))) # (\JUEGO|pd1|out_en[0]~3_combout  & (!\JUEGO|mark_new_position|pos11 [1] & ((!\JUEGO|pd1|out_en[1]~4_combout ) # (!\JUEGO|mark_new_position|pos22 [0])))) ) ) )

	.dataa(!\JUEGO|pd1|out_en[0]~3_combout ),
	.datab(!\JUEGO|pd1|out_en[1]~4_combout ),
	.datac(!\JUEGO|mark_new_position|pos11 [1]),
	.datad(!\JUEGO|mark_new_position|pos22 [0]),
	.datae(!\JUEGO|mark_new_position|pos22 [1]),
	.dataf(!\JUEGO|mark_new_position|pos11 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~3 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~3 .lut_mask = 64'hFAC8C8C8AA888888;
defparam \JUEGO|tic_tac_toe_controller|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N3
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~12 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~12_combout  = ( \JUEGO|mark_new_position|pos33 [0] & ( (\JUEGO|tic_tac_toe_controller|Selector2~2_combout  & (\JUEGO|tic_tac_toe_controller|Selector2~3_combout  & !\JUEGO|pd1|out_en[2]~5_combout )) ) ) # ( 
// !\JUEGO|mark_new_position|pos33 [0] & ( (\JUEGO|tic_tac_toe_controller|Selector2~2_combout  & (\JUEGO|tic_tac_toe_controller|Selector2~3_combout  & ((!\JUEGO|pd1|out_en[2]~5_combout ) # (!\JUEGO|mark_new_position|pos33 [1])))) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~2_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~3_combout ),
	.datac(!\JUEGO|pd1|out_en[2]~5_combout ),
	.datad(!\JUEGO|mark_new_position|pos33 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos33 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~12 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~12 .lut_mask = 64'h1110111010101010;
defparam \JUEGO|tic_tac_toe_controller|Selector2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N30
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~13 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~13_combout  = ( \JUEGO|mark_new_position|pos88 [1] & ( (\JUEGO|tic_tac_toe_controller|Selector2~12_combout  & ((!\JUEGO|tic_tac_toe_controller|computer_play~combout ) # (!\JUEGO|pd2|Decoder0~3_combout ))) ) ) # ( 
// !\JUEGO|mark_new_position|pos88 [1] & ( (\JUEGO|tic_tac_toe_controller|Selector2~12_combout  & ((!\JUEGO|tic_tac_toe_controller|computer_play~combout ) # ((!\JUEGO|pd2|Decoder0~3_combout ) # (!\JUEGO|mark_new_position|pos88 [0])))) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datab(!\JUEGO|pd2|Decoder0~3_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|Selector2~12_combout ),
	.datad(!\JUEGO|mark_new_position|pos88 [0]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos88 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~13 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~13 .lut_mask = 64'h0F0E0F0E0E0E0E0E;
defparam \JUEGO|tic_tac_toe_controller|Selector2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N33
cyclonev_lcell_comb \JUEGO|imd_unit|temp14 (
// Equation(s):
// \JUEGO|imd_unit|temp14~combout  = ( \JUEGO|pd2|Decoder0~4_combout  & ( (\JUEGO|tic_tac_toe_controller|computer_play~combout  & ((\JUEGO|mark_new_position|pos44 [1]) # (\JUEGO|mark_new_position|pos44 [0]))) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datab(gnd),
	.datac(!\JUEGO|mark_new_position|pos44 [0]),
	.datad(!\JUEGO|mark_new_position|pos44 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|pd2|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp14 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp14 .lut_mask = 64'h0000000005550555;
defparam \JUEGO|imd_unit|temp14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N27
cyclonev_lcell_comb \JUEGO|imd_unit|temp19 (
// Equation(s):
// \JUEGO|imd_unit|temp19~combout  = ( \JUEGO|mark_new_position|pos99 [1] & ( (\JUEGO|tic_tac_toe_controller|computer_play~combout  & \cont|Equal0~0_combout ) ) ) # ( !\JUEGO|mark_new_position|pos99 [1] & ( 
// (\JUEGO|tic_tac_toe_controller|computer_play~combout  & (\cont|Equal0~0_combout  & \JUEGO|mark_new_position|pos99 [0])) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datab(gnd),
	.datac(!\cont|Equal0~0_combout ),
	.datad(!\JUEGO|mark_new_position|pos99 [0]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos99 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp19~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp19 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp19 .lut_mask = 64'h0005000505050505;
defparam \JUEGO|imd_unit|temp19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y43_N18
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~4 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~4_combout  = ( !\JUEGO|imd_unit|temp14~combout  & ( !\JUEGO|imd_unit|temp19~combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~13_combout  & ((!\JUEGO|pd1|out_en[6]~0_combout ) # ((!\JUEGO|mark_new_position|pos77 
// [0] & !\JUEGO|mark_new_position|pos77 [1])))) ) ) )

	.dataa(!\JUEGO|pd1|out_en[6]~0_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~13_combout ),
	.datac(!\JUEGO|mark_new_position|pos77 [0]),
	.datad(!\JUEGO|mark_new_position|pos77 [1]),
	.datae(!\JUEGO|imd_unit|temp14~combout ),
	.dataf(!\JUEGO|imd_unit|temp19~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~4 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~4 .lut_mask = 64'h3222000000000000;
defparam \JUEGO|tic_tac_toe_controller|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y44_N36
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos8[1]~1 (
// Equation(s):
// \JUEGO|position_reg_unit|pos8[1]~1_combout  = ( \JUEGO|pd2|Decoder0~3_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & ((!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & 
// ((\JUEGO|tic_tac_toe_controller|computer_play~combout ))) # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (\JUEGO|tic_tac_toe_controller|Selector2~1_combout )))) ) ) ) # ( \JUEGO|pd2|Decoder0~3_combout  & ( 
// !\JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~4_combout  & (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & \JUEGO|tic_tac_toe_controller|computer_play~combout )) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~4_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datad(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datae(!\JUEGO|pd2|Decoder0~3_combout ),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos8[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos8[1]~1 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos8[1]~1 .lut_mask = 64'h0000003000000131;
defparam \JUEGO|position_reg_unit|pos8[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y44_N38
dffeas \JUEGO|position_reg_unit|pos8[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[7]~8_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos8[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos8[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos8[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y42_N50
dffeas \JUEGO|mark_new_position|pos88[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|position_reg_unit|pos8 [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos88 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos88[1] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos88[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N57
cyclonev_lcell_comb \JUEGO|imd_unit|temp18~0 (
// Equation(s):
// \JUEGO|imd_unit|temp18~0_combout  = ( !\JUEGO|mark_new_position|pos88 [0] & ( !\JUEGO|mark_new_position|pos88 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|mark_new_position|pos88 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos88 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp18~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp18~0 .lut_mask = 64'hFF00FF0000000000;
defparam \JUEGO|imd_unit|temp18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N0
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~1 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~1_combout  = ( \JUEGO|nsd_unit|temp5~combout  & ( \JUEGO|pd2|Decoder0~1_combout  & ( (!\JUEGO|pd2|Decoder0~3_combout  & ((!\JUEGO|pd2|Decoder0~2_combout ) # ((\JUEGO|nsd_unit|temp6~combout )))) # 
// (\JUEGO|pd2|Decoder0~3_combout  & (\JUEGO|imd_unit|temp18~0_combout  & ((!\JUEGO|pd2|Decoder0~2_combout ) # (\JUEGO|nsd_unit|temp6~combout )))) ) ) ) # ( \JUEGO|nsd_unit|temp5~combout  & ( !\JUEGO|pd2|Decoder0~1_combout  & ( 
// (!\JUEGO|pd2|Decoder0~3_combout  & ((!\JUEGO|pd2|Decoder0~2_combout ) # ((\JUEGO|nsd_unit|temp6~combout )))) # (\JUEGO|pd2|Decoder0~3_combout  & (\JUEGO|imd_unit|temp18~0_combout  & ((!\JUEGO|pd2|Decoder0~2_combout ) # (\JUEGO|nsd_unit|temp6~combout )))) 
// ) ) ) # ( !\JUEGO|nsd_unit|temp5~combout  & ( !\JUEGO|pd2|Decoder0~1_combout  & ( (!\JUEGO|pd2|Decoder0~3_combout  & ((!\JUEGO|pd2|Decoder0~2_combout ) # ((\JUEGO|nsd_unit|temp6~combout )))) # (\JUEGO|pd2|Decoder0~3_combout  & 
// (\JUEGO|imd_unit|temp18~0_combout  & ((!\JUEGO|pd2|Decoder0~2_combout ) # (\JUEGO|nsd_unit|temp6~combout )))) ) ) )

	.dataa(!\JUEGO|pd2|Decoder0~3_combout ),
	.datab(!\JUEGO|pd2|Decoder0~2_combout ),
	.datac(!\JUEGO|imd_unit|temp18~0_combout ),
	.datad(!\JUEGO|nsd_unit|temp6~combout ),
	.datae(!\JUEGO|nsd_unit|temp5~combout ),
	.dataf(!\JUEGO|pd2|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~1 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~1 .lut_mask = 64'h8CAF8CAF00008CAF;
defparam \JUEGO|tic_tac_toe_controller|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N33
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos2[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos2[1]~0_combout  = ( \JUEGO|pd2|Decoder0~6_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~4_combout  & ( (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (((\JUEGO|tic_tac_toe_controller|computer_play~combout )))) 
// # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (\JUEGO|tic_tac_toe_controller|Selector2~1_combout  & (\JUEGO|tic_tac_toe_controller|Selector2~0_combout ))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datae(!\JUEGO|pd2|Decoder0~6_combout ),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos2[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos2[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos2[1]~0 .lut_mask = 64'h0000000000000F11;
defparam \JUEGO|position_reg_unit|pos2[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y43_N59
dffeas \JUEGO|position_reg_unit|pos2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[1]~4_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos2[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos2[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N45
cyclonev_lcell_comb \JUEGO|mark_new_position|pos22~1 (
// Equation(s):
// \JUEGO|mark_new_position|pos22~1_combout  = ( \JUEGO|mark_new_position|changed~5_combout  & ( ((!\JUEGO|position_reg_unit|pos2 [1] & \JUEGO|mark_new_position|pos22~0_combout )) # (\JUEGO|position_reg_unit|pos2 [0]) ) ) # ( 
// !\JUEGO|mark_new_position|changed~5_combout  & ( \JUEGO|position_reg_unit|pos2 [0] ) )

	.dataa(!\JUEGO|position_reg_unit|pos2 [1]),
	.datab(!\JUEGO|mark_new_position|pos22~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|changed~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|mark_new_position|pos22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos22~1 .extended_lut = "off";
defparam \JUEGO|mark_new_position|pos22~1 .lut_mask = 64'h0F0F0F0F2F2F2F2F;
defparam \JUEGO|mark_new_position|pos22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y42_N47
dffeas \JUEGO|mark_new_position|pos22[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|mark_new_position|pos22~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos22 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos22[0] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos22[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y42_N15
cyclonev_lcell_comb \JUEGO|imd_unit|temp12 (
// Equation(s):
// \JUEGO|imd_unit|temp12~combout  = ( \JUEGO|mark_new_position|pos22 [1] & ( (\JUEGO|tic_tac_toe_controller|computer_play~combout  & \JUEGO|pd2|Decoder0~6_combout ) ) ) # ( !\JUEGO|mark_new_position|pos22 [1] & ( 
// (\JUEGO|tic_tac_toe_controller|computer_play~combout  & (\JUEGO|pd2|Decoder0~6_combout  & \JUEGO|mark_new_position|pos22 [0])) ) )

	.dataa(gnd),
	.datab(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datac(!\JUEGO|pd2|Decoder0~6_combout ),
	.datad(!\JUEGO|mark_new_position|pos22 [0]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos22 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp12 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp12 .lut_mask = 64'h0003000303030303;
defparam \JUEGO|imd_unit|temp12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N6
cyclonev_lcell_comb \JUEGO|imd_unit|temp17 (
// Equation(s):
// \JUEGO|imd_unit|temp17~combout  = ( \JUEGO|pd2|Decoder0~0_combout  & ( (\JUEGO|tic_tac_toe_controller|computer_play~combout  & ((\JUEGO|mark_new_position|pos77 [1]) # (\JUEGO|mark_new_position|pos77 [0]))) ) )

	.dataa(gnd),
	.datab(!\JUEGO|mark_new_position|pos77 [0]),
	.datac(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datad(!\JUEGO|mark_new_position|pos77 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|pd2|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp17 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp17 .lut_mask = 64'h00000000030F030F;
defparam \JUEGO|imd_unit|temp17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N12
cyclonev_lcell_comb \JUEGO|imd_unit|temp11 (
// Equation(s):
// \JUEGO|imd_unit|temp11~combout  = ( \JUEGO|mark_new_position|pos11 [1] & ( (\JUEGO|tic_tac_toe_controller|computer_play~combout  & \JUEGO|pd2|Decoder0~5_combout ) ) ) # ( !\JUEGO|mark_new_position|pos11 [1] & ( 
// (\JUEGO|tic_tac_toe_controller|computer_play~combout  & (\JUEGO|pd2|Decoder0~5_combout  & \JUEGO|mark_new_position|pos11 [0])) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datab(gnd),
	.datac(!\JUEGO|pd2|Decoder0~5_combout ),
	.datad(!\JUEGO|mark_new_position|pos11 [0]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos11 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp11 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp11 .lut_mask = 64'h0005000505050505;
defparam \JUEGO|imd_unit|temp11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N30
cyclonev_lcell_comb \JUEGO|imd_unit|temp13 (
// Equation(s):
// \JUEGO|imd_unit|temp13~combout  = ( \JUEGO|mark_new_position|pos33 [1] & ( (\JUEGO|pd2|Decoder0~7_combout  & \JUEGO|tic_tac_toe_controller|computer_play~combout ) ) ) # ( !\JUEGO|mark_new_position|pos33 [1] & ( (\JUEGO|pd2|Decoder0~7_combout  & 
// (\JUEGO|mark_new_position|pos33 [0] & \JUEGO|tic_tac_toe_controller|computer_play~combout )) ) )

	.dataa(gnd),
	.datab(!\JUEGO|pd2|Decoder0~7_combout ),
	.datac(!\JUEGO|mark_new_position|pos33 [0]),
	.datad(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos33 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp13~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp13 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp13 .lut_mask = 64'h0003000300330033;
defparam \JUEGO|imd_unit|temp13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N36
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~8 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~8_combout  = ( !\JUEGO|imd_unit|temp11~combout  & ( !\JUEGO|imd_unit|temp13~combout  & ( (!\JUEGO|imd_unit|temp12~combout  & (!\JUEGO|imd_unit|temp17~combout  & (!\JUEGO|imd_unit|temp19~combout  & 
// !\JUEGO|imd_unit|temp14~combout ))) ) ) )

	.dataa(!\JUEGO|imd_unit|temp12~combout ),
	.datab(!\JUEGO|imd_unit|temp17~combout ),
	.datac(!\JUEGO|imd_unit|temp19~combout ),
	.datad(!\JUEGO|imd_unit|temp14~combout ),
	.datae(!\JUEGO|imd_unit|temp11~combout ),
	.dataf(!\JUEGO|imd_unit|temp13~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~8 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~8 .lut_mask = 64'h8000000000000000;
defparam \JUEGO|tic_tac_toe_controller|Selector2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N39
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~9 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~9_combout  = (!\JUEGO|new_pc~combout  & \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q )

	.dataa(gnd),
	.datab(!\JUEGO|new_pc~combout ),
	.datac(gnd),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~9 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~9 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \JUEGO|tic_tac_toe_controller|Selector2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N24
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~10 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~10_combout  = ( \JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( ((\JUEGO|tic_tac_toe_controller|Selector2~8_combout  & 
// (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & \JUEGO|tic_tac_toe_controller|Selector2~1_combout ))) # (\JUEGO|tic_tac_toe_controller|Selector2~9_combout ) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( 
// \JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~9_combout  ) ) ) # ( \JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( !\JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( 
// \JUEGO|tic_tac_toe_controller|Selector2~9_combout  ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( !\JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( \JUEGO|tic_tac_toe_controller|Selector2~9_combout  ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~8_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~9_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datad(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datae(!\JUEGO|tic_tac_toe_controller|Selector2~5_combout ),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~10 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~10 .lut_mask = 64'h3333333333333337;
defparam \JUEGO|tic_tac_toe_controller|Selector2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y42_N6
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|next_state.COMPUTER_109 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|next_state.COMPUTER_109~combout  = ( \JUEGO|tic_tac_toe_controller|next_state.COMPUTER_109~combout  & ( (!\JUEGO|tic_tac_toe_controller|Selector7~1_combout ) # (\JUEGO|tic_tac_toe_controller|Selector2~10_combout ) ) ) # ( 
// !\JUEGO|tic_tac_toe_controller|next_state.COMPUTER_109~combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~10_combout  & \JUEGO|tic_tac_toe_controller|Selector7~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|tic_tac_toe_controller|Selector2~10_combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|Selector7~1_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|tic_tac_toe_controller|next_state.COMPUTER_109~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|next_state.COMPUTER_109~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|next_state.COMPUTER_109 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|next_state.COMPUTER_109 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \JUEGO|tic_tac_toe_controller|next_state.COMPUTER_109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y42_N8
dffeas \JUEGO|tic_tac_toe_controller|current_state.COMPUTER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|tic_tac_toe_controller|next_state.COMPUTER_109~combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|current_state.COMPUTER .is_wysiwyg = "true";
defparam \JUEGO|tic_tac_toe_controller|current_state.COMPUTER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N30
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|comb~0 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|comb~0_combout  = ( \JUEGO|new_pc~combout  & ( \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datae(gnd),
	.dataf(!\JUEGO|new_pc~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|comb~0 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|comb~0 .lut_mask = 64'h0000000000FF00FF;
defparam \JUEGO|tic_tac_toe_controller|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N42
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector7~0 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector7~0_combout  = ( \JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( (!\JUEGO|tic_tac_toe_controller|always1~0_combout ) # ((!\JUEGO|tic_tac_toe_controller|always1~1_combout ) # 
// ((\JUEGO|tic_tac_toe_controller|Selector2~6_combout  & \JUEGO|tic_tac_toe_controller|Selector2~7_combout ))) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector2~5_combout  & ( (!\JUEGO|tic_tac_toe_controller|always1~0_combout ) # 
// (!\JUEGO|tic_tac_toe_controller|always1~1_combout ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|Selector2~6_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector2~7_combout ),
	.datac(!\JUEGO|tic_tac_toe_controller|always1~0_combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|always1~1_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector7~0 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector7~0 .lut_mask = 64'hFFF0FFF0FFF1FFF1;
defparam \JUEGO|tic_tac_toe_controller|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N51
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|computer_play (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|computer_play~combout  = ( \JUEGO|tic_tac_toe_controller|computer_play~combout  & ( \JUEGO|tic_tac_toe_controller|comb~0_combout  ) ) # ( !\JUEGO|tic_tac_toe_controller|computer_play~combout  & ( 
// (\JUEGO|tic_tac_toe_controller|comb~0_combout  & \JUEGO|tic_tac_toe_controller|Selector7~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|tic_tac_toe_controller|comb~0_combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|computer_play .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|computer_play .lut_mask = 64'h000F000F0F0F0F0F;
defparam \JUEGO|tic_tac_toe_controller|computer_play .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y43_N15
cyclonev_lcell_comb \JUEGO|pd1|out_en[8]~7 (
// Equation(s):
// \JUEGO|pd1|out_en[8]~7_combout  = ( !\cont|temp [1] & ( (\JUEGO|tic_tac_toe_controller|computer_play~combout  & (\cont|temp [3] & (!\cont|temp [0] & !\cont|temp [2]))) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|computer_play~combout ),
	.datab(!\cont|temp [3]),
	.datac(!\cont|temp [0]),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[8]~7 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[8]~7 .lut_mask = 64'h1000100000000000;
defparam \JUEGO|pd1|out_en[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y44_N11
dffeas \JUEGO|position_reg_unit|pos9[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[8]~7_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos9[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos9 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos9[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos9[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y42_N2
dffeas \JUEGO|mark_new_position|pos99[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|position_reg_unit|pos9 [1]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|mark_new_position|pos99 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|mark_new_position|pos99[1] .is_wysiwyg = "true";
defparam \JUEGO|mark_new_position|pos99[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y42_N3
cyclonev_lcell_comb \JUEGO|win_detect_unit|u7|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u7|winner~combout  = ( \JUEGO|mark_new_position|pos99 [0] & ( \JUEGO|mark_new_position|pos55 [0] & ( (\JUEGO|mark_new_position|pos11 [0] & ((!\JUEGO|mark_new_position|pos99 [1] & (!\JUEGO|mark_new_position|pos11 [1] & 
// !\JUEGO|mark_new_position|pos55 [1])) # (\JUEGO|mark_new_position|pos99 [1] & (\JUEGO|mark_new_position|pos11 [1] & \JUEGO|mark_new_position|pos55 [1])))) ) ) ) # ( !\JUEGO|mark_new_position|pos99 [0] & ( !\JUEGO|mark_new_position|pos55 [0] & ( 
// (\JUEGO|mark_new_position|pos99 [1] & (\JUEGO|mark_new_position|pos11 [1] & (\JUEGO|mark_new_position|pos55 [1] & !\JUEGO|mark_new_position|pos11 [0]))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos99 [1]),
	.datab(!\JUEGO|mark_new_position|pos11 [1]),
	.datac(!\JUEGO|mark_new_position|pos55 [1]),
	.datad(!\JUEGO|mark_new_position|pos11 [0]),
	.datae(!\JUEGO|mark_new_position|pos99 [0]),
	.dataf(!\JUEGO|mark_new_position|pos55 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u7|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u7|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u7|winner .lut_mask = 64'h0100000000000081;
defparam \JUEGO|win_detect_unit|u7|winner .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y43_N54
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \JUEGO|win_detect_unit|u4|winner~combout  & ( \JUEGO|win_detect_unit|u2|winner~combout  & ( (\JUEGO|nsd_unit|temp4~combout  & \JUEGO|win_detect_unit|u4|temp3~combout ) ) ) ) # ( !\JUEGO|win_detect_unit|u4|winner~combout  & ( 
// \JUEGO|win_detect_unit|u2|winner~combout  & ( (\JUEGO|nsd_unit|temp4~combout  & (((!\JUEGO|win_detect_unit|u7|winner~combout  & !\JUEGO|win_detect_unit|u1|winner~combout )) # (\JUEGO|win_detect_unit|u4|temp3~combout ))) ) ) ) # ( 
// \JUEGO|win_detect_unit|u4|winner~combout  & ( !\JUEGO|win_detect_unit|u2|winner~combout  & ( \JUEGO|win_detect_unit|u4|temp3~combout  ) ) ) # ( !\JUEGO|win_detect_unit|u4|winner~combout  & ( !\JUEGO|win_detect_unit|u2|winner~combout  & ( 
// ((!\JUEGO|win_detect_unit|u7|winner~combout  & !\JUEGO|win_detect_unit|u1|winner~combout )) # (\JUEGO|win_detect_unit|u4|temp3~combout ) ) ) )

	.dataa(!\JUEGO|win_detect_unit|u7|winner~combout ),
	.datab(!\JUEGO|win_detect_unit|u1|winner~combout ),
	.datac(!\JUEGO|nsd_unit|temp4~combout ),
	.datad(!\JUEGO|win_detect_unit|u4|temp3~combout ),
	.datae(!\JUEGO|win_detect_unit|u4|winner~combout ),
	.dataf(!\JUEGO|win_detect_unit|u2|winner~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h88FF00FF080F000F;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y42_N48
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \JUEGO|win_detect_unit|u5|winner~combout  & ( \JUEGO|win_detect_unit|u6|winner~combout  & ( (\JUEGO|nsd_unit|temp3~combout  & \JUEGO|nsd_unit|temp2~combout ) ) ) ) # ( !\JUEGO|win_detect_unit|u5|winner~combout  & ( 
// \JUEGO|win_detect_unit|u6|winner~combout  & ( \JUEGO|nsd_unit|temp3~combout  ) ) ) # ( \JUEGO|win_detect_unit|u5|winner~combout  & ( !\JUEGO|win_detect_unit|u6|winner~combout  & ( (\JUEGO|nsd_unit|temp2~combout  & 
// ((!\JUEGO|win_detect_unit|u8|winner~combout ) # (\JUEGO|nsd_unit|temp3~combout ))) ) ) ) # ( !\JUEGO|win_detect_unit|u5|winner~combout  & ( !\JUEGO|win_detect_unit|u6|winner~combout  & ( (!\JUEGO|win_detect_unit|u8|winner~combout ) # 
// (\JUEGO|nsd_unit|temp3~combout ) ) ) )

	.dataa(gnd),
	.datab(!\JUEGO|win_detect_unit|u8|winner~combout ),
	.datac(!\JUEGO|nsd_unit|temp3~combout ),
	.datad(!\JUEGO|nsd_unit|temp2~combout ),
	.datae(!\JUEGO|win_detect_unit|u5|winner~combout ),
	.dataf(!\JUEGO|win_detect_unit|u6|winner~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'hCFCF00CF0F0F000F;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y44_N12
cyclonev_lcell_comb \selected[2]~2 (
// Equation(s):
// \selected[2]~2_combout  = (!\cont|temp [2] & (\Equal0~1_combout  & (!\Equal0~0_combout  & \Equal0~2_combout )))

	.dataa(!\cont|temp [2]),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selected[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selected[2]~2 .extended_lut = "off";
defparam \selected[2]~2 .lut_mask = 64'h0020002000200020;
defparam \selected[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y44_N39
cyclonev_lcell_comb \selected[0]~1 (
// Equation(s):
// \selected[0]~1_combout  = ( \Equal0~1_combout  & ( (!\cont|temp [0] & (\Equal0~2_combout  & !\Equal0~0_combout )) ) )

	.dataa(!\cont|temp [0]),
	.datab(!\Equal0~2_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selected[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selected[0]~1 .extended_lut = "off";
defparam \selected[0]~1 .lut_mask = 64'h0000000020202020;
defparam \selected[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N57
cyclonev_lcell_comb \selected[3]~3 (
// Equation(s):
// \selected[3]~3_combout  = ( \Equal0~2_combout  & ( (!\Equal0~0_combout  & (\Equal0~1_combout  & !\cont|temp [3])) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!\Equal0~1_combout ),
	.datad(!\cont|temp [3]),
	.datae(gnd),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selected[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selected[3]~3 .extended_lut = "off";
defparam \selected[3]~3 .lut_mask = 64'h000000000A000A00;
defparam \selected[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N48
cyclonev_lcell_comb \selected[1]~0 (
// Equation(s):
// \selected[1]~0_combout  = ( !\Equal0~0_combout  & ( (!\cont|temp [1] & (\Equal0~2_combout  & \Equal0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\cont|temp [1]),
	.datac(!\Equal0~2_combout ),
	.datad(!\Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selected[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selected[1]~0 .extended_lut = "off";
defparam \selected[1]~0 .lut_mask = 64'h000C000C00000000;
defparam \selected[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N36
cyclonev_lcell_comb \VGA|red[0]~6 (
// Equation(s):
// \VGA|red[0]~6_combout  = ( \selected[3]~3_combout  & ( \selected[1]~0_combout  & ( (!\VGA|red[0]~5_combout  & !\VGA|red[0]~4_combout ) ) ) ) # ( !\selected[3]~3_combout  & ( \selected[1]~0_combout  & ( (!\VGA|red[0]~4_combout  & ((!\VGA|red[0]~5_combout ) 
// # ((\selected[2]~2_combout  & \selected[0]~1_combout )))) ) ) ) # ( \selected[3]~3_combout  & ( !\selected[1]~0_combout  & ( (!\VGA|red[0]~4_combout  & (!\VGA|red[0]~5_combout )) # (\VGA|red[0]~4_combout  & (!\selected[2]~2_combout  & 
// (!\VGA|red[0]~5_combout  $ (\selected[0]~1_combout )))) ) ) ) # ( !\selected[3]~3_combout  & ( !\selected[1]~0_combout  & ( (!\VGA|red[0]~5_combout  & !\VGA|red[0]~4_combout ) ) ) )

	.dataa(!\VGA|red[0]~5_combout ),
	.datab(!\VGA|red[0]~4_combout ),
	.datac(!\selected[2]~2_combout ),
	.datad(!\selected[0]~1_combout ),
	.datae(!\selected[3]~3_combout ),
	.dataf(!\selected[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~6 .extended_lut = "off";
defparam \VGA|red[0]~6 .lut_mask = 64'h8888A898888C8888;
defparam \VGA|red[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N57
cyclonev_lcell_comb \VGA|red[0]~2 (
// Equation(s):
// \VGA|red[0]~2_combout  = ( \VGA|always0~14_combout  & ( (\VGA|always0~9_combout ) # (\VGA|always0~3_combout ) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~2 .extended_lut = "off";
defparam \VGA|red[0]~2 .lut_mask = 64'h000000005F5F5F5F;
defparam \VGA|red[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y43_N36
cyclonev_lcell_comb \VGA|Equal17~0 (
// Equation(s):
// \VGA|Equal17~0_combout  = ( \Equal0~1_combout  & ( !\cont|temp [3] & ( (!\Equal0~0_combout  & (!\cont|temp [1] & (\cont|temp [2] & \Equal0~2_combout ))) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp [2]),
	.datad(!\Equal0~2_combout ),
	.datae(!\Equal0~1_combout ),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Equal17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Equal17~0 .extended_lut = "off";
defparam \VGA|Equal17~0 .lut_mask = 64'h0000000800000000;
defparam \VGA|Equal17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y44_N27
cyclonev_lcell_comb \VGA|Equal8~0 (
// Equation(s):
// \VGA|Equal8~0_combout  = ( \Equal0~1_combout  & ( !\Equal0~0_combout  & ( (\Equal0~2_combout  & (\cont|temp [1] & (!\cont|temp [2] & !\cont|temp [3]))) ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp [2]),
	.datad(!\cont|temp [3]),
	.datae(!\Equal0~1_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Equal8~0 .extended_lut = "off";
defparam \VGA|Equal8~0 .lut_mask = 64'h0000100000000000;
defparam \VGA|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N51
cyclonev_lcell_comb \VGA|red[0]~3 (
// Equation(s):
// \VGA|red[0]~3_combout  = ( !\VGA|always0~3_combout  & ( (\VGA|always0~14_combout  & ((\VGA|always0~9_combout ) # (\VGA|always0~13_combout ))) ) )

	.dataa(!\VGA|always0~13_combout ),
	.datab(!\VGA|always0~9_combout ),
	.datac(!\VGA|always0~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~3 .extended_lut = "off";
defparam \VGA|red[0]~3 .lut_mask = 64'h0707070700000000;
defparam \VGA|red[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N48
cyclonev_lcell_comb \VGA|red[0]~7 (
// Equation(s):
// \VGA|red[0]~7_combout  = ( \VGA|Equal8~0_combout  & ( \VGA|red[0]~3_combout  & ( (\VGA|Equal17~0_combout  & (!\selected[0]~1_combout  $ (\VGA|red[0]~2_combout ))) ) ) ) # ( !\VGA|Equal8~0_combout  & ( \VGA|red[0]~3_combout  & ( (\VGA|Equal17~0_combout  & 
// (!\selected[0]~1_combout  $ (\VGA|red[0]~2_combout ))) ) ) ) # ( \VGA|Equal8~0_combout  & ( !\VGA|red[0]~3_combout  & ( (!\VGA|red[0]~2_combout  & (\VGA|red[0]~6_combout )) # (\VGA|red[0]~2_combout  & ((!\selected[0]~1_combout ))) ) ) ) # ( 
// !\VGA|Equal8~0_combout  & ( !\VGA|red[0]~3_combout  & ( (\VGA|red[0]~6_combout  & !\VGA|red[0]~2_combout ) ) ) )

	.dataa(!\VGA|red[0]~6_combout ),
	.datab(!\selected[0]~1_combout ),
	.datac(!\VGA|red[0]~2_combout ),
	.datad(!\VGA|Equal17~0_combout ),
	.datae(!\VGA|Equal8~0_combout ),
	.dataf(!\VGA|red[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~7 .extended_lut = "off";
defparam \VGA|red[0]~7 .lut_mask = 64'h50505C5C00C300C3;
defparam \VGA|red[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y45_N42
cyclonev_lcell_comb \VGA|LessThan24~0 (
// Equation(s):
// \VGA|LessThan24~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [7] & ( \VGA|vga_Vertical|v_Count_Value [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|vga_Vertical|v_Count_Value [7]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan24~0 .extended_lut = "off";
defparam \VGA|LessThan24~0 .lut_mask = 64'h000000000000FFFF;
defparam \VGA|LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N39
cyclonev_lcell_comb \VGA|LessThan20~1 (
// Equation(s):
// \VGA|LessThan20~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [7] & ( (!\VGA|vga_Vertical|v_Count_Value [8] & !\VGA|vga_Vertical|v_Count_Value [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan20~1 .extended_lut = "off";
defparam \VGA|LessThan20~1 .lut_mask = 64'hF000F00000000000;
defparam \VGA|LessThan20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N0
cyclonev_lcell_comb \VGA|always0~4 (
// Equation(s):
// \VGA|always0~4_combout  = ( \VGA|LessThan20~2_combout  & ( \VGA|LessThan20~1_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [9] & (((\VGA|vga_Vertical|v_Count_Value [5] & \VGA|LessThan24~0_combout )) # (\VGA|vga_Vertical|LessThan0~0_combout ))) # 
// (\VGA|vga_Vertical|v_Count_Value [9] & (\VGA|vga_Vertical|v_Count_Value [5] & ((\VGA|LessThan24~0_combout )))) ) ) ) # ( !\VGA|LessThan20~2_combout  & ( \VGA|LessThan20~1_combout  & ( ((!\VGA|vga_Vertical|v_Count_Value [9] & 
// (!\VGA|vga_Vertical|v_Count_Value [5] & \VGA|vga_Vertical|LessThan0~0_combout ))) # (\VGA|LessThan24~0_combout ) ) ) ) # ( \VGA|LessThan20~2_combout  & ( !\VGA|LessThan20~1_combout  & ( (\VGA|vga_Vertical|v_Count_Value [5] & \VGA|LessThan24~0_combout ) ) 
// ) ) # ( !\VGA|LessThan20~2_combout  & ( !\VGA|LessThan20~1_combout  & ( \VGA|LessThan24~0_combout  ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datac(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datad(!\VGA|LessThan24~0_combout ),
	.datae(!\VGA|LessThan20~2_combout ),
	.dataf(!\VGA|LessThan20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~4 .extended_lut = "off";
defparam \VGA|always0~4 .lut_mask = 64'h00FF003308FF0A3B;
defparam \VGA|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N9
cyclonev_lcell_comb \VGA|LessThan9~0 (
// Equation(s):
// \VGA|LessThan9~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [9] & ( (\VGA|vga_Vertical|LessThan0~0_combout  & !\VGA|vga_Vertical|v_Count_Value [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan9~0 .extended_lut = "off";
defparam \VGA|LessThan9~0 .lut_mask = 64'h0F000F0000000000;
defparam \VGA|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N12
cyclonev_lcell_comb \VGA|red[0]~0 (
// Equation(s):
// \VGA|red[0]~0_combout  = ( \VGA|always0~3_combout  & ( \VGA|LessThan9~0_combout  & ( !\VGA|always0~4_combout  ) ) ) # ( !\VGA|always0~3_combout  & ( \VGA|LessThan9~0_combout  & ( (\VGA|always0~9_combout  & !\VGA|always0~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~9_combout ),
	.datac(!\VGA|always0~4_combout ),
	.datad(gnd),
	.datae(!\VGA|always0~3_combout ),
	.dataf(!\VGA|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~0 .extended_lut = "off";
defparam \VGA|red[0]~0 .lut_mask = 64'h000000003030F0F0;
defparam \VGA|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y40_N12
cyclonev_lcell_comb \VGA|Equal2~0 (
// Equation(s):
// \VGA|Equal2~0_combout  = ( \Equal0~2_combout  & ( !\cont|temp [3] & ( (!\cont|temp [2] & (\Equal0~1_combout  & !\Equal0~0_combout )) ) ) )

	.dataa(!\cont|temp [2]),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(gnd),
	.datae(!\Equal0~2_combout ),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Equal2~0 .extended_lut = "off";
defparam \VGA|Equal2~0 .lut_mask = 64'h0000202000000000;
defparam \VGA|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N48
cyclonev_lcell_comb \VGA|red[0]~1 (
// Equation(s):
// \VGA|red[0]~1_combout  = ( !\VGA|always0~3_combout  & ( (!\VGA|always0~4_combout  & (\VGA|LessThan9~0_combout  & ((\VGA|always0~9_combout ) # (\VGA|always0~13_combout )))) ) )

	.dataa(!\VGA|always0~13_combout ),
	.datab(!\VGA|always0~9_combout ),
	.datac(!\VGA|always0~4_combout ),
	.datad(!\VGA|LessThan9~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~1 .extended_lut = "off";
defparam \VGA|red[0]~1 .lut_mask = 64'h0070007000000000;
defparam \VGA|red[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N36
cyclonev_lcell_comb \VGA|red[0]~8 (
// Equation(s):
// \VGA|red[0]~8_combout  = ( \VGA|Equal2~0_combout  & ( \VGA|red[0]~1_combout  & ( (!\VGA|red[0]~0_combout  & (\selected[0]~1_combout  & !\selected[1]~0_combout )) # (\VGA|red[0]~0_combout  & (!\selected[0]~1_combout  & \selected[1]~0_combout )) ) ) ) # ( 
// \VGA|Equal2~0_combout  & ( !\VGA|red[0]~1_combout  & ( (!\VGA|red[0]~0_combout  & (\VGA|red[0]~7_combout )) # (\VGA|red[0]~0_combout  & (((\selected[0]~1_combout  & \selected[1]~0_combout )))) ) ) ) # ( !\VGA|Equal2~0_combout  & ( !\VGA|red[0]~1_combout  
// & ( (\VGA|red[0]~7_combout  & !\VGA|red[0]~0_combout ) ) ) )

	.dataa(!\VGA|red[0]~7_combout ),
	.datab(!\VGA|red[0]~0_combout ),
	.datac(!\selected[0]~1_combout ),
	.datad(!\selected[1]~0_combout ),
	.datae(!\VGA|Equal2~0_combout ),
	.dataf(!\VGA|red[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~8 .extended_lut = "off";
defparam \VGA|red[0]~8 .lut_mask = 64'h4444444700000C30;
defparam \VGA|red[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N6
cyclonev_lcell_comb \VGA|LessThan4~0 (
// Equation(s):
// \VGA|LessThan4~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [4] & ( \VGA|vga_Vertical|v_Count_Value [2] & ( \VGA|vga_Vertical|v_Count_Value [5] ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [4] & ( \VGA|vga_Vertical|v_Count_Value [2] & ( 
// (\VGA|vga_Vertical|v_Count_Value [5] & (((\VGA|vga_Vertical|v_Count_Value [0]) # (\VGA|vga_Vertical|v_Count_Value [1])) # (\VGA|vga_Vertical|v_Count_Value [3]))) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [4] & ( !\VGA|vga_Vertical|v_Count_Value [2] & ( 
// \VGA|vga_Vertical|v_Count_Value [5] ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [4] & ( !\VGA|vga_Vertical|v_Count_Value [2] & ( (\VGA|vga_Vertical|v_Count_Value [3] & \VGA|vga_Vertical|v_Count_Value [5]) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [4]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan4~0 .extended_lut = "off";
defparam \VGA|LessThan4~0 .lut_mask = 64'h05050F0F070F0F0F;
defparam \VGA|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N54
cyclonev_lcell_comb \VGA|red[0]~11 (
// Equation(s):
// \VGA|red[0]~11_combout  = ( !\VGA|vga_Vertical|v_Count_Value [7] & ( \VGA|LessThan4~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [8] & (\VGA|vga_Vertical|v_Count_Value [6] & (!\VGA|vga_Vertical|v_Count_Value [9] & \VGA|vga_Vertical|LessThan0~0_combout 
// ))) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [7] & ( !\VGA|LessThan4~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [8] & (!\VGA|vga_Vertical|v_Count_Value [6] & (!\VGA|vga_Vertical|v_Count_Value [9] & \VGA|vga_Vertical|LessThan0~0_combout ))) ) ) ) # 
// ( !\VGA|vga_Vertical|v_Count_Value [7] & ( !\VGA|LessThan4~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [8] & (\VGA|vga_Vertical|v_Count_Value [6] & (!\VGA|vga_Vertical|v_Count_Value [9] & \VGA|vga_Vertical|LessThan0~0_combout ))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datae(!\VGA|vga_Vertical|v_Count_Value [7]),
	.dataf(!\VGA|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~11 .extended_lut = "off";
defparam \VGA|red[0]~11 .lut_mask = 64'h0020008000200000;
defparam \VGA|red[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N42
cyclonev_lcell_comb \VGA|always0~27 (
// Equation(s):
// \VGA|always0~27_combout  = ( \VGA|vga_horizontal|h_Count_Value [3] & ( \VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|h_Count_Value [7] & !\VGA|vga_horizontal|h_Count_Value [8]) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [3] & ( 
// \VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|h_Count_Value [7] & (!\VGA|vga_horizontal|h_Count_Value [8] & ((\VGA|vga_horizontal|h_Count_Value [5]) # (\VGA|vga_horizontal|h_Count_Value [4])))) ) ) ) # ( \VGA|vga_horizontal|h_Count_Value 
// [3] & ( !\VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|h_Count_Value [8]) # (\VGA|vga_horizontal|h_Count_Value [7]) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [3] & ( !\VGA|vga_horizontal|h_Count_Value [6] & ( 
// ((\VGA|vga_horizontal|h_Count_Value [7] & ((\VGA|vga_horizontal|h_Count_Value [5]) # (\VGA|vga_horizontal|h_Count_Value [4])))) # (\VGA|vga_horizontal|h_Count_Value [8]) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [3]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~27 .extended_lut = "off";
defparam \VGA|always0~27 .lut_mask = 64'h3777777704444444;
defparam \VGA|always0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N48
cyclonev_lcell_comb \VGA|always0~26 (
// Equation(s):
// \VGA|always0~26_combout  = ( \VGA|vga_horizontal|h_Count_Value [4] & ( \VGA|vga_horizontal|h_Count_Value [3] & ( \VGA|vga_horizontal|h_Count_Value [5] ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [4] & ( \VGA|vga_horizontal|h_Count_Value [3] & ( 
// (\VGA|vga_horizontal|h_Count_Value [5] & (\VGA|vga_horizontal|h_Count_Value [2] & ((\VGA|vga_horizontal|h_Count_Value [1]) # (\VGA|vga_horizontal|h_Count_Value [0])))) ) ) ) # ( \VGA|vga_horizontal|h_Count_Value [4] & ( !\VGA|vga_horizontal|h_Count_Value 
// [3] & ( \VGA|vga_horizontal|h_Count_Value [5] ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [4]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~26 .extended_lut = "off";
defparam \VGA|always0~26 .lut_mask = 64'h0000333301033333;
defparam \VGA|always0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N54
cyclonev_lcell_comb \VGA|always0~28 (
// Equation(s):
// \VGA|always0~28_combout  = ( \VGA|always0~27_combout  & ( \VGA|always0~26_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & (\VGA|vga_horizontal|h_Count_Value [6] & !\VGA|vga_horizontal|h_Count_Value [9])) ) ) ) # ( \VGA|always0~27_combout  & ( 
// !\VGA|always0~26_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & (!\VGA|vga_horizontal|h_Count_Value [9] & ((!\VGA|vga_horizontal|h_Count_Value [7]) # (\VGA|vga_horizontal|h_Count_Value [6])))) ) ) )

	.dataa(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datab(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(!\VGA|always0~27_combout ),
	.dataf(!\VGA|always0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~28 .extended_lut = "off";
defparam \VGA|always0~28 .lut_mask = 64'h0000510000001100;
defparam \VGA|always0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N51
cyclonev_lcell_comb \VGA|WideNor0~0 (
// Equation(s):
// \VGA|WideNor0~0_combout  = ( \JUEGO|mark_new_position|pos11 [1] & ( !\JUEGO|mark_new_position|pos11 [0] ) ) # ( !\JUEGO|mark_new_position|pos11 [1] & ( \JUEGO|mark_new_position|pos11 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|mark_new_position|pos11 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos11 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|WideNor0~0 .extended_lut = "off";
defparam \VGA|WideNor0~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \VGA|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N18
cyclonev_lcell_comb \VGA|red[0]~23 (
// Equation(s):
// \VGA|red[0]~23_combout  = ( \VGA|always0~28_combout  & ( \VGA|WideNor0~0_combout  & ( (\VGA|always0~3_combout  & (!\VGA|always0~4_combout  & (\VGA|red[0]~11_combout  & \VGA|LessThan9~0_combout ))) ) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\VGA|always0~4_combout ),
	.datac(!\VGA|red[0]~11_combout ),
	.datad(!\VGA|LessThan9~0_combout ),
	.datae(!\VGA|always0~28_combout ),
	.dataf(!\VGA|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~23 .extended_lut = "off";
defparam \VGA|red[0]~23 .lut_mask = 64'h0000000000000004;
defparam \VGA|red[0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N21
cyclonev_lcell_comb \VGA|always0~16 (
// Equation(s):
// \VGA|always0~16_combout  = ( !\VGA|always0~4_combout  & ( \VGA|always0~3_combout  & ( \VGA|LessThan9~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|LessThan9~0_combout ),
	.datae(!\VGA|always0~4_combout ),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~16 .extended_lut = "off";
defparam \VGA|always0~16 .lut_mask = 64'h0000000000FF0000;
defparam \VGA|always0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N57
cyclonev_lcell_comb \VGA|LessThan24~1 (
// Equation(s):
// \VGA|LessThan24~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & ((!\VGA|vga_Vertical|v_Count_Value [2]) # (!\VGA|vga_Vertical|v_Count_Value [1]))) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan24~1 .extended_lut = "off";
defparam \VGA|LessThan24~1 .lut_mask = 64'hAAA0AAA000000000;
defparam \VGA|LessThan24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y45_N51
cyclonev_lcell_comb \VGA|LessThan8~0 (
// Equation(s):
// \VGA|LessThan8~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [6] & ( (!\VGA|LessThan24~1_combout ) # ((\VGA|vga_Vertical|v_Count_Value [7]) # (\VGA|vga_Vertical|v_Count_Value [5])) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [6] & ( 
// \VGA|vga_Vertical|v_Count_Value [7] ) )

	.dataa(gnd),
	.datab(!\VGA|LessThan24~1_combout ),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan8~0 .extended_lut = "off";
defparam \VGA|LessThan8~0 .lut_mask = 64'h00FF00FFCFFFCFFF;
defparam \VGA|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N51
cyclonev_lcell_comb \VGA|LessThan4~1 (
// Equation(s):
// \VGA|LessThan4~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [3] & ( !\VGA|vga_Vertical|v_Count_Value [1] & ( (!\VGA|vga_Vertical|v_Count_Value [0] & (!\VGA|vga_Vertical|v_Count_Value [2] & !\VGA|vga_Vertical|v_Count_Value [4])) ) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [3]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan4~1 .extended_lut = "off";
defparam \VGA|LessThan4~1 .lut_mask = 64'hC000000000000000;
defparam \VGA|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y45_N30
cyclonev_lcell_comb \VGA|red[0]~61 (
// Equation(s):
// \VGA|red[0]~61_combout  = ( !\VGA|vga_Vertical|v_Count_Value [8] & ( (!\VGA|vga_Vertical|v_Count_Value [9] & (\VGA|LessThan24~0_combout  & (\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|vga_Vertical|LessThan0~0_combout  & !\VGA|LessThan4~1_combout )))) ) ) 
// # ( \VGA|vga_Vertical|v_Count_Value [8] & ( (!\VGA|vga_Vertical|v_Count_Value [9] & (((!\VGA|LessThan8~0_combout  & (\VGA|vga_Vertical|LessThan0~0_combout ))))) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(!\VGA|LessThan24~0_combout ),
	.datac(!\VGA|LessThan8~0_combout ),
	.datad(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datae(!\VGA|vga_Vertical|v_Count_Value [8]),
	.dataf(!\VGA|LessThan4~1_combout ),
	.datag(!\VGA|vga_Vertical|v_Count_Value [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~61 .extended_lut = "on";
defparam \VGA|red[0]~61 .lut_mask = 64'h000200A0000000A0;
defparam \VGA|red[0]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y45_N48
cyclonev_lcell_comb \VGA|WideNor4~0 (
// Equation(s):
// \VGA|WideNor4~0_combout  = ( \JUEGO|mark_new_position|pos55 [0] & ( !\JUEGO|mark_new_position|pos55 [1] ) ) # ( !\JUEGO|mark_new_position|pos55 [0] & ( \JUEGO|mark_new_position|pos55 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|mark_new_position|pos55 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos55 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|WideNor4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|WideNor4~0 .extended_lut = "off";
defparam \VGA|WideNor4~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \VGA|WideNor4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N12
cyclonev_lcell_comb \VGA|always0~19 (
// Equation(s):
// \VGA|always0~19_combout  = ( \VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [1] & (\VGA|vga_horizontal|h_Count_Value [2] & \VGA|vga_horizontal|h_Count_Value [4])) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~19 .extended_lut = "off";
defparam \VGA|always0~19 .lut_mask = 64'h0000000000030003;
defparam \VGA|always0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N15
cyclonev_lcell_comb \VGA|always0~20 (
// Equation(s):
// \VGA|always0~20_combout  = ( !\VGA|always0~19_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [6] & (!\VGA|vga_horizontal|h_Count_Value [5] & !\VGA|vga_horizontal|h_Count_Value [9])) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(gnd),
	.dataf(!\VGA|always0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~20 .extended_lut = "off";
defparam \VGA|always0~20 .lut_mask = 64'hA000A00000000000;
defparam \VGA|always0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N30
cyclonev_lcell_comb \VGA|always0~17 (
// Equation(s):
// \VGA|always0~17_combout  = ( !\VGA|vga_horizontal|h_Count_Value [2] & ( !\VGA|vga_horizontal|h_Count_Value [3] & ( (!\VGA|vga_horizontal|h_Count_Value [0]) # (!\VGA|vga_horizontal|h_Count_Value [1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [2]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~17 .extended_lut = "off";
defparam \VGA|always0~17 .lut_mask = 64'hFFF0000000000000;
defparam \VGA|always0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N6
cyclonev_lcell_comb \VGA|always0~18 (
// Equation(s):
// \VGA|always0~18_combout  = ( \VGA|always0~17_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [8] & (((\VGA|vga_horizontal|h_Count_Value [4]) # (\VGA|vga_horizontal|h_Count_Value [5])) # (\VGA|vga_horizontal|h_Count_Value [6]))) ) ) # ( 
// !\VGA|always0~17_combout  & ( !\VGA|vga_horizontal|h_Count_Value [8] ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datae(gnd),
	.dataf(!\VGA|always0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~18 .extended_lut = "off";
defparam \VGA|always0~18 .lut_mask = 64'hFF00FF007F007F00;
defparam \VGA|always0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N18
cyclonev_lcell_comb \VGA|always0~21 (
// Equation(s):
// \VGA|always0~21_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( (\VGA|vga_horizontal|h_Count_Value [7] & (\VGA|vga_horizontal|LessThan0~0_combout  & !\VGA|vga_horizontal|h_Count_Value [9])) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [8] & ( 
// (\VGA|vga_horizontal|LessThan0~0_combout  & ((!\VGA|vga_horizontal|h_Count_Value [7]) # (!\VGA|vga_horizontal|h_Count_Value [9]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~21 .extended_lut = "off";
defparam \VGA|always0~21 .lut_mask = 64'h0F0A0F0A05000500;
defparam \VGA|always0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N54
cyclonev_lcell_comb \VGA|red[0]~20 (
// Equation(s):
// \VGA|red[0]~20_combout  = ( \VGA|always0~21_combout  & ( (!\VGA|always0~20_combout  & (\VGA|always0~9_combout  & (!\VGA|always0~18_combout  & \VGA|always0~14_combout ))) ) )

	.dataa(!\VGA|always0~20_combout ),
	.datab(!\VGA|always0~9_combout ),
	.datac(!\VGA|always0~18_combout ),
	.datad(!\VGA|always0~14_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~20 .extended_lut = "off";
defparam \VGA|red[0]~20 .lut_mask = 64'h0000000000200020;
defparam \VGA|red[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N12
cyclonev_lcell_comb \VGA|always0~29 (
// Equation(s):
// \VGA|always0~29_combout  = ( \VGA|always0~3_combout  & ( \VGA|always0~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|always0~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~29 .extended_lut = "off";
defparam \VGA|always0~29 .lut_mask = 64'h000000000F0F0F0F;
defparam \VGA|always0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N0
cyclonev_lcell_comb \VGA|red[0]~19 (
// Equation(s):
// \VGA|red[0]~19_combout  = ( \VGA|always0~28_combout  & ( (\VGA|always0~3_combout  & (\VGA|always0~14_combout  & (!\JUEGO|mark_new_position|pos44 [1] $ (!\JUEGO|mark_new_position|pos44 [0])))) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\VGA|always0~14_combout ),
	.datac(!\JUEGO|mark_new_position|pos44 [1]),
	.datad(!\JUEGO|mark_new_position|pos44 [0]),
	.datae(gnd),
	.dataf(!\VGA|always0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~19 .extended_lut = "off";
defparam \VGA|red[0]~19 .lut_mask = 64'h0000000001100110;
defparam \VGA|red[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N0
cyclonev_lcell_comb \VGA|always0~23 (
// Equation(s):
// \VGA|always0~23_combout  = ( \VGA|vga_horizontal|h_Count_Value [4] & ( \VGA|vga_horizontal|h_Count_Value [7] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & ((!\VGA|vga_horizontal|h_Count_Value [6]) # ((!\VGA|vga_horizontal|h_Count_Value [3] & 
// !\VGA|vga_horizontal|h_Count_Value [5])))) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [4] & ( \VGA|vga_horizontal|h_Count_Value [7] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & ((!\VGA|vga_horizontal|h_Count_Value [6]) # 
// (!\VGA|vga_horizontal|h_Count_Value [5]))) ) ) ) # ( \VGA|vga_horizontal|h_Count_Value [4] & ( !\VGA|vga_horizontal|h_Count_Value [7] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & ((!\VGA|vga_horizontal|h_Count_Value [6]) # 
// ((!\VGA|vga_horizontal|h_Count_Value [3]) # (\VGA|vga_horizontal|h_Count_Value [5])))) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [4] & ( !\VGA|vga_horizontal|h_Count_Value [7] & ( !\VGA|vga_horizontal|h_Count_Value [8] ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [4]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~23 .extended_lut = "off";
defparam \VGA|always0~23 .lut_mask = 64'hF0F0E0F0F0A0E0A0;
defparam \VGA|always0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N9
cyclonev_lcell_comb \VGA|always0~22 (
// Equation(s):
// \VGA|always0~22_combout  = ( \VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|h_Count_Value [5] & \VGA|vga_horizontal|h_Count_Value [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~22 .extended_lut = "off";
defparam \VGA|always0~22 .lut_mask = 64'h00000000000F000F;
defparam \VGA|always0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N24
cyclonev_lcell_comb \VGA|always0~24 (
// Equation(s):
// \VGA|always0~24_combout  = ( \VGA|always0~23_combout  & ( \VGA|always0~22_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & (\VGA|vga_horizontal|h_Count_Value [9] & ((!\VGA|always0~17_combout ) # (\VGA|vga_horizontal|h_Count_Value [7])))) ) ) ) # ( 
// \VGA|always0~23_combout  & ( !\VGA|always0~22_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & (\VGA|vga_horizontal|h_Count_Value [9] & \VGA|vga_horizontal|h_Count_Value [7])) ) ) )

	.dataa(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datab(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|always0~17_combout ),
	.datae(!\VGA|always0~23_combout ),
	.dataf(!\VGA|always0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~24 .extended_lut = "off";
defparam \VGA|always0~24 .lut_mask = 64'h0000010100001101;
defparam \VGA|always0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y44_N24
cyclonev_lcell_comb \VGA|red[0]~21 (
// Equation(s):
// \VGA|red[0]~21_combout  = ( \VGA|always0~14_combout  & ( \JUEGO|mark_new_position|pos66 [0] & ( (\VGA|always0~24_combout  & (\VGA|always0~13_combout  & (!\VGA|always0~9_combout  & !\JUEGO|mark_new_position|pos66 [1]))) ) ) ) # ( \VGA|always0~14_combout  & 
// ( !\JUEGO|mark_new_position|pos66 [0] & ( (\VGA|always0~24_combout  & (\VGA|always0~13_combout  & (!\VGA|always0~9_combout  & \JUEGO|mark_new_position|pos66 [1]))) ) ) )

	.dataa(!\VGA|always0~24_combout ),
	.datab(!\VGA|always0~13_combout ),
	.datac(!\VGA|always0~9_combout ),
	.datad(!\JUEGO|mark_new_position|pos66 [1]),
	.datae(!\VGA|always0~14_combout ),
	.dataf(!\JUEGO|mark_new_position|pos66 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~21 .extended_lut = "off";
defparam \VGA|red[0]~21 .lut_mask = 64'h0000001000001000;
defparam \VGA|red[0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N18
cyclonev_lcell_comb \VGA|red[0]~22 (
// Equation(s):
// \VGA|red[0]~22_combout  = ( \VGA|red[0]~19_combout  & ( \VGA|red[0]~21_combout  & ( \VGA|red[0]~61_combout  ) ) ) # ( !\VGA|red[0]~19_combout  & ( \VGA|red[0]~21_combout  & ( (\VGA|red[0]~61_combout  & !\VGA|always0~29_combout ) ) ) ) # ( 
// \VGA|red[0]~19_combout  & ( !\VGA|red[0]~21_combout  & ( \VGA|red[0]~61_combout  ) ) ) # ( !\VGA|red[0]~19_combout  & ( !\VGA|red[0]~21_combout  & ( (\VGA|red[0]~61_combout  & (\VGA|WideNor4~0_combout  & (\VGA|red[0]~20_combout  & !\VGA|always0~29_combout 
// ))) ) ) )

	.dataa(!\VGA|red[0]~61_combout ),
	.datab(!\VGA|WideNor4~0_combout ),
	.datac(!\VGA|red[0]~20_combout ),
	.datad(!\VGA|always0~29_combout ),
	.datae(!\VGA|red[0]~19_combout ),
	.dataf(!\VGA|red[0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~22 .extended_lut = "off";
defparam \VGA|red[0]~22 .lut_mask = 64'h0100555555005555;
defparam \VGA|red[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N48
cyclonev_lcell_comb \VGA|red[0]~15 (
// Equation(s):
// \VGA|red[0]~15_combout  = ( \JUEGO|mark_new_position|pos99 [1] & ( \VGA|always0~15_combout  & ( (\VGA|always0~24_combout  & (\VGA|always0~13_combout  & (!\VGA|always0~9_combout  & !\JUEGO|mark_new_position|pos99 [0]))) ) ) ) # ( 
// !\JUEGO|mark_new_position|pos99 [1] & ( \VGA|always0~15_combout  & ( (\VGA|always0~24_combout  & (\VGA|always0~13_combout  & (!\VGA|always0~9_combout  & \JUEGO|mark_new_position|pos99 [0]))) ) ) )

	.dataa(!\VGA|always0~24_combout ),
	.datab(!\VGA|always0~13_combout ),
	.datac(!\VGA|always0~9_combout ),
	.datad(!\JUEGO|mark_new_position|pos99 [0]),
	.datae(!\JUEGO|mark_new_position|pos99 [1]),
	.dataf(!\VGA|always0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~15 .extended_lut = "off";
defparam \VGA|red[0]~15 .lut_mask = 64'h0000000000101000;
defparam \VGA|red[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N12
cyclonev_lcell_comb \VGA|red[0]~13 (
// Equation(s):
// \VGA|red[0]~13_combout  = ( \VGA|always0~15_combout  & ( (\VGA|always0~3_combout  & (\VGA|always0~28_combout  & (!\JUEGO|mark_new_position|pos77 [0] $ (!\JUEGO|mark_new_position|pos77 [1])))) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\JUEGO|mark_new_position|pos77 [0]),
	.datac(!\JUEGO|mark_new_position|pos77 [1]),
	.datad(!\VGA|always0~28_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~13 .extended_lut = "off";
defparam \VGA|red[0]~13 .lut_mask = 64'h0000000000140014;
defparam \VGA|red[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N12
cyclonev_lcell_comb \VGA|LessThan25~0 (
// Equation(s):
// \VGA|LessThan25~0_combout  = ( \VGA|vga_Vertical|LessThan0~0_combout  & ( \VGA|LessThan4~1_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [9] & ((!\VGA|LessThan21~0_combout ) # ((!\VGA|vga_Vertical|v_Count_Value [6] & !\VGA|vga_Vertical|v_Count_Value 
// [5])))) ) ) ) # ( \VGA|vga_Vertical|LessThan0~0_combout  & ( !\VGA|LessThan4~1_combout  & ( (!\VGA|LessThan21~0_combout  & !\VGA|vga_Vertical|v_Count_Value [9]) ) ) )

	.dataa(!\VGA|LessThan21~0_combout ),
	.datab(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datae(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.dataf(!\VGA|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan25~0 .extended_lut = "off";
defparam \VGA|LessThan25~0 .lut_mask = 64'h0000AA000000EA00;
defparam \VGA|LessThan25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y45_N24
cyclonev_lcell_comb \VGA|red[0]~16 (
// Equation(s):
// \VGA|red[0]~16_combout  = ( \VGA|vga_Vertical|LessThan0~0_combout  & ( \VGA|vga_Vertical|v_Count_Value [5] & ( (!\VGA|vga_Vertical|v_Count_Value [9] & ((!\VGA|vga_Vertical|v_Count_Value [8]) # ((!\VGA|LessThan24~0_combout ) # (\VGA|LessThan24~1_combout 
// )))) ) ) ) # ( \VGA|vga_Vertical|LessThan0~0_combout  & ( !\VGA|vga_Vertical|v_Count_Value [5] & ( !\VGA|vga_Vertical|v_Count_Value [9] ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datab(!\VGA|LessThan24~0_combout ),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(!\VGA|LessThan24~1_combout ),
	.datae(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~16 .extended_lut = "off";
defparam \VGA|red[0]~16 .lut_mask = 64'h0000F0F00000E0F0;
defparam \VGA|red[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N30
cyclonev_lcell_comb \VGA|red[0]~17 (
// Equation(s):
// \VGA|red[0]~17_combout  = ( \VGA|always0~14_combout  & ( \VGA|red[0]~16_combout  & ( (!\VGA|always0~9_combout  & (!\VGA|always0~3_combout  & (!\VGA|LessThan25~0_combout  & !\VGA|always0~13_combout ))) ) ) ) # ( !\VGA|always0~14_combout  & ( 
// \VGA|red[0]~16_combout  & ( !\VGA|LessThan25~0_combout  ) ) )

	.dataa(!\VGA|always0~9_combout ),
	.datab(!\VGA|always0~3_combout ),
	.datac(!\VGA|LessThan25~0_combout ),
	.datad(!\VGA|always0~13_combout ),
	.datae(!\VGA|always0~14_combout ),
	.dataf(!\VGA|red[0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~17 .extended_lut = "off";
defparam \VGA|red[0]~17 .lut_mask = 64'h00000000F0F08000;
defparam \VGA|red[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N30
cyclonev_lcell_comb \VGA|WideNor7~0 (
// Equation(s):
// \VGA|WideNor7~0_combout  = ( \JUEGO|mark_new_position|pos88 [0] & ( !\JUEGO|mark_new_position|pos88 [1] ) ) # ( !\JUEGO|mark_new_position|pos88 [0] & ( \JUEGO|mark_new_position|pos88 [1] ) )

	.dataa(gnd),
	.datab(!\JUEGO|mark_new_position|pos88 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos88 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|WideNor7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|WideNor7~0 .extended_lut = "off";
defparam \VGA|WideNor7~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \VGA|WideNor7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N21
cyclonev_lcell_comb \VGA|always0~25 (
// Equation(s):
// \VGA|always0~25_combout  = ( \VGA|always0~3_combout  & ( \VGA|always0~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~15_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~25 .extended_lut = "off";
defparam \VGA|always0~25 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|always0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N42
cyclonev_lcell_comb \VGA|red[0]~14 (
// Equation(s):
// \VGA|red[0]~14_combout  = ( \VGA|always0~15_combout  & ( (\VGA|always0~21_combout  & (!\VGA|always0~18_combout  & (!\VGA|always0~20_combout  & \VGA|always0~9_combout ))) ) )

	.dataa(!\VGA|always0~21_combout ),
	.datab(!\VGA|always0~18_combout ),
	.datac(!\VGA|always0~20_combout ),
	.datad(!\VGA|always0~9_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~14 .extended_lut = "off";
defparam \VGA|red[0]~14 .lut_mask = 64'h0000000000400040;
defparam \VGA|red[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N36
cyclonev_lcell_comb \VGA|red[0]~18 (
// Equation(s):
// \VGA|red[0]~18_combout  = ( \VGA|always0~25_combout  & ( \VGA|red[0]~14_combout  & ( (\VGA|red[0]~13_combout  & \VGA|red[0]~17_combout ) ) ) ) # ( !\VGA|always0~25_combout  & ( \VGA|red[0]~14_combout  & ( (\VGA|red[0]~17_combout  & 
// (((\VGA|WideNor7~0_combout ) # (\VGA|red[0]~13_combout )) # (\VGA|red[0]~15_combout ))) ) ) ) # ( \VGA|always0~25_combout  & ( !\VGA|red[0]~14_combout  & ( (\VGA|red[0]~13_combout  & \VGA|red[0]~17_combout ) ) ) ) # ( !\VGA|always0~25_combout  & ( 
// !\VGA|red[0]~14_combout  & ( (\VGA|red[0]~17_combout  & ((\VGA|red[0]~13_combout ) # (\VGA|red[0]~15_combout ))) ) ) )

	.dataa(!\VGA|red[0]~15_combout ),
	.datab(!\VGA|red[0]~13_combout ),
	.datac(!\VGA|red[0]~17_combout ),
	.datad(!\VGA|WideNor7~0_combout ),
	.datae(!\VGA|always0~25_combout ),
	.dataf(!\VGA|red[0]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~18 .extended_lut = "off";
defparam \VGA|red[0]~18 .lut_mask = 64'h07070303070F0303;
defparam \VGA|red[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N6
cyclonev_lcell_comb \VGA|red[0]~10 (
// Equation(s):
// \VGA|red[0]~10_combout  = ( \VGA|LessThan9~0_combout  & ( (!\VGA|always0~4_combout  & (\VGA|always0~13_combout  & (!\VGA|always0~9_combout  & \VGA|always0~24_combout ))) ) )

	.dataa(!\VGA|always0~4_combout ),
	.datab(!\VGA|always0~13_combout ),
	.datac(!\VGA|always0~9_combout ),
	.datad(!\VGA|always0~24_combout ),
	.datae(gnd),
	.dataf(!\VGA|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~10 .extended_lut = "off";
defparam \VGA|red[0]~10 .lut_mask = 64'h0000000000200020;
defparam \VGA|red[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N48
cyclonev_lcell_comb \VGA|red[0]~9 (
// Equation(s):
// \VGA|red[0]~9_combout  = ( \VGA|always0~21_combout  & ( !\VGA|always0~20_combout  & ( (!\VGA|always0~4_combout  & (\VGA|LessThan9~0_combout  & (\VGA|always0~9_combout  & !\VGA|always0~18_combout ))) ) ) )

	.dataa(!\VGA|always0~4_combout ),
	.datab(!\VGA|LessThan9~0_combout ),
	.datac(!\VGA|always0~9_combout ),
	.datad(!\VGA|always0~18_combout ),
	.datae(!\VGA|always0~21_combout ),
	.dataf(!\VGA|always0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~9 .extended_lut = "off";
defparam \VGA|red[0]~9 .lut_mask = 64'h0000020000000000;
defparam \VGA|red[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y44_N9
cyclonev_lcell_comb \VGA|WideNor1~0 (
// Equation(s):
// \VGA|WideNor1~0_combout  = ( \JUEGO|mark_new_position|pos22 [0] & ( !\JUEGO|mark_new_position|pos22 [1] ) ) # ( !\JUEGO|mark_new_position|pos22 [0] & ( \JUEGO|mark_new_position|pos22 [1] ) )

	.dataa(!\JUEGO|mark_new_position|pos22 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\JUEGO|mark_new_position|pos22 [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|WideNor1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|WideNor1~0 .extended_lut = "off";
defparam \VGA|WideNor1~0 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \VGA|WideNor1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y44_N48
cyclonev_lcell_comb \VGA|red[0]~12 (
// Equation(s):
// \VGA|red[0]~12_combout  = ( \JUEGO|mark_new_position|pos33 [1] & ( \VGA|WideNor1~0_combout  & ( (\VGA|red[0]~11_combout  & (((\VGA|red[0]~10_combout  & !\JUEGO|mark_new_position|pos33 [0])) # (\VGA|red[0]~9_combout ))) ) ) ) # ( 
// !\JUEGO|mark_new_position|pos33 [1] & ( \VGA|WideNor1~0_combout  & ( (\VGA|red[0]~11_combout  & (((\VGA|red[0]~10_combout  & \JUEGO|mark_new_position|pos33 [0])) # (\VGA|red[0]~9_combout ))) ) ) ) # ( \JUEGO|mark_new_position|pos33 [1] & ( 
// !\VGA|WideNor1~0_combout  & ( (\VGA|red[0]~10_combout  & (!\JUEGO|mark_new_position|pos33 [0] & \VGA|red[0]~11_combout )) ) ) ) # ( !\JUEGO|mark_new_position|pos33 [1] & ( !\VGA|WideNor1~0_combout  & ( (\VGA|red[0]~10_combout  & 
// (\JUEGO|mark_new_position|pos33 [0] & \VGA|red[0]~11_combout )) ) ) )

	.dataa(!\VGA|red[0]~10_combout ),
	.datab(!\JUEGO|mark_new_position|pos33 [0]),
	.datac(!\VGA|red[0]~9_combout ),
	.datad(!\VGA|red[0]~11_combout ),
	.datae(!\JUEGO|mark_new_position|pos33 [1]),
	.dataf(!\VGA|WideNor1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~12 .extended_lut = "off";
defparam \VGA|red[0]~12 .lut_mask = 64'h00110044001F004F;
defparam \VGA|red[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N54
cyclonev_lcell_comb \VGA|Add1~0 (
// Equation(s):
// \VGA|Add1~0_combout  = ( \VGA|always0~13_combout  & ( (!\VGA|always0~4_combout  & \VGA|LessThan9~0_combout ) ) ) # ( !\VGA|always0~13_combout  & ( (\VGA|always0~9_combout  & (!\VGA|always0~4_combout  & \VGA|LessThan9~0_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~9_combout ),
	.datac(!\VGA|always0~4_combout ),
	.datad(!\VGA|LessThan9~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~0 .extended_lut = "off";
defparam \VGA|Add1~0 .lut_mask = 64'h0030003000F000F0;
defparam \VGA|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N36
cyclonev_lcell_comb \VGA|red[0]~24 (
// Equation(s):
// \VGA|red[0]~24_combout  = ( \VGA|red[0]~12_combout  & ( \VGA|Add1~0_combout  & ( (!\VGA|red[0]~23_combout  & \VGA|always0~16_combout ) ) ) ) # ( !\VGA|red[0]~12_combout  & ( \VGA|Add1~0_combout  & ( !\VGA|red[0]~23_combout  ) ) ) # ( 
// \VGA|red[0]~12_combout  & ( !\VGA|Add1~0_combout  & ( (!\VGA|red[0]~23_combout  & \VGA|always0~16_combout ) ) ) ) # ( !\VGA|red[0]~12_combout  & ( !\VGA|Add1~0_combout  & ( (!\VGA|red[0]~23_combout  & (((!\VGA|red[0]~22_combout  & !\VGA|red[0]~18_combout 
// )) # (\VGA|always0~16_combout ))) ) ) )

	.dataa(!\VGA|red[0]~23_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|red[0]~22_combout ),
	.datad(!\VGA|red[0]~18_combout ),
	.datae(!\VGA|red[0]~12_combout ),
	.dataf(!\VGA|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~24 .extended_lut = "off";
defparam \VGA|red[0]~24 .lut_mask = 64'hA2222222AAAA2222;
defparam \VGA|red[0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N57
cyclonev_lcell_comb \VGA|Add1~122 (
// Equation(s):
// \VGA|Add1~122_combout  = ( !\VGA|Add1~0_combout  & ( (\VGA|always0~3_combout  & ((\VGA|always0~14_combout ) # (\VGA|always0~15_combout ))) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~15_combout ),
	.datad(!\VGA|always0~14_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~122 .extended_lut = "off";
defparam \VGA|Add1~122 .lut_mask = 64'h0555055500000000;
defparam \VGA|Add1~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N0
cyclonev_lcell_comb \VGA|Add14~13 (
// Equation(s):
// \VGA|Add14~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( !VCC ))
// \VGA|Add14~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~13_sumout ),
	.cout(\VGA|Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~13 .extended_lut = "off";
defparam \VGA|Add14~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N3
cyclonev_lcell_comb \VGA|Add14~17 (
// Equation(s):
// \VGA|Add14~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( VCC ) + ( \VGA|Add14~14  ))
// \VGA|Add14~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( VCC ) + ( \VGA|Add14~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~17_sumout ),
	.cout(\VGA|Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~17 .extended_lut = "off";
defparam \VGA|Add14~17 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N6
cyclonev_lcell_comb \VGA|Add14~21 (
// Equation(s):
// \VGA|Add14~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add14~18  ))
// \VGA|Add14~22  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add14~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~21_sumout ),
	.cout(\VGA|Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~21 .extended_lut = "off";
defparam \VGA|Add14~21 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N9
cyclonev_lcell_comb \VGA|Add14~25 (
// Equation(s):
// \VGA|Add14~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add14~22  ))
// \VGA|Add14~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add14~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~25_sumout ),
	.cout(\VGA|Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~25 .extended_lut = "off";
defparam \VGA|Add14~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N12
cyclonev_lcell_comb \VGA|Add14~29 (
// Equation(s):
// \VGA|Add14~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add14~26  ))
// \VGA|Add14~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add14~26  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~29_sumout ),
	.cout(\VGA|Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~29 .extended_lut = "off";
defparam \VGA|Add14~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N15
cyclonev_lcell_comb \VGA|Add14~33 (
// Equation(s):
// \VGA|Add14~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add14~30  ))
// \VGA|Add14~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add14~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~33_sumout ),
	.cout(\VGA|Add14~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~33 .extended_lut = "off";
defparam \VGA|Add14~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N18
cyclonev_lcell_comb \VGA|Add14~37 (
// Equation(s):
// \VGA|Add14~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add14~34  ))
// \VGA|Add14~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add14~34  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~37_sumout ),
	.cout(\VGA|Add14~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~37 .extended_lut = "off";
defparam \VGA|Add14~37 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add14~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N21
cyclonev_lcell_comb \VGA|Add14~41 (
// Equation(s):
// \VGA|Add14~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add14~38  ))
// \VGA|Add14~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add14~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~41_sumout ),
	.cout(\VGA|Add14~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~41 .extended_lut = "off";
defparam \VGA|Add14~41 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N24
cyclonev_lcell_comb \VGA|Add14~45 (
// Equation(s):
// \VGA|Add14~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add14~42  ))
// \VGA|Add14~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add14~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~45_sumout ),
	.cout(\VGA|Add14~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~45 .extended_lut = "off";
defparam \VGA|Add14~45 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add14~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N27
cyclonev_lcell_comb \VGA|Add14~49 (
// Equation(s):
// \VGA|Add14~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add14~46  ))
// \VGA|Add14~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add14~46  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~49_sumout ),
	.cout(\VGA|Add14~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~49 .extended_lut = "off";
defparam \VGA|Add14~49 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add14~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N30
cyclonev_lcell_comb \VGA|Add14~9 (
// Equation(s):
// \VGA|Add14~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add14~50  ))
// \VGA|Add14~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add14~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~9_sumout ),
	.cout(\VGA|Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~9 .extended_lut = "off";
defparam \VGA|Add14~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N33
cyclonev_lcell_comb \VGA|Add14~5 (
// Equation(s):
// \VGA|Add14~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add14~10  ))
// \VGA|Add14~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add14~10  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~5_sumout ),
	.cout(\VGA|Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~5 .extended_lut = "off";
defparam \VGA|Add14~5 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N36
cyclonev_lcell_comb \VGA|Add14~1 (
// Equation(s):
// \VGA|Add14~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( VCC ) + ( \VGA|Add14~6  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~1 .extended_lut = "off";
defparam \VGA|Add14~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N0
cyclonev_lcell_comb \VGA|Add21~65 (
// Equation(s):
// \VGA|Add21~65_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|Add21~66  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~65_sumout ),
	.cout(\VGA|Add21~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~65 .extended_lut = "off";
defparam \VGA|Add21~65 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N3
cyclonev_lcell_comb \VGA|Add21~61 (
// Equation(s):
// \VGA|Add21~61_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add21~66  ))
// \VGA|Add21~62  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add21~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~61_sumout ),
	.cout(\VGA|Add21~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~61 .extended_lut = "off";
defparam \VGA|Add21~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N6
cyclonev_lcell_comb \VGA|Add21~1 (
// Equation(s):
// \VGA|Add21~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add21~62  ))
// \VGA|Add21~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add21~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~1_sumout ),
	.cout(\VGA|Add21~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~1 .extended_lut = "off";
defparam \VGA|Add21~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N0
cyclonev_lcell_comb \VGA|Add22~70 (
// Equation(s):
// \VGA|Add22~70_cout  = CARRY(( \VGA|Add21~65_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add22~70_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~70 .extended_lut = "off";
defparam \VGA|Add22~70 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N3
cyclonev_lcell_comb \VGA|Add22~66 (
// Equation(s):
// \VGA|Add22~66_cout  = CARRY(( \VGA|Add21~61_sumout  ) + ( VCC ) + ( \VGA|Add22~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add22~66_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~66 .extended_lut = "off";
defparam \VGA|Add22~66 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N6
cyclonev_lcell_comb \VGA|Add22~1 (
// Equation(s):
// \VGA|Add22~1_sumout  = SUM(( \VGA|Add21~1_sumout  ) + ( VCC ) + ( \VGA|Add22~66_cout  ))
// \VGA|Add22~2  = CARRY(( \VGA|Add21~1_sumout  ) + ( VCC ) + ( \VGA|Add22~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~1_sumout ),
	.cout(\VGA|Add22~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~1 .extended_lut = "off";
defparam \VGA|Add22~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N9
cyclonev_lcell_comb \VGA|Add21~5 (
// Equation(s):
// \VGA|Add21~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add21~2  ))
// \VGA|Add21~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add21~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~5_sumout ),
	.cout(\VGA|Add21~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~5 .extended_lut = "off";
defparam \VGA|Add21~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N9
cyclonev_lcell_comb \VGA|Add22~5 (
// Equation(s):
// \VGA|Add22~5_sumout  = SUM(( \VGA|Add21~5_sumout  ) + ( VCC ) + ( \VGA|Add22~2  ))
// \VGA|Add22~6  = CARRY(( \VGA|Add21~5_sumout  ) + ( VCC ) + ( \VGA|Add22~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~5_sumout ),
	.cout(\VGA|Add22~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~5 .extended_lut = "off";
defparam \VGA|Add22~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N12
cyclonev_lcell_comb \VGA|Add21~9 (
// Equation(s):
// \VGA|Add21~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add21~6  ))
// \VGA|Add21~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add21~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~9_sumout ),
	.cout(\VGA|Add21~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~9 .extended_lut = "off";
defparam \VGA|Add21~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N12
cyclonev_lcell_comb \VGA|Add22~9 (
// Equation(s):
// \VGA|Add22~9_sumout  = SUM(( \VGA|Add21~9_sumout  ) + ( VCC ) + ( \VGA|Add22~6  ))
// \VGA|Add22~10  = CARRY(( \VGA|Add21~9_sumout  ) + ( VCC ) + ( \VGA|Add22~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~9_sumout ),
	.cout(\VGA|Add22~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~9 .extended_lut = "off";
defparam \VGA|Add22~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N15
cyclonev_lcell_comb \VGA|Add21~13 (
// Equation(s):
// \VGA|Add21~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add21~10  ))
// \VGA|Add21~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add21~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~13_sumout ),
	.cout(\VGA|Add21~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~13 .extended_lut = "off";
defparam \VGA|Add21~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N15
cyclonev_lcell_comb \VGA|Add22~13 (
// Equation(s):
// \VGA|Add22~13_sumout  = SUM(( \VGA|Add21~13_sumout  ) + ( VCC ) + ( \VGA|Add22~10  ))
// \VGA|Add22~14  = CARRY(( \VGA|Add21~13_sumout  ) + ( VCC ) + ( \VGA|Add22~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~13_sumout ),
	.cout(\VGA|Add22~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~13 .extended_lut = "off";
defparam \VGA|Add22~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N18
cyclonev_lcell_comb \VGA|Add21~17 (
// Equation(s):
// \VGA|Add21~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( \VGA|Add21~14  ))
// \VGA|Add21~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( \VGA|Add21~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~17_sumout ),
	.cout(\VGA|Add21~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~17 .extended_lut = "off";
defparam \VGA|Add21~17 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N18
cyclonev_lcell_comb \VGA|Add22~17 (
// Equation(s):
// \VGA|Add22~17_sumout  = SUM(( \VGA|Add21~17_sumout  ) + ( VCC ) + ( \VGA|Add22~14  ))
// \VGA|Add22~18  = CARRY(( \VGA|Add21~17_sumout  ) + ( VCC ) + ( \VGA|Add22~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~17_sumout ),
	.cout(\VGA|Add22~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~17 .extended_lut = "off";
defparam \VGA|Add22~17 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N21
cyclonev_lcell_comb \VGA|Add21~21 (
// Equation(s):
// \VGA|Add21~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add21~18  ))
// \VGA|Add21~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add21~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~21_sumout ),
	.cout(\VGA|Add21~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~21 .extended_lut = "off";
defparam \VGA|Add21~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N21
cyclonev_lcell_comb \VGA|Add22~21 (
// Equation(s):
// \VGA|Add22~21_sumout  = SUM(( \VGA|Add21~21_sumout  ) + ( VCC ) + ( \VGA|Add22~18  ))
// \VGA|Add22~22  = CARRY(( \VGA|Add21~21_sumout  ) + ( VCC ) + ( \VGA|Add22~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~21_sumout ),
	.cout(\VGA|Add22~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~21 .extended_lut = "off";
defparam \VGA|Add22~21 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N24
cyclonev_lcell_comb \VGA|Add21~25 (
// Equation(s):
// \VGA|Add21~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|Add21~22  ))
// \VGA|Add21~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|Add21~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~25_sumout ),
	.cout(\VGA|Add21~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~25 .extended_lut = "off";
defparam \VGA|Add21~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N24
cyclonev_lcell_comb \VGA|Add22~25 (
// Equation(s):
// \VGA|Add22~25_sumout  = SUM(( \VGA|Add21~25_sumout  ) + ( VCC ) + ( \VGA|Add22~22  ))
// \VGA|Add22~26  = CARRY(( \VGA|Add21~25_sumout  ) + ( VCC ) + ( \VGA|Add22~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~25_sumout ),
	.cout(\VGA|Add22~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~25 .extended_lut = "off";
defparam \VGA|Add22~25 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N27
cyclonev_lcell_comb \VGA|Add21~29 (
// Equation(s):
// \VGA|Add21~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add21~26  ))
// \VGA|Add21~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add21~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~29_sumout ),
	.cout(\VGA|Add21~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~29 .extended_lut = "off";
defparam \VGA|Add21~29 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N27
cyclonev_lcell_comb \VGA|Add22~29 (
// Equation(s):
// \VGA|Add22~29_sumout  = SUM(( \VGA|Add21~29_sumout  ) + ( VCC ) + ( \VGA|Add22~26  ))
// \VGA|Add22~30  = CARRY(( \VGA|Add21~29_sumout  ) + ( VCC ) + ( \VGA|Add22~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~29_sumout ),
	.cout(\VGA|Add22~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~29 .extended_lut = "off";
defparam \VGA|Add22~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N30
cyclonev_lcell_comb \VGA|Add21~33 (
// Equation(s):
// \VGA|Add21~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add21~30  ))
// \VGA|Add21~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add21~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~33_sumout ),
	.cout(\VGA|Add21~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~33 .extended_lut = "off";
defparam \VGA|Add21~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N30
cyclonev_lcell_comb \VGA|Add22~33 (
// Equation(s):
// \VGA|Add22~33_sumout  = SUM(( \VGA|Add21~33_sumout  ) + ( VCC ) + ( \VGA|Add22~30  ))
// \VGA|Add22~34  = CARRY(( \VGA|Add21~33_sumout  ) + ( VCC ) + ( \VGA|Add22~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~33_sumout ),
	.cout(\VGA|Add22~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~33 .extended_lut = "off";
defparam \VGA|Add22~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N33
cyclonev_lcell_comb \VGA|Add21~37 (
// Equation(s):
// \VGA|Add21~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add21~34  ))
// \VGA|Add21~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add21~34  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~37_sumout ),
	.cout(\VGA|Add21~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~37 .extended_lut = "off";
defparam \VGA|Add21~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add21~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N33
cyclonev_lcell_comb \VGA|Add22~37 (
// Equation(s):
// \VGA|Add22~37_sumout  = SUM(( \VGA|Add21~37_sumout  ) + ( VCC ) + ( \VGA|Add22~34  ))
// \VGA|Add22~38  = CARRY(( \VGA|Add21~37_sumout  ) + ( VCC ) + ( \VGA|Add22~34  ))

	.dataa(!\VGA|Add21~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~37_sumout ),
	.cout(\VGA|Add22~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~37 .extended_lut = "off";
defparam \VGA|Add22~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add22~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N36
cyclonev_lcell_comb \VGA|Add21~41 (
// Equation(s):
// \VGA|Add21~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add21~38  ))
// \VGA|Add21~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add21~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~41_sumout ),
	.cout(\VGA|Add21~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~41 .extended_lut = "off";
defparam \VGA|Add21~41 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N36
cyclonev_lcell_comb \VGA|Add22~41 (
// Equation(s):
// \VGA|Add22~41_sumout  = SUM(( \VGA|Add21~41_sumout  ) + ( VCC ) + ( \VGA|Add22~38  ))
// \VGA|Add22~42  = CARRY(( \VGA|Add21~41_sumout  ) + ( VCC ) + ( \VGA|Add22~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~41_sumout ),
	.cout(\VGA|Add22~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~41 .extended_lut = "off";
defparam \VGA|Add22~41 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N39
cyclonev_lcell_comb \VGA|Add21~45 (
// Equation(s):
// \VGA|Add21~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add21~42  ))
// \VGA|Add21~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add21~42  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~45_sumout ),
	.cout(\VGA|Add21~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~45 .extended_lut = "off";
defparam \VGA|Add21~45 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add21~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N39
cyclonev_lcell_comb \VGA|Add22~45 (
// Equation(s):
// \VGA|Add22~45_sumout  = SUM(( \VGA|Add21~45_sumout  ) + ( VCC ) + ( \VGA|Add22~42  ))
// \VGA|Add22~46  = CARRY(( \VGA|Add21~45_sumout  ) + ( VCC ) + ( \VGA|Add22~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~45_sumout ),
	.cout(\VGA|Add22~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~45 .extended_lut = "off";
defparam \VGA|Add22~45 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N42
cyclonev_lcell_comb \VGA|Add21~49 (
// Equation(s):
// \VGA|Add21~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add21~46  ))
// \VGA|Add21~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add21~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~49_sumout ),
	.cout(\VGA|Add21~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~49 .extended_lut = "off";
defparam \VGA|Add21~49 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N42
cyclonev_lcell_comb \VGA|Add22~49 (
// Equation(s):
// \VGA|Add22~49_sumout  = SUM(( \VGA|Add21~49_sumout  ) + ( VCC ) + ( \VGA|Add22~46  ))
// \VGA|Add22~50  = CARRY(( \VGA|Add21~49_sumout  ) + ( VCC ) + ( \VGA|Add22~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~49_sumout ),
	.cout(\VGA|Add22~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~49 .extended_lut = "off";
defparam \VGA|Add22~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N45
cyclonev_lcell_comb \VGA|Add21~53 (
// Equation(s):
// \VGA|Add21~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add21~50  ))
// \VGA|Add21~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add21~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~53_sumout ),
	.cout(\VGA|Add21~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~53 .extended_lut = "off";
defparam \VGA|Add21~53 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N45
cyclonev_lcell_comb \VGA|Add22~53 (
// Equation(s):
// \VGA|Add22~53_sumout  = SUM(( \VGA|Add21~53_sumout  ) + ( VCC ) + ( \VGA|Add22~50  ))
// \VGA|Add22~54  = CARRY(( \VGA|Add21~53_sumout  ) + ( VCC ) + ( \VGA|Add22~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~53_sumout ),
	.cout(\VGA|Add22~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~53 .extended_lut = "off";
defparam \VGA|Add22~53 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y48_N48
cyclonev_lcell_comb \VGA|Add21~57 (
// Equation(s):
// \VGA|Add21~57_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA|Add21~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~57 .extended_lut = "off";
defparam \VGA|Add21~57 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA|Add21~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N48
cyclonev_lcell_comb \VGA|Add22~57 (
// Equation(s):
// \VGA|Add22~57_sumout  = SUM(( \VGA|Add21~57_sumout  ) + ( VCC ) + ( \VGA|Add22~54  ))
// \VGA|Add22~58  = CARRY(( \VGA|Add21~57_sumout  ) + ( VCC ) + ( \VGA|Add22~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~57_sumout ),
	.cout(\VGA|Add22~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~57 .extended_lut = "off";
defparam \VGA|Add22~57 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N51
cyclonev_lcell_comb \VGA|Add22~61 (
// Equation(s):
// \VGA|Add22~61_sumout  = SUM(( \VGA|Add21~57_sumout  ) + ( VCC ) + ( \VGA|Add22~58  ))

	.dataa(!\VGA|Add21~57_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~61 .extended_lut = "off";
defparam \VGA|Add22~61 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add22~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y47_N0
cyclonev_mac \VGA|Mult7~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add22~61_sumout ,\VGA|Add22~57_sumout ,\VGA|Add22~53_sumout ,\VGA|Add22~49_sumout ,\VGA|Add22~45_sumout ,\VGA|Add22~41_sumout ,\VGA|Add22~37_sumout ,\VGA|Add22~33_sumout ,\VGA|Add22~29_sumout ,\VGA|Add22~25_sumout ,\VGA|Add22~21_sumout ,\VGA|Add22~17_sumout ,
\VGA|Add22~13_sumout ,\VGA|Add22~9_sumout ,\VGA|Add22~5_sumout ,\VGA|Add22~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult7~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult7~8 .accumulate_clock = "none";
defparam \VGA|Mult7~8 .ax_clock = "none";
defparam \VGA|Mult7~8 .ax_width = 7;
defparam \VGA|Mult7~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult7~8 .ay_scan_in_width = 18;
defparam \VGA|Mult7~8 .ay_use_scan_in = "false";
defparam \VGA|Mult7~8 .az_clock = "none";
defparam \VGA|Mult7~8 .bx_clock = "none";
defparam \VGA|Mult7~8 .by_clock = "none";
defparam \VGA|Mult7~8 .by_use_scan_in = "false";
defparam \VGA|Mult7~8 .bz_clock = "none";
defparam \VGA|Mult7~8 .coef_a_0 = 0;
defparam \VGA|Mult7~8 .coef_a_1 = 0;
defparam \VGA|Mult7~8 .coef_a_2 = 0;
defparam \VGA|Mult7~8 .coef_a_3 = 0;
defparam \VGA|Mult7~8 .coef_a_4 = 0;
defparam \VGA|Mult7~8 .coef_a_5 = 0;
defparam \VGA|Mult7~8 .coef_a_6 = 0;
defparam \VGA|Mult7~8 .coef_a_7 = 0;
defparam \VGA|Mult7~8 .coef_b_0 = 0;
defparam \VGA|Mult7~8 .coef_b_1 = 0;
defparam \VGA|Mult7~8 .coef_b_2 = 0;
defparam \VGA|Mult7~8 .coef_b_3 = 0;
defparam \VGA|Mult7~8 .coef_b_4 = 0;
defparam \VGA|Mult7~8 .coef_b_5 = 0;
defparam \VGA|Mult7~8 .coef_b_6 = 0;
defparam \VGA|Mult7~8 .coef_b_7 = 0;
defparam \VGA|Mult7~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult7~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult7~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult7~8 .delay_scan_out_by = "false";
defparam \VGA|Mult7~8 .enable_double_accum = "false";
defparam \VGA|Mult7~8 .load_const_clock = "none";
defparam \VGA|Mult7~8 .load_const_value = 0;
defparam \VGA|Mult7~8 .mode_sub_location = 0;
defparam \VGA|Mult7~8 .negate_clock = "none";
defparam \VGA|Mult7~8 .operand_source_max = "input";
defparam \VGA|Mult7~8 .operand_source_may = "input";
defparam \VGA|Mult7~8 .operand_source_mbx = "input";
defparam \VGA|Mult7~8 .operand_source_mby = "input";
defparam \VGA|Mult7~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult7~8 .output_clock = "none";
defparam \VGA|Mult7~8 .preadder_subtract_a = "false";
defparam \VGA|Mult7~8 .preadder_subtract_b = "false";
defparam \VGA|Mult7~8 .result_a_width = 64;
defparam \VGA|Mult7~8 .signed_max = "false";
defparam \VGA|Mult7~8 .signed_may = "false";
defparam \VGA|Mult7~8 .signed_mbx = "false";
defparam \VGA|Mult7~8 .signed_mby = "false";
defparam \VGA|Mult7~8 .sub_clock = "none";
defparam \VGA|Mult7~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N0
cyclonev_lcell_comb \VGA|Add11~65 (
// Equation(s):
// \VGA|Add11~65_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|Add11~66  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~65_sumout ),
	.cout(\VGA|Add11~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~65 .extended_lut = "off";
defparam \VGA|Add11~65 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N3
cyclonev_lcell_comb \VGA|Add11~61 (
// Equation(s):
// \VGA|Add11~61_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add11~66  ))
// \VGA|Add11~62  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add11~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~61_sumout ),
	.cout(\VGA|Add11~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~61 .extended_lut = "off";
defparam \VGA|Add11~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N6
cyclonev_lcell_comb \VGA|Add11~1 (
// Equation(s):
// \VGA|Add11~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add11~62  ))
// \VGA|Add11~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add11~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~1_sumout ),
	.cout(\VGA|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~1 .extended_lut = "off";
defparam \VGA|Add11~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N0
cyclonev_lcell_comb \VGA|Add12~70 (
// Equation(s):
// \VGA|Add12~70_cout  = CARRY(( \VGA|Add11~65_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add12~70_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~70 .extended_lut = "off";
defparam \VGA|Add12~70 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N3
cyclonev_lcell_comb \VGA|Add12~66 (
// Equation(s):
// \VGA|Add12~66_cout  = CARRY(( \VGA|Add11~61_sumout  ) + ( VCC ) + ( \VGA|Add12~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add12~66_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~66 .extended_lut = "off";
defparam \VGA|Add12~66 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N6
cyclonev_lcell_comb \VGA|Add12~1 (
// Equation(s):
// \VGA|Add12~1_sumout  = SUM(( \VGA|Add11~1_sumout  ) + ( VCC ) + ( \VGA|Add12~66_cout  ))
// \VGA|Add12~2  = CARRY(( \VGA|Add11~1_sumout  ) + ( VCC ) + ( \VGA|Add12~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~1_sumout ),
	.cout(\VGA|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~1 .extended_lut = "off";
defparam \VGA|Add12~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N9
cyclonev_lcell_comb \VGA|Add11~5 (
// Equation(s):
// \VGA|Add11~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add11~2  ))
// \VGA|Add11~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add11~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~5_sumout ),
	.cout(\VGA|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~5 .extended_lut = "off";
defparam \VGA|Add11~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N9
cyclonev_lcell_comb \VGA|Add12~5 (
// Equation(s):
// \VGA|Add12~5_sumout  = SUM(( \VGA|Add11~5_sumout  ) + ( VCC ) + ( \VGA|Add12~2  ))
// \VGA|Add12~6  = CARRY(( \VGA|Add11~5_sumout  ) + ( VCC ) + ( \VGA|Add12~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~5_sumout ),
	.cout(\VGA|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~5 .extended_lut = "off";
defparam \VGA|Add12~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N12
cyclonev_lcell_comb \VGA|Add11~9 (
// Equation(s):
// \VGA|Add11~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add11~6  ))
// \VGA|Add11~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add11~6  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~9_sumout ),
	.cout(\VGA|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~9 .extended_lut = "off";
defparam \VGA|Add11~9 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N12
cyclonev_lcell_comb \VGA|Add12~9 (
// Equation(s):
// \VGA|Add12~9_sumout  = SUM(( \VGA|Add11~9_sumout  ) + ( VCC ) + ( \VGA|Add12~6  ))
// \VGA|Add12~10  = CARRY(( \VGA|Add11~9_sumout  ) + ( VCC ) + ( \VGA|Add12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~9_sumout ),
	.cout(\VGA|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~9 .extended_lut = "off";
defparam \VGA|Add12~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N15
cyclonev_lcell_comb \VGA|Add11~13 (
// Equation(s):
// \VGA|Add11~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|Add11~10  ))
// \VGA|Add11~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~13_sumout ),
	.cout(\VGA|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~13 .extended_lut = "off";
defparam \VGA|Add11~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N15
cyclonev_lcell_comb \VGA|Add12~13 (
// Equation(s):
// \VGA|Add12~13_sumout  = SUM(( \VGA|Add11~13_sumout  ) + ( VCC ) + ( \VGA|Add12~10  ))
// \VGA|Add12~14  = CARRY(( \VGA|Add11~13_sumout  ) + ( VCC ) + ( \VGA|Add12~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~13_sumout ),
	.cout(\VGA|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~13 .extended_lut = "off";
defparam \VGA|Add12~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N18
cyclonev_lcell_comb \VGA|Add11~17 (
// Equation(s):
// \VGA|Add11~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|Add11~14  ))
// \VGA|Add11~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|Add11~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~17_sumout ),
	.cout(\VGA|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~17 .extended_lut = "off";
defparam \VGA|Add11~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N18
cyclonev_lcell_comb \VGA|Add12~17 (
// Equation(s):
// \VGA|Add12~17_sumout  = SUM(( \VGA|Add11~17_sumout  ) + ( VCC ) + ( \VGA|Add12~14  ))
// \VGA|Add12~18  = CARRY(( \VGA|Add11~17_sumout  ) + ( VCC ) + ( \VGA|Add12~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~17_sumout ),
	.cout(\VGA|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~17 .extended_lut = "off";
defparam \VGA|Add12~17 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N21
cyclonev_lcell_comb \VGA|Add11~21 (
// Equation(s):
// \VGA|Add11~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add11~18  ))
// \VGA|Add11~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add11~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~21_sumout ),
	.cout(\VGA|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~21 .extended_lut = "off";
defparam \VGA|Add11~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N21
cyclonev_lcell_comb \VGA|Add12~21 (
// Equation(s):
// \VGA|Add12~21_sumout  = SUM(( \VGA|Add11~21_sumout  ) + ( VCC ) + ( \VGA|Add12~18  ))
// \VGA|Add12~22  = CARRY(( \VGA|Add11~21_sumout  ) + ( VCC ) + ( \VGA|Add12~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~21_sumout ),
	.cout(\VGA|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~21 .extended_lut = "off";
defparam \VGA|Add12~21 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N24
cyclonev_lcell_comb \VGA|Add11~25 (
// Equation(s):
// \VGA|Add11~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add11~22  ))
// \VGA|Add11~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add11~22  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~25_sumout ),
	.cout(\VGA|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~25 .extended_lut = "off";
defparam \VGA|Add11~25 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N24
cyclonev_lcell_comb \VGA|Add12~25 (
// Equation(s):
// \VGA|Add12~25_sumout  = SUM(( \VGA|Add11~25_sumout  ) + ( VCC ) + ( \VGA|Add12~22  ))
// \VGA|Add12~26  = CARRY(( \VGA|Add11~25_sumout  ) + ( VCC ) + ( \VGA|Add12~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~25_sumout ),
	.cout(\VGA|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~25 .extended_lut = "off";
defparam \VGA|Add12~25 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N27
cyclonev_lcell_comb \VGA|Add11~29 (
// Equation(s):
// \VGA|Add11~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add11~26  ))
// \VGA|Add11~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add11~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~29_sumout ),
	.cout(\VGA|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~29 .extended_lut = "off";
defparam \VGA|Add11~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N27
cyclonev_lcell_comb \VGA|Add12~29 (
// Equation(s):
// \VGA|Add12~29_sumout  = SUM(( \VGA|Add11~29_sumout  ) + ( VCC ) + ( \VGA|Add12~26  ))
// \VGA|Add12~30  = CARRY(( \VGA|Add11~29_sumout  ) + ( VCC ) + ( \VGA|Add12~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~29_sumout ),
	.cout(\VGA|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~29 .extended_lut = "off";
defparam \VGA|Add12~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N30
cyclonev_lcell_comb \VGA|Add11~33 (
// Equation(s):
// \VGA|Add11~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add11~30  ))
// \VGA|Add11~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~33_sumout ),
	.cout(\VGA|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~33 .extended_lut = "off";
defparam \VGA|Add11~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N30
cyclonev_lcell_comb \VGA|Add12~33 (
// Equation(s):
// \VGA|Add12~33_sumout  = SUM(( \VGA|Add11~33_sumout  ) + ( VCC ) + ( \VGA|Add12~30  ))
// \VGA|Add12~34  = CARRY(( \VGA|Add11~33_sumout  ) + ( VCC ) + ( \VGA|Add12~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~33_sumout ),
	.cout(\VGA|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~33 .extended_lut = "off";
defparam \VGA|Add12~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N33
cyclonev_lcell_comb \VGA|Add11~37 (
// Equation(s):
// \VGA|Add11~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add11~34  ))
// \VGA|Add11~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add11~34  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~37_sumout ),
	.cout(\VGA|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~37 .extended_lut = "off";
defparam \VGA|Add11~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N33
cyclonev_lcell_comb \VGA|Add12~37 (
// Equation(s):
// \VGA|Add12~37_sumout  = SUM(( \VGA|Add11~37_sumout  ) + ( VCC ) + ( \VGA|Add12~34  ))
// \VGA|Add12~38  = CARRY(( \VGA|Add11~37_sumout  ) + ( VCC ) + ( \VGA|Add12~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~37_sumout ),
	.cout(\VGA|Add12~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~37 .extended_lut = "off";
defparam \VGA|Add12~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N36
cyclonev_lcell_comb \VGA|Add11~41 (
// Equation(s):
// \VGA|Add11~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add11~38  ))
// \VGA|Add11~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add11~38  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~41_sumout ),
	.cout(\VGA|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~41 .extended_lut = "off";
defparam \VGA|Add11~41 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N36
cyclonev_lcell_comb \VGA|Add12~41 (
// Equation(s):
// \VGA|Add12~41_sumout  = SUM(( \VGA|Add11~41_sumout  ) + ( VCC ) + ( \VGA|Add12~38  ))
// \VGA|Add12~42  = CARRY(( \VGA|Add11~41_sumout  ) + ( VCC ) + ( \VGA|Add12~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~41_sumout ),
	.cout(\VGA|Add12~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~41 .extended_lut = "off";
defparam \VGA|Add12~41 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N39
cyclonev_lcell_comb \VGA|Add11~45 (
// Equation(s):
// \VGA|Add11~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add11~42  ))
// \VGA|Add11~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add11~42  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~45_sumout ),
	.cout(\VGA|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~45 .extended_lut = "off";
defparam \VGA|Add11~45 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N39
cyclonev_lcell_comb \VGA|Add12~45 (
// Equation(s):
// \VGA|Add12~45_sumout  = SUM(( \VGA|Add11~45_sumout  ) + ( VCC ) + ( \VGA|Add12~42  ))
// \VGA|Add12~46  = CARRY(( \VGA|Add11~45_sumout  ) + ( VCC ) + ( \VGA|Add12~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~45_sumout ),
	.cout(\VGA|Add12~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~45 .extended_lut = "off";
defparam \VGA|Add12~45 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N42
cyclonev_lcell_comb \VGA|Add11~49 (
// Equation(s):
// \VGA|Add11~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add11~46  ))
// \VGA|Add11~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add11~46  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~49_sumout ),
	.cout(\VGA|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~49 .extended_lut = "off";
defparam \VGA|Add11~49 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N42
cyclonev_lcell_comb \VGA|Add12~49 (
// Equation(s):
// \VGA|Add12~49_sumout  = SUM(( \VGA|Add11~49_sumout  ) + ( VCC ) + ( \VGA|Add12~46  ))
// \VGA|Add12~50  = CARRY(( \VGA|Add11~49_sumout  ) + ( VCC ) + ( \VGA|Add12~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~49_sumout ),
	.cout(\VGA|Add12~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~49 .extended_lut = "off";
defparam \VGA|Add12~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N45
cyclonev_lcell_comb \VGA|Add11~53 (
// Equation(s):
// \VGA|Add11~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add11~50  ))
// \VGA|Add11~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add11~50  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~53_sumout ),
	.cout(\VGA|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~53 .extended_lut = "off";
defparam \VGA|Add11~53 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add11~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N45
cyclonev_lcell_comb \VGA|Add12~53 (
// Equation(s):
// \VGA|Add12~53_sumout  = SUM(( \VGA|Add11~53_sumout  ) + ( VCC ) + ( \VGA|Add12~50  ))
// \VGA|Add12~54  = CARRY(( \VGA|Add11~53_sumout  ) + ( VCC ) + ( \VGA|Add12~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~53_sumout ),
	.cout(\VGA|Add12~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~53 .extended_lut = "off";
defparam \VGA|Add12~53 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y48_N48
cyclonev_lcell_comb \VGA|Add11~57 (
// Equation(s):
// \VGA|Add11~57_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA|Add11~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~57 .extended_lut = "off";
defparam \VGA|Add11~57 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA|Add11~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N48
cyclonev_lcell_comb \VGA|Add12~57 (
// Equation(s):
// \VGA|Add12~57_sumout  = SUM(( \VGA|Add11~57_sumout  ) + ( VCC ) + ( \VGA|Add12~54  ))
// \VGA|Add12~58  = CARRY(( \VGA|Add11~57_sumout  ) + ( VCC ) + ( \VGA|Add12~54  ))

	.dataa(gnd),
	.datab(!\VGA|Add11~57_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~57_sumout ),
	.cout(\VGA|Add12~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~57 .extended_lut = "off";
defparam \VGA|Add12~57 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add12~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y49_N51
cyclonev_lcell_comb \VGA|Add12~61 (
// Equation(s):
// \VGA|Add12~61_sumout  = SUM(( \VGA|Add11~57_sumout  ) + ( VCC ) + ( \VGA|Add12~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~61 .extended_lut = "off";
defparam \VGA|Add12~61 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y51_N0
cyclonev_mac \VGA|Mult3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add12~61_sumout ,\VGA|Add12~57_sumout ,\VGA|Add12~53_sumout ,\VGA|Add12~49_sumout ,\VGA|Add12~45_sumout ,\VGA|Add12~41_sumout ,\VGA|Add12~37_sumout ,\VGA|Add12~33_sumout ,\VGA|Add12~29_sumout ,\VGA|Add12~25_sumout ,\VGA|Add12~21_sumout ,\VGA|Add12~17_sumout ,
\VGA|Add12~13_sumout ,\VGA|Add12~9_sumout ,\VGA|Add12~5_sumout ,\VGA|Add12~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult3~8 .accumulate_clock = "none";
defparam \VGA|Mult3~8 .ax_clock = "none";
defparam \VGA|Mult3~8 .ax_width = 7;
defparam \VGA|Mult3~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult3~8 .ay_scan_in_width = 18;
defparam \VGA|Mult3~8 .ay_use_scan_in = "false";
defparam \VGA|Mult3~8 .az_clock = "none";
defparam \VGA|Mult3~8 .bx_clock = "none";
defparam \VGA|Mult3~8 .by_clock = "none";
defparam \VGA|Mult3~8 .by_use_scan_in = "false";
defparam \VGA|Mult3~8 .bz_clock = "none";
defparam \VGA|Mult3~8 .coef_a_0 = 0;
defparam \VGA|Mult3~8 .coef_a_1 = 0;
defparam \VGA|Mult3~8 .coef_a_2 = 0;
defparam \VGA|Mult3~8 .coef_a_3 = 0;
defparam \VGA|Mult3~8 .coef_a_4 = 0;
defparam \VGA|Mult3~8 .coef_a_5 = 0;
defparam \VGA|Mult3~8 .coef_a_6 = 0;
defparam \VGA|Mult3~8 .coef_a_7 = 0;
defparam \VGA|Mult3~8 .coef_b_0 = 0;
defparam \VGA|Mult3~8 .coef_b_1 = 0;
defparam \VGA|Mult3~8 .coef_b_2 = 0;
defparam \VGA|Mult3~8 .coef_b_3 = 0;
defparam \VGA|Mult3~8 .coef_b_4 = 0;
defparam \VGA|Mult3~8 .coef_b_5 = 0;
defparam \VGA|Mult3~8 .coef_b_6 = 0;
defparam \VGA|Mult3~8 .coef_b_7 = 0;
defparam \VGA|Mult3~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult3~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult3~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult3~8 .delay_scan_out_by = "false";
defparam \VGA|Mult3~8 .enable_double_accum = "false";
defparam \VGA|Mult3~8 .load_const_clock = "none";
defparam \VGA|Mult3~8 .load_const_value = 0;
defparam \VGA|Mult3~8 .mode_sub_location = 0;
defparam \VGA|Mult3~8 .negate_clock = "none";
defparam \VGA|Mult3~8 .operand_source_max = "input";
defparam \VGA|Mult3~8 .operand_source_may = "input";
defparam \VGA|Mult3~8 .operand_source_mbx = "input";
defparam \VGA|Mult3~8 .operand_source_mby = "input";
defparam \VGA|Mult3~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult3~8 .output_clock = "none";
defparam \VGA|Mult3~8 .preadder_subtract_a = "false";
defparam \VGA|Mult3~8 .preadder_subtract_b = "false";
defparam \VGA|Mult3~8 .result_a_width = 64;
defparam \VGA|Mult3~8 .signed_max = "false";
defparam \VGA|Mult3~8 .signed_may = "false";
defparam \VGA|Mult3~8 .signed_mbx = "false";
defparam \VGA|Mult3~8 .signed_mby = "false";
defparam \VGA|Mult3~8 .sub_clock = "none";
defparam \VGA|Mult3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N33
cyclonev_lcell_comb \VGA|Add1~66 (
// Equation(s):
// \VGA|Add1~66_combout  = ( \VGA|always0~15_combout  & ( (!\VGA|always0~14_combout  & (\VGA|always0~3_combout )) # (\VGA|always0~14_combout  & (!\VGA|always0~3_combout  & \VGA|always0~9_combout )) ) ) # ( !\VGA|always0~15_combout  & ( 
// (\VGA|always0~14_combout  & (!\VGA|always0~3_combout  & \VGA|always0~9_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~14_combout ),
	.datac(!\VGA|always0~3_combout ),
	.datad(!\VGA|always0~9_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~66 .extended_lut = "off";
defparam \VGA|Add1~66 .lut_mask = 64'h003000300C3C0C3C;
defparam \VGA|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y45_N0
cyclonev_mac \VGA|Mult6~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add22~61_sumout ,\VGA|Add22~57_sumout ,\VGA|Add22~53_sumout ,\VGA|Add22~49_sumout ,\VGA|Add22~45_sumout ,\VGA|Add22~41_sumout ,\VGA|Add22~37_sumout ,\VGA|Add22~33_sumout ,\VGA|Add22~29_sumout ,\VGA|Add22~25_sumout ,\VGA|Add22~21_sumout ,\VGA|Add22~17_sumout ,
\VGA|Add22~13_sumout ,\VGA|Add22~9_sumout ,\VGA|Add22~5_sumout ,\VGA|Add22~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult6~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult6~8 .accumulate_clock = "none";
defparam \VGA|Mult6~8 .ax_clock = "none";
defparam \VGA|Mult6~8 .ax_width = 7;
defparam \VGA|Mult6~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult6~8 .ay_scan_in_width = 18;
defparam \VGA|Mult6~8 .ay_use_scan_in = "false";
defparam \VGA|Mult6~8 .az_clock = "none";
defparam \VGA|Mult6~8 .bx_clock = "none";
defparam \VGA|Mult6~8 .by_clock = "none";
defparam \VGA|Mult6~8 .by_use_scan_in = "false";
defparam \VGA|Mult6~8 .bz_clock = "none";
defparam \VGA|Mult6~8 .coef_a_0 = 0;
defparam \VGA|Mult6~8 .coef_a_1 = 0;
defparam \VGA|Mult6~8 .coef_a_2 = 0;
defparam \VGA|Mult6~8 .coef_a_3 = 0;
defparam \VGA|Mult6~8 .coef_a_4 = 0;
defparam \VGA|Mult6~8 .coef_a_5 = 0;
defparam \VGA|Mult6~8 .coef_a_6 = 0;
defparam \VGA|Mult6~8 .coef_a_7 = 0;
defparam \VGA|Mult6~8 .coef_b_0 = 0;
defparam \VGA|Mult6~8 .coef_b_1 = 0;
defparam \VGA|Mult6~8 .coef_b_2 = 0;
defparam \VGA|Mult6~8 .coef_b_3 = 0;
defparam \VGA|Mult6~8 .coef_b_4 = 0;
defparam \VGA|Mult6~8 .coef_b_5 = 0;
defparam \VGA|Mult6~8 .coef_b_6 = 0;
defparam \VGA|Mult6~8 .coef_b_7 = 0;
defparam \VGA|Mult6~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult6~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult6~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult6~8 .delay_scan_out_by = "false";
defparam \VGA|Mult6~8 .enable_double_accum = "false";
defparam \VGA|Mult6~8 .load_const_clock = "none";
defparam \VGA|Mult6~8 .load_const_value = 0;
defparam \VGA|Mult6~8 .mode_sub_location = 0;
defparam \VGA|Mult6~8 .negate_clock = "none";
defparam \VGA|Mult6~8 .operand_source_max = "input";
defparam \VGA|Mult6~8 .operand_source_may = "input";
defparam \VGA|Mult6~8 .operand_source_mbx = "input";
defparam \VGA|Mult6~8 .operand_source_mby = "input";
defparam \VGA|Mult6~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult6~8 .output_clock = "none";
defparam \VGA|Mult6~8 .preadder_subtract_a = "false";
defparam \VGA|Mult6~8 .preadder_subtract_b = "false";
defparam \VGA|Mult6~8 .result_a_width = 64;
defparam \VGA|Mult6~8 .signed_max = "false";
defparam \VGA|Mult6~8 .signed_may = "false";
defparam \VGA|Mult6~8 .signed_mbx = "false";
defparam \VGA|Mult6~8 .signed_mby = "false";
defparam \VGA|Mult6~8 .sub_clock = "none";
defparam \VGA|Mult6~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y47_N0
cyclonev_mac \VGA|Mult4~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add12~61_sumout ,\VGA|Add12~57_sumout ,\VGA|Add12~53_sumout ,\VGA|Add12~49_sumout ,\VGA|Add12~45_sumout ,\VGA|Add12~41_sumout ,\VGA|Add12~37_sumout ,\VGA|Add12~33_sumout ,\VGA|Add12~29_sumout ,\VGA|Add12~25_sumout ,\VGA|Add12~21_sumout ,\VGA|Add12~17_sumout ,
\VGA|Add12~13_sumout ,\VGA|Add12~9_sumout ,\VGA|Add12~5_sumout ,\VGA|Add12~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult4~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult4~8 .accumulate_clock = "none";
defparam \VGA|Mult4~8 .ax_clock = "none";
defparam \VGA|Mult4~8 .ax_width = 7;
defparam \VGA|Mult4~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult4~8 .ay_scan_in_width = 18;
defparam \VGA|Mult4~8 .ay_use_scan_in = "false";
defparam \VGA|Mult4~8 .az_clock = "none";
defparam \VGA|Mult4~8 .bx_clock = "none";
defparam \VGA|Mult4~8 .by_clock = "none";
defparam \VGA|Mult4~8 .by_use_scan_in = "false";
defparam \VGA|Mult4~8 .bz_clock = "none";
defparam \VGA|Mult4~8 .coef_a_0 = 0;
defparam \VGA|Mult4~8 .coef_a_1 = 0;
defparam \VGA|Mult4~8 .coef_a_2 = 0;
defparam \VGA|Mult4~8 .coef_a_3 = 0;
defparam \VGA|Mult4~8 .coef_a_4 = 0;
defparam \VGA|Mult4~8 .coef_a_5 = 0;
defparam \VGA|Mult4~8 .coef_a_6 = 0;
defparam \VGA|Mult4~8 .coef_a_7 = 0;
defparam \VGA|Mult4~8 .coef_b_0 = 0;
defparam \VGA|Mult4~8 .coef_b_1 = 0;
defparam \VGA|Mult4~8 .coef_b_2 = 0;
defparam \VGA|Mult4~8 .coef_b_3 = 0;
defparam \VGA|Mult4~8 .coef_b_4 = 0;
defparam \VGA|Mult4~8 .coef_b_5 = 0;
defparam \VGA|Mult4~8 .coef_b_6 = 0;
defparam \VGA|Mult4~8 .coef_b_7 = 0;
defparam \VGA|Mult4~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult4~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult4~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult4~8 .delay_scan_out_by = "false";
defparam \VGA|Mult4~8 .enable_double_accum = "false";
defparam \VGA|Mult4~8 .load_const_clock = "none";
defparam \VGA|Mult4~8 .load_const_value = 0;
defparam \VGA|Mult4~8 .mode_sub_location = 0;
defparam \VGA|Mult4~8 .negate_clock = "none";
defparam \VGA|Mult4~8 .operand_source_max = "input";
defparam \VGA|Mult4~8 .operand_source_may = "input";
defparam \VGA|Mult4~8 .operand_source_mbx = "input";
defparam \VGA|Mult4~8 .operand_source_mby = "input";
defparam \VGA|Mult4~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult4~8 .output_clock = "none";
defparam \VGA|Mult4~8 .preadder_subtract_a = "false";
defparam \VGA|Mult4~8 .preadder_subtract_b = "false";
defparam \VGA|Mult4~8 .result_a_width = 64;
defparam \VGA|Mult4~8 .signed_max = "false";
defparam \VGA|Mult4~8 .signed_may = "false";
defparam \VGA|Mult4~8 .signed_mbx = "false";
defparam \VGA|Mult4~8 .signed_mby = "false";
defparam \VGA|Mult4~8 .sub_clock = "none";
defparam \VGA|Mult4~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N30
cyclonev_lcell_comb \VGA|Add1~67 (
// Equation(s):
// \VGA|Add1~67_combout  = ( \VGA|Mult6~23  & ( \VGA|Mult4~23  & ( ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~23 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~23 )))) # (\VGA|Add1~66_combout ) ) ) ) # ( !\VGA|Mult6~23  & ( \VGA|Mult4~23  & ( 
// (!\VGA|red[0]~2_combout  & (\VGA|Mult7~23  & ((!\VGA|Add1~66_combout )))) # (\VGA|red[0]~2_combout  & (((\VGA|Add1~66_combout ) # (\VGA|Mult3~23 )))) ) ) ) # ( \VGA|Mult6~23  & ( !\VGA|Mult4~23  & ( (!\VGA|red[0]~2_combout  & (((\VGA|Add1~66_combout )) # 
// (\VGA|Mult7~23 ))) # (\VGA|red[0]~2_combout  & (((\VGA|Mult3~23  & !\VGA|Add1~66_combout )))) ) ) ) # ( !\VGA|Mult6~23  & ( !\VGA|Mult4~23  & ( (!\VGA|Add1~66_combout  & ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~23 )) # (\VGA|red[0]~2_combout  & 
// ((\VGA|Mult3~23 ))))) ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|Mult7~23 ),
	.datac(!\VGA|Mult3~23 ),
	.datad(!\VGA|Add1~66_combout ),
	.datae(!\VGA|Mult6~23 ),
	.dataf(!\VGA|Mult4~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~67 .extended_lut = "off";
defparam \VGA|Add1~67 .lut_mask = 64'h270027AA275527FF;
defparam \VGA|Add1~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N0
cyclonev_lcell_comb \VGA|Add20~13 (
// Equation(s):
// \VGA|Add20~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|Add20~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~13_sumout ),
	.cout(\VGA|Add20~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~13 .extended_lut = "off";
defparam \VGA|Add20~13 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N3
cyclonev_lcell_comb \VGA|Add20~17 (
// Equation(s):
// \VGA|Add20~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|Add20~14  ))
// \VGA|Add20~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|Add20~14  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~17_sumout ),
	.cout(\VGA|Add20~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~17 .extended_lut = "off";
defparam \VGA|Add20~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add20~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N6
cyclonev_lcell_comb \VGA|Add20~21 (
// Equation(s):
// \VGA|Add20~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( VCC ) + ( \VGA|Add20~18  ))
// \VGA|Add20~22  = CARRY(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( VCC ) + ( \VGA|Add20~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~21_sumout ),
	.cout(\VGA|Add20~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~21 .extended_lut = "off";
defparam \VGA|Add20~21 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add20~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N9
cyclonev_lcell_comb \VGA|Add20~25 (
// Equation(s):
// \VGA|Add20~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( \VGA|Add20~22  ))
// \VGA|Add20~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( \VGA|Add20~22  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~25_sumout ),
	.cout(\VGA|Add20~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~25 .extended_lut = "off";
defparam \VGA|Add20~25 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N12
cyclonev_lcell_comb \VGA|Add20~29 (
// Equation(s):
// \VGA|Add20~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add20~26  ))
// \VGA|Add20~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add20~26  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~29_sumout ),
	.cout(\VGA|Add20~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~29 .extended_lut = "off";
defparam \VGA|Add20~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add20~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N15
cyclonev_lcell_comb \VGA|Add20~33 (
// Equation(s):
// \VGA|Add20~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|Add20~30  ))
// \VGA|Add20~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|Add20~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~33_sumout ),
	.cout(\VGA|Add20~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~33 .extended_lut = "off";
defparam \VGA|Add20~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add20~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N18
cyclonev_lcell_comb \VGA|Add20~37 (
// Equation(s):
// \VGA|Add20~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add20~34  ))
// \VGA|Add20~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add20~34  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~37_sumout ),
	.cout(\VGA|Add20~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~37 .extended_lut = "off";
defparam \VGA|Add20~37 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add20~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N21
cyclonev_lcell_comb \VGA|Add20~41 (
// Equation(s):
// \VGA|Add20~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( VCC ) + ( \VGA|Add20~38  ))
// \VGA|Add20~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( VCC ) + ( \VGA|Add20~38  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~41_sumout ),
	.cout(\VGA|Add20~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~41 .extended_lut = "off";
defparam \VGA|Add20~41 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N24
cyclonev_lcell_comb \VGA|Add20~45 (
// Equation(s):
// \VGA|Add20~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add20~42  ))
// \VGA|Add20~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add20~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~45_sumout ),
	.cout(\VGA|Add20~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~45 .extended_lut = "off";
defparam \VGA|Add20~45 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add20~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N27
cyclonev_lcell_comb \VGA|Add20~49 (
// Equation(s):
// \VGA|Add20~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|Add20~46  ))
// \VGA|Add20~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|Add20~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~49_sumout ),
	.cout(\VGA|Add20~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~49 .extended_lut = "off";
defparam \VGA|Add20~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add20~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N30
cyclonev_lcell_comb \VGA|Add20~53 (
// Equation(s):
// \VGA|Add20~53_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add20~50  ))
// \VGA|Add20~54  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add20~50  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~53_sumout ),
	.cout(\VGA|Add20~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~53 .extended_lut = "off";
defparam \VGA|Add20~53 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add20~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N33
cyclonev_lcell_comb \VGA|Add20~57 (
// Equation(s):
// \VGA|Add20~57_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add20~54  ))
// \VGA|Add20~58  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add20~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~57_sumout ),
	.cout(\VGA|Add20~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~57 .extended_lut = "off";
defparam \VGA|Add20~57 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add20~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N36
cyclonev_lcell_comb \VGA|Add20~61 (
// Equation(s):
// \VGA|Add20~61_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add20~58  ))
// \VGA|Add20~62  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add20~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~61_sumout ),
	.cout(\VGA|Add20~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~61 .extended_lut = "off";
defparam \VGA|Add20~61 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add20~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N39
cyclonev_lcell_comb \VGA|Add20~9 (
// Equation(s):
// \VGA|Add20~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add20~62  ))
// \VGA|Add20~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add20~62  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~9_sumout ),
	.cout(\VGA|Add20~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~9 .extended_lut = "off";
defparam \VGA|Add20~9 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N42
cyclonev_lcell_comb \VGA|Add20~5 (
// Equation(s):
// \VGA|Add20~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add20~10  ))
// \VGA|Add20~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add20~10  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~5_sumout ),
	.cout(\VGA|Add20~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~5 .extended_lut = "off";
defparam \VGA|Add20~5 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N45
cyclonev_lcell_comb \VGA|Add20~1 (
// Equation(s):
// \VGA|Add20~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( VCC ) + ( \VGA|Add20~6  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~1 .extended_lut = "off";
defparam \VGA|Add20~1 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N0
cyclonev_lcell_comb \VGA|Add5~70 (
// Equation(s):
// \VGA|Add5~70_cout  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add5~70_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~70 .extended_lut = "off";
defparam \VGA|Add5~70 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N3
cyclonev_lcell_comb \VGA|Add5~1 (
// Equation(s):
// \VGA|Add5~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add5~70_cout  ))
// \VGA|Add5~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add5~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~1_sumout ),
	.cout(\VGA|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~1 .extended_lut = "off";
defparam \VGA|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N6
cyclonev_lcell_comb \VGA|Add5~5 (
// Equation(s):
// \VGA|Add5~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add5~2  ))
// \VGA|Add5~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~5_sumout ),
	.cout(\VGA|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~5 .extended_lut = "off";
defparam \VGA|Add5~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N9
cyclonev_lcell_comb \VGA|Add5~9 (
// Equation(s):
// \VGA|Add5~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add5~6  ))
// \VGA|Add5~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~9_sumout ),
	.cout(\VGA|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~9 .extended_lut = "off";
defparam \VGA|Add5~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N12
cyclonev_lcell_comb \VGA|Add5~13 (
// Equation(s):
// \VGA|Add5~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add5~10  ))
// \VGA|Add5~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~13_sumout ),
	.cout(\VGA|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~13 .extended_lut = "off";
defparam \VGA|Add5~13 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N15
cyclonev_lcell_comb \VGA|Add5~17 (
// Equation(s):
// \VGA|Add5~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add5~14  ))
// \VGA|Add5~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~17_sumout ),
	.cout(\VGA|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~17 .extended_lut = "off";
defparam \VGA|Add5~17 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N0
cyclonev_lcell_comb \VGA|Add4~1 (
// Equation(s):
// \VGA|Add4~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( !VCC ))
// \VGA|Add4~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~1_sumout ),
	.cout(\VGA|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~1 .extended_lut = "off";
defparam \VGA|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N18
cyclonev_lcell_comb \VGA|Add5~21 (
// Equation(s):
// \VGA|Add5~21_sumout  = SUM(( \VGA|Add4~1_sumout  ) + ( VCC ) + ( \VGA|Add5~18  ))
// \VGA|Add5~22  = CARRY(( \VGA|Add4~1_sumout  ) + ( VCC ) + ( \VGA|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~21_sumout ),
	.cout(\VGA|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~21 .extended_lut = "off";
defparam \VGA|Add5~21 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N3
cyclonev_lcell_comb \VGA|Add4~5 (
// Equation(s):
// \VGA|Add4~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( VCC ) + ( \VGA|Add4~2  ))
// \VGA|Add4~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( VCC ) + ( \VGA|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~5_sumout ),
	.cout(\VGA|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~5 .extended_lut = "off";
defparam \VGA|Add4~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N21
cyclonev_lcell_comb \VGA|Add5~25 (
// Equation(s):
// \VGA|Add5~25_sumout  = SUM(( \VGA|Add4~5_sumout  ) + ( VCC ) + ( \VGA|Add5~22  ))
// \VGA|Add5~26  = CARRY(( \VGA|Add4~5_sumout  ) + ( VCC ) + ( \VGA|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~25_sumout ),
	.cout(\VGA|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~25 .extended_lut = "off";
defparam \VGA|Add5~25 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N6
cyclonev_lcell_comb \VGA|Add4~9 (
// Equation(s):
// \VGA|Add4~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add4~6  ))
// \VGA|Add4~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~9_sumout ),
	.cout(\VGA|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~9 .extended_lut = "off";
defparam \VGA|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N24
cyclonev_lcell_comb \VGA|Add5~29 (
// Equation(s):
// \VGA|Add5~29_sumout  = SUM(( \VGA|Add4~9_sumout  ) + ( VCC ) + ( \VGA|Add5~26  ))
// \VGA|Add5~30  = CARRY(( \VGA|Add4~9_sumout  ) + ( VCC ) + ( \VGA|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~29_sumout ),
	.cout(\VGA|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~29 .extended_lut = "off";
defparam \VGA|Add5~29 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N9
cyclonev_lcell_comb \VGA|Add4~13 (
// Equation(s):
// \VGA|Add4~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add4~10  ))
// \VGA|Add4~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~13_sumout ),
	.cout(\VGA|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~13 .extended_lut = "off";
defparam \VGA|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N27
cyclonev_lcell_comb \VGA|Add5~33 (
// Equation(s):
// \VGA|Add5~33_sumout  = SUM(( \VGA|Add4~13_sumout  ) + ( VCC ) + ( \VGA|Add5~30  ))
// \VGA|Add5~34  = CARRY(( \VGA|Add4~13_sumout  ) + ( VCC ) + ( \VGA|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~33_sumout ),
	.cout(\VGA|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~33 .extended_lut = "off";
defparam \VGA|Add5~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N12
cyclonev_lcell_comb \VGA|Add4~17 (
// Equation(s):
// \VGA|Add4~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add4~14  ))
// \VGA|Add4~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~17_sumout ),
	.cout(\VGA|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~17 .extended_lut = "off";
defparam \VGA|Add4~17 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N30
cyclonev_lcell_comb \VGA|Add5~37 (
// Equation(s):
// \VGA|Add5~37_sumout  = SUM(( \VGA|Add4~17_sumout  ) + ( VCC ) + ( \VGA|Add5~34  ))
// \VGA|Add5~38  = CARRY(( \VGA|Add4~17_sumout  ) + ( VCC ) + ( \VGA|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~37_sumout ),
	.cout(\VGA|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~37 .extended_lut = "off";
defparam \VGA|Add5~37 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N15
cyclonev_lcell_comb \VGA|Add4~21 (
// Equation(s):
// \VGA|Add4~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add4~18  ))
// \VGA|Add4~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~21_sumout ),
	.cout(\VGA|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~21 .extended_lut = "off";
defparam \VGA|Add4~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N33
cyclonev_lcell_comb \VGA|Add5~41 (
// Equation(s):
// \VGA|Add5~41_sumout  = SUM(( \VGA|Add4~21_sumout  ) + ( VCC ) + ( \VGA|Add5~38  ))
// \VGA|Add5~42  = CARRY(( \VGA|Add4~21_sumout  ) + ( VCC ) + ( \VGA|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~41_sumout ),
	.cout(\VGA|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~41 .extended_lut = "off";
defparam \VGA|Add5~41 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N18
cyclonev_lcell_comb \VGA|Add4~25 (
// Equation(s):
// \VGA|Add4~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add4~22  ))
// \VGA|Add4~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~25_sumout ),
	.cout(\VGA|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~25 .extended_lut = "off";
defparam \VGA|Add4~25 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N36
cyclonev_lcell_comb \VGA|Add5~45 (
// Equation(s):
// \VGA|Add5~45_sumout  = SUM(( \VGA|Add4~25_sumout  ) + ( VCC ) + ( \VGA|Add5~42  ))
// \VGA|Add5~46  = CARRY(( \VGA|Add4~25_sumout  ) + ( VCC ) + ( \VGA|Add5~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~45_sumout ),
	.cout(\VGA|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~45 .extended_lut = "off";
defparam \VGA|Add5~45 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N21
cyclonev_lcell_comb \VGA|Add4~29 (
// Equation(s):
// \VGA|Add4~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add4~26  ))
// \VGA|Add4~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add4~26  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~29_sumout ),
	.cout(\VGA|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~29 .extended_lut = "off";
defparam \VGA|Add4~29 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N39
cyclonev_lcell_comb \VGA|Add5~49 (
// Equation(s):
// \VGA|Add5~49_sumout  = SUM(( \VGA|Add4~29_sumout  ) + ( VCC ) + ( \VGA|Add5~46  ))
// \VGA|Add5~50  = CARRY(( \VGA|Add4~29_sumout  ) + ( VCC ) + ( \VGA|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~49_sumout ),
	.cout(\VGA|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~49 .extended_lut = "off";
defparam \VGA|Add5~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N24
cyclonev_lcell_comb \VGA|Add4~33 (
// Equation(s):
// \VGA|Add4~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add4~30  ))
// \VGA|Add4~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~33_sumout ),
	.cout(\VGA|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~33 .extended_lut = "off";
defparam \VGA|Add4~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N42
cyclonev_lcell_comb \VGA|Add5~53 (
// Equation(s):
// \VGA|Add5~53_sumout  = SUM(( \VGA|Add4~33_sumout  ) + ( VCC ) + ( \VGA|Add5~50  ))
// \VGA|Add5~54  = CARRY(( \VGA|Add4~33_sumout  ) + ( VCC ) + ( \VGA|Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~53_sumout ),
	.cout(\VGA|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~53 .extended_lut = "off";
defparam \VGA|Add5~53 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N27
cyclonev_lcell_comb \VGA|Add4~37 (
// Equation(s):
// \VGA|Add4~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add4~34  ))
// \VGA|Add4~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~37_sumout ),
	.cout(\VGA|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~37 .extended_lut = "off";
defparam \VGA|Add4~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N45
cyclonev_lcell_comb \VGA|Add5~57 (
// Equation(s):
// \VGA|Add5~57_sumout  = SUM(( \VGA|Add4~37_sumout  ) + ( VCC ) + ( \VGA|Add5~54  ))
// \VGA|Add5~58  = CARRY(( \VGA|Add4~37_sumout  ) + ( VCC ) + ( \VGA|Add5~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~57_sumout ),
	.cout(\VGA|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~57 .extended_lut = "off";
defparam \VGA|Add5~57 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N30
cyclonev_lcell_comb \VGA|Add4~41 (
// Equation(s):
// \VGA|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~41 .extended_lut = "off";
defparam \VGA|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N48
cyclonev_lcell_comb \VGA|Add5~61 (
// Equation(s):
// \VGA|Add5~61_sumout  = SUM(( \VGA|Add4~41_sumout  ) + ( VCC ) + ( \VGA|Add5~58  ))
// \VGA|Add5~62  = CARRY(( \VGA|Add4~41_sumout  ) + ( VCC ) + ( \VGA|Add5~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~61_sumout ),
	.cout(\VGA|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~61 .extended_lut = "off";
defparam \VGA|Add5~61 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y45_N51
cyclonev_lcell_comb \VGA|Add5~65 (
// Equation(s):
// \VGA|Add5~65_sumout  = SUM(( \VGA|Add4~41_sumout  ) + ( VCC ) + ( \VGA|Add5~62  ))

	.dataa(!\VGA|Add4~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~65 .extended_lut = "off";
defparam \VGA|Add5~65 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y41_N0
cyclonev_mac \VGA|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add5~65_sumout ,\VGA|Add5~61_sumout ,\VGA|Add5~57_sumout ,\VGA|Add5~53_sumout ,\VGA|Add5~49_sumout ,\VGA|Add5~45_sumout ,\VGA|Add5~41_sumout ,\VGA|Add5~37_sumout ,\VGA|Add5~33_sumout ,\VGA|Add5~29_sumout ,\VGA|Add5~25_sumout ,\VGA|Add5~21_sumout ,
\VGA|Add5~17_sumout ,\VGA|Add5~13_sumout ,\VGA|Add5~9_sumout ,\VGA|Add5~5_sumout ,\VGA|Add5~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult1~8 .accumulate_clock = "none";
defparam \VGA|Mult1~8 .ax_clock = "none";
defparam \VGA|Mult1~8 .ax_width = 7;
defparam \VGA|Mult1~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult1~8 .ay_scan_in_width = 18;
defparam \VGA|Mult1~8 .ay_use_scan_in = "false";
defparam \VGA|Mult1~8 .az_clock = "none";
defparam \VGA|Mult1~8 .bx_clock = "none";
defparam \VGA|Mult1~8 .by_clock = "none";
defparam \VGA|Mult1~8 .by_use_scan_in = "false";
defparam \VGA|Mult1~8 .bz_clock = "none";
defparam \VGA|Mult1~8 .coef_a_0 = 0;
defparam \VGA|Mult1~8 .coef_a_1 = 0;
defparam \VGA|Mult1~8 .coef_a_2 = 0;
defparam \VGA|Mult1~8 .coef_a_3 = 0;
defparam \VGA|Mult1~8 .coef_a_4 = 0;
defparam \VGA|Mult1~8 .coef_a_5 = 0;
defparam \VGA|Mult1~8 .coef_a_6 = 0;
defparam \VGA|Mult1~8 .coef_a_7 = 0;
defparam \VGA|Mult1~8 .coef_b_0 = 0;
defparam \VGA|Mult1~8 .coef_b_1 = 0;
defparam \VGA|Mult1~8 .coef_b_2 = 0;
defparam \VGA|Mult1~8 .coef_b_3 = 0;
defparam \VGA|Mult1~8 .coef_b_4 = 0;
defparam \VGA|Mult1~8 .coef_b_5 = 0;
defparam \VGA|Mult1~8 .coef_b_6 = 0;
defparam \VGA|Mult1~8 .coef_b_7 = 0;
defparam \VGA|Mult1~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult1~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult1~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult1~8 .delay_scan_out_by = "false";
defparam \VGA|Mult1~8 .enable_double_accum = "false";
defparam \VGA|Mult1~8 .load_const_clock = "none";
defparam \VGA|Mult1~8 .load_const_value = 0;
defparam \VGA|Mult1~8 .mode_sub_location = 0;
defparam \VGA|Mult1~8 .negate_clock = "none";
defparam \VGA|Mult1~8 .operand_source_max = "input";
defparam \VGA|Mult1~8 .operand_source_may = "input";
defparam \VGA|Mult1~8 .operand_source_mbx = "input";
defparam \VGA|Mult1~8 .operand_source_mby = "input";
defparam \VGA|Mult1~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult1~8 .output_clock = "none";
defparam \VGA|Mult1~8 .preadder_subtract_a = "false";
defparam \VGA|Mult1~8 .preadder_subtract_b = "false";
defparam \VGA|Mult1~8 .result_a_width = 64;
defparam \VGA|Mult1~8 .signed_max = "false";
defparam \VGA|Mult1~8 .signed_may = "false";
defparam \VGA|Mult1~8 .signed_mbx = "false";
defparam \VGA|Mult1~8 .signed_mby = "false";
defparam \VGA|Mult1~8 .sub_clock = "none";
defparam \VGA|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y43_N0
cyclonev_mac \VGA|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add5~65_sumout ,\VGA|Add5~61_sumout ,\VGA|Add5~57_sumout ,\VGA|Add5~53_sumout ,\VGA|Add5~49_sumout ,\VGA|Add5~45_sumout ,\VGA|Add5~41_sumout ,\VGA|Add5~37_sumout ,\VGA|Add5~33_sumout ,\VGA|Add5~29_sumout ,\VGA|Add5~25_sumout ,\VGA|Add5~21_sumout ,
\VGA|Add5~17_sumout ,\VGA|Add5~13_sumout ,\VGA|Add5~9_sumout ,\VGA|Add5~5_sumout ,\VGA|Add5~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult0~8 .accumulate_clock = "none";
defparam \VGA|Mult0~8 .ax_clock = "none";
defparam \VGA|Mult0~8 .ax_width = 7;
defparam \VGA|Mult0~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult0~8 .ay_scan_in_width = 18;
defparam \VGA|Mult0~8 .ay_use_scan_in = "false";
defparam \VGA|Mult0~8 .az_clock = "none";
defparam \VGA|Mult0~8 .bx_clock = "none";
defparam \VGA|Mult0~8 .by_clock = "none";
defparam \VGA|Mult0~8 .by_use_scan_in = "false";
defparam \VGA|Mult0~8 .bz_clock = "none";
defparam \VGA|Mult0~8 .coef_a_0 = 0;
defparam \VGA|Mult0~8 .coef_a_1 = 0;
defparam \VGA|Mult0~8 .coef_a_2 = 0;
defparam \VGA|Mult0~8 .coef_a_3 = 0;
defparam \VGA|Mult0~8 .coef_a_4 = 0;
defparam \VGA|Mult0~8 .coef_a_5 = 0;
defparam \VGA|Mult0~8 .coef_a_6 = 0;
defparam \VGA|Mult0~8 .coef_a_7 = 0;
defparam \VGA|Mult0~8 .coef_b_0 = 0;
defparam \VGA|Mult0~8 .coef_b_1 = 0;
defparam \VGA|Mult0~8 .coef_b_2 = 0;
defparam \VGA|Mult0~8 .coef_b_3 = 0;
defparam \VGA|Mult0~8 .coef_b_4 = 0;
defparam \VGA|Mult0~8 .coef_b_5 = 0;
defparam \VGA|Mult0~8 .coef_b_6 = 0;
defparam \VGA|Mult0~8 .coef_b_7 = 0;
defparam \VGA|Mult0~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult0~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult0~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult0~8 .delay_scan_out_by = "false";
defparam \VGA|Mult0~8 .enable_double_accum = "false";
defparam \VGA|Mult0~8 .load_const_clock = "none";
defparam \VGA|Mult0~8 .load_const_value = 0;
defparam \VGA|Mult0~8 .mode_sub_location = 0;
defparam \VGA|Mult0~8 .negate_clock = "none";
defparam \VGA|Mult0~8 .operand_source_max = "input";
defparam \VGA|Mult0~8 .operand_source_may = "input";
defparam \VGA|Mult0~8 .operand_source_mbx = "input";
defparam \VGA|Mult0~8 .operand_source_mby = "input";
defparam \VGA|Mult0~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult0~8 .output_clock = "none";
defparam \VGA|Mult0~8 .preadder_subtract_a = "false";
defparam \VGA|Mult0~8 .preadder_subtract_b = "false";
defparam \VGA|Mult0~8 .result_a_width = 64;
defparam \VGA|Mult0~8 .signed_max = "false";
defparam \VGA|Mult0~8 .signed_may = "false";
defparam \VGA|Mult0~8 .signed_mbx = "false";
defparam \VGA|Mult0~8 .signed_mby = "false";
defparam \VGA|Mult0~8 .sub_clock = "none";
defparam \VGA|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N3
cyclonev_lcell_comb \VGA|always0~30 (
// Equation(s):
// \VGA|always0~30_combout  = ( !\VGA|always0~4_combout  & ( \VGA|LessThan9~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|always0~4_combout ),
	.dataf(!\VGA|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~30 .extended_lut = "off";
defparam \VGA|always0~30 .lut_mask = 64'h00000000FFFF0000;
defparam \VGA|always0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N24
cyclonev_lcell_comb \VGA|Add1~68 (
// Equation(s):
// \VGA|Add1~68_combout  = ( \VGA|always0~3_combout  & ( (!\VGA|always0~15_combout  & (!\VGA|always0~30_combout  & !\VGA|always0~14_combout )) ) ) # ( !\VGA|always0~3_combout  & ( (!\VGA|always0~9_combout ) # (((!\VGA|always0~15_combout  & 
// !\VGA|always0~14_combout )) # (\VGA|always0~30_combout )) ) )

	.dataa(!\VGA|always0~15_combout ),
	.datab(!\VGA|always0~9_combout ),
	.datac(!\VGA|always0~30_combout ),
	.datad(!\VGA|always0~14_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~68 .extended_lut = "off";
defparam \VGA|Add1~68 .lut_mask = 64'hEFCFEFCFA000A000;
defparam \VGA|Add1~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y46_N36
cyclonev_lcell_comb \VGA|Add1~69 (
// Equation(s):
// \VGA|Add1~69_combout  = ( \VGA|red[0]~0_combout  & ( \VGA|Add1~68_combout  & ( \VGA|Mult1~23  ) ) ) # ( !\VGA|red[0]~0_combout  & ( \VGA|Add1~68_combout  & ( \VGA|Add20~1_sumout  ) ) ) # ( \VGA|red[0]~0_combout  & ( !\VGA|Add1~68_combout  & ( 
// \VGA|Mult0~23  ) ) ) # ( !\VGA|red[0]~0_combout  & ( !\VGA|Add1~68_combout  & ( \VGA|Add1~67_combout  ) ) )

	.dataa(!\VGA|Add1~67_combout ),
	.datab(!\VGA|Add20~1_sumout ),
	.datac(!\VGA|Mult1~23 ),
	.datad(!\VGA|Mult0~23 ),
	.datae(!\VGA|red[0]~0_combout ),
	.dataf(!\VGA|Add1~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~69 .extended_lut = "off";
defparam \VGA|Add1~69 .lut_mask = 64'h555500FF33330F0F;
defparam \VGA|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N0
cyclonev_lcell_comb \VGA|Add17~13 (
// Equation(s):
// \VGA|Add17~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( VCC ) + ( !VCC ))
// \VGA|Add17~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~13_sumout ),
	.cout(\VGA|Add17~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~13 .extended_lut = "off";
defparam \VGA|Add17~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N3
cyclonev_lcell_comb \VGA|Add17~17 (
// Equation(s):
// \VGA|Add17~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|Add17~14  ))
// \VGA|Add17~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|Add17~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~17_sumout ),
	.cout(\VGA|Add17~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~17 .extended_lut = "off";
defparam \VGA|Add17~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|Add17~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N6
cyclonev_lcell_comb \VGA|Add17~21 (
// Equation(s):
// \VGA|Add17~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|Add17~18  ))
// \VGA|Add17~22  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|Add17~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~21_sumout ),
	.cout(\VGA|Add17~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~21 .extended_lut = "off";
defparam \VGA|Add17~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|Add17~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N9
cyclonev_lcell_comb \VGA|Add17~25 (
// Equation(s):
// \VGA|Add17~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add17~22  ))
// \VGA|Add17~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add17~22  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~25_sumout ),
	.cout(\VGA|Add17~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~25 .extended_lut = "off";
defparam \VGA|Add17~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add17~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N12
cyclonev_lcell_comb \VGA|Add17~29 (
// Equation(s):
// \VGA|Add17~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add17~26  ))
// \VGA|Add17~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add17~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~29_sumout ),
	.cout(\VGA|Add17~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~29 .extended_lut = "off";
defparam \VGA|Add17~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add17~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N15
cyclonev_lcell_comb \VGA|Add17~33 (
// Equation(s):
// \VGA|Add17~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( VCC ) + ( \VGA|Add17~30  ))
// \VGA|Add17~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( VCC ) + ( \VGA|Add17~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~33_sumout ),
	.cout(\VGA|Add17~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~33 .extended_lut = "off";
defparam \VGA|Add17~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add17~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N18
cyclonev_lcell_comb \VGA|Add17~37 (
// Equation(s):
// \VGA|Add17~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add17~34  ))
// \VGA|Add17~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add17~34  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~37_sumout ),
	.cout(\VGA|Add17~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~37 .extended_lut = "off";
defparam \VGA|Add17~37 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add17~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N21
cyclonev_lcell_comb \VGA|Add17~41 (
// Equation(s):
// \VGA|Add17~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|Add17~38  ))
// \VGA|Add17~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|Add17~38  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~41_sumout ),
	.cout(\VGA|Add17~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~41 .extended_lut = "off";
defparam \VGA|Add17~41 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add17~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N24
cyclonev_lcell_comb \VGA|Add17~45 (
// Equation(s):
// \VGA|Add17~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add17~42  ))
// \VGA|Add17~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add17~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~45_sumout ),
	.cout(\VGA|Add17~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~45 .extended_lut = "off";
defparam \VGA|Add17~45 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N27
cyclonev_lcell_comb \VGA|Add17~49 (
// Equation(s):
// \VGA|Add17~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add17~46  ))
// \VGA|Add17~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add17~46  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~49_sumout ),
	.cout(\VGA|Add17~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~49 .extended_lut = "off";
defparam \VGA|Add17~49 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add17~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N30
cyclonev_lcell_comb \VGA|Add17~53 (
// Equation(s):
// \VGA|Add17~53_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add17~50  ))
// \VGA|Add17~54  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add17~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~53_sumout ),
	.cout(\VGA|Add17~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~53 .extended_lut = "off";
defparam \VGA|Add17~53 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N33
cyclonev_lcell_comb \VGA|Add17~57 (
// Equation(s):
// \VGA|Add17~57_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add17~54  ))
// \VGA|Add17~58  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add17~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~57_sumout ),
	.cout(\VGA|Add17~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~57 .extended_lut = "off";
defparam \VGA|Add17~57 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add17~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N36
cyclonev_lcell_comb \VGA|Add17~9 (
// Equation(s):
// \VGA|Add17~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add17~58  ))
// \VGA|Add17~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add17~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~9_sumout ),
	.cout(\VGA|Add17~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~9 .extended_lut = "off";
defparam \VGA|Add17~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N39
cyclonev_lcell_comb \VGA|Add17~5 (
// Equation(s):
// \VGA|Add17~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add17~10  ))
// \VGA|Add17~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add17~10  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~5_sumout ),
	.cout(\VGA|Add17~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~5 .extended_lut = "off";
defparam \VGA|Add17~5 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N42
cyclonev_lcell_comb \VGA|Add17~1 (
// Equation(s):
// \VGA|Add17~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( VCC ) + ( \VGA|Add17~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~1 .extended_lut = "off";
defparam \VGA|Add17~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y49_N9
cyclonev_lcell_comb \VGA|always0~32 (
// Equation(s):
// \VGA|always0~32_combout  = ( \VGA|always0~13_combout  & ( (\VGA|LessThan9~0_combout  & !\VGA|always0~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|LessThan9~0_combout ),
	.datad(!\VGA|always0~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~32 .extended_lut = "off";
defparam \VGA|always0~32 .lut_mask = 64'h000000000F000F00;
defparam \VGA|always0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N51
cyclonev_lcell_comb \VGA|always0~31 (
// Equation(s):
// \VGA|always0~31_combout  = ( \VGA|always0~14_combout  & ( \VGA|always0~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~13_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~31 .extended_lut = "off";
defparam \VGA|always0~31 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|always0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N15
cyclonev_lcell_comb \VGA|Add1~65 (
// Equation(s):
// \VGA|Add1~65_combout  = ( \VGA|always0~3_combout  & ( (\VGA|always0~14_combout  & \VGA|always0~9_combout ) ) ) # ( !\VGA|always0~3_combout  & ( (\VGA|always0~9_combout  & ((\VGA|always0~15_combout ) # (\VGA|always0~14_combout ))) ) )

	.dataa(!\VGA|always0~14_combout ),
	.datab(!\VGA|always0~15_combout ),
	.datac(gnd),
	.datad(!\VGA|always0~9_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~65 .extended_lut = "off";
defparam \VGA|Add1~65 .lut_mask = 64'h0077007700550055;
defparam \VGA|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N9
cyclonev_lcell_comb \VGA|Add1~70 (
// Equation(s):
// \VGA|Add1~70_combout  = ( \VGA|always0~29_combout  & ( (\VGA|always0~9_combout  & \VGA|always0~30_combout ) ) ) # ( !\VGA|always0~29_combout  & ( (!\VGA|always0~30_combout  & (((\VGA|Add1~65_combout )))) # (\VGA|always0~30_combout  & 
// (((!\VGA|always0~13_combout  & \VGA|Add1~65_combout )) # (\VGA|always0~9_combout ))) ) )

	.dataa(!\VGA|always0~13_combout ),
	.datab(!\VGA|Add1~65_combout ),
	.datac(!\VGA|always0~9_combout ),
	.datad(!\VGA|always0~30_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~70 .extended_lut = "off";
defparam \VGA|Add1~70 .lut_mask = 64'h332F332F000F000F;
defparam \VGA|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N6
cyclonev_lcell_comb \VGA|Add1~71 (
// Equation(s):
// \VGA|Add1~71_combout  = ( !\VGA|Add1~70_combout  & ( (\VGA|always0~31_combout ) # (\VGA|always0~32_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|always0~32_combout ),
	.datad(!\VGA|always0~31_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~71 .extended_lut = "off";
defparam \VGA|Add1~71 .lut_mask = 64'h0FFF0FFF00000000;
defparam \VGA|Add1~71 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y49_N0
cyclonev_mac \VGA|Mult5~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add12~61_sumout ,\VGA|Add12~57_sumout ,\VGA|Add12~53_sumout ,\VGA|Add12~49_sumout ,\VGA|Add12~45_sumout ,\VGA|Add12~41_sumout ,\VGA|Add12~37_sumout ,\VGA|Add12~33_sumout ,\VGA|Add12~29_sumout ,\VGA|Add12~25_sumout ,\VGA|Add12~21_sumout ,\VGA|Add12~17_sumout ,
\VGA|Add12~13_sumout ,\VGA|Add12~9_sumout ,\VGA|Add12~5_sumout ,\VGA|Add12~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult5~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult5~8 .accumulate_clock = "none";
defparam \VGA|Mult5~8 .ax_clock = "none";
defparam \VGA|Mult5~8 .ax_width = 7;
defparam \VGA|Mult5~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult5~8 .ay_scan_in_width = 18;
defparam \VGA|Mult5~8 .ay_use_scan_in = "false";
defparam \VGA|Mult5~8 .az_clock = "none";
defparam \VGA|Mult5~8 .bx_clock = "none";
defparam \VGA|Mult5~8 .by_clock = "none";
defparam \VGA|Mult5~8 .by_use_scan_in = "false";
defparam \VGA|Mult5~8 .bz_clock = "none";
defparam \VGA|Mult5~8 .coef_a_0 = 0;
defparam \VGA|Mult5~8 .coef_a_1 = 0;
defparam \VGA|Mult5~8 .coef_a_2 = 0;
defparam \VGA|Mult5~8 .coef_a_3 = 0;
defparam \VGA|Mult5~8 .coef_a_4 = 0;
defparam \VGA|Mult5~8 .coef_a_5 = 0;
defparam \VGA|Mult5~8 .coef_a_6 = 0;
defparam \VGA|Mult5~8 .coef_a_7 = 0;
defparam \VGA|Mult5~8 .coef_b_0 = 0;
defparam \VGA|Mult5~8 .coef_b_1 = 0;
defparam \VGA|Mult5~8 .coef_b_2 = 0;
defparam \VGA|Mult5~8 .coef_b_3 = 0;
defparam \VGA|Mult5~8 .coef_b_4 = 0;
defparam \VGA|Mult5~8 .coef_b_5 = 0;
defparam \VGA|Mult5~8 .coef_b_6 = 0;
defparam \VGA|Mult5~8 .coef_b_7 = 0;
defparam \VGA|Mult5~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult5~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult5~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult5~8 .delay_scan_out_by = "false";
defparam \VGA|Mult5~8 .enable_double_accum = "false";
defparam \VGA|Mult5~8 .load_const_clock = "none";
defparam \VGA|Mult5~8 .load_const_value = 0;
defparam \VGA|Mult5~8 .mode_sub_location = 0;
defparam \VGA|Mult5~8 .negate_clock = "none";
defparam \VGA|Mult5~8 .operand_source_max = "input";
defparam \VGA|Mult5~8 .operand_source_may = "input";
defparam \VGA|Mult5~8 .operand_source_mbx = "input";
defparam \VGA|Mult5~8 .operand_source_mby = "input";
defparam \VGA|Mult5~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult5~8 .output_clock = "none";
defparam \VGA|Mult5~8 .preadder_subtract_a = "false";
defparam \VGA|Mult5~8 .preadder_subtract_b = "false";
defparam \VGA|Mult5~8 .result_a_width = 64;
defparam \VGA|Mult5~8 .signed_max = "false";
defparam \VGA|Mult5~8 .signed_may = "false";
defparam \VGA|Mult5~8 .signed_mbx = "false";
defparam \VGA|Mult5~8 .signed_mby = "false";
defparam \VGA|Mult5~8 .sub_clock = "none";
defparam \VGA|Mult5~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N48
cyclonev_lcell_comb \VGA|Add1~72 (
// Equation(s):
// \VGA|Add1~72_combout  = ( !\VGA|Add1~70_combout  & ( !\VGA|always0~32_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|always0~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|Add1~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~72 .extended_lut = "off";
defparam \VGA|Add1~72 .lut_mask = 64'hCCCCCCCC00000000;
defparam \VGA|Add1~72 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y45_N0
cyclonev_mac \VGA|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add5~65_sumout ,\VGA|Add5~61_sumout ,\VGA|Add5~57_sumout ,\VGA|Add5~53_sumout ,\VGA|Add5~49_sumout ,\VGA|Add5~45_sumout ,\VGA|Add5~41_sumout ,\VGA|Add5~37_sumout ,\VGA|Add5~33_sumout ,\VGA|Add5~29_sumout ,\VGA|Add5~25_sumout ,\VGA|Add5~21_sumout ,
\VGA|Add5~17_sumout ,\VGA|Add5~13_sumout ,\VGA|Add5~9_sumout ,\VGA|Add5~5_sumout ,\VGA|Add5~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult2~8 .accumulate_clock = "none";
defparam \VGA|Mult2~8 .ax_clock = "none";
defparam \VGA|Mult2~8 .ax_width = 7;
defparam \VGA|Mult2~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult2~8 .ay_scan_in_width = 18;
defparam \VGA|Mult2~8 .ay_use_scan_in = "false";
defparam \VGA|Mult2~8 .az_clock = "none";
defparam \VGA|Mult2~8 .bx_clock = "none";
defparam \VGA|Mult2~8 .by_clock = "none";
defparam \VGA|Mult2~8 .by_use_scan_in = "false";
defparam \VGA|Mult2~8 .bz_clock = "none";
defparam \VGA|Mult2~8 .coef_a_0 = 0;
defparam \VGA|Mult2~8 .coef_a_1 = 0;
defparam \VGA|Mult2~8 .coef_a_2 = 0;
defparam \VGA|Mult2~8 .coef_a_3 = 0;
defparam \VGA|Mult2~8 .coef_a_4 = 0;
defparam \VGA|Mult2~8 .coef_a_5 = 0;
defparam \VGA|Mult2~8 .coef_a_6 = 0;
defparam \VGA|Mult2~8 .coef_a_7 = 0;
defparam \VGA|Mult2~8 .coef_b_0 = 0;
defparam \VGA|Mult2~8 .coef_b_1 = 0;
defparam \VGA|Mult2~8 .coef_b_2 = 0;
defparam \VGA|Mult2~8 .coef_b_3 = 0;
defparam \VGA|Mult2~8 .coef_b_4 = 0;
defparam \VGA|Mult2~8 .coef_b_5 = 0;
defparam \VGA|Mult2~8 .coef_b_6 = 0;
defparam \VGA|Mult2~8 .coef_b_7 = 0;
defparam \VGA|Mult2~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult2~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult2~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult2~8 .delay_scan_out_by = "false";
defparam \VGA|Mult2~8 .enable_double_accum = "false";
defparam \VGA|Mult2~8 .load_const_clock = "none";
defparam \VGA|Mult2~8 .load_const_value = 0;
defparam \VGA|Mult2~8 .mode_sub_location = 0;
defparam \VGA|Mult2~8 .negate_clock = "none";
defparam \VGA|Mult2~8 .operand_source_max = "input";
defparam \VGA|Mult2~8 .operand_source_may = "input";
defparam \VGA|Mult2~8 .operand_source_mbx = "input";
defparam \VGA|Mult2~8 .operand_source_mby = "input";
defparam \VGA|Mult2~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult2~8 .output_clock = "none";
defparam \VGA|Mult2~8 .preadder_subtract_a = "false";
defparam \VGA|Mult2~8 .preadder_subtract_b = "false";
defparam \VGA|Mult2~8 .result_a_width = 64;
defparam \VGA|Mult2~8 .signed_max = "false";
defparam \VGA|Mult2~8 .signed_may = "false";
defparam \VGA|Mult2~8 .signed_mbx = "false";
defparam \VGA|Mult2~8 .signed_mby = "false";
defparam \VGA|Mult2~8 .sub_clock = "none";
defparam \VGA|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y49_N0
cyclonev_mac \VGA|Mult8~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add22~61_sumout ,\VGA|Add22~57_sumout ,\VGA|Add22~53_sumout ,\VGA|Add22~49_sumout ,\VGA|Add22~45_sumout ,\VGA|Add22~41_sumout ,\VGA|Add22~37_sumout ,\VGA|Add22~33_sumout ,\VGA|Add22~29_sumout ,\VGA|Add22~25_sumout ,\VGA|Add22~21_sumout ,\VGA|Add22~17_sumout ,
\VGA|Add22~13_sumout ,\VGA|Add22~9_sumout ,\VGA|Add22~5_sumout ,\VGA|Add22~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult8~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult8~8 .accumulate_clock = "none";
defparam \VGA|Mult8~8 .ax_clock = "none";
defparam \VGA|Mult8~8 .ax_width = 7;
defparam \VGA|Mult8~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult8~8 .ay_scan_in_width = 18;
defparam \VGA|Mult8~8 .ay_use_scan_in = "false";
defparam \VGA|Mult8~8 .az_clock = "none";
defparam \VGA|Mult8~8 .bx_clock = "none";
defparam \VGA|Mult8~8 .by_clock = "none";
defparam \VGA|Mult8~8 .by_use_scan_in = "false";
defparam \VGA|Mult8~8 .bz_clock = "none";
defparam \VGA|Mult8~8 .coef_a_0 = 0;
defparam \VGA|Mult8~8 .coef_a_1 = 0;
defparam \VGA|Mult8~8 .coef_a_2 = 0;
defparam \VGA|Mult8~8 .coef_a_3 = 0;
defparam \VGA|Mult8~8 .coef_a_4 = 0;
defparam \VGA|Mult8~8 .coef_a_5 = 0;
defparam \VGA|Mult8~8 .coef_a_6 = 0;
defparam \VGA|Mult8~8 .coef_a_7 = 0;
defparam \VGA|Mult8~8 .coef_b_0 = 0;
defparam \VGA|Mult8~8 .coef_b_1 = 0;
defparam \VGA|Mult8~8 .coef_b_2 = 0;
defparam \VGA|Mult8~8 .coef_b_3 = 0;
defparam \VGA|Mult8~8 .coef_b_4 = 0;
defparam \VGA|Mult8~8 .coef_b_5 = 0;
defparam \VGA|Mult8~8 .coef_b_6 = 0;
defparam \VGA|Mult8~8 .coef_b_7 = 0;
defparam \VGA|Mult8~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult8~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult8~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult8~8 .delay_scan_out_by = "false";
defparam \VGA|Mult8~8 .enable_double_accum = "false";
defparam \VGA|Mult8~8 .load_const_clock = "none";
defparam \VGA|Mult8~8 .load_const_value = 0;
defparam \VGA|Mult8~8 .mode_sub_location = 0;
defparam \VGA|Mult8~8 .negate_clock = "none";
defparam \VGA|Mult8~8 .operand_source_max = "input";
defparam \VGA|Mult8~8 .operand_source_may = "input";
defparam \VGA|Mult8~8 .operand_source_mbx = "input";
defparam \VGA|Mult8~8 .operand_source_mby = "input";
defparam \VGA|Mult8~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult8~8 .output_clock = "none";
defparam \VGA|Mult8~8 .preadder_subtract_a = "false";
defparam \VGA|Mult8~8 .preadder_subtract_b = "false";
defparam \VGA|Mult8~8 .result_a_width = 64;
defparam \VGA|Mult8~8 .signed_max = "false";
defparam \VGA|Mult8~8 .signed_may = "false";
defparam \VGA|Mult8~8 .signed_mbx = "false";
defparam \VGA|Mult8~8 .signed_mby = "false";
defparam \VGA|Mult8~8 .sub_clock = "none";
defparam \VGA|Mult8~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N18
cyclonev_lcell_comb \VGA|Add1~73 (
// Equation(s):
// \VGA|Add1~73_combout  = ( \VGA|Mult2~23  & ( \VGA|Mult8~23  & ( (!\VGA|Add1~71_combout  & (((\VGA|Add1~72_combout )) # (\VGA|Add17~1_sumout ))) # (\VGA|Add1~71_combout  & (((!\VGA|Add1~72_combout ) # (\VGA|Mult5~23 )))) ) ) ) # ( !\VGA|Mult2~23  & ( 
// \VGA|Mult8~23  & ( (!\VGA|Add1~71_combout  & (((\VGA|Add1~72_combout )) # (\VGA|Add17~1_sumout ))) # (\VGA|Add1~71_combout  & (((\VGA|Mult5~23  & \VGA|Add1~72_combout )))) ) ) ) # ( \VGA|Mult2~23  & ( !\VGA|Mult8~23  & ( (!\VGA|Add1~71_combout  & 
// (\VGA|Add17~1_sumout  & ((!\VGA|Add1~72_combout )))) # (\VGA|Add1~71_combout  & (((!\VGA|Add1~72_combout ) # (\VGA|Mult5~23 )))) ) ) ) # ( !\VGA|Mult2~23  & ( !\VGA|Mult8~23  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~1_sumout  & ((!\VGA|Add1~72_combout 
// )))) # (\VGA|Add1~71_combout  & (((\VGA|Mult5~23  & \VGA|Add1~72_combout )))) ) ) )

	.dataa(!\VGA|Add17~1_sumout ),
	.datab(!\VGA|Add1~71_combout ),
	.datac(!\VGA|Mult5~23 ),
	.datad(!\VGA|Add1~72_combout ),
	.datae(!\VGA|Mult2~23 ),
	.dataf(!\VGA|Mult8~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~73 .extended_lut = "off";
defparam \VGA|Add1~73 .lut_mask = 64'h4403770344CF77CF;
defparam \VGA|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N24
cyclonev_lcell_comb \VGA|Add1~76 (
// Equation(s):
// \VGA|Add1~76_combout  = ( \VGA|Add1~72_combout  & ( \VGA|Mult8~22  & ( (!\VGA|Add1~71_combout ) # (\VGA|Mult5~22 ) ) ) ) # ( !\VGA|Add1~72_combout  & ( \VGA|Mult8~22  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~5_sumout )) # (\VGA|Add1~71_combout  & 
// ((\VGA|Mult2~22 ))) ) ) ) # ( \VGA|Add1~72_combout  & ( !\VGA|Mult8~22  & ( (\VGA|Mult5~22  & \VGA|Add1~71_combout ) ) ) ) # ( !\VGA|Add1~72_combout  & ( !\VGA|Mult8~22  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~5_sumout )) # (\VGA|Add1~71_combout  & 
// ((\VGA|Mult2~22 ))) ) ) )

	.dataa(!\VGA|Add17~5_sumout ),
	.datab(!\VGA|Mult5~22 ),
	.datac(!\VGA|Mult2~22 ),
	.datad(!\VGA|Add1~71_combout ),
	.datae(!\VGA|Add1~72_combout ),
	.dataf(!\VGA|Mult8~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~76 .extended_lut = "off";
defparam \VGA|Add1~76 .lut_mask = 64'h550F0033550FFF33;
defparam \VGA|Add1~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N18
cyclonev_lcell_comb \VGA|Add1~74 (
// Equation(s):
// \VGA|Add1~74_combout  = ( \VGA|Mult6~22  & ( \VGA|Mult7~22  & ( (!\VGA|red[0]~2_combout ) # ((!\VGA|Add1~66_combout  & (\VGA|Mult3~22 )) # (\VGA|Add1~66_combout  & ((\VGA|Mult4~22 )))) ) ) ) # ( !\VGA|Mult6~22  & ( \VGA|Mult7~22  & ( 
// (!\VGA|Add1~66_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult3~22 )))) # (\VGA|Add1~66_combout  & (\VGA|red[0]~2_combout  & ((\VGA|Mult4~22 )))) ) ) ) # ( \VGA|Mult6~22  & ( !\VGA|Mult7~22  & ( (!\VGA|Add1~66_combout  & (\VGA|red[0]~2_combout  & 
// (\VGA|Mult3~22 ))) # (\VGA|Add1~66_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult4~22 )))) ) ) ) # ( !\VGA|Mult6~22  & ( !\VGA|Mult7~22  & ( (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout  & (\VGA|Mult3~22 )) # (\VGA|Add1~66_combout  & 
// ((\VGA|Mult4~22 ))))) ) ) )

	.dataa(!\VGA|Add1~66_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult3~22 ),
	.datad(!\VGA|Mult4~22 ),
	.datae(!\VGA|Mult6~22 ),
	.dataf(!\VGA|Mult7~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~74 .extended_lut = "off";
defparam \VGA|Add1~74 .lut_mask = 64'h021346578A9BCEDF;
defparam \VGA|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N0
cyclonev_lcell_comb \VGA|Add1~75 (
// Equation(s):
// \VGA|Add1~75_combout  = ( \VGA|Mult1~22  & ( \VGA|Add1~74_combout  & ( (!\VGA|red[0]~0_combout  & (((!\VGA|Add1~68_combout )) # (\VGA|Add20~5_sumout ))) # (\VGA|red[0]~0_combout  & (((\VGA|Mult0~22 ) # (\VGA|Add1~68_combout )))) ) ) ) # ( !\VGA|Mult1~22  
// & ( \VGA|Add1~74_combout  & ( (!\VGA|red[0]~0_combout  & (((!\VGA|Add1~68_combout )) # (\VGA|Add20~5_sumout ))) # (\VGA|red[0]~0_combout  & (((!\VGA|Add1~68_combout  & \VGA|Mult0~22 )))) ) ) ) # ( \VGA|Mult1~22  & ( !\VGA|Add1~74_combout  & ( 
// (!\VGA|red[0]~0_combout  & (\VGA|Add20~5_sumout  & (\VGA|Add1~68_combout ))) # (\VGA|red[0]~0_combout  & (((\VGA|Mult0~22 ) # (\VGA|Add1~68_combout )))) ) ) ) # ( !\VGA|Mult1~22  & ( !\VGA|Add1~74_combout  & ( (!\VGA|red[0]~0_combout  & 
// (\VGA|Add20~5_sumout  & (\VGA|Add1~68_combout ))) # (\VGA|red[0]~0_combout  & (((!\VGA|Add1~68_combout  & \VGA|Mult0~22 )))) ) ) )

	.dataa(!\VGA|Add20~5_sumout ),
	.datab(!\VGA|red[0]~0_combout ),
	.datac(!\VGA|Add1~68_combout ),
	.datad(!\VGA|Mult0~22 ),
	.datae(!\VGA|Mult1~22 ),
	.dataf(!\VGA|Add1~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~75 .extended_lut = "off";
defparam \VGA|Add1~75 .lut_mask = 64'h04340737C4F4C7F7;
defparam \VGA|Add1~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N48
cyclonev_lcell_comb \VGA|Add1~79 (
// Equation(s):
// \VGA|Add1~79_combout  = ( \VGA|Add1~71_combout  & ( \VGA|Mult8~21  & ( (!\VGA|Add1~72_combout  & (\VGA|Mult2~21 )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~21 ))) ) ) ) # ( !\VGA|Add1~71_combout  & ( \VGA|Mult8~21  & ( (\VGA|Add1~72_combout ) # 
// (\VGA|Add17~9_sumout ) ) ) ) # ( \VGA|Add1~71_combout  & ( !\VGA|Mult8~21  & ( (!\VGA|Add1~72_combout  & (\VGA|Mult2~21 )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~21 ))) ) ) ) # ( !\VGA|Add1~71_combout  & ( !\VGA|Mult8~21  & ( (\VGA|Add17~9_sumout  & 
// !\VGA|Add1~72_combout ) ) ) )

	.dataa(!\VGA|Add17~9_sumout ),
	.datab(!\VGA|Mult2~21 ),
	.datac(!\VGA|Add1~72_combout ),
	.datad(!\VGA|Mult5~21 ),
	.datae(!\VGA|Add1~71_combout ),
	.dataf(!\VGA|Mult8~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~79 .extended_lut = "off";
defparam \VGA|Add1~79 .lut_mask = 64'h5050303F5F5F303F;
defparam \VGA|Add1~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N24
cyclonev_lcell_comb \VGA|Add1~77 (
// Equation(s):
// \VGA|Add1~77_combout  = ( \VGA|Mult3~21  & ( \VGA|Mult7~21  & ( (!\VGA|Add1~66_combout ) # ((!\VGA|red[0]~2_combout  & (\VGA|Mult6~21 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult4~21 )))) ) ) ) # ( !\VGA|Mult3~21  & ( \VGA|Mult7~21  & ( 
// (!\VGA|Add1~66_combout  & (((!\VGA|red[0]~2_combout )))) # (\VGA|Add1~66_combout  & ((!\VGA|red[0]~2_combout  & (\VGA|Mult6~21 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult4~21 ))))) ) ) ) # ( \VGA|Mult3~21  & ( !\VGA|Mult7~21  & ( (!\VGA|Add1~66_combout  & 
// (((\VGA|red[0]~2_combout )))) # (\VGA|Add1~66_combout  & ((!\VGA|red[0]~2_combout  & (\VGA|Mult6~21 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult4~21 ))))) ) ) ) # ( !\VGA|Mult3~21  & ( !\VGA|Mult7~21  & ( (\VGA|Add1~66_combout  & ((!\VGA|red[0]~2_combout  & 
// (\VGA|Mult6~21 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult4~21 ))))) ) ) )

	.dataa(!\VGA|Add1~66_combout ),
	.datab(!\VGA|Mult6~21 ),
	.datac(!\VGA|Mult4~21 ),
	.datad(!\VGA|red[0]~2_combout ),
	.datae(!\VGA|Mult3~21 ),
	.dataf(!\VGA|Mult7~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~77 .extended_lut = "off";
defparam \VGA|Add1~77 .lut_mask = 64'h110511AFBB05BBAF;
defparam \VGA|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N24
cyclonev_lcell_comb \VGA|Add1~78 (
// Equation(s):
// \VGA|Add1~78_combout  = ( \VGA|Add1~68_combout  & ( \VGA|Mult0~21  & ( (!\VGA|red[0]~0_combout  & ((\VGA|Add20~9_sumout ))) # (\VGA|red[0]~0_combout  & (\VGA|Mult1~21 )) ) ) ) # ( !\VGA|Add1~68_combout  & ( \VGA|Mult0~21  & ( (\VGA|red[0]~0_combout ) # 
// (\VGA|Add1~77_combout ) ) ) ) # ( \VGA|Add1~68_combout  & ( !\VGA|Mult0~21  & ( (!\VGA|red[0]~0_combout  & ((\VGA|Add20~9_sumout ))) # (\VGA|red[0]~0_combout  & (\VGA|Mult1~21 )) ) ) ) # ( !\VGA|Add1~68_combout  & ( !\VGA|Mult0~21  & ( 
// (\VGA|Add1~77_combout  & !\VGA|red[0]~0_combout ) ) ) )

	.dataa(!\VGA|Mult1~21 ),
	.datab(!\VGA|Add1~77_combout ),
	.datac(!\VGA|red[0]~0_combout ),
	.datad(!\VGA|Add20~9_sumout ),
	.datae(!\VGA|Add1~68_combout ),
	.dataf(!\VGA|Mult0~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~78 .extended_lut = "off";
defparam \VGA|Add1~78 .lut_mask = 64'h303005F53F3F05F5;
defparam \VGA|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N12
cyclonev_lcell_comb \VGA|Add1~121 (
// Equation(s):
// \VGA|Add1~121_combout  = ( \VGA|Mult8~20  & ( \VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout ) # (\VGA|Mult5~20 ) ) ) ) # ( !\VGA|Mult8~20  & ( \VGA|Add1~72_combout  & ( (\VGA|Add1~71_combout  & \VGA|Mult5~20 ) ) ) ) # ( \VGA|Mult8~20  & ( 
// !\VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~57_sumout )) # (\VGA|Add1~71_combout  & ((\VGA|Mult2~20 ))) ) ) ) # ( !\VGA|Mult8~20  & ( !\VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~57_sumout )) # 
// (\VGA|Add1~71_combout  & ((\VGA|Mult2~20 ))) ) ) )

	.dataa(!\VGA|Add1~71_combout ),
	.datab(!\VGA|Add17~57_sumout ),
	.datac(!\VGA|Mult2~20 ),
	.datad(!\VGA|Mult5~20 ),
	.datae(!\VGA|Mult8~20 ),
	.dataf(!\VGA|Add1~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~121 .extended_lut = "off";
defparam \VGA|Add1~121 .lut_mask = 64'h272727270055AAFF;
defparam \VGA|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N0
cyclonev_lcell_comb \VGA|Add1~119 (
// Equation(s):
// \VGA|Add1~119_combout  = ( \VGA|Mult4~20  & ( \VGA|Mult3~20  & ( ((!\VGA|Add1~66_combout  & (\VGA|Mult7~20 )) # (\VGA|Add1~66_combout  & ((\VGA|Mult6~20 )))) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|Mult4~20  & ( \VGA|Mult3~20  & ( 
// (!\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout  & (\VGA|Mult7~20 )) # (\VGA|Add1~66_combout  & ((\VGA|Mult6~20 ))))) # (\VGA|red[0]~2_combout  & (((!\VGA|Add1~66_combout )))) ) ) ) # ( \VGA|Mult4~20  & ( !\VGA|Mult3~20  & ( (!\VGA|red[0]~2_combout  & 
// ((!\VGA|Add1~66_combout  & (\VGA|Mult7~20 )) # (\VGA|Add1~66_combout  & ((\VGA|Mult6~20 ))))) # (\VGA|red[0]~2_combout  & (((\VGA|Add1~66_combout )))) ) ) ) # ( !\VGA|Mult4~20  & ( !\VGA|Mult3~20  & ( (!\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout  & 
// (\VGA|Mult7~20 )) # (\VGA|Add1~66_combout  & ((\VGA|Mult6~20 ))))) ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|Mult7~20 ),
	.datac(!\VGA|Add1~66_combout ),
	.datad(!\VGA|Mult6~20 ),
	.datae(!\VGA|Mult4~20 ),
	.dataf(!\VGA|Mult3~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~119 .extended_lut = "off";
defparam \VGA|Add1~119 .lut_mask = 64'h202A252F707A757F;
defparam \VGA|Add1~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N48
cyclonev_lcell_comb \VGA|Add1~120 (
// Equation(s):
// \VGA|Add1~120_combout  = ( \VGA|Mult0~20  & ( \VGA|Add20~61_sumout  & ( (!\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout )) # (\VGA|Add1~119_combout ))) # (\VGA|Add1~68_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Mult1~20 )))) ) ) ) # ( 
// !\VGA|Mult0~20  & ( \VGA|Add20~61_sumout  & ( (!\VGA|Add1~68_combout  & (\VGA|Add1~119_combout  & ((!\VGA|red[0]~0_combout )))) # (\VGA|Add1~68_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Mult1~20 )))) ) ) ) # ( \VGA|Mult0~20  & ( !\VGA|Add20~61_sumout 
//  & ( (!\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout )) # (\VGA|Add1~119_combout ))) # (\VGA|Add1~68_combout  & (((\VGA|Mult1~20  & \VGA|red[0]~0_combout )))) ) ) ) # ( !\VGA|Mult0~20  & ( !\VGA|Add20~61_sumout  & ( (!\VGA|Add1~68_combout  & 
// (\VGA|Add1~119_combout  & ((!\VGA|red[0]~0_combout )))) # (\VGA|Add1~68_combout  & (((\VGA|Mult1~20  & \VGA|red[0]~0_combout )))) ) ) )

	.dataa(!\VGA|Add1~68_combout ),
	.datab(!\VGA|Add1~119_combout ),
	.datac(!\VGA|Mult1~20 ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|Mult0~20 ),
	.dataf(!\VGA|Add20~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~120 .extended_lut = "off";
defparam \VGA|Add1~120 .lut_mask = 64'h220522AF770577AF;
defparam \VGA|Add1~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N27
cyclonev_lcell_comb \VGA|Add1~118 (
// Equation(s):
// \VGA|Add1~118_combout  = ( \VGA|Mult8~19  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~72_combout  & (\VGA|Mult2~19 )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~19 ))) ) ) ) # ( !\VGA|Mult8~19  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~72_combout  & 
// (\VGA|Mult2~19 )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~19 ))) ) ) ) # ( \VGA|Mult8~19  & ( !\VGA|Add1~71_combout  & ( (\VGA|Add17~53_sumout ) # (\VGA|Add1~72_combout ) ) ) ) # ( !\VGA|Mult8~19  & ( !\VGA|Add1~71_combout  & ( (!\VGA|Add1~72_combout  & 
// \VGA|Add17~53_sumout ) ) ) )

	.dataa(!\VGA|Mult2~19 ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Mult5~19 ),
	.datad(!\VGA|Add17~53_sumout ),
	.datae(!\VGA|Mult8~19 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~118 .extended_lut = "off";
defparam \VGA|Add1~118 .lut_mask = 64'h00CC33FF47474747;
defparam \VGA|Add1~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N48
cyclonev_lcell_comb \VGA|Add1~116 (
// Equation(s):
// \VGA|Add1~116_combout  = ( \VGA|Mult7~19  & ( \VGA|Mult3~19  & ( (!\VGA|Add1~66_combout ) # ((!\VGA|red[0]~2_combout  & ((\VGA|Mult6~19 ))) # (\VGA|red[0]~2_combout  & (\VGA|Mult4~19 ))) ) ) ) # ( !\VGA|Mult7~19  & ( \VGA|Mult3~19  & ( 
// (!\VGA|red[0]~2_combout  & (\VGA|Add1~66_combout  & ((\VGA|Mult6~19 )))) # (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout ) # ((\VGA|Mult4~19 )))) ) ) ) # ( \VGA|Mult7~19  & ( !\VGA|Mult3~19  & ( (!\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout ) # 
// ((\VGA|Mult6~19 )))) # (\VGA|red[0]~2_combout  & (\VGA|Add1~66_combout  & (\VGA|Mult4~19 ))) ) ) ) # ( !\VGA|Mult7~19  & ( !\VGA|Mult3~19  & ( (\VGA|Add1~66_combout  & ((!\VGA|red[0]~2_combout  & ((\VGA|Mult6~19 ))) # (\VGA|red[0]~2_combout  & 
// (\VGA|Mult4~19 )))) ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|Add1~66_combout ),
	.datac(!\VGA|Mult4~19 ),
	.datad(!\VGA|Mult6~19 ),
	.datae(!\VGA|Mult7~19 ),
	.dataf(!\VGA|Mult3~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~116 .extended_lut = "off";
defparam \VGA|Add1~116 .lut_mask = 64'h012389AB4567CDEF;
defparam \VGA|Add1~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N12
cyclonev_lcell_comb \VGA|Add1~117 (
// Equation(s):
// \VGA|Add1~117_combout  = ( \VGA|Mult1~19  & ( \VGA|Add1~116_combout  & ( (!\VGA|red[0]~0_combout  & (((!\VGA|Add1~68_combout )) # (\VGA|Add20~57_sumout ))) # (\VGA|red[0]~0_combout  & (((\VGA|Add1~68_combout ) # (\VGA|Mult0~19 )))) ) ) ) # ( 
// !\VGA|Mult1~19  & ( \VGA|Add1~116_combout  & ( (!\VGA|red[0]~0_combout  & (((!\VGA|Add1~68_combout )) # (\VGA|Add20~57_sumout ))) # (\VGA|red[0]~0_combout  & (((\VGA|Mult0~19  & !\VGA|Add1~68_combout )))) ) ) ) # ( \VGA|Mult1~19  & ( 
// !\VGA|Add1~116_combout  & ( (!\VGA|red[0]~0_combout  & (\VGA|Add20~57_sumout  & ((\VGA|Add1~68_combout )))) # (\VGA|red[0]~0_combout  & (((\VGA|Add1~68_combout ) # (\VGA|Mult0~19 )))) ) ) ) # ( !\VGA|Mult1~19  & ( !\VGA|Add1~116_combout  & ( 
// (!\VGA|red[0]~0_combout  & (\VGA|Add20~57_sumout  & ((\VGA|Add1~68_combout )))) # (\VGA|red[0]~0_combout  & (((\VGA|Mult0~19  & !\VGA|Add1~68_combout )))) ) ) )

	.dataa(!\VGA|red[0]~0_combout ),
	.datab(!\VGA|Add20~57_sumout ),
	.datac(!\VGA|Mult0~19 ),
	.datad(!\VGA|Add1~68_combout ),
	.datae(!\VGA|Mult1~19 ),
	.dataf(!\VGA|Add1~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~117 .extended_lut = "off";
defparam \VGA|Add1~117 .lut_mask = 64'h05220577AF22AF77;
defparam \VGA|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y46_N54
cyclonev_lcell_comb \VGA|Add1~115 (
// Equation(s):
// \VGA|Add1~115_combout  = ( \VGA|Add1~71_combout  & ( \VGA|Mult8~18  & ( (!\VGA|Add1~72_combout  & (\VGA|Mult2~18 )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~18 ))) ) ) ) # ( !\VGA|Add1~71_combout  & ( \VGA|Mult8~18  & ( (\VGA|Add17~49_sumout ) # 
// (\VGA|Add1~72_combout ) ) ) ) # ( \VGA|Add1~71_combout  & ( !\VGA|Mult8~18  & ( (!\VGA|Add1~72_combout  & (\VGA|Mult2~18 )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~18 ))) ) ) ) # ( !\VGA|Add1~71_combout  & ( !\VGA|Mult8~18  & ( (!\VGA|Add1~72_combout  & 
// \VGA|Add17~49_sumout ) ) ) )

	.dataa(!\VGA|Mult2~18 ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Add17~49_sumout ),
	.datad(!\VGA|Mult5~18 ),
	.datae(!\VGA|Add1~71_combout ),
	.dataf(!\VGA|Mult8~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~115 .extended_lut = "off";
defparam \VGA|Add1~115 .lut_mask = 64'h0C0C44773F3F4477;
defparam \VGA|Add1~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N0
cyclonev_lcell_comb \VGA|Add1~113 (
// Equation(s):
// \VGA|Add1~113_combout  = ( \VGA|Mult6~18  & ( \VGA|Mult3~18  & ( (!\VGA|red[0]~2_combout  & (((\VGA|Mult7~18 )) # (\VGA|Add1~66_combout ))) # (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout ) # ((\VGA|Mult4~18 )))) ) ) ) # ( !\VGA|Mult6~18  & ( 
// \VGA|Mult3~18  & ( (!\VGA|red[0]~2_combout  & (!\VGA|Add1~66_combout  & ((\VGA|Mult7~18 )))) # (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout ) # ((\VGA|Mult4~18 )))) ) ) ) # ( \VGA|Mult6~18  & ( !\VGA|Mult3~18  & ( (!\VGA|red[0]~2_combout  & 
// (((\VGA|Mult7~18 )) # (\VGA|Add1~66_combout ))) # (\VGA|red[0]~2_combout  & (\VGA|Add1~66_combout  & (\VGA|Mult4~18 ))) ) ) ) # ( !\VGA|Mult6~18  & ( !\VGA|Mult3~18  & ( (!\VGA|red[0]~2_combout  & (!\VGA|Add1~66_combout  & ((\VGA|Mult7~18 )))) # 
// (\VGA|red[0]~2_combout  & (\VGA|Add1~66_combout  & (\VGA|Mult4~18 ))) ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|Add1~66_combout ),
	.datac(!\VGA|Mult4~18 ),
	.datad(!\VGA|Mult7~18 ),
	.datae(!\VGA|Mult6~18 ),
	.dataf(!\VGA|Mult3~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~113 .extended_lut = "off";
defparam \VGA|Add1~113 .lut_mask = 64'h018923AB45CD67EF;
defparam \VGA|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N6
cyclonev_lcell_comb \VGA|Add1~114 (
// Equation(s):
// \VGA|Add1~114_combout  = ( \VGA|Add1~113_combout  & ( \VGA|Add20~53_sumout  & ( (!\VGA|red[0]~0_combout ) # ((!\VGA|Add1~68_combout  & (\VGA|Mult0~18 )) # (\VGA|Add1~68_combout  & ((\VGA|Mult1~18 )))) ) ) ) # ( !\VGA|Add1~113_combout  & ( 
// \VGA|Add20~53_sumout  & ( (!\VGA|Add1~68_combout  & (\VGA|Mult0~18  & (\VGA|red[0]~0_combout ))) # (\VGA|Add1~68_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Mult1~18 )))) ) ) ) # ( \VGA|Add1~113_combout  & ( !\VGA|Add20~53_sumout  & ( 
// (!\VGA|Add1~68_combout  & (((!\VGA|red[0]~0_combout )) # (\VGA|Mult0~18 ))) # (\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout  & \VGA|Mult1~18 )))) ) ) ) # ( !\VGA|Add1~113_combout  & ( !\VGA|Add20~53_sumout  & ( (\VGA|red[0]~0_combout  & 
// ((!\VGA|Add1~68_combout  & (\VGA|Mult0~18 )) # (\VGA|Add1~68_combout  & ((\VGA|Mult1~18 ))))) ) ) )

	.dataa(!\VGA|Mult0~18 ),
	.datab(!\VGA|Add1~68_combout ),
	.datac(!\VGA|red[0]~0_combout ),
	.datad(!\VGA|Mult1~18 ),
	.datae(!\VGA|Add1~113_combout ),
	.dataf(!\VGA|Add20~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~114 .extended_lut = "off";
defparam \VGA|Add1~114 .lut_mask = 64'h0407C4C73437F4F7;
defparam \VGA|Add1~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N45
cyclonev_lcell_comb \VGA|Add1~112 (
// Equation(s):
// \VGA|Add1~112_combout  = ( \VGA|Mult8~17  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~72_combout  & ((\VGA|Mult2~17 ))) # (\VGA|Add1~72_combout  & (\VGA|Mult5~17 )) ) ) ) # ( !\VGA|Mult8~17  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~72_combout  & 
// ((\VGA|Mult2~17 ))) # (\VGA|Add1~72_combout  & (\VGA|Mult5~17 )) ) ) ) # ( \VGA|Mult8~17  & ( !\VGA|Add1~71_combout  & ( (\VGA|Add1~72_combout ) # (\VGA|Add17~45_sumout ) ) ) ) # ( !\VGA|Mult8~17  & ( !\VGA|Add1~71_combout  & ( (\VGA|Add17~45_sumout  & 
// !\VGA|Add1~72_combout ) ) ) )

	.dataa(!\VGA|Mult5~17 ),
	.datab(!\VGA|Add17~45_sumout ),
	.datac(!\VGA|Add1~72_combout ),
	.datad(!\VGA|Mult2~17 ),
	.datae(!\VGA|Mult8~17 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~112 .extended_lut = "off";
defparam \VGA|Add1~112 .lut_mask = 64'h30303F3F05F505F5;
defparam \VGA|Add1~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N54
cyclonev_lcell_comb \VGA|Add1~110 (
// Equation(s):
// \VGA|Add1~110_combout  = ( \VGA|Mult4~17  & ( \VGA|Mult3~17  & ( ((!\VGA|Add1~66_combout  & (\VGA|Mult7~17 )) # (\VGA|Add1~66_combout  & ((\VGA|Mult6~17 )))) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|Mult4~17  & ( \VGA|Mult3~17  & ( 
// (!\VGA|Add1~66_combout  & (((\VGA|red[0]~2_combout )) # (\VGA|Mult7~17 ))) # (\VGA|Add1~66_combout  & (((!\VGA|red[0]~2_combout  & \VGA|Mult6~17 )))) ) ) ) # ( \VGA|Mult4~17  & ( !\VGA|Mult3~17  & ( (!\VGA|Add1~66_combout  & (\VGA|Mult7~17  & 
// (!\VGA|red[0]~2_combout ))) # (\VGA|Add1~66_combout  & (((\VGA|Mult6~17 ) # (\VGA|red[0]~2_combout )))) ) ) ) # ( !\VGA|Mult4~17  & ( !\VGA|Mult3~17  & ( (!\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout  & (\VGA|Mult7~17 )) # (\VGA|Add1~66_combout  & 
// ((\VGA|Mult6~17 ))))) ) ) )

	.dataa(!\VGA|Mult7~17 ),
	.datab(!\VGA|Add1~66_combout ),
	.datac(!\VGA|red[0]~2_combout ),
	.datad(!\VGA|Mult6~17 ),
	.datae(!\VGA|Mult4~17 ),
	.dataf(!\VGA|Mult3~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~110 .extended_lut = "off";
defparam \VGA|Add1~110 .lut_mask = 64'h407043734C7C4F7F;
defparam \VGA|Add1~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N36
cyclonev_lcell_comb \VGA|Add1~111 (
// Equation(s):
// \VGA|Add1~111_combout  = ( \VGA|Mult0~17  & ( \VGA|Add1~110_combout  & ( (!\VGA|Add1~68_combout ) # ((!\VGA|red[0]~0_combout  & (\VGA|Add20~49_sumout )) # (\VGA|red[0]~0_combout  & ((\VGA|Mult1~17 )))) ) ) ) # ( !\VGA|Mult0~17  & ( \VGA|Add1~110_combout  
// & ( (!\VGA|Add1~68_combout  & (((!\VGA|red[0]~0_combout )))) # (\VGA|Add1~68_combout  & ((!\VGA|red[0]~0_combout  & (\VGA|Add20~49_sumout )) # (\VGA|red[0]~0_combout  & ((\VGA|Mult1~17 ))))) ) ) ) # ( \VGA|Mult0~17  & ( !\VGA|Add1~110_combout  & ( 
// (!\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout )))) # (\VGA|Add1~68_combout  & ((!\VGA|red[0]~0_combout  & (\VGA|Add20~49_sumout )) # (\VGA|red[0]~0_combout  & ((\VGA|Mult1~17 ))))) ) ) ) # ( !\VGA|Mult0~17  & ( !\VGA|Add1~110_combout  & ( 
// (\VGA|Add1~68_combout  & ((!\VGA|red[0]~0_combout  & (\VGA|Add20~49_sumout )) # (\VGA|red[0]~0_combout  & ((\VGA|Mult1~17 ))))) ) ) )

	.dataa(!\VGA|Add1~68_combout ),
	.datab(!\VGA|Add20~49_sumout ),
	.datac(!\VGA|Mult1~17 ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|Mult0~17 ),
	.dataf(!\VGA|Add1~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~111 .extended_lut = "off";
defparam \VGA|Add1~111 .lut_mask = 64'h110511AFBB05BBAF;
defparam \VGA|Add1~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N6
cyclonev_lcell_comb \VGA|Add1~107 (
// Equation(s):
// \VGA|Add1~107_combout  = ( \VGA|Mult6~16  & ( \VGA|Mult3~16  & ( (!\VGA|red[0]~2_combout  & (((\VGA|Mult7~16 )) # (\VGA|Add1~66_combout ))) # (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout ) # ((\VGA|Mult4~16 )))) ) ) ) # ( !\VGA|Mult6~16  & ( 
// \VGA|Mult3~16  & ( (!\VGA|red[0]~2_combout  & (!\VGA|Add1~66_combout  & ((\VGA|Mult7~16 )))) # (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout ) # ((\VGA|Mult4~16 )))) ) ) ) # ( \VGA|Mult6~16  & ( !\VGA|Mult3~16  & ( (!\VGA|red[0]~2_combout  & 
// (((\VGA|Mult7~16 )) # (\VGA|Add1~66_combout ))) # (\VGA|red[0]~2_combout  & (\VGA|Add1~66_combout  & (\VGA|Mult4~16 ))) ) ) ) # ( !\VGA|Mult6~16  & ( !\VGA|Mult3~16  & ( (!\VGA|red[0]~2_combout  & (!\VGA|Add1~66_combout  & ((\VGA|Mult7~16 )))) # 
// (\VGA|red[0]~2_combout  & (\VGA|Add1~66_combout  & (\VGA|Mult4~16 ))) ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|Add1~66_combout ),
	.datac(!\VGA|Mult4~16 ),
	.datad(!\VGA|Mult7~16 ),
	.datae(!\VGA|Mult6~16 ),
	.dataf(!\VGA|Mult3~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~107 .extended_lut = "off";
defparam \VGA|Add1~107 .lut_mask = 64'h018923AB45CD67EF;
defparam \VGA|Add1~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N24
cyclonev_lcell_comb \VGA|Add1~108 (
// Equation(s):
// \VGA|Add1~108_combout  = ( \VGA|Mult0~16  & ( \VGA|Add20~45_sumout  & ( (!\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout )) # (\VGA|Add1~107_combout ))) # (\VGA|Add1~68_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Mult1~16 )))) ) ) ) # ( 
// !\VGA|Mult0~16  & ( \VGA|Add20~45_sumout  & ( (!\VGA|Add1~68_combout  & (\VGA|Add1~107_combout  & (!\VGA|red[0]~0_combout ))) # (\VGA|Add1~68_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Mult1~16 )))) ) ) ) # ( \VGA|Mult0~16  & ( !\VGA|Add20~45_sumout  
// & ( (!\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout )) # (\VGA|Add1~107_combout ))) # (\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout  & \VGA|Mult1~16 )))) ) ) ) # ( !\VGA|Mult0~16  & ( !\VGA|Add20~45_sumout  & ( (!\VGA|Add1~68_combout  & 
// (\VGA|Add1~107_combout  & (!\VGA|red[0]~0_combout ))) # (\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout  & \VGA|Mult1~16 )))) ) ) )

	.dataa(!\VGA|Add1~68_combout ),
	.datab(!\VGA|Add1~107_combout ),
	.datac(!\VGA|red[0]~0_combout ),
	.datad(!\VGA|Mult1~16 ),
	.datae(!\VGA|Mult0~16 ),
	.dataf(!\VGA|Add20~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~108 .extended_lut = "off";
defparam \VGA|Add1~108 .lut_mask = 64'h20252A2F70757A7F;
defparam \VGA|Add1~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N36
cyclonev_lcell_comb \VGA|Add1~109 (
// Equation(s):
// \VGA|Add1~109_combout  = ( \VGA|Mult2~16  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~72_combout ) # (\VGA|Mult5~16 ) ) ) ) # ( !\VGA|Mult2~16  & ( \VGA|Add1~71_combout  & ( (\VGA|Mult5~16  & \VGA|Add1~72_combout ) ) ) ) # ( \VGA|Mult2~16  & ( 
// !\VGA|Add1~71_combout  & ( (!\VGA|Add1~72_combout  & (\VGA|Add17~41_sumout )) # (\VGA|Add1~72_combout  & ((\VGA|Mult8~16 ))) ) ) ) # ( !\VGA|Mult2~16  & ( !\VGA|Add1~71_combout  & ( (!\VGA|Add1~72_combout  & (\VGA|Add17~41_sumout )) # 
// (\VGA|Add1~72_combout  & ((\VGA|Mult8~16 ))) ) ) )

	.dataa(!\VGA|Add17~41_sumout ),
	.datab(!\VGA|Mult5~16 ),
	.datac(!\VGA|Mult8~16 ),
	.datad(!\VGA|Add1~72_combout ),
	.datae(!\VGA|Mult2~16 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~109 .extended_lut = "off";
defparam \VGA|Add1~109 .lut_mask = 64'h550F550F0033FF33;
defparam \VGA|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N42
cyclonev_lcell_comb \VGA|Add1~104 (
// Equation(s):
// \VGA|Add1~104_combout  = ( \VGA|Mult6~15  & ( \VGA|Mult3~15  & ( (!\VGA|red[0]~2_combout  & (((\VGA|Mult7~15 )) # (\VGA|Add1~66_combout ))) # (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout ) # ((\VGA|Mult4~15 )))) ) ) ) # ( !\VGA|Mult6~15  & ( 
// \VGA|Mult3~15  & ( (!\VGA|red[0]~2_combout  & (!\VGA|Add1~66_combout  & (\VGA|Mult7~15 ))) # (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout ) # ((\VGA|Mult4~15 )))) ) ) ) # ( \VGA|Mult6~15  & ( !\VGA|Mult3~15  & ( (!\VGA|red[0]~2_combout  & 
// (((\VGA|Mult7~15 )) # (\VGA|Add1~66_combout ))) # (\VGA|red[0]~2_combout  & (\VGA|Add1~66_combout  & ((\VGA|Mult4~15 )))) ) ) ) # ( !\VGA|Mult6~15  & ( !\VGA|Mult3~15  & ( (!\VGA|red[0]~2_combout  & (!\VGA|Add1~66_combout  & (\VGA|Mult7~15 ))) # 
// (\VGA|red[0]~2_combout  & (\VGA|Add1~66_combout  & ((\VGA|Mult4~15 )))) ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|Add1~66_combout ),
	.datac(!\VGA|Mult7~15 ),
	.datad(!\VGA|Mult4~15 ),
	.datae(!\VGA|Mult6~15 ),
	.dataf(!\VGA|Mult3~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~104 .extended_lut = "off";
defparam \VGA|Add1~104 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \VGA|Add1~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N12
cyclonev_lcell_comb \VGA|Add1~105 (
// Equation(s):
// \VGA|Add1~105_combout  = ( \VGA|Mult1~15  & ( \VGA|Add1~104_combout  & ( (!\VGA|Add1~68_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Mult0~15 )))) # (\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout )) # (\VGA|Add20~41_sumout ))) ) ) ) # ( 
// !\VGA|Mult1~15  & ( \VGA|Add1~104_combout  & ( (!\VGA|Add1~68_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Mult0~15 )))) # (\VGA|Add1~68_combout  & (\VGA|Add20~41_sumout  & ((!\VGA|red[0]~0_combout )))) ) ) ) # ( \VGA|Mult1~15  & ( 
// !\VGA|Add1~104_combout  & ( (!\VGA|Add1~68_combout  & (((\VGA|Mult0~15  & \VGA|red[0]~0_combout )))) # (\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout )) # (\VGA|Add20~41_sumout ))) ) ) ) # ( !\VGA|Mult1~15  & ( !\VGA|Add1~104_combout  & ( 
// (!\VGA|Add1~68_combout  & (((\VGA|Mult0~15  & \VGA|red[0]~0_combout )))) # (\VGA|Add1~68_combout  & (\VGA|Add20~41_sumout  & ((!\VGA|red[0]~0_combout )))) ) ) )

	.dataa(!\VGA|Add1~68_combout ),
	.datab(!\VGA|Add20~41_sumout ),
	.datac(!\VGA|Mult0~15 ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|Mult1~15 ),
	.dataf(!\VGA|Add1~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~105 .extended_lut = "off";
defparam \VGA|Add1~105 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \VGA|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N6
cyclonev_lcell_comb \VGA|Add1~106 (
// Equation(s):
// \VGA|Add1~106_combout  = ( \VGA|Mult5~15  & ( \VGA|Add1~72_combout  & ( (\VGA|Mult8~15 ) # (\VGA|Add1~71_combout ) ) ) ) # ( !\VGA|Mult5~15  & ( \VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & \VGA|Mult8~15 ) ) ) ) # ( \VGA|Mult5~15  & ( 
// !\VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~37_sumout )) # (\VGA|Add1~71_combout  & ((\VGA|Mult2~15 ))) ) ) ) # ( !\VGA|Mult5~15  & ( !\VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~37_sumout )) # 
// (\VGA|Add1~71_combout  & ((\VGA|Mult2~15 ))) ) ) )

	.dataa(!\VGA|Add17~37_sumout ),
	.datab(!\VGA|Add1~71_combout ),
	.datac(!\VGA|Mult8~15 ),
	.datad(!\VGA|Mult2~15 ),
	.datae(!\VGA|Mult5~15 ),
	.dataf(!\VGA|Add1~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~106 .extended_lut = "off";
defparam \VGA|Add1~106 .lut_mask = 64'h447744770C0C3F3F;
defparam \VGA|Add1~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N30
cyclonev_lcell_comb \VGA|Add1~103 (
// Equation(s):
// \VGA|Add1~103_combout  = ( \VGA|Add17~33_sumout  & ( \VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & (\VGA|Mult8~14 )) # (\VGA|Add1~71_combout  & ((\VGA|Mult5~14 ))) ) ) ) # ( !\VGA|Add17~33_sumout  & ( \VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout 
//  & (\VGA|Mult8~14 )) # (\VGA|Add1~71_combout  & ((\VGA|Mult5~14 ))) ) ) ) # ( \VGA|Add17~33_sumout  & ( !\VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout ) # (\VGA|Mult2~14 ) ) ) ) # ( !\VGA|Add17~33_sumout  & ( !\VGA|Add1~72_combout  & ( 
// (\VGA|Add1~71_combout  & \VGA|Mult2~14 ) ) ) )

	.dataa(!\VGA|Add1~71_combout ),
	.datab(!\VGA|Mult8~14 ),
	.datac(!\VGA|Mult5~14 ),
	.datad(!\VGA|Mult2~14 ),
	.datae(!\VGA|Add17~33_sumout ),
	.dataf(!\VGA|Add1~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~103 .extended_lut = "off";
defparam \VGA|Add1~103 .lut_mask = 64'h0055AAFF27272727;
defparam \VGA|Add1~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N30
cyclonev_lcell_comb \VGA|Add1~101 (
// Equation(s):
// \VGA|Add1~101_combout  = ( \VGA|Mult7~14  & ( \VGA|Mult6~14  & ( (!\VGA|red[0]~2_combout ) # ((!\VGA|Add1~66_combout  & ((\VGA|Mult3~14 ))) # (\VGA|Add1~66_combout  & (\VGA|Mult4~14 ))) ) ) ) # ( !\VGA|Mult7~14  & ( \VGA|Mult6~14  & ( 
// (!\VGA|red[0]~2_combout  & (((\VGA|Add1~66_combout )))) # (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout  & ((\VGA|Mult3~14 ))) # (\VGA|Add1~66_combout  & (\VGA|Mult4~14 )))) ) ) ) # ( \VGA|Mult7~14  & ( !\VGA|Mult6~14  & ( (!\VGA|red[0]~2_combout  & 
// (((!\VGA|Add1~66_combout )))) # (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout  & ((\VGA|Mult3~14 ))) # (\VGA|Add1~66_combout  & (\VGA|Mult4~14 )))) ) ) ) # ( !\VGA|Mult7~14  & ( !\VGA|Mult6~14  & ( (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout  & 
// ((\VGA|Mult3~14 ))) # (\VGA|Add1~66_combout  & (\VGA|Mult4~14 )))) ) ) )

	.dataa(!\VGA|Mult4~14 ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Add1~66_combout ),
	.datad(!\VGA|Mult3~14 ),
	.datae(!\VGA|Mult7~14 ),
	.dataf(!\VGA|Mult6~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~101 .extended_lut = "off";
defparam \VGA|Add1~101 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \VGA|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N42
cyclonev_lcell_comb \VGA|Add1~102 (
// Equation(s):
// \VGA|Add1~102_combout  = ( \VGA|Mult1~14  & ( \VGA|Add1~101_combout  & ( (!\VGA|red[0]~0_combout  & (((!\VGA|Add1~68_combout )) # (\VGA|Add20~37_sumout ))) # (\VGA|red[0]~0_combout  & (((\VGA|Mult0~14 ) # (\VGA|Add1~68_combout )))) ) ) ) # ( 
// !\VGA|Mult1~14  & ( \VGA|Add1~101_combout  & ( (!\VGA|red[0]~0_combout  & (((!\VGA|Add1~68_combout )) # (\VGA|Add20~37_sumout ))) # (\VGA|red[0]~0_combout  & (((!\VGA|Add1~68_combout  & \VGA|Mult0~14 )))) ) ) ) # ( \VGA|Mult1~14  & ( 
// !\VGA|Add1~101_combout  & ( (!\VGA|red[0]~0_combout  & (\VGA|Add20~37_sumout  & (\VGA|Add1~68_combout ))) # (\VGA|red[0]~0_combout  & (((\VGA|Mult0~14 ) # (\VGA|Add1~68_combout )))) ) ) ) # ( !\VGA|Mult1~14  & ( !\VGA|Add1~101_combout  & ( 
// (!\VGA|red[0]~0_combout  & (\VGA|Add20~37_sumout  & (\VGA|Add1~68_combout ))) # (\VGA|red[0]~0_combout  & (((!\VGA|Add1~68_combout  & \VGA|Mult0~14 )))) ) ) )

	.dataa(!\VGA|red[0]~0_combout ),
	.datab(!\VGA|Add20~37_sumout ),
	.datac(!\VGA|Add1~68_combout ),
	.datad(!\VGA|Mult0~14 ),
	.datae(!\VGA|Mult1~14 ),
	.dataf(!\VGA|Add1~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~102 .extended_lut = "off";
defparam \VGA|Add1~102 .lut_mask = 64'h02520757A2F2A7F7;
defparam \VGA|Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N18
cyclonev_lcell_comb \VGA|Add1~98 (
// Equation(s):
// \VGA|Add1~98_combout  = ( \VGA|Mult7~13  & ( \VGA|Mult3~13  & ( (!\VGA|Add1~66_combout ) # ((!\VGA|red[0]~2_combout  & ((\VGA|Mult6~13 ))) # (\VGA|red[0]~2_combout  & (\VGA|Mult4~13 ))) ) ) ) # ( !\VGA|Mult7~13  & ( \VGA|Mult3~13  & ( 
// (!\VGA|red[0]~2_combout  & (((\VGA|Mult6~13  & \VGA|Add1~66_combout )))) # (\VGA|red[0]~2_combout  & (((!\VGA|Add1~66_combout )) # (\VGA|Mult4~13 ))) ) ) ) # ( \VGA|Mult7~13  & ( !\VGA|Mult3~13  & ( (!\VGA|red[0]~2_combout  & (((!\VGA|Add1~66_combout ) # 
// (\VGA|Mult6~13 )))) # (\VGA|red[0]~2_combout  & (\VGA|Mult4~13  & ((\VGA|Add1~66_combout )))) ) ) ) # ( !\VGA|Mult7~13  & ( !\VGA|Mult3~13  & ( (\VGA|Add1~66_combout  & ((!\VGA|red[0]~2_combout  & ((\VGA|Mult6~13 ))) # (\VGA|red[0]~2_combout  & 
// (\VGA|Mult4~13 )))) ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|Mult4~13 ),
	.datac(!\VGA|Mult6~13 ),
	.datad(!\VGA|Add1~66_combout ),
	.datae(!\VGA|Mult7~13 ),
	.dataf(!\VGA|Mult3~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~98 .extended_lut = "off";
defparam \VGA|Add1~98 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \VGA|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N48
cyclonev_lcell_comb \VGA|Add1~99 (
// Equation(s):
// \VGA|Add1~99_combout  = ( \VGA|Mult1~13  & ( \VGA|Add1~98_combout  & ( (!\VGA|Add1~68_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Mult0~13 )))) # (\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout )) # (\VGA|Add20~33_sumout ))) ) ) ) # ( !\VGA|Mult1~13  
// & ( \VGA|Add1~98_combout  & ( (!\VGA|Add1~68_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Mult0~13 )))) # (\VGA|Add1~68_combout  & (\VGA|Add20~33_sumout  & ((!\VGA|red[0]~0_combout )))) ) ) ) # ( \VGA|Mult1~13  & ( !\VGA|Add1~98_combout  & ( 
// (!\VGA|Add1~68_combout  & (((\VGA|Mult0~13  & \VGA|red[0]~0_combout )))) # (\VGA|Add1~68_combout  & (((\VGA|red[0]~0_combout )) # (\VGA|Add20~33_sumout ))) ) ) ) # ( !\VGA|Mult1~13  & ( !\VGA|Add1~98_combout  & ( (!\VGA|Add1~68_combout  & (((\VGA|Mult0~13 
//  & \VGA|red[0]~0_combout )))) # (\VGA|Add1~68_combout  & (\VGA|Add20~33_sumout  & ((!\VGA|red[0]~0_combout )))) ) ) )

	.dataa(!\VGA|Add1~68_combout ),
	.datab(!\VGA|Add20~33_sumout ),
	.datac(!\VGA|Mult0~13 ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|Mult1~13 ),
	.dataf(!\VGA|Add1~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~99 .extended_lut = "off";
defparam \VGA|Add1~99 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \VGA|Add1~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N18
cyclonev_lcell_comb \VGA|Add1~100 (
// Equation(s):
// \VGA|Add1~100_combout  = ( \VGA|Add1~72_combout  & ( \VGA|Mult8~13  & ( (!\VGA|Add1~71_combout ) # (\VGA|Mult5~13 ) ) ) ) # ( !\VGA|Add1~72_combout  & ( \VGA|Mult8~13  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~29_sumout )) # (\VGA|Add1~71_combout  & 
// ((\VGA|Mult2~13 ))) ) ) ) # ( \VGA|Add1~72_combout  & ( !\VGA|Mult8~13  & ( (\VGA|Add1~71_combout  & \VGA|Mult5~13 ) ) ) ) # ( !\VGA|Add1~72_combout  & ( !\VGA|Mult8~13  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~29_sumout )) # (\VGA|Add1~71_combout  & 
// ((\VGA|Mult2~13 ))) ) ) )

	.dataa(!\VGA|Add17~29_sumout ),
	.datab(!\VGA|Add1~71_combout ),
	.datac(!\VGA|Mult5~13 ),
	.datad(!\VGA|Mult2~13 ),
	.datae(!\VGA|Add1~72_combout ),
	.dataf(!\VGA|Mult8~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~100 .extended_lut = "off";
defparam \VGA|Add1~100 .lut_mask = 64'h447703034477CFCF;
defparam \VGA|Add1~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N0
cyclonev_lcell_comb \VGA|Add1~95 (
// Equation(s):
// \VGA|Add1~95_combout  = ( \VGA|Mult6~12  & ( \VGA|Mult3~12  & ( (!\VGA|Add1~66_combout  & (((\VGA|Mult7~12 )) # (\VGA|red[0]~2_combout ))) # (\VGA|Add1~66_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult4~12 )))) ) ) ) # ( !\VGA|Mult6~12  & ( 
// \VGA|Mult3~12  & ( (!\VGA|Add1~66_combout  & (((\VGA|Mult7~12 )) # (\VGA|red[0]~2_combout ))) # (\VGA|Add1~66_combout  & (\VGA|red[0]~2_combout  & (\VGA|Mult4~12 ))) ) ) ) # ( \VGA|Mult6~12  & ( !\VGA|Mult3~12  & ( (!\VGA|Add1~66_combout  & 
// (!\VGA|red[0]~2_combout  & ((\VGA|Mult7~12 )))) # (\VGA|Add1~66_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult4~12 )))) ) ) ) # ( !\VGA|Mult6~12  & ( !\VGA|Mult3~12  & ( (!\VGA|Add1~66_combout  & (!\VGA|red[0]~2_combout  & ((\VGA|Mult7~12 )))) # 
// (\VGA|Add1~66_combout  & (\VGA|red[0]~2_combout  & (\VGA|Mult4~12 ))) ) ) )

	.dataa(!\VGA|Add1~66_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult4~12 ),
	.datad(!\VGA|Mult7~12 ),
	.datae(!\VGA|Mult6~12 ),
	.dataf(!\VGA|Mult3~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~95 .extended_lut = "off";
defparam \VGA|Add1~95 .lut_mask = 64'h018945CD23AB67EF;
defparam \VGA|Add1~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N42
cyclonev_lcell_comb \VGA|Add1~96 (
// Equation(s):
// \VGA|Add1~96_combout  = ( \VGA|Add1~68_combout  & ( \VGA|Add1~95_combout  & ( (!\VGA|red[0]~0_combout  & (\VGA|Add20~29_sumout )) # (\VGA|red[0]~0_combout  & ((\VGA|Mult1~12 ))) ) ) ) # ( !\VGA|Add1~68_combout  & ( \VGA|Add1~95_combout  & ( 
// (!\VGA|red[0]~0_combout ) # (\VGA|Mult0~12 ) ) ) ) # ( \VGA|Add1~68_combout  & ( !\VGA|Add1~95_combout  & ( (!\VGA|red[0]~0_combout  & (\VGA|Add20~29_sumout )) # (\VGA|red[0]~0_combout  & ((\VGA|Mult1~12 ))) ) ) ) # ( !\VGA|Add1~68_combout  & ( 
// !\VGA|Add1~95_combout  & ( (\VGA|red[0]~0_combout  & \VGA|Mult0~12 ) ) ) )

	.dataa(!\VGA|Add20~29_sumout ),
	.datab(!\VGA|red[0]~0_combout ),
	.datac(!\VGA|Mult0~12 ),
	.datad(!\VGA|Mult1~12 ),
	.datae(!\VGA|Add1~68_combout ),
	.dataf(!\VGA|Add1~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~96 .extended_lut = "off";
defparam \VGA|Add1~96 .lut_mask = 64'h03034477CFCF4477;
defparam \VGA|Add1~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N15
cyclonev_lcell_comb \VGA|Add1~97 (
// Equation(s):
// \VGA|Add1~97_combout  = ( \VGA|Mult8~12  & ( \VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout ) # (\VGA|Mult5~12 ) ) ) ) # ( !\VGA|Mult8~12  & ( \VGA|Add1~72_combout  & ( (\VGA|Add1~71_combout  & \VGA|Mult5~12 ) ) ) ) # ( \VGA|Mult8~12  & ( 
// !\VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~25_sumout )) # (\VGA|Add1~71_combout  & ((\VGA|Mult2~12 ))) ) ) ) # ( !\VGA|Mult8~12  & ( !\VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~25_sumout )) # 
// (\VGA|Add1~71_combout  & ((\VGA|Mult2~12 ))) ) ) )

	.dataa(!\VGA|Add17~25_sumout ),
	.datab(!\VGA|Add1~71_combout ),
	.datac(!\VGA|Mult5~12 ),
	.datad(!\VGA|Mult2~12 ),
	.datae(!\VGA|Mult8~12 ),
	.dataf(!\VGA|Add1~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~97 .extended_lut = "off";
defparam \VGA|Add1~97 .lut_mask = 64'h447744770303CFCF;
defparam \VGA|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N24
cyclonev_lcell_comb \VGA|Add1~92 (
// Equation(s):
// \VGA|Add1~92_combout  = ( \VGA|Mult7~11  & ( \VGA|Mult3~11  & ( (!\VGA|Add1~66_combout ) # ((!\VGA|red[0]~2_combout  & ((\VGA|Mult6~11 ))) # (\VGA|red[0]~2_combout  & (\VGA|Mult4~11 ))) ) ) ) # ( !\VGA|Mult7~11  & ( \VGA|Mult3~11  & ( 
// (!\VGA|red[0]~2_combout  & (((\VGA|Add1~66_combout  & \VGA|Mult6~11 )))) # (\VGA|red[0]~2_combout  & (((!\VGA|Add1~66_combout )) # (\VGA|Mult4~11 ))) ) ) ) # ( \VGA|Mult7~11  & ( !\VGA|Mult3~11  & ( (!\VGA|red[0]~2_combout  & (((!\VGA|Add1~66_combout ) # 
// (\VGA|Mult6~11 )))) # (\VGA|red[0]~2_combout  & (\VGA|Mult4~11  & (\VGA|Add1~66_combout ))) ) ) ) # ( !\VGA|Mult7~11  & ( !\VGA|Mult3~11  & ( (\VGA|Add1~66_combout  & ((!\VGA|red[0]~2_combout  & ((\VGA|Mult6~11 ))) # (\VGA|red[0]~2_combout  & 
// (\VGA|Mult4~11 )))) ) ) )

	.dataa(!\VGA|Mult4~11 ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Add1~66_combout ),
	.datad(!\VGA|Mult6~11 ),
	.datae(!\VGA|Mult7~11 ),
	.dataf(!\VGA|Mult3~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~92 .extended_lut = "off";
defparam \VGA|Add1~92 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \VGA|Add1~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N6
cyclonev_lcell_comb \VGA|Add1~93 (
// Equation(s):
// \VGA|Add1~93_combout  = ( \VGA|Add1~68_combout  & ( \VGA|Mult1~11  & ( (\VGA|Add20~25_sumout ) # (\VGA|red[0]~0_combout ) ) ) ) # ( !\VGA|Add1~68_combout  & ( \VGA|Mult1~11  & ( (!\VGA|red[0]~0_combout  & (\VGA|Add1~92_combout )) # (\VGA|red[0]~0_combout  
// & ((\VGA|Mult0~11 ))) ) ) ) # ( \VGA|Add1~68_combout  & ( !\VGA|Mult1~11  & ( (!\VGA|red[0]~0_combout  & \VGA|Add20~25_sumout ) ) ) ) # ( !\VGA|Add1~68_combout  & ( !\VGA|Mult1~11  & ( (!\VGA|red[0]~0_combout  & (\VGA|Add1~92_combout )) # 
// (\VGA|red[0]~0_combout  & ((\VGA|Mult0~11 ))) ) ) )

	.dataa(!\VGA|Add1~92_combout ),
	.datab(!\VGA|Mult0~11 ),
	.datac(!\VGA|red[0]~0_combout ),
	.datad(!\VGA|Add20~25_sumout ),
	.datae(!\VGA|Add1~68_combout ),
	.dataf(!\VGA|Mult1~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~93 .extended_lut = "off";
defparam \VGA|Add1~93 .lut_mask = 64'h535300F053530FFF;
defparam \VGA|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N54
cyclonev_lcell_comb \VGA|Add1~94 (
// Equation(s):
// \VGA|Add1~94_combout  = ( \VGA|Mult8~11  & ( \VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout ) # (\VGA|Mult5~11 ) ) ) ) # ( !\VGA|Mult8~11  & ( \VGA|Add1~72_combout  & ( (\VGA|Add1~71_combout  & \VGA|Mult5~11 ) ) ) ) # ( \VGA|Mult8~11  & ( 
// !\VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~21_sumout )) # (\VGA|Add1~71_combout  & ((\VGA|Mult2~11 ))) ) ) ) # ( !\VGA|Mult8~11  & ( !\VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~21_sumout )) # 
// (\VGA|Add1~71_combout  & ((\VGA|Mult2~11 ))) ) ) )

	.dataa(!\VGA|Add17~21_sumout ),
	.datab(!\VGA|Add1~71_combout ),
	.datac(!\VGA|Mult2~11 ),
	.datad(!\VGA|Mult5~11 ),
	.datae(!\VGA|Mult8~11 ),
	.dataf(!\VGA|Add1~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~94 .extended_lut = "off";
defparam \VGA|Add1~94 .lut_mask = 64'h474747470033CCFF;
defparam \VGA|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N36
cyclonev_lcell_comb \VGA|Add1~91 (
// Equation(s):
// \VGA|Add1~91_combout  = ( \VGA|Mult8~10  & ( \VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout ) # (\VGA|Mult5~10 ) ) ) ) # ( !\VGA|Mult8~10  & ( \VGA|Add1~72_combout  & ( (\VGA|Mult5~10  & \VGA|Add1~71_combout ) ) ) ) # ( \VGA|Mult8~10  & ( 
// !\VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~17_sumout )) # (\VGA|Add1~71_combout  & ((\VGA|Mult2~10 ))) ) ) ) # ( !\VGA|Mult8~10  & ( !\VGA|Add1~72_combout  & ( (!\VGA|Add1~71_combout  & (\VGA|Add17~17_sumout )) # 
// (\VGA|Add1~71_combout  & ((\VGA|Mult2~10 ))) ) ) )

	.dataa(!\VGA|Mult5~10 ),
	.datab(!\VGA|Add17~17_sumout ),
	.datac(!\VGA|Add1~71_combout ),
	.datad(!\VGA|Mult2~10 ),
	.datae(!\VGA|Mult8~10 ),
	.dataf(!\VGA|Add1~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~91 .extended_lut = "off";
defparam \VGA|Add1~91 .lut_mask = 64'h303F303F0505F5F5;
defparam \VGA|Add1~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N36
cyclonev_lcell_comb \VGA|Add1~89 (
// Equation(s):
// \VGA|Add1~89_combout  = ( \VGA|Mult3~10  & ( \VGA|Mult6~10  & ( (!\VGA|Add1~66_combout  & (((\VGA|red[0]~2_combout ) # (\VGA|Mult7~10 )))) # (\VGA|Add1~66_combout  & (((!\VGA|red[0]~2_combout )) # (\VGA|Mult4~10 ))) ) ) ) # ( !\VGA|Mult3~10  & ( 
// \VGA|Mult6~10  & ( (!\VGA|Add1~66_combout  & (((\VGA|Mult7~10  & !\VGA|red[0]~2_combout )))) # (\VGA|Add1~66_combout  & (((!\VGA|red[0]~2_combout )) # (\VGA|Mult4~10 ))) ) ) ) # ( \VGA|Mult3~10  & ( !\VGA|Mult6~10  & ( (!\VGA|Add1~66_combout  & 
// (((\VGA|red[0]~2_combout ) # (\VGA|Mult7~10 )))) # (\VGA|Add1~66_combout  & (\VGA|Mult4~10  & ((\VGA|red[0]~2_combout )))) ) ) ) # ( !\VGA|Mult3~10  & ( !\VGA|Mult6~10  & ( (!\VGA|Add1~66_combout  & (((\VGA|Mult7~10  & !\VGA|red[0]~2_combout )))) # 
// (\VGA|Add1~66_combout  & (\VGA|Mult4~10  & ((\VGA|red[0]~2_combout )))) ) ) )

	.dataa(!\VGA|Mult4~10 ),
	.datab(!\VGA|Add1~66_combout ),
	.datac(!\VGA|Mult7~10 ),
	.datad(!\VGA|red[0]~2_combout ),
	.datae(!\VGA|Mult3~10 ),
	.dataf(!\VGA|Mult6~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~89 .extended_lut = "off";
defparam \VGA|Add1~89 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \VGA|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N12
cyclonev_lcell_comb \VGA|Add1~90 (
// Equation(s):
// \VGA|Add1~90_combout  = ( \VGA|Add1~68_combout  & ( \VGA|Add1~89_combout  & ( (!\VGA|red[0]~0_combout  & (\VGA|Add20~21_sumout )) # (\VGA|red[0]~0_combout  & ((\VGA|Mult1~10 ))) ) ) ) # ( !\VGA|Add1~68_combout  & ( \VGA|Add1~89_combout  & ( 
// (!\VGA|red[0]~0_combout ) # (\VGA|Mult0~10 ) ) ) ) # ( \VGA|Add1~68_combout  & ( !\VGA|Add1~89_combout  & ( (!\VGA|red[0]~0_combout  & (\VGA|Add20~21_sumout )) # (\VGA|red[0]~0_combout  & ((\VGA|Mult1~10 ))) ) ) ) # ( !\VGA|Add1~68_combout  & ( 
// !\VGA|Add1~89_combout  & ( (\VGA|red[0]~0_combout  & \VGA|Mult0~10 ) ) ) )

	.dataa(!\VGA|red[0]~0_combout ),
	.datab(!\VGA|Add20~21_sumout ),
	.datac(!\VGA|Mult0~10 ),
	.datad(!\VGA|Mult1~10 ),
	.datae(!\VGA|Add1~68_combout ),
	.dataf(!\VGA|Add1~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~90 .extended_lut = "off";
defparam \VGA|Add1~90 .lut_mask = 64'h05052277AFAF2277;
defparam \VGA|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N18
cyclonev_lcell_comb \VGA|Add1~86 (
// Equation(s):
// \VGA|Add1~86_combout  = ( \VGA|Mult8~9  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~72_combout  & (\VGA|Mult2~9 )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~9 ))) ) ) ) # ( !\VGA|Mult8~9  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~72_combout  & (\VGA|Mult2~9 
// )) # (\VGA|Add1~72_combout  & ((\VGA|Mult5~9 ))) ) ) ) # ( \VGA|Mult8~9  & ( !\VGA|Add1~71_combout  & ( (\VGA|Add1~72_combout ) # (\VGA|Add17~13_sumout ) ) ) ) # ( !\VGA|Mult8~9  & ( !\VGA|Add1~71_combout  & ( (\VGA|Add17~13_sumout  & 
// !\VGA|Add1~72_combout ) ) ) )

	.dataa(!\VGA|Add17~13_sumout ),
	.datab(!\VGA|Add1~72_combout ),
	.datac(!\VGA|Mult2~9 ),
	.datad(!\VGA|Mult5~9 ),
	.datae(!\VGA|Mult8~9 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~86 .extended_lut = "off";
defparam \VGA|Add1~86 .lut_mask = 64'h444477770C3F0C3F;
defparam \VGA|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N48
cyclonev_lcell_comb \VGA|Add1~87 (
// Equation(s):
// \VGA|Add1~87_combout  = ( \VGA|Mult7~9  & ( \VGA|Mult6~9  & ( (!\VGA|red[0]~2_combout ) # ((!\VGA|Add1~66_combout  & (\VGA|Mult3~9 )) # (\VGA|Add1~66_combout  & ((\VGA|Mult4~9 )))) ) ) ) # ( !\VGA|Mult7~9  & ( \VGA|Mult6~9  & ( (!\VGA|red[0]~2_combout  & 
// (((\VGA|Add1~66_combout )))) # (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout  & (\VGA|Mult3~9 )) # (\VGA|Add1~66_combout  & ((\VGA|Mult4~9 ))))) ) ) ) # ( \VGA|Mult7~9  & ( !\VGA|Mult6~9  & ( (!\VGA|red[0]~2_combout  & (((!\VGA|Add1~66_combout )))) # 
// (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout  & (\VGA|Mult3~9 )) # (\VGA|Add1~66_combout  & ((\VGA|Mult4~9 ))))) ) ) ) # ( !\VGA|Mult7~9  & ( !\VGA|Mult6~9  & ( (\VGA|red[0]~2_combout  & ((!\VGA|Add1~66_combout  & (\VGA|Mult3~9 )) # 
// (\VGA|Add1~66_combout  & ((\VGA|Mult4~9 ))))) ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|Mult3~9 ),
	.datac(!\VGA|Add1~66_combout ),
	.datad(!\VGA|Mult4~9 ),
	.datae(!\VGA|Mult7~9 ),
	.dataf(!\VGA|Mult6~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~87 .extended_lut = "off";
defparam \VGA|Add1~87 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \VGA|Add1~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N6
cyclonev_lcell_comb \VGA|Add1~88 (
// Equation(s):
// \VGA|Add1~88_combout  = ( \VGA|Mult1~9  & ( \VGA|Add1~68_combout  & ( (\VGA|red[0]~0_combout ) # (\VGA|Add20~17_sumout ) ) ) ) # ( !\VGA|Mult1~9  & ( \VGA|Add1~68_combout  & ( (\VGA|Add20~17_sumout  & !\VGA|red[0]~0_combout ) ) ) ) # ( \VGA|Mult1~9  & ( 
// !\VGA|Add1~68_combout  & ( (!\VGA|red[0]~0_combout  & (\VGA|Add1~87_combout )) # (\VGA|red[0]~0_combout  & ((\VGA|Mult0~9 ))) ) ) ) # ( !\VGA|Mult1~9  & ( !\VGA|Add1~68_combout  & ( (!\VGA|red[0]~0_combout  & (\VGA|Add1~87_combout )) # 
// (\VGA|red[0]~0_combout  & ((\VGA|Mult0~9 ))) ) ) )

	.dataa(!\VGA|Add20~17_sumout ),
	.datab(!\VGA|Add1~87_combout ),
	.datac(!\VGA|red[0]~0_combout ),
	.datad(!\VGA|Mult0~9 ),
	.datae(!\VGA|Mult1~9 ),
	.dataf(!\VGA|Add1~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~88 .extended_lut = "off";
defparam \VGA|Add1~88 .lut_mask = 64'h303F303F50505F5F;
defparam \VGA|Add1~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N54
cyclonev_lcell_comb \VGA|Add1~83 (
// Equation(s):
// \VGA|Add1~83_combout  = ( \VGA|Mult8~8_resulta  & ( (!\VGA|always0~31_combout  & (!\VGA|red[0]~4_combout )) # (\VGA|always0~31_combout  & ((\VGA|Mult5~8_resulta ))) ) ) # ( !\VGA|Mult8~8_resulta  & ( (\VGA|Mult5~8_resulta  & \VGA|always0~31_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~4_combout ),
	.datac(!\VGA|Mult5~8_resulta ),
	.datad(!\VGA|always0~31_combout ),
	.datae(gnd),
	.dataf(!\VGA|Mult8~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~83 .extended_lut = "off";
defparam \VGA|Add1~83 .lut_mask = 64'h000F000FCC0FCC0F;
defparam \VGA|Add1~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N27
cyclonev_lcell_comb \VGA|Add1~84 (
// Equation(s):
// \VGA|Add1~84_combout  = ( \VGA|red[0]~2_combout  & ( (\VGA|always0~32_combout  & \VGA|Mult2~8_resulta ) ) ) # ( !\VGA|red[0]~2_combout  & ( (!\VGA|always0~32_combout  & (\VGA|Add1~83_combout )) # (\VGA|always0~32_combout  & ((\VGA|Mult2~8_resulta ))) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~32_combout ),
	.datac(!\VGA|Add1~83_combout ),
	.datad(!\VGA|Mult2~8_resulta ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~84 .extended_lut = "off";
defparam \VGA|Add1~84 .lut_mask = 64'h0C3F0C3F00330033;
defparam \VGA|Add1~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N24
cyclonev_lcell_comb \VGA|Add1~82 (
// Equation(s):
// \VGA|Add1~82_combout  = ( \VGA|red[0]~4_combout  & ( (!\VGA|always0~32_combout  & ((!\VGA|always0~31_combout ) # (\VGA|red[0]~2_combout ))) ) ) # ( !\VGA|red[0]~4_combout  & ( (\VGA|red[0]~2_combout  & !\VGA|always0~32_combout ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|always0~32_combout ),
	.datac(gnd),
	.datad(!\VGA|always0~31_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~82 .extended_lut = "off";
defparam \VGA|Add1~82 .lut_mask = 64'h44444444CC44CC44;
defparam \VGA|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N42
cyclonev_lcell_comb \VGA|Add1~85 (
// Equation(s):
// \VGA|Add1~85_combout  = ( \VGA|vga_horizontal|h_Count_Value [0] & ( \VGA|Add1~82_combout  ) ) # ( !\VGA|vga_horizontal|h_Count_Value [0] & ( \VGA|Add1~82_combout  & ( (\VGA|Add1~84_combout  & ((!\VGA|always0~30_combout ) # ((!\VGA|always0~9_combout  & 
// !\VGA|always0~3_combout )))) ) ) ) # ( \VGA|vga_horizontal|h_Count_Value [0] & ( !\VGA|Add1~82_combout  & ( ((\VGA|always0~30_combout  & ((\VGA|always0~3_combout ) # (\VGA|always0~9_combout )))) # (\VGA|Add1~84_combout ) ) ) ) # ( 
// !\VGA|vga_horizontal|h_Count_Value [0] & ( !\VGA|Add1~82_combout  & ( (\VGA|Add1~84_combout  & ((!\VGA|always0~30_combout ) # ((!\VGA|always0~9_combout  & !\VGA|always0~3_combout )))) ) ) )

	.dataa(!\VGA|always0~30_combout ),
	.datab(!\VGA|Add1~84_combout ),
	.datac(!\VGA|always0~9_combout ),
	.datad(!\VGA|always0~3_combout ),
	.datae(!\VGA|vga_horizontal|h_Count_Value [0]),
	.dataf(!\VGA|Add1~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~85 .extended_lut = "off";
defparam \VGA|Add1~85 .lut_mask = 64'h322237773222FFFF;
defparam \VGA|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N18
cyclonev_lcell_comb \VGA|Add1~80 (
// Equation(s):
// \VGA|Add1~80_combout  = ( \VGA|Mult7~8_resulta  & ( \VGA|Mult6~8_resulta  & ( (!\VGA|red[0]~2_combout ) # ((!\VGA|Add1~66_combout  & ((\VGA|Mult3~8_resulta ))) # (\VGA|Add1~66_combout  & (\VGA|Mult4~8_resulta ))) ) ) ) # ( !\VGA|Mult7~8_resulta  & ( 
// \VGA|Mult6~8_resulta  & ( (!\VGA|Add1~66_combout  & (((\VGA|Mult3~8_resulta  & \VGA|red[0]~2_combout )))) # (\VGA|Add1~66_combout  & (((!\VGA|red[0]~2_combout )) # (\VGA|Mult4~8_resulta ))) ) ) ) # ( \VGA|Mult7~8_resulta  & ( !\VGA|Mult6~8_resulta  & ( 
// (!\VGA|Add1~66_combout  & (((!\VGA|red[0]~2_combout ) # (\VGA|Mult3~8_resulta )))) # (\VGA|Add1~66_combout  & (\VGA|Mult4~8_resulta  & ((\VGA|red[0]~2_combout )))) ) ) ) # ( !\VGA|Mult7~8_resulta  & ( !\VGA|Mult6~8_resulta  & ( (\VGA|red[0]~2_combout  & 
// ((!\VGA|Add1~66_combout  & ((\VGA|Mult3~8_resulta ))) # (\VGA|Add1~66_combout  & (\VGA|Mult4~8_resulta )))) ) ) )

	.dataa(!\VGA|Mult4~8_resulta ),
	.datab(!\VGA|Add1~66_combout ),
	.datac(!\VGA|Mult3~8_resulta ),
	.datad(!\VGA|red[0]~2_combout ),
	.datae(!\VGA|Mult7~8_resulta ),
	.dataf(!\VGA|Mult6~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~80 .extended_lut = "off";
defparam \VGA|Add1~80 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \VGA|Add1~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N30
cyclonev_lcell_comb \VGA|Add1~81 (
// Equation(s):
// \VGA|Add1~81_combout  = ( \VGA|Mult0~8_resulta  & ( \VGA|Add1~68_combout  & ( (!\VGA|red[0]~0_combout  & (\VGA|Add20~13_sumout )) # (\VGA|red[0]~0_combout  & ((\VGA|Mult1~8_resulta ))) ) ) ) # ( !\VGA|Mult0~8_resulta  & ( \VGA|Add1~68_combout  & ( 
// (!\VGA|red[0]~0_combout  & (\VGA|Add20~13_sumout )) # (\VGA|red[0]~0_combout  & ((\VGA|Mult1~8_resulta ))) ) ) ) # ( \VGA|Mult0~8_resulta  & ( !\VGA|Add1~68_combout  & ( (\VGA|red[0]~0_combout ) # (\VGA|Add1~80_combout ) ) ) ) # ( !\VGA|Mult0~8_resulta  & 
// ( !\VGA|Add1~68_combout  & ( (\VGA|Add1~80_combout  & !\VGA|red[0]~0_combout ) ) ) )

	.dataa(!\VGA|Add20~13_sumout ),
	.datab(!\VGA|Add1~80_combout ),
	.datac(!\VGA|Mult1~8_resulta ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|Mult0~8_resulta ),
	.dataf(!\VGA|Add1~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~81 .extended_lut = "off";
defparam \VGA|Add1~81 .lut_mask = 64'h330033FF550F550F;
defparam \VGA|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N30
cyclonev_lcell_comb \VGA|Add1~14 (
// Equation(s):
// \VGA|Add1~14_sumout  = SUM(( \VGA|Add1~85_combout  ) + ( \VGA|Add1~81_combout  ) + ( !VCC ))
// \VGA|Add1~15  = CARRY(( \VGA|Add1~85_combout  ) + ( \VGA|Add1~81_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~85_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|Add1~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~14_sumout ),
	.cout(\VGA|Add1~15 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~14 .extended_lut = "off";
defparam \VGA|Add1~14 .lut_mask = 64'h0000FF0000000F0F;
defparam \VGA|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N33
cyclonev_lcell_comb \VGA|Add1~18 (
// Equation(s):
// \VGA|Add1~18_sumout  = SUM(( (!\VGA|always0~16_combout  & ((!\VGA|Add1~122_combout  & ((\VGA|Add1~86_combout ))) # (\VGA|Add1~122_combout  & (\VGA|vga_horizontal|h_Count_Value [1])))) # (\VGA|always0~16_combout  & (\VGA|vga_horizontal|h_Count_Value [1])) 
// ) + ( \VGA|Add1~88_combout  ) + ( \VGA|Add1~15  ))
// \VGA|Add1~19  = CARRY(( (!\VGA|always0~16_combout  & ((!\VGA|Add1~122_combout  & ((\VGA|Add1~86_combout ))) # (\VGA|Add1~122_combout  & (\VGA|vga_horizontal|h_Count_Value [1])))) # (\VGA|always0~16_combout  & (\VGA|vga_horizontal|h_Count_Value [1])) ) + ( 
// \VGA|Add1~88_combout  ) + ( \VGA|Add1~15  ))

	.dataa(!\VGA|always0~16_combout ),
	.datab(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datac(!\VGA|Add1~86_combout ),
	.datad(!\VGA|Add1~122_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~88_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~15 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~18_sumout ),
	.cout(\VGA|Add1~19 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~18 .extended_lut = "off";
defparam \VGA|Add1~18 .lut_mask = 64'h0000FF0000001B33;
defparam \VGA|Add1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N36
cyclonev_lcell_comb \VGA|Add1~22 (
// Equation(s):
// \VGA|Add1~22_sumout  = SUM(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~91_combout ))) # (\VGA|always0~16_combout  & (\VGA|vga_horizontal|h_Count_Value [2])))) # (\VGA|Add1~122_combout  & (((\VGA|vga_horizontal|h_Count_Value 
// [2])))) ) + ( \VGA|Add1~90_combout  ) + ( \VGA|Add1~19  ))
// \VGA|Add1~23  = CARRY(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~91_combout ))) # (\VGA|always0~16_combout  & (\VGA|vga_horizontal|h_Count_Value [2])))) # (\VGA|Add1~122_combout  & (((\VGA|vga_horizontal|h_Count_Value [2])))) ) 
// + ( \VGA|Add1~90_combout  ) + ( \VGA|Add1~19  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(!\VGA|Add1~91_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~90_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~19 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~22_sumout ),
	.cout(\VGA|Add1~23 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~22 .extended_lut = "off";
defparam \VGA|Add1~22 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N39
cyclonev_lcell_comb \VGA|Add1~26 (
// Equation(s):
// \VGA|Add1~26_sumout  = SUM(( \VGA|Add1~93_combout  ) + ( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~94_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~13_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~13_sumout )))) 
// ) + ( \VGA|Add1~23  ))
// \VGA|Add1~27  = CARRY(( \VGA|Add1~93_combout  ) + ( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~94_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~13_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~13_sumout )))) ) + ( 
// \VGA|Add1~23  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~13_sumout ),
	.datad(!\VGA|Add1~93_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~94_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~23 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~26_sumout ),
	.cout(\VGA|Add1~27 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~26 .extended_lut = "off";
defparam \VGA|Add1~26 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N42
cyclonev_lcell_comb \VGA|Add1~30 (
// Equation(s):
// \VGA|Add1~30_sumout  = SUM(( \VGA|Add1~96_combout  ) + ( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~97_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~17_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~17_sumout )))) 
// ) + ( \VGA|Add1~27  ))
// \VGA|Add1~31  = CARRY(( \VGA|Add1~96_combout  ) + ( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~97_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~17_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~17_sumout )))) ) + ( 
// \VGA|Add1~27  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~17_sumout ),
	.datad(!\VGA|Add1~96_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~97_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~27 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~30_sumout ),
	.cout(\VGA|Add1~31 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~30 .extended_lut = "off";
defparam \VGA|Add1~30 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N45
cyclonev_lcell_comb \VGA|Add1~34 (
// Equation(s):
// \VGA|Add1~34_sumout  = SUM(( \VGA|Add1~99_combout  ) + ( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~100_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~21_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~21_sumout )))) 
// ) + ( \VGA|Add1~31  ))
// \VGA|Add1~35  = CARRY(( \VGA|Add1~99_combout  ) + ( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~100_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~21_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~21_sumout )))) ) + 
// ( \VGA|Add1~31  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~21_sumout ),
	.datad(!\VGA|Add1~99_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~100_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~31 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~34_sumout ),
	.cout(\VGA|Add1~35 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~34 .extended_lut = "off";
defparam \VGA|Add1~34 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N48
cyclonev_lcell_comb \VGA|Add1~38 (
// Equation(s):
// \VGA|Add1~38_sumout  = SUM(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~103_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~25_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~25_sumout )))) ) + ( \VGA|Add1~102_combout 
//  ) + ( \VGA|Add1~35  ))
// \VGA|Add1~39  = CARRY(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~103_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~25_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~25_sumout )))) ) + ( \VGA|Add1~102_combout  ) + 
// ( \VGA|Add1~35  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~25_sumout ),
	.datad(!\VGA|Add1~103_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~102_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~35 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~38_sumout ),
	.cout(\VGA|Add1~39 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~38 .extended_lut = "off";
defparam \VGA|Add1~38 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N51
cyclonev_lcell_comb \VGA|Add1~42 (
// Equation(s):
// \VGA|Add1~42_sumout  = SUM(( \VGA|Add1~105_combout  ) + ( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~106_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~29_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~29_sumout 
// )))) ) + ( \VGA|Add1~39  ))
// \VGA|Add1~43  = CARRY(( \VGA|Add1~105_combout  ) + ( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~106_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~29_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~29_sumout )))) ) + 
// ( \VGA|Add1~39  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~29_sumout ),
	.datad(!\VGA|Add1~105_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~106_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~39 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~42_sumout ),
	.cout(\VGA|Add1~43 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~42 .extended_lut = "off";
defparam \VGA|Add1~42 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N54
cyclonev_lcell_comb \VGA|Add1~46 (
// Equation(s):
// \VGA|Add1~46_sumout  = SUM(( \VGA|Add1~108_combout  ) + ( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~109_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~33_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~33_sumout 
// )))) ) + ( \VGA|Add1~43  ))
// \VGA|Add1~47  = CARRY(( \VGA|Add1~108_combout  ) + ( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~109_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~33_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~33_sumout )))) ) + 
// ( \VGA|Add1~43  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~33_sumout ),
	.datad(!\VGA|Add1~108_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~109_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~43 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~46_sumout ),
	.cout(\VGA|Add1~47 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~46 .extended_lut = "off";
defparam \VGA|Add1~46 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N57
cyclonev_lcell_comb \VGA|Add1~50 (
// Equation(s):
// \VGA|Add1~50_sumout  = SUM(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~112_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~37_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~37_sumout )))) ) + ( \VGA|Add1~111_combout 
//  ) + ( \VGA|Add1~47  ))
// \VGA|Add1~51  = CARRY(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~112_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~37_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~37_sumout )))) ) + ( \VGA|Add1~111_combout  ) + 
// ( \VGA|Add1~47  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~37_sumout ),
	.datad(!\VGA|Add1~112_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~111_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~47 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~50_sumout ),
	.cout(\VGA|Add1~51 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~50 .extended_lut = "off";
defparam \VGA|Add1~50 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N30
cyclonev_lcell_comb \VGA|Add1~54 (
// Equation(s):
// \VGA|Add1~54_sumout  = SUM(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~115_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~41_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~41_sumout )))) ) + ( \VGA|Add1~114_combout 
//  ) + ( \VGA|Add1~51  ))
// \VGA|Add1~55  = CARRY(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~115_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~41_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~41_sumout )))) ) + ( \VGA|Add1~114_combout  ) + 
// ( \VGA|Add1~51  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~41_sumout ),
	.datad(!\VGA|Add1~115_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~114_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~51 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~54_sumout ),
	.cout(\VGA|Add1~55 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~54 .extended_lut = "off";
defparam \VGA|Add1~54 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N33
cyclonev_lcell_comb \VGA|Add1~58 (
// Equation(s):
// \VGA|Add1~58_sumout  = SUM(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~118_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~45_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~45_sumout )))) ) + ( \VGA|Add1~117_combout 
//  ) + ( \VGA|Add1~55  ))
// \VGA|Add1~59  = CARRY(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~118_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~45_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~45_sumout )))) ) + ( \VGA|Add1~117_combout  ) + 
// ( \VGA|Add1~55  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~45_sumout ),
	.datad(!\VGA|Add1~118_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~117_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~55 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~58_sumout ),
	.cout(\VGA|Add1~59 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~58 .extended_lut = "off";
defparam \VGA|Add1~58 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N36
cyclonev_lcell_comb \VGA|Add1~62 (
// Equation(s):
// \VGA|Add1~62_sumout  = SUM(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~121_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~49_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~49_sumout )))) ) + ( \VGA|Add1~120_combout 
//  ) + ( \VGA|Add1~59  ))
// \VGA|Add1~63  = CARRY(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~121_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~49_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~49_sumout )))) ) + ( \VGA|Add1~120_combout  ) + 
// ( \VGA|Add1~59  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~49_sumout ),
	.datad(!\VGA|Add1~121_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~120_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~59 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~62_sumout ),
	.cout(\VGA|Add1~63 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~62 .extended_lut = "off";
defparam \VGA|Add1~62 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N39
cyclonev_lcell_comb \VGA|Add1~10 (
// Equation(s):
// \VGA|Add1~10_sumout  = SUM(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~79_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~9_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~9_sumout )))) ) + ( \VGA|Add1~78_combout  ) 
// + ( \VGA|Add1~63  ))
// \VGA|Add1~11  = CARRY(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~79_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~9_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~9_sumout )))) ) + ( \VGA|Add1~78_combout  ) + ( 
// \VGA|Add1~63  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~9_sumout ),
	.datad(!\VGA|Add1~79_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~78_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~63 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~10_sumout ),
	.cout(\VGA|Add1~11 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~10 .extended_lut = "off";
defparam \VGA|Add1~10 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N42
cyclonev_lcell_comb \VGA|Add1~6 (
// Equation(s):
// \VGA|Add1~6_sumout  = SUM(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~76_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~5_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~5_sumout )))) ) + ( \VGA|Add1~75_combout  ) + 
// ( \VGA|Add1~11  ))
// \VGA|Add1~7  = CARRY(( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~76_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~5_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~5_sumout )))) ) + ( \VGA|Add1~75_combout  ) + ( 
// \VGA|Add1~11  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~5_sumout ),
	.datad(!\VGA|Add1~76_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~75_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~11 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~6_sumout ),
	.cout(\VGA|Add1~7 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~6 .extended_lut = "off";
defparam \VGA|Add1~6 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N45
cyclonev_lcell_comb \VGA|Add1~2 (
// Equation(s):
// \VGA|Add1~2_sumout  = SUM(( \VGA|Add1~69_combout  ) + ( (!\VGA|Add1~122_combout  & ((!\VGA|always0~16_combout  & ((\VGA|Add1~73_combout ))) # (\VGA|always0~16_combout  & (\VGA|Add14~1_sumout )))) # (\VGA|Add1~122_combout  & (((\VGA|Add14~1_sumout )))) ) + 
// ( \VGA|Add1~7  ))

	.dataa(!\VGA|Add1~122_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|Add14~1_sumout ),
	.datad(!\VGA|Add1~69_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~73_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~7 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~2_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~2 .extended_lut = "off";
defparam \VGA|Add1~2 .lut_mask = 64'h0000F870000000FF;
defparam \VGA|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N24
cyclonev_lcell_comb \VGA|address[15]~0 (
// Equation(s):
// \VGA|address[15]~0_combout  = ( \VGA|red[0]~9_combout  & ( \VGA|always0~16_combout  & ( (\VGA|red[0]~11_combout  & \VGA|always0~28_combout ) ) ) ) # ( !\VGA|red[0]~9_combout  & ( \VGA|always0~16_combout  & ( (\VGA|red[0]~11_combout  & 
// \VGA|always0~28_combout ) ) ) ) # ( \VGA|red[0]~9_combout  & ( !\VGA|always0~16_combout  & ( \VGA|red[0]~11_combout  ) ) ) # ( !\VGA|red[0]~9_combout  & ( !\VGA|always0~16_combout  & ( (\VGA|red[0]~11_combout  & \VGA|red[0]~10_combout ) ) ) )

	.dataa(!\VGA|red[0]~11_combout ),
	.datab(gnd),
	.datac(!\VGA|red[0]~10_combout ),
	.datad(!\VGA|always0~28_combout ),
	.datae(!\VGA|red[0]~9_combout ),
	.dataf(!\VGA|always0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~0 .extended_lut = "off";
defparam \VGA|address[15]~0 .lut_mask = 64'h0505555500550055;
defparam \VGA|address[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N57
cyclonev_lcell_comb \VGA|red[0]~60 (
// Equation(s):
// \VGA|red[0]~60_combout  = ( \VGA|always0~24_combout  & ( (!\VGA|always0~9_combout  & (\VGA|always0~14_combout  & \VGA|always0~13_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~9_combout ),
	.datac(!\VGA|always0~14_combout ),
	.datad(!\VGA|always0~13_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~60 .extended_lut = "off";
defparam \VGA|red[0]~60 .lut_mask = 64'h00000000000C000C;
defparam \VGA|red[0]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N12
cyclonev_lcell_comb \VGA|address[15]~2 (
// Equation(s):
// \VGA|address[15]~2_combout  = ( \VGA|always0~28_combout  & ( (\VGA|red[0]~61_combout  & (((\VGA|red[0]~60_combout ) # (\VGA|red[0]~20_combout )) # (\VGA|always0~29_combout ))) ) ) # ( !\VGA|always0~28_combout  & ( (\VGA|red[0]~61_combout  & 
// (!\VGA|always0~29_combout  & ((\VGA|red[0]~60_combout ) # (\VGA|red[0]~20_combout )))) ) )

	.dataa(!\VGA|red[0]~61_combout ),
	.datab(!\VGA|always0~29_combout ),
	.datac(!\VGA|red[0]~20_combout ),
	.datad(!\VGA|red[0]~60_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~2 .extended_lut = "off";
defparam \VGA|address[15]~2 .lut_mask = 64'h0444044415551555;
defparam \VGA|address[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N33
cyclonev_lcell_comb \VGA|red[0]~59 (
// Equation(s):
// \VGA|red[0]~59_combout  = ( \VGA|always0~15_combout  & ( (\VGA|always0~24_combout  & (\VGA|always0~13_combout  & !\VGA|always0~9_combout )) ) )

	.dataa(!\VGA|always0~24_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~13_combout ),
	.datad(!\VGA|always0~9_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~59 .extended_lut = "off";
defparam \VGA|red[0]~59 .lut_mask = 64'h0000000005000500;
defparam \VGA|red[0]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N6
cyclonev_lcell_comb \VGA|address[15]~1 (
// Equation(s):
// \VGA|address[15]~1_combout  = ( \VGA|always0~25_combout  & ( \VGA|red[0]~59_combout  & ( (\VGA|red[0]~17_combout  & \VGA|always0~28_combout ) ) ) ) # ( !\VGA|always0~25_combout  & ( \VGA|red[0]~59_combout  & ( \VGA|red[0]~17_combout  ) ) ) # ( 
// \VGA|always0~25_combout  & ( !\VGA|red[0]~59_combout  & ( (\VGA|red[0]~17_combout  & \VGA|always0~28_combout ) ) ) ) # ( !\VGA|always0~25_combout  & ( !\VGA|red[0]~59_combout  & ( (\VGA|red[0]~14_combout  & \VGA|red[0]~17_combout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~14_combout ),
	.datac(!\VGA|red[0]~17_combout ),
	.datad(!\VGA|always0~28_combout ),
	.datae(!\VGA|always0~25_combout ),
	.dataf(!\VGA|red[0]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~1 .extended_lut = "off";
defparam \VGA|address[15]~1 .lut_mask = 64'h0303000F0F0F000F;
defparam \VGA|address[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N54
cyclonev_lcell_comb \VGA|address[15]~3 (
// Equation(s):
// \VGA|address[15]~3_combout  = ( \VGA|address[15]~2_combout  & ( \VGA|address[15]~1_combout  & ( ((!\VGA|always0~16_combout  & !\VGA|Add1~0_combout )) # (\VGA|address[15]~0_combout ) ) ) ) # ( !\VGA|address[15]~2_combout  & ( \VGA|address[15]~1_combout  & 
// ( ((!\VGA|always0~16_combout  & !\VGA|Add1~0_combout )) # (\VGA|address[15]~0_combout ) ) ) ) # ( \VGA|address[15]~2_combout  & ( !\VGA|address[15]~1_combout  & ( ((!\VGA|always0~16_combout  & !\VGA|Add1~0_combout )) # (\VGA|address[15]~0_combout ) ) ) ) 
// # ( !\VGA|address[15]~2_combout  & ( !\VGA|address[15]~1_combout  & ( \VGA|address[15]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|address[15]~0_combout ),
	.datad(!\VGA|Add1~0_combout ),
	.datae(!\VGA|address[15]~2_combout ),
	.dataf(!\VGA|address[15]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~3 .extended_lut = "off";
defparam \VGA|address[15]~3 .lut_mask = 64'h0F0FCF0FCF0FCF0F;
defparam \VGA|address[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N57
cyclonev_lcell_comb \VGA|address[15] (
// Equation(s):
// \VGA|address [15] = ( \VGA|address[15]~3_combout  & ( \VGA|Add1~2_sumout  ) ) # ( !\VGA|address[15]~3_combout  & ( \VGA|address [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~2_sumout ),
	.datad(!\VGA|address [15]),
	.datae(gnd),
	.dataf(!\VGA|address[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15] .extended_lut = "off";
defparam \VGA|address[15] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \VGA|address[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N5
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N36
cyclonev_lcell_comb \VGA|address[13] (
// Equation(s):
// \VGA|address [13] = ( \VGA|Add1~10_sumout  & ( (\VGA|address[15]~3_combout ) # (\VGA|address [13]) ) ) # ( !\VGA|Add1~10_sumout  & ( (\VGA|address [13] & !\VGA|address[15]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [13]),
	.datad(!\VGA|address[15]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~10_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[13] .extended_lut = "off";
defparam \VGA|address[13] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N17
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N12
cyclonev_lcell_comb \VGA|address[14] (
// Equation(s):
// \VGA|address [14] = ( \VGA|address [14] & ( (!\VGA|address[15]~3_combout ) # (\VGA|Add1~6_sumout ) ) ) # ( !\VGA|address [14] & ( (\VGA|address[15]~3_combout  & \VGA|Add1~6_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address[15]~3_combout ),
	.datad(!\VGA|Add1~6_sumout ),
	.datae(gnd),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[14] .extended_lut = "off";
defparam \VGA|address[14] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \VGA|address[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N35
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N6
cyclonev_lcell_comb \VGA|red[0]~32 (
// Equation(s):
// \VGA|red[0]~32_combout  = ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~32 .extended_lut = "off";
defparam \VGA|red[0]~32 .lut_mask = 64'h5050505000000000;
defparam \VGA|red[0]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N45
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3] = ( \VGA|address [13] & ( (!\VGA|address [15] & !\VGA|address [14]) ) )

	.dataa(!\VGA|address [15]),
	.datab(!\VGA|address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .lut_mask = 64'h0000000088888888;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N24
cyclonev_lcell_comb \VGA|address[0] (
// Equation(s):
// \VGA|address [0] = ( \VGA|address[15]~3_combout  & ( \VGA|Add1~14_sumout  ) ) # ( !\VGA|address[15]~3_combout  & ( \VGA|address [0] ) )

	.dataa(gnd),
	.datab(!\VGA|Add1~14_sumout ),
	.datac(!\VGA|address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[0] .extended_lut = "off";
defparam \VGA|address[0] .lut_mask = 64'h0F0F0F0F33333333;
defparam \VGA|address[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y47_N0
cyclonev_lcell_comb \VGA|address[1] (
// Equation(s):
// \VGA|address [1] = ( \VGA|address [1] & ( \VGA|Add1~18_sumout  ) ) # ( !\VGA|address [1] & ( \VGA|Add1~18_sumout  & ( \VGA|address[15]~3_combout  ) ) ) # ( \VGA|address [1] & ( !\VGA|Add1~18_sumout  & ( !\VGA|address[15]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address[15]~3_combout ),
	.datad(gnd),
	.datae(!\VGA|address [1]),
	.dataf(!\VGA|Add1~18_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[1] .extended_lut = "off";
defparam \VGA|address[1] .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \VGA|address[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N57
cyclonev_lcell_comb \VGA|address[2] (
// Equation(s):
// \VGA|address [2] = ( \VGA|address [2] & ( \VGA|Add1~22_sumout  ) ) # ( !\VGA|address [2] & ( \VGA|Add1~22_sumout  & ( \VGA|address[15]~3_combout  ) ) ) # ( \VGA|address [2] & ( !\VGA|Add1~22_sumout  & ( !\VGA|address[15]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address[15]~3_combout ),
	.datae(!\VGA|address [2]),
	.dataf(!\VGA|Add1~22_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[2] .extended_lut = "off";
defparam \VGA|address[2] .lut_mask = 64'h0000FF0000FFFFFF;
defparam \VGA|address[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N42
cyclonev_lcell_comb \VGA|address[3] (
// Equation(s):
// \VGA|address [3] = ( \VGA|Add1~26_sumout  & ( (\VGA|address[15]~3_combout ) # (\VGA|address [3]) ) ) # ( !\VGA|Add1~26_sumout  & ( (\VGA|address [3] & !\VGA|address[15]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [3]),
	.datad(!\VGA|address[15]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~26_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[3] .extended_lut = "off";
defparam \VGA|address[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N24
cyclonev_lcell_comb \VGA|address[4] (
// Equation(s):
// \VGA|address [4] = ( \VGA|address[15]~3_combout  & ( \VGA|Add1~30_sumout  ) ) # ( !\VGA|address[15]~3_combout  & ( \VGA|Add1~30_sumout  & ( \VGA|address [4] ) ) ) # ( !\VGA|address[15]~3_combout  & ( !\VGA|Add1~30_sumout  & ( \VGA|address [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [4]),
	.datad(gnd),
	.datae(!\VGA|address[15]~3_combout ),
	.dataf(!\VGA|Add1~30_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[4] .extended_lut = "off";
defparam \VGA|address[4] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \VGA|address[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N6
cyclonev_lcell_comb \VGA|address[5] (
// Equation(s):
// \VGA|address [5] = ( \VGA|address[15]~3_combout  & ( \VGA|Add1~34_sumout  ) ) # ( !\VGA|address[15]~3_combout  & ( \VGA|Add1~34_sumout  & ( \VGA|address [5] ) ) ) # ( !\VGA|address[15]~3_combout  & ( !\VGA|Add1~34_sumout  & ( \VGA|address [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [5]),
	.datae(!\VGA|address[15]~3_combout ),
	.dataf(!\VGA|Add1~34_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[5] .extended_lut = "off";
defparam \VGA|address[5] .lut_mask = 64'h00FF000000FFFFFF;
defparam \VGA|address[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N33
cyclonev_lcell_comb \VGA|address[6] (
// Equation(s):
// \VGA|address [6] = ( \VGA|address [6] & ( (!\VGA|address[15]~3_combout ) # (\VGA|Add1~38_sumout ) ) ) # ( !\VGA|address [6] & ( (\VGA|Add1~38_sumout  & \VGA|address[15]~3_combout ) ) )

	.dataa(!\VGA|Add1~38_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address[15]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[6] .extended_lut = "off";
defparam \VGA|address[6] .lut_mask = 64'h00550055FF55FF55;
defparam \VGA|address[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N18
cyclonev_lcell_comb \VGA|address[7] (
// Equation(s):
// \VGA|address [7] = ( \VGA|Add1~42_sumout  & ( (\VGA|address[15]~3_combout ) # (\VGA|address [7]) ) ) # ( !\VGA|Add1~42_sumout  & ( (\VGA|address [7] & !\VGA|address[15]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [7]),
	.datad(!\VGA|address[15]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~42_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[7] .extended_lut = "off";
defparam \VGA|address[7] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N15
cyclonev_lcell_comb \VGA|address[8] (
// Equation(s):
// \VGA|address [8] = ( \VGA|Add1~46_sumout  & ( (\VGA|address[15]~3_combout ) # (\VGA|address [8]) ) ) # ( !\VGA|Add1~46_sumout  & ( (\VGA|address [8] & !\VGA|address[15]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [8]),
	.datad(!\VGA|address[15]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~46_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[8] .extended_lut = "off";
defparam \VGA|address[8] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N48
cyclonev_lcell_comb \VGA|address[9] (
// Equation(s):
// \VGA|address [9] = ( \VGA|Add1~50_sumout  & ( (\VGA|address[15]~3_combout ) # (\VGA|address [9]) ) ) # ( !\VGA|Add1~50_sumout  & ( (\VGA|address [9] & !\VGA|address[15]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [9]),
	.datad(!\VGA|address[15]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~50_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[9] .extended_lut = "off";
defparam \VGA|address[9] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[9] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N6
cyclonev_lcell_comb \VGA|address[10] (
// Equation(s):
// \VGA|address [10] = ( \VGA|address[15]~3_combout  & ( \VGA|Add1~54_sumout  ) ) # ( !\VGA|address[15]~3_combout  & ( \VGA|Add1~54_sumout  & ( \VGA|address [10] ) ) ) # ( !\VGA|address[15]~3_combout  & ( !\VGA|Add1~54_sumout  & ( \VGA|address [10] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [10]),
	.datae(!\VGA|address[15]~3_combout ),
	.dataf(!\VGA|Add1~54_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[10] .extended_lut = "off";
defparam \VGA|address[10] .lut_mask = 64'h00FF000000FFFFFF;
defparam \VGA|address[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N54
cyclonev_lcell_comb \VGA|address[11] (
// Equation(s):
// \VGA|address [11] = ( \VGA|address[15]~3_combout  & ( \VGA|Add1~58_sumout  ) ) # ( !\VGA|address[15]~3_combout  & ( \VGA|address [11] ) )

	.dataa(gnd),
	.datab(!\VGA|Add1~58_sumout ),
	.datac(gnd),
	.datad(!\VGA|address [11]),
	.datae(gnd),
	.dataf(!\VGA|address[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[11] .extended_lut = "off";
defparam \VGA|address[11] .lut_mask = 64'h00FF00FF33333333;
defparam \VGA|address[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y46_N18
cyclonev_lcell_comb \VGA|address[12] (
// Equation(s):
// \VGA|address [12] = ( \VGA|Add1~62_sumout  & ( (\VGA|address[15]~3_combout ) # (\VGA|address [12]) ) ) # ( !\VGA|Add1~62_sumout  & ( (\VGA|address [12] & !\VGA|address[15]~3_combout ) ) )

	.dataa(!\VGA|address [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address[15]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~62_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[12] .extended_lut = "off";
defparam \VGA|address[12] .lut_mask = 64'h5500550055FF55FF;
defparam \VGA|address[12] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFF3326062DB52E0400FFFFFFFFFF3823EFA5DB34F00FFFFFFFFFF3D105F7BB570300FFFFFFFFFF3E3098308B8CB00FFFFFD7DDEE2F7EE3D97E367DF8DFFD34BE06AF8C3507020DE1FCFFDFAE19A90080E9C8BA860127F6783E834030178D736F0E3C3F3FE23757F03FC65654FBFFC1F3F9E84A8F87002539473FFE4FBF8E348BF29000C477E53FFBFBFB228780BB30C0FA4190FFBF9FB572E954968994C55977FD09FDC3756DAC0ADD5CDCB65FD0BB482D17C523F5EE5B501FF5F15DC7270CE728CE62DEB1BF4FD2C9E0D7DAA50390F1EBEDF40FEF5C5185D2717CA06267CFE0F";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N51
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3] = ( !\VGA|address [13] & ( (!\VGA|address [15] & \VGA|address [14]) ) )

	.dataa(!\VGA|address [15]),
	.datab(gnd),
	.datac(!\VGA|address [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .lut_mask = 64'h0A0A0A0A00000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N39
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3] = ( !\VGA|address [13] & ( (!\VGA|address [15] & !\VGA|address [14]) ) )

	.dataa(!\VGA|address [15]),
	.datab(!\VGA|address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .lut_mask = 64'h8888888800000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "C67F09E45C3939E810457FEFEBF6C9B7BBFF7FD3F00B75FA0E20FEB8EFFFFFFFF95874DBC0F59F9155FFFFFFFF0A294BFF0E4FA1EEBFFFFFFFF17F5AFE308992FED5FFFFFFFF217E29F40922177FBFFFFFFFF0B47E8DE01E644EBFFFFFFFFF760B4A470BBD01BFDFFFFFFFFBFB5736FFF865D370FFFFFFFF66E3BBDFCA9E8E6F9FFFFFFFFBF6056F559CD057F9FFFFFFFFBF91C70F4E1D4E3FBFFFFFFFFFFDD0BB933A2BD7F3FFFFFFFF9FB000B1B6B99FFE7FFFFFFFFDF3F5CBE7F844071FFFFFFFFF4F4D9BE827E68C53FFFFFFFFF27BF8CCFB8EEDA6FEFFFFFFFF30EB0A6044E26FFFFFFFFFFFFFF7485665CE04FFFFFFFFFFFFFF74BD5F2CE27FFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFE7B49BDCE8FFFFFFFFFFFFFFF8571C6FC5D2FFFFFFFFFFFFFFD1639EC802BFFFFFFFFFFFFFF8F8A9B39341FFFFFFFFFFFFFF3E1D3E211B3FFFFFFFFFFFFFF7BC7A671C87FFFFFFFFFFFFFF00F03403B79FFFFFFFFFFFFFF00C5A9772E3FFFFFFFFFFFFFF001A23FF0C9FFFFFFFFFFFFFF0086C22F7B3FFFFFFFFFFFFFF00ACBCCF7A7FFFFFFFFFFFFFF00EAF2B7677FFFFFFFFFFFFFF00D5ED53685FFFFFFFFFFFFFF00C174C5DA5FFFFFFFFFFFFE0F0825425DD4FFFFFFFFFFFFE0E0C56A83ECCFFFFFFFFFFFFC083B0AA5CF9FFFFFFFFFFFFF07E33CFF18F05FFFFFFFFFFFF0F1FEED628AE1FFFFFFFFFFFF1C3F105E0420FFFFFFFFFFFFF19FF78765";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "93A3FFFFFFFFFFFF1BF13917094F3FFFFFFFFFFFF17CEE1C1B43B5FFFFFFFFFFFF37426EA887BD7FFFFFFFFFFFF37DFE66E7EAB7FFFFFFFFFFFF6FE978FADCC91FFFFFFFFFFFFEFEFD4E5955ACFFFFFFFFFFFFEF5FA7994B323FFFFFFFFFFFFDF6AAB49BB3EDFFFFFFFFFFFFDE957DD5DDC91BDDCFFFFE00FFFDB2D1BD6D710DECFFFFE01F4F067DC0F98A06FF6FFFFC07C9F2F60D971C9583FBFFFF07E3A6F44362D334CD3FBFFFF0F1FE914715C999A4ADFFFFFF1CFFF4ED1FF697ED53AFFFFFF19FFE6C05EEBF1B526B7BFFFF1BFEE61BC65DFAB0C72B8DF0017D1BBA85647FA1F4DC1FDD00376779461E97FC0AAE61B240037D82BD93867FDDB9943ABB00";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "6FC5B7EF8653FB4EF0696F000EFD3B54999D6FFCA6D70D3F00EF0C633753F8FDC22CEF50100DFF89BE55FDEFF9A580438900DE3B521952FCFFB252D86729FF4B4B3B89CFFFFB2FC9225A4BC107C262E8FFFFA8C54BFD0ACE857373269FEF1D8047EAA75240F511CA49F9FCFF08F6B42021AC62F697007FEFB78070593A6A965547923FFEFE00135A1E387113E8EC1F8F6F7DC5EDC582C71BFFCF16F8F8FFF3BCD6F1CE01DDE89F31BF1FFF9B560F371BEC3A5BF318F1FFFCE2C8AB23CC69E2FF73FFFFFFFA655F100C60413FF7F7FFE1FF618EB0306C9C65FF7EFFF8C372EA12BB10C4F794EC3FFF9001FD2DA90B2BBD177ECBFFF98037F904832557FEF2DCBF";
// synopsys translate_on

// Location: MLABCELL_X25_Y46_N21
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3] = ( \VGA|address [13] & ( (!\VGA|address [15] & \VGA|address [14]) ) )

	.dataa(!\VGA|address [15]),
	.datab(gnd),
	.datac(!\VGA|address [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .lut_mask = 64'h000000000A0A0A0A;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N24
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h03CF444403CF7777;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N54
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout  = ( \VGA|address [15] & ( (!\VGA|address [13] & !\VGA|address [14]) ) )

	.dataa(!\VGA|address [13]),
	.datab(!\VGA|address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .lut_mask = 64'h0000000088888888;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N54
cyclonev_lcell_comb \VGA|red[0]~33 (
// Equation(s):
// \VGA|red[0]~33_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|red[0]~32_combout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|red[0]~32_combout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~32_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~33 .extended_lut = "off";
defparam \VGA|red[0]~33 .lut_mask = 64'h0F3F0F3F00330033;
defparam \VGA|red[0]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N45
cyclonev_lcell_comb \VGA|green[0]~6 (
// Equation(s):
// \VGA|green[0]~6_combout  = ( !\JUEGO|mark_new_position|pos88 [0] & ( \JUEGO|mark_new_position|pos88 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|mark_new_position|pos88 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos88 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~6 .extended_lut = "off";
defparam \VGA|green[0]~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \VGA|green[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N24
cyclonev_lcell_comb \VGA|red[0]~27 (
// Equation(s):
// \VGA|red[0]~27_combout  = ( \JUEGO|mark_new_position|pos99 [1] & ( \VGA|always0~15_combout  & ( (\VGA|always0~24_combout  & (\VGA|always0~13_combout  & (!\VGA|always0~9_combout  & !\JUEGO|mark_new_position|pos99 [0]))) ) ) )

	.dataa(!\VGA|always0~24_combout ),
	.datab(!\VGA|always0~13_combout ),
	.datac(!\VGA|always0~9_combout ),
	.datad(!\JUEGO|mark_new_position|pos99 [0]),
	.datae(!\JUEGO|mark_new_position|pos99 [1]),
	.dataf(!\VGA|always0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~27 .extended_lut = "off";
defparam \VGA|red[0]~27 .lut_mask = 64'h0000000000001000;
defparam \VGA|red[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N15
cyclonev_lcell_comb \VGA|green[0]~7 (
// Equation(s):
// \VGA|green[0]~7_combout  = ( \VGA|always0~15_combout  & ( (\VGA|always0~3_combout  & (!\JUEGO|mark_new_position|pos77 [0] & (\VGA|always0~28_combout  & \JUEGO|mark_new_position|pos77 [1]))) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\JUEGO|mark_new_position|pos77 [0]),
	.datac(!\VGA|always0~28_combout ),
	.datad(!\JUEGO|mark_new_position|pos77 [1]),
	.datae(gnd),
	.dataf(!\VGA|always0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~7 .extended_lut = "off";
defparam \VGA|green[0]~7 .lut_mask = 64'h0000000000040004;
defparam \VGA|green[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y45_N3
cyclonev_lcell_comb \VGA|red[0]~28 (
// Equation(s):
// \VGA|red[0]~28_combout  = ( \VGA|always0~25_combout  & ( \VGA|green[0]~7_combout  & ( \VGA|red[0]~17_combout  ) ) ) # ( !\VGA|always0~25_combout  & ( \VGA|green[0]~7_combout  & ( \VGA|red[0]~17_combout  ) ) ) # ( !\VGA|always0~25_combout  & ( 
// !\VGA|green[0]~7_combout  & ( (\VGA|red[0]~17_combout  & (((\VGA|green[0]~6_combout  & \VGA|red[0]~14_combout )) # (\VGA|red[0]~27_combout ))) ) ) )

	.dataa(!\VGA|green[0]~6_combout ),
	.datab(!\VGA|red[0]~27_combout ),
	.datac(!\VGA|red[0]~14_combout ),
	.datad(!\VGA|red[0]~17_combout ),
	.datae(!\VGA|always0~25_combout ),
	.dataf(!\VGA|green[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~28 .extended_lut = "off";
defparam \VGA|red[0]~28 .lut_mask = 64'h0037000000FF00FF;
defparam \VGA|red[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y44_N18
cyclonev_lcell_comb \VGA|green[0]~1 (
// Equation(s):
// \VGA|green[0]~1_combout  = ( !\JUEGO|mark_new_position|pos22 [0] & ( \JUEGO|mark_new_position|pos22 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|mark_new_position|pos22 [1]),
	.datad(gnd),
	.datae(!\JUEGO|mark_new_position|pos22 [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~1 .extended_lut = "off";
defparam \VGA|green[0]~1 .lut_mask = 64'h0F0F00000F0F0000;
defparam \VGA|green[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y44_N36
cyclonev_lcell_comb \VGA|green[0]~0 (
// Equation(s):
// \VGA|green[0]~0_combout  = ( !\JUEGO|mark_new_position|pos33 [0] & ( \JUEGO|mark_new_position|pos33 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|mark_new_position|pos33 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos33 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~0 .extended_lut = "off";
defparam \VGA|green[0]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \VGA|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N6
cyclonev_lcell_comb \VGA|red[0]~25 (
// Equation(s):
// \VGA|red[0]~25_combout  = ( \VGA|always0~28_combout  & ( \VGA|always0~3_combout  & ( (\VGA|LessThan9~0_combout  & (!\JUEGO|mark_new_position|pos11 [0] & (!\VGA|always0~4_combout  & \JUEGO|mark_new_position|pos11 [1]))) ) ) )

	.dataa(!\VGA|LessThan9~0_combout ),
	.datab(!\JUEGO|mark_new_position|pos11 [0]),
	.datac(!\VGA|always0~4_combout ),
	.datad(!\JUEGO|mark_new_position|pos11 [1]),
	.datae(!\VGA|always0~28_combout ),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~25 .extended_lut = "off";
defparam \VGA|red[0]~25 .lut_mask = 64'h0000000000000040;
defparam \VGA|red[0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N0
cyclonev_lcell_comb \VGA|red[0]~26 (
// Equation(s):
// \VGA|red[0]~26_combout  = ( \VGA|red[0]~9_combout  & ( !\VGA|red[0]~25_combout  & ( ((!\VGA|green[0]~1_combout  & ((!\VGA|green[0]~0_combout ) # (!\VGA|red[0]~10_combout )))) # (\VGA|always0~16_combout ) ) ) ) # ( !\VGA|red[0]~9_combout  & ( 
// !\VGA|red[0]~25_combout  & ( ((!\VGA|green[0]~0_combout ) # (!\VGA|red[0]~10_combout )) # (\VGA|always0~16_combout ) ) ) )

	.dataa(!\VGA|green[0]~1_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|green[0]~0_combout ),
	.datad(!\VGA|red[0]~10_combout ),
	.datae(!\VGA|red[0]~9_combout ),
	.dataf(!\VGA|red[0]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~26 .extended_lut = "off";
defparam \VGA|red[0]~26 .lut_mask = 64'hFFF3BBB300000000;
defparam \VGA|red[0]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N3
cyclonev_lcell_comb \VGA|green[0]~4 (
// Equation(s):
// \VGA|green[0]~4_combout  = ( \VGA|always0~28_combout  & ( (\VGA|always0~3_combout  & (\VGA|always0~14_combout  & (!\JUEGO|mark_new_position|pos44 [0] & \JUEGO|mark_new_position|pos44 [1]))) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\VGA|always0~14_combout ),
	.datac(!\JUEGO|mark_new_position|pos44 [0]),
	.datad(!\JUEGO|mark_new_position|pos44 [1]),
	.datae(gnd),
	.dataf(!\VGA|always0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~4 .extended_lut = "off";
defparam \VGA|green[0]~4 .lut_mask = 64'h0000000000100010;
defparam \VGA|green[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N36
cyclonev_lcell_comb \VGA|green[0]~2 (
// Equation(s):
// \VGA|green[0]~2_combout  = ( \VGA|always0~14_combout  & ( \VGA|always0~24_combout  & ( (!\JUEGO|mark_new_position|pos66 [0] & (\VGA|always0~13_combout  & (!\VGA|always0~9_combout  & \JUEGO|mark_new_position|pos66 [1]))) ) ) )

	.dataa(!\JUEGO|mark_new_position|pos66 [0]),
	.datab(!\VGA|always0~13_combout ),
	.datac(!\VGA|always0~9_combout ),
	.datad(!\JUEGO|mark_new_position|pos66 [1]),
	.datae(!\VGA|always0~14_combout ),
	.dataf(!\VGA|always0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~2 .extended_lut = "off";
defparam \VGA|green[0]~2 .lut_mask = 64'h0000000000000020;
defparam \VGA|green[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y45_N15
cyclonev_lcell_comb \VGA|green[0]~3 (
// Equation(s):
// \VGA|green[0]~3_combout  = (\JUEGO|mark_new_position|pos55 [1] & !\JUEGO|mark_new_position|pos55 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|mark_new_position|pos55 [1]),
	.datad(!\JUEGO|mark_new_position|pos55 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~3 .extended_lut = "off";
defparam \VGA|green[0]~3 .lut_mask = 64'h0F000F000F000F00;
defparam \VGA|green[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y45_N36
cyclonev_lcell_comb \VGA|green[0]~5 (
// Equation(s):
// \VGA|green[0]~5_combout  = ( \VGA|green[0]~3_combout  & ( \VGA|always0~29_combout  & ( (\VGA|green[0]~4_combout  & \VGA|red[0]~61_combout ) ) ) ) # ( !\VGA|green[0]~3_combout  & ( \VGA|always0~29_combout  & ( (\VGA|green[0]~4_combout  & 
// \VGA|red[0]~61_combout ) ) ) ) # ( \VGA|green[0]~3_combout  & ( !\VGA|always0~29_combout  & ( (\VGA|red[0]~61_combout  & (((\VGA|red[0]~20_combout ) # (\VGA|green[0]~2_combout )) # (\VGA|green[0]~4_combout ))) ) ) ) # ( !\VGA|green[0]~3_combout  & ( 
// !\VGA|always0~29_combout  & ( (\VGA|red[0]~61_combout  & ((\VGA|green[0]~2_combout ) # (\VGA|green[0]~4_combout ))) ) ) )

	.dataa(!\VGA|green[0]~4_combout ),
	.datab(!\VGA|green[0]~2_combout ),
	.datac(!\VGA|red[0]~20_combout ),
	.datad(!\VGA|red[0]~61_combout ),
	.datae(!\VGA|green[0]~3_combout ),
	.dataf(!\VGA|always0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~5 .extended_lut = "off";
defparam \VGA|green[0]~5 .lut_mask = 64'h0077007F00550055;
defparam \VGA|green[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N42
cyclonev_lcell_comb \VGA|red[0]~29 (
// Equation(s):
// \VGA|red[0]~29_combout  = ( \VGA|red[0]~26_combout  & ( \VGA|green[0]~5_combout  & ( (!\VGA|Add1~0_combout  & !\VGA|always0~16_combout ) ) ) ) # ( !\VGA|red[0]~26_combout  & ( \VGA|green[0]~5_combout  & ( ((!\VGA|Add1~0_combout  & !\VGA|always0~16_combout 
// )) # (\VGA|red[0]~11_combout ) ) ) ) # ( \VGA|red[0]~26_combout  & ( !\VGA|green[0]~5_combout  & ( (\VGA|red[0]~28_combout  & (!\VGA|Add1~0_combout  & !\VGA|always0~16_combout )) ) ) ) # ( !\VGA|red[0]~26_combout  & ( !\VGA|green[0]~5_combout  & ( 
// ((\VGA|red[0]~28_combout  & (!\VGA|Add1~0_combout  & !\VGA|always0~16_combout ))) # (\VGA|red[0]~11_combout ) ) ) )

	.dataa(!\VGA|red[0]~11_combout ),
	.datab(!\VGA|red[0]~28_combout ),
	.datac(!\VGA|Add1~0_combout ),
	.datad(!\VGA|always0~16_combout ),
	.datae(!\VGA|red[0]~26_combout ),
	.dataf(!\VGA|green[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~29 .extended_lut = "off";
defparam \VGA|red[0]~29 .lut_mask = 64'h75553000F555F000;
defparam \VGA|red[0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N26
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y43_N8
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N36
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout  = ( \VGA|address [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y46_N38
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N36
cyclonev_lcell_comb \VGA|red[0]~30 (
// Equation(s):
// \VGA|red[0]~30_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~30 .extended_lut = "off";
defparam \VGA|red[0]~30 .lut_mask = 64'h0000888800008888;
defparam \VGA|red[0]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000F000000FFFFFFFFFF00FF00FFF0000FFFFFFFFFFFFFF0000FFF0000000000000000FF0000FFF0000FFFFFFFFFFFF000000FF08F07FFFFFFFFFFFFFFF8F07A0965F28E00000000001A7E37C0C1FC43FCFFFFFF001E16FC5C0D3F299F0FFFFFF003F62FFF70FB8FBFFFFFFFFFFF1F669FD90F73CC300FFFFFF00E6184E9F0BD5E05FF000000FFCF7E87C705DEBB600FFFFFFFF78F9CB9DF9C99FF00FFFF000018188BEF0F02F000000000000E00004AF0B577FFFFFFFFFFFFF8FFFDDBF2B48FFFFFFFFFFFFFFFF84F1FE2E3FF0000000000FFFF3D2004F73000000FF0000FFFFB9730F";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "78700000000FFFF1FFC9D5DFDFCF073FFFFFFFFF1F00BE7929AFCFF8CA83FFAC36F7FC5F728BFCFFE8F45FE6E3FF78C5B629EFC00FFF1F88CE2DF49C59728BFC3F1FF39E75727F67C58E23BFCF0BFF2C3D5337DF7C51C234FEE0B7FBC75BBAFE37C5F92AEFAF01F7AE147FCFE13C58E2AEFB78399FBF2F43FE8FC55F3FBF3D38827F1EE78EF17C5583FBF3D76EABFFA8C0E087C5583D3F3ED9055FF37F88BC7C5583D3B31F43DDFA3B4FB703C5583D3B3BE87B9B37BFE2D80C5583D3B3DF4FCD0F8DBFA6C7C5583D3B3DD3EB8CFAF09CDE6C5583D3B39C28B9FD27E8C5E8C558FDF1D8FCCFC97DCFFB5FC957FFDF1DCF8DE6D2779FEDF8957FFDF1D278EC79B4";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "F9D1EF8957FFDF1D4767978BFD9C37F9957FFDF1D0F5F0DE4B21FB7F9957FFDF1DB9846A6FB0BBAFF3957FFDF1DDC56EBFF6DE327F3957FFDF1DCDCEFE3FC1EA41E7957FFDF1DE925BE2FE3A773F8957FFDF1DE83D9FA786C9E7F8957FFDF1DE47FEFE69F0B83F0957FFDF1DE47E630EDE5F0000957FFDF1DF43ED293BF1F0000957FFDF1DA5B1E091F00C0180957FFDF1D61AAD0BF782307E0957FFDF1D2185C9EBDD3E0FE0957FF9F3ED1193FCAD7AAEEFF957FF9F3E8BD7ABFFDE9FEEFF957FF9F3EB3628FD3F71BDEFF957FF9F3EED789D9FDD893EFF957FF9F3EEFE874FDFACBFE3F957FF9F3E9BDF36F1F2EC0C3F957FF9F3E37BF7BC57B7E2D0F957FF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "9F3E37C5BFE7B05ED507957FF86BDB8B3236BFA7EC333B47FF86BD3E777FFE6EED677BB47FF86BDFD9C9F6DD74FFF6BB47FF86BDF91C5DB4F3EEBB4BB47FF86BDFDDCBA7C35BDE783B47FF86BD02AEF4C452FFA7A3B47FF86BD32AFE0B7BAB607B7B47FF86BD02F74A7B5AD0B6B7B47F2AC7EF8EFCAFFF8BE00FFEBAB2B87EFA5538FFEB5200FFE3AB2E87CFDDECDFFEA6700FFE60B2EFBCFFC954FF11C800FFE61B2BA9CFFDF65FFF84B00FFF75B2B71FFF430AFFFFDF00FFFFCD2B71F879FF6FFFC2100FFEE0F2CB1F6FE65EFFF0FF00FFF72A0933E39338FFFFF03FFFF97AB0AD3E1E1F1FFFFF7FFFFF9F9E0863E0F83C0FCFF3FFFFFDA7D08FBE1FF1F0E0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FE7FFFFFC4740DABE0FFBFF00FE3FFFFFDCB80AD3EF76BFF00FF01FFFFF3290573EEAE5FC00FFFFFFFFF0F20F83EF09EE080FFFFFFFFF7FE06D65FFFFFFFFFFFF6403FCBF0F11F9900FFFFFFFFCCF3AFF10377B3C00FFFFFF00E3F0FAFA09F9FFFFFFFFFFF00E7FE3BF101DDF0000FFFFFFFF7FF38FAB0CE57C300FFFFFFFFFFF8BEDB01E0D9900000000FFFE576EA1025A8A5FF000000000357B96503DF0CAFFFFFFFFFFF1F4790B0D938FA00FFFFFFFF03A37E0B0ABAF30FFFFFFFFFF0407FB1B0D237F1FFFFFFFFFFFFFFC03B0FC06FCFF00000000FFDE21F10E75CD600000000003F926A060CDD7F00000000000376040DB017BE53FFFFFFFFFFC35AA7CC";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N48
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N57
cyclonev_lcell_comb \VGA|red[0]~31 (
// Equation(s):
// \VGA|red[0]~31_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|red[0]~30_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~30_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) )

	.dataa(!\VGA|red[0]~30_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~31 .extended_lut = "off";
defparam \VGA|red[0]~31 .lut_mask = 64'h05050505FF05FF05;
defparam \VGA|red[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N12
cyclonev_lcell_comb \VGA|red[0]~34 (
// Equation(s):
// \VGA|red[0]~34_combout  = ( \VGA|red[0]~31_combout  & ( (!\VGA|red[0]~29_combout  & ((!\VGA|red[0]~8_combout ) # ((!\VGA|red[0]~24_combout )))) # (\VGA|red[0]~29_combout  & (((\VGA|red[0]~33_combout )))) ) ) # ( !\VGA|red[0]~31_combout  & ( 
// (!\VGA|red[0]~29_combout  & (!\VGA|red[0]~8_combout  & (\VGA|red[0]~24_combout ))) # (\VGA|red[0]~29_combout  & (((\VGA|red[0]~33_combout )))) ) )

	.dataa(!\VGA|red[0]~8_combout ),
	.datab(!\VGA|red[0]~24_combout ),
	.datac(!\VGA|red[0]~33_combout ),
	.datad(!\VGA|red[0]~29_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~34 .extended_lut = "off";
defparam \VGA|red[0]~34 .lut_mask = 64'h220F220FEE0FEE0F;
defparam \VGA|red[0]~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y42_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "5DFFF00FFFF0000E0037FF80D587F8C0000000001C1FFE75CF3F3FFF0FFFFF13CDF80E2BDC93F3FFFFFFFFF91CDF87E2FDC86F3FFFFFE07731C3FB7E2F8CA6F3C6FFFC1EE38CFFBFE2D8CF6F31F8FFC70B3CCFE6FE208C8BF1386FFC67F7C4FC6FE268C99F138CFFF31EFB8FC6FE29FC99F09FE68FC85FC41CE7E21FDF3F02338FFC33FD5ED0FE2EDDF3F038831FF8BC52BC1FE2EDD9BF03E7287FCBC46E83FE2EDD9BF23E2F457CDDAF21FFE2EDD9BF25E37F9FBBC1E97FFE2EDD8BF78F9FF58C8D7FB9F8E2EDD8BF76F19710B2CD69BF9E2EDD8BE76FCA7EB381B8CBF3E2EDEC39FAFECE3529EFFB6FFF2EDEC39FEFCCEED603AEEEFFF2EDEC39F2F46FF698";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FBC17FFF2EDEC39FEF493D983F3CFEFEF2EDEC39F07E119D0B73B16FEF2EDEC39F47AF606EBCF27FFCF2EDEC39FE7E77976F1E0B5FCF2EDEC39FEDF17E1DF5D76BF8F2EDEC39FC3767ECF55B5EFFFF2EDEC39FC17E5FAD4B9F1FFFF2EDEC39FC57F2E60FF4B7FFFF2EDEC39FD57FAF435F6FFFFFF2EDEC39FD578CCC36BFFFFFFF2EDEC39FD57A23C37183FE7FF2EDEC39F9177839B3DA1F81FF2EDEC39FD172DBDFDF31F01FF2EDEC29DF07BAF4AFA63F5FFF2EDEC29DE1317BB0E631F1FFF2EDEC29DDE7FDF0FFFAAE1FFF2EDEC29D8B721F3FF5BFC1FFF2EDEC29D03F9FE3FC0E8F9FFF2EDEC29D07E13DFE71EC1BFFF2EDEC29D0FD3AFF368F36BFFF2EDE";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "C29D0F838F66B53C5BFFF2EDEEA9D07BFBB287F4DFECFF2EDEEA9D00D37F198FC63387F2EDEEA9D009F1FA58FF7F187F2EDEEA9D01CF9C0F9F3EED87F2EDEEA9D017FFDDCE79FD707F2EDEEA9D023EF0CF4DFEAE37F2EDEEA9D32CEFCDD40F61623F2EDEEA9D030723FEF311E723F2EDDEB5FFDF7CB7FF77FFFFFFE3FDEFDFFD062F7FF756FFFFFE3FDD6DEFE64277FF5C6FFFFF79FDD79EFEEDE57FE25EFFFFF75BDC2BEFFC07CFF00E1FFFFF75BDCE7DFFB5A9FE00FEFFFFF75FDCA7DFF8F0AF80306FFFFF75DD927C91F1A5F00FFFFFFFE62DFB35C27FF7FFFFFFFFFFFE65CF945EF9E7FFFFFF80FFFFE303FF55EFE7F3FFFFFC7FFFFFFF1F8FDEFF0F0FFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FF8FFFFFFD1DFFA9C0F8400FFFFC7FFFFE9F0F049C011400FFFFFEFFFFCD87F789CF51E00FFFFFFFFFFD2EEFE81CFF7F007FFFFFFFFFD5F7FE770FFFFFFFFFFFFEBFCEC79FF625E7FFFFFFFFFFDBFCB8F6F745FC3FFFFFFFF006FFCBAF3FBF1FFFFF000000001FF859EEF9C1F0000000000FFFFFB9FE7FFEC30000000000FFFFECA697F4E57E7FFFFFFFF00FFABBF09FDD883CFF00000000F2BE9C6DFCAF9F900FFFFFFFFF67FFD17F2FFB89FFFFFFFFFFFD39FA17FDCBF2DFFFFFFFFFFFAA7F437FEB6FE3FFFFFFFFFFFFFFFCF0FF72A0000FFFFFFFFFFE5EE01FF8EDC4FFFFFFFFFFFF5A87E0F37E9000000000000F76CACEAF8FCE6BFFFFFFFFFF3F258FE4";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF00FFFFF3AEFFFFFFFFFFFFFFFF9707DFD80F981F00000000E2BFC07FF4E7E5103FFFFFFFF001CFABFFF7E523F0000000FFF302F76FFF3F6C7FFFFFFFFFFFFA7DF77FEFF0000000000000DF71DE7BF7CFFFA00FFFFFF0038E3961BFFD6D88FFFFFFFFFFE76E4743008A600FFFFFFFFFF781E51AFFF1270000FFFFFFFFE7F87CAFFF178FFFFFFFFFFFFC700C0D7F6769FFFFFFFFFFFFFFFF4B67FC83AFFFFFFFFFFFFFFFFAD35F717FFF00FFFFFFFFFFFF6E34FF";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N6
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h535300F053530FFF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N21
cyclonev_lcell_comb \VGA|red[1]~35 (
// Equation(s):
// \VGA|red[1]~35_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [2])) # (\VGA|red[0]~30_combout ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|red[0]~30_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~35 .extended_lut = "off";
defparam \VGA|red[1]~35 .lut_mask = 64'h0F000F005F555F55;
defparam \VGA|red[1]~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "3EDE8DC3F0F03560C81AEFBFC37CD8CD7FFF3FCF5FBA8CFFFEE6B4EE2FFFFFFFF72DA087CFC79BA54BFFFFFFFFDE8ABEBDFFD62E0CFFFFFFFFF0EA0010CF55917944FFFFFFFF03411436F6B8B3CCFFFFFFFFF46F77D9FC4918FAFEFFFFFFFFB53E9C170C30C61F8FFFFFFFF6F2E58BFF99CCBFF7FFFFFFFF7E8A4CEF76A77B7FEFFFFFFFF7F0B4F394562A6BFEFFFFFFFF7FAC92BFB844657FCFFFFFFFFBFFF10C1514837FFCFFFFFFFFBF9AC5B96A97017FBFFFFFFFF7FDD0AF93927DDDE7FFFFFFFF1FD910DC7BFF6DDCFFFFFFFFF2FFCEC3FA0F81D10FFFFFFFFF1FE5E86862768FFFFFFFFFFFFFFEF96F40A78FFFFFFFFFFFFFFFEDE9C94A621FFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFFCE8E657A0F9FFFFFFFFFFFFFFCF441E7AA23FFFFFFFFFFFFFF8F8625B2D1CFFFFFFFFFFFFFF99C95C52015FFFFFFFFFFFFFF9F442982313FFFFFFFFFFFFFFDC7D8E96073FFFFFFFFFFFFFFFF86984C4DFFFFFFFFFFFFFFFFF7838C8AEBFFFFFFFFFFFFFFFFB64D3093FFFFFFFFFFFFFFFFFE9C1A097DFFFFFFFFFFFFFFFFD58BF05C7FFFFFFFFFFFFFFFFFB64906F7FFFFFFFFFFFFFFFFC0A4C0617FFFFFFFFFFFFFFFFC8347BE54FFFFFFFFFFFFF833A59C7BEC5FFFFFFFFFFFFFCE7FB8A91C64FFFFFFFFFFFFFF9F9097E5DB7FFFFFFFFFFFFFF9FCA97E9C91FFFFFFFFFFFFFCFFD390B78BDFFFFFFFFFFFF7BFF9B354B12BFFFFFFFFFFFF37FF2D26A";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "3CEBFFFFFFFFFFFF37FEBB2892209FFFFFFFFFFFF7FEC8C644F5DDFFFFFFFFFFFF6FF0ACD2DB1F5FFFFFFFFFFFFEF3A12893C023FFFFFFFFFFFFDFA7E7EB77772FFFFFFFFFFFFDF9B17CD1BA48FFFFFFFFFFFF9FC470293C330FFFFFFFFFFFFBFBD0799C137FFFFFFFFFFFFF3F0B06F3DB57B19E7FFFFF83C0F917792C61B3FBF7FFFFFCF89FA0852569DF7E3FBFFFFFFE33FF7493474FEEB7FFFFFFFF9F6EBC49782B3F075FDFFFFFCFFF71B1470A562471FDFFFF7BFFFCFC2B4ADF068AEFDFFFF37FFFE0E64F3F2AB8E5FDFFFF37FFEE7CB43FFF7FE217CFCFF7F8FB2855B9FFF845F30B8FFF6FF76B3BF117FECF40ED8AFFFEFFC9B2FE37FFDD4FBC07C7FF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "DFDC20FFDCFFFC611654BFFFFDF819CC2763BFCA61FCE478FF9FD3C0381FD8FC0CE0B6FD8FFBF70E877903DFEEBA4A0F00FF3FC9F762EAFEFFF803225C87F708193165CFFFFFD9EA2F21308667ABEC50FFFFCA7C0AAB20B2365E83D58FFFFF3BB582F73BA1ED83A0EDFEF3E58F0AAD69824BC17E23BF9FDFF10EDA2CB042EE02A290C7FDFC0F804C81BA138952DCC1FFFFFE1061C7334B039D30D93FF9FFF639242A31F71C979FC7BF3FFF87B756AF029203B3FCF8FFFFFFF9ECC5138CB9C7FF9F3FFFFFFB44C0470341541FFBEFFFFFFB0FBD41BFE4F088FFBDFFFEFFAE927204FA61190FF71FFFD8027F993F0860A97FBF7BFFFDFF17FE275CC0334FFDEFBF";
// synopsys translate_on

// Location: M10K_X5_Y53_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFD9744E57FFCF5FFFFFFFFFFFFD455B7A42FBB6FFFFFFFFFFFFD551FDC926A56FFFFFFFFFFFFD5453780A87CEFFFFFFFF353E121787C3881FBFFE04FFFC87FE1C00FC728CFB9F18DFFE96D4926FFFFC2267791F11FFF85A16F800FF9FABB546FC3FFFFF878D50CF8FEA22A2DFFFEF7FCC853EE4C80EE94A12FFF8FBFEDF914E94C07A363A8FFF3FBFAE7AE2C55070F03FBFDFF2FDFA059E54D0B7C1E6CE867F5F3E3DB1CF8FA4B2DB18851BF5F3690E0B438D791273C9B05FD0E3E0548E294B5C1E91B2F1FE07B28CF082309BE5B8D6360FAFDB6E039F1BFFE92654315D7BFD";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N30
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout )))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N18
cyclonev_lcell_comb \VGA|red[1]~36 (
// Equation(s):
// \VGA|red[1]~36_combout  = ( \VGA|red[0]~32_combout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ) ) ) # ( !\VGA|red[0]~32_combout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~36 .extended_lut = "off";
defparam \VGA|red[1]~36 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \VGA|red[1]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N15
cyclonev_lcell_comb \VGA|red[1]~37 (
// Equation(s):
// \VGA|red[1]~37_combout  = ( \VGA|red[1]~36_combout  & ( ((!\VGA|red[0]~24_combout  & ((\VGA|red[1]~35_combout ))) # (\VGA|red[0]~24_combout  & (!\VGA|red[0]~8_combout ))) # (\VGA|red[0]~29_combout ) ) ) # ( !\VGA|red[1]~36_combout  & ( 
// (!\VGA|red[0]~29_combout  & ((!\VGA|red[0]~24_combout  & ((\VGA|red[1]~35_combout ))) # (\VGA|red[0]~24_combout  & (!\VGA|red[0]~8_combout )))) ) )

	.dataa(!\VGA|red[0]~8_combout ),
	.datab(!\VGA|red[0]~24_combout ),
	.datac(!\VGA|red[0]~29_combout ),
	.datad(!\VGA|red[1]~35_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[1]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~37 .extended_lut = "off";
defparam \VGA|red[1]~37 .lut_mask = 64'h20E020E02FEF2FEF;
defparam \VGA|red[1]~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFF0F5FFFFFFFFFFFFFFFFD86FFF20FFD700FFFFFFFF1C83FBFFFB0FC9FFFFFFFFFFF0003F57FFE0EEC7F0FFFFFFFFF3507F1FFE7CDFFFFFFFFFFFFFF393E4FFFFF1FFFFFFFFFFFF3FE7CF77FFDBE00000000000007F4BF77F3E6380FFFFFFFFFFE00F5FF7F5C5F000000000000F81F2B87F7998FFFFFFFFFFFFE000CCFBFB800FFFFFFFFFFFF3FFFE4E5F6088FFFFFFFFFFFFFFFFF77DF4FB9FFFFFFFFFFFFFFFF5CEDFE3CBFFFFFFFFFFFFFFFF9D39FF";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "74BFFFFFFFFFFFFFFFF3E72FF74BFFFFFFFFFFFFE000BF13FBD7FFFFFFFFFFFFF3FFFC77BFBD7FFFFFFFFFFFFF3FFFC71BFD87FFFFFFFFFFFFFFFFFC77FFB87FF9FFFFE11FFFFFDFC71FFC87FE07FFF808FFFFF9FC7BFFD87FC01FFF87CFFFFF9FC7DFFD87FC03FFFC1DFC7FF9FC7B9FD87FE01F7FF03F80FF1FC739ECD7FFC65E6FC1E66FEFFC79BECD7FFFC959FF7EDE0FFFC79BEAD7FFF9D1BFF79B2A7FFC79BEAD7DFF14A6FF38AE73FFC79BEAD7D3F67CB7C123F8FFFC79BEBD78BEAEF2F006FF97FFC79BEBD78DEED65B332FB8FFEC79BEBD78DE4A9C0397E2AFFCC79BF8FBE9FBFF93E6D9FAFFFD79BF8FBEDF8EFCBED3FE97FFD79BF8FBE1FC7E71FA";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFF9FFFD79BF8FBE1FB5DFA6FE1C9BFFD79BF8FBEFF95D5DD3A38B7FFD79BF8FBEFF82EFE276F1F7FFD79BF8FBEFBB9BCFBF767ABFFD79BF8FBEF37DB851E9DAD9FFD79BF8FBEF0F85D3FEBAD1FFFD79BF8FBEF0FF8E7B772BFFFFD79BF8FBEF4FF27D5F657FFFFD79BF8FBEE4FFCBBA8EBFFFFFD79BF8FBEE4FFCBD6BE7EFFFFD79BF8FBEE4FC99ABF53DFFFFD79BF8FBEE0FB00DFBA9AFFFFD79BF8FBEE0FB7FE73D7CFFFFD79BF8EBEE09C738BE4FFFBFFD79BF8EBEF0F8D7C6FF31FFFFD79BF8EBEE1F0AFFFFF3EFFFFD79BF8EBEF7FDDE7F3BF6FFFFD79BF8EBEFFF07175BBF007FFD79BF8EBEFFE33678E5FC07FFD79BF8EBEFFCF7943FA78E7FFD79BF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "8EBEFFBD65FEFC5B37FFD79BFAEBEFF4F39D15F2CF7FFD79BFAEBEFFB71F359F5C5FFFD79BFAEBEFE6E6E932F5E7FFFD79BFAEBEFF0CBEDE0FBE9FFFD79BFAEBEFF3CFEFFB5FFB7FFD79BFAEBEFC7EFABCDEFF9FCFD79BFAEBECC1EDC7A8FFFBFCFD79BFAEBEFC8EB3FD71662FCFD79BEA3FFFE47DAFFFAFFFFFFC7DFEA3FFFE7CE9FFFA49FFFFC7DFE8AFFFF56F3FFF995FFFFCFFFE8BBFFF0F2BFFFCD1FFFFCF7FE8EBFFFED03FFFFDDFFFFCF7FE8A3EFFDE8FFFFFFFFFFFCF7BE8E3EFF6787FFFFC0FFFFCF7BE8E3EFFFE7EFFFFFFFFFFCF5BFED3EDFFFFFFFFFFFFFFFCF5DFEF3C07FFFFFFFFFFFFFFC63DFFE3C01FFFFFFFFF8FFFFD997FCDBC00FFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFF0FFFFDCDBFACBEF07FFFFFFFF8FFFFD73FFD4BEFEFFFFFFFFFFFFFFD07CF66BEFFFFFFFFFFFFFFFFC22FF66BEFFFFFFFFFFFFFFFFC77FF6BFBFFFFFFFFFFFFE7FFF371FF079FFFFFFFFFFFFC7FF93F8FBBBF0000000000FF1FFFC3FCFF8FFFFFF00000000FFFF39FFF7DCF0000000000FFFFFC77DFF4F17FFFFFFFFFF00FFF0BF8FFC76AFFFFFFFFFFFFFFCC7E9FFAFEDC300FFFFFFFF03D8BFDBF09FE070000000000F7B07E0FFCFBFD7FFFFFFFFFF0143FA0FFEF9E93FFFFFFFFFFFF47F80FFF357FFFFFFFFFFFFFFFFFF0FFF81CFFFFFFFFFFFFFFF91FFEFFFF338FFFFFFFFFFFF9C1CF8FFFFEFF0000000000F7901FF3F7FFC87FFFFFFFFFFFFF89FF7";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N36
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ) ) ) ) # ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout )) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout )) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h35353535000FF0FF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N3
cyclonev_lcell_comb \VGA|red[2]~38 (
// Equation(s):
// \VGA|red[2]~38_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [2])) # (\VGA|red[0]~30_combout ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|red[0]~30_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~38 .extended_lut = "off";
defparam \VGA|red[2]~38 .lut_mask = 64'h0F000F005F555F55;
defparam \VGA|red[2]~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "ADEE565FB3FB73C5F8EB67CFFE0A3DE2FFFF7FDD27A64C7CFE4061158FFFFFFFFA3BF733CFD69641C9FFFFFFFFF26EF7BBFF9F738C9FFFFFFFF3AA7EBFCFE765AA52FFFFFFFFAD447C8FF3C8DBE45FFFFFFFFAA23C7E6F75FF0E7CFFFFFFFF5B1BA4FFF663C9AFFFFFFFFFF7353A6C706ADB81FBFFFFFFFFFF9F10BF2A2BFEBFFFFFFFFFFFF849617347C9BFFFFFFFFFFFFFEF1ACDA047957FFFFFFFFFF7F871C13ED53917FFFFFFFFFF7FFFC6040C1260EFCFFFFFFFF3FCBC37C73C20CEF8FFFFFFFF3F984D2DA0C69C3F0FFFFFFFF1FABBEAF00C1A03F0FFFFFFFF0F88BAF15B6E9FFFFFFFFFFFFFFFEF23D836C9FFFFFFFFFFFFFFFD0915F3715FFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFD8D83531EDFFFFFFFFFFFFFFFE96BFE31FFFFFFFFFFFFFFFFFFE4AC33391FFFFFFFFFFFFFFFF70D663E9BFFFFFFFFFFFFFFF9ABD403E8FFFFFFFFFFFFFFFB9597197DD3FFFFFFFFFFFFFFFF1F824FDB3FFFFFFFFFFFFFFFF76900F8CFFFFFFFFFFFFFFFFFD0AB0FA6FFFFFFFFFFFFFFFFFA9159FA07FFFFFFFFFFFFFFFFDD574F2FDFFFFFFFFFFFFFFFFD7DE1F3ADFFFFFFFFFFFFFFFFF59F5F3CDFFFFFFFFFFFFFFFFFD0F77166FFFFFFFFFFFF000FB90FE71A6FFFFFFFFFFFF001F811CF71C7FFFFFFFFFFFF007F72118B015FFFFFFFFFFFF007F4A1463007FFFFFFFFFFFF03FFE31F5540FFFFFFFFFFFFF07FFC5B91DDA5FFFFFFFFFFFF0FFF679A1";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "DD0DFFFFFFFFFFFF0FFF339FD583BFFFFFFFFFFFF0FC9A6F2DA1F3FFFFFFFFFFFF1FE907D7E3DB6FFFFFFFFFFFF1FE51AF7DD4A2FFFFFFFFFFFF3F8B3A459BD17FFFFFFFFFFFF3FE722FBB89DBFFFFFFFFFFFF7FD196E3AE4C6FFFFFFFFFFFF7FA9D5A105488FFFFFFFFFFFFFF0C4581CA1D6FFF8FFFF00038F93B5EAC76EA87F8FFFF00076F8CB474E66DF7FFCFFFF001F6FDE3FCAFE044ABFCFFFF007F1F10954EFFD1F27FEFFFF03FFFACC0DF2C9D6FE1FEFFFF07FFF3C4AC1BE4B0D91FEFFFF0FFFFBA3203BFACE6BBFEFFFF0FFFF06039FDFDC816037FEFF0FCEF8BCD097FFF37F903FEFF1FFAF47C32CFFCD79334ADFFF1FE839EA14DFFF73036EDFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "3FCB71F50EBFFAE7C6F83FFFF3FA7336CE17FFE341088BFFFF7F6C1D63673FFAE0BFCCE7FFF7F320F432CF8F55C66BA01FFFFF232F86E6FAFFD87A5CE20BFBDE761117FFFFFDBD652C33577EE8D88133FFFFE9845983F588B86607243FFFFE7400A9680316F6268243FFFFF2CE47E94133FD70DD30FFEF3F8D03311B3C8DCE31148FF8F3FE2EDF0FB039FC772ED3FE0F1FFEE35B39FCCC0376FE3FC0F7FFF7B1E799F007135FBFF84FFFFFCE983B60E31B09AFFF07FFFFFF913FACFC055A45FFE0FFFFFFEE816F3000E5B37FFC1FFFFFF38729A0701636AFFFC3FFFF00ECF001C3F9CB47FFF8FFFFE0027EF60A05B314FFCF87FFFEFF5FFED63794CD6FF8F07F";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFE23A2B6A600FBFFFFFFFFFFFFE6DDB85CDAD79FFFFFFFFFFFFEA7CEF36EAD79FFFFFFFFFFFFEFB53877DB3D1FFFFFFFE437F3D1807F2D00A17F003FFE75FF70700FF9B038C7FE03FFF1931E60FFFF0C1EE9CFFEFFFFFEDEDFFFFFF1F9889DBFFFFFFFD05FDB03F80191B39BFFFFFFFD55D3AE3C701D833E1FFFFF7FF8610BE73CFF9F7EFEFFFCF7FD9FC683CCF7F003B673FFCF3FE36D23FC5C41182F3866F9F7FA325C2D733C7753675C3F9F7BF93674189F3FE9CFD89DF9F75B567BE39DB2F8689FBC7F8FF0410FF40C817C9F7618AEFCFE80EFE70201FF1A908ACA8FCFE";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N12
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h303F303F0505F5F5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N0
cyclonev_lcell_comb \VGA|red[2]~39 (
// Equation(s):
// \VGA|red[2]~39_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|red[0]~32_combout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|red[0]~32_combout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~32_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~39 .extended_lut = "off";
defparam \VGA|red[2]~39 .lut_mask = 64'h03FF03FF03030303;
defparam \VGA|red[2]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N42
cyclonev_lcell_comb \VGA|red[2]~40 (
// Equation(s):
// \VGA|red[2]~40_combout  = ( \VGA|red[0]~24_combout  & ( (!\VGA|red[0]~29_combout  & (!\VGA|red[0]~8_combout )) # (\VGA|red[0]~29_combout  & ((\VGA|red[2]~39_combout ))) ) ) # ( !\VGA|red[0]~24_combout  & ( (!\VGA|red[0]~29_combout  & 
// (\VGA|red[2]~38_combout )) # (\VGA|red[0]~29_combout  & ((\VGA|red[2]~39_combout ))) ) )

	.dataa(!\VGA|red[0]~8_combout ),
	.datab(!\VGA|red[0]~29_combout ),
	.datac(!\VGA|red[2]~38_combout ),
	.datad(!\VGA|red[2]~39_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~40 .extended_lut = "off";
defparam \VGA|red[2]~40 .lut_mask = 64'h0C3F0C3F88BB88BB;
defparam \VGA|red[2]~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "9891C8207FF8F0520907CFFFEC5A0478FFFFFFE158BC44FFFC8F4B347FFFFFFFF3EFE7C78FEA644DF6FFFFFFFF2A6EF9FDFCA048EB6FFFFFFFFDA27E93EFE8069B2FFFFFFFFFCC077FFEF988E7F3EFFFFFFFFCE047D9FF79FF68FFFFFFFFFFE24C3D4FF0BFCBFFFFFFFFFFFFD143E3FF13389BFFFFFFFFFFFF441F970E21067FFFFFFFFFFFFFD19671F625C7FFFFFFFFFFFF981D93A15A52FFFFFFFFFFFFFD91FA3C45E0EFFFFFFFFFFFFFC6C78BED1EDFFFFFFFFFFFFFFD2C3E0B80E23FFFFFFFFFFFFFDEC1E3080EE3FFFFFFFFFFFFFCC60EA18084FFFFFFFFFFFFFFFA64AA9396BFFFFFFFFFFFFFFFD8F3413953FFFFFFFFFFFFFFFF9417A39C3FFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFE801633F03FFFFFFFFFFFFFFFF080B13F39FFFFFFFFFFFFFFFF5808C3F6BFFFFFFFFFFFFFFFF6C7943E3BFFFFFFFFFFFFFFFF8E7AC3E4BFFFFFFFFFFFFFFFF7E79A7CAFFFFFFFFFFFFFFFFF7A26FFCEFFFFFFFFFFFFFFFFFFA277F9DFFFFFFFFFFFFFFFFF9A35FF91FFFFFFFFFFFFFFFFFC31C7F977FFFFFFFFFFFFFFFFF71F3F1F7FFFFFFFFFFFFFFFFF51F6F1B7FFFFFFFFFFFFFFFFF75E2F197FFFFFFFFFFFFFFFFFFDE5A25FFFFFFFFFFFFFFFFFCB054A2DFFFFFFFFFFFFFFFFF8B044A29FFFFFFFFFFFFFFFFFFA0CD22AFFFFFFFFFFFFFFFFFA208F22CFFFFFFFFFFFFFFFFF4B08A6297FFFFFFFFFFFFFFFF892AEE3C7FFFFFFFFFFFFFFFF092B2";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "E3BFFFFFFFFFFFFFFFFF7D28FE75DFFFFFFFFFFFFFFFDC00217EB1FFFFFFFFFFFFFFFC0043B7E95FFFFFFFFFFFFFFF05500287A5FFFFFFFFFFFFFFFB35272A6E5FFFFFFFFFFFFFF8EBDD73A22FFFFFFFFFFFFFFF9A2D997CA23FFFFFFFFFFFFFFF12CF765A20FFFFFFFFFFFFFFD1AC9FD1BC4FFFFFFFFFFFF5FC936FDF9CE37FFFFFFFFFFFDFC83665F1AF147FFFFFFFFFF1F32BD53F19F0E7FFFFFFFFFFFF501999FEB68F3FFFFFFFFFFFC8114ABFFA9D7BFFFFFFFFFFFA01BD73F3E5D7DFFFFFFFFFFF64342BFF5DB7EAFFFFFFFFFFF1A67427F9B3070CFFFFFFFFFFB3CF98FFD89C49BCFFFFFFFC137F6FFFFE74C8689FFFFFFF0A9ECDCBFFEDDB32FCFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFEFDDF9B87FFFFEC609BFFFFFFC5FD708CFFFBA774DE6FFFFFF88A14013FFFF275B2293FFFFFAD0F8030FFFFB7D64D8BFFFFF8EBF0157FDFFEE32C08627FC46805F0CBFFFFE9B632FE2CFAEB013E057FFFFFA6447835C731074F0387FFFFF330798E0030FF83ECBC7FFFFFB0E7E6B71CC0E7FC2507FFFFFC643F707C00F0EF0697FFFFFFFC51F307FC8000F16DFFFFFFFFFD578010030FCF231FFFFFFFFF881E877FFF8EBEE7FFFFFFFFFEDDF031F031C4EDFFFFFFFFFFF7A306C00063883FFFFFFFFFFF39370F0FF26D7FFFFFFFFFFF7F2243FFFF7A79FFFFFFFFFFF1F17A0FFF8D4C3FFFFFFFFFFF2FD0DBC0C9583FFFFFFFFFF008FF4E95859439FFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFC42BC795A0FFFFFFFFFFFFFFF89A6FF3B34FFFFFFFFFFFFFFF2D100F06B13FFFFFFFFFFFFFF417DFFFB4A7FFFFFFFFF80FF8BE007F31FF0CFFFFFFFF83FF41F00FFE3FF44FFFFFFFFE7FF4A0FFFF0FFE14BFFFFFFFFF08D00FFFFE07879C1FFFFFFFE0AF20FFF800707E48FFFFFFFE602391FC000380181FFFFFFFC841F81F03007F7EA9FFFFFFFD10F98FC3F7FFF3CAEFFFFFFFB48E1FC3C07E1F315D0FFEFFF1BC63EE26FFA99202E07FEFFCAEC7F40E4F2F4F10375FFEFF95F87814C3B0A896E141DFFFE2BD0F095F81009E07F86DFFFEF50FEFB00FFFE3C80B3C0FFFE";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N36
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h0A0A22775F5F2277;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N27
cyclonev_lcell_comb \VGA|red[3]~42 (
// Equation(s):
// \VGA|red[3]~42_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout )) # (\VGA|red[0]~32_combout ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~32_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~42 .extended_lut = "off";
defparam \VGA|red[3]~42 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|red[3]~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "787FFFFFFFFFFFFFFFF7D3FFC787FFFFFFFFFFFFFFFFFDBEFCEFFFFFFFFFFFFFFFFFFFF1FFCEFFFFFFFFFFFFFFFFFFFF1FF8FFFFFFFFFFFFFFFFFFFFF7FFAFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFF7FFFFFFFFF5FFEFFFFFFFFFF83FFFFFFFFF1FFEFFFFFFFFFFE3FFFFFFFFF5FFEFFFFFFFFFFFFFFFFFFFFFDFFEEFFFFCF7FFFFF857FFFFF5FFEEFFFF6CC7FFFF617FFFFF5FFAEFFFF4091FFFE0C9FFFFF5FFAEFFFF9BEDFFFD3D6FFFFF5FFAEFFFFEFF2FFF9FF63FFFF5FFAEFF7F4FE07FF2BFD3FFFF5FFAEFF3F1DFD7CC9E7DBFFFF5FFAEFF3F5E3D7C69C7FBFFFF5FFAE7F7FBCFC9FEBFF83FFEF5FFAE7F3FAEFE99C77FE3FFEF5FFAE7FFFA7FF609";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "F7EC3FFEF5FFAE7FFFFBE3C81FFE47FFEF5FFAE7FFFCBE3DA3CFD8FFFEF5FFAE7FFFCEF1E8F8750FFFEF5FFAE7FFFC47078F8E55FFFEF5FFAE7FFFE17CBDF3C43FFFEF5FFAE7FFFFFBE1FCDC3FFFFEF5FFAE7FFFFFBE67B7B7FFFFEF5FFAE7FFBFF97733FEFFFFFEF5FFAE7FFBFF4BB97DDFFFFFEF5FFAE7FFBFF7C915BBFFFFFEF5FFAE7FFBFFCBC7707EFFFFEF5FFAE7FFFFCC5E7337CFFFFEF5FFAE7FFFFC43FF78F8FFFFEF5FFAF7FFFFFE7F4FEC7FFFFEF5FFAF7FFFFFC7F9FE6FFFFFEF5FFAF7FFFFF9FFFFF4DFFFFEF5FFAF7FFFFE3FFFFF9CFFFFEF5FFAF7FFFFD7EFB7DD8FFFFEF5FFAF7FFFF4F8F2F86EFFFFEF5FFAF7FFFE4F0FEF2791FFFEF5FF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "AF7FFFDBF5EFB8BF0FFFEF5FF8F7FFFD7C7987C1C87FFEF5FF8F7FFF33E7A3EE4F07FFEF5FF8F7FFF7FFE2F374FA7FFEF5FF8F7FFE5EFFFF6B1FE7FFEF5FF8F7FFE5EFFBE71FEDFFFEF5FF8F7FFF5FFE7EB1FFD7FFEF5FF8F7FFF4FE3FCF5BF97FFEF5FF8F7FFF7EDBF8E33EC7FFEF5FF8E3FFF77E5FFFC3FFFFFFF5FF8E3FFFA3A7FFFCBDFFFFFF5FFAF3FFF98EFFFFE1BFFFFFF5FFAE7FFFF11FFFFF20FFFFFFDFFAF7FFFF1FFFFFF3EFFFFFFDFFAFFFFFE077FFFFFFFFFFFFDFFAFFFFFFF7FFFFFFFFFFFFFDFFAFFFFFFFFFFFFFFFFFFFFFDFF9FFFFFFFFFFFFFFFFFFFFF1BF9FFFFFFFFFFFFFFFFFFFFF5BF8FFFFFFFFFFFFFFFFFFFE6FBFE67FFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFE253FBF7FFFFFFFFFFFFFFFFFE193FFB7FFFFFFFFFFFFFFFFFE1F3FC97FFFFFFFFFFFFFFFFFE371F797FFFFFFFFFFFFFFFFFE6E1FE0FDFFFFFFFFFFFF1FFFE8FEFFCFEFFFFFFFFFFFF3FFFCDFFFFA7FFFFFFFFFFFFFFFFF83FFF39BF0000FFFFFFFFFFFFC5FFF3D9FFFFFFFFFFF00FFFFCFFFF3FDFFFFFFFFFFFFFFFFFEFFFF3F29FFFFFFFFFFFFFFF03FFFF13BBFFFFFFFFFFFFFC1F3FBFFF7F9000000000000F7DDFFFFFF0F9E0FFFFFFFFFFFED3FDFFFF07F20FFFFFFFFFFFF2FFFFFFFC8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFF08FFFFFCFFFFFFFFFFFFFFFFFFFFF7FF8";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFEF9FFFFFFFE000000000000097FCFFFFFFA1FFFFFFFFFFFFFF5FEFFFFFFC000F00000000F361FEFFFFFF1FFFFFFFFFFFFFFCFFFBFFFFBBFFFFFFFFFFFFFFF89F8FFFF4FFFFFFFFFFFFFFFF8278FFFF3F7F00000000001FF01B8FF7CBFFFFFFFFFFFFF07E0DF93F3C7FFFFFFFFFFFFF1FFFE7C7F31FFFFFFFFFFFFFFFFFFF0EFFBAF7FFFFFFFFFFFFFFFFFE6FFFFC7FFFFFFFFFFFFFFFFFBFFFFF87FFFFFFFFFFFFFFFF7C3FFC";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N30
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h20252A2F70757A7F;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N51
cyclonev_lcell_comb \VGA|red[3]~41 (
// Equation(s):
// \VGA|red[3]~41_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [2])) # (\VGA|red[0]~30_combout ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|red[0]~30_combout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~41 .extended_lut = "off";
defparam \VGA|red[3]~41 .lut_mask = 64'h3300330077557755;
defparam \VGA|red[3]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N21
cyclonev_lcell_comb \VGA|red[3]~43 (
// Equation(s):
// \VGA|red[3]~43_combout  = ( \VGA|red[3]~41_combout  & ( (!\VGA|red[0]~29_combout  & ((!\VGA|red[0]~24_combout ) # ((!\VGA|red[0]~8_combout )))) # (\VGA|red[0]~29_combout  & (((\VGA|red[3]~42_combout )))) ) ) # ( !\VGA|red[3]~41_combout  & ( 
// (!\VGA|red[0]~29_combout  & (\VGA|red[0]~24_combout  & (!\VGA|red[0]~8_combout ))) # (\VGA|red[0]~29_combout  & (((\VGA|red[3]~42_combout )))) ) )

	.dataa(!\VGA|red[0]~29_combout ),
	.datab(!\VGA|red[0]~24_combout ),
	.datac(!\VGA|red[0]~8_combout ),
	.datad(!\VGA|red[3]~42_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[3]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~43 .extended_lut = "off";
defparam \VGA|red[3]~43 .lut_mask = 64'h20752075A8FDA8FD;
defparam \VGA|red[3]~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFEBFFDFFFFFFFFFFFFFFFFFFF7EBFF9FFFFFFFFFFFFFFFFFFFFFBFF9FFFFFFFFFFFFFFFFFFFFFBFF9FFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFBFFFFFFDFFFFFFFFF03FFFFF80FFFFFFDFFBFFFFFE00FFFFF007FFFFFDFFBFFFFFD7A3FFFE9E9FFFFFDFFBFFFFFAFD9FFFDBF9FFFFFDFFBFFFFF9FEDFFFB7F8FFFFFDFFBFFFFF9EF4FFF0FF87FFFFDFFBFFFFFDDF8FFF3FFA7FFFFDFFBFFFFFDFFCBFD3FFDFFFFFDFFBFFFFFDFFFBF8FFF9FFFFFDFFBFFFFFCFFF9F1";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "FFE3FFFFFDFFBFFFFFDBFFC7BFFD3FFFFFDFFBFFFFFEDFFF8FFFA7FFFFFDFFBFFFFFF7FFFE7FFFFFFFFFDFFBFFFFFF87FF7FFF4FFFFFFDFFBFFFFFFE3FFDFFFBFFFFFFDFFBFFFFFFFDFFFFFAFFFFFFFDFFBFFFFFFF1F9FFF2FFFFFFFDFFBFFFFFFFCF8FFEDFFFFFFFDFFBFFFFFFFEFC7FDBFFFFFFFDFFBFFFFFFFEDEFF97FFFFFFFDFFBFFFFFFFF5FFB2FFFFFFFFDFFBFFFFFFFFEFFF6FFFFFFFFDFFBFFFFFFFE1FFFCFFFFFFFFDFFBFFFFFFFDBFFFDBFFFFFFFDFFBFFFFFFF8FFFFF1FFFFFFFDFFBFFFFFFF1FFFFF9FFFFFFFDFFBFFFFFFFBFFFFFCFFFFFFFDFFBFFFFFFEBFF9FFE7FFFFFFDFFBFFFFFF87FF1FFFDFFFFFFDFFBFFFFFF5FFE87DF0FFFFFFDFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "BFFFFFEDFBD87FFBFFFFFFDFFBFFFFFD3FFB75FFF3FFFFFDFFBFFFFFFFFF2F1FBEBFFFFFDFFBFFFFFAFFF9FCFBF9FFFFFDFFBFFFFF9FFDBFF7FF9FFFFFDFFBFFFFF9FFB7FFBFF8FFFFFDFFBFFFFF9FF7FFF8FF8FFFFFDFFBFFFFF9FEDFFF97F8FFFFFDFFBFFFFFAFC0FFFDBF5FFFFFDFFBFFFFF8FFFFFFFFEFFFFFFDFFBFFFFFC0DFFFFF01FFFFFFDFFBFFFFFE01FFFFFE0FFFFFFDFFBFFFFFFEFFFFFFFFFFFFFFDFFBFFFFFFEFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFDFFAFFFFFFFFFFFFFFFFFFFFFDFFAFFFFFFFFFFFFFFFFFFFFFDFFAFFFFFFFFFFFFFFFFFFFFF5FFAFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFFFEBFFD7FFFFFFFFFFFFFFFFFFFEBFFE7FFFFFFFFFFFFFFFFFFFC7FFE7FFFFFFFFFFFFFFFFFFF87FFFDFEFFFFFFFFFFFFFFFFF2FFFF5FFFFFFFFFFFFFFFFFFF7FFFFAFFFFFFFFFFFFFFFFFFF7FFFFD7FFFFFFFFFFFFFFFFFEFFFFFFBFFFFFFFFFFFFFFFFF1BFFFFECFFFFFFFFFFFFFFFFFD7FFFFFA7FFFFFFFFFFFFFFFFEFFFFFFF8FFFFFFFFFFFFFFE03FFFFFFEFFFFFFFFFFFFF081CFFFFFFF7DFFFFFFFFFFFFFF37FFFFFFFFFC0FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y55_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000008FFFFFFFFFC1FFFFFFFFFFFFFF3FFFFFFFF7FFFFFFFFFFFF0C807FFFFFFDCFFFFFFFFFFFFFFF0BFFFFFF37FFFFFFFFFFFFFFFFDFFFFFEDFFFFFFFFFFFFFFFFF2FFFFFD1FFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFEDFFFF8FFFFFFFFFFFFFFFFFFF5FFFF2FFFFFFFFFFFFFFFFFFF8FFFFBFFFFFFFFFFFFFFFFFFFBFFFEBFFFFFFFFFFFFFFFFFFFDFFFD7FFFFFFFFFFFFFFFFFFFEFFFD";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N27
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ) ) ) ) # ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h5353535300F00FFF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N33
cyclonev_lcell_comb \VGA|red[4]~44 (
// Equation(s):
// \VGA|red[4]~44_combout  = (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (((\VGA|red[0]~30_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|red[0]~30_combout  & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )))

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~30_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~44 .extended_lut = "off";
defparam \VGA|red[4]~44 .lut_mask = 64'h03AB03AB03AB03AB;
defparam \VGA|red[4]~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFF8CC077360FFFFFFFFFFFFFFFF12BFFF86CFFFFFFFFFFFFFFFC9E0FF016BFFFFFFFFFFFFFFF9561FFF8F93FFFFFFFFFFFFFD9F007FC1FF4BFFFFFFFFFFFFD5F00FF03FF29FFFFFFFFFFFED20FFFF0FFE097FFFFFFFFFF2600FFFFFFF8047FFFFFFFFFF9000FFF8FFF00167FFFFFFFF8A038FFC0FFF80046FFFFFFFF281F8FF00FFFF7E8CFFFFFFFE70FF8FC007FFF3F98FFFFFFFCB0FFFC03F801F3EC6FFFFFFFC407FE01E0FC1E3FE2BFFFFFF0007F4FA3F358F1FF083FFFFE0107802404F3D00FF093FFFFC010F04C07EFF3407F82BFFFF206FE0DFFFFFFCA00BFC3FFFF";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00FFC55FFFF7FF9409FE1FFFF79BFC77FFFFFFFE20BFCDFFFFE07777FFFFFFFFFF9FE7AFFFE007A1BFFFFFFFFFD86EF87EFF407E67FFFFFFFFFEA27EA7FFC8078AFFFFFFFFFFF4877D3FFE08F1CFFFFFFFFFFF3477C7FFF1FFA9FFFFFFFFFFFC2F3CDFF13FCB1FFFFFFFFFFFE073E0FFE3F887FFFFFFFFFFFFF71FFFFD3F05FFFFFFFFFFFFFB51F2FE07E3BFFFFFFFFFFFFFC81FB7485E1FFFFFFFFFFFFFFFC1F8F145E7FFFFFFFFFFFFFFE9C79B2C1E4FFFFFFFFFFFFFFE3C3E7080EFFFFFFFFFFFFFFFE6C1E8080E9FFFFFFFFFFFFFFF3E0E618087FFFFFFFFFFFFFFF4E0E6B3F07FFFFFFFFFFFFFFFE5E13B3F2FFFFFFFFFFFFFFFFEDC3053F37FFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFF4C3203F27FFFFFFFFFFFFFFFF4C39C3F27FFFFFFFFFFFFFFFFCC3903F17FFFFFFFFFFFFFFFF0C6A43E77FFFFFFFFFFFFFFFF2E68C3E47FFFFFFFFFFFFFFFFBE6937C47FFFFFFFFFFFFFFFFFE3C7FC47FFFFFFFFFFFFFFFFFE3D7F867FFFFFFFFFFFFFFFF9E3CFF8A7FFFFFFFFFFFFFFFF8F1CFF8AFFFFFFFFFFFFFFFFF9B1FFF02FFFFFFFFFFFFFFFFF9B1FFF06FFFFFFFFFFFFFFFFF9B1FFF04FFFFFFFFFFFFFFFFF931F13E9FFFFFFFFFFFFFFFFF8F1F03E1FFFFFFFFFFFFFFFFF8F1E03E1FFFFFFFFFFFFFFFFFFE1E03E3FFFFFFFFFFFFFFFFFEE1FA3E7FFFFFFFFFFFFFFFFFAF1E67E4FFFFFFFFFFFFFFFFF2D3FEFF2FFFFFFFFFFFFFFFFF4D3E2";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FF17FFFFFFFFFFFFFFFFBD3D6FF37FFFFFFFFFFFFFFFFCC5A8FF87FFFFFFFFFFFFFFFFCC58CFF9BFFFFFFFFFFFFFFFE1C39247B3FFFFFFFFFFFFFFF4BC1B467EFFFFFFFFFFFFFFFF33CCD263E9FFFFFFFFFFFFFFE03CCF123EFFFFFFFFFFFFFFFC73C832B3E3FFFFFFFFFFFFFFE13CA7FF9C6FFFFFFFFFFFF3FE1376BE7CE0FFFFFFFFFFFF3FEC37FBF3EF03FFFFFFFFFFFFFC23EC5F7FF0DFFFFFFFFFFFFFA81EE7FBCF8EFFFFFFFFFFFFF711BC7F3C7C77FFFFFFFFFFFCE1B307FAC3C3BFFFFFFFFFFFBC37E67FFE9661FFFFFFFFFFFAA64CCFFE61061FFFFFFFFFFC33C883FFF30CC17FFFFFFFFFEE7F9CBFFFF8483B7FFFFFFFF55EF3D7FFF7E731A3FFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFF049FE7DFFFF6F36014FFFFFFF9617F75FFFF678CCB5FFFFFFF2C17FF4FFFFD387E1EFFFFFFCA0FFFF3FFFFC789FBA7FFFFFDB3FFF91FFFFF22DC0FC9FFF9B0060F27FFFFF1F9F2F16C034C01C1F8FFFFFF4EBBF833C03D0770FEBFFFFFFD1F878E00300FFC14B3FFFFFFC7181E771FFFF803E9FFFFFFFFA7C0FFFFF0FF10F7CFFFFFFFFFDE0FFFFF7FFF0F2AFFFFFFFFF0687FEFFFFFF0E0FFFFFFFFFFCBE1FFFFFFFF7D5FFFFFFFFFFFFE0FCFFFCE07FBFFFFFFFFFFF83C013FFF8091FFFFFFFFFFFFC7F800F001860FFFFFFFFFFFFF973C00008627FFFFFFFFFFFFFE13F0007C93FFFFFFFFFFFFDFE0B3FF3897FFFFFFFFFFFFFBFF80A9F343FFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N6
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0303505FF3F3505F;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N48
cyclonev_lcell_comb \VGA|red[4]~45 (
// Equation(s):
// \VGA|red[4]~45_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout )) # (\VGA|red[0]~32_combout ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~32_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~45 .extended_lut = "off";
defparam \VGA|red[4]~45 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|red[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N18
cyclonev_lcell_comb \VGA|red[4]~46 (
// Equation(s):
// \VGA|red[4]~46_combout  = ( \VGA|red[4]~45_combout  & ( ((!\VGA|red[0]~24_combout  & (\VGA|red[4]~44_combout )) # (\VGA|red[0]~24_combout  & ((!\VGA|red[0]~8_combout )))) # (\VGA|red[0]~29_combout ) ) ) # ( !\VGA|red[4]~45_combout  & ( 
// (!\VGA|red[0]~29_combout  & ((!\VGA|red[0]~24_combout  & (\VGA|red[4]~44_combout )) # (\VGA|red[0]~24_combout  & ((!\VGA|red[0]~8_combout ))))) ) )

	.dataa(!\VGA|red[0]~29_combout ),
	.datab(!\VGA|red[0]~24_combout ),
	.datac(!\VGA|red[4]~44_combout ),
	.datad(!\VGA|red[0]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~46 .extended_lut = "off";
defparam \VGA|red[4]~46 .lut_mask = 64'h2A082A087F5D7F5D;
defparam \VGA|red[4]~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFE00000000000000FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFF7FFFFFFCFFFFFFFFFFFFFFFFF3FFFFFF3FFFFFFFFFFFFFFFFFDFFFFFEFFFFFFFFFFFFFFFFFFE7FFFFDFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFCFFFF7FFFFFFFFFFFFFFFFFFFE7FFEFFFFFFFFFFFFFFFFFFFFF7FFE";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFF9FFFFFFFFFFFFFFFFFFFFFBFF9FFFFFFFFFFFFFFFFFFFFFBFF9FFFFFFFFFFFFFFFFFFFFFBFF9FFFFFFFFFFFFFFFFFFFFFBFF9FFFFFFFFFFFFFFFFFFFFFBFF9FFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFEFDFFFFF7FFFFFFFBFFDFFFFFDFE7FFFE7FFFFFFFBFFDFFFFFFFF3FFFCFFFFFFFFBFFDFFFFFFFFBFFFFFFFFFFFFBFFDFFFFFBFFFFFFFFFDFFFFFBFFDFFFFFFFFE7FE7FFFFFFFFBFFDFFFFFFFFF7FFFFFFFFFFFBFFDFFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFBFFDFFFFFE7FFFF7FFEFFFFFFBFFDFFFFFF3FFE77FFCFFFFFFBFFDFFFFFF9FFF1FFF8FFFFFFBFFDFFFFFFFFFF9FFFBFFFFFFBFFDFFFFFFF7FFBFFE7FFFFFFBFFDFFFFFFF3FFFFFDFFFFFFFBFFDFFFFFFFFFFFFFDFFFFFFFBFFDFFFFFFFFFFFFF3FFFFFFFBFFDFFFFFFFF7FFFE7FFFFFFFBFFDFFFFFFFF3FFFCFFFFFFFFBFFDFFFFFFFF8FFF9FFFFFFFFBFFDFFFFFFFF9FFF9FFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFE7FFFE7FFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFF7FFFFFFFFFFFFFBFFDFFFFFFF7FFFFFFFFFFFFFBFFDFFFFFFFFFF9FFF3FFFFFFBFFDFFFFFFBFFF1FFFFFFFFFFBFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "DFFFFFF3FFE77FFCFFFFFFBFFDFFFFFEFFFCFBFFEFFFFFFBFFDFFFFFCFFFDFFFFFFFFFFFBFFDFFFFFDFFF7FFFFFFFFFFFBFFDFFFFFFFFE7FFFFFFFFFFFBFFDFFFFFFFFCFFFFFFFFFFFFBFFDFFFFFFFF9FFFFFFFFFFFFBFFDFFFFFFFF3FFFEFFFFFFFFBFFDFFFFFDFE7FFFE7FBFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFEFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFFFFFFFFFFFFBFFDFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFBFFCFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFCFFFFBFFFFFFFFFFFFFFFFFFF8FFFFDFFFFFFFFFFFFFFFFFFF9FFFFEFFFFFFFFFFFFFFFFFFF3FFFFE7FFFFFFFFFFFFFFFFFE7FFFFF3FFFFFFFFFFFFFFFFF0FFFFFFDFFFFFFFFFFFFFFFFF1FFFFFFC7FFFFFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFFFE3FFFFFFFFE000000000000000FFFFFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N12
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h00FF555533330F0F;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N9
cyclonev_lcell_comb \VGA|red[5]~47 (
// Equation(s):
// \VGA|red[5]~47_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|red[0]~30_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|red[0]~30_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|red[0]~30_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~47 .extended_lut = "off";
defparam \VGA|red[5]~47 .lut_mask = 64'h05FF050505FF0505;
defparam \VGA|red[5]~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFF0F070F1FFFFFFFFFFFFFFFFFE33FFF8E3FFFFFFFFFFFFFFFF100FF0018FFFFFFFFFFFFFFFE681FFF807FFFFFFFFFFFFFFEDF007F01FF27FFFFFFFFFFFF99F00FF03FF1BFFFFFFFFFFFF620FFFF0FFE04FFFFFFFFFFFC800FFFFFFF8033FFFFFFFFFF2000FFF8FFF000DFFFFFFFFFFC038FFC0FFF8002FFFFFFFFFC01F8FF00FFFF7E9BFFFFFFFFA0FF8FC007FFF3F85FFFFFFFF40FFFC000001F3FC2FFFFFFFE807FE001F001F3FE17FFFFFFD007F40600C60F1FF0BFFFFFFA10780E3FFFCE00FF04FFFFFF410F033FFFFFD807F807FFFFC86FE04FFFFFFF300BFD7FFFF";
// synopsys translate_on

// Location: M10K_X5_Y51_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "D0FFC33FFFFFFFE809FEBFFFFA1BFC2FFFFFFFFF40BFC7FFFF407F03FFFFFFFFFD0FE7BFFFF407E37FFFFFFFFFEC6EFAFFFE807E3FFFFFFFFFFF027E9FFFE00781FFFFFFFFFFF9077C7FFD08F0BFFFFFFFFFFFC877CBFFA1FF07FFFFFFFFFFFF4F3C7FFA3FC6FFFFFFFFFFFFFA73E5FF43F83FFFFFFFFFFFFFA71FAFF83F03FFFFFFFFFFFFFD51F0FF87E07FFFFFFFFFFFFFE01F9FF05E3FFFFFFFFFFFFFFE81F97E45E2FFFFFFFFFFFFFFF4C78FCC1E1FFFFFFFFFFFFFFF8C3EBD80E5FFFFFFFFFFFFFFFBC1E3D80E3FFFFFFFFFFFFFFFDE0E5C808BFFFFFFFFFFFFFFFEE0E503F17FFFFFFFFFFFFFFFF1E3103F17FFFFFFFFFFFFFFFF1C3143F1FFFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFF8C3343F0FFFFFFFFFFFFFFFFF0C3A83F0FFFFFFFFFFFFFFFFF0C3A83F2FFFFFFFFFFFFFFFFFCC78C3E2FFFFFFFFFFFFFFFFF8E7843E1FFFFFFFFFFFFFFFFF9E7937C1FFFFFFFFFFFFFFFFF9E3D7FC1FFFFFFFFFFFFFFFFF9E3C7F81FFFFFFFFFFFFFFFFFFE3CFF85FFFFFFFFFFFFFFFFFEF1CFF85FFFFFFFFFFFFFFFFFFF1FFF05FFFFFFFFFFFFFFFFFFF1FFF05FFFFFFFFFFFFFFFFFFF1FFF07FFFFFFFFFFFFFFFFFFF1F53E7FFFFFFFFFFFFFFFFFEF1F43E7FFFFFFFFFFFFFFFFFEF1E43E7FFFFFFFFFFFFFFFFF9E1E43E5FFFFFFFFFFFFFFFFF8E1E63E1FFFFFFFFFFFFFFFFF8F1FE7E1FFFFFFFFFFFFFFFFF8D3FEFF3FFFFFFFFFFFFFFFFFCD3E2";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FF2FFFFFFFFFFFFFFFFF7D3C2FF1FFFFFFFFFFFFFFFFF8C594FF9FFFFFFFFFFFFFFFFF8C5B4FF87FFFFFFFFFFFFFFFF9C398C7A7FFFFFFFFFFFFFFFE3C39AE7EBFFFFFFFFFFFFFFFD3CFBEE3E3FFFFFFFFFFFFFFFD3CFFCE3E5FFFFFFFFFFFFFFFA3CF3DF3E5FFFFFFFFFFFFFFFA3CF3EF9C4FFFFFFFFFFFFFFF537EFF7CE1FFFFFFFFFFFFFFF837E7FBEF0FFFFFFFFFFFFFFEA3FDFF3FF0BFFFFFFFFFFFFFD01FCFF7FF85FFFFFFFFFFFFFA11FFFF9FFC2FFFFFFFFFFFFF41BF1FFEFFC17FFFFFFFFFFFC837E5FFCF7677FFFFFFFFFFFC267C3FFE7F06BFFFFFFFFFFFE3CF87FFEBFCC4FFFFFFFFFFF47FFD7FFF3FC817FFFFFFFFFE9EFFEFFFFDFF309FFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFF91FFF9FFFFAFF604FFFFFFFFE417FF7FFFFD7FCC93FFFFFFFC017FFBFFFFEBFFE05FFFFFFF30FFFE7FFFFF3FFF86FFFFFFEC3FFFDFFFFFF83FC0F27FFFEC007FF5FFFFFFCFFF2F0E3FC7001FFFBFFFFFFE6FFF8303FC1077FFE7FFFFFFE5FFF8E00300FFFFC9FFFFFFFFAFFFEF71FFFFFFFE4FFFFFFFFC7FFFFFFF0FFFFF6BFFFFFFFFF9FFFFFFFFFFFFF07FFFFFFFFFA7FFFFFFFFFFFE5FFFFFFFFFFE3FFFFFFFFFFFC3FFFFFFFFFFF5FFFFFFFFFF7A7FFFFFFFFFFFD3FFFFFFFFF8BFFFFFFFFFFFFF5FFFFFFFFF2FFFFFFFFFFFFFFDBFFFFFFFE1FFFFFFFFFFFFFFFA3FFFFFC4FFFFFFFFFFFFFFFFF23FFF84FFFFFFFFFFFFFF7FFFF31F0CFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N54
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N24
cyclonev_lcell_comb \VGA|red[5]~48 (
// Equation(s):
// \VGA|red[5]~48_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # (\VGA|red[0]~32_combout ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~32_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~48 .extended_lut = "off";
defparam \VGA|red[5]~48 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|red[5]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N45
cyclonev_lcell_comb \VGA|red[5]~49 (
// Equation(s):
// \VGA|red[5]~49_combout  = ( \VGA|red[5]~48_combout  & ( ((!\VGA|red[0]~24_combout  & ((\VGA|red[5]~47_combout ))) # (\VGA|red[0]~24_combout  & (!\VGA|red[0]~8_combout ))) # (\VGA|red[0]~29_combout ) ) ) # ( !\VGA|red[5]~48_combout  & ( 
// (!\VGA|red[0]~29_combout  & ((!\VGA|red[0]~24_combout  & ((\VGA|red[5]~47_combout ))) # (\VGA|red[0]~24_combout  & (!\VGA|red[0]~8_combout )))) ) )

	.dataa(!\VGA|red[0]~8_combout ),
	.datab(!\VGA|red[0]~29_combout ),
	.datac(!\VGA|red[5]~47_combout ),
	.datad(!\VGA|red[0]~24_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[5]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~49 .extended_lut = "off";
defparam \VGA|red[5]~49 .lut_mask = 64'h0C880C883FBB3FBB;
defparam \VGA|red[5]~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y43_N39
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N30
cyclonev_lcell_comb \VGA|red[6]~50 (
// Equation(s):
// \VGA|red[6]~50_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|red[0]~30_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~30_combout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|red[0]~30_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~50 .extended_lut = "off";
defparam \VGA|red[6]~50 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \VGA|red[6]~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "E0FFC0FFFFFFFFF009FE7FFFFC1BFC1FFFFFFFFF80BFC3FFFF807F0FFFFFFFFFFE0FE79FFFF807E0FFFFFFFFFFF06EF9FFFF007E1FFFFFFFFFFFC27E8FFFF00787FFFFFFFFFFFE077CFFFE08F07FFFFFFFFFFFF077C7FFC1FF1FFFFFFFFFFFFF8F3C3FFC3FC1FFFFFFFFFFFFFC73E3FF83F87FFFFFFFFFFFFFC71F9FF03F0FFFFFFFFFFFFFFE51F1FF07E0FFFFFFFFFFFFFFF01F8FF05E0FFFFFFFFFFFFFFF01F8FF45E1FFFFFFFFFFFFFFF8C787FC1E3FFFFFFFFFFFFFFFCC3E7E80E3FFFFFFFFFFFFFFFCC1E7E80E7FFFFFFFFFFFFFFFEE0E3E8087FFFFFFFFFFFFFFFFE0E3C3F0FFFFFFFFFFFFFFFFF1E33C3F0FFFFFFFFFFFFFFFFF1C3383F0FFFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFF0C3183F1FFFFFFFFFFFFFFFFF8C3903F1FFFFFFFFFFFFFFFFF8C3903F1FFFFFFFFFFFFFFFFF8C7943E1FFFFFFFFFFFFFFFFFCE7943E3FFFFFFFFFFFFFFFFFDE7837C3FFFFFFFFFFFFFFFFFDE3C7FC3FFFFFFFFFFFFFFFFFDE3C7F83FFFFFFFFFFFFFFFFFDE3CFF83FFFFFFFFFFFFFFFFFCF1CFF83FFFFFFFFFFFFFFFFFDF1FFF03FFFFFFFFFFFFFFFFFDF1FFF03FFFFFFFFFFFFFFFFFDF1FFF03FFFFFFFFFFFFFFFFFDF1F53E3FFFFFFFFFFFFFFFFFCF1F43E3FFFFFFFFFFFFFFFFFCF1E43E3FFFFFFFFFFFFFFFFFDE1E43E3FFFFFFFFFFFFFFFFFCE1E63E3FFFFFFFFFFFFFFFFFCF1E67E3FFFFFFFFFFFFFFFFFCD3E6FF1FFFFFFFFFFFFFFFFF8D3FA";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FF1FFFFFFFFFFFFFFFFFBD3DAFF0FFFFFFFFFFFFFFFFF0C598FF8FFFFFFFFFFFFFFFFF0C598FF8FFFFFFFFFFFFFFFFF1C3BCC7AFFFFFFFFFFFFFFFFF3C3BCE7E7FFFFFFFFFFFFFFFE3CFBCE3E7FFFFFFFFFFFFFFFE3CFBEE3E3FFFFFFFFFFFFFFFC3CF7EF3E3FFFFFFFFFFFFFFFC3CF7FF9C5FFFFFFFFFFFFFFF937E7F7CE0FFFFFFFFFFFFFFF037EFF3EF0FFFFFFFFFFFFFFF23FCFFBFF07FFFFFFFFFFFFFE01FDFFBFF83FFFFFFFFFFFFFC11FDFFDFFC1FFFFFFFFFFFFF81BF3FFCFFC0FFFFFFFFFFFFF037E3FFEFF66FFFFFFFFFFFFF267C7FFF7F067FFFFFFFFFFFC3CF8FFFF3FCC3FFFFFFFFFFF87FFCFFFFBFC80FFFFFFFFFFF1EFFDFFFF9FF307FFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFE1FFFBFFFFCFF603FFFFFFFFF817FF3FFFFE7FCC8FFFFFFFFF017FF7FFFFF3FFE03FFFFFFFC0FFFEFFFFFFBFFF81FFFFFFF03FFFCFFFFFFC3FC0F1FFFFF0007FF3FFFFFFEFFF2F01FFF8001FFF7FFFFFFF6FFF8300001077FFEFFFFFFFF9FFF8E00300FFFFC8FFFFFFFFCFFFEF71FFFFFFFE3FFFFFFFFF7FFFFFFF0FFFFF67FFFFFFFFF1FFFFFFFFFFFFF1FFFFFFFFFFC7FFFFFFFFFFFE3FFFFFFFFFFF3FFFFFFFFFFFCFFFFFFFFFFFF9FFFFFFFFFF79FFFFFFFFFFFFE3FFFFFFFFF87FFFFFFFFFFFFF9FFFFFFFFF1FFFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFFFFC3FFFFFC3FFFFFFFFFFFFFFFFFC3FFF83FFFFFFFFFFFFFFFFFFFC1F03FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF00700FFFFFFFFFFFFFFFFFFFC3FFF81FFFFFFFFFFFFFFFFFE00FF0007FFFFFFFFFFFFFFFF801FFF800FFFFFFFFFFFFFFF1F007F01FF1FFFFFFFFFFFFFE1F00FF03FF07FFFFFFFFFFFF820FFFF0FFE03FFFFFFFFFFFF000FFFFFFF800FFFFFFFFFFFC000FFF8FFF0003FFFFFFFFFF0038FFC0FFF8001FFFFFFFFFF01F8FF00FFFF7E87FFFFFFFFC0FF8FC007FFF3F83FFFFFFFF80FFFC000001F3FC1FFFFFFFF007FE0000001F3FE0FFFFFFFE007F401FFF80F1FF07FFFFFFC107801FFFFF000FF03FFFFFF810F00FFFFFFE007F81FFFFFF06FE03FFFFFFFC00BFCFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N0
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h505F505F0303F3F3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N9
cyclonev_lcell_comb \VGA|red[6]~51 (
// Equation(s):
// \VGA|red[6]~51_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout )) # (\VGA|red[0]~32_combout ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|red[0]~32_combout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~51 .extended_lut = "off";
defparam \VGA|red[6]~51 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \VGA|red[6]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N36
cyclonev_lcell_comb \VGA|red[6]~52 (
// Equation(s):
// \VGA|red[6]~52_combout  = ( \VGA|red[6]~50_combout  & ( \VGA|red[6]~51_combout  & ( (!\VGA|red[0]~8_combout ) # ((!\VGA|red[0]~24_combout ) # (\VGA|red[0]~29_combout )) ) ) ) # ( !\VGA|red[6]~50_combout  & ( \VGA|red[6]~51_combout  & ( 
// ((!\VGA|red[0]~8_combout  & \VGA|red[0]~24_combout )) # (\VGA|red[0]~29_combout ) ) ) ) # ( \VGA|red[6]~50_combout  & ( !\VGA|red[6]~51_combout  & ( (!\VGA|red[0]~29_combout  & ((!\VGA|red[0]~8_combout ) # (!\VGA|red[0]~24_combout ))) ) ) ) # ( 
// !\VGA|red[6]~50_combout  & ( !\VGA|red[6]~51_combout  & ( (!\VGA|red[0]~8_combout  & (!\VGA|red[0]~29_combout  & \VGA|red[0]~24_combout )) ) ) )

	.dataa(!\VGA|red[0]~8_combout ),
	.datab(gnd),
	.datac(!\VGA|red[0]~29_combout ),
	.datad(!\VGA|red[0]~24_combout ),
	.datae(!\VGA|red[6]~50_combout ),
	.dataf(!\VGA|red[6]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~52 .extended_lut = "off";
defparam \VGA|red[6]~52 .lut_mask = 64'h00A0F0A00FAFFFAF;
defparam \VGA|red[6]~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N45
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h550F0033550FFF33;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/VGAcontroler.ram0_sram_592d02f3.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_9fd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N48
cyclonev_lcell_comb \VGA|red[7]~53 (
// Equation(s):
// \VGA|red[7]~53_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [2])) # (\VGA|red[0]~30_combout ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|red[0]~30_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~53 .extended_lut = "off";
defparam \VGA|red[7]~53 .lut_mask = 64'h0F000F005F555F55;
defparam \VGA|red[7]~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFE0FF80FE00FFFFFFFFFFFFFFFE0FF00FC00FFFFFFFFFFFFFFFDF0000F001FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF0007000FFFFFFFFFFFFFFFFC7003F0007FFFFFFFFFFFFFFE0700FF0000817FFFFFFFFFFF00703FF8000C07FFFFFFFFFFF0003FFFFFE0C03FFFFFFFFFFF801FFFFFFE0C01FFFFFFFFFFF80BFFFFFFF0E00FFFFFFFFFEF87FFFFFFFFFF00FFFFFFFFFEF0FFFFFFFFFFF807FFFFFFFF901FFFFFFFFFFFF403FFFFF";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FF003FFFFFFFFFFFF601FFFFFFE403FFFFFFFFFFFF403FFFFFFF80FFFFFFFFFFFFF0187FFFFFF81FFFFFFFFFFFFF9107FFFFFF81FFFFFFFFFFFFFD817FFFFFF87FFFFFFFFFFFFFF883FFFFF70FFFFFFFFFFFFFFF883FFFFE00FFFFFFFFFFFFFFF0C3FFFFC03FFFFFFFFFFFFFFF8C1FFFFC07FFFFFFFFFFFFFFF8E07FFFC0FFFFFFFFFFFFFFFFAE0FFFF81FFFFFFFFFFFFFFFFFE07FFFA1FFFFFFFFFFFFFFFFFE07FFBA1FFFFFFFFFFFFFFFFF387FF3E1FFFFFFFFFFFFFFFFF3C1FF7F1FFFFFFFFFFFFFFFFF3E1FF7F1FFFFFFFFFFFFFFFFF1F1FF7F7FFFFFFFFFFFFFFFFF1F1FFC0FFFFFFFFFFFFFFFFFFE1CFFC0FFFFFFFFFFFFFFFFFFE3CFFC0FFFFFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFF3CFFC0FFFFFFFFFFFFFFFFFFF3C7FC0FFFFFFFFFFFFFFFFFFF3C7FC0FFFFFFFFFFFFFFFFFFF387BC1FFFFFFFFFFFFFFFFFFF187BC1FFFFFFFFFFFFFFFFFFE187C83FFFFFFFFFFFFFFFFFFE1C3803FFFFFFFFFFFFFFFFFFE1C3807FFFFFFFFFFFFFFFFFFE1C3007FFFFFFFFFFFFFFFFFFF0E3007FFFFFFFFFFFFFFFFFFE0E000FFFFFFFFFFFFFFFFFFFE0E000FFFFFFFFFFFFFFFFFFFE0E000FFFFFFFFFFFFFFFFFFFE0E0AC1FFFFFFFFFFFFFFFFFFF0E0BC1FFFFFFFFFFFFFFFFFFF0E1BC1FFFFFFFFFFFFFFFFFFE1E1BC1FFFFFFFFFFFFFFFFFFF1E19C1FFFFFFFFFFFFFFFFFFF0E1981FFFFFFFFFFFFFFFFFFF2C1900FFFFFFFFFFFFFFFFFFF2C1D";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00FFFFFFFFFFFFFFFFFFC2C3D00FFFFFFFFFFFFFFFFFFF3A7F007FFFFFFFFFFFFFFFFFF3A7F007FFFFFFFFFFFFFFFFFE3C7F385FFFFFFFFFFFFFFFFFC3C7F181FFFFFFFFFFFFFFFFFC307F1C1FFFFFFFFFFFFFFFFFC307F1C1FFFFFFFFFFFFFFFFFC30FF0C1FFFFFFFFFFFFFFFFFC30FF063BFFFFFFFFFFFFFFFEC81FF831FFFFFFFFFFFFFFFFFC81FFC10FFFFFFFFFFFFFFFFDC03FFC00FFFFFFFFFFFFFFFFFE03FFC007FFFFFFFFFFFFFFFEE03FFE003FFFFFFFFFFFFFFFE40FFFF003FFFFFFFFFFFFFFFC81FFFF0099FFFFFFFFFFFFFD983FFFF80F9FFFFFFFFFFFFFC307FFFFC033FFFFFFFFFFFFF8003FFFFC037FFFFFFFFFFFFE1003FFFFE00CFFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFE0007FFFFF009FFFFFFFFFFFFE800FFFFFF80337FFFFFFFFFFE800FFFFFFC001FFFFFFFFFFF0001FFFFFFC0007FFFFFFFFFC0003FFFFFFFC03F0FFFFFFFFF800FFFFFFFF000D0FFFFFFFFE000FFFFFFFF90007CFFFFEF88001FFFFFFFFE00071FFCFF000037FFFFFFFFF000108E00000001FFFFFFFFFF80000000F000009FFFFFFFFFFE0000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFFC000000000003FFFFFFFFFFFFE000000000087FFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/VGAcontroler.ram0_sram_fea9ee8a.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_ild1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N30
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout )))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout )))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N51
cyclonev_lcell_comb \VGA|red[7]~54 (
// Equation(s):
// \VGA|red[7]~54_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|red[0]~32_combout  & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout )) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (\VGA|red[0]~32_combout  & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|red[0]~32_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~54 .extended_lut = "off";
defparam \VGA|red[7]~54 .lut_mask = 64'h03030303ABABABAB;
defparam \VGA|red[7]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N42
cyclonev_lcell_comb \VGA|red[7]~55 (
// Equation(s):
// \VGA|red[7]~55_combout  = ( \VGA|red[0]~24_combout  & ( \VGA|red[0]~8_combout  & ( (\VGA|red[0]~29_combout  & \VGA|red[7]~54_combout ) ) ) ) # ( !\VGA|red[0]~24_combout  & ( \VGA|red[0]~8_combout  & ( (!\VGA|red[0]~29_combout  & (\VGA|red[7]~53_combout )) 
// # (\VGA|red[0]~29_combout  & ((\VGA|red[7]~54_combout ))) ) ) ) # ( \VGA|red[0]~24_combout  & ( !\VGA|red[0]~8_combout  & ( (!\VGA|red[0]~29_combout ) # (\VGA|red[7]~54_combout ) ) ) ) # ( !\VGA|red[0]~24_combout  & ( !\VGA|red[0]~8_combout  & ( 
// (!\VGA|red[0]~29_combout  & (\VGA|red[7]~53_combout )) # (\VGA|red[0]~29_combout  & ((\VGA|red[7]~54_combout ))) ) ) )

	.dataa(!\VGA|red[0]~29_combout ),
	.datab(!\VGA|red[7]~53_combout ),
	.datac(!\VGA|red[7]~54_combout ),
	.datad(gnd),
	.datae(!\VGA|red[0]~24_combout ),
	.dataf(!\VGA|red[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~55 .extended_lut = "off";
defparam \VGA|red[7]~55 .lut_mask = 64'h2727AFAF27270505;
defparam \VGA|red[7]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N57
cyclonev_lcell_comb \VGA|green[0]~8 (
// Equation(s):
// \VGA|green[0]~8_combout  = ( \VGA|green[0]~1_combout  & ( (\VGA|red[0]~11_combout  & (((\VGA|red[0]~10_combout  & \VGA|green[0]~0_combout )) # (\VGA|red[0]~9_combout ))) ) ) # ( !\VGA|green[0]~1_combout  & ( (\VGA|red[0]~11_combout  & 
// (\VGA|red[0]~10_combout  & \VGA|green[0]~0_combout )) ) )

	.dataa(!\VGA|red[0]~11_combout ),
	.datab(!\VGA|red[0]~9_combout ),
	.datac(!\VGA|red[0]~10_combout ),
	.datad(!\VGA|green[0]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~8 .extended_lut = "off";
defparam \VGA|green[0]~8 .lut_mask = 64'h0005000511151115;
defparam \VGA|green[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y45_N18
cyclonev_lcell_comb \VGA|red[0]~57 (
// Equation(s):
// \VGA|red[0]~57_combout  = ( \JUEGO|mark_new_position|pos11 [1] & ( !\JUEGO|mark_new_position|pos11 [0] ) )

	.dataa(gnd),
	.datab(!\JUEGO|mark_new_position|pos11 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|mark_new_position|pos11 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~57 .extended_lut = "off";
defparam \VGA|red[0]~57 .lut_mask = 64'h00000000CCCCCCCC;
defparam \VGA|red[0]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N21
cyclonev_lcell_comb \VGA|red[0]~58 (
// Equation(s):
// \VGA|red[0]~58_combout  = ( \VGA|always0~28_combout  & ( \VGA|red[0]~57_combout  & ( (\VGA|always0~3_combout  & (!\VGA|always0~4_combout  & (\VGA|LessThan9~0_combout  & \VGA|red[0]~11_combout ))) ) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\VGA|always0~4_combout ),
	.datac(!\VGA|LessThan9~0_combout ),
	.datad(!\VGA|red[0]~11_combout ),
	.datae(!\VGA|always0~28_combout ),
	.dataf(!\VGA|red[0]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~58 .extended_lut = "off";
defparam \VGA|red[0]~58 .lut_mask = 64'h0000000000000004;
defparam \VGA|red[0]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N30
cyclonev_lcell_comb \VGA|green[0]~14 (
// Equation(s):
// \VGA|green[0]~14_combout  = ( !\VGA|red[0]~58_combout  & ( \VGA|red[0]~28_combout  & ( ((!\VGA|green[0]~8_combout  & \VGA|Add1~0_combout )) # (\VGA|always0~16_combout ) ) ) ) # ( !\VGA|red[0]~58_combout  & ( !\VGA|red[0]~28_combout  & ( 
// ((!\VGA|green[0]~8_combout  & ((!\VGA|green[0]~5_combout ) # (\VGA|Add1~0_combout )))) # (\VGA|always0~16_combout ) ) ) )

	.dataa(!\VGA|green[0]~5_combout ),
	.datab(!\VGA|green[0]~8_combout ),
	.datac(!\VGA|Add1~0_combout ),
	.datad(!\VGA|always0~16_combout ),
	.datae(!\VGA|red[0]~58_combout ),
	.dataf(!\VGA|red[0]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~14 .extended_lut = "off";
defparam \VGA|green[0]~14 .lut_mask = 64'h8CFF00000CFF0000;
defparam \VGA|green[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N27
cyclonev_lcell_comb \VGA|green[0]~9 (
// Equation(s):
// \VGA|green[0]~9_combout  = ( \VGA|green[0]~5_combout  & ( (\VGA|Add1~0_combout  & !\VGA|green[0]~8_combout ) ) ) # ( !\VGA|green[0]~5_combout  & ( (!\VGA|green[0]~8_combout  & ((!\VGA|red[0]~28_combout ) # (\VGA|Add1~0_combout ))) ) )

	.dataa(!\VGA|Add1~0_combout ),
	.datab(gnd),
	.datac(!\VGA|red[0]~28_combout ),
	.datad(!\VGA|green[0]~8_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~9 .extended_lut = "off";
defparam \VGA|green[0]~9 .lut_mask = 64'hF500F50055005500;
defparam \VGA|green[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N54
cyclonev_lcell_comb \VGA|green[0]~12 (
// Equation(s):
// \VGA|green[0]~12_combout  = ( \VGA|always0~14_combout  & ( \VGA|always0~30_combout  & ( (!\VGA|always0~13_combout  & (!\VGA|always0~9_combout  & !\VGA|always0~3_combout )) ) ) ) # ( !\VGA|always0~14_combout  & ( \VGA|always0~30_combout  & ( 
// (!\VGA|always0~13_combout  & (!\VGA|always0~9_combout  & !\VGA|always0~3_combout )) ) ) ) # ( \VGA|always0~14_combout  & ( !\VGA|always0~30_combout  & ( (!\VGA|always0~13_combout  & (!\VGA|always0~9_combout  & !\VGA|always0~3_combout )) ) ) ) # ( 
// !\VGA|always0~14_combout  & ( !\VGA|always0~30_combout  & ( (!\VGA|always0~15_combout ) # ((!\VGA|always0~13_combout  & (!\VGA|always0~9_combout  & !\VGA|always0~3_combout ))) ) ) )

	.dataa(!\VGA|always0~13_combout ),
	.datab(!\VGA|always0~9_combout ),
	.datac(!\VGA|always0~15_combout ),
	.datad(!\VGA|always0~3_combout ),
	.datae(!\VGA|always0~14_combout ),
	.dataf(!\VGA|always0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~12 .extended_lut = "off";
defparam \VGA|green[0]~12 .lut_mask = 64'hF8F0880088008800;
defparam \VGA|green[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N54
cyclonev_lcell_comb \VGA|green[0]~10 (
// Equation(s):
// \VGA|green[0]~10_combout  = ( \VGA|WideNor0~0_combout  & ( (\VGA|red[0]~11_combout  & \VGA|always0~28_combout ) ) )

	.dataa(!\VGA|red[0]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~28_combout ),
	.datae(gnd),
	.dataf(!\VGA|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~10 .extended_lut = "off";
defparam \VGA|green[0]~10 .lut_mask = 64'h0000000000550055;
defparam \VGA|green[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N24
cyclonev_lcell_comb \VGA|red[0]~56 (
// Equation(s):
// \VGA|red[0]~56_combout  = ( \VGA|red[0]~18_combout  & ( (\VGA|Add1~0_combout  & !\VGA|red[0]~12_combout ) ) ) # ( !\VGA|red[0]~18_combout  & ( (!\VGA|red[0]~12_combout  & ((!\VGA|red[0]~22_combout ) # (\VGA|Add1~0_combout ))) ) )

	.dataa(!\VGA|Add1~0_combout ),
	.datab(gnd),
	.datac(!\VGA|red[0]~22_combout ),
	.datad(!\VGA|red[0]~12_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~56 .extended_lut = "off";
defparam \VGA|red[0]~56 .lut_mask = 64'hF500F50055005500;
defparam \VGA|red[0]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N15
cyclonev_lcell_comb \VGA|green[0]~13 (
// Equation(s):
// \VGA|green[0]~13_combout  = ( \VGA|red[0]~56_combout  & ( (!\VGA|green[0]~12_combout  & ((!\VGA|always0~16_combout  & (\VGA|green[0]~9_combout )) # (\VGA|always0~16_combout  & ((!\VGA|green[0]~10_combout ))))) ) ) # ( !\VGA|red[0]~56_combout  & ( 
// (\VGA|always0~16_combout  & (!\VGA|green[0]~12_combout  & !\VGA|green[0]~10_combout )) ) )

	.dataa(!\VGA|green[0]~9_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|green[0]~12_combout ),
	.datad(!\VGA|green[0]~10_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~13 .extended_lut = "off";
defparam \VGA|green[0]~13 .lut_mask = 64'h3000300070407040;
defparam \VGA|green[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N54
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = \VGA|address [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N56
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y46_N29
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N24
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = \VGA|address [14]

	.dataa(gnd),
	.datab(!\VGA|address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N26
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y41_N39
cyclonev_lcell_comb \VGA|green[0]~17 (
// Equation(s):
// \VGA|green[0]~17_combout  = ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~17 .extended_lut = "off";
defparam \VGA|green[0]~17 .lut_mask = 64'h0C0C0C0C00000000;
defparam \VGA|green[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFCFFFD02DBEFEF5FFFFFFFFFFF8FFCB4C55AF77FFFFFFFFFFFF8F5B31B862C013FFFFFFFFFFF8F6D059CF53BCBFFFFFFFCFEC8770815CD7C12FD1FFFAF8FF99E96073C4C7C509FFFE9F2FF93F0EFF7FD5C8C667FFC0F86E7F12BFCFE1890C8B1E3C3FF823C12B0C07C60B964FFCC1FF8BF007B04B8F2EBEF4F1903FF77DCD5BED4CF8BF6E6747DFFE55E3FAC380C7400FC4902DFFEA3599035C867B948B44718F0FADF36923C6C36AADAF4722F070C7CCCC2B8F268EDC7B7CB7FF7E735E0CFFFFAE4572C3BD7F776CCCA03FE51FE2EC1CEFD306F683DF1F1FFFF74FE3176FB0A";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "CCAE0FD873073FEB413D2BFF7D55E01CB4D8FFB7DC91B5FBFBCAB7FDEFFFFFFFFC77B33ADF3F0B7CF7FFFFFFFF6CA11CD7FAE57F3EBFFFFFFFFF2EDFCCEFD2947DD7FFFFFFFFFB22F6E3F40AC17DFFFFFFFFFEEC835F6FF37CADECFFFFFFFF732CA79DFD2400D86FFFFFFFFFFA3CE5BFEB94B771FFFFFFFFDEA802CA6CE1DB698FFFFFFFF38C2E5DF7533EF111FFFFFFFF32B7AF134895BE933FFFFFFFF2068EAF0FE513F1E3FFFFFFFFDB74E316FB33DFF8FFFFFFFFFEB4CBEE2C010D0F1FFFFFFFFFF63E7937ECAC3C33FFFFFFFFFFFDF89F7B3AE2E17FFFFFFFFFF8378D69B918FFFFFFFFFFFFFFF747EDBE91A7FFFFFFFFFFFFFF74E6E3D9087FFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFE7EFBA6D18DFFFFFFFFFFFFFF859AE7BDA7CFFFFFFFFFFFFFFD1E490D9F5BFFFFFFFFFFFFFF8F9E9C58C3AFFFFFFFFFFFFFF3EA224ECEBFFFFFFFFFFFFFFF7B98DE182D5FFFFFFFFFFFFFF009948F47BFFFFFFFFFFFFFFF0066E308CB6FFFFFFFFFFFFFF00718B00CBEFFFFFFFFFFFFFF00350950F35FFFFFFFFFFFFFF008B4FBCB34FFFFFFFFFFFFFF0067FD06B75FFFFFFFFFFFFFF0041CAE2BB6FFFFFFFFFFFFFF005153B3C26FFFFFFFFFFFFFFFF3A0E93C97FFFFFFFFFFFFFFFF5D33CDEBFFFFFFFFFFFFFFFFF78AAC2FFDFFFFFFFFFFFFFF83FDFF86F59FFFFFFFFFFFFFC1C9FFA78AE2FFFFFFFFFFFFF83FD638442E5FFFFFFFFFFFFF93F5C0FD";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "956EFFFFFFFFFFFFF93F5BCEC87DEFFFFFFFFFFFFF3A69A02C55FEFFFFFFFFFFFFF3185501874BCFFFFFFFFFFFFF8B7FAE6FF5FCFFFFFFFFFFFFC0377CECAFED7FFFFFFFFFFFFE0955880E49A8FFFFFFFFFFFFA19E69BBF8269FFFFFFFFFFFF81DCA577E82A9FFFFFFFFFFFF01FE33EFDDCBFFC23FFFFFFF3F5F8561FD591AFC37FFFFFFE0F0F386EDFBC8CED33FFFFFFE3F160DEDC743F43343FFFFFFE3FB789D2EDB2AAFB5BFFFFFF0317970D9F985F9AE0BFFFFFC3F8F7B72F79F9A3BD7BFFFFF8E00D70655AFD0E31F87FFFFF9E19F13FD7EFF13CA7E7DF00F7CFEDC03CA3FBC64F6FFDD00F77E399CFA31F9E60C17B2400F639E9467178F59EE53DDBB00";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "EC37B19895E0FD02D04CDF000E82E84A0CB55FDE4ED7CB3F00E81D17009FAFFE71D48620100E8F83791BFC0F5F9AC78A8900E93BBA255ED0FB3A920FB0796DD451FCBE680FF3E335421A54841DED901E83FF3EC59409EB3105F08F5BF8EF91E67BDA385552DA1E48FFF8F01DFA367DA6E9D46D1D1FE01FC0AF9E38A6B692EAB535FC07FC76C71F6A15B8092FD46FE1FFE7DBD86B398DC614B8FF153FFF0EF7A5097601C5DD079F09FFFC0F8FEF0A000B3422FC101FFFE65787B4A4002573DFB1133FFCC0E3DD209BEC1FC7E913E6F7FFFFDD8D1090EFAFEE633C8FFFFFC27E32FF2C3D776727D1F2FFFE80B21E0009F7AF367F2F0FFFFD5E86C392F0BBB94FE4";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N36
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N33
cyclonev_lcell_comb \VGA|green[0]~18 (
// Equation(s):
// \VGA|green[0]~18_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|green[0]~17_combout  & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (\VGA|green[0]~17_combout  & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) )

	.dataa(!\VGA|green[0]~17_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~18 .extended_lut = "off";
defparam \VGA|green[0]~18 .lut_mask = 64'h05050505FF05FF05;
defparam \VGA|green[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y45_N12
cyclonev_lcell_comb \VGA|green[0]~11 (
// Equation(s):
// \VGA|green[0]~11_combout  = ( \VGA|red[0]~56_combout  & ( (!\VGA|always0~16_combout  & (\VGA|green[0]~9_combout )) # (\VGA|always0~16_combout  & ((!\VGA|green[0]~10_combout ))) ) ) # ( !\VGA|red[0]~56_combout  & ( (\VGA|always0~16_combout  & 
// !\VGA|green[0]~10_combout ) ) )

	.dataa(!\VGA|green[0]~9_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|green[0]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|red[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~11 .extended_lut = "off";
defparam \VGA|green[0]~11 .lut_mask = 64'h3030303074747474;
defparam \VGA|green[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y50_N53
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N54
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = ( \VGA|address [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y50_N56
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y51_N41
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N0
cyclonev_lcell_comb \VGA|green[0]~15 (
// Equation(s):
// \VGA|green[0]~15_combout  = ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~15 .extended_lut = "off";
defparam \VGA|green[0]~15 .lut_mask = 64'h5050505000000000;
defparam \VGA|green[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y52_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000F000000FFFFFFFFFF00FF00FFF0000FFFFFFFFFFFFFF0000FFF0000000000000000FF0000FFF0000FFFFFFFFFFFF000000FF0896A270000000000F664F9C707196D71FFFFFFFFFE227EEDB0B0B9BDFCFFFFFF001E6E7B1B04F6D9E0F000000FF33FEEFE409AFBBA01FFFFFFFFF9E977F00130C3CFF000000FF260FB5F8069BEFA00FFFFFF00F7E17E780A5D7B600FFFFFFFF870712F2FD6EE00FF0000FFFFE7E7B0910EAD0000000000000F8079DD908AB8FFFFFF000000F8FFB02CFE1E900E0FFFF0000071F606CFF72D00FF0000FFFF000792CC096FDFFFFFF00FFFFC0F05AAD0D";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y57_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "22C00FFFFFFFFFF1FFCEB10F8E670700FFFFFFFFFCE0555723253FC8C5FB0DA3C5980FFFC223530FE80BDA661CD987FFAD2B653F8FC0DC76C1D31B6FF9C22153F9210F82AD0DE398FF8525143EF0FBCBB7D0D6408FF1725E43D8472DB8B38539C8FFF22C447C8EA8DD8B4B37DECFF8D24C4767D5974059BC1D70FF5C3116F2F70DF0E0B1414E8FF533116F20965178625D5F78FF533796F1C798AB4E716F039FF533796D7CBCDC31D8B8B8FCFF533F96D5D7C3D8490C162FFFF533E96CB4784AF0B5ABC3F8FF533E96C5240EF33837099F9FF533E97C53D9F8021B1FA1B7FF53D70B895E157E1E46BF2C3AF56D70B87D09E1A10F912EC7AF56D70B8361E45CC3";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "37997C7AF56D70B8B4A09E0C17CC38C6AF56D70B814DD9DC337C2A2C6AF56D70B8A6422E705F6C96CCAF56D70B89BFC0F815E2CD9CCAF56D70B8C22A06A44E327FD8AF56D70B823ADBA83C8968DE7AF56D70B821A775FEAEA81807AF56D70B8C9FC217C3E097C0FAF56D70B811F6877F4966FFFFAF56D70B845B7D5FFD089FFFFAF56D70B855B55E3FE7D8FE7FAF56D70B891AA2F1EC548F81FAF56D70B8518DB57BFF08F01FAF56DF40D61EAD0BF7DC65968AF56DF40D2A1C529FEEA0D968AF56DF40D1EAB4E30A5AD3968AF56DF40D5AF9D3E3B0583970AF56DF40DD2BA3BF76BE301C0AF56DF40DE0D0FFCAA7BDF3C0AF56DF40DC4207FBAA4F6D2F0AF56D";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "F40DC6BD38DDFFB28AF8AF56D6D9E48503C315FE9BECC8E56D6D9ECD956E6CFDE468848E56D6D9E0ED3953ED0F7E0848E56D6D9E1FAB4073E15B25A58E56D6D9E1F78097FE65E0F658E56D6D9EE1FBD5861DC5EF558E56D6D9ED25EEF9B9B3CEB418E56D6D9EC34ACB7B60895A418E562CB3D07E6057CB941FF0054412DFBD051A377E68B2FF005C412AEBE2259DA7FEA9FFF00D36122D7E66196B7F1157FF00D5B32D95E07E38AFFF8ABFF00C2F225498073F35FEFF9EFF00C26C2D6987F85097803A1FF00D3AD20A999189A0300F4DFF00C2D8030B0C6F371E000FC0000204908EB0E1E6E000F0800000A4E5099B0F07C3F0307C70000762E01D30E00E0F1F";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "878F000038BB0C570F00400FF0E070000282F0E0F0089400FF3F000000CC0C0A8F0F51A03FFFFFF0000532D0F7706F611F7FFFE0000050CD031A25AFF000000FF6BFF70DB0CFA79900000000FFD30323870ACECC3FFFFFFFF008DC37C1E084C7FFFFFFFFFF001938A27F05C930000FFFFFFFF4137502F0F8373CFF00000000FF5378420E15C66FFFFFFFF00FED462B90DA38A5FF000000000256B1FE03E3E3500FFFFFFFFF70001F30DFE105FF00000000012096F306F9130FFFFFFFFFF040813F805FFDEE000000000000ADE7F807F390300FFFFFFFF7EEDAE720E49DD6FFFFFFFFFFC0158A0B0FA37F000000000003B57E0A30E43E53FFFFFFFFFFC161C5B7";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N24
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0F330F33550055FF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N6
cyclonev_lcell_comb \VGA|green[0]~16 (
// Equation(s):
// \VGA|green[0]~16_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|green[0]~15_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|green[0]~15_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|green[0]~15_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~16 .extended_lut = "off";
defparam \VGA|green[0]~16 .lut_mask = 64'h05FF05FF05050505;
defparam \VGA|green[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N36
cyclonev_lcell_comb \VGA|green[0]~19 (
// Equation(s):
// \VGA|green[0]~19_combout  = ( \VGA|green[0]~16_combout  & ( ((!\VGA|green[0]~11_combout  & ((\VGA|green[0]~18_combout ) # (\VGA|green[0]~14_combout )))) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|green[0]~16_combout  & ( ((!\VGA|green[0]~14_combout  & 
// (\VGA|green[0]~18_combout  & !\VGA|green[0]~11_combout ))) # (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~14_combout ),
	.datab(!\VGA|green[0]~13_combout ),
	.datac(!\VGA|green[0]~18_combout ),
	.datad(!\VGA|green[0]~11_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~19 .extended_lut = "off";
defparam \VGA|green[0]~19 .lut_mask = 64'h3B333B337F337F33;
defparam \VGA|green[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE91DC7FCFBFFFFFFFFFFFFFFEA97981F379FFFFFFFFFFFFF924067CA40B9FFFFFFFFFFFFFD5C19F471B31FFFFFFF3FC0BF6280FC3D3ECE0BFFF2F7FF89E9000FCDA0072BFFFF1FFFF87B3700FFCC0F089FFFFCFF9F2E1D3FFFF07186D791FFCFE0C7C29A0FF8C7938E7F033FFE7CF86AE07C003333BC7193FFE09D4AA70E8FFF38E52607CFFF07EDE9E3C30F400F3BFE3CFFDE1774B288B8CF0BE6DBF79FFF676125FA40FD1D351E23D1FF79C3DA78FB378E0FA0617B0F0FF9B1373C3FFFD6D64C01D0F06F10C3459EFE5FDEBA9BFF0FF6F27FE79F9FFF5FD0F08BE87FF";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "E19029D7B0FB35CD24106C7F3C56FA5F791FF64AD53AB587FBB2DB58FFFFFFFFFEFDF8DFBF978DCC36FFFFFFFFF241579FFAC8508FEFFFFFFFFFFE7254EFECF56BEEFFFFFFFFFE625AF7FE1259737FFFFFFFFCD41B3FEFD8849FFDFFFFFFFF67FE2313FDD7FFDF9FFFFFFFFE86DD46DF9F18737FFFFFFFFF63C169A9A2B63FE07FFFFFFFFDE82D29A61A9CB60FFFFFFFFFDDE8980CF9757E60FFFFFFFFFCF60186DD3042F71FFFFFFFFFE7FA1F32E784DCC7FFFFFFFFFF3FEC1C7CBBC91DFFFFFFFFFFF83C48E7C917039FFFFFFFFFFF8C22F47C913FF7FFFFFFFFFFFFBF2B6F9711EFFFFFFFFFFFFFFEF2FFFD71DFFFFFFFFFFFFFFFED28FDA71F7FFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFFCE76D4531FFFFFFFFFFFFFFFFCF25AD73BFDFFFFFFFFFFFFFF8FADCC57E9EFFFFFFFFFFFFFF999ABA87E7AFFFFFFFFFFFFFF9F98E2E3CFAFFFFFFFFFFFFFFDCAD7577CFEFFFFFFFFFFFFFFFFCB980B9BCFFFFFFFFFFFFFFFF9375A7154FFFFFFFFFFFFFFFF14D25F1F6FFFFFFFFFFFFFFFF04FFCF2DDFFFFFFFFFFFFFFFFD0ACF323FFFFFFFFFFFFFFFFFD218992FCFFFFFFFFFFFFFFFF75876D23EFFFFFFFFFFFFFFFFE716F4C57FFFFFFFFFFFFFFFF3921A4C7FFFFFFFFFFFFFFFFFE72F66C1DFFFFFFFFFFFFFFFFFC6E8BC15FFFFFFFFFFFFFFFC416F93C17FFFFFFFFFFFFFFE0E86F95D2DFFFFFFFFFFFFFF3F11924DDCCFFFFFFFFFFFFFE3FFBBE1";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "89DEFFFFFFFFFFFFFE3F28E7D8D3EFFFFFFFFFFFFFCDD1424908AFFFFFFFFFFFFFFCD868249BFE5FFFFFFFFFFFFFF3FABDCD1B1EFFFFFFFFFFFFFFFE8E30E6402FFFFFFFFFFFFFFFCF83BC4157FFFFFFFFFFFFFFDFEAF3C4BCEFFFFFFFFFFFFFFF9B154E4BF8FFFFFFFFFFFFFFFEE620DFF4BFE1FFFFFFFFCF25FA9DFC3F1FF40FFFFFFFFFF470487562D067B0FFFFFFFFCE0EC7B6F759333F4FFFFFFFFCC7D7D50F29966FD47FFFFFFFC0FF41176AF9D75C07FFFFFFC05FDA483EDA313B687FFFFFF1F9FDC569FFF40257FFFFFFFE1F1F4C1A66F24C61187FCFFF80FFC3C96B6F3BB41C7C8FFFF8DFF122BCF6FF8F4CDF5AFFFF8FFE483FAF7F3D9EFE3BC7FF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "F0D385680FF3FF0DB69DEFFFFF0BF34CE7183FFD08A06978FFF0FD58277245FDF8DF295D8FFF0367E533719F5FCF7CE700FFF0712F93CCEAF0FA778D3EFE49E61B2858E00F0FF6EFE813DCCC27EDCC5E00F0F7DF5040C449B50D03D7E01F6FEDADA1FA0F5EC88A98F707FFF1924EF2CDCA6BC2F17EFFFFFFFEAE00891F3461835FFEFFFF8C7EB27CE1740DE136EFDFFFF856DDB00141B2F8D2DEDBFFFFFFFF1582D23FCF6C1F50F7FFFF0F460EAAFB0BC2F4750FFFFFF057CA57D74FF14ABF80FFFFFFFF77526F13E321AFFE0FF8FFFFFB7811FF63702BFAF0FF0FFFFFF93F35FF3953776F1FE2FFFFFFA6F20CF68FFFC9F1FE4FFFFFFC3FC7CBD9F89CFF3FE0";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N0
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N39
cyclonev_lcell_comb \VGA|green[1]~21 (
// Equation(s):
// \VGA|green[1]~21_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( ((\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a 
// [2])) # (\VGA|green[0]~17_combout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|green[0]~17_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~21 .extended_lut = "off";
defparam \VGA|green[1]~21 .lut_mask = 64'h0F005F550F005F55;
defparam \VGA|green[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "F38FF0000000000FFFF99370CD3C00FF000000000300D3EEC6FA8FF639477D9C160799B53C8FA80FE7CBC601E1E07B9B02C9AA80000CE2093E1C07B9B06C1AA806C60F9EB3F100739B3FCAAB81F977C7833F17CF39BEDCCDB838941C783079C7339B8CCD5B838839C38267D83179B78C55B81FE67C3F737EE3079BF9DFBB813AFF4F9A4C2B3139B00DFBB801110F845CD703039B00D93B81CB711320D0718019B00D93BA121F97B3262DB8C09B00D13BA954A0980FBB9B0609B00D13BBD5A950499672D1379B00D13BB778AEC33113CD2969B00D13BB76B9F94652BD52909B0003719C30160F46CA698FFCB0403719A90EBCC6556EA4FFCB040371920D5381E1";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "F5665FFCB0403719C7DC7AFB7FA6BBFECB0403719004C9D600E8355FECB040371969F85F70273532FCCB0403719B7460EA92F681AFCCB0403719EA9728BE15AD7FF8CB04037194B04F9F47975F1E0CB0403719490381FC7429E000CB0403719695B47FF26BB8000CB0403719814202FFD5E40000CB0403719110CCFFFF93B0000CB0403719F133AB7F8FEE0180CB0403719B126133CF45507E0CB04037193104943FDA010FE0CB040B70BCEA85F8FF648C677CB040B70B84C01073F260C677CB040B70B9F6E49C7FB1C0677CB040B70BCD2ABD0F0557066FCB040B70BC3D58E5ACEA3FEFFCB040B70BE2D93E469FAFFCFFCB040B70BC6A1BEAD6FA01CFFCB040";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "B70BC71CB930F4D4ECFFCB040940800CADF87AD618DCFEB040940800CC657133FAE487EB04094080123DE26A2713687EB0409408015E9CF202738F86EB0409408016E7DED221468C6EB0409408E08297B7195B81C6EB04094083E940C5269D851C2EB04094083FB3DA6EEA9404C2EB04DE78900AED2838A79FF00BC9EDE709042274811A0CFF00B49ED86083E5093801997FF00B7BEDD34879FF1580F07AFF00B32ED0848387A9300F841FF00B16FD0CCE185DBD01FF4DFF00B17DD0ECE987E9887037EFF00A03DDDACEE6A7E2CF0FC3FF00B118F71FEF8C081E000FF0000949FFE8FEFE390000F08000001DFCFD9FEFF9F3F00003F00005ABFF437E1FEF0F00";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "807F00005DB2F487E0FE7000001FF0000425FF357EC767000000FF0000814FF8E7E13E30000000000008D1DF6DFE19F90080000000008E8CF26DA9900000000008CFFFF87FABAB1800FFFFFFFF1C000BFFFA8C2FFFFFFFFFF000E3FD61FF8F42000000000000E1F88F6FF94B80000000000FF7E0FEF0FFE5BFC300FFFFFF00FFCFF9ADFFC5C7EFFFFFFFFFFFECC601BFFA5F3CFFFFFFFFFFFECE4AFFFFFCD33FF00000000F0F309FCF3FD88C0000000000FFFE6BFCF1FC8D20000000000039141FFFBFD56DFFFFFFFFFFFFB11FFFFFFFFFCFF0000000080EE1FFFFF8633BFFFFFFFFFFF871FEFFFEC10FFFFFFFFFFFF3CCFFA5FFCBBA6BFFFFFFFFFFF1DFF90F";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF00FFFFF3CF2970000000000FE9BFC03F5EEF48E00000000001696D07FEF0D12FFFFFFFFFF1E2E36E7FD644220F000000003F8E67FBF55AE3901000000000056AEFCF591D3F00FFFFFF00391219FAF3D4BFC00FFFFFFFF07A8D3FBFD75788FFFFFFFFFFF8418C7904EE8FFFF0000FFFF07E045F3FBFE0FFFF00000000FFFF35B3FC7FF00000000FFFF00FF275CFF561FFE00000FFFFF81F5D0DFE3570000000000000007167CFF6D1000000FF00003FFFC2AEFB";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N30
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N30
cyclonev_lcell_comb \VGA|green[1]~20 (
// Equation(s):
// \VGA|green[1]~20_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & \VGA|green[0]~15_combout )) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & \VGA|green[0]~15_combout ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(!\VGA|green[0]~15_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~20 .extended_lut = "off";
defparam \VGA|green[1]~20 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \VGA|green[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N24
cyclonev_lcell_comb \VGA|green[1]~22 (
// Equation(s):
// \VGA|green[1]~22_combout  = ( \VGA|green[1]~20_combout  & ( ((!\VGA|green[0]~11_combout  & ((\VGA|green[1]~21_combout ) # (\VGA|green[0]~14_combout )))) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|green[1]~20_combout  & ( ((!\VGA|green[0]~14_combout  & 
// (\VGA|green[1]~21_combout  & !\VGA|green[0]~11_combout ))) # (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~14_combout ),
	.datab(!\VGA|green[0]~13_combout ),
	.datac(!\VGA|green[1]~21_combout ),
	.datad(!\VGA|green[0]~11_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[1]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~22 .extended_lut = "off";
defparam \VGA|green[1]~22 .lut_mask = 64'h3B333B337F337F33;
defparam \VGA|green[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "CD6FCA70700771FAEA6C7FFF7DFAFC4EFFE0F9B4DB0DE7FFFFBDBCD77FFFFFFFFC7C6E59FFB8FB9A7FFFFFFFFFE5D8AAEFF78F3ADF7FFFFFFFFFD3810E7FF9F3DFE7FFFFFFFFFC8D45A7FC7239ECEFFFFFFFFFF172A31FD303FCFEFFFFFFFFFF4A2DFAFAB8059FFFFFFFFFF775BCE7AFE9E03F83FFFFFFFFE79BDB0E7FB99BFFFFFFFFFFFE183CF4EEAAF33FFFFFFFFFFFE0E9879EEEE5D77FFFFFFFFFFF0F107A6DEF54EEFFFFFFFFFFF87100FFC8DEBFEFFFFFFFFFFFC5F0027FAE71FEFFFFFFFFFFFFEB8827EBE4FFFFFFFFFFFFFFFBDCF5FC8E02FBFFFFFFFFFFFFF5CF43B0EC7FFFFFFFFFFFFFFFE5327B0E87FFFFFFFFFFFFFFFD2125F0EDFFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFD141590EAFFFFFFFFFFFFFFFFE27159044FFFFFFFFFFFFFFFFF6761000ADFFFFFFFFFFFFFFFF8075F00FFFFFFFFFFFFFFFFF9FD3B2003FFFFFFFFFFFFFFFB9ED6B800F7FFFFFFFFFFFFFFFF2E0E301B7FFFFFFFFFFFFFFFF26672019FFFFFFFFFFFFFFFFFC4C0C015DFFFFFFFFFFFFFFFFB4E08033CFFFFFFFFFFFFFFFF10E13037EFFFFFFFFFFFFFFFF10F4203FEFFFFFFFFFFFFFFFF12F7403BCFFFFFFFFFFFFFFFF9267FDE77FFFFFFFFFFFFFFFFABEBEDEF7FFFFFFFFFFFFFFFF0FED5DEF7FFFFFFFFFFFFFFFF74FBF9E9FFFFFFFFFFFFFFFFFA5F8E1E7DFFFFFFFFFFFFFFFFB5FF63E9DFFFFFFFFFFFFFFC0FCAAD3E6DFFFFFFFFFFFFFFC0B4803";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "7EDFFFFFFFFFFFFFFFC054C5EE74DFFFFFFFFFFFFFF79F324DA61CFFFFFFFFFFFFFF6D23029C0DDFFFFFFFFFFFFFF76A1DF90036FFFFFFFFFFFFFFB784ABF8513FFFFFFFFFFFFFFBF105EEF039FFFFFFFFFFFFFFFC5381EAA07FFFFFFFFFFFFFFFDCA47EDA02FFFFFFFFFFFFFFF8483FC67D9F9FFFFFFFFFFFB7FEC73C0005FBFFFFFFFFFFF8BE6FDFE93C8F6FFFFFFFFFFFFF3F3AFFF29EFEBFFFFFFFFFFFFA1C9CFF8233EBFFFFFFFFFFFE57E3ACF046BFFFFFFFFFFF3FE5091EEB8BC0FFFFFFFFFFFBF40C83AFC706C7FFFFFFFFFFBF7F45BFFA2138BCFFEFFFFAF2C034BBFF62FC71FFFEFFFF3F3C7BDDFFFF0C04FFBDFFFFF7FE94EB7FFFF9015CFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFEFF3F985FFFF9959C7EFFFFFFDF0ADB95FFFFD936A1FFFFFFF3F2897EE9BFBE8A23887FFFFF08FEBF9F9FFFDC4B6761FFFFF9678DF7F9DFFFE5D5CCC7F8FD1387E7BFFFFFFA95D27FD33A03C3978FFFFFFFE77BD3A9D3DECF4F1B7FFFFFF7CE897FCC046CCD631FFFFFFFF8F7E05C3FC028FF73FFFFFFFDF763F647027B085C3FFFFFFFFEAF38FA303FE11A5FFFFFFFF2EE43FFE3E7A00E3DD3FFFFFF00F0DFC31C030FE5FBFFFFFFFF03CF090030BFB25BBFFFFFFFFA9D2E7B78004EE3FFFFFFFFFFF8F9FB0E3E0A5CEFFFFFFFFFFF3BF59200C75EBFDFFFFFFFFFFFD7F96FF3189FB9FFFFCFFFFFE4BF8A0FE71FFF7FFFF8FFFFFF8BF49139CEDCE7FFFF8";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE9294BFFFFFFFFFFFFFFFFFFF2B016687FFFFFFFFFFFFFFFF1F3E014FB3FFFFFFFFFFFFFFAE1A601E7F1FFFFFFFFFFF0DFF780030CFFFF7FFFFDFFFFF3D67000339FF57CFFFFEFFFFF70100000C3F059FFFFFFFFFF9D2430000FFE01E7BFFFFFFFFFB56DF000C7E3DEDFFFFFFF81F8A31F80003C38F2EE6FFFF81F873FF00FFFC0E399F83FFF89F41C0C03F0BFFD277FC3FFF1BDF37DB07C78408A21F67FFF970F1DEEEDF0DBCD18A72FFFFFDB39CF176FDAFA8425F9FFF7FB4F0FB1FFFFDEF3B9D5FFFFFFACC0A5FFF83FEA6167CFFFFFF3900E2FEFFFBF09E6B7FFFF7";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N30
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h4444777703CF03CF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N30
cyclonev_lcell_comb \VGA|green[2]~24 (
// Equation(s):
// \VGA|green[2]~24_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|green[0]~17_combout  & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|green[0]~17_combout  & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|green[0]~17_combout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~24 .extended_lut = "off";
defparam \VGA|green[2]~24 .lut_mask = 64'h1F1F11111F1F1111;
defparam \VGA|green[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "B75000000000000000044CEFD672000000000000FFFF6386FEC38FFE0180FD801800143B7F6C380FE00C3E000100034397F9D3800000FE00001000343E7FFD3800070F814001000343B6F1D380018FC07C0017C0343D6F59380718FC07C001FF0343D7F5138070C7C07C601FF074357FD1380007FC009F00FF074357E0C38007DF8F83F48D303431FE0C38008A37FC62D86303431FE0C381CA5A2CEF1E8E001431FE0C381E5DBCCFE3CCB0C0431FE0C381BADD6FCEE33E8E0431FE0C381B538E78093E89F0431FE0C3899671CB0FB018970431FE0C38990BC181D8BF4970431FE90C4E401C86EE7D92EFF531BE90C4CE0884E2266E7AFF531BE90C4C7A5FF956";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFBDBFF531BE90C407FD3E4197F747FE531BE90C4003A3FC96BA9DFFE531BE90C4E073FF50B68D2CFC531BE90C47067A78F7F31E2FC531BE90C425C84F90BB6D00F8531BE90C4243C77FCFC4B01E0531BE90C4263F65F8B1740000531BE90C42667B9FFF60B0000531BE90C44E7E63FFC3F00000531BE90C4CE3CAE7FF02A0000531BE90C4CE30EDBFFEB80000531BE90C48E21323FE6F30000531BE90C40E03013DCA9E0000531BE10D4DF41CA7FF1D6C07F531BE10D49F7D2AF93799C07F531BE10D480F53FF9F009007F531BE10D4C17F17CAF84C007F531BE10D4C3B6EB8CDF0000FF531BE10D4E33537C74F0500FF531BE10D4C7FAFFA14F8CE0FF531BE";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "10D4C7223FED0F96F0FF531BE10D5000B3CCC99FE11CF531BE10D5002CF358B0F00887531BE10D500957AF661F90287531BE10D5009975E3703E8387531BE10D500B188B81AB9F7C7531BE10D5E0295C79E4C476C7531BE10D5FE6070F9645A56C3531BE10D5FF1DF0FC36D923C3531BE40D400893BFF7991FF008790E40D404CD88FFF9B2FF008790E01D53E290CFFF89DFF0084B0E50957FB6F9FFF03EFF0084B0E58953F0493FFF8DDFF0084F0E5C151FE55DFFFF81FF0084F2E5E151F0B99FF03BFFF0084B2E5A1507BE82FF0FCFFF008497FC32500FF01E000FF00008748FB725003F0000F080000087BBF3C25001F3F0000000000C243F7CA5000F0F00";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "80000000C0FFF97A50007000000000000DDCEFA3A5C0070000000000005F7EF50A5F0030000000000005FAEF19A5F8010000000000005EEFF0E0BE7FFFFFFFFFFF0FF5C9FF93271800FFFFFFFFE00033DFFAF810000000000FFF000E7FFF8775FFFFFFFFFFFF010730DFFFA44FFFFFFFFFF007F00871FFEA4400000000000000C0711FFF1A87EFFFFFFFFFF01C36BFCFB35B3CFFFFFFFFFFFE3EABFAFFF1B30FFFFFFFFFFF0E73BFFFFF45D3FFFFFFFFFFFF1161FFFFFE841FFFFFFFFFFFFF63FFFFFFD14C00000000000096FFFFFFFFD000000000000001FFFFFFFFFFFCFFFFFFFFFFFF8EFCFFFF00FFF00000000003F3FFCFFFF3D487FFFFFFFFFFFE3FFEFF";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y54_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFF37C2700FFFFFFFF0157DFFFFBFD590FFFFFFFFFFFF727EFFF1E3F20FFFFFFFFFF1EA236FFF21A3C1F000000000C08722FFF202B3801FFFFFFFF00C28DFFF200C3FFFFFFFFFFFC041E6FCF0DA5000000000000F89099FDF165E7F0000000000003FFAFDF7E4F0000FFFF0000F81FB5F9FEB80FFFF0000000000008E3DFC300FFFFFFFFFFFF00FFAFACFE21EFFE0FFFFFFFFFFE0712CFD139000000000000FFF8214DF60BA000000000000FFFF295DFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N27
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N18
cyclonev_lcell_comb \VGA|green[2]~23 (
// Equation(s):
// \VGA|green[2]~23_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout )) # (\VGA|green[0]~15_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|green[0]~15_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~23 .extended_lut = "off";
defparam \VGA|green[2]~23 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \VGA|green[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N27
cyclonev_lcell_comb \VGA|green[2]~25 (
// Equation(s):
// \VGA|green[2]~25_combout  = ( \VGA|green[2]~23_combout  & ( ((!\VGA|green[0]~11_combout  & ((\VGA|green[2]~24_combout ) # (\VGA|green[0]~14_combout )))) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|green[2]~23_combout  & ( ((!\VGA|green[0]~14_combout  & 
// (\VGA|green[2]~24_combout  & !\VGA|green[0]~11_combout ))) # (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~14_combout ),
	.datab(!\VGA|green[0]~13_combout ),
	.datac(!\VGA|green[2]~24_combout ),
	.datad(!\VGA|green[0]~11_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[2]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~25 .extended_lut = "off";
defparam \VGA|green[2]~25 .lut_mask = 64'h3B333B337F337F33;
defparam \VGA|green[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "CC60097FFFF0F3D7E8003FFFFF1500BFFFFFFFCFFF8653FFF18F86FFFFFFFFFFFD7C60FFFF71F88A7FFFFFFFFFE2C00EFFF68F0ADFFFFFFFFFFFDE005FFF6CF017FFFFFFFFFFFFE047FEFDC208FFFFFFFFFFFFE7023BEF9800BFFFFFFFFFFFFF3921BCFD800DFFFFFFFFFFFFF98C0BCFB8003FFFFFFFFFFFFFB8C59CF2902BFFFFFFFFFFFFFFCC05FFA806FFFFFFFFFFFFFFE4800DEECA8FFFFFFFFFFFFFFFA0037E6CABFFFFFFFFFFFFFFFD0037D0C05FFFFFFFFFFFFFFF8003BF4E1DFFFFFFFFFFFFFFD80837C5E17FFFFFFFFFFFFFFFF0F5BD5E5FFFFFFFFFFFFFFFFE0F4BD003FFFFFFFFFFFFFFFFD927390027FFFFFFFFFFFFFFFF2073D007FFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFE6441B007FFFFFFFFFFFFFFFFF55427000FFFFFFFFFFFFFFFFFD504000FFFFFFFFFFFFFFFFFFE016C00DFFFFFFFFFFFFFFFFFB010D00BFFFFFFFFFFFFFFFFFF050400DFFFFFFFFFFFFFFFFFB00C4019FFFFFFFFFFFFFFFFFB865D01BFFFFFFFFFFFFFFFFF9AC1301BFFFFFFFFFFFFFFFFFDAE0B03FFFFFFFFFFFFFFFFFFFEE1803FDFFFFFFFFFFFFFFFFFEF18037DFFFFFFFFFFFFFFFFFEF2C033DFFFFFFFFFFFFFFFF7E72DC0DFFFFFFFFFFFFFFFFFCDC4CC05FFFFFFFFFFFFFFFFF89C00C05FFFFFFFFFFFFFFFFFFAC32805FFFFFFFFFFFFFFFFFEBC6800BFFFFFFFFFFFFFFFFFEBC1B009FFFFFFFFFFFFFFFFFAB812007FFFFFFFFFFFFFFFFF4B84D";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "006DFFFFFFFFFFFFFFFF0BC0E816DFFFFFFFFFFFFFFCD61659803DFFFFFFFFFFFFFFFF7127A4026FFFFFFFFFFFFFFFE719BD40FFFFFFFFFFFFFFFFFED4DFBA4D7FFFFFFFFFFFFFFFEC089ED0D7FFFFFFFFFFFFFFFFC346FFAEBFFFFFFFFFFFFFFFA83EECAAE5FFFFFFFFFFFFFFFF03EEDA5CDFFFFFFFFFFFFFCB7E1CFFE406FFFFFFFFFFFFFF7A62DFF92017FFFFFFFFFFFFF6E71CDF2053BFFFFFFFFFFFFFDE199FFB9433FFFFFFFFFFFFFBD17DFFB8A6BFFFFFFFFFFFFFA91FF3FC006DFFFFFFFFFFF7FB06FF7F745C9FFFFFFFFFFF7FE6DEADFF82B37FFFFFFFFDFBD003CFFFE4EC1BFFFFFFFFFF7203777FF74F421FFFFFFFFFF7F34F5FFFF89B9FBFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFF70D95FFFBCDC01BFFFFFFFFFD813BFFFFB6BE51D3FFFFFFFCB827CBFFFFF5EA1233FFFFFF6FEDFFEFFFFF16E014BFFFFFCCB81F1FFFFFFA873C08FFFFE5F84E77FFFFFFD27CE0F40FCA3C317FBFFFFFFF57F3034CF1CC06F127FFFFFFF7EF8F00C04E301E95FFFFFFFF817E0C0FF00CFFF83FFFFFFFFFAE3F1C0F38C086FBFFFFFFFFFC73FF9F000FF1C97FFFFFFFFF833F00FFFDFFFCBFFFFFFFFFFD1DFFFFFFFFF4BBFFFFFFFFFFF4FF83FCF4FC707FFFFFFFFFFFEDF787F009D07FFFFFFFFFFFFFDAC003E0992FFFFFFFFFFFF7FF34C000764DFFFFFFFFFFFFFEFCD2FF3EF5FFFFFFFFFFFFFFFC7410F1FCFFFFFFFFFFFFFF7F7F35E34BF3FFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF63138FFFFFFFFFFFFFFFFFFFE201FFAFFFFFFFFFFFFFFFFE508E0E02D7FFFFFFFFFFFFFFDD18001F5ABFFFFFFFFFFFF0F108000FC008FFFFFFFFFFFF7AB00000F80045FFFFFFFFFFFF1F00000C00061FFFFFFFFFFFCBC30000000012BFFFFFFFFFFBC0F00003803A95FFFFFFFFFF993F0000FC038FDFFFFFFFFFC003F000F0000E0E3FFFFFFFFBC000003F0000CC1BFFFFFFFF3F00080FF783F840FEEFFFFFFEF02132C0FE80D60F7FFFFFFC7F830F51FE8F983A6FFFFFFF89F00397FFFE4C00015FFFFFF50C03FBFFFFFD8E000EFFFFFEC6004FFFFFFFFFFE0877FFFF";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N36
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N45
cyclonev_lcell_comb \VGA|green[3]~27 (
// Equation(s):
// \VGA|green[3]~27_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|green[0]~17_combout  & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (\VGA|green[0]~17_combout  & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ) ) )

	.dataa(!\VGA|green[0]~17_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~27 .extended_lut = "off";
defparam \VGA|green[3]~27 .lut_mask = 64'h05050505FF05FF05;
defparam \VGA|green[3]~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38FF0000000000CF3FFFFFFE6E0FFFFFFFFFFFF3D9FFFFFFDF3F0000000000E18C8FFFFFE76000000000000007D67FFFFEAE3801FFFFFFFF00C1ABFFFFC4C3FFFFFFFFFFFFFC0E5FFFF75A000000000000FF803EFEFE7190000000000000000E0FEFDE8F0000000000000000893EFDE00FFFF000000000000867EFAB00FFFFFFFFFFFF00FFA17FFB300FFE0FFFFFFFFFFFF72BFFB901000000000000FFFF31FFF8A83000000000000FFFF395FF4";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "10600000000000000001DFFF050400000000000000001E9FF5C38FFE01FFFD8010001C31FF5C380FE00FFE00010003C31FFCC3800000FE000010003C37FFAC3800070F8000010003C34FFAC38001FFC0000017C03C30FFEC38001FFC000001FF03C30FFE438000FFC000601FF07C38FFE4380007FC001F00FF07C38FFAC38003099F83F319303C3CFFAC3800E207FC7E200303C3CFFAC381CCC5AFEFC5D0001C3CFFAC381E08D8FFE143C0C0C3CFFAC381F1F38FCE1CFD0E0C3CFFAC381F0811780263B1F0C3CFFAC381F39D330063EF1F0C3CFFAC381F3F880021FEF1F0C3CFF241C071334EC84FD10FFC3CFF241C0F3378169BF250FFC3CFF241C078CFC649";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "DE2B1FFC3CFF241C0782FC866BC631FEC3CFF241C00017E86FFCF21FEC3CFF241CE06DBF6E6FCBC0FCC3CFF241CF0691F4EDFBF02FCC3CFF241CE09847C67F2B06F8C3CFF241CE03CEBF8CC1B01E0C3CFF241CE03F9EFFF1C70000C3CFF241CE07F04FFF74C0000C3CFF241CC07E86FFE8070000C3CFF241CC03C01FFD5CB0000C3CFF241CC030F97FAD380000C3CFF241C8020247FA3700000C3CFF241C0000D97EFE010000C3CFF241CC060A0FF3D20C07FC3CFF241C807C9FFFFB40C07FC3CFF241C80FC9DFFFCC0007FC3CFF241CC1F86BF2FE00007FC3CFF241CC3707FE93F4000FFC3CFF241CE3F36F8EBF2C00FFC3CFF241CC7E65F185F5300FFC3CFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "241CC7197FA8CFE100FFC3CFF241C0053FE9817F2A9CFC3CFF241C0059FCE04BFA3887C3CFF241C007FE24605FC7287C3CFF241C0053860303FC3387C3CFF241C004B8E39007E03C7C3CFF241CE0439B49627E03C7C3CFF241CFE2F7F88628563C3C3CFF241CFF095B9D81E273C3C3CFF741C0096E3FFF881FF00874FF741C040440FFF893FF00874FF341C3E0600FFF863FF00876FF641C7F8F01FFF001FF00876FF6C1C3F0063FFF8C1FF00872FF681C1FFD1DFFFF01FF00872FF6A1C1FF899FF03C0FF00876FF6E1C07BF83FF0FCFFF00874FFA63C00FF01E000FF0000871FFE63C003F0000F0800000875FF003C001F3F0000000000C28FFE03C000F0F00";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "80000000C06FFE03C0007000000000000C03FFD03CC007000000000000C09FFA13CF003000000000000C07FFD03CF801000000000000C19FFF904FFFFFFFFFFFF00FF347FFD0201800FFFFFFFF00008DFFFCA000000000000000000B8BFFF68700000000000001007D3FFEF870000000000007F007FFFFF3C7000000000000FFC089FFFFD507EFFFFFFFFFFFFC008FFFFC6C3CFFFFFFFFFFFE0119FDFFF83CF00000000000FFDA7FFFFF27E0FFFFFFFFFFFF5EDFFFFFFF260FFFFFFFFFFFF5AFFFFFFFEE73FFFFFFFFFFFF8FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFC0FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N48
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h00530F53F053FF53;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N21
cyclonev_lcell_comb \VGA|green[3]~26 (
// Equation(s):
// \VGA|green[3]~26_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & \VGA|green[0]~15_combout )) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & \VGA|green[0]~15_combout ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(!\VGA|green[0]~15_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~26 .extended_lut = "off";
defparam \VGA|green[3]~26 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \VGA|green[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N15
cyclonev_lcell_comb \VGA|green[3]~28 (
// Equation(s):
// \VGA|green[3]~28_combout  = ( \VGA|green[0]~14_combout  & ( ((!\VGA|green[0]~11_combout  & \VGA|green[3]~26_combout )) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|green[0]~14_combout  & ( ((!\VGA|green[0]~11_combout  & \VGA|green[3]~27_combout )) # 
// (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~11_combout ),
	.datab(!\VGA|green[0]~13_combout ),
	.datac(!\VGA|green[3]~27_combout ),
	.datad(!\VGA|green[3]~26_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[0]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~28 .extended_lut = "off";
defparam \VGA|green[3]~28 .lut_mask = 64'h3B3B3B3B33BB33BB;
defparam \VGA|green[3]~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "E39FF73FFFFFFFE417FF7FFFFCEEFF5FFFFFFFFFA07FEBFFFFE07F1BFFFFFFFFFF539F1FFFFA07F0FFFFFFFFFFF43FF3FFFFF0FD1FFFFFFFFFFFB1FFBFFFE30FEBFFFFFFFFFFFD1FB87FFF3DF77FFFFFFFFFFFF8FDCFFFC7FF0FFFFFFFFFFFFF47DE3FFA7FF1FFFFFFFFFFFFFA73F5FF87FF3FFFFFFFFFFFFFE73E5FFD6FCFFFFFFFFFFFFFFE33FADF57F97FFFFFFFFFFFFFFB7FEFF93F2FFFFFFFFFFFFFFF5FFDFE93F3FFFFFFFFFFFFFFFCFFC7FF3F1FFFFFFFFFFFFFFF8FFCFCF1E7FFFFFFFFFFFFFFFEF7CBCE1EBFFFFFFFFFFFFFFFCF0A3DE1EFFFFFFFFFFFFFFFFFF0B3CFFC7FFFFFFFFFFFFFFFE6DD9CFFDFFFFFFFFFFFFFFFFEDFD98FF9FFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFF1BF98FF8FFFFFFFFFFFFFFFFF9AFBCFFBFFFFFFFFFFFFFFFFF9AFBFFF3FFFFFFFFFFFFFFFFFDFE93FF1FFFFFFFFFFFFFFFFF8FED3FF5FFFFFFFFFFFFFFFFF8FAD7FF3FFFFFFFFFFFFFFFFFCFF27FE7FFFFFFFFFFFFFFFFFCF9BFFE7FFFFFFFFFFFFFFFFFEF3FFFE7FFFFFFFFFFFFFFFFFEF1F7FC7FFFFFFFFFFFFFFFFFEF1E7FC7FFFFFFFFFFFFFFFFFEF0E7FC7FFFFFFFFFFFFFFFFFEF0C3FC3FFFFFFFFFFFFFFFFFEF8C63F3FFFFFFFFFFFFFFFFFFE3C73F3FFFFFFFFFFFFFFFFFFE3CF3F3FFFFFFFFFFFFFFFFF8F3ED7F3FFFFFFFFFFFFFFFFF9E3BDFF1FFFFFFFFFFFFFFFFF9E3B6FF1FFFFFFFFFFFFFFFFF9E7AEFFFFFFFFFFFFFFFFFFFFDE7FF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFDE3F87E8FFFFFFFFFFFFFFFFF1EB5F7FDFFFFFFFFFFFFFFFFF1EF5B3FDFFFFFFFFFFFFFFFFF9E6F83FC7FFFFFFFFFFFFFFFE3B4DC9BE7FFFFFFFFFFFFFFFF3F4BFCFEBFFFFFFFFFFFFFFFC3C07DE5F5FFFFFFFFFFFFFFFE7C43EE5F1FFFFFFFFFFFFFFF8FC47FE231FFFFFFFFFFFFFFFC1EFFE63FBFFFFFFFFFFFFFFF59CF7FB1FFFFFFFFFFFFFFFFF98DFFF91ECFFFFFFFFFFFFFFF1E1CFFC8FC3FFFFFFFFFFFFFE2E7BFFA879DFFFFFFFFFFFFF86EFDFFF8792FFFFFFFFFFFFF4F8FFFFDC399FFFFFFFFFFFFF999FFFFEC1CCBFFFFFFFFFFDFFFBF7FFFEE3E5FFFFFFFFFFFBFC7AFFFFAF3F3FFFFFFFFFFF8F8F8FFFF998E07FFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFFFD8F19DFFFFD5CFE5FFFFFFFFFA7E3AFFFFFE7E3F37FFFFFFFEC7C7F7FFFFE7E9FC5FFFFFFFB011FE7FFFFF36EFE57FFFFFE8C71F4FFFFFFB9703F5FFFFF6078E71FFFFFFCE7C1F0CFFF3C3C17F3FFFFFFE37F0FC33FE03F8F1EFFFFFFFF2EF80FF3FBEFF1E9EFFFFFFFFFF7E03FFFFFF0FFF5FFFFFFFFDDE3F03FF3F00879FFFFFFFFFFBF3FF80F00FF1FDFFFFFFFFFF9F3FFFFFFFFFFF1FFFFFFFFFFF7DFFFFFFFFFCF7FFFFFFFFFFFDFF83FFFFFF49FFFFFFFFFFFFDFF787F001CEBFFFFFFFFFFFFF460003E081BFFFFFFFFFFFFFFDAC000077DBFFFFFFFFFFFFFFFAEEFF3FF7FFFFFFFFFFFFFFFFFAF0FFF9FFFFFFFFFFFFFFFFFFF90338FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFF3E07FFFFFFFFFFFFFFFFFFFCCFE009FFFFFFFFFFFFFFFFF9071FFF1BFFFFFFFFFFFFFFFE9E7FFE0997FFFFFFFFFFFFFFAF7FFF03FF5FFFFFFFFFFFFFCCFFFFF07FFB3FFFFFFFFFFFFA0FFFFF3FFF84FFFFFFFFFFFEC3CFFFFFFFFE17FFFFFFFFFFE3F0FFFFFFFC70FFFFFFFFFFF27C0FFFFFFFC702FFFFFFFFFEFFC0FFF0FFFF1F17FFFFFFFFE3FFFFFC0FFFF3FE5FFFFFFFFC0FFF7F0087FF7FF2FFFFFFFE90FFFC13F007F2FF1FFFFFFFF007FF0CFFF3077FD8BFFFFFFE60FFC4FFFFF73FFFEFFFFFFFCF3FC37FFFFFEC1FFF3FFFFFF99FF85FFFFFFFA01F79FFFFF";
// synopsys translate_on

// Location: LABCELL_X23_Y39_N12
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h22220A5F77770A5F;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N0
cyclonev_lcell_comb \VGA|green[4]~30 (
// Equation(s):
// \VGA|green[4]~30_combout  = ( \VGA|green[0]~17_combout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ) ) ) # ( !\VGA|green[0]~17_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[0]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~30 .extended_lut = "off";
defparam \VGA|green[4]~30 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \VGA|green[4]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "30700000000000000001C5FFA70700000000000000001E5FFEC38FFE01FFFD8010001C34FFEC380FE00FFE00010003C34FF6C3800000FE000010003C32FF4C3800070F8000010003C32FF4C38001FFC0000017C03C32FF0C38001FFC000001FF03C32FF0438000FFC000601FF07C32FF04380007FC001F00FF07C32FF4C38003099F83F009303C32FF4C38008207FC7E000303C32FF4C381C8382FEFC3E0001C32FF4C381E0CA0FFE06200C0C32FF4C381F1C70FCE0E280E0C32FF4C381F3FD878015C41F0C32FF4C381F27FC30037FC1F0C32FF4C381F27FE00077F41F0C32FF441C0737F96C8DFEC0FFC32FF441C0F0FFC861DFC00FFC32FF441C079FFEC43";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "BFE01FFC32FF441C078FFFE077FE01FEC32FF441C0007FF70E7FE01FEC32FF441CE0627FB95FEC00FCC32FF441CF0603FEF3FF802FCC32FF441CE098DFF6FFB906F8C32FF441CE03C17FFFF6301E0C32FF441CE03F3BFFFFC70000C32FF441CE07F1FFFFB8F0000C32FF441CC07E8FFFFB070000C32FF441CC03C87FFE60B0000C32FF441CC030E3FFF8380000C32FF441C80202AFFF4700000C32FF441C000097FFEC000000C32FF441CC06089FFF800C07FC32FF441C807C1DFFFF80C07FC32FF441C80FC3BFFFEC0007FC32FF441CC1F877FDFF60007FC32FF441CC3F0E7F9FFF000FFC32FF441CE3F05FE97FF400FFC32FF441CC7E33FF97FFC00FFC32FF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "441CC707FF365FF600FFC32FF441C0002FFE07FFB09CFC32FF441C001FFEC03FFE8887C32FF441C000BFE861FFE0287C32FF441C0037FF030FFFC387C32FF441C0027FE3906FF43C7C32FF441CE027FC79633F43C7C32FF441CFE1BB8F861FE83C3C32FF441CFF0255FC805D03C3C32FF041C008A43FFF853FF00872FF041C040380FFF88CFF00872FF441C3E0000FFF800FF00870FF041C7F8001FFF000FF00870FF0C1C3F0003FFF8C1FF00870FF0C1C1FFD1DFFFF01FF00870FF0E1C1FF899FF03FFFF00870FF0E1C07BF83FF0FCFFF00872FF463C00FF01E000FF0000872FF463C003F0000F0800000872FFA03C001F3F0000000000C25FFA03C000F0F00";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "80000000C05FFC03C0007000000000000C03FFA03CC007000000000000C05FFD03CF003000000000000C09FFF03CF801000000000000C0FFFC800FFFFFFFFFFFF00FFF3BFFFC201800FFFFFFFF0000E2BFFF0000000000000000000E17FFF607000000000000010004FFFF7070000000000007F000EFFFFF87000000000000FFC01AFFFFF207EFFFFFFFFFFFFC0CFFFFFF903CFFFFFFFFFFFE00E7FFFFFC400000000000000039FFFFFFF200000000000000353FFFFFFFC7F000000000000C9FFFFFFFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFF8FF000000000000EBFFFFFFFEAC0000000000000657FFFFFFAC00000000000000035FFFFFF5E3801FFFFFFFF00C0C7FFFFE2C3FFFFFFFFFFFFFC023FFFFB83000000000000FF801DFFFFF9F000000000000000089FFFE50F000000000000000084FFFE000FFFF00000000000081FFFE500FFFFFFFFFFFF00FFA27FFC900FFE0FFFFFFFFFFFF717FFE101000000000000FFFF307FFD283000000000000FFFF38BFFA";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N6
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h550055FF330F330F;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N9
cyclonev_lcell_comb \VGA|green[4]~29 (
// Equation(s):
// \VGA|green[4]~29_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|green[0]~15_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|green[0]~15_combout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|green[0]~15_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~29 .extended_lut = "off";
defparam \VGA|green[4]~29 .lut_mask = 64'h0F5F0F5F00550055;
defparam \VGA|green[4]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N42
cyclonev_lcell_comb \VGA|green[4]~31 (
// Equation(s):
// \VGA|green[4]~31_combout  = ( \VGA|green[4]~29_combout  & ( ((!\VGA|green[0]~11_combout  & ((\VGA|green[4]~30_combout ) # (\VGA|green[0]~14_combout )))) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|green[4]~29_combout  & ( ((!\VGA|green[0]~14_combout  & 
// (\VGA|green[4]~30_combout  & !\VGA|green[0]~11_combout ))) # (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~14_combout ),
	.datab(!\VGA|green[0]~13_combout ),
	.datac(!\VGA|green[4]~30_combout ),
	.datad(!\VGA|green[0]~11_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[4]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~31 .extended_lut = "off";
defparam \VGA|green[4]~31 .lut_mask = 64'h3B333B337F337F33;
defparam \VGA|green[4]~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y41_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFF100000018FFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFC000000000003FFFFFFFFFFFF0000000000000FFFFFFFFFFFC00000000000003FFFFFFFFFFC00000000000001FFFFFFFFFF000000000000000FFFFFFFFFC0000000000000003FFFFFFFF80000000000000001FFFFFFFF00000000000000000FFFFFFFE0000003FFFC0000007FFFFFFC000003FFFFF8000003FFFFFF800000FFFFFFF000001FFFFFF000003FFFFFFFC00000FFFFF";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "F00000FFFFFFFFF80000FFFFFE00003FFFFFFFFFC00007FFFFC00017FFFFFFFFFE40003FFFFC0001FFFFFFFFFFF80001FFFF00003FFFFFFFFFFFD0000FFFF00007FFFFFFFFFFFE0000FFFE0000FFFFFFFFFFFFF00007FFE0001FFFFFFFFFFFFF80007FFC0003FFFFFFFFFFFFFC0003FFC0007FFFFFFFFFFFFFC0003FF80007FFFFFFFFFFFFFF0001FF8000FFFFFFFFFFFFFFF0001FF0001FFFFFFFFFFFFFFF8000FF0001FFFFFFFFFFFFFFF8000FE0003FFFFFFFFFFFFFFFC0007E0003FFFFFFFFFFFFFFFC0007E0007FFFFFFFFFFFFFFFE0007F0007FFFFFFFFFFFFFFFE0007C000FFFFFFFFFFFFFFFFF0003C000FFFFFFFFFFFFFFFFF0003C000FFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFF8003C001FFFFFFFFFFFFFFFFF80018001FFFFFFFFFFFFFFFFF80018001FFFFFFFFFFFFFFFFF80018003FFFFFFFFFFFFFFFFFC0018003FFFFFFFFFFFFFFFFFC0018003FFFFFFFFFFFFFFFFFC0018003FFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFC0004003FFFFFFFFFFFFFFFFFC0004003FFFFFFFFFFFFFFFFFC0004003FFFFFFFFFFFFFFFFFC0024003FFFFFFFFFFFFFFFFFC0024003FFFFFFFFFFFFFFFFFC002E003FFFFFFFFFFFFFFFFFC003E005FFFFFFFFFFFFFFFFF8007F";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "005FFFFFFFFFFFFFFFFF8007A001FFFFFFFFFFFFFFFFF8005B000FFFFFFFFFFFFFFFFF8005F000FFFFFFFFFFFFFFFFF000DD000FFFFFFFFFFFFFFFFF000FD800FFFFFFFFFFFFFFFFE000BDC007FFFFFFFFFFFFFFFE0003FE003FFFFFFFFFFFFFFFC0047EE003FFFFFFFFFFFFFFFC0047EE003FFFFFFFFFFFFFFF800F7F6001FFFFFFFFFFFFFFF800FFF3000FFFFFFFFFFFFFFF001EFFB0007FFFFFFFFFFFFFE001DFFB8007FFFFFFFFFFFFFC007DFFF800BFFFFFFFFFFFFFC00FFFFD8001FFFFFFFFFFFFF800FBFFFC000FFFFFFFFFFFFF001FFFFFC0007FFFFFFFFFFFE003FFFFF6E003FFFFFFFFFFFC007EFFFFAF000FFFFFFFFFFF000FDFFFFD9800FFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFE0019FFFFFFDC003FFFFFFFFFC003BBFFFFEFE000FFFFFFFFF0007F7FFFFF7E8003FFFFFFFC001FEFFFFFFB6E004FFFFFFF0001F5FFFFFFF970003FFFFF8000E7BFFFFFFEE7C0003FFFC00017F7FFFFFFF77F00000000000F1EFFFFFFFFBEF80000001001E9DFFFFFFFFDF7E000000000FFF3FFFFFFFFEFE3F0000C00087F7FFFFFFFFF3F3FF80000FF1FCFFFFFFFFFFDF3FFFFFFFFFFFBFFFFFFFFFFE7DFFFFFFFFFCFFFFFFFFFFFFF9FF83FFFFFF7BFFFFFFFFFFFFEFF787F001CE7FFFFFFFFFFFFF9E0003E0819FFFFFFFFFFFFFFE3C000077C7FFFFFFFFFFFFFFFCFEFF3FF3FFFFFFFFFFFFFFFFFCF0FFFBFFFFFFFFFFFFFFFFFFFE0307FFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N42
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0033CCFF47474747;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N30
cyclonev_lcell_comb \VGA|green[5]~33 (
// Equation(s):
// \VGA|green[5]~33_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( ((\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a 
// [2])) # (\VGA|green[0]~17_combout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|green[0]~17_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~33 .extended_lut = "off";
defparam \VGA|green[5]~33 .lut_mask = 64'h0F000F005F555F55;
defparam \VGA|green[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "30700000000000000001C7FFE70700000000000000001E7FFCC38FFE01FFFD8010001C31FFCC380FE00FFE00010003C31FFCC3800000FE000010003C33FFCC3800070F8000010003C33FFCC38001FFC0000017C03C33FFCC38001FFC000001FF03C33FFC438000FFC000601FF07C33FFC4380007FC001F00FF07C33FFCC38003099F83F009303C33FFCC38008207FC7E000303C33FFCC381C8002FEFC000001C33FFCC381E04C0FFE02300C0C33FFCC381F0BA0FCE05C00E0C33FFCC381F17F078003F81F0C33FFCC381F0FE83001FF81F0C33FFCC381F0FF40002FF01F0C33FFC41C071FFC6C87FF80FFC33FFC41C0F17FE060BFF80FFC33FFC41C078BFF841";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "7FC01FFC33FFC41C0785FF402FFB01FEC33FFC41C0002FFA05FF401FEC33FFC41CE061FFD03FF800FCC33FFC41CF0607FF9FFD002FCC33FFC41CE0987FFFFFE906F8C33FFC41CE03C2FFFFFC301E0C33FFC41CE03F17FFFE870000C33FFC41CE07F0BFFFD0F0000C33FFC41CC07E85FFFE070000C33FFC41CC03C82FFFC0B0000C33FFC41CC030E1FFF8380000C33FFC41C802020FFF0700000C33FFC41C000092FFF4000000C33FFC41CC06083FFFC00C07FC33FFC41C807C0BFFFD00C07FC33FFC41C80FC17FFFF80007FC33FFC41CC1F82FFFFFC0007FC33FFC41CC3F05FF0FFA000FFC33FFC41CE3F03FF9FFD400FFC33FFC41CC7E1FFD03FE800FFC33FF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "C41CC702FFE07FFC00FFC33FFC41C0009FF402FFE09CFC33FFC41C000BFF8017FC0887C33FFC41C0017FC060BFF8287C33FFC41C001FFA0305FF8387C33FFC41C000FF43903FF03C7C33FFC41CE00FE87961FF03C7C33FFC41CFE17D0F860BF83C3C33FFC41CFF1781FC807E83C3C33FFC41C008683FFF832FF00873FFC41C040000FFF880FF00873FFC41C3E0000FFF800FF00873FFC41C7F8001FFF000FF00873FFCC1C3F0003FFF8C1FF00873FFCC1C1FFD1DFFFF01FF00873FFCE1C1FF899FF03FFFF00873FFCE1C07BF83FF0FCFFF00873FFC63C00FF01E000FF0000873FFC63C003F0000F0800000873FF803C001F3F0000000000C21FF803C000F0F00";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "80000000C01FFA03C0007000000000000C05FFE03CC007000000000000C07FFC03CF003000000000000C03FFC03CF801000000000000C03FFE000FFFFFFFFFFFF00FFF07FFE8201800FFFFFFFF0000E17FFF4000000000000000000E2FFFFC07000000000000010001FFFFA070000000000007F0005FFFFD07000000000000FFC00FFFFFE407EFFFFFFFFFFFFC027FFFFFA03CFFFFFFFFFFFE005FFFFFFE800000000000000007FFFFFFFB000000000000000CFFFFFFFFF7FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFF3000000000000001CFFFFFFFC800000000000000003FFFFFFAE3801FFFFFFFF00C05FFFFFF4C3FFFFFFFFFFFFFC00FFFFFD03000000000000FF800BFFFFA1F000000000000000083FFFFC0F000000000000000081FFFF400FFFF00000000000082FFFF900FFFFFFFFFFFF00FFA1FFFE100FFE0FFFFFFFFFFFF707FFD101000000000000FFFF30BFFC283000000000000FFFF383FFE";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N36
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h474747470033CCFF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N48
cyclonev_lcell_comb \VGA|green[5]~32 (
// Equation(s):
// \VGA|green[5]~32_combout  = ( \VGA|green[0]~15_combout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) # ( !\VGA|green[0]~15_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datae(!\VGA|green[0]~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~32 .extended_lut = "off";
defparam \VGA|green[5]~32 .lut_mask = 64'h00F033F300F033F3;
defparam \VGA|green[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N39
cyclonev_lcell_comb \VGA|green[5]~34 (
// Equation(s):
// \VGA|green[5]~34_combout  = ( \VGA|green[5]~32_combout  & ( ((!\VGA|green[0]~11_combout  & ((\VGA|green[5]~33_combout ) # (\VGA|green[0]~14_combout )))) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|green[5]~32_combout  & ( ((!\VGA|green[0]~14_combout  & 
// (\VGA|green[5]~33_combout  & !\VGA|green[0]~11_combout ))) # (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~14_combout ),
	.datab(!\VGA|green[0]~13_combout ),
	.datac(!\VGA|green[5]~33_combout ),
	.datad(!\VGA|green[0]~11_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[5]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~34 .extended_lut = "off";
defparam \VGA|green[5]~34 .lut_mask = 64'h3B333B337F337F33;
defparam \VGA|green[5]~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFFFFFFFFFFD9FFBFFFFFFFFFFFFFFFFFFFF98";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFBFFFFFFFFFFFFFFFFFFFF9DFFFFFFFFFFFFFFFFFFFFFFFBCFFFFFFFFFFFFFFFFFFFFFFFBCFFFFFFFFFFFFFFFFFFFFFFF3EFFFFFFFFFFFFFFFFFFFFFFF3E7FFFFFFFFFFFFFFFFFFFFFF7E3FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFBFF1FFFFFFFFFFFFFFFFFFFFFBFF1FFFFFFFFFFFFFFFFFFFFF0FF9FFFFFFFFFFFFFFFFFFFFF0FFCFFFFFFFFFFFFFFFFFFFFE1FFCFFFFFFFFFFFFFFFFFFFFE3FFC7FFFFFFFFFFFFFFFFFFF83FFC7FF7FFFFFFFFFFFFFFFF03FFE7FFFFFFFFFFFFFFFFFFF07FFE3FFFFFFFFFFFFFFFFFFE07FFF3FFFFFFFFFFFFFFFFFFC0FFFF91FFFFFFFFFFFFFFFFF81FFFFD0FFFFFFFFFFFFFFFFF03FFFFE67FFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFE63FFFFE23FFFFFFFFFFFFFFFC47FFFFF01FFFFFFFFFFFFFFF80FFFFFF817FFFFFFFFFFFFFE01FFFFFFC91FFBFFFFFFFFFFE0BFFFFFFC68FFFFFFFFFFFFF187FFFFFFF183FFFFFFFFFFFE80FFFFFFFF880FFFFFFFFFFF0E1FFFFFFFFC107FFFFFFFFFE163FFFFFFFFE081FFFFFFFFF000FFFFFFFFFF01C0FFFFFFFF780FFFFFFFFFFC0C007FFFF00E03FFFFFFFFFFE0C000000000007FFFFFFFFFFF8200000000030FFFFFFFFFFFFE007C00000087FFFFFFFFFFFFF008780FFE31FFFFFFFFFFFFFFE1FFFC1F7E7FFFFFFFFFFFFFFFC3FFFF883FFFFFFFFFFFFFFFFF0100C00FFFFFFFFFFFFFFFFFFF0F0007FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N45
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N42
cyclonev_lcell_comb \VGA|green[6]~36 (
// Equation(s):
// \VGA|green[6]~36_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|green[0]~17_combout  & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (\VGA|green[0]~17_combout  & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ) ) )

	.dataa(!\VGA|green[0]~17_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~36 .extended_lut = "off";
defparam \VGA|green[6]~36 .lut_mask = 64'h05050505FF05FF05;
defparam \VGA|green[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "30700000000000000001C3FFC70700000000000000001E3FF8C38FFE01FFFD8010001C33FF8C380FE00FFE00010003C33FF8C3800000FE000010003C31FF8C3800070F8000010003C31FF8C38001FFC0000017C03C31FF8C38001FFC000001FF03C31FF8438000FFC000601FF07C31FF84380007FC001F00FF07C31FF8C38003099F83F009303C31FF8C38008207FC7E000303C31FF8C381C8002FEFC000001C31FF8C381E0300FFE01C00C0C31FF8C381F07C0FCE03F00E0C31FF8C381F0FE07800FF01F0C31FF8C381F1FF03000FF01F0C31FF8C381F1FF80001FF81F0C31FF841C070FFE6C83FF00FFC31FF841C0F0FFF0607FF00FFC31FF841C0787FF040";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFF01FFC31FF841C0783FF801FFC01FEC31FF841C0001FFC03FF801FEC31FF841CE060FFE0FFF000FCC31FF841CF060FFF0FFE002FCC31FF841CE0983FF9FFC906F8C31FF841CE03C1FFFFF8301E0C31FF841CE03F0FFFFF070000C31FF841CE07F07FFFE0F0000C31FF841CC07E83FFFC070000C31FF841CC03C81FFF80B0000C31FF841CC030E0FFF0380000C31FF841C802021FFF8700000C31FF841C000091FFF8000000C31FF841CC06087FFFE00C07FC31FF841C807C07FFFE00C07FC31FF841C80FC0FFFFF00007FC31FF841CC1F81FFFFF80007FC31FF841CC3F03FFFFFC000FFC31FF841CE3F0FFF0FFE400FFC31FF841CC7E0FFE0FFF000FFC31FF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "841CC701FFC03FF800FFC31FF841C0007FF801FFC09CFC31FF841C0007FF000FFF0887C31FF841C000FFF0607FF0287C31FF841C000FFC0303FF0387C31FF841C001FF83901FF83C7C31FF841CE01FF07960FF83C7C31FF841CFE0FE0F8607F03C3C31FF841CFF0FE1FC803F03C3C31FF841C008103FFF80CFF00871FF841C040000FFF880FF00871FF841C3E0000FFF800FF00871FF841C7F8001FFF000FF00871FF8C1C3F0003FFF8C1FF00871FF8C1C1FFD1DFFFF01FF00871FF8E1C1FF899FF03FFFF00871FF8E1C07BF83FF0FCFFF00871FF863C00FF01E000FF0000871FF863C003F0000F0800000871FFC03C001F3F0000000000C23FFC03C000F0F00";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "80000000C03FFC03C0007000000000000C03FFC03CC007000000000000C03FFE03CF003000000000000C07FFE03CF801000000000000C07FFF000FFFFFFFFFFFF00FFF0FFFF0201800FFFFFFFF0000E0FFFF8000000000000000000E1FFFF807000000000000010003FFFFC070000000000007F0003FFFFE07000000000000FFC007FFFFF807EFFFFFFFFFFFFC01FFFFFFC03CFFFFFFFFFFFE003FFFFFFF00000000000000000FFFFFFFFC0000000000000003FFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFC0000000000000003FFFFFFFF00000000000000000FFFFFFFCE3801FFFFFFFF00C03FFFFFF8C3FFFFFFFFFFFFFC01FFFFFE03000000000000FF8007FFFFC1F000000000000000087FFFF80F000000000000000083FFFF800FFFF00000000000081FFFF100FFFFFFFFFFFF00FFA0FFFF100FFE0FFFFFFFFFFFF70FFFE101000000000000FFFF307FFE283000000000000FFFF387FFC";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N24
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N3
cyclonev_lcell_comb \VGA|green[6]~35 (
// Equation(s):
// \VGA|green[6]~35_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout )) # (\VGA|green[0]~15_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\VGA|green[0]~15_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~35 .extended_lut = "off";
defparam \VGA|green[6]~35 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \VGA|green[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N12
cyclonev_lcell_comb \VGA|green[6]~37 (
// Equation(s):
// \VGA|green[6]~37_combout  = ( \VGA|green[0]~14_combout  & ( ((!\VGA|green[0]~11_combout  & \VGA|green[6]~35_combout )) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|green[0]~14_combout  & ( ((!\VGA|green[0]~11_combout  & \VGA|green[6]~36_combout )) # 
// (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~11_combout ),
	.datab(!\VGA|green[0]~13_combout ),
	.datac(!\VGA|green[6]~36_combout ),
	.datad(!\VGA|green[6]~35_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[0]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~37 .extended_lut = "off";
defparam \VGA|green[6]~37 .lut_mask = 64'h3B3B3B3B33BB33BB;
defparam \VGA|green[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y42_N15
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/VGAcontroler.ram0_sram_fcae3c2d.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_5ld1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X22_Y46_N18
cyclonev_lcell_comb \VGA|green[7]~39 (
// Equation(s):
// \VGA|green[7]~39_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \VGA|green[0]~17_combout  ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # 
// (\VGA|green[0]~17_combout ) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VGA|green[0]~17_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~39 .extended_lut = "off";
defparam \VGA|green[7]~39 .lut_mask = 64'h0F0F00005F5F5555;
defparam \VGA|green[7]~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y48_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C7FE00000000FF3FFFFFFFFF3C00000000000003FFFFFFFFFCFFFFFFFFFFFF007FFFFFFFFE0FFFFFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFFFFF7FFFFFFFF0000FFFFFFFFFFFF7FFFFFEFF000000000000FF005FFFFFEFF001F0000000000008FFFFFEFEFFFFFFFFFFFF0000CFFFFFD7CFFFFFFFFFFFF0000C7FFFF";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "CF8FFFFFFFFFFFFFFFFE3FFFF8F8FFFFFFFFFFFFFFFFE1FFFF3C7001FE00027FEFFFE3CFFFF3C7F01FF001FFFEFFFC3CFFFF3C7FFFFF01FFFFEFFFC3CFFFF3C7FFF8F07FFFFEFFFC3CFFFF3C7FFE003FFFFFE83FC3CFFFF3C7FFE003FFFFFE00FC3CFFFFBC7FFF003FFF9FE00F83CFFFFBC7FFF803FFE0FF00F83CFFFF3C7FFCF6607C0FF6CFC3CFFFF3C7FF7DF80381FFFCFC3CFFFF3C7E37FFD0103FFFFFE3CFFFF3C7E1FFFF001FFFFF3F3CFFFF3C7E0FFFF031FFFFF1F3CFFFF3C7E0FFFF87FFFFFE0F3CFFFF3C7E0FFFFCFFFFFFE0F3CFFFF3C7E0FFFFFFFFFFFE0F3CFFFFBE3F8FFFF937FFFFF003CFFFFBE3F0FFFFF9FFFFFF003CFFFFBE3F87FFFFBF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFE003CFFFFBE3F87FFFFFFFFFFE013CFFFFBE3FFFFFFFFFFFFFE013CFFFFBE31F9FFFFFFFFFFF033CFFFFBE30F9FFFFFFFFFFD033CFFFFBE31F67FFFFFFF6F9073CFFFFBE31FC3FFFFFFFCFE1F3CFFFFBE31FC0FFFFFFF8FFFF3CFFFFBE31F80FFFFFFF0FFFF3CFFFFBE33F817FFFFFF8FFFF3CFFFFBE33FC37FFFFFF4FFFF3CFFFFBE33FCF1FFFFFC7FFFF3CFFFFBE37FDFDFFFFF8FFFFF3CFFFFBE3FFFF6FFFFFFFFFFF3CFFFFBE33F9F7FFFFFFF3F803CFFFFBE37F83FFFFFFFF3F803CFFFFBE37F03FFFFFFFFFF803CFFFFBE33E07FFFFFFFFFF803CFFFFBE33C0FFFFFFFFFFF003CFFFFBE31C0FFFFFFFFBFF003CFFFFBE3381FFFFFFFFFFF003CFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FBE338FFFFFFFFFFFF003CFFFFBE3FFFFFFFFFFFFF6303CFFFFBE3FFFFFFFFFFFFF7783CFFFFBE3FFFFFFF9FFFFFD783CFFFFBE3FFFFFFFCFFFFFC783CFFFFBE3FFFFFFC6FFFFFC383CFFFFBE31FFFFF869FFFFC383CFFFFBE301FFFF079FFFFC3C3CFFFFBE300FFFE037FFFFC3C3CFFFFBE3FF7FFC0007FF00FF78FFFFBE3FBFFFF00077F00FF78FFFFBE3C1FFFF0007FF00FF78FFFFBE3807FFE000FFF00FF78FFFF3E3C0FFFC00073E00FF78FFFF3E3E002E20000FE00FF78FFFF1E3E0076600FC0000FF78FFFF1E3F8407C00F03000FF78FFFF9C3FF00FE1FFF00FFFF78FFFF9C3FFC0FFFF0F7FFFFF78FFFFFC3FFE0C0FFFFFFFFFF3DFFFFFC3FFF0F0FF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "7FFFFFFF3FFFFFFC3FFF8FFFFFFFFFFFF3FFFFFFC33FF8FFFFFFFFFFFF3FFFFFFC30FFCFFFFFFFFFFFF3FFFFFFC307FEFFFFFFFFFFFF3FFFFFFFF000000000000FF000FFFFFFDFE7FF00000000FFFF1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFF8FFFFFFFFFFFFFEFFFFFFFFFF8FFFFFFFFFFFF80FFFFFFFFFF8FFFFFFFFFFFF003FFFFFFFFFF810000000000003FFFFFFFFFFC3000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y50_N21
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/VGAcontroler.ram0_sram_4f21d286.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_bfd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N33
cyclonev_lcell_comb \VGA|green[7]~38 (
// Equation(s):
// \VGA|green[7]~38_combout  = (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & \VGA|green[0]~15_combout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & 
// \VGA|green[0]~15_combout ))))

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(!\VGA|green[0]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~38 .extended_lut = "off";
defparam \VGA|green[7]~38 .lut_mask = 64'h222F222F222F222F;
defparam \VGA|green[7]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y50_N45
cyclonev_lcell_comb \VGA|green[7]~40 (
// Equation(s):
// \VGA|green[7]~40_combout  = ( \VGA|green[7]~38_combout  & ( ((!\VGA|green[0]~11_combout  & ((\VGA|green[7]~39_combout ) # (\VGA|green[0]~14_combout )))) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|green[7]~38_combout  & ( ((!\VGA|green[0]~14_combout  & 
// (\VGA|green[7]~39_combout  & !\VGA|green[0]~11_combout ))) # (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~14_combout ),
	.datab(!\VGA|green[0]~13_combout ),
	.datac(!\VGA|green[7]~39_combout ),
	.datad(!\VGA|green[0]~11_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[7]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~40 .extended_lut = "off";
defparam \VGA|green[7]~40 .lut_mask = 64'h3B333B337F337F33;
defparam \VGA|green[7]~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFF07FFF557FFFFBFFFFFFFFFFFF0FCF9E3885FB0FFFFFFFFFFFF0B5754B707BFCFFFFFFFFFFFF0C7F93FC3B434FFFFFFFFFC90FEC00C000005FE4FFE7FFF17F8E60100C000B7E1FFE7FFFB37EF1FF00F800D9FAFFE3FF771FC95FF00FFC00C390000FE787AD2FFF00FFFF783F0000FE77F1CC8FF00FFFF88CEFFC7FE75DE770FF0001FF000FFFE7F1FFC9E67F0FFC03F170BFFE7F35F91F0C6AFA41196D40F7070A1F8FFAE2E48AA51DABD730708FC6FF30DFFFF36DEDD73907FC3B1FF1CCFFFFFBC9556BF07F97A6FC0E7FF20FD1CE101F070169BF837FB9C11FBC797C7070C";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "A47F157FB4C51FFB7588683F8F3FC15FF797339F805B8F83F3D7FD4AEFFFFFFFF4785AF97F577FBB37FFFFFFFFE109EBABFE57EF7E7FFFFFFFFFF0281B7FF6FE73CEFFFFFFFF3E41697EFDEFC8FC6FFFFFFFFCF923766FAFF8DFFCFFFFFFFF9754775DF91F0DDFFFFFFFFFF7AE2431DFDAF37F8BFFFFFFFFCDBB08BFBFB23FF01FFFFFFFFC7E8F81D7320B3600FFFFFFFFC57EC0AE4FF216A00FFFFFFFFC3F9C13CC1163EE00FFFFFFFFC879C337F00C7C400FFFFFFFFE4FDC3AECB9F13F03FFFFFFFFF0FFC2FCEFD4FDB07FFFFFFFFF8FDCAA7A1D67FB87FFFFFFFFFFFECAEFFCFAFFFFFFFFFFFFFFF74CC4FACF45FFFFFFFFFFFFFF74FC71ACFCEFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFE75DB3D8F6CFFFFFFFFFFFFFF85A8E2C8F6CFFFFFFFFFFFFFFD1FEDDB0FF9FFFFFFFFFFFFFF8F8EDDB1EFDFFFFFFFFFFFFFF3EA14741E18FFFFFFFFFFFFFF7BADDB81CB6FFFFFFFFFFFFFF00F0F8C7CB8FFFFFFFFFFFFFF0065370F97CFFFFFFFFFFFFFF00F4168F9FCFFFFFFFFFFFFFF00F99F1F9B4FFFFFFFFFFFFFF00D99AFF9FDFFFFFFFFFFFFFF00D3DD3F9BCFFFFFFFFFFFFFF00FCBBDFB7FFFFFFFFFFFFFFF00C62267DF1FFFFFFFFFFFFFFFFC9B967DB9FFFFFFFFFFFFFFFFCEC133C72FFFFFFFFFFFFFFFF8B0A33CF4FFFFFFFFFFFFFFFC845493C99FFFFFFFFFFFFFFFFF666E1CD8FFFFFFFFFFFFFCFFB8EBC1CDBFFFFFFFFFFFFF0FFAEE19";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "1EBDFFFFFFFFFFFFE0FF8ECFB140DFFFFFFFFFFFFE0FF4E5FDBB8CFFFFFFFFFFFFE0FF761BB7D97FFFFFFFFFFFFE73EAACB9D047FFFFFFFFFFFFE7FE2041A2AF7FFFFFFFFFFFFC73F261BDAF1FFFFFFFFFFFFFCF5DF25BC0229FFFFFFFFFFFFCF6E6E9BFD27DFFFFFFFFFFFFCFFAE807D756FBBFFFFFF03FF1DBFBA2FD70A213FFFFFF03FFDA7629ECF5667BF1FFFFF01FF0975D38E773A53EC3FFFF0001CBFA7DDFD8198FFF1FFFF0000FFE38C539E3037F99FFFF00008FF366149D39F5D18FFFFC01F4B2F6834F735C9C98FFFFC01F9F107C6CFAEE00507DF0000A6AD38DE39FEC61103FDD00009EF31D70F3FF9A6097F24000179F1CF38FBF3AC2487FBB00";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "03FFDB1CD5FFF3743077FF00007FF820F6FEFF5E334A7F3F0007FFFD1BC21FF6E117F9D010087FAA49F0F9FF0F16FE95890087E259492D9FFC180AA5A0FFF3F608210BEFFFC1D7FAB6E5FFC0AEB631DEFFFE0F8A84EEB6F89C3F8ECBFFFFE0727819BE5C63C51C9E27FFFE03C9F5D2049E4393A8167FFFE0FDECD5A5D2EA2E9F27FEFFFE0FFBF20A78C7E66A9D7FFFFFE02FF6A73A02C114D3DE1FFFFFFFFEAE56F7C1C25E8BDFFFFFFF00F9000924E0AB0CFFFFFFFFF001D145B147F805FFCFFFFFFFFF1757DEC30C1FEECEFFFFFFFFFC3C5F9E4CB753EE7FFFFFFFFCE57880C4D89DFD67FFFFFFFFFB69CFB0768CFFB17FFFFFFFFFB8C0FCFCB3FACF9FFFFF";
// synopsys translate_on

// Location: FF_X28_Y46_N26
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y46_N2
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N6
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) ) ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ) ) ) ) # ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h3535000F3535F0FF;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N54
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout  = \VGA|address [15]

	.dataa(!\VGA|address [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y50_N56
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N39
cyclonev_lcell_comb \VGA|blue[0]~2 (
// Equation(s):
// \VGA|blue[0]~2_combout  = ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~2 .extended_lut = "off";
defparam \VGA|blue[0]~2 .lut_mask = 64'h00FF000000000000;
defparam \VGA|blue[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N18
cyclonev_lcell_comb \VGA|blue[0]~3 (
// Equation(s):
// \VGA|blue[0]~3_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|blue[0]~2_combout  & \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) ) # ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|blue[0]~2_combout  & \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\VGA|blue[0]~2_combout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~3 .extended_lut = "off";
defparam \VGA|blue[0]~3 .lut_mask = 64'h5757575703030303;
defparam \VGA|blue[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N48
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout  = \VGA|address [15]

	.dataa(!\VGA|address [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y50_N50
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N3
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = ( \VGA|address [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y50_N5
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y50_N29
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N57
cyclonev_lcell_comb \VGA|blue[0]~0 (
// Equation(s):
// \VGA|blue[0]~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~0 .extended_lut = "off";
defparam \VGA|blue[0]~0 .lut_mask = 64'h00000000F000F000;
defparam \VGA|blue[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000F000000FFFFFFFFFF00FF00FFF0000FFFFFFFFFFFFFF0000FFF0000000000000000FF0000FFF0000FFFFFFFFFFFF000000FF0731FD900FFFFFFFFFF65BFEE07FFBD0FFFFFFFFFFFF27AEE00FE4ABC00FFFFFF00FF67C6F00FF2B99FF000000FF00C6AAF00FEA2BDFFFFFFFFFFFFADF8FF0EF4D3F00FFFFFF00FFB349FF0E789F9FFFFFFFF00FF33F01F0F86C49FF0000000000CE919FFE7A900FF0000FFFFFFFF1B5F0D667FFFFFFFFFFFF0000419F0C8F8FFFFFF00000000FFD37FF9E7F00FFFFFF000000FF1A1FF3D3EFFFFFFFFFFFFFFFF3FED07E98FF00FF00FFFF00FFE4350C";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "08500FFFFFFFFFF00007D32F478AFF00FFFFFFFFFF008FE62E9DBFCE36C29D23D1FF95C5B2F8DBFE0833D9FE1D1FFC5C0B26DDBFF033227EC1D7FCC5C3B2DADBFF38301EBD1DFFEC5C232AADBFF9800FCB50D00FC5CB32B5DBFF33D1FFF23DFF3C5C5722FDBFF8C73FFE1FDFF185C292A7DBFFF294F8EDFDFF805CF93FEDB3378EB3945B4DA1C5CF73FEDB3118F17CFC998F1C5CF73FEDB20773DC6BA97B83F5CF73FEDB2E867183E0E80D3F5CF73FEDB092BCA835C78139F5CF73FEDB10CCDEC63C6DAACF5CF73FEDB1677037CF651D96E5CF73FEDB1741D539C6AEA1205CF72B2C71A53C9CEE83E4CC05CF72B2C778929B9B9243B0C05CF72B2C7E9D218A3A";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "378D0C05CF72B2C7C4DA6F84EDF913C05CF72B2C707AD7E732F052FC05CF72B2C74E218F0DC94EC3C05CF72B2C72CCEC260FB85B7C05CF72B2C7292D38FA73C1A5C05CF72B2C74723B13CDE78FFFF5CF72B2C7472472C4F957FFFF5CF72B2C7EF24DFA9A76CFFFF5CF72B2C74FCCCA86DAD8FFFF5CF72B2C7DFC2202A154CFFFF5CF72B2C73EFFFBB3CCAAFFFF5CF72B2C73EFFCED97E29FFFF5CF72B2C77CFF13C0C2A3FFFF5CF7236472058D9FC8C8DFFF05CF72364720D61BF3153FFFF05CF7236479F2173FFAB70FFF05CF723647CE86EF78627AFFE05CF723647C083481002D0FF005CF723647E18847138307FF005CF723647C19DC3321987FF005CF72";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "3647C14DDE992909FF005CF72AFD40CF87B73B85CD9007DF72AFD40C5FA4F26F8E1F007DF72AFD40E01426F958676007DF72AFD41E0D916D82F1D3007DF72AFD41EDD1B989AAB4FC07DF72AFD4E12B55774019FFE07DF72AFD41E767E16AC4DD3F07DF72AFD41EBD2631FDA362F07DF7214DAFC1B9FFCFFBD00FFF867200DAF89DADFEFF8400FFF067241DAE0BAF0FFFF3600FFF167214DAE77DBCFFFF8700FFF5672EFDAC749F7FF005400FFF76726BDAE764ECFF006100FFF7672EBDA6796727F002600FFE6672FFDA7786463F004200FFE66704FF33F33FFFFFF00FFFF001D095F3FFDEFFFFFF00FFFF00DF091F3FFE000FFFFFFFFFF801700EF31FE000FF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFC087044F30FE300FF0000FFFFC02F0CBF3C77300FF0000FFFFE00705EF3E6FD00FF0000FFFF60EB0D5F3668600FF0000FFFF60AF0EA20A500FFFFFF00FF0095030C9059900000000FFFFFFAC7D0E3BDC3FFFFFFFF000000A1950CFE4FFFFFFFFFF00FFFF15DE001FEFFFFFFFFFFFF000035070D9F4C3000000000000F8A06F045D49900000000FF007F02DB02A725A00FFFFFFFF1FFF01FE0FE363500000000000F14F8FC0FFB605FF00000000000B7CF80FF3CCF0000000000FCA125E0083AC11FFFFFFFFFFF00D27C70F71CFCFFFFFFFFFF00405F8D067F329FFFFFFFFFFE72393170D3EE0FFFFFFFFFFFF8DF773800DFA53FFFFFFFFFF0FBF926B";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N12
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N48
cyclonev_lcell_comb \VGA|blue[0]~1 (
// Equation(s):
// \VGA|blue[0]~1_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # (\VGA|blue[0]~0_combout ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|blue[0]~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~1 .extended_lut = "off";
defparam \VGA|blue[0]~1 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|blue[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N45
cyclonev_lcell_comb \VGA|blue[0]~4 (
// Equation(s):
// \VGA|blue[0]~4_combout  = ( \VGA|blue[0]~1_combout  & ( ((!\VGA|green[0]~11_combout  & ((\VGA|green[0]~14_combout ) # (\VGA|blue[0]~3_combout )))) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|blue[0]~1_combout  & ( ((!\VGA|green[0]~11_combout  & 
// (\VGA|blue[0]~3_combout  & !\VGA|green[0]~14_combout ))) # (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~11_combout ),
	.datab(!\VGA|green[0]~13_combout ),
	.datac(!\VGA|blue[0]~3_combout ),
	.datad(!\VGA|green[0]~14_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~4 .extended_lut = "off";
defparam \VGA|blue[0]~4 .lut_mask = 64'h3B333B333BBB3BBB;
defparam \VGA|blue[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFF8DFFFFED7FFFF1FFFFFFFFFFF8D7BE05C34BFF9FFFFFFFFFFF8DAB31A8D18755FFFFFFFFFFF8D8E5360EE5305FFFFFFFFDC4AFFD0FC0F8C09FD5FFFEFFB8F5C33FF00FC784FE8FFFFFFA9FB86EFF7FFF8161EDFFFBFFE83CED700FFFFFF4534FFFFFF40F8FBEFF00FFFF21BF00FFF887FE8DAFFFFFE03E2CFF9DFFF9BF523400000F872C77707FFE2FDE4B6FF1FC6F0C2C5C83FF61FB369E9563402FA059F2CFF7DE1D8875D78C6860B2F73EFFF7E17FCDDBFFFB71B97E7CEF0FF84FD520FFFFFB79B83DF4F0EFCD0663BFFB7FF151743F8FF77FA1CE1FCCF79F947235E8FFF";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "D38F9DB0864A2FF49F6BB8FF4D26F4DFF4A4104FC4246FCFFDB537A83FFFFFFFF97AAABBBFDB73C1FEFFFFFFFF1D6855B3FB2B31BFEFFFFFFFF7EEFDEF3F6FF757E7FFFFFFFFFEDB2F070FC76CF96FFFFFFFFEF5E4AB70D49D3FFEFFFFFFFF2FAA627EFABA8DDFFFFFFFFFFD75DCE9EFB732BF6FFFFFFFFFD6D855DF3EC24FE0FFFFFFFFFC197FD0D65FDEF607FFFFFFFFC0BFFF1CFCEAF6E00FFFFFFFFF472E31EDB677FE01FFFFFFFFFAF85BC7E59930F8FFFFFFFFFEAFD5246F074F1FCCFFFFFFFFF25D4715C677B3FC8FFFFFFFFFFFC4CEAC570FF3C9FFFFFFFFFFFF6CA6971F6FFFFFFFFFFFFFFEFAD75E715FFFFFFFFFFFFFFFEDFE358757CFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFFCE90ADCB6ACFFFFFFFFFFFFFFCFBDA3C97DFFFFFFFFFFFFFFF8FDBF86515AFFFFFFFFFFFFFF998AE4CD37CFFFFFFFFFFFFFF9FC6897327FFFFFFFFFFFFFFFDCB92B77FF0FFFFFFFFFFFFFFFF367EFFC78FFFFFFFFFFFFFFFF6370DFDF2FFFFFFFFFFFFFFFFE3DFA0EB0FFFFFFFFFFFFFFFFDE5DF093EFFFFFFFFFFFFFFFFCE598C934FFFFFFFFFFFFFFFFC6FCAE9B6FFFFFFFFFFFFFFFFCD187EAB5FFFFFFFFFFFFFFFFF984FFD79FFFFFFFFFFFFFFFCE591FFD7CFFFFFFFFFFFFFFFCD8EBDFC7DFFFFFFFFFFFFFFFFD025DFCBFFFFFFFFFFFFFFFFF8A95EFEBBFFFFFFFFFFFFFFFFCBD7C7F3AFFFFFFFFFFFFFFFFE013C3F5FFFFFFFFFFFFFFF3FC0459";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "3A5EFFFFFFFFFFFFF8BFEE9BDB53EFFFFFFFFFFFFF3DF2A69985BDFFFFFFFFFFFFF79F3F2B9982EFFFFFFFFFFFFF8FF52BFA8177FFFFFFFFFFFFEB3E61FDA225FFFFFFFFFFFFFEBBF8FB7EC16FFFFFFFFFFFFFE45DA07BC6119FFFFFFFFFFFFE45BC387D41F1FFFFFFFFFFFFE47D927ADCFE5D1FFFFFF1FFFF6BC861FCEA567BFFFFFF3FFFD27DA43F6500FEAFFFFFFFFFF967CD80D7A39BBC27FFFFFFFFE5ED92CC281FB7F1BFFFFFF8007EB1EFFAB62B5CEFFFFFFC3FBBB7939BDE6A27EBDFFFFFC60EF5480BEFEC74DEFFFFFFFC601F83CB3FFE3CFEFEBFCFFFC0F5FE1EB7FFEB8C97308FFFFFB2FEACF37EF383CB0F7AFFFFFFFF8A4E6F8FB889227FC7FF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "1FFFF76C77F3F91B984BEFFFF8FFFEBA15397F1F69E66778FFCFFD1FDD2F0FF47096F71D8FF6FF9F53C679FF9F7A2EE000FF6FE1011DCF3FFF391CC6FFFFFBF901925FFFFFF1DF1FC331FFE857D38F67FFFF16B5A351EACBFC8FFC7B7FFFF1F091DB76D04C2C05D9E7FFFF27F3DF30FAA391DFA930FFFFF75D3A94792BCA32AF93FFFFFF7BFB0C3F560DB0D5D77FFFFFF3AFC275FF3CBA38CC1F3FFFFFB13EF71C5271D1601F2FFFFFF9F1340CAB9F3181D1F1FFFFFF860EED27137F51C8FF3FFFFFFF00E3DA3D731FEEFECFFFFFFFFFFF7E81D8DECE8BE61FFFFF1FFF627E39A43977F567FFFFF1FFFD85CBBE07BCFF9AFFFFFF9FFF7A42FE2B7FE3D52FFFFF";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y46_N39
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )))) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & 
// ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h0530F530053FF53F;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N33
cyclonev_lcell_comb \VGA|blue[1]~6 (
// Equation(s):
// \VGA|blue[1]~6_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( ((\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a 
// [2])) # (\VGA|blue[0]~2_combout ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|blue[0]~2_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~6 .extended_lut = "off";
defparam \VGA|blue[1]~6 .lut_mask = 64'h0F000F005F555F55;
defparam \VGA|blue[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "39B00FF0000FFFFFFFFCB5C01187FF00FFFFFFFF000016EAC5C940CE0438D1D0D007EE1D7CAD940E00AD8C1D0F007FE187C29940703E7C40D06004FE1A3C1A94000013E54C0200EFE19BCDA94001FC9C4C40100FFE1CBCB69407CC3407C001FCFFE10FC24948FFE1707F00E80FFE1DFC2C948C677CFFF3C1007FE1DFDCB94180E0CC7888E88FFE123DCB9410EB5F82054F1CFFE123DCB9430DE9F011AEB83FFE123DCB946FDDFF8010C194FFE123DCB94EE62AEC09ABBF47FE123DCB94DFAD7B414CC1DCBFE123DCB94DBACD7C320EE2F9FE123DCB94DA898187B46E0F9FE123D84FBD1D759B76B38BFFFE123D84FB1B5A992F988D1FFFE123D84FBCF8FE432A";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "4274FFFE123D84FB24C7D7CCA6307AFFE123D84FBD02AAAE5A92F4EFFE123D84FBE93DAEA7A2B215FFE123D84FB77EC8C86DD82B0FFE123D84FB31C5D9F44DB8E3FFE123D84FBF616A4B2C9BCFFFFE123D84FBB625454BEE3FFFFFE123D84FB143BD9ABBA85FFFFE123D84FB0CFC13AD5D81FFFFE123D84FBD8FE4979D95AFFFFE123D84FBF0FFB0B72809FFFFE123D84FBC0FFA526E99BFFFFE123D84FB00FF6CDD56E8FFFFE123D38231E719EFFF701C7E3E123D38231E8BDEFBA9E5C7E3E123D3823817467F3FB82C7E3E123D3823C16AB3D75D56C7E3E123D3823C1507DADA696C7E3E123D3823E058DE3E9C16C7E3E123D382340EC94224B6DC7E3E123D";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "38234190C36C2B01C7E3E123D9B228C08A9C3D58040E3E023D9B228C5BE6DC72D59FE3E023D9B228E32A57A4F452CE3E023D9B229E0B27DB2B79D1E3E023D9B22DEC7EAB6F9315423E023D9B223FEBF35190FC2D03E023D9B2221F3676EB46CFD13E023D9B2221B8772380309813E023D3553FFE35B03FF61FFFF37D7D2153FFF4EF01FF99FFFF37D7D2153FF5A8000FFD0FFFF36D7D3553F8486700FF35FFFF32D7DDE53F8146800FFEAFFFF30D7DDE53F8256B00FF2CFFFF30D7DDE53786396800080FFFF30D7DDE5378A15CC00031FFFF30D7F3F623FC0FFFFFFFFFFFF37CBF1C62FFE1FFFFFFFFFFFF3773FD362FFFFFFFF0000FFFFB7DBFA362FFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "0000FFFFF73BF5462FFFCFFFF0000FFFFF72FFF2623FFCFFFF0000FFFFD7C3F3D621EFEFFFF0000FFFFD757F5C621E87FFFF0000FFFFD7A7FDD0B3C00000000FF0F0F9A3FFF4221800FFFFFFFF0F0F1D5DF86130000000000FFF0F0CC26FCE090000000000000FF0776FF33E2FFFF000000FF3EE0B02FF69A8FFFF000000FF07786D9FFF9911800FFFFFF00F8F8783DFE53266FF00000000001F3AFBF0870CC0000000000F0DBB1FFF0E5A73FF000000000F9DBFFFFE06EE2FF00000000FF681DF8F1F877C00FFFFFFFF0F2607F0FCFF3000000000000E16DD7E1FEFF5ED00FFFFFFFF19BD16C4F37F7F000FFFFFFFF03BF92A9F1BBD97FF00000000717F14C8";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000FFFF000000000000FFFFFFFF0FFFFFF0000000000FFFFFFFF0FFFFFF0000000000FF00FFFF0FFFF000000000000FF00FFFFFBF70B0FFFFFFFFFFFF31FFF9FBFF64FFFFFFFFFFF00C22FF7FFEAFECFF0000FFFFFF8FCEFBFFA4EDBFF00000000FF1A16FCFEF023B00FFFFFFFFFF817E7EFFDA03FFFFFFFFFFFFF39CFBFFEC12FE00FFFFFFFF0074005FFD065C100FFFFFFFF00B1EB3F0D39E0000FFFF0000FFFF207BF0D270000FFFFFFFF000044A7F8A400000FFFFFFFF00FFBB97F4886FFFFFFFFFFFFFF002F45FB70B0000FFFF000000000D1FFFE96FFFFFF00FFFFFFFF86F5F2";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N3
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h333300FF55550F0F;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N30
cyclonev_lcell_comb \VGA|blue[1]~5 (
// Equation(s):
// \VGA|blue[1]~5_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & \VGA|blue[0]~0_combout ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & \VGA|blue[0]~0_combout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datac(!\VGA|blue[0]~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~5 .extended_lut = "off";
defparam \VGA|blue[1]~5 .lut_mask = 64'h03FF03FF03030303;
defparam \VGA|blue[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N39
cyclonev_lcell_comb \VGA|blue[1]~7 (
// Equation(s):
// \VGA|blue[1]~7_combout  = ( \VGA|green[0]~11_combout  & ( \VGA|green[0]~13_combout  ) ) # ( !\VGA|green[0]~11_combout  & ( \VGA|green[0]~13_combout  ) ) # ( !\VGA|green[0]~11_combout  & ( !\VGA|green[0]~13_combout  & ( (!\VGA|green[0]~14_combout  & 
// (\VGA|blue[1]~6_combout )) # (\VGA|green[0]~14_combout  & ((\VGA|blue[1]~5_combout ))) ) ) )

	.dataa(!\VGA|blue[1]~6_combout ),
	.datab(!\VGA|green[0]~14_combout ),
	.datac(!\VGA|blue[1]~5_combout ),
	.datad(gnd),
	.datae(!\VGA|green[0]~11_combout ),
	.dataf(!\VGA|green[0]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~7 .extended_lut = "off";
defparam \VGA|blue[1]~7 .lut_mask = 64'h47470000FFFFFFFF;
defparam \VGA|blue[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFF83FFFFF6FFFFFFFFFFFFFFFFF83FCD93FA1AF7FFFFFFFFFFFF835E0098FCDD7BFFFFFFFFFFF8322ECE0ED071BFFFFFFFFEC3CFF5FFC0FF001FE3FFF8FFCBF7E78FF00FF80DFC1FFF8FFCFFFA37FF00FFFE5BF0FFFCFF87FE9F70000FFFF07FDFFFFFF8FF900E00FFFFFF9DBFFFFFFF09F96D90000FE0084EF003FF00FD86330000FF80CEFB801FF01FD5DC8FFE0C1F0C6F1F01FF63FEF16EB8E08860BA41F43FFE3F6C749B1271C47627BFD1FF43F7001637FFF38B85DCFB1FF47E401742FFFFFC227B95FBFF876807EBFFFCDFE413D8EFFFF1EC71E2BFFF0FBFCBDB72FFFF8";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "C93FD3BF784AD7F6D73F7FFFBBEFF95FF8C772FF916367FF0BBC3FAB7FFFFFFFF5782A78B0F4C3CDF7FFFFFFFF39E4EBCF07C8385F7FFFFFFFFBDD46FFF06D8723E7FFFFFFFF3ED3CF7FFF007E7EFFFFFFFFF1F995BF7FC26E6FFFFFFFFFFF7FE2683FFEA4CBFFFFFFFFFFF61DEC0BFF8BDB3F93FFFFFFFFFCC6C27E6AFAE7FFFFFFFFFFFE83BFE0DE869FBFFFFFFFFFFFE86BFFBDED7BDF7FFFFFFFFFFE8F4FF1EDBFD3E7FEFFFFFFFFEDFD66EFC6BDFFEF0FFFFFFFFF2FD6713C40A9FEF0FFFFFFFFFDFE63F2E7097FFF0FFFFFFFFFFFC68DAC60D7FFF1FFFFFFFFFFFE48E8CD655FFFFFFFFFFFFFFFE0AC19D6BDFFFFFFFFFFFFFFFD2E83FD2ECFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFD5DA79903CFFFFFFFFFFFFFFFE908BAB1FFFFFFFFFFFFFFFFFF8AFDD317FFFFFFFFFFFFFFFFFD9C3033B9FFFFFFFFFFFFFFF9D3E9BF3F9FFFFFFFFFFFFFFB9DBED8FEBDFFFFFFFFFFFFFFFFAD553FEB5FFFFFFFFFFFFFFFFBC588FF3FFFFFFFFFFFFFFFFFDCFA90DFFFFFFFFFFFFFFFFFFD4FA40CB9FFFFFFFFFFFFFFFFE4FCC0C38FFFFFFFFFFFFFFFFCC59F0CFAFFFFFFFFFFFFFFFFC69EA0EFBFFFFFFFFFFFFFFFFC29AEFFBFFFFFFFFFFFFFFFFFEF54AFFBEFFFFFFFFFFFFFFFFF602CFEF6FFFFFFFFFFFFFFFFD4C10FE7FFFFFFFFFFFFFFFFFC453FFE9AFFFFFFFFFFFFFFFF9D3BBFEDDFFFFFFFFFFFFFFFFE305AFE3DFFFFFFFFFFFFFFFFF379B";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FB9EFFFFFFFFFFFFFF7F93CD9E81FFFFFFFFFFFFFFC4DA111D384DFFFFFFFFFFFFF8FF090FEF98FFFFFFFFFFFFFF0BF34F7CA10FFFFFFFFFFFFFF37E2E5FFE237FFFFFFFFFFFFF35FCC9FD510BFFFFFFFFFFFFF75E908BD8561FFFFFFFFFFFFF71B730FCF529FFFFFFFFFFFFF79DA7A7CAC71CFFFFFFFFFFFE77B6EE7C4AA907FFFFFFFFFFE272CEC5E2A6277FFFFFFFFFFE17072BEFC4823E1FFFFFFFFF03FE1F1DFABA67DF7FFFFFFFF03DA7398C9F6DFD1BFFFFFFC087994C3CECADD0D0BFFFFFF80DF0B857DFDE37FE0BFFFFFF80BF584F71FE4B4272FFEFFFF90DEB43A71F605BBE0FFEFFFF7CFC20BBF0FFB59A7FBDFFFFFFFF0D279F7F995869BFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFC502E1FFF9DF2FB7FFFFF7FFFD7E2FFFFFCE822A43FFFF3FFFBC992A9FFEFB1C1257FFF1FFE5F471F1FFEFCBD0A01FFF1FF97D864E9FFFF9E90DFCFFFFFDABD5FB7FFFFFDD74AFE0FFB6CD1B4BFFFFFFFF57F2C5A1C3D6750EE3FFFFFF7AFB370420ABE823A87FFFFFDFD19F0A5F3BEB60441FFFFFF8FE14EBE5FCE392750FFFFFFF87FF7FFCC1FDCB0EB7FFFFFFFC9FE1F303FF8CC0159DFFFFFFC0FFEAC031F03F028F9FFFFFFE0FF7A46D7FF07D3778FFFFFFF9FFFA77408F3D90BF8FFFFFFFFF17C7DCCC0364AFF0FFFFFFFFFE3EA6E63F05C7FAFFFFFFFFFF6CFF6163D2B1FA6FFFFFFFFFFD7B9EEFF828FFD9FFFFFF7FFF3DC8FD30D6F9E89FFFFF";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y46_N30
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0])) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout )))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N18
cyclonev_lcell_comb \VGA|blue[2]~9 (
// Equation(s):
// \VGA|blue[2]~9_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|blue[0]~2_combout  & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  ) ) ) # ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|blue[0]~2_combout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( !\VGA|blue[0]~2_combout  & ( 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(gnd),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\VGA|blue[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~9 .extended_lut = "off";
defparam \VGA|blue[2]~9 .lut_mask = 64'h333300003F3F0F0F;
defparam \VGA|blue[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "970FF00FFFF0000000099CBFF46000FF000000000000FFC2F3BEC031F400EE0FDFFFF00EBF9BEC01FFA00FE0FFFFFF00CBFFBEC00FCE007F2FFFFCF009FF28EC00C0F007F3FFFFEF00EFFC8EC001F3804FBFEFFFF008FFE4EC07FF0C07FFFE03FF000BF74EC0FFE0F07FFFF7FFF000BF74EC0FE00CFFFFC1FFFF000BEC9EC1FBBF0FFF9741BFF0063EC9EC1F65C7FEFCF09FFF0063EC9EC3F645EFF781083FF0063EC9EC719D24FF2D7C84FF0063EC9ECF18E49FF2EB524FF0063EC9ECE158697FA07F6CFF0063EC9ECE15DC37FE4B86DFF0063EC9ECE1030A3F42272DFF0063E92F8E0252C062AC1CDFF0063E92F8602B62A07AEFADFF0063E92F8F0D6FD324";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "75B1DFF0063E92F83BC63A09218109FF0063E92F81F669C50A5CAC9FF0063E92F80F29BF47F9C711FF0063E92F887F047B96101B6FF0063E92F8C1154EDF34DA60FF0063E92F807F147C4DA2DFFFF0063E92F807DCF1B3B9BDFFFF0063E92F807C7AB54F130FFFF0063E92F80F037953C595FFFF0063E92F8DF01D307FC8DFFFF0063E92F8FF00E40F9D55FFFF0063E92F8FF00575F06A3FFFF0063E92F8FF00AAFE27AAFFFF0063ECDFFFE1074FEC88007E00063ECDFFFEFEDBFA0F0F07E00063ECDFF7FFFF7FA094E07E00063ECDFF3F47D5E246E807E00063ECDFF3F4A36D66A7707E00063ECDFF1FC56888500307E00063ECDFFBFD5E8933B5707E00063E";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "CDFFBE2676C56BF507E00063E4EFEF33A13E8DE97A1E00063E4EFEF34C6D19DB9F67E00063E4EFEF1725A3231C51EE00063E4EFEE16B55D2192343E00063E4EFEE1E80CD2A76333E00063E4EFEC0C73ADBB0F89AE00063E4EFEC0831E210F763AF00063E4EFEC09FD85943204BF00063EC923FF143CFF0056FFFFF1B3EDD23FFD71FFF0053FFFFF1B3EDD23FFE410FF00E2FFFFF1B3EC923FFC6E7FF007BFFFFF1B3E0323FF1E0FFF00DCFFFFF1B3E0323FFC2F7FF005EFFFFF1B3E03237F086FFF00C0FFFFF1B3E03237FBEDEFF0000FFFFF1B3F90033FFFFFFFFFFFFFFFF163FFE03FFFFFFFFFFFFFFFFF183F9703FFFFFFFFFFFFFFFF71BBF7F03FFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFF312BFC003FFFFFFFFFFFFFFFF31BBF3A03FFFFFFFFFFFFFFFF31D7F7E03FEFFFFFFFFFFFFFF3147F9603FE87FFFFFFFFFFFF3167F14BDC3FFFFFFFFFFFF00CF20FA0BFE7FFFFFFFFFFFF00D642F99DFFFFFFFFFFFFFF00F17DFFC177FFFFFFFFFFFFFF0FA6DFFDE9AFFFFFFFFFF00FE1FD01FFF21FFFFFFFFFFF00FF07591FFEE481800FFFFFFFFF8078BFFF99C581000000000000FF6BFDFF0FA030000000000F0F88BFFFF0B4A000FFFFFFFF00F0DDFFF1FB651FF00000000039983FFFFFFEA3FFFFFFFFFFFFEF1FF8F3FFAFFFFFFFFFFFF1F61CFF1F1FF811FF0000000000210CE7F0FF8FF00FFFFFFFFFF7F0CCEF07CDEFFFFFFFFFFFFFFF0F8C";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFFFE12000FFFFFFFFFFEEDFF0FFFC56F0000000000FF973FF8FFF223300FFFF000000BB07FCFF5D918000000000000E483FFFF2E4C7FF00000000FF73EDFFFF4733FFFFFFFFFFFFF80A57FFFC2AFFFFFFFFFFFFFF07503FFF1ACC1FFFFFFFFFF0080749FF70D000000000000000007A77FD6B8000000000000FFFF3B2FFDB7F000000000000FF0086AFF9FFE000000000000000021AFF43F8000000000000FFFF3185FA671FFFFFF00FFFF0000B043FC";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N30
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0A5F22220A5F7777;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N24
cyclonev_lcell_comb \VGA|blue[2]~8 (
// Equation(s):
// \VGA|blue[2]~8_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & \VGA|blue[0]~0_combout ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & \VGA|blue[0]~0_combout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datad(!\VGA|blue[0]~0_combout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~8 .extended_lut = "off";
defparam \VGA|blue[2]~8 .lut_mask = 64'h0F3F00330F3F0033;
defparam \VGA|blue[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N15
cyclonev_lcell_comb \VGA|blue[2]~10 (
// Equation(s):
// \VGA|blue[2]~10_combout  = ( \VGA|green[0]~11_combout  & ( \VGA|green[0]~13_combout  ) ) # ( !\VGA|green[0]~11_combout  & ( \VGA|green[0]~13_combout  ) ) # ( !\VGA|green[0]~11_combout  & ( !\VGA|green[0]~13_combout  & ( (!\VGA|green[0]~14_combout  & 
// (\VGA|blue[2]~9_combout )) # (\VGA|green[0]~14_combout  & ((\VGA|blue[2]~8_combout ))) ) ) )

	.dataa(!\VGA|blue[2]~9_combout ),
	.datab(!\VGA|green[0]~14_combout ),
	.datac(!\VGA|blue[2]~8_combout ),
	.datad(gnd),
	.datae(!\VGA|green[0]~11_combout ),
	.dataf(!\VGA|green[0]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~10 .extended_lut = "off";
defparam \VGA|blue[2]~10 .lut_mask = 64'h47470000FFFFFFFF;
defparam \VGA|blue[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFF7FFFFF07FFFFFFFFFFFFFFFFF7FFFF1FF419FFFFFFFFFFFFFF7FEB0B781E373FFFFFFFFFFFF7FDFFBE0F15DBFFFFFFFFFF3F1F92FFC0FFFF9FF8FFFFFFF7F3CB7FF00FFFFCBFEFFFFFFF7F77EFFF00FFFF62FFFFFFFFFFFDFB70000FFFFEB7BFFFFFFFFFC58E0000FFFF96DFFFFFFFFFF6AD80000FE00882FFFFFFFFFF0E300000FF800F9FFFFFFFFFE3C00FFFF3FF03B1BFFFFF9FF9F00E7F1C07E045AFEEFFF1FFEC00FDC1FFF38044E7EFFF3FEC0018F5FFF9F882673FFFF3FD50167BFFFFFDE803DBFFFF7F8807B67FFF3FED301FDFFFFEFB71F81FFFF07F8EC587FFFF7";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "C51FE0FFF049B3E241C3FFFF7D96FEBFFF07F1FFEC02DFFFF1DC3F1BFFFFFFFFF137593C7F3CC3827FFFFFFFFF6E17D3C7F6583B7FFFFFFFFFF7FC7D7D7FF1872FFFFFFFFFFFFE33D5E7FD6071FFFFFFFFFFFFF08413FFFA0F3FFFFFFFFFFFFFA962FFFBE0F7FFFFFFFFFFFFFD5C21FFB61CFFFFFFFFFFFFE395C2FFFB52B3FFFFFFFFFFFF0E8FF9FF9C16FFFFFFFFFFFFF0F2FFCFEDC38FFFFFFFFFFFFF078FF3FE1C69FFFFFFFFFFFFF07E7E36DA8F3FFFFFFFFFFFFFD7A7ECEFC0D3FFFFFFFFFFFFFFFC7EC2CF0CBFFFFFFFFFFFFFFFF75FCDF0C7FFFEFFFFFFFFFFFE75E8E3066FFFFFFFFFFFFFFFD5F77E3076FFFFFFFFFFFFFFFFBB35A303FFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFEF837C702FFFFFFFFFFFFFFFFF5811971DCFFFFFFFFFFFFFFFFD241FF1FCFFFFFFFFFFFFFFFF827FCF31EFFFFFFFFFFFFFFFFD87BCF33EFFFFFFFFFFFFFFFF807B4FF3EFFFFFFFFFFFFFFFFE6FF4FF3EFFFFFFFFFFFFFFFFE6FBFFE3CFFFFFFFFFFFFFFFFC67870EBCFFFFFFFFFFFFFFFFE67930EFCFFFFFFFFFFFFFFFFF678B0EFCFFFFFFFFFFFFFFFFD67980E7EFFFFFFFFFFFFFFFFD63B80C7FFFFFFFFFFFFFFFFFD23B3FEB2FFFFFFFFFFFFFFFFF3303FEB3FFFFFFFFFFFFFFFFE2227FFFBFFFFFFFFFFFFFFFFE026DFFFBFFFFFFFFFFFFFFFFF0318FFFEFFFFFFFFFFFFFFFFF11EBFF1CFFFFFFFFFFFFFFFF8D1B8FFBCFFFFFFFFFFFFFFFFCD67A";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FBBDFFFFFFFFFFFFFFFFCDE9879BDFFFFFFFFFFFFFFFFB51D979BFFFFFFFFFFFFFFF7F9571CB9EFFFFFFFFFFFFFFF7F1CE5B2177FFFFFFFFFFFFFCBE8CDDC426FFFFFFFFFFFFFFCBF2C6BC115BFFFFFFFFFFFFF8BC706FD3153FFFFFFFFFFFFF8FFF307E4159FFFFFFFFFFFFF87DB34FD3E733FFFFFFFFFFFF8FFE307F3D35FFFFFFFFFFFFFDFAE217FCBBA7FFFFFFFFFFFFFFD711DFBC5F7FFFFFFFFFFFFFFD1A0EFA6DC7E0FFFFFFFFFFFFF14DEFB98F3E07FFFFFFFF7FA118D2FC1C6BE07FFFFFFFF3F2829B2FCDAEBF07FFFFFFFF7F51D2ECFE44887A7FFFFFFCF9C9300FEFF8284FFFFFFFFFFF7C6048FFF730C5AFFFFFFFFFFFE4484FFF7EA3B27FFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFF40B17FFF3FC6FD9FFFFFFFFF973433FFF76A1AE57FFFFFFFF343107FFF5E509C653FFFFFF9CC5776FFF9F12D8A5BFFFFFE58AD71FFFFFFFEF5C07FFFFF197E788FFFFFFC1726014FFC43CE3735FFFFFFE2811C66FCC1DF9FFBFFFFFFFF2FCF0F8FFE7103F65FFFFFFFFCFE0F66FCC0D8FF73FFFFFFFFF4F001DFFF322F937FFFFFFFFFD00003FF20C0F2AFFFFFFFF7FFF0FFCFF8FFFE69FFFFFFFFFFFF9CFFFFFFF07F7FFFFFFFFFFFB9C1100F0FE93FFFFFFFFFFF1F6F8C00F0E4EBFFFFFFFFFFF0F05E3C0FFD81FFFFFFFFFFFF5FD9DFE0FF99BFDFFFFFFFFFF9FFCBBE01C3DFF9FFFFFFFFFFEFDBC100033FFE7FFFFFFFFFF7F33FE3FCFF0FE7FFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N12
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ) ) ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h000F3535F0FF3535;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N33
cyclonev_lcell_comb \VGA|blue[3]~12 (
// Equation(s):
// \VGA|blue[3]~12_combout  = ( \VGA|blue[0]~2_combout  & ( ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout )) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ) ) ) # ( !\VGA|blue[0]~2_combout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|blue[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~12 .extended_lut = "off";
defparam \VGA|blue[3]~12 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|blue[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFF0000000000E03FFFFFFE6700000000000005ADFFFFFFC2C00000000000006DBFFFFFE51180000000000000207FFFFC9AFFFFFFFFFFFFFFFF2BFFFF85FC00000000000007F14FFFF6A000000000000000F846FFFE1543E0000000000FF7F997FFD0E0FFFFFFFFFFFFFFFFFF5FFF5C0FFFFFFFFFFFFFFFFFB9FFAC80FFFFFFFFFFFFFFFF7D8FF9401FFFFFFFFFFFFFFFFDE4FFA607FFFFFFFFFFFF0000CF4FF150F000000FF000000004E2FF6";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00F00000000000000006787F141F000000000000000061E7FEE03FFFFBFF000020000FF97F6E03FFFF5FF000000000FF97F0E03FFFF1FF800000030FFA7F0F03FFFF0FF800000010FFC7FCF03FFE007FB00000000FFC7FE303F80003F800000000FF47F6303F00100F800000000FF47F6303F01F0300003E0000FF47FCE03E04A660006FA6400FF6FFCE03E07F380103FF6000FF6FFCE03C072F90006B27C00FF6FFCE03807747001CCCFB00FF6FFCE0300E22F001ECCDB00FF6FFCE0300FB77801D21D300FF6FFCE0300DB1F801DC79200FF6FFCE0300C789C0399F5200FF6FF870700EBF788B0FDD200FF6FF870780CFFD587F73D200FF6FF87070051FF456";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "5E2B200FF6FF8707C047FC09BBC03600FF6FF8707E0E67F71BA8E3600FF6FF8707F0C0FF066606EE00FF6FF8707F811BF41DE004900FF6FF8707FE6DA786FB811900FF6FF8707F80FE3F8EE470000FF6FF8707F80382FCF9B80000FF6FF8707F80008FFF1B80000FF6FF8707F00098FFEB990000FF6FF8707200053FFD6110000FF6FF870700000E7FA8610000FF6FF870700001E3FA4C30000FF6FF87070000CCBFD5D20000FF6FF0A00018F6BFF376EF81FFF6FF0A000101BFFDF048F81FFF6FF0A00000395FDF405F81FFF6FF0A00003F6BFAB863F81FFF6FF0A00003BEBE11D77F81FFF6FF0A00003C27C9AF1EF81FFF6FF0A00003C5F35841CF81FFF6FF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0A0000E139978484F81FFF6FF08010093FD837161B61FFF6FF080100FAF09F1866301FFF6FF080100FDE2BD1C38711FFF6FF080100C086DC8E1D7C1FFF6FF0801007B8FEC671D0C1FFF6FF0801007BBE951146841FFF6FF080100537EA01D21C40FFF6FF080100765880B883B40FFF6FF0AFC0001E000FF0700000F0FF0AFC00134000FF3200000F0FF0AFC00000F00FFFE00000F0FF0AFC003F1800FFFF00000F0FF08FC00E0F000FF3F00000F0FF08FC00000000FF7F00000F0FF08FC80070000FF0000000F0FF08FC80402000FFFF00000F0FFD9FCC0000000000000000F5FFD9FC00000000000000000F3FFB4FC00000000000000000F57F7CFC00000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "000000000F27F3FFC00000000000000000FC7F15FC00000000000000000F8FF41FC01000000000000000FAFF99FC01780000000000000F2FFD4C100000000000000FFB8DFFCCC000000000000000FF567FFE5E00000000000000FFFA6BFFB17800000000000000FF853FFEFFD00000000000001FF90FFFE3BF00000000000000FF79FFFF360E7FF0000000007FF68FFFF1F8FFFFFFFFFFFFFFFF99FFFFF6D000000000000F01A27FFFFF963F0000000000005E43FFFFFC460FF00000000FF537FFFFFFC0C0000000000000E0FFFFFFFFC000000000000009E3FFEFFFFFFEFFFFFFFFFFFFDEFFF8FFFFFFFFF0000000000FFFFF0FFFFEFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N12
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N51
cyclonev_lcell_comb \VGA|blue[3]~11 (
// Equation(s):
// \VGA|blue[3]~11_combout  = (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (((\VGA|blue[0]~0_combout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (\VGA|blue[0]~0_combout  & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ))))

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|blue[0]~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~11 .extended_lut = "off";
defparam \VGA|blue[3]~11 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \VGA|blue[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N42
cyclonev_lcell_comb \VGA|blue[3]~13 (
// Equation(s):
// \VGA|blue[3]~13_combout  = ( \VGA|blue[3]~11_combout  & ( ((!\VGA|green[0]~11_combout  & ((\VGA|green[0]~14_combout ) # (\VGA|blue[3]~12_combout )))) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|blue[3]~11_combout  & ( ((!\VGA|green[0]~11_combout  & 
// (\VGA|blue[3]~12_combout  & !\VGA|green[0]~14_combout ))) # (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~11_combout ),
	.datab(!\VGA|green[0]~13_combout ),
	.datac(!\VGA|blue[3]~12_combout ),
	.datad(!\VGA|green[0]~14_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~13 .extended_lut = "off";
defparam \VGA|blue[3]~13 .lut_mask = 64'h3B333B333BBB3BBB;
defparam \VGA|blue[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFF87FFFFFFFFFFFFFC9FFFFFFFF7FFFFFFFFFFFFFFE47FFFFFF8AE7FFFFFFFFFFFFFE3FFFFFF71000000000000000047FFFFE200000000000000000C3FFFFADC0000000000000000A5FFFF984000000000000000068FFFEB00000000000000000006BFFEA000000000000000000047FFE600000000000000000002FFFEA000000000000000000013FFF8000000000000000000007FFD8000000000000000000019FFB";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C000000000000000000005FFA8000000000000000000003FF70000000000000000000004FF70000000000000000000004FF70000000000000000000006FF70000000000000000000002FFB0000000000000000000002FF9800000000000000000000AFF1800000000000000000000AFF1800000000000000000000AFFB0000005000000010000008FFB0000000000000000000008FFB000000E800001730000008FFB0000004380003610000008FFB0000001600001E18000008FFB000003FB800035E0000008FFB0000007FC0001BFC000008FFB000001FFE00077F4000008FFF8000027F9F049FE0000008FFF800003FFC709DFD8000008FFF8000033FE38A";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "3FE0000008FFF8000037FF1637F80000008FFF800001EFFFEA7FF0000008FFF800001D7FC15FE50000008FFF800000F3FE13FC70000008FFF80000029FF6FF160000008FFF8000000EFFFFD780000008FFF8000000C7FFF7800000008FFF8000000EBFFFDC00000008FFF800000069FFFB610000008FFF80000002BFFE7E10000008FFF80000001AFFFF810000008FFF80000000AFFF7030000008FFF8000000867FE6020000008FF7000000009FFF9F00000008FF700000001DFFFC700000008FF7000000033FFFE380000008FF7000000077FDFF7C0000008FF70000004E7F1FFF80000008FF700000035FEF7FD90000008FF700000013FF13FFF0000008FF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "7000001FFF1E9FF50000008FF70000042FEFCFFF90000008FF7000001DFEA0DFFA8000008FF7000000BFEC0FFFE0000008FF70000027FF207FFE8000008FF70000027FE001FFE4000008FF70000027DD110D3FC000008FF70000037B920035E0000008FF7000000B5600879D8000008FF7000000B400000D5000000EFF700000108000000C000000EFF7000000000000001000000EFF7000000000000000000000EFF7000000000000000000000EFF7000000000000080000000EFF7000000000000000000000EFF7000000000000000000000EFF6000000000000000000000AFF6000000000000000000000EFF2800000000000000000000CFFA00000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000009FFC0000000000000000000003FFA0000000000000000000005FF90000000000000000000009FF70000000000000000000005FFE301000000000000000087BFFEF0000000000000000004B3FFFA000000000000000000197FFF08000000000000000007CFFFF700000000000000000061FFFFFC000000000000000009AFFFFD3F0000000000000000CFFFFFE1F0000000000000000E7FFFFFA7FFFFFFFFFFFF0FE69FFFFFF63C0FFFFFFFFFFFF353FFFFFFF87F00FFFFFFFF00C8FFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N9
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N27
cyclonev_lcell_comb \VGA|blue[4]~14 (
// Equation(s):
// \VGA|blue[4]~14_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & \VGA|blue[0]~0_combout ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & \VGA|blue[0]~0_combout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\VGA|blue[0]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~14 .extended_lut = "off";
defparam \VGA|blue[4]~14 .lut_mask = 64'h0F5F0F5F00550055;
defparam \VGA|blue[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFE100017FFFFFFFFFFFFFFFFF3F807E0F3FFFFFFFFFFFFFFFEBF81F01637FFFFFFFFFFFFFFD0003F0000BFFFFFFFFFFFFFF3000FF0000C7FFFFFFFFFFFFBE000FF000079FFFFFFFFFFFEF88FFFF00000FFFFFFFFFFFFDC71FFFF000067BFFFFFFFFFFB927FFFF01FF70FFFFFFFFFFE01CFFFFF007FF0F7FFFFFFFFD03FF0000000FFC1BFFFFFFFFB0FF10000001FFE0DFFFFFFFF63FF01C00FF00FF8EFFFFFFFECFFE0F3FFFDF87F877FFFFFFD2FE879FFFFF1E7FC1BFFFFFFA7F83EFFFFFFF60FE0DFFFFFFE9E03BFFFFFFFDE3E06FFFFF";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "ECF0007FFFB87FFA3E037FFFFC8F00BFFFF80FFFC3FC1BFFFFD3CE2FFFFFFFFFFFDF87FFFFF83CF6FFFFFFFFFFF0F83FFFFF47CC5FFFFFFFFFFFD3838EFFEC78C7FFFFFFFFFFFF0C39FFFFDF80FFFFFFFFFFFFF07BD7FFD9F07FFFFFFFFFFFFF279CBFFF9F0DFFFFFFFFFFFFF933CBFFF1E03FFFFFFFFFFFFFD33CDFFA2D37FFFFFFFFFFFFFFB001FF83E67FFFFFFFFFFFFFF1001FF43CDFFFFFFFFFFFFFFF900CFE038DFFFFFFFFFFFFFFFA81CFF171DFFFFFFFFFFFFFFFF81E7C3F1BFFFFFFFFFFFFFFFD81E7C0F1FFFFFFFFFFFFFFFFF83EBD0F17FFFFFFFFFFFFFFFE83FBD0FBFFFFFFFFFFFFFFFFEBC1FD0FBFFFFFFFFFFFFFFFFE9C5FD0FAFFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFF5E5DB0FBFFFFFFFFFFFFFFFFFDE79B0E5FFFFFFFFFFFFFFFFFDC39F0E5FFFFFFFFFFFFFFFFF9C3BC0C3FFFFFFFFFFFFFFFFF8C3FC0C3FFFFFFFFFFFFFFFFFCC3F8003FFFFFFFFFFFFFFFFFE8388003FFFFFFFFFFFFFFFFFE83C0003FFFFFFFFFFFFFFFFFC83C0F0BFFFFFFFFFFFFFFFFFC83D0F0BFFFFFFFFFFFFFFFFFC83D8F0BFFFFFFFFFFFFFFFFFE83C8F0BDFFFFFFFFFFFFFFFFE87E8F0BCFFFFFFFFFFFFFFFFEC7EB00BCFFFFFFFFFFFFFFFFF0ECB00BCFFFFFFFFFFFFFFFFF1FEF00FCFFFFFFFFFFFFFFFFF3FAF00FCFFFFFFFFFFFFFFFFF3EAD00FDFFFFFFFFFFFFFFFFF2E5E007FFFFFFFFFFFFFFFFFE2E5E005FFFFFFFFFFFFFFFFFA281D";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "045FFFFFFFFFFFFFFFFFA2099062FFFFFFFFFFFFFFFFFA2B38062FFFFFFFFFFFFFFFFF82938862FFFFFFFFFFFFFFFFF8335D9EBFFFFFFFFFFFFFFFFF132FFDDB7FFFFFFFFFFFFFFFF130BDCE9FFFFFFFFFFFFFFFFF0F4FFEE9BFFFFFFFFFFFFFFFE0C63EAE97FFFFFFFFFFFFFFFA4C27F1B85FFFFFFFFFFFFFFFB1CC7E9BC5FFFFFFFFFFFFFFFA1CCFF19C2FFFFFFFFFFFFFFF48DDFFEDE37FFFFFFFFFFFFFECE3BFFAE60BFFFFFFFFFFFFFD8E75FFD770BFFFFFFFFFFFFFF6EF3FFC7B91FFFFFFFFFFFFFA7CE3FFEB99AFFFFFFFFFFFFF4F9C7FFF7DFC3DFFFFFFFFFFE8FBCFFFF9E7EDFFFFFFFFFFF81F71FFFFEFBEEFFFFFFFFFFF638F7FFFF878C3FFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFFFE4F3E1FFFFDBE01BFFFFFFFFFD0C7D3FFFBF9F914FFFFFFFFE33DECFFFFBF8F43BFFFFFFFFDC3989FFFF7FCD374B7FFFFFF60718BFFFFFF970C3FDFFFFFE7007F9FFFFFFF38E1FF3FFF803037C7FFFFFFF9FF037EFCFEC01FF17FFFFFFF8FFF000FFE0003FF1FFFFFFFFCFFFF1800001FFF8BFFFFFFFFE7FFF0200FC3DFEA7FFFFFFFFFAFFF000000FFFC0FFFFFFFFFFE0FFFFFF8FFFF8FFFFFFFFFFFE67CFFFFFFF0F0FFFFFFFFFFFF97CFEFF0FFFD5FFFFFFFFFFFFD1F03FF0FFC1FFFFFFFFFFFFFFA3003F003F5FFFFFFFFFFFF3FEDC01F001B7FFFFFFFFFFFFFFFA381FE037FFFFFFFFFFFFFFFE7D0FFFC5FFFFFFFFFFFFFFFFFCFF3F3FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y46_N12
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N24
cyclonev_lcell_comb \VGA|blue[4]~15 (
// Equation(s):
// \VGA|blue[4]~15_combout  = ( \VGA|blue[0]~2_combout  & ( ((\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2])) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ) ) ) # ( !\VGA|blue[0]~2_combout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|blue[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~15 .extended_lut = "off";
defparam \VGA|blue[4]~15 .lut_mask = 64'h0F000F003F333F33;
defparam \VGA|blue[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y50_N42
cyclonev_lcell_comb \VGA|blue[4]~16 (
// Equation(s):
// \VGA|blue[4]~16_combout  = ( \VGA|blue[4]~15_combout  & ( ((!\VGA|green[0]~11_combout  & ((!\VGA|green[0]~14_combout ) # (\VGA|blue[4]~14_combout )))) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|blue[4]~15_combout  & ( ((!\VGA|green[0]~11_combout  & 
// (\VGA|green[0]~14_combout  & \VGA|blue[4]~14_combout ))) # (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~11_combout ),
	.datab(!\VGA|green[0]~14_combout ),
	.datac(!\VGA|blue[4]~14_combout ),
	.datad(!\VGA|green[0]~13_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[4]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~16 .extended_lut = "off";
defparam \VGA|blue[4]~16 .lut_mask = 64'h02FF02FF8AFF8AFF;
defparam \VGA|blue[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "F3FFFFFFFFF7FFFDFFFCFFFFFE7FFF7FFFFFFFFFFFFFE7FFFFEFFFC7FFFFFFFFFE3FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFEFFFFFFFF3FFFFFFFFFFFFFFFFFFFEFFFE3FFFFFFFFFFFFFFFFFFFEFFFE7FF9FFFFFFFFFFFFFDFFF7FFC7FF3FFFFFFFFFFFFFEFFF7FFCFFF7FFFFFFFFFFFFFEFFF3FFDFFCFFFFFFFFFFFFFFF7FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFBFF3FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFDFFFFEFFE3FFFFFFFFFFFFFFFCFFFFEFFE7FFFFFFFFFFFFFFFEFFFFEFFE7FFFFFFFFFFFFFFFEFFF7FFFEFFFFFFFFFFFFFFFFFFFF7CFFCFFFFFFFFFFFFFFFFF7FFBCFFCFFFFFFFFFFFFFFFFF7FFBCFFDFFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFBFFBCFFDFFFFFFFFFFFFFFFFFBFFFCFFBFFFFFFFFFFFFFFFFFBFFF8FFBFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFFF7FFFFFFFFFFFFFFFFFFFFE7FF7FFFFFFFFFFFFFFFFFFFFE7FF7FFFFFFFFFFFFFFFFFFFFC7FF7FFFFFFFFFFFFFFFFFFFFCFFF7FFFFFFFFFFFFFFFFFCFFFFFF7FFFFFFFFFFFFFFFFFCFFDBFF3FFFFFFFFFFFFFFFFFCFFDBFF3FFFFFFFFFFFFFFFFFCFFDBFF3FFFFFFFFFFFFFFFFFCFF99FFBFFFFFFFFFFFFFFFFFDFF99FFBFFFFFFFFFFFFFFFFFDFF98";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFBFFFFFFFFFFFFFFFFFDFF1CFFDFFFFFFFFFFFFFFFFFDFE1CFFDFFFFFFFFFFFFFFFFFFFE1C7FDFFFFFFFFFFFFFFFFFFFC7D7FCFFFFFFFFFFFFFFFFFFFCFD3FCFFFFFFFFFFFFFFFFEFFCBF3FE7FFFFFFFFFFFFFFFEFF8BF1FE7FFFFFFFFFFFFFFFCFF87E1FE3FFFFFFFFFFFFFFFCFF87E07FBFFFFFFFFFFFFFFFCFF0FF07FBFFFFFFFFFFFFFFFDFF0FF87FDFFFFFFFFFFFFFFFBFE0FFA3FCFFFFFFFFFFFFFFF3FC1FFE1FF7FFFFFFFFFFFFFE7F87FFD0FF7FFFFFFFFFFFFFCFF03FFE07FFFFFFFFFFFFFFFDFF07FFE87FDFFFFFFFFFFFFFBFE07FFF43FFFFFFFFFFFFFFF7FC0FFFF01FF3FFFFFFFFFFFFFF80FFFFA07F1FFFFFFFFFFF9FF05FFFFC07FCFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFBFC03FFFFF81FE7FFFFFFFFFEFF817FFFFE807FBFFFFFFFFFCFE007FFFFF003FC3FFFFFFFE3FE00FFFFFF800FF0FFFFFFF8FFE01FFFFFFD003FF3FFFFFFFFF803FFFFFFE001FF0FFFFFFFFC803FFFFFFF000FF8103003FE000FFFFFFFFC000FFF001FFFC003FFFFFFFFE0000FFFFFFE00007FFFFFFFFF8000FFFFFFC0002FFFFFFFFFFC000FFFFFF00001FFFFFFFFFFC0000000700000BFFFFFFFFFFF6030000000F00FFFFFFFFFFFFD030000000013FFFFFFFFFFFFE000000000307FFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF1C0000018FFFFFFFFFFFFFFFFC38000033FFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFC07FFFF0FFFFFFFFFFFFFFFFF307FFFE80FFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFCFFFFFFFFF3FFFFFFFFFFFFFC1FFFFFFFFF87FFFFFFFFFFFF07FFFFFFFFFF0FFFFFFFFFFFE3FFFFFFFFFFF87FFFFFFFFFFC7FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFEFFFFFFFFFFFFFFE7FFFFFFFFCFFFFFFFFFFFFFFF3FFFFFFFF9FFFFE3FF00FFFFF1FFFFFFFF3FFFF0FFFFE07FFF8FFFFFFFEFFFF87FFFFFE1FFFE7FFFFFFDFFFC1FFFFFFF8FFFF3FFFFFF1FFFC7FFFFFFFE1FFF9FFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N0
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ) ) ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h303005F53F3F05F5;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N9
cyclonev_lcell_comb \VGA|blue[5]~18 (
// Equation(s):
// \VGA|blue[5]~18_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & \VGA|blue[0]~2_combout )) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & \VGA|blue[0]~2_combout ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datac(!\VGA|blue[0]~2_combout ),
	.datad(gnd),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~18 .extended_lut = "off";
defparam \VGA|blue[5]~18 .lut_mask = 64'h0303ABAB0303ABAB;
defparam \VGA|blue[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFC7FFFFFFFFB000000000000001CFFFFFFFEC00000000000000017FFFFFFA00000000000000000DFFFFFF4000000000000000002FFFFFC00000000000000000013FFFFC04000000000000000003FFFF800000000000000000003FFFF400000000000000000002FFFF8000000000000000000017FFE0000000000000000000007FFD000000000000000000000BFFC0000000000000000000003FFE";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "0000000000000000000007FFE0000000000000000000005FFC0000000000000000000001FFC0000000000000000000001FFC0000000000000000000003FFC0000000000000000000003FF40000000000000000000003FF40000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FF40000000000000000000003FF40000000000000000000003FF400000010000000C0000003FF4000000C400000210000003FF40000017B000005E0000003FF40000017D000003F8000003FF4000002FE800037F8000003FF4000002FF40002FF0000003FF4000000FFC0003FF8000003FF40000017FE800BFE0000003FF40000007FF400";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFC0000003FF4000000DFFA06FFD0000003FF40000003FFA01FF40000003FF40000003FFE83FF00000003FF400000007FF7FFE80000003FF400000003FFFFFC00000003FF400000003FFFFFC00000003FF400000002FFFFEC00000003FF400000001FFFFF000000003FF4000000003FFFE010000003FF4000000006FFFC010000003FF4000000000FFF8010000003FF4000000000FFF0030000003FF4000000083FFFC020000003FFC000000003FFFC000000003FFC00000000BFFFE800000003FFC00000001FFFFF400000003FFC00000002FFFFFC00000003FFC00000005FF8FFA00000003FFC00000003FF9FFF00000003FFC0000003FFD87FE80000003FF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "C0000002FFC03FFE0000003FFC0000009FF402FFC0000003FFC000000BFFC037FC0000003FFC0000017FC000BFF8000003FFC000000FFA0005FF8000003FFC000000FF40002FF0000003FFC000000FE81103FF8000003FFC000001FD020003F8000003FFC00000178000803E0000003FFC0000007800000360000003FFC0000010000000000000003FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FFC0000000000000000000003FF80000000000000000000001FF800000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000005FFA0000000000000000000005FFE0000000000000000000007FFC0000000000000000000003FFC000000000000000000000BFFE8010000000000000000807FFF800000000000000000041FFFF400000000000000000002FFFFA00000000000000000001FFFFA0000000000000000000BFFFFD0000000000000000000FFFFFE40000000000000000027FFFFFA000000000000000005FFFFFFC800000000000000017FFFFFFFB000000000000000CFFFFFFFFF7FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N6
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N6
cyclonev_lcell_comb \VGA|blue[5]~17 (
// Equation(s):
// \VGA|blue[5]~17_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # (\VGA|blue[0]~0_combout ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|blue[0]~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~17 .extended_lut = "off";
defparam \VGA|blue[5]~17 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|blue[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N54
cyclonev_lcell_comb \VGA|blue[5]~19 (
// Equation(s):
// \VGA|blue[5]~19_combout  = ( \VGA|blue[5]~17_combout  & ( ((!\VGA|green[0]~11_combout  & ((\VGA|blue[5]~18_combout ) # (\VGA|green[0]~14_combout )))) # (\VGA|green[0]~13_combout ) ) ) # ( !\VGA|blue[5]~17_combout  & ( ((!\VGA|green[0]~14_combout  & 
// (\VGA|blue[5]~18_combout  & !\VGA|green[0]~11_combout ))) # (\VGA|green[0]~13_combout ) ) )

	.dataa(!\VGA|green[0]~14_combout ),
	.datab(!\VGA|blue[5]~18_combout ),
	.datac(!\VGA|green[0]~11_combout ),
	.datad(!\VGA|green[0]~13_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[5]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~19 .extended_lut = "off";
defparam \VGA|blue[5]~19 .lut_mask = 64'h20FF20FF70FF70FF;
defparam \VGA|blue[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFF3EFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFBFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFEFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFE7FFFFFFFFFFFFFFFFFC7FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N54
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) ) ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h303F0505303FF5F5;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N12
cyclonev_lcell_comb \VGA|blue[6]~21 (
// Equation(s):
// \VGA|blue[6]~21_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & \VGA|blue[0]~2_combout )) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & \VGA|blue[0]~2_combout ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datab(!\VGA|blue[0]~2_combout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~21 .extended_lut = "off";
defparam \VGA|blue[6]~21 .lut_mask = 64'h1111F1F11111F1F1;
defparam \VGA|blue[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "0000000000000000000003FFC0000000000000000000003FF80000000000000000000003FF80000000000000000000003FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF800000038000001E0000001FF8000000FC000003F0000001FF8000000FE00000FF0000001FF8000001FF00000FF0000001FF8000001FF80001FF8000001FF8000001FFE0007FF0000001FF8000000FFF0007FF0000001FF8000000FFF801";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFF0000001FF80000003FFC01FFE0000001FF80000001FFC07FF80000001FF80000000FFF0FFF80000001FF80000000FFF8FFF00000001FF800000007FF9FFE00000001FF800000001FFFFF800000001FF800000001FFFFF000000001FF8000000007FFFE000000001FF8000000007FFFC010000001FF8000000001FFF8010000001FF8000000001FFF0010000001FF8000000001FFF8030000001FF8000000081FFF8020000001FF8000000007FFFE000000001FF8000000007FFFF000000001FF800000000FFFFF800000001FF800000001FFFFF800000001FF800000003FFFFFC00000001FF80000000FFF0FFE00000001FF80000000FFE0FFF00000001FF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "80000001FFE07FF80000001FF80000007FF801FFE0000001FF80000007FF000FFF0000001FF8000000FFF0007FF0000001FF8000001FFC0003FF0000001FF8000001FF80001FF8000001FF8000001FF01100FF0000001FF8000000FE02000FF0000001FF8000000FE000807F0000001FF80000000000000080000001FF80000010000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FF80000000000000000000001FFC0000000000000000000003FFC00000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000003FFC0000000000000000000003FFC0000000000000000000003FFE0000000000000000000007FFE0000000000000000000007FFF001000000000000000080FFFF000000000000000000040FFFF800000000000000000001FFFFC00000000000000000003FFFFC00000000000000000007FFFFE00000000000000000007FFFFF8000000000000000001FFFFFFC000000000000000003FFFFFFF00000000000000000FFFFFFFFC0000000000000003FFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFC0000000000000003FFFFFFFF00000000000000000FFFFFFFC000000000000000003FFFFFF8000000000000000001FFFFFF0000000000000000000FFFFFE04000000000000000007FFFFC00000000000000000001FFFF800000000000000000001FFFF000000000000000000000FFFF000000000000000000000FFFE0000000000000000000007FFE0000000000000000000007FFC";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N39
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N9
cyclonev_lcell_comb \VGA|blue[6]~20 (
// Equation(s):
// \VGA|blue[6]~20_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|blue[0]~0_combout  & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (\VGA|blue[0]~0_combout  & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|blue[0]~0_combout ),
	.datac(gnd),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~20 .extended_lut = "off";
defparam \VGA|blue[6]~20 .lut_mask = 64'h00330033AABBAABB;
defparam \VGA|blue[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N21
cyclonev_lcell_comb \VGA|blue[6]~22 (
// Equation(s):
// \VGA|blue[6]~22_combout  = ( \VGA|green[0]~14_combout  & ( \VGA|blue[6]~20_combout  & ( (!\VGA|green[0]~11_combout ) # (\VGA|green[0]~13_combout ) ) ) ) # ( !\VGA|green[0]~14_combout  & ( \VGA|blue[6]~20_combout  & ( ((!\VGA|green[0]~11_combout  & 
// \VGA|blue[6]~21_combout )) # (\VGA|green[0]~13_combout ) ) ) ) # ( \VGA|green[0]~14_combout  & ( !\VGA|blue[6]~20_combout  & ( \VGA|green[0]~13_combout  ) ) ) # ( !\VGA|green[0]~14_combout  & ( !\VGA|blue[6]~20_combout  & ( ((!\VGA|green[0]~11_combout  & 
// \VGA|blue[6]~21_combout )) # (\VGA|green[0]~13_combout ) ) ) )

	.dataa(!\VGA|green[0]~11_combout ),
	.datab(gnd),
	.datac(!\VGA|green[0]~13_combout ),
	.datad(!\VGA|blue[6]~21_combout ),
	.datae(!\VGA|green[0]~14_combout ),
	.dataf(!\VGA|blue[6]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~22 .extended_lut = "off";
defparam \VGA|blue[6]~22 .lut_mask = 64'h0FAF0F0F0FAFAFAF;
defparam \VGA|blue[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF7FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N39
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h44770C0C44773F3F;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/VGAcontroler.ram0_sram_eb95e277.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_4hd1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N0
cyclonev_lcell_comb \VGA|blue[7]~23 (
// Equation(s):
// \VGA|blue[7]~23_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \VGA|blue[0]~0_combout  ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # 
// (\VGA|blue[0]~0_combout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA|blue[0]~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~23 .extended_lut = "off";
defparam \VGA|blue[7]~23 .lut_mask = 64'h0F0F00003F3F3333;
defparam \VGA|blue[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/VGAcontroler.ram0_sram_c5813f6e.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_vgd1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N48
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout )))) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))))) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h202A252F707A757F;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y46_N42
cyclonev_lcell_comb \VGA|blue[7]~24 (
// Equation(s):
// \VGA|blue[7]~24_combout  = ( \VGA|blue[0]~2_combout  & ( ((!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ) ) ) # ( !\VGA|blue[0]~2_combout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|blue[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~24 .extended_lut = "off";
defparam \VGA|blue[7]~24 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \VGA|blue[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N33
cyclonev_lcell_comb \VGA|blue[7]~25 (
// Equation(s):
// \VGA|blue[7]~25_combout  = ( \VGA|blue[7]~23_combout  & ( \VGA|blue[7]~24_combout  & ( (!\VGA|green[0]~11_combout ) # (\VGA|green[0]~13_combout ) ) ) ) # ( !\VGA|blue[7]~23_combout  & ( \VGA|blue[7]~24_combout  & ( ((!\VGA|green[0]~11_combout  & 
// !\VGA|green[0]~14_combout )) # (\VGA|green[0]~13_combout ) ) ) ) # ( \VGA|blue[7]~23_combout  & ( !\VGA|blue[7]~24_combout  & ( ((!\VGA|green[0]~11_combout  & \VGA|green[0]~14_combout )) # (\VGA|green[0]~13_combout ) ) ) ) # ( !\VGA|blue[7]~23_combout  & 
// ( !\VGA|blue[7]~24_combout  & ( \VGA|green[0]~13_combout  ) ) )

	.dataa(!\VGA|green[0]~11_combout ),
	.datab(gnd),
	.datac(!\VGA|green[0]~13_combout ),
	.datad(!\VGA|green[0]~14_combout ),
	.datae(!\VGA|blue[7]~23_combout ),
	.dataf(!\VGA|blue[7]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~25 .extended_lut = "off";
defparam \VGA|blue[7]~25 .lut_mask = 64'h0F0F0FAFAF0FAFAF;
defparam \VGA|blue[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N25
dffeas \JUEGO|timer_30_segundos|sec_one|counting (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|timer_30_segundos|sec_one|finish~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|timer_30_segundos|sec_one|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|timer_30_segundos|sec_one|counting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|timer_30_segundos|sec_one|counting .is_wysiwyg = "true";
defparam \JUEGO|timer_30_segundos|sec_one|counting .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
