

================================================================
== Vivado HLS Report for 'pool'
================================================================
* Date:           Wed Jul  9 15:09:08 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    17769|   141601| 0.178 ms | 1.416 ms |  17769|  141601|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- Loop 1         |    17768|   141600| 2221 ~ 8850 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1      |     2219|     8848|  317 ~ 632  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1  |      315|      630|           45|          -|          -| 7 ~ 14 |    no    |
        +-----------------+---------+---------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    829|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    335|    -|
|Register         |        -|      -|     630|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     630|   1164|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln15_fu_355_p2       |     *    |      0|  0|  17|           4|           5|
    |mul_ln17_fu_397_p2       |     *    |      0|  0|  51|           9|           6|
    |mul_ln27_fu_426_p2       |     *    |      0|  0|  51|           9|           6|
    |mul_ln32_fu_411_p2       |     *    |      0|  0|  41|           8|           4|
    |Hout_fu_275_p2           |     +    |      0|  0|  13|           1|           4|
    |Wout_fu_305_p2           |     +    |      0|  0|  13|           1|           4|
    |add_ln11_fu_259_p2       |     +    |      0|  0|  15|           3|           5|
    |add_ln12_fu_289_p2       |     +    |      0|  0|  15|           3|           5|
    |add_ln1494_1_fu_549_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_2_fu_567_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_3_fu_596_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_4_fu_620_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_5_fu_649_p2   |     +    |      0|  0|  40|          33|          33|
    |add_ln1494_fu_520_p2     |     +    |      0|  0|  40|          33|          33|
    |add_ln15_fu_331_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln17_1_fu_458_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln17_2_fu_467_p2     |     +    |      0|  0|  40|          33|          33|
    |add_ln203_fu_496_p2      |     +    |      0|  0|  40|          33|          33|
    |add_ln27_1_fu_416_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln27_2_fu_482_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln27_3_fu_611_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln27_fu_511_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln32_fu_402_p2       |     +    |      0|  0|  15|           8|           8|
    |co_fu_349_p2             |     +    |      0|  0|  15|           5|           1|
    |h_fu_369_p2              |     +    |      0|  0|  13|           4|           1|
    |in_h_fu_387_p2           |     +    |      0|  0|  15|           9|           9|
    |outIdx_fu_487_p2         |     +    |      0|  0|  12|          12|          12|
    |w_fu_440_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln1494_1_fu_582_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_2_fu_635_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_fu_535_p2    |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln14_fu_344_p2      |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln15_fu_364_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln16_fu_435_p2      |   icmp   |      0|  0|   9|           4|           4|
    |select_ln28_1_fu_586_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln28_2_fu_639_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln28_fu_539_p3    |  select  |      0|  0|  14|           1|          14|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 829|         459|         455|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  213|         49|    1|         49|
    |co_0_reg_210          |    9|          2|    5|         10|
    |h_0_reg_233           |    9|          2|    4|          8|
    |input_V_blk_n_AR      |    9|          2|    1|          2|
    |input_V_blk_n_AW      |    9|          2|    1|          2|
    |input_V_blk_n_B       |    9|          2|    1|          2|
    |input_V_blk_n_R       |    9|          2|    1|          2|
    |input_V_blk_n_W       |    9|          2|    1|          2|
    |m_axi_input_V_ARADDR  |   41|          8|   32|        256|
    |phi_mul_reg_221       |    9|          2|    9|         18|
    |w_0_reg_244           |    9|          2|    4|          8|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  335|         75|   60|        359|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |Hout_reg_669                   |   4|   0|    4|          0|
    |Wout_reg_679                   |   4|   0|    4|          0|
    |add_ln15_reg_716               |   9|   0|    9|          0|
    |add_ln17_1_reg_765             |  14|   0|   14|          0|
    |add_ln27_2_reg_777             |  14|   0|   14|          0|
    |add_ln27_3_reg_849             |  14|   0|   14|          0|
    |add_ln27_reg_790               |  14|   0|   14|          0|
    |ap_CS_fsm                      |  48|   0|   48|          0|
    |co_0_reg_210                   |   5|   0|    5|          0|
    |co_reg_724                     |   5|   0|    5|          0|
    |h_0_reg_233                    |   4|   0|    4|          0|
    |h_reg_737                      |   4|   0|    4|          0|
    |max_V_1_reg_828                |   8|   0|    8|          0|
    |max_V_2_reg_860                |   8|   0|    8|          0|
    |max_V_3_reg_876                |   8|   0|    8|          0|
    |max_V_reg_801                  |   8|   0|    8|          0|
    |mul_ln15_reg_729               |   8|   0|    8|          0|
    |mul_ln17_reg_742               |  14|   0|   14|          0|
    |mul_ln27_reg_752               |  14|   0|   14|          0|
    |mul_ln32_reg_747               |  12|   0|   12|          0|
    |outputPool_V_addr26_reg_784    |  32|   0|   32|          0|
    |outputPool_V_addr_1_reg_795    |  32|   0|   32|          0|
    |outputPool_V_addr_1_s_reg_806  |   8|   0|    8|          0|
    |outputPool_V_addr_2_reg_816    |  32|   0|   32|          0|
    |outputPool_V_addr_3_reg_822    |  32|   0|   32|          0|
    |outputPool_V_addr_3_s_reg_833  |   8|   0|    8|          0|
    |outputPool_V_addr_4_reg_843    |  32|   0|   32|          0|
    |outputPool_V_addr_5_reg_854    |  32|   0|   32|          0|
    |outputPool_V_addr_5_s_reg_865  |   8|   0|    8|          0|
    |outputPool_V_addr_6_reg_870    |  32|   0|   32|          0|
    |outputPool_V_addr_reg_771      |  32|   0|   32|          0|
    |phi_mul_reg_221                |   9|   0|    9|          0|
    |select_ln28_1_reg_838          |  14|   0|   14|          0|
    |select_ln28_reg_811            |  14|   0|   14|          0|
    |sext_ln14_reg_705              |  33|   0|   33|          0|
    |sext_ln17_reg_700              |  33|   0|   33|          0|
    |w_0_reg_244                    |   4|   0|    4|          0|
    |w_reg_760                      |   4|   0|    4|          0|
    |zext_ln12_reg_684              |   4|   0|   12|          8|
    |zext_ln15_reg_674              |   4|   0|    8|          4|
    |zext_ln17_1_reg_694            |   6|   0|   14|          8|
    |zext_ln17_reg_689              |   6|   0|    9|          3|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 630|   0|  653|         23|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_start                |  in |    1| ap_ctrl_hs |         pool        | return value |
|ap_done                 | out |    1| ap_ctrl_hs |         pool        | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |         pool        | return value |
|ap_ready                | out |    1| ap_ctrl_hs |         pool        | return value |
|m_axi_input_V_AWVALID   | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWREADY   |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWADDR    | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWID      | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWLEN     | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWSIZE    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWBURST   | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWLOCK    | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWCACHE   | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWPROT    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWQOS     | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWREGION  | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_AWUSER    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WVALID    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WREADY    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WDATA     | out |    8|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WSTRB     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WLAST     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WID       | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_WUSER     | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARVALID   | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARREADY   |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARADDR    | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARID      | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARLEN     | out |   32|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARSIZE    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARBURST   | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARLOCK    | out |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARCACHE   | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARPROT    | out |    3|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARQOS     | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARREGION  | out |    4|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_ARUSER    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RVALID    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RREADY    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RDATA     |  in |    8|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RLAST     |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RID       |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RUSER     |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_RRESP     |  in |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BVALID    |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BREADY    | out |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BRESP     |  in |    2|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BID       |  in |    1|    m_axi   |       input_V       |    pointer   |
|m_axi_input_V_BUSER     |  in |    1|    m_axi   |       input_V       |    pointer   |
|input_V_offset          |  in |   32|   ap_none  |    input_V_offset   |    scalar    |
|outputPool_V_offset     |  in |   32|   ap_none  | outputPool_V_offset |    scalar    |
|Cin                     |  in |    6|   ap_none  |         Cin         |    scalar    |
|H                       |  in |    6|   ap_none  |          H          |    scalar    |
|W                       |  in |    6|   ap_none  |          W          |    scalar    |
+------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.51>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [5 x i8]* @p_str29, [6 x i8]* @p_str310, [1 x i8]* @p_str18, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str18)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%W_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %W)" [cnn/src/pool.cpp:5]   --->   Operation 51 'read' 'W_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%H_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %H)" [cnn/src/pool.cpp:5]   --->   Operation 52 'read' 'H_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Cin_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %Cin)" [cnn/src/pool.cpp:5]   --->   Operation 53 'read' 'Cin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%outputPool_V_offset_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputPool_V_offset)" [cnn/src/pool.cpp:5]   --->   Operation 54 'read' 'outputPool_V_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)" [cnn/src/pool.cpp:5]   --->   Operation 55 'read' 'input_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i6 %H_read to i5" [cnn/src/pool.cpp:11]   --->   Operation 56 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.78ns)   --->   "%add_ln11 = add i5 -2, %trunc_ln11" [cnn/src/pool.cpp:11]   --->   Operation 57 'add' 'add_ln11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln11, i32 1, i32 4)" [cnn/src/pool.cpp:11]   --->   Operation 58 'partselect' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.73ns)   --->   "%Hout = add i4 1, %trunc_ln11_1" [cnn/src/pool.cpp:11]   --->   Operation 59 'add' 'Hout' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %Hout to i8" [cnn/src/pool.cpp:15]   --->   Operation 60 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i6 %W_read to i5" [cnn/src/pool.cpp:12]   --->   Operation 61 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.78ns)   --->   "%add_ln12 = add i5 -2, %trunc_ln12" [cnn/src/pool.cpp:12]   --->   Operation 62 'add' 'add_ln12' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %add_ln12, i32 1, i32 4)" [cnn/src/pool.cpp:12]   --->   Operation 63 'partselect' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.73ns)   --->   "%Wout = add i4 1, %trunc_ln12_1" [cnn/src/pool.cpp:12]   --->   Operation 64 'add' 'Wout' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i4 %Wout to i12" [cnn/src/pool.cpp:12]   --->   Operation 65 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %H_read to i9" [cnn/src/pool.cpp:17]   --->   Operation 66 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i6 %W_read to i14" [cnn/src/pool.cpp:17]   --->   Operation 67 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i32 %outputPool_V_offset_s to i33" [cnn/src/pool.cpp:17]   --->   Operation 68 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %input_V_offset_read to i33" [cnn/src/pool.cpp:14]   --->   Operation 69 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.76ns)   --->   "br label %.loopexit" [cnn/src/pool.cpp:14]   --->   Operation 70 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%co_0 = phi i5 [ 0, %0 ], [ %co, %.loopexit.loopexit ]"   --->   Operation 71 'phi' 'co_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %add_ln15, %.loopexit.loopexit ]" [cnn/src/pool.cpp:15]   --->   Operation 72 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 %phi_mul, %zext_ln17" [cnn/src/pool.cpp:15]   --->   Operation 73 'add' 'add_ln15' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i5 %co_0 to i8" [cnn/src/pool.cpp:15]   --->   Operation 74 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %co_0 to i6" [cnn/src/pool.cpp:14]   --->   Operation 75 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp slt i6 %zext_ln14, %Cin_read" [cnn/src/pool.cpp:14]   --->   Operation 76 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.78ns)   --->   "%co = add i5 %co_0, 1" [cnn/src/pool.cpp:14]   --->   Operation 78 'add' 'co' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.preheader9.preheader, label %1" [cnn/src/pool.cpp:14]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (3.49ns)   --->   "%mul_ln15 = mul i8 %zext_ln15, %zext_ln15_1" [cnn/src/pool.cpp:15]   --->   Operation 80 'mul' 'mul_ln15' <Predicate = (icmp_ln14)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader9" [cnn/src/pool.cpp:15]   --->   Operation 81 'br' <Predicate = (icmp_ln14)> <Delay = 1.76>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [cnn/src/pool.cpp:37]   --->   Operation 82 'ret' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.99>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %.preheader9.preheader ], [ %h, %.preheader9.loopexit ]"   --->   Operation 83 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i4 %h_0 to i8" [cnn/src/pool.cpp:15]   --->   Operation 84 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 85 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.30ns)   --->   "%icmp_ln15 = icmp eq i4 %h_0, %Hout" [cnn/src/pool.cpp:15]   --->   Operation 86 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.73ns)   --->   "%h = add i4 %h_0, 1" [cnn/src/pool.cpp:15]   --->   Operation 87 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %.loopexit.loopexit, label %.preheader.preheader" [cnn/src/pool.cpp:15]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h_0, i1 false)" [cnn/src/pool.cpp:17]   --->   Operation 89 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %shl_ln to i9" [cnn/src/pool.cpp:17]   --->   Operation 90 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.82ns)   --->   "%in_h = add i9 %zext_ln17_2, %phi_mul" [cnn/src/pool.cpp:17]   --->   Operation 91 'add' 'in_h' <Predicate = (!icmp_ln15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i9 %in_h to i14" [cnn/src/pool.cpp:17]   --->   Operation 92 'zext' 'zext_ln17_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (4.35ns)   --->   "%mul_ln17 = mul i14 %zext_ln17_3, %zext_ln17_1" [cnn/src/pool.cpp:17]   --->   Operation 93 'mul' 'mul_ln17' <Predicate = (!icmp_ln15)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.91ns)   --->   "%add_ln32 = add i8 %zext_ln15_2, %mul_ln15" [cnn/src/pool.cpp:32]   --->   Operation 94 'add' 'add_ln32' <Predicate = (!icmp_ln15)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %add_ln32 to i12" [cnn/src/pool.cpp:32]   --->   Operation 95 'zext' 'zext_ln32' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (4.17ns)   --->   "%mul_ln32 = mul i12 %zext_ln32, %zext_ln12" [cnn/src/pool.cpp:32]   --->   Operation 96 'mul' 'mul_ln32' <Predicate = (!icmp_ln15)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.82ns)   --->   "%add_ln27_1 = add i9 %in_h, 1" [cnn/src/pool.cpp:27]   --->   Operation 97 'add' 'add_ln27_1' <Predicate = (!icmp_ln15)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %add_ln27_1 to i14" [cnn/src/pool.cpp:27]   --->   Operation 98 'zext' 'zext_ln27' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (4.35ns)   --->   "%mul_ln27 = mul i14 %zext_ln27, %zext_ln17_1" [cnn/src/pool.cpp:27]   --->   Operation 99 'mul' 'mul_ln27' <Predicate = (!icmp_ln15)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn/src/pool.cpp:16]   --->   Operation 100 'br' <Predicate = (!icmp_ln15)> <Delay = 1.76>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 101 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.36>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%w_0 = phi i4 [ %w, %._crit_edge.0.0 ], [ 0, %.preheader.preheader ]"   --->   Operation 102 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %w_0 to i12" [cnn/src/pool.cpp:16]   --->   Operation 103 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 104 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %w_0, %Wout" [cnn/src/pool.cpp:16]   --->   Operation 105 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.73ns)   --->   "%w = add i4 %w_0, 1" [cnn/src/pool.cpp:16]   --->   Operation 106 'add' 'w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.preheader9.loopexit, label %._crit_edge.0.0" [cnn/src/pool.cpp:16]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln17_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %w_0, i1 false)" [cnn/src/pool.cpp:17]   --->   Operation 108 'bitconcatenate' 'shl_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i5 %shl_ln17_1 to i14" [cnn/src/pool.cpp:17]   --->   Operation 109 'zext' 'zext_ln17_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.81ns)   --->   "%add_ln17_1 = add i14 %zext_ln17_4, %mul_ln17" [cnn/src/pool.cpp:17]   --->   Operation 110 'add' 'add_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i14 %add_ln17_1 to i33" [cnn/src/pool.cpp:17]   --->   Operation 111 'zext' 'zext_ln17_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln17_2 = add i33 %zext_ln17_5, %sext_ln14" [cnn/src/pool.cpp:17]   --->   Operation 112 'add' 'add_ln17_2' <Predicate = (!icmp_ln16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i33 %add_ln17_2 to i64" [cnn/src/pool.cpp:17]   --->   Operation 113 'sext' 'sext_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%outputPool_V_addr = getelementptr i8* %input_V, i64 %sext_ln17_1" [cnn/src/pool.cpp:17]   --->   Operation 114 'getelementptr' 'outputPool_V_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.81ns)   --->   "%add_ln27_2 = add i14 %mul_ln27, %zext_ln17_4" [cnn/src/pool.cpp:27]   --->   Operation 115 'add' 'add_ln27_2' <Predicate = (!icmp_ln16)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.54ns)   --->   "%outIdx = add i12 %zext_ln16, %mul_ln32" [cnn/src/pool.cpp:32]   --->   Operation 116 'add' 'outIdx' <Predicate = (!icmp_ln16)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i12 %outIdx to i33" [cnn/src/pool.cpp:33]   --->   Operation 117 'zext' 'zext_ln203' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.55ns)   --->   "%add_ln203 = add i33 %zext_ln203, %sext_ln17" [cnn/src/pool.cpp:33]   --->   Operation 118 'add' 'add_ln203' <Predicate = (!icmp_ln16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i33 %add_ln203 to i64" [cnn/src/pool.cpp:33]   --->   Operation 119 'sext' 'sext_ln203' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%outputPool_V_addr26 = getelementptr i8* %input_V, i64 %sext_ln203" [cnn/src/pool.cpp:33]   --->   Operation 120 'getelementptr' 'outputPool_V_addr26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 121 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 122 [7/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 122 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 123 [1/1] (1.81ns)   --->   "%add_ln27 = add i14 %add_ln17_1, 1" [cnn/src/pool.cpp:27]   --->   Operation 123 'add' 'add_ln27' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i14 %add_ln27 to i33" [cnn/src/pool.cpp:28]   --->   Operation 124 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln1494 = add i33 %zext_ln1494, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 125 'add' 'add_ln1494' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i33 %add_ln1494 to i64" [cnn/src/pool.cpp:28]   --->   Operation 126 'sext' 'sext_ln1494' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%outputPool_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln1494" [cnn/src/pool.cpp:28]   --->   Operation 127 'getelementptr' 'outputPool_V_addr_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 128 [6/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 128 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 129 [7/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 129 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 130 [5/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 130 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 131 [6/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 131 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 132 [4/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 132 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 133 [5/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 133 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 134 [3/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 134 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 135 [4/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 135 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 136 [2/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 136 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 137 [3/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 137 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 138 [1/7] (8.75ns)   --->   "%max_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr, i32 1)" [cnn/src/pool.cpp:17]   --->   Operation 138 'readreq' 'max_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 139 [2/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 139 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 140 [1/1] (8.75ns)   --->   "%max_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr)" [cnn/src/pool.cpp:17]   --->   Operation 140 'read' 'max_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 141 [1/7] (8.75ns)   --->   "%outputPool_V_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_1, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 141 'readreq' 'outputPool_V_load_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 142 [1/1] (8.75ns)   --->   "%outputPool_V_addr26_s = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %outputPool_V_addr26, i32 1)" [cnn/src/pool.cpp:33]   --->   Operation 142 'writereq' 'outputPool_V_addr26_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 143 [1/1] (8.75ns)   --->   "%outputPool_V_addr_1_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_1)" [cnn/src/pool.cpp:28]   --->   Operation 143 'read' 'outputPool_V_addr_1_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 4.80>
ST_14 : Operation 144 [1/1] (1.55ns)   --->   "%icmp_ln1494 = icmp sgt i8 %outputPool_V_addr_1_s, %max_V" [cnn/src/pool.cpp:28]   --->   Operation 144 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.70ns)   --->   "%select_ln28 = select i1 %icmp_ln1494, i14 %add_ln27, i14 %add_ln17_1" [cnn/src/pool.cpp:28]   --->   Operation 145 'select' 'select_ln28' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i14 %select_ln28 to i33" [cnn/src/pool.cpp:28]   --->   Operation 146 'zext' 'zext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (2.55ns)   --->   "%add_ln1494_1 = add i33 %zext_ln1494_1, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 147 'add' 'add_ln1494_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i33 %add_ln1494_1 to i64" [cnn/src/pool.cpp:28]   --->   Operation 148 'sext' 'sext_ln1494_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%outputPool_V_addr_2 = getelementptr i8* %input_V, i64 %sext_ln1494_1" [cnn/src/pool.cpp:28]   --->   Operation 149 'getelementptr' 'outputPool_V_addr_2' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 150 [7/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 150 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i14 %add_ln27_2 to i33" [cnn/src/pool.cpp:28]   --->   Operation 151 'zext' 'zext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (2.55ns)   --->   "%add_ln1494_2 = add i33 %zext_ln1494_2, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 152 'add' 'add_ln1494_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i33 %add_ln1494_2 to i64" [cnn/src/pool.cpp:28]   --->   Operation 153 'sext' 'sext_ln1494_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%outputPool_V_addr_3 = getelementptr i8* %input_V, i64 %sext_ln1494_2" [cnn/src/pool.cpp:28]   --->   Operation 154 'getelementptr' 'outputPool_V_addr_3' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 155 [6/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 155 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 156 [7/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 156 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 157 [5/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 157 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 158 [6/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 158 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 159 [4/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 159 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 160 [5/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 160 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 161 [3/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 161 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 162 [4/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 162 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 163 [2/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 163 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 164 [3/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 164 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 165 [1/7] (8.75ns)   --->   "%max_V_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_2, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 165 'readreq' 'max_V_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 166 [2/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 166 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 167 [1/1] (8.75ns)   --->   "%max_V_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_2)" [cnn/src/pool.cpp:28]   --->   Operation 167 'read' 'max_V_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 168 [1/7] (8.75ns)   --->   "%outputPool_V_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_3, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 168 'readreq' 'outputPool_V_load_2_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 169 [1/1] (8.75ns)   --->   "%outputPool_V_addr_3_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_3)" [cnn/src/pool.cpp:28]   --->   Operation 169 'read' 'outputPool_V_addr_3_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 4.80>
ST_24 : Operation 170 [1/1] (1.55ns)   --->   "%icmp_ln1494_1 = icmp sgt i8 %outputPool_V_addr_3_s, %max_V_1" [cnn/src/pool.cpp:28]   --->   Operation 170 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [1/1] (0.70ns)   --->   "%select_ln28_1 = select i1 %icmp_ln1494_1, i14 %add_ln27_2, i14 %select_ln28" [cnn/src/pool.cpp:28]   --->   Operation 171 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i14 %select_ln28_1 to i33" [cnn/src/pool.cpp:28]   --->   Operation 172 'zext' 'zext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (2.55ns)   --->   "%add_ln1494_3 = add i33 %zext_ln1494_3, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 173 'add' 'add_ln1494_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i33 %add_ln1494_3 to i64" [cnn/src/pool.cpp:28]   --->   Operation 174 'sext' 'sext_ln1494_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%outputPool_V_addr_4 = getelementptr i8* %input_V, i64 %sext_ln1494_3" [cnn/src/pool.cpp:28]   --->   Operation 175 'getelementptr' 'outputPool_V_addr_4' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 176 [7/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 176 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 177 [1/1] (1.81ns)   --->   "%add_ln27_3 = add i14 %add_ln27_2, 1" [cnn/src/pool.cpp:27]   --->   Operation 177 'add' 'add_ln27_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i14 %add_ln27_3 to i33" [cnn/src/pool.cpp:28]   --->   Operation 178 'zext' 'zext_ln1494_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (2.55ns)   --->   "%add_ln1494_4 = add i33 %zext_ln1494_4, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 179 'add' 'add_ln1494_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1494_4 = sext i33 %add_ln1494_4 to i64" [cnn/src/pool.cpp:28]   --->   Operation 180 'sext' 'sext_ln1494_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%outputPool_V_addr_5 = getelementptr i8* %input_V, i64 %sext_ln1494_4" [cnn/src/pool.cpp:28]   --->   Operation 181 'getelementptr' 'outputPool_V_addr_5' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 182 [6/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 182 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 183 [7/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 183 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 184 [5/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 184 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 185 [6/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 185 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 186 [4/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 186 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 187 [5/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 187 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 188 [3/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 188 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 189 [4/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 189 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 190 [2/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 190 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 191 [3/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 191 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 192 [1/7] (8.75ns)   --->   "%max_V_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_4, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 192 'readreq' 'max_V_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 193 [2/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 193 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 194 [1/1] (8.75ns)   --->   "%max_V_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_4)" [cnn/src/pool.cpp:28]   --->   Operation 194 'read' 'max_V_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 195 [1/7] (8.75ns)   --->   "%outputPool_V_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_5, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 195 'readreq' 'outputPool_V_load_4_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 196 [1/1] (8.75ns)   --->   "%outputPool_V_addr_5_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_5)" [cnn/src/pool.cpp:28]   --->   Operation 196 'read' 'outputPool_V_addr_5_s' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.10>
ST_34 : Operation 197 [1/1] (1.55ns)   --->   "%icmp_ln1494_2 = icmp sgt i8 %outputPool_V_addr_5_s, %max_V_2" [cnn/src/pool.cpp:28]   --->   Operation 197 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_5)   --->   "%select_ln28_2 = select i1 %icmp_ln1494_2, i14 %add_ln27_3, i14 %select_ln28_1" [cnn/src/pool.cpp:28]   --->   Operation 198 'select' 'select_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln1494_5)   --->   "%zext_ln1494_5 = zext i14 %select_ln28_2 to i33" [cnn/src/pool.cpp:28]   --->   Operation 199 'zext' 'zext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 200 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln1494_5 = add i33 %zext_ln1494_5, %sext_ln14" [cnn/src/pool.cpp:28]   --->   Operation 200 'add' 'add_ln1494_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1494_5 = sext i33 %add_ln1494_5 to i64" [cnn/src/pool.cpp:28]   --->   Operation 201 'sext' 'sext_ln1494_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 202 [1/1] (0.00ns)   --->   "%outputPool_V_addr_6 = getelementptr i8* %input_V, i64 %sext_ln1494_5" [cnn/src/pool.cpp:28]   --->   Operation 202 'getelementptr' 'outputPool_V_addr_6' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 203 [7/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 203 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 204 [6/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 204 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 205 [5/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 205 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 206 [4/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 206 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 207 [3/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 207 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 208 [2/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 208 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 209 [1/7] (8.75ns)   --->   "%max_V_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %outputPool_V_addr_6, i32 1)" [cnn/src/pool.cpp:28]   --->   Operation 209 'readreq' 'max_V_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 210 [1/1] (8.75ns)   --->   "%max_V_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %outputPool_V_addr_6)" [cnn/src/pool.cpp:28]   --->   Operation 210 'read' 'max_V_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 211 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %outputPool_V_addr26, i8 %max_V_3, i1 true)" [cnn/src/pool.cpp:33]   --->   Operation 211 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 212 [5/5] (8.75ns)   --->   "%outputPool_V_addr26_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outputPool_V_addr26)" [cnn/src/pool.cpp:33]   --->   Operation 212 'writeresp' 'outputPool_V_addr26_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 213 [4/5] (8.75ns)   --->   "%outputPool_V_addr26_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outputPool_V_addr26)" [cnn/src/pool.cpp:33]   --->   Operation 213 'writeresp' 'outputPool_V_addr26_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 214 [3/5] (8.75ns)   --->   "%outputPool_V_addr26_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outputPool_V_addr26)" [cnn/src/pool.cpp:33]   --->   Operation 214 'writeresp' 'outputPool_V_addr26_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 215 [2/5] (8.75ns)   --->   "%outputPool_V_addr26_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outputPool_V_addr26)" [cnn/src/pool.cpp:33]   --->   Operation 215 'writeresp' 'outputPool_V_addr26_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 216 [1/5] (8.75ns)   --->   "%outputPool_V_addr26_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %outputPool_V_addr26)" [cnn/src/pool.cpp:33]   --->   Operation 216 'writeresp' 'outputPool_V_addr26_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn/src/pool.cpp:16]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputPool_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Cin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
W_read                (read             ) [ 0000000000000000000000000000000000000000000000000]
H_read                (read             ) [ 0000000000000000000000000000000000000000000000000]
Cin_read              (read             ) [ 0011111111111111111111111111111111111111111111111]
outputPool_V_offset_s (read             ) [ 0000000000000000000000000000000000000000000000000]
input_V_offset_read   (read             ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln11            (trunc            ) [ 0000000000000000000000000000000000000000000000000]
add_ln11              (add              ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln11_1          (partselect       ) [ 0000000000000000000000000000000000000000000000000]
Hout                  (add              ) [ 0011111111111111111111111111111111111111111111111]
zext_ln15             (zext             ) [ 0011111111111111111111111111111111111111111111111]
trunc_ln12            (trunc            ) [ 0000000000000000000000000000000000000000000000000]
add_ln12              (add              ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln12_1          (partselect       ) [ 0000000000000000000000000000000000000000000000000]
Wout                  (add              ) [ 0011111111111111111111111111111111111111111111111]
zext_ln12             (zext             ) [ 0011111111111111111111111111111111111111111111111]
zext_ln17             (zext             ) [ 0011111111111111111111111111111111111111111111111]
zext_ln17_1           (zext             ) [ 0011111111111111111111111111111111111111111111111]
sext_ln17             (sext             ) [ 0011111111111111111111111111111111111111111111111]
sext_ln14             (sext             ) [ 0011111111111111111111111111111111111111111111111]
br_ln14               (br               ) [ 0111111111111111111111111111111111111111111111111]
co_0                  (phi              ) [ 0010000000000000000000000000000000000000000000000]
phi_mul               (phi              ) [ 0011111111111111111111111111111111111111111111111]
add_ln15              (add              ) [ 0111111111111111111111111111111111111111111111111]
zext_ln15_1           (zext             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln14             (zext             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln14             (icmp             ) [ 0011111111111111111111111111111111111111111111111]
empty                 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
co                    (add              ) [ 0111111111111111111111111111111111111111111111111]
br_ln14               (br               ) [ 0000000000000000000000000000000000000000000000000]
mul_ln15              (mul              ) [ 0001111111111111111111111111111111111111111111111]
br_ln15               (br               ) [ 0011111111111111111111111111111111111111111111111]
ret_ln37              (ret              ) [ 0000000000000000000000000000000000000000000000000]
h_0                   (phi              ) [ 0001000000000000000000000000000000000000000000000]
zext_ln15_2           (zext             ) [ 0000000000000000000000000000000000000000000000000]
empty_15              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
icmp_ln15             (icmp             ) [ 0011111111111111111111111111111111111111111111111]
h                     (add              ) [ 0011111111111111111111111111111111111111111111111]
br_ln15               (br               ) [ 0000000000000000000000000000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
zext_ln17_2           (zext             ) [ 0000000000000000000000000000000000000000000000000]
in_h                  (add              ) [ 0000000000000000000000000000000000000000000000000]
zext_ln17_3           (zext             ) [ 0000000000000000000000000000000000000000000000000]
mul_ln17              (mul              ) [ 0000111111111111111111111111111111111111111111111]
add_ln32              (add              ) [ 0000000000000000000000000000000000000000000000000]
zext_ln32             (zext             ) [ 0000000000000000000000000000000000000000000000000]
mul_ln32              (mul              ) [ 0000111111111111111111111111111111111111111111111]
add_ln27_1            (add              ) [ 0000000000000000000000000000000000000000000000000]
zext_ln27             (zext             ) [ 0000000000000000000000000000000000000000000000000]
mul_ln27              (mul              ) [ 0000111111111111111111111111111111111111111111111]
br_ln16               (br               ) [ 0011111111111111111111111111111111111111111111111]
br_ln0                (br               ) [ 0111111111111111111111111111111111111111111111111]
w_0                   (phi              ) [ 0000100000000000000000000000000000000000000000000]
zext_ln16             (zext             ) [ 0000000000000000000000000000000000000000000000000]
empty_16              (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
icmp_ln16             (icmp             ) [ 0011111111111111111111111111111111111111111111111]
w                     (add              ) [ 0011111111111111111111111111111111111111111111111]
br_ln16               (br               ) [ 0000000000000000000000000000000000000000000000000]
shl_ln17_1            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
zext_ln17_4           (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln17_1            (add              ) [ 0000011111111110000000000000000000000000000000000]
zext_ln17_5           (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln17_2            (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln17_1           (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr     (getelementptr    ) [ 0000011111111000000000000000000000000000000000000]
add_ln27_2            (add              ) [ 0000011111111111111111111100000000000000000000000]
outIdx                (add              ) [ 0000000000000000000000000000000000000000000000000]
zext_ln203            (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln203             (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln203            (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr26   (getelementptr    ) [ 0000011111111111111111111111111111111111111111111]
br_ln0                (br               ) [ 0011111111111111111111111111111111111111111111111]
add_ln27              (add              ) [ 0000001111111110000000000000000000000000000000000]
zext_ln1494           (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494            (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494           (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_1   (getelementptr    ) [ 0000001111111100000000000000000000000000000000000]
max_V_req             (readreq          ) [ 0000000000000000000000000000000000000000000000000]
max_V                 (read             ) [ 0000000000000110000000000000000000000000000000000]
outputPool_V_load_re  (readreq          ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr26_s (writereq         ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_1_s (read             ) [ 0000000000000010000000000000000000000000000000000]
icmp_ln1494           (icmp             ) [ 0000000000000000000000000000000000000000000000000]
select_ln28           (select           ) [ 0000000000000001111111111000000000000000000000000]
zext_ln1494_1         (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494_1          (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494_1         (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_2   (getelementptr    ) [ 0000000000000001111111100000000000000000000000000]
zext_ln1494_2         (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494_2          (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494_2         (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_3   (getelementptr    ) [ 0000000000000000111111110000000000000000000000000]
max_V_1_req           (readreq          ) [ 0000000000000000000000000000000000000000000000000]
max_V_1               (read             ) [ 0000000000000000000000011000000000000000000000000]
outputPool_V_load_2_s (readreq          ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_3_s (read             ) [ 0000000000000000000000001000000000000000000000000]
icmp_ln1494_1         (icmp             ) [ 0000000000000000000000000000000000000000000000000]
select_ln28_1         (select           ) [ 0000000000000000000000000111111111100000000000000]
zext_ln1494_3         (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494_3          (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494_3         (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_4   (getelementptr    ) [ 0000000000000000000000000111111110000000000000000]
add_ln27_3            (add              ) [ 0000000000000000000000000011111111100000000000000]
zext_ln1494_4         (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494_4          (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494_4         (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_5   (getelementptr    ) [ 0000000000000000000000000011111111000000000000000]
max_V_2_req           (readreq          ) [ 0000000000000000000000000000000000000000000000000]
max_V_2               (read             ) [ 0000000000000000000000000000000001100000000000000]
outputPool_V_load_4_s (readreq          ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_5_s (read             ) [ 0000000000000000000000000000000000100000000000000]
icmp_ln1494_2         (icmp             ) [ 0000000000000000000000000000000000000000000000000]
select_ln28_2         (select           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln1494_5         (zext             ) [ 0000000000000000000000000000000000000000000000000]
add_ln1494_5          (add              ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1494_5         (sext             ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr_6   (getelementptr    ) [ 0000000000000000000000000000000000011111111000000]
max_V_3_req           (readreq          ) [ 0000000000000000000000000000000000000000000000000]
max_V_3               (read             ) [ 0000000000000000000000000000000000000000000100000]
write_ln33            (write            ) [ 0000000000000000000000000000000000000000000000000]
outputPool_V_addr26_1 (writeresp        ) [ 0000000000000000000000000000000000000000000000000]
br_ln16               (br               ) [ 0011111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outputPool_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputPool_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Cin">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cin"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="H">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="W_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="H_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="H_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="Cin_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Cin_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="outputPool_V_offset_s_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputPool_V_offset_s/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_V_offset_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_offset_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_readreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="1"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="max_V_req/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_readreq_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="1"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="outputPool_V_load_re/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="max_V_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="8"/>
<pin id="127" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_V/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_writeresp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="8"/>
<pin id="132" dir="0" index="2" bw="1" slack="0"/>
<pin id="133" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="outputPool_V_addr26_s/12 outputPool_V_addr26_1/44 "/>
</bind>
</comp>

<comp id="136" class="1004" name="outputPool_V_addr_1_s_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="8"/>
<pin id="139" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputPool_V_addr_1_s/13 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_readreq_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="1"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="max_V_1_req/15 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_readreq_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="outputPool_V_load_2_s/16 "/>
</bind>
</comp>

<comp id="155" class="1004" name="max_V_1_read_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="8"/>
<pin id="158" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_V_1/22 "/>
</bind>
</comp>

<comp id="160" class="1004" name="outputPool_V_addr_3_s_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="8"/>
<pin id="163" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputPool_V_addr_3_s/23 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_readreq_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="1"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="max_V_2_req/25 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_readreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="1"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="outputPool_V_load_4_s/26 "/>
</bind>
</comp>

<comp id="179" class="1004" name="max_V_2_read_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="8"/>
<pin id="182" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_V_2/32 "/>
</bind>
</comp>

<comp id="184" class="1004" name="outputPool_V_addr_5_s_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="8"/>
<pin id="187" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputPool_V_addr_5_s/33 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_readreq_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="1"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="max_V_3_req/35 "/>
</bind>
</comp>

<comp id="196" class="1004" name="max_V_3_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="8"/>
<pin id="199" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_V_3/42 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln33_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="39"/>
<pin id="204" dir="0" index="2" bw="8" slack="1"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/43 "/>
</bind>
</comp>

<comp id="210" class="1005" name="co_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="1"/>
<pin id="212" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="co_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co_0/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="phi_mul_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="1"/>
<pin id="223" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="phi_mul_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="9" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="h_0_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="h_0_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="w_0_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="1"/>
<pin id="246" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_0 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="w_0_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln11_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln11_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln11_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="0" index="3" bw="4" slack="0"/>
<pin id="270" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11_1/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="Hout_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Hout/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln15_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln12_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln12_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln12_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="5" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="0" index="3" bw="4" slack="0"/>
<pin id="300" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="Wout_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Wout/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln12_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln17_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln17_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln17_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln14_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln15_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="1"/>
<pin id="334" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln15_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln14_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln14_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="6" slack="1"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="co_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="mul_ln15_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="1"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln15_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln15_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="2"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="h_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="shl_ln_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln17_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="in_h_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="9" slack="1"/>
<pin id="390" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln17_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="mul_ln17_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="0" index="1" bw="6" slack="2"/>
<pin id="400" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln32_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="1"/>
<pin id="405" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln32_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="mul_ln32_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="2"/>
<pin id="414" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln27_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln27_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="9" slack="0"/>
<pin id="424" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="mul_ln27_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="0"/>
<pin id="428" dir="0" index="1" bw="6" slack="2"/>
<pin id="429" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln16_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln16_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="3"/>
<pin id="438" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="w_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="shl_ln17_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="4" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln17_1/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln17_4_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln17_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="14" slack="1"/>
<pin id="461" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln17_5_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="14" slack="0"/>
<pin id="465" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_5/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln17_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="14" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="3"/>
<pin id="470" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_2/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="sext_ln17_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="33" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_1/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="outputPool_V_addr_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln27_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="14" slack="1"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="14" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="outIdx_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="12" slack="1"/>
<pin id="490" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outIdx/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln203_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln203_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="3"/>
<pin id="499" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln203_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="33" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="outputPool_V_addr26_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr26/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln27_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="14" slack="1"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln1494_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="14" slack="0"/>
<pin id="518" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln1494_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="14" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="4"/>
<pin id="523" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln1494_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="33" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="outputPool_V_addr_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_1/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln1494_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="0" index="1" bw="8" slack="2"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/14 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln28_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="14" slack="9"/>
<pin id="542" dir="0" index="2" bw="14" slack="10"/>
<pin id="543" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/14 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln1494_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="14" slack="0"/>
<pin id="547" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/14 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln1494_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="13"/>
<pin id="552" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_1/14 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sext_ln1494_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="33" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_1/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="outputPool_V_addr_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_2/14 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln1494_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="14" slack="11"/>
<pin id="566" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/15 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln1494_2_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="14" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="14"/>
<pin id="570" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_2/15 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln1494_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="33" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_2/15 "/>
</bind>
</comp>

<comp id="576" class="1004" name="outputPool_V_addr_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_3/15 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln1494_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="1"/>
<pin id="584" dir="0" index="1" bw="8" slack="2"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/24 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln28_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="14" slack="20"/>
<pin id="589" dir="0" index="2" bw="14" slack="10"/>
<pin id="590" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/24 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln1494_3_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="14" slack="0"/>
<pin id="594" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/24 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln1494_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="23"/>
<pin id="599" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_3/24 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sext_ln1494_3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="33" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_3/24 "/>
</bind>
</comp>

<comp id="605" class="1004" name="outputPool_V_addr_4_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_4/24 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln27_3_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="14" slack="21"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/25 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln1494_4_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="14" slack="0"/>
<pin id="618" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_4/25 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln1494_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="14" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="24"/>
<pin id="623" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_4/25 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln1494_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="33" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_4/25 "/>
</bind>
</comp>

<comp id="629" class="1004" name="outputPool_V_addr_5_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_5/25 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln1494_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="0" index="1" bw="8" slack="2"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/34 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln28_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="14" slack="9"/>
<pin id="642" dir="0" index="2" bw="14" slack="10"/>
<pin id="643" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/34 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln1494_5_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="14" slack="0"/>
<pin id="647" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_5/34 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln1494_5_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="14" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="33"/>
<pin id="652" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_5/34 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sext_ln1494_5_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="33" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1494_5/34 "/>
</bind>
</comp>

<comp id="658" class="1004" name="outputPool_V_addr_6_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputPool_V_addr_6/34 "/>
</bind>
</comp>

<comp id="664" class="1005" name="Cin_read_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="1"/>
<pin id="666" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Cin_read "/>
</bind>
</comp>

<comp id="669" class="1005" name="Hout_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="4" slack="2"/>
<pin id="671" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="Hout "/>
</bind>
</comp>

<comp id="674" class="1005" name="zext_ln15_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="679" class="1005" name="Wout_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="3"/>
<pin id="681" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="Wout "/>
</bind>
</comp>

<comp id="684" class="1005" name="zext_ln12_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="2"/>
<pin id="686" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="689" class="1005" name="zext_ln17_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="9" slack="1"/>
<pin id="691" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="694" class="1005" name="zext_ln17_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="14" slack="2"/>
<pin id="696" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="sext_ln17_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="33" slack="3"/>
<pin id="702" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln17 "/>
</bind>
</comp>

<comp id="705" class="1005" name="sext_ln14_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="33" slack="3"/>
<pin id="707" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln14 "/>
</bind>
</comp>

<comp id="716" class="1005" name="add_ln15_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="9" slack="0"/>
<pin id="718" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="724" class="1005" name="co_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="0"/>
<pin id="726" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="729" class="1005" name="mul_ln15_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="1"/>
<pin id="731" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15 "/>
</bind>
</comp>

<comp id="737" class="1005" name="h_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="0"/>
<pin id="739" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="742" class="1005" name="mul_ln17_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="14" slack="1"/>
<pin id="744" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17 "/>
</bind>
</comp>

<comp id="747" class="1005" name="mul_ln32_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="1"/>
<pin id="749" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32 "/>
</bind>
</comp>

<comp id="752" class="1005" name="mul_ln27_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="14" slack="1"/>
<pin id="754" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="760" class="1005" name="w_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="4" slack="0"/>
<pin id="762" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="765" class="1005" name="add_ln17_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="14" slack="1"/>
<pin id="767" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="outputPool_V_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="1"/>
<pin id="773" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln27_2_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="14" slack="11"/>
<pin id="779" dir="1" index="1" bw="14" slack="11"/>
</pin_list>
<bind>
<opset="add_ln27_2 "/>
</bind>
</comp>

<comp id="784" class="1005" name="outputPool_V_addr26_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="8"/>
<pin id="786" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="outputPool_V_addr26 "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln27_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="14" slack="9"/>
<pin id="792" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="795" class="1005" name="outputPool_V_addr_1_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="1"/>
<pin id="797" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="max_V_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="2"/>
<pin id="803" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="max_V "/>
</bind>
</comp>

<comp id="806" class="1005" name="outputPool_V_addr_1_s_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="1"/>
<pin id="808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_1_s "/>
</bind>
</comp>

<comp id="811" class="1005" name="select_ln28_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="14" slack="10"/>
<pin id="813" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="816" class="1005" name="outputPool_V_addr_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="1"/>
<pin id="818" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_2 "/>
</bind>
</comp>

<comp id="822" class="1005" name="outputPool_V_addr_3_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="1"/>
<pin id="824" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_3 "/>
</bind>
</comp>

<comp id="828" class="1005" name="max_V_1_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="2"/>
<pin id="830" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="max_V_1 "/>
</bind>
</comp>

<comp id="833" class="1005" name="outputPool_V_addr_3_s_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="1"/>
<pin id="835" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_3_s "/>
</bind>
</comp>

<comp id="838" class="1005" name="select_ln28_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="14" slack="10"/>
<pin id="840" dir="1" index="1" bw="14" slack="10"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="843" class="1005" name="outputPool_V_addr_4_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="1"/>
<pin id="845" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_4 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln27_3_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="14" slack="9"/>
<pin id="851" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="add_ln27_3 "/>
</bind>
</comp>

<comp id="854" class="1005" name="outputPool_V_addr_5_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="1"/>
<pin id="856" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_5 "/>
</bind>
</comp>

<comp id="860" class="1005" name="max_V_2_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="2"/>
<pin id="862" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="max_V_2 "/>
</bind>
</comp>

<comp id="865" class="1005" name="outputPool_V_addr_5_s_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="1"/>
<pin id="867" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_5_s "/>
</bind>
</comp>

<comp id="870" class="1005" name="outputPool_V_addr_6_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="1"/>
<pin id="872" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outputPool_V_addr_6 "/>
</bind>
</comp>

<comp id="876" class="1005" name="max_V_3_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="1"/>
<pin id="878" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="66" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="72" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="66" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="66" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="70" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="70" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="70" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="74" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="76" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="209"><net_src comp="78" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="86" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="279"><net_src comp="38" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="265" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="80" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="295" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="86" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="80" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="98" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="104" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="225" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="214" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="214" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="214" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="336" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="237" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="237" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="237" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="38" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="237" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="221" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="360" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="387" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="248" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="248" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="248" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="38" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="60" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="248" pin="4"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="62" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="0" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="454" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="431" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="0" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="68" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="511" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="0" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="539" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="0" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="571"><net_src comp="564" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="567" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="0" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="572" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="586" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="0" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="68" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="0" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="648"><net_src comp="639" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="0" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="92" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="672"><net_src comp="275" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="677"><net_src comp="281" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="682"><net_src comp="305" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="687"><net_src comp="311" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="692"><net_src comp="315" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="697"><net_src comp="319" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="703"><net_src comp="323" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="708"><net_src comp="327" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="712"><net_src comp="705" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="714"><net_src comp="705" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="715"><net_src comp="705" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="719"><net_src comp="331" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="727"><net_src comp="349" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="732"><net_src comp="355" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="740"><net_src comp="369" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="745"><net_src comp="397" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="750"><net_src comp="411" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="755"><net_src comp="426" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="763"><net_src comp="440" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="768"><net_src comp="458" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="774"><net_src comp="476" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="780"><net_src comp="482" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="782"><net_src comp="777" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="783"><net_src comp="777" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="787"><net_src comp="505" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="793"><net_src comp="511" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="798"><net_src comp="529" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="804"><net_src comp="124" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="809"><net_src comp="136" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="814"><net_src comp="539" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="819"><net_src comp="558" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="825"><net_src comp="576" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="831"><net_src comp="155" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="836"><net_src comp="160" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="841"><net_src comp="586" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="846"><net_src comp="605" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="852"><net_src comp="611" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="857"><net_src comp="629" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="863"><net_src comp="179" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="868"><net_src comp="184" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="873"><net_src comp="658" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="879"><net_src comp="196" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="201" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_V | {12 43 44 45 46 47 48 }
 - Input state : 
	Port: pool : input_V | {5 6 7 8 9 10 11 12 13 15 16 17 18 19 20 21 22 23 25 26 27 28 29 30 31 32 33 35 36 37 38 39 40 41 42 }
	Port: pool : input_V_offset | {1 }
	Port: pool : outputPool_V_offset | {1 }
	Port: pool : Cin | {1 }
	Port: pool : H | {1 }
	Port: pool : W | {1 }
  - Chain level:
	State 1
		add_ln11 : 1
		trunc_ln11_1 : 2
		Hout : 3
		zext_ln15 : 4
		add_ln12 : 1
		trunc_ln12_1 : 2
		Wout : 3
		zext_ln12 : 4
	State 2
		add_ln15 : 1
		zext_ln15_1 : 1
		zext_ln14 : 1
		icmp_ln14 : 2
		co : 1
		br_ln14 : 3
		mul_ln15 : 2
	State 3
		zext_ln15_2 : 1
		icmp_ln15 : 1
		h : 1
		br_ln15 : 2
		shl_ln : 1
		zext_ln17_2 : 2
		in_h : 3
		zext_ln17_3 : 4
		mul_ln17 : 5
		add_ln32 : 2
		zext_ln32 : 3
		mul_ln32 : 4
		add_ln27_1 : 4
		zext_ln27 : 5
		mul_ln27 : 6
	State 4
		zext_ln16 : 1
		icmp_ln16 : 1
		w : 1
		br_ln16 : 2
		shl_ln17_1 : 1
		zext_ln17_4 : 2
		add_ln17_1 : 3
		zext_ln17_5 : 4
		add_ln17_2 : 5
		sext_ln17_1 : 6
		outputPool_V_addr : 7
		add_ln27_2 : 3
		outIdx : 2
		zext_ln203 : 3
		add_ln203 : 4
		sext_ln203 : 5
		outputPool_V_addr26 : 6
	State 5
		zext_ln1494 : 1
		add_ln1494 : 2
		sext_ln1494 : 3
		outputPool_V_addr_1 : 4
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		select_ln28 : 1
		zext_ln1494_1 : 2
		add_ln1494_1 : 3
		sext_ln1494_1 : 4
		outputPool_V_addr_2 : 5
	State 15
		add_ln1494_2 : 1
		sext_ln1494_2 : 2
		outputPool_V_addr_3 : 3
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		select_ln28_1 : 1
		zext_ln1494_3 : 2
		add_ln1494_3 : 3
		sext_ln1494_3 : 4
		outputPool_V_addr_4 : 5
	State 25
		zext_ln1494_4 : 1
		add_ln1494_4 : 2
		sext_ln1494_4 : 3
		outputPool_V_addr_5 : 4
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		select_ln28_2 : 1
		zext_ln1494_5 : 2
		add_ln1494_5 : 3
		sext_ln1494_5 : 4
		outputPool_V_addr_6 : 5
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln11_fu_259          |    0    |    0    |    15   |
|          |            Hout_fu_275            |    0    |    0    |    13   |
|          |          add_ln12_fu_289          |    0    |    0    |    15   |
|          |            Wout_fu_305            |    0    |    0    |    13   |
|          |          add_ln15_fu_331          |    0    |    0    |    15   |
|          |             co_fu_349             |    0    |    0    |    15   |
|          |              h_fu_369             |    0    |    0    |    13   |
|          |            in_h_fu_387            |    0    |    0    |    15   |
|          |          add_ln32_fu_402          |    0    |    0    |    15   |
|          |         add_ln27_1_fu_416         |    0    |    0    |    15   |
|          |              w_fu_440             |    0    |    0    |    13   |
|    add   |         add_ln17_1_fu_458         |    0    |    0    |    19   |
|          |         add_ln17_2_fu_467         |    0    |    0    |    39   |
|          |         add_ln27_2_fu_482         |    0    |    0    |    19   |
|          |           outIdx_fu_487           |    0    |    0    |    12   |
|          |          add_ln203_fu_496         |    0    |    0    |    39   |
|          |          add_ln27_fu_511          |    0    |    0    |    19   |
|          |         add_ln1494_fu_520         |    0    |    0    |    39   |
|          |        add_ln1494_1_fu_549        |    0    |    0    |    39   |
|          |        add_ln1494_2_fu_567        |    0    |    0    |    39   |
|          |        add_ln1494_3_fu_596        |    0    |    0    |    39   |
|          |         add_ln27_3_fu_611         |    0    |    0    |    19   |
|          |        add_ln1494_4_fu_620        |    0    |    0    |    39   |
|          |        add_ln1494_5_fu_649        |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |          mul_ln15_fu_355          |    0    |    0    |    17   |
|    mul   |          mul_ln17_fu_397          |    0    |    0    |    51   |
|          |          mul_ln32_fu_411          |    0    |    0    |    41   |
|          |          mul_ln27_fu_426          |    0    |    0    |    51   |
|----------|-----------------------------------|---------|---------|---------|
|          |          icmp_ln14_fu_344         |    0    |    0    |    11   |
|          |          icmp_ln15_fu_364         |    0    |    0    |    9    |
|   icmp   |          icmp_ln16_fu_435         |    0    |    0    |    9    |
|          |         icmp_ln1494_fu_535        |    0    |    0    |    11   |
|          |        icmp_ln1494_1_fu_582       |    0    |    0    |    11   |
|          |        icmp_ln1494_2_fu_635       |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|          |         select_ln28_fu_539        |    0    |    0    |    14   |
|  select  |        select_ln28_1_fu_586       |    0    |    0    |    14   |
|          |        select_ln28_2_fu_639       |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|
|          |         W_read_read_fu_80         |    0    |    0    |    0    |
|          |         H_read_read_fu_86         |    0    |    0    |    0    |
|          |        Cin_read_read_fu_92        |    0    |    0    |    0    |
|          |  outputPool_V_offset_s_read_fu_98 |    0    |    0    |    0    |
|          |  input_V_offset_read_read_fu_104  |    0    |    0    |    0    |
|   read   |         max_V_read_fu_124         |    0    |    0    |    0    |
|          | outputPool_V_addr_1_s_read_fu_136 |    0    |    0    |    0    |
|          |        max_V_1_read_fu_155        |    0    |    0    |    0    |
|          | outputPool_V_addr_3_s_read_fu_160 |    0    |    0    |    0    |
|          |        max_V_2_read_fu_179        |    0    |    0    |    0    |
|          | outputPool_V_addr_5_s_read_fu_184 |    0    |    0    |    0    |
|          |        max_V_3_read_fu_196        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         grp_readreq_fu_110        |    0    |    0    |    0    |
|          |         grp_readreq_fu_117        |    0    |    0    |    0    |
|          |         grp_readreq_fu_141        |    0    |    0    |    0    |
|  readreq |         grp_readreq_fu_148        |    0    |    0    |    0    |
|          |         grp_readreq_fu_165        |    0    |    0    |    0    |
|          |         grp_readreq_fu_172        |    0    |    0    |    0    |
|          |         grp_readreq_fu_189        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| writeresp|        grp_writeresp_fu_129       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln33_write_fu_201      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln11_fu_255         |    0    |    0    |    0    |
|          |         trunc_ln12_fu_285         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|        trunc_ln11_1_fu_265        |    0    |    0    |    0    |
|          |        trunc_ln12_1_fu_295        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          zext_ln15_fu_281         |    0    |    0    |    0    |
|          |          zext_ln12_fu_311         |    0    |    0    |    0    |
|          |          zext_ln17_fu_315         |    0    |    0    |    0    |
|          |         zext_ln17_1_fu_319        |    0    |    0    |    0    |
|          |         zext_ln15_1_fu_336        |    0    |    0    |    0    |
|          |          zext_ln14_fu_340         |    0    |    0    |    0    |
|          |         zext_ln15_2_fu_360        |    0    |    0    |    0    |
|          |         zext_ln17_2_fu_383        |    0    |    0    |    0    |
|          |         zext_ln17_3_fu_393        |    0    |    0    |    0    |
|          |          zext_ln32_fu_407         |    0    |    0    |    0    |
|   zext   |          zext_ln27_fu_422         |    0    |    0    |    0    |
|          |          zext_ln16_fu_431         |    0    |    0    |    0    |
|          |         zext_ln17_4_fu_454        |    0    |    0    |    0    |
|          |         zext_ln17_5_fu_463        |    0    |    0    |    0    |
|          |         zext_ln203_fu_492         |    0    |    0    |    0    |
|          |         zext_ln1494_fu_516        |    0    |    0    |    0    |
|          |        zext_ln1494_1_fu_545       |    0    |    0    |    0    |
|          |        zext_ln1494_2_fu_564       |    0    |    0    |    0    |
|          |        zext_ln1494_3_fu_592       |    0    |    0    |    0    |
|          |        zext_ln1494_4_fu_616       |    0    |    0    |    0    |
|          |        zext_ln1494_5_fu_645       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          sext_ln17_fu_323         |    0    |    0    |    0    |
|          |          sext_ln14_fu_327         |    0    |    0    |    0    |
|          |         sext_ln17_1_fu_472        |    0    |    0    |    0    |
|          |         sext_ln203_fu_501         |    0    |    0    |    0    |
|   sext   |         sext_ln1494_fu_525        |    0    |    0    |    0    |
|          |        sext_ln1494_1_fu_554       |    0    |    0    |    0    |
|          |        sext_ln1494_2_fu_572       |    0    |    0    |    0    |
|          |        sext_ln1494_3_fu_601       |    0    |    0    |    0    |
|          |        sext_ln1494_4_fu_625       |    0    |    0    |    0    |
|          |        sext_ln1494_5_fu_654       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_375           |    0    |    0    |    0    |
|          |         shl_ln17_1_fu_446         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    0    |    0    |   821   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       Cin_read_reg_664      |    6   |
|         Hout_reg_669        |    4   |
|         Wout_reg_679        |    4   |
|       add_ln15_reg_716      |    9   |
|      add_ln17_1_reg_765     |   14   |
|      add_ln27_2_reg_777     |   14   |
|      add_ln27_3_reg_849     |   14   |
|       add_ln27_reg_790      |   14   |
|         co_0_reg_210        |    5   |
|          co_reg_724         |    5   |
|         h_0_reg_233         |    4   |
|          h_reg_737          |    4   |
|       max_V_1_reg_828       |    8   |
|       max_V_2_reg_860       |    8   |
|       max_V_3_reg_876       |    8   |
|        max_V_reg_801        |    8   |
|       mul_ln15_reg_729      |    8   |
|       mul_ln17_reg_742      |   14   |
|       mul_ln27_reg_752      |   14   |
|       mul_ln32_reg_747      |   12   |
| outputPool_V_addr26_reg_784 |    8   |
| outputPool_V_addr_1_reg_795 |    8   |
|outputPool_V_addr_1_s_reg_806|    8   |
| outputPool_V_addr_2_reg_816 |    8   |
| outputPool_V_addr_3_reg_822 |    8   |
|outputPool_V_addr_3_s_reg_833|    8   |
| outputPool_V_addr_4_reg_843 |    8   |
| outputPool_V_addr_5_reg_854 |    8   |
|outputPool_V_addr_5_s_reg_865|    8   |
| outputPool_V_addr_6_reg_870 |    8   |
|  outputPool_V_addr_reg_771  |    8   |
|       phi_mul_reg_221       |    9   |
|    select_ln28_1_reg_838    |   14   |
|     select_ln28_reg_811     |   14   |
|      sext_ln14_reg_705      |   33   |
|      sext_ln17_reg_700      |   33   |
|         w_0_reg_244         |    4   |
|          w_reg_760          |    4   |
|      zext_ln12_reg_684      |   12   |
|      zext_ln15_reg_674      |    8   |
|     zext_ln17_1_reg_694     |   14   |
|      zext_ln17_reg_689      |    9   |
+-----------------------------+--------+
|            Total            |   419  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_129 |  p0  |   2  |   1  |    2   |
|    phi_mul_reg_221   |  p0  |   2  |   9  |   18   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   20   ||  3.538  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   821  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |   419  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   419  |   830  |
+-----------+--------+--------+--------+--------+
