

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Tue Dec  3 18:18:21 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.048|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5617|  44385|  5617|  44385|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                         |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  5616|  44384| 702 ~ 2774 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1              |   700|   2772|  100 ~ 198 |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    98|    196|          14|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |    12|     12|           6|          -|          -|       2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     4|      4|           2|          -|          -|       2|    no    |
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    360|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    104|
|Register         |        -|      -|     157|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     157|    464|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_362_p2               |     *    |      0|  0|  51|           9|           7|
    |tmp3_fu_295_p2               |     *    |      0|  0|  41|           6|           8|
    |in_h_1_fu_337_p2             |     +    |      0|  0|  10|           1|           2|
    |in_w_1_fu_386_p2             |     +    |      0|  0|  10|           1|           2|
    |next_mul3_fu_229_p2          |     +    |      0|  0|  15|           8|           8|
    |next_mul_fu_234_p2           |     +    |      0|  0|  15|           9|           9|
    |out_d_3_fu_248_p2            |     +    |      0|  0|  15|           5|           1|
    |out_h_3_fu_263_p2            |     +    |      0|  0|  13|           4|           1|
    |out_w_3_fu_309_p2            |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_285_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp4_fu_347_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp5_fu_396_p2               |     +    |      0|  0|  15|           5|           5|
    |tmp_54_fu_367_p2             |     +    |      0|  0|  12|          12|          12|
    |tmp_58_fu_405_p2             |     +    |      0|  0|  19|          14|          14|
    |tmp_fu_353_p2                |     +    |      0|  0|   9|           9|           9|
    |exitcond1_fu_331_p2          |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_304_p2          |   icmp   |      0|  0|  11|           5|           5|
    |exitcond3_fu_258_p2          |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_243_p2          |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_fu_380_p2           |   icmp   |      0|  0|   9|           2|           3|
    |tmp_60_fu_419_p2             |   icmp   |      0|  0|  13|          16|          16|
    |tmp_57_fu_415_p2             |    or    |      0|  0|   2|           1|           1|
    |buffer_5_buffer_4_fu_425_p3  |  select  |      0|  0|  16|           1|          16|
    |buffer_6_fu_433_p3           |  select  |      0|  0|  16|           1|          16|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 360|         143|         167|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |in_h_reg_175      |   9|          2|    2|          4|
    |in_w_reg_186      |   9|          2|    2|          4|
    |out_d_reg_118     |   9|          2|    5|         10|
    |out_h_reg_153     |   9|          2|    4|          8|
    |out_w_reg_164     |   9|          2|    4|          8|
    |phi_mul2_reg_141  |   9|          2|    8|         16|
    |phi_mul_reg_129   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 104|         22|   35|         76|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   7|   0|    7|          0|
    |buffer_fu_58          |  16|   0|   16|          0|
    |in_h_1_reg_549        |   2|   0|    2|          0|
    |in_h_reg_175          |   2|   0|    2|          0|
    |in_w_1_reg_567        |   2|   0|    2|          0|
    |in_w_reg_186          |   2|   0|    2|          0|
    |next_mul3_reg_487     |   8|   0|    8|          0|
    |next_mul_reg_492      |   9|   0|    9|          0|
    |out_d_3_reg_500       |   5|   0|    5|          0|
    |out_d_reg_118         |   5|   0|    5|          0|
    |out_h_3_reg_508       |   4|   0|    4|          0|
    |out_h_reg_153         |   4|   0|    4|          0|
    |out_w_3_reg_526       |   4|   0|    4|          0|
    |out_w_reg_164         |   4|   0|    4|          0|
    |phi_mul2_reg_141      |   8|   0|    8|          0|
    |phi_mul_reg_129       |   9|   0|    9|          0|
    |tmp1_reg_554          |  14|   0|   14|          0|
    |tmp3_reg_518          |  12|   0|   12|          0|
    |tmp_52_reg_541        |   1|   0|    1|          0|
    |tmp_53_reg_536        |   4|   0|    5|          1|
    |tmp_56_reg_559        |   1|   0|    1|          0|
    |tmp_71_cast_reg_472   |   7|   0|   14|          7|
    |tmp_72_cast_reg_477   |   6|   0|    8|          2|
    |tmp_73_cast_reg_482   |   6|   0|   12|          6|
    |tmp_78_cast_reg_513   |   4|   0|    9|          5|
    |tmp_80_cast1_reg_531  |   4|   0|   12|          8|
    |tmp_cast_reg_467      |   7|   0|    9|          2|
    +----------------------+----+----+-----+-----------+
    |Total                 | 157|   0|  188|         31|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%buffer = alloca i16"   --->   Operation 8 'alloca' 'buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)"   --->   Operation 9 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)"   --->   Operation 10 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)"   --->   Operation 11 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 12 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)"   --->   Operation 13 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_width_cast3 = sext i5 %output_width_read to i6"   --->   Operation 14 'sext' 'output_width_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_height_cast2 = sext i5 %output_height_read to i6"   --->   Operation 15 'sext' 'output_height_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 16 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %input_height_read to i9" [layers_c/max_pooling2d.cpp:27]   --->   Operation 17 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i7 %input_width_cast to i14"   --->   Operation 18 'zext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i6 %output_height_cast2 to i8" [layers_c/max_pooling2d.cpp:37]   --->   Operation 19 'zext' 'tmp_72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i6 %output_width_cast3 to i12"   --->   Operation 20 'zext' 'tmp_73_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/max_pooling2d.cpp:19]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_3, %.loopexit.loopexit ]"   --->   Operation 22 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:27]   --->   Operation 23 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i8 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:37]   --->   Operation 24 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.91ns)   --->   "%next_mul3 = add i8 %phi_mul2, %tmp_72_cast" [layers_c/max_pooling2d.cpp:37]   --->   Operation 25 'add' 'next_mul3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, %tmp_cast" [layers_c/max_pooling2d.cpp:27]   --->   Operation 26 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%out_d_cast = zext i5 %out_d to i6" [layers_c/max_pooling2d.cpp:19]   --->   Operation 27 'zext' 'out_d_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.42ns)   --->   "%exitcond4 = icmp eq i6 %out_d_cast, %output_depth_read" [layers_c/max_pooling2d.cpp:19]   --->   Operation 28 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%out_d_3 = add i5 %out_d, 1" [layers_c/max_pooling2d.cpp:19]   --->   Operation 30 'add' 'out_d_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %2, label %.preheader7.preheader" [layers_c/max_pooling2d.cpp:19]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader7" [layers_c/max_pooling2d.cpp:20]   --->   Operation 32 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 33 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.08>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ %out_h_3, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 34 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%out_h_cast = zext i4 %out_h to i5" [layers_c/max_pooling2d.cpp:20]   --->   Operation 35 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_h_cast, %output_height_read" [layers_c/max_pooling2d.cpp:20]   --->   Operation 36 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 37 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%out_h_3 = add i4 %out_h, 1" [layers_c/max_pooling2d.cpp:20]   --->   Operation 38 'add' 'out_h_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader" [layers_c/max_pooling2d.cpp:20]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_77_cast1 = zext i4 %out_h to i8" [layers_c/max_pooling2d.cpp:27]   --->   Operation 40 'zext' 'tmp_77_cast1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/max_pooling2d.cpp:27]   --->   Operation 41 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_78_cast = zext i5 %tmp_s to i9" [layers_c/max_pooling2d.cpp:27]   --->   Operation 42 'zext' 'tmp_78_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.91ns)   --->   "%tmp2 = add i8 %tmp_77_cast1, %phi_mul2" [layers_c/max_pooling2d.cpp:27]   --->   Operation 43 'add' 'tmp2' <Predicate = (!exitcond3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2 to i12" [layers_c/max_pooling2d.cpp:27]   --->   Operation 44 'zext' 'tmp2_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (4.17ns)   --->   "%tmp3 = mul i12 %tmp_73_cast, %tmp2_cast" [layers_c/max_pooling2d.cpp:27]   --->   Operation 45 'mul' 'tmp3' <Predicate = (!exitcond3)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/max_pooling2d.cpp:21]   --->   Operation 46 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 47 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ %out_w_3, %1 ], [ 0, %.preheader6.preheader ]"   --->   Operation 48 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%out_w_cast = zext i4 %out_w to i5" [layers_c/max_pooling2d.cpp:21]   --->   Operation 49 'zext' 'out_w_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %out_w_cast, %output_width_read" [layers_c/max_pooling2d.cpp:21]   --->   Operation 50 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 51 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.73ns)   --->   "%out_w_3 = add i4 %out_w, 1" [layers_c/max_pooling2d.cpp:21]   --->   Operation 52 'add' 'out_w_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader" [layers_c/max_pooling2d.cpp:21]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_80_cast1 = zext i4 %out_w to i12" [layers_c/max_pooling2d.cpp:27]   --->   Operation 54 'zext' 'tmp_80_cast1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_53 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_w, i1 false)" [layers_c/max_pooling2d.cpp:27]   --->   Operation 55 'bitconcatenate' 'tmp_53' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/max_pooling2d.cpp:22]   --->   Operation 56 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 57 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.04>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%in_h = phi i2 [ 0, %.preheader5.preheader ], [ %in_h_1, %.preheader5.loopexit ]"   --->   Operation 58 'phi' 'in_h' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i2 %in_h to i1" [layers_c/max_pooling2d.cpp:22]   --->   Operation 59 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %in_h, -2" [layers_c/max_pooling2d.cpp:22]   --->   Operation 60 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 61 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.56ns)   --->   "%in_h_1 = add i2 1, %in_h" [layers_c/max_pooling2d.cpp:22]   --->   Operation 62 'add' 'in_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %.preheader.preheader" [layers_c/max_pooling2d.cpp:22]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i2 %in_h to i9" [layers_c/max_pooling2d.cpp:22]   --->   Operation 64 'zext' 'tmp_84_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i9 %phi_mul, %tmp_84_cast" [layers_c/max_pooling2d.cpp:27]   --->   Operation 65 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp = add i9 %tmp4, %tmp_78_cast" [layers_c/max_pooling2d.cpp:27]   --->   Operation 66 'add' 'tmp' <Predicate = (!exitcond1)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_cast_37 = zext i9 %tmp to i14" [layers_c/max_pooling2d.cpp:27]   --->   Operation 67 'zext' 'tmp_cast_37' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (4.35ns)   --->   "%tmp1 = mul i14 %tmp_cast_37, %tmp_71_cast" [layers_c/max_pooling2d.cpp:27]   --->   Operation 68 'mul' 'tmp1' <Predicate = (!exitcond1)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:24]   --->   Operation 69 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%buffer_load = load i16* %buffer" [layers_c/max_pooling2d.cpp:37]   --->   Operation 70 'load' 'buffer_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.54ns)   --->   "%tmp_54 = add i12 %tmp3, %tmp_80_cast1" [layers_c/max_pooling2d.cpp:37]   --->   Operation 71 'add' 'tmp_54' <Predicate = (exitcond1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_55 = zext i12 %tmp_54 to i64" [layers_c/max_pooling2d.cpp:37]   --->   Operation 72 'zext' 'tmp_55' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_55" [layers_c/max_pooling2d.cpp:37]   --->   Operation 73 'getelementptr' 'output_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (3.25ns)   --->   "store i16 %buffer_load, i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:37]   --->   Operation 74 'store' <Predicate = (exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader6" [layers_c/max_pooling2d.cpp:21]   --->   Operation 75 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.84>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%in_w = phi i2 [ %in_w_1, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 76 'phi' 'in_w' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i2 %in_w to i1" [layers_c/max_pooling2d.cpp:24]   --->   Operation 77 'trunc' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %in_w, -2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 78 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 79 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.56ns)   --->   "%in_w_1 = add i2 1, %in_w" [layers_c/max_pooling2d.cpp:24]   --->   Operation 80 'add' 'in_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader5.loopexit, label %_ifconv" [layers_c/max_pooling2d.cpp:24]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_88_cast = zext i2 %in_w to i5" [layers_c/max_pooling2d.cpp:27]   --->   Operation 82 'zext' 'tmp_88_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.78ns)   --->   "%tmp5 = add i5 %tmp_53, %tmp_88_cast" [layers_c/max_pooling2d.cpp:27]   --->   Operation 83 'add' 'tmp5' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i5 %tmp5 to i14" [layers_c/max_pooling2d.cpp:27]   --->   Operation 84 'zext' 'tmp5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.81ns)   --->   "%tmp_58 = add i14 %tmp5_cast, %tmp1" [layers_c/max_pooling2d.cpp:27]   --->   Operation 85 'add' 'tmp_58' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_59 = zext i14 %tmp_58 to i64" [layers_c/max_pooling2d.cpp:27]   --->   Operation 86 'zext' 'tmp_59' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_59" [layers_c/max_pooling2d.cpp:27]   --->   Operation 87 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (3.25ns)   --->   "%buffer_4 = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:27]   --->   Operation 88 'load' 'buffer_4' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 89 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.66>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%buffer_load_1 = load i16* %buffer" [layers_c/max_pooling2d.cpp:29]   --->   Operation 90 'load' 'buffer_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node buffer_6)   --->   "%tmp_57 = or i1 %tmp_56, %tmp_52" [layers_c/max_pooling2d.cpp:26]   --->   Operation 91 'or' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/2] (3.25ns)   --->   "%buffer_4 = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:27]   --->   Operation 92 'load' 'buffer_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 93 [1/1] (2.42ns)   --->   "%tmp_60 = icmp slt i16 %buffer_load_1, %buffer_4" [layers_c/max_pooling2d.cpp:29]   --->   Operation 93 'icmp' 'tmp_60' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node buffer_6)   --->   "%buffer_5_buffer_4 = select i1 %tmp_60, i16 %buffer_4, i16 %buffer_load_1" [layers_c/max_pooling2d.cpp:29]   --->   Operation 94 'select' 'buffer_5_buffer_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%buffer_6 = select i1 %tmp_57, i16 %buffer_5_buffer_4, i16 %buffer_4" [layers_c/max_pooling2d.cpp:29]   --->   Operation 95 'select' 'buffer_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "store i16 %buffer_6, i16* %buffer" [layers_c/max_pooling2d.cpp:29]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:24]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer              (alloca           ) [ 00111111]
output_width_read   (read             ) [ 00111111]
output_height_read  (read             ) [ 00111111]
output_depth_read   (read             ) [ 00111111]
input_width_read    (read             ) [ 00000000]
input_height_read   (read             ) [ 00000000]
output_width_cast3  (sext             ) [ 00000000]
output_height_cast2 (sext             ) [ 00000000]
input_width_cast    (sext             ) [ 00000000]
tmp_cast            (zext             ) [ 00111111]
tmp_71_cast         (zext             ) [ 00111111]
tmp_72_cast         (zext             ) [ 00111111]
tmp_73_cast         (zext             ) [ 00111111]
StgValue_21         (br               ) [ 01111111]
out_d               (phi              ) [ 00100000]
phi_mul             (phi              ) [ 00101111]
phi_mul2            (phi              ) [ 00111111]
next_mul3           (add              ) [ 01111111]
next_mul            (add              ) [ 01111111]
out_d_cast          (zext             ) [ 00000000]
exitcond4           (icmp             ) [ 00111111]
empty               (speclooptripcount) [ 00000000]
out_d_3             (add              ) [ 01111111]
StgValue_31         (br               ) [ 00000000]
StgValue_32         (br               ) [ 00111111]
StgValue_33         (ret              ) [ 00000000]
out_h               (phi              ) [ 00010000]
out_h_cast          (zext             ) [ 00000000]
exitcond3           (icmp             ) [ 00111111]
empty_34            (speclooptripcount) [ 00000000]
out_h_3             (add              ) [ 00111111]
StgValue_39         (br               ) [ 00000000]
tmp_77_cast1        (zext             ) [ 00000000]
tmp_s               (bitconcatenate   ) [ 00000000]
tmp_78_cast         (zext             ) [ 00001111]
tmp2                (add              ) [ 00000000]
tmp2_cast           (zext             ) [ 00000000]
tmp3                (mul              ) [ 00001111]
StgValue_46         (br               ) [ 00111111]
StgValue_47         (br               ) [ 01111111]
out_w               (phi              ) [ 00001000]
out_w_cast          (zext             ) [ 00000000]
exitcond2           (icmp             ) [ 00111111]
empty_35            (speclooptripcount) [ 00000000]
out_w_3             (add              ) [ 00111111]
StgValue_53         (br               ) [ 00000000]
tmp_80_cast1        (zext             ) [ 00000111]
tmp_53              (bitconcatenate   ) [ 00000111]
StgValue_56         (br               ) [ 00111111]
StgValue_57         (br               ) [ 00111111]
in_h                (phi              ) [ 00000100]
tmp_52              (trunc            ) [ 00000011]
exitcond1           (icmp             ) [ 00111111]
empty_36            (speclooptripcount) [ 00000000]
in_h_1              (add              ) [ 00111111]
StgValue_63         (br               ) [ 00000000]
tmp_84_cast         (zext             ) [ 00000000]
tmp4                (add              ) [ 00000000]
tmp                 (add              ) [ 00000000]
tmp_cast_37         (zext             ) [ 00000000]
tmp1                (mul              ) [ 00000011]
StgValue_69         (br               ) [ 00111111]
buffer_load         (load             ) [ 00000000]
tmp_54              (add              ) [ 00000000]
tmp_55              (zext             ) [ 00000000]
output_addr         (getelementptr    ) [ 00000000]
StgValue_74         (store            ) [ 00000000]
StgValue_75         (br               ) [ 00111111]
in_w                (phi              ) [ 00000010]
tmp_56              (trunc            ) [ 00000001]
exitcond            (icmp             ) [ 00111111]
empty_38            (speclooptripcount) [ 00000000]
in_w_1              (add              ) [ 00111111]
StgValue_81         (br               ) [ 00000000]
tmp_88_cast         (zext             ) [ 00000000]
tmp5                (add              ) [ 00000000]
tmp5_cast           (zext             ) [ 00000000]
tmp_58              (add              ) [ 00000000]
tmp_59              (zext             ) [ 00000000]
input_addr          (getelementptr    ) [ 00000001]
StgValue_89         (br               ) [ 00111111]
buffer_load_1       (load             ) [ 00000000]
tmp_57              (or               ) [ 00000000]
buffer_4            (load             ) [ 00000000]
tmp_60              (icmp             ) [ 00000000]
buffer_5_buffer_4   (select           ) [ 00000000]
buffer_6            (select           ) [ 00000000]
StgValue_96         (store            ) [ 00000000]
StgValue_97         (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="buffer_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="output_width_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="5" slack="0"/>
<pin id="65" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_height_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="output_depth_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="6" slack="0"/>
<pin id="77" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_width_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_height_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="0" index="1" bw="7" slack="0"/>
<pin id="89" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="output_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="12" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="StgValue_74_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="input_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="14" slack="0"/>
<pin id="109" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="14" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_4/6 "/>
</bind>
</comp>

<comp id="118" class="1005" name="out_d_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="1"/>
<pin id="120" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_d_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="phi_mul_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="1"/>
<pin id="131" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="phi_mul_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="9" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="phi_mul2_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="phi_mul2_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="out_h_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="1"/>
<pin id="155" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="out_h_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="out_w_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="out_w_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="in_h_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="1"/>
<pin id="177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_h (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="in_h_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="2" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_h/5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="in_w_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="1"/>
<pin id="188" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_w (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="in_w_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_w/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="4"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_load/5 buffer_load_1/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="output_width_cast3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output_width_cast3/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="output_height_cast2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output_height_cast2/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="input_width_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_width_cast/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_71_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_72_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_72_cast/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_73_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_cast/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="next_mul3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="1"/>
<pin id="232" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="next_mul_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="7" slack="1"/>
<pin id="237" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="out_d_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_d_cast/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="exitcond4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="1"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="out_d_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_3/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="out_h_cast_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_h_cast/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="exitcond3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="2"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="out_h_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_3/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_77_cast1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77_cast1/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_78_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78_cast/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="1"/>
<pin id="288" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp2_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="2"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="out_w_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_w_cast/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="exitcond2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="3"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="out_w_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_3/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_80_cast1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_80_cast1/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_53_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_52_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="exitcond1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="2" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="in_h_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h_1/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_84_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84_cast/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="3"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="2"/>
<pin id="356" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_cast_37_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_37/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="0"/>
<pin id="364" dir="0" index="1" bw="7" slack="4"/>
<pin id="365" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_54_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="2"/>
<pin id="369" dir="0" index="1" bw="4" slack="1"/>
<pin id="370" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_55_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_56_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_56/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="exitcond_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="in_w_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_w_1/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_88_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_88_cast/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp5_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="2"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp5_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_58_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="14" slack="1"/>
<pin id="408" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_59_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_57_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="0" index="1" bw="1" slack="2"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_57/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_60_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="16" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_60/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="buffer_5_buffer_4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="0" index="2" bw="16" slack="0"/>
<pin id="429" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buffer_5_buffer_4/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="buffer_6_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="0" index="2" bw="16" slack="0"/>
<pin id="437" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buffer_6/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="StgValue_96_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="16" slack="6"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_96/7 "/>
</bind>
</comp>

<comp id="446" class="1005" name="buffer_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="4"/>
<pin id="448" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="452" class="1005" name="output_width_read_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="3"/>
<pin id="454" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="457" class="1005" name="output_height_read_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="2"/>
<pin id="459" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="462" class="1005" name="output_depth_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="1"/>
<pin id="464" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_cast_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="1"/>
<pin id="469" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_71_cast_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="4"/>
<pin id="474" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_71_cast "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_72_cast_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="1"/>
<pin id="479" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72_cast "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_73_cast_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="12" slack="2"/>
<pin id="484" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_73_cast "/>
</bind>
</comp>

<comp id="487" class="1005" name="next_mul3_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="492" class="1005" name="next_mul_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="500" class="1005" name="out_d_3_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_3 "/>
</bind>
</comp>

<comp id="508" class="1005" name="out_h_3_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h_3 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_78_cast_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="9" slack="2"/>
<pin id="515" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_78_cast "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp3_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="12" slack="2"/>
<pin id="520" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="526" class="1005" name="out_w_3_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w_3 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_80_cast1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="1"/>
<pin id="533" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80_cast1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_53_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="2"/>
<pin id="538" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_52_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="2"/>
<pin id="543" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="549" class="1005" name="in_h_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="0"/>
<pin id="551" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_h_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="14" slack="1"/>
<pin id="556" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_56_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="567" class="1005" name="in_w_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="0"/>
<pin id="569" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_w_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="input_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="14" slack="1"/>
<pin id="574" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="204"><net_src comp="62" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="68" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="80" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="86" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="209" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="205" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="201" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="145" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="133" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="122" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="122" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="157" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="157" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="157" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="157" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="269" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="141" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="168" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="168" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="168" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="168" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="48" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="179" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="179" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="179" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="179" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="129" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="374"><net_src comp="367" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="379"><net_src comp="190" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="190" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="56" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="190" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="190" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="423"><net_src comp="197" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="112" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="112" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="197" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="415" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="425" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="112" pin="3"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="58" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="455"><net_src comp="62" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="460"><net_src comp="68" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="465"><net_src comp="74" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="470"><net_src comp="213" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="475"><net_src comp="217" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="480"><net_src comp="221" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="485"><net_src comp="225" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="490"><net_src comp="229" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="495"><net_src comp="234" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="503"><net_src comp="248" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="511"><net_src comp="263" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="516"><net_src comp="281" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="521"><net_src comp="295" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="529"><net_src comp="309" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="534"><net_src comp="315" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="539"><net_src comp="319" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="544"><net_src comp="327" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="552"><net_src comp="337" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="557"><net_src comp="362" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="562"><net_src comp="376" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="570"><net_src comp="386" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="575"><net_src comp="105" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: max_pooling2d_fix16 : input_height | {1 }
	Port: max_pooling2d_fix16 : input_width | {1 }
	Port: max_pooling2d_fix16 : input_r | {6 7 }
	Port: max_pooling2d_fix16 : output_depth | {1 }
	Port: max_pooling2d_fix16 : output_height | {1 }
	Port: max_pooling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		tmp_71_cast : 1
		tmp_72_cast : 1
		tmp_73_cast : 1
	State 2
		next_mul3 : 1
		next_mul : 1
		out_d_cast : 1
		exitcond4 : 2
		out_d_3 : 1
		StgValue_31 : 3
	State 3
		out_h_cast : 1
		exitcond3 : 2
		out_h_3 : 1
		StgValue_39 : 3
		tmp_77_cast1 : 1
		tmp_s : 1
		tmp_78_cast : 2
		tmp2 : 2
		tmp2_cast : 3
		tmp3 : 4
	State 4
		out_w_cast : 1
		exitcond2 : 2
		out_w_3 : 1
		StgValue_53 : 3
		tmp_80_cast1 : 1
		tmp_53 : 1
	State 5
		tmp_52 : 1
		exitcond1 : 1
		in_h_1 : 1
		StgValue_63 : 2
		tmp_84_cast : 1
		tmp4 : 2
		tmp : 3
		tmp_cast_37 : 4
		tmp1 : 5
		tmp_55 : 1
		output_addr : 2
		StgValue_74 : 3
	State 6
		tmp_56 : 1
		exitcond : 1
		in_w_1 : 1
		StgValue_81 : 2
		tmp_88_cast : 1
		tmp5 : 2
		tmp5_cast : 3
		tmp_58 : 4
		tmp_59 : 5
		input_addr : 6
		buffer_4 : 7
	State 7
		tmp_60 : 1
		buffer_5_buffer_4 : 2
		buffer_6 : 3
		StgValue_96 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_229       |    0    |    0    |    15   |
|          |        next_mul_fu_234        |    0    |    0    |    15   |
|          |         out_d_3_fu_248        |    0    |    0    |    15   |
|          |         out_h_3_fu_263        |    0    |    0    |    13   |
|          |          tmp2_fu_285          |    0    |    0    |    15   |
|          |         out_w_3_fu_309        |    0    |    0    |    13   |
|    add   |         in_h_1_fu_337         |    0    |    0    |    10   |
|          |          tmp4_fu_347          |    0    |    0    |    9    |
|          |           tmp_fu_353          |    0    |    0    |    9    |
|          |         tmp_54_fu_367         |    0    |    0    |    12   |
|          |         in_w_1_fu_386         |    0    |    0    |    10   |
|          |          tmp5_fu_396          |    0    |    0    |    15   |
|          |         tmp_58_fu_405         |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          tmp3_fu_295          |    0    |    0    |    41   |
|          |          tmp1_fu_362          |    0    |    0    |    51   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond4_fu_243       |    0    |    0    |    11   |
|          |        exitcond3_fu_258       |    0    |    0    |    11   |
|   icmp   |        exitcond2_fu_304       |    0    |    0    |    11   |
|          |        exitcond1_fu_331       |    0    |    0    |    8    |
|          |        exitcond_fu_380        |    0    |    0    |    8    |
|          |         tmp_60_fu_419         |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|  select  |    buffer_5_buffer_4_fu_425   |    0    |    0    |    16   |
|          |        buffer_6_fu_433        |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         tmp_57_fu_415         |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_62 |    0    |    0    |    0    |
|          | output_height_read_read_fu_68 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_74 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_80  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_86 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |   output_width_cast3_fu_201   |    0    |    0    |    0    |
|   sext   |   output_height_cast2_fu_205  |    0    |    0    |    0    |
|          |    input_width_cast_fu_209    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_213        |    0    |    0    |    0    |
|          |       tmp_71_cast_fu_217      |    0    |    0    |    0    |
|          |       tmp_72_cast_fu_221      |    0    |    0    |    0    |
|          |       tmp_73_cast_fu_225      |    0    |    0    |    0    |
|          |       out_d_cast_fu_239       |    0    |    0    |    0    |
|          |       out_h_cast_fu_254       |    0    |    0    |    0    |
|          |      tmp_77_cast1_fu_269      |    0    |    0    |    0    |
|          |       tmp_78_cast_fu_281      |    0    |    0    |    0    |
|   zext   |        tmp2_cast_fu_291       |    0    |    0    |    0    |
|          |       out_w_cast_fu_300       |    0    |    0    |    0    |
|          |      tmp_80_cast1_fu_315      |    0    |    0    |    0    |
|          |       tmp_84_cast_fu_343      |    0    |    0    |    0    |
|          |       tmp_cast_37_fu_358      |    0    |    0    |    0    |
|          |         tmp_55_fu_371         |    0    |    0    |    0    |
|          |       tmp_88_cast_fu_392      |    0    |    0    |    0    |
|          |        tmp5_cast_fu_401       |    0    |    0    |    0    |
|          |         tmp_59_fu_410         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_273         |    0    |    0    |    0    |
|          |         tmp_53_fu_319         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_52_fu_327         |    0    |    0    |    0    |
|          |         tmp_56_fu_376         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    0    |   358   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      buffer_reg_446      |   16   |
|      in_h_1_reg_549      |    2   |
|       in_h_reg_175       |    2   |
|      in_w_1_reg_567      |    2   |
|       in_w_reg_186       |    2   |
|    input_addr_reg_572    |   14   |
|     next_mul3_reg_487    |    8   |
|     next_mul_reg_492     |    9   |
|      out_d_3_reg_500     |    5   |
|       out_d_reg_118      |    5   |
|      out_h_3_reg_508     |    4   |
|       out_h_reg_153      |    4   |
|      out_w_3_reg_526     |    4   |
|       out_w_reg_164      |    4   |
| output_depth_read_reg_462|    6   |
|output_height_read_reg_457|    5   |
| output_width_read_reg_452|    5   |
|     phi_mul2_reg_141     |    8   |
|      phi_mul_reg_129     |    9   |
|       tmp1_reg_554       |   14   |
|       tmp3_reg_518       |   12   |
|      tmp_52_reg_541      |    1   |
|      tmp_53_reg_536      |    5   |
|      tmp_56_reg_559      |    1   |
|    tmp_71_cast_reg_472   |   14   |
|    tmp_72_cast_reg_477   |    8   |
|    tmp_73_cast_reg_482   |   12   |
|    tmp_78_cast_reg_513   |    9   |
|   tmp_80_cast1_reg_531   |   12   |
|     tmp_cast_reg_467     |    9   |
+--------------------------+--------+
|           Total          |   211  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_129  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul2_reg_141 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   62   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   358  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   211  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   211  |   385  |
+-----------+--------+--------+--------+--------+
