Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 11 15:47:50 2024
| Host         : AG-Predator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Quiz1_timing_summary_routed.rpt -pb Quiz1_timing_summary_routed.pb -rpx Quiz1_timing_summary_routed.rpx -warn_on_violation
| Design       : Quiz1
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.459ns  (logic 4.576ns (36.729%)  route 7.883ns (63.271%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    B18                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  S_IBUF[2]_inst/O
                         net (fo=4, routed)           3.842     4.784    S_IBUF[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.908 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           4.040     8.948    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.459 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.459    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.276ns  (logic 4.839ns (39.419%)  route 7.437ns (60.581%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 f  S_IBUF[1]_inst/O
                         net (fo=4, routed)           3.641     4.589    S_IBUF[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.153     4.742 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.796     8.538    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.738    12.276 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.276    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.200ns  (logic 4.601ns (37.710%)  route 7.600ns (62.290%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    B18                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  S_IBUF[2]_inst/O
                         net (fo=4, routed)           3.842     4.784    S_IBUF[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.908 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           3.757     8.665    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.200 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.200    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.048ns  (logic 4.603ns (38.208%)  route 7.445ns (61.792%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  S[1] (IN)
                         net (fo=0)                   0.000     0.000    S[1]
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  S_IBUF[1]_inst/O
                         net (fo=4, routed)           3.641     4.589    S_IBUF[1]
    SLICE_X0Y17          LUT5 (Prop_lut5_I1_O)        0.124     4.713 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.804     8.517    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.048 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.048    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.892ns  (logic 4.585ns (38.557%)  route 7.307ns (61.443%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    B18                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  S_IBUF[2]_inst/O
                         net (fo=4, routed)           3.842     4.784    S_IBUF[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.124     4.908 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           3.464     8.372    seg_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.892 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.892    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[2]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.709ns  (logic 4.806ns (41.041%)  route 6.904ns (58.959%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  S[2] (IN)
                         net (fo=0)                   0.000     0.000    S[2]
    B18                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  S_IBUF[2]_inst/O
                         net (fo=4, routed)           3.842     4.784    S_IBUF[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.152     4.936 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.061     7.997    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    11.709 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.709    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.035ns  (logic 5.107ns (56.518%)  route 3.929ns (43.482%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  B_IBUF[0]_inst/O
                         net (fo=6, routed)           1.291     2.744    B_IBUF[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.868 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.638     5.506    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.035 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.035    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.722ns  (logic 5.310ns (60.874%)  route 3.413ns (39.126%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           1.291     2.744    B_IBUF[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.150     2.894 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.122     5.015    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707     8.722 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.722    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.533ns (60.132%)  route 1.016ns (39.868%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  B_IBUF[1]_inst/O
                         net (fo=6, routed)           0.487     0.704    B_IBUF[1]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.048     0.752 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.281    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.549 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.549    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.492ns (54.136%)  route 1.264ns (45.864%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  B_IBUF[1]_inst/O
                         net (fo=6, routed)           0.487     0.704    B_IBUF[1]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.749 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.777     1.526    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.757 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.757    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.079ns  (logic 1.553ns (50.451%)  route 1.526ns (49.549%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  S_IBUF[0]_inst/O
                         net (fo=4, routed)           0.483     0.715    S_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.049     0.764 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.042     1.806    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     3.079 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.079    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.235ns  (logic 1.498ns (46.294%)  route 1.738ns (53.706%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  S_IBUF[0]_inst/O
                         net (fo=4, routed)           0.483     0.715    S_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.045     0.760 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           1.254     2.014    seg_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.235 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.235    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.376ns  (logic 1.513ns (44.826%)  route 1.863ns (55.174%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  S_IBUF[0]_inst/O
                         net (fo=4, routed)           0.483     0.715    S_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.045     0.760 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           1.379     2.139    seg_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.376 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.376    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.466ns  (logic 1.489ns (42.945%)  route 1.978ns (57.055%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  S[0] (IN)
                         net (fo=0)                   0.000     0.000    S[0]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  S_IBUF[0]_inst/O
                         net (fo=4, routed)           0.483     0.715    S_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.045     0.760 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           1.494     2.254    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.466 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.466    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.486ns  (logic 1.498ns (42.978%)  route 1.988ns (57.022%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  B_IBUF[0]_inst/O
                         net (fo=6, routed)           0.572     0.793    B_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.838 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.416     2.254    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.486 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.486    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.556ns  (logic 1.566ns (44.041%)  route 1.990ns (55.959%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           0.572     0.793    B_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.044     0.837 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.418     2.255    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.301     3.556 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.556    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





