$date
	Sun Oct 23 01:47:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#923265
b1011 !
1"
#923266
b1011 &
b1011 %
1$
#923267
0"
#923270
b100010 &
b100010 %
#923274
b10001 &
b10001 %
#923278
b110100 &
b110100 %
#923282
b11010 &
b11010 %
#923286
b1101 &
b1101 %
#923290
b101000 &
b101000 %
#923294
b10100 &
b10100 %
#923298
b1010 &
b1010 %
#923302
b101 &
b101 %
#923306
b10000 &
b10000 %
#923310
b1000 &
b1000 %
#923314
b100 &
b100 %
#923318
b10 &
b10 %
#923322
b1 &
b1 %
1#
#923326
b0 &
0#
b0 %
0$
#2004458
b1010 &
b1010 %
1$
b1010 !
1"
#2004459
0"
#2004462
b101 &
b101 %
#2004466
b10000 &
b10000 %
#2004470
b1000 &
b1000 %
#2004474
b100 &
b100 %
#2004478
b10 &
b10 %
#2004482
b1 &
b1 %
1#
#2004486
b0 &
0#
b0 %
0$
#2914671
b1001 !
1"
#2914674
b1001 &
b1001 %
1$
#2914675
0"
#2914678
b11100 &
b11100 %
#2914682
b1110 &
b1110 %
#2914686
b111 &
b111 %
#2914690
b10110 &
b10110 %
#2914694
b1011 &
b1011 %
#2914698
b100010 &
b100010 %
#2914702
b10001 &
b10001 %
#2914706
b110100 &
b110100 %
#2914710
b11010 &
b11010 %
#2914714
b1101 &
b1101 %
#2914718
b101000 &
b101000 %
#2914722
b10100 &
b10100 %
#2914726
b1010 &
b1010 %
#2914730
b101 &
b101 %
#2914734
b10000 &
b10000 %
#2914738
b1000 &
b1000 %
#2914742
b100 &
b100 %
#2914746
b10 &
b10 %
#2914750
b1 &
1#
b1 %
#2914754
b0 &
b0 %
0#
0$
#4500012
