<?xml version="1.0" encoding="UTF-8"?>
<Module name="Top" Lut="1" T_Register="1240(0)" T_Alu="235(0)" T_Lut="4055(1)" T_Bsram="24(0)">
 <SubModule name="clk_rpll"/>
 <SubModule name="soc" Register="71" Alu="235" Lut="726" T_Register="1240(71)" T_Alu="235(235)" T_Lut="4054(726)" T_Bsram="24(0)">
  <SubModule name="regs" Register="1024" Lut="2978" T_Register="1024(1024)" T_Lut="2978(2978)"/>
  <SubModule name="ram" Register="42" Lut="116" T_Register="145(42)" T_Lut="350(116)" T_Bsram="24(0)">
   <SubModule name="ram" Register="32" Lut="34" Bsram="24" T_Register="32(32)" T_Lut="34(34)" T_Bsram="24(24)"/>
   <SubModule name="uarttx" Register="43" Lut="143" T_Register="43(43)" T_Lut="143(143)"/>
   <SubModule name="uartrx" Register="28" Lut="57" T_Register="28(28)" T_Lut="57(57)"/>
  </SubModule>
 </SubModule>
</Module>
