#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 22 17:31:53 2022
# Process ID: 10620
# Current directory: D:/ES_2022/WT_MML/ES_DCMotor_BaseProj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4208 D:\ES_2022\WT_MML\ES_DCMotor_BaseProj\ES_DCMotor_BaseProj.xpr
# Log file: D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/vivado.log
# Journal file: D:/ES_2022/WT_MML/ES_DCMotor_BaseProj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.xpr
INFO: [Project 1-313] Project file moved from 'D:/Projects/Vivado/ES_DCMotor_BaseProj' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.gen/sources_1', nor could it be found using path 'D:/Projects/Vivado/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/apps/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.367 ; gain = 0.000
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd
update_compile_order -fileset sim_1
set_property top tb_main [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ES_DCMotor_Main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ES_DCMotor_Main [es_dcmotor_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim/xsim.dir/tb_main_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim/xsim.dir/tb_main_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 22 17:33:24 2022. For additional details about this file, please refer to the WebTalk help file at C:/apps/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 22 17:33:24 2022...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_behav -key {Behavioral:sim_1:Functional:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1001.367 ; gain = 0.000
update_compile_order -fileset sim_1
add_bp {D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd} 75
add_bp {D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd} 77
run all
Stopped at time : 1045 ns : File "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" Line 75
run all
Stopped at time : 1125 ns : File "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" Line 75
run all
Stopped at time : 1205 ns : File "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" Line 75
run all
Stopped at time : 1285 ns : File "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" Line 75
run all
Stopped at time : 1365 ns : File "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" Line 75
run all
Stopped at time : 1445 ns : File "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" Line 75
run all
Stopped at time : 1525 ns : File "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" Line 75
run all
Stopped at time : 1605 ns : File "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" Line 75
run all
Stopped at time : 1685 ns : File "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" Line 75
remove_bps -file {D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd} -line 75
remove_bps -file {D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd} -line 77
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.367 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ES_DCMotor_Main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ES_DCMotor_Main [es_dcmotor_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_behav -key {Behavioral:sim_1:Functional:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.367 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ES_DCMotor_Main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ES_DCMotor_Main [es_dcmotor_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_behav -key {Behavioral:sim_1:Functional:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.367 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ES_DCMotor_Main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ES_DCMotor_Main [es_dcmotor_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_behav -key {Behavioral:sim_1:Functional:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ES_DCMotor_Main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ES_DCMotor_Main [es_dcmotor_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_behav -key {Behavioral:sim_1:Functional:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.367 ; gain = 0.000
run all
add_force {/tb_main/Switch} -radix hex {FF 0ns}
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ES_DCMotor_Main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 4 [D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd:74]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_main in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ES_DCMotor_Main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ES_DCMotor_Main [es_dcmotor_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_behav -key {Behavioral:sim_1:Functional:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.820 ; gain = 0.000
run all
add_force {/tb_main/Switch[10]} -radix hex {1 0ns}
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ES_DCMotor_Main [es_dcmotor_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_behav -key {Behavioral:sim_1:Functional:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1720.414 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1720.414 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1720.414 ; gain = 0.000
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1720.414 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.414 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/constrs_1/new/ES_Nexys4_Constrains.xdc]
Finished Parsing XDC File [D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/constrs_1/new/ES_Nexys4_Constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim/tb_main_time_synth.v"
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1720.414 ; gain = 0.000
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim/tb_main_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim/tb_main_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim/tb_main_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj tb_main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim/tb_main_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ES_DCMotor_Main
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_main_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_main xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_main_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_main_time_synth.sdf", for root module "tb_main/dc".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_main_time_synth.sdf", for root module "tb_main/dc".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.ES_DCMotor_Main
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_time_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim/xsim.dir/tb_main_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim/xsim.dir/tb_main_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 22 17:55:23 2022. For additional details about this file, please refer to the WebTalk help file at C:/apps/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 22 17:55:23 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1951.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_time_synth -key {Post-Synthesis:sim_1:Timing:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1951.941 ; gain = 231.527
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sources_1/new/ES_DCMotor_Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ES_DCMotor_Main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ES_DCMotor_Main [es_dcmotor_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_behav -key {Behavioral:sim_1:Functional:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1963.387 ; gain = 8.820
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.srcs/sim_1/new/tb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_main'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
"xelab -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 715c4c032ec845c7a1e4aa570e9e302e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ES_DCMotor_Main [es_dcmotor_main_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_main
Built simulation snapshot tb_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_behav -key {Behavioral:sim_1:Functional:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1964.773 ; gain = 1.387
update_compile_order -fileset sim_1
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1964.773 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar 22 18:01:17 2022] Launched synth_1...
Run output will be captured here: D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/runme.log
[Tue Mar 22 18:01:17 2022] Launched impl_1...
Run output will be captured here: D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar 22 18:03:28 2022] Launched synth_1...
Run output will be captured here: D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/runme.log
[Tue Mar 22 18:03:28 2022] Launched impl_1...
Run output will be captured here: D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Mar 22 18:03:47 2022] Launched synth_1...
Run output will be captured here: D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/synth_1/runme.log
[Tue Mar 22 18:03:47 2022] Launched impl_1...
Run output will be captured here: D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/runme.log
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.586 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747494A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3682.531 ; gain = 634.945
set_property PROGRAM.FILE {D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/ES_DCMotor_Main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.runs/impl_1/ES_DCMotor_Main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
archive_project D:/ES_2022/WT_MML/ES_DCMotor_BaseProj.xpr.zip -temp_dir D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/.Xil/Vivado-10620-DESKTOP-S66I69I -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/.Xil/Vivado-10620-DESKTOP-S66I69I' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/ES_DCMotor_BaseProj.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'D:/ES_2022/WT_MML/ES_DCMotor_BaseProj/.Xil/Vivado-10620-DESKTOP-S66I69I/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/ES_2022/WT_MML/ES_DCMotor_BaseProj.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3717.883 ; gain = 21.180
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 18:14:43 2022...
