{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 16:23:39 2019 " "Info: Processing started: Thu Jun 27 16:23:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpuVERILOG -c cpuVERILOG --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Opcode\[0\]\$latch " "Warning: Node \"Opcode\[0\]\$latch\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Opcode\[1\]\$latch " "Warning: Node \"Opcode\[1\]\$latch\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Opcode\[2\]\$latch " "Warning: Node \"Opcode\[2\]\$latch\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "in\[0\]\$latch " "Warning: Node \"in\[0\]\$latch\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "in\[1\]\$latch " "Warning: Node \"in\[1\]\$latch\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[1\] " "Info: Assuming node \"count\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[2\] " "Info: Assuming node \"count\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux7~1 " "Info: Detected gated clock \"Mux7~1\" as buffer" {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux7~0 " "Info: Detected gated clock \"Mux7~0\" as buffer" {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Opcode\[1\]\$latch count\[1\] count\[2\] 1.858 ns register " "Info: tsu for register \"Opcode\[1\]\$latch\" (data pin = \"count\[1\]\", clock pin = \"count\[2\]\") is 1.858 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.200 ns + Longest pin register " "Info: + Longest pin to register delay is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns count\[1\] 1 CLK PIN_Y14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 3; CLK Node = 'count\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.091 ns) + CELL(0.272 ns) 6.200 ns Opcode\[1\]\$latch 2 REG LCCOMB_X23_Y11_N26 1 " "Info: 2: + IC(5.091 ns) + CELL(0.272 ns) = 6.200 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; REG Node = 'Opcode\[1\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.363 ns" { count[1] Opcode[1]$latch } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 17.89 % ) " "Info: Total cell delay = 1.109 ns ( 17.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.091 ns ( 82.11 % ) " "Info: Total interconnect delay = 5.091 ns ( 82.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { count[1] Opcode[1]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { count[1] {} count[1]~combout {} Opcode[1]$latch {} } { 0.000ns 0.000ns 5.091ns } { 0.000ns 0.837ns 0.272ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.415 ns + " "Info: + Micro setup delay of destination is 0.415 ns" {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[2\] destination 4.757 ns - Shortest register " "Info: - Shortest clock path from clock \"count\[2\]\" to destination register is 4.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns count\[2\] 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'count\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.154 ns) 2.294 ns Mux7~0 2 COMB LCCOMB_X23_Y11_N16 1 " "Info: 2: + IC(1.286 ns) + CELL(0.154 ns) = 2.294 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { count[2] Mux7~0 } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.000 ns) 3.679 ns Mux7~0clkctrl 3 COMB CLKCTRL_G2 3 " "Info: 3: + IC(1.385 ns) + CELL(0.000 ns) = 3.679 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'Mux7~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { Mux7~0 Mux7~0clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.154 ns) 4.757 ns Opcode\[1\]\$latch 4 REG LCCOMB_X23_Y11_N26 1 " "Info: 4: + IC(0.924 ns) + CELL(0.154 ns) = 4.757 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 1; REG Node = 'Opcode\[1\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { Mux7~0clkctrl Opcode[1]$latch } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.162 ns ( 24.43 % ) " "Info: Total cell delay = 1.162 ns ( 24.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.595 ns ( 75.57 % ) " "Info: Total interconnect delay = 3.595 ns ( 75.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { count[2] Mux7~0 Mux7~0clkctrl Opcode[1]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.757 ns" { count[2] {} count[2]~combout {} Mux7~0 {} Mux7~0clkctrl {} Opcode[1]$latch {} } { 0.000ns 0.000ns 1.286ns 1.385ns 0.924ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { count[1] Opcode[1]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { count[1] {} count[1]~combout {} Opcode[1]$latch {} } { 0.000ns 0.000ns 5.091ns } { 0.000ns 0.837ns 0.272ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.757 ns" { count[2] Mux7~0 Mux7~0clkctrl Opcode[1]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.757 ns" { count[2] {} count[2]~combout {} Mux7~0 {} Mux7~0clkctrl {} Opcode[1]$latch {} } { 0.000ns 0.000ns 1.286ns 1.385ns 0.924ns } { 0.000ns 0.854ns 0.154ns 0.000ns 0.154ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "count\[1\] in\[1\] in\[1\]\$latch 9.746 ns register " "Info: tco from clock \"count\[1\]\" to destination pin \"in\[1\]\" through register \"in\[1\]\$latch\" is 9.746 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[1\] source 5.217 ns + Longest register " "Info: + Longest clock path from clock \"count\[1\]\" to source register is 5.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns count\[1\] 1 CLK PIN_Y14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 3; CLK Node = 'count\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.901 ns) + CELL(0.053 ns) 2.791 ns Mux7~1 2 COMB LCCOMB_X23_Y11_N2 1 " "Info: 2: + IC(1.901 ns) + CELL(0.053 ns) = 2.791 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 1; COMB Node = 'Mux7~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { count[1] Mux7~1 } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.000 ns) 4.267 ns Mux7~1clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.476 ns) + CELL(0.000 ns) = 4.267 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'Mux7~1clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { Mux7~1 Mux7~1clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.053 ns) 5.217 ns in\[1\]\$latch 4 REG LCCOMB_X17_Y22_N24 1 " "Info: 4: + IC(0.897 ns) + CELL(0.053 ns) = 5.217 ns; Loc. = LCCOMB_X17_Y22_N24; Fanout = 1; REG Node = 'in\[1\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { Mux7~1clkctrl in[1]$latch } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.943 ns ( 18.08 % ) " "Info: Total cell delay = 0.943 ns ( 18.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.274 ns ( 81.92 % ) " "Info: Total interconnect delay = 4.274 ns ( 81.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { count[1] Mux7~1 Mux7~1clkctrl in[1]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { count[1] {} count[1]~combout {} Mux7~1 {} Mux7~1clkctrl {} in[1]$latch {} } { 0.000ns 0.000ns 1.901ns 1.476ns 0.897ns } { 0.000ns 0.837ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.529 ns + Longest register pin " "Info: + Longest register to pin delay is 4.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns in\[1\]\$latch 1 REG LCCOMB_X17_Y22_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y22_N24; Fanout = 1; REG Node = 'in\[1\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[1]$latch } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(2.046 ns) 4.529 ns in\[1\] 2 PIN PIN_AA10 0 " "Info: 2: + IC(2.483 ns) + CELL(2.046 ns) = 4.529 ns; Loc. = PIN_AA10; Fanout = 0; PIN Node = 'in\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.529 ns" { in[1]$latch in[1] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.046 ns ( 45.18 % ) " "Info: Total cell delay = 2.046 ns ( 45.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.483 ns ( 54.82 % ) " "Info: Total interconnect delay = 2.483 ns ( 54.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.529 ns" { in[1]$latch in[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.529 ns" { in[1]$latch {} in[1] {} } { 0.000ns 2.483ns } { 0.000ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { count[1] Mux7~1 Mux7~1clkctrl in[1]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { count[1] {} count[1]~combout {} Mux7~1 {} Mux7~1clkctrl {} in[1]$latch {} } { 0.000ns 0.000ns 1.901ns 1.476ns 0.897ns } { 0.000ns 0.837ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.529 ns" { in[1]$latch in[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.529 ns" { in[1]$latch {} in[1] {} } { 0.000ns 2.483ns } { 0.000ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Opcode\[0\]\$latch count\[0\] count\[1\] -0.146 ns register " "Info: th for register \"Opcode\[0\]\$latch\" (data pin = \"count\[0\]\", clock pin = \"count\[1\]\") is -0.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[1\] destination 5.104 ns + Longest register " "Info: + Longest clock path from clock \"count\[1\]\" to destination register is 5.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns count\[1\] 1 CLK PIN_Y14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 3; CLK Node = 'count\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(0.053 ns) 2.784 ns Mux7~0 2 COMB LCCOMB_X23_Y11_N16 1 " "Info: 2: + IC(1.894 ns) + CELL(0.053 ns) = 2.784 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { count[1] Mux7~0 } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.000 ns) 4.169 ns Mux7~0clkctrl 3 COMB CLKCTRL_G2 3 " "Info: 3: + IC(1.385 ns) + CELL(0.000 ns) = 4.169 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'Mux7~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { Mux7~0 Mux7~0clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.053 ns) 5.104 ns Opcode\[0\]\$latch 4 REG LCCOMB_X17_Y22_N16 1 " "Info: 4: + IC(0.882 ns) + CELL(0.053 ns) = 5.104 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 1; REG Node = 'Opcode\[0\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { Mux7~0clkctrl Opcode[0]$latch } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.943 ns ( 18.48 % ) " "Info: Total cell delay = 0.943 ns ( 18.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.161 ns ( 81.52 % ) " "Info: Total interconnect delay = 4.161 ns ( 81.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.104 ns" { count[1] Mux7~0 Mux7~0clkctrl Opcode[0]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.104 ns" { count[1] {} count[1]~combout {} Mux7~0 {} Mux7~0clkctrl {} Opcode[0]$latch {} } { 0.000ns 0.000ns 1.894ns 1.385ns 0.882ns } { 0.000ns 0.837ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.250 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns count\[0\] 1 PIN PIN_B9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B9; Fanout = 3; PIN Node = 'count\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.287 ns) + CELL(0.154 ns) 5.250 ns Opcode\[0\]\$latch 2 REG LCCOMB_X17_Y22_N16 1 " "Info: 2: + IC(4.287 ns) + CELL(0.154 ns) = 5.250 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 1; REG Node = 'Opcode\[0\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { count[0] Opcode[0]$latch } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/absn2/Desktop/cpu_2019.1/cpuVERILOG/memory.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.963 ns ( 18.34 % ) " "Info: Total cell delay = 0.963 ns ( 18.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.287 ns ( 81.66 % ) " "Info: Total interconnect delay = 4.287 ns ( 81.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.250 ns" { count[0] Opcode[0]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.250 ns" { count[0] {} count[0]~combout {} Opcode[0]$latch {} } { 0.000ns 0.000ns 4.287ns } { 0.000ns 0.809ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.104 ns" { count[1] Mux7~0 Mux7~0clkctrl Opcode[0]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.104 ns" { count[1] {} count[1]~combout {} Mux7~0 {} Mux7~0clkctrl {} Opcode[0]$latch {} } { 0.000ns 0.000ns 1.894ns 1.385ns 0.882ns } { 0.000ns 0.837ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.250 ns" { count[0] Opcode[0]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.250 ns" { count[0] {} count[0]~combout {} Opcode[0]$latch {} } { 0.000ns 0.000ns 4.287ns } { 0.000ns 0.809ns 0.154ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 16:23:39 2019 " "Info: Processing ended: Thu Jun 27 16:23:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
