library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity SixteenBitNand is
	port(x,y: in std_logic_vector(15 downto 0);
		z: out std_logic_vector(15 downto 0));
end entity;

architecture comp_nand of SixteenBitNand is

begin
	z <= not (x and y);
end comp_nand;