/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  reg [4:0] _04_;
  wire [5:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire [23:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [25:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [11:0] celloutsig_0_33z;
  wire [39:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_47z;
  wire [40:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = in_data[137] ? celloutsig_1_7z : celloutsig_1_5z;
  assign celloutsig_1_7z = ~(celloutsig_1_3z[1] & celloutsig_1_0z[2]);
  assign celloutsig_0_20z = ~(celloutsig_0_2z[1] & celloutsig_0_14z[0]);
  assign celloutsig_0_31z = !(celloutsig_0_1z ? _01_ : celloutsig_0_0z);
  assign celloutsig_0_46z = ~((celloutsig_0_26z[4] | celloutsig_0_40z) & (celloutsig_0_17z[2] | in_data[93]));
  assign celloutsig_1_11z = ~((celloutsig_1_0z[1] | celloutsig_1_5z) & (celloutsig_1_8z | celloutsig_1_5z));
  assign celloutsig_1_15z = ~((celloutsig_1_10z[1] | celloutsig_1_2z[0]) & (celloutsig_1_3z[2] | celloutsig_1_1z));
  assign celloutsig_1_18z = ~((celloutsig_1_11z | celloutsig_1_15z) & (in_data[150] | celloutsig_1_6z));
  assign celloutsig_0_12z = ~((celloutsig_0_4z[7] | celloutsig_0_6z[4]) & (celloutsig_0_8z[3] | celloutsig_0_8z[9]));
  assign celloutsig_0_5z = celloutsig_0_2z[0] | ~(celloutsig_0_0z);
  assign celloutsig_0_9z = celloutsig_0_1z | ~(celloutsig_0_2z[3]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_0_8z[7:6], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_13z };
  reg [5:0] _18_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _18_ <= 6'h00;
    else _18_ <= { celloutsig_0_16z, celloutsig_0_15z };
  assign { _05_[5], _00_, _05_[3:1], _02_ } = _18_;
  reg [2:0] _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _19_ <= 3'h0;
    else _19_ <= celloutsig_0_14z[5:3];
  assign { _03_[2:1], _01_ } = _19_;
  assign celloutsig_1_4z = { celloutsig_1_0z[1:0], celloutsig_1_1z } > celloutsig_1_2z[4:2];
  assign celloutsig_0_15z = celloutsig_0_8z[6:1] > celloutsig_0_8z[6:1];
  assign celloutsig_0_23z = celloutsig_0_21z[11:2] > celloutsig_0_4z[13:4];
  assign celloutsig_0_0z = ! in_data[16:11];
  assign celloutsig_0_40z = { celloutsig_0_14z[10:0], celloutsig_0_13z } || { celloutsig_0_31z, celloutsig_0_20z, _04_, _04_ };
  assign celloutsig_0_10z = { celloutsig_0_4z[15:7], celloutsig_0_7z } || { in_data[89:77], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_11z = celloutsig_0_4z[17:12] % { 1'h1, celloutsig_0_4z[14:11], celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[17:14] % { 1'h1, in_data[91:89] };
  assign celloutsig_0_22z = { celloutsig_0_4z[11:8], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_17z, _04_ } % { 1'h1, _00_, _05_[3:1], celloutsig_0_21z };
  assign celloutsig_0_3z = { in_data[90:55], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[79:42], in_data[0] };
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_3z } * in_data[132:128];
  assign celloutsig_0_24z = celloutsig_0_8z[8:6] * celloutsig_0_22z[2:0];
  assign celloutsig_1_1z = { in_data[129:125], celloutsig_1_0z, celloutsig_1_0z } != in_data[122:110];
  assign celloutsig_0_4z = { in_data[71:47], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } | { celloutsig_0_2z[3], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[138:135] | in_data[126:123];
  assign celloutsig_1_2z = { in_data[184:180], celloutsig_1_1z } | { in_data[181:180], celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_6z } | { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_8z[7:3] | { celloutsig_0_6z[2:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_4z[12:11], celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_7z, _05_[5], _00_, _05_[3:1], _02_ } | { celloutsig_0_21z[18:1], celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_12z };
  assign celloutsig_1_5z = | { celloutsig_1_3z[0], celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_1z & celloutsig_1_3z[1];
  assign celloutsig_0_1z = in_data[60] & in_data[10];
  assign celloutsig_0_13z = celloutsig_0_1z & celloutsig_0_4z[17];
  assign celloutsig_1_10z = celloutsig_1_3z << { celloutsig_1_0z[3:2], celloutsig_1_4z };
  assign celloutsig_0_33z = { _05_[5], _00_, _05_[3:1], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_31z } >> { in_data[12], celloutsig_0_8z, celloutsig_0_23z };
  assign celloutsig_1_3z = { celloutsig_1_0z[2:1], celloutsig_1_1z } >>> celloutsig_1_2z[3:1];
  assign celloutsig_0_6z = { celloutsig_0_4z[7:4], celloutsig_0_1z, celloutsig_0_0z } >>> celloutsig_0_3z[9:4];
  assign celloutsig_0_7z = { celloutsig_0_6z[5:1], celloutsig_0_0z, celloutsig_0_1z } >>> { in_data[76:71], celloutsig_0_0z };
  assign celloutsig_1_14z = celloutsig_1_2z[3:0] >>> { celloutsig_1_9z[2], celloutsig_1_3z };
  assign celloutsig_1_16z = celloutsig_1_13z[2:0] >>> { celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_4z[38:30], celloutsig_0_0z } >>> celloutsig_0_4z[23:14];
  assign celloutsig_1_17z = celloutsig_1_14z[3:1] - in_data[106:104];
  assign celloutsig_0_21z = { celloutsig_0_3z[31:16], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_12z } - { celloutsig_0_14z[10:2], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_0_47z = celloutsig_0_33z[9:4] ~^ celloutsig_0_6z;
  assign celloutsig_1_19z = { celloutsig_1_16z[2], celloutsig_1_18z, celloutsig_1_7z } ^ celloutsig_1_17z;
  assign celloutsig_0_17z = celloutsig_0_14z[5:3] ^ celloutsig_0_8z[5:3];
  assign _03_[0] = _01_;
  assign { _05_[4], _05_[0] } = { _00_, _02_ };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
