<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p372" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_372{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_372{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_372{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_372{left:189px;bottom:979px;letter-spacing:-0.11px;}
#t5_372{left:521px;bottom:979px;letter-spacing:-0.11px;}
#t6_372{left:521px;bottom:958px;letter-spacing:-0.11px;}
#t7_372{left:521px;bottom:941px;letter-spacing:-0.11px;}
#t8_372{left:521px;bottom:924px;letter-spacing:-0.11px;}
#t9_372{left:521px;bottom:907px;letter-spacing:-0.11px;}
#ta_372{left:521px;bottom:891px;letter-spacing:-0.11px;}
#tb_372{left:521px;bottom:874px;letter-spacing:-0.12px;}
#tc_372{left:521px;bottom:857px;letter-spacing:-0.11px;}
#td_372{left:521px;bottom:840px;letter-spacing:-0.12px;}
#te_372{left:521px;bottom:823px;letter-spacing:-0.11px;}
#tf_372{left:521px;bottom:802px;letter-spacing:-0.12px;}
#tg_372{left:521px;bottom:781px;letter-spacing:-0.12px;}
#th_372{left:521px;bottom:759px;letter-spacing:-0.12px;}
#ti_372{left:521px;bottom:738px;letter-spacing:-0.11px;}
#tj_372{left:521px;bottom:716px;letter-spacing:-0.13px;}
#tk_372{left:521px;bottom:695px;letter-spacing:-0.13px;}
#tl_372{left:521px;bottom:674px;letter-spacing:-0.13px;}
#tm_372{left:521px;bottom:652px;letter-spacing:-0.11px;}
#tn_372{left:521px;bottom:635px;letter-spacing:-0.11px;}
#to_372{left:521px;bottom:614px;letter-spacing:-0.12px;}
#tp_372{left:521px;bottom:597px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#tq_372{left:521px;bottom:580px;letter-spacing:-0.12px;}
#tr_372{left:521px;bottom:564px;letter-spacing:-0.13px;}
#ts_372{left:521px;bottom:547px;letter-spacing:-0.12px;}
#tt_372{left:189px;bottom:522px;letter-spacing:-0.14px;}
#tu_372{left:521px;bottom:522px;letter-spacing:-0.12px;}
#tv_372{left:189px;bottom:498px;letter-spacing:-0.16px;}
#tw_372{left:521px;bottom:498px;letter-spacing:-0.11px;}
#tx_372{left:521px;bottom:477px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ty_372{left:521px;bottom:460px;letter-spacing:-0.13px;}
#tz_372{left:521px;bottom:443px;letter-spacing:-0.12px;}
#t10_372{left:189px;bottom:419px;letter-spacing:-0.15px;}
#t11_372{left:521px;bottom:419px;letter-spacing:-0.12px;}
#t12_372{left:189px;bottom:394px;letter-spacing:-0.15px;}
#t13_372{left:521px;bottom:394px;letter-spacing:-0.11px;}
#t14_372{left:521px;bottom:373px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t15_372{left:521px;bottom:356px;letter-spacing:-0.11px;}
#t16_372{left:189px;bottom:331px;letter-spacing:-0.15px;}
#t17_372{left:521px;bottom:331px;letter-spacing:-0.12px;}
#t18_372{left:189px;bottom:307px;letter-spacing:-0.14px;}
#t19_372{left:521px;bottom:307px;letter-spacing:-0.12px;}
#t1a_372{left:521px;bottom:286px;letter-spacing:-0.11px;}
#t1b_372{left:521px;bottom:269px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t1c_372{left:521px;bottom:252px;letter-spacing:-0.11px;}
#t1d_372{left:189px;bottom:228px;letter-spacing:-0.15px;}
#t1e_372{left:521px;bottom:228px;letter-spacing:-0.12px;}
#t1f_372{left:189px;bottom:203px;letter-spacing:-0.14px;}
#t1g_372{left:521px;bottom:203px;letter-spacing:-0.12px;}
#t1h_372{left:521px;bottom:182px;letter-spacing:-0.13px;}
#t1i_372{left:189px;bottom:157px;letter-spacing:-0.13px;}
#t1j_372{left:521px;bottom:157px;letter-spacing:-0.12px;}
#t1k_372{left:521px;bottom:136px;letter-spacing:-0.12px;}
#t1l_372{left:189px;bottom:111px;letter-spacing:-0.15px;}
#t1m_372{left:521px;bottom:111px;letter-spacing:-0.12px;}
#t1n_372{left:141px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1o_372{left:227px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1p_372{left:232px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1q_372{left:634px;bottom:1068px;letter-spacing:0.11px;}
#t1r_372{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t1s_372{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t1t_372{left:222px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1u_372{left:241px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1v_372{left:450px;bottom:1028px;letter-spacing:-0.13px;}
#t1w_372{left:638px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1x_372{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t1y_372{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_372{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_372{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_372{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_372{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_372{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts372" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg372Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg372" style="-webkit-user-select: none;"><object width="935" height="1210" data="372/372.svg" type="image/svg+xml" id="pdf372" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_372" class="t s1_372">2-356 </span><span id="t2_372" class="t s1_372">Vol. 4 </span>
<span id="t3_372" class="t s2_372">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_372" class="t s3_372">2:0 </span><span id="t5_372" class="t s3_372">Package C-State Limit (R/W) </span>
<span id="t6_372" class="t s3_372">Specifies the lowest C-state for the package. This </span>
<span id="t7_372" class="t s3_372">feature does not limit the processor core C-state. The </span>
<span id="t8_372" class="t s3_372">power-on default value from bit[2:0] of this register </span>
<span id="t9_372" class="t s3_372">reports the deepest package C-state the processor is </span>
<span id="ta_372" class="t s3_372">capable to support when manufactured. It is </span>
<span id="tb_372" class="t s3_372">recommended that BIOS always read the power-on </span>
<span id="tc_372" class="t s3_372">default value reported from this bit field to determine </span>
<span id="td_372" class="t s3_372">the supported deepest C-state on the processor and </span>
<span id="te_372" class="t s3_372">leave it as default without changing it. </span>
<span id="tf_372" class="t s3_372">000b - C0/C1 (No package C-state support) </span>
<span id="tg_372" class="t s3_372">001b - C2 </span>
<span id="th_372" class="t s3_372">010b - C6 (non retention)* </span>
<span id="ti_372" class="t s3_372">011b - C6 (Retention)* </span>
<span id="tj_372" class="t s3_372">100b - Reserved </span>
<span id="tk_372" class="t s3_372">101b - Reserved </span>
<span id="tl_372" class="t s3_372">110b - Reserved </span>
<span id="tm_372" class="t s3_372">111b - No package C-state limit. All C-States supported </span>
<span id="tn_372" class="t s3_372">by the processor are available. </span>
<span id="to_372" class="t s3_372">Note: C6 retention mode provides more power saving </span>
<span id="tp_372" class="t s3_372">than C6 non-retention mode. Limiting the package to C6 </span>
<span id="tq_372" class="t s3_372">non retention mode does prevent the </span>
<span id="tr_372" class="t s3_372">MSR_PKG_C6_RESIDENCY counter (MSR 3F9h) from </span>
<span id="ts_372" class="t s3_372">being incremented. </span>
<span id="tt_372" class="t s3_372">9:3 </span><span id="tu_372" class="t s3_372">Reserved </span>
<span id="tv_372" class="t s3_372">10 </span><span id="tw_372" class="t s3_372">I/O MWAIT Redirection Enable (R/W) </span>
<span id="tx_372" class="t s3_372">When set, will map IO_read instructions sent to IO </span>
<span id="ty_372" class="t s3_372">registers at MSR_PMG_IO_CAPTURE_BASE[15:0] to </span>
<span id="tz_372" class="t s3_372">MWAIT instructions. </span>
<span id="t10_372" class="t s3_372">14:11 </span><span id="t11_372" class="t s3_372">Reserved </span>
<span id="t12_372" class="t s3_372">15 </span><span id="t13_372" class="t s3_372">CFG Lock (R/O) </span>
<span id="t14_372" class="t s3_372">When set, locks bits [15:0] of this register for further </span>
<span id="t15_372" class="t s3_372">writes until the next reset occurs. </span>
<span id="t16_372" class="t s3_372">25 </span><span id="t17_372" class="t s3_372">Reserved </span>
<span id="t18_372" class="t s3_372">26 </span><span id="t19_372" class="t s3_372">C1 State Auto Demotion Enable (R/W) </span>
<span id="t1a_372" class="t s3_372">When set, the processor will conditionally demote </span>
<span id="t1b_372" class="t s3_372">C3/C6/C7 requests to C1 based on uncore auto-demote </span>
<span id="t1c_372" class="t s3_372">information. </span>
<span id="t1d_372" class="t s3_372">27 </span><span id="t1e_372" class="t s3_372">Reserved </span>
<span id="t1f_372" class="t s3_372">28 </span><span id="t1g_372" class="t s3_372">C1 State Auto Undemotion Enable (R/W) </span>
<span id="t1h_372" class="t s3_372">When set, enables Undemotion from Demoted C1. </span>
<span id="t1i_372" class="t s3_372">29 </span><span id="t1j_372" class="t s3_372">PKG C-State Auto Demotion Enable (R/W) </span>
<span id="t1k_372" class="t s3_372">When set, enables Package C state demotion. </span>
<span id="t1l_372" class="t s3_372">63:30 </span><span id="t1m_372" class="t s3_372">Reserved </span>
<span id="t1n_372" class="t s4_372">Table 2-53. </span><span id="t1o_372" class="t s4_372">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t1p_372" class="t s4_372">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t1q_372" class="t s4_372">(Contd.) </span>
<span id="t1r_372" class="t s5_372">Register </span>
<span id="t1s_372" class="t s5_372">Address </span><span id="t1t_372" class="t s5_372">Register Name / Bit Fields </span>
<span id="t1u_372" class="t s5_372">(Former MSR Name) </span>
<span id="t1v_372" class="t s5_372">Scope </span><span id="t1w_372" class="t s5_372">Bit Description </span>
<span id="t1x_372" class="t s5_372">Hex </span><span id="t1y_372" class="t s5_372">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
