$date
	Mon May 29 16:18:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 1 ! D7 $end
$var wire 1 " D6 $end
$var wire 1 # D5 $end
$var wire 1 $ D4 $end
$var wire 1 % D3 $end
$var wire 1 & D2 $end
$var wire 1 ' D1 $end
$var wire 1 ( D0 $end
$var reg 1 ) A0 $end
$var reg 1 * A1 $end
$var reg 1 + A2 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#20
0(
1'
1+
#40
1&
0'
0+
1*
#60
0&
1%
1+
#80
1$
0%
0+
0*
1)
#100
0$
1#
1+
#120
1"
0#
0+
1*
#140
0"
1!
1+
#160
