    7.497385] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.497418] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.497450] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497483] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497516] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497548] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497581] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497614] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497646] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497679] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497712] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.497744] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.497776] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.497808] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.497841] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.497873] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.497904] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.497936] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.497968] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498000] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498033] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498066] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498098] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498131] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498164] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498196] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498229] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498262] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498294] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498327] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498360] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498392] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.498434] RTW: hal_com_config_channel_plan chplan:0x20
[    7.582314] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.582328] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.582335] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.582341] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.582348] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.582355] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.582362] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.582368] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.582374] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.583585] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.603540] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.616672] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.632193] RTW: module init ret=0
[    8.261903] RTW: txpath=0x1, rxpath=0x1
[    8.261915] RTW: txpath_1ss:0x1, num:1
[    8.348092] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.033096] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.241727] RTW: start auth
[   10.246125] RTW: auth success, start assoc
[   10.251385] RTW: assoc success
[   10.251477] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.252953] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.252964] RTW: mac_id : 0
[   10.252969] RTW: wireless_mode : 0x0b
[   10.252975] RTW: mimo_type : 0
[   10.252980] RTW: static smps : N
[   10.252986] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.252992] RTW: rate_id : 3
[   10.252998] RTW: rssi : -1 (%), rssi_level : 0
[   10.253004] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.253010] RTW: disable_ra : N, disable_pt : N
[   10.253015] RTW: is_noisy : N
[   10.253021] RTW: txrx_state : 0
[   10.253027] RTW: curr_tx_rate : CCK_1M (L)
[   10.253032] RTW: curr_tx_bw : 20MHz
[   10.253038] RTW: curr_retry_ratio : 0
[   10.253043] RTW: ra_mask : 0x00000000000fffff
[   10.253043] 
[   10.256244] RTW: recv eapol packet 1/4
[   10.257401] RTW: send eapol packet 2/4
[   10.262816] RTW: recv eapol packet 3/4
[   10.263183] RTW: send eapol packet 4/4
[   10.264359] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.264655] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   12.128822] codec_codec_ctl: set repaly channel...
[   12.128860] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   12.128867] codec_codec_ctl: set sample rate...
[   12.128953] codec_codec_ctl: set device...
[   12.359183] codec_set_device: set device: speaker...
[   73.890043] ISP Register Monitor v1.3 initializing
[   73.890181] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   73.917474] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   73.919041] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   73.929252] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   75.642937] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   75.645391] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   75.645410] *** PROBE: ISP device allocated successfully: 80514000 ***
[   75.645426] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   75.645432] *** PROBE: ISP device mutex and spinlock initialized ***
[   75.645439] *** PROBE: Event callback structure initialized at 0x85f4c680 (offset 0xc from isp_dev) ***
[   75.645450] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   75.645457] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   75.645463] *** PROBE: Platform data: c06b6060 ***
[   75.645468] *** PROBE: Platform data validation passed ***
[   75.645474] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   75.645480] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   75.645485] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   75.645491] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   75.645496] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   75.666660] All ISP subdev platform drivers registered successfully
[   75.669784] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   75.669798] *** Registering platform device 0 from platform data ***
[   75.676469] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   75.676484] *** tx_isp_subdev_init: pdev=c06b5d40, sd=85217c00, ops=c06b6360 ***
[   75.676491] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   75.676498] *** tx_isp_subdev_init: ops=c06b6360, ops->core=c06b6394 ***
[   75.676504] *** tx_isp_subdev_init: ops->core->init=c066c2b8 ***
[   75.676511] *** tx_isp_subdev_init: Set sd->dev=c06b5d50, sd->pdev=c06b5d40 ***
[   75.676518] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   75.676524] tx_isp_module_init: Module initialized for isp-w00
[   75.676530] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   75.676536] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   75.676543] tx_isp_subdev_init: platform_get_resource returned c06b5e38 for device isp-w00
[   75.676551] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   75.676560] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   75.676567] isp_subdev_init_clks: Using platform data clock arrays: c06b5e28
[   75.676573] isp_subdev_init_clks: Using platform data clock configs
[   75.676580] Platform data clock[0]: name=cgu_isp, rate=100000000
[   75.676591] Clock cgu_isp: set rate 100000000 Hz, result=0
[   75.676598] Clock cgu_isp enabled successfully
[   75.676605] Platform data clock[1]: name=isp, rate=65535
[   75.676613] Clock isp enabled successfully
[   75.679288] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   75.679302] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   75.679312] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.679320] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   75.679331] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.679340] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   75.679354] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.679362] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.679372] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   75.679382] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   75.679392] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   75.679402] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   75.679411] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   75.679420] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   75.679430] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   75.679439] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   75.679448] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   75.679458] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   75.679468] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   75.679478] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   75.679488] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   75.681372] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   75.681388] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   75.681398] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   75.681407] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.681416] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.681426] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   75.681435] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   75.681445] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   75.681471] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   75.681480] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   75.681491] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   75.681500] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.681512] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.681521] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.681530] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   75.681540] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.681549] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.681558] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   75.681569] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   75.681578] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   75.681832] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   75.681841] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   75.681850] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   75.681860] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   75.681869] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   75.681878] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   75.681888] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   75.681898] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   75.681907] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   75.681916] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   75.681926] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   75.681935] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   75.681944] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   75.681954] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   75.681964] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   75.681973] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   75.681984] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   75.681993] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   75.682002] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   75.682012] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   75.682021] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   75.699173] CPM clock gates configured
[   75.699187] isp_subdev_init_clks: Successfully initialized 2 clocks
[   75.699197] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5d40, sd=85217c00, ourISPdev=80514000 ***
[   75.699206] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[   75.699212] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   75.699217] *** DEBUG: About to check device name matches ***
[   75.699224] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   75.699230] *** LINKED CSI device: 85217c00, regs: b0022000 ***
[   75.699237] *** CSI PROBE: Set dev_priv to csi_dev 85217c00 AFTER subdev_init ***
[   75.699243] *** CSI PROBE: Set host_priv to csi_dev 85217c00 AFTER subdev_init ***
[   75.699250] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   75.699256] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   75.699278] *** Platform device 0 (isp-w00) registered successfully ***
[   75.699284] *** Registering platform device 1 from platform data ***
[   75.709384] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   75.709398] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   75.709405] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   75.709411] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   75.709418] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   75.709424] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   75.709429] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   75.709435] *** VIC will operate in FULL mode with complete buffer operations ***
[   75.709440] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   75.709447] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   75.709453] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   75.709460] *** VIC PROBE: Stored vic_dev pointer 85f4e000 in subdev dev_priv ***
[   75.709466] *** VIC PROBE: Set host_priv to vic_dev 85f4e000 for Binary Ninja compatibility ***
[   75.709472] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   75.709479] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   75.709487] *** tx_isp_subdev_init: pdev=c06b5e58, sd=85f4e000, ops=c06b62e0 ***
[   75.709493] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   75.709500] *** tx_isp_subdev_init: ops=c06b62e0, ops->core=c06b62fc ***
[   75.709506] *** tx_isp_subdev_init: ops->core->init=c0681ddc ***
[   75.709512] *** tx_isp_subdev_init: Set sd->dev=c06b5e68, sd->pdev=c06b5e58 ***
[   75.709519] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   75.709526] tx_isp_module_init: Module initialized for isp-w02
[   75.709531] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   75.709540] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   75.709546] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   75.709556] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674958, thread=c0667584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[   75.709564] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674958, thread=c0667584 ***
[   75.711938] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   75.711950] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   75.711957] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   75.711966] tx_isp_subdev_init: platform_get_resource returned c06b5f50 for device isp-w02
[   75.711974] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   75.711983] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   75.711990] isp_subdev_init_clks: Using platform data clock arrays: c06b5f40
[   75.712003] isp_subdev_init_clks: Using platform data clock configs
[   75.712011] Platform data clock[0]: name=cgu_isp, rate=100000000
[   75.712020] Clock cgu_isp: set rate 100000000 Hz, result=0
[   75.712026] Clock cgu_isp enabled successfully
[   75.712032] Platform data clock[1]: name=isp, rate=65535
[   75.712040] Clock isp enabled successfully
[   75.738050] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   75.738066] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   75.738075] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   75.738084] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   75.738096] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   75.738106] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   75.738116] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   75.738125] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   75.738137] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   75.738146] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   75.738156] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   75.738165] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   75.738174] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   75.738184] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   75.738193] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   75.738202] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   75.738212] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   75.738221] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   75.738230] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   75.738240] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   75.738249] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   75.738258] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   75.738268] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   75.738277] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   75.738286] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   75.738296] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   75.738306] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   75.738321] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   75.738330] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   75.738340] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   75.739177] CPM clock gates configured
[   75.739185] isp_subdev_init_clks: Successfully initialized 2 clocks
[   75.739194] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5e58, sd=85f4e000, ourISPdev=80514000 ***
[   75.739202] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   75.739208] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   75.739214] *** DEBUG: About to check device name matches ***
[   75.739219] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   75.739226] *** DEBUG: Retrieved vic_dev from subdev data: 85f4e000 ***
[   75.739232] *** DEBUG: About to set ourISPdev->vic_dev = 85f4e000 ***
[   75.739238] *** DEBUG: ourISPdev before linking: 80514000 ***
[   75.739243] *** DEBUG: ourISPdev->vic_dev set to: 85f4e000 ***
[   75.739249] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   75.739255] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   75.739260] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   75.739268] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   75.739274] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   75.739280] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   75.739286] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   75.739306] *** Platform device 1 (isp-w02) registered successfully ***
d[   75.739312] *** Registering platform device 2 from platform data ***
[   75.749404] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   75.749420] *** tx_isp_subdev_init: pdev=c06b5c68, sd=8520ea00, ops=c06b71c4 ***
[   75.749426] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   75.749433] *** tx_isp_subdev_init: ops=c06b71c4, ops->core=c06b71e4 ***
[   75.749439] *** tx_isp_subdev_init: ops->core->init=c068e1e0 ***
[   75.749446] *** tx_isp_subdev_init: Set sd->dev=c06b5c78, sd->pdev=c06b5c68 ***
[   75.749452] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b71c4 ***
[   75.749459] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6360 ***
[   75.749465] tx_isp_module_init: Module initialized for isp-w01
[   75.749471] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   75.749480] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5c68, sd=8520ea00, ourISPdev=80514000 ***
[   75.749486] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   75.749492] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   75.749498] *** DEBUG: About to check device name matches ***
[   75.749503] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   75.749509] *** LINKED VIN device: 8520ea00 ***
[   75.749517] *** VIN SUBDEV OPS CONFIGURED: core=c06b71e4, video=c06b71d8, s_stream=c068e3d8 ***
[   75.749524] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   75.749530] *** VIN PROBE: Set dev_priv to vin_dev 8520ea00 AFTER subdev_init ***
[   75.749536] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   75.749554] *** Platform device 2 (isp-w01) registered successfully ***
[   75.749561] *** Registering platform device 3 from platform data ***
[   75.752130] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   75.752145] *** tx_isp_subdev_init: pdev=c06b5b28, sd=8520ec00, ops=c06b6414 ***
[   75.752152] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   75.752158] *** tx_isp_subdev_init: ops=c06b6414, ops->core=c06bd29c ***
[   75.752164] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   75.752171] *** tx_isp_subdev_init: Set sd->dev=c06b5b38, sd->pdev=c06b5b28 ***
[   75.752177] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6414 ***
[   75.752184] *** tx_isp_subdev_init: ops->sensor=c06bd290, csi_subdev_ops=c06b6360 ***
[   75.752190] tx_isp_module_init: Module initialized for isp-fs
[   75.752196] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   75.752203] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   75.752210] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   75.752216] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   75.752223] *** FS PROBE: Set dev_priv to fs_dev 8520ec00 AFTER subdev_init ***
[   75.752230] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   75.752249] *** Platform device 3 (isp-fs) registered successfully ***
[   75.752256] *** Registering platform device 4 from platform data ***
[   75.754736] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   75.754750] *** tx_isp_create_core_device: Creating ISP core device ***
[   75.754759] *** tx_isp_create_core_device: Core device created successfully: 85f4e400 ***
[   75.754766] *** CORE PROBE: Set dev_priv to core_dev 85f4e400 ***
[   75.754772] *** CORE PROBE: Set host_priv to core_dev 85f4e400 - PREVENTS BadVA CRASH ***
[   75.754779] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   75.754786] *** tx_isp_subdev_init: pdev=c06b59f0, sd=85f4e400, ops=c06b6118 ***
[   75.754793] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   75.754800] *** tx_isp_subdev_init: ops=c06b6118, ops->core=c06b6144 ***
[   75.754806] *** tx_isp_subdev_init: ops->core->init=c067e92c ***
[   75.754812] *** tx_isp_subdev_init: Set sd->dev=c06b5a00, sd->pdev=c06b59f0 ***
[   75.754819] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   75.754826] tx_isp_module_init: Module initialized for isp-m0
[   75.754831] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
m[   75.754840] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   75.754846] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   75.754856] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674958, thread=c0667584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   75.754864] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674958, thread=c0667584 ***
[   75.757148] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   75.757160] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   75.757166] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   75.757175] tx_isp_subdev_init: platform_get_resource returned c06b5af0 for device isp-m0
[   75.757183] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   75.757194] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   75.757200] isp_subdev_init_clks: Using platform data clock arrays: c06b5ad8
[   75.757207] isp_subdev_init_clks: Using platform data clock configs
[   75.757214] Platform data clock[0]: name=cgu_isp, rate=100000000
[   75.757224] Clock cgu_isp: set rate 100000000 Hz, result=0
[   75.757230] Clock cgu_isp enabled successfully
[   75.757236] Platform data clock[1]: name=isp, rate=65535
[   75.757244] Clock isp enabled successfully
[   75.757250] Platform data clock[2]: name=csi, rate=65535
[   75.757258] Clock csi enabled successfully
[   75.779173] CPM clock gates configured
[   75.779186] isp_subdev_init_clks: Successfully initialized 3 clocks
[   75.779196] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b59f0, sd=85f4e400, ourISPdev=80514000 ***
[   75.779205] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   75.779210] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   75.779215] *** DEBUG: About to check device name matches ***
[   75.779222] *** DEBUG: CORE device name matched! Setting up Core device ***
[   75.779228] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   75.779235] *** tx_isp_link_core_device: Linking core device 85f4e400 to ISP device 80514000 ***
[   75.779241] *** tx_isp_link_core_device: Core device linked successfully ***
[   75.779248] *** Core subdev already registered at slot 3: 85f4e400 ***
[   75.779254] *** LINKED CORE device: 85f4e400 ***
[   75.779259] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   75.779265] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   75.779271] *** tx_isp_core_device_init: Initializing core device: 85f4e400 ***
[   75.779291] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   75.779297] *** tx_isp_core_device_init: Core device initialized successfully ***
[   75.779303] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   75.779310] *** tx_isp_link_core_device: Linking core device 85f4e400 to ISP device 80514000 ***
[   75.779316] *** tx_isp_link_core_device: Core device linked successfully ***
[   75.779322] *** Core subdev already registered at slot 3: 85f4e400 ***
[   75.779336] *** tx_isp_core_probe: Assigned frame_channels=85f4e800 to core_dev ***
[   75.779341] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   75.779347] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   75.779353] *** tx_isp_core_probe: Calling sensor_early_init ***
[   75.779359] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
	[   75.779364] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   75.779370] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   75.779377] ispcore_slake_module: VIC device=85f4e000, state=1ispcore_slake_module: Processing subdevices
[   75.779385] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[   75.779393] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   75.779400] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   75.779407] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   75.779412] ispcore_slake_module: CSI slake success
[   75.779416] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   75.779423] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f4e000 ***
[   75.779430] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f4e000, current state=1 ***
[   75.779436] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   75.779441] ispcore_slake_module: VIC slake success
[   75.779447] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   75.779452] ispcore_slake_module: Managing ISP clocks
[   75.779456] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   75.779463] ispcore_slake_module: Complete, result=0<6>[   75.779469] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   75.779475] *** tx_isp_core_probe: Core device setup complete ***
[   75.779480] ***   - Core device: 85f4e400 ***
[   75.779485] ***   - Channel count: 6 ***
[   75.779491] ***   - Linked to ISP device: 80514000 ***
[   75.779496] *** tx_isp_core_probe: Initializing core tuning system ***
[   75.779502] isp_core_tuning_init: Initializing tuning data structure
[   75.779514] isp_core_tuning_init: Tuning data structure initialized at 84d56000
[   75.779520] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   75.779525] *** SAFE: mode_flag properly initialized using struct member access ***
[   75.779531] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   75.779536] *** tx_isp_core_probe: Set platform driver data ***
[   75.779541] *** tx_isp_core_probe: Set global core device reference ***
[   75.779547] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   75.779552] ***   - Core device: 85f4e400 ***
[   75.779558] ***   - Tuning device: 84d56000 ***
[   75.779563] *** tx_isp_core_probe: Creating frame channel devices ***
[   75.779568] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   75.789355] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   75.791990] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   75.794509] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   75.797084] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   75.797095] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   75.797100] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   75.797106] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   75.797111] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   75.797120] tisp_code_create_tuning_node: Allocated dynamic major 251
[   75.809370] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   75.809381] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   75.809387] *** tx_isp_core_probe: Core probe completed successfully ***
[   75.809407] *** Platform device 4 (isp-m0) registered successfully ***
[   75.809414] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   75.809437] *** Created /proc/jz/isp directory ***
[   75.809445] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   75.809453] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   75.809460] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   75.809467] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683c20 ***
[   75.809475] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 85f4e000 for isp-w02 ***
[   75.809483] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   75.809490] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   75.809499] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   75.809508] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   75.809517] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   75.809523] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   75.809528] *** Misc device registration handled via main tx-isp device ***
[   75.809533] *** Misc device registration handled via main tx-isp device ***
[   75.809539] *** Misc device registration handled via main tx-isp device ***
[   75.809545] *** Misc device registration handled via main tx-isp device ***
[   75.809550] *** Misc device registration handled via main tx-isp device ***
[   75.809555] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   75.809564] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   75.809572] *** Frame channel 1 initialized: 640x360, state=2 ***
[   75.809577] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   75.809584] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f4e000 ***
[   75.809589] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   75.809595] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   75.809601] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   75.809607] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   75.809612] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   75.809617] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   75.809623] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   75.809629] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   75.809635] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   75.809640] *** PROBE: Binary Ninja reference implementation complete ***
[   75.812091] *** tx_isp_init: Platform device and driver registered successfully ***
[   75.824479] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   75.827290] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   75.827299] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   75.827309] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   75.829252] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   75.831089] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   75.831130] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   75.831139] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   76.801044] === gc2053 SENSOR MODULE INIT ===
[   76.803853] gc2053 I2C driver registered, waiting for device creation by ISP
[   78.924329] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   78.924343] === ISP Subdevice Array Status ===
[   78.924352]   [0]: isp-w00 (sd=85217c00)
[   78.924359]   [1]: isp-w02 (sd=85f4e000)
[   78.924365]   [2]: isp-w01 (sd=8520ea00)
[   78.924372]   [3]: isp-m0 (sd=85f4e400)
[   78.924377]   [4]: (empty)
[   78.924383]   [5]: (empty)
[   78.924387]   [6]: (empty)
[   78.924393]   [7]: (empty)
[   78.924397]   [8]: (empty)
[   78.924403]   [9]: (empty)
[   78.924408]   [10]: (empty)
[   78.924413]   [11]: (empty)
[   78.924418]   [12]: (empty)
[   78.924423]   [13]: (empty)
[   78.924428]   [14]: (empty)
[   78.924433]   [15]: (empty)
[   78.924438] === End Subdevice Array ===
[   78.924445] *** tx_isp_open: Found core subdev 85f4e400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   78.924452] *** DEBUG: core_sd->dev_priv=85f4e400, core_sd->host_priv=85f4e400 ***
[   78.924459] *** DEBUG: core_sd->pdev=c06b59f0, core_sd->ops=c06b6118 ***
[   78.924465] *** ispcore_core_ops_init: ENTRY - sd=85f4e400, on=1 ***
[   78.924473] *** ispcore_core_ops_init: sd->dev_priv=85f4e400, sd->host_priv=85f4e400 ***
[   78.924479] *** ispcore_core_ops_init: sd->pdev=c06b59f0, sd->ops=c06b6118 ***
[   78.924486] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   78.924491] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   78.924499] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.924505] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   78.924511] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   78.924516] *** ispcore_core_ops_init: s0 (core_dev) = 85f4e400 from sd->host_priv ***
[   78.924524] ispcore_core_ops_init: core_dev=85f4e400, vic_dev=85f4e000, vic_state=1
[   78.924529] ispcore_core_ops_init: Complete, result=0<6>[   78.924534] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   78.924540] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   78.929472] ISP IOCTL: cmd=0x805056c1 arg=0x772c2d60
[   78.929488] subdev_sensor_ops_ioctl: cmd=0x2000000
[   78.929494] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   78.929500] *** Creating I2C sensor device on adapter 0 ***
[   78.929509] *** Creating I2C device: gc2053 at 0x37 ***
[   78.929514] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   78.929522] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   78.929528] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   78.932321] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   78.939387] === GC2053 SENSOR PROBE START ===
[   78.939404] sensor_probe: client=85e3bc00, addr=0x37, adapter=84074c10 (i2c0)
[   78.939410] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   78.939416] Requesting reset GPIO 18
[   78.939424] GPIO reset sequence: HIGH -> LOW -> HIGH
[   79.169172] GPIO reset sequence completed successfully
[   79.169185] === GPIO INITIALIZATION COMPLETE ===
[   79.169195] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   79.169211] sensor_probe: data_interface=1, sensor_max_fps=30
[   79.169216] sensor_probe: MIPI 30fps
[   79.169223] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   79.169231] *** tx_isp_subdev_init: pdev=c06e0168, sd=85f2f400, ops=c06e0248 ***
[   79.169238] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   79.169245] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[   79.169251] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[   79.169257] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[   79.169265] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[   79.169271] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   79.169278] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85f2f400 ***
[   79.169285] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[   79.169291] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   79.169297] tx_isp_module_init: Module initialized for (null)
[   79.169303] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   79.169311] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=85f2f400, ourISPdev=80514000 ***
[   79.169319] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[   79.169325] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   79.169330] *** DEBUG: About to check device name matches ***
[   79.169337] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   79.169344] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   79.169351] *** SENSOR subdev: 85f2f400, ops: c06e0248 ***
[   79.169356] *** SENSOR ops->sensor: c06e025c ***
[   79.169361] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   79.169367] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   79.169444] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   79.169453] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   79.169459] sensor_probe: I2C client association complete
[   79.169468]   sd=85f2f400, client=85e3bc00, addr=0x37, adapter=i2c0
[   79.169473] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   79.169482] sensor_read: reg=0xf0, client=85e3bc00, adapter=i2c0, addr=0x37
[   79.176745] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   79.176757] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   79.176763] *** SUCCESS: I2C communication working after GPIO reset! ***
[   79.176773] sensor_read: reg=0xf1, client=85e3bc00, adapter=i2c0, addr=0x37
[   79.177215] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   79.177227] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   79.177232] === I2C COMMUNICATION TEST COMPLETE ===
[   79.177240] Registering gc2053 with ISP framework (sd=85f2f400, sensor=85f2f400)
[   79.177246] gc2053 registered with ISP framework successfully
[   79.177269] *** MIPS-SAFE: I2C device created successfully at 0x85e3bc00 ***
[   79.177275] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   79.177281] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   79.177288] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   79.177295] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   79.177336] ISP IOCTL: cmd=0xc050561a arg=0x7fa90598
[   79.177343] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   79.177350] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   79.177358] ISP IOCTL: cmd=0xc050561a arg=0x7fa90598
[   79.177363] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   79.177370] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   79.177377] ISP IOCTL: cmd=0xc0045627 arg=0x7fa905f0
[   79.177388] ISP IOCTL: cmd=0x800856d5 arg=0x7fa905e8
[   79.177394] TX_ISP_GET_BUF: IOCTL handler called
[   79.177401] TX_ISP_GET_BUF: core_dev=85f4e400, isp_dev=80514000
[   79.177407] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   79.177414] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
root@ing-wyze-cam3-a000 ~# dmesg 
[   79.369746] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   79.369751] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   79.369757] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   79.369762] *** This should eliminate green frames by enabling proper color processing ***
[   79.369769] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   79.369776] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   79.369782] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   79.369789] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   79.369796] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   79.369802] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   79.369809] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   79.369816] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   79.369822] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   79.369828] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   79.369833] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   79.369838] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   79.369844] *** tisp_init: Standard tuning parameters loaded successfully ***
[   79.369849] *** tisp_init: Custom tuning parameters loaded successfully ***
[   79.369856] tisp_set_csc_version: Setting CSC version 0
[   79.369862] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   79.369869] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   79.369874] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   79.369881] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   79.369888] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   79.369894] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   79.369899] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   79.369906] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   79.369912] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   79.369917] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   79.369924] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   79.369930] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   79.369936] *** tisp_init: ISP processing pipeline fully enabled ***
[   79.369942] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   79.369949] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   79.369954] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   79.369961] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   79.369968] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   79.369973] tisp_init: ISP memory buffers configured
[   79.369978] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   79.369986] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   79.369994] tiziano_ae_params_refresh: Refreshing AE parameters
[   79.370005] tiziano_ae_params_refresh: AE parameters refreshed
[   79.370010] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   79.370017] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   79.370022] tiziano_ae_para_addr: Setting up AE parameter addresses
[   79.370028] tiziano_ae_para_addr: AE parameter addresses configured
[   79.370034] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   79.370041] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   79.370048] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   79.370055] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   79.370062] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   79.370069] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   79.370076] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   79.370082] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b712814 (Binary Ninja EXACT) ***
[   79.370090] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   79.370096] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   79.370103] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   79.370110] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   79.370116] tiziano_ae_set_hardware_param: Parameters written to AE0
[   79.370122] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   79.370128] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   79.370135] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   79.370142] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   79.370148] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   79.370154] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   79.370161] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   79.370168] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   79.370174] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   79.370181] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   79.370188] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   79.370194] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   79.370200] tiziano_ae_set_hardware_param: Parameters written to AE1
[   79.370206] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   79.370214] *** system_irq_func_set: Registered handler c0685a38 at index 10 ***
[   79.388059] *** system_irq_func_set: Registered handler c0685b50 at index 27 ***
[   79.406044] *** system_irq_func_set: Registered handler c0685a38 at index 26 ***
[   79.415300] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   79.415314] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   79.415324] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   79.415333] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   79.415354] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 3730.000 ms)
[   79.417484] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
[   79.419168] *** system_irq_func_set: Registered handler c0685c38 at index 29 ***
[   79.437232] *** system_irq_func_set: Registered handler c0685bc4 at index 28 ***
[   79.449172] *** system_irq_func_set: Registered handler c0685cac at index 30 ***
[   79.456804] *** system_irq_func_set: Registered handler c0685d00 at index 20 ***
[   79.484734] *** system_irq_func_set: Registered handler c0685d54 at index 18 ***
[   79.494800] *** system_irq_func_set: Registered handler c0685da8 at index 31 ***
[   79.514996] *** system_irq_func_set: Registered handler c0685dfc at index 11 ***
[   79.528777] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   79.528800] tiziano_deflicker_expt: Generated 119 LUT entries
[   79.528806] tisp_event_set_cb: Setting callback for event 1
[   79.528814] tisp_event_set_cb: Event 1 callback set to c0685638
[   79.528820] tisp_event_set_cb: Setting callback for event 6
[   79.528826] tisp_event_set_cb: Event 6 callback set to c0684b98
[   79.528832] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   79.528838] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   79.528845] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   79.528852] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   79.528860] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   79.528865] tiziano_awb_init: AWB hardware blocks enabled
[   79.528870] tiziano_gamma_init: Initializing Gamma processing
[   79.528876] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   79.528935] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   79.528941] tiziano_gib_init: Initializing GIB processing
[   79.528946] tiziano_lsc_init: Initializing LSC processing
[   79.528952] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   79.528958] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   79.528965] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   79.528972] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   79.528977] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   79.529038] tiziano_ccm_init: Initializing Color Correction Matrix
[   79.529043] tiziano_ccm_init: Using linear CCM parameters
[   79.529049] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   79.529056] jz_isp_ccm: EV=64, CT=9984
[   79.529062] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   79.529068] cm_control: saturation=128
[   79.529073] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   79.529080] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   79.529085] tiziano_ccm_init: CCM initialized successfully
[   79.529090] tiziano_dmsc_init: Initializing DMSC processing
[   79.529096] tiziano_sharpen_init: Initializing Sharpening
[   79.529101] tiziano_sharpen_init: Using linear sharpening parameters
[   79.529106] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   79.529113] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   79.529185] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   79.529214] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   79.529221] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   79.529226] tiziano_sharpen_init: Sharpening initialized successfully
[   79.529232] tiziano_sdns_init: Initializing SDNS processing
[   79.529240] tiziano_sdns_init: Using linear SDNS parameters
[   79.529246] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   79.529253] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   79.529259] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   79.529292] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   79.529298] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   79.529304] tiziano_sdns_init: SDNS processing initialized successfully
[   79.529310] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   79.529316] tiziano_mdns_init: Using linear MDNS parameters
[   79.529326] tiziano_mdns_init: MDNS processing initialized successfully
[   79.529331] tiziano_clm_init: Initializing CLM processing
[   79.529336] tiziano_dpc_init: Initializing DPC processing
[   79.529342] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   79.529348] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   79.529355] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   79.529360] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   79.529375] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   79.529382] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   79.529388] tiziano_hldc_init: Initializing HLDC processing
[   79.529394] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   79.529400] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   79.529407] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   79.529414] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   79.529421] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   79.529428] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   79.529435] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   79.529442] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   79.529449] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   79.529456] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   79.529462] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   79.529470] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   79.529476] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   79.529482] tiziano_adr_params_refresh: Refreshing ADR parameters
[   79.529488] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   79.529493] tiziano_adr_params_init: Initializing ADR parameter arrays
[   79.529500] tisp_adr_set_params: Writing ADR parameters to registers
[   79.529532] tisp_adr_set_params: ADR parameters written to hardware
[   79.529538] tisp_event_set_cb: Setting callback for event 18
[   79.529545] tisp_event_set_cb: Event 18 callback set to c0685d54
[   79.529551] tisp_event_set_cb: Setting callback for event 2
[   79.529557] tisp_event_set_cb: Event 2 callback set to c0684834
[   79.529562] tiziano_adr_init: ADR processing initialized successfully
[   79.529569] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   79.529574] tiziano_bcsh_init: Initializing BCSH processing
[   79.529580] tiziano_ydns_init: Initializing YDNS processing
[   79.529584] tiziano_rdns_init: Initializing RDNS processing
[   79.529590] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   79.529604] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f78000 (Binary Ninja EXACT) ***
[   79.529611] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f79000 (Binary Ninja EXACT) ***
[   79.529618] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f7a000 (Binary Ninja EXACT) ***
[   79.529625] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f7b000 (Binary Ninja EXACT) ***
[   79.529632] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f7c000 (Binary Ninja EXACT) ***
[   79.529638] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f7c800 (Binary Ninja EXACT) ***
[   79.529646] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f7d000 (Binary Ninja EXACT) ***
[   79.529652] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f7d800 (Binary Ninja EXACT) ***
[   79.529659] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   79.529666] *** tisp_init: AE0 buffer allocated at 0x05f78000 ***
[   79.529672] *** CRITICAL FIX: data_b2f3c initialized to 0x85f78000 (prevents stack corruption) ***
[   79.529681] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1180000 (Binary Ninja EXACT) ***
d[   79.529688] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1181000 (Binary Ninja EXACT) ***
[   79.529695] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1182000 (Binary Ninja EXACT) ***
[   79.529702] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1183000 (Binary Ninja EXACT) ***
[   79.529709] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1184000 (Binary Ninja EXACT) ***
[   79.529716] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1184800 (Binary Ninja EXACT) ***
[   79.529723] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1185000 (Binary Ninja EXACT) ***
[   79.529730] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1185800 (Binary Ninja EXACT) ***
[   79.529736] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   79.529743] *** tisp_init: AE1 buffer allocated at 0x01180000 ***
[   79.529748] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   79.529754] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   79.529761] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   79.529767] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   79.529774] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   79.529779] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   79.529786] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   79.529795] tiziano_ae_params_refresh: Refreshing AE parameters
[   79.529806] tiziano_ae_params_refresh: AE parameters refreshed
[   79.529812] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   79.529818] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   79.529824] tiziano_ae_para_addr: Setting up AE parameter addresses
[   79.529830] tiziano_ae_para_addr: AE parameter addresses configured
[   79.529836] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   79.529843] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   79.529850] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   79.529857] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   79.529864] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   79.529871] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   79.529878] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   79.529885] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b712814 (Binary Ninja EXACT) ***
[   79.529892] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   79.529898] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   79.529905] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   79.529912] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   79.529918] tiziano_ae_set_hardware_param: Parameters written to AE0
[   79.529924] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   79.529930] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   79.529937] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   79.529944] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   79.529950] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   79.529957] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   79.529964] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   79.529970] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   79.529977] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   79.529984] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   79.529990] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   79.529997] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   79.530002] tiziano_ae_set_hardware_param: Parameters written to AE1
[   79.530008] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   79.530016] *** system_irq_func_set: Registered handler c0685a38 at index 10 ***
[   79.541798] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 3860.000 ms)
[   79.541814] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 3860.000 ms)
[   79.548052] *** system_irq_func_set: Registered handler c0685b50 at index 27 ***
[   79.567434] *** system_irq_func_set: Registered handler c0685a38 at index 26 ***
[   79.579298] *** system_irq_func_set: Registered handler c0685c38 at index 29 ***
[   79.597108] *** system_irq_func_set: Registered handler c0685bc4 at index 28 ***
[   79.609170] *** system_irq_func_set: Registered handler c0685cac at index 30 ***
[   79.627456] *** system_irq_func_set: Registered handler c0685d00 at index 20 ***
[   79.642854] *** system_irq_func_set: Registered handler c0685d54 at index 18 ***
[   79.659191] *** system_irq_func_set: Registered handler c0685da8 at index 31 ***
[   79.677018] *** system_irq_func_set: Registered handler c0685dfc at index 11 ***
[   79.689194] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   79.689216] tiziano_deflicker_expt: Generated 119 LUT entries
[   79.689224] tisp_event_set_cb: Setting callback for event 1
[   79.689231] tisp_event_set_cb: Event 1 callback set to c0685638
[   79.689236] tisp_event_set_cb: Setting callback for event 6
[   79.689243] tisp_event_set_cb: Event 6 callback set to c0684b98
[   79.689249] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   79.689254] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   79.689262] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   79.689269] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   79.689276] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   79.689281] tiziano_awb_init: AWB hardware blocks enabled
[   79.689286] tiziano_gamma_init: Initializing Gamma processing
[   79.689292] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   79.689352] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   79.689358] tiziano_gib_init: Initializing GIB processing
[   79.689362] tiziano_lsc_init: Initializing LSC processing
[   79.689368] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   79.689374] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   79.689381] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   79.689388] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   79.689393] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   79.689450] tiziano_ccm_init: Initializing Color Correction Matrix
[   79.689456] tiziano_ccm_init: Using linear CCM parameters
[   79.689462] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   79.689468] jz_isp_ccm: EV=64, CT=9984
[   79.689475] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   79.689480] cm_control: saturation=128
[   79.689486] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   79.689492] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   79.689498] tiziano_ccm_init: CCM initialized successfully
[   79.689503] tiziano_dmsc_init: Initializing DMSC processing
[   79.689508] tiziano_sharpen_init: Initializing Sharpening
[   79.689514] tiziano_sharpen_init: Using linear sharpening parameters
[   79.689519] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   79.689526] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   79.689532] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   79.689558] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   79.689565] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   79.689571] tiziano_sharpen_init: Sharpening initialized successfully
[   79.689576] tiziano_sdns_init: Initializing SDNS processing
[   79.689584] tiziano_sdns_init: Using linear SDNS parameters
[   79.689590] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   79.689596] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   79.689602] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   79.689635] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   79.689642] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   79.689647] tiziano_sdns_init: SDNS processing initialized successfully
[   79.689654] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   79.689659] tiziano_mdns_init: Using linear MDNS parameters
[   79.689669] tiziano_mdns_init: MDNS processing initialized successfully
[   79.689674] tiziano_clm_init: Initializing CLM processing
[   79.689680] tiziano_dpc_init: Initializing DPC processing
[   79.689685] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   79.689691] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   79.689698] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   79.689704] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   79.689718] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   79.689725] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   79.689730] tiziano_hldc_init: Initializing HLDC processing
[   79.689737] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   79.689744] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   79.689750] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   79.689757] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   79.689764] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   79.689771] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   79.689778] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   79.689784] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   79.689792] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   79.689798] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   79.689805] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   79.689812] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   79.689819] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   79.689824] tiziano_adr_params_refresh: Refreshing ADR parameters
[   79.689830] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   79.689836] tiziano_adr_params_init: Initializing ADR parameter arrays
[   79.689842] tisp_adr_set_params: Writing ADR parameters to registers
[   79.689875] tisp_adr_set_params: ADR parameters written to hardware
[   79.689881] tisp_event_set_cb: Setting callback for event 18
[   79.689887] tisp_event_set_cb: Event 18 callback set to c0685d54
[   79.689893] tisp_event_set_cb: Setting callback for event 2
[   79.689900] tisp_event_set_cb: Event 2 callback set to c0684834
[   79.689904] tiziano_adr_init: ADR processing initialized successfully
[   79.689911] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   79.689916] tiziano_bcsh_init: Initializing BCSH processing
[   79.689922] tiziano_ydns_init: Initializing YDNS processing
[   79.689927] tiziano_rdns_init: Initializing RDNS processing
[   79.689932] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   79.689937] tisp_event_init: Initializing ISP event system
[   79.689944] tisp_event_init: SAFE event system initialized with 20 nodes
[   79.689950] tisp_event_set_cb: Setting callback for event 4
[   79.689956] tisp_event_set_cb: Event 4 callback set to c0684860
[   79.689962] tisp_event_set_cb: Setting callback for event 5
[   79.689968] tisp_event_set_cb: Event 5 callback set to c0684d28
[   79.689974] tisp_event_set_cb: Setting callback for event 7
[   79.689980] tisp_event_set_cb: Event 7 callback set to c06848f4
[   79.689986] tisp_event_set_cb: Setting callback for event 9
[   79.689992] tisp_event_set_cb: Event 9 callback set to c068497c
[   79.689998] tisp_event_set_cb: Setting callback for event 8
[   79.690004] tisp_event_set_cb: Event 8 callback set to c0684a40
[   79.690010] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   79.690016] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   79.690022] tisp_param_operate_init: Initializing parameter operations
[   79.690030] tisp_netlink_init: Initializing netlink communication
[   79.690035] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   79.690065] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   79.690076] tisp_netlink_init: Netlink socket created successfully
[   79.690082] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   79.690088] tisp_code_create_tuning_node: Device already created, skipping
[   79.690094] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   79.690100] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   79.690106] *** ispcore_core_ops_init: Second tisp_init completed ***
[   79.690112] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   79.690120] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   79.690128] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   79.690134] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   79.690140] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   79.690146] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   79.690150] ispcore_core_ops_init: Complete, result=0<6>[   79.690158] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   79.690164] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   79.690170] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.690180] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   79.690187] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   79.690194] VIN: tx_isp_vin_init: a0 (sensor) = 85f2f400
[   79.690200] VIN: tx_isp_vin_init: using VIN device from global ISP: 8520ea00
[   79.690206] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   79.690214] *** SENSOR_INIT: gc2053 enable=1 ***
[   79.690220] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   79.690226] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   79.690232] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   79.690238] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   79.690244] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   79.690250] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   79.690257] *** vic_core_ops_init: ENTRY - sd=85f4e000, enable=1 ***
[   79.690263] *** vic_core_ops_init: vic_dev=85f4e000, current state check ***
[   79.690270] *** vic_core_ops_init: current_state=3, enable=1 ***
[   79.690276] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   79.690284] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[   79.690290] *** VIC device final state set to 2 (fully activated) ***
[   79.690295] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   79.690301] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   79.690307] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   79.690314] *** vic_core_ops_init: ENTRY - sd=85f4e000, enable=1 ***
[   79.690320] *** vic_core_ops_init: vic_dev=85f4e000, current state check ***
[   79.690326] *** vic_core_ops_init: current_state=2, enable=1 ***
[   79.690332] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   79.690338] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   79.690343] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   79.690349] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
m[   79.690355] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   79.690362] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   79.690368] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   79.690374] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   79.690380] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   79.690386] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   79.690392] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   79.690398] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   79.690406] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   79.690412] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   79.690418] *** tx_vic_enable_irq: completed successfully ***
[   79.690423] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   79.690429] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   79.690435] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   79.690443] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   79.690450] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[   79.690456] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   79.690462] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   79.690468] *** vic_core_ops_init: ENTRY - sd=85f4e000, enable=1 ***
[   79.690474] *** vic_core_ops_init: vic_dev=85f4e000, current state check ***
[   79.690480] *** vic_core_ops_init: current_state=3, enable=1 ***
[   79.690486] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   79.690491] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   79.690517] *** ispcore_core_ops_init: ENTRY - sd=85f4e400, on=1 ***
[   79.690525] *** ispcore_core_ops_init: sd->dev_priv=85f4e400, sd->host_priv=85f4e400 ***
[   79.690532] *** ispcore_core_ops_init: sd->pdev=c06b59f0, sd->ops=c06b6118 ***
[   79.690538] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   79.690543] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   79.690551] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.690559] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   79.690565] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   79.690571] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   79.690576] *** ispcore_core_ops_init: s0 (core_dev) = 85f4e400 from sd->host_priv ***
[   79.690584] ispcore_core_ops_init: core_dev=85f4e400, vic_dev=85f4e000, vic_state=3
[   79.690588] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   79.690597] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   79.690605] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.690612] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   79.690619] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   79.690624] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   79.690629] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   79.690634] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   79.690642] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   79.690648] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   79.690654] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   79.690659] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   79.690664] tisp_event_init: Initializing ISP event system
[   79.690671] tisp_event_init: SAFE event system initialized with 20 nodes
[   79.690677] tisp_event_set_cb: Setting callback for event 4
[   79.690684] tisp_event_set_cb: Event 4 callback set to c0684860
[   79.690690] tisp_event_set_cb: Setting callback for event 5
[   79.690696] tisp_event_set_cb: Event 5 callback set to c0684d28
[   79.690702] tisp_event_set_cb: Setting callback for event 7
[   79.690708] tisp_event_set_cb: Event 7 callback set to c06848f4
[   79.690714] tisp_event_set_cb: Setting callback for event 9
[   79.690720] tisp_event_set_cb: Event 9 callback set to c068497c
[   79.690726] tisp_event_set_cb: Setting callback for event 8
[   79.690732] tisp_event_set_cb: Event 8 callback set to c0684a40
[   79.690739] *** system_irq_func_set: Registered handler c067d588 at index 13 ***
[   79.708608] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   79.708623] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   79.708630] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   79.708637] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   79.708644] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   79.708651] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   79.708658] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   79.708665] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   79.708672] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   79.708679] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   79.708686] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   79.708692] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   79.708700] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   79.708706] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   79.708713] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   79.708720] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   79.708726] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   79.708732] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   79.708739] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   79.708746] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   79.708752] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   79.708760] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   79.708765] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   79.708770] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   79.708777] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   79.708784] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   79.708791] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   79.708798] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   79.708804] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   79.708811] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   79.708818] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   79.708825] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***	
[   79.708830] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   79.708838] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   79.708844] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   79.708851] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   79.708858] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   79.708864] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   79.708871] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   79.708878] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   79.708884] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   79.708891] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   79.708898] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   79.708904] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   79.708912] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   79.708919] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   79.708926] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   79.708932] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   79.708938] *** tisp_init: ISP control register set to enable processing pipeline ***
[   79.708944] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   79.708950] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   79.708957] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   79.708963] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   79.708969] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   79.708976] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   79.708985] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   79.716434] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   79.716439] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   79.724152] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[   79.731603] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   79.739316] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   79.746860] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   79.753051] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   79.761130] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685a38 ***
[   79.769392] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   79.778637] ae0_interrupt_static: Processing AE0 static interrupt
[   79.778644] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   79.778650] ae0_interrupt_static: AE0 static interrupt processed
[   79.778656] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   79.786818] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   79.831944] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4150.000 ms)
[   79.831959] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4150.000 ms)
[   79.831976] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   79.834112] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 290.000 ms)
[   79.834122] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 290.000 ms)
[   79.893929] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   79.893945] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   79.893951] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   79.893957] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   79.893964] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   79.893972] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   79.893979] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   79.893985] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   79.893992] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   79.893999] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   79.894005] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   79.894011] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   79.894018] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   79.894025] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   79.894031] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   79.894038] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   79.894045] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   79.894051] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   79.894060] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   79.894067] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   79.894074] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   79.894081] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   79.894087] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   79.894094] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   79.894100] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   79.894105] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   79.894111] *** This should eliminate green frames by enabling proper color processing ***
[   79.894118] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   79.894125] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   79.894131] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   79.894138] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   79.894145] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   79.894151] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   79.894157] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   79.894164] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   79.894171] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   79.894177] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   79.894182] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   79.894187] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   79.894193] *** tisp_init: Standard tuning parameters loaded successfully ***
[   79.894199] *** tisp_init: Custom tuning parameters loaded successfully ***
[   79.894205] tisp_set_csc_version: Setting CSC version 0
[   79.894211] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   79.894218] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   79.894224] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   79.894231] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   79.894237] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   79.894243] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   79.894248] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   79.894255] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   79.894261] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   79.894267] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   79.894273] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   79.894280] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   79.894285] *** tisp_init: ISP processing pipeline fully enabled ***
[   79.894292] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   79.894323] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   79.894329] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   79.894336] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***

[   79.894343] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   79.894349] tisp_init: ISP memory buffers configured
[   79.894353] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   79.894361] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   79.894370] tiziano_ae_params_refresh: Refreshing AE parameters
[   79.894382] tiziano_ae_params_refresh: AE parameters refreshed
[   79.894387] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   79.894394] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   79.894399] tiziano_ae_para_addr: Setting up AE parameter addresses
[   79.894405] tiziano_ae_para_addr: AE parameter addresses configured
[   79.894411] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   79.894419] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   79.894425] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   79.894433] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   79.894439] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   79.894446] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   79.894453] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   79.894460] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b712814 (Binary Ninja EXACT) ***
[   79.894467] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   79.894474] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   79.894481] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   79.894487] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   79.894493] tiziano_ae_set_hardware_param: Parameters written to AE0
[   79.894499] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   79.894506] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   79.894513] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   79.894519] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   79.894526] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   79.894533] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   79.894539] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   79.894546] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   79.894553] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   79.894559] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   79.894565] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   79.894572] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   79.894578] tiziano_ae_set_hardware_param: Parameters written to AE1
[   79.894584] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   79.894592] *** system_irq_func_set: Registered handler c0685a38 at index 10 ***
[   79.902515] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[   79.902529] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[   79.909269] *** system_irq_func_set: Registered handler c0685b50 at index 27 ***
[   79.927109] *** system_irq_func_set: Registered handler c0685a38 at index 26 ***
[   79.947334] *** system_irq_func_set: Registered handler c0685c38 at index 29 ***
[   79.955011] *** system_irq_func_set: Registered handler c0685bc4 at index 28 ***
[   79.972787] *** system_irq_func_set: Registered handler c0685cac at index 30 ***
[   79.989255] *** system_irq_func_set: Registered handler c0685d00 at index 20 ***
[   80.004853] *** system_irq_func_set: Registered handler c0685d54 at index 18 ***
[   80.019197] *** system_irq_func_set: Registered handler c0685da8 at index 31 ***
[   80.037197] *** system_irq_func_set: Registered handler c0685dfc at index 11 ***
[   80.049184] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   80.049206] tiziano_deflicker_expt: Generated 119 LUT entries
[   80.049213] tisp_event_set_cb: Setting callback for event 1
[   80.049221] tisp_event_set_cb: Event 1 callback set to c0685638
[   80.049226] tisp_event_set_cb: Setting callback for event 6
[   80.049233] tisp_event_set_cb: Event 6 callback set to c0684b98
[   80.049238] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   80.049244] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   80.049251] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   80.049258] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   80.049265] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   80.049270] tiziano_awb_init: AWB hardware blocks enabled
[   80.049275] tiziano_gamma_init: Initializing Gamma processing
[   80.049281] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   80.049341] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   80.049346] tiziano_gib_init: Initializing GIB processing
[   80.049351] tiziano_lsc_init: Initializing LSC processing
[   80.049357] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   80.049363] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   80.049369] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   80.049377] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   80.049382] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   80.049439] tiziano_ccm_init: Initializing Color Correction Matrix
[   80.049444] tiziano_ccm_init: Using linear CCM parameters
[   80.049450] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   80.049457] jz_isp_ccm: EV=64, CT=9984
[   80.049463] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   80.049469] cm_control: saturation=128
[   80.049474] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   80.049480] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   80.049485] tiziano_ccm_init: CCM initialized successfully
[   80.049491] tiziano_dmsc_init: Initializing DMSC processing
[   80.049495] tiziano_sharpen_init: Initializing Sharpening
[   80.049501] tiziano_sharpen_init: Using linear sharpening parameters
[   80.049507] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   80.049513] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   80.049519] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   80.049545] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   80.049552] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   80.049557] tiziano_sharpen_init: Sharpening initialized successfully
[   80.049563] tiziano_sdns_init: Initializing SDNS processing
[   80.049571] tiziano_sdns_init: Using linear SDNS parameters
[   80.049576] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   80.049583] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   80.049589] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   80.049622] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   80.049629] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   80.049634] tiziano_sdns_init: SDNS processing initialized successfully
[   80.049641] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   80.049646] tiziano_mdns_init: Using linear MDNS parameters
[   80.049656] tiziano_mdns_init: MDNS processing initialized successfully
[   80.049661] tiziano_clm_init: Initializing CLM processing
[   80.049666] tiziano_dpc_init: Initializing DPC processing
[   80.049671] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   80.049677] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   80.049685] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   80.049690] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   80.049705] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   80.049711] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   80.049717] tiziano_hldc_init: Initializing HLDC processing
[   80.049723] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   80.049729] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   80.049736] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   80.049743] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   80.049750] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   80.049757] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   80.049763] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   80.049770] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   80.049777] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   80.049784] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   80.049791] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   80.049797] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   80.049805] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   80.049810] tiziano_adr_params_refresh: Refreshing ADR parameters
[   80.049815] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   80.049821] tiziano_adr_params_init: Initializing ADR parameter arrays
[   80.049828] tisp_adr_set_params: Writing ADR parameters to registers
[   80.049860] tisp_adr_set_params: ADR parameters written to hardware
[   80.049866] tisp_event_set_cb: Setting callback for event 18
[   80.049872] tisp_event_set_cb: Event 18 callback set to c0685d54
[   80.049878] tisp_event_set_cb: Setting callback for event 2
[   80.049884] tisp_event_set_cb: Event 2 callback set to c0684834
[   80.049889] tiziano_adr_init: ADR processing initialized successfully
[   80.049896] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   80.049901] tiziano_bcsh_init: Initializing BCSH processing
[   80.049906] tiziano_ydns_init: Initializing YDNS processing
[   80.049911] tiziano_rdns_init: Initializing RDNS processing
[   80.049917] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   80.049929] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x54f8000 (Binary Ninja EXACT) ***
[   80.049937] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x54f9000 (Binary Ninja EXACT) ***
[   80.049943] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x54fa000 (Binary Ninja EXACT) ***
[   80.049951] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x54fb000 (Binary Ninja EXACT) ***
[   80.049957] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x54fc000 (Binary Ninja EXACT) ***
[   80.049964] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x54fc800 (Binary Ninja EXACT) ***
[   80.049971] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x54fd000 (Binary Ninja EXACT) ***
[   80.049978] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x54fd800 (Binary Ninja EXACT) ***
[   80.049985] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   80.049991] *** tisp_init: AE0 buffer allocated at 0x054f8000 ***
[   80.049997] *** CRITICAL FIX: data_b2f3c initialized to 0x854f8000 (prevents stack corruption) ***
[   80.050005] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1190000 (Binary Ninja EXACT) ***
[   80.050012] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1191000 (Binary Ninja EXACT) ***
[   80.050019] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1192000 (Binary Ninja EXACT) ***
[   80.050026] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1193000 (Binary Ninja EXACT) ***
[   80.050033] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1194000 (Binary Ninja EXACT) ***
[   80.050039] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1194800 (Binary Ninja EXACT) ***
[   80.050047] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1195000 (Binary Ninja EXACT) ***
[   80.050053] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1195800 (Binary Ninja EXACT) ***
[   80.050060] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   80.050066] *** tisp_init: AE1 buffer allocated at 0x01190000 ***
[   80.050071] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   80.050078] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   80.050085] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   80.050090] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   80.050097] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   80.050102] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   80.050109] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   80.050117] tiziano_ae_params_refresh: Refreshing AE parameters
[   80.050128] tiziano_ae_params_refresh: AE parameters refreshed
[   80.050134] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   80.050140] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   80.050145] tiziano_ae_para_addr: Setting up AE parameter addresses
[   80.050151] tiziano_ae_para_addr: AE parameter addresses configured
[   80.050157] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   80.050164] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   80.050171] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   80.050177] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   80.050184] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   80.050191] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   80.050198] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   80.050205] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b712814 (Binary Ninja EXACT) ***
[   80.050211] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   80.050219] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   80.050225] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   80.050232] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   80.050237] tiziano_ae_set_hardware_param: Parameters written to AE0
[   80.050244] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   80.050250] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   80.050257] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   80.050263] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   80.050270] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   80.050276] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   80.050283] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   80.050289] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   80.050296] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   80.050302] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   80.050309] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   80.050315] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   80.050321] tiziano_ae_set_hardware_param: Parameters written to AE1
[   80.050327] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   80.050334] *** system_irq_func_set: Registered handler c0685a38 at index 10 ***
[   80.068139] *** system_irq_func_set: Registered handler c0685b50 at index 27 ***
[   80.088381] *** system_irq_func_set: Registered handler c0685a38 at index 26 ***
[   80.098449] *** system_irq_func_set: Registered handler c0685c38 at index 29 ***
[   80.118653] *** system_irq_func_set: Registered handler c0685bc4 at index 28 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   79.894145] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   79.894151] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   79.894157] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   79.894164] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   79.894171] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   79.894177] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   79.894182] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   79.894187] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   79.894193] *** tisp_init: Standard tuning parameters loaded successfully ***
[   79.894199] *** tisp_init: Custom tuning parameters loaded successfully ***
[   79.894205] tisp_set_csc_version: Setting CSC version 0
[   79.894211] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   79.894218] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   79.894224] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   79.894231] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   79.894237] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   79.894243] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   79.894248] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   79.894255] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   79.894261] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   79.894267] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   79.894273] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   79.894280] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   79.894285] *** tisp_init: ISP processing pipeline fully enabled ***
[   79.894292] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   79.894323] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   79.894329] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   79.894336] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   79.894343] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   79.894349] tisp_init: ISP memory buffers configured
[   79.894353] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   79.894361] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   79.894370] tiziano_ae_params_refresh: Refreshing AE parameters
[   79.894382] tiziano_ae_params_refresh: AE parameters refreshed
[   79.894387] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   79.894394] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   79.894399] tiziano_ae_para_addr: Setting up AE parameter addresses
[   79.894405] tiziano_ae_para_addr: AE parameter addresses configured
[   79.894411] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   79.894419] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   79.894425] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   79.894433] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   79.894439] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   79.894446] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   79.894453] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   79.894460] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b712814 (Binary Ninja EXACT) ***
[   79.894467] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   79.894474] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   79.894481] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   79.894487] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   79.894493] tiziano_ae_set_hardware_param: Parameters written to AE0
[   79.894499] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   79.894506] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   79.894513] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   79.894519] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   79.894526] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   79.894533] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   79.894539] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   79.894546] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   79.894553] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   79.894559] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   79.894565] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   79.894572] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   79.894578] tiziano_ae_set_hardware_param: Parameters written to AE1
[   79.894584] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   79.894592] *** system_irq_func_set: Registered handler c0685a38 at index 10 ***
[   79.902515] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[   79.902529] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[   79.909269] *** system_irq_func_set: Registered handler c0685b50 at index 27 ***
[   79.927109] *** system_irq_func_set: Registered handler c0685a38 at index 26 ***
[   79.947334] *** system_irq_func_set: Registered handler c0685c38 at index 29 ***
[   79.955011] *** system_irq_func_set: Registered handler c0685bc4 at index 28 ***
[   79.972787] *** system_irq_func_set: Registered handler c0685cac at index 30 ***
[   79.989255] *** system_irq_func_set: Registered handler c0685d00 at index 20 ***
[   80.004853] *** system_irq_func_set: Registered handler c0685d54 at index 18 ***
[   80.019197] *** system_irq_func_set: Registered handler c0685da8 at index 31 ***
[   80.037197] *** system_irq_func_set: Registered handler c0685dfc at index 11 ***
[   80.049184] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   80.049206] tiziano_deflicker_expt: Generated 119 LUT entries
[   80.049213] tisp_event_set_cb: Setting callback for event 1
[   80.049221] tisp_event_set_cb: Event 1 callback set to c0685638
[   80.049226] tisp_event_set_cb: Setting callback for event 6
[   80.049233] tisp_event_set_cb: Event 6 callback set to c0684b98
[   80.049238] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   80.049244] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   80.049251] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   80.049258] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   80.049265] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   80.049270] tiziano_awb_init: AWB hardware blocks enabled
[   80.049275] tiziano_gamma_init: Initializing Gamma processing
[   80.049281] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   80.049341] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   80.049346] tiziano_gib_init: Initializing GIB processing
[   80.049351] tiziano_lsc_init: Initializing LSC processing
[   80.049357] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   80.049363] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   80.049369] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   80.049377] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   80.049382] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   80.049439] tiziano_ccm_init: Initializing Color Correction Matrix
[   80.049444] tiziano_ccm_init: Using linear CCM parameters
[   80.049450] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   80.049457] jz_isp_ccm: EV=64, CT=9984
[   80.049463] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   80.049469] cm_control: saturation=128
[   80.049474] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   80.049480] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   80.049485] tiziano_ccm_init: CCM initialized successfully
[   80.049491] tiziano_dmsc_init: Initializing DMSC processing
[   80.049495] tiziano_sharpen_init: Initializing Sharpening
[   80.049501] tiziano_sharpen_init: Using linear sharpening parameters
[   80.049507] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   80.049513] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   80.049519] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   80.049545] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   80.049552] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   80.049557] tiziano_sharpen_init: Sharpening initialized successfully
[   80.049563] tiziano_sdns_init: Initializing SDNS processing
[   80.049571] tiziano_sdns_init: Using linear SDNS parameters
[   80.049576] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   80.049583] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   80.049589] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   80.049622] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   80.049629] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   80.049634] tiziano_sdns_init: SDNS processing initialized successfully
[   80.049641] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   80.049646] tiziano_mdns_init: Using linear MDNS parameters
[   80.049656] tiziano_mdns_init: MDNS processing initialized successfully
[   80.049661] tiziano_clm_init: Initializing CLM processing
[   80.049666] tiziano_dpc_init: Initializing DPC processing
[   80.049671] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   80.049677] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   80.049685] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   80.049690] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   80.049705] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   80.049711] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   80.049717] tiziano_hldc_init: Initializing HLDC processing
[   80.049723] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   80.049729] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   80.049736] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   80.049743] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   80.049750] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   80.049757] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   80.049763] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   80.049770] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   80.049777] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   80.049784] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   80.049791] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   80.049797] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   80.049805] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   80.049810] tiziano_adr_params_refresh: Refreshing ADR parameters
[   80.049815] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   80.049821] tiziano_adr_params_init: Initializing ADR parameter arrays
[   80.049828] tisp_adr_set_params: Writing ADR parameters to registers
[   80.049860] tisp_adr_set_params: ADR parameters written to hardware
[   80.049866] tisp_event_set_cb: Setting callback for event 18
[   80.049872] tisp_event_set_cb: Event 18 callback set to c0685d54
[   80.049878] tisp_event_set_cb: Setting callback for event 2
[   80.049884] tisp_event_set_cb: Event 2 callback set to c0684834
[   80.049889] tiziano_adr_init: ADR processing initialized successfully
[   80.049896] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   80.049901] tiziano_bcsh_init: Initializing BCSH processing
[   80.049906] tiziano_ydns_init: Initializing YDNS processing
[   80.049911] tiziano_rdns_init: Initializing RDNS processing
[   80.049917] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   80.049929] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x54f8000 (Binary Ninja EXACT) ***
[   80.049937] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x54f9000 (Binary Ninja EXACT) ***
[   80.049943] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x54fa000 (Binary Ninja EXACT) ***
[   80.049951] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x54fb000 (Binary Ninja EXACT) ***
[   80.049957] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x54fc000 (Binary Ninja EXACT) ***
[   80.049964] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x54fc800 (Binary Ninja EXACT) ***
[   80.049971] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x54fd000 (Binary Ninja EXACT) ***
[   80.049978] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x54fd800 (Binary Ninja EXACT) ***
[   80.049985] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   80.049991] *** tisp_init: AE0 buffer allocated at 0x054f8000 ***
[   80.049997] *** CRITICAL FIX: data_b2f3c initialized to 0x854f8000 (prevents stack corruption) ***
[   80.050005] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1190000 (Binary Ninja EXACT) ***
[   80.050012] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1191000 (Binary Ninja EXACT) ***
[   80.050019] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1192000 (Binary Ninja EXACT) ***
[   80.050026] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1193000 (Binary Ninja EXACT) ***
[   80.050033] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1194000 (Binary Ninja EXACT) ***
[   80.050039] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1194800 (Binary Ninja EXACT) ***
[   80.050047] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1195000 (Binary Ninja EXACT) ***
[   80.050053] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1195800 (Binary Ninja EXACT) ***
[   80.050060] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   80.050066] *** tisp_init: AE1 buffer allocated at 0x01190000 ***
[   80.050071] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   80.050078] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   80.050085] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   80.050090] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   80.050097] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   80.050102] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   80.050109] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   80.050117] tiziano_ae_params_refresh: Refreshing AE parameters
[   80.050128] tiziano_ae_params_refresh: AE parameters refreshed
[   80.050134] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   80.050140] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   80.050145] tiziano_ae_para_addr: Setting up AE parameter addresses
[   80.050151] tiziano_ae_para_addr: AE parameter addresses configured
[   80.050157] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   80.050164] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   80.050171] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   80.050177] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   80.050184] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   80.050191] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   80.050198] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   80.050205] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b712814 (Binary Ninja EXACT) ***
[   80.050211] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   80.050219] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   80.050225] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   80.050232] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   80.050237] tiziano_ae_set_hardware_param: Parameters written to AE0
[   80.050244] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   80.050250] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   80.050257] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   80.050263] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   80.050270] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   80.050276] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   80.050283] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   80.050289] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   80.050296] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   80.050302] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   80.050309] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   80.050315] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   80.050321] tiziano_ae_set_hardware_param: Parameters written to AE1
[   80.050327] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   80.050334] *** system_irq_func_set: Registered handler c0685a38 at index 10 ***
[   80.068139] *** system_irq_func_set: Registered handler c0685b50 at index 27 ***
[   80.088381] *** system_irq_func_set: Registered handler c0685a38 at index 26 ***
[   80.098449] *** system_irq_func_set: Registered handler c0685c38 at index 29 ***
[   80.118653] *** system_irq_func_set: Registered handler c0685bc4 at index 28 ***
[   80.137531] *** system_irq_func_set: Registered handler c0685cac at index 30 ***
[   80.147697] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   80.147713] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   80.155414] *** system_irq_func_set: Registered handler c0685d00 at index 20 ***
[   80.169197] *** system_irq_func_set: Registered handler c0685d54 at index 18 ***
[   80.187011] *** system_irq_func_set: Registered handler c0685da8 at index 31 ***
[   80.207198] *** system_irq_func_set: Registered handler c0685dfc at index 11 ***
[   80.214865] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   80.214883] tiziano_deflicker_expt: Generated 119 LUT entries
[   80.214889] tisp_event_set_cb: Setting callback for event 1
[   80.214896] tisp_event_set_cb: Event 1 callback set to c0685638
[   80.214901] tisp_event_set_cb: Setting callback for event 6
[   80.214908] tisp_event_set_cb: Event 6 callback set to c0684b98
[   80.214913] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   80.214919] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   80.214927] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   80.214934] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   80.214941] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   80.214946] tiziano_awb_init: AWB hardware blocks enabled
[   80.214951] tiziano_gamma_init: Initializing Gamma processing
[   80.214957] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   80.215016] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   80.215021] tiziano_gib_init: Initializing GIB processing
[   80.215027] tiziano_lsc_init: Initializing LSC processing
[   80.215032] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   80.215039] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   80.215045] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   80.215052] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   80.215057] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   80.215114] tiziano_ccm_init: Initializing Color Correction Matrix
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   80.215119] tiziano_ccm_init: Using linear CCM parameters
[   80.215125] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   80.215131] jz_isp_ccm: EV=64, CT=9984
[   80.215138] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   80.215144] cm_control: saturation=128
[   80.215149] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   80.215155] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   80.215161] tiziano_ccm_init: CCM initialized successfully
[   80.215166] tiziano_dmsc_init: Initializing DMSC processing
[   80.215171] tiziano_sharpen_init: Initializing Sharpening
[   80.215176] tiziano_sharpen_init: Using linear sharpening parameters
[   80.215182] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   80.215189] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   80.215195] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   80.215221] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   80.215227] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   80.215233] tiziano_sharpen_init: Sharpening initialized successfully
[   80.215239] tiziano_sdns_init: Initializing SDNS processing
[   80.215247] tiziano_sdns_init: Using linear SDNS parameters
[   80.215252] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   80.215259] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   80.215265] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   80.215297] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   80.215304] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   80.215309] tiziano_sdns_init: SDNS processing initialized successfully
[   80.215316] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   80.215321] tiziano_mdns_init: Using linear MDNS parameters
[   80.215331] tiziano_mdns_init: MDNS processing initialized successfully
[   80.215336] tiziano_clm_init: Initializing CLM processing
[   80.215341] tiziano_dpc_init: Initializing DPC processing
[   80.215347] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   80.215353] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   80.215359] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   80.215365] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   80.215379] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   80.215386] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   80.215391] tiziano_hldc_init: Initializing HLDC processing
[   80.215398] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   80.215405] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   80.215411] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   80.215418] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   80.215425] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   80.215431] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   80.215438] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   80.215445] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   80.215452] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   80.215459] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   80.215466] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   80.215473] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   80.215479] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   80.215485] tiziano_adr_params_refresh: Refreshing ADR parameters
[   80.215491] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   80.215496] tiziano_adr_params_init: Initializing ADR parameter arrays
[   80.215503] tisp_adr_set_params: Writing ADR parameters to registers
[   80.215535] tisp_adr_set_params: ADR parameters written to hardware
[   80.215541] tisp_event_set_cb: Setting callback for event 18
[   80.215547] tisp_event_set_cb: Event 18 callback set to c0685d54
[   80.215553] tisp_event_set_cb: Setting callback for event 2
[   80.215559] tisp_event_set_cb: Event 2 callback set to c0684834
[   80.215564] tiziano_adr_init: ADR processing initialized successfully
[   80.215571] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   80.215575] tiziano_bcsh_init: Initializing BCSH processing
[   80.215581] tiziano_ydns_init: Initializing YDNS processing
[   80.215586] tiziano_rdns_init: Initializing RDNS processing
[   80.215591] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   80.215596] tisp_event_init: Initializing ISP event system
[   80.215603] tisp_event_init: SAFE event system initialized with 20 nodes
[   80.215609] tisp_event_set_cb: Setting callback for event 4
[   80.215615] tisp_event_set_cb: Event 4 callback set to c0684860
[   80.215621] tisp_event_set_cb: Setting callback for event 5
[   80.215627] tisp_event_set_cb: Event 5 callback set to c0684d28
[   80.215633] tisp_event_set_cb: Setting callback for event 7
[   80.215639] tisp_event_set_cb: Event 7 callback set to c06848f4
[   80.215645] tisp_event_set_cb: Setting callback for event 9
[   80.215651] tisp_event_set_cb: Event 9 callback set to c068497c
[   80.215657] tisp_event_set_cb: Setting callback for event 8
[   80.215663] tisp_event_set_cb: Event 8 callback set to c0684a40
[   80.215669] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   80.215675] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   80.215681] tisp_param_operate_init: Initializing parameter operations
[   80.215688] tisp_netlink_init: Initializing netlink communication
[   80.215693] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   80.215725] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   80.215737] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   80.215749] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   80.215755] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   80.215761] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   80.215767] tisp_code_create_tuning_node: Device already created, skipping
[   80.215773] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   80.215779] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   80.215785] *** ispcore_core_ops_init: Second tisp_init completed ***
[   80.215791] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   80.215799] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   80.215807] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   80.215813] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   80.215819] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   80.215825] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   80.215829] ispcore_core_ops_init: Complete, result=0<6>[   80.215835] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   80.215841] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   80.215849] *** SENSOR_INIT: gc2053 enable=1 ***
[   80.215856] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   80.215862] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   80.215868] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   80.215873] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   80.215881] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   80.215887] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   80.215893] csi_video_s_stream: sd=85217c00, enable=1
[   80.215899] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.215907] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.215914] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.215920] csi_video_s_stream: Stream ON - CSI state set to 4
[   80.215925] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   80.215933] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   80.215940] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4e000, enable=1 ***
[   80.215946] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   80.215951] *** vic_core_s_stream: STREAM ON ***
[   80.215957] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   80.215962] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   80.215968] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.215975] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.215981] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.215987] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   80.215993] *** STREAMING: Configuring CPM registers for VIC access ***
[   80.239581] STREAMING: CPM clocks configured for VIC access
[   80.239595] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   80.239601] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   80.239608] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   80.239614] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   80.239621] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   80.239627] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   80.239633] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   80.239639] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   80.239647] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   80.239654] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   80.239661] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   80.239667] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   80.239673] *** VIC unlock: Commands written, checking VIC status register ***
[   80.239679] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   80.239685] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   80.239691] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   80.239697] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   80.239703] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   80.239708] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   80.239787] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   80.239795] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   80.239802] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   80.239809] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   80.239817] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   80.239823] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   80.239831] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   80.239837] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   80.239843] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   80.239849] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   80.239855] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   80.239861] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   80.239866] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   80.239873] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   80.239879] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   80.239885] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   80.239891] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   80.239897] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   80.239903] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   80.239910] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   80.239915] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   80.239924] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   80.239933] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   80.239939] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   80.239945] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   80.239953] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   80.239959] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   80.239965] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   80.239970] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   80.239976] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   80.239981] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   80.239987] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   80.239993] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   80.258297] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   80.278491] *** VIC IRQ: Got vic_dev=85f4e000 ***
[   80.283569] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f4e000 ***
[   80.299218] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   80.309187] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   80.314135] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   80.340297] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   80.353950] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.353966] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4620.000 ms)
[   80.353976] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   80.353985] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x30 (delta: 4620.000 ms)
[   80.354000] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.354015] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4620.000 ms)
[   80.354025] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4620.000 ms)
[   80.354041] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.356865] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4530.000 ms)
[   80.356875] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.356885] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4530.000 ms)
[   80.357010] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357019] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   80.357028] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   80.357037] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   80.357046] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   80.357055] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   80.357065] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   80.357073] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   80.357083] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   80.357092] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   80.357101] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   80.357110] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   80.357119] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   80.357129] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   80.357137] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357147] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   80.357156] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   80.357165] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357174] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   80.357183] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   80.357192] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357201] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   80.357211] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   80.357219] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   80.357229] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   80.357238] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   80.357247] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   80.357257] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   80.357269] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   80.357278] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   80.357287] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
d[   80.357297] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   80.357306] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   80.357315] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357324] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   80.357333] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357342] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   80.357351] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357360] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357369] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   80.357379] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   80.357388] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   80.357397] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   80.357406] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357415] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   80.357425] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   80.357434] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357443] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   80.357452] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   80.357461] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   80.357471] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   80.357480] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   80.357489] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357499] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   80.357507] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   80.357517] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   80.357526] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   80.357535] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   80.357544] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357553] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   80.357562] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357571] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   80.357581] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357589] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357599] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   80.357608] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   80.357617] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   80.357626] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   80.357635] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357645] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   80.357653] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   80.357663] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357672] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   80.357681] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   80.357691] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   80.357699] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   80.357709] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   80.357718] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357727] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   80.357737] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   80.357746] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   80.357755] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   80.357764] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   80.357773] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357783] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   80.357791] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357801] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   80.357810] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357819] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357828] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   80.357837] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   80.357847] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   80.357856] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   80.357865] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357874] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   80.357883] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   80.357893] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357902] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   80.357911] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   80.357921] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   80.357929] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   80.357939] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   80.357948] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357957] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   80.357967] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   80.357976] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   80.357985] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   80.357994] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   80.358003] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.358013] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   80.358021] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   80.358031] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   80.358040] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   80.358049] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   80.358058] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
m[   80.358067] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   80.358077] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   80.358086] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   80.358095] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.358104] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   80.358113] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   80.358123] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.358132] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   80.358141] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   80.358150] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   80.358159] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   80.358169] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   80.358178] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.359745] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   80.366327] *** VIC IRQ: About to read reg 0x1e8 ***
[   80.378238] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   80.394063] *** VIC IRQ: About to read reg 0x1e0 ***
[   80.404175] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   80.409025] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   80.424348] *** VIC IRQ: Read v1_10 = 0x0 ***
[   80.428843] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   80.445328] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   80.455421] *** VIC IRQ: Register writes completed ***
[   80.465525] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   80.483836] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   80.497718] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   80.509163] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   80.528033] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   80.528052] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   80.528059] *** VIC FRAME DONE: Frame completion signaled ***
[   80.528066] *** VIC TEST 2: Manual frame done function returned -1066704068 ***
[   80.528072] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   80.528079] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   80.528085] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.528093] ispvic_frame_channel_qbuf: arg1=85f4e000, arg2=  (null)
[   80.528099] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   80.528105] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   80.528111] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   80.528118] ispvic_frame_channel_s_stream: arg1=85f4e000, arg2=1
[   80.528124] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4e000
[   80.528131] ispvic_frame_channel_s_stream[2489]: streamon
[   80.528137] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   80.528143] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   80.528149] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   80.528155] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   80.528162] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   80.528167] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   80.528175] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   80.528181] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   80.528187] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   80.528192] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   80.528198] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   80.528204] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   80.528212] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   80.528219] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   80.528227] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   80.528235] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   80.528242] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   80.528248] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   80.528254] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   80.528259] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   80.528267] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   80.528272] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   80.528278] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.528285] ispvic_frame_channel_qbuf: arg1=85f4e000, arg2=  (null)
[   80.528290] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   80.528301] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   80.528309] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   80.528371] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   80.528383] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   80.528389] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   80.528398] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   80.528404] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   80.528410] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   80.528416] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   80.528423] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   80.529490] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   80.529497] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   80.529503] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   80.529509] tx_vic_enable_irq: VIC interrupts already enabled
[   80.529514] *** tx_vic_enable_irq: completed successfully ***
[   80.568150] *** VIC POST-IRQ SAMPLE: No status bits asserted in 20ms window ***
[   80.568162] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   80.568169] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   80.568176] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   80.568183] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   80.568191] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=1 ***
[   80.568198] vin_s_stream: VIN state = 3, enable = 1
[   80.568203] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.568213] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.568220] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.568226] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   80.578414] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   80.578426] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   80.578434] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   80.578442] gc2053: s_stream called with enable=1
[   80.578450] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.578456] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.578462] gc2053: About to write streaming registers for interface 1
[   80.578468] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.578479] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.578799] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.578807] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.578815] sensor_write: reg=0x3e val=0x91, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.579152] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.579160] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.579166] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.579173] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.579179] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.579185] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.579191] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   80.579198] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   80.579204] gc2053: s_stream called with enable=1
[   80.579210] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.579216] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.579222] gc2053: About to write streaming registers for interface 1
[   80.579228] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.579237] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.579556] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.579563] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.579572] sensor_write: reg=0x3e val=0x91, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.579884] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.579890] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.579897] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.579904] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.579909] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.579915] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.579921] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   80.579958] ISP IOCTL: cmd=0x800456d0 arg=0x7fa90600
[   80.579966] TX_ISP_VIDEO_LINK_SETUP: config=0
[   80.579972] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   80.579978] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   80.579986] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   80.579992] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   80.579998] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   80.580005] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   80.580011] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   80.580018] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   80.580024] csi_video_s_stream: sd=85217c00, enable=1
[   80.580030] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.580038] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.580044] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.580050] csi_video_s_stream: Stream ON - CSI state set to 4
[   80.580057] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4e000, enable=1 ***
[   80.580063] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   80.580068] *** vic_core_s_stream: STREAM ON ***
[   80.580074] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   80.580081] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=1 ***
[   80.580088] vin_s_stream: VIN state = 4, enable = 1
[   80.580092] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.580100] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.580106] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.580112] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   80.580117] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   80.580124] gc2053: s_stream called with enable=1
[   80.580130] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.580136] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.580142] gc2053: About to write streaming registers for interface 1
	[   80.580148] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.580157] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.580470] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.580477] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.580486] sensor_write: reg=0x3e val=0x91, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.580802] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.580808] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.580815] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.580822] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.580827] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.580833] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.580840] gc2053: s_stream called with enable=1
[   80.580846] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.580852] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.580858] gc2053: About to write streaming registers for interface 1
[   80.580864] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.580873] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.581184] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.581191] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.581200] sensor_write: reg=0x3e val=0x91, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.581513] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.581520] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.581526] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.581532] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.581538] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.581544] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.589066] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 4760.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   80.215940] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4e000, enable=1 ***
[   80.215946] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   80.215951] *** vic_core_s_stream: STREAM ON ***
[   80.215957] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   80.215962] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   80.215968] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.215975] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.215981] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.215987] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   80.215993] *** STREAMING: Configuring CPM registers for VIC access ***
[   80.239581] STREAMING: CPM clocks configured for VIC access
[   80.239595] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   80.239601] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   80.239608] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   80.239614] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   80.239621] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   80.239627] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   80.239633] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   80.239639] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   80.239647] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   80.239654] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   80.239661] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   80.239667] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   80.239673] *** VIC unlock: Commands written, checking VIC status register ***
[   80.239679] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   80.239685] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   80.239691] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   80.239697] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   80.239703] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   80.239708] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   80.239787] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   80.239795] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   80.239802] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   80.239809] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   80.239817] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   80.239823] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   80.239831] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   80.239837] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   80.239843] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   80.239849] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   80.239855] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   80.239861] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   80.239866] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   80.239873] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   80.239879] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   80.239885] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   80.239891] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   80.239897] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   80.239903] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   80.239910] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   80.239915] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   80.239924] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   80.239933] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   80.239939] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   80.239945] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   80.239953] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   80.239959] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   80.239965] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   80.239970] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   80.239976] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   80.239981] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   80.239987] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   80.239993] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   80.258297] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   80.278491] *** VIC IRQ: Got vic_dev=85f4e000 ***
[   80.283569] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f4e000 ***
[   80.299218] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   80.309187] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   80.314135] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   80.340297] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   80.353950] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.353966] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4620.000 ms)
[   80.353976] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   80.353985] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x30 (delta: 4620.000 ms)
[   80.354000] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.354015] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4620.000 ms)
[   80.354025] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4620.000 ms)
[   80.354041] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.356865] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4530.000 ms)
[   80.356875] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.356885] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4530.000 ms)
[   80.357010] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357019] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   80.357028] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   80.357037] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   80.357046] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   80.357055] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   80.357065] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   80.357073] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   80.357083] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   80.357092] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   80.357101] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   80.357110] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   80.357119] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   80.357129] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   80.357137] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357147] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   80.357156] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   80.357165] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357174] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   80.357183] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   80.357192] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357201] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   80.357211] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   80.357219] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   80.357229] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   80.357238] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   80.357247] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   80.357257] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   80.357269] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   80.357278] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   80.357287] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   80.357297] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   80.357306] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   80.357315] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357324] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   80.357333] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357342] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   80.357351] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357360] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357369] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   80.357379] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   80.357388] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   80.357397] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   80.357406] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357415] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   80.357425] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   80.357434] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357443] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   80.357452] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   80.357461] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   80.357471] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   80.357480] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   80.357489] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357499] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   80.357507] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   80.357517] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   80.357526] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   80.357535] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   80.357544] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357553] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   80.357562] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357571] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   80.357581] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357589] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357599] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   80.357608] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   80.357617] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   80.357626] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   80.357635] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357645] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   80.357653] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   80.357663] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357672] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   80.357681] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   80.357691] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   80.357699] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   80.357709] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   80.357718] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357727] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   80.357737] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   80.357746] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   80.357755] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   80.357764] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   80.357773] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357783] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   80.357791] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357801] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   80.357810] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357819] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   80.357828] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   80.357837] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   80.357847] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   80.357856] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   80.357865] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357874] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   80.357883] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   80.357893] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.357902] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   80.357911] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   80.357921] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   80.357929] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   80.357939] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   80.357948] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.357957] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   80.357967] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   80.357976] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   80.357985] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   80.357994] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   80.358003] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.358013] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   80.358021] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   80.358031] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   80.358040] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   80.358049] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   80.358058] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   80.358067] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   80.358077] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   80.358086] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   80.358095] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.358104] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   80.358113] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   80.358123] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   80.358132] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   80.358141] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   80.358150] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   80.358159] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   80.358169] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   80.358178] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   80.359745] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   80.366327] *** VIC IRQ: About to read reg 0x1e8 ***
[   80.378238] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   80.394063] *** VIC IRQ: About to read reg 0x1e0 ***
[   80.404175] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   80.409025] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   80.424348] *** VIC IRQ: Read v1_10 = 0x0 ***
[   80.428843] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   80.445328] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   80.455421] *** VIC IRQ: Register writes completed ***
[   80.465525] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   80.483836] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   80.497718] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   80.509163] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   80.528033] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   80.528052] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   80.528059] *** VIC FRAME DONE: Frame completion signaled ***
[   80.528066] *** VIC TEST 2: Manual frame done function returned -1066704068 ***
[   80.528072] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   80.528079] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   80.528085] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.528093] ispvic_frame_channel_qbuf: arg1=85f4e000, arg2=  (null)
[   80.528099] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   80.528105] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   80.528111] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   80.528118] ispvic_frame_channel_s_stream: arg1=85f4e000, arg2=1
[   80.528124] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4e000
[   80.528131] ispvic_frame_channel_s_stream[2489]: streamon
[   80.528137] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   80.528143] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   80.528149] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   80.528155] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   80.528162] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   80.528167] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   80.528175] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   80.528181] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   80.528187] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   80.528192] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   80.528198] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   80.528204] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   80.528212] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   80.528219] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   80.528227] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   80.528235] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   80.528242] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   80.528248] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   80.528254] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   80.528259] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   80.528267] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   80.528272] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   80.528278] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.528285] ispvic_frame_channel_qbuf: arg1=85f4e000, arg2=  (null)
[   80.528290] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   80.528301] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   80.528309] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   80.528371] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   80.528383] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   80.528389] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   80.528398] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   80.528404] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   80.528410] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   80.528416] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   80.528423] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   80.529490] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   80.529497] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   80.529503] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   80.529509] tx_vic_enable_irq: VIC interrupts already enabled
[   80.529514] *** tx_vic_enable_irq: completed successfully ***
[   80.568150] *** VIC POST-IRQ SAMPLE: No status bits asserted in 20ms window ***
[   80.568162] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   80.568169] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   80.568176] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   80.568183] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   80.568191] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=1 ***
[   80.568198] vin_s_stream: VIN state = 3, enable = 1
[   80.568203] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.568213] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.568220] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.568226] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   80.578414] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   80.578426] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   80.578434] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   80.578442] gc2053: s_stream called with enable=1
[   80.578450] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.578456] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.578462] gc2053: About to write streaming registers for interface 1
[   80.578468] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.578479] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.578799] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.578807] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.578815] sensor_write: reg=0x3e val=0x91, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.579152] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.579160] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.579166] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.579173] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.579179] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.579185] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.579191] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   80.579198] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   80.579204] gc2053: s_stream called with enable=1
[   80.579210] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.579216] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.579222] gc2053: About to write streaming registers for interface 1
[   80.579228] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.579237] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.579556] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.579563] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.579572] sensor_write: reg=0x3e val=0x91, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.579884] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.579890] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.579897] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.579904] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.579909] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.579915] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.579921] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   80.579958] ISP IOCTL: cmd=0x800456d0 arg=0x7fa90600
[   80.579966] TX_ISP_VIDEO_LINK_SETUP: config=0
[   80.579972] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   80.579978] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   80.579986] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   80.579992] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   80.579998] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   80.580005] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   80.580011] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   80.580018] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   80.580024] csi_video_s_stream: sd=85217c00, enable=1
[   80.580030] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.580038] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.580044] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.580050] csi_video_s_stream: Stream ON - CSI state set to 4
[   80.580057] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4e000, enable=1 ***
[   80.580063] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   80.580068] *** vic_core_s_stream: STREAM ON ***
[   80.580074] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   80.580081] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=1 ***
[   80.580088] vin_s_stream: VIN state = 4, enable = 1
[   80.580092] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.580100] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.580106] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.580112] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   80.580117] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   80.580124] gc2053: s_stream called with enable=1
[   80.580130] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.580136] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.580142] gc2053: About to write streaming registers for interface 1
[   80.580148] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.580157] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.580470] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.580477] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.580486] sensor_write: reg=0x3e val=0x91, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.580802] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.580808] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.580815] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.580822] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.580827] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.580833] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.580840] gc2053: s_stream called with enable=1
[   80.580846] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.580852] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.580858] gc2053: About to write streaming registers for interface 1
[   80.580864] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.580873] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.581184] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.581191] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.581200] sensor_write: reg=0x3e val=0x91, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.581513] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.581520] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.581526] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.581532] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.581538] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.581544] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.589066] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 4760.000 ms)
[   80.838418] ISP M0 device open called from pid 2398
[   80.838452] *** REFERENCE DRIVER IMPLEMENTATION ***
[   80.838460] ISP M0 tuning buffer allocated: 80590000 (size=0x500c, aligned)
[   80.838466] tisp_par_ioctl global variable set: 80590000
[   80.838518] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   80.838526] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   80.838532] isp_core_tuning_init: Initializing tuning data structure
[   80.838550] isp_core_tuning_init: Tuning data structure initialized at 80598000
[   80.838557] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   80.838562] *** SAFE: mode_flag properly initialized using struct member access ***
[   80.838569] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80598000
[   80.838575] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   80.838581] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   80.838587] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.838594] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   80.838600] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   80.838606] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   80.838611] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   80.838635] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   80.838642] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   80.838648] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   80.838656] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   80.838662] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   80.838669] CRITICAL: Cannot access saturation field at 80598024 - PREVENTING BadVA CRASH
[   80.839030] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.839043] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   80.839050] Set control: cmd=0x980901 value=128
[   80.839114] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.840138] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   80.840151] Set control: cmd=0x98091b value=128
[   80.840386] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.840397] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   80.840404] Set control: cmd=0x980902 value=128
[   80.840410] tisp_bcsh_saturation: saturation=128
[   80.840416] tiziano_bcsh_update: Updating BCSH parameters
[   80.840424]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   80.840429] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   80.840801] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.840845] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   80.840853] Set control: cmd=0x980900 value=128
[   80.841065] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.841076] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   80.841083] Set control: cmd=0x980901 value=128
[   80.841226] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.841248] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   80.841256] Set control: cmd=0x98091b value=128
[   80.841387] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.841398] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   80.841404] Set control: cmd=0x980902 value=128
[   80.841410] tisp_bcsh_saturation: saturation=128
[   80.841416] tiziano_bcsh_update: Updating BCSH parameters
[   80.841424]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   80.841429] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   80.841568] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.841578] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   80.841585] Set control: cmd=0x980900 value=128
[   80.841740] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.841750] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.841756] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.841914] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.841924] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.841930] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.842284] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.842296] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   80.842304] Set control: cmd=0x980914 value=0
[   80.842484] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.842494] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   80.842500] Set control: cmd=0x980915 value=0
[   80.842645] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.842655] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.842661] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.842846] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   80.842858] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   80.842865] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   80.842872] csi_video_s_stream: sd=85217c00, enable=0
[   80.842878] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.842887] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.842894] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.842900] csi_video_s_stream: Stream OFF - CSI state set to 3
[   80.842907] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4e000, enable=0 ***
[   80.842913] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   80.842918] *** vic_core_s_stream: STREAM OFF ***
[   80.842924] vic_core_s_stream: Stream OFF - state 4 -> 3
[   80.842930] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=0 ***
[   80.842937] vin_s_stream: VIN state = 4, enable = 0
[   80.842942] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.842950] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.842956] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.842962] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   80.842968] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   80.842976] gc2053: s_stream called with enable=0
[   80.842982] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.842989] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   80.842994] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   80.843004] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.843323] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.843331] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.843340] sensor_write: reg=0x3e val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.849238] sensor_write: reg=0x3e val=0x00 SUCCESS
[   80.849252] sensor_write_array: reg[2] 0x3e=0x00 OK
[   80.849258] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.849266] gc2053: Sensor hardware streaming stopped
[   80.849273] gc2053: s_stream called with enable=0
[   80.849280] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.849286] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   80.849292] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   80.849301] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.849618] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.849626] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.849634] sensor_write: reg=0x3e val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   80.849977] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.849988] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   80.849995] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   80.850000] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   80.850006] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   80.850242] sensor_write: reg=0x3e val=0x00 SUCCESS
[   80.850252] sensor_write_array: reg[2] 0x3e=0x00 OK
[   80.850259] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.850266] gc2053: Sensor hardware streaming stopped
[   80.850278] ISP IOCTL: cmd=0x800456d1 arg=0x7fa90600
[   80.850286] tx_isp_video_link_destroy: Destroying links for config 0
[   80.850294] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   80.850302] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.850309] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   80.850316] Set control: cmd=0x8000164 value=1
[   80.850324] ISP IOCTL: cmd=0x800456d0 arg=0x7fa90600
[   80.850329] TX_ISP_VIDEO_LINK_SETUP: config=0
[   80.850335] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   80.850341] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   80.850348] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   80.850354] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   80.850360] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   80.850366] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   80.850373] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   80.850380] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   80.850386] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   80.850393] csi_video_s_stream: sd=85217c00, enable=1
[   80.850399] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.850407] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.850414] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.850420] csi_video_s_stream: Stream ON - CSI state set to 4
[   80.850427] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f4e000, enable=1 ***
[   80.850433] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   80.850438] *** vic_core_s_stream: STREAM ON ***
[   80.850444] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   80.850449] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   80.850455] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.850462] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   80.850468] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   80.850474] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   80.850480] *** STREAMING: Configuring CPM registers for VIC access ***
[   80.879172] STREAMING: CPM clocks configured for VIC access
[   80.879186] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   80.879193] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   80.879200] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   80.879206] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   80.879212] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   80.879218] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   80.879224] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   80.879230] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   80.879239] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   80.879246] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   80.879252] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   80.879258] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   80.879264] *** VIC unlock: Commands written, checking VIC status register ***
[   80.879270] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   80.879276] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   80.879282] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   80.879288] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   80.879293] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   80.879299] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   80.879372] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   80.879379] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   80.879386] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   80.879394] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   80.879400] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   80.879407] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   80.879413] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   80.879419] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   80.879425] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   80.879431] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   80.879437] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   80.879442] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   80.879448] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   80.879454] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   80.879461] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   80.879466] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   80.879472] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   80.879478] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   80.879486] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   80.879491] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   80.879499] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   80.879508] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   80.879514] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   80.879520] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   80.879528] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   80.879534] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   80.879539] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   80.879545] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   80.879550] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   80.879556] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   80.879562] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   80.879568] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   80.897834] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   80.909160] *** VIC IRQ: Got vic_dev=85f4e000 ***
[   80.914027] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f4e000 ***
[   80.930000] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 350.000 ms)
[   80.934692] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   80.949160] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   80.959172] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   80.976446] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   80.996856] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   81.006792] *** VIC IRQ: About to read reg 0x1e8 ***
[   81.016924] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   81.027000] *** VIC IRQ: About to read reg 0x1e0 ***
[   81.037112] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   81.047231] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   81.065619] *** VIC IRQ: Read v1_10 = 0x0 ***
[   81.079214] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   81.085576] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   81.099180] *** VIC IRQ: Register writes completed ***
[   81.109163] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   81.124340] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   81.149262] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   81.169199] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   81.198076] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   81.198086] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   81.198094] *** VIC FRAME DONE: Frame completion signaled ***
[   81.198100] *** VIC TEST 2: Manual frame done function returned -1066704068 ***
[   81.198106] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   81.198113] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   81.198120] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.198128] ispvic_frame_channel_qbuf: arg1=85f4e000, arg2=  (null)
[   81.198134] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   81.198140] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   81.198146] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   81.198152] ispvic_frame_channel_s_stream: arg1=85f4e000, arg2=1
[   81.198158] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85f4e000
[   81.198166] ispvic_frame_channel_s_stream[2489]: streamon
[   81.198172] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   81.198178] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   81.198184] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   81.198190] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   81.198197] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   81.198202] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   81.198210] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   81.198216] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   81.198221] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   81.198227] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   81.198233] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   81.198240] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   81.198247] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
^R
[INFO:Opus.cpp]: Encoder bitrate: 40000
[INFO:WS.cpp]: Server started on port 8089
[   81.198255] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   81.198262] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   81.198270] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   81.198278] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   81.198284] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   81.198290] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   81.198295] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   81.198302] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   81.198308] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   81.198314] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   81.198320] ispvic_frame_channel_qbuf: arg1=85f4e000, arg2=  (null)
[   81.198325] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   81.198336] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   81.198344] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   81.198406] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   81.198418] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   81.198425] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   81.198434] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   81.198440] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   81.198446] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   81.198452] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   81.198458] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   81.199490] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   81.199497] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   81.199503] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   81.199508] tx_vic_enable_irq: VIC interrupts already enabled
[   81.199514] *** tx_vic_enable_irq: completed successfully ***
[   81.252945] *** VIC POST-IRQ SAMPLE: No status bits asserted in 20ms window ***
[   81.252958] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   81.252965] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   81.252974] *** vin_s_stream: SAFE implementation - sd=8520ea00, enable=1 ***
[   81.252981] vin_s_stream: VIN state = 3, enable = 1
[   81.252986] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   81.252996] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f2f400 (name=gc2053) ***
[   81.253003] *** tx_isp_get_sensor: Found real sensor: 85f2f400 ***
[   81.253008] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   81.253014] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   81.253022] gc2053: s_stream called with enable=1
[   81.253029] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   81.253035] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   81.253041] gc2053: About to write streaming registers for interface 1
[   81.253047] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   81.253057] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   81.253376] sensor_write: reg=0xfe val=0x00 SUCCESS
[   81.253383] sensor_write_array: reg[1] 0xfe=0x00 OK
[   81.253392] sensor_write: reg=0x3e val=0x91, client=85e3bc00, adapter=i2c0, addr=0x37
[   81.269197] sensor_write: reg=0x3e val=0x91 SUCCESS
[   81.269301] sensor_write_array: reg[2] 0x3e=0x91 OK
[   81.269315] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   81.269323] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   81.269329] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   81.269335] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   81.269343] gc2053: s_stream called with enable=1
[   81.269350] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   81.269356] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   81.269362] gc2053: About to write streaming registers for interface 1
[   81.269368] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   81.269378] sensor_write: reg=0xfe val=0x00, client=85e3bc00, adapter=i2c0, addr=0x37
[   81.269693] sensor_write: reg=0xfe val=0x00 SUCCESS
[   81.269701] sensor_write_array: reg[1] 0xfe=0x00 OK
[   81.269709] sensor_write: reg=0x3e val=0x91, client=85e3bc00, adapter=i2c0, addr=0x37
[   81.270046] sensor_write: reg=0x3e val=0x91 SUCCESS
[   81.270053] sensor_write_array: reg[2] 0x3e=0x91 OK
[   81.270059] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   81.270066] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   81.270072] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   81.270078] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   81.270336] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   81.270348] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   81.270355] Set control: cmd=0x980918 value=2
[   81.270545] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.270555] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   81.270561] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   81.270711] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.270722] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   81.270727] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   81.270851] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.270860] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   81.270866] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   81.270978] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.270987] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   81.270993] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   81.271142] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.271151] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   81.271157] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   81.271275] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.271285] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   81.271291] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   81.271410] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.271419] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   81.271425] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   81.271546] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.271555] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   81.271561] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   81.271761] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.271771] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   81.271777] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   81.271903] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.271912] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   81.271918] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   81.332742] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 400.000 ms)
root@ing-wyze-cam3-a000 ~# cawarn: shm_init,53shm init already
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess

-sh: ca: not found
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      16445   jz-intc  jz-timerost
 14:         56   jz-intc  ipu
 15:      71045   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      10742   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        382   jz-intc  uart1
 68:        158   jz-intc  jz-i2c.0
 70:         19   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 1 added to session
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1


