// Seed: 4035225945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  assign module_1.id_0 = 0;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_1 = 32'd77,
    parameter id_2 = 32'd35,
    parameter id_4 = 32'd14
) (
    input tri1 _id_0,
    input supply0 _id_1,
    output tri _id_2
    , id_8,
    input wire id_3,
    input supply1 _id_4,
    output wand id_5,
    output tri1 id_6
);
  logic [id_2 : ( "" )  ==  id_2] id_9;
  always_latch @(posedge id_9[id_1&&id_4] == id_8.id_4 or posedge -1) begin : LABEL_0
    if (1 - 1) id_9[id_0==-1'b0] <= id_8;
  end
  logic [-1 'd0 : -1] id_10;
  assign id_6 = id_9;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
