<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="ste1440493866830" xml:lang="en-us">
  <title class="- topic/title ">Generic Interrupt Controller CPU interface</title>
  
  <shortdesc class="- topic/shortdesc ">This chapter describes the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core implementation
    of the <keyword class="- topic/keyword ">Arm</keyword> <term class="- topic/term ">Generic Interrupt Controller</term> (GIC)
    CPU interface.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="xil1477667346785.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Ares About the GIC CPU interface</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>     core implements the GIC CPU interface as described in the <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword>     <term class="- topic/term "> Generic Interrupt Controller Architecture       Specification.</term></desc></link><link class="- topic/link " format="dita" href="tai1477667618699.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Ares Bypassing the GIC CPU interface</linktext><desc class="- topic/desc ">The GIC CPU Interface is always implemented within the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link></linkpool></linkpool></related-links></reference>