[{"slide_number": "1", "title": "What is Algotronix?", "slide_type": "Title Slide", "content": "(No additional content for Title Slide)", "image_desc": "A generic image representing a programmable logic array or chip.", "narration": "Hello views ! \u0906\u091c \u0939\u092e Algotronix \u0915\u0947 \u092c\u093e\u0930\u0947 \u092e\u0947\u0902 \u091c\u093e\u0928\u0947\u0902\u0917\u0947\u0964 \u092f\u0939 \u090f\u0915 \u0916\u093e\u0938 \u0924\u0930\u0939 \u0915\u093e \u092a\u094d\u0930\u094b\u0917\u094d\u0930\u093e\u092e\u0947\u092c\u0932 \u0932\u0949\u091c\u093f\u0915 \u090f\u0930\u0947 \u0939\u0948\u0964", "image_url": "/data/videos/25101a67-b142-4fcf-ab6a-9d7546f33f4b/images/image_1.webp", "image_path": "data/videos/25101a67-b142-4fcf-ab6a-9d7546f33f4b/images/image_1.webp"}, {"slide_number": "2", "title": "Algotronix Architecture: CALI 024", "slide_type": "Image Left", "content": "1024 Identical Logic Cells\n32x32 Matrix Arrangement\n128 Programmable I/O Pins\nCell Interconnect: East, South, West, North\nTwo Global Interconnect Signals (Clocking)\nRAM bits for Dynamic Customization", "image_desc": "A diagram showing the 32x32 matrix arrangement of logic cells in the CALI 024, highlighting cell interconnections and I/O pins.", "narration": "Algotronix \u0915\u093e \u090f\u0915 \u0909\u0926\u093e\u0939\u0930\u0923 \u0939\u0948 CALI 024\u0964 \u0907\u0938\u092e\u0947\u0902 \u090f\u0915 \u0939\u095b\u093e\u0930 \u091a\u094c\u092c\u0940\u0938 (1024) \u090f\u0915 \u091c\u0948\u0938\u0947 \u0932\u0949\u091c\u093f\u0915 \u0938\u0947\u0932\u094d\u0938 \u0939\u0948\u0902, \u091c\u094b 32 \u0917\u0941\u0923\u093e 32 \u0915\u0947 \u092e\u0948\u091f\u094d\u0930\u093f\u0915\u094d\u0938 \u092e\u0947\u0902 \u0935\u094d\u092f\u0935\u0938\u094d\u0925\u093f\u0924 \u0939\u0948\u0902\u0964  \u0907\u0938\u0915\u0947 \u0915\u093f\u0928\u093e\u0930\u0947 \u092a\u0930 128 \u092a\u094d\u0930\u094b\u0917\u094d\u0930\u093e\u092e\u0947\u092c\u0932 \u0907\u0928\u092a\u0941\u091f/\u0906\u0909\u091f\u092a\u0941\u091f \u092a\u093f\u0928 \u0939\u0948\u0902, \u091c\u093f\u0938\u0938\u0947 \u092c\u095c\u0947 \u090f\u0930\u0947 \u092c\u0928\u093e\u0928\u0947 \u0915\u0947 \u0932\u093f\u090f \u091a\u093f\u092a\u094d\u0938 \u0915\u094b \u091c\u094b\u095c\u093e \u091c\u093e \u0938\u0915\u0924\u093e \u0939\u0948\u0964  \u0939\u0930 \u0938\u0947\u0932 \u0905\u092a\u0928\u0947 \u0906\u0938-\u092a\u093e\u0938 \u0915\u0947 \u0938\u0947\u0932\u094d\u0938 (\u092a\u0942\u0930\u094d\u0935, \u0926\u0915\u094d\u0937\u093f\u0923, \u092a\u0936\u094d\u091a\u093f\u092e, \u0909\u0924\u094d\u0924\u0930) \u0938\u0947 \u091c\u0941\u095c\u093e \u0939\u0948\u0964  \u0938\u093e\u0925 \u0939\u0940, \u0926\u094b \u0917\u094d\u0932\u094b\u092c\u0932 \u0907\u0902\u091f\u0930\u0915\u0928\u0947\u0915\u094d\u091f \u0938\u093f\u0917\u094d\u0928\u0932 \u0939\u0930 \u0938\u0947\u0932 \u0938\u0947 \u091c\u0941\u095c\u0947 \u0939\u0948\u0902, \u091c\u094b \u0938\u092d\u0940 \u0938\u0947\u0932\u094d\u0938 \u0915\u094b \u090f\u0915 \u0938\u093e\u0925 \u0915\u094d\u0932\u0949\u0915 \u0915\u0930\u0928\u0947 \u0915\u0947 \u0932\u093f\u090f \u0915\u093e\u092e \u0906\u0924\u0947 \u0939\u0948\u0902\u0964", "image_url": "/data/videos/25101a67-b142-4fcf-ab6a-9d7546f33f4b/images/image_2.webp", "image_path": "data/videos/25101a67-b142-4fcf-ab6a-9d7546f33f4b/images/image_2.webp"}, {"slide_number": "3", "title": "Logic Cell Design", "slide_type": "Image Right", "content": "Four \"Through\" Multiplexers\nTwo Multiplexers for Function Unit\nSignals from Orthogonal Edges\nTwo Global Clock Signals\nFunction Block Output for Feedback\n5-Transistor Static RAM Cells for Control", "image_desc": "A detailed diagram of a single logic cell within the CALI 024, showing the multiplexers, function unit, and RAM cells.", "narration": "\u0905\u092c, \u0932\u0949\u091c\u093f\u0915 \u0938\u0947\u0932 \u0915\u0947 \u0921\u093f\u091c\u093e\u0907\u0928 \u0915\u094b \u0926\u0947\u0916\u0924\u0947 \u0939\u0948\u0902\u0964  \u0907\u0938\u092e\u0947\u0902 \u091a\u093e\u0930 \"\u0925\u094d\u0930\u0942\" \u092e\u0932\u094d\u091f\u0940\u092a\u094d\u0932\u0947\u0915\u094d\u0938\u0930\u094d\u0938 \u0939\u0948\u0902, \u091c\u094b \u0909\u0924\u094d\u0924\u0930, \u0926\u0915\u094d\u0937\u093f\u0923, \u092a\u0942\u0930\u094d\u0935 \u0914\u0930 \u092a\u0936\u094d\u091a\u093f\u092e \u0938\u0947 \u0906\u0928\u0947 \u0935\u093e\u0932\u0947 \u0938\u093f\u0917\u094d\u0928\u0932 \u0915\u094b \u0930\u0942\u091f \u0915\u0930\u0924\u0947 \u0939\u0948\u0902\u0964  \u0926\u094b \u0914\u0930 \u092e\u0932\u094d\u091f\u0940\u092a\u094d\u0932\u0947\u0915\u094d\u0938\u0930\u094d\u0938 \u090f\u0915 \u092b\u0902\u0915\u094d\u0936\u0928 \u092f\u0942\u0928\u093f\u091f \u0915\u094b \u0938\u093f\u0917\u094d\u0928\u0932 \u092d\u0947\u091c\u0924\u0947 \u0939\u0948\u0902\u0964  \u0907\u0928 \u0938\u093f\u0917\u094d\u0928\u0932 \u092e\u0947\u0902 \u0938\u0947\u0932 \u0915\u0947 \u0915\u093f\u0928\u093e\u0930\u094b\u0902 \u0938\u0947 \u0906\u0928\u0947 \u0935\u093e\u0932\u0947 \u0938\u093f\u0917\u094d\u0928\u0932, \u0926\u094b \u0917\u094d\u0932\u094b\u092c\u0932 \u0915\u094d\u0932\u0949\u0915 \u0938\u093f\u0917\u094d\u0928\u0932, \u0914\u0930 \u092b\u0940\u0921\u092c\u0948\u0915 \u0915\u0947 \u0932\u093f\u090f \u092b\u0902\u0915\u094d\u0936\u0928 \u092c\u094d\u0932\u0949\u0915 \u0915\u093e \u0906\u0909\u091f\u092a\u0941\u091f \u0936\u093e\u092e\u093f\u0932 \u0939\u0948\u0902\u0964  \u092f\u0947 \u0938\u092c 5-\u091f\u094d\u0930\u093e\u0902\u091c\u093f\u0938\u094d\u091f\u0930 \u0938\u094d\u091f\u0948\u091f\u093f\u0915 RAM \u0938\u0947\u0932\u094d\u0938 \u0926\u094d\u0935\u093e\u0930\u093e \u0928\u093f\u092f\u0902\u0924\u094d\u0930\u093f\u0924 \u0939\u094b\u0924\u0947 \u0939\u0948\u0902\u0964", "image_url": "/data/videos/25101a67-b142-4fcf-ab6a-9d7546f33f4b/images/image_3.webp", "image_path": "data/videos/25101a67-b142-4fcf-ab6a-9d7546f33f4b/images/image_3.webp"}, {"slide_number": "4", "title": "I/O Pads and Ternary Logic", "slide_type": "Image with Caption", "content": "(No additional content needed for this slide type)", "image_desc": "A diagram illustrating the ternary logic scheme used in the I/O pads, including the contention circuit and XOR gate.", "narration": "\u0907\u0928\u092a\u0941\u091f/\u0906\u0909\u091f\u092a\u0941\u091f \u092a\u0948\u0921\u094d\u0938 \u092e\u0947\u0902, \u090f\u0915 \u0916\u093e\u0938 \u092c\u093e\u0924 \u092f\u0939 \u0939\u0948 \u0915\u093f \u0915\u0947\u0935\u0932 \u090f\u0915 \u092a\u093f\u0928 \u0915\u093e \u0907\u0938\u094d\u0924\u0947\u092e\u093e\u0932 \u0907\u0928\u092a\u0941\u091f/\u0906\u0909\u091f\u092a\u0941\u091f \u0915\u0947 \u0932\u093f\u090f \u0939\u094b\u0924\u093e \u0939\u0948, \u0932\u0947\u0915\u093f\u0928 \u091c\u0941\u095c\u0947 \u0939\u0941\u090f \u091a\u093f\u092a\u094d\u0938 \u0905\u092a\u0928\u0947 \u0906\u092a \u0926\u094b \u092a\u093f\u0928 (\u091c\u094b \u0906\u0909\u091f\u092a\u0941\u091f \u0939\u0948\u0902) \u0938\u0947 \u0915\u093e\u092e \u0932\u0947\u0924\u0947 \u0939\u0948\u0902\u0964  \u092f\u0939 \u090f\u0915 \u091f\u0930\u094d\u0928\u0930\u0940 (\u0924\u0940\u0928-\u0938\u094d\u0924\u0930\u0940\u092f) \u0932\u0949\u091c\u093f\u0915 \u0938\u094d\u0915\u0940\u092e \u0938\u0947 \u0939\u094b\u0924\u093e \u0939\u0948, \u091c\u094b \u092f\u0939 \u092a\u0924\u093e \u0932\u0917\u093e\u0924\u093e \u0939\u0948 \u0915\u093f \u0915\u094d\u092f\u093e \u0926\u094b \u0906\u0909\u091f\u092a\u0941\u091f \u090f\u0915-\u0926\u0942\u0938\u0930\u0947 \u0915\u094b \u0921\u094d\u0930\u093e\u0907\u0935 \u0915\u0930 \u0930\u0939\u0947 \u0939\u0948\u0902\u0964  \u092b\u093f\u0930, \u090f\u0915 XOR \u0917\u0947\u091f \u0915\u0947 \u0938\u093e\u0925, \u0938\u0939\u0940 \u0907\u0928\u092a\u0941\u091f \u0935\u0948\u0932\u094d\u092f\u0942 \u092a\u0924\u093e \u091a\u0932\u0924\u0940 \u0939\u0948\u0964", "image_url": "/data/videos/25101a67-b142-4fcf-ab6a-9d7546f33f4b/images/image_4.webp", "image_path": "data/videos/25101a67-b142-4fcf-ab6a-9d7546f33f4b/images/image_4.webp"}, {"slide_number": "5", "title": "Routing and Programming", "slide_type": "Table of Contents", "content": "Automatic Placement and Routing\nRouting Through Cells (Worst Case: 64 Cells)\nPotential for Real-Time Programming\nFaster Execution Compared to Conventional Machines", "image_desc": "An illustration showing signal routing through the logic cells, highlighting the potential for long signal paths.", "narration": "\u0907\u0938 \u090f\u0930\u0947 \u0915\u093e \u0921\u093f\u091c\u093e\u0907\u0928 XILINX \u0914\u0930 Actel \u0915\u0947 \u0924\u0930\u0940\u0915\u094b\u0902 \u0915\u0947 \u0938\u092e\u093e\u0928 \u0939\u0948, \u091c\u0939\u093e\u0901 \u0911\u091f\u094b\u092e\u0947\u091f\u093f\u0915 \u0924\u0915\u0928\u0940\u0915\u094b\u0902 \u0938\u0947 CAL \u091a\u093f\u092a \u0915\u094b \u0930\u0916\u093e \u0914\u0930 \u0930\u0942\u091f \u0915\u093f\u092f\u093e \u091c\u093e \u0938\u0915\u0924\u093e \u0939\u0948\u0964  \u0932\u0947\u0915\u093f\u0928, \u0938\u092d\u0940 \u0930\u0942\u091f\u093f\u0902\u0917 (\u0917\u094d\u0932\u094b\u092c\u0932 \u0915\u094d\u0932\u0949\u0915 \u0932\u093e\u0907\u0928\u094d\u0938 \u0915\u094b \u091b\u094b\u095c\u0915\u0930) \u090f\u0915 \u092c\u093f\u0902\u0926\u0941 \u0938\u0947 \u0926\u0942\u0938\u0930\u0947 \u092c\u093f\u0902\u0926\u0941 \u0924\u0915 \u091c\u093e\u0928\u0947 \u0915\u0947 \u0932\u093f\u090f \u0938\u0947\u0932\u094d\u0938 \u0938\u0947 \u0939\u094b\u0915\u0930 \u0917\u0941\u091c\u0930\u0924\u0940 \u0939\u0948\u0964  \u0907\u0938\u0932\u093f\u090f, \u0938\u092c\u0938\u0947 \u0916\u0930\u093e\u092c \u0938\u094d\u0925\u093f\u0924\u093f \u092e\u0947\u0902, \u090f\u0915 \u0938\u093f\u0917\u094d\u0928\u0932 \u0915\u094b 64 \u0938\u0947\u0932\u094d\u0938 \u0938\u0947 \u0917\u0941\u095b\u0930\u0928\u093e \u092a\u095c \u0938\u0915\u0924\u093e \u0939\u0948\u0964  \u0939\u093e\u0932\u093e\u0902\u0915\u093f, \u0924\u0947\u095b \u091f\u094d\u0930\u093e\u0902\u0938\u092e\u093f\u0936\u0928 \u0917\u0947\u091f\u094d\u0938 \u0915\u0947 \u0938\u093e\u0925 \u092c\u0928\u093e\u092f\u093e \u0917\u092f\u093e \u0939\u0948, \u092b\u093f\u0930 \u092d\u0940 \u0907\u0938\u0938\u0947 \u0915\u093e\u092b\u0940 \u0926\u0947\u0930\u0940 \u0939\u094b \u0938\u0915\u0924\u0940 \u0939\u0948\u0964  \u0907\u0938 \u0924\u0930\u0939 \u0915\u0947 \u090f\u0930\u0947 \u092e\u0947\u0902 \u090f\u0915 \u0926\u093f\u0932\u091a\u0938\u094d\u092a \u092c\u093e\u0924 \u092f\u0939 \u0939\u0948 \u0915\u093f \u092a\u094d\u0930\u094b\u0917\u094d\u0930\u093e\u092e\u093f\u0902\u0917 \u0932\u0917\u092d\u0917 \u0930\u0940\u092f\u0932 \u091f\u093e\u0907\u092e \u092e\u0947\u0902 \u092c\u0926\u0932\u0940 \u091c\u093e \u0938\u0915\u0924\u0940 \u0939\u0948\u0964  \u0907\u0938\u0932\u093f\u090f, \u0939\u092e \u0938\u094b\u091a \u0938\u0915\u0924\u0947 \u0939\u0948\u0902 \u0915\u093f \u090f\u0915 \u0915\u0902\u092a\u094d\u092f\u0942\u091f\u0930 \u092a\u094d\u0930\u094b\u0917\u094d\u0930\u093e\u092e \u0935\u093e\u0938\u094d\u0924\u0935 \u092e\u0947\u0902 \u0907\u0938 \u0924\u0930\u0939 \u0915\u0947 \u090f\u0930\u0947 \u092a\u0930 \u092c\u0939\u0941\u0924 \u0924\u0947\u095b\u0940 \u0938\u0947 \u091a\u0932 \u0938\u0915\u0924\u093e \u0939\u0948, \u092a\u093e\u0930\u0902\u092a\u0930\u093f\u0915 \u092e\u0936\u0940\u0928\u094b\u0902 \u0915\u0940 \u0924\u0941\u0932\u0928\u093e \u092e\u0947\u0902\u0964", "image_url": "https://blogger.googleusercontent.com/img/b/R29vZ2xl/AVvXsEiu07kqtYJ-5QdcS2BSy9c5j4o3qn-88LrOBPuRR1siIIJpaVs34m5klc5Ttclp02twVB2TAI6mri_mthLGeEoGShRNYObtYXKxbMtRn7FkMVjtm3L953k2fXVH-n57sEhvcNFhMIPmnLtsuPYKcHsv3KVUwFJ5a4QV78wS6d3M6of1DbTaqIRZBu3Bjg/s955/SplitGround_Fig1.png", "image_path": "data/videos/25101a67-b142-4fcf-ab6a-9d7546f33f4b/images/image_5.webp"}]