

================================================================
== Vivado HLS Report for 'Conv2d'
================================================================
* Date:           Thu May 11 11:34:51 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1051|  1051|  1051|  1051|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1              |  1050|  1050|       350|          -|          -|     3|    no    |
        | + Loop 1.1           |   348|   348|       116|          -|          -|     3|    no    |
        |  ++ Loop 1.1.1       |   114|   114|        38|          -|          -|     3|    no    |
        |   +++ Conv2d_label0  |    36|    36|        12|          -|          -|     3|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv5 = phi i3 [ %add_ln28, %6 ], [ 3, %0 ]" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 18 'phi' 'indvars_iv5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%col = phi i2 [ %i, %6 ], [ 0, %0 ]"   --->   Operation 19 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%col_cast6 = zext i2 %col to i3" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 20 'zext' 'col_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%col_cast5 = zext i2 %col to i5" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 21 'zext' 'col_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%col_cast = zext i2 %col to i4" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 22 'zext' 'col_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln28 = icmp eq i3 %indvars_iv5, -2" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 24 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.56ns)   --->   "%i = add i2 %col, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %7, label %.preheader1.preheader" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %col, i2 0)" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i4 %shl_ln to i5" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 28 'zext' 'zext_ln30_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%sub_ln30 = sub i5 %zext_ln30_8, %col_cast5" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 29 'sub' 'sub_ln30' <Predicate = (!icmp_ln28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader1" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 30 'br' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:35]   --->   Operation 31 'ret' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 [ %add_ln29, %5 ], [ 3, %.preheader1.preheader ]" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 32 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%row = phi i2 [ %j, %5 ], [ 0, %.preheader1.preheader ]"   --->   Operation 33 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i2 %row to i5" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 34 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln32_10 = zext i2 %row to i3" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 35 'zext' 'zext_ln32_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln32_11 = zext i2 %row to i9" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 36 'zext' 'zext_ln32_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 37 'speclooptripcount' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.13ns)   --->   "%icmp_ln29 = icmp eq i3 %indvars_iv, -2" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 38 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.56ns)   --->   "%j = add i2 %row, 1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 39 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %6, label %2" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.78ns)   --->   "%add_ln30 = add i5 %sub_ln30, %zext_ln32" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 41 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i5 %add_ln30 to i32" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 42 'sext' 'sext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %sext_ln30 to i64" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 43 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [9 x float]* %out_matrix, i64 0, i64 %zext_ln30" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 44 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:30]   --->   Operation 45 'store' <Predicate = (!icmp_ln29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %3" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 46 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_3 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln28 = add i3 %indvars_iv5, 1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 47 'add' 'add_ln28' <Predicate = (icmp_ln29)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 48 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.34>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_162 = phi float [ 0.000000e+00, %2 ], [ %empty_164, %4 ]" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 49 'phi' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%col_0 = phi i3 [ %col_cast6, %2 ], [ %col_7, %4 ]"   --->   Operation 50 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%col_0_cast2 = zext i3 %col_0 to i4" [f_b_4_new_network/forw_back_new_network.c:28]   --->   Operation 51 'zext' 'col_0_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 52 'speclooptripcount' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.13ns)   --->   "%icmp_ln31 = icmp eq i3 %col_0, %indvars_iv5" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 53 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %5, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %col_0, i5 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 55 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i8 %shl_ln2 to i9" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 56 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln33_9 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %col_0, i1 false)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 57 'bitconcatenate' 'shl_ln33_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i4 %shl_ln33_9 to i9" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 58 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.91ns)   --->   "%sub_ln33_9 = sub i9 %zext_ln33_3, %zext_ln33_4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 59 'sub' 'sub_ln33_9' <Predicate = (!icmp_ln31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.65ns)   --->   "%sub_ln33 = sub i4 %col_0_cast2, %col_cast" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 60 'sub' 'sub_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln33_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %sub_ln33, i5 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 61 'bitconcatenate' 'shl_ln33_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln33_1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %sub_ln33, i2 0)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 62 'bitconcatenate' 'shl_ln33_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i6 %shl_ln33_1 to i9" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 63 'sext' 'sext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33_10 = sub i9 %shl_ln33_s, %sext_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 64 'sub' 'sub_ln33_10' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%sub_ln33_5 = sub i9 %sub_ln33_10, %zext_ln32_11" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 65 'sub' 'sub_ln33_5' <Predicate = (!icmp_ln31)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 66 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_4 : Operation 67 [1/1] (1.65ns)   --->   "%add_ln29 = add i3 %indvars_iv, 1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 67 'add' 'add_ln29' <Predicate = (icmp_ln31)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader1" [f_b_4_new_network/forw_back_new_network.c:29]   --->   Operation 68 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_164 = phi float [ %tmp_s, %hls_label_0 ], [ %empty_162, %.preheader.preheader ]" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 69 'phi' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%row_0 = phi i3 [ %row_7, %hls_label_0 ], [ %zext_ln32_10, %.preheader.preheader ]"   --->   Operation 70 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%row_0_cast = zext i3 %row_0 to i9" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 71 'zext' 'row_0_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 72 'speclooptripcount' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.13ns)   --->   "%icmp_ln32 = icmp eq i3 %row_0, %indvars_iv" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 73 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %4, label %hls_label_0" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln33 = add i9 %sub_ln33_9, %row_0_cast" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 75 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln33_3 = sext i9 %add_ln33 to i32" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 76 'sext' 'sext_ln33_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %sext_ln33_3 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 77 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [900 x float]* %input_matrix, i64 0, i64 %zext_ln33" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 78 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 79 'load' 'input_matrix_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln33_2 = add i9 %row_0_cast, %sub_ln33_5" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 80 'add' 'add_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln33_1 = sext i9 %add_ln33_2 to i64" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 81 'sext' 'sext_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [784 x float]* %kernel, i64 0, i64 %sext_ln33_1" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 82 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (3.25ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 83 'load' 'kernel_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 84 [1/1] (1.65ns)   --->   "%row_7 = add i3 %row_0, 1" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 84 'add' 'row_7' <Predicate = (!icmp_ln32)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.65ns)   --->   "%col_7 = add i3 %col_0, 1" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 85 'add' 'col_7' <Predicate = (icmp_ln32)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br label %3" [f_b_4_new_network/forw_back_new_network.c:31]   --->   Operation 86 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 87 [1/2] (3.25ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 87 'load' 'input_matrix_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 88 [1/2] (3.25ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 88 'load' 'kernel_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 89 [4/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 89 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 90 [3/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 90 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 91 [2/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 91 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 92 [1/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %kernel_load" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 92 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 93 [5/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_164, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 93 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 94 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_164, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 94 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 95 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_164, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 95 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 96 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_164, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 96 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 97 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %empty_164, %tmp" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 97 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 98 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1) nounwind" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 99 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (2.32ns)   --->   "store float %tmp_s, float* %out_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%empty_166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_5)" [f_b_4_new_network/forw_back_new_network.c:33]   --->   Operation 101 'specregionend' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:32]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv5', f_b_4_new_network/forw_back_new_network.c:28) with incoming values : ('add_ln28', f_b_4_new_network/forw_back_new_network.c:28) [6]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv', f_b_4_new_network/forw_back_new_network.c:29) with incoming values : ('add_ln29', f_b_4_new_network/forw_back_new_network.c:29) [21]  (1.77 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', f_b_4_new_network/forw_back_new_network.c:29) [22]  (0 ns)
	'add' operation ('add_ln30', f_b_4_new_network/forw_back_new_network.c:30) [31]  (1.78 ns)
	'getelementptr' operation ('out_matrix_addr', f_b_4_new_network/forw_back_new_network.c:30) [34]  (0 ns)
	'store' operation ('store_ln30', f_b_4_new_network/forw_back_new_network.c:30) of constant 0 on array 'out_matrix' [35]  (2.32 ns)

 <State 4>: 5.35ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col_cast6', f_b_4_new_network/forw_back_new_network.c:28) ('col', f_b_4_new_network/forw_back_new_network.c:31) [39]  (0 ns)
	'sub' operation ('sub_ln33', f_b_4_new_network/forw_back_new_network.c:33) [50]  (1.65 ns)
	'sub' operation ('sub_ln33_10', f_b_4_new_network/forw_back_new_network.c:33) [54]  (0 ns)
	'sub' operation ('sub_ln33_5', f_b_4_new_network/forw_back_new_network.c:33) [55]  (3.7 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('zext_ln32_10', f_b_4_new_network/forw_back_new_network.c:32) ('row', f_b_4_new_network/forw_back_new_network.c:32) [59]  (0 ns)
	'add' operation ('add_ln33', f_b_4_new_network/forw_back_new_network.c:33) [67]  (1.82 ns)
	'getelementptr' operation ('input_matrix_addr', f_b_4_new_network/forw_back_new_network.c:33) [70]  (0 ns)
	'load' operation ('input_matrix_load', f_b_4_new_network/forw_back_new_network.c:33) on array 'input_matrix' [71]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_matrix_load', f_b_4_new_network/forw_back_new_network.c:33) on array 'input_matrix' [71]  (3.25 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', f_b_4_new_network/forw_back_new_network.c:33) [76]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', f_b_4_new_network/forw_back_new_network.c:33) [76]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', f_b_4_new_network/forw_back_new_network.c:33) [76]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', f_b_4_new_network/forw_back_new_network.c:33) [76]  (5.7 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) [77]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) [77]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) [77]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) [77]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_4_new_network/forw_back_new_network.c:33) [77]  (7.26 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln33', f_b_4_new_network/forw_back_new_network.c:33) of variable 'tmp_s', f_b_4_new_network/forw_back_new_network.c:33 on array 'out_matrix' [78]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
