// Seed: 1601617262
module module_0;
  tri1 id_2 = 1'd0 == 1 < 1;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input uwire id_7
);
  wand id_9;
  module_0();
  assign id_9 = 1'b0;
endmodule
module module_2 (
    input tri1 id_0,
    input tri id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    output tri id_5,
    input supply0 id_6,
    input tri0 id_7
);
  wire id_9;
  module_0(); id_10(
      .id_0(1), .id_1(!1)
  );
endmodule
