# Umamaheswarareddy gandluru 

**Aspiring ASIC Design Engineer | ECE Undergraduate | RTL & Digital Design Enthusiast**

---

## ðŸ‘¨â€ðŸ’» About Me

Iâ€™m an Electronics and Communication Engineering student with a strong interest in **Digital VLSI Design** and **ASIC development**. Iâ€™m currently focused on building skills in **Verilog HDL**, designing RTL-based systems, and implementing them on FPGA boards like **Artix-7**.

I'm also preparing for **GATE 2026/27** to pursue MTech in **VLSI Design** from a top-tier institute in India.


## ðŸ”§ Skills

- **Languages**: Verilog HDL, C (basic)
- **Tools**: Xilinx Vivado.
- **Hardware**: Edge Artix-7 FPGA board,Aurdino UNO
- **Core Areas**:
  - RTL Design
  - FSM-based Design
  - Digital Logic & Synchronous Systems
  - 7-Segment Display Control
  - Sensor Interfacing (HC-SR04)


## ðŸ“‚ Projects

- **Ultrasonic Sensor-Based Room Occupancy Counter**  
  A Verilog-based system using two HC-SR04 ultrasonic sensors to detect entry/exit and display remaining room capacity on a 2-digit 7-segment display (implemented on Edge Artix-7 FPGA).

- **Finite State Machine Projects (RTL)**  
  Basic FSM designs like traffic light controller, vending machine logic, and sequence detectors.

> More projects are under development as I continue exploring FPGA-based RTL design.

## ðŸŽ¯ Career Goals

- Strengthen RTL and ASIC design knowledge  
- Complete hands-on FPGA and HDL-based projects  
- Crack GATE and pursue MTech in VLSI  
- Work as an ASIC Design Engineer in a top semiconductor company (e.g., Qualcomm, Nvidia, AMD)


## ðŸ“« Contact

- ðŸ“§ Email: gandlureumamaheswarareddy@gmail.com
- ðŸ”— LinkedIn: https://www.linkedin.com/in/umamaheswarareddy-gandluru-01509727b?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app

