-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layers_test_argmax_10_Pipeline_VITIS_LOOP_72_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fc0_to_argmax0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    fc0_to_argmax0_empty_n : IN STD_LOGIC;
    fc0_to_argmax0_read : OUT STD_LOGIC;
    fc0_to_argmax0_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    fc0_to_argmax0_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN : OUT STD_LOGIC_VECTOR (7 downto 0);
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld : OUT STD_LOGIC;
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld : OUT STD_LOGIC;
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld : OUT STD_LOGIC;
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld : OUT STD_LOGIC;
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld : OUT STD_LOGIC;
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld : OUT STD_LOGIC;
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld : OUT STD_LOGIC;
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld : OUT STD_LOGIC;
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld : OUT STD_LOGIC;
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9 : OUT STD_LOGIC_VECTOR (7 downto 0);
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld : OUT STD_LOGIC );
end;


architecture behav of layers_test_argmax_10_Pipeline_VITIS_LOOP_72_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln72_fu_84_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal fc0_to_argmax0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ich_7_reg_190 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ich_fu_66 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln72_fu_90_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_ich_7 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component layers_test_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component layers_test_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ich_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln72_fu_84_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    ich_fu_66 <= add_ln72_fu_90_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    ich_fu_66 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ich_7_reg_190 <= ap_sig_allocacmp_ich_7;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln72_fu_90_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_ich_7) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, fc0_to_argmax0_empty_n)
    begin
                ap_block_pp0_stage0_11001 <= ((fc0_to_argmax0_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, fc0_to_argmax0_empty_n)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((fc0_to_argmax0_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, fc0_to_argmax0_empty_n)
    begin
                ap_block_pp0_stage0_subdone <= ((fc0_to_argmax0_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln72_fu_84_p2)
    begin
        if (((icmp_ln72_fu_84_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_ich_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ich_fu_66, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_ich_7 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_ich_7 <= ich_fu_66;
        end if; 
    end process;


    fc0_to_argmax0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fc0_to_argmax0_empty_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fc0_to_argmax0_blk_n <= fc0_to_argmax0_empty_n;
        else 
            fc0_to_argmax0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fc0_to_argmax0_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fc0_to_argmax0_read <= ap_const_logic_1;
        else 
            fc0_to_argmax0_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln72_fu_84_p2 <= "1" when (ap_sig_allocacmp_ich_7 = ap_const_lv4_A) else "0";
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN <= fc0_to_argmax0_dout;
    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1 <= fc0_to_argmax0_dout;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ich_7_reg_190, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ich_7_reg_190 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld <= ap_const_logic_1;
        else 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2 <= fc0_to_argmax0_dout;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ich_7_reg_190, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ich_7_reg_190 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld <= ap_const_logic_1;
        else 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3 <= fc0_to_argmax0_dout;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ich_7_reg_190, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ich_7_reg_190 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld <= ap_const_logic_1;
        else 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4 <= fc0_to_argmax0_dout;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ich_7_reg_190, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ich_7_reg_190 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld <= ap_const_logic_1;
        else 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5 <= fc0_to_argmax0_dout;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ich_7_reg_190, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ich_7_reg_190 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld <= ap_const_logic_1;
        else 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6 <= fc0_to_argmax0_dout;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ich_7_reg_190, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ich_7_reg_190 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld <= ap_const_logic_1;
        else 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7 <= fc0_to_argmax0_dout;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ich_7_reg_190, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ich_7_reg_190 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld <= ap_const_logic_1;
        else 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8 <= fc0_to_argmax0_dout;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ich_7_reg_190, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ich_7_reg_190 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld <= ap_const_logic_1;
        else 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9 <= fc0_to_argmax0_dout;

    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ich_7_reg_190, ap_block_pp0_stage0_11001_grp1)
    begin
        if ((not((ich_7_reg_190 = ap_const_lv4_2)) and not((ich_7_reg_190 = ap_const_lv4_1)) and not((ich_7_reg_190 = ap_const_lv4_0)) and not((ich_7_reg_190 = ap_const_lv4_8)) and not((ich_7_reg_190 = ap_const_lv4_7)) and not((ich_7_reg_190 = ap_const_lv4_6)) and not((ich_7_reg_190 = ap_const_lv4_5)) and not((ich_7_reg_190 = ap_const_lv4_4)) and not((ich_7_reg_190 = ap_const_lv4_3)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld <= ap_const_logic_1;
        else 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ich_7_reg_190, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ich_7_reg_190 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld <= ap_const_logic_1;
        else 
            void_argmax_10_stream_ap_int_8_0_stream_ap_int_8_0_IN_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
