PPA Report for cascaded_timer.v (Module: cascaded_timer)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 54
FF Count: 36
IO Count: 21
Cell Count: 170

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 269.76 MHz
Reg-to-Reg Critical Path Delay: 3.238 ns

POWER METRICS:
-------------
Total Power Consumption: 0.887 W
