{
    "type": "weakness",
    "spec_version": "2.1",
    "id": "weakness--bcdda185-49ff-47b1-8a75-6003e190e462",
    "created": "2024-08-13T14:46:48.773698Z",
    "modified": "2024-08-13T14:46:48.773698Z",
    "name": "Hardware Logic with Insecure De-Synchronization between Control and Data Channels",
    "description": "The hardware logic for error handling and security checks can incorrectly forward data before the security check is complete.",
    "object_marking_refs": [
        "marking-definition--613f2e26-407d-48c7-9eca-b8e91df99dc9"
    ],
    "external_references": [
        {
            "source_name": "CWE",
            "external_id": "1264"
        }
    ],
    "x_mitre_common_consequences": [
        {
            "impact": "Read Memory",
            "scope": "Confidentiality"
        },
        {
            "impact": "Read Application Data",
            "scope": "Confidentiality"
        }
    ],
    "x_mitre_content_history": [
        {
            "submission_date": "2020-05-22",
            "submission_name": "Nicole Fern",
            "submission_organization": "Tortuga Logic"
        }
    ],
    "x_mitre_likelihood_of_exploit": "Unknown",
    "x_mitre_observed_examples": [
        {
            "description": "Systems with microprocessors utilizing speculative execution and indirect branch prediction may allow unauthorized disclosure of information to an attacker with local user access via a side-channel analysis of the data cache.",
            "link": "https://www.cve.org/CVERecord?id=CVE-2017-5754",
            "reference": "CVE-2017-5754"
        }
    ],
    "x_mitre_potential_mitigations": [
        {
            "description": "\n                 ",
            "effectiveness": null,
            "phase": "Architecture and Design"
        }
    ],
    "x_mitre_related_weaknesses": [
        {
            "cwe_id": "821",
            "nature": "ChildOf"
        },
        {
            "cwe_id": "1037",
            "nature": "PeerOf"
        }
    ]
}