Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 30 16:10:10 2024
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processing_system_wrapper_timing_summary_routed.rpt -pb processing_system_wrapper_timing_summary_routed.pb -rpx processing_system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : processing_system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-18  Warning           Missing input or output delay                   22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.954      -10.035                     14                 1463        0.055        0.000                      0                 1449        5.845        0.000                       0                   761  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk             2.082        0.000                      0                   14                                                                              5.845        0.000                       0                    15  
clk_fpga_0         12.877        0.000                      0                 1435        0.055        0.000                      0                 1435        9.020        0.000                       0                   746  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.954      -10.035                     14                   14        0.438        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        adc_clk       clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.082ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 adc_dat_a_in[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 7.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_in[5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[5]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     4.470 r  adc_dat_a_in_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     4.470    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[5]
    ILOGIC_X0Y33         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.535 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.535    processing_system_i/top_0/U0/UUT0/OPT_ZHD_N_adc_dat_a_reg[5]
    ILOGIC_X0Y33         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    10.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.550    12.462    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y33         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.035    12.427    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)        0.191    12.618    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 adc_dat_a_in[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 7.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 r  adc_dat_a_in[4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[4]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     4.468 r  adc_dat_a_in_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     4.468    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[4]
    ILOGIC_X0Y34         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.533 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.533    processing_system_i/top_0/U0/UUT0/OPT_ZHD_N_adc_dat_a_reg[4]
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    10.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.550    12.462    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.035    12.427    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)        0.191    12.618    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 adc_dat_a_in[11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 7.119ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 r  adc_dat_a_in[11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[11]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     4.454 r  adc_dat_a_in_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     4.454    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[11]
    ILOGIC_X0Y30         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.519 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.519    processing_system_i/top_0/U0/UUT0/OPT_ZHD_N_adc_dat_a_reg[11]
    ILOGIC_X0Y30         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    10.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.546    12.458    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y30         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.035    12.423    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)        0.191    12.614    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 adc_dat_a_in[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 7.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W15                                               0.000     3.400 r  adc_dat_a_in[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[3]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     4.448 r  adc_dat_a_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     4.448    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[3]
    ILOGIC_X0Y29         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.513 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.513    processing_system_i/top_0/U0/UUT0/OPT_ZHD_N_adc_dat_a_reg[3]
    ILOGIC_X0Y29         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    10.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.546    12.458    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y29         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.035    12.423    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)        0.191    12.614    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 adc_dat_a_in[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 7.117ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 r  adc_dat_a_in[2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[2]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     4.452 r  adc_dat_a_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     4.452    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[2]
    ILOGIC_X0Y36         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.517 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.517    processing_system_i/top_0/U0/UUT0/OPT_ZHD_N_adc_dat_a_reg[2]
    ILOGIC_X0Y36         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    10.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.551    12.463    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y36         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.035    12.428    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)        0.191    12.619    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 adc_dat_a_in[0]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 7.110ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 r  adc_dat_a_in[0] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[0]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     4.445 r  adc_dat_a_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     4.445    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[0]
    ILOGIC_X0Y35         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.510 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.510    processing_system_i/top_0/U0/UUT0/OPT_ZHD_N_adc_dat_a_reg[0]
    ILOGIC_X0Y35         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    10.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.551    12.463    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y35         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.035    12.428    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)        0.191    12.619    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 adc_dat_a_in[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 7.089ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 r  adc_dat_a_in[6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[6]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     4.424 r  adc_dat_a_in_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     4.424    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[6]
    ILOGIC_X0Y41         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.489 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.489    processing_system_i/top_0/U0/UUT0/OPT_ZHD_N_adc_dat_a_reg[6]
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    10.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.555    12.467    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)        0.191    12.623    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 adc_dat_a_in[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 7.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 r  adc_dat_a_in[12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[12]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     4.413 r  adc_dat_a_in_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     4.413    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[12]
    ILOGIC_X0Y32         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.478 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.478    processing_system_i/top_0/U0/UUT0/OPT_ZHD_N_adc_dat_a_reg[12]
    ILOGIC_X0Y32         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    10.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.549    12.461    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y32         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/C
                         clock pessimism              0.000    12.461    
                         clock uncertainty           -0.035    12.426    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)        0.191    12.617    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 adc_dat_a_in[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 7.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 r  adc_dat_a_in[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[7]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     4.418 r  adc_dat_a_in_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     4.418    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[7]
    ILOGIC_X0Y42         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.483 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.483    processing_system_i/top_0/U0/UUT0/OPT_ZHD_N_adc_dat_a_reg[7]
    ILOGIC_X0Y42         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    10.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.555    12.467    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y42         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)        0.191    12.623    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 adc_dat_a_in[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 7.069ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 r  adc_dat_a_in[8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_in[8]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     4.404 r  adc_dat_a_in_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     4.404    processing_system_i/top_0/U0/UUT0/adc_dat_a_in[8]
    ILOGIC_X0Y43         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.469 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.469    processing_system_i/top_0/U0/UUT0/OPT_ZHD_N_adc_dat_a_reg[8]
    ILOGIC_X0Y43         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     8.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    10.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.555    12.467    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y43         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)        0.191    12.623    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  2.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_in }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  processing_system_i/top_0/U0/BUFG_inst/I
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y35   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y39   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y30   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y32   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y14   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[13]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y13   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y36   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y29   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/C
Min Period  n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y34   processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.877ns  (required time - arrival time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 2.064ns (30.475%)  route 4.709ns (69.525%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.718     3.026    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.182     4.627    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.299     4.926 f  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.998     5.924    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.048 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.652    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.776 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.930     7.706    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.830 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.830    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.470 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.995     9.465    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X4Y44          LUT3 (Prop_lut3_I0_O)        0.334     9.799 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.799    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X4Y44          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.551    22.743    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y44          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.116    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.118    22.675    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.675    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                 12.877    

Slack (MET) :             12.900ns  (required time - arrival time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.663ns  (logic 2.373ns (35.612%)  route 4.290ns (64.388%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.718     3.026    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.182     4.627    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.299     4.926 f  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.998     5.924    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.048 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.652    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.776 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.930     7.706    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.830 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.830    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.380 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.494 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.494    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.807 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.577     9.383    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.306     9.689 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.689    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X3Y47          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.552    22.745    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y47          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    22.860    
                         clock uncertainty           -0.302    22.558    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.031    22.589    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.589    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                 12.900    

Slack (MET) :             12.905ns  (required time - arrival time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 2.386ns (35.597%)  route 4.317ns (64.403%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.718     3.026    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.182     4.627    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.299     4.926 f  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.998     5.924    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.048 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.652    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.776 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.930     7.706    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.830 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.830    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.380 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.494 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.494    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.828 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.603     9.431    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.298     9.729 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.729    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X3Y47          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.552    22.745    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y47          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    22.860    
                         clock uncertainty           -0.302    22.558    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.075    22.633    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                 12.905    

Slack (MET) :             13.016ns  (required time - arrival time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 2.301ns (34.908%)  route 4.291ns (65.092%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.718     3.026    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.182     4.627    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.299     4.926 f  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.998     5.924    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.048 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.652    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.776 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.930     7.706    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.830 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.830    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.380 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.494 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.494    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.716 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.577     9.293    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.325     9.618 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.618    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X3Y47          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.552    22.745    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y47          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.116    22.860    
                         clock uncertainty           -0.302    22.558    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.075    22.633    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 13.016    

Slack (MET) :             13.036ns  (required time - arrival time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.277ns (34.622%)  route 4.300ns (65.378%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.718     3.026    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.182     4.627    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.299     4.926 f  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.998     5.924    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.048 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.652    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.776 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.930     7.706    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.830 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.830    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.380 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.714 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.586     9.300    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.303     9.603 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.603    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X4Y45          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.551    22.743    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y45          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.116    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)        0.081    22.638    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                 13.036    

Slack (MET) :             13.144ns  (required time - arrival time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 2.161ns (33.428%)  route 4.304ns (66.572%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.718     3.026    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.182     4.627    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.299     4.926 f  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.998     5.924    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.048 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.652    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.776 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.930     7.706    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.830 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.830    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.380 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.602 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.590     9.192    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.299     9.491 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.491    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X4Y45          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.551    22.743    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y45          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.116    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)        0.077    22.634    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                 13.144    

Slack (MET) :             13.146ns  (required time - arrival time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.295ns (35.773%)  route 4.120ns (64.227%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.718     3.026    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.182     4.627    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.299     4.926 f  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.998     5.924    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.048 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.652    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.776 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.930     7.706    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.830 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.830    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.380 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.494 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.494    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.733 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.407     9.139    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.302     9.441 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.441    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X3Y47          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.552    22.745    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y47          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.116    22.860    
                         clock uncertainty           -0.302    22.558    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.029    22.587    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.587    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                 13.146    

Slack (MET) :             13.148ns  (required time - arrival time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 2.173ns (33.426%)  route 4.328ns (66.574%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.718     3.026    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.182     4.627    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.299     4.926 f  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.998     5.924    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.048 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.652    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.776 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.930     7.706    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.830 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.830    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.380 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.619 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.614     9.233    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.294     9.527 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.527    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X4Y45          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.551    22.743    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y45          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.116    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)        0.118    22.675    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.675    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                 13.148    

Slack (MET) :             13.260ns  (required time - arrival time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 2.252ns (35.246%)  route 4.137ns (64.754%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.718     3.026    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.182     4.627    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.299     4.926 f  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.998     5.924    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.048 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.652    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.776 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.930     7.706    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.830 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.830    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.380 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.380    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.693 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.424     9.116    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.299     9.415 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.415    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X4Y45          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.551    22.743    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y45          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.116    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)        0.118    22.675    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.675    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                 13.260    

Slack (MET) :             13.340ns  (required time - arrival time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 1.972ns (31.439%)  route 4.300ns (68.561%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.718     3.026    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.182     4.627    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.299     4.926 f  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.998     5.924    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.048 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.604     6.652    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.776 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.930     7.706    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y44          LUT4 (Prop_lut4_I3_O)        0.124     7.830 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.830    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.410 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.587     8.996    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X4Y44          LUT3 (Prop_lut3_I0_O)        0.302     9.298 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.298    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X4Y44          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.551    22.743    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y44          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.116    22.859    
                         clock uncertainty           -0.302    22.557    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.081    22.638    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.638    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                 13.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.584     0.925    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.176    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y50          SRL16E                                       r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.853     1.223    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50          SRL16E                                       r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.121    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.800%)  route 0.194ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.584     0.925    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.246    processing_system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.893     1.263    processing_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    processing_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.609%)  route 0.191ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.582     0.923    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.191     1.262    processing_system_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.893     1.263    processing_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.053     1.181    processing_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.684%)  route 0.239ns (59.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.582     0.923    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.239     1.326    processing_system_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.893     1.263    processing_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    processing_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.994%)  route 0.262ns (65.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.584     0.925    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.262     1.328    processing_system_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.893     1.263    processing_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    processing_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.581     0.922    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.128     1.049 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.119     1.169    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y39          SRLC32E                                      r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.849     1.219    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.935    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.064    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.564     0.905    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y39          FDSE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDSE (Prop_fdse_C_Q)         0.141     1.046 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[12]/Q
                         net (fo=1, routed)           0.054     1.100    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg_n_0_[12]
    SLICE_X8Y39          LUT5 (Prop_lut5_I1_O)        0.045     1.145 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3[30]_i_1/O
                         net (fo=1, routed)           0.000     1.145    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[12]
    SLICE_X8Y39          FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.832     1.202    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y39          FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[30]/C
                         clock pessimism             -0.285     0.918    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.121     1.039    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.585     0.926    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X5Y46          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.054     1.121    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][7]
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.166 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000     1.166    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[7]
    SLICE_X4Y46          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.853     1.223    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y46          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.284     0.939    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.121     1.060    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.193%)  route 0.284ns (66.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.584     0.925    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.284     1.349    processing_system_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.893     1.263    processing_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    processing_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.475%)  route 0.243ns (65.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.584     0.925    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.243     1.296    processing_system_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.893     1.263    processing_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  processing_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    processing_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y41    processing_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y41    processing_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y41    processing_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y40    processing_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y40    processing_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y40    processing_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y40    processing_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X8Y42    processing_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y40    processing_system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X20Y44   processing_system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X20Y44   processing_system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X20Y44   processing_system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X20Y44   processing_system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y40    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    processing_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           14  Failing Endpoints,  Worst Slack       -0.954ns,  Total Violation      -10.035ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.954ns  (required time - arrival time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.007ns  (logic 0.580ns (11.585%)  route 4.427ns (88.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 28.458 - 24.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 22.982 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.674    22.982    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456    23.438 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.155    25.593    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124    25.717 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          2.271    27.989    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y29         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000    24.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    26.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.546    28.458    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y29         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/C
                         clock pessimism              0.000    28.458    
                         clock uncertainty           -0.302    28.156    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_R)       -1.121    27.035    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         27.035    
                         arrival time                         -27.989    
  -------------------------------------------------------------------
                         slack                                 -0.954    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.965ns  (logic 0.580ns (11.682%)  route 4.385ns (88.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 28.462 - 24.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 22.982 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.674    22.982    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456    23.438 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.155    25.593    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124    25.717 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          2.230    27.947    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y33         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000    24.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    26.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.550    28.462    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y33         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
                         clock pessimism              0.000    28.462    
                         clock uncertainty           -0.302    28.160    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_R)       -1.121    27.039    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         27.039    
                         arrival time                         -27.947    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.828ns  (logic 0.580ns (12.013%)  route 4.248ns (87.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 28.461 - 24.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 22.982 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.674    22.982    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456    23.438 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.155    25.593    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124    25.717 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          2.093    27.810    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y32         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000    24.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    26.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.549    28.461    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y32         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/C
                         clock pessimism              0.000    28.461    
                         clock uncertainty           -0.302    28.159    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_R)       -1.121    27.038    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         27.038    
                         arrival time                         -27.810    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.765ns  (required time - arrival time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.826ns  (logic 0.580ns (12.017%)  route 4.246ns (87.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 28.467 - 24.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 22.982 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.674    22.982    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456    23.438 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.155    25.593    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124    25.717 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          2.091    27.808    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000    24.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    26.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.555    28.467    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
                         clock pessimism              0.000    28.467    
                         clock uncertainty           -0.302    28.165    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_R)       -1.121    27.044    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         27.044    
                         arrival time                         -27.808    
  -------------------------------------------------------------------
                         slack                                 -0.765    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.819ns  (logic 0.580ns (12.036%)  route 4.239ns (87.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 28.466 - 24.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 22.982 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.674    22.982    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456    23.438 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.155    25.593    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124    25.717 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          2.084    27.801    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y40         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000    24.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    26.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.554    28.466    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y40         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/C
                         clock pessimism              0.000    28.466    
                         clock uncertainty           -0.302    28.164    
    ILOGIC_X0Y40         FDRE (Setup_fdre_C_R)       -1.121    27.043    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         27.043    
                         arrival time                         -27.801    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.773ns  (logic 0.580ns (12.151%)  route 4.193ns (87.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 28.458 - 24.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 22.982 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.674    22.982    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456    23.438 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.155    25.593    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124    25.717 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          2.038    27.755    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y30         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000    24.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    26.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.546    28.458    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y30         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/C
                         clock pessimism              0.000    28.458    
                         clock uncertainty           -0.302    28.156    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_R)       -1.121    27.035    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         27.035    
                         arrival time                         -27.755    
  -------------------------------------------------------------------
                         slack                                 -0.720    

Slack (VIOLATED) :        -0.701ns  (required time - arrival time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.758ns  (logic 0.580ns (12.191%)  route 4.178ns (87.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 28.462 - 24.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 22.982 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.674    22.982    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456    23.438 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.155    25.593    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124    25.717 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          2.022    27.740    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000    24.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    26.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.550    28.462    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
                         clock pessimism              0.000    28.462    
                         clock uncertainty           -0.302    28.160    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_R)       -1.121    27.039    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         27.039    
                         arrival time                         -27.740    
  -------------------------------------------------------------------
                         slack                                 -0.701    

Slack (VIOLATED) :        -0.699ns  (required time - arrival time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.757ns  (logic 0.580ns (12.194%)  route 4.177ns (87.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 28.463 - 24.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 22.982 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.674    22.982    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456    23.438 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.155    25.593    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124    25.717 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          2.021    27.739    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y35         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000    24.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    26.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.551    28.463    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y35         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/C
                         clock pessimism              0.000    28.463    
                         clock uncertainty           -0.302    28.161    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_R)       -1.121    27.040    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         27.040    
                         arrival time                         -27.739    
  -------------------------------------------------------------------
                         slack                                 -0.699    

Slack (VIOLATED) :        -0.666ns  (required time - arrival time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.724ns  (logic 0.580ns (12.277%)  route 4.144ns (87.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 28.463 - 24.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 22.982 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.674    22.982    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456    23.438 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.155    25.593    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124    25.717 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          1.989    27.706    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y14         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000    24.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    26.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.551    28.463    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y14         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[13]/C
                         clock pessimism              0.000    28.463    
                         clock uncertainty           -0.302    28.161    
    ILOGIC_X0Y14         FDRE (Setup_fdre_C_R)       -1.121    27.040    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         27.040    
                         arrival time                         -27.706    
  -------------------------------------------------------------------
                         slack                                 -0.666    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        4.711ns  (logic 0.580ns (12.313%)  route 4.131ns (87.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 28.463 - 24.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 22.982 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.674    22.982    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.456    23.438 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           2.155    25.593    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.124    25.717 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          1.975    27.693    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y13         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000    24.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           1.880    26.820    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.551    28.463    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y13         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]/C
                         clock pessimism              0.000    28.463    
                         clock uncertainty           -0.302    28.161    
    ILOGIC_X0Y13         FDRE (Setup_fdre_C_R)       -1.121    27.040    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         27.040    
                         arrival time                         -27.693    
  -------------------------------------------------------------------
                         slack                                 -0.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.186ns (8.464%)  route 2.011ns (91.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.563     0.904    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.119     2.164    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          0.892     3.101    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y39         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.683     1.116    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.854     2.000    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y39         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_R)         0.361     2.663    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.186ns (8.446%)  route 2.016ns (91.554%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.563     0.904    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.119     2.164    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          0.897     3.106    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y42         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.683     1.116    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.854     2.000    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y42         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    ILOGIC_X0Y42         FDRE (Hold_fdre_C_R)         0.361     2.663    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.186ns (8.421%)  route 2.023ns (91.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.563     0.904    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.119     2.164    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          0.903     3.112    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y43         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.683     1.116    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.854     2.000    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y43         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    ILOGIC_X0Y43         FDRE (Hold_fdre_C_R)         0.361     2.663    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.186ns (8.377%)  route 2.034ns (91.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.563     0.904    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.119     2.164    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          0.915     3.124    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y36         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.683     1.116    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.852     1.998    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y36         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.302     2.300    
    ILOGIC_X0Y36         FDRE (Hold_fdre_C_R)         0.361     2.661    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           3.124    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.186ns (8.294%)  route 2.057ns (91.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.563     0.904    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.119     2.164    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          0.937     3.146    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y13         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.683     1.116    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.852     1.998    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y13         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.302     2.300    
    ILOGIC_X0Y13         FDRE (Hold_fdre_C_R)         0.361     2.661    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.186ns (8.288%)  route 2.058ns (91.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.563     0.904    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.119     2.164    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          0.939     3.148    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y32         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.683     1.116    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.850     1.996    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y32         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.302     2.298    
    ILOGIC_X0Y32         FDRE (Hold_fdre_C_R)         0.361     2.659    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.186ns (8.276%)  route 2.062ns (91.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.563     0.904    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.119     2.164    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          0.942     3.151    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y35         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.683     1.116    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.852     1.998    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y35         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.302     2.300    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_R)         0.361     2.661    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.186ns (8.268%)  route 2.064ns (91.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.563     0.904    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.119     2.164    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          0.944     3.153    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.683     1.116    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.852     1.998    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.302     2.300    
    ILOGIC_X0Y34         FDRE (Hold_fdre_C_R)         0.361     2.661    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.186ns (8.261%)  route 2.066ns (91.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.563     0.904    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.119     2.164    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          0.946     3.155    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y29         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.683     1.116    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.848     1.994    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y29         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.302     2.296    
    ILOGIC_X0Y29         FDRE (Hold_fdre_C_R)         0.361     2.657    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.186ns (8.236%)  route 2.072ns (91.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.563     0.904    processing_system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X18Y44         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  processing_system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.119     2.164    processing_system_i/top_0/U0/UUT0/adc_rst_in
    SLICE_X36Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  processing_system_i/top_0/U0/UUT0/adc_dat_a[11]_i_1/O
                         net (fo=14, routed)          0.953     3.162    processing_system_i/top_0/U0/UUT0/p_0_in
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.683     1.116    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.854     2.000    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.302     2.302    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_R)         0.361     2.663    processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.499    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processing_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.070ns  (logic 0.124ns (5.991%)  route 1.946ns (94.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  processing_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.946     1.946    processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.070 r  processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.070    processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y46         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.500     2.692    processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y46         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processing_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.045ns (5.156%)  route 0.828ns (94.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  processing_system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.828     0.828    processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.873 r  processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.873    processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y46         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.831     1.201    processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y46         FDRE                                         r  processing_system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.139ns  (logic 0.517ns (16.468%)  route 2.622ns (83.532%))
  Logic Levels:           0  
  Clock Path Skew:        -2.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.770     4.932    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y14         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[13]/Q
                         net (fo=1, routed)           2.622     8.071    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X14Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.500     2.693    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.973ns  (logic 0.517ns (17.391%)  route 2.456ns (82.609%))
  Logic Levels:           0  
  Clock Path Skew:        -2.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.770     4.932    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y13         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[1]/Q
                         net (fo=1, routed)           2.456     7.904    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X14Y37         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.497     2.689    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y37         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.795ns  (logic 0.517ns (18.499%)  route 2.278ns (81.501%))
  Logic Levels:           0  
  Clock Path Skew:        -2.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.762     4.924    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y30         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.517     5.441 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[11]/Q
                         net (fo=1, routed)           2.278     7.718    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X12Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.506     2.698    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.789ns  (logic 0.517ns (18.538%)  route 2.272ns (81.462%))
  Logic Levels:           0  
  Clock Path Skew:        -2.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.762     4.924    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y29         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.517     5.441 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[3]/Q
                         net (fo=1, routed)           2.272     7.712    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X12Y38         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.504     2.696    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.781ns  (logic 0.517ns (18.592%)  route 2.264ns (81.408%))
  Logic Levels:           0  
  Clock Path Skew:        -2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.769     4.931    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y33         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.517     5.448 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/Q
                         net (fo=1, routed)           2.264     7.711    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X10Y42         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.506     2.698    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.595ns  (logic 0.517ns (19.920%)  route 2.078ns (80.080%))
  Logic Levels:           0  
  Clock Path Skew:        -2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.774     4.936    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y42         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.517     5.453 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/Q
                         net (fo=1, routed)           2.078     7.531    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X10Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.506     2.698    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.557ns  (logic 0.517ns (20.216%)  route 2.040ns (79.784%))
  Logic Levels:           0  
  Clock Path Skew:        -2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.770     4.932    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y36         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/Q
                         net (fo=1, routed)           2.040     7.489    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X10Y36         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.502     2.694    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y36         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.475ns  (logic 0.517ns (20.893%)  route 1.958ns (79.107%))
  Logic Levels:           0  
  Clock Path Skew:        -2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.766     4.928    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y32         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y32         FDRE (Prop_fdre_C_Q)         0.517     5.445 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/Q
                         net (fo=1, routed)           1.958     7.402    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X16Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.499     2.691    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.457ns  (logic 0.517ns (21.040%)  route 1.940ns (78.960%))
  Logic Levels:           0  
  Clock Path Skew:        -2.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.769     4.931    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.517     5.448 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/Q
                         net (fo=1, routed)           1.940     7.388    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X14Y40         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.499     2.691    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 0.517ns (21.562%)  route 1.881ns (78.438%))
  Logic Levels:           0  
  Clock Path Skew:        -2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           2.076     3.059    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          1.774     4.936    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.517     5.453 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/Q
                         net (fo=1, routed)           1.881     7.333    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X11Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.506     2.698    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X11Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.180ns (18.878%)  route 0.773ns (81.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.582     1.637    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y43         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[8]/Q
                         net (fo=1, routed)           0.773     2.591    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[8]
    SLICE_X17Y39         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.829     1.199    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X17Y39         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.180ns (18.593%)  route 0.788ns (81.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.582     1.637    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y39         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[10]/Q
                         net (fo=1, routed)           0.788     2.605    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X16Y40         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.830     1.200    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y40         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.180ns (18.013%)  route 0.819ns (81.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.582     1.637    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y40         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[9]/Q
                         net (fo=1, routed)           0.819     2.636    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X16Y39         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.829     1.199    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y39         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.180ns (17.967%)  route 0.822ns (82.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.580     1.635    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y35         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.180     1.815 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[0]/Q
                         net (fo=1, routed)           0.822     2.637    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X14Y36         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.826     1.196    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y36         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.180ns (16.878%)  route 0.887ns (83.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.578     1.633    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y32         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y32         FDRE (Prop_fdre_C_Q)         0.180     1.813 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[12]/Q
                         net (fo=1, routed)           0.887     2.700    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X16Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.830     1.200    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.180ns (16.773%)  route 0.893ns (83.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.580     1.635    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y34         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.180     1.815 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[4]/Q
                         net (fo=1, routed)           0.893     2.708    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X14Y40         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.830     1.200    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.107ns  (logic 0.180ns (16.264%)  route 0.927ns (83.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.582     1.637    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y41         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[6]/Q
                         net (fo=1, routed)           0.927     2.744    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X11Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.833     1.203    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X11Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.180ns (15.380%)  route 0.990ns (84.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.582     1.637    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y42         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.180     1.817 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[7]/Q
                         net (fo=1, routed)           0.990     2.808    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X10Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.833     1.203    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y41         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.180ns (15.171%)  route 1.006ns (84.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.580     1.635    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y36         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.180     1.815 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[2]/Q
                         net (fo=1, routed)           1.006     2.822    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X10Y36         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.829     1.199    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y36         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.180ns (14.244%)  route 1.084ns (85.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_in (IN)
                         net (fo=0)                   0.000     0.000    processing_system_i/top_0/U0/adc_clk_p_in
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  processing_system_i/top_0/U0/IBUFDS_inst/O
                         net (fo=1, routed)           0.627     1.029    processing_system_i/top_0/U0/adc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  processing_system_i/top_0/U0/BUFG_inst/O
                         net (fo=14, routed)          0.580     1.635    processing_system_i/top_0/U0/UUT0/adc_clk_out
    ILOGIC_X0Y33         FDRE                                         r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.180     1.815 r  processing_system_i/top_0/U0/UUT0/adc_dat_a_reg[5]/Q
                         net (fo=1, routed)           1.084     2.899    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X10Y42         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.833     1.203    processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y42         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.084ns  (logic 4.659ns (51.293%)  route 4.425ns (48.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.681     2.989    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.425     7.870    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         4.203    12.073 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.073    led_out[5]
    G14                                                               r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.913ns  (logic 4.750ns (53.294%)  route 4.163ns (46.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.681     2.989    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.163     7.670    lopt_7
    F16                  OBUF (Prop_obuf_I_O)         4.232    11.902 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.902    led_out[0]
    F16                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.895ns  (logic 4.747ns (53.370%)  route 4.148ns (46.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.681     2.989    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.148     7.655    lopt_6
    F17                  OBUF (Prop_obuf_I_O)         4.229    11.884 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.884    led_out[1]
    F17                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 4.752ns (57.833%)  route 3.464ns (42.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.681     2.989    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.464     6.971    lopt_4
    H15                  OBUF (Prop_obuf_I_O)         4.234    11.205 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.205    led_out[3]
    H15                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.743ns (58.983%)  route 3.298ns (41.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.681     2.989    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.298     6.805    lopt_5
    G15                  OBUF (Prop_obuf_I_O)         4.225    11.031 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.031    led_out[2]
    G15                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 4.733ns (58.970%)  route 3.293ns (41.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.681     2.989    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.293     6.738    lopt
    J14                  OBUF (Prop_obuf_I_O)         4.277    11.015 r  led_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.015    led_out[7]
    J14                                                               r  led_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.899ns  (logic 4.735ns (59.946%)  route 3.164ns (40.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.681     2.989    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.164     6.609    lopt_3
    K14                  OBUF (Prop_obuf_I_O)         4.279    10.888 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.888    led_out[4]
    K14                                                               r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.735ns  (logic 4.687ns (60.596%)  route 3.048ns (39.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         1.681     2.989    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.048     6.493    lopt_1
    J15                  OBUF (Prop_obuf_I_O)         4.231    10.724 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.724    led_out[6]
    J15                                                               r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.108ns  (logic 3.059ns (74.467%)  route 1.049ns (25.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.566     0.907    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.049     2.096    lopt_1
    J15                  OBUF (Prop_obuf_I_O)         2.918     5.015 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.015    led_out[6]
    J15                                                               r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.209ns  (logic 3.107ns (73.802%)  route 1.103ns (26.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.566     0.907    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.103     2.150    lopt_3
    K14                  OBUF (Prop_obuf_I_O)         2.966     5.116 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.116    led_out[4]
    K14                                                               r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.249ns  (logic 3.076ns (72.405%)  route 1.172ns (27.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.566     0.907    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.172     2.243    lopt_5
    G15                  OBUF (Prop_obuf_I_O)         2.912     5.155 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.155    led_out[2]
    G15                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.284ns  (logic 3.104ns (72.475%)  route 1.179ns (27.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.566     0.907    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.179     2.227    lopt
    J14                  OBUF (Prop_obuf_I_O)         2.963     5.190 r  led_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.190    led_out[7]
    J14                                                               r  led_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.306ns  (logic 3.085ns (71.635%)  route 1.221ns (28.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.566     0.907    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.221     2.292    lopt_4
    H15                  OBUF (Prop_obuf_I_O)         2.921     5.212 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.212    led_out[3]
    H15                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.655ns  (logic 3.080ns (66.172%)  route 1.575ns (33.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.566     0.907    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.575     2.645    lopt_6
    F17                  OBUF (Prop_obuf_I_O)         2.916     5.561 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.561    led_out[1]
    F17                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.671ns  (logic 3.083ns (66.006%)  route 1.588ns (33.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.566     0.907    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.588     2.658    lopt_7
    F16                  OBUF (Prop_obuf_I_O)         2.919     5.578 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.578    led_out[0]
    F16                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.736ns  (logic 3.032ns (64.011%)  route 1.705ns (35.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=747, routed)         0.566     0.907    processing_system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y43         FDRE                                         r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  processing_system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.705     2.752    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         2.891     5.643 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.643    led_out[5]
    G14                                                               r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





