<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='410' ll='412' type='bool llvm::GCNSubtarget::hasVMEMReadSGPRVALUDefHazard() const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='408'>/// A read of an SGPR by a VMEM instruction requires 5 wait states when the
  /// SGPR was written by a VALU Instruction.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='596' u='c' c='_ZN4llvm19GCNHazardRecognizer16checkVMEMHazardsEPNS_12MachineInstrE'/>
