
Practicas_programacion/Practicas_Protocol_Com/PdC_TPF_1/out/PdC_TPF_1.elf:     file format elf32-littlearm
Practicas_programacion/Practicas_Protocol_Com/PdC_TPF_1/out/PdC_TPF_1.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000459

Program Header:
0x70000001 off    0x00011f8c vaddr 0x1a001f8c paddr 0x1a001f8c align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010048 vaddr 0x10000048 paddr 0x10000048 align 2**16
         filesz 0x00000000 memsz 0x00000028 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00001f94 memsz 0x00001f94 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a001f94 align 2**16
         filesz 0x00000048 memsz 0x00000048 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001f88  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000048  10000000  1a001f94  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020048  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
  6 .bss          00000028  10000048  10000048  00010048  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 11 .init_array   00000004  1a001f88  1a001f88  00011f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a001f8c  1a001f8c  00011f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00020048  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00020048  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00020048  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 18 .noinit       00000000  10000070  10000070  00020048  2**2
                  CONTENTS
 19 .debug_info   0001ce79  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00004427  00000000  00000000  0003cec1  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00007eeb  00000000  00000000  000412e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000978  00000000  00000000  000491d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000a38  00000000  00000000  00049b4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000cb29  00000000  00000000  0004a583  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   0000fb21  00000000  00000000  000570ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    00029752  00000000  00000000  00066bcd  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  0009031f  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  00090387  2**0
                  CONTENTS, READONLY
 29 .debug_frame  0000178c  00000000  00000000  000903bc  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000048 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a001f88 l    d  .init_array	00000000 .init_array
1a001f8c l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000070 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 EEPROM_SPI_PdC.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a001ce0 l     O .text	00000004 InitClkStates
1a001ce4 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a000594 l     F .text	00000044 Board_LED_Init
1a0005d8 l     F .text	00000040 Board_TEC_Init
1a000618 l     F .text	00000040 Board_GPIO_Init
1a000658 l     F .text	00000030 Board_ADC_Init
1a000688 l     F .text	00000038 Board_SPI_Init
1a0006c0 l     F .text	00000024 Board_I2C_Init
1a001d5c l     O .text	00000008 GpioButtons
1a001d64 l     O .text	0000000c GpioLeds
1a001d70 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a000740 l     F .text	0000001a SSP_Write2BFifo
1a00075a l     F .text	00000018 SSP_Write1BFifo
1a000772 l     F .text	00000042 SSP_Read2BFifo
1a0007b4 l     F .text	00000040 SSP_Read1BFifo
1a0007f4 l     F .text	00000014 Chip_SSP_GetClockIndex
1a000808 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0009d0 l     F .text	00000014 Chip_ADC_GetClockIndex
1a0009e4 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001d88 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000c04 l     F .text	000000a0 pll_calc_divs
1a000ca4 l     F .text	0000010c pll_get_frac
1a000db0 l     F .text	0000004c Chip_Clock_FindBaseClock
1a001024 l     F .text	00000022 Chip_Clock_GetDivRate
10000048 l     O .bss	00000008 audio_usb_pll_freq
1a001ddc l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001190 l     F .text	0000002c Chip_UART_GetIndex
1a001e48 l     O .text	00000008 UART_BClock
1a001e50 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000038 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a001380 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_tick.c
10000050 l     O .bss	00000004 callBackFuncParams
10000058 l     O .bss	00000008 tickCounter
10000060 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_spi.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a001f40 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10000064 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 system.c
00000000 l    df *ABS*	00000000 
1a001f8c l       .init_array	00000000 __init_array_end
1a001f88 l       .bss_RAM5	00000000 __preinit_array_end
1a001f88 l       .init_array	00000000 __init_array_start
1a001f88 l       .bss_RAM5	00000000 __preinit_array_start
1a000e48 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000130  w    F .text	00000002 DebugMon_Handler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0000c0 g       .text	00000000 __section_table_start
1a000166  w    F .text	00000002 I2C0_IRQHandler
1a000738 g     F .text	00000008 __stdio_init
1a000126  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000a8a g     F .text	0000000c Chip_ADC_SetResolution
1a00166c g     F .text	0000002c SysTick_Handler
1a001210 g     F .text	00000040 Chip_UART_SetBaud
1a000166  w    F .text	00000002 SPIFI_ADCHS_IRQHandler
1a000454  w    F .text	00000002 initialise_monitor_handles
1a000166  w    F .text	00000002 SDIO_IRQHandler
1a000132  w    F .text	00000002 PendSV_Handler
1a000124  w    F .text	00000002 NMI_Handler
1a001f94 g       .ARM.exidx	00000000 __exidx_end
1a0000fc g       .text	00000000 __data_section_table_end
1a000166  w    F .text	00000002 UART1_IRQHandler
53ff75da g       *ABS*	00000000 __valid_user_code_checksum
1a001f94 g       .ARM.exidx	00000000 _etext
1a000166  w    F .text	00000002 USB1_IRQHandler
1a000166  w    F .text	00000002 TIMER3_IRQHandler
1a0010c6 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a000166  w    F .text	00000002 UART0_IRQHandler
1a000154 g     F .text	00000012 bss_init
1a000166  w    F .text	00000002 SGPIO_IRQHandler
1a001864 g     F .text	00000000 .hidden __aeabi_uldivmod
10000070 g       .noinit	00000000 _noinit
1a001786 g     F .text	00000016 uartWriteString
10000068 g     O .bss	00000004 SystemCoreClock
1a0011bc g     F .text	00000054 Chip_UART_Init
1a000166  w    F .text	00000002 ADC0_IRQHandler
1a00012c  w    F .text	00000002 UsageFault_Handler
1a001144 g     F .text	0000004c Chip_Clock_GetRate
1a00051c g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a000300 g     F .text	00000060 itoa
1a001894 g     F .text	000002d0 .hidden __udivmoddi4
1a001d58 g     O .text	00000004 ExtRateIn
1a000166  w    F .text	00000002 IntDefaultHandler
1a000166  w    F .text	00000002 SSP0_SSP1_IRQHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a001698 g     F .text	0000002c spiRead
1a001f8c g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a001b68 g     F .text	00000048 __libc_init_array
1a000166  w    F .text	00000002 ADC1_IRQHandler
1a000166  w    F .text	00000002 RIT_WDT_IRQHandler
1a000166  w    F .text	00000002 FLASH_EEPROM_ATIMER_IRQHandler
1a000708 g     F .text	00000030 Board_Init
1a0004e2  w    F .text	00000002 _init
1a0000c0 g       .text	00000000 __data_section_table
1a000832 g     F .text	000000a8 Chip_SSP_RWFrames_Blocking
1a000166  w    F .text	00000002 RTC_IRQHandler
10000070 g       .bss	00000000 _ebss
1a000166  w    F .text	00000002 TIMER0_IRQHandler
1a000458 g     F .text	00000088 Reset_Handler
1a0015f0 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a000994 g     F .text	00000038 Chip_I2C_SetClockRate
1a000166  w    F .text	00000002 LCD_IRQHandler
1a000dfc g     F .text	0000004c Chip_Clock_EnableCrystal
1a000166  w    F .text	00000002 M4_IRQHandler
10008000 g       *ABS*	00000000 __top_RamLoc32
1a000136 g     F .text	0000001e data_init
1a000970 g     F .text	00000024 Chip_I2C_Init
1a000fb8 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001e58 g     O .text	000000e6 gpioPinsInit
1a00176c g     F .text	0000001a uartWriteByte
1a000820 g     F .text	00000012 Chip_SSP_SetClockRate
1a0010a0 g     F .text	00000026 Chip_Clock_GetBaseClock
10000048 g       .bss	00000000 _bss
1a000a58 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0008da g     F .text	0000003e Chip_SSP_SetBitRate
1a000166  w    F .text	00000002 I2S0_I2S1_QEI_IRQHandler
1a0009cc g     F .text	00000002 Chip_GPIO_Init
1a001d84 g     O .text	00000004 OscRateIn
1a0016f0 g     F .text	0000007c uartInit
10000070 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a000124 g       .text	00000000 __bss_section_table_end
1a0013b4 g     F .text	000001ac gpioInit
1a000360 g     F .text	00000048 initHW
1a001b64  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00179c g     F .text	0000001c USB0_IRQHandler
1a000166  w    F .text	00000002 SCT_IRQHandler
1a000e64 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001bb0 g     F .text	000000a0 memset
1a000128  w    F .text	00000002 MemManage_Handler
1a0003a8 g     F .text	000000ac main
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a00012e  w    F .text	00000002 SVC_Handler
1a0016c4 g     F .text	00000018 uartTxReady
1a0010d4 g     F .text	0000003c Chip_Clock_EnableOpts
1a000e80 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000f38 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a00132c g     F .text	00000038 SystemInit
1a00182c g     F .text	00000038 delay
1a0000fc g       .text	00000000 __bss_section_table
1a001560 g     F .text	0000006a gpioWrite
1a0004e0  w    F .text	00000002 _fini
1a000a18 g     F .text	00000040 Chip_ADC_Init
1000006c g     O .bss	00000004 g_pUsbApi
1a0004e4 g     F .text	00000038 Board_SetupMuxing
1a001250 g     F .text	000000dc Chip_UART_SetBaudFDR
1a0015cc g     F .text	0000000c tickRead
10000040 g     O .data	00000008 tickRateMS
1a000166  w    F .text	00000002 SPI_DAC_IRQHandler
1a000166  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1b000000 g       .text	00000000 __core_m0app_START__
1a0016dc g     F .text	00000014 uartTxWrite
1a000166  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000070 g       .bss	00000000 _pvHeapStart
1a000166  w    F .text	00000002 UART2_CAN1_IRQHandler
1a000124 g       .text	00000000 __section_table_end
1a000918 g     F .text	00000038 Chip_SSP_Init
1a0006e4 g     F .text	00000024 Board_Debug_Init
10000048 g       .data	00000000 _edata
1a000950 g     F .text	00000020 Chip_I2C_EventHandler
1a000166  w    F .text	00000002 M0SUB_IRQHandler
1a000a98 g     F .text	00000158 Chip_SetupCoreClock
1a000000 g     O .text	00000040 g_pfnVectors
1a000bf0 g     F .text	00000014 SystemCoreClockUpdate
1a000166  w    F .text	00000002 DMA_IRQHandler
1a000166  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001b64  w    F .text	00000002 .hidden __aeabi_idiv0
1a00012a  w    F .text	00000002 BusFault_Handler
1a001110 g     F .text	00000034 Chip_Clock_Enable
1a000166  w    F .text	00000002 UART3_IRQHandler
1a000166  w    F .text	00000002 MCPWM_IRQHandler
1a0017b8 g     F .text	00000074 boardInit
1a000040 g     O .text	00000080 g_pfnVendorVectors
1a000166  w    F .text	00000002 GINT1_IRQHandler
1a0015d8 g     F .text	00000018 tickPowerSet
1a001048 g     F .text	00000058 Chip_Clock_SetBaseClock
1a001364 g     F .text	0000001c cyclesCounterInit
1a000166  w    F .text	00000002 GPIO4_IRQHandler
1a000588 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 59 04 00 1a 25 01 00 1a 27 01 00 1a     ....Y...%...'...
1a000010:	29 01 00 1a 2b 01 00 1a 2d 01 00 1a da 75 ff 53     )...+...-....u.S
	...
1a00002c:	2f 01 00 1a 31 01 00 1a 00 00 00 00 33 01 00 1a     /...1.......3...
1a00003c:	6d 16 00 1a                                         m...

1a000040 <g_pfnVendorVectors>:
1a000040:	67 01 00 1a 67 01 00 1a 67 01 00 1a 00 00 00 00     g...g...g.......
1a000050:	67 01 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     g...g...g...g...
1a000060:	9d 17 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     ....g...g...g...
1a000070:	67 01 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     g...g...g...g...
1a000080:	67 01 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     g...g...g...g...
1a000090:	67 01 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     g...g...g...g...
1a0000a0:	67 01 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     g...g...g...g...
1a0000b0:	67 01 00 1a 67 01 00 1a 67 01 00 1a 67 01 00 1a     g...g...g...g...

1a0000c0 <__data_section_table>:
1a0000c0:	1a001f94 	.word	0x1a001f94
1a0000c4:	10000000 	.word	0x10000000
1a0000c8:	00000048 	.word	0x00000048
1a0000cc:	1a001f94 	.word	0x1a001f94
1a0000d0:	10080000 	.word	0x10080000
1a0000d4:	00000000 	.word	0x00000000
1a0000d8:	1a001f94 	.word	0x1a001f94
1a0000dc:	20000000 	.word	0x20000000
1a0000e0:	00000000 	.word	0x00000000
1a0000e4:	1a001f94 	.word	0x1a001f94
1a0000e8:	20008000 	.word	0x20008000
1a0000ec:	00000000 	.word	0x00000000
1a0000f0:	1a001f94 	.word	0x1a001f94
1a0000f4:	2000c000 	.word	0x2000c000
1a0000f8:	00000000 	.word	0x00000000

1a0000fc <__bss_section_table>:
1a0000fc:	10000048 	.word	0x10000048
1a000100:	00000028 	.word	0x00000028
1a000104:	10080000 	.word	0x10080000
1a000108:	00000000 	.word	0x00000000
1a00010c:	20000000 	.word	0x20000000
1a000110:	00000000 	.word	0x00000000
1a000114:	20008000 	.word	0x20008000
1a000118:	00000000 	.word	0x00000000
1a00011c:	2000c000 	.word	0x2000c000
1a000120:	00000000 	.word	0x00000000

1a000124 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000124:	e7fe      	b.n	1a000124 <NMI_Handler>

1a000126 <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a000126:	e7fe      	b.n	1a000126 <HardFault_Handler>

1a000128 <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a000128:	e7fe      	b.n	1a000128 <MemManage_Handler>

1a00012a <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00012a:	e7fe      	b.n	1a00012a <BusFault_Handler>

1a00012c <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a00012c:	e7fe      	b.n	1a00012c <UsageFault_Handler>

1a00012e <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a00012e:	e7fe      	b.n	1a00012e <SVC_Handler>

1a000130 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000130:	e7fe      	b.n	1a000130 <DebugMon_Handler>

1a000132 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000132:	e7fe      	b.n	1a000132 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000134:	e7fe      	b.n	1a000134 <PendSV_Handler+0x2>

1a000136 <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a000136:	2300      	movs	r3, #0
1a000138:	4293      	cmp	r3, r2
1a00013a:	d20a      	bcs.n	1a000152 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a00013c:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a00013e:	f850 4b04 	ldr.w	r4, [r0], #4
1a000142:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a000146:	3304      	adds	r3, #4
1a000148:	4293      	cmp	r3, r2
1a00014a:	d3f8      	bcc.n	1a00013e <data_init+0x8>
}
1a00014c:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000150:	4770      	bx	lr
1a000152:	4770      	bx	lr

1a000154 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a000154:	2300      	movs	r3, #0
1a000156:	428b      	cmp	r3, r1
1a000158:	d204      	bcs.n	1a000164 <bss_init+0x10>
        *pulDest++ = 0;
1a00015a:	2200      	movs	r2, #0
1a00015c:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a000160:	3304      	adds	r3, #4
1a000162:	e7f8      	b.n	1a000156 <bss_init+0x2>
}
1a000164:	4770      	bx	lr

1a000166 <ADC0_IRQHandler>:
#endif

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a000166:	e7fe      	b.n	1a000166 <ADC0_IRQHandler>
1a000168:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00016c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000170:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000174:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000178:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00017c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000180:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000184:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000188:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00018c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000190:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000194:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000198:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00019c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <itoa>:
//#define PCA9633_ADD              0x3E
//#define PCA9633_REG_CONFIG_A     0x00
/*==================[definiciones de datos internos]=========================*/
char* itoa(int value, char* result, int base) {
   // check that the base if valid
   if (base < 2 || base > 36) { *result = '\0'; return result; }
1a000300:	1e93      	subs	r3, r2, #2
1a000302:	2b22      	cmp	r3, #34	; 0x22
1a000304:	d802      	bhi.n	1a00030c <itoa+0xc>
char* itoa(int value, char* result, int base) {
1a000306:	b4f0      	push	{r4, r5, r6, r7}

   char* ptr = result, *ptr1 = result, tmp_char;
1a000308:	460e      	mov	r6, r1
1a00030a:	e005      	b.n	1a000318 <itoa+0x18>
   if (base < 2 || base > 36) { *result = '\0'; return result; }
1a00030c:	2300      	movs	r3, #0
1a00030e:	700b      	strb	r3, [r1, #0]
      tmp_char = *ptr;
      *ptr--= *ptr1;
      *ptr1++ = tmp_char;
   }
   return result;
}
1a000310:	4608      	mov	r0, r1
1a000312:	4770      	bx	lr
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a000314:	461e      	mov	r6, r3
      value /= base;
1a000316:	4628      	mov	r0, r5
1a000318:	fb90 f5f2 	sdiv	r5, r0, r2
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a00031c:	fb02 0415 	mls	r4, r2, r5, r0
1a000320:	3423      	adds	r4, #35	; 0x23
1a000322:	4633      	mov	r3, r6
1a000324:	4f0d      	ldr	r7, [pc, #52]	; (1a00035c <itoa+0x5c>)
1a000326:	5d3c      	ldrb	r4, [r7, r4]
1a000328:	f803 4b01 	strb.w	r4, [r3], #1
   } while ( value );
1a00032c:	2d00      	cmp	r5, #0
1a00032e:	d1f1      	bne.n	1a000314 <itoa+0x14>
   if (tmp_value < 0) *ptr++ = '-';
1a000330:	2800      	cmp	r0, #0
1a000332:	db04      	blt.n	1a00033e <itoa+0x3e>
   *ptr-- = '\0';
1a000334:	2200      	movs	r2, #0
1a000336:	f803 2901 	strb.w	r2, [r3], #-1
   char* ptr = result, *ptr1 = result, tmp_char;
1a00033a:	460a      	mov	r2, r1
   while(ptr1 < ptr) {
1a00033c:	e009      	b.n	1a000352 <itoa+0x52>
   if (tmp_value < 0) *ptr++ = '-';
1a00033e:	222d      	movs	r2, #45	; 0x2d
1a000340:	701a      	strb	r2, [r3, #0]
1a000342:	1cb3      	adds	r3, r6, #2
1a000344:	e7f6      	b.n	1a000334 <itoa+0x34>
      tmp_char = *ptr;
1a000346:	7818      	ldrb	r0, [r3, #0]
      *ptr--= *ptr1;
1a000348:	7814      	ldrb	r4, [r2, #0]
1a00034a:	f803 4901 	strb.w	r4, [r3], #-1
      *ptr1++ = tmp_char;
1a00034e:	f802 0b01 	strb.w	r0, [r2], #1
   while(ptr1 < ptr) {
1a000352:	4293      	cmp	r3, r2
1a000354:	d8f7      	bhi.n	1a000346 <itoa+0x46>
}
1a000356:	4608      	mov	r0, r1
1a000358:	bcf0      	pop	{r4, r5, r6, r7}
1a00035a:	4770      	bx	lr
1a00035c:	1a001c50 	.word	0x1a001c50

1a000360 <initHW>:

/*==================[definiciones de datos externos]=========================*/

/*==================[declaraciones de funciones internas]====================*/

void initHW(void)  {
1a000360:	b510      	push	{r4, lr}
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000362:	4b0f      	ldr	r3, [pc, #60]	; (1a0003a0 <initHW+0x40>)
1a000364:	2200      	movs	r2, #0
1a000366:	f8c3 2790 	str.w	r2, [r3, #1936]	; 0x790
1a00036a:	21c5      	movs	r1, #197	; 0xc5
1a00036c:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
1a000370:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	 */
	 Chip_SCU_PinMuxSet( 0xF, 4, (SCU_MODE_PULLUP | SCU_MODE_FUNC0)); // SSP1_SCK
	 Chip_SCU_PinMuxSet( 0x1, 3, (SCU_MODE_PULLUP | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS | SCU_MODE_FUNC5)); // SSP1_MISO
	 Chip_SCU_PinMuxSet( 0x6, 1, (SCU_MODE_PULLUP | SCU_MODE_FUNC0)); // Pin for SPI SS configured as GPIO output with pull-up
	 //Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, 3, 0);					//Pin SS as output (GPIO0)
	 gpioConfig( GPIO0, GPIO_OUTPUT );
1a000374:	2101      	movs	r1, #1
1a000376:	2020      	movs	r0, #32
1a000378:	f001 f81c 	bl	1a0013b4 <gpioInit>
	 gpioWrite( GPIO0, 1 );
1a00037c:	2101      	movs	r1, #1
1a00037e:	2020      	movs	r0, #32
1a000380:	f001 f8ee 	bl	1a001560 <gpioWrite>
	 // Initialize SSP Peripheral
	 Chip_SSP_Init( LPC_SSP1 );
1a000384:	4c07      	ldr	r4, [pc, #28]	; (1a0003a4 <initHW+0x44>)
1a000386:	4620      	mov	r0, r4
1a000388:	f000 fac6 	bl	1a000918 <Chip_SSP_Init>
 * @param	pSSP		: The base of SSP peripheral on the chip
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Enable(LPC_SSP_T *pSSP)
{
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a00038c:	6863      	ldr	r3, [r4, #4]
1a00038e:	f043 0302 	orr.w	r3, r3, #2
1a000392:	6063      	str	r3, [r4, #4]
	 Chip_SSP_Enable( LPC_SSP1 );

	 // Inicializar UART_USB a 115200 baudios. Esto es de SAPI!
	 uartConfig( UART_USB, 115200 );
1a000394:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000398:	2003      	movs	r0, #3
1a00039a:	f001 f9a9 	bl	1a0016f0 <uartInit>
}
1a00039e:	bd10      	pop	{r4, pc}
1a0003a0:	40086000 	.word	0x40086000
1a0003a4:	400c5000 	.word	0x400c5000

1a0003a8 <main>:

/*==================[funcion principal]======================================*/

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void )
{
1a0003a8:	b538      	push	{r3, r4, r5, lr}
	char buffer_2 = 0;
   // ---------- CONFIGURACIONES ------------------------------
   //uint8_t transmitDataBuffr[1];
   // Inicializar y configurar la plataforma

   boardConfig();
1a0003aa:	f001 fa05 	bl	1a0017b8 <boardInit>
   //gpioConfig( GPIO1, GPIO_OUTPUT );
   //delay( 40 );   //    delay( LCD_STARTUP_WAIT_MS );   // Wait for stable power (some LCD need that)Wait for stable power (some LCD need that)

   //i2cInit( I2C0, 300000 ); //i2cInit( I2C0, 100000 );
   //spiConfig( SPI0 );
   initHW();
1a0003ae:	f7ff ffd7 	bl	1a000360 <initHW>
   uartWriteString( UART_USB, "Temperatura actual: ");
1a0003b2:	4c24      	ldr	r4, [pc, #144]	; (1a000444 <main+0x9c>)
1a0003b4:	4621      	mov	r1, r4
1a0003b6:	2003      	movs	r0, #3
1a0003b8:	f001 f9e5 	bl	1a001786 <uartWriteString>
   uartWriteString( UART_USB, "Ingrese bucle ");
1a0003bc:	4d22      	ldr	r5, [pc, #136]	; (1a000448 <main+0xa0>)
1a0003be:	4629      	mov	r1, r5
1a0003c0:	2003      	movs	r0, #3
1a0003c2:	f001 f9e0 	bl	1a001786 <uartWriteString>
   gpioWrite( LEDB, ON );
1a0003c6:	2101      	movs	r1, #1
1a0003c8:	202a      	movs	r0, #42	; 0x2a
1a0003ca:	f001 f8c9 	bl	1a001560 <gpioWrite>
   //buffer_1 = 0x03;
   //*buffer_1 = 0x03;
   //bufferSize_1 = 1;

	   //Chip_GPIO_SetPinOutLow(LPC_GPIO_PORT,3,0);
	   uartWriteString( UART_USB, "Ingrese bucle ");
1a0003ce:	4629      	mov	r1, r5
1a0003d0:	2003      	movs	r0, #3
1a0003d2:	f001 f9d8 	bl	1a001786 <uartWriteString>
	   gpioWrite( GPIO0, 0 );
1a0003d6:	2100      	movs	r1, #0
1a0003d8:	2020      	movs	r0, #32
1a0003da:	f001 f8c1 	bl	1a001560 <gpioWrite>
	   uartWriteString( UART_USB, "Pase GPIO0 = 0 ");
1a0003de:	491b      	ldr	r1, [pc, #108]	; (1a00044c <main+0xa4>)
1a0003e0:	2003      	movs	r0, #3
1a0003e2:	f001 f9d0 	bl	1a001786 <uartWriteString>
	   delay( 2 );   //    delay( LCD_STARTUP_WAIT_MS );   // Wait for stable power (some LCD need that) Wait for stable power (some LCD need that)
1a0003e6:	2002      	movs	r0, #2
1a0003e8:	2100      	movs	r1, #0
1a0003ea:	f001 fa1f 	bl	1a00182c <delay>
		//raw_data = max6675_control.spi_read_fnc();
	   /**
	   	 * Se utiliza una funcion de lpc open que permite leer un byte
	   	 * Mediante el parametro lengh se indica que seran 2 bytes a leer
	   	 */
	   variable = spiRead( SPI0, 0x03, 1 );
1a0003ee:	2201      	movs	r2, #1
1a0003f0:	2103      	movs	r1, #3
1a0003f2:	2000      	movs	r0, #0
1a0003f4:	f001 f950 	bl	1a001698 <spiRead>

	   //temp_actual = max6675_GetTemp();
	   itoa((int)variable,buffer_2,10);
1a0003f8:	220a      	movs	r2, #10
1a0003fa:	2100      	movs	r1, #0
1a0003fc:	f7ff ff80 	bl	1a000300 <itoa>
	   uartWriteString( UART_USB, "Temperatura actual: ");
1a000400:	4621      	mov	r1, r4
1a000402:	2003      	movs	r0, #3
1a000404:	f001 f9bf 	bl	1a001786 <uartWriteString>
	   uartWriteString( UART_USB, buffer_2);
1a000408:	2100      	movs	r1, #0
1a00040a:	2003      	movs	r0, #3
1a00040c:	f001 f9bb 	bl	1a001786 <uartWriteString>
	   uartWriteString( UART_USB, "ÂºC           \r");
1a000410:	490f      	ldr	r1, [pc, #60]	; (1a000450 <main+0xa8>)
1a000412:	2003      	movs	r0, #3
1a000414:	f001 f9b7 	bl	1a001786 <uartWriteString>
	   //max6675_control.delay_1ms_func(2);
	   delay( 2 );   //    delay( LCD_STARTUP_WAIT_MS );   // Wait for stable power (some LCD need that) Wait for stable power (some LCD need that)
1a000418:	2002      	movs	r0, #2
1a00041a:	2100      	movs	r1, #0
1a00041c:	f001 fa06 	bl	1a00182c <delay>
	   //max6675_control.chip_select_ctrl(CS_DISABLE);
	   //Chip_GPIO_SetPinOutHigh(LPC_GPIO_PORT,3,0);
	   gpioWrite( GPIO0, 1 );
1a000420:	2101      	movs	r1, #1
1a000422:	2020      	movs	r0, #32
1a000424:	f001 f89c 	bl	1a001560 <gpioWrite>

	   //transmitDataBuffr[1] = 0x07;
	   //i2cWrite( I2C0, PCA9633_ADD  , 0x07, 1, TRUE ); //i2cWrite( I2C0, pcf8574TI2cAddress, &directions, 1, TRUE );
	   //delay( 40 );   //    delay( LCD_STARTUP_WAIT_MS );   // Wait for stable power (some LCD need that) Wait for stable power (some LCD need that)
	   gpioWrite( LED3, ON );
1a000428:	2101      	movs	r1, #1
1a00042a:	202d      	movs	r0, #45	; 0x2d
1a00042c:	f001 f898 	bl	1a001560 <gpioWrite>
	   delay( 1000 );
1a000430:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a000434:	2100      	movs	r1, #0
1a000436:	f001 f9f9 	bl	1a00182c <delay>
	   gpioWrite( LED3, OFF );
1a00043a:	2100      	movs	r1, #0
1a00043c:	202d      	movs	r0, #45	; 0x2d
1a00043e:	f001 f88f 	bl	1a001560 <gpioWrite>

	   while (TRUE){

	   }
1a000442:	e7fe      	b.n	1a000442 <main+0x9a>
1a000444:	1a001c98 	.word	0x1a001c98
1a000448:	1a001cb0 	.word	0x1a001cb0
1a00044c:	1a001cc0 	.word	0x1a001cc0
1a000450:	1a001cd0 	.word	0x1a001cd0

1a000454 <initialise_monitor_handles>:
}
1a000454:	4770      	bx	lr
1a000456:	Address 0x1a000456 is out of bounds.


1a000458 <Reset_Handler>:
void Reset_Handler(void) {
1a000458:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a00045a:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a00045c:	4b19      	ldr	r3, [pc, #100]	; (1a0004c4 <Reset_Handler+0x6c>)
1a00045e:	4a1a      	ldr	r2, [pc, #104]	; (1a0004c8 <Reset_Handler+0x70>)
1a000460:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000462:	3304      	adds	r3, #4
1a000464:	4a19      	ldr	r2, [pc, #100]	; (1a0004cc <Reset_Handler+0x74>)
1a000466:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000468:	2300      	movs	r3, #0
1a00046a:	e005      	b.n	1a000478 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a00046c:	4a18      	ldr	r2, [pc, #96]	; (1a0004d0 <Reset_Handler+0x78>)
1a00046e:	f04f 31ff 	mov.w	r1, #4294967295
1a000472:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000476:	3301      	adds	r3, #1
1a000478:	2b07      	cmp	r3, #7
1a00047a:	d9f7      	bls.n	1a00046c <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a00047c:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a00047e:	4b15      	ldr	r3, [pc, #84]	; (1a0004d4 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000480:	e007      	b.n	1a000492 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000482:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a000486:	689a      	ldr	r2, [r3, #8]
1a000488:	6859      	ldr	r1, [r3, #4]
1a00048a:	6818      	ldr	r0, [r3, #0]
1a00048c:	f7ff fe53 	bl	1a000136 <data_init>
        SectionLen = *SectionTableAddr++;
1a000490:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000492:	4a11      	ldr	r2, [pc, #68]	; (1a0004d8 <Reset_Handler+0x80>)
1a000494:	4293      	cmp	r3, r2
1a000496:	d3f4      	bcc.n	1a000482 <Reset_Handler+0x2a>
1a000498:	e006      	b.n	1a0004a8 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a00049a:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a00049c:	6859      	ldr	r1, [r3, #4]
1a00049e:	f854 0b08 	ldr.w	r0, [r4], #8
1a0004a2:	f7ff fe57 	bl	1a000154 <bss_init>
        SectionLen = *SectionTableAddr++;
1a0004a6:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a0004a8:	4a0c      	ldr	r2, [pc, #48]	; (1a0004dc <Reset_Handler+0x84>)
1a0004aa:	4293      	cmp	r3, r2
1a0004ac:	d3f5      	bcc.n	1a00049a <Reset_Handler+0x42>
    SystemInit();
1a0004ae:	f000 ff3d 	bl	1a00132c <SystemInit>
    __libc_init_array();
1a0004b2:	f001 fb59 	bl	1a001b68 <__libc_init_array>
    initialise_monitor_handles();
1a0004b6:	f7ff ffcd 	bl	1a000454 <initialise_monitor_handles>
    main();
1a0004ba:	f7ff ff75 	bl	1a0003a8 <main>
        __asm__ volatile("wfi");
1a0004be:	bf30      	wfi
1a0004c0:	e7fd      	b.n	1a0004be <Reset_Handler+0x66>
1a0004c2:	bf00      	nop
1a0004c4:	40053100 	.word	0x40053100
1a0004c8:	10df1000 	.word	0x10df1000
1a0004cc:	01dff7ff 	.word	0x01dff7ff
1a0004d0:	e000e280 	.word	0xe000e280
1a0004d4:	1a0000c0 	.word	0x1a0000c0
1a0004d8:	1a0000fc 	.word	0x1a0000fc
1a0004dc:	1a000124 	.word	0x1a000124

1a0004e0 <_fini>:
void _fini(void) {}
1a0004e0:	4770      	bx	lr

1a0004e2 <_init>:
void _init(void) {}
1a0004e2:	4770      	bx	lr

1a0004e4 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0004e4:	2300      	movs	r3, #0
1a0004e6:	2b1c      	cmp	r3, #28
1a0004e8:	d812      	bhi.n	1a000510 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0004ea:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0004ec:	4a09      	ldr	r2, [pc, #36]	; (1a000514 <Board_SetupMuxing+0x30>)
1a0004ee:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0004f2:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0004f6:	784a      	ldrb	r2, [r1, #1]
1a0004f8:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0004fa:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0004fe:	4906      	ldr	r1, [pc, #24]	; (1a000518 <Board_SetupMuxing+0x34>)
1a000500:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000504:	3301      	adds	r3, #1
1a000506:	2b1c      	cmp	r3, #28
1a000508:	d9f0      	bls.n	1a0004ec <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a00050a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00050e:	4770      	bx	lr
1a000510:	4770      	bx	lr
1a000512:	bf00      	nop
1a000514:	1a001ce4 	.word	0x1a001ce4
1a000518:	40086000 	.word	0x40086000

1a00051c <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a00051c:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00051e:	4a17      	ldr	r2, [pc, #92]	; (1a00057c <Board_SetupClocking+0x60>)
1a000520:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000524:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000528:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00052c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000530:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000534:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000538:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00053c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000540:	2201      	movs	r2, #1
1a000542:	490f      	ldr	r1, [pc, #60]	; (1a000580 <Board_SetupClocking+0x64>)
1a000544:	2006      	movs	r0, #6
1a000546:	f000 faa7 	bl	1a000a98 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00054a:	2400      	movs	r4, #0
1a00054c:	b14c      	cbz	r4, 1a000562 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00054e:	4b0b      	ldr	r3, [pc, #44]	; (1a00057c <Board_SetupClocking+0x60>)
1a000550:	685a      	ldr	r2, [r3, #4]
1a000552:	f022 020c 	bic.w	r2, r2, #12
1a000556:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000558:	685a      	ldr	r2, [r3, #4]
1a00055a:	f042 0203 	orr.w	r2, r2, #3
1a00055e:	605a      	str	r2, [r3, #4]
}
1a000560:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a000562:	4808      	ldr	r0, [pc, #32]	; (1a000584 <Board_SetupClocking+0x68>)
1a000564:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000568:	2301      	movs	r3, #1
1a00056a:	788a      	ldrb	r2, [r1, #2]
1a00056c:	7849      	ldrb	r1, [r1, #1]
1a00056e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000572:	f000 fd69 	bl	1a001048 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000576:	3401      	adds	r4, #1
1a000578:	e7e8      	b.n	1a00054c <Board_SetupClocking+0x30>
1a00057a:	bf00      	nop
1a00057c:	40043000 	.word	0x40043000
1a000580:	0c28cb00 	.word	0x0c28cb00
1a000584:	1a001ce0 	.word	0x1a001ce0

1a000588 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000588:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a00058a:	f7ff ffab 	bl	1a0004e4 <Board_SetupMuxing>
    Board_SetupClocking();
1a00058e:	f7ff ffc5 	bl	1a00051c <Board_SetupClocking>
}
1a000592:	bd08      	pop	{r3, pc}

1a000594 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000594:	2200      	movs	r2, #0
1a000596:	2a05      	cmp	r2, #5
1a000598:	d819      	bhi.n	1a0005ce <Board_LED_Init+0x3a>
{
1a00059a:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a00059c:	490c      	ldr	r1, [pc, #48]	; (1a0005d0 <Board_LED_Init+0x3c>)
1a00059e:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0005a2:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0005a6:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0005a8:	4b0a      	ldr	r3, [pc, #40]	; (1a0005d4 <Board_LED_Init+0x40>)
1a0005aa:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0005ae:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0005b2:	2001      	movs	r0, #1
1a0005b4:	40a0      	lsls	r0, r4
1a0005b6:	4301      	orrs	r1, r0
1a0005b8:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a0005bc:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a0005c0:	2100      	movs	r1, #0
1a0005c2:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0005c4:	3201      	adds	r2, #1
1a0005c6:	2a05      	cmp	r2, #5
1a0005c8:	d9e8      	bls.n	1a00059c <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a0005ca:	bc70      	pop	{r4, r5, r6}
1a0005cc:	4770      	bx	lr
1a0005ce:	4770      	bx	lr
1a0005d0:	1a001d64 	.word	0x1a001d64
1a0005d4:	400f4000 	.word	0x400f4000

1a0005d8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0005d8:	2300      	movs	r3, #0
1a0005da:	2b03      	cmp	r3, #3
1a0005dc:	d816      	bhi.n	1a00060c <Board_TEC_Init+0x34>
{
1a0005de:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0005e0:	490b      	ldr	r1, [pc, #44]	; (1a000610 <Board_TEC_Init+0x38>)
1a0005e2:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0005e6:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0005ea:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a0005ec:	4c09      	ldr	r4, [pc, #36]	; (1a000614 <Board_TEC_Init+0x3c>)
1a0005ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0005f2:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0005f6:	2001      	movs	r0, #1
1a0005f8:	40a8      	lsls	r0, r5
1a0005fa:	ea21 0100 	bic.w	r1, r1, r0
1a0005fe:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000602:	3301      	adds	r3, #1
1a000604:	2b03      	cmp	r3, #3
1a000606:	d9eb      	bls.n	1a0005e0 <Board_TEC_Init+0x8>
   }
}
1a000608:	bc30      	pop	{r4, r5}
1a00060a:	4770      	bx	lr
1a00060c:	4770      	bx	lr
1a00060e:	bf00      	nop
1a000610:	1a001d5c 	.word	0x1a001d5c
1a000614:	400f4000 	.word	0x400f4000

1a000618 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000618:	2300      	movs	r3, #0
1a00061a:	2b08      	cmp	r3, #8
1a00061c:	d816      	bhi.n	1a00064c <Board_GPIO_Init+0x34>
{
1a00061e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a000620:	490b      	ldr	r1, [pc, #44]	; (1a000650 <Board_GPIO_Init+0x38>)
1a000622:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000626:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00062a:	784d      	ldrb	r5, [r1, #1]
1a00062c:	4c09      	ldr	r4, [pc, #36]	; (1a000654 <Board_GPIO_Init+0x3c>)
1a00062e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000632:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000636:	2001      	movs	r0, #1
1a000638:	40a8      	lsls	r0, r5
1a00063a:	ea21 0100 	bic.w	r1, r1, r0
1a00063e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000642:	3301      	adds	r3, #1
1a000644:	2b08      	cmp	r3, #8
1a000646:	d9eb      	bls.n	1a000620 <Board_GPIO_Init+0x8>
   }
}
1a000648:	bc30      	pop	{r4, r5}
1a00064a:	4770      	bx	lr
1a00064c:	4770      	bx	lr
1a00064e:	bf00      	nop
1a000650:	1a001d70 	.word	0x1a001d70
1a000654:	400f4000 	.word	0x400f4000

1a000658 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a000658:	b510      	push	{r4, lr}
1a00065a:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a00065c:	4c08      	ldr	r4, [pc, #32]	; (1a000680 <Board_ADC_Init+0x28>)
1a00065e:	4669      	mov	r1, sp
1a000660:	4620      	mov	r0, r4
1a000662:	f000 f9d9 	bl	1a000a18 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a000666:	4a07      	ldr	r2, [pc, #28]	; (1a000684 <Board_ADC_Init+0x2c>)
1a000668:	4669      	mov	r1, sp
1a00066a:	4620      	mov	r0, r4
1a00066c:	f000 f9f4 	bl	1a000a58 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a000670:	2200      	movs	r2, #0
1a000672:	4669      	mov	r1, sp
1a000674:	4620      	mov	r0, r4
1a000676:	f000 fa08 	bl	1a000a8a <Chip_ADC_SetResolution>
}
1a00067a:	b002      	add	sp, #8
1a00067c:	bd10      	pop	{r4, pc}
1a00067e:	bf00      	nop
1a000680:	400e3000 	.word	0x400e3000
1a000684:	00061a80 	.word	0x00061a80

1a000688 <Board_SPI_Init>:
{
1a000688:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a00068a:	4c0b      	ldr	r4, [pc, #44]	; (1a0006b8 <Board_SPI_Init+0x30>)
1a00068c:	4620      	mov	r0, r4
1a00068e:	f000 f943 	bl	1a000918 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000692:	6863      	ldr	r3, [r4, #4]
1a000694:	f023 0304 	bic.w	r3, r3, #4
1a000698:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a00069a:	6823      	ldr	r3, [r4, #0]
1a00069c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0006a0:	f043 0307 	orr.w	r3, r3, #7
1a0006a4:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0006a6:	4905      	ldr	r1, [pc, #20]	; (1a0006bc <Board_SPI_Init+0x34>)
1a0006a8:	4620      	mov	r0, r4
1a0006aa:	f000 f916 	bl	1a0008da <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0006ae:	6863      	ldr	r3, [r4, #4]
1a0006b0:	f043 0302 	orr.w	r3, r3, #2
1a0006b4:	6063      	str	r3, [r4, #4]
}
1a0006b6:	bd10      	pop	{r4, pc}
1a0006b8:	400c5000 	.word	0x400c5000
1a0006bc:	000186a0 	.word	0x000186a0

1a0006c0 <Board_I2C_Init>:
{
1a0006c0:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a0006c2:	2000      	movs	r0, #0
1a0006c4:	f000 f954 	bl	1a000970 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0006c8:	4b04      	ldr	r3, [pc, #16]	; (1a0006dc <Board_I2C_Init+0x1c>)
1a0006ca:	f640 0208 	movw	r2, #2056	; 0x808
1a0006ce:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a0006d2:	4903      	ldr	r1, [pc, #12]	; (1a0006e0 <Board_I2C_Init+0x20>)
1a0006d4:	2000      	movs	r0, #0
1a0006d6:	f000 f95d 	bl	1a000994 <Chip_I2C_SetClockRate>
}
1a0006da:	bd08      	pop	{r3, pc}
1a0006dc:	40086000 	.word	0x40086000
1a0006e0:	000f4240 	.word	0x000f4240

1a0006e4 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a0006e4:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a0006e6:	4c07      	ldr	r4, [pc, #28]	; (1a000704 <Board_Debug_Init+0x20>)
1a0006e8:	4620      	mov	r0, r4
1a0006ea:	f000 fd67 	bl	1a0011bc <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a0006ee:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0006f2:	4620      	mov	r0, r4
1a0006f4:	f000 fdac 	bl	1a001250 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a0006f8:	2303      	movs	r3, #3
1a0006fa:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a0006fc:	2301      	movs	r3, #1
1a0006fe:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a000700:	bd10      	pop	{r4, pc}
1a000702:	bf00      	nop
1a000704:	400c1000 	.word	0x400c1000

1a000708 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a000708:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00070a:	f7ff ffeb 	bl	1a0006e4 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00070e:	4809      	ldr	r0, [pc, #36]	; (1a000734 <Board_Init+0x2c>)
1a000710:	f000 f95c 	bl	1a0009cc <Chip_GPIO_Init>

   Board_GPIO_Init();
1a000714:	f7ff ff80 	bl	1a000618 <Board_GPIO_Init>
   Board_ADC_Init();
1a000718:	f7ff ff9e 	bl	1a000658 <Board_ADC_Init>
   Board_SPI_Init();
1a00071c:	f7ff ffb4 	bl	1a000688 <Board_SPI_Init>
   Board_I2C_Init();
1a000720:	f7ff ffce 	bl	1a0006c0 <Board_I2C_Init>

   Board_LED_Init();
1a000724:	f7ff ff36 	bl	1a000594 <Board_LED_Init>
   Board_TEC_Init();
1a000728:	f7ff ff56 	bl	1a0005d8 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a00072c:	f000 fa60 	bl	1a000bf0 <SystemCoreClockUpdate>
}
1a000730:	bd08      	pop	{r3, pc}
1a000732:	bf00      	nop
1a000734:	400f4000 	.word	0x400f4000

1a000738 <__stdio_init>:
{
   return Board_UARTGetChar();;
}

void __stdio_init()
{
1a000738:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a00073a:	f7ff ffd3 	bl	1a0006e4 <Board_Debug_Init>
1a00073e:	bd08      	pop	{r3, pc}

1a000740 <SSP_Write2BFifo>:
 * Private functions
 ****************************************************************************/

STATIC void SSP_Write2BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)
{
	if (xf_setup->tx_data) {
1a000740:	680b      	ldr	r3, [r1, #0]
1a000742:	b133      	cbz	r3, 1a000752 <SSP_Write2BFifo+0x12>
		Chip_SSP_SendFrame(pSSP, (*(uint16_t *) ((uint32_t) xf_setup->tx_data +
												 xf_setup->tx_cnt)));
1a000744:	684a      	ldr	r2, [r1, #4]
		Chip_SSP_SendFrame(pSSP, (*(uint16_t *) ((uint32_t) xf_setup->tx_data +
1a000746:	5a9b      	ldrh	r3, [r3, r2]
	pSSP->DR = SSP_DR_BITMASK(tx_data);
1a000748:	6083      	str	r3, [r0, #8]
	}
	else {
		Chip_SSP_SendFrame(pSSP, 0xFFFF);
	}

	xf_setup->tx_cnt += 2;
1a00074a:	684b      	ldr	r3, [r1, #4]
1a00074c:	3302      	adds	r3, #2
1a00074e:	604b      	str	r3, [r1, #4]
}
1a000750:	4770      	bx	lr
1a000752:	f64f 73ff 	movw	r3, #65535	; 0xffff
1a000756:	6083      	str	r3, [r0, #8]
1a000758:	e7f7      	b.n	1a00074a <SSP_Write2BFifo+0xa>

1a00075a <SSP_Write1BFifo>:

/** SSP macro: write 1 bytes to FIFO buffer */
STATIC void SSP_Write1BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)
{
	if (xf_setup->tx_data) {
1a00075a:	680b      	ldr	r3, [r1, #0]
1a00075c:	b133      	cbz	r3, 1a00076c <SSP_Write1BFifo+0x12>
		Chip_SSP_SendFrame(pSSP, (*(uint8_t *) ((uint32_t) xf_setup->tx_data + xf_setup->tx_cnt)));
1a00075e:	684a      	ldr	r2, [r1, #4]
1a000760:	5c9b      	ldrb	r3, [r3, r2]
1a000762:	6083      	str	r3, [r0, #8]
	}
	else {
		Chip_SSP_SendFrame(pSSP, 0xFF);
	}

	xf_setup->tx_cnt++;
1a000764:	684b      	ldr	r3, [r1, #4]
1a000766:	3301      	adds	r3, #1
1a000768:	604b      	str	r3, [r1, #4]
}
1a00076a:	4770      	bx	lr
1a00076c:	23ff      	movs	r3, #255	; 0xff
1a00076e:	6083      	str	r3, [r0, #8]
1a000770:	e7f8      	b.n	1a000764 <SSP_Write1BFifo+0xa>

1a000772 <SSP_Read2BFifo>:
	return (pSSP->SR & Stat) ? SET : RESET;
1a000772:	68c3      	ldr	r3, [r0, #12]
/** SSP macro: read 1 bytes from FIFO buffer */
STATIC void SSP_Read2BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)
{
	uint16_t rDat;

	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a000774:	f013 0f04 	tst.w	r3, #4
1a000778:	d01b      	beq.n	1a0007b2 <SSP_Read2BFifo+0x40>
		   (xf_setup->rx_cnt < xf_setup->length)) {
1a00077a:	68ca      	ldr	r2, [r1, #12]
1a00077c:	690b      	ldr	r3, [r1, #16]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a00077e:	429a      	cmp	r2, r3
1a000780:	d216      	bcs.n	1a0007b0 <SSP_Read2BFifo+0x3e>
{
1a000782:	b410      	push	{r4}
1a000784:	e00a      	b.n	1a00079c <SSP_Read2BFifo+0x2a>
		rDat = Chip_SSP_ReceiveFrame(pSSP);
		if (xf_setup->rx_data) {
			*(uint16_t *) ((uint32_t) xf_setup->rx_data + xf_setup->rx_cnt) = rDat;
		}

		xf_setup->rx_cnt += 2;
1a000786:	68cb      	ldr	r3, [r1, #12]
1a000788:	3302      	adds	r3, #2
1a00078a:	60cb      	str	r3, [r1, #12]
1a00078c:	68c3      	ldr	r3, [r0, #12]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a00078e:	f013 0f04 	tst.w	r3, #4
1a000792:	d00a      	beq.n	1a0007aa <SSP_Read2BFifo+0x38>
		   (xf_setup->rx_cnt < xf_setup->length)) {
1a000794:	68ca      	ldr	r2, [r1, #12]
1a000796:	690b      	ldr	r3, [r1, #16]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a000798:	429a      	cmp	r2, r3
1a00079a:	d206      	bcs.n	1a0007aa <SSP_Read2BFifo+0x38>
	return (uint16_t) (SSP_DR_BITMASK(pSSP->DR));
1a00079c:	6883      	ldr	r3, [r0, #8]
1a00079e:	b29b      	uxth	r3, r3
		if (xf_setup->rx_data) {
1a0007a0:	688c      	ldr	r4, [r1, #8]
1a0007a2:	2c00      	cmp	r4, #0
1a0007a4:	d0ef      	beq.n	1a000786 <SSP_Read2BFifo+0x14>
			*(uint16_t *) ((uint32_t) xf_setup->rx_data + xf_setup->rx_cnt) = rDat;
1a0007a6:	52a3      	strh	r3, [r4, r2]
1a0007a8:	e7ed      	b.n	1a000786 <SSP_Read2BFifo+0x14>
	}
}
1a0007aa:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0007ae:	4770      	bx	lr
1a0007b0:	4770      	bx	lr
1a0007b2:	4770      	bx	lr

1a0007b4 <SSP_Read1BFifo>:
	return (pSSP->SR & Stat) ? SET : RESET;
1a0007b4:	68c3      	ldr	r3, [r0, #12]
/** SSP macro: read 2 bytes from FIFO buffer */
STATIC void SSP_Read1BFifo(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)
{
	uint16_t rDat;

	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a0007b6:	f013 0f04 	tst.w	r3, #4
1a0007ba:	d01a      	beq.n	1a0007f2 <SSP_Read1BFifo+0x3e>
		   (xf_setup->rx_cnt < xf_setup->length)) {
1a0007bc:	68cb      	ldr	r3, [r1, #12]
1a0007be:	690a      	ldr	r2, [r1, #16]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a0007c0:	4293      	cmp	r3, r2
1a0007c2:	d215      	bcs.n	1a0007f0 <SSP_Read1BFifo+0x3c>
{
1a0007c4:	b410      	push	{r4}
1a0007c6:	e00a      	b.n	1a0007de <SSP_Read1BFifo+0x2a>
		rDat = Chip_SSP_ReceiveFrame(pSSP);
		if (xf_setup->rx_data) {
			*(uint8_t *) ((uint32_t) xf_setup->rx_data + xf_setup->rx_cnt) = rDat;
		}

		xf_setup->rx_cnt++;
1a0007c8:	68cb      	ldr	r3, [r1, #12]
1a0007ca:	3301      	adds	r3, #1
1a0007cc:	60cb      	str	r3, [r1, #12]
1a0007ce:	68c3      	ldr	r3, [r0, #12]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a0007d0:	f013 0f04 	tst.w	r3, #4
1a0007d4:	d009      	beq.n	1a0007ea <SSP_Read1BFifo+0x36>
		   (xf_setup->rx_cnt < xf_setup->length)) {
1a0007d6:	68cb      	ldr	r3, [r1, #12]
1a0007d8:	690a      	ldr	r2, [r1, #16]
	while ((Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE) == SET) &&
1a0007da:	4293      	cmp	r3, r2
1a0007dc:	d205      	bcs.n	1a0007ea <SSP_Read1BFifo+0x36>
	return (uint16_t) (SSP_DR_BITMASK(pSSP->DR));
1a0007de:	6884      	ldr	r4, [r0, #8]
		if (xf_setup->rx_data) {
1a0007e0:	688a      	ldr	r2, [r1, #8]
1a0007e2:	2a00      	cmp	r2, #0
1a0007e4:	d0f0      	beq.n	1a0007c8 <SSP_Read1BFifo+0x14>
			*(uint8_t *) ((uint32_t) xf_setup->rx_data + xf_setup->rx_cnt) = rDat;
1a0007e6:	54d4      	strb	r4, [r2, r3]
1a0007e8:	e7ee      	b.n	1a0007c8 <SSP_Read1BFifo+0x14>
	}
}
1a0007ea:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0007ee:	4770      	bx	lr
1a0007f0:	4770      	bx	lr
1a0007f2:	4770      	bx	lr

1a0007f4 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0007f4:	4b03      	ldr	r3, [pc, #12]	; (1a000804 <Chip_SSP_GetClockIndex+0x10>)
1a0007f6:	4298      	cmp	r0, r3
1a0007f8:	d001      	beq.n	1a0007fe <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a0007fa:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a0007fc:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a0007fe:	20a5      	movs	r0, #165	; 0xa5
1a000800:	4770      	bx	lr
1a000802:	bf00      	nop
1a000804:	400c5000 	.word	0x400c5000

1a000808 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a000808:	4b04      	ldr	r3, [pc, #16]	; (1a00081c <Chip_SSP_GetPeriphClockIndex+0x14>)
1a00080a:	4298      	cmp	r0, r3
1a00080c:	d002      	beq.n	1a000814 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a00080e:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a000812:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a000814:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a000818:	4770      	bx	lr
1a00081a:	bf00      	nop
1a00081c:	400c5000 	.word	0x400c5000

1a000820 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a000820:	6803      	ldr	r3, [r0, #0]
1a000822:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a000826:	0209      	lsls	r1, r1, #8
1a000828:	b289      	uxth	r1, r1
1a00082a:	4319      	orrs	r1, r3
1a00082c:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a00082e:	6102      	str	r2, [r0, #16]
}
1a000830:	4770      	bx	lr

1a000832 <Chip_SSP_RWFrames_Blocking>:

/* SSP Polling Read/Write in blocking mode */
uint32_t Chip_SSP_RWFrames_Blocking(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup)
{
1a000832:	b538      	push	{r3, r4, r5, lr}
1a000834:	4604      	mov	r4, r0
1a000836:	460d      	mov	r5, r1
	return (pSSP->SR & Stat) ? SET : RESET;
1a000838:	68e3      	ldr	r3, [r4, #12]
	/* Clear all remaining frames in RX FIFO */
	while (Chip_SSP_GetStatus(pSSP, SSP_STAT_RNE)) {
1a00083a:	f013 0f04 	tst.w	r3, #4
1a00083e:	d001      	beq.n	1a000844 <Chip_SSP_RWFrames_Blocking+0x12>
	return (uint16_t) (SSP_DR_BITMASK(pSSP->DR));
1a000840:	68a3      	ldr	r3, [r4, #8]
1a000842:	e7f9      	b.n	1a000838 <Chip_SSP_RWFrames_Blocking+0x6>
	pSSP->ICR = IntClear;
1a000844:	2303      	movs	r3, #3
1a000846:	6223      	str	r3, [r4, #32]
	return SSP_CR0_DSS(pSSP->CR0);
1a000848:	6823      	ldr	r3, [r4, #0]
	}

	/* Clear status */
	Chip_SSP_ClearIntPending(pSSP, SSP_INT_CLEAR_BITMASK);

	if (Chip_SSP_GetDataSize(pSSP) > SSP_BITS_8) {
1a00084a:	f013 0f08 	tst.w	r3, #8
1a00084e:	d108      	bne.n	1a000862 <Chip_SSP_RWFrames_Blocking+0x30>
1a000850:	e022      	b.n	1a000898 <Chip_SSP_RWFrames_Blocking+0x66>
	return (pSSP->RIS & RawInt) ? SET : RESET;
1a000852:	69a3      	ldr	r3, [r4, #24]
			if (( Chip_SSP_GetStatus(pSSP, SSP_STAT_TNF) == SET) && ( xf_setup->tx_cnt < xf_setup->length) ) {
				SSP_Write2BFifo(pSSP, xf_setup);
			}

			/* Check overrun error */
			if (Chip_SSP_GetRawIntStatus(pSSP, SSP_RORRIS) == SET) {
1a000854:	f013 0f01 	tst.w	r3, #1
1a000858:	d139      	bne.n	1a0008ce <Chip_SSP_RWFrames_Blocking+0x9c>
				return ERROR;
			}

			/* Check for any data available in RX FIFO */
			SSP_Read2BFifo(pSSP, xf_setup);
1a00085a:	4629      	mov	r1, r5
1a00085c:	4620      	mov	r0, r4
1a00085e:	f7ff ff88 	bl	1a000772 <SSP_Read2BFifo>
		while (xf_setup->rx_cnt < xf_setup->length || xf_setup->tx_cnt < xf_setup->length) {
1a000862:	68ea      	ldr	r2, [r5, #12]
1a000864:	692b      	ldr	r3, [r5, #16]
1a000866:	429a      	cmp	r2, r3
1a000868:	d302      	bcc.n	1a000870 <Chip_SSP_RWFrames_Blocking+0x3e>
1a00086a:	686a      	ldr	r2, [r5, #4]
1a00086c:	4293      	cmp	r3, r2
1a00086e:	d926      	bls.n	1a0008be <Chip_SSP_RWFrames_Blocking+0x8c>
	return (pSSP->SR & Stat) ? SET : RESET;
1a000870:	68e2      	ldr	r2, [r4, #12]
			if (( Chip_SSP_GetStatus(pSSP, SSP_STAT_TNF) == SET) && ( xf_setup->tx_cnt < xf_setup->length) ) {
1a000872:	f012 0f02 	tst.w	r2, #2
1a000876:	d0ec      	beq.n	1a000852 <Chip_SSP_RWFrames_Blocking+0x20>
1a000878:	686a      	ldr	r2, [r5, #4]
1a00087a:	429a      	cmp	r2, r3
1a00087c:	d2e9      	bcs.n	1a000852 <Chip_SSP_RWFrames_Blocking+0x20>
				SSP_Write2BFifo(pSSP, xf_setup);
1a00087e:	4629      	mov	r1, r5
1a000880:	4620      	mov	r0, r4
1a000882:	f7ff ff5d 	bl	1a000740 <SSP_Write2BFifo>
1a000886:	e7e4      	b.n	1a000852 <Chip_SSP_RWFrames_Blocking+0x20>
	return (pSSP->RIS & RawInt) ? SET : RESET;
1a000888:	69a3      	ldr	r3, [r4, #24]
			if (( Chip_SSP_GetStatus(pSSP, SSP_STAT_TNF) == SET) && ( xf_setup->tx_cnt < xf_setup->length) ) {
				SSP_Write1BFifo(pSSP, xf_setup);
			}

			/* Check overrun error */
			if (Chip_SSP_GetRawIntStatus(pSSP, SSP_RORRIS) == SET) {
1a00088a:	f013 0f01 	tst.w	r3, #1
1a00088e:	d120      	bne.n	1a0008d2 <Chip_SSP_RWFrames_Blocking+0xa0>
				return ERROR;
			}

			/* Check for any data available in RX FIFO */
			SSP_Read1BFifo(pSSP, xf_setup);
1a000890:	4629      	mov	r1, r5
1a000892:	4620      	mov	r0, r4
1a000894:	f7ff ff8e 	bl	1a0007b4 <SSP_Read1BFifo>
		while (xf_setup->rx_cnt < xf_setup->length || xf_setup->tx_cnt < xf_setup->length) {
1a000898:	68ea      	ldr	r2, [r5, #12]
1a00089a:	692b      	ldr	r3, [r5, #16]
1a00089c:	429a      	cmp	r2, r3
1a00089e:	d302      	bcc.n	1a0008a6 <Chip_SSP_RWFrames_Blocking+0x74>
1a0008a0:	686a      	ldr	r2, [r5, #4]
1a0008a2:	4293      	cmp	r3, r2
1a0008a4:	d90b      	bls.n	1a0008be <Chip_SSP_RWFrames_Blocking+0x8c>
	return (pSSP->SR & Stat) ? SET : RESET;
1a0008a6:	68e2      	ldr	r2, [r4, #12]
			if (( Chip_SSP_GetStatus(pSSP, SSP_STAT_TNF) == SET) && ( xf_setup->tx_cnt < xf_setup->length) ) {
1a0008a8:	f012 0f02 	tst.w	r2, #2
1a0008ac:	d0ec      	beq.n	1a000888 <Chip_SSP_RWFrames_Blocking+0x56>
1a0008ae:	686a      	ldr	r2, [r5, #4]
1a0008b0:	429a      	cmp	r2, r3
1a0008b2:	d2e9      	bcs.n	1a000888 <Chip_SSP_RWFrames_Blocking+0x56>
				SSP_Write1BFifo(pSSP, xf_setup);
1a0008b4:	4629      	mov	r1, r5
1a0008b6:	4620      	mov	r0, r4
1a0008b8:	f7ff ff4f 	bl	1a00075a <SSP_Write1BFifo>
1a0008bc:	e7e4      	b.n	1a000888 <Chip_SSP_RWFrames_Blocking+0x56>
		}
	}
	if (xf_setup->tx_data) {
1a0008be:	682b      	ldr	r3, [r5, #0]
1a0008c0:	b10b      	cbz	r3, 1a0008c6 <Chip_SSP_RWFrames_Blocking+0x94>
		return xf_setup->tx_cnt;
1a0008c2:	6868      	ldr	r0, [r5, #4]
1a0008c4:	e004      	b.n	1a0008d0 <Chip_SSP_RWFrames_Blocking+0x9e>
	}
	else if (xf_setup->rx_data) {
1a0008c6:	68ab      	ldr	r3, [r5, #8]
1a0008c8:	b12b      	cbz	r3, 1a0008d6 <Chip_SSP_RWFrames_Blocking+0xa4>
		return xf_setup->rx_cnt;
1a0008ca:	68e8      	ldr	r0, [r5, #12]
1a0008cc:	e000      	b.n	1a0008d0 <Chip_SSP_RWFrames_Blocking+0x9e>
				return ERROR;
1a0008ce:	2000      	movs	r0, #0
	}

	return 0;
}
1a0008d0:	bd38      	pop	{r3, r4, r5, pc}
				return ERROR;
1a0008d2:	2000      	movs	r0, #0
1a0008d4:	e7fc      	b.n	1a0008d0 <Chip_SSP_RWFrames_Blocking+0x9e>
	return 0;
1a0008d6:	2000      	movs	r0, #0
1a0008d8:	e7fa      	b.n	1a0008d0 <Chip_SSP_RWFrames_Blocking+0x9e>

1a0008da <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a0008da:	b570      	push	{r4, r5, r6, lr}
1a0008dc:	4606      	mov	r6, r0
1a0008de:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0008e0:	f7ff ff92 	bl	1a000808 <Chip_SSP_GetPeriphClockIndex>
1a0008e4:	f000 fc2e 	bl	1a001144 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a0008e8:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a0008ea:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a0008ee:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a0008f0:	e000      	b.n	1a0008f4 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a0008f2:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a0008f4:	42ab      	cmp	r3, r5
1a0008f6:	d90b      	bls.n	1a000910 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a0008f8:	1c4c      	adds	r4, r1, #1
1a0008fa:	fb02 f304 	mul.w	r3, r2, r4
1a0008fe:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a000902:	429d      	cmp	r5, r3
1a000904:	d2f6      	bcs.n	1a0008f4 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a000906:	2cff      	cmp	r4, #255	; 0xff
1a000908:	d9f3      	bls.n	1a0008f2 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a00090a:	3202      	adds	r2, #2
				cr0_div = 0;
1a00090c:	2100      	movs	r1, #0
1a00090e:	e7f1      	b.n	1a0008f4 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a000910:	4630      	mov	r0, r6
1a000912:	f7ff ff85 	bl	1a000820 <Chip_SSP_SetClockRate>
}
1a000916:	bd70      	pop	{r4, r5, r6, pc}

1a000918 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a000918:	b510      	push	{r4, lr}
1a00091a:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a00091c:	f7ff ff6a 	bl	1a0007f4 <Chip_SSP_GetClockIndex>
1a000920:	f000 fbf6 	bl	1a001110 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000924:	4620      	mov	r0, r4
1a000926:	f7ff ff6f 	bl	1a000808 <Chip_SSP_GetPeriphClockIndex>
1a00092a:	f000 fbf1 	bl	1a001110 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00092e:	6863      	ldr	r3, [r4, #4]
1a000930:	f023 0304 	bic.w	r3, r3, #4
1a000934:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000936:	6823      	ldr	r3, [r4, #0]
1a000938:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a00093c:	f043 0307 	orr.w	r3, r3, #7
1a000940:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a000942:	4902      	ldr	r1, [pc, #8]	; (1a00094c <Chip_SSP_Init+0x34>)
1a000944:	4620      	mov	r0, r4
1a000946:	f7ff ffc8 	bl	1a0008da <Chip_SSP_SetBitRate>
}
1a00094a:	bd10      	pop	{r4, pc}
1a00094c:	000186a0 	.word	0x000186a0

1a000950 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a000950:	2901      	cmp	r1, #1
1a000952:	d109      	bne.n	1a000968 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a000954:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000958:	0082      	lsls	r2, r0, #2
1a00095a:	4b04      	ldr	r3, [pc, #16]	; (1a00096c <Chip_I2C_EventHandler+0x1c>)
1a00095c:	4413      	add	r3, r2
1a00095e:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a000960:	7d13      	ldrb	r3, [r2, #20]
1a000962:	b2db      	uxtb	r3, r3
1a000964:	2b04      	cmp	r3, #4
1a000966:	d0fb      	beq.n	1a000960 <Chip_I2C_EventHandler+0x10>
}
1a000968:	4770      	bx	lr
1a00096a:	bf00      	nop
1a00096c:	10000000 	.word	0x10000000

1a000970 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a000970:	b570      	push	{r4, r5, r6, lr}
1a000972:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a000974:	4e06      	ldr	r6, [pc, #24]	; (1a000990 <Chip_I2C_Init+0x20>)
1a000976:	00c4      	lsls	r4, r0, #3
1a000978:	1a22      	subs	r2, r4, r0
1a00097a:	0093      	lsls	r3, r2, #2
1a00097c:	4433      	add	r3, r6
1a00097e:	8898      	ldrh	r0, [r3, #4]
1a000980:	f000 fbc6 	bl	1a001110 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a000984:	1b64      	subs	r4, r4, r5
1a000986:	00a3      	lsls	r3, r4, #2
1a000988:	58f3      	ldr	r3, [r6, r3]
1a00098a:	226c      	movs	r2, #108	; 0x6c
1a00098c:	619a      	str	r2, [r3, #24]
}
1a00098e:	bd70      	pop	{r4, r5, r6, pc}
1a000990:	10000000 	.word	0x10000000

1a000994 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a000994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000998:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a00099a:	4e0b      	ldr	r6, [pc, #44]	; (1a0009c8 <Chip_I2C_SetClockRate+0x34>)
1a00099c:	00c5      	lsls	r5, r0, #3
1a00099e:	1a2b      	subs	r3, r5, r0
1a0009a0:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a0009a4:	eb06 0308 	add.w	r3, r6, r8
1a0009a8:	8898      	ldrh	r0, [r3, #4]
1a0009aa:	f000 fbcb 	bl	1a001144 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a0009ae:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a0009b2:	f856 3008 	ldr.w	r3, [r6, r8]
1a0009b6:	0842      	lsrs	r2, r0, #1
1a0009b8:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a0009ba:	f856 3008 	ldr.w	r3, [r6, r8]
1a0009be:	691a      	ldr	r2, [r3, #16]
1a0009c0:	1a80      	subs	r0, r0, r2
1a0009c2:	6158      	str	r0, [r3, #20]
}
1a0009c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0009c8:	10000000 	.word	0x10000000

1a0009cc <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0009cc:	4770      	bx	lr
1a0009ce:	Address 0x1a0009ce is out of bounds.


1a0009d0 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0009d0:	4b03      	ldr	r3, [pc, #12]	; (1a0009e0 <Chip_ADC_GetClockIndex+0x10>)
1a0009d2:	4298      	cmp	r0, r3
1a0009d4:	d001      	beq.n	1a0009da <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0009d6:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0009d8:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a0009da:	2004      	movs	r0, #4
1a0009dc:	4770      	bx	lr
1a0009de:	bf00      	nop
1a0009e0:	400e4000 	.word	0x400e4000

1a0009e4 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a0009e4:	b570      	push	{r4, r5, r6, lr}
1a0009e6:	460d      	mov	r5, r1
1a0009e8:	4614      	mov	r4, r2
1a0009ea:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0009ec:	f7ff fff0 	bl	1a0009d0 <Chip_ADC_GetClockIndex>
1a0009f0:	f000 fba8 	bl	1a001144 <Chip_Clock_GetRate>
	if (burstMode) {
1a0009f4:	b155      	cbz	r5, 1a000a0c <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a0009f6:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0009fa:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0009fe:	0064      	lsls	r4, r4, #1
1a000a00:	fbb0 f0f4 	udiv	r0, r0, r4
1a000a04:	b2c0      	uxtb	r0, r0
1a000a06:	3801      	subs	r0, #1
	return div;
}
1a000a08:	b2c0      	uxtb	r0, r0
1a000a0a:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a000a0c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a000a10:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a000a14:	e7f1      	b.n	1a0009fa <getClkDiv+0x16>
1a000a16:	Address 0x1a000a16 is out of bounds.


1a000a18 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a000a18:	b538      	push	{r3, r4, r5, lr}
1a000a1a:	4605      	mov	r5, r0
1a000a1c:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a000a1e:	f7ff ffd7 	bl	1a0009d0 <Chip_ADC_GetClockIndex>
1a000a22:	2301      	movs	r3, #1
1a000a24:	461a      	mov	r2, r3
1a000a26:	4619      	mov	r1, r3
1a000a28:	f000 fb54 	bl	1a0010d4 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a000a2c:	2100      	movs	r1, #0
1a000a2e:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a000a30:	4a08      	ldr	r2, [pc, #32]	; (1a000a54 <Chip_ADC_Init+0x3c>)
1a000a32:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a000a34:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a000a36:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a000a38:	230b      	movs	r3, #11
1a000a3a:	4628      	mov	r0, r5
1a000a3c:	f7ff ffd2 	bl	1a0009e4 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000a40:	0200      	lsls	r0, r0, #8
1a000a42:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000a46:	7920      	ldrb	r0, [r4, #4]
1a000a48:	0440      	lsls	r0, r0, #17
1a000a4a:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000a4e:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a000a50:	6028      	str	r0, [r5, #0]
}
1a000a52:	bd38      	pop	{r3, r4, r5, pc}
1a000a54:	00061a80 	.word	0x00061a80

1a000a58 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a000a58:	b570      	push	{r4, r5, r6, lr}
1a000a5a:	4605      	mov	r5, r0
1a000a5c:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a000a5e:	6804      	ldr	r4, [r0, #0]
1a000a60:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000a64:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a000a68:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a000a6a:	790b      	ldrb	r3, [r1, #4]
1a000a6c:	f1c3 030b 	rsb	r3, r3, #11
1a000a70:	b2db      	uxtb	r3, r3
1a000a72:	7949      	ldrb	r1, [r1, #5]
1a000a74:	f7ff ffb6 	bl	1a0009e4 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000a78:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000a7c:	7933      	ldrb	r3, [r6, #4]
1a000a7e:	045b      	lsls	r3, r3, #17
1a000a80:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a000a84:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a000a86:	602b      	str	r3, [r5, #0]
}
1a000a88:	bd70      	pop	{r4, r5, r6, pc}

1a000a8a <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a000a8a:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a000a8c:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a000a8e:	680a      	ldr	r2, [r1, #0]
1a000a90:	f7ff ffe2 	bl	1a000a58 <Chip_ADC_SetSampleRate>
}
1a000a94:	bd08      	pop	{r3, pc}
1a000a96:	Address 0x1a000a96 is out of bounds.


1a000a98 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a000a98:	b570      	push	{r4, r5, r6, lr}
1a000a9a:	b08a      	sub	sp, #40	; 0x28
1a000a9c:	4605      	mov	r5, r0
1a000a9e:	460e      	mov	r6, r1
1a000aa0:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a000aa2:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000aa6:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a000aa8:	2806      	cmp	r0, #6
1a000aaa:	d018      	beq.n	1a000ade <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000aac:	2300      	movs	r3, #0
1a000aae:	2201      	movs	r2, #1
1a000ab0:	4629      	mov	r1, r5
1a000ab2:	2004      	movs	r0, #4
1a000ab4:	f000 fac8 	bl	1a001048 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a000ab8:	4a4a      	ldr	r2, [pc, #296]	; (1a000be4 <Chip_SetupCoreClock+0x14c>)
1a000aba:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000abc:	f043 0301 	orr.w	r3, r3, #1
1a000ac0:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a000ac2:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000ac6:	a901      	add	r1, sp, #4
1a000ac8:	4630      	mov	r0, r6
1a000aca:	f000 fa35 	bl	1a000f38 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a000ace:	4b46      	ldr	r3, [pc, #280]	; (1a000be8 <Chip_SetupCoreClock+0x150>)
1a000ad0:	429e      	cmp	r6, r3
1a000ad2:	d916      	bls.n	1a000b02 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a000ad4:	9b01      	ldr	r3, [sp, #4]
1a000ad6:	f013 0f40 	tst.w	r3, #64	; 0x40
1a000ada:	d003      	beq.n	1a000ae4 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a000adc:	e7fe      	b.n	1a000adc <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a000ade:	f000 f98d 	bl	1a000dfc <Chip_Clock_EnableCrystal>
1a000ae2:	e7e3      	b.n	1a000aac <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a000ae4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000ae8:	d005      	beq.n	1a000af6 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a000aea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000aee:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a000af0:	2500      	movs	r5, #0
			direct = 1;
1a000af2:	2601      	movs	r6, #1
1a000af4:	e007      	b.n	1a000b06 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a000af6:	9b04      	ldr	r3, [sp, #16]
1a000af8:	3301      	adds	r3, #1
1a000afa:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a000afc:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a000afe:	2600      	movs	r6, #0
1a000b00:	e001      	b.n	1a000b06 <Chip_SetupCoreClock+0x6e>
1a000b02:	2500      	movs	r5, #0
1a000b04:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000b06:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000b0a:	9b01      	ldr	r3, [sp, #4]
1a000b0c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000b10:	9a05      	ldr	r2, [sp, #20]
1a000b12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000b16:	9a03      	ldr	r2, [sp, #12]
1a000b18:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000b1c:	9a04      	ldr	r2, [sp, #16]
1a000b1e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000b22:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000b26:	4a2f      	ldr	r2, [pc, #188]	; (1a000be4 <Chip_SetupCoreClock+0x14c>)
1a000b28:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000b2a:	4b2e      	ldr	r3, [pc, #184]	; (1a000be4 <Chip_SetupCoreClock+0x14c>)
1a000b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a000b2e:	f013 0f01 	tst.w	r3, #1
1a000b32:	d0fa      	beq.n	1a000b2a <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a000b34:	2300      	movs	r3, #0
1a000b36:	2201      	movs	r2, #1
1a000b38:	2109      	movs	r1, #9
1a000b3a:	2004      	movs	r0, #4
1a000b3c:	f000 fa84 	bl	1a001048 <Chip_Clock_SetBaseClock>

	if (direct) {
1a000b40:	b306      	cbz	r6, 1a000b84 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000b42:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000b46:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a000b48:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000b4a:	1e5a      	subs	r2, r3, #1
1a000b4c:	9209      	str	r2, [sp, #36]	; 0x24
1a000b4e:	2b00      	cmp	r3, #0
1a000b50:	d1fa      	bne.n	1a000b48 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a000b52:	9b01      	ldr	r3, [sp, #4]
1a000b54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000b58:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000b5a:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000b5e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000b62:	9a05      	ldr	r2, [sp, #20]
1a000b64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000b68:	9a03      	ldr	r2, [sp, #12]
1a000b6a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000b6e:	9a04      	ldr	r2, [sp, #16]
1a000b70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000b74:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000b78:	4a1a      	ldr	r2, [pc, #104]	; (1a000be4 <Chip_SetupCoreClock+0x14c>)
1a000b7a:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a000b7c:	2c00      	cmp	r4, #0
1a000b7e:	d12e      	bne.n	1a000bde <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a000b80:	b00a      	add	sp, #40	; 0x28
1a000b82:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a000b84:	2d00      	cmp	r5, #0
1a000b86:	d0f9      	beq.n	1a000b7c <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000b88:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000b8c:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a000b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000b90:	1e5a      	subs	r2, r3, #1
1a000b92:	9209      	str	r2, [sp, #36]	; 0x24
1a000b94:	2b00      	cmp	r3, #0
1a000b96:	d1fa      	bne.n	1a000b8e <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a000b98:	9b04      	ldr	r3, [sp, #16]
1a000b9a:	1e5a      	subs	r2, r3, #1
1a000b9c:	9204      	str	r2, [sp, #16]
1a000b9e:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a000ba2:	9b01      	ldr	r3, [sp, #4]
1a000ba4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a000ba8:	9905      	ldr	r1, [sp, #20]
1a000baa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a000bae:	9903      	ldr	r1, [sp, #12]
1a000bb0:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a000bb4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000bb8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000bbc:	4a09      	ldr	r2, [pc, #36]	; (1a000be4 <Chip_SetupCoreClock+0x14c>)
1a000bbe:	6453      	str	r3, [r2, #68]	; 0x44
1a000bc0:	e7dc      	b.n	1a000b7c <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a000bc2:	480a      	ldr	r0, [pc, #40]	; (1a000bec <Chip_SetupCoreClock+0x154>)
1a000bc4:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000bc8:	78cb      	ldrb	r3, [r1, #3]
1a000bca:	788a      	ldrb	r2, [r1, #2]
1a000bcc:	7849      	ldrb	r1, [r1, #1]
1a000bce:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000bd2:	f000 fa39 	bl	1a001048 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000bd6:	3401      	adds	r4, #1
1a000bd8:	2c11      	cmp	r4, #17
1a000bda:	d9f2      	bls.n	1a000bc2 <Chip_SetupCoreClock+0x12a>
1a000bdc:	e7d0      	b.n	1a000b80 <Chip_SetupCoreClock+0xe8>
1a000bde:	2400      	movs	r4, #0
1a000be0:	e7fa      	b.n	1a000bd8 <Chip_SetupCoreClock+0x140>
1a000be2:	bf00      	nop
1a000be4:	40050000 	.word	0x40050000
1a000be8:	068e7780 	.word	0x068e7780
1a000bec:	1a001d88 	.word	0x1a001d88

1a000bf0 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000bf0:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000bf2:	2069      	movs	r0, #105	; 0x69
1a000bf4:	f000 faa6 	bl	1a001144 <Chip_Clock_GetRate>
1a000bf8:	4b01      	ldr	r3, [pc, #4]	; (1a000c00 <SystemCoreClockUpdate+0x10>)
1a000bfa:	6018      	str	r0, [r3, #0]
}
1a000bfc:	bd08      	pop	{r3, pc}
1a000bfe:	bf00      	nop
1a000c00:	10000068 	.word	0x10000068

1a000c04 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000c04:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a000c06:	680b      	ldr	r3, [r1, #0]
1a000c08:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000c0c:	d002      	beq.n	1a000c14 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a000c0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000c12:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a000c14:	4607      	mov	r7, r0
1a000c16:	2501      	movs	r5, #1
1a000c18:	e03a      	b.n	1a000c90 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a000c1a:	694b      	ldr	r3, [r1, #20]
1a000c1c:	fb03 f302 	mul.w	r3, r3, r2
1a000c20:	fbb3 f3f5 	udiv	r3, r3, r5
1a000c24:	e01c      	b.n	1a000c60 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a000c26:	461c      	mov	r4, r3
	if (val < 0)
1a000c28:	ebb0 0c04 	subs.w	ip, r0, r4
1a000c2c:	d427      	bmi.n	1a000c7e <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a000c2e:	4567      	cmp	r7, ip
1a000c30:	d906      	bls.n	1a000c40 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a000c32:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a000c34:	1c77      	adds	r7, r6, #1
1a000c36:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a000c38:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a000c3a:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a000c3c:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a000c3e:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a000c40:	3201      	adds	r2, #1
1a000c42:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000c46:	dc1d      	bgt.n	1a000c84 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a000c48:	680c      	ldr	r4, [r1, #0]
1a000c4a:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000c4e:	d0e4      	beq.n	1a000c1a <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000c50:	1c73      	adds	r3, r6, #1
1a000c52:	fa02 fc03 	lsl.w	ip, r2, r3
1a000c56:	694b      	ldr	r3, [r1, #20]
1a000c58:	fb03 f30c 	mul.w	r3, r3, ip
1a000c5c:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000c60:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a000c9c <pll_calc_divs+0x98>
1a000c64:	4563      	cmp	r3, ip
1a000c66:	d9eb      	bls.n	1a000c40 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a000c68:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a000ca0 <pll_calc_divs+0x9c>
1a000c6c:	4563      	cmp	r3, ip
1a000c6e:	d809      	bhi.n	1a000c84 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a000c70:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000c74:	d1d7      	bne.n	1a000c26 <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a000c76:	1c74      	adds	r4, r6, #1
1a000c78:	fa23 f404 	lsr.w	r4, r3, r4
1a000c7c:	e7d4      	b.n	1a000c28 <pll_calc_divs+0x24>
		return -val;
1a000c7e:	f1cc 0c00 	rsb	ip, ip, #0
1a000c82:	e7d4      	b.n	1a000c2e <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a000c84:	3601      	adds	r6, #1
1a000c86:	2e03      	cmp	r6, #3
1a000c88:	dc01      	bgt.n	1a000c8e <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a000c8a:	2201      	movs	r2, #1
1a000c8c:	e7d9      	b.n	1a000c42 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a000c8e:	3501      	adds	r5, #1
1a000c90:	2d04      	cmp	r5, #4
1a000c92:	dc01      	bgt.n	1a000c98 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a000c94:	2600      	movs	r6, #0
1a000c96:	e7f6      	b.n	1a000c86 <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a000c98:	bcf0      	pop	{r4, r5, r6, r7}
1a000c9a:	4770      	bx	lr
1a000c9c:	094c5eff 	.word	0x094c5eff
1a000ca0:	1312d000 	.word	0x1312d000

1a000ca4 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000ca6:	b099      	sub	sp, #100	; 0x64
1a000ca8:	4605      	mov	r5, r0
1a000caa:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000cac:	225c      	movs	r2, #92	; 0x5c
1a000cae:	2100      	movs	r1, #0
1a000cb0:	a801      	add	r0, sp, #4
1a000cb2:	f000 ff7d 	bl	1a001bb0 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a000cb6:	2380      	movs	r3, #128	; 0x80
1a000cb8:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a000cba:	6963      	ldr	r3, [r4, #20]
1a000cbc:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000cbe:	7923      	ldrb	r3, [r4, #4]
1a000cc0:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a000cc4:	4669      	mov	r1, sp
1a000cc6:	4628      	mov	r0, r5
1a000cc8:	f7ff ff9c 	bl	1a000c04 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000ccc:	9b06      	ldr	r3, [sp, #24]
1a000cce:	42ab      	cmp	r3, r5
1a000cd0:	d027      	beq.n	1a000d22 <pll_get_frac+0x7e>
	if (val < 0)
1a000cd2:	1aeb      	subs	r3, r5, r3
1a000cd4:	d42e      	bmi.n	1a000d34 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a000cd6:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a000cd8:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000cda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000cde:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a000ce0:	6963      	ldr	r3, [r4, #20]
1a000ce2:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a000ce4:	7923      	ldrb	r3, [r4, #4]
1a000ce6:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a000cea:	a910      	add	r1, sp, #64	; 0x40
1a000cec:	4628      	mov	r0, r5
1a000cee:	f7ff ff89 	bl	1a000c04 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a000cf2:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000cf4:	42ab      	cmp	r3, r5
1a000cf6:	d01f      	beq.n	1a000d38 <pll_get_frac+0x94>
	if (val < 0)
1a000cf8:	1aeb      	subs	r3, r5, r3
1a000cfa:	d425      	bmi.n	1a000d48 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a000cfc:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a000cfe:	4b2b      	ldr	r3, [pc, #172]	; (1a000dac <pll_get_frac+0x108>)
1a000d00:	429d      	cmp	r5, r3
1a000d02:	d923      	bls.n	1a000d4c <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a000d04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a000d06:	1aed      	subs	r5, r5, r3
1a000d08:	d433      	bmi.n	1a000d72 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a000d0a:	42ae      	cmp	r6, r5
1a000d0c:	dc3b      	bgt.n	1a000d86 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a000d0e:	42be      	cmp	r6, r7
1a000d10:	dc31      	bgt.n	1a000d76 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a000d12:	466d      	mov	r5, sp
1a000d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d18:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000d20:	e006      	b.n	1a000d30 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a000d22:	466d      	mov	r5, sp
1a000d24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d28:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a000d30:	b019      	add	sp, #100	; 0x64
1a000d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a000d34:	425b      	negs	r3, r3
1a000d36:	e7ce      	b.n	1a000cd6 <pll_get_frac+0x32>
		*ppll = pll[2];
1a000d38:	ad10      	add	r5, sp, #64	; 0x40
1a000d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d3e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d42:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a000d46:	e7f3      	b.n	1a000d30 <pll_get_frac+0x8c>
		return -val;
1a000d48:	425b      	negs	r3, r3
1a000d4a:	e7d7      	b.n	1a000cfc <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a000d4c:	2340      	movs	r3, #64	; 0x40
1a000d4e:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a000d50:	6963      	ldr	r3, [r4, #20]
1a000d52:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a000d54:	a908      	add	r1, sp, #32
1a000d56:	4628      	mov	r0, r5
1a000d58:	f7ff ff54 	bl	1a000c04 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a000d5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000d5e:	42ab      	cmp	r3, r5
1a000d60:	d1d0      	bne.n	1a000d04 <pll_get_frac+0x60>
			*ppll = pll[1];
1a000d62:	ad08      	add	r5, sp, #32
1a000d64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d68:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a000d70:	e7de      	b.n	1a000d30 <pll_get_frac+0x8c>
		return -val;
1a000d72:	426d      	negs	r5, r5
1a000d74:	e7c9      	b.n	1a000d0a <pll_get_frac+0x66>
			*ppll = pll[2];
1a000d76:	ad10      	add	r5, sp, #64	; 0x40
1a000d78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d7c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000d84:	e7d4      	b.n	1a000d30 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a000d86:	42af      	cmp	r7, r5
1a000d88:	db07      	blt.n	1a000d9a <pll_get_frac+0xf6>
			*ppll = pll[1];
1a000d8a:	ad08      	add	r5, sp, #32
1a000d8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000d90:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000d94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000d98:	e7ca      	b.n	1a000d30 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a000d9a:	ad10      	add	r5, sp, #64	; 0x40
1a000d9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000d9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000da0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000da4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000da8:	e7c2      	b.n	1a000d30 <pll_get_frac+0x8c>
1a000daa:	bf00      	nop
1a000dac:	068e7780 	.word	0x068e7780

1a000db0 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000db0:	b430      	push	{r4, r5}
1a000db2:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a000db4:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000db6:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000db8:	e000      	b.n	1a000dbc <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a000dba:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000dbc:	281c      	cmp	r0, #28
1a000dbe:	d118      	bne.n	1a000df2 <Chip_Clock_FindBaseClock+0x42>
1a000dc0:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000dc4:	0051      	lsls	r1, r2, #1
1a000dc6:	4a0c      	ldr	r2, [pc, #48]	; (1a000df8 <Chip_Clock_FindBaseClock+0x48>)
1a000dc8:	440a      	add	r2, r1
1a000dca:	7914      	ldrb	r4, [r2, #4]
1a000dcc:	4284      	cmp	r4, r0
1a000dce:	d010      	beq.n	1a000df2 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a000dd0:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000dd4:	004a      	lsls	r2, r1, #1
1a000dd6:	4908      	ldr	r1, [pc, #32]	; (1a000df8 <Chip_Clock_FindBaseClock+0x48>)
1a000dd8:	5a8a      	ldrh	r2, [r1, r2]
1a000dda:	42aa      	cmp	r2, r5
1a000ddc:	d8ed      	bhi.n	1a000dba <Chip_Clock_FindBaseClock+0xa>
1a000dde:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000de2:	0051      	lsls	r1, r2, #1
1a000de4:	4a04      	ldr	r2, [pc, #16]	; (1a000df8 <Chip_Clock_FindBaseClock+0x48>)
1a000de6:	440a      	add	r2, r1
1a000de8:	8852      	ldrh	r2, [r2, #2]
1a000dea:	42aa      	cmp	r2, r5
1a000dec:	d3e5      	bcc.n	1a000dba <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a000dee:	4620      	mov	r0, r4
1a000df0:	e7e4      	b.n	1a000dbc <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a000df2:	bc30      	pop	{r4, r5}
1a000df4:	4770      	bx	lr
1a000df6:	bf00      	nop
1a000df8:	1a001ddc 	.word	0x1a001ddc

1a000dfc <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a000dfc:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a000dfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000e02:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a000e04:	4a0d      	ldr	r2, [pc, #52]	; (1a000e3c <Chip_Clock_EnableCrystal+0x40>)
1a000e06:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a000e08:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a000e0c:	6992      	ldr	r2, [r2, #24]
1a000e0e:	428a      	cmp	r2, r1
1a000e10:	d001      	beq.n	1a000e16 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000e12:	4a0a      	ldr	r2, [pc, #40]	; (1a000e3c <Chip_Clock_EnableCrystal+0x40>)
1a000e14:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a000e16:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a000e1a:	4a09      	ldr	r2, [pc, #36]	; (1a000e40 <Chip_Clock_EnableCrystal+0x44>)
1a000e1c:	6811      	ldr	r1, [r2, #0]
1a000e1e:	4a09      	ldr	r2, [pc, #36]	; (1a000e44 <Chip_Clock_EnableCrystal+0x48>)
1a000e20:	4291      	cmp	r1, r2
1a000e22:	d901      	bls.n	1a000e28 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a000e24:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000e28:	4a04      	ldr	r2, [pc, #16]	; (1a000e3c <Chip_Clock_EnableCrystal+0x40>)
1a000e2a:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a000e2c:	9b01      	ldr	r3, [sp, #4]
1a000e2e:	1e5a      	subs	r2, r3, #1
1a000e30:	9201      	str	r2, [sp, #4]
1a000e32:	2b00      	cmp	r3, #0
1a000e34:	d1fa      	bne.n	1a000e2c <Chip_Clock_EnableCrystal+0x30>
}
1a000e36:	b002      	add	sp, #8
1a000e38:	4770      	bx	lr
1a000e3a:	bf00      	nop
1a000e3c:	40050000 	.word	0x40050000
1a000e40:	1a001d84 	.word	0x1a001d84
1a000e44:	01312cff 	.word	0x01312cff

1a000e48 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000e48:	3012      	adds	r0, #18
1a000e4a:	4b05      	ldr	r3, [pc, #20]	; (1a000e60 <Chip_Clock_GetDividerSource+0x18>)
1a000e4c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a000e50:	f010 0f01 	tst.w	r0, #1
1a000e54:	d102      	bne.n	1a000e5c <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000e56:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000e5a:	4770      	bx	lr
		return CLKINPUT_PD;
1a000e5c:	2011      	movs	r0, #17
}
1a000e5e:	4770      	bx	lr
1a000e60:	40050000 	.word	0x40050000

1a000e64 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a000e64:	f100 0212 	add.w	r2, r0, #18
1a000e68:	4b03      	ldr	r3, [pc, #12]	; (1a000e78 <Chip_Clock_GetDividerDivisor+0x14>)
1a000e6a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000e6e:	4b03      	ldr	r3, [pc, #12]	; (1a000e7c <Chip_Clock_GetDividerDivisor+0x18>)
1a000e70:	5c18      	ldrb	r0, [r3, r0]
}
1a000e72:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000e76:	4770      	bx	lr
1a000e78:	40050000 	.word	0x40050000
1a000e7c:	1a001dd4 	.word	0x1a001dd4

1a000e80 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a000e80:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a000e82:	2810      	cmp	r0, #16
1a000e84:	d80a      	bhi.n	1a000e9c <Chip_Clock_GetClockInputHz+0x1c>
1a000e86:	e8df f000 	tbb	[pc, r0]
1a000e8a:	0b44      	.short	0x0b44
1a000e8c:	0921180d 	.word	0x0921180d
1a000e90:	2d2a2724 	.word	0x2d2a2724
1a000e94:	34300909 	.word	0x34300909
1a000e98:	3c38      	.short	0x3c38
1a000e9a:	40          	.byte	0x40
1a000e9b:	00          	.byte	0x00
	uint32_t rate = 0;
1a000e9c:	2000      	movs	r0, #0
1a000e9e:	e03a      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a000ea0:	481e      	ldr	r0, [pc, #120]	; (1a000f1c <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a000ea2:	e038      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000ea4:	4b1e      	ldr	r3, [pc, #120]	; (1a000f20 <Chip_Clock_GetClockInputHz+0xa0>)
1a000ea6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000eaa:	f003 0307 	and.w	r3, r3, #7
1a000eae:	2b04      	cmp	r3, #4
1a000eb0:	d001      	beq.n	1a000eb6 <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a000eb2:	481c      	ldr	r0, [pc, #112]	; (1a000f24 <Chip_Clock_GetClockInputHz+0xa4>)
1a000eb4:	e02f      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a000eb6:	2000      	movs	r0, #0
1a000eb8:	e02d      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000eba:	4b19      	ldr	r3, [pc, #100]	; (1a000f20 <Chip_Clock_GetClockInputHz+0xa0>)
1a000ebc:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000ec0:	f003 0307 	and.w	r3, r3, #7
1a000ec4:	2b04      	cmp	r3, #4
1a000ec6:	d027      	beq.n	1a000f18 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a000ec8:	4816      	ldr	r0, [pc, #88]	; (1a000f24 <Chip_Clock_GetClockInputHz+0xa4>)
1a000eca:	e024      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a000ecc:	4b16      	ldr	r3, [pc, #88]	; (1a000f28 <Chip_Clock_GetClockInputHz+0xa8>)
1a000ece:	6818      	ldr	r0, [r3, #0]
		break;
1a000ed0:	e021      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a000ed2:	4b16      	ldr	r3, [pc, #88]	; (1a000f2c <Chip_Clock_GetClockInputHz+0xac>)
1a000ed4:	6818      	ldr	r0, [r3, #0]
		break;
1a000ed6:	e01e      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000ed8:	4b15      	ldr	r3, [pc, #84]	; (1a000f30 <Chip_Clock_GetClockInputHz+0xb0>)
1a000eda:	6818      	ldr	r0, [r3, #0]
		break;
1a000edc:	e01b      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a000ede:	4b14      	ldr	r3, [pc, #80]	; (1a000f30 <Chip_Clock_GetClockInputHz+0xb0>)
1a000ee0:	6858      	ldr	r0, [r3, #4]
		break;
1a000ee2:	e018      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a000ee4:	f000 f868 	bl	1a000fb8 <Chip_Clock_GetMainPLLHz>
		break;
1a000ee8:	e015      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a000eea:	2100      	movs	r1, #0
1a000eec:	f000 f89a 	bl	1a001024 <Chip_Clock_GetDivRate>
		break;
1a000ef0:	e011      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a000ef2:	2101      	movs	r1, #1
1a000ef4:	f000 f896 	bl	1a001024 <Chip_Clock_GetDivRate>
		break;
1a000ef8:	e00d      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a000efa:	2102      	movs	r1, #2
1a000efc:	f000 f892 	bl	1a001024 <Chip_Clock_GetDivRate>
		break;
1a000f00:	e009      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a000f02:	2103      	movs	r1, #3
1a000f04:	f000 f88e 	bl	1a001024 <Chip_Clock_GetDivRate>
		break;
1a000f08:	e005      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a000f0a:	2104      	movs	r1, #4
1a000f0c:	f000 f88a 	bl	1a001024 <Chip_Clock_GetDivRate>
		break;
1a000f10:	e001      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a000f12:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a000f16:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a000f18:	4806      	ldr	r0, [pc, #24]	; (1a000f34 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a000f1a:	e7fc      	b.n	1a000f16 <Chip_Clock_GetClockInputHz+0x96>
1a000f1c:	00b71b00 	.word	0x00b71b00
1a000f20:	40043000 	.word	0x40043000
1a000f24:	017d7840 	.word	0x017d7840
1a000f28:	1a001d58 	.word	0x1a001d58
1a000f2c:	1a001d84 	.word	0x1a001d84
1a000f30:	10000048 	.word	0x10000048
1a000f34:	02faf080 	.word	0x02faf080

1a000f38 <Chip_Clock_CalcMainPLLValue>:
{
1a000f38:	b538      	push	{r3, r4, r5, lr}
1a000f3a:	4605      	mov	r5, r0
1a000f3c:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a000f3e:	7908      	ldrb	r0, [r1, #4]
1a000f40:	f7ff ff9e 	bl	1a000e80 <Chip_Clock_GetClockInputHz>
1a000f44:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a000f46:	4b19      	ldr	r3, [pc, #100]	; (1a000fac <Chip_Clock_CalcMainPLLValue+0x74>)
1a000f48:	442b      	add	r3, r5
1a000f4a:	4a19      	ldr	r2, [pc, #100]	; (1a000fb0 <Chip_Clock_CalcMainPLLValue+0x78>)
1a000f4c:	4293      	cmp	r3, r2
1a000f4e:	d821      	bhi.n	1a000f94 <Chip_Clock_CalcMainPLLValue+0x5c>
1a000f50:	b318      	cbz	r0, 1a000f9a <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a000f52:	2380      	movs	r3, #128	; 0x80
1a000f54:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a000f56:	2300      	movs	r3, #0
1a000f58:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a000f5a:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a000f5c:	fbb5 f3f0 	udiv	r3, r5, r0
1a000f60:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a000f62:	4a14      	ldr	r2, [pc, #80]	; (1a000fb4 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000f64:	4295      	cmp	r5, r2
1a000f66:	d903      	bls.n	1a000f70 <Chip_Clock_CalcMainPLLValue+0x38>
1a000f68:	fb03 f000 	mul.w	r0, r3, r0
1a000f6c:	42a8      	cmp	r0, r5
1a000f6e:	d007      	beq.n	1a000f80 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a000f70:	4621      	mov	r1, r4
1a000f72:	4628      	mov	r0, r5
1a000f74:	f7ff fe96 	bl	1a000ca4 <pll_get_frac>
		if (!ppll->nsel) {
1a000f78:	68a3      	ldr	r3, [r4, #8]
1a000f7a:	b18b      	cbz	r3, 1a000fa0 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a000f7c:	3b01      	subs	r3, #1
1a000f7e:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a000f80:	6923      	ldr	r3, [r4, #16]
1a000f82:	b183      	cbz	r3, 1a000fa6 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a000f84:	68e2      	ldr	r2, [r4, #12]
1a000f86:	b10a      	cbz	r2, 1a000f8c <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a000f88:	3a01      	subs	r2, #1
1a000f8a:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a000f8c:	3b01      	subs	r3, #1
1a000f8e:	6123      	str	r3, [r4, #16]
	return 0;
1a000f90:	2000      	movs	r0, #0
}
1a000f92:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a000f94:	f04f 30ff 	mov.w	r0, #4294967295
1a000f98:	e7fb      	b.n	1a000f92 <Chip_Clock_CalcMainPLLValue+0x5a>
1a000f9a:	f04f 30ff 	mov.w	r0, #4294967295
1a000f9e:	e7f8      	b.n	1a000f92 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a000fa0:	f04f 30ff 	mov.w	r0, #4294967295
1a000fa4:	e7f5      	b.n	1a000f92 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a000fa6:	f04f 30ff 	mov.w	r0, #4294967295
1a000faa:	e7f2      	b.n	1a000f92 <Chip_Clock_CalcMainPLLValue+0x5a>
1a000fac:	ff6b3a10 	.word	0xff6b3a10
1a000fb0:	0b940510 	.word	0x0b940510
1a000fb4:	094c5eff 	.word	0x094c5eff

1a000fb8 <Chip_Clock_GetMainPLLHz>:
{
1a000fb8:	b530      	push	{r4, r5, lr}
1a000fba:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000fbc:	4d17      	ldr	r5, [pc, #92]	; (1a00101c <Chip_Clock_GetMainPLLHz+0x64>)
1a000fbe:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a000fc0:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000fc4:	f7ff ff5c 	bl	1a000e80 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a000fc8:	4b15      	ldr	r3, [pc, #84]	; (1a001020 <Chip_Clock_GetMainPLLHz+0x68>)
1a000fca:	681b      	ldr	r3, [r3, #0]
1a000fcc:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a000fce:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a000fd0:	f013 0f01 	tst.w	r3, #1
1a000fd4:	d020      	beq.n	1a001018 <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a000fd6:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a000fda:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a000fde:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a000fe2:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a000fe6:	3301      	adds	r3, #1
	n = nsel + 1;
1a000fe8:	3201      	adds	r2, #1
	p = ptab[psel];
1a000fea:	f10d 0c08 	add.w	ip, sp, #8
1a000fee:	4461      	add	r1, ip
1a000ff0:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a000ff4:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000ff8:	d108      	bne.n	1a00100c <Chip_Clock_GetMainPLLHz+0x54>
1a000ffa:	b93d      	cbnz	r5, 1a00100c <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a000ffc:	0049      	lsls	r1, r1, #1
1a000ffe:	fbb3 f3f1 	udiv	r3, r3, r1
1a001002:	fbb0 f0f2 	udiv	r0, r0, r2
1a001006:	fb00 f003 	mul.w	r0, r0, r3
1a00100a:	e003      	b.n	1a001014 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a00100c:	fbb0 f0f2 	udiv	r0, r0, r2
1a001010:	fb03 f000 	mul.w	r0, r3, r0
}
1a001014:	b003      	add	sp, #12
1a001016:	bd30      	pop	{r4, r5, pc}
		return 0;
1a001018:	2000      	movs	r0, #0
1a00101a:	e7fb      	b.n	1a001014 <Chip_Clock_GetMainPLLHz+0x5c>
1a00101c:	40050000 	.word	0x40050000
1a001020:	1a001dd0 	.word	0x1a001dd0

1a001024 <Chip_Clock_GetDivRate>:
{
1a001024:	b538      	push	{r3, r4, r5, lr}
1a001026:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a001028:	4608      	mov	r0, r1
1a00102a:	f7ff ff0d 	bl	1a000e48 <Chip_Clock_GetDividerSource>
1a00102e:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a001030:	4620      	mov	r0, r4
1a001032:	f7ff ff17 	bl	1a000e64 <Chip_Clock_GetDividerDivisor>
1a001036:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a001038:	4628      	mov	r0, r5
1a00103a:	f7ff ff21 	bl	1a000e80 <Chip_Clock_GetClockInputHz>
1a00103e:	3401      	adds	r4, #1
}
1a001040:	fbb0 f0f4 	udiv	r0, r0, r4
1a001044:	bd38      	pop	{r3, r4, r5, pc}
1a001046:	Address 0x1a001046 is out of bounds.


1a001048 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a001048:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00104a:	f100 0416 	add.w	r4, r0, #22
1a00104e:	00a4      	lsls	r4, r4, #2
1a001050:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a001054:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a001058:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a00105a:	281b      	cmp	r0, #27
1a00105c:	d813      	bhi.n	1a001086 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a00105e:	2911      	cmp	r1, #17
1a001060:	d01a      	beq.n	1a001098 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a001062:	4d0e      	ldr	r5, [pc, #56]	; (1a00109c <Chip_Clock_SetBaseClock+0x54>)
1a001064:	4025      	ands	r5, r4

			if (autoblocken) {
1a001066:	b10a      	cbz	r2, 1a00106c <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a001068:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a00106c:	b10b      	cbz	r3, 1a001072 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a00106e:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a001072:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a001076:	3016      	adds	r0, #22
1a001078:	0080      	lsls	r0, r0, #2
1a00107a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00107e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001082:	6045      	str	r5, [r0, #4]
1a001084:	e008      	b.n	1a001098 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a001086:	f044 0401 	orr.w	r4, r4, #1
1a00108a:	3016      	adds	r0, #22
1a00108c:	0080      	lsls	r0, r0, #2
1a00108e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001092:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001096:	6044      	str	r4, [r0, #4]
	}
}
1a001098:	bc30      	pop	{r4, r5}
1a00109a:	4770      	bx	lr
1a00109c:	e0fff7fe 	.word	0xe0fff7fe

1a0010a0 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0010a0:	281b      	cmp	r0, #27
1a0010a2:	d80c      	bhi.n	1a0010be <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0010a4:	3016      	adds	r0, #22
1a0010a6:	0080      	lsls	r0, r0, #2
1a0010a8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0010ac:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0010b0:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0010b2:	f010 0f01 	tst.w	r0, #1
1a0010b6:	d104      	bne.n	1a0010c2 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0010b8:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0010bc:	4770      	bx	lr
		return CLKINPUT_PD;
1a0010be:	2011      	movs	r0, #17
1a0010c0:	4770      	bx	lr
		return CLKINPUT_PD;
1a0010c2:	2011      	movs	r0, #17
}
1a0010c4:	4770      	bx	lr

1a0010c6 <Chip_Clock_GetBaseClocktHz>:
{
1a0010c6:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0010c8:	f7ff ffea 	bl	1a0010a0 <Chip_Clock_GetBaseClock>
1a0010cc:	f7ff fed8 	bl	1a000e80 <Chip_Clock_GetClockInputHz>
}
1a0010d0:	bd08      	pop	{r3, pc}
1a0010d2:	Address 0x1a0010d2 is out of bounds.


1a0010d4 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a0010d4:	b971      	cbnz	r1, 1a0010f4 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a0010d6:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a0010d8:	b10a      	cbz	r2, 1a0010de <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a0010da:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a0010de:	2b02      	cmp	r3, #2
1a0010e0:	d00a      	beq.n	1a0010f8 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a0010e2:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0010e6:	d30a      	bcc.n	1a0010fe <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a0010e8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0010ec:	4b06      	ldr	r3, [pc, #24]	; (1a001108 <Chip_Clock_EnableOpts+0x34>)
1a0010ee:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a0010f2:	4770      	bx	lr
		reg |= (1 << 1);
1a0010f4:	2103      	movs	r1, #3
1a0010f6:	e7ef      	b.n	1a0010d8 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a0010f8:	f041 0120 	orr.w	r1, r1, #32
1a0010fc:	e7f1      	b.n	1a0010e2 <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a0010fe:	3020      	adds	r0, #32
1a001100:	4b02      	ldr	r3, [pc, #8]	; (1a00110c <Chip_Clock_EnableOpts+0x38>)
1a001102:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a001106:	4770      	bx	lr
1a001108:	40052000 	.word	0x40052000
1a00110c:	40051000 	.word	0x40051000

1a001110 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a001110:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001114:	d309      	bcc.n	1a00112a <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a001116:	4a09      	ldr	r2, [pc, #36]	; (1a00113c <Chip_Clock_Enable+0x2c>)
1a001118:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00111c:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001120:	f043 0301 	orr.w	r3, r3, #1
1a001124:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001128:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a00112a:	4a05      	ldr	r2, [pc, #20]	; (1a001140 <Chip_Clock_Enable+0x30>)
1a00112c:	3020      	adds	r0, #32
1a00112e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001132:	f043 0301 	orr.w	r3, r3, #1
1a001136:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a00113a:	4770      	bx	lr
1a00113c:	40052000 	.word	0x40052000
1a001140:	40051000 	.word	0x40051000

1a001144 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001144:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a001146:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00114a:	d309      	bcc.n	1a001160 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a00114c:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a001150:	4a0d      	ldr	r2, [pc, #52]	; (1a001188 <Chip_Clock_GetRate+0x44>)
1a001152:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a001156:	f014 0f01 	tst.w	r4, #1
1a00115a:	d107      	bne.n	1a00116c <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a00115c:	2000      	movs	r0, #0
	}

	return rate;
}
1a00115e:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a001160:	f100 0320 	add.w	r3, r0, #32
1a001164:	4a09      	ldr	r2, [pc, #36]	; (1a00118c <Chip_Clock_GetRate+0x48>)
1a001166:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a00116a:	e7f4      	b.n	1a001156 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a00116c:	f7ff fe20 	bl	1a000db0 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a001170:	f7ff ffa9 	bl	1a0010c6 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a001174:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001178:	d103      	bne.n	1a001182 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a00117a:	2301      	movs	r3, #1
		rate = rate / div;
1a00117c:	fbb0 f0f3 	udiv	r0, r0, r3
1a001180:	e7ed      	b.n	1a00115e <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a001182:	2302      	movs	r3, #2
1a001184:	e7fa      	b.n	1a00117c <Chip_Clock_GetRate+0x38>
1a001186:	bf00      	nop
1a001188:	40052000 	.word	0x40052000
1a00118c:	40051000 	.word	0x40051000

1a001190 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a001190:	4b09      	ldr	r3, [pc, #36]	; (1a0011b8 <Chip_UART_GetIndex+0x28>)
1a001192:	4298      	cmp	r0, r3
1a001194:	d009      	beq.n	1a0011aa <Chip_UART_GetIndex+0x1a>
1a001196:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00119a:	4298      	cmp	r0, r3
1a00119c:	d007      	beq.n	1a0011ae <Chip_UART_GetIndex+0x1e>
1a00119e:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0011a2:	4298      	cmp	r0, r3
1a0011a4:	d005      	beq.n	1a0011b2 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0011a6:	2000      	movs	r0, #0
1a0011a8:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0011aa:	2002      	movs	r0, #2
1a0011ac:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0011ae:	2003      	movs	r0, #3
1a0011b0:	4770      	bx	lr
			return 1;
1a0011b2:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a0011b4:	4770      	bx	lr
1a0011b6:	bf00      	nop
1a0011b8:	400c1000 	.word	0x400c1000

1a0011bc <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0011bc:	b530      	push	{r4, r5, lr}
1a0011be:	b083      	sub	sp, #12
1a0011c0:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0011c2:	f7ff ffe5 	bl	1a001190 <Chip_UART_GetIndex>
1a0011c6:	2301      	movs	r3, #1
1a0011c8:	461a      	mov	r2, r3
1a0011ca:	4619      	mov	r1, r3
1a0011cc:	4d0e      	ldr	r5, [pc, #56]	; (1a001208 <Chip_UART_Init+0x4c>)
1a0011ce:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0011d2:	f7ff ff7f 	bl	1a0010d4 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a0011d6:	2307      	movs	r3, #7
1a0011d8:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0011da:	2300      	movs	r3, #0
1a0011dc:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0011de:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0011e0:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0011e2:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0011e4:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0011e6:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0011e8:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0011ea:	4b08      	ldr	r3, [pc, #32]	; (1a00120c <Chip_UART_Init+0x50>)
1a0011ec:	429c      	cmp	r4, r3
1a0011ee:	d006      	beq.n	1a0011fe <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0011f0:	2303      	movs	r3, #3
1a0011f2:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0011f4:	2310      	movs	r3, #16
1a0011f6:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0011f8:	9b01      	ldr	r3, [sp, #4]
}
1a0011fa:	b003      	add	sp, #12
1a0011fc:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0011fe:	2300      	movs	r3, #0
1a001200:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a001202:	69a3      	ldr	r3, [r4, #24]
1a001204:	9301      	str	r3, [sp, #4]
1a001206:	e7f3      	b.n	1a0011f0 <Chip_UART_Init+0x34>
1a001208:	1a001e50 	.word	0x1a001e50
1a00120c:	40082000 	.word	0x40082000

1a001210 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a001210:	b538      	push	{r3, r4, r5, lr}
1a001212:	4605      	mov	r5, r0
1a001214:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001216:	f7ff ffbb 	bl	1a001190 <Chip_UART_GetIndex>
1a00121a:	4b0c      	ldr	r3, [pc, #48]	; (1a00124c <Chip_UART_SetBaud+0x3c>)
1a00121c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001220:	f7ff ff90 	bl	1a001144 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a001224:	0123      	lsls	r3, r4, #4
1a001226:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a00122a:	b2d9      	uxtb	r1, r3
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00122c:	68ea      	ldr	r2, [r5, #12]
1a00122e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a001232:	60ea      	str	r2, [r5, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a001234:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a001236:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a00123a:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00123c:	68ea      	ldr	r2, [r5, #12]
1a00123e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a001242:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a001244:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a001248:	0900      	lsrs	r0, r0, #4
1a00124a:	bd38      	pop	{r3, r4, r5, pc}
1a00124c:	1a001e48 	.word	0x1a001e48

1a001250 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a001250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001254:	b083      	sub	sp, #12
1a001256:	9001      	str	r0, [sp, #4]
1a001258:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00125a:	f7ff ff99 	bl	1a001190 <Chip_UART_GetIndex>
1a00125e:	4b32      	ldr	r3, [pc, #200]	; (1a001328 <Chip_UART_SetBaudFDR+0xd8>)
1a001260:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001264:	f7ff ff6e 	bl	1a001144 <Chip_Clock_GetRate>
1a001268:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a00126a:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00126e:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a001270:	f04f 0b00 	mov.w	fp, #0
1a001274:	46a2      	mov	sl, r4
1a001276:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a001278:	e02a      	b.n	1a0012d0 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a00127a:	4242      	negs	r2, r0
				div ++;
1a00127c:	1c4b      	adds	r3, r1, #1
1a00127e:	e017      	b.n	1a0012b0 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a001280:	b30a      	cbz	r2, 1a0012c6 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a001282:	4617      	mov	r7, r2
			sd = d;
1a001284:	46ab      	mov	fp, r5
			sm = m;
1a001286:	46a2      	mov	sl, r4
			sdiv = div;
1a001288:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a00128a:	3501      	adds	r5, #1
1a00128c:	42ac      	cmp	r4, r5
1a00128e:	d91e      	bls.n	1a0012ce <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a001290:	0933      	lsrs	r3, r6, #4
1a001292:	0730      	lsls	r0, r6, #28
1a001294:	fba4 0100 	umull	r0, r1, r4, r0
1a001298:	fb04 1103 	mla	r1, r4, r3, r1
1a00129c:	1962      	adds	r2, r4, r5
1a00129e:	fb08 f202 	mul.w	r2, r8, r2
1a0012a2:	2300      	movs	r3, #0
1a0012a4:	f000 fade 	bl	1a001864 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0012a8:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0012aa:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0012ac:	2800      	cmp	r0, #0
1a0012ae:	dbe4      	blt.n	1a00127a <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0012b0:	4297      	cmp	r7, r2
1a0012b2:	d3ea      	bcc.n	1a00128a <Chip_UART_SetBaudFDR+0x3a>
1a0012b4:	2b00      	cmp	r3, #0
1a0012b6:	d0e8      	beq.n	1a00128a <Chip_UART_SetBaudFDR+0x3a>
1a0012b8:	0c19      	lsrs	r1, r3, #16
1a0012ba:	d1e6      	bne.n	1a00128a <Chip_UART_SetBaudFDR+0x3a>
1a0012bc:	2b02      	cmp	r3, #2
1a0012be:	d8df      	bhi.n	1a001280 <Chip_UART_SetBaudFDR+0x30>
1a0012c0:	2d00      	cmp	r5, #0
1a0012c2:	d0dd      	beq.n	1a001280 <Chip_UART_SetBaudFDR+0x30>
1a0012c4:	e7e1      	b.n	1a00128a <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a0012c6:	4617      	mov	r7, r2
			sd = d;
1a0012c8:	46ab      	mov	fp, r5
			sm = m;
1a0012ca:	46a2      	mov	sl, r4
			sdiv = div;
1a0012cc:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0012ce:	3401      	adds	r4, #1
1a0012d0:	b11f      	cbz	r7, 1a0012da <Chip_UART_SetBaudFDR+0x8a>
1a0012d2:	2c0f      	cmp	r4, #15
1a0012d4:	d801      	bhi.n	1a0012da <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a0012d6:	2500      	movs	r5, #0
1a0012d8:	e7d8      	b.n	1a00128c <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0012da:	f1b9 0f00 	cmp.w	r9, #0
1a0012de:	d01e      	beq.n	1a00131e <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0012e0:	9a01      	ldr	r2, [sp, #4]
1a0012e2:	4611      	mov	r1, r2
1a0012e4:	68d3      	ldr	r3, [r2, #12]
1a0012e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0012ea:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a0012ec:	fa5f f389 	uxtb.w	r3, r9
1a0012f0:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a0012f2:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0012f6:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0012f8:	68d3      	ldr	r3, [r2, #12]
1a0012fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0012fe:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001300:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001304:	b2db      	uxtb	r3, r3
1a001306:	f00b 020f 	and.w	r2, fp, #15
1a00130a:	4313      	orrs	r3, r2
1a00130c:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00130e:	0933      	lsrs	r3, r6, #4
1a001310:	fb0a f303 	mul.w	r3, sl, r3
1a001314:	44da      	add	sl, fp
1a001316:	fb09 f90a 	mul.w	r9, r9, sl
1a00131a:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a00131e:	4648      	mov	r0, r9
1a001320:	b003      	add	sp, #12
1a001322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a001326:	bf00      	nop
1a001328:	1a001e48 	.word	0x1a001e48

1a00132c <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a00132c:	b508      	push	{r3, lr}
   // to use CMSIS.
   volatile unsigned int *pCREG_M0APPMAP = (volatile unsigned int *) 0x40043404;
   // CMSIS : CREG->M0APPMAP = <address of vector table>
   *pCREG_M0APPMAP = (unsigned int)g_pfnVectors;
#else
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a00132e:	4a0b      	ldr	r2, [pc, #44]	; (1a00135c <SystemInit+0x30>)
1a001330:	4b0b      	ldr	r3, [pc, #44]	; (1a001360 <SystemInit+0x34>)
1a001332:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a001334:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a001338:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a00133a:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00133e:	2b20      	cmp	r3, #32
1a001340:	d004      	beq.n	1a00134c <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit only in M4 */
   Board_SystemInit();
1a001342:	f7ff f921 	bl	1a000588 <Board_SystemInit>
   Board_Init();
1a001346:	f7ff f9df 	bl	1a000708 <Board_Init>
#endif
}
1a00134a:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a00134c:	4a04      	ldr	r2, [pc, #16]	; (1a001360 <SystemInit+0x34>)
1a00134e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a001352:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001356:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a00135a:	e7f2      	b.n	1a001342 <SystemInit+0x16>
1a00135c:	1a000000 	.word	0x1a000000
1a001360:	e000ed00 	.word	0xe000ed00

1a001364 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a001364:	4b04      	ldr	r3, [pc, #16]	; (1a001378 <cyclesCounterInit+0x14>)
1a001366:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a001368:	4a04      	ldr	r2, [pc, #16]	; (1a00137c <cyclesCounterInit+0x18>)
1a00136a:	6813      	ldr	r3, [r2, #0]
1a00136c:	f043 0301 	orr.w	r3, r3, #1
1a001370:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a001372:	2001      	movs	r0, #1
1a001374:	4770      	bx	lr
1a001376:	bf00      	nop
1a001378:	10000038 	.word	0x10000038
1a00137c:	e0001000 	.word	0xe0001000

1a001380 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a001380:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a001382:	4d0b      	ldr	r5, [pc, #44]	; (1a0013b0 <gpioObtainPinInit+0x30>)
1a001384:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001388:	182c      	adds	r4, r5, r0
1a00138a:	5628      	ldrsb	r0, [r5, r0]
1a00138c:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a00138e:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a001392:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a001394:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a001398:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a00139a:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a00139e:	9b02      	ldr	r3, [sp, #8]
1a0013a0:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0013a2:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a0013a6:	9b03      	ldr	r3, [sp, #12]
1a0013a8:	701a      	strb	r2, [r3, #0]
}
1a0013aa:	bc30      	pop	{r4, r5}
1a0013ac:	4770      	bx	lr
1a0013ae:	bf00      	nop
1a0013b0:	1a001e58 	.word	0x1a001e58

1a0013b4 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a0013b4:	f110 0f02 	cmn.w	r0, #2
1a0013b8:	f000 80c7 	beq.w	1a00154a <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a0013bc:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0013c0:	f000 80c5 	beq.w	1a00154e <gpioInit+0x19a>
{
1a0013c4:	b570      	push	{r4, r5, r6, lr}
1a0013c6:	b084      	sub	sp, #16
1a0013c8:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0013ca:	2300      	movs	r3, #0
1a0013cc:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0013d0:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0013d4:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0013d8:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0013dc:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0013e0:	f10d 030b 	add.w	r3, sp, #11
1a0013e4:	9301      	str	r3, [sp, #4]
1a0013e6:	ab03      	add	r3, sp, #12
1a0013e8:	9300      	str	r3, [sp, #0]
1a0013ea:	f10d 030d 	add.w	r3, sp, #13
1a0013ee:	f10d 020e 	add.w	r2, sp, #14
1a0013f2:	f10d 010f 	add.w	r1, sp, #15
1a0013f6:	f7ff ffc3 	bl	1a001380 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0013fa:	2c05      	cmp	r4, #5
1a0013fc:	f200 80a9 	bhi.w	1a001552 <gpioInit+0x19e>
1a001400:	e8df f004 	tbb	[pc, r4]
1a001404:	45278109 	.word	0x45278109
1a001408:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a00140a:	4853      	ldr	r0, [pc, #332]	; (1a001558 <gpioInit+0x1a4>)
1a00140c:	f7ff fade 	bl	1a0009cc <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a001410:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a001412:	b004      	add	sp, #16
1a001414:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a001416:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00141a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00141e:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001422:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001426:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00142a:	494c      	ldr	r1, [pc, #304]	; (1a00155c <gpioInit+0x1a8>)
1a00142c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001430:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001434:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001438:	2001      	movs	r0, #1
1a00143a:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a00143e:	4c46      	ldr	r4, [pc, #280]	; (1a001558 <gpioInit+0x1a4>)
1a001440:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001444:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001448:	ea22 0201 	bic.w	r2, r2, r1
1a00144c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001450:	e7df      	b.n	1a001412 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a001452:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001456:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00145a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00145e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a001462:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001466:	493d      	ldr	r1, [pc, #244]	; (1a00155c <gpioInit+0x1a8>)
1a001468:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00146c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001470:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001474:	2001      	movs	r0, #1
1a001476:	fa00 f102 	lsl.w	r1, r0, r2
1a00147a:	4c37      	ldr	r4, [pc, #220]	; (1a001558 <gpioInit+0x1a4>)
1a00147c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001480:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001484:	ea22 0201 	bic.w	r2, r2, r1
1a001488:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00148c:	e7c1      	b.n	1a001412 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00148e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001492:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001496:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00149a:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a00149e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0014a2:	492e      	ldr	r1, [pc, #184]	; (1a00155c <gpioInit+0x1a8>)
1a0014a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0014a8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0014ac:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0014b0:	2001      	movs	r0, #1
1a0014b2:	fa00 f102 	lsl.w	r1, r0, r2
1a0014b6:	4c28      	ldr	r4, [pc, #160]	; (1a001558 <gpioInit+0x1a4>)
1a0014b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0014bc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0014c0:	ea22 0201 	bic.w	r2, r2, r1
1a0014c4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0014c8:	e7a3      	b.n	1a001412 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0014ca:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0014ce:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0014d2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0014d6:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0014da:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0014de:	491f      	ldr	r1, [pc, #124]	; (1a00155c <gpioInit+0x1a8>)
1a0014e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0014e4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0014e8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0014ec:	2001      	movs	r0, #1
1a0014ee:	fa00 f102 	lsl.w	r1, r0, r2
1a0014f2:	4c19      	ldr	r4, [pc, #100]	; (1a001558 <gpioInit+0x1a4>)
1a0014f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0014f8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0014fc:	ea22 0201 	bic.w	r2, r2, r1
1a001500:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001504:	e785      	b.n	1a001412 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a001506:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00150a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00150e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001512:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001516:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00151a:	4910      	ldr	r1, [pc, #64]	; (1a00155c <gpioInit+0x1a8>)
1a00151c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a001520:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a001524:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001528:	2001      	movs	r0, #1
1a00152a:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a00152e:	4b0a      	ldr	r3, [pc, #40]	; (1a001558 <gpioInit+0x1a4>)
1a001530:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a001534:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a001538:	4331      	orrs	r1, r6
1a00153a:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00153e:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a001540:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a001544:	2100      	movs	r1, #0
1a001546:	5499      	strb	r1, [r3, r2]
1a001548:	e763      	b.n	1a001412 <gpioInit+0x5e>
	  return FALSE;
1a00154a:	2000      	movs	r0, #0
1a00154c:	4770      	bx	lr
	  return FALSE;
1a00154e:	2000      	movs	r0, #0
}
1a001550:	4770      	bx	lr
      ret_val = 0;
1a001552:	2000      	movs	r0, #0
1a001554:	e75d      	b.n	1a001412 <gpioInit+0x5e>
1a001556:	bf00      	nop
1a001558:	400f4000 	.word	0x400f4000
1a00155c:	40086000 	.word	0x40086000

1a001560 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a001560:	f110 0f02 	cmn.w	r0, #2
1a001564:	d02d      	beq.n	1a0015c2 <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a001566:	f1b0 3fff 	cmp.w	r0, #4294967295
1a00156a:	d02c      	beq.n	1a0015c6 <gpioWrite+0x66>
{
1a00156c:	b510      	push	{r4, lr}
1a00156e:	b084      	sub	sp, #16
1a001570:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001572:	2300      	movs	r3, #0
1a001574:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001578:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a00157c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001580:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001584:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a001588:	f10d 030b 	add.w	r3, sp, #11
1a00158c:	9301      	str	r3, [sp, #4]
1a00158e:	ab03      	add	r3, sp, #12
1a001590:	9300      	str	r3, [sp, #0]
1a001592:	f10d 030d 	add.w	r3, sp, #13
1a001596:	f10d 020e 	add.w	r2, sp, #14
1a00159a:	f10d 010f 	add.w	r1, sp, #15
1a00159e:	f7ff feef 	bl	1a001380 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a0015a2:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0015a6:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a0015aa:	1c21      	adds	r1, r4, #0
1a0015ac:	bf18      	it	ne
1a0015ae:	2101      	movne	r1, #1
1a0015b0:	015b      	lsls	r3, r3, #5
1a0015b2:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0015b6:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0015ba:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a0015bc:	2001      	movs	r0, #1
}
1a0015be:	b004      	add	sp, #16
1a0015c0:	bd10      	pop	{r4, pc}
	  return FALSE;
1a0015c2:	2000      	movs	r0, #0
1a0015c4:	4770      	bx	lr
	  return FALSE;
1a0015c6:	2000      	movs	r0, #0
}
1a0015c8:	4770      	bx	lr
1a0015ca:	Address 0x1a0015ca is out of bounds.


1a0015cc <tickRead>:
   #ifdef USE_FREERTOS
      return xTaskGetTickCount();
   #else
      return tickCounter;
   #endif
}
1a0015cc:	4b01      	ldr	r3, [pc, #4]	; (1a0015d4 <tickRead+0x8>)
1a0015ce:	e9d3 0100 	ldrd	r0, r1, [r3]
1a0015d2:	4770      	bx	lr
1a0015d4:	10000058 	.word	0x10000058

1a0015d8 <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a0015d8:	b118      	cbz	r0, 1a0015e2 <tickPowerSet+0xa>
         // Enable SysTick IRQ and SysTick Timer
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a0015da:	4b04      	ldr	r3, [pc, #16]	; (1a0015ec <tickPowerSet+0x14>)
1a0015dc:	2207      	movs	r2, #7
1a0015de:	601a      	str	r2, [r3, #0]
1a0015e0:	4770      	bx	lr
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a0015e2:	4b02      	ldr	r3, [pc, #8]	; (1a0015ec <tickPowerSet+0x14>)
1a0015e4:	2200      	movs	r2, #0
1a0015e6:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a0015e8:	4770      	bx	lr
1a0015ea:	bf00      	nop
1a0015ec:	e000e010 	.word	0xe000e010

1a0015f0 <tickInit>:
{
1a0015f0:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a0015f2:	ea50 0401 	orrs.w	r4, r0, r1
1a0015f6:	d02a      	beq.n	1a00164e <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a0015f8:	f110 32ff 	adds.w	r2, r0, #4294967295
1a0015fc:	f141 33ff 	adc.w	r3, r1, #4294967295
1a001600:	2b00      	cmp	r3, #0
1a001602:	bf08      	it	eq
1a001604:	2a32      	cmpeq	r2, #50	; 0x32
1a001606:	d227      	bcs.n	1a001658 <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a001608:	4b14      	ldr	r3, [pc, #80]	; (1a00165c <tickInit+0x6c>)
1a00160a:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a00160e:	4b14      	ldr	r3, [pc, #80]	; (1a001660 <tickInit+0x70>)
1a001610:	681b      	ldr	r3, [r3, #0]
1a001612:	fba3 4500 	umull	r4, r5, r3, r0
1a001616:	fb03 5501 	mla	r5, r3, r1, r5
1a00161a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a00161e:	2300      	movs	r3, #0
1a001620:	4620      	mov	r0, r4
1a001622:	4629      	mov	r1, r5
1a001624:	f000 f91e 	bl	1a001864 <__aeabi_uldivmod>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a001628:	3801      	subs	r0, #1
1a00162a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a00162e:	d209      	bcs.n	1a001644 <tickInit+0x54>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a001630:	4b0c      	ldr	r3, [pc, #48]	; (1a001664 <tickInit+0x74>)
1a001632:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a001634:	4a0c      	ldr	r2, [pc, #48]	; (1a001668 <tickInit+0x78>)
1a001636:	21e0      	movs	r1, #224	; 0xe0
1a001638:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a00163c:	2200      	movs	r2, #0
1a00163e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001640:	2207      	movs	r2, #7
1a001642:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a001644:	2001      	movs	r0, #1
1a001646:	f7ff ffc7 	bl	1a0015d8 <tickPowerSet>
      bool_t ret_val = 1;
1a00164a:	2001      	movs	r0, #1
}
1a00164c:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a00164e:	2000      	movs	r0, #0
1a001650:	f7ff ffc2 	bl	1a0015d8 <tickPowerSet>
         ret_val = 0;
1a001654:	2000      	movs	r0, #0
1a001656:	e7f9      	b.n	1a00164c <tickInit+0x5c>
            ret_val = 0;
1a001658:	2000      	movs	r0, #0
1a00165a:	e7f7      	b.n	1a00164c <tickInit+0x5c>
1a00165c:	10000040 	.word	0x10000040
1a001660:	10000068 	.word	0x10000068
1a001664:	e000e010 	.word	0xe000e010
1a001668:	e000ed00 	.word	0xe000ed00

1a00166c <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a00166c:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a00166e:	4a07      	ldr	r2, [pc, #28]	; (1a00168c <SysTick_Handler+0x20>)
1a001670:	6813      	ldr	r3, [r2, #0]
1a001672:	6851      	ldr	r1, [r2, #4]
1a001674:	3301      	adds	r3, #1
1a001676:	f141 0100 	adc.w	r1, r1, #0
1a00167a:	6013      	str	r3, [r2, #0]
1a00167c:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a00167e:	4b04      	ldr	r3, [pc, #16]	; (1a001690 <SysTick_Handler+0x24>)
1a001680:	681b      	ldr	r3, [r3, #0]
1a001682:	b113      	cbz	r3, 1a00168a <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a001684:	4a03      	ldr	r2, [pc, #12]	; (1a001694 <SysTick_Handler+0x28>)
1a001686:	6810      	ldr	r0, [r2, #0]
1a001688:	4798      	blx	r3
   }
}
1a00168a:	bd08      	pop	{r3, pc}
1a00168c:	10000058 	.word	0x10000058
1a001690:	10000060 	.word	0x10000060
1a001694:	10000050 	.word	0x10000050

1a001698 <spiRead>:
   return retVal;
}


bool_t spiRead( spiMap_t spi, uint8_t* buffer, uint32_t bufferSize )
{
1a001698:	b500      	push	{lr}
1a00169a:	b087      	sub	sp, #28

   bool_t retVal = TRUE;

   Chip_SSP_DATA_SETUP_T xferConfig;

   xferConfig.tx_data = NULL;
1a00169c:	2300      	movs	r3, #0
1a00169e:	9301      	str	r3, [sp, #4]
   xferConfig.tx_cnt  = 0;
1a0016a0:	9302      	str	r3, [sp, #8]
   xferConfig.rx_data = buffer;
1a0016a2:	9103      	str	r1, [sp, #12]
   xferConfig.rx_cnt  = 0;
1a0016a4:	9304      	str	r3, [sp, #16]
   xferConfig.length  = bufferSize;
1a0016a6:	9205      	str	r2, [sp, #20]

   if( spi == SPI0 ) {
1a0016a8:	b118      	cbz	r0, 1a0016b2 <spiRead+0x1a>
      Chip_SSP_RWFrames_Blocking( LPC_SSP1, &xferConfig );
   } else {
      retVal = FALSE;
1a0016aa:	2000      	movs	r0, #0
   }

   return retVal;
}
1a0016ac:	b007      	add	sp, #28
1a0016ae:	f85d fb04 	ldr.w	pc, [sp], #4
      Chip_SSP_RWFrames_Blocking( LPC_SSP1, &xferConfig );
1a0016b2:	a901      	add	r1, sp, #4
1a0016b4:	4802      	ldr	r0, [pc, #8]	; (1a0016c0 <spiRead+0x28>)
1a0016b6:	f7ff f8bc 	bl	1a000832 <Chip_SSP_RWFrames_Blocking>
   bool_t retVal = TRUE;
1a0016ba:	2001      	movs	r0, #1
1a0016bc:	e7f6      	b.n	1a0016ac <spiRead+0x14>
1a0016be:	bf00      	nop
1a0016c0:	400c5000 	.word	0x400c5000

1a0016c4 <uartTxReady>:
}

// Return TRUE if have space in TX FIFO
bool_t uartTxReady( uartMap_t uart )
{
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a0016c4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0016c8:	0083      	lsls	r3, r0, #2
1a0016ca:	4a03      	ldr	r2, [pc, #12]	; (1a0016d8 <uartTxReady+0x14>)
1a0016cc:	58d3      	ldr	r3, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a0016ce:	6958      	ldr	r0, [r3, #20]
}
1a0016d0:	f000 0020 	and.w	r0, r0, #32
1a0016d4:	4770      	bx	lr
1a0016d6:	bf00      	nop
1a0016d8:	1a001f40 	.word	0x1a001f40

1a0016dc <uartTxWrite>:
}

// Write in TX FIFO
void uartTxWrite( uartMap_t uart, const uint8_t value )
{
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a0016dc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0016e0:	0083      	lsls	r3, r0, #2
1a0016e2:	4a02      	ldr	r2, [pc, #8]	; (1a0016ec <uartTxWrite+0x10>)
1a0016e4:	58d3      	ldr	r3, [r2, r3]
	pUART->THR = (uint32_t) data;
1a0016e6:	6019      	str	r1, [r3, #0]
}
1a0016e8:	4770      	bx	lr
1a0016ea:	bf00      	nop
1a0016ec:	1a001f40 	.word	0x1a001f40

1a0016f0 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a0016f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0016f4:	4680      	mov	r8, r0
1a0016f6:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a0016f8:	4c19      	ldr	r4, [pc, #100]	; (1a001760 <uartInit+0x70>)
1a0016fa:	0045      	lsls	r5, r0, #1
1a0016fc:	182a      	adds	r2, r5, r0
1a0016fe:	0093      	lsls	r3, r2, #2
1a001700:	18e6      	adds	r6, r4, r3
1a001702:	58e7      	ldr	r7, [r4, r3]
1a001704:	4638      	mov	r0, r7
1a001706:	f7ff fd59 	bl	1a0011bc <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a00170a:	4649      	mov	r1, r9
1a00170c:	4638      	mov	r0, r7
1a00170e:	f7ff fd7f 	bl	1a001210 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a001712:	2307      	movs	r3, #7
1a001714:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001716:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a001718:	2301      	movs	r3, #1
1a00171a:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a00171c:	7930      	ldrb	r0, [r6, #4]
1a00171e:	7973      	ldrb	r3, [r6, #5]
1a001720:	79b2      	ldrb	r2, [r6, #6]
1a001722:	f042 0218 	orr.w	r2, r2, #24
1a001726:	490f      	ldr	r1, [pc, #60]	; (1a001764 <uartInit+0x74>)
1a001728:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a00172c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a001730:	79f0      	ldrb	r0, [r6, #7]
1a001732:	7a33      	ldrb	r3, [r6, #8]
1a001734:	7a72      	ldrb	r2, [r6, #9]
1a001736:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00173a:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a00173e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a001742:	f1b8 0f01 	cmp.w	r8, #1
1a001746:	d001      	beq.n	1a00174c <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a001748:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a00174c:	4a06      	ldr	r2, [pc, #24]	; (1a001768 <uartInit+0x78>)
1a00174e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a001750:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a001754:	64d3      	str	r3, [r2, #76]	; 0x4c
1a001756:	221a      	movs	r2, #26
1a001758:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a00175c:	e7f4      	b.n	1a001748 <uartInit+0x58>
1a00175e:	bf00      	nop
1a001760:	1a001f40 	.word	0x1a001f40
1a001764:	40086000 	.word	0x40086000
1a001768:	40081000 	.word	0x40081000

1a00176c <uartWriteByte>:
   return retVal;
}

// Blocking Write 1 byte to TX FIFO
void uartWriteByte( uartMap_t uart, const uint8_t value )
{
1a00176c:	b538      	push	{r3, r4, r5, lr}
1a00176e:	4604      	mov	r4, r0
1a001770:	460d      	mov	r5, r1
   // Wait for space in FIFO (blocking)
   while( uartTxReady( uart ) == FALSE );
1a001772:	4620      	mov	r0, r4
1a001774:	f7ff ffa6 	bl	1a0016c4 <uartTxReady>
1a001778:	2800      	cmp	r0, #0
1a00177a:	d0fa      	beq.n	1a001772 <uartWriteByte+0x6>
   // Send byte
   uartTxWrite( uart, value );
1a00177c:	4629      	mov	r1, r5
1a00177e:	4620      	mov	r0, r4
1a001780:	f7ff ffac 	bl	1a0016dc <uartTxWrite>
}
1a001784:	bd38      	pop	{r3, r4, r5, pc}

1a001786 <uartWriteString>:

// Blocking Send a string
void uartWriteString( uartMap_t uart, const char* str )
{
1a001786:	b538      	push	{r3, r4, r5, lr}
1a001788:	4605      	mov	r5, r0
1a00178a:	460c      	mov	r4, r1
   while( *str != 0 ) {
1a00178c:	7821      	ldrb	r1, [r4, #0]
1a00178e:	b121      	cbz	r1, 1a00179a <uartWriteString+0x14>
      uartWriteByte( uart, (uint8_t)*str );
1a001790:	4628      	mov	r0, r5
1a001792:	f7ff ffeb 	bl	1a00176c <uartWriteByte>
      str++;
1a001796:	3401      	adds	r4, #1
1a001798:	e7f8      	b.n	1a00178c <uartWriteString+0x6>
   }
}
1a00179a:	bd38      	pop	{r3, r4, r5, pc}

1a00179c <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a00179c:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a00179e:	4b04      	ldr	r3, [pc, #16]	; (1a0017b0 <USB0_IRQHandler+0x14>)
1a0017a0:	681b      	ldr	r3, [r3, #0]
1a0017a2:	681b      	ldr	r3, [r3, #0]
1a0017a4:	68db      	ldr	r3, [r3, #12]
1a0017a6:	4a03      	ldr	r2, [pc, #12]	; (1a0017b4 <USB0_IRQHandler+0x18>)
1a0017a8:	6810      	ldr	r0, [r2, #0]
1a0017aa:	4798      	blx	r3
}
1a0017ac:	bd08      	pop	{r3, pc}
1a0017ae:	bf00      	nop
1a0017b0:	1000006c 	.word	0x1000006c
1a0017b4:	10000064 	.word	0x10000064

1a0017b8 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a0017b8:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a0017ba:	f7ff fa19 	bl	1a000bf0 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a0017be:	4b1a      	ldr	r3, [pc, #104]	; (1a001828 <boardInit+0x70>)
1a0017c0:	6818      	ldr	r0, [r3, #0]
1a0017c2:	f7ff fdcf 	bl	1a001364 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a0017c6:	2001      	movs	r0, #1
1a0017c8:	2100      	movs	r1, #0
1a0017ca:	f7ff ff11 	bl	1a0015f0 <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a0017ce:	2105      	movs	r1, #5
1a0017d0:	2000      	movs	r0, #0
1a0017d2:	f7ff fdef 	bl	1a0013b4 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a0017d6:	2100      	movs	r1, #0
1a0017d8:	2024      	movs	r0, #36	; 0x24
1a0017da:	f7ff fdeb 	bl	1a0013b4 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a0017de:	2100      	movs	r1, #0
1a0017e0:	2025      	movs	r0, #37	; 0x25
1a0017e2:	f7ff fde7 	bl	1a0013b4 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a0017e6:	2100      	movs	r1, #0
1a0017e8:	2026      	movs	r0, #38	; 0x26
1a0017ea:	f7ff fde3 	bl	1a0013b4 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a0017ee:	2100      	movs	r1, #0
1a0017f0:	2027      	movs	r0, #39	; 0x27
1a0017f2:	f7ff fddf 	bl	1a0013b4 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a0017f6:	2101      	movs	r1, #1
1a0017f8:	2028      	movs	r0, #40	; 0x28
1a0017fa:	f7ff fddb 	bl	1a0013b4 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a0017fe:	2101      	movs	r1, #1
1a001800:	2029      	movs	r0, #41	; 0x29
1a001802:	f7ff fdd7 	bl	1a0013b4 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a001806:	2101      	movs	r1, #1
1a001808:	202a      	movs	r0, #42	; 0x2a
1a00180a:	f7ff fdd3 	bl	1a0013b4 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a00180e:	2101      	movs	r1, #1
1a001810:	202b      	movs	r0, #43	; 0x2b
1a001812:	f7ff fdcf 	bl	1a0013b4 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a001816:	2101      	movs	r1, #1
1a001818:	202c      	movs	r0, #44	; 0x2c
1a00181a:	f7ff fdcb 	bl	1a0013b4 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a00181e:	2101      	movs	r1, #1
1a001820:	202d      	movs	r0, #45	; 0x2d
1a001822:	f7ff fdc7 	bl	1a0013b4 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a001826:	bd08      	pop	{r3, pc}
1a001828:	10000068 	.word	0x10000068

1a00182c <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay( tick_t duration_ms )
{
1a00182c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001830:	4680      	mov	r8, r0
1a001832:	4689      	mov	r9, r1
   tick_t startTime = tickRead();
1a001834:	f7ff feca 	bl	1a0015cc <tickRead>
1a001838:	4606      	mov	r6, r0
1a00183a:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration_ms/tickRateMS );
1a00183c:	f7ff fec6 	bl	1a0015cc <tickRead>
1a001840:	1b84      	subs	r4, r0, r6
1a001842:	eb61 0507 	sbc.w	r5, r1, r7
1a001846:	4b06      	ldr	r3, [pc, #24]	; (1a001860 <delay+0x34>)
1a001848:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00184c:	4640      	mov	r0, r8
1a00184e:	4649      	mov	r1, r9
1a001850:	f000 f808 	bl	1a001864 <__aeabi_uldivmod>
1a001854:	428d      	cmp	r5, r1
1a001856:	bf08      	it	eq
1a001858:	4284      	cmpeq	r4, r0
1a00185a:	d3ef      	bcc.n	1a00183c <delay+0x10>
}
1a00185c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a001860:	10000040 	.word	0x10000040

1a001864 <__aeabi_uldivmod>:
1a001864:	b953      	cbnz	r3, 1a00187c <__aeabi_uldivmod+0x18>
1a001866:	b94a      	cbnz	r2, 1a00187c <__aeabi_uldivmod+0x18>
1a001868:	2900      	cmp	r1, #0
1a00186a:	bf08      	it	eq
1a00186c:	2800      	cmpeq	r0, #0
1a00186e:	bf1c      	itt	ne
1a001870:	f04f 31ff 	movne.w	r1, #4294967295
1a001874:	f04f 30ff 	movne.w	r0, #4294967295
1a001878:	f000 b974 	b.w	1a001b64 <__aeabi_idiv0>
1a00187c:	f1ad 0c08 	sub.w	ip, sp, #8
1a001880:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001884:	f000 f806 	bl	1a001894 <__udivmoddi4>
1a001888:	f8dd e004 	ldr.w	lr, [sp, #4]
1a00188c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001890:	b004      	add	sp, #16
1a001892:	4770      	bx	lr

1a001894 <__udivmoddi4>:
1a001894:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001898:	9e08      	ldr	r6, [sp, #32]
1a00189a:	4604      	mov	r4, r0
1a00189c:	4688      	mov	r8, r1
1a00189e:	2b00      	cmp	r3, #0
1a0018a0:	f040 8085 	bne.w	1a0019ae <__udivmoddi4+0x11a>
1a0018a4:	428a      	cmp	r2, r1
1a0018a6:	4615      	mov	r5, r2
1a0018a8:	d948      	bls.n	1a00193c <__udivmoddi4+0xa8>
1a0018aa:	fab2 f282 	clz	r2, r2
1a0018ae:	b14a      	cbz	r2, 1a0018c4 <__udivmoddi4+0x30>
1a0018b0:	f1c2 0720 	rsb	r7, r2, #32
1a0018b4:	fa01 f302 	lsl.w	r3, r1, r2
1a0018b8:	fa20 f707 	lsr.w	r7, r0, r7
1a0018bc:	4095      	lsls	r5, r2
1a0018be:	ea47 0803 	orr.w	r8, r7, r3
1a0018c2:	4094      	lsls	r4, r2
1a0018c4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0018c8:	0c23      	lsrs	r3, r4, #16
1a0018ca:	fbb8 f7fe 	udiv	r7, r8, lr
1a0018ce:	fa1f fc85 	uxth.w	ip, r5
1a0018d2:	fb0e 8817 	mls	r8, lr, r7, r8
1a0018d6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0018da:	fb07 f10c 	mul.w	r1, r7, ip
1a0018de:	4299      	cmp	r1, r3
1a0018e0:	d909      	bls.n	1a0018f6 <__udivmoddi4+0x62>
1a0018e2:	18eb      	adds	r3, r5, r3
1a0018e4:	f107 30ff 	add.w	r0, r7, #4294967295
1a0018e8:	f080 80e3 	bcs.w	1a001ab2 <__udivmoddi4+0x21e>
1a0018ec:	4299      	cmp	r1, r3
1a0018ee:	f240 80e0 	bls.w	1a001ab2 <__udivmoddi4+0x21e>
1a0018f2:	3f02      	subs	r7, #2
1a0018f4:	442b      	add	r3, r5
1a0018f6:	1a5b      	subs	r3, r3, r1
1a0018f8:	b2a4      	uxth	r4, r4
1a0018fa:	fbb3 f0fe 	udiv	r0, r3, lr
1a0018fe:	fb0e 3310 	mls	r3, lr, r0, r3
1a001902:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001906:	fb00 fc0c 	mul.w	ip, r0, ip
1a00190a:	45a4      	cmp	ip, r4
1a00190c:	d909      	bls.n	1a001922 <__udivmoddi4+0x8e>
1a00190e:	192c      	adds	r4, r5, r4
1a001910:	f100 33ff 	add.w	r3, r0, #4294967295
1a001914:	f080 80cb 	bcs.w	1a001aae <__udivmoddi4+0x21a>
1a001918:	45a4      	cmp	ip, r4
1a00191a:	f240 80c8 	bls.w	1a001aae <__udivmoddi4+0x21a>
1a00191e:	3802      	subs	r0, #2
1a001920:	442c      	add	r4, r5
1a001922:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001926:	eba4 040c 	sub.w	r4, r4, ip
1a00192a:	2700      	movs	r7, #0
1a00192c:	b11e      	cbz	r6, 1a001936 <__udivmoddi4+0xa2>
1a00192e:	40d4      	lsrs	r4, r2
1a001930:	2300      	movs	r3, #0
1a001932:	e9c6 4300 	strd	r4, r3, [r6]
1a001936:	4639      	mov	r1, r7
1a001938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00193c:	2a00      	cmp	r2, #0
1a00193e:	d053      	beq.n	1a0019e8 <__udivmoddi4+0x154>
1a001940:	fab2 f282 	clz	r2, r2
1a001944:	2a00      	cmp	r2, #0
1a001946:	f040 80b6 	bne.w	1a001ab6 <__udivmoddi4+0x222>
1a00194a:	1b49      	subs	r1, r1, r5
1a00194c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001950:	fa1f f885 	uxth.w	r8, r5
1a001954:	2701      	movs	r7, #1
1a001956:	fbb1 fcfe 	udiv	ip, r1, lr
1a00195a:	0c23      	lsrs	r3, r4, #16
1a00195c:	fb0e 111c 	mls	r1, lr, ip, r1
1a001960:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001964:	fb08 f10c 	mul.w	r1, r8, ip
1a001968:	4299      	cmp	r1, r3
1a00196a:	d907      	bls.n	1a00197c <__udivmoddi4+0xe8>
1a00196c:	18eb      	adds	r3, r5, r3
1a00196e:	f10c 30ff 	add.w	r0, ip, #4294967295
1a001972:	d202      	bcs.n	1a00197a <__udivmoddi4+0xe6>
1a001974:	4299      	cmp	r1, r3
1a001976:	f200 80ec 	bhi.w	1a001b52 <__udivmoddi4+0x2be>
1a00197a:	4684      	mov	ip, r0
1a00197c:	1a59      	subs	r1, r3, r1
1a00197e:	b2a3      	uxth	r3, r4
1a001980:	fbb1 f0fe 	udiv	r0, r1, lr
1a001984:	fb0e 1410 	mls	r4, lr, r0, r1
1a001988:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a00198c:	fb08 f800 	mul.w	r8, r8, r0
1a001990:	45a0      	cmp	r8, r4
1a001992:	d907      	bls.n	1a0019a4 <__udivmoddi4+0x110>
1a001994:	192c      	adds	r4, r5, r4
1a001996:	f100 33ff 	add.w	r3, r0, #4294967295
1a00199a:	d202      	bcs.n	1a0019a2 <__udivmoddi4+0x10e>
1a00199c:	45a0      	cmp	r8, r4
1a00199e:	f200 80dc 	bhi.w	1a001b5a <__udivmoddi4+0x2c6>
1a0019a2:	4618      	mov	r0, r3
1a0019a4:	eba4 0408 	sub.w	r4, r4, r8
1a0019a8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a0019ac:	e7be      	b.n	1a00192c <__udivmoddi4+0x98>
1a0019ae:	428b      	cmp	r3, r1
1a0019b0:	d908      	bls.n	1a0019c4 <__udivmoddi4+0x130>
1a0019b2:	2e00      	cmp	r6, #0
1a0019b4:	d078      	beq.n	1a001aa8 <__udivmoddi4+0x214>
1a0019b6:	2700      	movs	r7, #0
1a0019b8:	e9c6 0100 	strd	r0, r1, [r6]
1a0019bc:	4638      	mov	r0, r7
1a0019be:	4639      	mov	r1, r7
1a0019c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0019c4:	fab3 f783 	clz	r7, r3
1a0019c8:	b97f      	cbnz	r7, 1a0019ea <__udivmoddi4+0x156>
1a0019ca:	428b      	cmp	r3, r1
1a0019cc:	d302      	bcc.n	1a0019d4 <__udivmoddi4+0x140>
1a0019ce:	4282      	cmp	r2, r0
1a0019d0:	f200 80bd 	bhi.w	1a001b4e <__udivmoddi4+0x2ba>
1a0019d4:	1a84      	subs	r4, r0, r2
1a0019d6:	eb61 0303 	sbc.w	r3, r1, r3
1a0019da:	2001      	movs	r0, #1
1a0019dc:	4698      	mov	r8, r3
1a0019de:	2e00      	cmp	r6, #0
1a0019e0:	d0a9      	beq.n	1a001936 <__udivmoddi4+0xa2>
1a0019e2:	e9c6 4800 	strd	r4, r8, [r6]
1a0019e6:	e7a6      	b.n	1a001936 <__udivmoddi4+0xa2>
1a0019e8:	deff      	udf	#255	; 0xff
1a0019ea:	f1c7 0520 	rsb	r5, r7, #32
1a0019ee:	40bb      	lsls	r3, r7
1a0019f0:	fa22 fc05 	lsr.w	ip, r2, r5
1a0019f4:	ea4c 0c03 	orr.w	ip, ip, r3
1a0019f8:	fa01 f407 	lsl.w	r4, r1, r7
1a0019fc:	fa20 f805 	lsr.w	r8, r0, r5
1a001a00:	fa21 f305 	lsr.w	r3, r1, r5
1a001a04:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a001a08:	ea48 0404 	orr.w	r4, r8, r4
1a001a0c:	fbb3 f9fe 	udiv	r9, r3, lr
1a001a10:	0c21      	lsrs	r1, r4, #16
1a001a12:	fb0e 3319 	mls	r3, lr, r9, r3
1a001a16:	fa1f f88c 	uxth.w	r8, ip
1a001a1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a001a1e:	fb09 fa08 	mul.w	sl, r9, r8
1a001a22:	459a      	cmp	sl, r3
1a001a24:	fa02 f207 	lsl.w	r2, r2, r7
1a001a28:	fa00 f107 	lsl.w	r1, r0, r7
1a001a2c:	d90b      	bls.n	1a001a46 <__udivmoddi4+0x1b2>
1a001a2e:	eb1c 0303 	adds.w	r3, ip, r3
1a001a32:	f109 30ff 	add.w	r0, r9, #4294967295
1a001a36:	f080 8088 	bcs.w	1a001b4a <__udivmoddi4+0x2b6>
1a001a3a:	459a      	cmp	sl, r3
1a001a3c:	f240 8085 	bls.w	1a001b4a <__udivmoddi4+0x2b6>
1a001a40:	f1a9 0902 	sub.w	r9, r9, #2
1a001a44:	4463      	add	r3, ip
1a001a46:	eba3 030a 	sub.w	r3, r3, sl
1a001a4a:	b2a4      	uxth	r4, r4
1a001a4c:	fbb3 f0fe 	udiv	r0, r3, lr
1a001a50:	fb0e 3310 	mls	r3, lr, r0, r3
1a001a54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001a58:	fb00 f808 	mul.w	r8, r0, r8
1a001a5c:	45a0      	cmp	r8, r4
1a001a5e:	d908      	bls.n	1a001a72 <__udivmoddi4+0x1de>
1a001a60:	eb1c 0404 	adds.w	r4, ip, r4
1a001a64:	f100 33ff 	add.w	r3, r0, #4294967295
1a001a68:	d26b      	bcs.n	1a001b42 <__udivmoddi4+0x2ae>
1a001a6a:	45a0      	cmp	r8, r4
1a001a6c:	d969      	bls.n	1a001b42 <__udivmoddi4+0x2ae>
1a001a6e:	3802      	subs	r0, #2
1a001a70:	4464      	add	r4, ip
1a001a72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001a76:	eba4 0408 	sub.w	r4, r4, r8
1a001a7a:	fba0 8902 	umull	r8, r9, r0, r2
1a001a7e:	454c      	cmp	r4, r9
1a001a80:	46c6      	mov	lr, r8
1a001a82:	464b      	mov	r3, r9
1a001a84:	d354      	bcc.n	1a001b30 <__udivmoddi4+0x29c>
1a001a86:	d051      	beq.n	1a001b2c <__udivmoddi4+0x298>
1a001a88:	2e00      	cmp	r6, #0
1a001a8a:	d069      	beq.n	1a001b60 <__udivmoddi4+0x2cc>
1a001a8c:	ebb1 020e 	subs.w	r2, r1, lr
1a001a90:	eb64 0403 	sbc.w	r4, r4, r3
1a001a94:	fa04 f505 	lsl.w	r5, r4, r5
1a001a98:	fa22 f307 	lsr.w	r3, r2, r7
1a001a9c:	40fc      	lsrs	r4, r7
1a001a9e:	431d      	orrs	r5, r3
1a001aa0:	e9c6 5400 	strd	r5, r4, [r6]
1a001aa4:	2700      	movs	r7, #0
1a001aa6:	e746      	b.n	1a001936 <__udivmoddi4+0xa2>
1a001aa8:	4637      	mov	r7, r6
1a001aaa:	4630      	mov	r0, r6
1a001aac:	e743      	b.n	1a001936 <__udivmoddi4+0xa2>
1a001aae:	4618      	mov	r0, r3
1a001ab0:	e737      	b.n	1a001922 <__udivmoddi4+0x8e>
1a001ab2:	4607      	mov	r7, r0
1a001ab4:	e71f      	b.n	1a0018f6 <__udivmoddi4+0x62>
1a001ab6:	f1c2 0320 	rsb	r3, r2, #32
1a001aba:	fa20 f703 	lsr.w	r7, r0, r3
1a001abe:	4095      	lsls	r5, r2
1a001ac0:	fa01 f002 	lsl.w	r0, r1, r2
1a001ac4:	fa21 f303 	lsr.w	r3, r1, r3
1a001ac8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001acc:	4338      	orrs	r0, r7
1a001ace:	0c01      	lsrs	r1, r0, #16
1a001ad0:	fbb3 f7fe 	udiv	r7, r3, lr
1a001ad4:	fa1f f885 	uxth.w	r8, r5
1a001ad8:	fb0e 3317 	mls	r3, lr, r7, r3
1a001adc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001ae0:	fb07 f308 	mul.w	r3, r7, r8
1a001ae4:	428b      	cmp	r3, r1
1a001ae6:	fa04 f402 	lsl.w	r4, r4, r2
1a001aea:	d907      	bls.n	1a001afc <__udivmoddi4+0x268>
1a001aec:	1869      	adds	r1, r5, r1
1a001aee:	f107 3cff 	add.w	ip, r7, #4294967295
1a001af2:	d228      	bcs.n	1a001b46 <__udivmoddi4+0x2b2>
1a001af4:	428b      	cmp	r3, r1
1a001af6:	d926      	bls.n	1a001b46 <__udivmoddi4+0x2b2>
1a001af8:	3f02      	subs	r7, #2
1a001afa:	4429      	add	r1, r5
1a001afc:	1acb      	subs	r3, r1, r3
1a001afe:	b281      	uxth	r1, r0
1a001b00:	fbb3 f0fe 	udiv	r0, r3, lr
1a001b04:	fb0e 3310 	mls	r3, lr, r0, r3
1a001b08:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001b0c:	fb00 f308 	mul.w	r3, r0, r8
1a001b10:	428b      	cmp	r3, r1
1a001b12:	d907      	bls.n	1a001b24 <__udivmoddi4+0x290>
1a001b14:	1869      	adds	r1, r5, r1
1a001b16:	f100 3cff 	add.w	ip, r0, #4294967295
1a001b1a:	d210      	bcs.n	1a001b3e <__udivmoddi4+0x2aa>
1a001b1c:	428b      	cmp	r3, r1
1a001b1e:	d90e      	bls.n	1a001b3e <__udivmoddi4+0x2aa>
1a001b20:	3802      	subs	r0, #2
1a001b22:	4429      	add	r1, r5
1a001b24:	1ac9      	subs	r1, r1, r3
1a001b26:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001b2a:	e714      	b.n	1a001956 <__udivmoddi4+0xc2>
1a001b2c:	4541      	cmp	r1, r8
1a001b2e:	d2ab      	bcs.n	1a001a88 <__udivmoddi4+0x1f4>
1a001b30:	ebb8 0e02 	subs.w	lr, r8, r2
1a001b34:	eb69 020c 	sbc.w	r2, r9, ip
1a001b38:	3801      	subs	r0, #1
1a001b3a:	4613      	mov	r3, r2
1a001b3c:	e7a4      	b.n	1a001a88 <__udivmoddi4+0x1f4>
1a001b3e:	4660      	mov	r0, ip
1a001b40:	e7f0      	b.n	1a001b24 <__udivmoddi4+0x290>
1a001b42:	4618      	mov	r0, r3
1a001b44:	e795      	b.n	1a001a72 <__udivmoddi4+0x1de>
1a001b46:	4667      	mov	r7, ip
1a001b48:	e7d8      	b.n	1a001afc <__udivmoddi4+0x268>
1a001b4a:	4681      	mov	r9, r0
1a001b4c:	e77b      	b.n	1a001a46 <__udivmoddi4+0x1b2>
1a001b4e:	4638      	mov	r0, r7
1a001b50:	e745      	b.n	1a0019de <__udivmoddi4+0x14a>
1a001b52:	f1ac 0c02 	sub.w	ip, ip, #2
1a001b56:	442b      	add	r3, r5
1a001b58:	e710      	b.n	1a00197c <__udivmoddi4+0xe8>
1a001b5a:	3802      	subs	r0, #2
1a001b5c:	442c      	add	r4, r5
1a001b5e:	e721      	b.n	1a0019a4 <__udivmoddi4+0x110>
1a001b60:	4637      	mov	r7, r6
1a001b62:	e6e8      	b.n	1a001936 <__udivmoddi4+0xa2>

1a001b64 <__aeabi_idiv0>:
1a001b64:	4770      	bx	lr
1a001b66:	bf00      	nop

1a001b68 <__libc_init_array>:
1a001b68:	b570      	push	{r4, r5, r6, lr}
1a001b6a:	4e0d      	ldr	r6, [pc, #52]	; (1a001ba0 <__libc_init_array+0x38>)
1a001b6c:	4d0d      	ldr	r5, [pc, #52]	; (1a001ba4 <__libc_init_array+0x3c>)
1a001b6e:	1b76      	subs	r6, r6, r5
1a001b70:	10b6      	asrs	r6, r6, #2
1a001b72:	d006      	beq.n	1a001b82 <__libc_init_array+0x1a>
1a001b74:	2400      	movs	r4, #0
1a001b76:	3401      	adds	r4, #1
1a001b78:	f855 3b04 	ldr.w	r3, [r5], #4
1a001b7c:	4798      	blx	r3
1a001b7e:	42a6      	cmp	r6, r4
1a001b80:	d1f9      	bne.n	1a001b76 <__libc_init_array+0xe>
1a001b82:	4e09      	ldr	r6, [pc, #36]	; (1a001ba8 <__libc_init_array+0x40>)
1a001b84:	4d09      	ldr	r5, [pc, #36]	; (1a001bac <__libc_init_array+0x44>)
1a001b86:	1b76      	subs	r6, r6, r5
1a001b88:	f7fe fcab 	bl	1a0004e2 <_init>
1a001b8c:	10b6      	asrs	r6, r6, #2
1a001b8e:	d006      	beq.n	1a001b9e <__libc_init_array+0x36>
1a001b90:	2400      	movs	r4, #0
1a001b92:	3401      	adds	r4, #1
1a001b94:	f855 3b04 	ldr.w	r3, [r5], #4
1a001b98:	4798      	blx	r3
1a001b9a:	42a6      	cmp	r6, r4
1a001b9c:	d1f9      	bne.n	1a001b92 <__libc_init_array+0x2a>
1a001b9e:	bd70      	pop	{r4, r5, r6, pc}
1a001ba0:	1a001f88 	.word	0x1a001f88
1a001ba4:	1a001f88 	.word	0x1a001f88
1a001ba8:	1a001f8c 	.word	0x1a001f8c
1a001bac:	1a001f88 	.word	0x1a001f88

1a001bb0 <memset>:
1a001bb0:	b4f0      	push	{r4, r5, r6, r7}
1a001bb2:	0786      	lsls	r6, r0, #30
1a001bb4:	d046      	beq.n	1a001c44 <memset+0x94>
1a001bb6:	1e54      	subs	r4, r2, #1
1a001bb8:	2a00      	cmp	r2, #0
1a001bba:	d03c      	beq.n	1a001c36 <memset+0x86>
1a001bbc:	b2ca      	uxtb	r2, r1
1a001bbe:	4603      	mov	r3, r0
1a001bc0:	e002      	b.n	1a001bc8 <memset+0x18>
1a001bc2:	f114 34ff 	adds.w	r4, r4, #4294967295
1a001bc6:	d336      	bcc.n	1a001c36 <memset+0x86>
1a001bc8:	f803 2b01 	strb.w	r2, [r3], #1
1a001bcc:	079d      	lsls	r5, r3, #30
1a001bce:	d1f8      	bne.n	1a001bc2 <memset+0x12>
1a001bd0:	2c03      	cmp	r4, #3
1a001bd2:	d929      	bls.n	1a001c28 <memset+0x78>
1a001bd4:	b2cd      	uxtb	r5, r1
1a001bd6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
1a001bda:	2c0f      	cmp	r4, #15
1a001bdc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
1a001be0:	d933      	bls.n	1a001c4a <memset+0x9a>
1a001be2:	f1a4 0610 	sub.w	r6, r4, #16
1a001be6:	0936      	lsrs	r6, r6, #4
1a001be8:	f103 0720 	add.w	r7, r3, #32
1a001bec:	eb07 1706 	add.w	r7, r7, r6, lsl #4
1a001bf0:	f103 0210 	add.w	r2, r3, #16
1a001bf4:	e942 5504 	strd	r5, r5, [r2, #-16]
1a001bf8:	e942 5502 	strd	r5, r5, [r2, #-8]
1a001bfc:	3210      	adds	r2, #16
1a001bfe:	42ba      	cmp	r2, r7
1a001c00:	d1f8      	bne.n	1a001bf4 <memset+0x44>
1a001c02:	1c72      	adds	r2, r6, #1
1a001c04:	f014 0f0c 	tst.w	r4, #12
1a001c08:	eb03 1202 	add.w	r2, r3, r2, lsl #4
1a001c0c:	f004 060f 	and.w	r6, r4, #15
1a001c10:	d013      	beq.n	1a001c3a <memset+0x8a>
1a001c12:	1f33      	subs	r3, r6, #4
1a001c14:	f023 0303 	bic.w	r3, r3, #3
1a001c18:	3304      	adds	r3, #4
1a001c1a:	4413      	add	r3, r2
1a001c1c:	f842 5b04 	str.w	r5, [r2], #4
1a001c20:	4293      	cmp	r3, r2
1a001c22:	d1fb      	bne.n	1a001c1c <memset+0x6c>
1a001c24:	f006 0403 	and.w	r4, r6, #3
1a001c28:	b12c      	cbz	r4, 1a001c36 <memset+0x86>
1a001c2a:	b2c9      	uxtb	r1, r1
1a001c2c:	441c      	add	r4, r3
1a001c2e:	f803 1b01 	strb.w	r1, [r3], #1
1a001c32:	429c      	cmp	r4, r3
1a001c34:	d1fb      	bne.n	1a001c2e <memset+0x7e>
1a001c36:	bcf0      	pop	{r4, r5, r6, r7}
1a001c38:	4770      	bx	lr
1a001c3a:	4634      	mov	r4, r6
1a001c3c:	4613      	mov	r3, r2
1a001c3e:	2c00      	cmp	r4, #0
1a001c40:	d1f3      	bne.n	1a001c2a <memset+0x7a>
1a001c42:	e7f8      	b.n	1a001c36 <memset+0x86>
1a001c44:	4614      	mov	r4, r2
1a001c46:	4603      	mov	r3, r0
1a001c48:	e7c2      	b.n	1a001bd0 <memset+0x20>
1a001c4a:	461a      	mov	r2, r3
1a001c4c:	4626      	mov	r6, r4
1a001c4e:	e7e0      	b.n	1a001c12 <memset+0x62>
1a001c50:	7778797a 	.word	0x7778797a
1a001c54:	73747576 	.word	0x73747576
1a001c58:	6f707172 	.word	0x6f707172
1a001c5c:	6b6c6d6e 	.word	0x6b6c6d6e
1a001c60:	6768696a 	.word	0x6768696a
1a001c64:	63646566 	.word	0x63646566
1a001c68:	38396162 	.word	0x38396162
1a001c6c:	34353637 	.word	0x34353637
1a001c70:	30313233 	.word	0x30313233
1a001c74:	34333231 	.word	0x34333231
1a001c78:	38373635 	.word	0x38373635
1a001c7c:	63626139 	.word	0x63626139
1a001c80:	67666564 	.word	0x67666564
1a001c84:	6b6a6968 	.word	0x6b6a6968
1a001c88:	6f6e6d6c 	.word	0x6f6e6d6c
1a001c8c:	73727170 	.word	0x73727170
1a001c90:	77767574 	.word	0x77767574
1a001c94:	007a7978 	.word	0x007a7978
1a001c98:	706d6554 	.word	0x706d6554
1a001c9c:	74617265 	.word	0x74617265
1a001ca0:	20617275 	.word	0x20617275
1a001ca4:	75746361 	.word	0x75746361
1a001ca8:	203a6c61 	.word	0x203a6c61
1a001cac:	00000000 	.word	0x00000000
1a001cb0:	72676e49 	.word	0x72676e49
1a001cb4:	20657365 	.word	0x20657365
1a001cb8:	6c637562 	.word	0x6c637562
1a001cbc:	00002065 	.word	0x00002065
1a001cc0:	65736150 	.word	0x65736150
1a001cc4:	49504720 	.word	0x49504720
1a001cc8:	3d20304f 	.word	0x3d20304f
1a001ccc:	00203020 	.word	0x00203020
1a001cd0:	2043bac2 	.word	0x2043bac2
1a001cd4:	20202020 	.word	0x20202020
1a001cd8:	20202020 	.word	0x20202020
1a001cdc:	000d2020 	.word	0x000d2020

1a001ce0 <InitClkStates>:
1a001ce0:	01010f01                                ....

1a001ce4 <pinmuxing>:
1a001ce4:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a001cf4:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a001d04:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a001d14:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a001d24:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a001d34:	00d50301 00d50401 00160107 00560207     ..............V.
1a001d44:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a001d54:	00570206                                ..W.

1a001d58 <ExtRateIn>:
1a001d58:	00000000                                ....

1a001d5c <GpioButtons>:
1a001d5c:	08000400 09010900                       ........

1a001d64 <GpioLeds>:
1a001d64:	01050005 0e000205 0c010b01              ............

1a001d70 <GpioPorts>:
1a001d70:	03030003 0f050403 05031005 07030603     ................
1a001d80:	ffff0802                                ....

1a001d84 <OscRateIn>:
1a001d84:	00b71b00                                ....

1a001d88 <InitClkStates>:
1a001d88:	00010100 00010909 0001090a 01010701     ................
1a001d98:	00010902 00010906 0101090c 0001090d     ................
1a001da8:	0001090e 0001090f 00010910 00010911     ................
1a001db8:	00010912 00010913 00011114 00011119     ................
1a001dc8:	0001111a 0001111b 08040201 0f0f0f03     ................
1a001dd8:	000000ff                                ....

1a001ddc <periph_to_base>:
1a001ddc:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a001dec:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a001dfc:	000100e0 01000100 01200003 00060120     .......... . ...
1a001e0c:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a001e1c:	01820013 00120182 01a201a2 01c20011     ................
1a001e2c:	001001c2 01e201e2 0202000f 000e0202     ................
1a001e3c:	02220222 0223000d 001c0223              "."...#.#...

1a001e48 <UART_BClock>:
1a001e48:	01a201c2 01620182                       ......b.

1a001e50 <UART_PClock>:
1a001e50:	00820081 00a200a1                       ........

1a001e58 <gpioPinsInit>:
1a001e58:	02000104 00050701 05010d03 04080100     ................
1a001e68:	02020002 02000304 00000403 04070002     ................
1a001e78:	030c0300 09050402 05040103 04030208     ................
1a001e88:	04020305 06040504 0802000c 03000b06     ................
1a001e98:	00090607 07060503 060f0504 03030004     ................
1a001ea8:	02000404 00050404 06040502 04060200     ................
1a001eb8:	0c050408 05040a04 0003010e 14010a00     ................
1a001ec8:	010f0000 0d000012 00001101 0010010c     ................
1a001ed8:	07070300 000f0300 01000001 00000000     ................
1a001ee8:	000a0600 08060603 06100504 04030005     ................
1a001ef8:	03000106 04090400 04010d05 010b0000     ................
1a001f08:	0200000f 00000001 00010104 02010800     ................
1a001f18:	01090000 09010006 05040002 04010200     ................
1a001f28:	02020105 02020504 0e00000a 01000b02     ................
1a001f38:	000c020b ffff0c01                       ........

1a001f40 <lpcUarts>:
1a001f40:	40081000 06020406 00180205 40081000     ...@...........@
1a001f50:	09070509 00180706 40082000 00000000     ......... .@....
1a001f60:	00190000 400c1000 07060107 001a0602     .......@........
1a001f70:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a001f80:	02020302 001b0204                       ........
