<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="1" Lut="1" T_Register="2997(1)" T_Alu="465(0)" T_Lut="3390(1)" T_MULTADDALU18X18="6(0)" T_Bsram="3(0)">
 <SubModule name="pll_inst"/>
 <SubModule name="npu_inst" Register="54" Lut="42" T_Register="2996(54)" T_Alu="465(0)" T_Lut="3389(42)" T_MULTADDALU18X18="6(0)" T_Bsram="3(0)">
  <SubModule name="spi_inst" Register="106" Alu="8" Lut="19" T_Register="106(106)" T_Alu="8(8)" T_Lut="19(19)"/>
  <SubModule name="sram_A_inst" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="sram_B_inst" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="sram_C_inst" Bsram="1" T_Bsram="1(1)"/>
  <SubModule name="tp_inst" Register="1952" Alu="65" Lut="839" T_Register="2836(1952)" T_Alu="457(65)" T_Lut="3328(839)" T_MULTADDALU18X18="6(0)">
   <SubModule name="gen_dsp[0].dsp_inst" MULTADDALU18X18="1" T_MULTADDALU18X18="1(1)"/>
   <SubModule name="gen_dsp[1].dsp_inst" MULTADDALU18X18="1" T_MULTADDALU18X18="1(1)"/>
   <SubModule name="gen_dsp[2].dsp_inst" MULTADDALU18X18="1" T_MULTADDALU18X18="1(1)"/>
   <SubModule name="gen_dsp[3].dsp_inst" MULTADDALU18X18="1" T_MULTADDALU18X18="1(1)"/>
   <SubModule name="gen_dsp[4].dsp_inst" MULTADDALU18X18="1" T_MULTADDALU18X18="1(1)"/>
   <SubModule name="mul_inst" Register="217" Alu="128" Lut="664" T_Register="217(217)" T_Alu="128(128)" T_Lut="664(664)"/>
   <SubModule name="add_inst" Register="136" Alu="128" Lut="160" T_Register="136(136)" T_Alu="128(128)" T_Lut="160(160)"/>
   <SubModule name="sub_inst" Register="136" Alu="128" Lut="161" T_Register="136(136)" T_Alu="128(128)" T_Lut="161(161)"/>
   <SubModule name="conv_inst" Register="356" Alu="8" Lut="1262" T_Register="356(356)" T_Alu="8(8)" T_Lut="1262(1262)"/>
   <SubModule name="dot_inst" Register="39" Lut="242" MULTADDALU18X18="1" T_Register="39(39)" T_Lut="242(242)" T_MULTADDALU18X18="1(1)"/>
  </SubModule>
 </SubModule>
</Module>
