From 043e19978e151d0df2c3f4b935b99f2586d8d018 Mon Sep 17 00:00:00 2001
From: Nell <xianbin.zhu@spacemit.com>
Date: Tue, 7 Jan 2025 10:57:52 +0800
Subject: [PATCH 1424/1448] k1:i2c:modify all of the pinctrl drive capability
 of i2c

Change-Id: I9db585a6da083e8250cb25869806c8bbce9bb968
---
 .../riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi | 72 +++++++++----------
 1 file changed, 36 insertions(+), 36 deletions(-)

diff --git a/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi b/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi
index 9e59aed0f7d5..be3b75a3a6a9 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi
+++ b/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi
@@ -228,8 +228,8 @@ K1X_PADCONF(PRI_TDO, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart9_rx
 
 	pinctrl_i2c0: i2c0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_54, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c0_scl */
-			K1X_PADCONF(GPIO_55, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c0_sda */
+			K1X_PADCONF(GPIO_54, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c0_scl */
+			K1X_PADCONF(GPIO_55, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c0_sda */
 		>;
 	};
 
@@ -244,120 +244,120 @@ K1X_PADCONF(GPIO_52,   MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))  /* r_uart
 
 	pinctrl_i2c1: i2c1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_56, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c1_scl */
-			K1X_PADCONF(GPIO_57, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c1_sda */
+			K1X_PADCONF(GPIO_56, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c1_scl */
+			K1X_PADCONF(GPIO_57, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c1_sda */
 		>;
 	};
 
 	pinctrl_i2c2_0: i2c2_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_84, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_scl */
-			K1X_PADCONF(GPIO_85, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_sda */
+			K1X_PADCONF(GPIO_84, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c2_scl */
+			K1X_PADCONF(GPIO_85, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c2_sda */
 		>;
 	};
 
 	pinctrl_i2c2_1: i2c2_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(PRI_TDI, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_scl */
-			K1X_PADCONF(PRI_TMS, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_sda */
+			K1X_PADCONF(PRI_TDI, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c2_scl */
+			K1X_PADCONF(PRI_TMS, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c2_sda */
 		>;
 	};
 
 	pinctrl_i2c2_2: i2c2_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_68, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_scl */
-			K1X_PADCONF(GPIO_69, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c2_sda */
+			K1X_PADCONF(GPIO_68, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c2_scl */
+			K1X_PADCONF(GPIO_69, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c2_sda */
 		>;
 	};
 
 	pinctrl_i2c3_0: i2c3_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_38, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_scl */
-			K1X_PADCONF(GPIO_39, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_sda */
+			K1X_PADCONF(GPIO_38, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c3_scl */
+			K1X_PADCONF(GPIO_39, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c3_sda */
 		>;
 	};
 
 	pinctrl_i2c3_1: i2c3_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_47, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_scl */
-			K1X_PADCONF(GPIO_48, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_sda */
+			K1X_PADCONF(GPIO_47, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c3_scl */
+			K1X_PADCONF(GPIO_48, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c3_sda */
 		>;
 	};
 
 	pinctrl_i2c3_2: i2c3_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_77, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_scl */
-			K1X_PADCONF(GPIO_78, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c3_sda */
+			K1X_PADCONF(GPIO_77, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c3_scl */
+			K1X_PADCONF(GPIO_78, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c3_sda */
 		>;
 	};
 
 	pinctrl_i2c4_0: i2c4_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_40, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c4_scl */
-			K1X_PADCONF(GPIO_41, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c4_sda */
+			K1X_PADCONF(GPIO_40, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c4_scl */
+			K1X_PADCONF(GPIO_41, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c4_sda */
 		>;
 	};
 
 	pinctrl_i2c4_1: i2c4_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_75, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS0))	/* i2c4_scl */
-			K1X_PADCONF(GPIO_76, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS0))	/* i2c4_sda */
+			K1X_PADCONF(GPIO_75, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS2))	/* i2c4_scl */
+			K1X_PADCONF(GPIO_76, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS2))	/* i2c4_sda */
 		>;
 	};
 
 	pinctrl_i2c4_2: i2c4_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_51, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS0))	/* i2c4_scl */
-			K1X_PADCONF(GPIO_52, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS0))	/* i2c4_sda */
+			K1X_PADCONF(GPIO_51, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS2))	/* i2c4_scl */
+			K1X_PADCONF(GPIO_52, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS2))	/* i2c4_sda */
 		>;
 	};
 
 	pinctrl_i2c5_0: i2c5_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_81, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c5_scl */
-			K1X_PADCONF(GPIO_82, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c5_sda */
+			K1X_PADCONF(GPIO_81, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c5_scl */
+			K1X_PADCONF(GPIO_82, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c5_sda */
 		>;
 	};
 
 	pinctrl_i2c5_1: i2c5_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_54, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c5_scl */
-			K1X_PADCONF(GPIO_55, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c5_sda */
+			K1X_PADCONF(GPIO_54, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c5_scl */
+			K1X_PADCONF(GPIO_55, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c5_sda */
 		>;
 	};
 
 	pinctrl_i2c6_0: i2c6_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_83, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_scl */
-			K1X_PADCONF(GPIO_90, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_sda */
+			K1X_PADCONF(GPIO_83, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c6_scl */
+			K1X_PADCONF(GPIO_90, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c6_sda */
 		>;
 	};
 
 	pinctrl_i2c6_1: i2c6_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_118, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_scl */
-			K1X_PADCONF(GPIO_119, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_sda */
+			K1X_PADCONF(GPIO_118, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c6_scl */
+			K1X_PADCONF(GPIO_119, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c6_sda */
 		>;
 	};
 
 	pinctrl_i2c6_2: i2c6_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_56, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_scl */
-			K1X_PADCONF(GPIO_57, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_sda */
+			K1X_PADCONF(GPIO_56, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c6_scl */
+			K1X_PADCONF(GPIO_57, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c6_sda */
 		>;
 	};
 
 	pinctrl_i2c7: i2c7_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_118, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_scl */
-			K1X_PADCONF(GPIO_119, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_sda */
+			K1X_PADCONF(GPIO_118, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c6_scl */
+			K1X_PADCONF(GPIO_119, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* i2c6_sda */
 		>;
 	};
 
 	pinctrl_i2c8: i2c8_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(PWR_SCL, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* pwr_scl */
-			K1X_PADCONF(PWR_SDA, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* pwr_sda */
+			K1X_PADCONF(PWR_SCL, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwr_scl */
+			K1X_PADCONF(PWR_SDA, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwr_sda */
 		>;
 	};
 
-- 
2.47.0

