[verilog]
include_paths = ["TOP/.*"]