EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:ATSAMD21G18A-AU
LIBS:ATSAMx21-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 4 4
Title "Debugger Connections"
Date "2018-02-05"
Rev "A.0"
Comp "Isaac Rose"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text GLabel 4200 1900 2    60   Input ~ 0
RESET
Text GLabel 4200 1450 2    60   Input ~ 0
VDD
Text GLabel 4200 1600 2    60   Input ~ 0
SWDIO
Text GLabel 4200 1750 2    60   Input ~ 0
SWDCLK
$Comp
L GND #PWR?
U 1 1 5A78E736
P 4100 2000
F 0 "#PWR?" H 4100 1750 50  0001 C CNN
F 1 "GND" H 4100 1850 50  0000 C CNN
F 2 "" H 4100 2000 50  0001 C CNN
F 3 "" H 4100 2000 50  0001 C CNN
	1    4100 2000
	1    0    0    -1  
$EndComp
$Comp
L CONN_01X05 J?
U 1 1 5A78E814
P 3900 1650
F 0 "J?" H 3900 1950 50  0000 C CNN
F 1 "JTAG" V 4000 1650 50  0000 C CNN
F 2 "" H 3900 1650 50  0001 C CNN
F 3 "" H 3900 1650 50  0001 C CNN
	1    3900 1650
	-1   0    0    -1  
$EndComp
Wire Wire Line
	4100 1450 4200 1450
Wire Wire Line
	4200 1600 4200 1550
Wire Wire Line
	4200 1550 4100 1550
Wire Wire Line
	4100 1650 4200 1650
Wire Wire Line
	4200 1650 4200 1750
Wire Wire Line
	4100 1750 4150 1750
Wire Wire Line
	4150 1750 4150 1900
Wire Wire Line
	4150 1900 4200 1900
Wire Wire Line
	4100 1850 4100 2000
$EndSCHEMATC
