INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BancoInterfaz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BancoInterfaz8088
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/BancodeRegistrosSegmento.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BancodeRegistrosSegmento
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufINOUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BufINOUT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/BufferTri8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BufferTri8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/GenDir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GenDir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor4a1de16bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexor4a1de16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Multiplexor6a1de16bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexor6a1de16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/Registro16bitsEna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registro16bitsEna
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Registro8BitsEna.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registro8bitsEna
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroCS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistroCS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistroDS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistroES
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/RegistroIP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistroIP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/RegistroSS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegistroSS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/Sumadorde16bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumador16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/imports/BancoInterfaz/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sources_1/new/BusControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BusControl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.srcs/sim_1/new/bancointerfaz8088_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BancoInterfaz8088_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alfaquillo/Documentos/GitHub/Proyecto-verificacion-funcional/Interfaz_de_memoria/Interfaz_de_memoria.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
