set SynModuleInfo {
  {SRCNAME fir MODELNAME fir RTLNAME fir IS_TOP 1
    SUBMODULES {
      {MODELNAME fir_mac_muladd_17s_15s_31s_32_4_1 RTLNAME fir_mac_muladd_17s_15s_31s_32_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME fir_mac_muladd_17s_14ns_32s_33_4_1 RTLNAME fir_mac_muladd_17s_14ns_32s_33_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME fir_mac_muladd_17s_14s_33s_33_4_1 RTLNAME fir_mac_muladd_17s_14s_33s_33_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME fir_mac_muladd_17s_11ns_33s_33_4_1 RTLNAME fir_mac_muladd_17s_11ns_33s_33_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME fir_mac_muladd_17s_14ns_33s_33_4_1 RTLNAME fir_mac_muladd_17s_14ns_33s_33_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME fir_mac_muladd_17s_15s_33s_33_4_1 RTLNAME fir_mac_muladd_17s_15s_33s_33_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME fir_mac_muladd_17s_13ns_33s_33_4_1 RTLNAME fir_mac_muladd_17s_13ns_33s_33_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME fir_mac_muladd_17s_12ns_33s_33_4_1 RTLNAME fir_mac_muladd_17s_12ns_33s_33_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME fir_mac_muladd_17s_13s_33s_33_4_1 RTLNAME fir_mac_muladd_17s_13s_33s_33_4_1 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
      {MODELNAME fir_control_s_axi RTLNAME fir_control_s_axi BINDTYPE interface TYPE interface_s_axilite}
      {MODELNAME fir_regslice_both RTLNAME fir_regslice_both BINDTYPE interface TYPE adapter IMPL reg_slice}
      {MODELNAME fir_flow_control_loop_delay_pipe RTLNAME fir_flow_control_loop_delay_pipe BINDTYPE interface TYPE internal_upc_flow_control INSTNAME fir_flow_control_loop_delay_pipe_U}
    }
  }
}
