{
  "module_name": "sun9i-a80-ccu.h",
  "hash_id": "388a3174a1a8df0c9dccd01985ee4695f639d9c96b1ed5284b2cb354aea01906",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sun9i-a80-ccu.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_CLOCK_SUN9I_A80_CCU_H_\n#define _DT_BINDINGS_CLOCK_SUN9I_A80_CCU_H_\n\n#define CLK_PLL_AUDIO\t\t2\n#define CLK_PLL_PERIPH0\t\t3\n\n#define CLK_C0CPUX\t\t12\n#define CLK_C1CPUX\t\t13\n\n#define CLK_OUT_A\t\t27\n#define CLK_OUT_B\t\t28\n\n#define CLK_NAND0_0\t\t29\n#define CLK_NAND0_1\t\t30\n#define CLK_NAND1_0\t\t31\n#define CLK_NAND1_1\t\t32\n#define CLK_MMC0\t\t33\n#define CLK_MMC0_SAMPLE\t\t34\n#define CLK_MMC0_OUTPUT\t\t35\n#define CLK_MMC1\t\t36\n#define CLK_MMC1_SAMPLE\t\t37\n#define CLK_MMC1_OUTPUT\t\t38\n#define CLK_MMC2\t\t39\n#define CLK_MMC2_SAMPLE\t\t40\n#define CLK_MMC2_OUTPUT\t\t41\n#define CLK_MMC3\t\t42\n#define CLK_MMC3_SAMPLE\t\t43\n#define CLK_MMC3_OUTPUT\t\t44\n#define CLK_TS\t\t\t45\n#define CLK_SS\t\t\t46\n#define CLK_SPI0\t\t47\n#define CLK_SPI1\t\t48\n#define CLK_SPI2\t\t49\n#define CLK_SPI3\t\t50\n#define CLK_I2S0\t\t51\n#define CLK_I2S1\t\t52\n#define CLK_SPDIF\t\t53\n#define CLK_SDRAM\t\t54\n#define CLK_DE\t\t\t55\n#define CLK_EDP\t\t\t56\n#define CLK_MP\t\t\t57\n#define CLK_LCD0\t\t58\n#define CLK_LCD1\t\t59\n#define CLK_MIPI_DSI0\t\t60\n#define CLK_MIPI_DSI1\t\t61\n#define CLK_HDMI\t\t62\n#define CLK_HDMI_SLOW\t\t63\n#define CLK_MIPI_CSI\t\t64\n#define CLK_CSI_ISP\t\t65\n#define CLK_CSI_MISC\t\t66\n#define CLK_CSI0_MCLK\t\t67\n#define CLK_CSI1_MCLK\t\t68\n#define CLK_FD\t\t\t69\n#define CLK_VE\t\t\t70\n#define CLK_AVS\t\t\t71\n#define CLK_GPU_CORE\t\t72\n#define CLK_GPU_MEMORY\t\t73\n#define CLK_GPU_AXI\t\t74\n#define CLK_SATA\t\t75\n#define CLK_AC97\t\t76\n#define CLK_MIPI_HSI\t\t77\n#define CLK_GPADC\t\t78\n#define CLK_CIR_TX\t\t79\n\n#define CLK_BUS_FD\t\t80\n#define CLK_BUS_VE\t\t81\n#define CLK_BUS_GPU_CTRL\t82\n#define CLK_BUS_SS\t\t83\n#define CLK_BUS_MMC\t\t84\n#define CLK_BUS_NAND0\t\t85\n#define CLK_BUS_NAND1\t\t86\n#define CLK_BUS_SDRAM\t\t87\n#define CLK_BUS_MIPI_HSI\t88\n#define CLK_BUS_SATA\t\t89\n#define CLK_BUS_TS\t\t90\n#define CLK_BUS_SPI0\t\t91\n#define CLK_BUS_SPI1\t\t92\n#define CLK_BUS_SPI2\t\t93\n#define CLK_BUS_SPI3\t\t94\n\n#define CLK_BUS_OTG\t\t95\n#define CLK_BUS_USB\t\t96\n#define CLK_BUS_GMAC\t\t97\n#define CLK_BUS_MSGBOX\t\t98\n#define CLK_BUS_SPINLOCK\t99\n#define CLK_BUS_HSTIMER\t\t100\n#define CLK_BUS_DMA\t\t101\n\n#define CLK_BUS_LCD0\t\t102\n#define CLK_BUS_LCD1\t\t103\n#define CLK_BUS_EDP\t\t104\n#define CLK_BUS_CSI\t\t105\n#define CLK_BUS_HDMI\t\t106\n#define CLK_BUS_DE\t\t107\n#define CLK_BUS_MP\t\t108\n#define CLK_BUS_MIPI_DSI\t109\n\n#define CLK_BUS_SPDIF\t\t110\n#define CLK_BUS_PIO\t\t111\n#define CLK_BUS_AC97\t\t112\n#define CLK_BUS_I2S0\t\t113\n#define CLK_BUS_I2S1\t\t114\n#define CLK_BUS_LRADC\t\t115\n#define CLK_BUS_GPADC\t\t116\n#define CLK_BUS_TWD\t\t117\n#define CLK_BUS_CIR_TX\t\t118\n\n#define CLK_BUS_I2C0\t\t119\n#define CLK_BUS_I2C1\t\t120\n#define CLK_BUS_I2C2\t\t121\n#define CLK_BUS_I2C3\t\t122\n#define CLK_BUS_I2C4\t\t123\n#define CLK_BUS_UART0\t\t124\n#define CLK_BUS_UART1\t\t125\n#define CLK_BUS_UART2\t\t126\n#define CLK_BUS_UART3\t\t127\n#define CLK_BUS_UART4\t\t128\n#define CLK_BUS_UART5\t\t129\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}