Vivado Simulator 2019.2
Time resolution is 1 ps
ERROR: Index 5 out of bound 0 to 4
Time: 85 ns  Iteration: 1  Process: /FIFO_Buffer_TB/FIFO1/line__28
  File: C:/Users/Francis/Google Drive/UNCC/Spring 2020/ECGR 4146 - VHDL/project_UART/project_UART.srcs/sources_1/new/fifo_buffer.vhd

HDL Line: C:/Users/Francis/Google Drive/UNCC/Spring 2020/ECGR 4146 - VHDL/project_UART/project_UART.srcs/sources_1/new/fifo_buffer.vhd:40
