,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_64_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/X_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/Y_ADDRESS_IN<5:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/WRITE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/READ_L_1,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/DVLP_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/PRE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/SA_EN_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/P<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<120>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,/TOP/RRAM_ANALOG/N<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_128_64_8:1,WRITE_1_7,< -2.31,-1.766,"< (-0.7 * VAR(""VDDW""))",,fail,-2.138,-1.298,< -2.31,-1.809,< -2.31,-1.591,< -2.31,-1.298,< -2.31,-2.138
THESIS:TB_TOP_128_64_8:1,WRITE_1_6,> 2.31,2.426,"> (0.7 * VAR(""VDDW""))",,near,2.173,2.532,> 2.31,2.467,> 2.31,2.346,> 2.31,2.173,> 2.31,2.532
THESIS:TB_TOP_128_64_8:1,WRITE_1_5,< -2.31,-1.648,"< (-0.7 * VAR(""VDDW""))",,fail,-2.064,-1.148,< -2.31,-1.684,< -2.31,-1.46,< -2.31,-1.148,< -2.31,-2.064
THESIS:TB_TOP_128_64_8:1,WRITE_1_4,> 2.31,2.428,"> (0.7 * VAR(""VDDW""))",,near,2.184,2.529,> 2.31,2.471,> 2.31,2.349,> 2.31,2.184,> 2.31,2.529
THESIS:TB_TOP_128_64_8:1,WRITE_1_3,< -2.31,-1.656,"< (-0.7 * VAR(""VDDW""))",,fail,-2.071,-1.154,< -2.31,-1.694,< -2.31,-1.468,< -2.31,-1.154,< -2.31,-2.071
THESIS:TB_TOP_128_64_8:1,WRITE_1_2,> 2.31,2.425,"> (0.7 * VAR(""VDDW""))",,near,2.18,2.53,> 2.31,2.468,> 2.31,2.346,> 2.31,2.18,> 2.31,2.53
THESIS:TB_TOP_128_64_8:1,WRITE_1_1,< -2.31,-1.685,"< (-0.7 * VAR(""VDDW""))",,fail,-2.091,-1.164,< -2.31,-1.726,< -2.31,-1.49,< -2.31,-1.164,< -2.31,-2.091
THESIS:TB_TOP_128_64_8:1,WRITE_1_0,> 2.31,2.539,"> (0.7 * VAR(""VDDW""))",,pass,2.401,2.573,> 2.31,2.569,> 2.31,2.49,> 2.31,2.401,> 2.31,2.573
THESIS:TB_TOP_128_64_8:1,WRITE_2_7,> 2.31,2.519,"> (0.7 * VAR(""VDDW""))",,near,2.259,2.578,> 2.31,2.537,> 2.31,2.455,> 2.31,2.259,> 2.31,2.578
THESIS:TB_TOP_128_64_8:1,WRITE_2_6,< -2.31,-1.584,"< (-0.7 * VAR(""VDDW""))",,fail,-2.05,-1.021,< -2.31,-1.561,< -2.31,-1.409,< -2.31,-1.021,< -2.31,-2.05
THESIS:TB_TOP_128_64_8:1,WRITE_2_5,> 2.31,2.377,"> (0.7 * VAR(""VDDW""))",,fail,1.984,2.528,> 2.31,2.369,> 2.31,2.277,> 2.31,1.984,> 2.31,2.528
THESIS:TB_TOP_128_64_8:1,WRITE_2_4,< -2.31,-1.557,"< (-0.7 * VAR(""VDDW""))",,fail,-2.038,-1.009,< -2.31,-1.541,< -2.31,-1.386,< -2.31,-1.009,< -2.31,-2.038
THESIS:TB_TOP_128_64_8:1,WRITE_2_3,> 2.31,2.39,"> (0.7 * VAR(""VDDW""))",,fail,2.003,2.53,> 2.31,2.386,> 2.31,2.288,> 2.31,2.003,> 2.31,2.53
THESIS:TB_TOP_128_64_8:1,WRITE_2_2,< -2.31,-1.561,"< (-0.7 * VAR(""VDDW""))",,fail,-2.048,-1.007,< -2.31,-1.55,< -2.31,-1.387,< -2.31,-1.007,< -2.31,-2.048
THESIS:TB_TOP_128_64_8:1,WRITE_2_1,> 2.31,2.414,"> (0.7 * VAR(""VDDW""))",,fail,2.013,2.544,> 2.31,2.409,> 2.31,2.308,> 2.31,2.013,> 2.31,2.544
THESIS:TB_TOP_128_64_8:1,WRITE_2_0,< -2.31,-1.778,"< (-0.7 * VAR(""VDDW""))",,fail,-2.167,-1.347,< -2.31,-1.813,< -2.31,-1.636,< -2.31,-1.347,< -2.31,-2.167
THESIS:TB_TOP_128_64_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_1,,-59.74e-6,< 0.3,,fail,-59.74e-6,1.799,,1.799,,-39.26e-6,,-10.15e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_3,,2.359e-6,< 0.3,,fail,-15.66e-6,1.799,,1.799,,-1.453e-6,,-15.66e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_5,,-657.2e-9,< 0.3,,pass,-30.52e-6,-110.4e-9,,-110.4e-9,,-29.32e-6,,-30.52e-6,,-15.78e-6
THESIS:TB_TOP_128_64_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1_7,,-2.533e-6,< 0.3,,pass,-12.92e-6,20.18e-6,,20.18e-6,,-8.424e-6,,-3.262e-6,,-12.92e-6
THESIS:TB_TOP_128_64_8:1,READ_2_0,,69.78e-6,< 0.3,,pass,-15.55e-6,69.78e-6,,-15.55e-6,,21.33e-6,,1.982e-6,,21.85e-6
THESIS:TB_TOP_128_64_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_2,,21.77e-6,< 0.3,,fail,-28.12e-6,1.799,,-28.12e-6,,45.91e-6,,-9.404e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_4,,49.59e-6,< 0.3,,fail,1.287e-6,1.799,,1.799,,40.94e-6,,1.287e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_6,,1.868e-6,< 0.3,,fail,-1.825e-6,1.799,,1.799,,-1.825e-6,,1.585e-6,,1.799
THESIS:TB_TOP_128_64_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_64_8:1,READ_1,,5,,,,5,15,,15,,5,,5,,15
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/SA_EN_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/PRE_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/DVLP_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/READ_L_1"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_128_64_8:1,"VT(""/TOP/WRITE_L"")",,,,,,,,,,,,,,,

