0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_Control_tb.v,1733696681,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/processor_tb.v,,ALU_Control_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v,1730858565,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Data_Memory_tb.v,,Control_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Data_Memory_tb.v,1734117528,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Full4_tb.v,,Data_Memory_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Full4_tb.v,1729546772,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Full_16tb.v,,Full4_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Full_16tb.v,1729636400,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Full_32tb.v,,Full_16tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Full_32tb.v,1729552387,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Full_64tb.v,,Full_32tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Full_64tb.v,1734065025,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Full_tb.v,,Full_64_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Full_tb.v,1729546005,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Half_tb.v,,Full_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Half_tb.v,1729544391,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Immediate_Generator_tb.v,,Half_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Immediate_Generator_tb.v,1733614504,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/PC_tb.v,,Immediate_Generator_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/PC.v,1734115422,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/ALU_Control_tb.v,,PC,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/PC_tb.v,1734115550,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v,,PC_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Registers_tb.v,1731456292,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/divider_tb.v,,Registers_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v,1734122544,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/PC.v,,SingleCycleProcessor_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/divider_tb.v,1734037383,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/instruction_memory_tb.v,,divider_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/instruction_memory_tb.v,1734123065,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/multiplier_tb.v,,instruction_memory_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/multiplier_tb.v,1734065546,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/mux_tb.v,,multiplier_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/mux_tb.v,1733818354,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/shift_left_one_tb.v,,mux_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/processor_tb.v,1733611164,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/Control_tb.v,,processor_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/shift_left_one_tb.v,1731478030,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/subtractor_tb.v,,shift_left_one_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/subtractor_tb.v,1734065159,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/test_alu_tb.v,,subtractor_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/test_alu_tb.v,1734113574,verilog,,,,test_alu_tb,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU_Control.v,1734057495,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v,,ALU_Control,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control.v,1734057247,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Data_Memory.v,,Control,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Data_Memory.v,1734117380,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Full.v,,Data_Memory,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Full.v,1729545723,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Full4.v,,Full,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Full4.v,1729546637,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Full_16.v,,Full4,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Full_16.v,1729547449,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Full_32.v,,Full_16,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Full_32.v,1729550039,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Full_64.v,,Full_32,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Full_64.v,1734064609,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Half.v,,Full_64,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Half.v,1729543999,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Immediate_Generator.v,,Half,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Immediate_Generator.v,1734116759,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v,,Immediate_Generator,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Registers.v,1734059869,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/divider.v,,Registers,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/SingleCycleProcessor.v,1734127788,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU_Control.v,,SingleCycleProcessor,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/divider.v,1734121757,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/instruction_memory.v,,divider,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/instruction_memory.v,1734122207,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/multiplier.v,,instruction_memory,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/multiplier.v,1734046634,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/mux.v,,multiplier,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/mux.v,1734117238,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/processor.v,,mux,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/processor.v,1733608337,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/shift_left_one.v,,processor,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/shift_left_one.v,1731202896,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/subtractor.v,,shift_left_one,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/subtractor.v,1729987677,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/test_alu.v,,subtractor,,,,,,,,
C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/test_alu.v,1734057712,verilog,,C:/Users/jared/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/SingleCycleProcessor_tb.v,,test_alu,,,,,,,,
