DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I1"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 1661,0
)
(Instance
name "I6"
duLibraryName "sequential"
duName "DFF"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2473,0
)
(Instance
name "I7"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2576,0
)
(Instance
name "I8"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2624,0
)
(Instance
name "I9"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 2998,0
)
(Instance
name "I10"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3024,0
)
(Instance
name "I11"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3044,0
)
(Instance
name "I12"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3111,0
)
(Instance
name "I13"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3131,0
)
(Instance
name "I14"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3151,0
)
(Instance
name "I15"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 3171,0
)
(Instance
name "I16"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 3613,0
)
(Instance
name "I17"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 3623,0
)
(Instance
name "I26"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3901,0
)
(Instance
name "I27"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 3912,0
)
(Instance
name "I28"
duLibraryName "gates"
duName "logic1"
elements [
]
mwi 0
uid 3992,0
)
(Instance
name "I29"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
mwi 0
uid 4292,0
)
(Instance
name "I31"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5070,0
)
(Instance
name "I32"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5089,0
)
(Instance
name "I33"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5108,0
)
(Instance
name "I34"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5127,0
)
(Instance
name "I35"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5146,0
)
(Instance
name "I36"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5165,0
)
(Instance
name "I37"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5184,0
)
(Instance
name "I38"
duLibraryName "gates"
duName "bufferUlogic"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 5203,0
)
(Instance
name "I0"
duLibraryName "Chronometer"
duName "chronoCircuit"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lcdSpiFrequency"
type "real"
value "lcdSpiFrequency"
)
(GiElement
name "pwmFrequency"
type "real"
value "pwmFrequency"
)
(GiElement
name "stepFrequency"
type "real"
value "stepFrequency"
)
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
(GiElement
name "holdAmplitude"
type "natural"
value "holdAmplitude"
)
]
mwi 0
uid 5522,0
)
(Instance
name "I18"
duLibraryName "Common"
duName "debounce"
elements [
(GiElement
name "g_debounceTime"
type "time"
value "debounceTime"
)
(GiElement
name "g_minConsecutiveStateCount"
type "positive"
value "minConsecutiveStateCount"
)
(GiElement
name "g_clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "g_activeState"
type "std_ulogic"
value "'1'"
)
]
mwi 0
uid 5596,0
)
(Instance
name "I19"
duLibraryName "Common"
duName "debounce"
elements [
(GiElement
name "g_debounceTime"
type "time"
value "debounceTime"
)
(GiElement
name "g_minConsecutiveStateCount"
type "positive"
value "minConsecutiveStateCount"
)
(GiElement
name "g_clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "g_activeState"
type "std_ulogic"
value "'1'"
)
]
mwi 0
uid 5663,0
)
(Instance
name "I20"
duLibraryName "Common"
duName "debounce"
elements [
(GiElement
name "g_debounceTime"
type "time"
value "debounceTime"
)
(GiElement
name "g_minConsecutiveStateCount"
type "positive"
value "minConsecutiveStateCount"
)
(GiElement
name "g_clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "g_activeState"
type "std_ulogic"
value "'1'"
)
]
mwi 0
uid 5688,0
)
(Instance
name "I21"
duLibraryName "Common"
duName "debounce"
elements [
(GiElement
name "g_debounceTime"
type "time"
value "debounceTime"
)
(GiElement
name "g_minConsecutiveStateCount"
type "positive"
value "minConsecutiveStateCount"
)
(GiElement
name "g_clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "g_activeState"
type "std_ulogic"
value "'1'"
)
]
mwi 0
uid 5713,0
)
(Instance
name "I22"
duLibraryName "Common"
duName "debounce"
elements [
(GiElement
name "g_debounceTime"
type "time"
value "debounceTime"
)
(GiElement
name "g_minConsecutiveStateCount"
type "positive"
value "minConsecutiveStateCount"
)
(GiElement
name "g_clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "g_activeState"
type "std_ulogic"
value "'1'"
)
]
mwi 0
uid 5738,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Board\\hds\\@e@b@s2\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Board\\hds\\@e@b@s2\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Board\\hds\\@e@b@s2"
)
(vvPair
variable "d_logical"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Board\\hds\\EBS2"
)
(vvPair
variable "date"
value "25.11.2024"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "EBS2"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "Axam"
)
(vvPair
variable "graphical_source_date"
value "25.11.2024"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE10628"
)
(vvPair
variable "graphical_source_time"
value "10:07:20"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE10628"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\ELN_chrono\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Board/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\ELN_chrono\\Synthesis"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "EBS2"
)
(vvPair
variable "month"
value "nov."
)
(vvPair
variable "month_long"
value "novembre"
)
(vvPair
variable "p"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Board\\hds\\@e@b@s2\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Board\\hds\\EBS2\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaCDCFormalPath"
value "$QHOME/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "10:07:20"
)
(vvPair
variable "unit"
value "EBS2"
)
(vvPair
variable "user"
value "Axam"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2024"
)
(vvPair
variable "yy"
value "24"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Net
uid 1325,0
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
declText (MLText
uid 1326,0
va (VaSet
isHidden 1
)
xt "-5000,-69600,8100,-68400"
st "clock        : std_ulogic
"
)
)
*2 (Grouping
uid 1487,0
optionalChildren [
*3 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,85000,92000,87000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,85400,88600,86600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "41000,85000,67000,87000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "47150,85300,60850,86700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "46000,91000,67000,93000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "46200,91400,61400,92600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,85000,73000,87000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "67200,85400,71900,86600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "46000,87000,67000,89000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "46200,87400,61400,88600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "41000,87000,46000,89000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "41200,87400,44600,88600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "41000,89000,46000,91000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "41200,89400,44600,90600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,87000,92000,93000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "67200,87200,81300,88400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*11 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "46000,89000,67000,91000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "46200,89400,57100,90600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "41000,91000,46000,93000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "41200,91400,45500,92600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "41000,85000,92000,93000"
)
oxt "13000,22000,64000,30000"
)
*13 (PortIoIn
uid 1583,0
shape (CompositeShape
uid 1584,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1585,0
sl 0
ro 270
xt "-5000,43625,-3500,44375"
)
(Line
uid 1586,0
sl 0
ro 270
xt "-3500,44000,-3000,44000"
pts [
"-3500,44000"
"-3000,44000"
]
)
]
)
tg (WTG
uid 1587,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1588,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-9800,43300,-6000,44700"
st "clock"
ju 2
blo "-6000,44500"
tm "WireNameMgr"
)
s (Text
uid 1589,0
va (VaSet
)
xt "-9800,44700,-9800,44700"
ju 2
blo "-9800,44700"
tm "SignalTypeMgr"
)
)
)
*14 (PortIoIn
uid 1590,0
shape (CompositeShape
uid 1591,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1592,0
sl 0
ro 270
xt "-5000,62625,-3500,63375"
)
(Line
uid 1593,0
sl 0
ro 270
xt "-3500,63000,-3000,63000"
pts [
"-3500,63000"
"-3000,63000"
]
)
]
)
tg (WTG
uid 1594,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1595,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-11700,62300,-6000,63700"
st "reset_n"
ju 2
blo "-6000,63500"
tm "WireNameMgr"
)
s (Text
uid 1596,0
va (VaSet
)
xt "-11700,63700,-11700,63700"
ju 2
blo "-11700,63700"
tm "SignalTypeMgr"
)
)
)
*15 (Net
uid 1633,0
decl (Decl
n "reset_n"
t "std_ulogic"
o 3
suid 2,0
)
declText (MLText
uid 1634,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-124400,11000,-123400"
st "reset_n      : std_ulogic
"
)
)
*16 (Net
uid 1635,0
decl (Decl
n "reset"
t "std_ulogic"
o 29
suid 3,0
)
declText (MLText
uid 1636,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-124400,13800,-123400"
st "SIGNAL reset        : std_ulogic
"
)
)
*17 (SaComponent
uid 1661,0
optionalChildren [
*18 (CptPort
uid 1652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1653,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "1250,62625,2000,63375"
)
tg (CPTG
uid 1654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1655,0
va (VaSet
isHidden 1
)
xt "2000,62500,4300,63700"
st "in1"
blo "2000,63500"
)
s (Text
uid 1670,0
va (VaSet
isHidden 1
)
xt "2000,63500,2000,63500"
blo "2000,63500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*19 (CptPort
uid 1656,0
optionalChildren [
*20 (Circle
uid 1660,0
va (VaSet
fg "0,65535,0"
)
xt "7000,62625,7750,63375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1657,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "7750,62625,8500,63375"
)
tg (CPTG
uid 1658,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1659,0
va (VaSet
isHidden 1
)
xt "3750,62500,6750,63700"
st "out1"
ju 2
blo "6750,63500"
)
s (Text
uid 1671,0
va (VaSet
isHidden 1
)
xt "6750,63500,6750,63500"
ju 2
blo "6750,63500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 1662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2000,60000,7000,66000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 1663,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 1664,0
va (VaSet
isHidden 1
)
xt "2910,58700,6410,59900"
st "gates"
blo "2910,59700"
tm "BdLibraryNameMgr"
)
*22 (Text
uid 1665,0
va (VaSet
isHidden 1
)
xt "2910,59700,7510,60900"
st "inverter"
blo "2910,60700"
tm "CptNameMgr"
)
*23 (Text
uid 1666,0
va (VaSet
)
xt "2910,59700,4810,60900"
st "I1"
blo "2910,60700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1667,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1668,0
text (MLText
uid 1669,0
va (VaSet
isHidden 1
)
xt "2000,66400,15400,67600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*24 (Net
uid 2135,0
decl (Decl
n "testMode"
t "std_uLogic"
o 8
suid 4,0
)
declText (MLText
uid 2136,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-124400,11600,-123400"
st "testMode     : std_uLogic
"
)
)
*25 (Net
uid 2143,0
decl (Decl
n "stop"
t "std_uLogic"
o 39
suid 5,0
)
declText (MLText
uid 2144,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-124400,14000,-123400"
st "SIGNAL stop         : std_uLogic
"
)
)
*26 (Net
uid 2151,0
decl (Decl
n "start"
t "std_uLogic"
o 37
suid 6,0
)
declText (MLText
uid 2152,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-124400,13800,-123400"
st "SIGNAL start        : std_uLogic
"
)
)
*27 (Net
uid 2159,0
decl (Decl
n "restart"
t "std_uLogic"
o 33
suid 7,0
)
declText (MLText
uid 2160,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-124400,14000,-123400"
st "SIGNAL restart      : std_uLogic
"
)
)
*28 (PortIoIn
uid 2167,0
shape (CompositeShape
uid 2168,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2169,0
sl 0
ro 270
xt "-25000,-20375,-23500,-19625"
)
(Line
uid 2170,0
sl 0
ro 270
xt "-23500,-20000,-23000,-20000"
pts [
"-23500,-20000"
"-23000,-20000"
]
)
]
)
tg (WTG
uid 2171,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2172,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-32700,-20700,-26000,-19300"
st "restart_n"
ju 2
blo "-26000,-19500"
tm "WireNameMgr"
)
s (Text
uid 2173,0
va (VaSet
)
xt "-32700,-19300,-32700,-19300"
ju 2
blo "-32700,-19300"
tm "SignalTypeMgr"
)
)
)
*29 (PortIoIn
uid 2174,0
shape (CompositeShape
uid 2175,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2176,0
sl 0
ro 270
xt "-25000,-8375,-23500,-7625"
)
(Line
uid 2177,0
sl 0
ro 270
xt "-23500,-8000,-23000,-8000"
pts [
"-23500,-8000"
"-23000,-8000"
]
)
]
)
tg (WTG
uid 2178,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2179,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-31400,-8700,-26000,-7300"
st "start_n"
ju 2
blo "-26000,-7500"
tm "WireNameMgr"
)
s (Text
uid 2180,0
va (VaSet
)
xt "-31400,-7300,-31400,-7300"
ju 2
blo "-31400,-7300"
tm "SignalTypeMgr"
)
)
)
*30 (PortIoIn
uid 2181,0
shape (CompositeShape
uid 2182,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2183,0
sl 0
ro 270
xt "-25000,3625,-23500,4375"
)
(Line
uid 2184,0
sl 0
ro 270
xt "-23500,4000,-23000,4000"
pts [
"-23500,4000"
"-23000,4000"
]
)
]
)
tg (WTG
uid 2185,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2186,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-31200,3300,-26000,4700"
st "stop_n"
ju 2
blo "-26000,4500"
tm "WireNameMgr"
)
s (Text
uid 2187,0
va (VaSet
)
xt "-31200,4700,-31200,4700"
ju 2
blo "-31200,4700"
tm "SignalTypeMgr"
)
)
)
*31 (PortIoIn
uid 2188,0
shape (CompositeShape
uid 2189,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2190,0
sl 0
ro 270
xt "-5000,41625,-3500,42375"
)
(Line
uid 2191,0
sl 0
ro 270
xt "-3500,42000,-3000,42000"
pts [
"-3500,42000"
"-3000,42000"
]
)
]
)
tg (WTG
uid 2192,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2193,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-12700,41300,-6000,42700"
st "testMode"
ju 2
blo "-6000,42500"
tm "WireNameMgr"
)
s (Text
uid 2194,0
va (VaSet
)
xt "-12700,42700,-12700,42700"
ju 2
blo "-12700,42700"
tm "SignalTypeMgr"
)
)
)
*32 (Net
uid 2260,0
decl (Decl
n "restartSynch"
t "std_uLogic"
o 34
suid 8,0
)
declText (MLText
uid 2261,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-97400,14900,-96400"
st "SIGNAL restartSynch : std_uLogic
"
)
)
*33 (Net
uid 2350,0
decl (Decl
n "startSynch"
t "std_uLogic"
o 38
suid 9,0
)
declText (MLText
uid 2351,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-97400,14700,-96400"
st "SIGNAL startSynch   : std_uLogic
"
)
)
*34 (Net
uid 2352,0
decl (Decl
n "stopSynch"
t "std_uLogic"
o 40
suid 10,0
)
declText (MLText
uid 2353,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-97400,14900,-96400"
st "SIGNAL stopSynch    : std_uLogic
"
)
)
*35 (PortIoIn
uid 2354,0
shape (CompositeShape
uid 2355,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2356,0
sl 0
ro 270
xt "-25000,29625,-23500,30375"
)
(Line
uid 2357,0
sl 0
ro 270
xt "-23500,30000,-23000,30000"
pts [
"-23500,30000"
"-23000,30000"
]
)
]
)
tg (WTG
uid 2358,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2359,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-32700,29300,-26000,30700"
st "sensor_n"
ju 2
blo "-26000,30500"
tm "WireNameMgr"
)
s (Text
uid 2360,0
va (VaSet
)
xt "-32700,30700,-32700,30700"
ju 2
blo "-32700,30700"
tm "SignalTypeMgr"
)
)
)
*36 (Net
uid 2403,0
decl (Decl
n "sensor"
t "std_uLogic"
o 35
suid 11,0
)
declText (MLText
uid 2404,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-97400,14300,-96400"
st "SIGNAL sensor       : std_uLogic
"
)
)
*37 (Net
uid 2411,0
decl (Decl
n "sensorSynch"
t "std_uLogic"
o 36
suid 12,0
)
declText (MLText
uid 2412,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-97400,15200,-96400"
st "SIGNAL sensorSynch  : std_uLogic
"
)
)
*38 (PortIoOut
uid 2445,0
shape (CompositeShape
uid 2446,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2447,0
sl 0
ro 270
xt "88500,13625,90000,14375"
)
(Line
uid 2448,0
sl 0
ro 270
xt "88000,14000,88500,14000"
pts [
"88000,14000"
"88500,14000"
]
)
]
)
tg (WTG
uid 2449,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2450,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,13300,96200,14700"
st "coil1_n"
blo "91000,14500"
tm "WireNameMgr"
)
s (Text
uid 2451,0
va (VaSet
)
xt "91000,14700,91000,14700"
blo "91000,14700"
tm "SignalTypeMgr"
)
)
)
*39 (PortIoOut
uid 2452,0
shape (CompositeShape
uid 2453,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2454,0
sl 0
ro 270
xt "88500,19625,90000,20375"
)
(Line
uid 2455,0
sl 0
ro 270
xt "88000,20000,88500,20000"
pts [
"88000,20000"
"88500,20000"
]
)
]
)
tg (WTG
uid 2456,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2457,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,19300,96200,20700"
st "coil2_n"
blo "91000,20500"
tm "WireNameMgr"
)
s (Text
uid 2458,0
va (VaSet
)
xt "91000,20700,91000,20700"
blo "91000,20700"
tm "SignalTypeMgr"
)
)
)
*40 (PortIoOut
uid 2459,0
shape (CompositeShape
uid 2460,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2461,0
sl 0
ro 270
xt "88500,25625,90000,26375"
)
(Line
uid 2462,0
sl 0
ro 270
xt "88000,26000,88500,26000"
pts [
"88000,26000"
"88500,26000"
]
)
]
)
tg (WTG
uid 2463,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2464,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,25300,96200,26700"
st "coil3_n"
blo "91000,26500"
tm "WireNameMgr"
)
s (Text
uid 2465,0
va (VaSet
)
xt "91000,26700,91000,26700"
blo "91000,26700"
tm "SignalTypeMgr"
)
)
)
*41 (PortIoOut
uid 2466,0
shape (CompositeShape
uid 2467,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2468,0
sl 0
ro 270
xt "88500,31625,90000,32375"
)
(Line
uid 2469,0
sl 0
ro 270
xt "88000,32000,88500,32000"
pts [
"88000,32000"
"88500,32000"
]
)
]
)
tg (WTG
uid 2470,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2471,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,31300,96200,32700"
st "coil4_n"
blo "91000,32500"
tm "WireNameMgr"
)
s (Text
uid 2472,0
va (VaSet
)
xt "91000,32700,91000,32700"
blo "91000,32700"
tm "SignalTypeMgr"
)
)
)
*42 (SaComponent
uid 2473,0
optionalChildren [
*43 (CptPort
uid 2482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2483,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "9250,52625,10000,53375"
)
tg (CPTG
uid 2484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2485,0
va (VaSet
)
xt "11000,52300,12500,53500"
st "D"
blo "11000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*44 (CptPort
uid 2486,0
optionalChildren [
*45 (FFT
pts [
"10750,57000"
"10000,57375"
"10000,56625"
]
uid 2490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,56625,10750,57375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2487,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "9250,56625,10000,57375"
)
tg (CPTG
uid 2488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2489,0
va (VaSet
)
xt "11000,56400,13800,57600"
st "CLK"
blo "11000,57400"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*46 (CptPort
uid 2491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2492,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "12625,59000,13375,59750"
)
tg (CPTG
uid 2493,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2494,0
va (VaSet
)
xt "12000,57600,14800,58800"
st "CLR"
blo "12000,58600"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*47 (CptPort
uid 2495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2496,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "16000,52625,16750,53375"
)
tg (CPTG
uid 2497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2498,0
va (VaSet
)
xt "13400,52300,15000,53500"
st "Q"
ju 2
blo "15000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 2474,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10000,51000,16000,59000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2475,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 2476,0
va (VaSet
)
xt "13600,58700,20200,59900"
st "sequential"
blo "13600,59700"
tm "BdLibraryNameMgr"
)
*49 (Text
uid 2477,0
va (VaSet
)
xt "13600,59700,16300,60900"
st "DFF"
blo "13600,60700"
tm "CptNameMgr"
)
*50 (Text
uid 2478,0
va (VaSet
)
xt "13600,60700,15500,61900"
st "I6"
blo "13600,61700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2479,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2480,0
text (MLText
uid 2481,0
va (VaSet
isHidden 1
)
xt "17000,58400,30400,59600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*51 (Net
uid 2521,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 31
suid 13,0
)
declText (MLText
uid 2522,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,-97400,14700,-96400"
st "SIGNAL resetSynch   : std_ulogic
"
)
)
*52 (SaComponent
uid 2576,0
optionalChildren [
*53 (CptPort
uid 2585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2586,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "18250,52625,19000,53375"
)
tg (CPTG
uid 2587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2588,0
va (VaSet
isHidden 1
)
xt "19000,52500,21300,53700"
st "in1"
blo "19000,53500"
)
s (Text
uid 2589,0
va (VaSet
isHidden 1
)
xt "19000,53500,19000,53500"
blo "19000,53500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*54 (CptPort
uid 2590,0
optionalChildren [
*55 (Circle
uid 2595,0
va (VaSet
fg "0,65535,0"
)
xt "24000,52625,24750,53375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2591,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "24750,52625,25500,53375"
)
tg (CPTG
uid 2592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2593,0
va (VaSet
isHidden 1
)
xt "20750,52500,23750,53700"
st "out1"
ju 2
blo "23750,53500"
)
s (Text
uid 2594,0
va (VaSet
isHidden 1
)
xt "23750,53500,23750,53500"
ju 2
blo "23750,53500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 2577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,50000,24000,56000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2578,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 2579,0
va (VaSet
isHidden 1
)
xt "19910,48700,23410,49900"
st "gates"
blo "19910,49700"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 2580,0
va (VaSet
isHidden 1
)
xt "19910,49700,24510,50900"
st "inverter"
blo "19910,50700"
tm "CptNameMgr"
)
*58 (Text
uid 2581,0
va (VaSet
)
xt "19910,49700,21810,50900"
st "I7"
blo "19910,50700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2582,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2583,0
text (MLText
uid 2584,0
va (VaSet
isHidden 1
)
xt "19000,56400,32400,57600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*59 (Net
uid 2602,0
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 32
suid 15,0
)
declText (MLText
uid 2603,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,3100,-90400"
st "SIGNAL resetSynch_n : std_ulogic
"
)
)
*60 (SaComponent
uid 2624,0
optionalChildren [
*61 (CptPort
uid 2633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2634,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "-18750,29625,-18000,30375"
)
tg (CPTG
uid 2635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2636,0
va (VaSet
isHidden 1
)
xt "37600,29500,39900,30700"
st "in1"
blo "37600,30500"
)
s (Text
uid 2637,0
va (VaSet
isHidden 1
)
xt "37600,30500,37600,30500"
blo "37600,30500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*62 (CptPort
uid 2638,0
optionalChildren [
*63 (Circle
uid 2643,0
va (VaSet
fg "0,65535,0"
)
xt "-13000,29625,-12250,30375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2639,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "-12250,29625,-11500,30375"
)
tg (CPTG
uid 2640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2641,0
va (VaSet
isHidden 1
)
xt "40150,29500,43150,30700"
st "out1"
ju 2
blo "43150,30500"
)
s (Text
uid 2642,0
va (VaSet
isHidden 1
)
xt "43150,30500,43150,30500"
ju 2
blo "43150,30500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 2625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-18000,27000,-13000,33000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 2626,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
uid 2627,0
va (VaSet
isHidden 1
)
xt "-17090,25700,-13590,26900"
st "gates"
blo "-17090,26700"
tm "BdLibraryNameMgr"
)
*65 (Text
uid 2628,0
va (VaSet
isHidden 1
)
xt "-17090,26700,-12490,27900"
st "inverter"
blo "-17090,27700"
tm "CptNameMgr"
)
*66 (Text
uid 2629,0
va (VaSet
)
xt "-17090,26700,-15190,27900"
st "I8"
blo "-17090,27700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2630,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2631,0
text (MLText
uid 2632,0
va (VaSet
isHidden 1
)
xt "-18000,33400,-4600,34600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*67 (Net
uid 2650,0
decl (Decl
n "sensor_n"
t "std_uLogic"
o 5
suid 16,0
)
declText (MLText
uid 2651,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-500,-90400"
st "sensor_n     : std_uLogic
"
)
)
*68 (PortIoOut
uid 2673,0
shape (CompositeShape
uid 2674,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2675,0
sl 0
ro 270
xt "77500,-70375,79000,-69625"
)
(Line
uid 2676,0
sl 0
ro 270
xt "77000,-70000,77500,-70000"
pts [
"77000,-70000"
"77500,-70000"
]
)
]
)
tg (WTG
uid 2677,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2678,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,-70700,84000,-69300"
st "LED1"
blo "80000,-69500"
tm "WireNameMgr"
)
s (Text
uid 2679,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,-69300,80000,-69300"
blo "80000,-69300"
tm "SignalTypeMgr"
)
)
)
*69 (Net
uid 2686,0
decl (Decl
n "LED1"
t "std_uLogic"
o 14
suid 17,0
)
declText (MLText
uid 2687,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-900,-90400"
st "LED1         : std_uLogic
"
)
)
*70 (PortIoOut
uid 2688,0
shape (CompositeShape
uid 2689,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2690,0
sl 0
ro 270
xt "77500,-62375,79000,-61625"
)
(Line
uid 2691,0
sl 0
ro 270
xt "77000,-62000,77500,-62000"
pts [
"77000,-62000"
"77500,-62000"
]
)
]
)
tg (WTG
uid 2692,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2693,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,-62700,84000,-61300"
st "LED2"
blo "80000,-61500"
tm "WireNameMgr"
)
s (Text
uid 2694,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,-61300,80000,-61300"
blo "80000,-61300"
tm "SignalTypeMgr"
)
)
)
*71 (Net
uid 2701,0
decl (Decl
n "LED2"
t "std_ulogic"
o 15
suid 18,0
)
declText (MLText
uid 2702,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-1100,-90400"
st "LED2         : std_ulogic
"
)
)
*72 (Net
uid 2784,0
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 41
suid 19,0
)
declText (MLText
uid 2785,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,13000,-90400"
st "SIGNAL testOut      : std_uLogic_vector(1 TO testLineNb)
"
)
)
*73 (SaComponent
uid 2998,0
optionalChildren [
*74 (CptPort
uid 3007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3008,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "-18750,-20375,-18000,-19625"
)
tg (CPTG
uid 3009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3010,0
va (VaSet
isHidden 1
)
xt "-18000,-20500,-15700,-19300"
st "in1"
blo "-18000,-19500"
)
s (Text
uid 3011,0
va (VaSet
isHidden 1
)
xt "-18000,-19500,-18000,-19500"
blo "-18000,-19500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*75 (CptPort
uid 3012,0
optionalChildren [
*76 (Circle
uid 3017,0
va (VaSet
fg "0,65535,0"
)
xt "-13000,-20375,-12250,-19625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3013,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "-12250,-20375,-11500,-19625"
)
tg (CPTG
uid 3014,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3015,0
va (VaSet
isHidden 1
)
xt "-16250,-20500,-13250,-19300"
st "out1"
ju 2
blo "-13250,-19500"
)
s (Text
uid 3016,0
va (VaSet
isHidden 1
)
xt "-13250,-19500,-13250,-19500"
ju 2
blo "-13250,-19500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 2999,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-18000,-23000,-13000,-17000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3000,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
uid 3001,0
va (VaSet
isHidden 1
)
xt "-17090,-24300,-13590,-23100"
st "gates"
blo "-17090,-23300"
tm "BdLibraryNameMgr"
)
*78 (Text
uid 3002,0
va (VaSet
isHidden 1
)
xt "-17090,-23300,-12490,-22100"
st "inverter"
blo "-17090,-22300"
tm "CptNameMgr"
)
*79 (Text
uid 3003,0
va (VaSet
)
xt "-17090,-23300,-15190,-22100"
st "I9"
blo "-17090,-22300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3004,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3005,0
text (MLText
uid 3006,0
va (VaSet
isHidden 1
)
xt "-18000,-16600,-4600,-15400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*80 (SaComponent
uid 3024,0
optionalChildren [
*81 (CptPort
uid 3033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3034,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "-18750,3625,-18000,4375"
)
tg (CPTG
uid 3035,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3036,0
va (VaSet
isHidden 1
)
xt "-18000,3500,-15700,4700"
st "in1"
blo "-18000,4500"
)
s (Text
uid 3037,0
va (VaSet
isHidden 1
)
xt "-18000,4500,-18000,4500"
blo "-18000,4500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*82 (CptPort
uid 3038,0
optionalChildren [
*83 (Circle
uid 3043,0
va (VaSet
fg "0,65535,0"
)
xt "-13000,3625,-12250,4375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3039,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "-12250,3625,-11500,4375"
)
tg (CPTG
uid 3040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3041,0
va (VaSet
isHidden 1
)
xt "-16250,3500,-13250,4700"
st "out1"
ju 2
blo "-13250,4500"
)
s (Text
uid 3042,0
va (VaSet
isHidden 1
)
xt "-13250,4500,-13250,4500"
ju 2
blo "-13250,4500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3025,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-18000,1000,-13000,7000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3026,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
uid 3027,0
va (VaSet
isHidden 1
)
xt "-17090,-300,-13590,900"
st "gates"
blo "-17090,700"
tm "BdLibraryNameMgr"
)
*85 (Text
uid 3028,0
va (VaSet
isHidden 1
)
xt "-17090,700,-12490,1900"
st "inverter"
blo "-17090,1700"
tm "CptNameMgr"
)
*86 (Text
uid 3029,0
va (VaSet
)
xt "-17090,700,-14490,1900"
st "I10"
blo "-17090,1700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3030,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3031,0
text (MLText
uid 3032,0
va (VaSet
isHidden 1
)
xt "-18000,7400,-4600,8600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*87 (SaComponent
uid 3044,0
optionalChildren [
*88 (CptPort
uid 3053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3054,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "-18750,-8375,-18000,-7625"
)
tg (CPTG
uid 3055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3056,0
va (VaSet
isHidden 1
)
xt "-18000,-8500,-15700,-7300"
st "in1"
blo "-18000,-7500"
)
s (Text
uid 3057,0
va (VaSet
isHidden 1
)
xt "-18000,-7500,-18000,-7500"
blo "-18000,-7500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*89 (CptPort
uid 3058,0
optionalChildren [
*90 (Circle
uid 3063,0
va (VaSet
fg "0,65535,0"
)
xt "-13000,-8375,-12250,-7625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3059,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "-12250,-8375,-11500,-7625"
)
tg (CPTG
uid 3060,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3061,0
va (VaSet
isHidden 1
)
xt "-16250,-8500,-13250,-7300"
st "out1"
ju 2
blo "-13250,-7500"
)
s (Text
uid 3062,0
va (VaSet
isHidden 1
)
xt "-13250,-7500,-13250,-7500"
ju 2
blo "-13250,-7500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3045,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-18000,-11000,-13000,-5000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3046,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 3047,0
va (VaSet
isHidden 1
)
xt "-17090,-12300,-13590,-11100"
st "gates"
blo "-17090,-11300"
tm "BdLibraryNameMgr"
)
*92 (Text
uid 3048,0
va (VaSet
isHidden 1
)
xt "-17090,-11300,-12490,-10100"
st "inverter"
blo "-17090,-10300"
tm "CptNameMgr"
)
*93 (Text
uid 3049,0
va (VaSet
)
xt "-17090,-11300,-14490,-10100"
st "I11"
blo "-17090,-10300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3050,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3051,0
text (MLText
uid 3052,0
va (VaSet
isHidden 1
)
xt "-18000,-4600,-4600,-3400"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*94 (Net
uid 3076,0
decl (Decl
n "restart_n"
t "std_uLogic"
o 4
suid 20,0
)
declText (MLText
uid 3077,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-800,-90400"
st "restart_n    : std_uLogic
"
)
)
*95 (Net
uid 3078,0
decl (Decl
n "start_n"
t "std_uLogic"
o 6
suid 21,0
)
declText (MLText
uid 3079,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-1000,-90400"
st "start_n      : std_uLogic
"
)
)
*96 (Net
uid 3080,0
decl (Decl
n "stop_n"
t "std_uLogic"
o 7
suid 22,0
)
declText (MLText
uid 3081,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-800,-90400"
st "stop_n       : std_uLogic
"
)
)
*97 (SaComponent
uid 3111,0
optionalChildren [
*98 (CptPort
uid 3120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3121,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72250,31625,73000,32375"
)
tg (CPTG
uid 3122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3123,0
va (VaSet
isHidden 1
)
xt "73000,31500,75300,32700"
st "in1"
blo "73000,32500"
)
s (Text
uid 3124,0
va (VaSet
isHidden 1
)
xt "73000,32500,73000,32500"
blo "73000,32500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*99 (CptPort
uid 3125,0
optionalChildren [
*100 (Circle
uid 3130,0
va (VaSet
fg "0,65535,0"
)
xt "78000,31625,78750,32375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3126,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "78750,31625,79500,32375"
)
tg (CPTG
uid 3127,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3128,0
va (VaSet
isHidden 1
)
xt "74750,31500,77750,32700"
st "out1"
ju 2
blo "77750,32500"
)
s (Text
uid 3129,0
va (VaSet
isHidden 1
)
xt "77750,32500,77750,32500"
ju 2
blo "77750,32500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,29000,78000,35000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3113,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 3114,0
va (VaSet
isHidden 1
)
xt "73910,27700,77410,28900"
st "gates"
blo "73910,28700"
tm "BdLibraryNameMgr"
)
*102 (Text
uid 3115,0
va (VaSet
isHidden 1
)
xt "73910,28700,78510,29900"
st "inverter"
blo "73910,29700"
tm "CptNameMgr"
)
*103 (Text
uid 3116,0
va (VaSet
)
xt "73910,28700,76510,29900"
st "I12"
blo "73910,29700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3117,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3118,0
text (MLText
uid 3119,0
va (VaSet
isHidden 1
)
xt "73000,35400,86400,36600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*104 (SaComponent
uid 3131,0
optionalChildren [
*105 (CptPort
uid 3140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3141,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72250,23625,73000,24375"
)
tg (CPTG
uid 3142,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3143,0
va (VaSet
isHidden 1
)
xt "73000,23500,75300,24700"
st "in1"
blo "73000,24500"
)
s (Text
uid 3144,0
va (VaSet
isHidden 1
)
xt "73000,24500,73000,24500"
blo "73000,24500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*106 (CptPort
uid 3145,0
optionalChildren [
*107 (Circle
uid 3150,0
va (VaSet
fg "0,65535,0"
)
xt "78000,25625,78750,26375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3146,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "78750,25625,79500,26375"
)
tg (CPTG
uid 3147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3148,0
va (VaSet
isHidden 1
)
xt "74750,25500,77750,26700"
st "out1"
ju 2
blo "77750,26500"
)
s (Text
uid 3149,0
va (VaSet
isHidden 1
)
xt "77750,26500,77750,26500"
ju 2
blo "77750,26500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,23000,78000,29000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3133,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 3134,0
va (VaSet
isHidden 1
)
xt "73910,21700,77410,22900"
st "gates"
blo "73910,22700"
tm "BdLibraryNameMgr"
)
*109 (Text
uid 3135,0
va (VaSet
isHidden 1
)
xt "73910,22700,78510,23900"
st "inverter"
blo "73910,23700"
tm "CptNameMgr"
)
*110 (Text
uid 3136,0
va (VaSet
)
xt "73910,22700,76510,23900"
st "I13"
blo "73910,23700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3137,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3138,0
text (MLText
uid 3139,0
va (VaSet
isHidden 1
)
xt "73000,29400,86400,30600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*111 (SaComponent
uid 3151,0
optionalChildren [
*112 (CptPort
uid 3160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3161,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72250,17625,73000,18375"
)
tg (CPTG
uid 3162,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3163,0
va (VaSet
isHidden 1
)
xt "73000,17500,75300,18700"
st "in1"
blo "73000,18500"
)
s (Text
uid 3164,0
va (VaSet
isHidden 1
)
xt "73000,18500,73000,18500"
blo "73000,18500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*113 (CptPort
uid 3165,0
optionalChildren [
*114 (Circle
uid 3170,0
va (VaSet
fg "0,65535,0"
)
xt "78000,19625,78750,20375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3166,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "78750,19625,79500,20375"
)
tg (CPTG
uid 3167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3168,0
va (VaSet
isHidden 1
)
xt "238751,136834,241751,138034"
st "out1"
ju 2
blo "241751,137834"
)
s (Text
uid 3169,0
va (VaSet
isHidden 1
)
xt "241751,137834,241751,137834"
ju 2
blo "241751,137834"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,17000,78000,23000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3153,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 3154,0
va (VaSet
isHidden 1
)
xt "73910,15700,77410,16900"
st "gates"
blo "73910,16700"
tm "BdLibraryNameMgr"
)
*116 (Text
uid 3155,0
va (VaSet
isHidden 1
)
xt "73910,16700,78510,17900"
st "inverter"
blo "73910,17700"
tm "CptNameMgr"
)
*117 (Text
uid 3156,0
va (VaSet
)
xt "73910,16700,76510,17900"
st "I14"
blo "73910,17700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3157,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3158,0
text (MLText
uid 3159,0
va (VaSet
isHidden 1
)
xt "73000,23400,86400,24600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*118 (SaComponent
uid 3171,0
optionalChildren [
*119 (CptPort
uid 3180,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3181,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72250,11625,73000,12375"
)
tg (CPTG
uid 3182,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3183,0
va (VaSet
isHidden 1
)
xt "73000,11500,75300,12700"
st "in1"
blo "73000,12500"
)
s (Text
uid 3184,0
va (VaSet
isHidden 1
)
xt "73000,12500,73000,12500"
blo "73000,12500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*120 (CptPort
uid 3185,0
optionalChildren [
*121 (Circle
uid 3190,0
va (VaSet
fg "0,65535,0"
)
xt "78000,13625,78750,14375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3186,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "78750,13625,79500,14375"
)
tg (CPTG
uid 3187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3188,0
va (VaSet
isHidden 1
)
xt "74750,13500,77750,14700"
st "out1"
ju 2
blo "77750,14500"
)
s (Text
uid 3189,0
va (VaSet
isHidden 1
)
xt "77750,14500,77750,14500"
ju 2
blo "77750,14500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73000,11000,78000,17000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 3173,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
uid 3174,0
va (VaSet
isHidden 1
)
xt "73910,9700,77410,10900"
st "gates"
blo "73910,10700"
tm "BdLibraryNameMgr"
)
*123 (Text
uid 3175,0
va (VaSet
isHidden 1
)
xt "73910,10700,78510,11900"
st "inverter"
blo "73910,11700"
tm "CptNameMgr"
)
*124 (Text
uid 3176,0
va (VaSet
)
xt "73910,10700,76510,11900"
st "I15"
blo "73910,11700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3177,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3178,0
text (MLText
uid 3179,0
va (VaSet
isHidden 1
)
xt "73000,17400,86400,18600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*125 (Net
uid 3191,0
decl (Decl
n "coil1_n"
t "std_ulogic"
o 17
suid 23,0
)
declText (MLText
uid 3192,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-1200,-90400"
st "coil1_n      : std_ulogic
"
)
)
*126 (Net
uid 3193,0
decl (Decl
n "coil1"
t "std_uLogic"
o 25
suid 24,0
)
declText (MLText
uid 3194,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,1800,-90400"
st "SIGNAL coil1        : std_uLogic
"
)
)
*127 (Net
uid 3199,0
decl (Decl
n "coil2_n"
t "std_uLogic"
o 18
suid 25,0
)
declText (MLText
uid 3200,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-1000,-90400"
st "coil2_n      : std_uLogic
"
)
)
*128 (Net
uid 3201,0
decl (Decl
n "coil3_n"
t "std_uLogic"
o 19
suid 26,0
)
declText (MLText
uid 3202,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-1000,-90400"
st "coil3_n      : std_uLogic
"
)
)
*129 (Net
uid 3203,0
decl (Decl
n "coil4_n"
t "std_uLogic"
o 20
suid 27,0
)
declText (MLText
uid 3204,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-1000,-90400"
st "coil4_n      : std_uLogic
"
)
)
*130 (Net
uid 3211,0
decl (Decl
n "coil2"
t "std_uLogic"
o 26
suid 28,0
)
declText (MLText
uid 3212,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,1800,-90400"
st "SIGNAL coil2        : std_uLogic
"
)
)
*131 (Net
uid 3217,0
decl (Decl
n "coil3"
t "std_uLogic"
o 27
suid 29,0
)
declText (MLText
uid 3218,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,1800,-90400"
st "SIGNAL coil3        : std_uLogic
"
)
)
*132 (Net
uid 3223,0
decl (Decl
n "coil4"
t "std_uLogic"
o 28
suid 30,0
)
declText (MLText
uid 3224,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,1800,-90400"
st "SIGNAL coil4        : std_uLogic
"
)
)
*133 (PortIoOut
uid 3296,0
shape (CompositeShape
uid 3297,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3298,0
sl 0
ro 270
xt "77500,-54375,79000,-53625"
)
(Line
uid 3299,0
sl 0
ro 270
xt "77000,-54000,77500,-54000"
pts [
"77000,-54000"
"77500,-54000"
]
)
]
)
tg (WTG
uid 3300,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3301,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "80000,-54700,92700,-53300"
st "LEDs_n : (1 TO 8)"
blo "80000,-53500"
tm "WireNameMgr"
)
s (Text
uid 3302,0
va (VaSet
font "Verdana,12,0"
)
xt "80000,-53300,80000,-53300"
blo "80000,-53300"
tm "SignalTypeMgr"
)
)
)
*134 (PortIoOut
uid 3361,0
shape (CompositeShape
uid 3362,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3363,0
sl 0
ro 270
xt "88500,-1375,90000,-625"
)
(Line
uid 3364,0
sl 0
ro 270
xt "88000,-1000,88500,-1000"
pts [
"88000,-1000"
"88500,-1000"
]
)
]
)
tg (WTG
uid 3365,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3366,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,-1700,98100,-300"
st "motorOn1"
blo "91000,-500"
tm "WireNameMgr"
)
s (Text
uid 3367,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,-300,91000,-300"
blo "91000,-300"
tm "SignalTypeMgr"
)
)
)
*135 (Net
uid 3368,0
decl (Decl
n "motorOn1"
t "std_ulogic"
o 21
suid 32,0
)
declText (MLText
uid 3369,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-300,-90400"
st "motorOn1     : std_ulogic
"
)
)
*136 (PortIoOut
uid 3383,0
shape (CompositeShape
uid 3384,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3385,0
sl 0
ro 270
xt "88500,625,90000,1375"
)
(Line
uid 3386,0
sl 0
ro 270
xt "88000,1000,88500,1000"
pts [
"88000,1000"
"88500,1000"
]
)
]
)
tg (WTG
uid 3387,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3388,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,300,98100,1700"
st "motorOn2"
blo "91000,1500"
tm "WireNameMgr"
)
s (Text
uid 3389,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,1700,91000,1700"
blo "91000,1700"
tm "SignalTypeMgr"
)
)
)
*137 (Net
uid 3396,0
decl (Decl
n "motorOn2"
t "std_ulogic"
o 22
suid 33,0
)
declText (MLText
uid 3397,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "-12000,-91400,-300,-90400"
st "motorOn2     : std_ulogic
"
)
)
*138 (Net
uid 3607,0
decl (Decl
n "LEDs_n"
t "std_ulogic_vector"
b "(1 TO 8)"
o 16
suid 34,0
)
declText (MLText
uid 3608,0
va (VaSet
isHidden 1
)
xt "-12000,-91400,10900,-90200"
st "LEDs_n       : std_ulogic_vector(1 TO 8)
"
)
)
*139 (SaComponent
uid 3613,0
optionalChildren [
*140 (CptPort
uid 3609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3610,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "79625,-3000,80375,-2250"
)
tg (CPTG
uid 3611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3612,0
va (VaSet
isHidden 1
)
xt "81000,-4000,85400,-2800"
st "logic_1"
blo "81000,-3000"
)
s (Text
uid 3622,0
va (VaSet
)
xt "81000,-3000,81000,-3000"
blo "81000,-3000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pu
uid 3614,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,-9000,82000,-3000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 3615,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
uid 3616,0
va (VaSet
font "Verdana,8,1"
)
xt "76910,-5300,80010,-4300"
st "gates"
blo "76910,-4500"
tm "BdLibraryNameMgr"
)
*142 (Text
uid 3617,0
va (VaSet
font "Verdana,8,1"
)
xt "76910,-4300,80410,-3300"
st "logic1"
blo "76910,-3500"
tm "CptNameMgr"
)
*143 (Text
uid 3618,0
va (VaSet
font "Verdana,8,1"
)
xt "76910,-3300,79110,-2300"
st "I16"
blo "76910,-2500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3619,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3620,0
text (MLText
uid 3621,0
va (VaSet
font "Verdana,8,0"
)
xt "77000,-400,77000,-400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*144 (SaComponent
uid 3623,0
optionalChildren [
*145 (CptPort
uid 3632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3633,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "74625,-3000,75375,-2250"
)
tg (CPTG
uid 3634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3635,0
va (VaSet
isHidden 1
)
xt "76000,-4000,80400,-2800"
st "logic_1"
blo "76000,-3000"
)
s (Text
uid 3636,0
va (VaSet
)
xt "76000,-3000,76000,-3000"
blo "76000,-3000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 3624,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,-9000,77000,-3000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 3625,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 3626,0
va (VaSet
font "Verdana,8,1"
)
xt "71910,-5300,75010,-4300"
st "gates"
blo "71910,-4500"
tm "BdLibraryNameMgr"
)
*147 (Text
uid 3627,0
va (VaSet
font "Verdana,8,1"
)
xt "71910,-4300,75410,-3300"
st "logic1"
blo "71910,-3500"
tm "CptNameMgr"
)
*148 (Text
uid 3628,0
va (VaSet
font "Verdana,8,1"
)
xt "71910,-3300,74110,-2300"
st "I17"
blo "71910,-2500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3629,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3630,0
text (MLText
uid 3631,0
va (VaSet
font "Verdana,8,0"
)
xt "72000,-400,72000,-400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*149 (SaComponent
uid 3901,0
optionalChildren [
*150 (CptPort
uid 3893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3894,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-62375,55000,-61625"
)
tg (CPTG
uid 3895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3896,0
va (VaSet
isHidden 1
)
xt "55000,-62300,57300,-61100"
st "in1"
blo "55000,-61300"
)
s (Text
uid 3910,0
va (VaSet
isHidden 1
)
xt "55000,-61300,55000,-61300"
blo "55000,-61300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*151 (CptPort
uid 3897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3898,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-62375,60750,-61625"
)
tg (CPTG
uid 3899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3900,0
va (VaSet
isHidden 1
)
xt "57000,-62300,60000,-61100"
st "out1"
ju 2
blo "60000,-61300"
)
s (Text
uid 3911,0
va (VaSet
isHidden 1
)
xt "60000,-61300,60000,-61300"
ju 2
blo "60000,-61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 3902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-65000,60000,-59000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 3903,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*152 (Text
uid 3904,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-66300,59010,-65300"
st "gates"
blo "55910,-65500"
tm "BdLibraryNameMgr"
)
*153 (Text
uid 3905,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-65300,62810,-64300"
st "bufferUlogic"
blo "55910,-64500"
tm "CptNameMgr"
)
*154 (Text
uid 3906,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-65300,58110,-64300"
st "I26"
blo "55910,-64500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3907,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3908,0
text (MLText
uid 3909,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-56400,69100,-55400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*155 (SaComponent
uid 3912,0
optionalChildren [
*156 (CptPort
uid 3921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3922,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-70375,55000,-69625"
)
tg (CPTG
uid 3923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3924,0
va (VaSet
isHidden 1
)
xt "55000,-70300,57300,-69100"
st "in1"
blo "55000,-69300"
)
s (Text
uid 3925,0
va (VaSet
isHidden 1
)
xt "55000,-69300,55000,-69300"
blo "55000,-69300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*157 (CptPort
uid 3926,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3927,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-70375,60750,-69625"
)
tg (CPTG
uid 3928,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3929,0
va (VaSet
isHidden 1
)
xt "57000,-70300,60000,-69100"
st "out1"
ju 2
blo "60000,-69300"
)
s (Text
uid 3930,0
va (VaSet
isHidden 1
)
xt "60000,-69300,60000,-69300"
ju 2
blo "60000,-69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 3913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-73000,60000,-67000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 3914,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
uid 3915,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-74300,59010,-73300"
st "gates"
blo "55910,-73500"
tm "BdLibraryNameMgr"
)
*159 (Text
uid 3916,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-73300,62810,-72300"
st "bufferUlogic"
blo "55910,-72500"
tm "CptNameMgr"
)
*160 (Text
uid 3917,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-73300,58110,-72300"
st "I27"
blo "55910,-72500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3918,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3919,0
text (MLText
uid 3920,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-64400,69100,-63400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*161 (SaComponent
uid 3992,0
optionalChildren [
*162 (CptPort
uid 4001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4002,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "4625,52000,5375,52750"
)
tg (CPTG
uid 4003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4004,0
va (VaSet
isHidden 1
)
xt "6000,51000,10400,52200"
st "logic_1"
blo "6000,52000"
)
s (Text
uid 4005,0
va (VaSet
)
xt "6000,52000,6000,52000"
blo "6000,52000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_1"
t "std_uLogic"
o 1
)
)
)
]
shape (Pu
uid 3993,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "2000,46000,7000,52000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 3994,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 3995,0
va (VaSet
font "Verdana,8,1"
)
xt "1910,49700,5010,50700"
st "gates"
blo "1910,50500"
tm "BdLibraryNameMgr"
)
*164 (Text
uid 3996,0
va (VaSet
font "Verdana,8,1"
)
xt "1910,50700,5410,51700"
st "logic1"
blo "1910,51500"
tm "CptNameMgr"
)
*165 (Text
uid 3997,0
va (VaSet
font "Verdana,8,1"
)
xt "1910,51700,4110,52700"
st "I28"
blo "1910,52500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3998,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3999,0
text (MLText
uid 4000,0
va (VaSet
font "Verdana,8,0"
)
xt "2000,54600,2000,54600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*166 (Net
uid 4012,0
decl (Decl
n "reset1"
t "std_ulogic"
o 30
suid 36,0
)
declText (MLText
uid 4013,0
va (VaSet
isHidden 1
)
xt "0,200,17900,1400"
st "SIGNAL reset1       : std_ulogic
"
)
)
*167 (PortIoIn
uid 4285,0
shape (CompositeShape
uid 4286,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4287,0
sl 0
ro 270
xt "-25000,15625,-23500,16375"
)
(Line
uid 4288,0
sl 0
ro 270
xt "-23500,16000,-23000,16000"
pts [
"-23500,16000"
"-23000,16000"
]
)
]
)
tg (WTG
uid 4289,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4290,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-33400,15300,-26000,16700"
st "button4_n"
ju 2
blo "-26000,16500"
tm "WireNameMgr"
)
s (Text
uid 4291,0
va (VaSet
)
xt "-33400,16700,-33400,16700"
ju 2
blo "-33400,16700"
tm "SignalTypeMgr"
)
)
)
*168 (SaComponent
uid 4292,0
optionalChildren [
*169 (CptPort
uid 4301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4302,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "-18750,15625,-18000,16375"
)
tg (CPTG
uid 4303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4304,0
va (VaSet
isHidden 1
)
xt "-18000,15500,-15700,16700"
st "in1"
blo "-18000,16500"
)
s (Text
uid 4305,0
va (VaSet
isHidden 1
)
xt "-18000,16500,-18000,16500"
blo "-18000,16500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*170 (CptPort
uid 4306,0
optionalChildren [
*171 (Circle
uid 4311,0
va (VaSet
fg "0,65535,0"
)
xt "-13000,15625,-12250,16375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4307,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "-12250,15625,-11500,16375"
)
tg (CPTG
uid 4308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4309,0
va (VaSet
isHidden 1
)
xt "-16250,15500,-13250,16700"
st "out1"
ju 2
blo "-13250,16500"
)
s (Text
uid 4310,0
va (VaSet
isHidden 1
)
xt "-13250,16500,-13250,16500"
ju 2
blo "-13250,16500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 4293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-18000,13000,-13000,19000"
)
showPorts 0
oxt "-850,0,8850,10000"
ttg (MlTextGroup
uid 4294,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
uid 4295,0
va (VaSet
isHidden 1
)
xt "-17090,11700,-13590,12900"
st "gates"
blo "-17090,12700"
tm "BdLibraryNameMgr"
)
*173 (Text
uid 4296,0
va (VaSet
isHidden 1
)
xt "-17090,12700,-12490,13900"
st "inverter"
blo "-17090,13700"
tm "CptNameMgr"
)
*174 (Text
uid 4297,0
va (VaSet
)
xt "-17090,12700,-14490,13900"
st "I29"
blo "-17090,13700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4298,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4299,0
text (MLText
uid 4300,0
va (VaSet
isHidden 1
)
xt "-18000,19400,-4600,20600"
st "delay = 1 ns    ( time ) "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "1 ns"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*175 (Net
uid 4363,0
decl (Decl
n "button4_n"
t "std_uLogic"
o 1
suid 39,0
)
declText (MLText
uid 4364,0
va (VaSet
isHidden 1
)
xt "0,0,14600,1200"
st "button4_n    : std_uLogic
"
)
)
*176 (Net
uid 4365,0
decl (Decl
n "button4"
t "std_uLogic"
o 23
suid 40,0
)
declText (MLText
uid 4366,0
va (VaSet
isHidden 1
)
xt "0,0,18500,1200"
st "SIGNAL button4      : std_uLogic
"
)
)
*177 (Net
uid 4454,0
decl (Decl
n "button4Synch"
t "std_uLogic"
o 24
suid 42,0
)
declText (MLText
uid 4455,0
va (VaSet
isHidden 1
)
xt "0,0,20100,1200"
st "SIGNAL button4Synch : std_uLogic
"
)
)
*178 (PortIoOut
uid 4502,0
shape (CompositeShape
uid 4503,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4504,0
sl 0
ro 270
xt "88500,35625,90000,36375"
)
(Line
uid 4505,0
sl 0
ro 270
xt "88000,36000,88500,36000"
pts [
"88000,36000"
"88500,36000"
]
)
]
)
tg (WTG
uid 4506,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4507,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,35300,99200,36700"
st "LCD_CS1_n"
blo "91000,36500"
tm "WireNameMgr"
)
s (Text
uid 4508,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,36700,91000,36700"
blo "91000,36700"
tm "SignalTypeMgr"
)
)
)
*179 (PortIoOut
uid 4509,0
shape (CompositeShape
uid 4510,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4511,0
sl 0
ro 270
xt "88500,37625,90000,38375"
)
(Line
uid 4512,0
sl 0
ro 270
xt "88000,38000,88500,38000"
pts [
"88000,38000"
"88500,38000"
]
)
]
)
tg (WTG
uid 4513,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4514,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,37300,97500,38700"
st "LCD_SCL"
blo "91000,38500"
tm "WireNameMgr"
)
s (Text
uid 4515,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,38700,91000,38700"
blo "91000,38700"
tm "SignalTypeMgr"
)
)
)
*180 (PortIoOut
uid 4516,0
shape (CompositeShape
uid 4517,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4518,0
sl 0
ro 270
xt "88500,39625,90000,40375"
)
(Line
uid 4519,0
sl 0
ro 270
xt "88000,40000,88500,40000"
pts [
"88000,40000"
"88500,40000"
]
)
]
)
tg (WTG
uid 4520,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4521,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,39300,96400,40700"
st "LCD_SI"
blo "91000,40500"
tm "WireNameMgr"
)
s (Text
uid 4522,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,40700,91000,40700"
blo "91000,40700"
tm "SignalTypeMgr"
)
)
)
*181 (PortIoOut
uid 4523,0
shape (CompositeShape
uid 4524,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4525,0
sl 0
ro 270
xt "88500,41625,90000,42375"
)
(Line
uid 4526,0
sl 0
ro 270
xt "88000,42000,88500,42000"
pts [
"88000,42000"
"88500,42000"
]
)
]
)
tg (WTG
uid 4527,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4528,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,41300,96700,42700"
st "LCD_A0"
blo "91000,42500"
tm "WireNameMgr"
)
s (Text
uid 4529,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,42700,91000,42700"
blo "91000,42700"
tm "SignalTypeMgr"
)
)
)
*182 (PortIoOut
uid 4530,0
shape (CompositeShape
uid 4531,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4532,0
sl 0
ro 270
xt "88500,43625,90000,44375"
)
(Line
uid 4533,0
sl 0
ro 270
xt "88000,44000,88500,44000"
pts [
"88000,44000"
"88500,44000"
]
)
]
)
tg (WTG
uid 4534,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4535,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "91000,43300,99000,44700"
st "LCD_RST_n"
blo "91000,44500"
tm "WireNameMgr"
)
s (Text
uid 4536,0
va (VaSet
font "Verdana,12,0"
)
xt "91000,44700,91000,44700"
blo "91000,44700"
tm "SignalTypeMgr"
)
)
)
*183 (Net
uid 4539,0
decl (Decl
n "LCD_SCL"
t "std_uLogic"
o 12
suid 49,0
)
declText (MLText
uid 4540,0
va (VaSet
isHidden 1
)
xt "0,0,15000,1200"
st "LCD_SCL      : std_uLogic
"
)
)
*184 (Net
uid 4541,0
decl (Decl
n "LCD_SI"
t "std_uLogic"
o 13
suid 50,0
)
declText (MLText
uid 4542,0
va (VaSet
isHidden 1
)
xt "0,0,14400,1200"
st "LCD_SI       : std_uLogic
"
)
)
*185 (Net
uid 4543,0
decl (Decl
n "LCD_A0"
t "std_uLogic"
o 9
suid 51,0
)
declText (MLText
uid 4544,0
va (VaSet
isHidden 1
)
xt "0,0,14700,1200"
st "LCD_A0       : std_uLogic
"
)
)
*186 (Net
uid 4687,0
decl (Decl
n "LCD_CS1_n"
t "std_uLogic"
o 10
suid 53,0
)
declText (MLText
uid 4688,0
va (VaSet
isHidden 1
)
xt "0,0,15700,1200"
st "LCD_CS1_n    : std_uLogic
"
)
)
*187 (Net
uid 4689,0
decl (Decl
n "LCD_RST_n"
t "std_uLogic"
o 11
suid 54,0
)
declText (MLText
uid 4690,0
va (VaSet
isHidden 1
)
xt "0,0,15600,1200"
st "LCD_RST_n    : std_uLogic
"
)
)
*188 (SaComponent
uid 5070,0
optionalChildren [
*189 (CptPort
uid 5079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5080,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-50375,55000,-49625"
)
tg (CPTG
uid 5081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5082,0
va (VaSet
isHidden 1
)
xt "55000,-50300,57300,-49100"
st "in1"
blo "55000,-49300"
)
s (Text
uid 5083,0
va (VaSet
isHidden 1
)
xt "55000,-49300,55000,-49300"
blo "55000,-49300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*190 (CptPort
uid 5084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5085,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-50375,60750,-49625"
)
tg (CPTG
uid 5086,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5087,0
va (VaSet
isHidden 1
)
xt "57000,-50300,60000,-49100"
st "out1"
ju 2
blo "60000,-49300"
)
s (Text
uid 5088,0
va (VaSet
isHidden 1
)
xt "60000,-49300,60000,-49300"
ju 2
blo "60000,-49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-53000,60000,-47000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5072,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*191 (Text
uid 5073,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-54300,59010,-53300"
st "gates"
blo "55910,-53500"
tm "BdLibraryNameMgr"
)
*192 (Text
uid 5074,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-53300,62810,-52300"
st "bufferUlogic"
blo "55910,-52500"
tm "CptNameMgr"
)
*193 (Text
uid 5075,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-53300,58110,-52300"
st "I31"
blo "55910,-52500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5076,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5077,0
text (MLText
uid 5078,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-44400,69100,-43400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*194 (SaComponent
uid 5089,0
optionalChildren [
*195 (CptPort
uid 5098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5099,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-42375,55000,-41625"
)
tg (CPTG
uid 5100,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5101,0
va (VaSet
isHidden 1
)
xt "55000,-42300,57300,-41100"
st "in1"
blo "55000,-41300"
)
s (Text
uid 5102,0
va (VaSet
isHidden 1
)
xt "55000,-41300,55000,-41300"
blo "55000,-41300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*196 (CptPort
uid 5103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5104,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-42375,60750,-41625"
)
tg (CPTG
uid 5105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5106,0
va (VaSet
isHidden 1
)
xt "57000,-42300,60000,-41100"
st "out1"
ju 2
blo "60000,-41300"
)
s (Text
uid 5107,0
va (VaSet
isHidden 1
)
xt "60000,-41300,60000,-41300"
ju 2
blo "60000,-41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-45000,60000,-39000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5091,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*197 (Text
uid 5092,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-46300,59010,-45300"
st "gates"
blo "55910,-45500"
tm "BdLibraryNameMgr"
)
*198 (Text
uid 5093,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-45300,62810,-44300"
st "bufferUlogic"
blo "55910,-44500"
tm "CptNameMgr"
)
*199 (Text
uid 5094,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-45300,58110,-44300"
st "I32"
blo "55910,-44500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5095,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5096,0
text (MLText
uid 5097,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-36400,69100,-35400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*200 (SaComponent
uid 5108,0
optionalChildren [
*201 (CptPort
uid 5117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5118,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-34375,55000,-33625"
)
tg (CPTG
uid 5119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5120,0
va (VaSet
isHidden 1
)
xt "55000,-34300,57300,-33100"
st "in1"
blo "55000,-33300"
)
s (Text
uid 5121,0
va (VaSet
isHidden 1
)
xt "55000,-33300,55000,-33300"
blo "55000,-33300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*202 (CptPort
uid 5122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5123,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-34375,60750,-33625"
)
tg (CPTG
uid 5124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5125,0
va (VaSet
isHidden 1
)
xt "57000,-34300,60000,-33100"
st "out1"
ju 2
blo "60000,-33300"
)
s (Text
uid 5126,0
va (VaSet
isHidden 1
)
xt "60000,-33300,60000,-33300"
ju 2
blo "60000,-33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-37000,60000,-31000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5110,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*203 (Text
uid 5111,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-38300,59010,-37300"
st "gates"
blo "55910,-37500"
tm "BdLibraryNameMgr"
)
*204 (Text
uid 5112,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-37300,62810,-36300"
st "bufferUlogic"
blo "55910,-36500"
tm "CptNameMgr"
)
*205 (Text
uid 5113,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-37300,58110,-36300"
st "I33"
blo "55910,-36500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5114,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5115,0
text (MLText
uid 5116,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-28400,69100,-27400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*206 (SaComponent
uid 5127,0
optionalChildren [
*207 (CptPort
uid 5136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5137,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-26375,55000,-25625"
)
tg (CPTG
uid 5138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5139,0
va (VaSet
isHidden 1
)
xt "55000,-26300,57300,-25100"
st "in1"
blo "55000,-25300"
)
s (Text
uid 5140,0
va (VaSet
isHidden 1
)
xt "55000,-25300,55000,-25300"
blo "55000,-25300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*208 (CptPort
uid 5141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5142,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-26375,60750,-25625"
)
tg (CPTG
uid 5143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5144,0
va (VaSet
isHidden 1
)
xt "57000,-26300,60000,-25100"
st "out1"
ju 2
blo "60000,-25300"
)
s (Text
uid 5145,0
va (VaSet
isHidden 1
)
xt "60000,-25300,60000,-25300"
ju 2
blo "60000,-25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-29000,60000,-23000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5129,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*209 (Text
uid 5130,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-30300,59010,-29300"
st "gates"
blo "55910,-29500"
tm "BdLibraryNameMgr"
)
*210 (Text
uid 5131,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-29300,62810,-28300"
st "bufferUlogic"
blo "55910,-28500"
tm "CptNameMgr"
)
*211 (Text
uid 5132,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-29300,58110,-28300"
st "I34"
blo "55910,-28500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5133,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5134,0
text (MLText
uid 5135,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-20400,69100,-19400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*212 (SaComponent
uid 5146,0
optionalChildren [
*213 (CptPort
uid 5155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5156,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-18375,55000,-17625"
)
tg (CPTG
uid 5157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5158,0
va (VaSet
isHidden 1
)
xt "55000,-18300,57300,-17100"
st "in1"
blo "55000,-17300"
)
s (Text
uid 5159,0
va (VaSet
isHidden 1
)
xt "55000,-17300,55000,-17300"
blo "55000,-17300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*214 (CptPort
uid 5160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5161,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-18375,60750,-17625"
)
tg (CPTG
uid 5162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5163,0
va (VaSet
isHidden 1
)
xt "57000,-18300,60000,-17100"
st "out1"
ju 2
blo "60000,-17300"
)
s (Text
uid 5164,0
va (VaSet
isHidden 1
)
xt "60000,-17300,60000,-17300"
ju 2
blo "60000,-17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-21000,60000,-15000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5148,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*215 (Text
uid 5149,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-22300,59010,-21300"
st "gates"
blo "55910,-21500"
tm "BdLibraryNameMgr"
)
*216 (Text
uid 5150,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-21300,62810,-20300"
st "bufferUlogic"
blo "55910,-20500"
tm "CptNameMgr"
)
*217 (Text
uid 5151,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-21300,58110,-20300"
st "I35"
blo "55910,-20500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5152,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5153,0
text (MLText
uid 5154,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-12400,69100,-11400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*218 (SaComponent
uid 5165,0
optionalChildren [
*219 (CptPort
uid 5174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5175,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-10375,55000,-9625"
)
tg (CPTG
uid 5176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5177,0
va (VaSet
isHidden 1
)
xt "55000,-10300,57300,-9100"
st "in1"
blo "55000,-9300"
)
s (Text
uid 5178,0
va (VaSet
isHidden 1
)
xt "55000,-9300,55000,-9300"
blo "55000,-9300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*220 (CptPort
uid 5179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5180,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-10375,60750,-9625"
)
tg (CPTG
uid 5181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5182,0
va (VaSet
isHidden 1
)
xt "57000,-10300,60000,-9100"
st "out1"
ju 2
blo "60000,-9300"
)
s (Text
uid 5183,0
va (VaSet
isHidden 1
)
xt "60000,-9300,60000,-9300"
ju 2
blo "60000,-9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-13000,60000,-7000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5167,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
uid 5168,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-14300,59010,-13300"
st "gates"
blo "55910,-13500"
tm "BdLibraryNameMgr"
)
*222 (Text
uid 5169,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-13300,62810,-12300"
st "bufferUlogic"
blo "55910,-12500"
tm "CptNameMgr"
)
*223 (Text
uid 5170,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-13300,58110,-12300"
st "I36"
blo "55910,-12500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5171,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5172,0
text (MLText
uid 5173,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,-4400,69100,-3400"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*224 (SaComponent
uid 5184,0
optionalChildren [
*225 (CptPort
uid 5193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5194,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,-2375,55000,-1625"
)
tg (CPTG
uid 5195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5196,0
va (VaSet
isHidden 1
)
xt "55000,-2300,57300,-1100"
st "in1"
blo "55000,-1300"
)
s (Text
uid 5197,0
va (VaSet
isHidden 1
)
xt "55000,-1300,55000,-1300"
blo "55000,-1300"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*226 (CptPort
uid 5198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5199,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,-2375,60750,-1625"
)
tg (CPTG
uid 5200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5201,0
va (VaSet
isHidden 1
)
xt "57000,-2300,60000,-1100"
st "out1"
ju 2
blo "60000,-1300"
)
s (Text
uid 5202,0
va (VaSet
isHidden 1
)
xt "60000,-1300,60000,-1300"
ju 2
blo "60000,-1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5185,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-5000,60000,1000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5186,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*227 (Text
uid 5187,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-6300,59010,-5300"
st "gates"
blo "55910,-5500"
tm "BdLibraryNameMgr"
)
*228 (Text
uid 5188,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,-5300,62810,-4300"
st "bufferUlogic"
blo "55910,-4500"
tm "CptNameMgr"
)
*229 (Text
uid 5189,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,-5300,58110,-4300"
st "I37"
blo "55910,-4500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5190,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5191,0
text (MLText
uid 5192,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,3600,69100,4600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*230 (SaComponent
uid 5203,0
optionalChildren [
*231 (CptPort
uid 5212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5213,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "54250,5625,55000,6375"
)
tg (CPTG
uid 5214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5215,0
va (VaSet
isHidden 1
)
xt "55000,5700,57300,6900"
st "in1"
blo "55000,6700"
)
s (Text
uid 5216,0
va (VaSet
isHidden 1
)
xt "55000,6700,55000,6700"
blo "55000,6700"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*232 (CptPort
uid 5217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5218,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "60000,5625,60750,6375"
)
tg (CPTG
uid 5219,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5220,0
va (VaSet
isHidden 1
)
xt "57000,5700,60000,6900"
st "out1"
ju 2
blo "60000,6700"
)
s (Text
uid 5221,0
va (VaSet
isHidden 1
)
xt "60000,6700,60000,6700"
ju 2
blo "60000,6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 5204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,3000,60000,9000"
)
showPorts 0
oxt "32000,15000,37000,21000"
ttg (MlTextGroup
uid 5205,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*233 (Text
uid 5206,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,1700,59010,2700"
st "gates"
blo "55910,2500"
tm "BdLibraryNameMgr"
)
*234 (Text
uid 5207,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "55910,2700,62810,3700"
st "bufferUlogic"
blo "55910,3500"
tm "CptNameMgr"
)
*235 (Text
uid 5208,0
va (VaSet
font "Verdana,8,1"
)
xt "55910,2700,58110,3700"
st "I38"
blo "55910,3500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5209,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5210,0
text (MLText
uid 5211,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "55000,11600,69100,12600"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*236 (SaComponent
uid 5522,0
optionalChildren [
*237 (CptPort
uid 5450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5451,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,43625,37000,44375"
)
tg (CPTG
uid 5452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5453,0
va (VaSet
)
xt "38000,43400,41400,44600"
st "clock"
blo "38000,44400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*238 (CptPort
uid 5454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5455,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,45625,37000,46375"
)
tg (CPTG
uid 5456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5457,0
va (VaSet
)
xt "38000,45400,41300,46600"
st "reset"
blo "38000,46400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*239 (CptPort
uid 5458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,25625,53750,26375"
)
tg (CPTG
uid 5460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5461,0
va (VaSet
)
xt "48800,25500,52000,26700"
st "coil1"
ju 2
blo "52000,26500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil1"
t "std_uLogic"
o 14
suid 3,0
)
)
)
*240 (CptPort
uid 5462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,25625,37000,26375"
)
tg (CPTG
uid 5464,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5465,0
va (VaSet
)
xt "38000,25400,42100,26600"
st "restart"
blo "38000,26400"
)
)
thePort (LogicalPort
decl (Decl
n "restart"
t "std_uLogic"
o 4
suid 4,0
)
)
)
*241 (CptPort
uid 5466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,27625,37000,28375"
)
tg (CPTG
uid 5468,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5469,0
va (VaSet
)
xt "38000,27400,41100,28600"
st "start"
blo "38000,28400"
)
)
thePort (LogicalPort
decl (Decl
n "start"
t "std_uLogic"
o 6
suid 5,0
)
)
)
*242 (CptPort
uid 5470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,29625,37000,30375"
)
tg (CPTG
uid 5472,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5473,0
va (VaSet
)
xt "38000,29400,40900,30600"
st "stop"
blo "38000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "stop"
t "std_uLogic"
o 7
suid 6,0
)
)
)
*243 (CptPort
uid 5474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,27625,53750,28375"
)
tg (CPTG
uid 5476,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5477,0
va (VaSet
)
xt "48800,27500,52000,28700"
st "coil2"
ju 2
blo "52000,28500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil2"
t "std_uLogic"
o 15
suid 7,0
)
)
)
*244 (CptPort
uid 5478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,29625,53750,30375"
)
tg (CPTG
uid 5480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5481,0
va (VaSet
)
xt "48800,29500,52000,30700"
st "coil3"
ju 2
blo "52000,30500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil3"
t "std_uLogic"
o 16
suid 8,0
)
)
)
*245 (CptPort
uid 5482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,31625,53750,32375"
)
tg (CPTG
uid 5484,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5485,0
va (VaSet
)
xt "48800,31500,52000,32700"
st "coil4"
ju 2
blo "52000,32500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil4"
t "std_uLogic"
o 17
suid 9,0
)
)
)
*246 (CptPort
uid 5486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,35625,37000,36375"
)
tg (CPTG
uid 5488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5489,0
va (VaSet
)
xt "38000,35300,42100,36500"
st "sensor"
blo "38000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "sensor"
t "std_uLogic"
o 5
suid 10,0
)
)
)
*247 (CptPort
uid 5490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,41625,37000,42375"
)
tg (CPTG
uid 5492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5493,0
va (VaSet
)
xt "38000,41400,43400,42600"
st "testMode"
blo "38000,42400"
)
)
thePort (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 8
suid 11,0
)
)
)
*248 (CptPort
uid 5494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5495,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44625,21250,45375,22000"
)
tg (CPTG
uid 5496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5497,0
va (VaSet
)
xt "43000,22000,47600,23200"
st "testOut"
blo "43000,23000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 18
suid 12,0
)
)
)
*249 (CptPort
uid 5498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,37625,53750,38375"
)
tg (CPTG
uid 5500,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5501,0
va (VaSet
)
xt "49200,37400,52000,38600"
st "SCL"
ju 2
blo "52000,38400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCL"
t "std_uLogic"
o 12
suid 2014,0
)
)
)
*250 (CptPort
uid 5502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,39625,53750,40375"
)
tg (CPTG
uid 5504,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5505,0
va (VaSet
)
xt "50100,39400,52000,40600"
st "SI"
ju 2
blo "52000,40400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SI"
t "std_uLogic"
o 13
suid 2015,0
)
)
)
*251 (CptPort
uid 5506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,41625,53750,42375"
)
tg (CPTG
uid 5508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5509,0
va (VaSet
)
xt "49800,41400,52000,42600"
st "A0"
ju 2
blo "52000,42400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "A0"
t "std_uLogic"
o 9
suid 2016,0
)
)
)
*252 (CptPort
uid 5510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36250,31625,37000,32375"
)
tg (CPTG
uid 5512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5513,0
va (VaSet
)
xt "38000,31400,42600,32600"
st "button4"
blo "38000,32400"
)
)
thePort (LogicalPort
decl (Decl
n "button4"
t "std_uLogic"
o 1
suid 2018,0
)
)
)
*253 (CptPort
uid 5514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,43625,53750,44375"
)
tg (CPTG
uid 5516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5517,0
va (VaSet
)
xt "48000,43400,52000,44600"
st "RST_n"
ju 2
blo "52000,44400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RST_n"
t "std_uLogic"
o 11
suid 2020,0
)
)
)
*254 (CptPort
uid 5518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53000,35625,53750,36375"
)
tg (CPTG
uid 5520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5521,0
va (VaSet
)
xt "47900,35400,52000,36600"
st "CS1_n"
ju 2
blo "52000,36400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "CS1_n"
t "std_uLogic"
o 10
suid 2021,0
)
)
)
]
shape (Rectangle
uid 5523,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "37000,22000,53000,48000"
)
oxt "39000,4000,55000,30000"
ttg (MlTextGroup
uid 5524,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*255 (Text
uid 5525,0
va (VaSet
font "Verdana,9,1"
)
xt "37100,47700,44700,48900"
st "Chronometer"
blo "37100,48700"
tm "BdLibraryNameMgr"
)
*256 (Text
uid 5526,0
va (VaSet
font "Verdana,9,1"
)
xt "37100,48900,44800,50100"
st "chronoCircuit"
blo "37100,49900"
tm "CptNameMgr"
)
*257 (Text
uid 5527,0
va (VaSet
font "Verdana,9,1"
)
xt "37100,50100,38800,51300"
st "I0"
blo "37100,51100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5528,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5529,0
text (MLText
uid 5530,0
va (VaSet
)
xt "37000,51200,64300,59600"
st "clockFrequency  = clockFrequency     ( real     )  
lcdSpiFrequency = lcdSpiFrequency    ( real     )  
pwmFrequency    = pwmFrequency       ( real     )  
stepFrequency   = stepFrequency      ( real     )  
amplitudeBitNb  = amplitudeBitNb     ( positive )  
testLineNb      = testLineNb         ( positive )  
holdAmplitude   = holdAmplitude      ( natural  )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "lcdSpiFrequency"
type "real"
value "lcdSpiFrequency"
)
(GiElement
name "pwmFrequency"
type "real"
value "pwmFrequency"
)
(GiElement
name "stepFrequency"
type "real"
value "stepFrequency"
)
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
(GiElement
name "testLineNb"
type "positive"
value "testLineNb"
)
(GiElement
name "holdAmplitude"
type "natural"
value "holdAmplitude"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*258 (SaComponent
uid 5596,0
optionalChildren [
*259 (CptPort
uid 5580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,-18375,3000,-17625"
)
tg (CPTG
uid 5582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5583,0
va (VaSet
)
xt "4000,-18600,7400,-17400"
st "clock"
blo "4000,-17600"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*260 (CptPort
uid 5584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,-16375,3000,-15625"
)
tg (CPTG
uid 5586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5587,0
va (VaSet
)
xt "4000,-16600,7300,-15400"
st "reset"
blo "4000,-15600"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*261 (CptPort
uid 5588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,-20375,3000,-19625"
)
tg (CPTG
uid 5590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5591,0
va (VaSet
)
xt "4000,-20600,7200,-19400"
st "input"
blo "4000,-19600"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "input"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*262 (CptPort
uid 5592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,-20375,15750,-19625"
)
tg (CPTG
uid 5594,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5595,0
va (VaSet
)
xt "7900,-20600,14000,-19400"
st "debounced"
ju 2
blo "14000,-19600"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "debounced"
t "std_ulogic"
o 4
suid 4,0
)
)
)
]
shape (Rectangle
uid 5597,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,-21000,15000,-13000"
)
oxt "31000,1000,43000,9000"
ttg (MlTextGroup
uid 5598,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*263 (Text
uid 5599,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,-17200,12900,-16200"
st "Common"
blo "8300,-16400"
tm "BdLibraryNameMgr"
)
*264 (Text
uid 5600,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,-16200,13400,-15200"
st "debounce"
blo "8300,-15400"
tm "CptNameMgr"
)
*265 (Text
uid 5601,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,-15200,10500,-14200"
st "I18"
blo "8300,-14400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5602,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5603,0
text (MLText
uid 5604,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,-12200,31500,-9000"
st "g_debounceTime             = debounceTime                ( time       )  
g_minConsecutiveStateCount = minConsecutiveStateCount    ( positive   )  
g_clockFrequency           = clockFrequency              ( real       )  
g_activeState              = '1'                         ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "g_debounceTime"
type "time"
value "debounceTime"
)
(GiElement
name "g_minConsecutiveStateCount"
type "positive"
value "minConsecutiveStateCount"
)
(GiElement
name "g_clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "g_activeState"
type "std_ulogic"
value "'1'"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*266 (SaComponent
uid 5663,0
optionalChildren [
*267 (CptPort
uid 5672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,-6375,3000,-5625"
)
tg (CPTG
uid 5674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5675,0
va (VaSet
)
xt "4000,-6600,7400,-5400"
st "clock"
blo "4000,-5600"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*268 (CptPort
uid 5676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,-4375,3000,-3625"
)
tg (CPTG
uid 5678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5679,0
va (VaSet
)
xt "4000,-4600,7300,-3400"
st "reset"
blo "4000,-3600"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 2
)
)
)
*269 (CptPort
uid 5680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,-8375,3000,-7625"
)
tg (CPTG
uid 5682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5683,0
va (VaSet
)
xt "4000,-8600,7200,-7400"
st "input"
blo "4000,-7600"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "input"
t "std_ulogic"
o 3
)
)
)
*270 (CptPort
uid 5684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,-8375,15750,-7625"
)
tg (CPTG
uid 5686,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5687,0
va (VaSet
)
xt "7900,-8600,14000,-7400"
st "debounced"
ju 2
blo "14000,-7600"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "debounced"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 5664,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,-9000,15000,-1000"
)
oxt "31000,1000,43000,9000"
ttg (MlTextGroup
uid 5665,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*271 (Text
uid 5666,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,-5200,12900,-4200"
st "Common"
blo "8300,-4400"
tm "BdLibraryNameMgr"
)
*272 (Text
uid 5667,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,-4200,13400,-3200"
st "debounce"
blo "8300,-3400"
tm "CptNameMgr"
)
*273 (Text
uid 5668,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,-3200,10500,-2200"
st "I19"
blo "8300,-2400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5669,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5670,0
text (MLText
uid 5671,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,-200,31500,3000"
st "g_debounceTime             = debounceTime                ( time       )  
g_minConsecutiveStateCount = minConsecutiveStateCount    ( positive   )  
g_clockFrequency           = clockFrequency              ( real       )  
g_activeState              = '1'                         ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "g_debounceTime"
type "time"
value "debounceTime"
)
(GiElement
name "g_minConsecutiveStateCount"
type "positive"
value "minConsecutiveStateCount"
)
(GiElement
name "g_clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "g_activeState"
type "std_ulogic"
value "'1'"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*274 (SaComponent
uid 5688,0
optionalChildren [
*275 (CptPort
uid 5697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,5625,3000,6375"
)
tg (CPTG
uid 5699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5700,0
va (VaSet
)
xt "4000,5400,7400,6600"
st "clock"
blo "4000,6400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*276 (CptPort
uid 5701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,7625,3000,8375"
)
tg (CPTG
uid 5703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5704,0
va (VaSet
)
xt "4000,7400,7300,8600"
st "reset"
blo "4000,8400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 2
)
)
)
*277 (CptPort
uid 5705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,3625,3000,4375"
)
tg (CPTG
uid 5707,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5708,0
va (VaSet
)
xt "4000,3400,7200,4600"
st "input"
blo "4000,4400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "input"
t "std_ulogic"
o 3
)
)
)
*278 (CptPort
uid 5709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,3625,15750,4375"
)
tg (CPTG
uid 5711,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5712,0
va (VaSet
)
xt "7900,3400,14000,4600"
st "debounced"
ju 2
blo "14000,4400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "debounced"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 5689,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,3000,15000,11000"
)
oxt "31000,1000,43000,9000"
ttg (MlTextGroup
uid 5690,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*279 (Text
uid 5691,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,6800,12900,7800"
st "Common"
blo "8300,7600"
tm "BdLibraryNameMgr"
)
*280 (Text
uid 5692,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,7800,13400,8800"
st "debounce"
blo "8300,8600"
tm "CptNameMgr"
)
*281 (Text
uid 5693,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,8800,10500,9800"
st "I20"
blo "8300,9600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5694,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5695,0
text (MLText
uid 5696,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,11800,31500,15000"
st "g_debounceTime             = debounceTime                ( time       )  
g_minConsecutiveStateCount = minConsecutiveStateCount    ( positive   )  
g_clockFrequency           = clockFrequency              ( real       )  
g_activeState              = '1'                         ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "g_debounceTime"
type "time"
value "debounceTime"
)
(GiElement
name "g_minConsecutiveStateCount"
type "positive"
value "minConsecutiveStateCount"
)
(GiElement
name "g_clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "g_activeState"
type "std_ulogic"
value "'1'"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*282 (SaComponent
uid 5713,0
optionalChildren [
*283 (CptPort
uid 5722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,17625,3000,18375"
)
tg (CPTG
uid 5724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5725,0
va (VaSet
)
xt "4000,17400,7400,18600"
st "clock"
blo "4000,18400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*284 (CptPort
uid 5726,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5727,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,19625,3000,20375"
)
tg (CPTG
uid 5728,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5729,0
va (VaSet
)
xt "4000,19400,7300,20600"
st "reset"
blo "4000,20400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 2
)
)
)
*285 (CptPort
uid 5730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,15625,3000,16375"
)
tg (CPTG
uid 5732,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5733,0
va (VaSet
)
xt "4000,15400,7200,16600"
st "input"
blo "4000,16400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "input"
t "std_ulogic"
o 3
)
)
)
*286 (CptPort
uid 5734,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5735,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,15625,15750,16375"
)
tg (CPTG
uid 5736,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5737,0
va (VaSet
)
xt "7900,15400,14000,16600"
st "debounced"
ju 2
blo "14000,16400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "debounced"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 5714,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,15000,15000,23000"
)
oxt "31000,1000,43000,9000"
ttg (MlTextGroup
uid 5715,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*287 (Text
uid 5716,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,18800,12900,19800"
st "Common"
blo "8300,19600"
tm "BdLibraryNameMgr"
)
*288 (Text
uid 5717,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,19800,13400,20800"
st "debounce"
blo "8300,20600"
tm "CptNameMgr"
)
*289 (Text
uid 5718,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,20800,10500,21800"
st "I21"
blo "8300,21600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5719,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5720,0
text (MLText
uid 5721,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,23800,31500,27000"
st "g_debounceTime             = debounceTime                ( time       )  
g_minConsecutiveStateCount = minConsecutiveStateCount    ( positive   )  
g_clockFrequency           = clockFrequency              ( real       )  
g_activeState              = '1'                         ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "g_debounceTime"
type "time"
value "debounceTime"
)
(GiElement
name "g_minConsecutiveStateCount"
type "positive"
value "minConsecutiveStateCount"
)
(GiElement
name "g_clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "g_activeState"
type "std_ulogic"
value "'1'"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*290 (SaComponent
uid 5738,0
optionalChildren [
*291 (CptPort
uid 5747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5748,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,31625,3000,32375"
)
tg (CPTG
uid 5749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5750,0
va (VaSet
)
xt "4000,31400,7400,32600"
st "clock"
blo "4000,32400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*292 (CptPort
uid 5751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,33625,3000,34375"
)
tg (CPTG
uid 5753,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5754,0
va (VaSet
)
xt "4000,33400,7300,34600"
st "reset"
blo "4000,34400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 2
)
)
)
*293 (CptPort
uid 5755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "2250,29625,3000,30375"
)
tg (CPTG
uid 5757,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5758,0
va (VaSet
)
xt "4000,29400,7200,30600"
st "input"
blo "4000,30400"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "input"
t "std_ulogic"
o 3
)
)
)
*294 (CptPort
uid 5759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "15000,29625,15750,30375"
)
tg (CPTG
uid 5761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5762,0
va (VaSet
)
xt "7900,29400,14000,30600"
st "debounced"
ju 2
blo "14000,30400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "debounced"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 5739,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "3000,29000,15000,37000"
)
oxt "31000,1000,43000,9000"
ttg (MlTextGroup
uid 5740,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*295 (Text
uid 5741,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,32800,12900,33800"
st "Common"
blo "8300,33600"
tm "BdLibraryNameMgr"
)
*296 (Text
uid 5742,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,33800,13400,34800"
st "debounce"
blo "8300,34600"
tm "CptNameMgr"
)
*297 (Text
uid 5743,0
va (VaSet
font "Verdana,8,1"
)
xt "8300,34800,10500,35800"
st "I22"
blo "8300,35600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5744,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5745,0
text (MLText
uid 5746,0
va (VaSet
font "Courier New,8,0"
)
xt "-7000,37800,31500,41000"
st "g_debounceTime             = debounceTime                ( time       )  
g_minConsecutiveStateCount = minConsecutiveStateCount    ( positive   )  
g_clockFrequency           = clockFrequency              ( real       )  
g_activeState              = '1'                         ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "g_debounceTime"
type "time"
value "debounceTime"
)
(GiElement
name "g_minConsecutiveStateCount"
type "positive"
value "minConsecutiveStateCount"
)
(GiElement
name "g_clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "g_activeState"
type "std_ulogic"
value "'1'"
)
]
)
ordering 1
connectByName 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*298 (Wire
uid 1317,0
shape (OrthoPolyLine
uid 1318,0
va (VaSet
vasetType 3
)
xt "-3000,63000,2000,63000"
pts [
"2000,63000"
"-3000,63000"
]
)
start &18
end &14
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
font "Verdana,12,0"
)
xt "-4000,61600,1700,63000"
st "reset_n"
blo "-4000,62800"
tm "WireNameMgr"
)
)
on &15
)
*299 (Wire
uid 1327,0
shape (OrthoPolyLine
uid 1328,0
va (VaSet
vasetType 3
)
xt "-3000,44000,36250,44000"
pts [
"36250,44000"
"-3000,44000"
]
)
start &237
end &13
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1332,0
va (VaSet
font "Verdana,12,0"
)
xt "-3000,42600,800,44000"
st "clock"
blo "-3000,43800"
tm "WireNameMgr"
)
)
on &1
)
*300 (Wire
uid 1625,0
shape (OrthoPolyLine
uid 1626,0
va (VaSet
vasetType 3
)
xt "24750,46000,36250,53000"
pts [
"36250,46000"
"28000,46000"
"28000,53000"
"24750,53000"
]
)
start &238
end &54
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1630,0
va (VaSet
font "Verdana,12,0"
)
xt "27000,44600,35600,46000"
st "resetSynch"
blo "27000,45800"
tm "WireNameMgr"
)
)
on &51
)
*301 (Wire
uid 2137,0
shape (OrthoPolyLine
uid 2138,0
va (VaSet
vasetType 3
)
xt "-3000,42000,36250,42000"
pts [
"36250,42000"
"-3000,42000"
]
)
start &247
end &31
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2142,0
va (VaSet
font "Verdana,12,0"
)
xt "-3000,40600,3700,42000"
st "testMode"
blo "-3000,41800"
tm "WireNameMgr"
)
)
on &24
)
*302 (Wire
uid 2145,0
shape (OrthoPolyLine
uid 2146,0
va (VaSet
vasetType 3
)
xt "-23000,4000,-18000,4000"
pts [
"-18000,4000"
"-23000,4000"
]
)
start &81
end &30
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2150,0
va (VaSet
font "Verdana,12,0"
)
xt "-24000,2600,-18800,4000"
st "stop_n"
blo "-24000,3800"
tm "WireNameMgr"
)
)
on &96
)
*303 (Wire
uid 2153,0
shape (OrthoPolyLine
uid 2154,0
va (VaSet
vasetType 3
)
xt "-23000,-8000,-18000,-8000"
pts [
"-18000,-8000"
"-23000,-8000"
]
)
start &88
end &29
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2158,0
va (VaSet
font "Verdana,12,0"
)
xt "-24000,-9400,-18600,-8000"
st "start_n"
blo "-24000,-8200"
tm "WireNameMgr"
)
)
on &95
)
*304 (Wire
uid 2161,0
shape (OrthoPolyLine
uid 2162,0
va (VaSet
vasetType 3
)
xt "-23000,-20000,-18000,-20000"
pts [
"-18000,-20000"
"-23000,-20000"
]
)
start &74
end &28
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2166,0
va (VaSet
font "Verdana,12,0"
)
xt "-24000,-21400,-17300,-20000"
st "restart_n"
blo "-24000,-20200"
tm "WireNameMgr"
)
)
on &94
)
*305 (Wire
uid 2238,0
shape (OrthoPolyLine
uid 2239,0
va (VaSet
vasetType 3
)
xt "-7000,-18000,2250,-18000"
pts [
"2250,-18000"
"-7000,-18000"
]
)
start &259
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2245,0
va (VaSet
font "Verdana,12,0"
)
xt "-6000,-19400,-2200,-18000"
st "clock"
blo "-6000,-18200"
tm "WireNameMgr"
)
)
on &1
)
*306 (Wire
uid 2256,0
shape (OrthoPolyLine
uid 2257,0
va (VaSet
vasetType 3
)
xt "15750,-20000,36250,26000"
pts [
"15750,-20000"
"33000,-20000"
"33000,26000"
"36250,26000"
]
)
start &262
end &240
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2259,0
va (VaSet
font "Verdana,12,0"
)
xt "18000,-21400,27600,-20000"
st "restartSynch"
blo "18000,-20200"
tm "WireNameMgr"
)
)
on &32
)
*307 (Wire
uid 2302,0
shape (OrthoPolyLine
uid 2303,0
va (VaSet
vasetType 3
)
xt "15750,-8000,36250,28000"
pts [
"15750,-8000"
"31000,-8000"
"31000,28000"
"36250,28000"
]
)
start &270
end &241
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2305,0
va (VaSet
font "Verdana,12,0"
)
xt "18000,-9400,26300,-8000"
st "startSynch"
blo "18000,-8200"
tm "WireNameMgr"
)
)
on &33
)
*308 (Wire
uid 2346,0
shape (OrthoPolyLine
uid 2347,0
va (VaSet
vasetType 3
)
xt "15750,4000,36250,30000"
pts [
"15750,4000"
"30000,4000"
"30000,30000"
"36250,30000"
]
)
start &278
end &242
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2349,0
va (VaSet
font "Verdana,12,0"
)
xt "18000,2600,25300,4000"
st "stopSynch"
blo "18000,3800"
tm "WireNameMgr"
)
)
on &34
)
*309 (Wire
uid 2387,0
shape (OrthoPolyLine
uid 2388,0
va (VaSet
vasetType 3
)
xt "-12250,30000,2250,30000"
pts [
"2250,30000"
"-12250,30000"
]
)
start &293
end &62
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2390,0
va (VaSet
font "Verdana,12,0"
)
xt "-10000,28600,-4900,30000"
st "sensor"
blo "-10000,29800"
tm "WireNameMgr"
)
)
on &36
)
*310 (Wire
uid 2407,0
shape (OrthoPolyLine
uid 2408,0
va (VaSet
vasetType 3
)
xt "15750,30000,36250,36000"
pts [
"36250,36000"
"26000,36000"
"26000,30000"
"15750,30000"
]
)
start &246
end &294
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2410,0
va (VaSet
font "Verdana,12,0"
)
xt "17000,28600,26600,30000"
st "sensorSynch"
blo "17000,29800"
tm "WireNameMgr"
)
)
on &37
)
*311 (Wire
uid 2415,0
shape (OrthoPolyLine
uid 2416,0
va (VaSet
vasetType 3
)
xt "78750,32000,88000,32000"
pts [
"78750,32000"
"88000,32000"
]
)
start &99
end &41
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2420,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,30600,89200,32000"
st "coil4_n"
blo "84000,31800"
tm "WireNameMgr"
)
)
on &129
)
*312 (Wire
uid 2423,0
shape (OrthoPolyLine
uid 2424,0
va (VaSet
vasetType 3
)
xt "78750,26000,88000,26000"
pts [
"78750,26000"
"88000,26000"
]
)
start &106
end &40
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2428,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,24600,89200,26000"
st "coil3_n"
blo "84000,25800"
tm "WireNameMgr"
)
)
on &128
)
*313 (Wire
uid 2431,0
shape (OrthoPolyLine
uid 2432,0
va (VaSet
vasetType 3
)
xt "78750,20000,88000,20000"
pts [
"78750,20000"
"88000,20000"
]
)
start &113
end &39
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2436,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,18600,89200,20000"
st "coil2_n"
blo "84000,19800"
tm "WireNameMgr"
)
)
on &127
)
*314 (Wire
uid 2439,0
shape (OrthoPolyLine
uid 2440,0
va (VaSet
vasetType 3
)
xt "78750,14000,88000,14000"
pts [
"78750,14000"
"88000,14000"
]
)
start &120
end &38
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2443,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2444,0
va (VaSet
font "Verdana,12,0"
)
xt "84000,12600,89200,14000"
st "coil1_n"
blo "84000,13800"
tm "WireNameMgr"
)
)
on &125
)
*315 (Wire
uid 2499,0
shape (OrthoPolyLine
uid 2500,0
va (VaSet
vasetType 3
)
xt "5000,57000,10000,57000"
pts [
"10000,57000"
"5000,57000"
]
)
start &44
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2504,0
va (VaSet
font "Verdana,12,0"
)
xt "5000,55600,8800,57000"
st "clock"
blo "5000,56800"
tm "WireNameMgr"
)
)
on &1
)
*316 (Wire
uid 2517,0
shape (OrthoPolyLine
uid 2518,0
va (VaSet
vasetType 3
)
xt "7750,59000,13000,63000"
pts [
"7750,63000"
"13000,63000"
"13000,59000"
]
)
start &19
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2520,0
va (VaSet
font "Verdana,12,0"
)
xt "9000,61600,13100,63000"
st "reset"
blo "9000,62800"
tm "WireNameMgr"
)
)
on &16
)
*317 (Wire
uid 2598,0
shape (OrthoPolyLine
uid 2599,0
va (VaSet
vasetType 3
)
xt "16000,53000,19000,53000"
pts [
"16000,53000"
"19000,53000"
]
)
start &47
end &53
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 2600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2601,0
va (VaSet
font "Verdana,12,0"
)
xt "13000,51600,23200,53000"
st "resetSynch_n"
blo "13000,52800"
tm "WireNameMgr"
)
)
on &59
)
*318 (Wire
uid 2646,0
shape (OrthoPolyLine
uid 2647,0
va (VaSet
vasetType 3
)
xt "-23000,30000,-18000,30000"
pts [
"-23000,30000"
"-18000,30000"
]
)
start &35
end &61
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 2648,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2649,0
va (VaSet
font "Verdana,12,0"
)
xt "-24000,28600,-17300,30000"
st "sensor_n"
blo "-24000,29800"
tm "WireNameMgr"
)
s (Text
uid 2672,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-24000,30000,-24000,30000"
blo "-24000,30000"
tm "SignalTypeMgr"
)
)
on &67
)
*319 (Wire
uid 2680,0
shape (OrthoPolyLine
uid 2681,0
va (VaSet
vasetType 3
)
xt "60000,-70000,77000,-70000"
pts [
"60000,-70000"
"77000,-70000"
]
)
start &157
end &68
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2685,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,-71400,77000,-70000"
st "LED1"
blo "73000,-70200"
tm "WireNameMgr"
)
)
on &69
)
*320 (Wire
uid 2695,0
shape (OrthoPolyLine
uid 2696,0
va (VaSet
vasetType 3
)
xt "60000,-62000,77000,-62000"
pts [
"60000,-62000"
"77000,-62000"
]
)
start &151
end &70
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2700,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,-63400,77000,-62000"
st "LED2"
blo "73000,-62200"
tm "WireNameMgr"
)
)
on &71
)
*321 (Wire
uid 2786,0
optionalChildren [
*322 (Ripper
uid 3801,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-48985"
"46000,-49985"
]
uid 3802,0
va (VaSet
vasetType 3
)
xt "45000,-49985,46000,-48985"
)
)
*323 (Ripper
uid 3807,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-40985"
"46000,-41985"
]
uid 3808,0
va (VaSet
vasetType 3
)
xt "45000,-41985,46000,-40985"
)
)
*324 (Ripper
uid 3813,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-32985"
"46000,-33985"
]
uid 3814,0
va (VaSet
vasetType 3
)
xt "45000,-33985,46000,-32985"
)
)
*325 (Ripper
uid 3819,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-24985"
"46000,-25985"
]
uid 3820,0
va (VaSet
vasetType 3
)
xt "45000,-25985,46000,-24985"
)
)
*326 (Ripper
uid 3825,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-16985"
"46000,-17985"
]
uid 3826,0
va (VaSet
vasetType 3
)
xt "45000,-17985,46000,-16985"
)
)
*327 (Ripper
uid 3831,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-8985"
"46000,-9985"
]
uid 3832,0
va (VaSet
vasetType 3
)
xt "45000,-9985,46000,-8985"
)
)
*328 (Ripper
uid 3837,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-985"
"46000,-1985"
]
uid 3838,0
va (VaSet
vasetType 3
)
xt "45000,-1985,46000,-985"
)
)
*329 (Ripper
uid 3843,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,7000"
"46000,6000"
]
uid 3844,0
va (VaSet
vasetType 3
)
xt "45000,6000,46000,7000"
)
)
*330 (Ripper
uid 3935,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-68985"
"46000,-69985"
]
uid 3936,0
va (VaSet
vasetType 3
)
xt "45000,-69985,46000,-68985"
)
)
*331 (Ripper
uid 3941,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"45000,-60985"
"46000,-61985"
]
uid 3942,0
va (VaSet
vasetType 3
)
xt "45000,-61985,46000,-60985"
)
)
]
shape (OrthoPolyLine
uid 2787,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,-74000,45000,21250"
pts [
"45000,21250"
"45000,-74000"
]
)
start &248
sat 32
eat 16
sty 1
stc 0
sf 1
si 0
tg (WTG
uid 2790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2791,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "43600,14450,45000,20050"
st "testOut"
blo "44800,20050"
tm "WireNameMgr"
)
)
on &72
)
*332 (Wire
uid 3020,0
shape (OrthoPolyLine
uid 3021,0
va (VaSet
vasetType 3
)
xt "-12250,-20000,2250,-20000"
pts [
"-12250,-20000"
"2250,-20000"
]
)
start &75
end &261
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 3022,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3023,0
va (VaSet
font "Verdana,12,0"
)
xt "-11000,-21400,-5900,-20000"
st "restart"
blo "-11000,-20200"
tm "WireNameMgr"
)
s (Text
uid 3108,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-11000,-20000,-11000,-20000"
blo "-11000,-20000"
tm "SignalTypeMgr"
)
)
on &27
)
*333 (Wire
uid 3066,0
shape (OrthoPolyLine
uid 3067,0
va (VaSet
vasetType 3
)
xt "-12250,-8000,2250,-8000"
pts [
"-12250,-8000"
"2250,-8000"
]
)
start &89
end &269
es 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 3068,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3069,0
va (VaSet
font "Verdana,12,0"
)
xt "-11000,-9400,-7200,-8000"
st "start"
blo "-11000,-8200"
tm "WireNameMgr"
)
s (Text
uid 3109,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-11000,-8000,-11000,-8000"
blo "-11000,-8000"
tm "SignalTypeMgr"
)
)
on &26
)
*334 (Wire
uid 3072,0
shape (OrthoPolyLine
uid 3073,0
va (VaSet
vasetType 3
)
xt "-12250,4000,2250,4000"
pts [
"-12250,4000"
"2250,4000"
]
)
start &82
end &277
es 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 3074,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3075,0
va (VaSet
font "Verdana,12,0"
)
xt "-11000,2600,-7400,4000"
st "stop"
blo "-11000,3800"
tm "WireNameMgr"
)
s (Text
uid 3110,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-11000,4000,-11000,4000"
blo "-11000,4000"
tm "SignalTypeMgr"
)
)
on &25
)
*335 (Wire
uid 3195,0
shape (OrthoPolyLine
uid 3196,0
va (VaSet
vasetType 3
)
xt "53750,14000,73000,26000"
pts [
"53750,26000"
"61000,26000"
"61000,14000"
"73000,14000"
]
)
start &239
end &119
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 3197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3198,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,24600,57600,26000"
st "coil1"
blo "54000,25800"
tm "WireNameMgr"
)
)
on &126
)
*336 (Wire
uid 3213,0
shape (OrthoPolyLine
uid 3214,0
va (VaSet
vasetType 3
)
xt "53750,20000,73000,28000"
pts [
"53750,28000"
"62000,28000"
"62000,20000"
"73000,20000"
]
)
start &243
end &112
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 3215,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3216,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,26600,57600,28000"
st "coil2"
blo "54000,27800"
tm "WireNameMgr"
)
)
on &130
)
*337 (Wire
uid 3219,0
shape (OrthoPolyLine
uid 3220,0
va (VaSet
vasetType 3
)
xt "53750,26000,73000,30000"
pts [
"53750,30000"
"63000,30000"
"63000,26000"
"73000,26000"
]
)
start &244
end &105
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 3221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3222,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,28600,57600,30000"
st "coil3"
blo "54000,29800"
tm "WireNameMgr"
)
)
on &131
)
*338 (Wire
uid 3225,0
shape (OrthoPolyLine
uid 3226,0
va (VaSet
vasetType 3
)
xt "53750,32000,73000,32000"
pts [
"53750,32000"
"73000,32000"
]
)
start &245
end &98
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 3227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3228,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,30600,57600,32000"
st "coil4"
blo "54000,31800"
tm "WireNameMgr"
)
)
on &132
)
*339 (Wire
uid 3288,0
optionalChildren [
*340 (Ripper
uid 3849,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-51000"
"68000,-50000"
]
uid 3850,0
va (VaSet
vasetType 3
)
xt "68000,-51000,69000,-50000"
)
)
*341 (Ripper
uid 3855,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-43000"
"68000,-42000"
]
uid 3856,0
va (VaSet
vasetType 3
)
xt "68000,-43000,69000,-42000"
)
)
*342 (Ripper
uid 3861,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-35000"
"68000,-34000"
]
uid 3862,0
va (VaSet
vasetType 3
)
xt "68000,-35000,69000,-34000"
)
)
*343 (Ripper
uid 3867,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-27000"
"68000,-26000"
]
uid 3868,0
va (VaSet
vasetType 3
)
xt "68000,-27000,69000,-26000"
)
)
*344 (Ripper
uid 3873,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-19000"
"68000,-18000"
]
uid 3874,0
va (VaSet
vasetType 3
)
xt "68000,-19000,69000,-18000"
)
)
*345 (Ripper
uid 3879,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-11000"
"68000,-10000"
]
uid 3880,0
va (VaSet
vasetType 3
)
xt "68000,-11000,69000,-10000"
)
)
*346 (Ripper
uid 3885,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,-3000"
"68000,-2000"
]
uid 3886,0
va (VaSet
vasetType 3
)
xt "68000,-3000,69000,-2000"
)
)
*347 (Ripper
uid 3891,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"69000,5000"
"68000,6000"
]
uid 3892,0
va (VaSet
vasetType 3
)
xt "68000,5000,69000,6000"
)
)
]
shape (OrthoPolyLine
uid 3289,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69000,-54000,77000,10000"
pts [
"69000,10000"
"69000,-54000"
"77000,-54000"
]
)
end &133
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3295,0
va (VaSet
font "Verdana,12,0"
)
xt "72000,-55400,77500,-54000"
st "LEDs_n"
blo "72000,-54200"
tm "WireNameMgr"
)
)
on &138
)
*348 (Wire
uid 3353,0
shape (OrthoPolyLine
uid 3354,0
va (VaSet
vasetType 3
)
xt "80000,-3000,88000,-1000"
pts [
"80000,-3000"
"80000,-1000"
"88000,-1000"
]
)
start &140
end &134
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3360,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,-2400,89100,-1000"
st "motorOn1"
blo "82000,-1200"
tm "WireNameMgr"
)
)
on &135
)
*349 (Wire
uid 3390,0
shape (OrthoPolyLine
uid 3391,0
va (VaSet
vasetType 3
)
xt "75000,-3000,88000,1000"
pts [
"75000,-3000"
"75000,1000"
"88000,1000"
]
)
start &145
end &136
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3395,0
va (VaSet
font "Verdana,12,0"
)
xt "81000,-400,88100,1000"
st "motorOn2"
blo "81000,800"
tm "WireNameMgr"
)
)
on &137
)
*350 (Wire
uid 3797,0
shape (OrthoPolyLine
uid 3798,0
va (VaSet
vasetType 3
)
xt "46000,-50000,55000,-49985"
pts [
"55000,-50000"
"52000,-50000"
"52000,-49985"
"46000,-49985"
]
)
start &189
end &322
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3800,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-51400,56200,-50000"
st "testOut(1)"
blo "48000,-50200"
tm "WireNameMgr"
)
)
on &72
)
*351 (Wire
uid 3803,0
shape (OrthoPolyLine
uid 3804,0
va (VaSet
vasetType 3
)
xt "46000,-42000,55000,-41985"
pts [
"55000,-42000"
"52000,-42000"
"52000,-41985"
"46000,-41985"
]
)
start &195
end &323
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3806,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-43400,56200,-42000"
st "testOut(2)"
blo "48000,-42200"
tm "WireNameMgr"
)
)
on &72
)
*352 (Wire
uid 3809,0
shape (OrthoPolyLine
uid 3810,0
va (VaSet
vasetType 3
)
xt "46000,-34000,55000,-33985"
pts [
"55000,-34000"
"52000,-34000"
"52000,-33985"
"46000,-33985"
]
)
start &201
end &324
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3812,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-35400,56200,-34000"
st "testOut(3)"
blo "48000,-34200"
tm "WireNameMgr"
)
)
on &72
)
*353 (Wire
uid 3815,0
shape (OrthoPolyLine
uid 3816,0
va (VaSet
vasetType 3
)
xt "46000,-26000,55000,-25985"
pts [
"55000,-26000"
"52000,-26000"
"52000,-25985"
"46000,-25985"
]
)
start &207
end &325
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3818,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-27400,56200,-26000"
st "testOut(4)"
blo "48000,-26200"
tm "WireNameMgr"
)
)
on &72
)
*354 (Wire
uid 3821,0
shape (OrthoPolyLine
uid 3822,0
va (VaSet
vasetType 3
)
xt "46000,-18000,55000,-17985"
pts [
"55000,-18000"
"52000,-18000"
"52000,-17985"
"46000,-17985"
]
)
start &213
end &326
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3824,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-19400,56200,-18000"
st "testOut(5)"
blo "48000,-18200"
tm "WireNameMgr"
)
)
on &72
)
*355 (Wire
uid 3827,0
shape (OrthoPolyLine
uid 3828,0
va (VaSet
vasetType 3
)
xt "46000,-10000,55000,-9985"
pts [
"55000,-10000"
"52000,-10000"
"52000,-9985"
"46000,-9985"
]
)
start &219
end &327
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3830,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-11400,56200,-10000"
st "testOut(6)"
blo "48000,-10200"
tm "WireNameMgr"
)
)
on &72
)
*356 (Wire
uid 3833,0
shape (OrthoPolyLine
uid 3834,0
va (VaSet
vasetType 3
)
xt "46000,-2000,55000,-1985"
pts [
"55000,-2000"
"52000,-2000"
"52000,-1985"
"46000,-1985"
]
)
start &225
end &328
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3836,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-3400,56200,-2000"
st "testOut(7)"
blo "48000,-2200"
tm "WireNameMgr"
)
)
on &72
)
*357 (Wire
uid 3839,0
shape (OrthoPolyLine
uid 3840,0
va (VaSet
vasetType 3
)
xt "46000,6000,55000,6000"
pts [
"55000,6000"
"46000,6000"
]
)
start &231
end &329
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3842,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,4600,56200,6000"
st "testOut(8)"
blo "48000,5800"
tm "WireNameMgr"
)
)
on &72
)
*358 (Wire
uid 3845,0
shape (OrthoPolyLine
uid 3846,0
va (VaSet
vasetType 3
)
xt "60000,-50000,68000,-50000"
pts [
"60000,-50000"
"68000,-50000"
]
)
start &190
end &340
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3848,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-51400,69050,-50000"
st "LEDs_n(1)"
blo "61750,-50200"
tm "WireNameMgr"
)
)
on &138
)
*359 (Wire
uid 3851,0
shape (OrthoPolyLine
uid 3852,0
va (VaSet
vasetType 3
)
xt "60000,-42000,68000,-42000"
pts [
"60000,-42000"
"68000,-42000"
]
)
start &196
end &341
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3854,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-43400,69050,-42000"
st "LEDs_n(2)"
blo "61750,-42200"
tm "WireNameMgr"
)
)
on &138
)
*360 (Wire
uid 3857,0
shape (OrthoPolyLine
uid 3858,0
va (VaSet
vasetType 3
)
xt "60000,-34000,68000,-34000"
pts [
"60000,-34000"
"68000,-34000"
]
)
start &202
end &342
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3860,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-35400,69050,-34000"
st "LEDs_n(3)"
blo "61750,-34200"
tm "WireNameMgr"
)
)
on &138
)
*361 (Wire
uid 3863,0
shape (OrthoPolyLine
uid 3864,0
va (VaSet
vasetType 3
)
xt "60000,-26000,68000,-26000"
pts [
"60000,-26000"
"68000,-26000"
]
)
start &208
end &343
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3866,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-27400,69050,-26000"
st "LEDs_n(4)"
blo "61750,-26200"
tm "WireNameMgr"
)
)
on &138
)
*362 (Wire
uid 3869,0
shape (OrthoPolyLine
uid 3870,0
va (VaSet
vasetType 3
)
xt "60000,-18000,68000,-18000"
pts [
"60000,-18000"
"68000,-18000"
]
)
start &214
end &344
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3872,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-19400,69050,-18000"
st "LEDs_n(5)"
blo "61750,-18200"
tm "WireNameMgr"
)
)
on &138
)
*363 (Wire
uid 3875,0
shape (OrthoPolyLine
uid 3876,0
va (VaSet
vasetType 3
)
xt "60000,-10000,68000,-10000"
pts [
"60000,-10000"
"68000,-10000"
]
)
start &220
end &345
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3878,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-11400,69050,-10000"
st "LEDs_n(6)"
blo "61750,-10200"
tm "WireNameMgr"
)
)
on &138
)
*364 (Wire
uid 3881,0
shape (OrthoPolyLine
uid 3882,0
va (VaSet
vasetType 3
)
xt "60000,-2000,68000,-2000"
pts [
"60000,-2000"
"68000,-2000"
]
)
start &226
end &346
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3884,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,-3400,69050,-2000"
st "LEDs_n(7)"
blo "61750,-2200"
tm "WireNameMgr"
)
)
on &138
)
*365 (Wire
uid 3887,0
shape (OrthoPolyLine
uid 3888,0
va (VaSet
vasetType 3
)
xt "60000,6000,68000,6000"
pts [
"60000,6000"
"68000,6000"
]
)
start &232
end &347
sat 32
eat 32
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3890,0
va (VaSet
font "Verdana,12,0"
)
xt "61750,4600,69050,6000"
st "LEDs_n(8)"
blo "61750,5800"
tm "WireNameMgr"
)
)
on &138
)
*366 (Wire
uid 3931,0
shape (OrthoPolyLine
uid 3932,0
va (VaSet
vasetType 3
)
xt "46000,-70000,55000,-69985"
pts [
"55000,-70000"
"52000,-70000"
"52000,-69985"
"46000,-69985"
]
)
start &156
end &330
sat 32
eat 32
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3934,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-71400,56200,-70000"
st "testOut(9)"
blo "48000,-70200"
tm "WireNameMgr"
)
)
on &72
)
*367 (Wire
uid 3937,0
shape (OrthoPolyLine
uid 3938,0
va (VaSet
vasetType 3
)
xt "46000,-62000,55000,-61985"
pts [
"55000,-62000"
"52000,-62000"
"52000,-61985"
"46000,-61985"
]
)
start &150
end &331
sat 32
eat 32
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3940,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,-63400,57000,-62000"
st "testOut(10)"
blo "48000,-62200"
tm "WireNameMgr"
)
)
on &72
)
*368 (Wire
uid 4008,0
shape (OrthoPolyLine
uid 4009,0
va (VaSet
vasetType 3
)
xt "5000,52000,10000,53000"
pts [
"10000,53000"
"5000,53000"
"5000,52000"
]
)
start &43
end &162
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4011,0
va (VaSet
font "Verdana,12,0"
)
xt "6000,51600,10900,53000"
st "reset1"
blo "6000,52800"
tm "WireNameMgr"
)
)
on &166
)
*369 (Wire
uid 4338,0
shape (OrthoPolyLine
uid 4339,0
va (VaSet
vasetType 3
)
xt "-23000,16000,-18000,16000"
pts [
"-18000,16000"
"-23000,16000"
]
)
start &169
end &167
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4341,0
va (VaSet
font "Verdana,12,0"
)
xt "-24000,14600,-16600,16000"
st "button4_n"
blo "-24000,15800"
tm "WireNameMgr"
)
)
on &175
)
*370 (Wire
uid 4354,0
shape (OrthoPolyLine
uid 4355,0
va (VaSet
vasetType 3
)
xt "-12250,16000,2250,16000"
pts [
"-12250,16000"
"2250,16000"
]
)
start &170
end &285
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 4356,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4357,0
va (VaSet
font "Verdana,12,0"
)
xt "-11000,14600,-5200,16000"
st "button4"
blo "-11000,15800"
tm "WireNameMgr"
)
s (Text
uid 4358,0
va (VaSet
font "Verdana,12,0"
)
xt "-11000,16000,-11000,16000"
blo "-11000,16000"
tm "SignalTypeMgr"
)
)
on &176
)
*371 (Wire
uid 4450,0
shape (OrthoPolyLine
uid 4451,0
va (VaSet
vasetType 3
)
xt "15750,16000,36250,32000"
pts [
"15750,16000"
"28000,16000"
"28000,32000"
"36250,32000"
]
)
start &286
end &252
ss 0
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4453,0
va (VaSet
font "Verdana,12,0"
)
xt "18000,14600,28300,16000"
st "button4Synch"
blo "18000,15800"
tm "WireNameMgr"
)
)
on &177
)
*372 (Wire
uid 4464,0
shape (OrthoPolyLine
uid 4465,0
va (VaSet
vasetType 3
)
xt "53750,36000,88000,36000"
pts [
"53750,36000"
"88000,36000"
]
)
start &254
end &178
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4468,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4469,0
va (VaSet
font "Verdana,12,0"
)
xt "81000,34600,89200,36000"
st "LCD_CS1_n"
blo "81000,35800"
tm "WireNameMgr"
)
)
on &186
)
*373 (Wire
uid 4472,0
shape (OrthoPolyLine
uid 4473,0
va (VaSet
vasetType 3
)
xt "53750,38000,88000,38000"
pts [
"53750,38000"
"88000,38000"
]
)
start &249
end &179
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4476,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4477,0
va (VaSet
font "Verdana,12,0"
)
xt "83000,36600,89500,38000"
st "LCD_SCL"
blo "83000,37800"
tm "WireNameMgr"
)
)
on &183
)
*374 (Wire
uid 4480,0
shape (OrthoPolyLine
uid 4481,0
va (VaSet
vasetType 3
)
xt "53750,40000,88000,40000"
pts [
"53750,40000"
"88000,40000"
]
)
start &250
end &180
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4485,0
va (VaSet
font "Verdana,12,0"
)
xt "83000,38600,88400,40000"
st "LCD_SI"
blo "83000,39800"
tm "WireNameMgr"
)
)
on &184
)
*375 (Wire
uid 4488,0
shape (OrthoPolyLine
uid 4489,0
va (VaSet
vasetType 3
)
xt "53750,42000,88000,42000"
pts [
"53750,42000"
"88000,42000"
]
)
start &251
end &181
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4493,0
va (VaSet
font "Verdana,12,0"
)
xt "83000,40600,88700,42000"
st "LCD_A0"
blo "83000,41800"
tm "WireNameMgr"
)
)
on &185
)
*376 (Wire
uid 4496,0
shape (OrthoPolyLine
uid 4497,0
va (VaSet
vasetType 3
)
xt "53750,44000,88000,44000"
pts [
"53750,44000"
"88000,44000"
]
)
start &253
end &182
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 4500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4501,0
va (VaSet
font "Verdana,12,0"
)
xt "81000,42600,89000,44000"
st "LCD_RST_n"
blo "81000,43800"
tm "WireNameMgr"
)
)
on &187
)
*377 (Wire
uid 5605,0
shape (OrthoPolyLine
uid 5606,0
va (VaSet
vasetType 3
)
xt "-7000,-16000,2250,-16000"
pts [
"2250,-16000"
"-7000,-16000"
]
)
start &260
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5612,0
va (VaSet
font "Verdana,12,0"
)
xt "-6000,-17400,2600,-16000"
st "resetSynch"
blo "-6000,-16200"
tm "WireNameMgr"
)
)
on &51
)
*378 (Wire
uid 5763,0
shape (OrthoPolyLine
uid 5764,0
va (VaSet
vasetType 3
)
xt "-7000,-6000,2250,-6000"
pts [
"2250,-6000"
"-7000,-6000"
]
)
start &267
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5770,0
va (VaSet
font "Verdana,12,0"
)
xt "-6000,-7400,-2200,-6000"
st "clock"
blo "-6000,-6200"
tm "WireNameMgr"
)
)
on &1
)
*379 (Wire
uid 5771,0
shape (OrthoPolyLine
uid 5772,0
va (VaSet
vasetType 3
)
xt "-7000,-4000,2250,-4000"
pts [
"2250,-4000"
"-7000,-4000"
]
)
start &268
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5777,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5778,0
va (VaSet
font "Verdana,12,0"
)
xt "-6000,-5400,2600,-4000"
st "resetSynch"
blo "-6000,-4200"
tm "WireNameMgr"
)
)
on &51
)
*380 (Wire
uid 5779,0
shape (OrthoPolyLine
uid 5780,0
va (VaSet
vasetType 3
)
xt "-7000,8000,2250,8000"
pts [
"2250,8000"
"-7000,8000"
]
)
start &276
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5785,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5786,0
va (VaSet
font "Verdana,12,0"
)
xt "-6000,6600,2600,8000"
st "resetSynch"
blo "-6000,7800"
tm "WireNameMgr"
)
)
on &51
)
*381 (Wire
uid 5787,0
shape (OrthoPolyLine
uid 5788,0
va (VaSet
vasetType 3
)
xt "-7000,6000,2250,6000"
pts [
"2250,6000"
"-7000,6000"
]
)
start &275
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5794,0
va (VaSet
font "Verdana,12,0"
)
xt "-6000,4600,-2200,6000"
st "clock"
blo "-6000,5800"
tm "WireNameMgr"
)
)
on &1
)
*382 (Wire
uid 5795,0
shape (OrthoPolyLine
uid 5796,0
va (VaSet
vasetType 3
)
xt "-7000,20000,2250,20000"
pts [
"2250,20000"
"-7000,20000"
]
)
start &284
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5802,0
va (VaSet
font "Verdana,12,0"
)
xt "-6000,18600,2600,20000"
st "resetSynch"
blo "-6000,19800"
tm "WireNameMgr"
)
)
on &51
)
*383 (Wire
uid 5803,0
shape (OrthoPolyLine
uid 5804,0
va (VaSet
vasetType 3
)
xt "-7000,18000,2250,18000"
pts [
"2250,18000"
"-7000,18000"
]
)
start &283
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5810,0
va (VaSet
font "Verdana,12,0"
)
xt "-6000,16600,-2200,18000"
st "clock"
blo "-6000,17800"
tm "WireNameMgr"
)
)
on &1
)
*384 (Wire
uid 5811,0
shape (OrthoPolyLine
uid 5812,0
va (VaSet
vasetType 3
)
xt "-7000,34000,2250,34000"
pts [
"2250,34000"
"-7000,34000"
]
)
start &292
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5818,0
va (VaSet
font "Verdana,12,0"
)
xt "-6000,32600,2600,34000"
st "resetSynch"
blo "-6000,33800"
tm "WireNameMgr"
)
)
on &51
)
*385 (Wire
uid 5819,0
shape (OrthoPolyLine
uid 5820,0
va (VaSet
vasetType 3
)
xt "-7000,32000,2250,32000"
pts [
"2250,32000"
"-7000,32000"
]
)
start &291
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5826,0
va (VaSet
font "Verdana,12,0"
)
xt "-6000,30600,-2200,32000"
st "clock"
blo "-6000,31800"
tm "WireNameMgr"
)
)
on &1
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *386 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*387 (Text
uid 1297,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,-80000,-100,-79000"
st "Package List"
blo "-7000,-79200"
)
*388 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,-79000,10500,-73000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*389 (Text
uid 191,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*390 (Text
uid 192,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*391 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*392 (Text
uid 194,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*393 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*394 (Text
uid 196,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*395 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1920,-251,1,797"
viewArea "-27500,-82500,304461,97892"
cachedDiagramExtent "-33400,-124400,241751,138034"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\vmenpprint1\\VS-FOLLOWME-PRN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
landscape 0
numCopies 2
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
scale 50
useAdjustTo 0
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-106000,-80000"
lastUid 6071,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*396 (Text
va (VaSet
)
xt "1500,2550,6100,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*397 (Text
va (VaSet
)
xt "1500,3750,5600,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*398 (Text
va (VaSet
)
xt "1500,4950,2700,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*399 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*400 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*401 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*402 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*403 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*404 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*405 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*406 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*407 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*408 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*409 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*410 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*411 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*412 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,18500,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*413 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*414 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,11000,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*415 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,19700,21000"
st "Frame Declarations"
blo "11800,20800"
)
*416 (MLText
va (VaSet
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,-72000,0,-71000"
st "Declarations"
blo "-7000,-71200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,-70800,-3600,-69800"
st "Ports:"
blo "-7000,-70000"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,-71000,-2200,-70000"
st "Pre User:"
blo "-7000,-70200"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,-70000,25100,-59200"
st "constant clockFrequency: real := 66.0E6;
constant lcdSpiFrequency: real := 10.0E6;
constant pwmFrequency: real := 100.0E3;
constant stepFrequency: real := 100.0;
constant amplitudeBitNb: positive := 4;
constant debounceTime : time := 450 ns; 
constant minConsecutiveStateCount : positive := 10; 
constant holdAmplitude: natural := 1;
constant testLineNb: positive := 10;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,-70800,2000,-69800"
st "Diagram Signals:"
blo "-7000,-70000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,-70800,-1000,-69800"
st "Post User:"
blo "-7000,-70000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,-56400,-5000,-56400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 54,0
usingSuid 1
emptyRow *417 (LEmptyRow
)
uid 3465,0
optionalChildren [
*418 (RefLabelRowHdr
)
*419 (TitleRowHdr
)
*420 (FilterRowHdr
)
*421 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*422 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*423 (GroupColHdr
tm "GroupColHdrMgr"
)
*424 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*425 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*426 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*427 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*428 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*429 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*430 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
uid 3398,0
)
*431 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_ulogic"
o 3
suid 2,0
)
)
uid 3400,0
)
*432 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 29
suid 3,0
)
)
uid 3402,0
)
*433 (LeafLogPort
port (LogicalPort
decl (Decl
n "testMode"
t "std_uLogic"
o 8
suid 4,0
)
)
uid 3404,0
)
*434 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stop"
t "std_uLogic"
o 39
suid 5,0
)
)
uid 3406,0
)
*435 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "start"
t "std_uLogic"
o 37
suid 6,0
)
)
uid 3408,0
)
*436 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "restart"
t "std_uLogic"
o 33
suid 7,0
)
)
uid 3410,0
)
*437 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "restartSynch"
t "std_uLogic"
o 34
suid 8,0
)
)
uid 3412,0
)
*438 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "startSynch"
t "std_uLogic"
o 38
suid 9,0
)
)
uid 3414,0
)
*439 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stopSynch"
t "std_uLogic"
o 40
suid 10,0
)
)
uid 3416,0
)
*440 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sensor"
t "std_uLogic"
o 35
suid 11,0
)
)
uid 3418,0
)
*441 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sensorSynch"
t "std_uLogic"
o 36
suid 12,0
)
)
uid 3420,0
)
*442 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 31
suid 13,0
)
)
uid 3422,0
)
*443 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch_n"
t "std_ulogic"
o 32
suid 15,0
)
)
uid 3426,0
)
*444 (LeafLogPort
port (LogicalPort
decl (Decl
n "sensor_n"
t "std_uLogic"
o 5
suid 16,0
)
)
uid 3428,0
)
*445 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED1"
t "std_uLogic"
o 14
suid 17,0
)
)
uid 3430,0
)
*446 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LED2"
t "std_ulogic"
o 15
suid 18,0
)
)
uid 3432,0
)
*447 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "testOut"
t "std_uLogic_vector"
b "(1 TO testLineNb)"
o 41
suid 19,0
)
)
uid 3434,0
)
*448 (LeafLogPort
port (LogicalPort
decl (Decl
n "restart_n"
t "std_uLogic"
o 4
suid 20,0
)
)
uid 3436,0
)
*449 (LeafLogPort
port (LogicalPort
decl (Decl
n "start_n"
t "std_uLogic"
o 6
suid 21,0
)
)
uid 3438,0
)
*450 (LeafLogPort
port (LogicalPort
decl (Decl
n "stop_n"
t "std_uLogic"
o 7
suid 22,0
)
)
uid 3440,0
)
*451 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil1_n"
t "std_ulogic"
o 17
suid 23,0
)
)
uid 3442,0
)
*452 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil1"
t "std_uLogic"
o 25
suid 24,0
)
)
uid 3444,0
)
*453 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil2_n"
t "std_uLogic"
o 18
suid 25,0
)
)
uid 3446,0
)
*454 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil3_n"
t "std_uLogic"
o 19
suid 26,0
)
)
uid 3448,0
)
*455 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coil4_n"
t "std_uLogic"
o 20
suid 27,0
)
)
uid 3450,0
)
*456 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil2"
t "std_uLogic"
o 26
suid 28,0
)
)
uid 3452,0
)
*457 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil3"
t "std_uLogic"
o 27
suid 29,0
)
)
uid 3454,0
)
*458 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil4"
t "std_uLogic"
o 28
suid 30,0
)
)
uid 3456,0
)
*459 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "motorOn1"
t "std_ulogic"
o 21
suid 32,0
)
)
uid 3460,0
)
*460 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "motorOn2"
t "std_ulogic"
o 22
suid 33,0
)
)
uid 3462,0
)
*461 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LEDs_n"
t "std_ulogic_vector"
b "(1 TO 8)"
o 16
suid 34,0
)
)
uid 3943,0
)
*462 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset1"
t "std_ulogic"
o 30
suid 36,0
)
)
uid 4014,0
)
*463 (LeafLogPort
port (LogicalPort
decl (Decl
n "button4_n"
t "std_uLogic"
o 1
suid 39,0
)
)
uid 4456,0
)
*464 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button4"
t "std_uLogic"
o 23
suid 40,0
)
)
uid 4458,0
)
*465 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button4Synch"
t "std_uLogic"
o 24
suid 42,0
)
)
uid 4460,0
)
*466 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_SCL"
t "std_uLogic"
o 12
suid 49,0
)
)
uid 4549,0
)
*467 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_SI"
t "std_uLogic"
o 13
suid 50,0
)
)
uid 4551,0
)
*468 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_A0"
t "std_uLogic"
o 9
suid 51,0
)
)
uid 4553,0
)
*469 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_CS1_n"
t "std_uLogic"
o 10
suid 53,0
)
)
uid 4691,0
)
*470 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "LCD_RST_n"
t "std_uLogic"
o 11
suid 54,0
)
)
uid 4693,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3478,0
optionalChildren [
*471 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *472 (MRCItem
litem &417
pos 41
dimension 20
)
uid 3480,0
optionalChildren [
*473 (MRCItem
litem &418
pos 0
dimension 20
uid 3481,0
)
*474 (MRCItem
litem &419
pos 1
dimension 23
uid 3482,0
)
*475 (MRCItem
litem &420
pos 2
hidden 1
dimension 20
uid 3483,0
)
*476 (MRCItem
litem &430
pos 0
dimension 20
uid 3399,0
)
*477 (MRCItem
litem &431
pos 1
dimension 20
uid 3401,0
)
*478 (MRCItem
litem &432
pos 22
dimension 20
uid 3403,0
)
*479 (MRCItem
litem &433
pos 2
dimension 20
uid 3405,0
)
*480 (MRCItem
litem &434
pos 23
dimension 20
uid 3407,0
)
*481 (MRCItem
litem &435
pos 24
dimension 20
uid 3409,0
)
*482 (MRCItem
litem &436
pos 25
dimension 20
uid 3411,0
)
*483 (MRCItem
litem &437
pos 26
dimension 20
uid 3413,0
)
*484 (MRCItem
litem &438
pos 27
dimension 20
uid 3415,0
)
*485 (MRCItem
litem &439
pos 28
dimension 20
uid 3417,0
)
*486 (MRCItem
litem &440
pos 29
dimension 20
uid 3419,0
)
*487 (MRCItem
litem &441
pos 30
dimension 20
uid 3421,0
)
*488 (MRCItem
litem &442
pos 31
dimension 20
uid 3423,0
)
*489 (MRCItem
litem &443
pos 32
dimension 20
uid 3427,0
)
*490 (MRCItem
litem &444
pos 3
dimension 20
uid 3429,0
)
*491 (MRCItem
litem &445
pos 4
dimension 20
uid 3431,0
)
*492 (MRCItem
litem &446
pos 5
dimension 20
uid 3433,0
)
*493 (MRCItem
litem &447
pos 33
dimension 20
uid 3435,0
)
*494 (MRCItem
litem &448
pos 6
dimension 20
uid 3437,0
)
*495 (MRCItem
litem &449
pos 7
dimension 20
uid 3439,0
)
*496 (MRCItem
litem &450
pos 8
dimension 20
uid 3441,0
)
*497 (MRCItem
litem &451
pos 9
dimension 20
uid 3443,0
)
*498 (MRCItem
litem &452
pos 34
dimension 20
uid 3445,0
)
*499 (MRCItem
litem &453
pos 10
dimension 20
uid 3447,0
)
*500 (MRCItem
litem &454
pos 11
dimension 20
uid 3449,0
)
*501 (MRCItem
litem &455
pos 12
dimension 20
uid 3451,0
)
*502 (MRCItem
litem &456
pos 35
dimension 20
uid 3453,0
)
*503 (MRCItem
litem &457
pos 36
dimension 20
uid 3455,0
)
*504 (MRCItem
litem &458
pos 37
dimension 20
uid 3457,0
)
*505 (MRCItem
litem &459
pos 13
dimension 20
uid 3461,0
)
*506 (MRCItem
litem &460
pos 14
dimension 20
uid 3463,0
)
*507 (MRCItem
litem &461
pos 15
dimension 20
uid 3944,0
)
*508 (MRCItem
litem &462
pos 38
dimension 20
uid 4015,0
)
*509 (MRCItem
litem &463
pos 16
dimension 20
uid 4457,0
)
*510 (MRCItem
litem &464
pos 39
dimension 20
uid 4459,0
)
*511 (MRCItem
litem &465
pos 40
dimension 20
uid 4461,0
)
*512 (MRCItem
litem &466
pos 17
dimension 20
uid 4550,0
)
*513 (MRCItem
litem &467
pos 18
dimension 20
uid 4552,0
)
*514 (MRCItem
litem &468
pos 19
dimension 20
uid 4554,0
)
*515 (MRCItem
litem &469
pos 20
dimension 20
uid 4692,0
)
*516 (MRCItem
litem &470
pos 21
dimension 20
uid 4694,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3484,0
optionalChildren [
*517 (MRCItem
litem &421
pos 0
dimension 20
uid 3485,0
)
*518 (MRCItem
litem &423
pos 1
dimension 50
uid 3486,0
)
*519 (MRCItem
litem &424
pos 2
dimension 100
uid 3487,0
)
*520 (MRCItem
litem &425
pos 3
dimension 50
uid 3488,0
)
*521 (MRCItem
litem &426
pos 4
dimension 100
uid 3489,0
)
*522 (MRCItem
litem &427
pos 5
dimension 100
uid 3490,0
)
*523 (MRCItem
litem &428
pos 6
dimension 50
uid 3491,0
)
*524 (MRCItem
litem &429
pos 7
dimension 80
uid 3492,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3479,0
vaOverrides [
]
)
]
)
uid 3464,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *525 (LEmptyRow
)
uid 3494,0
optionalChildren [
*526 (RefLabelRowHdr
)
*527 (TitleRowHdr
)
*528 (FilterRowHdr
)
*529 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*530 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*531 (GroupColHdr
tm "GroupColHdrMgr"
)
*532 (NameColHdr
tm "GenericNameColHdrMgr"
)
*533 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*534 (InitColHdr
tm "GenericValueColHdrMgr"
)
*535 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*536 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 3506,0
optionalChildren [
*537 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *538 (MRCItem
litem &525
pos 0
dimension 20
)
uid 3508,0
optionalChildren [
*539 (MRCItem
litem &526
pos 0
dimension 20
uid 3509,0
)
*540 (MRCItem
litem &527
pos 1
dimension 23
uid 3510,0
)
*541 (MRCItem
litem &528
pos 2
hidden 1
dimension 20
uid 3511,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3512,0
optionalChildren [
*542 (MRCItem
litem &529
pos 0
dimension 20
uid 3513,0
)
*543 (MRCItem
litem &531
pos 1
dimension 50
uid 3514,0
)
*544 (MRCItem
litem &532
pos 2
dimension 100
uid 3515,0
)
*545 (MRCItem
litem &533
pos 3
dimension 100
uid 3516,0
)
*546 (MRCItem
litem &534
pos 4
dimension 50
uid 3517,0
)
*547 (MRCItem
litem &535
pos 5
dimension 50
uid 3518,0
)
*548 (MRCItem
litem &536
pos 6
dimension 80
uid 3519,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3507,0
vaOverrides [
]
)
]
)
uid 3493,0
type 1
)
activeModelName "BlockDiag"
)
