#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Nov 17 18:00:30 2021
# Process ID: 2892
# Current directory: C:/Users/User/Desktop/Fall 2021/CompE470L/FinalProject/470_Final_Project_Tic_Tac_Toe
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14912 C:\Users\User\Desktop\Fall 2021\CompE470L\FinalProject\470_Final_Project_Tic_Tac_Toe\470_Final_Project_Tic_Tac_Toe.xpr
# Log file: C:/Users/User/Desktop/Fall 2021/CompE470L/FinalProject/470_Final_Project_Tic_Tac_Toe/vivado.log
# Journal file: C:/Users/User/Desktop/Fall 2021/CompE470L/FinalProject/470_Final_Project_Tic_Tac_Toe\vivado.jou
# Running On: DESKTOP-KIS3HR1, OS: Windows, CPU Frequency: 2499 MHz, CPU Physical cores: 4, Host memory: 17063 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/User/Desktop/Fall 2021/CompE470L/FinalProject/470_Final_Project_Tic_Tac_Toe/470_Final_Project_Tic_Tac_Toe.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/Desktop/Fall 2021/CompE470L/FinalProject/470_Final_Project_Tic_Tac_Toe'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/VIVADO2/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Alienware/Desktop/Fall 2021/CompE470L/FinalProject/470_Final_Project_Tic_Tac_Toe' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project '470_Final_Project_Tic_Tac_Toe.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO2/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1410.953 ; gain = 0.000
upgrade_project -migrate_output_products
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tic_tac_toe'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/Fall 2021/CompE470L/FinalProject/470_Final_Project_Tic_Tac_Toe/470_Final_Project_Tic_Tac_Toe.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/VIVADO2/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tic_tac_toe' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/Fall 2021/CompE470L/FinalProject/470_Final_Project_Tic_Tac_Toe/470_Final_Project_Tic_Tac_Toe.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_tic_tac_toe_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Fall 2021/CompE470L/FinalProject/470_Final_Project_Tic_Tac_Toe/470_Final_Project_Tic_Tac_Toe.srcs/sources_1/new/Tic_Tac_Toe_Game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tic_Tac_Toe_Game
INFO: [VRFC 10-311] analyzing module position_registers
INFO: [VRFC 10-311] analyzing module fsm_controller
INFO: [VRFC 10-311] analyzing module nospace_detector
INFO: [VRFC 10-311] analyzing module illegal_move_detector
INFO: [VRFC 10-311] analyzing module position_decoder
INFO: [VRFC 10-311] analyzing module winner_detector
INFO: [VRFC 10-311] analyzing module winner_detect_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Fall 2021/CompE470L/FinalProject/470_Final_Project_Tic_Tac_Toe/470_Final_Project_Tic_Tac_Toe.srcs/sim_1/new/tb_tic_tac_toe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tic_tac_toe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/Fall 2021/CompE470L/FinalProject/470_Final_Project_Tic_Tac_Toe/470_Final_Project_Tic_Tac_Toe.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1410.953 ; gain = 0.000
