INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/FPGA/case-study-modul9/case-study-modul9.sim/sim_1/synth/timing/xsim/cpu_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module glbl
