package spatial.lang

import argon._
import forge.tags._
import utils.implicits.collections._
import spatial.node._
import spatial.lang.types._
import spatial.metadata.memory._

/** An N-dimensional register file */
abstract class RegFile[A:Bits,C[T]](implicit val evMem: C[A] <:< RegFile[A,C]) extends LocalMem[A,C] {
  val A: Bits[A] = Bits[A]
  protected def M1: Type[RegFile1[A]] = implicitly[Type[RegFile1[A]]]
  protected def M2: Type[RegFile2[A]] = implicitly[Type[RegFile2[A]]]
  protected def M3: Type[RegFile3[A]] = implicitly[Type[RegFile3[A]]]
  def rank: Int
  @api def size: I32 = product(dims:_*)
  @api def dims: Seq[I32] = Seq.tabulate(rank){d => stage(MemDim(this,d)) }
  @api def dim0: I32 = dims.head
  @api def dim1: I32 = dims.indexOrElse(1, I32(1))
  @api def dim2: I32 = dims.indexOrElse(2, I32(1))

  /** Creates an alias of this RegFile with parallel access in the last dimension. */
  @api def par(p: I32): C[A] = {
    implicit val C: Type[C[A]] = this.selfType
    val ds = this.dims
    val ranges: Seq[Series[I32]] = ds.dropRight(1).map{i => Series(I32(0),i,I32(1),I32(1)) } :+ (ds.last par p)
    stage(MemDenseAlias(me,ranges))
  }

  /** Resets this RegFile to its initial values (or zeros, if unspecified). */
  @api def reset: Void = stage(RegFileReset(this, Set.empty))

  /** Conditionally resets this RegFile based on `cond` to its inital values (or zeros if unspecified). */
  @api def reset(cond: Bit): Void = stage(RegFileReset(this, Set(cond)))

  /** Returns the value at `addr`.
    * The number of indices should match the RegFile's rank.
    */
  @api def read(addr: Seq[Idx], ens: Set[Bit] = Set.empty): A = {
    checkDims(addr.length)
    stage(RegFileRead[A,C](me,addr,ens))
  }

  /** Updates the value at `addr` to `data`.
    * The number of indices should match the RegFile's rank.
    */
  @api def write(data: A, addr: Seq[Idx], ens: Set[Bit] = Set.empty): Void = {
    checkDims(addr.length)
    stage(RegFileWrite[A,C](me,data,addr,ens))
  }

  @rig private def checkDims(given: Int): Unit = {
    if (given != rank) {
      error(ctx, s"Expected a $rank-dimensional address for $this (${this.name}), got a $given-dimensional address.")
      error(ctx)
    }
  }

  /** Indicate that the memory should be buffered and ignore
    * ignore potential situation where result from running sequentially
    * does not match with resurt from running pipelined
    */
  def buffer: C[A] = { this.isWriteBuffer = true; me }
  /** Do not buffer memory */
  def nonbuffer: C[A] = { this.isNonBuffer = true; me }
  def coalesce: C[A] = { this.shouldCoalesce = true; me }

  // --- Typeclass Methods
  @rig def __read(addr: Seq[Idx], ens: Set[Bit]): A = read(addr, ens)
  @rig def __write(data: A, addr: Seq[Idx], ens: Set[Bit]): Void = write(data, addr, ens)
  @rig def __reset(ens: Set[Bit]): Void = stage(RegFileReset(this, ens))
}
object RegFile {
  /** Allocates a [[RegFile1]] with capacity for `length` elements of type A. */
  @api def apply[A:Bits](length: I32): RegFile1[A] = stage(RegFileNew[A,RegFile1](Seq(length),None))
  @api def apply[A:Bits](length: I32, inits: Seq[Bits[A]]): RegFile1[A] = stage(RegFileNew[A,RegFile1](Seq(length),Some(inits)))

  /** Allocates a [[RegFile2]] with size `rows` x `cols` and elements of type A. */
  @api def apply[A:Bits](rows: I32, cols: I32): RegFile2[A] = stage(RegFileNew[A,RegFile2](Seq(rows,cols),None))
  @api def apply[A:Bits](rows: I32, cols: I32, inits: Seq[Bits[A]]): RegFile2[A] = stage(RegFileNew[A,RegFile2](Seq(rows,cols),Some(inits)))

  /** Allocates a [[RegFile3]] with the given dimensions and elements of type A. */
  @api def apply[A:Bits](d0: I32, d1: I32, d2: I32): RegFile3[A] = stage(RegFileNew[A,RegFile3](Seq(d0,d1,d2),None))
  @api def apply[A:Bits](d0: I32, d1: I32, d2: I32, inits: Seq[Bits[A]]): RegFile3[A] = stage(RegFileNew[A,RegFile3](Seq(d0,d1,d2),Some(inits)))
}


/** A 1-dimensional register file (RegFile) with elements of type A */
@ref class RegFile1[A:Bits]
      extends RegFile[A,RegFile1]
         with LocalMem1[A,RegFile1]
         with Mem1[A,RegFile1]
         with Ref[Array[Any],RegFile1[A]] {

  def rank: Int = 1
  @api override def size: I32 = dims.head
  @api def length: I32 = dims.head

  /** Shifts in `data` into the first register, shifting all other values over by one position. */
  @api def <<=(data: A): Void = stage(RegFileShiftIn(this,data,Seq(I32(0)),Set.empty,0))

  /** Shifts in `data` into the first N registers, where N is the size of the given Vector.
    * All other elements are shifted by N positions.
    */
  @api def <<=(data: Vec[A]): Void = stage(RegFileShiftInVector(this,data,Seq(I32(0)),Set.empty,0))


  /** Returns the value at `pos`. */
  @api def apply(pos: I32): A = stage(RegFileRead(this,Seq(pos),Set.empty))

  /** Updates the value at `pos` to `data`. */
  @api def update(pos: I32, data: A): Void = stage(RegFileWrite(this,data,Seq(pos),Set.empty))


  /** Shifts in `data` into the first N registers, where N is the size of the given [[Vec]].
    * All other elements are shifted by N positions.
    */
  //@api def <<=(data: Vec[A]): Void = stage(RegFileVectorShiftIn(this, data, Seq(I32(0)), Set.empty, 0))
}


/** A 2-dimensional register file (RegFile) with elements of type A */
@ref class RegFile2[A:Bits]
      extends RegFile[A,RegFile2]
         with LocalMem2[A,RegFile2]
         with Mem2[A,RegFile1,RegFile2]
         with Ref[Array[Any],RegFile2[A]] {

  def rank: Int = 2
  @api def rows: I32 = dims.head
  @api def cols: I32 = dim1

  /** Returns the value at (`row`, `col`). */
  @api def apply(row: I32, col: I32): A = stage(RegFileRead(this,Seq(row,col),Set.empty))

  /** Updates the value at (`row`,`col`) to `data`. */
  @api def update(row: I32, col: I32, data: A): Void = stage(RegFileWrite(this, data, Seq(row,col), Set.empty))


  /** Returns a view of row `i` of this RegFile. **/
  @api def apply(i: I32, y: Wildcard) = RegFileView(this, Seq(i,I32(0)), 1)
  /** Returns a view of column `i` of this RegFile. **/
  @api def apply(y: Wildcard, i: I32) = RegFileView(this, Seq(I32(0),i), 0)
}


/** A 3-dimensional register file (RegFile) with elements of type A */
@ref class RegFile3[A:Bits]
      extends RegFile[A,RegFile3]
         with LocalMem3[A,RegFile3]
         with Mem3[A,RegFile1,RegFile2,RegFile3]
         with Ref[Array[Any],RegFile3[A]] {
  def rank: Int = 3

  /** Returns the value at (`d0`,`d1`,`d2`). */
  @api def apply(d0: I32, d1: I32, d2: I32): A = stage(RegFileRead(this,Seq(d0,d1,d2),Set.empty))

  /** Updates the value at (`d0`,`d1`,`d2`) to `data`. */
  @api def update(d0: I32, d1: I32, d2: I32, data: A): Void = stage(RegFileWrite(this,data,Seq(d0,d1,d2), Set.empty))


  /** Returns a 1-dimensional view of part of this RegFile3. **/
  @api def apply(i: I32, j: I32, y: Wildcard) = RegFileView(this, Seq(i,j,I32(0)), 2)
  /** Returns a 1-dimensional view of part of this RegFile3. **/
  @api def apply(i: I32, y: Wildcard, j: I32) = RegFileView(this, Seq(i,I32(0),j), 1)
  /** Returns a 1-dimensional view of part of this RegFile3. **/
  @api def apply(y: Wildcard, i: I32, j: I32) = RegFileView(this, Seq(I32(0),i,j), 0)
}


case class RegFileView[A:Bits,C[T]](s: RegFile[A,C], addr: Seq[I32], axis: Int) {
  @api def <<=(data: A): Void = stage(RegFileShiftIn(s, data, addr, Set.empty, axis))
  @api def <<=(data: Vec[A]): Void = stage(RegFileShiftInVector(s, data, addr, Set.empty, axis))
}

