
*** Running vivado
    with args -log State_control.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source State_control.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source State_control.tcl -notrace
Command: synth_design -top State_control -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 375.785 ; gain = 98.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'State_control' [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/State_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_1hz' [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/clk_1hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_1hz' (1#1) [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/clk_1hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_5hz' [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/clk_5hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_5hz' (2#1) [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/clk_5hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clk_10k' [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/Clk_10k.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Clk_10k' (3#1) [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/Clk_10k.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_100khz' [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/clk_100khz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_100khz' (4#1) [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/clk_100khz.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clk_1Mhz' [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/Clk_1Mhz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Clk_1Mhz' (5#1) [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/Clk_1Mhz.v:23]
INFO: [Synth 8-6157] synthesizing module 'led' [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led' (6#1) [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/led.v:23]
INFO: [Synth 8-6157] synthesizing module 'OOK' [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/OOK.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OOK' (7#1) [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/OOK.v:23]
INFO: [Synth 8-6155] done synthesizing module 'State_control' (8#1) [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/State_control.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 430.844 ; gain = 153.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 430.844 ; gain = 153.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 430.844 ; gain = 153.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lingke/Desktop/FYP/FPGA Related/digilent-xdc-master/Cmod-A7-Master.xdc]
Finished Parsing XDC File [C:/Users/Lingke/Desktop/FYP/FPGA Related/digilent-xdc-master/Cmod-A7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lingke/Desktop/FYP/FPGA Related/digilent-xdc-master/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/State_control_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/State_control_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 750.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 750.445 ; gain = 472.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 750.445 ; gain = 472.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 750.445 ; gain = 472.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 750.445 ; gain = 472.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module State_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module clk_1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_5hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Clk_10k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module clk_100khz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Clk_1Mhz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module led 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
Module OOK 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element clk_10k/clk_neg_10khz_reg was removed.  [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/Clk_10k.v:37]
WARNING: [Synth 8-6014] Unused sequential element clk_100k/clk_neg_100khz_reg was removed.  [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/clk_100khz.v:37]
WARNING: [Synth 8-6014] Unused sequential element clk_1m/clk_neg_1mhz_reg was removed.  [C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.srcs/sources_1/new/Clk_1Mhz.v:37]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 750.445 ; gain = 472.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 752.703 ; gain = 475.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 752.777 ; gain = 475.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 772.430 ; gain = 494.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 772.430 ; gain = 494.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 772.430 ; gain = 494.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 772.430 ; gain = 494.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 772.430 ; gain = 494.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 772.430 ; gain = 494.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 772.430 ; gain = 494.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     8|
|4     |LUT2   |     3|
|5     |LUT3   |     7|
|6     |LUT4   |    10|
|7     |LUT5   |    14|
|8     |LUT6   |    13|
|9     |FDRE   |    75|
|10    |IBUF   |     3|
|11    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |   149|
|2     |  io_control  |OOK        |     1|
|3     |  clk_100k    |clk_100khz |    15|
|4     |  clk_10k     |Clk_10k    |    26|
|5     |  clk_1hz     |clk_1hz    |    39|
|6     |  clk_1m      |Clk_1Mhz   |     8|
|7     |  clk_5hz     |clk_5hz    |    37|
|8     |  led_control |led        |    10|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 772.430 ; gain = 494.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 772.430 ; gain = 175.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 772.430 ; gain = 494.969
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 772.652 ; gain = 506.996
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/project_1/project_1.runs/synth_1/State_control.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file State_control_utilization_synth.rpt -pb State_control_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 772.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 30 11:49:04 2021...
