
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100090                       # Number of seconds simulated
sim_ticks                                100089777399                       # Number of ticks simulated
final_tick                               627083674677                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138621                       # Simulator instruction rate (inst/s)
host_op_rate                                   174660                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6300981                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894152                       # Number of bytes of host memory used
host_seconds                                 15884.79                       # Real time elapsed on the host
sim_insts                                  2201958149                       # Number of instructions simulated
sim_ops                                    2774433954                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1727104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       451584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2182272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       825472                       # Number of bytes written to this memory
system.physmem.bytes_written::total            825472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13493                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3528                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17049                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6449                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6449                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17255548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4511789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21803146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16625                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19183                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35808                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8247316                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8247316                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8247316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17255548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4511789                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               30050461                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240023448                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21947744                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17780724                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014385                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8971392                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8283973                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2466604                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91193                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185609505                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121965483                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21947744                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750577                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26721878                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6173615                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3937403                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11620377                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2015024                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220382264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.680142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.052789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193660386     87.87%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484891      1.13%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1958994      0.89%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4594698      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          996272      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554670      0.71%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1185402      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742270      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13204681      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220382264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091440                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.508140                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183551422                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6055295                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26617597                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86229                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4071715                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3783212                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42357                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149598405                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77712                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4071715                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184054821                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1532247                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3122148                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26169798                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1431529                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149458113                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        17968                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        273996                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       538429                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       180094                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210246703                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697393548                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697393548                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39551185                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37944                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21402                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4717895                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14540601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7220285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       136075                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1601303                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148385094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37926                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139365879                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       141847                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24808048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51619932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4858                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220382264                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.632382                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303407                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160316698     72.74%     72.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25730347     11.68%     84.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12487536      5.67%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8337821      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7727941      3.51%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2594512      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678594      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379411      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129404      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220382264                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400645     58.96%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139556     20.54%     79.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139266     20.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117051392     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112705      1.52%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13022976      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7162272      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139365879                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.580634                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             679467                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004875                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499935334                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173231544                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135794977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140045346                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351220                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3306664                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1035                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          476                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       194559                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4071715                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1000201                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        95540                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148423020                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14540601                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7220285                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21392                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80977                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          476                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140580                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2239068                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136828632                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12573760                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2537245                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19734761                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19398353                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7161001                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.570064                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135795751                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135794977                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80425032                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222001065                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.565757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362273                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25614862                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018053                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216310549                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164732103     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24276149     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10605511      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6012259      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4363159      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710940      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1325281      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954763      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2330384      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216310549                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2330384                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362404410                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300920299                       # The number of ROB writes
system.switch_cpus0.timesIdled                3012452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19641184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.400234                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.400234                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.416626                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.416626                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616314190                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189124142                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138142387                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240023448                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21534016                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17673242                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2006893                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8803189                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8459072                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2142958                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94151                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192753692                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118217149                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21534016                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10602030                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25482063                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5587446                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5178018                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11658155                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1997970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226976928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.638558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.001409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       201494865     88.77%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1915311      0.84%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3442741      1.52%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2028077      0.89%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1665314      0.73%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1459007      0.64%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          820340      0.36%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2035591      0.90%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12115682      5.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226976928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089716                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.492523                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191144167                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6799690                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25407617                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        62507                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3562941                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3537057                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144876182                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3562941                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191445299                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         664721                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5248552                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25152510                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       902900                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144823685                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         96605                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       520411                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    204067208                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    672151427                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    672151427                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173144313                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30922883                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34450                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17248                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2594327                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13410200                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7251590                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70584                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1652808                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143700976                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136930620                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        60460                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17165768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35576781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    226976928                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.603280                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.290223                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169958257     74.88%     74.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22684868      9.99%     84.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11873841      5.23%     90.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8386709      3.69%     93.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8362228      3.68%     97.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2981559      1.31%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2293460      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       267572      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       168434      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226976928                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50197     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162222     44.44%     58.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152617     41.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115529266     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1880409      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17202      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12270492      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7233251      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136930620                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.570489                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             365036                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    501263661                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160901433                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134602974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137295656                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       279311                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2159164                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96700                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3562941                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         464491                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54679                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143735426                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        82874                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13410200                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7251590                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17248                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1153624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1050589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2204213                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135381168                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12180830                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1549449                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19414077                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19176979                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7233247                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.564033                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134603034                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134602974                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78764005                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214507151                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.560791                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367186                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100671322                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124092101                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19643564                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2023927                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223413987                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.555436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.407134                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172755041     77.33%     77.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24707518     11.06%     88.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9480642      4.24%     92.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4992413      2.23%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4235969      1.90%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2015999      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       949732      0.43%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1489587      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2787086      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223413987                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100671322                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124092101                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18405923                       # Number of memory references committed
system.switch_cpus1.commit.loads             11251033                       # Number of loads committed
system.switch_cpus1.commit.membars              17202                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18004366                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111715033                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2566654                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2787086                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           364362566                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          291034281                       # The number of ROB writes
system.switch_cpus1.timesIdled                2839099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13046520                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100671322                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124092101                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100671322                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.384229                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.384229                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419423                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419423                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       608760196                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188033126                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134217435                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34404                       # number of misc regfile writes
system.l2.replacements                          17049                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1171923                       # Total number of references to valid blocks.
system.l2.sampled_refs                          49817                       # Sample count of references to valid blocks.
system.l2.avg_refs                          23.524560                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1689.465053                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.959497                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5330.829722                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.819515                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1611.452751                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              0.439762                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          13892.383114                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             12.241890                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10207.408696                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.051558                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.162684                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000391                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.049178                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000013                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.423962                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000374                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.311505                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        59651                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29582                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   89233                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            31790                       # number of Writeback hits
system.l2.Writeback_hits::total                 31790                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        59651                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29582                       # number of demand (read+write) hits
system.l2.demand_hits::total                    89233                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        59651                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29582                       # number of overall hits
system.l2.overall_hits::total                   89233                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13493                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3528                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17049                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13493                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3528                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17049                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13493                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3528                       # number of overall misses
system.l2.overall_misses::total                 17049                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1880901                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2206261387                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2226276                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    587741012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2798109576                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1880901                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2206261387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2226276                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    587741012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2798109576                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1880901                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2206261387                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2226276                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    587741012                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2798109576                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106282                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        31790                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             31790                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73144                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106282                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73144                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106282                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.184472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.106554                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.160413                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.184472                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.106554                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.160413                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.184472                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.106554                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.160413                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 144684.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163511.553176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148418.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166593.257370                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164121.624494                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 144684.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163511.553176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148418.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166593.257370                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164121.624494                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 144684.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163511.553176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148418.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166593.257370                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164121.624494                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6449                       # number of writebacks
system.l2.writebacks::total                      6449                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13493                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17049                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17049                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17049                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1121966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1420057100                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1351423                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    382293217                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1804823706                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1121966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1420057100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1351423                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    382293217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1804823706                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1121966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1420057100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1351423                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    382293217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1804823706                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.184472                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.106554                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.160413                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.184472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.106554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160413                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.184472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.106554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160413                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86305.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105243.985770                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90094.866667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108359.755385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105860.971670                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 86305.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105243.985770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90094.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108359.755385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105860.971670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 86305.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105243.985770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90094.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108359.755385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105860.971670                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996632                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011627986                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060342.130346                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996632                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11620362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11620362                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11620362                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11620362                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11620362                       # number of overall hits
system.cpu0.icache.overall_hits::total       11620362                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2380265                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2380265                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2380265                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2380265                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2380265                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2380265                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11620377                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11620377                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11620377                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11620377                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11620377                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11620377                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158684.333333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158684.333333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158684.333333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158684.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158684.333333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158684.333333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1988801                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1988801                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1988801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1988801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1988801                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1988801                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 152984.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 152984.692308                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 152984.692308                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 152984.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 152984.692308                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 152984.692308                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73144                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179481460                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73400                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2445.251499                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.004827                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.995173                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902363                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097637                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9415796                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9415796                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21071                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21071                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16408454                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16408454                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16408454                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16408454                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       179704                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       179704                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       179704                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        179704                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       179704                       # number of overall misses
system.cpu0.dcache.overall_misses::total       179704                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17989459025                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17989459025                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17989459025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17989459025                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17989459025                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17989459025                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9595500                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9595500                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16588158                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16588158                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16588158                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16588158                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018728                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018728                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010833                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010833                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010833                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010833                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 100106.057879                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100106.057879                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 100106.057879                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100106.057879                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 100106.057879                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100106.057879                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22097                       # number of writebacks
system.cpu0.dcache.writebacks::total            22097                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106560                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106560                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106560                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106560                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106560                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106560                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73144                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73144                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73144                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73144                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73144                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73144                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6235593530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6235593530                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6235593530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6235593530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6235593530                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6235593530                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007623                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007623                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004409                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004409                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004409                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004409                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85250.923247                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85250.923247                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85250.923247                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85250.923247                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85250.923247                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85250.923247                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996885                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012952613                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197294.171367                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996885                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11658138                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11658138                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11658138                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11658138                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11658138                       # number of overall hits
system.cpu1.icache.overall_hits::total       11658138                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2744306                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2744306                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2744306                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2744306                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2744306                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2744306                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11658155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11658155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11658155                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11658155                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11658155                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11658155                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161429.764706                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161429.764706                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161429.764706                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161429.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161429.764706                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161429.764706                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2352131                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2352131                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2352131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2352131                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2352131                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2352131                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156808.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156808.733333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156808.733333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156808.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156808.733333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156808.733333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33110                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162676333                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33366                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4875.511988                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.218095                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.781905                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903196                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096804                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9077521                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9077521                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7120486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7120486                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17235                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17235                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17202                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16198007                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16198007                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16198007                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16198007                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85084                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85084                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85084                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85084                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85084                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85084                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7448350718                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7448350718                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7448350718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7448350718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7448350718                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7448350718                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9162605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9162605                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7120486                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7120486                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17202                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17202                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16283091                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16283091                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16283091                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16283091                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009286                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009286                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005225                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005225                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005225                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005225                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 87541.144257                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87541.144257                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 87541.144257                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87541.144257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 87541.144257                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87541.144257                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9693                       # number of writebacks
system.cpu1.dcache.writebacks::total             9693                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51974                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51974                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51974                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51974                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51974                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33110                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33110                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33110                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33110                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2551462532                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2551462532                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2551462532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2551462532                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2551462532                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2551462532                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77060.179160                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77060.179160                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 77060.179160                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77060.179160                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 77060.179160                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77060.179160                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
