###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       348410   # Number of WRITE/WRITEP commands
num_reads_done                 =       845215   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       628863   # Number of read row buffer hits
num_read_cmds                  =       845215   # Number of READ/READP commands
num_writes_done                =       348455   # Number of read requests issued
num_write_row_hits             =       292771   # Number of write row buffer hits
num_act_cmds                   =       273331   # Number of ACT commands
num_pre_cmds                   =       273303   # Number of PRE commands
num_ondemand_pres              =       249077   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9552194   # Cyles of rank active rank.0
rank_active_cycles.1           =      9345486   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       447806   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       654514   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1131329   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15921   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3419   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2170   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2941   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3943   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5485   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5146   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          869   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          610   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21909   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           79   # Write cmd latency (cycles)
write_latency[20-39]           =          954   # Write cmd latency (cycles)
write_latency[40-59]           =         1379   # Write cmd latency (cycles)
write_latency[60-79]           =         2550   # Write cmd latency (cycles)
write_latency[80-99]           =         4573   # Write cmd latency (cycles)
write_latency[100-119]         =         6762   # Write cmd latency (cycles)
write_latency[120-139]         =         9306   # Write cmd latency (cycles)
write_latency[140-159]         =        11880   # Write cmd latency (cycles)
write_latency[160-179]         =        14384   # Write cmd latency (cycles)
write_latency[180-199]         =        16448   # Write cmd latency (cycles)
write_latency[200-]            =       280095   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       276224   # Read request latency (cycles)
read_latency[40-59]            =        93095   # Read request latency (cycles)
read_latency[60-79]            =       126469   # Read request latency (cycles)
read_latency[80-99]            =        53313   # Read request latency (cycles)
read_latency[100-119]          =        41823   # Read request latency (cycles)
read_latency[120-139]          =        34576   # Read request latency (cycles)
read_latency[140-159]          =        23009   # Read request latency (cycles)
read_latency[160-179]          =        18150   # Read request latency (cycles)
read_latency[180-199]          =        14624   # Read request latency (cycles)
read_latency[200-]             =       163927   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.73926e+09   # Write energy
read_energy                    =  3.40791e+09   # Read energy
act_energy                     =  7.47834e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.14947e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.14167e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96057e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83158e+09   # Active standby energy rank.1
average_read_latency           =      145.998   # Average read request latency (cycles)
average_interarrival           =      8.37695   # Average request interarrival latency (cycles)
total_energy                   =  1.89209e+10   # Total energy (pJ)
average_power                  =      1892.09   # Average power (mW)
average_bandwidth              =       10.186   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       369616   # Number of WRITE/WRITEP commands
num_reads_done                 =       870500   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       633069   # Number of read row buffer hits
num_read_cmds                  =       870500   # Number of READ/READP commands
num_writes_done                =       369685   # Number of read requests issued
num_write_row_hits             =       302388   # Number of write row buffer hits
num_act_cmds                   =       306322   # Number of ACT commands
num_pre_cmds                   =       306292   # Number of PRE commands
num_ondemand_pres              =       282429   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9455650   # Cyles of rank active rank.0
rank_active_cycles.1           =      9391571   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       544350   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       608429   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1179538   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14351   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3420   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2092   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3017   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3915   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5367   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5257   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          809   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          606   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21853   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          121   # Write cmd latency (cycles)
write_latency[20-39]           =         1136   # Write cmd latency (cycles)
write_latency[40-59]           =         1539   # Write cmd latency (cycles)
write_latency[60-79]           =         2617   # Write cmd latency (cycles)
write_latency[80-99]           =         4416   # Write cmd latency (cycles)
write_latency[100-119]         =         6482   # Write cmd latency (cycles)
write_latency[120-139]         =         8974   # Write cmd latency (cycles)
write_latency[140-159]         =        11631   # Write cmd latency (cycles)
write_latency[160-179]         =        13954   # Write cmd latency (cycles)
write_latency[180-199]         =        16730   # Write cmd latency (cycles)
write_latency[200-]            =       302016   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       263607   # Read request latency (cycles)
read_latency[40-59]            =        91309   # Read request latency (cycles)
read_latency[60-79]            =       132012   # Read request latency (cycles)
read_latency[80-99]            =        55757   # Read request latency (cycles)
read_latency[100-119]          =        44191   # Read request latency (cycles)
read_latency[120-139]          =        37161   # Read request latency (cycles)
read_latency[140-159]          =        24739   # Read request latency (cycles)
read_latency[160-179]          =        19675   # Read request latency (cycles)
read_latency[180-199]          =        16002   # Read request latency (cycles)
read_latency[200-]             =       186044   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.84512e+09   # Write energy
read_energy                    =  3.50986e+09   # Read energy
act_energy                     =  8.38097e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.61288e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.92046e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90033e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86034e+09   # Active standby energy rank.1
average_read_latency           =       163.64   # Average read request latency (cycles)
average_interarrival           =      8.06299   # Average request interarrival latency (cycles)
total_energy                   =  1.92117e+10   # Total energy (pJ)
average_power                  =      1921.17   # Average power (mW)
average_bandwidth              =      10.5829   # Average bandwidth
