// Seed: 1897679362
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    output supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    output wor id_8,
    input supply0 id_9
    , id_24,
    output wire id_10,
    output supply0 id_11,
    output tri id_12,
    input tri id_13,
    input supply1 id_14,
    input uwire id_15,
    input tri0 id_16,
    input supply0 id_17,
    input supply1 id_18,
    input tri id_19,
    output wor id_20,
    input tri id_21,
    input tri0 id_22
);
  wire id_25;
  ;
  wire id_26;
  wire id_27;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input tri id_2,
    output wire id_3,
    input supply1 id_4,
    output wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    output wand id_8
    , id_10
);
  logic id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_6,
      id_6,
      id_5,
      id_7,
      id_5,
      id_0,
      id_7,
      id_8,
      id_8,
      id_5,
      id_2,
      id_7,
      id_2,
      id_2,
      id_6,
      id_4,
      id_2,
      id_0,
      id_1,
      id_2
  );
endmodule
