Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto bd1059c7a05f4c12a056724be82a4f87 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'cnt' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/Advance_Question_2/Advance_Question_2.srcs/sources_1/imports/lab5/Lab5_TeamX_Traffic_Light_Controller.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_control
Compiling module xil_defaultlib.state_control
Compiling module xil_defaultlib.Traffic_Light_Controller
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
