#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
n_n4116.in[2] (.names)                                           0.100     1.151
n_n4116.out[0] (.names)                                          0.235     1.386
n_n3595.in[1] (.names)                                           0.482     1.869
n_n3595.out[0] (.names)                                          0.235     2.104
n_n4039.in[3] (.names)                                           0.100     2.204
n_n4039.out[0] (.names)                                          0.235     2.439
n_n4038.in[2] (.names)                                           0.489     2.928
n_n4038.out[0] (.names)                                          0.235     3.163
[899].in[1] (.names)                                             0.470     3.633
[899].out[0] (.names)                                            0.235     3.868
n_n3785.in[2] (.names)                                           0.343     4.211
n_n3785.out[0] (.names)                                          0.235     4.446
[2060].in[1] (.names)                                            0.454     4.900
[2060].out[0] (.names)                                           0.235     5.135
[6290].in[1] (.names)                                            0.100     5.235
[6290].out[0] (.names)                                           0.235     5.470
[1492].in[3] (.names)                                            0.477     5.947
[1492].out[0] (.names)                                           0.235     6.182
n_n3199.in[1] (.names)                                           0.459     6.641
n_n3199.out[0] (.names)                                          0.235     6.876
n_n3709.D[0] (.latch)                                            0.000     6.876
data arrival time                                                          6.876

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.876
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.900


#Path 2
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
n_n4116.in[2] (.names)                                           0.100     1.151
n_n4116.out[0] (.names)                                          0.235     1.386
n_n3595.in[1] (.names)                                           0.482     1.869
n_n3595.out[0] (.names)                                          0.235     2.104
n_n4039.in[3] (.names)                                           0.100     2.204
n_n4039.out[0] (.names)                                          0.235     2.439
n_n4038.in[2] (.names)                                           0.489     2.928
n_n4038.out[0] (.names)                                          0.235     3.163
[899].in[1] (.names)                                             0.470     3.633
[899].out[0] (.names)                                            0.235     3.868
n_n3785.in[2] (.names)                                           0.343     4.211
n_n3785.out[0] (.names)                                          0.235     4.446
[2060].in[1] (.names)                                            0.454     4.900
[2060].out[0] (.names)                                           0.235     5.135
[6290].in[1] (.names)                                            0.100     5.235
[6290].out[0] (.names)                                           0.235     5.470
[6386].in[3] (.names)                                            0.432     5.902
[6386].out[0] (.names)                                           0.235     6.137
n_n132.in[2] (.names)                                            0.315     6.452
n_n132.out[0] (.names)                                           0.235     6.687
n_n4093.D[0] (.latch)                                            0.000     6.687
data arrival time                                                          6.687

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.687
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.711


#Path 3
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[947].in[0] (.names)                                             0.460     5.758
[947].out[0] (.names)                                            0.235     5.993
[1280].in[1] (.names)                                            0.100     6.093
[1280].out[0] (.names)                                           0.235     6.328
n_n3184.in[1] (.names)                                           0.100     6.428
n_n3184.out[0] (.names)                                          0.235     6.663
n_n3766.D[0] (.latch)                                            0.000     6.663
data arrival time                                                          6.663

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.663
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.687


#Path 4
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[947].in[0] (.names)                                             0.460     5.758
[947].out[0] (.names)                                            0.235     5.993
[1042].in[0] (.names)                                            0.100     6.093
[1042].out[0] (.names)                                           0.235     6.328
n_n3009.in[1] (.names)                                           0.100     6.428
n_n3009.out[0] (.names)                                          0.235     6.663
n_n4275.D[0] (.latch)                                            0.000     6.663
data arrival time                                                          6.663

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.663
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.687


#Path 5
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[982].in[0] (.names)                                             0.460     5.758
[982].out[0] (.names)                                            0.235     5.993
[1538].in[1] (.names)                                            0.100     6.093
[1538].out[0] (.names)                                           0.235     6.328
n_n3466.in[3] (.names)                                           0.100     6.428
n_n3466.out[0] (.names)                                          0.235     6.663
n_n3483.D[0] (.latch)                                            0.000     6.663
data arrival time                                                          6.663

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.663
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.687


#Path 6
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
n_n4116.in[2] (.names)                                           0.100     1.151
n_n4116.out[0] (.names)                                          0.235     1.386
n_n3595.in[1] (.names)                                           0.482     1.869
n_n3595.out[0] (.names)                                          0.235     2.104
n_n4039.in[3] (.names)                                           0.100     2.204
n_n4039.out[0] (.names)                                          0.235     2.439
n_n4038.in[2] (.names)                                           0.489     2.928
n_n4038.out[0] (.names)                                          0.235     3.163
[899].in[1] (.names)                                             0.470     3.633
[899].out[0] (.names)                                            0.235     3.868
n_n3785.in[2] (.names)                                           0.343     4.211
n_n3785.out[0] (.names)                                          0.235     4.446
[2060].in[1] (.names)                                            0.454     4.900
[2060].out[0] (.names)                                           0.235     5.135
[6290].in[1] (.names)                                            0.100     5.235
[6290].out[0] (.names)                                           0.235     5.470
[1971].in[3] (.names)                                            0.480     5.951
[1971].out[0] (.names)                                           0.235     6.186
n_n124.in[2] (.names)                                            0.100     6.286
n_n124.out[0] (.names)                                           0.235     6.521
n_n3707.D[0] (.latch)                                            0.000     6.521
data arrival time                                                          6.521

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.521
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.544


#Path 7
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[947].in[0] (.names)                                             0.460     5.758
[947].out[0] (.names)                                            0.235     5.993
n_n3026.in[1] (.names)                                           0.291     6.284
n_n3026.out[0] (.names)                                          0.235     6.519
n_n4227.D[0] (.latch)                                            0.000     6.519
data arrival time                                                          6.519

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.543


#Path 8
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[947].in[0] (.names)                                             0.460     5.758
[947].out[0] (.names)                                            0.235     5.993
n_n3217.in[3] (.names)                                           0.291     6.284
n_n3217.out[0] (.names)                                          0.235     6.519
n_n3724.D[0] (.latch)                                            0.000     6.519
data arrival time                                                          6.519

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.519
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.543


#Path 9
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3563.in[2] (.names)                                           0.100     3.936
n_n3563.out[0] (.names)                                          0.235     4.171
n_n3788.in[2] (.names)                                           0.100     4.271
n_n3788.out[0] (.names)                                          0.235     4.506
nak3_17.in[1] (.names)                                           0.623     5.130
nak3_17.out[0] (.names)                                          0.235     5.365
[6376].in[1] (.names)                                            0.576     5.940
[6376].out[0] (.names)                                           0.235     6.175
n_n128.in[1] (.names)                                            0.100     6.275
n_n128.out[0] (.names)                                           0.235     6.510
n_n3831.D[0] (.latch)                                            0.000     6.510
data arrival time                                                          6.510

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.510
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.534


#Path 10
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[946].in[1] (.names)                                             0.460     5.758
[946].out[0] (.names)                                            0.235     5.993
n_n3813.in[2] (.names)                                           0.100     6.093
n_n3813.out[0] (.names)                                          0.235     6.328
n_n3814.D[0] (.latch)                                            0.000     6.328
data arrival time                                                          6.328

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.328
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 11
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[982].in[0] (.names)                                             0.460     5.758
[982].out[0] (.names)                                            0.235     5.993
n_n4011.in[1] (.names)                                           0.100     6.093
n_n4011.out[0] (.names)                                          0.235     6.328
n_n4012.D[0] (.latch)                                            0.000     6.328
data arrival time                                                          6.328

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.328
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 12
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[982].in[0] (.names)                                             0.460     5.758
[982].out[0] (.names)                                            0.235     5.993
n_n3907.in[2] (.names)                                           0.100     6.093
n_n3907.out[0] (.names)                                          0.235     6.328
n_n4334.D[0] (.latch)                                            0.000     6.328
data arrival time                                                          6.328

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.328
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 13
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[1069].in[0] (.names)                                            0.340     5.638
[1069].out[0] (.names)                                           0.235     5.873
n_n3592.in[1] (.names)                                           0.100     5.973
n_n3592.out[0] (.names)                                          0.235     6.208
n_n3959.D[0] (.latch)                                            0.000     6.208
data arrival time                                                          6.208

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.208
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.232


#Path 14
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[1771].in[2] (.names)                                            0.340     5.638
[1771].out[0] (.names)                                           0.235     5.873
n_n3235.in[0] (.names)                                           0.100     5.973
n_n3235.out[0] (.names)                                          0.235     6.208
n_n3995.D[0] (.latch)                                            0.000     6.208
data arrival time                                                          6.208

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.208
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.232


#Path 15
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[2240].in[2] (.names)                                            0.340     5.638
[2240].out[0] (.names)                                           0.235     5.873
n_n3725.in[0] (.names)                                           0.100     5.973
n_n3725.out[0] (.names)                                          0.235     6.208
n_n3726.D[0] (.latch)                                            0.000     6.208
data arrival time                                                          6.208

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.208
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.232


#Path 16
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[2261].in[2] (.names)                                            0.340     5.638
[2261].out[0] (.names)                                           0.235     5.873
n_n3444.in[0] (.names)                                           0.100     5.973
n_n3444.out[0] (.names)                                          0.235     6.208
n_n3574.D[0] (.latch)                                            0.000     6.208
data arrival time                                                          6.208

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.208
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.232


#Path 17
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[1391].in[2] (.names)                                            0.338     5.636
[1391].out[0] (.names)                                           0.235     5.871
n_n3817.in[0] (.names)                                           0.100     5.971
n_n3817.out[0] (.names)                                          0.235     6.206
n_n3818.D[0] (.latch)                                            0.000     6.206
data arrival time                                                          6.206

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.206
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.230


#Path 18
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[1925].in[2] (.names)                                            0.338     5.636
[1925].out[0] (.names)                                           0.235     5.871
n_n3913.in[0] (.names)                                           0.100     5.971
n_n3913.out[0] (.names)                                          0.235     6.206
n_n4040.D[0] (.latch)                                            0.000     6.206
data arrival time                                                          6.206

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.206
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.230


#Path 19
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[1165].in[2] (.names)                                            0.338     5.636
[1165].out[0] (.names)                                           0.235     5.871
n_n3292.in[0] (.names)                                           0.100     5.971
n_n3292.out[0] (.names)                                          0.235     6.206
n_n4080.D[0] (.latch)                                            0.000     6.206
data arrival time                                                          6.206

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.206
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.230


#Path 20
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
n_n3832.in[1] (.names)                                           0.342     5.063
n_n3832.out[0] (.names)                                          0.235     5.298
[1752].in[2] (.names)                                            0.337     5.635
[1752].out[0] (.names)                                           0.235     5.870
n_n3987.in[0] (.names)                                           0.100     5.970
n_n3987.out[0] (.names)                                          0.235     6.205
n_n3988.D[0] (.latch)                                            0.000     6.205
data arrival time                                                          6.205

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.229


#Path 21
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
n_n4116.in[2] (.names)                                           0.100     1.151
n_n4116.out[0] (.names)                                          0.235     1.386
n_n3595.in[1] (.names)                                           0.482     1.869
n_n3595.out[0] (.names)                                          0.235     2.104
n_n4039.in[3] (.names)                                           0.100     2.204
n_n4039.out[0] (.names)                                          0.235     2.439
n_n4038.in[2] (.names)                                           0.489     2.928
n_n4038.out[0] (.names)                                          0.235     3.163
[899].in[1] (.names)                                             0.470     3.633
[899].out[0] (.names)                                            0.235     3.868
n_n3785.in[2] (.names)                                           0.343     4.211
n_n3785.out[0] (.names)                                          0.235     4.446
[2060].in[1] (.names)                                            0.454     4.900
[2060].out[0] (.names)                                           0.235     5.135
[6290].in[1] (.names)                                            0.100     5.235
[6290].out[0] (.names)                                           0.235     5.470
n_n3377.in[3] (.names)                                           0.477     5.947
n_n3377.out[0] (.names)                                          0.235     6.182
n_n3198.D[0] (.latch)                                            0.000     6.182
data arrival time                                                          6.182

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.206


#Path 22
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3563.in[2] (.names)                                           0.100     3.936
n_n3563.out[0] (.names)                                          0.235     4.171
n_n3788.in[2] (.names)                                           0.100     4.271
n_n3788.out[0] (.names)                                          0.235     4.506
nak3_17.in[1] (.names)                                           0.623     5.130
nak3_17.out[0] (.names)                                          0.235     5.365
n_n127.in[2] (.names)                                            0.335     5.699
n_n127.out[0] (.names)                                           0.235     5.934
nsr3_17.D[0] (.latch)                                            0.000     5.934
data arrival time                                                          5.934

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.934
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.958


#Path 23
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[2264].in[3] (.names)                                            0.315     4.486
[2264].out[0] (.names)                                           0.235     4.721
[936].in[1] (.names)                                             0.489     5.210
[936].out[0] (.names)                                            0.235     5.445
n_n3070.in[3] (.names)                                           0.100     5.545
n_n3070.out[0] (.names)                                          0.235     5.780
n_n3851.D[0] (.latch)                                            0.000     5.780
data arrival time                                                          5.780

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.780
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.803


#Path 24
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
[1015].in[3] (.names)                                            0.315     4.486
[1015].out[0] (.names)                                           0.235     4.721
[1208].in[0] (.names)                                            0.481     5.202
[1208].out[0] (.names)                                           0.235     5.437
n_n3140.in[3] (.names)                                           0.100     5.537
n_n3140.out[0] (.names)                                          0.235     5.772
n_n4026.D[0] (.latch)                                            0.000     5.772
data arrival time                                                          5.772

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.772
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.796


#Path 25
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3563.in[2] (.names)                                           0.100     3.936
n_n3563.out[0] (.names)                                          0.235     4.171
n_n3788.in[2] (.names)                                           0.100     4.271
n_n3788.out[0] (.names)                                          0.235     4.506
nak3_17.in[1] (.names)                                           0.623     5.130
nak3_17.out[0] (.names)                                          0.235     5.365
n_n3866.in[1] (.names)                                           0.100     5.465
n_n3866.out[0] (.names)                                          0.235     5.700
n_n4067.D[0] (.latch)                                            0.000     5.700
data arrival time                                                          5.700

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.700
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.723


#Path 26
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3563.in[2] (.names)                                           0.100     3.936
n_n3563.out[0] (.names)                                          0.235     4.171
n_n3788.in[2] (.names)                                           0.100     4.271
n_n3788.out[0] (.names)                                          0.235     4.506
[1022].in[1] (.names)                                            0.316     4.822
[1022].out[0] (.names)                                           0.235     5.057
n_n129.in[3] (.names)                                            0.341     5.398
n_n129.out[0] (.names)                                           0.235     5.633
n_n3833.D[0] (.latch)                                            0.000     5.633
data arrival time                                                          5.633

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.633
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.657


#Path 27
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3563.in[2] (.names)                                           0.100     3.936
n_n3563.out[0] (.names)                                          0.235     4.171
[6252].in[3] (.names)                                            0.458     4.629
[6252].out[0] (.names)                                           0.235     4.864
n_n4140.in[3] (.names)                                           0.340     5.204
n_n4140.out[0] (.names)                                          0.235     5.439
n_n4142.D[0] (.latch)                                            0.000     5.439
data arrival time                                                          5.439

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.439
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.463


#Path 28
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
[1898].in[0] (.names)                                            0.489     4.149
[1898].out[0] (.names)                                           0.235     4.384
[1648].in[2] (.names)                                            0.441     4.825
[1648].out[0] (.names)                                           0.235     5.060
n_n3972.in[1] (.names)                                           0.100     5.160
n_n3972.out[0] (.names)                                          0.235     5.395
n_n4145.D[0] (.latch)                                            0.000     5.395
data arrival time                                                          5.395

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.395
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.418


#Path 29
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
[1898].in[0] (.names)                                            0.489     4.149
[1898].out[0] (.names)                                           0.235     4.384
[1613].in[2] (.names)                                            0.441     4.825
[1613].out[0] (.names)                                           0.235     5.060
n_n4121.in[1] (.names)                                           0.100     5.160
n_n4121.out[0] (.names)                                          0.235     5.395
n_n4122.D[0] (.latch)                                            0.000     5.395
data arrival time                                                          5.395

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.395
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.418


#Path 30
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
[1898].in[0] (.names)                                            0.489     4.149
[1898].out[0] (.names)                                           0.235     4.384
[1260].in[2] (.names)                                            0.440     4.824
[1260].out[0] (.names)                                           0.235     5.059
n_n4094.in[1] (.names)                                           0.100     5.159
n_n4094.out[0] (.names)                                          0.235     5.394
n_n4095.D[0] (.latch)                                            0.000     5.394
data arrival time                                                          5.394

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.394
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.417


#Path 31
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
n_n3830.in[2] (.names)                                           0.315     4.486
n_n3830.out[0] (.names)                                          0.235     4.721
n_n3375.in[1] (.names)                                           0.434     5.155
n_n3375.out[0] (.names)                                          0.235     5.390
n_n3376.D[0] (.latch)                                            0.000     5.390
data arrival time                                                          5.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.413


#Path 32
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
n_n3830.in[2] (.names)                                           0.315     4.486
n_n3830.out[0] (.names)                                          0.235     4.721
n_n4276.in[1] (.names)                                           0.434     5.155
n_n4276.out[0] (.names)                                          0.235     5.390
n_n4279.D[0] (.latch)                                            0.000     5.390
data arrival time                                                          5.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.413


#Path 33
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
n_n3830.in[2] (.names)                                           0.315     4.486
n_n3830.out[0] (.names)                                          0.235     4.721
n_n3821.in[1] (.names)                                           0.434     5.155
n_n3821.out[0] (.names)                                          0.235     5.390
n_n3823.D[0] (.latch)                                            0.000     5.390
data arrival time                                                          5.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.413


#Path 34
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
n_n3830.in[2] (.names)                                           0.315     4.486
n_n3830.out[0] (.names)                                          0.235     4.721
n_n3964.in[1] (.names)                                           0.434     5.155
n_n3964.out[0] (.names)                                          0.235     5.390
n_n3966.D[0] (.latch)                                            0.000     5.390
data arrival time                                                          5.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.413


#Path 35
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
[1898].in[0] (.names)                                            0.489     4.149
[1898].out[0] (.names)                                           0.235     4.384
[914].in[2] (.names)                                             0.100     4.484
[914].out[0] (.names)                                            0.235     4.719
[1213].in[3] (.names)                                            0.100     4.819
[1213].out[0] (.names)                                           0.235     5.054
n_n3526.in[1] (.names)                                           0.100     5.154
n_n3526.out[0] (.names)                                          0.235     5.389
n_n3841.D[0] (.latch)                                            0.000     5.389
data arrival time                                                          5.389

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.412


#Path 36
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
[1898].in[0] (.names)                                            0.489     4.149
[1898].out[0] (.names)                                           0.235     4.384
[914].in[2] (.names)                                             0.100     4.484
[914].out[0] (.names)                                            0.235     4.719
[1708].in[3] (.names)                                            0.100     4.819
[1708].out[0] (.names)                                           0.235     5.054
n_n3271.in[1] (.names)                                           0.100     5.154
n_n3271.out[0] (.names)                                          0.235     5.389
n_n4233.D[0] (.latch)                                            0.000     5.389
data arrival time                                                          5.389

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.412


#Path 37
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
[1898].in[0] (.names)                                            0.489     4.149
[1898].out[0] (.names)                                           0.235     4.384
[914].in[2] (.names)                                             0.100     4.484
[914].out[0] (.names)                                            0.235     4.719
[1885].in[3] (.names)                                            0.100     4.819
[1885].out[0] (.names)                                           0.235     5.054
n_n3241.in[1] (.names)                                           0.100     5.154
n_n3241.out[0] (.names)                                          0.235     5.389
n_n3242.D[0] (.latch)                                            0.000     5.389
data arrival time                                                          5.389

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.412


#Path 38
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
n_n3830.in[2] (.names)                                           0.315     4.486
n_n3830.out[0] (.names)                                          0.235     4.721
n_n3512.in[1] (.names)                                           0.426     5.147
n_n3512.out[0] (.names)                                          0.235     5.382
n_n3514.D[0] (.latch)                                            0.000     5.382
data arrival time                                                          5.382

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.382
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.405


#Path 39
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
n_n3830.in[2] (.names)                                           0.315     4.486
n_n3830.out[0] (.names)                                          0.235     4.721
n_n3582.in[1] (.names)                                           0.426     5.147
n_n3582.out[0] (.names)                                          0.235     5.382
n_n3583.D[0] (.latch)                                            0.000     5.382
data arrival time                                                          5.382

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.382
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.405


#Path 40
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
[1079].in[3] (.names)                                            0.100     1.151
[1079].out[0] (.names)                                           0.235     1.386
n_n4256.in[1] (.names)                                           0.487     1.873
n_n4256.out[0] (.names)                                          0.235     2.108
n_n4231.in[1] (.names)                                           0.488     2.596
n_n4231.out[0] (.names)                                          0.235     2.831
[901].in[2] (.names)                                             0.100     2.931
[901].out[0] (.names)                                            0.235     3.166
n_n3240.in[2] (.names)                                           0.100     3.266
n_n3240.out[0] (.names)                                          0.235     3.501
[905].in[2] (.names)                                             0.100     3.601
[905].out[0] (.names)                                            0.235     3.836
n_n3852.in[2] (.names)                                           0.100     3.936
n_n3852.out[0] (.names)                                          0.235     4.171
n_n3830.in[2] (.names)                                           0.315     4.486
n_n3830.out[0] (.names)                                          0.235     4.721
n_n3206.in[1] (.names)                                           0.426     5.147
n_n3206.out[0] (.names)                                          0.235     5.382
n_n3207.D[0] (.latch)                                            0.000     5.382
data arrival time                                                          5.382

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.382
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.405


#Path 41
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
n_n4158.in[0] (.names)                                           0.339     3.999
n_n4158.out[0] (.names)                                          0.235     4.234
n_n3459.in[1] (.names)                                           0.490     4.724
n_n3459.out[0] (.names)                                          0.235     4.959
n_n3898.D[0] (.latch)                                            0.000     4.959
data arrival time                                                          4.959

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.983


#Path 42
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
n_n4158.in[0] (.names)                                           0.339     3.999
n_n4158.out[0] (.names)                                          0.235     4.234
n_n4156.in[1] (.names)                                           0.100     4.334
n_n4156.out[0] (.names)                                          0.235     4.569
n_n4157.D[0] (.latch)                                            0.000     4.569
data arrival time                                                          4.569

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.569
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.593


#Path 43
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
n_n4158.in[0] (.names)                                           0.339     3.999
n_n4158.out[0] (.names)                                          0.235     4.234
n_n3302.in[1] (.names)                                           0.100     4.334
n_n3302.out[0] (.names)                                          0.235     4.569
n_n4288.D[0] (.latch)                                            0.000     4.569
data arrival time                                                          4.569

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.569
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.593


#Path 44
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
[1552].in[2] (.names)                                            0.340     3.665
[1552].out[0] (.names)                                           0.235     3.900
n_n4228.in[1] (.names)                                           0.341     4.241
n_n4228.out[0] (.names)                                          0.235     4.476
n_n4229.D[0] (.latch)                                            0.000     4.476
data arrival time                                                          4.476

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.476
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.500


#Path 45
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
n_n4015.in[1] (.names)                                           0.482     3.472
n_n4015.out[0] (.names)                                          0.235     3.707
n_n3518.in[0] (.names)                                           0.483     4.191
n_n3518.out[0] (.names)                                          0.235     4.426
n_n4316.D[0] (.latch)                                            0.000     4.426
data arrival time                                                          4.426

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.426
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.449


#Path 46
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
n_n3226.in[1] (.names)                                           0.489     4.149
n_n3226.out[0] (.names)                                          0.235     4.384
n_n3916.D[0] (.latch)                                            0.000     4.384
data arrival time                                                          4.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.407


#Path 47
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
[1509].in[2] (.names)                                            0.340     3.665
[1509].out[0] (.names)                                           0.235     3.900
n_n3308.in[1] (.names)                                           0.100     4.000
n_n3308.out[0] (.names)                                          0.235     4.235
n_n4351.D[0] (.latch)                                            0.000     4.235
data arrival time                                                          4.235

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.235
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.259


#Path 48
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
[1487].in[2] (.names)                                            0.340     3.665
[1487].out[0] (.names)                                           0.235     3.900
n_n3058.in[1] (.names)                                           0.100     4.000
n_n3058.out[0] (.names)                                          0.235     4.235
n_n3085.D[0] (.latch)                                            0.000     4.235
data arrival time                                                          4.235

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.235
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.259


#Path 49
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
n_n3147.in[1] (.names)                                           0.338     3.998
n_n3147.out[0] (.names)                                          0.235     4.233
n_n3458.D[0] (.latch)                                            0.000     4.233
data arrival time                                                          4.233

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.233
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.256


#Path 50
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
n_n4015.in[1] (.names)                                           0.482     3.472
n_n4015.out[0] (.names)                                          0.235     3.707
n_n3017.in[1] (.names)                                           0.100     3.807
n_n3017.out[0] (.names)                                          0.235     4.042
n_n3657.D[0] (.latch)                                            0.000     4.042
data arrival time                                                          4.042

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.066


#Path 51
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
n_n4015.in[1] (.names)                                           0.482     3.472
n_n4015.out[0] (.names)                                          0.235     3.707
n_n3148.in[0] (.names)                                           0.100     3.807
n_n3148.out[0] (.names)                                          0.235     4.042
n_n3495.D[0] (.latch)                                            0.000     4.042
data arrival time                                                          4.042

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.066


#Path 52
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6275].in[1] (.names)                                            0.638     1.884
[6275].out[0] (.names)                                           0.235     2.119
n_n3362.in[3] (.names)                                           0.636     2.755
n_n3362.out[0] (.names)                                          0.235     2.990
[2049].in[1] (.names)                                            0.100     3.090
[2049].out[0] (.names)                                           0.235     3.325
n_n4345.in[2] (.names)                                           0.100     3.425
n_n4345.out[0] (.names)                                          0.235     3.660
n_n4073.in[1] (.names)                                           0.100     3.760
n_n4073.out[0] (.names)                                          0.235     3.995
n_n4074.D[0] (.latch)                                            0.000     3.995
data arrival time                                                          3.995

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.995
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.018


#Path 53
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
n_n3923.in[2] (.names)                                           0.100     1.151
n_n3923.out[0] (.names)                                          0.235     1.386
n_n4267.in[2] (.names)                                           0.100     1.486
n_n4267.out[0] (.names)                                          0.235     1.721
n_n4034.in[3] (.names)                                           0.100     1.821
n_n4034.out[0] (.names)                                          0.235     2.056
n_n4259.in[2] (.names)                                           0.339     2.396
n_n4259.out[0] (.names)                                          0.235     2.631
[1078].in[2] (.names)                                            0.100     2.731
[1078].out[0] (.names)                                           0.235     2.966
n_n3110.in[2] (.names)                                           0.588     3.553
n_n3110.out[0] (.names)                                          0.235     3.788
n_n3111.D[0] (.latch)                                            0.000     3.788
data arrival time                                                          3.788

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.788
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.812


#Path 54
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.361     0.528
n_n3900.out[0] (.names)                                          0.235     0.763
n_n3899.in[2] (.names)                                           0.100     0.863
n_n3899.out[0] (.names)                                          0.235     1.098
n_n3870.in[2] (.names)                                           0.100     1.198
n_n3870.out[0] (.names)                                          0.235     1.433
n_n3869.in[2] (.names)                                           0.627     2.059
n_n3869.out[0] (.names)                                          0.235     2.294
n_n3205.in[2] (.names)                                           0.100     2.394
n_n3205.out[0] (.names)                                          0.235     2.629
[1062].in[3] (.names)                                            0.100     2.729
[1062].out[0] (.names)                                           0.235     2.964
n_n3585.in[3] (.names)                                           0.341     3.306
n_n3585.out[0] (.names)                                          0.235     3.541
n_n4324.D[0] (.latch)                                            0.000     3.541
data arrival time                                                          3.541

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.541
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.564


#Path 55
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n3974.in[1] (.names)                                           0.638     1.884
n_n3974.out[0] (.names)                                          0.235     2.119
[1128].in[1] (.names)                                            0.342     2.462
[1128].out[0] (.names)                                           0.235     2.697
n_n3168.in[2] (.names)                                           0.490     3.187
n_n3168.out[0] (.names)                                          0.235     3.422
n_n4222.D[0] (.latch)                                            0.000     3.422
data arrival time                                                          3.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.422
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.445


#Path 56
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
n_n4029.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[2] (.names)                                             0.462     0.629
[984].out[0] (.names)                                            0.235     0.864
n_n4357.in[3] (.names)                                           0.555     1.418
n_n4357.out[0] (.names)                                          0.235     1.653
[6349].in[1] (.names)                                            0.420     2.074
[6349].out[0] (.names)                                           0.235     2.309
[1477].in[2] (.names)                                            0.315     2.623
[1477].out[0] (.names)                                           0.235     2.858
n_n130.in[1] (.names)                                            0.100     2.958
n_n130.out[0] (.names)                                           0.235     3.193
n_n4045.D[0] (.latch)                                            0.000     3.193
data arrival time                                                          3.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.217


#Path 57
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
n_n3923.in[2] (.names)                                           0.100     1.151
n_n3923.out[0] (.names)                                          0.235     1.386
n_n4267.in[2] (.names)                                           0.100     1.486
n_n4267.out[0] (.names)                                          0.235     1.721
n_n4034.in[3] (.names)                                           0.100     1.821
n_n4034.out[0] (.names)                                          0.235     2.056
[1075].in[3] (.names)                                            0.100     2.156
[1075].out[0] (.names)                                           0.235     2.391
n_n3236.in[2] (.names)                                           0.471     2.863
n_n3236.out[0] (.names)                                          0.235     3.098
n_n3237.D[0] (.latch)                                            0.000     3.098
data arrival time                                                          3.098

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.098
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.121


#Path 58
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n3656.in[1] (.names)                                           0.489     1.736
n_n3656.out[0] (.names)                                          0.235     1.971
[1472].in[1] (.names)                                            0.315     2.285
[1472].out[0] (.names)                                           0.235     2.520
n_n121.in[2] (.names)                                            0.291     2.811
n_n121.out[0] (.names)                                           0.235     3.046
n_n3954.D[0] (.latch)                                            0.000     3.046
data arrival time                                                          3.046

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.070


#Path 59
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n3974.in[1] (.names)                                           0.638     1.884
n_n3974.out[0] (.names)                                          0.235     2.119
[1128].in[1] (.names)                                            0.342     2.462
[1128].out[0] (.names)                                           0.235     2.697
n_n3059.in[2] (.names)                                           0.100     2.797
n_n3059.out[0] (.names)                                          0.235     3.032
n_n3099.D[0] (.latch)                                            0.000     3.032
data arrival time                                                          3.032

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.032
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.055


#Path 60
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n3974.in[1] (.names)                                           0.638     1.884
n_n3974.out[0] (.names)                                          0.235     2.119
[1128].in[1] (.names)                                            0.342     2.462
[1128].out[0] (.names)                                           0.235     2.697
n_n3309.in[2] (.names)                                           0.100     2.797
n_n3309.out[0] (.names)                                          0.235     3.032
n_n4392.D[0] (.latch)                                            0.000     3.032
data arrival time                                                          3.032

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.032
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.055


#Path 61
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n4126.in[1] (.names)                                           0.341     1.588
n_n4126.out[0] (.names)                                          0.235     1.823
[1006].in[1] (.names)                                            0.293     2.116
[1006].out[0] (.names)                                           0.235     2.351
n_n3680.in[0] (.names)                                           0.413     2.764
n_n3680.out[0] (.names)                                          0.235     2.999
n_n3845.D[0] (.latch)                                            0.000     2.999
data arrival time                                                          2.999

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.023


#Path 62
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
n_n4029.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[2] (.names)                                             0.462     0.629
[984].out[0] (.names)                                            0.235     0.864
n_n4357.in[3] (.names)                                           0.555     1.418
n_n4357.out[0] (.names)                                          0.235     1.653
[6349].in[1] (.names)                                            0.420     2.074
[6349].out[0] (.names)                                           0.235     2.309
[1068].in[3] (.names)                                            0.100     2.409
[1068].out[0] (.names)                                           0.235     2.644
n_n3473.in[2] (.names)                                           0.100     2.744
n_n3473.out[0] (.names)                                          0.235     2.979
n_n4056.D[0] (.latch)                                            0.000     2.979
data arrival time                                                          2.979

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.002


#Path 63
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
n_n4029.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[2] (.names)                                             0.462     0.629
[984].out[0] (.names)                                            0.235     0.864
n_n4357.in[3] (.names)                                           0.555     1.418
n_n4357.out[0] (.names)                                          0.235     1.653
[6349].in[1] (.names)                                            0.420     2.074
[6349].out[0] (.names)                                           0.235     2.309
[1565].in[3] (.names)                                            0.100     2.409
[1565].out[0] (.names)                                           0.235     2.644
n_n131.in[0] (.names)                                            0.100     2.744
n_n131.out[0] (.names)                                           0.235     2.979
n_n4057.D[0] (.latch)                                            0.000     2.979
data arrival time                                                          2.979

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.002


#Path 64
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.361     0.528
n_n3900.out[0] (.names)                                          0.235     0.763
n_n3899.in[2] (.names)                                           0.100     0.863
n_n3899.out[0] (.names)                                          0.235     1.098
n_n3870.in[2] (.names)                                           0.100     1.198
n_n3870.out[0] (.names)                                          0.235     1.433
n_n3869.in[2] (.names)                                           0.627     2.059
n_n3869.out[0] (.names)                                          0.235     2.294
[1019].in[3] (.names)                                            0.100     2.394
[1019].out[0] (.names)                                           0.235     2.629
n_n3166.in[3] (.names)                                           0.100     2.729
n_n3166.out[0] (.names)                                          0.235     2.964
n_n3475.D[0] (.latch)                                            0.000     2.964
data arrival time                                                          2.964

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.964
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.988


#Path 65
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n4126.in[1] (.names)                                           0.341     1.588
n_n4126.out[0] (.names)                                          0.235     1.823
[934].in[1] (.names)                                             0.100     1.923
[934].out[0] (.names)                                            0.235     2.158
n_n3382.in[2] (.names)                                           0.561     2.719
n_n3382.out[0] (.names)                                          0.235     2.954
n_n4366.D[0] (.latch)                                            0.000     2.954
data arrival time                                                          2.954

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.977


#Path 66
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n4126.in[1] (.names)                                           0.341     1.588
n_n4126.out[0] (.names)                                          0.235     1.823
[1006].in[1] (.names)                                            0.293     2.116
[1006].out[0] (.names)                                           0.235     2.351
n_n4028.in[0] (.names)                                           0.315     2.666
n_n4028.out[0] (.names)                                          0.235     2.901
n_n4029.D[0] (.latch)                                            0.000     2.901
data arrival time                                                          2.901

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.901
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.924


#Path 67
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n4126.in[1] (.names)                                           0.341     1.588
n_n4126.out[0] (.names)                                          0.235     1.823
[1006].in[1] (.names)                                            0.293     2.116
[1006].out[0] (.names)                                           0.235     2.351
n_n3693.in[0] (.names)                                           0.315     2.666
n_n3693.out[0] (.names)                                          0.235     2.901
n_n4099.D[0] (.latch)                                            0.000     2.901
data arrival time                                                          2.901

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.901
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.924


#Path 68
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n4126.in[1] (.names)                                           0.341     1.588
n_n4126.out[0] (.names)                                          0.235     1.823
[1006].in[1] (.names)                                            0.293     2.116
[1006].out[0] (.names)                                           0.235     2.351
n_n3579.in[0] (.names)                                           0.315     2.666
n_n3579.out[0] (.names)                                          0.235     2.901
n_n3955.D[0] (.latch)                                            0.000     2.901
data arrival time                                                          2.901

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.901
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.924


#Path 69
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n4126.in[1] (.names)                                           0.341     1.588
n_n4126.out[0] (.names)                                          0.235     1.823
[1362].in[2] (.names)                                            0.100     1.923
[1362].out[0] (.names)                                           0.235     2.158
n_n3552.in[3] (.names)                                           0.492     2.650
n_n3552.out[0] (.names)                                          0.235     2.885
n_n3934.D[0] (.latch)                                            0.000     2.885
data arrival time                                                          2.885

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.885
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.909


#Path 70
Startpoint: n_n4029.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
n_n4029.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[2] (.names)                                             0.462     0.629
[984].out[0] (.names)                                            0.235     0.864
n_n4357.in[3] (.names)                                           0.555     1.418
n_n4357.out[0] (.names)                                          0.235     1.653
[6349].in[1] (.names)                                            0.420     2.074
[6349].out[0] (.names)                                           0.235     2.309
n_n3355.in[3] (.names)                                           0.341     2.650
n_n3355.out[0] (.names)                                          0.235     2.885
n_n3557.D[0] (.latch)                                            0.000     2.885
data arrival time                                                          2.885

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.885
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.908


#Path 71
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n3656.in[1] (.names)                                           0.489     1.736
n_n3656.out[0] (.names)                                          0.235     1.971
[2009].in[1] (.names)                                            0.315     2.285
[2009].out[0] (.names)                                           0.235     2.520
n_n3296.in[2] (.names)                                           0.100     2.620
n_n3296.out[0] (.names)                                          0.235     2.855
n_n4381.D[0] (.latch)                                            0.000     2.855
data arrival time                                                          2.855

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.855
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.879


#Path 72
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n3656.in[1] (.names)                                           0.489     1.736
n_n3656.out[0] (.names)                                          0.235     1.971
[1184].in[1] (.names)                                            0.315     2.285
[1184].out[0] (.names)                                           0.235     2.520
n_n3104.in[2] (.names)                                           0.100     2.620
n_n3104.out[0] (.names)                                          0.235     2.855
n_n3865.D[0] (.latch)                                            0.000     2.855
data arrival time                                                          2.855

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.855
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.879


#Path 73
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n3656.in[1] (.names)                                           0.489     1.736
n_n3656.out[0] (.names)                                          0.235     1.971
[1633].in[1] (.names)                                            0.315     2.285
[1633].out[0] (.names)                                           0.235     2.520
n_n3540.in[2] (.names)                                           0.100     2.620
n_n3540.out[0] (.names)                                          0.235     2.855
n_n4052.D[0] (.latch)                                            0.000     2.855
data arrival time                                                          2.855

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.855
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.879


#Path 74
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n3974.in[1] (.names)                                           0.638     1.884
n_n3974.out[0] (.names)                                          0.235     2.119
n_n3519.in[2] (.names)                                           0.487     2.606
n_n3519.out[0] (.names)                                          0.235     2.841
n_n3976.D[0] (.latch)                                            0.000     2.841
data arrival time                                                          2.841

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.841
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865


#Path 75
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
n_n3923.in[2] (.names)                                           0.100     1.151
n_n3923.out[0] (.names)                                          0.235     1.386
n_n4267.in[2] (.names)                                           0.100     1.486
n_n4267.out[0] (.names)                                          0.235     1.721
[1076].in[3] (.names)                                            0.100     1.821
[1076].out[0] (.names)                                           0.235     2.056
n_n3406.in[2] (.names)                                           0.489     2.545
n_n3406.out[0] (.names)                                          0.235     2.780
n_n3408.D[0] (.latch)                                            0.000     2.780
data arrival time                                                          2.780

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.780
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.804


#Path 76
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n3974.in[1] (.names)                                           0.638     1.884
n_n3974.out[0] (.names)                                          0.235     2.119
n_n3607.in[2] (.names)                                           0.342     2.462
n_n3607.out[0] (.names)                                          0.235     2.697
n_n3608.D[0] (.latch)                                            0.000     2.697
data arrival time                                                          2.697

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.697
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.720


#Path 77
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n3974.in[1] (.names)                                           0.638     1.884
n_n3974.out[0] (.names)                                          0.235     2.119
n_n3018.in[2] (.names)                                           0.341     2.461
n_n3018.out[0] (.names)                                          0.235     2.696
n_n3688.D[0] (.latch)                                            0.000     2.696
data arrival time                                                          2.696

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.696
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.719


#Path 78
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n4126.in[1] (.names)                                           0.341     1.588
n_n4126.out[0] (.names)                                          0.235     1.823
n_n4046.in[2] (.names)                                           0.637     2.459
n_n4046.out[0] (.names)                                          0.235     2.694
n_n4047.D[0] (.latch)                                            0.000     2.694
data arrival time                                                          2.694

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.718


#Path 79
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n4126.in[1] (.names)                                           0.341     1.588
n_n4126.out[0] (.names)                                          0.235     1.823
n_n3632.in[2] (.names)                                           0.637     2.459
n_n3632.out[0] (.names)                                          0.235     2.694
n_n3769.D[0] (.latch)                                            0.000     2.694
data arrival time                                                          2.694

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.718


#Path 80
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[6361].in[2] (.names)                                            0.487     1.733
[6361].out[0] (.names)                                           0.235     1.968
n_n3684.in[3] (.names)                                           0.459     2.427
n_n3684.out[0] (.names)                                          0.235     2.662
n_n3658.D[0] (.latch)                                            0.000     2.662
data arrival time                                                          2.662

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.662
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.686


#Path 81
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
n_n3923.in[2] (.names)                                           0.100     1.151
n_n3923.out[0] (.names)                                          0.235     1.386
[1096].in[3] (.names)                                            0.100     1.486
[1096].out[0] (.names)                                           0.235     1.721
n_n3791.in[2] (.names)                                           0.625     2.346
n_n3791.out[0] (.names)                                          0.235     2.581
n_n3793.D[0] (.latch)                                            0.000     2.581
data arrival time                                                          2.581

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3793.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.581
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.605


#Path 82
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n4126.in[1] (.names)                                           0.341     1.588
n_n4126.out[0] (.names)                                          0.235     1.823
n_n3289.in[2] (.names)                                           0.490     2.313
n_n3289.out[0] (.names)                                          0.235     2.548
n_n3901.D[0] (.latch)                                            0.000     2.548
data arrival time                                                          2.548

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.548
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.571


#Path 83
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
n_n4126.in[1] (.names)                                           0.341     1.588
n_n4126.out[0] (.names)                                          0.235     1.823
n_n4124.in[2] (.names)                                           0.487     2.310
n_n4124.out[0] (.names)                                          0.235     2.545
n_n4125.D[0] (.latch)                                            0.000     2.545
data arrival time                                                          2.545

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.545
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.568


#Path 84
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.042     0.042
n_n4108.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[1] (.names)                                       0.120     0.286
pready_0_0_.out[0] (.names)                                      0.235     0.521
[1155].in[0] (.names)                                            0.488     1.009
[1155].out[0] (.names)                                           0.235     1.244
[1329].in[2] (.names)                                            0.637     1.881
[1329].out[0] (.names)                                           0.235     2.116
n_n3045.in[2] (.names)                                           0.100     2.216
n_n3045.out[0] (.names)                                          0.235     2.451
n_n3208.D[0] (.latch)                                            0.000     2.451
data arrival time                                                          2.451

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.451
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.475


#Path 85
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.042     0.042
n_n4108.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[1] (.names)                                       0.120     0.286
pready_0_0_.out[0] (.names)                                      0.235     0.521
[1155].in[0] (.names)                                            0.488     1.009
[1155].out[0] (.names)                                           0.235     1.244
[1780].in[2] (.names)                                            0.604     1.848
[1780].out[0] (.names)                                           0.235     2.083
n_n3837.in[2] (.names)                                           0.100     2.183
n_n3837.out[0] (.names)                                          0.235     2.418
n_n3886.D[0] (.latch)                                            0.000     2.418
data arrival time                                                          2.418

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.418
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.442


#Path 86
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.042     0.042
n_n4108.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[1] (.names)                                       0.120     0.286
pready_0_0_.out[0] (.names)                                      0.235     0.521
[1155].in[0] (.names)                                            0.488     1.009
[1155].out[0] (.names)                                           0.235     1.244
[2141].in[2] (.names)                                            0.604     1.848
[2141].out[0] (.names)                                           0.235     2.083
n_n3510.in[2] (.names)                                           0.100     2.183
n_n3510.out[0] (.names)                                          0.235     2.418
n_n3511.D[0] (.latch)                                            0.000     2.418
data arrival time                                                          2.418

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.418
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.442


#Path 87
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.042     0.042
n_n4108.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[1] (.names)                                       0.120     0.286
pready_0_0_.out[0] (.names)                                      0.235     0.521
[1155].in[0] (.names)                                            0.488     1.009
[1155].out[0] (.names)                                           0.235     1.244
[2023].in[2] (.names)                                            0.339     1.583
[2023].out[0] (.names)                                           0.235     1.818
n_n3181.in[2] (.names)                                           0.343     2.162
n_n3181.out[0] (.names)                                          0.235     2.397
n_n3858.D[0] (.latch)                                            0.000     2.397
data arrival time                                                          2.397

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.397
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.420


#Path 88
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          0.042     0.042
n_n4108.Q[0] (.latch) [clock-to-output]                          0.124     0.166
pready_0_0_.in[1] (.names)                                       0.120     0.286
pready_0_0_.out[0] (.names)                                      0.235     0.521
[1155].in[0] (.names)                                            0.488     1.009
[1155].out[0] (.names)                                           0.235     1.244
[1776].in[2] (.names)                                            0.339     1.583
[1776].out[0] (.names)                                           0.235     1.818
n_n3508.in[2] (.names)                                           0.315     2.133
n_n3508.out[0] (.names)                                          0.235     2.368
n_n3919.D[0] (.latch)                                            0.000     2.368
data arrival time                                                          2.368

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.368
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.392


#Path 89
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            0.510     0.677
[6265].out[0] (.names)                                           0.235     0.912
n_n4367.in[2] (.names)                                           0.100     1.012
n_n4367.out[0] (.names)                                          0.235     1.247
[1318].in[3] (.names)                                            0.489     1.736
[1318].out[0] (.names)                                           0.235     1.971
n_n133.in[2] (.names)                                            0.100     2.071
n_n133.out[0] (.names)                                           0.235     2.306
nsr3_14.D[0] (.latch)                                            0.000     2.306
data arrival time                                                          2.306

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_14.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.306
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.329


#Path 90
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3486.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           0.042     0.042
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.124     0.166
nrq1_3.in[1] (.names)                                            0.120     0.286
nrq1_3.out[0] (.names)                                           0.235     0.521
[1179].in[3] (.names)                                            0.867     1.389
[1179].out[0] (.names)                                           0.235     1.624
n_n3484.in[2] (.names)                                           0.416     2.039
n_n3484.out[0] (.names)                                          0.235     2.274
n_n3486.D[0] (.latch)                                            0.000     2.274
data arrival time                                                          2.274

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3486.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.274
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.298


#Path 91
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4286.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.650     0.816
n_n4155.out[0] (.names)                                          0.235     1.051
n_n4116.in[2] (.names)                                           0.100     1.151
n_n4116.out[0] (.names)                                          0.235     1.386
n_n4283.in[1] (.names)                                           0.626     2.012
n_n4283.out[0] (.names)                                          0.235     2.247
n_n4286.D[0] (.latch)                                            0.000     2.247
data arrival time                                                          2.247

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4286.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.247
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.271


#Path 92
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3413.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.619     0.786
[894].out[0] (.names)                                            0.235     1.021
n_n3412.in[1] (.names)                                           0.901     1.922
n_n3412.out[0] (.names)                                          0.235     2.157
n_n3413.D[0] (.latch)                                            0.000     2.157
data arrival time                                                          2.157

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3413.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.157
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 93
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3128.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.619     0.786
[894].out[0] (.names)                                            0.235     1.021
n_n3127.in[1] (.names)                                           0.901     1.922
n_n3127.out[0] (.names)                                          0.235     2.157
n_n3128.D[0] (.latch)                                            0.000     2.157
data arrival time                                                          2.157

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3128.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.157
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.181


#Path 94
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3506.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.619     0.786
[894].out[0] (.names)                                            0.235     1.021
n_n3505.in[1] (.names)                                           0.867     1.888
n_n3505.out[0] (.names)                                          0.235     2.123
n_n3506.D[0] (.latch)                                            0.000     2.123
data arrival time                                                          2.123

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3506.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.146


#Path 95
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3073.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.619     0.786
[894].out[0] (.names)                                            0.235     1.021
n_n3072.in[1] (.names)                                           0.867     1.888
n_n3072.out[0] (.names)                                          0.235     2.123
n_n3073.D[0] (.latch)                                            0.000     2.123
data arrival time                                                          2.123

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3073.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.146


#Path 96
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3896.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.619     0.786
[894].out[0] (.names)                                            0.235     1.021
n_n3895.in[2] (.names)                                           0.866     1.887
n_n3895.out[0] (.names)                                          0.235     2.122
n_n3896.D[0] (.latch)                                            0.000     2.122
data arrival time                                                          2.122

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3896.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.145


#Path 97
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3670.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.619     0.786
[894].out[0] (.names)                                            0.235     1.021
n_n3668.in[1] (.names)                                           0.866     1.887
n_n3668.out[0] (.names)                                          0.235     2.122
n_n3670.D[0] (.latch)                                            0.000     2.122
data arrival time                                                          2.122

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3670.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.145


#Path 98
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.619     0.786
[894].out[0] (.names)                                            0.235     1.021
n_n3077.in[1] (.names)                                           0.866     1.887
n_n3077.out[0] (.names)                                          0.235     2.122
n_n3079.D[0] (.latch)                                            0.000     2.122
data arrival time                                                          2.122

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3079.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.145


#Path 99
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3221.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.619     0.786
[894].out[0] (.names)                                            0.235     1.021
n_n3220.in[1] (.names)                                           0.866     1.887
n_n3220.out[0] (.names)                                          0.235     2.122
n_n3221.D[0] (.latch)                                            0.000     2.122
data arrival time                                                          2.122

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3221.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.145


#Path 100
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3952.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.619     0.786
[894].out[0] (.names)                                            0.235     1.021
n_n3950.in[1] (.names)                                           0.866     1.887
n_n3950.out[0] (.names)                                          0.235     2.122
n_n3952.D[0] (.latch)                                            0.000     2.122
data arrival time                                                          2.122

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3952.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.145


#End of timing report
