Protel Design System Design Rule Check
PCB File : C:\Users\jason\OneDrive\Documents\Cal Poly\CP Racing\GitHub\altdes19\BMS2019\bms_sub\bms_sub.PcbDoc
Date     : 12/20/2019
Time     : 4:53:51 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rp10-1(115.555mm,37.973mm) on Top Layer And Pad Rp10-2(116.855mm,37.973mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rp1-1(115.555mm,21.971mm) on Top Layer And Pad Rp1-2(116.855mm,21.971mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rp12-1(115.555mm,43.307mm) on Top Layer And Pad Rp12-2(116.855mm,43.307mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rp14-1(115.555mm,45.085mm) on Top Layer And Pad Rp14-2(116.855mm,45.085mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rp2-1(115.555mm,23.749mm) on Top Layer And Pad Rp2-2(116.855mm,23.749mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rp4-1(115.555mm,39.751mm) on Top Layer And Pad Rp4-2(116.855mm,39.751mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rp5-1(115.54mm,27.305mm) on Top Layer And Pad Rp5-2(116.84mm,27.305mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rp7-1(115.555mm,29.083mm) on Top Layer And Pad Rp7-2(116.855mm,29.083mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rp8-1(115.555mm,32.639mm) on Top Layer And Pad Rp8-2(116.855mm,32.639mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rp9-1(115.54mm,34.417mm) on Top Layer And Pad Rp9-2(116.84mm,34.417mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rs1-1(135.763mm,21.971mm) on Top Layer And Pad Rs1-2(134.463mm,21.971mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rs13-1(135.793mm,41.529mm) on Top Layer And Pad Rs13-2(134.493mm,41.529mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rs14-1(135.793mm,45.085mm) on Top Layer And Pad Rs14-2(134.493mm,45.085mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rs2-1(135.793mm,23.749mm) on Top Layer And Pad Rs2-2(134.493mm,23.749mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rs4-1(135.763mm,39.751mm) on Top Layer And Pad Rs4-2(134.463mm,39.751mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rs5-1(135.793mm,27.305mm) on Top Layer And Pad Rs5-2(134.493mm,27.305mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rs7-1(135.763mm,29.083mm) on Top Layer And Pad Rs7-2(134.463mm,29.083mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rs8-1(135.748mm,32.639mm) on Top Layer And Pad Rs8-2(134.448mm,32.639mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Rs9-1(135.793mm,34.417mm) on Top Layer And Pad Rs9-2(134.493mm,34.417mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-10(98.497mm,29.116mm) on Top Layer And Pad X2-8(98.497mm,28.316mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-11(103.019mm,29.916mm) on Top Layer And Pad X2-13(103.019mm,30.716mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-11(103.019mm,29.916mm) on Top Layer And Pad X2-9(103.019mm,29.116mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-12(98.497mm,29.916mm) on Top Layer And Pad X2-14(98.497mm,30.716mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-14(98.497mm,30.716mm) on Top Layer And Pad X2-16(98.497mm,31.516mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-15(103.019mm,31.516mm) on Top Layer And Pad X2-17(103.019mm,32.316mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-17(103.019mm,32.316mm) on Top Layer And Pad X2-19(103.019mm,33.116mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-18(98.497mm,32.316mm) on Top Layer And Pad X2-20(98.497mm,33.116mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-20(98.497mm,33.116mm) on Top Layer And Pad X2-22(98.497mm,33.916mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-21(103.019mm,33.916mm) on Top Layer And Pad X2-23(103.019mm,34.716mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-23(103.019mm,34.716mm) on Top Layer And Pad X2-25(103.019mm,35.516mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-24(98.497mm,34.716mm) on Top Layer And Pad X2-26(98.497mm,35.516mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-26(98.497mm,35.516mm) on Top Layer And Pad X2-28(98.497mm,36.316mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-27(103.019mm,36.316mm) on Top Layer And Pad X2-29(103.019mm,37.116mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-29(103.019mm,37.116mm) on Top Layer And Pad X2-31(103.019mm,37.916mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-3(103.019mm,26.716mm) on Top Layer And Pad X2-5(103.019mm,27.516mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-30(98.497mm,37.116mm) on Top Layer And Pad X2-32(98.497mm,37.916mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-32(98.497mm,37.916mm) on Top Layer And Pad X2-34(98.497mm,38.716mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-33(103.019mm,38.716mm) on Top Layer And Pad X2-35(103.019mm,39.516mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-35(103.019mm,39.516mm) on Top Layer And Pad X2-37(103.019mm,40.316mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-36(98.497mm,39.516mm) on Top Layer And Pad X2-38(98.497mm,40.316mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-38(98.497mm,40.316mm) on Top Layer And Pad X2-40(98.497mm,41.116mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-5(103.019mm,27.516mm) on Top Layer And Pad X2-7(103.019mm,28.316mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad X2-6(98.497mm,27.516mm) on Top Layer And Pad X2-8(98.497mm,28.316mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
Rule Violations :43

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F1-1(94mm,22.175mm) on Top Layer And Track (93.1mm,21.5mm)(93.1mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F1-1(94mm,22.175mm) on Top Layer And Track (93.1mm,21.5mm)(93.4mm,21.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F1-1(94mm,22.175mm) on Top Layer And Track (93.1mm,23mm)(94.9mm,23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F1-1(94mm,22.175mm) on Top Layer And Track (94.7mm,21.5mm)(94.9mm,21.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F1-1(94mm,22.175mm) on Top Layer And Track (94.9mm,21.5mm)(94.9mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F1-2(94mm,23.825mm) on Top Layer And Track (93.1mm,21.5mm)(93.1mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F1-2(94mm,23.825mm) on Top Layer And Track (93.1mm,23mm)(94.9mm,23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F1-2(94mm,23.825mm) on Top Layer And Track (93.1mm,24.5mm)(93.4mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F1-2(94mm,23.825mm) on Top Layer And Track (94.7mm,24.5mm)(94.9mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F1-2(94mm,23.825mm) on Top Layer And Track (94.9mm,21.5mm)(94.9mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F2-1(90mm,37.825mm) on Top Layer And Track (89.1mm,35.5mm)(89.1mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F2-1(90mm,37.825mm) on Top Layer And Track (89.1mm,37mm)(90.9mm,37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F2-1(90mm,37.825mm) on Top Layer And Track (89.1mm,38.5mm)(89.3mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F2-1(90mm,37.825mm) on Top Layer And Track (90.6mm,38.5mm)(90.9mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F2-1(90mm,37.825mm) on Top Layer And Track (90.9mm,35.5mm)(90.9mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F2-2(90mm,36.175mm) on Top Layer And Track (89.1mm,35.5mm)(89.1mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F2-2(90mm,36.175mm) on Top Layer And Track (89.1mm,35.5mm)(89.3mm,35.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F2-2(90mm,36.175mm) on Top Layer And Track (89.1mm,37mm)(90.9mm,37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F2-2(90mm,36.175mm) on Top Layer And Track (90.6mm,35.5mm)(90.9mm,35.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F2-2(90mm,36.175mm) on Top Layer And Track (90.9mm,35.5mm)(90.9mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F3-1(90mm,22.175mm) on Top Layer And Track (89.1mm,21.5mm)(89.1mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F3-1(90mm,22.175mm) on Top Layer And Track (89.1mm,21.5mm)(89.4mm,21.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F3-1(90mm,22.175mm) on Top Layer And Track (89.1mm,23mm)(90.9mm,23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F3-1(90mm,22.175mm) on Top Layer And Track (90.7mm,21.5mm)(90.9mm,21.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F3-1(90mm,22.175mm) on Top Layer And Track (90.9mm,21.5mm)(90.9mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F3-2(90mm,23.825mm) on Top Layer And Track (89.1mm,21.5mm)(89.1mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F3-2(90mm,23.825mm) on Top Layer And Track (89.1mm,23mm)(90.9mm,23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F3-2(90mm,23.825mm) on Top Layer And Track (89.1mm,24.5mm)(89.4mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F3-2(90mm,23.825mm) on Top Layer And Track (90.7mm,24.5mm)(90.9mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F3-2(90mm,23.825mm) on Top Layer And Track (90.9mm,21.5mm)(90.9mm,24.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F4-1(94mm,37.825mm) on Top Layer And Track (93.1mm,35.5mm)(93.1mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F4-1(94mm,37.825mm) on Top Layer And Track (93.1mm,37mm)(94.9mm,37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F4-1(94mm,37.825mm) on Top Layer And Track (93.1mm,38.5mm)(93.3mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F4-1(94mm,37.825mm) on Top Layer And Track (94.6mm,38.5mm)(94.9mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F4-1(94mm,37.825mm) on Top Layer And Track (94.9mm,35.5mm)(94.9mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F4-2(94mm,36.175mm) on Top Layer And Track (93.1mm,35.5mm)(93.1mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F4-2(94mm,36.175mm) on Top Layer And Track (93.1mm,35.5mm)(93.3mm,35.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F4-2(94mm,36.175mm) on Top Layer And Track (93.1mm,37mm)(94.9mm,37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F4-2(94mm,36.175mm) on Top Layer And Track (94.6mm,35.5mm)(94.9mm,35.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F4-2(94mm,36.175mm) on Top Layer And Track (94.9mm,35.5mm)(94.9mm,38.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F5-1(90mm,29.175mm) on Top Layer And Track (89.1mm,28.5mm)(89.1mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F5-1(90mm,29.175mm) on Top Layer And Track (89.1mm,28.5mm)(89.4mm,28.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F5-1(90mm,29.175mm) on Top Layer And Track (89.1mm,30mm)(90.9mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F5-1(90mm,29.175mm) on Top Layer And Track (90.7mm,28.5mm)(90.9mm,28.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F5-1(90mm,29.175mm) on Top Layer And Track (90.9mm,28.5mm)(90.9mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F5-2(90mm,30.825mm) on Top Layer And Track (89.1mm,28.5mm)(89.1mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F5-2(90mm,30.825mm) on Top Layer And Track (89.1mm,30mm)(90.9mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F5-2(90mm,30.825mm) on Top Layer And Track (89.1mm,31.5mm)(89.4mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F5-2(90mm,30.825mm) on Top Layer And Track (90.7mm,31.5mm)(90.9mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F5-2(90mm,30.825mm) on Top Layer And Track (90.9mm,28.5mm)(90.9mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F6-1(90mm,44.825mm) on Top Layer And Track (89.1mm,42.5mm)(89.1mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F6-1(90mm,44.825mm) on Top Layer And Track (89.1mm,44mm)(90.9mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F6-1(90mm,44.825mm) on Top Layer And Track (89.1mm,45.5mm)(89.3mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F6-1(90mm,44.825mm) on Top Layer And Track (90.6mm,45.5mm)(90.9mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F6-1(90mm,44.825mm) on Top Layer And Track (90.9mm,42.5mm)(90.9mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F6-2(90mm,43.175mm) on Top Layer And Track (89.1mm,42.5mm)(89.1mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F6-2(90mm,43.175mm) on Top Layer And Track (89.1mm,42.5mm)(89.3mm,42.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F6-2(90mm,43.175mm) on Top Layer And Track (89.1mm,44mm)(90.9mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F6-2(90mm,43.175mm) on Top Layer And Track (90.6mm,42.5mm)(90.9mm,42.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F6-2(90mm,43.175mm) on Top Layer And Track (90.9mm,42.5mm)(90.9mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F7-1(94mm,29.175mm) on Top Layer And Track (93.1mm,28.5mm)(93.1mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F7-1(94mm,29.175mm) on Top Layer And Track (93.1mm,28.5mm)(93.4mm,28.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F7-1(94mm,29.175mm) on Top Layer And Track (93.1mm,30mm)(94.9mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F7-1(94mm,29.175mm) on Top Layer And Track (94.7mm,28.5mm)(94.9mm,28.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F7-1(94mm,29.175mm) on Top Layer And Track (94.9mm,28.5mm)(94.9mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F7-2(94mm,30.825mm) on Top Layer And Track (93.1mm,28.5mm)(93.1mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F7-2(94mm,30.825mm) on Top Layer And Track (93.1mm,30mm)(94.9mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F7-2(94mm,30.825mm) on Top Layer And Track (93.1mm,31.5mm)(93.4mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F7-2(94mm,30.825mm) on Top Layer And Track (94.7mm,31.5mm)(94.9mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F7-2(94mm,30.825mm) on Top Layer And Track (94.9mm,28.5mm)(94.9mm,31.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F8-1(94mm,44.825mm) on Top Layer And Track (93.1mm,42.5mm)(93.1mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F8-1(94mm,44.825mm) on Top Layer And Track (93.1mm,44mm)(94.9mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F8-1(94mm,44.825mm) on Top Layer And Track (93.1mm,45.5mm)(93.3mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F8-1(94mm,44.825mm) on Top Layer And Track (94.6mm,45.5mm)(94.9mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F8-1(94mm,44.825mm) on Top Layer And Track (94.9mm,42.5mm)(94.9mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F8-2(94mm,43.175mm) on Top Layer And Track (93.1mm,42.5mm)(93.1mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F8-2(94mm,43.175mm) on Top Layer And Track (93.1mm,42.5mm)(93.3mm,42.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad F8-2(94mm,43.175mm) on Top Layer And Track (93.1mm,44mm)(94.9mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F8-2(94mm,43.175mm) on Top Layer And Track (94.6mm,42.5mm)(94.9mm,42.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad F8-2(94mm,43.175mm) on Top Layer And Track (94.9mm,42.5mm)(94.9mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp10-1(115.555mm,37.973mm) on Top Layer And Track (114.935mm,37.273mm)(114.935mm,37.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp10-1(115.555mm,37.973mm) on Top Layer And Track (114.935mm,37.273mm)(117.475mm,37.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp10-1(115.555mm,37.973mm) on Top Layer And Track (114.935mm,38.481mm)(114.935mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp10-1(115.555mm,37.973mm) on Top Layer And Track (114.935mm,38.673mm)(117.475mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp10-1(115.555mm,37.973mm) on Top Layer And Track (116.205mm,37.273mm)(116.205mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp10-2(116.855mm,37.973mm) on Top Layer And Track (114.935mm,37.273mm)(117.475mm,37.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp10-2(116.855mm,37.973mm) on Top Layer And Track (114.935mm,38.673mm)(117.475mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp10-2(116.855mm,37.973mm) on Top Layer And Track (116.205mm,37.273mm)(116.205mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp10-2(116.855mm,37.973mm) on Top Layer And Track (117.475mm,37.273mm)(117.475mm,37.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp10-2(116.855mm,37.973mm) on Top Layer And Track (117.475mm,38.481mm)(117.475mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp1-1(115.555mm,21.971mm) on Top Layer And Track (114.935mm,21.271mm)(114.935mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp1-1(115.555mm,21.971mm) on Top Layer And Track (114.935mm,21.271mm)(117.475mm,21.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp1-1(115.555mm,21.971mm) on Top Layer And Track (114.935mm,22.479mm)(114.935mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp1-1(115.555mm,21.971mm) on Top Layer And Track (114.935mm,22.671mm)(117.475mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp1-1(115.555mm,21.971mm) on Top Layer And Track (116.205mm,21.271mm)(116.205mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp11-1(115.54mm,36.195mm) on Top Layer And Track (114.92mm,35.495mm)(114.92mm,35.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp11-1(115.54mm,36.195mm) on Top Layer And Track (114.92mm,35.495mm)(117.46mm,35.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp11-1(115.54mm,36.195mm) on Top Layer And Track (114.92mm,36.703mm)(114.92mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp11-1(115.54mm,36.195mm) on Top Layer And Track (114.92mm,36.895mm)(117.46mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp11-1(115.54mm,36.195mm) on Top Layer And Track (116.19mm,35.495mm)(116.19mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp11-2(116.84mm,36.195mm) on Top Layer And Track (114.92mm,35.495mm)(117.46mm,35.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp11-2(116.84mm,36.195mm) on Top Layer And Track (114.92mm,36.895mm)(117.46mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp11-2(116.84mm,36.195mm) on Top Layer And Track (116.19mm,35.495mm)(116.19mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp11-2(116.84mm,36.195mm) on Top Layer And Track (117.46mm,35.495mm)(117.46mm,35.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp11-2(116.84mm,36.195mm) on Top Layer And Track (117.46mm,36.703mm)(117.46mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp1-2(116.855mm,21.971mm) on Top Layer And Track (114.935mm,21.271mm)(117.475mm,21.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp1-2(116.855mm,21.971mm) on Top Layer And Track (114.935mm,22.671mm)(117.475mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp1-2(116.855mm,21.971mm) on Top Layer And Track (116.205mm,21.271mm)(116.205mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp1-2(116.855mm,21.971mm) on Top Layer And Track (117.475mm,21.271mm)(117.475mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp1-2(116.855mm,21.971mm) on Top Layer And Track (117.475mm,22.479mm)(117.475mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp12-1(115.555mm,43.307mm) on Top Layer And Track (114.935mm,42.607mm)(114.935mm,42.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp12-1(115.555mm,43.307mm) on Top Layer And Track (114.935mm,42.607mm)(117.475mm,42.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp12-1(115.555mm,43.307mm) on Top Layer And Track (114.935mm,43.815mm)(114.935mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp12-1(115.555mm,43.307mm) on Top Layer And Track (114.935mm,44.007mm)(117.475mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp12-1(115.555mm,43.307mm) on Top Layer And Track (116.205mm,42.607mm)(116.205mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp12-2(116.855mm,43.307mm) on Top Layer And Track (114.935mm,42.607mm)(117.475mm,42.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp12-2(116.855mm,43.307mm) on Top Layer And Track (114.935mm,44.007mm)(117.475mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp12-2(116.855mm,43.307mm) on Top Layer And Track (116.205mm,42.607mm)(116.205mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp12-2(116.855mm,43.307mm) on Top Layer And Track (117.475mm,42.607mm)(117.475mm,42.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp12-2(116.855mm,43.307mm) on Top Layer And Track (117.475mm,43.815mm)(117.475mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp13-1(115.54mm,41.529mm) on Top Layer And Track (114.92mm,40.829mm)(114.92mm,41.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp13-1(115.54mm,41.529mm) on Top Layer And Track (114.92mm,40.829mm)(117.46mm,40.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp13-1(115.54mm,41.529mm) on Top Layer And Track (114.92mm,42.037mm)(114.92mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp13-1(115.54mm,41.529mm) on Top Layer And Track (114.92mm,42.229mm)(117.46mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp13-1(115.54mm,41.529mm) on Top Layer And Track (116.19mm,40.829mm)(116.19mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp13-2(116.84mm,41.529mm) on Top Layer And Track (114.92mm,40.829mm)(117.46mm,40.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp13-2(116.84mm,41.529mm) on Top Layer And Track (114.92mm,42.229mm)(117.46mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp13-2(116.84mm,41.529mm) on Top Layer And Track (116.19mm,40.829mm)(116.19mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp13-2(116.84mm,41.529mm) on Top Layer And Track (117.46mm,40.829mm)(117.46mm,41.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp13-2(116.84mm,41.529mm) on Top Layer And Track (117.46mm,42.037mm)(117.46mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp14-1(115.555mm,45.085mm) on Top Layer And Track (114.935mm,44.385mm)(114.935mm,44.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp14-1(115.555mm,45.085mm) on Top Layer And Track (114.935mm,44.385mm)(117.475mm,44.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp14-1(115.555mm,45.085mm) on Top Layer And Track (114.935mm,45.593mm)(114.935mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp14-1(115.555mm,45.085mm) on Top Layer And Track (114.935mm,45.785mm)(117.475mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp14-1(115.555mm,45.085mm) on Top Layer And Track (116.205mm,44.385mm)(116.205mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp14-2(116.855mm,45.085mm) on Top Layer And Track (114.935mm,44.385mm)(117.475mm,44.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp14-2(116.855mm,45.085mm) on Top Layer And Track (114.935mm,45.785mm)(117.475mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp14-2(116.855mm,45.085mm) on Top Layer And Track (116.205mm,44.385mm)(116.205mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp14-2(116.855mm,45.085mm) on Top Layer And Track (117.475mm,44.385mm)(117.475mm,44.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp14-2(116.855mm,45.085mm) on Top Layer And Track (117.475mm,45.593mm)(117.475mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp2-1(115.555mm,23.749mm) on Top Layer And Track (114.935mm,23.049mm)(114.935mm,23.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp2-1(115.555mm,23.749mm) on Top Layer And Track (114.935mm,23.049mm)(117.475mm,23.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp2-1(115.555mm,23.749mm) on Top Layer And Track (114.935mm,24.257mm)(114.935mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp2-1(115.555mm,23.749mm) on Top Layer And Track (114.935mm,24.449mm)(117.475mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp2-1(115.555mm,23.749mm) on Top Layer And Track (116.205mm,23.049mm)(116.205mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp2-2(116.855mm,23.749mm) on Top Layer And Track (114.935mm,23.049mm)(117.475mm,23.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp2-2(116.855mm,23.749mm) on Top Layer And Track (114.935mm,24.449mm)(117.475mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp2-2(116.855mm,23.749mm) on Top Layer And Track (116.205mm,23.049mm)(116.205mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp2-2(116.855mm,23.749mm) on Top Layer And Track (117.475mm,23.049mm)(117.475mm,23.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp2-2(116.855mm,23.749mm) on Top Layer And Track (117.475mm,24.257mm)(117.475mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp3-1(115.54mm,25.527mm) on Top Layer And Track (114.92mm,24.827mm)(114.92mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp3-1(115.54mm,25.527mm) on Top Layer And Track (114.92mm,24.827mm)(117.46mm,24.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp3-1(115.54mm,25.527mm) on Top Layer And Track (114.92mm,26.035mm)(114.92mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp3-1(115.54mm,25.527mm) on Top Layer And Track (114.92mm,26.227mm)(117.46mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp3-1(115.54mm,25.527mm) on Top Layer And Track (116.19mm,24.827mm)(116.19mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp3-2(116.84mm,25.527mm) on Top Layer And Track (114.92mm,24.827mm)(117.46mm,24.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp3-2(116.84mm,25.527mm) on Top Layer And Track (114.92mm,26.227mm)(117.46mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp3-2(116.84mm,25.527mm) on Top Layer And Track (116.19mm,24.827mm)(116.19mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp3-2(116.84mm,25.527mm) on Top Layer And Track (117.46mm,24.827mm)(117.46mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp3-2(116.84mm,25.527mm) on Top Layer And Track (117.46mm,26.035mm)(117.46mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp4-1(115.555mm,39.751mm) on Top Layer And Track (114.935mm,39.051mm)(114.935mm,39.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp4-1(115.555mm,39.751mm) on Top Layer And Track (114.935mm,39.051mm)(117.475mm,39.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp4-1(115.555mm,39.751mm) on Top Layer And Track (114.935mm,40.259mm)(114.935mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp4-1(115.555mm,39.751mm) on Top Layer And Track (114.935mm,40.451mm)(117.475mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp4-1(115.555mm,39.751mm) on Top Layer And Track (116.205mm,39.051mm)(116.205mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp4-2(116.855mm,39.751mm) on Top Layer And Track (114.935mm,39.051mm)(117.475mm,39.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp4-2(116.855mm,39.751mm) on Top Layer And Track (114.935mm,40.451mm)(117.475mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp4-2(116.855mm,39.751mm) on Top Layer And Track (116.205mm,39.051mm)(116.205mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp4-2(116.855mm,39.751mm) on Top Layer And Track (117.475mm,39.051mm)(117.475mm,39.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp4-2(116.855mm,39.751mm) on Top Layer And Track (117.475mm,40.259mm)(117.475mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp5-1(115.54mm,27.305mm) on Top Layer And Track (114.92mm,26.605mm)(114.92mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp5-1(115.54mm,27.305mm) on Top Layer And Track (114.92mm,26.605mm)(117.46mm,26.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp5-1(115.54mm,27.305mm) on Top Layer And Track (114.92mm,27.813mm)(114.92mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp5-1(115.54mm,27.305mm) on Top Layer And Track (114.92mm,28.005mm)(117.46mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp5-1(115.54mm,27.305mm) on Top Layer And Track (116.19mm,26.605mm)(116.19mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp5-2(116.84mm,27.305mm) on Top Layer And Track (114.92mm,26.605mm)(117.46mm,26.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp5-2(116.84mm,27.305mm) on Top Layer And Track (114.92mm,28.005mm)(117.46mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp5-2(116.84mm,27.305mm) on Top Layer And Track (116.19mm,26.605mm)(116.19mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp5-2(116.84mm,27.305mm) on Top Layer And Track (117.46mm,26.605mm)(117.46mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp5-2(116.84mm,27.305mm) on Top Layer And Track (117.46mm,27.813mm)(117.46mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp6-1(115.555mm,30.861mm) on Top Layer And Track (114.935mm,30.161mm)(114.935mm,30.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp6-1(115.555mm,30.861mm) on Top Layer And Track (114.935mm,30.161mm)(117.475mm,30.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp6-1(115.555mm,30.861mm) on Top Layer And Track (114.935mm,31.369mm)(114.935mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp6-1(115.555mm,30.861mm) on Top Layer And Track (114.935mm,31.561mm)(117.475mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp6-1(115.555mm,30.861mm) on Top Layer And Track (116.205mm,30.161mm)(116.205mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp6-2(116.855mm,30.861mm) on Top Layer And Track (114.935mm,30.161mm)(117.475mm,30.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp6-2(116.855mm,30.861mm) on Top Layer And Track (114.935mm,31.561mm)(117.475mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp6-2(116.855mm,30.861mm) on Top Layer And Track (116.205mm,30.161mm)(116.205mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp6-2(116.855mm,30.861mm) on Top Layer And Track (117.475mm,30.161mm)(117.475mm,30.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp6-2(116.855mm,30.861mm) on Top Layer And Track (117.475mm,31.369mm)(117.475mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp7-1(115.555mm,29.083mm) on Top Layer And Track (114.935mm,28.383mm)(114.935mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp7-1(115.555mm,29.083mm) on Top Layer And Track (114.935mm,28.383mm)(117.475mm,28.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp7-1(115.555mm,29.083mm) on Top Layer And Track (114.935mm,29.591mm)(114.935mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp7-1(115.555mm,29.083mm) on Top Layer And Track (114.935mm,29.783mm)(117.475mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp7-1(115.555mm,29.083mm) on Top Layer And Track (116.205mm,28.383mm)(116.205mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp7-2(116.855mm,29.083mm) on Top Layer And Track (114.935mm,28.383mm)(117.475mm,28.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp7-2(116.855mm,29.083mm) on Top Layer And Track (114.935mm,29.783mm)(117.475mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp7-2(116.855mm,29.083mm) on Top Layer And Track (116.205mm,28.383mm)(116.205mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp7-2(116.855mm,29.083mm) on Top Layer And Track (117.475mm,28.383mm)(117.475mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp7-2(116.855mm,29.083mm) on Top Layer And Track (117.475mm,29.591mm)(117.475mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp8-1(115.555mm,32.639mm) on Top Layer And Track (114.935mm,31.939mm)(114.935mm,32.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp8-1(115.555mm,32.639mm) on Top Layer And Track (114.935mm,31.939mm)(117.475mm,31.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp8-1(115.555mm,32.639mm) on Top Layer And Track (114.935mm,33.147mm)(114.935mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp8-1(115.555mm,32.639mm) on Top Layer And Track (114.935mm,33.339mm)(117.475mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp8-1(115.555mm,32.639mm) on Top Layer And Track (116.205mm,31.939mm)(116.205mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp8-2(116.855mm,32.639mm) on Top Layer And Track (114.935mm,31.939mm)(117.475mm,31.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp8-2(116.855mm,32.639mm) on Top Layer And Track (114.935mm,33.339mm)(117.475mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp8-2(116.855mm,32.639mm) on Top Layer And Track (116.205mm,31.939mm)(116.205mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp8-2(116.855mm,32.639mm) on Top Layer And Track (117.475mm,31.939mm)(117.475mm,32.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp8-2(116.855mm,32.639mm) on Top Layer And Track (117.475mm,33.147mm)(117.475mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp9-1(115.54mm,34.417mm) on Top Layer And Track (114.92mm,33.717mm)(114.92mm,33.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp9-1(115.54mm,34.417mm) on Top Layer And Track (114.92mm,33.717mm)(117.46mm,33.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp9-1(115.54mm,34.417mm) on Top Layer And Track (114.92mm,34.925mm)(114.92mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp9-1(115.54mm,34.417mm) on Top Layer And Track (114.92mm,35.117mm)(117.46mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp9-1(115.54mm,34.417mm) on Top Layer And Track (116.19mm,33.717mm)(116.19mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp9-2(116.84mm,34.417mm) on Top Layer And Track (114.92mm,33.717mm)(117.46mm,33.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp9-2(116.84mm,34.417mm) on Top Layer And Track (114.92mm,35.117mm)(117.46mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rp9-2(116.84mm,34.417mm) on Top Layer And Track (116.19mm,33.717mm)(116.19mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp9-2(116.84mm,34.417mm) on Top Layer And Track (117.46mm,33.717mm)(117.46mm,33.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rp9-2(116.84mm,34.417mm) on Top Layer And Track (117.46mm,34.925mm)(117.46mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs10-1(135.778mm,37.973mm) on Top Layer And Track (133.858mm,37.273mm)(136.398mm,37.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs10-1(135.778mm,37.973mm) on Top Layer And Track (133.858mm,38.673mm)(136.398mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs10-1(135.778mm,37.973mm) on Top Layer And Track (135.128mm,37.273mm)(135.128mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs10-1(135.778mm,37.973mm) on Top Layer And Track (136.398mm,37.273mm)(136.398mm,37.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs10-1(135.778mm,37.973mm) on Top Layer And Track (136.398mm,38.481mm)(136.398mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs10-2(134.478mm,37.973mm) on Top Layer And Track (133.858mm,37.273mm)(133.858mm,37.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs10-2(134.478mm,37.973mm) on Top Layer And Track (133.858mm,37.273mm)(136.398mm,37.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs10-2(134.478mm,37.973mm) on Top Layer And Track (133.858mm,38.481mm)(133.858mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs10-2(134.478mm,37.973mm) on Top Layer And Track (133.858mm,38.673mm)(136.398mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs10-2(134.478mm,37.973mm) on Top Layer And Track (135.128mm,37.273mm)(135.128mm,38.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs1-1(135.763mm,21.971mm) on Top Layer And Track (133.843mm,21.271mm)(136.383mm,21.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs1-1(135.763mm,21.971mm) on Top Layer And Track (133.843mm,22.671mm)(136.383mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs1-1(135.763mm,21.971mm) on Top Layer And Track (135.113mm,21.271mm)(135.113mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs1-1(135.763mm,21.971mm) on Top Layer And Track (136.383mm,21.271mm)(136.383mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs1-1(135.763mm,21.971mm) on Top Layer And Track (136.383mm,22.479mm)(136.383mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs11-1(135.763mm,36.195mm) on Top Layer And Track (133.843mm,35.495mm)(136.383mm,35.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs11-1(135.763mm,36.195mm) on Top Layer And Track (133.843mm,36.895mm)(136.383mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs11-1(135.763mm,36.195mm) on Top Layer And Track (135.113mm,35.495mm)(135.113mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs11-1(135.763mm,36.195mm) on Top Layer And Track (136.383mm,35.495mm)(136.383mm,35.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs11-1(135.763mm,36.195mm) on Top Layer And Track (136.383mm,36.703mm)(136.383mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs11-2(134.463mm,36.195mm) on Top Layer And Track (133.843mm,35.495mm)(133.843mm,35.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs11-2(134.463mm,36.195mm) on Top Layer And Track (133.843mm,35.495mm)(136.383mm,35.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs11-2(134.463mm,36.195mm) on Top Layer And Track (133.843mm,36.703mm)(133.843mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs11-2(134.463mm,36.195mm) on Top Layer And Track (133.843mm,36.895mm)(136.383mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs11-2(134.463mm,36.195mm) on Top Layer And Track (135.113mm,35.495mm)(135.113mm,36.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs1-2(134.463mm,21.971mm) on Top Layer And Track (133.843mm,21.271mm)(133.843mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs1-2(134.463mm,21.971mm) on Top Layer And Track (133.843mm,21.271mm)(136.383mm,21.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs1-2(134.463mm,21.971mm) on Top Layer And Track (133.843mm,22.479mm)(133.843mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs1-2(134.463mm,21.971mm) on Top Layer And Track (133.843mm,22.671mm)(136.383mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs1-2(134.463mm,21.971mm) on Top Layer And Track (135.113mm,21.271mm)(135.113mm,22.671mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs12-1(135.763mm,43.307mm) on Top Layer And Track (133.843mm,42.607mm)(136.383mm,42.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs12-1(135.763mm,43.307mm) on Top Layer And Track (133.843mm,44.007mm)(136.383mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs12-1(135.763mm,43.307mm) on Top Layer And Track (135.113mm,42.607mm)(135.113mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs12-1(135.763mm,43.307mm) on Top Layer And Track (136.383mm,42.607mm)(136.383mm,42.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs12-1(135.763mm,43.307mm) on Top Layer And Track (136.383mm,43.815mm)(136.383mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs12-2(134.463mm,43.307mm) on Top Layer And Track (133.843mm,42.607mm)(133.843mm,42.799mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs12-2(134.463mm,43.307mm) on Top Layer And Track (133.843mm,42.607mm)(136.383mm,42.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs12-2(134.463mm,43.307mm) on Top Layer And Track (133.843mm,43.815mm)(133.843mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs12-2(134.463mm,43.307mm) on Top Layer And Track (133.843mm,44.007mm)(136.383mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs12-2(134.463mm,43.307mm) on Top Layer And Track (135.113mm,42.607mm)(135.113mm,44.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs13-1(135.793mm,41.529mm) on Top Layer And Track (133.873mm,40.829mm)(136.413mm,40.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs13-1(135.793mm,41.529mm) on Top Layer And Track (133.873mm,42.229mm)(136.413mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs13-1(135.793mm,41.529mm) on Top Layer And Track (135.143mm,40.829mm)(135.143mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs13-1(135.793mm,41.529mm) on Top Layer And Track (136.413mm,40.829mm)(136.413mm,41.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs13-1(135.793mm,41.529mm) on Top Layer And Track (136.413mm,42.037mm)(136.413mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs13-2(134.493mm,41.529mm) on Top Layer And Track (133.873mm,40.829mm)(133.873mm,41.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs13-2(134.493mm,41.529mm) on Top Layer And Track (133.873mm,40.829mm)(136.413mm,40.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs13-2(134.493mm,41.529mm) on Top Layer And Track (133.873mm,42.037mm)(133.873mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs13-2(134.493mm,41.529mm) on Top Layer And Track (133.873mm,42.229mm)(136.413mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs13-2(134.493mm,41.529mm) on Top Layer And Track (135.143mm,40.829mm)(135.143mm,42.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs14-1(135.793mm,45.085mm) on Top Layer And Track (133.873mm,44.385mm)(136.413mm,44.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs14-1(135.793mm,45.085mm) on Top Layer And Track (133.873mm,45.785mm)(136.413mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs14-1(135.793mm,45.085mm) on Top Layer And Track (135.143mm,44.385mm)(135.143mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs14-1(135.793mm,45.085mm) on Top Layer And Track (136.413mm,44.385mm)(136.413mm,44.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs14-1(135.793mm,45.085mm) on Top Layer And Track (136.413mm,45.593mm)(136.413mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs14-2(134.493mm,45.085mm) on Top Layer And Track (133.873mm,44.385mm)(133.873mm,44.577mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs14-2(134.493mm,45.085mm) on Top Layer And Track (133.873mm,44.385mm)(136.413mm,44.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs14-2(134.493mm,45.085mm) on Top Layer And Track (133.873mm,45.593mm)(133.873mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs14-2(134.493mm,45.085mm) on Top Layer And Track (133.873mm,45.785mm)(136.413mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs14-2(134.493mm,45.085mm) on Top Layer And Track (135.143mm,44.385mm)(135.143mm,45.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs2-1(135.793mm,23.749mm) on Top Layer And Track (133.873mm,23.049mm)(136.413mm,23.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs2-1(135.793mm,23.749mm) on Top Layer And Track (133.873mm,24.449mm)(136.413mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs2-1(135.793mm,23.749mm) on Top Layer And Track (135.143mm,23.049mm)(135.143mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs2-1(135.793mm,23.749mm) on Top Layer And Track (136.413mm,23.049mm)(136.413mm,23.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs2-1(135.793mm,23.749mm) on Top Layer And Track (136.413mm,24.257mm)(136.413mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs2-2(134.493mm,23.749mm) on Top Layer And Track (133.873mm,23.049mm)(133.873mm,23.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs2-2(134.493mm,23.749mm) on Top Layer And Track (133.873mm,23.049mm)(136.413mm,23.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs2-2(134.493mm,23.749mm) on Top Layer And Track (133.873mm,24.257mm)(133.873mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs2-2(134.493mm,23.749mm) on Top Layer And Track (133.873mm,24.449mm)(136.413mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs2-2(134.493mm,23.749mm) on Top Layer And Track (135.143mm,23.049mm)(135.143mm,24.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs3-1(135.748mm,25.527mm) on Top Layer And Track (133.828mm,24.827mm)(136.368mm,24.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs3-1(135.748mm,25.527mm) on Top Layer And Track (133.828mm,26.227mm)(136.368mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs3-1(135.748mm,25.527mm) on Top Layer And Track (135.098mm,24.827mm)(135.098mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs3-1(135.748mm,25.527mm) on Top Layer And Track (136.368mm,24.827mm)(136.368mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs3-1(135.748mm,25.527mm) on Top Layer And Track (136.368mm,26.035mm)(136.368mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs3-2(134.448mm,25.527mm) on Top Layer And Track (133.828mm,24.827mm)(133.828mm,25.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs3-2(134.448mm,25.527mm) on Top Layer And Track (133.828mm,24.827mm)(136.368mm,24.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs3-2(134.448mm,25.527mm) on Top Layer And Track (133.828mm,26.035mm)(133.828mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs3-2(134.448mm,25.527mm) on Top Layer And Track (133.828mm,26.227mm)(136.368mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs3-2(134.448mm,25.527mm) on Top Layer And Track (135.098mm,24.827mm)(135.098mm,26.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs4-1(135.763mm,39.751mm) on Top Layer And Track (133.843mm,39.051mm)(136.383mm,39.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs4-1(135.763mm,39.751mm) on Top Layer And Track (133.843mm,40.451mm)(136.383mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs4-1(135.763mm,39.751mm) on Top Layer And Track (135.113mm,39.051mm)(135.113mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs4-1(135.763mm,39.751mm) on Top Layer And Track (136.383mm,39.051mm)(136.383mm,39.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs4-1(135.763mm,39.751mm) on Top Layer And Track (136.383mm,40.259mm)(136.383mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs4-2(134.463mm,39.751mm) on Top Layer And Track (133.843mm,39.051mm)(133.843mm,39.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs4-2(134.463mm,39.751mm) on Top Layer And Track (133.843mm,39.051mm)(136.383mm,39.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs4-2(134.463mm,39.751mm) on Top Layer And Track (133.843mm,40.259mm)(133.843mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs4-2(134.463mm,39.751mm) on Top Layer And Track (133.843mm,40.451mm)(136.383mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs4-2(134.463mm,39.751mm) on Top Layer And Track (135.113mm,39.051mm)(135.113mm,40.451mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs5-1(135.793mm,27.305mm) on Top Layer And Track (133.873mm,26.605mm)(136.413mm,26.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs5-1(135.793mm,27.305mm) on Top Layer And Track (133.873mm,28.005mm)(136.413mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs5-1(135.793mm,27.305mm) on Top Layer And Track (135.143mm,26.605mm)(135.143mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs5-1(135.793mm,27.305mm) on Top Layer And Track (136.413mm,26.605mm)(136.413mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs5-1(135.793mm,27.305mm) on Top Layer And Track (136.413mm,27.813mm)(136.413mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs5-2(134.493mm,27.305mm) on Top Layer And Track (133.873mm,26.605mm)(133.873mm,26.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs5-2(134.493mm,27.305mm) on Top Layer And Track (133.873mm,26.605mm)(136.413mm,26.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs5-2(134.493mm,27.305mm) on Top Layer And Track (133.873mm,27.813mm)(133.873mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs5-2(134.493mm,27.305mm) on Top Layer And Track (133.873mm,28.005mm)(136.413mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs5-2(134.493mm,27.305mm) on Top Layer And Track (135.143mm,26.605mm)(135.143mm,28.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs6-1(135.778mm,30.861mm) on Top Layer And Track (133.858mm,30.161mm)(136.398mm,30.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs6-1(135.778mm,30.861mm) on Top Layer And Track (133.858mm,31.561mm)(136.398mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs6-1(135.778mm,30.861mm) on Top Layer And Track (135.128mm,30.161mm)(135.128mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs6-1(135.778mm,30.861mm) on Top Layer And Track (136.398mm,30.161mm)(136.398mm,30.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs6-1(135.778mm,30.861mm) on Top Layer And Track (136.398mm,31.369mm)(136.398mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs6-2(134.478mm,30.861mm) on Top Layer And Track (133.858mm,30.161mm)(133.858mm,30.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs6-2(134.478mm,30.861mm) on Top Layer And Track (133.858mm,30.161mm)(136.398mm,30.161mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs6-2(134.478mm,30.861mm) on Top Layer And Track (133.858mm,31.369mm)(133.858mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs6-2(134.478mm,30.861mm) on Top Layer And Track (133.858mm,31.561mm)(136.398mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs6-2(134.478mm,30.861mm) on Top Layer And Track (135.128mm,30.161mm)(135.128mm,31.561mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs7-1(135.763mm,29.083mm) on Top Layer And Track (133.843mm,28.383mm)(136.383mm,28.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs7-1(135.763mm,29.083mm) on Top Layer And Track (133.843mm,29.783mm)(136.383mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs7-1(135.763mm,29.083mm) on Top Layer And Track (135.113mm,28.383mm)(135.113mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs7-1(135.763mm,29.083mm) on Top Layer And Track (136.383mm,28.383mm)(136.383mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs7-1(135.763mm,29.083mm) on Top Layer And Track (136.383mm,29.591mm)(136.383mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs7-2(134.463mm,29.083mm) on Top Layer And Track (133.843mm,28.383mm)(133.843mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs7-2(134.463mm,29.083mm) on Top Layer And Track (133.843mm,28.383mm)(136.383mm,28.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs7-2(134.463mm,29.083mm) on Top Layer And Track (133.843mm,29.591mm)(133.843mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs7-2(134.463mm,29.083mm) on Top Layer And Track (133.843mm,29.783mm)(136.383mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs7-2(134.463mm,29.083mm) on Top Layer And Track (135.113mm,28.383mm)(135.113mm,29.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs8-1(135.748mm,32.639mm) on Top Layer And Track (133.828mm,31.939mm)(136.368mm,31.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs8-1(135.748mm,32.639mm) on Top Layer And Track (133.828mm,33.339mm)(136.368mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs8-1(135.748mm,32.639mm) on Top Layer And Track (135.098mm,31.939mm)(135.098mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs8-1(135.748mm,32.639mm) on Top Layer And Track (136.368mm,31.939mm)(136.368mm,32.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs8-1(135.748mm,32.639mm) on Top Layer And Track (136.368mm,33.147mm)(136.368mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs8-2(134.448mm,32.639mm) on Top Layer And Track (133.828mm,31.939mm)(133.828mm,32.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs8-2(134.448mm,32.639mm) on Top Layer And Track (133.828mm,31.939mm)(136.368mm,31.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs8-2(134.448mm,32.639mm) on Top Layer And Track (133.828mm,33.147mm)(133.828mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs8-2(134.448mm,32.639mm) on Top Layer And Track (133.828mm,33.339mm)(136.368mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs8-2(134.448mm,32.639mm) on Top Layer And Track (135.098mm,31.939mm)(135.098mm,33.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs9-1(135.793mm,34.417mm) on Top Layer And Track (133.873mm,33.717mm)(136.413mm,33.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs9-1(135.793mm,34.417mm) on Top Layer And Track (133.873mm,35.117mm)(136.413mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs9-1(135.793mm,34.417mm) on Top Layer And Track (135.143mm,33.717mm)(135.143mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs9-1(135.793mm,34.417mm) on Top Layer And Track (136.413mm,33.717mm)(136.413mm,33.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs9-1(135.793mm,34.417mm) on Top Layer And Track (136.413mm,34.925mm)(136.413mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs9-2(134.493mm,34.417mm) on Top Layer And Track (133.873mm,33.717mm)(133.873mm,33.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs9-2(134.493mm,34.417mm) on Top Layer And Track (133.873mm,33.717mm)(136.413mm,33.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Rs9-2(134.493mm,34.417mm) on Top Layer And Track (133.873mm,34.925mm)(133.873mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs9-2(134.493mm,34.417mm) on Top Layer And Track (133.873mm,35.117mm)(136.413mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad Rs9-2(134.493mm,34.417mm) on Top Layer And Track (135.143mm,33.717mm)(135.143mm,35.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X10-1(117.475mm,5mm) on Multi-Layer And Track (116.24mm,5mm)(118.815mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X10-2(120.015mm,5mm) on Multi-Layer And Track (118.675mm,5mm)(121.25mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-1(17.018mm,5mm) on Multi-Layer And Track (15.783mm,5mm)(18.358mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X11-1(127.254mm,61mm) on Multi-Layer And Track (126.019mm,61mm)(128.594mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X11-2(129.794mm,61mm) on Multi-Layer And Track (128.454mm,61mm)(131.029mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-2(19.558mm,5mm) on Multi-Layer And Track (18.218mm,5mm)(20.793mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X12-1(140.97mm,61mm) on Multi-Layer And Track (139.735mm,61mm)(142.31mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X12-2(143.51mm,61mm) on Multi-Layer And Track (142.17mm,61mm)(144.745mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X13-1(140.716mm,5mm) on Multi-Layer And Track (139.481mm,5mm)(142.056mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X13-2(143.256mm,5mm) on Multi-Layer And Track (141.916mm,5mm)(144.491mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X14-1(153.416mm,5mm) on Multi-Layer And Track (152.181mm,5mm)(154.756mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X14-2(155.956mm,5mm) on Multi-Layer And Track (154.616mm,5mm)(157.191mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X2-1(30.607mm,5mm) on Multi-Layer And Track (29.372mm,5mm)(31.947mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X3-1(37.465mm,61mm) on Multi-Layer And Track (36.23mm,61mm)(38.805mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X3-2(40.005mm,61mm) on Multi-Layer And Track (38.665mm,61mm)(41.24mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X4-1(50.8mm,61mm) on Multi-Layer And Track (49.565mm,61mm)(52.14mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X4-2(53.34mm,61mm) on Multi-Layer And Track (52mm,61mm)(54.575mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X5-1(60.579mm,5mm) on Multi-Layer And Track (59.344mm,5mm)(61.919mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X5-2(63.119mm,5mm) on Multi-Layer And Track (61.779mm,5mm)(64.354mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X6-1(75.946mm,5mm) on Multi-Layer And Track (74.711mm,5mm)(77.286mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X6-2(78.486mm,5mm) on Multi-Layer And Track (77.146mm,5mm)(79.721mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X7-1(80.264mm,61mm) on Multi-Layer And Track (79.029mm,61mm)(81.604mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X7-2(82.804mm,61mm) on Multi-Layer And Track (81.464mm,61mm)(84.039mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X8-1(96.774mm,61mm) on Multi-Layer And Track (95.539mm,61mm)(98.114mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X8-2(99.314mm,61mm) on Multi-Layer And Track (97.974mm,61mm)(100.549mm,61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X9-1(101.6mm,5mm) on Multi-Layer And Track (100.365mm,5mm)(102.94mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X9-2(104.14mm,5mm) on Multi-Layer And Track (102.8mm,5mm)(105.375mm,5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :387

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "Rs10" (136.779mm,37.211mm) on Top Overlay And Track (133.858mm,37.273mm)(136.398mm,37.273mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "Rs10" (136.779mm,37.211mm) on Top Overlay And Track (133.858mm,38.673mm)(136.398mm,38.673mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "Rs10" (136.779mm,37.211mm) on Top Overlay And Track (136.398mm,37.273mm)(136.398mm,37.465mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "Rs10" (136.779mm,37.211mm) on Top Overlay And Track (136.398mm,38.481mm)(136.398mm,38.673mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "Rs14" (136.779mm,44.323mm) on Top Overlay And Track (133.873mm,44.385mm)(136.413mm,44.385mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "Rs14" (136.779mm,44.323mm) on Top Overlay And Track (133.873mm,45.785mm)(136.413mm,45.785mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "Rs14" (136.779mm,44.323mm) on Top Overlay And Track (136.413mm,44.385mm)(136.413mm,44.577mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "Rs14" (136.779mm,44.323mm) on Top Overlay And Track (136.413mm,45.593mm)(136.413mm,45.785mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "Rs2" (136.779mm,22.987mm) on Top Overlay And Track (136.413mm,24.257mm)(136.413mm,24.449mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "Rs6" (136.779mm,30.099mm) on Top Overlay And Track (133.858mm,30.161mm)(136.398mm,30.161mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "Rs6" (136.779mm,30.099mm) on Top Overlay And Track (133.858mm,31.561mm)(136.398mm,31.561mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "Rs6" (136.779mm,30.099mm) on Top Overlay And Track (136.398mm,30.161mm)(136.398mm,30.353mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "Rs6" (136.779mm,30.099mm) on Top Overlay And Track (136.398mm,31.369mm)(136.398mm,31.561mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "X7" (80.518mm,56.515mm) on Top Overlay And Track (79.029mm,58.5mm)(84.039mm,58.5mm) on Top Overlay Silk Text to Silk Clearance [0.234mm]
Rule Violations :14

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room U_Thermistor Linearization10 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization10'))
   Violation between Room Definition: Between Room U_Thermistor Linearization10 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization10')) And Small Component X10-640457-2 (117.475mm,5mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization10 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization10')) And SMT Small Component Rp10-51433 (116.205mm,37.973mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization10 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization10')) And SMT Small Component Rs10-3918 (135.128mm,37.973mm) on Top Layer 
Rule Violations :3

Processing Rule : Room U_Thermistor Linearization11 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization11'))
   Violation between Room Definition: Between Room U_Thermistor Linearization11 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization11')) And Small Component X11-640457-2 (127.254mm,61mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization11 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization11')) And SMT Small Component Rp11-51433 (116.19mm,36.195mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization11 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization11')) And SMT Small Component Rs11-3918 (135.113mm,36.195mm) on Top Layer 
Rule Violations :3

Processing Rule : Room U_Thermistor Linearization9 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization9'))
   Violation between Room Definition: Between Room U_Thermistor Linearization9 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization9')) And Small Component X9-640457-2 (101.6mm,5mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization9 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization9')) And SMT Small Component Rp9-51433 (116.19mm,34.417mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization9 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization9')) And SMT Small Component Rs9-3918 (135.143mm,34.417mm) on Top Layer 
Rule Violations :3

Processing Rule : Room U_Thermistor Linearization7 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization7'))
   Violation between Room Definition: Between Room U_Thermistor Linearization7 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization7')) And Small Component X7-640457-2 (80.264mm,61mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization7 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization7')) And SMT Small Component Rp7-51433 (116.205mm,29.083mm) on Top Layer 
Rule Violations :2

Processing Rule : Room U_Thermistor Linearization8 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization8'))
   Violation between Room Definition: Between Room U_Thermistor Linearization8 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization8')) And Small Component X8-640457-2 (96.774mm,61mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization8 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization8')) And SMT Small Component Rp8-51433 (116.205mm,32.639mm) on Top Layer 
Rule Violations :2

Processing Rule : Room U_Thermistor Linearization6 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization6'))
   Violation between Room Definition: Between Room U_Thermistor Linearization6 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization6')) And Small Component X6-640457-2 (75.946mm,5mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization6 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization6')) And SMT Small Component Rs6-3918 (135.128mm,30.861mm) on Top Layer 
Rule Violations :2

Processing Rule : Room U_Thermistor Linearization1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization1'))
   Violation between Room Definition: Between Room U_Thermistor Linearization1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization1')) And Small Component X1-640457-2 (17.018mm,5mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization1 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization1')) And SMT Small Component Rp1-51433 (116.205mm,21.971mm) on Top Layer 
Rule Violations :2

Processing Rule : Room U_Thermistor Linearization2 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization2'))
   Violation between Room Definition: Between Component X2-ERF8-020-XX.X-X-DV-L (100.758mm,33.516mm) on Top Layer And Room U_Thermistor Linearization2 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization2')) 
   Violation between Room Definition: Between Room U_Thermistor Linearization2 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization2')) And Small Component X2-640457-2 (30.607mm,5mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization2 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization2')) And SMT Small Component Rs2-3918 (135.143mm,23.749mm) on Top Layer 
Rule Violations :3

Processing Rule : Room U_Thermistor Linearization14 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization14'))
   Violation between Room Definition: Between Room U_Thermistor Linearization14 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization14')) And Small Component X14-640457-2 (153.416mm,5mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization14 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization14')) And SMT Small Component Rp14-51433 (116.205mm,45.085mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization14 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization14')) And SMT Small Component Rs14-3918 (135.143mm,45.085mm) on Top Layer 
Rule Violations :3

Processing Rule : Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector'))
   Violation between Room Definition: Between Component X2-ERF8-020-XX.X-X-DV-L (100.758mm,33.516mm) on Top Layer And Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) 
   Violation between Room Definition: Between Component X3-ERF8-020-XX.X-X-DV-L (149.358mm,33.516mm) on Top Layer And Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) 
   Violation between Room Definition: Between Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) And Small Component X2-640457-2 (30.607mm,5mm) on Top Layer 
   Violation between Room Definition: Between Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) And Small Component X3-640457-2 (37.465mm,61mm) on Top Layer 
   Violation between Room Definition: Between Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) And SMT Small Component F1-Fuse (94mm,23mm) on Top Layer 
   Violation between Room Definition: Between Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) And SMT Small Component F2-Fuse (90mm,37mm) on Top Layer 
   Violation between Room Definition: Between Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) And SMT Small Component F3-Fuse (90mm,23mm) on Top Layer 
   Violation between Room Definition: Between Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) And SMT Small Component F4-Fuse (94mm,37mm) on Top Layer 
   Violation between Room Definition: Between Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) And SMT Small Component F5-Fuse (90mm,30mm) on Top Layer 
   Violation between Room Definition: Between Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) And SMT Small Component F6-Fuse (90mm,44mm) on Top Layer 
   Violation between Room Definition: Between Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) And SMT Small Component F7-Fuse (94mm,30mm) on Top Layer 
   Violation between Room Definition: Between Room ThermistorTop with Connector (Bounding Region = (167.259mm, 53.594mm, 221.742mm, 82.804mm) (InComponentClass('ThermistorTop with Connector')) And SMT Small Component F8-Fuse (94mm,44mm) on Top Layer 
Rule Violations :12

Processing Rule : Room U_Battery connections (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Battery connections'))
   Violation between Room Definition: Between Room U_Battery connections (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Battery connections')) And SMT Small Component BT1-Component_1 (7.595mm,3.6mm) on Top Layer 
   Violation between Room Definition: Between Room U_Battery connections (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Battery connections')) And SMT Small Component BT2-Component_1 (28.595mm,60mm) on Top Layer 
   Violation between Room Definition: Between Room U_Battery connections (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Battery connections')) And SMT Small Component BT3-Component_1 (48.095mm,3.6mm) on Top Layer 
   Violation between Room Definition: Between Room U_Battery connections (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Battery connections')) And SMT Small Component BT4-Component_1 (69.095mm,60mm) on Top Layer 
   Violation between Room Definition: Between Room U_Battery connections (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Battery connections')) And SMT Small Component BT5-Component_1 (88.595mm,3.6mm) on Top Layer 
   Violation between Room Definition: Between Room U_Battery connections (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Battery connections')) And SMT Small Component BT6-Component_1 (109.347mm,60mm) on Top Layer 
   Violation between Room Definition: Between Room U_Battery connections (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Battery connections')) And SMT Small Component BT7-Component_1 (129.095mm,3.6mm) on Top Layer 
   Violation between Room Definition: Between Room U_Battery connections (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Battery connections')) And SMT Small Component BT8-Component_1 (150.095mm,60mm) on Top Layer 
Rule Violations :8

Processing Rule : Room U_Thermistor Linearization13 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization13'))
   Violation between Room Definition: Between Room U_Thermistor Linearization13 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization13')) And Small Component X13-640457-2 (140.716mm,5mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization13 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization13')) And SMT Small Component Rp13-51433 (116.19mm,41.529mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization13 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization13')) And SMT Small Component Rs13-3918 (135.143mm,41.529mm) on Top Layer 
Rule Violations :3

Processing Rule : Room U_Thermistor Linearization12 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization12'))
   Violation between Room Definition: Between Room U_Thermistor Linearization12 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization12')) And Small Component X12-640457-2 (140.97mm,61mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization12 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization12')) And SMT Small Component Rs12-3918 (135.113mm,43.307mm) on Top Layer 
Rule Violations :2

Processing Rule : Room U_Thermistor Linearization5 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization5'))
   Violation between Room Definition: Between Room U_Thermistor Linearization5 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization5')) And Small Component X5-640457-2 (60.579mm,5mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization5 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization5')) And SMT Small Component Rs5-3918 (135.143mm,27.305mm) on Top Layer 
Rule Violations :2

Processing Rule : Room U_Thermistor Linearization3 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization3'))
   Violation between Room Definition: Between Component X3-ERF8-020-XX.X-X-DV-L (149.358mm,33.516mm) on Top Layer And Room U_Thermistor Linearization3 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization3')) 
   Violation between Room Definition: Between Room U_Thermistor Linearization3 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization3')) And Small Component X3-640457-2 (37.465mm,61mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization3 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization3')) And SMT Small Component Rs3-3918 (135.098mm,25.527mm) on Top Layer 
Rule Violations :3

Processing Rule : Room U_Thermistor Linearization4 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization4'))
   Violation between Room Definition: Between Room U_Thermistor Linearization4 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization4')) And Small Component X4-640457-2 (50.8mm,61mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization4 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization4')) And SMT Small Component Rp4-51433 (116.205mm,39.751mm) on Top Layer 
   Violation between Room Definition: Between Room U_Thermistor Linearization4 (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('U_Thermistor Linearization4')) And SMT Small Component Rs4-3918 (135.113mm,39.751mm) on Top Layer 
Rule Violations :3

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00