
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
Options:	
Date:		Thu Dec  1 21:06:26 2022
Host:		lab1-15.eng.utah.edu (x86_64 w/Linux 4.18.0-372.19.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_design_uniquify 1
<CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
<CMD> set init_mmmc_file CONF/project.view
<CMD> save_global CONF/project_final.globals
<CMD> set init_gnd_net VSS
<CMD> set init_verilog HDL/MAU_mapped_pads.v
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=12/01 21:07:56, mem=798.6M)
#% End Load MMMC data ... (date=12/01 21:07:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=799.2M, current mem=799.2M)
wc bc

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
Set DBUPerIGU to M2 pitch 1120.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.

Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
**WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
**WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Thu Dec  1 21:07:56 2022
viaInitial ends at Thu Dec  1 21:07:56 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from CONF/project.view
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ss' 
Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
Read 1 cells in library 'USERLIB' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
Read 21 cells in library 'sclib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
Read 6 cells in library 'padlib_tsmc180_ff' 
Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
Read 1 cells in library 'USERLIB' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=21.9M, fe_cpu=0.26min, fe_real=1.50min, fe_mem=793.5M) ***
#% Begin Load netlist data ... (date=12/01 21:07:56, mem=812.8M)
*** Begin netlist parsing (mem=793.5M) ***
Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 28 new cells from 6 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'HDL/MAU_mapped_pads.v'

*** Memory Usage v#1 (Current mem = 834.484M, initial mem = 290.191M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=834.5M) ***
#% End Load netlist data ... (date=12/01 21:07:56, total cpu=0:00:00.3, real=0:00:00.0, peak res=864.0M, current mem=852.2M)
Ignoring unreferenced cell pad_bidirhe_buffered.
Ignoring unreferenced cell shift_register.
Warning: The top level cell is ambiguous.
Setting top level cell to be MAU_mapped_pads.
Hooked 56 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell MAU_mapped_pads ...
*** Netlist is NOT unique.
** info: there are 282 modules.
** info: there are 94956 stdCell insts.
** info: there are 33 Pad insts.

*** Memory Usage v#1 (Current mem = 916.398M, initial mem = 290.191M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Pre-connect netlist-defined P/G connections...
  Updated 0 instances.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : wc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: bc
    RC-Corner Name        : bc
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../design_compiler/SDC/MAU_mapped.sdc' ...
Current (total cpu=0:00:16.4, real=0:01:31, peak res=1158.0M, current mem=1158.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../design_compiler/SDC/MAU_mapped.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../design_compiler/SDC/MAU_mapped.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9 of File ../design_compiler/SDC/MAU_mapped.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.9M, current mem=1164.9M)
Current (total cpu=0:00:16.4, real=0:01:31, peak res=1164.9M, current mem=1164.9M)
Total number of combinational cells: 17
Total number of sequential cells: 4
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX1
Total number of usable buffers: 1
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPSYC-2             1  Timing information is not defined for ce...
WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
*** Message Summary: 90 warning(s), 0 error(s)

<CMD> floorPlan -site core7T -r 1.0 0.7 20 20 20 20
Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
<CMD> fit
<CMD> saveDesign DBS/project-fplan.enc
#% Begin save design ... (date=12/01 21:08:08, mem=1281.8M)
% Begin Save ccopt configuration ... (date=12/01 21:08:08, mem=1284.9M)
% End Save ccopt configuration ... (date=12/01 21:08:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1286.1M, current mem=1286.1M)
% Begin Save netlist data ... (date=12/01 21:08:08, mem=1286.6M)
Writing Binary DB to DBS/project-fplan.enc.dat.tmp/MAU_mapped_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/01 21:08:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1289.4M, current mem=1286.8M)
Saving symbol-table file ...
Saving congestion map file DBS/project-fplan.enc.dat.tmp/MAU_mapped_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/01 21:08:09, mem=1288.5M)
Saving AAE Data ...
% End Save AAE data ... (date=12/01 21:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1288.5M, current mem=1288.5M)
Saving preference file DBS/project-fplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/01 21:08:09, mem=1292.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/01 21:08:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1292.8M, current mem=1292.8M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/01 21:08:09, mem=1292.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/01 21:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1293.6M, current mem=1293.6M)
% Begin Save routing data ... (date=12/01 21:08:09, mem=1293.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1349.4M) ***
% End Save routing data ... (date=12/01 21:08:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1294.2M, current mem=1294.2M)
Saving property file DBS/project-fplan.enc.dat.tmp/MAU_mapped_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1352.4M) ***
% Begin Save power constraints data ... (date=12/01 21:08:09, mem=1295.7M)
% End Save power constraints data ... (date=12/01 21:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.7M, current mem=1295.7M)
wc bc
Generated self-contained design project-fplan.enc.dat.tmp
#% End save design ... (date=12/01 21:08:11, total cpu=0:00:00.7, real=0:00:03.0, peak res=1323.6M, current mem=1298.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> deleteIoFiller
No cell name specified, will delete physical io cells with CLASS PAD SPACER only.
Total 0 cells are deleted.
<CMD> loadIoFile SCRIPTS/place_io.io
Reading IO assignment file "SCRIPTS/place_io.io" ...
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
Added 14 of filler cell 'pad_fill_32' on top side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
Added 7 of filler cell 'pad_fill_16' on top side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
Added 7 of filler cell 'pad_fill_8' on top side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
Added 7 of filler cell 'pad_fill_4' on top side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_2' on top side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
Added 0 of filler cell 'pad_fill_1' on top side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
Added 63 of filler cell 'pad_fill_01' on top side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
Added 68 of filler cell 'pad_fill_005' on top side.
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
Added 16 of filler cell 'pad_fill_32' on bottom side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
Added 8 of filler cell 'pad_fill_16' on bottom side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_8' on bottom side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_4' on bottom side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
Added 0 of filler cell 'pad_fill_2' on bottom side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
Added 8 of filler cell 'pad_fill_1' on bottom side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
Added 24 of filler cell 'pad_fill_01' on bottom side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
Added 48 of filler cell 'pad_fill_005' on bottom side.
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
Added 28 of filler cell 'pad_fill_32' on right side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
Added 0 of filler cell 'pad_fill_16' on right side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
Added 0 of filler cell 'pad_fill_8' on right side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
Added 4 of filler cell 'pad_fill_4' on right side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
Added 0 of filler cell 'pad_fill_2' on right side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
Added 0 of filler cell 'pad_fill_1' on right side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
Added 36 of filler cell 'pad_fill_01' on right side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
Added 0 of filler cell 'pad_fill_005' on right side.
<CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
Added 16 of filler cell 'pad_fill_32' on left side.
<CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
Added 8 of filler cell 'pad_fill_16' on left side.
<CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
Added 0 of filler cell 'pad_fill_8' on left side.
<CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
Added 0 of filler cell 'pad_fill_4' on left side.
<CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
Added 0 of filler cell 'pad_fill_2' on left side.
<CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
Added 0 of filler cell 'pad_fill_1' on left side.
<CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
Added 56 of filler cell 'pad_fill_01' on left side.
<CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
Added 0 of filler cell 'pad_fill_005' on left side.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
95407 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
95407 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type tiehi
<CMD> globalNetConnect VSS -type tielo
<CMD> addRing -type core_rings -follow core -nets {VSS VDD} -center 1 -width 4 -spacing 4 -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
| METAL5 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> addStripe -nets {VSS VDD} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Initialize fgc environment(mem: 1392.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL4 |        4       |       NA       |
|  VIA45 |        8       |        0       |
+--------+----------------+----------------+
<CMD> saveDesign DBS/project-power.enc
#% Begin save design ... (date=12/01 21:08:34, mem=1308.0M)
% Begin Save ccopt configuration ... (date=12/01 21:08:34, mem=1308.0M)
% End Save ccopt configuration ... (date=12/01 21:08:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1308.2M, current mem=1308.2M)
% Begin Save netlist data ... (date=12/01 21:08:34, mem=1308.2M)
Writing Binary DB to DBS/project-power.enc.dat.tmp/MAU_mapped_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/01 21:08:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1308.2M, current mem=1308.2M)
Saving symbol-table file ...
Saving congestion map file DBS/project-power.enc.dat.tmp/MAU_mapped_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/01 21:08:35, mem=1308.2M)
Saving AAE Data ...
% End Save AAE data ... (date=12/01 21:08:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1308.2M, current mem=1308.2M)
Saving preference file DBS/project-power.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/01 21:08:35, mem=1308.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/01 21:08:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1308.5M, current mem=1308.5M)
Saving PG file DBS/project-power.enc.dat.tmp/MAU_mapped_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 21:08:35 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1398.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/01 21:08:35, mem=1309.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/01 21:08:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1309.2M, current mem=1309.2M)
% Begin Save routing data ... (date=12/01 21:08:35, mem=1309.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1395.1M) ***
% End Save routing data ... (date=12/01 21:08:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1309.3M, current mem=1309.3M)
Saving property file DBS/project-power.enc.dat.tmp/MAU_mapped_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1398.1M) ***
% Begin Save power constraints data ... (date=12/01 21:08:36, mem=1309.3M)
% End Save power constraints data ... (date=12/01 21:08:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1309.3M, current mem=1309.3M)
wc bc
Generated self-contained design project-power.enc.dat.tmp
#% End save design ... (date=12/01 21:08:37, total cpu=0:00:00.7, real=0:00:03.0, peak res=1339.0M, current mem=1308.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> sroute -connect { blockPin corePin padPin } -layerChangeRange { METAL1(1) METAL5(5) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -crossoverViaLayerRange { METAL1(1) METAL5(5) } -nets {VSS VDD} -allowJogging 1 -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL5(5) }
*** Begin SPECIAL ROUTE on Thu Dec  1 21:08:45 2022 ***
SPECIAL ROUTE ran on directory: /home/u1081888/Matrix-Processing-Unit/tsmc_template/innovus
SPECIAL ROUTE ran on machine: lab1-15.eng.utah.edu (Linux 4.18.0-372.19.1.el8_6.x86_64 x86_64 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 5
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 5
srouteTopTargetLayerLimit set to 5
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2488.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 39 macros, 29 used
Read in 468 components
  17 core components: 17 unplaced, 0 placed, 0 fixed
  447 pad components: 0 unplaced, 447 placed, 0 fixed
  4 other components: 0 unplaced, 4 placed, 0 fixed
Read in 27 logical pins
Read in 27 nets
Read in 2 special nets, 2 routed
Read in 936 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Block ports routed: 0
  Number of Core ports routed: 678
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 339
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2507.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 1022 wires.
ViaGen created 4070 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |      1017      |       NA       |
|  VIA12 |      1356      |        0       |
|  VIA23 |      1356      |        0       |
| METAL3 |        2       |       NA       |
|  VIA34 |      1352      |        0       |
|  VIA45 |        6       |        0       |
| METAL5 |        3       |       NA       |
+--------+----------------+----------------+
<CMD> fit
<CMD> saveDesign DBS/project-power-routed.enc
#% Begin save design ... (date=12/01 21:08:45, mem=1320.6M)
% Begin Save ccopt configuration ... (date=12/01 21:08:45, mem=1320.6M)
% End Save ccopt configuration ... (date=12/01 21:08:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.6M, current mem=1318.3M)
% Begin Save netlist data ... (date=12/01 21:08:45, mem=1318.3M)
Writing Binary DB to DBS/project-power-routed.enc.dat.tmp/MAU_mapped_pads.v.bin in single-threaded mode...
% End Save netlist data ... (date=12/01 21:08:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1318.8M, current mem=1318.8M)
Saving symbol-table file ...
Saving congestion map file DBS/project-power-routed.enc.dat.tmp/MAU_mapped_pads.route.congmap.gz ...
% Begin Save AAE data ... (date=12/01 21:08:46, mem=1319.0M)
Saving AAE Data ...
% End Save AAE data ... (date=12/01 21:08:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.0M, current mem=1319.0M)
Saving preference file DBS/project-power-routed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=12/01 21:08:46, mem=1319.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=12/01 21:08:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1319.4M, current mem=1319.4M)
Saving PG file DBS/project-power-routed.enc.dat.tmp/MAU_mapped_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 21:08:46 2022)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1423.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=12/01 21:08:46, mem=1318.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=12/01 21:08:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=1318.5M, current mem=1318.5M)
% Begin Save routing data ... (date=12/01 21:08:47, mem=1318.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1420.5M) ***
% End Save routing data ... (date=12/01 21:08:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1318.8M, current mem=1318.8M)
Saving property file DBS/project-power-routed.enc.dat.tmp/MAU_mapped_pads.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1423.5M) ***
% Begin Save power constraints data ... (date=12/01 21:08:47, mem=1318.8M)
% End Save power constraints data ... (date=12/01 21:08:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.8M, current mem=1318.8M)
wc bc
Generated self-contained design project-power-routed.enc.dat.tmp
#% End save design ... (date=12/01 21:08:48, total cpu=0:00:00.7, real=0:00:03.0, peak res=1350.1M, current mem=1317.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> zoomBox 210.76700 106.64450 1670.75450 1707.12500
<CMD> zoomBox 328.95200 223.12050 1569.94150 1583.52900
<CMD> zoomBox 210.76700 106.64450 1670.75450 1707.12500
<CMD> zoomBox -91.85200 -191.59950 1928.89250 2023.59900
<CMD> setMultiCpuUsage -localCpu 16 -keepLicense true -acquireLicense 16
Total CPU(s) requested: 16
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 8
Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
Total CPU(s) now enabled: 16
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDesignMode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setDesignMode -topRoutingLayer 5
<CMD> setPlaceMode -timingDriven true -congEffort auto -placeIOPins 1
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Multithreaded Timing Analysis is initialized with 16 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1637.86 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 411 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:02.6) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.4019804 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=1701.42)
Total number of fetched objects 95668
End delay calculation. (MEM=2557 CPU=0:00:08.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2557 CPU=0:00:09.8 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2474.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=2602.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=2602.5M) ***
No user-set net weight.
Net fanout histogram:
2		: 73204 (76.5%) nets
3		: 11207 (11.7%) nets
4     -	14	: 10655 (11.1%) nets
15    -	39	: 509 (0.5%) nets
40    -	79	: 35 (0.0%) nets
80    -	159	: 16 (0.0%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 30 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 9 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=94575 (0 fixed + 94575 movable) #buf cell=0 #inv cell=6151 #block=0 (0 floating + 0 preplaced)
#ioInst=451 #net=95666 #term=289576 #term/net=3.03, #fixedIo=451, #floatIo=0, #fixedPin=27, #floatPin=0
stdCell: 94575 single + 0 double + 0 multi
Total standard cell length = 313.8010 (mm), area = 1.2301 (mm^2)
Estimated cell power/ground rail width = 0.551 um
Average module density = 0.698.
Density for the design = 0.698.
       = stdcell_area 560359 sites (1230100 um^2) / alloc_area 802744 sites (1762185 um^2).
Pin Density = 0.3607.
            = total # of pins 289576 / total area 802750.
Identified 2 spare or floating instances, with no clusters.
Enabling multi-CPU acceleration with 16 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.069e+04 (4.14e+04 4.93e+04)
              Est.  stn bbox = 1.280e+05 (6.26e+04 6.55e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2618.1M
Iteration  2: Total net bbox = 9.069e+04 (4.14e+04 4.93e+04)
              Est.  stn bbox = 1.280e+05 (6.26e+04 6.55e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2619.6M
Iteration  3: Total net bbox = 7.626e+04 (2.97e+04 4.66e+04)
              Est.  stn bbox = 1.227e+05 (5.45e+04 6.82e+04)
              cpu = 0:00:15.8 real = 0:00:02.0 mem = 3257.5M
Active setup views:
    wc
Iteration  4: Total net bbox = 3.214e+06 (1.51e+06 1.71e+06)
              Est.  stn bbox = 3.893e+06 (1.84e+06 2.05e+06)
              cpu = 0:00:40.1 real = 0:00:04.0 mem = 3259.4M
Iteration  5: Total net bbox = 2.958e+06 (1.41e+06 1.55e+06)
              Est.  stn bbox = 3.689e+06 (1.78e+06 1.91e+06)
              cpu = 0:00:35.0 real = 0:00:04.0 mem = 3258.9M
Iteration  6: Total net bbox = 2.901e+06 (1.36e+06 1.54e+06)
              Est.  stn bbox = 3.631e+06 (1.73e+06 1.90e+06)
              cpu = 0:00:32.4 real = 0:00:03.0 mem = 3537.4M
Iteration  7: Total net bbox = 2.933e+06 (1.39e+06 1.54e+06)
              Est.  stn bbox = 3.663e+06 (1.76e+06 1.90e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3057.4M
Iteration  8: Total net bbox = 2.950e+06 (1.40e+06 1.55e+06)
              Est.  stn bbox = 3.680e+06 (1.77e+06 1.91e+06)
              cpu = 0:00:19.2 real = 0:00:09.0 mem = 3025.4M
Iteration  9: Total net bbox = 2.878e+06 (1.38e+06 1.50e+06)
              Est.  stn bbox = 3.621e+06 (1.76e+06 1.86e+06)
              cpu = 0:00:36.8 real = 0:00:05.0 mem = 3057.4M
Iteration 10: Total net bbox = 2.896e+06 (1.38e+06 1.51e+06)
              Est.  stn bbox = 3.639e+06 (1.77e+06 1.87e+06)
              cpu = 0:00:19.3 real = 0:00:08.0 mem = 3025.4M
Iteration 11: Total net bbox = 2.861e+06 (1.36e+06 1.50e+06)
              Est.  stn bbox = 3.613e+06 (1.74e+06 1.87e+06)
              cpu = 0:00:37.7 real = 0:00:05.0 mem = 3057.4M
Iteration 12: Total net bbox = 2.882e+06 (1.37e+06 1.52e+06)
              Est.  stn bbox = 3.634e+06 (1.75e+06 1.88e+06)
              cpu = 0:00:19.3 real = 0:00:09.0 mem = 3025.4M
Iteration 13: Total net bbox = 2.875e+06 (1.35e+06 1.52e+06)
              Est.  stn bbox = 3.629e+06 (1.74e+06 1.89e+06)
              cpu = 0:00:46.8 real = 0:00:06.0 mem = 3034.4M
Iteration 14: Total net bbox = 2.875e+06 (1.35e+06 1.52e+06)
              Est.  stn bbox = 3.629e+06 (1.74e+06 1.89e+06)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 3034.4M
Iteration 15: Total net bbox = 2.999e+06 (1.41e+06 1.59e+06)
              Est.  stn bbox = 3.743e+06 (1.79e+06 1.95e+06)
              cpu = 0:01:16 real = 0:00:09.0 mem = 3034.4M
Iteration 16: Total net bbox = 2.999e+06 (1.41e+06 1.59e+06)
              Est.  stn bbox = 3.743e+06 (1.79e+06 1.95e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3034.4M
*** cost = 2.999e+06 (1.41e+06 1.59e+06) (cpu for global=0:06:24) real=0:01:08***
Placement multithread real runtime: 0:01:08 with 16 threads.
Info: 1 clock gating cells identified, 0 (on average) moved 0/8
Solver runtime cpu: 0:05:07 real: 0:00:33.7
Core Placement runtime cpu: 0:05:20 real: 0:00:37.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:07:13 mem=3034.4M) ***
Total net bbox length = 2.999e+06 (1.409e+06 1.590e+06) (ext = 1.263e+04)
Move report: Detail placement moves 94575 insts, mean move: 2.88 um, max move: 49.94 um 
	Max move on inst (MAU_dut/ARITHMETIC_MUX/U698): (1192.48, 848.06) --> (1233.12, 857.36)
	Runtime: CPU: 0:00:16.5 REAL: 0:00:04.0 MEM: 3101.3MB
Summary Report:
Instances move: 94575 (out of 94575 movable)
Instances flipped: 0
Mean displacement: 2.88 um
Max displacement: 49.94 um (Instance: MAU_dut/ARITHMETIC_MUX/U698) (1192.48, 848.056) -> (1233.12, 857.36)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
Total net bbox length = 2.906e+06 (1.325e+06 1.580e+06) (ext = 1.263e+04)
Runtime: CPU: 0:00:16.6 REAL: 0:00:04.0 MEM: 3101.3MB
*** Finished refinePlace (0:07:29 mem=3101.3M) ***
*** End of Placement (cpu=0:06:48, real=0:01:16, mem=2938.3M) ***
default core: bins with density > 0.750 = 18.94 % ( 219 / 1156 )
Density distribution unevenness ratio = 3.533%
*** Free Virtual Timing Model ...(mem=2933.3M)
Starting IO pin assignment...
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.4019804 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=2934.47)
Total number of fetched objects 95668
End delay calculation. (MEM=3592.26 CPU=0:00:08.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3592.26 CPU=0:00:09.8 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 6833 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 29486
[NR-eGR] #PG Blockages       : 6833
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=95666  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 95639 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 95639 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.15% V. EstWL: 3.754074e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       722( 0.61%)        17( 0.01%)   ( 0.62%) 
[NR-eGR]  METAL3  (3)       225( 0.16%)         2( 0.00%)   ( 0.16%) 
[NR-eGR]  METAL4  (4)       254( 0.21%)         2( 0.00%)   ( 0.21%) 
[NR-eGR]  METAL5  (5)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1205( 0.24%)        21( 0.00%)   ( 0.24%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.11% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.12% V
Early Global Route congestion estimation runtime: 0.95 seconds, mem = 2965.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 2963.33 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 2963.33 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.39 sec, Real: 0.04 sec, Curr Mem: 2963.33 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2963.33 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.10 sec, Real: 0.01 sec, Curr Mem: 2963.33 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.50 sec, Real: 0.07 sec, Curr Mem: 2963.33 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289423
[NR-eGR] METAL2  (2V) length: 8.575309e+05um, number of vias: 371641
[NR-eGR] METAL3  (3H) length: 1.135672e+06um, number of vias: 64686
[NR-eGR] METAL4  (4V) length: 1.250280e+06um, number of vias: 25516
[NR-eGR] METAL5  (5H) length: 6.886093e+05um, number of vias: 0
[NR-eGR] Total length: 3.932092e+06um, number of vias: 751266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.746124e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.29 seconds, mem = 2913.3M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:05.0, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 7:24, real = 0: 1:30, mem = 2842.3M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> checkPlace ./RPT/place.rpt
Begin checking placement ... (start mem=2842.3M, init mem=2842.3M)
*info: Placed = 94575         
*info: Unplaced = 0           
Placement Density:69.80%(1230100/1762197)
Placement Density (including fixed std cells):69.80%(1230100/1762197)
Finished checkPlace (total: cpu=0:00:01.5, real=0:00:01.0; vio checks: cpu=0:00:01.2, real=0:00:01.0; mem=2842.3M)
<CMD> saveDesign DBS/project-placed.enc
#% Begin save design ... (date=12/01 21:10:34, mem=1844.7M)
% Begin Save ccopt configuration ... (date=12/01 21:10:34, mem=1844.7M)
% End Save ccopt configuration ... (date=12/01 21:10:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1844.7M, current mem=1844.7M)
% Begin Save netlist data ... (date=12/01 21:10:34, mem=1844.7M)
Writing Binary DB to DBS/project-placed.enc.dat.tmp/vbin/MAU_mapped_pads.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/01 21:10:34, total cpu=0:00:00.2, real=0:00:00.0, peak res=1845.1M, current mem=1845.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=12/01 21:10:34, mem=1845.6M)
Saving AAE Data ...
Saving congestion map file DBS/project-placed.enc.dat.tmp/MAU_mapped_pads.route.congmap.gz ...
% End Save AAE data ... (date=12/01 21:10:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.6M, current mem=1845.6M)
Saving preference file DBS/project-placed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/project-placed.enc.dat.tmp/MAU_mapped_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 21:10:34 2022)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving property file DBS/project-placed.enc.dat.tmp/MAU_mapped_pads.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2921.9M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2921.9M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2905.9M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=12/01 21:10:35, mem=1847.3M)
% End Save power constraints data ... (date=12/01 21:10:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1847.3M, current mem=1847.3M)
wc bc
Generated self-contained design project-placed.enc.dat.tmp
#% End save design ... (date=12/01 21:10:37, total cpu=0:00:01.3, real=0:00:03.0, peak res=1847.3M, current mem=1843.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -630.82850 -816.72750 2659.61700 2790.35400
<CMD> zoomBox -364.46950 -568.33950 2432.40950 2497.68000
<CMD> zoomBox -172.43400 -359.93750 2204.91300 2246.17900
<CMD> pan -154.57400 -246.24150
<CMD> setMultiCpuUsage -localCpu 16 -keepLicense true -acquireLicense 16
Setting releaseMultiCpuLicenseMode to false.
<CMD> set_ccopt_property route_type_override_preferred_routing_layer_effort none
<CMD> setDesignMode -topRoutingLayer 5
<CMD> setDesignMode -bottomRoutingLayer 2
<CMD> create_route_type -name clkroute -top_preferred_layer 5
<CMD> set_ccopt_property route_type clkroute -net_type trunk
<CMD> set_ccopt_property route_type clkroute -net_type leaf
<CMD> set_ccopt_property buffer_cells BUFX1
<CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 2083 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property clock_period -pin clk 7
<CMD> create_ccopt_skew_group -name clk/constraint -sources clk -auto_sinks
The skew group clk/constraint was created. It contains 2083 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/constraint true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraint clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraint constraint
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraint {wc bc}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
*** ccopt_design #1 [begin] : totSession cpu/real = 0:08:00.2/0:05:30.7 (1.5), mem = 2863.2M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setDesignMode -bottomRoutingLayer              2
setDesignMode -process                         180
setDesignMode -topRoutingLayer                 5
setExtractRCMode -coupling_c_th                3
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                0.03
setExtractRCMode -total_c_th                   5
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setPlaceMode -place_global_cong_effort         auto
setPlaceMode -place_global_place_io_pins       true
setPlaceMode -timingDriven                     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2863.2M, init mem=2863.2M)
*info: Placed = 94575         
*info: Unplaced = 0           
Placement Density:69.80%(1230100/1762197)
Placement Density (including fixed std cells):69.80%(1230100/1762197)
Finished checkPlace (total: cpu=0:00:01.0, real=0:00:00.0; vio checks: cpu=0:00:00.8, real=0:00:00.0; mem=2863.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.0 real=0:00:00.3)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.0 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.0 real=0:00:00.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2083 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2083 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2841.20 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 6833 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 29486
[NR-eGR] #PG Blockages       : 6833
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=95666  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 95639 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 95639 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.15% V. EstWL: 3.754074e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       722( 0.61%)        17( 0.01%)   ( 0.62%) 
[NR-eGR]  METAL3  (3)       225( 0.16%)         2( 0.00%)   ( 0.16%) 
[NR-eGR]  METAL4  (4)       254( 0.21%)         2( 0.00%)   ( 0.21%) 
[NR-eGR]  METAL5  (5)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1205( 0.24%)        21( 0.00%)   ( 0.24%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.11% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.12% V
[NR-eGR] Started Export DB wires ( Curr Mem: 2979.46 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 2979.46 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.38 sec, Real: 0.04 sec, Curr Mem: 2979.46 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2979.46 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.09 sec, Real: 0.01 sec, Curr Mem: 2979.46 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.50 sec, Real: 0.07 sec, Curr Mem: 2979.46 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289423
[NR-eGR] METAL2  (2V) length: 8.575309e+05um, number of vias: 371641
[NR-eGR] METAL3  (3H) length: 1.135672e+06um, number of vias: 64686
[NR-eGR] METAL4  (4V) length: 1.250280e+06um, number of vias: 25516
[NR-eGR] METAL5  (5H) length: 6.886093e+05um, number of vias: 0
[NR-eGR] Total length: 3.932092e+06um, number of vias: 751266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.746124e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.88 sec, Real: 1.26 sec, Curr Mem: 2914.46 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:05.0 real=0:00:01.4)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.7 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one object
inverter_cells is set for at least one object
route_type is set for at least one object
route_type_override_preferred_routing_layer_effort: none (default: medium)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): clkroute (default: default)
  route_type (trunk): clkroute (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     BUFX1 
  Inverters:   {INVX32 INVX16 INVX8 INVX4 INVX2}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 1762196.800um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk/Leaf Routing info:
  Route-type name: clkroute; Top/bottom preferred layer name: METAL5/METAL4; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner wc:setup, late and power domain auto-default:
  Slew time target (leaf):    0.885ns
  Slew time target (trunk):   0.885ns
  Slew time target (top):     0.886ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.221ns
  Buffer max distance: 157.569um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUFX1, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=157.569um, saturatedSlew=0.621ns, speed=335.039um per ns, cellArea=69.658um^2 per 1000um}
  Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1040.000um, saturatedSlew=0.180ns, speed=6463.642um per ns, cellArea=46.437um^2 per 1000um}


Logic Sizing Table:

-----------------------------------------------------------------
Cell      Instance count    Source         Eligible library cells
-----------------------------------------------------------------
pad_in          1           library set    {pad_in}
-----------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for wc:setup.late...
Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree clk has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group clk/constraint:
  Sources:                     pin clk
  Total number of sinks:       2083
  Delay constrained sinks:     2083
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner wc:setup.late:
  Skew target:                 0.221ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (278.200,1790.000), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.020pF.


Primary reporting skew groups are:
skew_group clk/constraint with 2083 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2583.040um, total=2583.040um
Clock DAG library cell distribution initial state {count}:
 Logics: pad_in: 1 
Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.1)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:09.3 real=0:00:03.1)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2583.040um, total=2583.040um
    Clock DAG library cell distribution before merging {count}:
     Logics: pad_in: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.3)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2583.040um, total=2583.040um
    Clock DAG library cell distribution before clustering {count}:
     Logics: pad_in: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=553, i=0, icg=0, nicg=0, l=1, total=554
      misc counts      : r=1, pp=0
      cell areas       : b=6069.728um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27057.728um^2
      hp wire lengths  : top=0.000um, trunk=22930.640um, leaf=18679.640um, total=41610.280um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUFX1: 553 
     Logics: pad_in: 1 
    Bottom-up phase done. (took cpu=0:00:03.8 real=0:00:01.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:08:15 mem=5185.4M) ***
Total net bbox length = 2.945e+06 (1.347e+06 1.599e+06) (ext = 1.301e+04)
Move report: Detail placement moves 1909 insts, mean move: 2.16 um, max move: 9.52 um 
	Max move on inst (MAU_dut/B3/ram_reg[216]): (1484.56, 1206.24) --> (1494.08, 1206.24)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:02.0 MEM: 5493.8MB
Summary Report:
Instances move: 1909 (out of 95128 movable)
Instances flipped: 0
Mean displacement: 2.16 um
Max displacement: 9.52 um (Instance: MAU_dut/B3/ram_reg[216]) (1484.56, 1206.24) -> (1494.08, 1206.24)
	Length: 25 sites, height: 1 rows, site name: core7T, cell type: DFFQQBX1
Total net bbox length = 2.947e+06 (1.348e+06 1.599e+06) (ext = 1.301e+04)
Runtime: CPU: 0:00:05.8 REAL: 0:00:02.0 MEM: 5493.8MB
*** Finished refinePlace (0:08:21 mem=5493.8M) ***
    ClockRefiner summary
    All clock instances: Moved 362, flipped 110 and cell swapped 0 (out of a total of 2637).
    The largest move was 9.52 um for MAU_dut/B3/ram_reg[216].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.4 real=0:00:01.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for wc:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.56,1.288)            4
    [1.288,2.016)           2
    [2.016,2.744)           4
    [2.744,3.472)          10
    [3.472,4.2)            84
    [4.2,4.928)             5
    [4.928,5.656)           1
    [5.656,6.384)           0
    [6.384,7.112)           1
    [7.112,7.84)            7
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
        7.84         (1289.680,414.400)     (1297.520,414.400)     CTS_ccl_a_buf_02832 (a lib_cell BUFX1) at (1297.520,414.400), in power domain auto-default
        7.84         (1352.960,951.440)     (1352.960,943.600)     CTS_ccl_a_buf_02420 (a lib_cell BUFX1) at (1352.960,943.600), in power domain auto-default
        7.84         (483.280,383.040)      (491.120,383.040)      CTS_ccl_a_buf_02737 (a lib_cell BUFX1) at (491.120,383.040), in power domain auto-default
        7.84         (718.480,1312.080)     (726.320,1312.080)     CTS_ccl_buf_03009 (a lib_cell BUFX1) at (726.320,1312.080), in power domain auto-default
        7.84         (728.560,1057.280)     (736.400,1057.280)     CTS_ccl_buf_03008 (a lib_cell BUFX1) at (736.400,1057.280), in power domain auto-default
        7.84         (1200.080,692.720)     (1207.920,692.720)     CTS_ccl_buf_03117 (a lib_cell BUFX1) at (1207.920,692.720), in power domain auto-default
        7.28         (1203.440,633.920)     (1196.160,633.920)     CTS_ccl_buf_03170 (a lib_cell BUFX1) at (1196.160,633.920), in power domain auto-default
        6.72         (348.320,1265.040)     (355.040,1265.040)     CTS_ccl_a_buf_01392 (a lib_cell BUFX1) at (355.040,1265.040), in power domain auto-default
        5.6          (1352.960,951.440)     (1358.560,951.440)     CTS_ccl_a_buf_01630 (a lib_cell BUFX1) at (1358.560,951.440), in power domain auto-default
        4.48         (1486.800,1206.240)    (1491.280,1206.240)    CTS_ccl_a_buf_02352 (a lib_cell BUFX1) at (1491.280,1206.240), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:07.0 real=0:00:02.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=553, i=0, icg=0, nicg=0, l=1, total=554
      misc counts      : r=1, pp=0
      cell areas       : b=6069.728um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27057.728um^2
      cell capacitance : b=0.637pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.657pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.276pF, leaf=4.177pF, total=8.452pF
      wire lengths     : top=0.000um, trunk=24557.569um, leaf=22565.379um, total=47122.947um
      hp wire lengths  : top=0.000um, trunk=23313.120um, leaf=18847.640um, total=42160.760um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=5, worst=[0.062ns, 0.046ns, 0.035ns, 0.016ns, 0.013ns]} avg=0.035ns sd=0.021ns sum=0.173ns
      Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.885ns count=210 avg=0.488ns sd=0.202ns min=0.000ns max=0.947ns {116 <= 0.531ns, 67 <= 0.708ns, 16 <= 0.796ns, 7 <= 0.841ns, 2 <= 0.885ns} {1 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Leaf  : target=0.885ns count=345 avg=0.699ns sd=0.110ns min=0.257ns max=0.931ns {25 <= 0.531ns, 134 <= 0.708ns, 119 <= 0.796ns, 43 <= 0.841ns, 21 <= 0.885ns} {2 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUFX1: 553 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/constraint: insertion delay [min=3.056, max=4.709, avg=3.851, sd=0.293], skew [1.652 vs 0.221*], 38.2% {3.627, 3.848} (wid=0.136 ws=0.077) (gid=4.577 gs=1.629)
    Skew group summary after 'Clustering':
      skew_group clk/constraint: insertion delay [min=3.056, max=4.709, avg=3.851, sd=0.293], skew [1.652 vs 0.221*], 38.2% {3.627, 3.848} (wid=0.136 ws=0.077) (gid=4.577 gs=1.629)
    Legalizer API calls during this step: 13780 succeeded with high effort: 13780 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:10.8 real=0:00:03.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       555 (unrouted=555, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 97823 (unrouted=2185, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2159, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 555 nets for routing of which 554 have one or more fixed wires.
(ccopt eGR): Start to route 555 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 17 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 29486
[NR-eGR] #PG Blockages       : 17
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=96219  numIgnoredNets=95664
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 554 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 554 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 554 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.671856e+04um
[NR-eGR] Create a new net group with 19 nets and layer range [2, 5]
[NR-eGR] Layer group 2: route 19 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.909408e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 5253.49 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 5253.49 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5253.49 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5253.49 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5253.49 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5253.49 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 290529
[NR-eGR] METAL2  (2V) length: 8.562799e+05um, number of vias: 372716
[NR-eGR] METAL3  (3H) length: 1.129240e+06um, number of vias: 64959
[NR-eGR] METAL4  (4V) length: 1.261773e+06um, number of vias: 26830
[NR-eGR] METAL5  (5H) length: 7.050705e+05um, number of vias: 0
[NR-eGR] Total length: 3.952363e+06um, number of vias: 755034
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.773190e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 3171
[NR-eGR] METAL2  (2V) length: 3.326145e+03um, number of vias: 4313
[NR-eGR] METAL3  (3H) length: 9.144520e+03um, number of vias: 2101
[NR-eGR] METAL4  (4V) length: 1.869140e+04um, number of vias: 1335
[NR-eGR] METAL5  (5H) length: 1.656984e+04um, number of vias: 0
[NR-eGR] Total length: 4.773190e+04um, number of vias: 10920
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.773190e+04um, number of vias: 10920
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.10 sec, Real: 0.62 sec, Curr Mem: 5177.49 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:01.2 real=0:00:00.7)
    Routing using eGR only done.
Net route status summary:
  Clock:       555 (unrouted=1, trialRouted=0, noStatus=0, routed=554, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 97823 (unrouted=2185, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2159, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] : totSession cpu/real = 0:08:23.4/0:05:39.1 (1.5), mem = 5177.5M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 6833 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 29486
[NR-eGR] #PG Blockages       : 6833
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 554  Num Prerouted Wires = 11923
[NR-eGR] Read numTotalNets=96219  numIgnoredNets=554
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 95638 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 95638 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.14% V. EstWL: 3.729660e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       552( 0.46%)        13( 0.01%)   ( 0.47%) 
[NR-eGR]  METAL3  (3)       228( 0.16%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]  METAL4  (4)       287( 0.24%)         1( 0.00%)   ( 0.24%) 
[NR-eGR]  METAL5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1068( 0.21%)        15( 0.00%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.12% V
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.13% V
Early Global Route congestion estimation runtime: 0.96 seconds, mem = 5318.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 5318.76 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 5318.76 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.44 sec, Real: 0.07 sec, Curr Mem: 5318.76 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5318.76 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.11 sec, Real: 0.01 sec, Curr Mem: 5318.76 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.58 sec, Real: 0.10 sec, Curr Mem: 5318.76 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 290529
[NR-eGR] METAL2  (2V) length: 8.640305e+05um, number of vias: 373254
[NR-eGR] METAL3  (3H) length: 1.131728e+06um, number of vias: 65310
[NR-eGR] METAL4  (4V) length: 1.254864e+06um, number of vias: 27063
[NR-eGR] METAL5  (5H) length: 7.041096e+05um, number of vias: 0
[NR-eGR] Total length: 3.954731e+06um, number of vias: 756156
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.43 seconds, mem = 5239.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:05.0, real=0:00:02.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:05.0/0:00:01.4 (3.5), totSession cpu/real = 0:08:28.5/0:05:40.5 (1.5), mem = 5239.8M
    Congestion Repair done. (took cpu=0:00:05.1 real=0:00:01.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.8 real=0:00:02.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAU_mapped_pads' of instances=95579 and nets=98378 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU_mapped_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 5239.758M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=553, i=0, icg=0, nicg=0, l=1, total=554
    misc counts      : r=1, pp=0
    cell areas       : b=6069.728um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27057.728um^2
    cell capacitance : b=0.637pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.657pF
    sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.203pF, total=8.528pF
    wire lengths     : top=0.000um, trunk=24557.569um, leaf=22565.379um, total=47122.947um
    hp wire lengths  : top=0.000um, trunk=23313.120um, leaf=18847.640um, total=42160.760um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=7, worst=[0.085ns, 0.052ns, 0.050ns, 0.018ns, 0.013ns, 0.004ns, 0.001ns]} avg=0.032ns sd=0.031ns sum=0.224ns
    Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.885ns count=210 avg=0.493ns sd=0.203ns min=0.000ns max=0.970ns {114 <= 0.531ns, 69 <= 0.708ns, 15 <= 0.796ns, 6 <= 0.841ns, 4 <= 0.885ns} {0 <= 0.929ns, 2 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
    Leaf  : target=0.885ns count=345 avg=0.701ns sd=0.110ns min=0.256ns max=0.935ns {25 <= 0.531ns, 131 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 18 <= 0.885ns} {4 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUFX1: 553 
   Logics: pad_in: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=3.081, max=4.736, avg=3.874, sd=0.293], skew [1.656 vs 0.221*], 39% {3.647, 3.868} (wid=0.137 ws=0.078) (gid=4.604 gs=1.633)
  Skew group summary after clustering cong repair call:
    skew_group clk/constraint: insertion delay [min=3.081, max=4.736, avg=3.874, sd=0.293], skew [1.656 vs 0.221*], 39% {3.647, 3.868} (wid=0.137 ws=0.078) (gid=4.604 gs=1.633)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.7 real=0:00:03.2)
  Stage::Clustering done. (took cpu=0:00:18.5 real=0:00:06.9)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
      misc counts      : r=1, pp=0
      cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.324pF, leaf=4.216pF, total=8.540pF
      wire lengths     : top=0.000um, trunk=24529.262um, leaf=22651.495um, total=47180.757um
      hp wire lengths  : top=0.000um, trunk=23315.920um, leaf=18978.400um, total=42294.320um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.885ns count=212 avg=0.489ns sd=0.202ns min=0.000ns max=0.852ns {116 <= 0.531ns, 69 <= 0.708ns, 16 <= 0.796ns, 6 <= 0.841ns, 5 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUFX1: 556 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
    Legalizer API calls during this step: 190 succeeded with high effort: 190 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
      misc counts      : r=1, pp=0
      cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.324pF, leaf=4.216pF, total=8.540pF
      wire lengths     : top=0.000um, trunk=24529.262um, leaf=22651.495um, total=47180.757um
      hp wire lengths  : top=0.000um, trunk=23315.920um, leaf=18978.400um, total=42294.320um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.885ns count=212 avg=0.489ns sd=0.202ns min=0.000ns max=0.852ns {116 <= 0.531ns, 69 <= 0.708ns, 16 <= 0.796ns, 6 <= 0.841ns, 5 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUFX1: 556 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=3.081, max=4.736, avg=3.873, sd=0.292], skew [1.656 vs 0.221*], 38.9% {3.647, 3.868} (wid=0.137 ws=0.078) (gid=4.604 gs=1.633)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint: insertion delay [min=3.081, max=4.736, avg=3.873, sd=0.292], skew [1.656 vs 0.221*], 38.9% {3.647, 3.868} (wid=0.137 ws=0.078) (gid=4.604 gs=1.633)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
      misc counts      : r=1, pp=0
      cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.324pF, leaf=4.216pF, total=8.540pF
      wire lengths     : top=0.000um, trunk=24529.262um, leaf=22651.495um, total=47180.757um
      hp wire lengths  : top=0.000um, trunk=23315.920um, leaf=18978.400um, total=42294.320um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.885ns count=212 avg=0.489ns sd=0.202ns min=0.000ns max=0.852ns {116 <= 0.531ns, 69 <= 0.708ns, 16 <= 0.796ns, 6 <= 0.841ns, 5 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUFX1: 556 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
      misc counts      : r=1, pp=0
      cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.324pF, leaf=4.216pF, total=8.540pF
      wire lengths     : top=0.000um, trunk=24529.262um, leaf=22651.495um, total=47180.757um
      hp wire lengths  : top=0.000um, trunk=23315.920um, leaf=18978.400um, total=42294.320um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.885ns count=212 avg=0.489ns sd=0.202ns min=0.000ns max=0.852ns {116 <= 0.531ns, 69 <= 0.708ns, 16 <= 0.796ns, 6 <= 0.841ns, 5 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUFX1: 556 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
      misc counts      : r=1, pp=0
      cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.324pF, leaf=4.216pF, total=8.540pF
      wire lengths     : top=0.000um, trunk=24529.262um, leaf=22651.495um, total=47180.757um
      hp wire lengths  : top=0.000um, trunk=23315.920um, leaf=18978.400um, total=42294.320um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.885ns count=212 avg=0.489ns sd=0.202ns min=0.000ns max=0.852ns {116 <= 0.531ns, 69 <= 0.708ns, 16 <= 0.796ns, 6 <= 0.841ns, 5 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUFX1: 556 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
      misc counts      : r=1, pp=0
      cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
      cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.267pF, leaf=4.216pF, total=8.483pF
      wire lengths     : top=0.000um, trunk=24332.928um, leaf=22654.348um, total=46987.276um
      hp wire lengths  : top=0.000um, trunk=23005.120um, leaf=18983.440um, total=41988.560um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.885ns count=193 avg=0.519ns sd=0.212ns min=0.000ns max=0.884ns {97 <= 0.531ns, 58 <= 0.708ns, 19 <= 0.796ns, 5 <= 0.841ns, 14 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUFX1: 537 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=2.550, max=3.723], skew [1.173 vs 0.221*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraint: insertion delay [min=2.550, max=3.723], skew [1.173 vs 0.221*]
    Legalizer API calls during this step: 834 succeeded with high effort: 834 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:01.1 real=0:00:01.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
      misc counts      : r=1, pp=0
      cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
      cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.150pF, leaf=4.233pF, total=8.384pF
      wire lengths     : top=0.000um, trunk=23966.887um, leaf=22770.319um, total=46737.207um
      hp wire lengths  : top=0.000um, trunk=22505.040um, leaf=19119.520um, total=41624.560um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.885ns count=193 avg=0.508ns sd=0.215ns min=0.000ns max=0.884ns {100 <= 0.531ns, 56 <= 0.708ns, 17 <= 0.796ns, 6 <= 0.841ns, 14 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUFX1: 537 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=2.533, max=3.365, avg=3.128, sd=0.156], skew [0.832 vs 0.221*], 57.1% {3.100, 3.321} (wid=0.123 ws=0.036) (gid=3.253 gs=0.832)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraint: insertion delay [min=2.533, max=3.365, avg=3.128, sd=0.156], skew [0.832 vs 0.221*], 57.1% {3.100, 3.321} (wid=0.123 ws=0.036) (gid=3.253 gs=0.832)
    Legalizer API calls during this step: 1864 succeeded with high effort: 1864 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.0 real=0:00:02.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.1 real=0:00:03.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:21.9 real=0:00:10.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
      misc counts      : r=1, pp=0
      cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
      cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.122pF, leaf=4.233pF, total=8.355pF
      wire lengths     : top=0.000um, trunk=23848.605um, leaf=22770.319um, total=46618.925um
      hp wire lengths  : top=0.000um, trunk=22456.320um, leaf=19119.520um, total=41575.840um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.885ns count=193 avg=0.505ns sd=0.214ns min=0.000ns max=0.884ns {103 <= 0.531ns, 53 <= 0.708ns, 17 <= 0.796ns, 7 <= 0.841ns, 13 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUFX1: 537 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=2.531, max=3.363], skew [0.832 vs 0.221*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraint: insertion delay [min=2.531, max=3.363], skew [0.832 vs 0.221*]
    Legalizer API calls during this step: 673 succeeded with high effort: 673 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
      misc counts      : r=1, pp=0
      cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
      cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.122pF, leaf=4.233pF, total=8.355pF
      wire lengths     : top=0.000um, trunk=23848.605um, leaf=22770.319um, total=46618.925um
      hp wire lengths  : top=0.000um, trunk=22456.320um, leaf=19119.520um, total=41575.840um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.885ns count=193 avg=0.505ns sd=0.214ns min=0.000ns max=0.884ns {103 <= 0.531ns, 53 <= 0.708ns, 17 <= 0.796ns, 7 <= 0.841ns, 13 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUFX1: 537 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=2.531, max=3.363], skew [0.832 vs 0.221*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraint: insertion delay [min=2.531, max=3.363], skew [0.832 vs 0.221*]
    Legalizer API calls during this step: 1074 succeeded with high effort: 1074 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
      misc counts      : r=1, pp=0
      cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
      cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.174pF, leaf=4.233pF, total=8.407pF
      wire lengths     : top=0.000um, trunk=24204.547um, leaf=22767.212um, total=46971.760um
      hp wire lengths  : top=0.000um, trunk=22824.800um, leaf=19117.560um, total=41942.360um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.885ns count=193 avg=0.512ns sd=0.214ns min=0.000ns max=0.884ns {99 <= 0.531ns, 56 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 14 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUFX1: 537 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=2.888, max=3.363, avg=3.180, sd=0.114], skew [0.476 vs 0.221*], 65.4% {3.111, 3.332} (wid=0.118 ws=0.034) (gid=3.273 gs=0.491)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraint: insertion delay [min=2.888, max=3.363, avg=3.180, sd=0.114], skew [0.476 vs 0.221*], 65.4% {3.111, 3.332} (wid=0.118 ws=0.034) (gid=3.273 gs=0.491)
    Legalizer API calls during this step: 516 succeeded with high effort: 516 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Reducing Power done. (took cpu=0:00:01.1 real=0:00:00.9)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 3.437ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 540 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
          misc counts      : r=1, pp=0
          cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
          cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=4.174pF, leaf=4.233pF, total=8.407pF
          wire lengths     : top=0.000um, trunk=24204.547um, leaf=22767.212um, total=46971.760um
          hp wire lengths  : top=0.000um, trunk=22824.800um, leaf=19117.560um, total=41942.360um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.885ns count=193 avg=0.512ns sd=0.214ns min=0.000ns max=0.884ns {99 <= 0.531ns, 56 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 14 <= 0.885ns}
          Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUFX1: 537 
         Logics: pad_in: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
          misc counts      : r=1, pp=0
          cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
          cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=4.223pF, leaf=4.233pF, total=8.455pF
          wire lengths     : top=0.000um, trunk=24476.806um, leaf=22767.212um, total=47244.017um
          hp wire lengths  : top=0.000um, trunk=23093.040um, leaf=19117.560um, total=42210.600um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.885ns count=212 avg=0.475ns sd=0.228ns min=0.000ns max=0.884ns {121 <= 0.531ns, 54 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
          Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUFX1: 556 
         Logics: pad_in: 1 
        Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
          misc counts      : r=1, pp=0
          cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
          cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
          wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
          hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
          Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX1: 586 
         Logics: pad_in: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
          misc counts      : r=1, pp=0
          cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
          cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
          wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
          hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
          Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: BUFX1: 586 
         Logics: pad_in: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.5 real=0:00:00.5)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
      misc counts      : r=1, pp=0
      cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
      cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
      wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
      hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUFX1: 586 
     Logics: pad_in: 1 
    Legalizer API calls during this step: 539 succeeded with high effort: 539 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
    misc counts      : r=1, pp=0
    cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
    cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
    sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
    wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
    hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
    Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUFX1: 586 
   Logics: pad_in: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
      misc counts      : r=1, pp=0
      cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
      cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
      wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
      hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUFX1: 586 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
          misc counts      : r=1, pp=0
          cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
          cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
          wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
          hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
          Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUFX1: 586 
         Logics: pad_in: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
      misc counts      : r=1, pp=0
      cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
      cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
      wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
      hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUFX1: 586 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
      misc counts      : r=1, pp=0
      cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
      cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
      wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
      hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUFX1: 586 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
      misc counts      : r=1, pp=0
      cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
      cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
      wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
      hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUFX1: 586 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=3.143, max=3.364, avg=3.254, sd=0.057], skew [0.221 vs 0.221], 100% {3.143, 3.364} (wid=0.119 ws=0.034) (gid=3.277 gs=0.248)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraint: insertion delay [min=3.143, max=3.364, avg=3.254, sd=0.057], skew [0.221 vs 0.221], 100% {3.143, 3.364} (wid=0.119 ws=0.034) (gid=3.277 gs=0.248)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:01.2 real=0:00:01.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for wc:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
    Tried: 588 Succeeded: 1
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
      misc counts      : r=1, pp=0
      cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
      cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.318pF, leaf=4.233pF, total=8.551pF
      wire lengths     : top=0.000um, trunk=25007.180um, leaf=22770.215um, total=47777.395um
      hp wire lengths  : top=0.000um, trunk=23620.000um, leaf=19117.560um, total=42737.560um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.885ns count=241 avg=0.433ns sd=0.245ns min=0.000ns max=0.884ns {151 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUFX1: 585 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=3.143, max=3.365], skew [0.222 vs 0.221*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraint: insertion delay [min=3.143, max=3.365], skew [0.222 vs 0.221*]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.1)
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
      misc counts      : r=1, pp=0
      cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
      cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.318pF, leaf=4.233pF, total=8.551pF
      wire lengths     : top=0.000um, trunk=25007.180um, leaf=22770.215um, total=47777.395um
      hp wire lengths  : top=0.000um, trunk=23620.000um, leaf=19117.560um, total=42737.560um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.885ns count=241 avg=0.433ns sd=0.245ns min=0.000ns max=0.884ns {151 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
      Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUFX1: 585 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=3.144, max=3.365, avg=3.254, sd=0.057], skew [0.220 vs 0.221], 100% {3.144, 3.365} (wid=0.119 ws=0.034) (gid=3.277 gs=0.248)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraint: insertion delay [min=3.144, max=3.365, avg=3.254, sd=0.057], skew [0.220 vs 0.221], 100% {3.144, 3.365} (wid=0.119 ws=0.034) (gid=3.277 gs=0.248)
    Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
        Legalizer API calls during this step: 3657 succeeded with high effort: 3657 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:01.6 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 8190 succeeded with high effort: 8190 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:04.8 real=0:00:00.5)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        For skew group clk/constraint, artificially shortened or lengthened 13 paths.
        	The smallest offset applied was -0.003ns.
        	The largest offset applied was 0.027ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
        Legalizer API calls during this step: 3339 succeeded with high effort: 3339 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.6 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 8190 succeeded with high effort: 8190 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:04.0 real=0:00:00.4)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
      misc counts      : r=1, pp=0
      cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
      cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.014pF, leaf=4.194pF, total=8.208pF
      wire lengths     : top=0.000um, trunk=23267.242um, leaf=22624.155um, total=45891.397um
      hp wire lengths  : top=0.000um, trunk=22389.680um, leaf=19608.400um, total=41998.080um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.885ns count=241 avg=0.407ns sd=0.232ns min=0.000ns max=0.893ns {161 <= 0.531ns, 51 <= 0.708ns, 14 <= 0.796ns, 10 <= 0.841ns, 4 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Leaf  : target=0.885ns count=346 avg=0.698ns sd=0.107ns min=0.273ns max=0.884ns {28 <= 0.531ns, 126 <= 0.708ns, 137 <= 0.796ns, 37 <= 0.841ns, 18 <= 0.885ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUFX1: 585 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
    Legalizer API calls during this step: 23376 succeeded with high effort: 23376 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:12.1 real=0:00:01.4)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=8.444pF fall=8.173pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
      misc counts      : r=1, pp=0
      cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
      cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.014pF, leaf=4.194pF, total=8.208pF
      wire lengths     : top=0.000um, trunk=23267.242um, leaf=22624.155um, total=45891.397um
      hp wire lengths  : top=0.000um, trunk=22389.680um, leaf=19608.400um, total=41998.080um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.885ns count=241 avg=0.407ns sd=0.232ns min=0.000ns max=0.893ns {161 <= 0.531ns, 51 <= 0.708ns, 14 <= 0.796ns, 10 <= 0.841ns, 4 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Leaf  : target=0.885ns count=346 avg=0.698ns sd=0.107ns min=0.273ns max=0.884ns {28 <= 0.531ns, 126 <= 0.708ns, 137 <= 0.796ns, 37 <= 0.841ns, 18 <= 0.885ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFX1: 585 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
    Legalizer API calls during this step: 1170 succeeded with high effort: 1170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
      misc counts      : r=1, pp=0
      cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
      cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.014pF, leaf=4.194pF, total=8.208pF
      wire lengths     : top=0.000um, trunk=23267.242um, leaf=22624.155um, total=45891.397um
      hp wire lengths  : top=0.000um, trunk=22389.680um, leaf=19608.400um, total=41998.080um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.885ns count=241 avg=0.407ns sd=0.232ns min=0.000ns max=0.893ns {161 <= 0.531ns, 51 <= 0.708ns, 14 <= 0.796ns, 10 <= 0.841ns, 4 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Leaf  : target=0.885ns count=346 avg=0.698ns sd=0.107ns min=0.273ns max=0.884ns {28 <= 0.531ns, 126 <= 0.708ns, 137 <= 0.796ns, 37 <= 0.841ns, 18 <= 0.885ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFX1: 585 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 922 succeeded with high effort: 922 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=74, computed=511, moveTooSmall=1325, resolved=0, predictFail=137, currentlyIllegal=0, legalizationFail=28, legalizedMoveTooSmall=120, ignoredLeafDriver=0, worse=1222, accepted=55
        Max accepted move=38.080um, total accepted move=615.440um, average move=11.190um
        Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=80, computed=505, moveTooSmall=1348, resolved=0, predictFail=141, currentlyIllegal=0, legalizationFail=27, legalizedMoveTooSmall=116, ignoredLeafDriver=0, worse=1227, accepted=36
        Max accepted move=24.080um, total accepted move=393.120um, average move=10.920um
        Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=80, computed=505, moveTooSmall=1366, resolved=0, predictFail=132, currentlyIllegal=0, legalizationFail=29, legalizedMoveTooSmall=132, ignoredLeafDriver=0, worse=1244, accepted=14
        Max accepted move=20.720um, total accepted move=164.080um, average move=11.720um
        Legalizer API calls during this step: 4660 succeeded with high effort: 4660 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.0 real=0:00:02.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 927 succeeded with high effort: 927 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=560, computed=25, moveTooSmall=883, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=19, accepted=2
        Max accepted move=12.880um, total accepted move=20.720um, average move=10.360um
        Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=562, computed=23, moveTooSmall=882, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=19, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 2631 succeeded with high effort: 2631 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=0, computed=585, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=582, accepted=22
        Max accepted move=22.400um, total accepted move=50.400um, average move=2.291um
        Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=563, computed=22, moveTooSmall=0, resolved=0, predictFail=847, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=21, accepted=1
        Max accepted move=0.560um, total accepted move=0.560um, average move=0.560um
        Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=584, computed=1, moveTooSmall=0, resolved=0, predictFail=885, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 636 succeeded with high effort: 636 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
        misc counts      : r=1, pp=0
        cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
        cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
        sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=3.956pF, leaf=4.197pF, total=8.153pF
        wire lengths     : top=0.000um, trunk=22905.622um, leaf=22630.967um, total=45536.588um
        hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.885ns count=241 avg=0.402ns sd=0.226ns min=0.000ns max=0.889ns {165 <= 0.531ns, 49 <= 0.708ns, 18 <= 0.796ns, 4 <= 0.841ns, 4 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
        Leaf  : target=0.885ns count=346 avg=0.698ns sd=0.108ns min=0.273ns max=0.884ns {28 <= 0.531ns, 128 <= 0.708ns, 128 <= 0.796ns, 44 <= 0.841ns, 18 <= 0.885ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUFX1: 585 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.198, sd=0.051], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.227 gs=0.224)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.198, sd=0.051], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.227 gs=0.224)
      Legalizer API calls during this step: 9834 succeeded with high effort: 9834 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.8 real=0:00:02.8)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 588 , Succeeded = 98 , Constraints Broken = 487 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
      misc counts      : r=1, pp=0
      cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
      cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.924pF, leaf=4.186pF, total=8.110pF
      wire lengths     : top=0.000um, trunk=22692.586um, leaf=22559.352um, total=45251.938um
      hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.885ns count=241 avg=0.399ns sd=0.225ns min=0.000ns max=0.889ns {166 <= 0.531ns, 48 <= 0.708ns, 17 <= 0.796ns, 6 <= 0.841ns, 3 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Leaf  : target=0.885ns count=346 avg=0.698ns sd=0.108ns min=0.273ns max=0.884ns {28 <= 0.531ns, 130 <= 0.708ns, 127 <= 0.796ns, 44 <= 0.841ns, 17 <= 0.885ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFX1: 585 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=3.100, max=3.332, avg=3.184, sd=0.052], skew [0.232 vs 0.221*], 99.7% {3.100, 3.321} (wid=0.119 ws=0.036) (gid=3.217 gs=0.228)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/constraint: insertion delay [min=3.100, max=3.332, avg=3.184, sd=0.052], skew [0.232 vs 0.221*], 99.7% {3.100, 3.321} (wid=0.119 ws=0.036) (gid=3.217 gs=0.228)
    Legalizer API calls during this step: 9834 succeeded with high effort: 9834 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:03.3 real=0:00:03.1)
  Total capacitance is (rise=16.554pF fall=16.284pF), of which (rise=8.110pF fall=8.110pF) is wire, and (rise=8.444pF fall=8.173pF) is gate.
  Stage::Polishing done. (took cpu=0:00:16.2 real=0:00:04.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:08:52 mem=5442.6M) ***
Total net bbox length = 2.946e+06 (1.347e+06 1.599e+06) (ext = 1.315e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5442.6MB
Summary Report:
Instances move: 0 (out of 95160 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.946e+06 (1.347e+06 1.599e+06) (ext = 1.315e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 5442.6MB
*** Finished refinePlace (0:08:52 mem=5442.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2669).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.3)
  Stage::Updating netlist done. (took cpu=0:00:00.6 real=0:00:00.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:19.1 real=0:00:07.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       587 (unrouted=587, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 97820 (unrouted=2182, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2156, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 587 nets for routing of which 586 have one or more fixed wires.
(ccopt eGR): Start to route 587 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 17 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 29486
[NR-eGR] #PG Blockages       : 17
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=96251  numIgnoredNets=95664
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 586 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 586 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 586 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.521720e+04um
[NR-eGR] Create a new net group with 16 nets and layer range [2, 5]
[NR-eGR] Layer group 2: route 16 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.696944e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 5284.47 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 5284.47 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5284.47 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5284.47 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 290593
[NR-eGR] METAL2  (2V) length: 8.643558e+05um, number of vias: 373274
[NR-eGR] METAL3  (3H) length: 1.131924e+06um, number of vias: 65276
[NR-eGR] METAL4  (4V) length: 1.253536e+06um, number of vias: 27022
[NR-eGR] METAL5  (5H) length: 7.033922e+05um, number of vias: 0
[NR-eGR] Total length: 3.953207e+06um, number of vias: 756165
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.620796e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 3235
[NR-eGR] METAL2  (2V) length: 3.651390e+03um, number of vias: 4333
[NR-eGR] METAL3  (3H) length: 9.340520e+03um, number of vias: 2067
[NR-eGR] METAL4  (4V) length: 1.736356e+04um, number of vias: 1294
[NR-eGR] METAL5  (5H) length: 1.585248e+04um, number of vias: 0
[NR-eGR] Total length: 4.620796e+04um, number of vias: 10929
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.620796e+04um, number of vias: 10929
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.07 sec, Real: 0.62 sec, Curr Mem: 5218.47 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:01.1 real=0:00:00.7)
      Routing using eGR only done.
Net route status summary:
  Clock:       587 (unrouted=1, trialRouted=0, noStatus=0, routed=586, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 97820 (unrouted=2182, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2156, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:00.8)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAU_mapped_pads' of instances=95611 and nets=98407 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU_mapped_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 5218.469M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for wc:setup.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
          misc counts      : r=1, pp=0
          cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
          cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=3.978pF, leaf=4.420pF, total=8.398pF
          wire lengths     : top=0.000um, trunk=22862.080um, leaf=23345.875um, total=46207.955um
          hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=7, worst=[0.039ns, 0.031ns, 0.022ns, 0.012ns, 0.006ns, 0.002ns, 0.000ns]} avg=0.016ns sd=0.015ns sum=0.112ns
          Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.885ns count=241 avg=0.403ns sd=0.228ns min=0.000ns max=0.897ns {165 <= 0.531ns, 48 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 2 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
          Leaf  : target=0.885ns count=346 avg=0.712ns sd=0.110ns min=0.273ns max=0.924ns {26 <= 0.531ns, 120 <= 0.708ns, 124 <= 0.796ns, 44 <= 0.841ns, 27 <= 0.885ns} {5 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFX1: 585 
         Logics: pad_in: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
        Skew group summary eGRPC initial state:
          skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         7
            Processed:             7
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             7
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
            misc counts      : r=1, pp=0
            cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
            cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
            sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=3.978pF, leaf=4.420pF, total=8.398pF
            wire lengths     : top=0.000um, trunk=22862.080um, leaf=23345.875um, total=46207.955um
            hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=7, worst=[0.039ns, 0.031ns, 0.022ns, 0.012ns, 0.006ns, 0.002ns, 0.000ns]} avg=0.016ns sd=0.015ns sum=0.112ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.885ns count=241 avg=0.403ns sd=0.228ns min=0.000ns max=0.897ns {165 <= 0.531ns, 48 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 2 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
            Leaf  : target=0.885ns count=346 avg=0.712ns sd=0.110ns min=0.273ns max=0.924ns {26 <= 0.531ns, 120 <= 0.708ns, 124 <= 0.796ns, 44 <= 0.841ns, 27 <= 0.885ns} {5 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUFX1: 585 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
          Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 71 long paths. The largest offset applied was 0.089ns.
            
            
            Skew Group Offsets:
            
            --------------------------------------------------------------------------------------------
            Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
                              Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            --------------------------------------------------------------------------------------------
            clk/constraint    2083       71         3.409%      0.089ns       3.416ns         3.328ns
            --------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        1
              0.000        0.010       47
              0.010        0.020        0
              0.020        0.030        0
              0.030        0.040        7
              0.040        0.050        8
              0.050        0.060        0
              0.060        0.070        0
              0.070        0.080        0
              0.080      and above      8
            -------------------------------
            
            Mean=0.022ns Median=0.009ns Std.Dev=0.028ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 243, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 220, numSkippedDueToCloseToSkewTarget = 124
          CCOpt-eGRPC Downsizing: considered: 243, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 243, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
            misc counts      : r=1, pp=0
            cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
            cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
            sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=3.978pF, leaf=4.420pF, total=8.398pF
            wire lengths     : top=0.000um, trunk=22862.080um, leaf=23345.875um, total=46207.955um
            hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=7, worst=[0.039ns, 0.031ns, 0.022ns, 0.012ns, 0.006ns, 0.002ns, 0.000ns]} avg=0.016ns sd=0.015ns sum=0.112ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.885ns count=241 avg=0.403ns sd=0.228ns min=0.000ns max=0.897ns {165 <= 0.531ns, 48 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 2 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
            Leaf  : target=0.885ns count=346 avg=0.712ns sd=0.110ns min=0.273ns max=0.924ns {26 <= 0.531ns, 120 <= 0.708ns, 124 <= 0.796ns, 44 <= 0.841ns, 27 <= 0.885ns} {5 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUFX1: 585 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
          Legalizer API calls during this step: 243 succeeded with high effort: 243 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 587, tested: 587, violation detected: 8, violation ignored (due to small violation): 2, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
          -------------------------------------------------------------------------------------------------------------------
          top                0                    0           0            0                    0                  0
          trunk              1 [20.0%]            0           0            0                    0 (0.0%)           1 (100.0%)
          leaf               4 [80.0%]            0           0            0                    0 (0.0%)           4 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
            misc counts      : r=1, pp=0
            cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
            cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
            sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
            wire capacitance : top=0.000pF, trunk=3.978pF, leaf=4.420pF, total=8.398pF
            wire lengths     : top=0.000um, trunk=22862.080um, leaf=23345.875um, total=46207.955um
            hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=7, worst=[0.039ns, 0.031ns, 0.022ns, 0.012ns, 0.006ns, 0.002ns, 0.000ns]} avg=0.016ns sd=0.015ns sum=0.112ns
            Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.885ns count=241 avg=0.403ns sd=0.228ns min=0.000ns max=0.897ns {165 <= 0.531ns, 48 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 2 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
            Leaf  : target=0.885ns count=346 avg=0.712ns sd=0.110ns min=0.273ns max=0.924ns {26 <= 0.531ns, 120 <= 0.708ns, 124 <= 0.796ns, 44 <= 0.841ns, 27 <= 0.885ns} {5 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUFX1: 585 
           Logics: pad_in: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
          Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=4, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=3
        Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 3 instances, 6 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
          misc counts      : r=1, pp=0
          cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
          cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
          sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=3.978pF, leaf=4.420pF, total=8.398pF
          wire lengths     : top=0.000um, trunk=22862.080um, leaf=23345.875um, total=46207.955um
          hp wire lengths  : top=0.000um, trunk=22094.560um, leaf=19675.040um, total=41769.600um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=7, worst=[0.039ns, 0.031ns, 0.022ns, 0.012ns, 0.006ns, 0.002ns, 0.000ns]} avg=0.016ns sd=0.015ns sum=0.112ns
          Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.885ns count=241 avg=0.403ns sd=0.228ns min=0.000ns max=0.897ns {165 <= 0.531ns, 48 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 2 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
          Leaf  : target=0.885ns count=346 avg=0.712ns sd=0.110ns min=0.273ns max=0.924ns {26 <= 0.531ns, 120 <= 0.708ns, 124 <= 0.796ns, 44 <= 0.841ns, 27 <= 0.885ns} {5 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFX1: 585 
         Logics: pad_in: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
        Skew group summary before routing clock trees:
          skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:08:55 mem=3427.0M) ***
Total net bbox length = 2.946e+06 (1.347e+06 1.599e+06) (ext = 1.315e+04)
Move report: Detail placement moves 1142 insts, mean move: 1.65 um, max move: 10.08 um 
	Max move on inst (MAU_dut/B0/ram_reg[338]): (1451.52, 535.92) --> (1449.28, 528.08)
	Runtime: CPU: 0:00:05.2 REAL: 0:00:02.0 MEM: 3523.0MB
Summary Report:
Instances move: 1142 (out of 95160 movable)
Instances flipped: 0
Mean displacement: 1.65 um
Max displacement: 10.08 um (Instance: MAU_dut/B0/ram_reg[338]) (1451.52, 535.92) -> (1449.28, 528.08)
	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
Total net bbox length = 2.946e+06 (1.348e+06 1.599e+06) (ext = 1.315e+04)
Runtime: CPU: 0:00:05.3 REAL: 0:00:02.0 MEM: 3523.0MB
*** Finished refinePlace (0:09:00 mem=3523.0M) ***
  ClockRefiner summary
  All clock instances: Moved 61, flipped 4 and cell swapped 0 (out of a total of 2669).
  The largest move was 10.1 um for MAU_dut/B0/ram_reg[338].
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.6 real=0:00:01.6)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:08.6 real=0:00:03.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       587 (unrouted=0, trialRouted=0, noStatus=0, routed=587, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 97820 (unrouted=2182, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2156, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 587 nets for routing of which 586 have one or more fixed wires.
(ccopt eGR): Start to route 587 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 17 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 29486
[NR-eGR] #PG Blockages       : 17
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=96251  numIgnoredNets=95664
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 586 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 586 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 586 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.521720e+04um
[NR-eGR] Create a new net group with 19 nets and layer range [2, 5]
[NR-eGR] Layer group 2: route 19 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.728696e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3265.59 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 3265.59 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3265.59 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3265.59 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3265.59 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3265.59 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 290593
[NR-eGR] METAL2  (2V) length: 8.643453e+05um, number of vias: 373263
[NR-eGR] METAL3  (3H) length: 1.131892e+06um, number of vias: 65283
[NR-eGR] METAL4  (4V) length: 1.253547e+06um, number of vias: 27025
[NR-eGR] METAL5  (5H) length: 7.034163e+05um, number of vias: 0
[NR-eGR] Total length: 3.953201e+06um, number of vias: 756164
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.620112e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 3235
[NR-eGR] METAL2  (2V) length: 3.640950e+03um, number of vias: 4322
[NR-eGR] METAL3  (3H) length: 9.308600e+03um, number of vias: 2074
[NR-eGR] METAL4  (4V) length: 1.737501e+04um, number of vias: 1297
[NR-eGR] METAL5  (5H) length: 1.587656e+04um, number of vias: 0
[NR-eGR] Total length: 4.620112e+04um, number of vias: 10928
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.620112e+04um, number of vias: 10928
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.10 sec, Real: 0.62 sec, Curr Mem: 3196.59 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.2 real=0:00:00.7)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 587 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
#% Begin globalDetailRoute (date=12/01 21:12:23, mem=2041.2M)

globalDetailRoute

#Start globalDetailRoute on Thu Dec  1 21:12:23 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h0 of net h0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h1 of net h1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h2 of net h2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h3 of net h3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h4 of net h4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h5 of net h5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h6 of net h6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h7 of net h7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d0 of net d0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d1 of net d1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d2 of net d2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d3 of net d3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d4 of net d4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d5 of net d5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d6 of net d6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d7 of net d7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/bf of net bf because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/do0 of net do0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=98407)
#WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d2 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d3 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d4 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d5 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d6 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d7 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
#Wire/Via statistics before line assignment ...
#Total wire length = 46201 um.
#Total half perimeter of net bounding box = 42449 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 3641 um.
#Total wire length on LAYER METAL3 = 9309 um.
#Total wire length on LAYER METAL4 = 17375 um.
#Total wire length on LAYER METAL5 = 15877 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 10928
#Up-Via Summary (total 10928):
#           
#-----------------------
# METAL1           3235
# METAL2           4322
# METAL3           2074
# METAL4           1297
#-----------------------
#                 10928 
#
#Start routing data preparation on Thu Dec  1 21:12:24 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 98405 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2156.84 (MB), peak = 2692.21 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2160.17 (MB), peak = 2692.21 (MB)
#Data initialization: cpu:00:00:02, real:00:00:01, mem:2.1 GB, peak:2.6 GB --1.39 [16]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#Largest net has 2049 pins
#     2154 ( 0         pin),      2 ( 1         pin),  73271 ( 2         pin),
#    11290 ( 3         pin),   4000 ( 4         pin),   3717 ( 5         pin),
#      234 ( 6         pin),    206 ( 7         pin),    145 ( 8         pin),
#      254 ( 9         pin),   2941 (10-19      pin),     85 (20-29      pin),
#       18 (30-39      pin),      1 (40-49      pin),      1 (50-59      pin),
#       32 (60-69      pin),      1 (70-79      pin),     16 (100-199    pin),
#        1 (200-299    pin),     30 (500-599    pin),      1 (1400-1499  pin),
#        3 (1500-1599  pin),      4 (>=2000     pin).
#Total: 98407 nets, 586 fully global routed, 587 clocks,
#       587 nets have layer range, 587 nets have weight,
#       587 nets have avoid detour, 587 nets have priority.
#
#Nets in 1 layer range:
#   (METAL4, ------) :      587 ( 0.6%)
#
#Nets in 1 priority group:
#  clock:      587 ( 0.6%)
#
#587 nets selected.
#
#End build data: cpu:00:00:01, real:00:00:00, mem:2.2 GB, peak:2.6 GB --3.77 [16]--
#
#Net length summary:
#Layer    H-Len   V-Len         Total       #Up-Via
#--------------------------------------------------
#METAL1       0       0       0(  0%)    3235( 28%)
#METAL2       0    3491    3491(  8%)    4918( 43%)
#METAL3    9457       0    9457( 20%)    2074( 18%)
#METAL4       0   17375   17375( 38%)    1297( 11%)
#METAL5   15876       0   15876( 34%)       0(  0%)
#METAL6       0       0       0(  0%)       0(  0%)
#--------------------------------------------------
#         25334   20866   46201         11524      
#
#Net length and overlap summary:
#Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#----------------------------------------------------------------------------------------------
#METAL1       0       0       0(  0%)    3235( 31%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL2       0    3882    3882(  8%)    4233( 41%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL3   10509       0   10509( 22%)    1929( 19%)       0(  0%)      0(  0.0%)      3(  0.0%)
#METAL4       0   17292   17292( 37%)     916(  9%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL5   15101       0   15101( 32%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#METAL6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#----------------------------------------------------------------------------------------------
#         25610   21175   46786         10313             0            0              3        
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 9.77 (MB)
#Total memory = 2213.39 (MB)
#Peak memory = 2692.21 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:00, mem:2.2 GB, peak:2.6 GB --4.14 [16]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 4013
#  Total number of overlap segments     =   24 (  0.6%)
#  Total number of assigned segments    = 3989 ( 99.4%)
#  Total number of shifted segments     =   48 (  1.2%)
#  Average movement of shifted segments =    3.48 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total wire length = 45447 um.
#Total half perimeter of net bounding box = 42617 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 2547 um.
#Total wire length on LAYER METAL3 = 10506 um.
#Total wire length on LAYER METAL4 = 17292 um.
#Total wire length on LAYER METAL5 = 15102 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 10313
#Up-Via Summary (total 10313):
#           
#-----------------------
# METAL1           3235
# METAL2           4233
# METAL3           1929
# METAL4            916
#-----------------------
#                 10313 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 28.16 (MB)
#Total memory = 2172.89 (MB)
#Peak memory = 2692.21 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:22, elapsed time = 00:00:01, memory = 2191.85 (MB), peak = 2692.21 (MB)
#Complete Detail Routing.
#Total wire length = 48674 um.
#Total half perimeter of net bounding box = 42617 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 1854 um.
#Total wire length on LAYER METAL3 = 11703 um.
#Total wire length on LAYER METAL4 = 19800 um.
#Total wire length on LAYER METAL5 = 15318 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 10059
#Up-Via Summary (total 10059):
#           
#-----------------------
# METAL1           3235
# METAL2           3203
# METAL3           2666
# METAL4            955
#-----------------------
#                 10059 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:22
#Elapsed time = 00:00:02
#Increased memory = 15.06 (MB)
#Total memory = 2187.95 (MB)
#Peak memory = 2692.21 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:02
#Increased memory = 15.06 (MB)
#Total memory = 2187.95 (MB)
#Peak memory = 2692.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:05
#Increased memory = 87.70 (MB)
#Total memory = 2128.92 (MB)
#Peak memory = 2692.21 (MB)
#Number of warnings = 42
#Total number of warnings = 65
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec  1 21:12:28 2022
#
#% End globalDetailRoute (date=12/01 21:12:28, total cpu=0:00:28.1, real=0:00:05.0, peak res=2692.2M, current mem=2102.9M)
        NanoRoute done. (took cpu=0:00:28.1 real=0:00:04.9)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 586 net(s)
**WARN: (IMPCCOPT-5043):	Found a non-standard cell pad_in0 (pad_in). Its placement status will remain as PLACED.
Set FIXED placed status on 585 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3269.93 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 6833 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 29486
[NR-eGR] #PG Blockages       : 6833
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 586  Num Prerouted Wires = 14777
[NR-eGR] Read numTotalNets=96251  numIgnoredNets=586
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 95638 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 95638 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.14% V. EstWL: 3.730542e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)       533( 0.45%)        14( 0.01%)   ( 0.46%) 
[NR-eGR]  METAL3  (3)       234( 0.16%)         4( 0.00%)   ( 0.16%) 
[NR-eGR]  METAL4  (4)       291( 0.24%)         3( 0.00%)   ( 0.24%) 
[NR-eGR]  METAL5  (5)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total             1067( 0.21%)        21( 0.00%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.12% V
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.13% V
[NR-eGR] Started Export DB wires ( Curr Mem: 3411.20 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 3411.20 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.48 sec, Real: 0.09 sec, Curr Mem: 3411.20 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3411.20 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.13 sec, Real: 0.01 sec, Curr Mem: 3411.20 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.63 sec, Real: 0.13 sec, Curr Mem: 3411.20 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 290593
[NR-eGR] METAL2  (2V) length: 8.623200e+05um, number of vias: 372291
[NR-eGR] METAL3  (3H) length: 1.134640e+06um, number of vias: 65735
[NR-eGR] METAL4  (4V) length: 1.256561e+06um, number of vias: 26754
[NR-eGR] METAL5  (5H) length: 7.030456e+05um, number of vias: 0
[NR-eGR] Total length: 3.956566e+06um, number of vias: 755373
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.03 sec, Real: 1.41 sec, Curr Mem: 3337.20 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:05.1 real=0:00:01.5)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       587 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=586, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 97820 (unrouted=2182, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2156, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:34.5 real=0:00:07.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'MAU_mapped_pads' of instances=95611 and nets=98407 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU_mapped_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 3271.195M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.3 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
    misc counts      : r=1, pp=0
    cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
    cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
    sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=4.032pF, leaf=4.927pF, total=8.959pF
    wire lengths     : top=0.000um, trunk=23065.270um, leaf=25609.065um, total=48674.335um
    hp wire lengths  : top=0.000um, trunk=22094.560um, leaf=19696.880um, total=41791.440um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=32, worst=[0.134ns, 0.098ns, 0.097ns, 0.089ns, 0.050ns, 0.049ns, 0.043ns, 0.041ns, 0.040ns, 0.033ns, ...]} avg=0.032ns sd=0.031ns sum=1.039ns
    Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.885ns count=241 avg=0.408ns sd=0.231ns min=0.000ns max=0.902ns {160 <= 0.531ns, 54 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
    Leaf  : target=0.885ns count=346 avg=0.743ns sd=0.119ns min=0.283ns max=1.020ns {22 <= 0.531ns, 93 <= 0.708ns, 103 <= 0.796ns, 62 <= 0.841ns, 36 <= 0.885ns} {24 <= 0.929ns, 2 <= 0.973ns, 4 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFX1: 585 
   Logics: pad_in: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
  Skew group summary after routing clock trees:
    skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
  CCOpt::Phase::Routing done. (took cpu=0:00:35.5 real=0:00:08.0)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 587, tested: 587, violation detected: 33, violation ignored (due to small violation): 0, cannot run: 1, attempted: 32, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              2 [6.2%]             0           0            0                    0 (0.0%)           2 (100.0%)
      leaf              30 [93.8%]            0           0            0                    0 (0.0%)          30 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             32 [100.0%]           0           0            0                    0 (0.0%)          32 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 32, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
        misc counts      : r=1, pp=0
        cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
        cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
        sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=4.032pF, leaf=4.927pF, total=8.959pF
        wire lengths     : top=0.000um, trunk=23065.270um, leaf=25609.065um, total=48674.335um
        hp wire lengths  : top=0.000um, trunk=22094.560um, leaf=19696.880um, total=41791.440um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=32, worst=[0.134ns, 0.098ns, 0.097ns, 0.089ns, 0.050ns, 0.049ns, 0.043ns, 0.041ns, 0.040ns, 0.033ns, ...]} avg=0.032ns sd=0.031ns sum=1.039ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.885ns count=241 avg=0.408ns sd=0.231ns min=0.000ns max=0.902ns {160 <= 0.531ns, 54 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
        Leaf  : target=0.885ns count=346 avg=0.743ns sd=0.119ns min=0.283ns max=1.020ns {22 <= 0.531ns, 93 <= 0.708ns, 103 <= 0.796ns, 62 <= 0.841ns, 36 <= 0.885ns} {24 <= 0.929ns, 2 <= 0.973ns, 4 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUFX1: 585 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
      Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 587, tested: 587, violation detected: 33, violation ignored (due to small violation): 0, cannot run: 1, attempted: 32, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              2 [6.2%]             0           0            0                    0 (0.0%)           2 (100.0%)
      leaf              30 [93.8%]            0           0            0                    0 (0.0%)          30 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             32 [100.0%]           0           0            0                    0 (0.0%)          32 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 32, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
        misc counts      : r=1, pp=0
        cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
        cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
        sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=4.032pF, leaf=4.927pF, total=8.959pF
        wire lengths     : top=0.000um, trunk=23065.270um, leaf=25609.065um, total=48674.335um
        hp wire lengths  : top=0.000um, trunk=22094.560um, leaf=19696.880um, total=41791.440um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=32, worst=[0.134ns, 0.098ns, 0.097ns, 0.089ns, 0.050ns, 0.049ns, 0.043ns, 0.041ns, 0.040ns, 0.033ns, ...]} avg=0.032ns sd=0.031ns sum=1.039ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.885ns count=241 avg=0.408ns sd=0.231ns min=0.000ns max=0.902ns {160 <= 0.531ns, 54 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
        Leaf  : target=0.885ns count=346 avg=0.743ns sd=0.119ns min=0.283ns max=1.020ns {22 <= 0.531ns, 93 <= 0.708ns, 103 <= 0.796ns, 62 <= 0.841ns, 36 <= 0.885ns} {24 <= 0.929ns, 2 <= 0.973ns, 4 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUFX1: 585 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
      Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 37 buffers and inverters.
    success count. Default: 0, QS: 1, QD: 16, FS: 3, MQS: 1
    CCOpt-PostConditioning: nets considered: 587, nets tested: 587, nets violation detected: 33, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 33, nets unsuccessful: 12, buffered: 21
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
      misc counts      : r=1, pp=0
      cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
      cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=4.099pF, leaf=4.934pF, total=9.033pF
      wire lengths     : top=0.000um, trunk=23233.955um, leaf=25440.380um, total=48674.335um
      hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19770.800um, total=42142.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=12, worst=[0.098ns, 0.097ns, 0.050ns, 0.040ns, 0.033ns, 0.030ns, 0.019ns, 0.017ns, 0.015ns, 0.013ns, ...]} avg=0.035ns sd=0.032ns sum=0.421ns
      Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.885ns count=260 avg=0.389ns sd=0.231ns min=0.000ns max=0.902ns {179 <= 0.531ns, 55 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Leaf  : target=0.885ns count=364 avg=0.708ns sd=0.158ns min=0.122ns max=0.983ns {41 <= 0.531ns, 99 <= 0.708ns, 106 <= 0.796ns, 69 <= 0.841ns, 38 <= 0.885ns} {8 <= 0.929ns, 1 <= 0.973ns, 2 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUFX1: 622 
     Logics: pad_in: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=2.736, max=3.446, avg=3.246, sd=0.081], skew [0.711 vs 0.221*], 87.8% {3.138, 3.359} (wid=0.120 ws=0.037) (gid=3.336 gs=0.714)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint: insertion delay [min=2.736, max=3.446, avg=3.246, sd=0.081], skew [0.711 vs 0.221*], 87.8% {3.138, 3.359} (wid=0.120 ws=0.037) (gid=3.336 gs=0.714)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk             17 [89.5%]            0           0            0                    0 (0.0%)          17 (100.0%)
      leaf               2 [10.5%]            0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             19 [100.0%]           0           0            0                    0 (0.0%)          19 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 19, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
        misc counts      : r=1, pp=0
        cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
        cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
        sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
        wire capacitance : top=0.000pF, trunk=4.099pF, leaf=4.934pF, total=9.033pF
        wire lengths     : top=0.000um, trunk=23233.955um, leaf=25440.380um, total=48674.335um
        hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19770.800um, total=42142.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=12, worst=[0.098ns, 0.097ns, 0.050ns, 0.040ns, 0.033ns, 0.030ns, 0.019ns, 0.017ns, 0.015ns, 0.013ns, ...]} avg=0.035ns sd=0.032ns sum=0.421ns
        Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.885ns count=260 avg=0.389ns sd=0.231ns min=0.000ns max=0.902ns {179 <= 0.531ns, 55 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
        Leaf  : target=0.885ns count=364 avg=0.708ns sd=0.158ns min=0.122ns max=0.983ns {41 <= 0.531ns, 99 <= 0.708ns, 106 <= 0.796ns, 69 <= 0.841ns, 38 <= 0.885ns} {8 <= 0.929ns, 1 <= 0.973ns, 2 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUFX1: 622 
       Logics: pad_in: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=2.736, max=3.446, avg=3.246, sd=0.081], skew [0.711 vs 0.221*], 87.8% {3.138, 3.359} (wid=0.120 ws=0.037) (gid=3.336 gs=0.714)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/constraint: insertion delay [min=2.736, max=3.446, avg=3.246, sd=0.081], skew [0.711 vs 0.221*], 87.8% {3.138, 3.359} (wid=0.120 ws=0.037) (gid=3.336 gs=0.714)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:09:37 mem=3501.5M) ***
Total net bbox length = 2.947e+06 (1.348e+06 1.599e+06) (ext = 1.315e+04)
Move report: Detail placement moves 87 insts, mean move: 1.69 um, max move: 5.04 um 
	Max move on inst (MAU_dut/B1/U8924): (369.60, 598.64) --> (370.72, 602.56)
	Runtime: CPU: 0:00:05.3 REAL: 0:00:02.0 MEM: 3579.9MB
Summary Report:
Instances move: 87 (out of 95197 movable)
Instances flipped: 0
Mean displacement: 1.69 um
Max displacement: 5.04 um (Instance: MAU_dut/B1/U8924) (369.6, 598.64) -> (370.72, 602.56)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.947e+06 (1.348e+06 1.599e+06) (ext = 1.315e+04)
Runtime: CPU: 0:00:05.4 REAL: 0:00:02.0 MEM: 3579.9MB
*** Finished refinePlace (0:09:42 mem=3579.9M) ***
    ClockRefiner summary
    All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 2706).
    The largest move was 1.68 um for MAU_dut/B1/ram_reg[274].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.7 real=0:00:01.6)
    Set dirty flag on 124 instances, 75 nets
  PostConditioning done.
Net route status summary:
  Clock:       624 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=623, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 97803 (unrouted=2165, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2139, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.3 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
    misc counts      : r=1, pp=0
    cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
    cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
    sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=4.101pF, leaf=4.936pF, total=9.037pF
    wire lengths     : top=0.000um, trunk=23422.360um, leaf=25639.310um, total=49061.670um
    hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19769.120um, total=42140.320um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=12, worst=[0.098ns, 0.097ns, 0.050ns, 0.040ns, 0.033ns, 0.030ns, 0.019ns, 0.017ns, 0.015ns, 0.014ns, ...]} avg=0.035ns sd=0.032ns sum=0.422ns
    Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.885ns count=260 avg=0.389ns sd=0.230ns min=0.000ns max=0.902ns {179 <= 0.531ns, 55 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
    Leaf  : target=0.885ns count=364 avg=0.708ns sd=0.158ns min=0.123ns max=0.983ns {41 <= 0.531ns, 99 <= 0.708ns, 106 <= 0.796ns, 69 <= 0.841ns, 38 <= 0.885ns} {8 <= 0.929ns, 1 <= 0.973ns, 2 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUFX1: 622 
   Logics: pad_in: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/constraint: insertion delay [min=2.741, max=3.449, avg=3.247, sd=0.081], skew [0.707 vs 0.221*], 87.7% {3.140, 3.361} (wid=0.120 ws=0.037) (gid=3.338 gs=0.711)
  Skew group summary after post-conditioning:
    skew_group clk/constraint: insertion delay [min=2.741, max=3.449, avg=3.247, sd=0.081], skew [0.707 vs 0.221*], 87.7% {3.140, 3.361} (wid=0.120 ws=0.037) (gid=3.338 gs=0.711)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:07.0 real=0:00:02.4)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------------
  Cell type                     Count    Area         Capacitance
  ---------------------------------------------------------------
  Buffers                        622      6827.072       0.717
  Inverters                        0         0.000       0.000
  Integrated Clock Gates           0         0.000       0.000
  Non-Integrated Clock Gates       0         0.000       0.000
  Clock Logic                      1     20988.000       1.019
  All                            623     27815.072       1.737
  ---------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     23422.360
  Leaf      25639.310
  Total     49061.670
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk      22371.200
  Leaf       19769.120
  Total      42140.320
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    1.733    4.101     5.834
  Leaf     6.753    4.936    11.690
  Total    8.486    9.037    17.524
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2083     6.750     0.003       0.000      0.003    0.003
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        12       0.035       0.032      0.422    [0.098, 0.097, 0.050, 0.040, 0.033, 0.030, 0.019, 0.017, 0.015, 0.014, ...]
  Capacitance             pF         1       1.020       0.000      1.020    [1.020]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                    Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.885      260      0.389       0.230      0.000    0.902    {179 <= 0.531ns, 55 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns}      {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
  Leaf        0.885      364      0.708       0.158      0.123    0.983    {41 <= 0.531ns, 99 <= 0.708ns, 106 <= 0.796ns, 69 <= 0.841ns, 38 <= 0.885ns}    {8 <= 0.929ns, 1 <= 0.973ns, 2 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  BUFX1     buffer     622      6827.072
  pad_in    logic        1     20988.000
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    2.741     3.449     0.707    0.221*           0.037           0.001           3.247        0.081     87.7% {3.140, 3.361}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    2.741     3.449     0.707    0.221*           0.037           0.001           3.247        0.081     87.7% {3.140, 3.361}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ----------------------------------------------------------------------------------
  Half-corner      Skew Group        Min/Max    Delay    Pin
  ----------------------------------------------------------------------------------
  wc:setup.late    clk/constraint    Min        2.741    MAU_dut/B2/ram_reg[265]/CLK
  wc:setup.late    clk/constraint    Max        3.449    MAU_dut/B1/ram_reg[331]/CLK
  ----------------------------------------------------------------------------------
  
  
  Found a total of 101 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  ------------------------------------------------------------------------------------------------------
  wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B2/ram_reg[204]/CLK
  wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B2/ram_reg[205]/CLK
  wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B2/ram_reg[77]/CLK
  wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B2/ram_reg[78]/CLK
  wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B3/ram_reg[204]/CLK
  wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B3/ram_reg[76]/CLK
  wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B3/ram_reg[205]/CLK
  wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B3/ram_reg[77]/CLK
  wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B3/ram_reg[78]/CLK
  wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/CTS_ccl_a_buf_01378/Z
  ------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=6160.81)
Total number of fetched objects 96290
Total number of fetched objects 96290
End delay calculation. (MEM=6862.92 CPU=0:00:01.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=6862.92 CPU=0:00:06.0 REAL=0:00:01.0)
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 3.24656
	 Executing: set_clock_latency -source -early -max -rise -3.24656 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 3.24656
	 Executing: set_clock_latency -source -late -max -rise -3.24656 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 2.9018
	 Executing: set_clock_latency -source -early -max -fall -2.9018 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 2.9018
	 Executing: set_clock_latency -source -late -max -fall -2.9018 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 1.41923
	 Executing: set_clock_latency -source -early -min -rise -1.41923 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 1.41923
	 Executing: set_clock_latency -source -late -min -rise -1.41923 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 1.41953
	 Executing: set_clock_latency -source -early -min -fall -1.41953 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 1.41953
	 Executing: set_clock_latency -source -late -min -fall -1.41953 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:12.2 real=0:00:02.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
  misc counts      : r=1, pp=0
  cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
  cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
  sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
  wire capacitance : top=0.000pF, trunk=4.101pF, leaf=4.936pF, total=9.037pF
  wire lengths     : top=0.000um, trunk=23422.360um, leaf=25639.310um, total=49061.670um
  hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19769.120um, total=42140.320um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=12, worst=[0.098ns, 0.097ns, 0.050ns, 0.040ns, 0.033ns, 0.030ns, 0.019ns, 0.017ns, 0.015ns, 0.014ns, ...]} avg=0.035ns sd=0.032ns sum=0.422ns
  Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.885ns count=260 avg=0.389ns sd=0.230ns min=0.000ns max=0.902ns {179 <= 0.531ns, 55 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
  Leaf  : target=0.885ns count=364 avg=0.708ns sd=0.158ns min=0.123ns max=0.983ns {41 <= 0.531ns, 99 <= 0.708ns, 106 <= 0.796ns, 69 <= 0.841ns, 38 <= 0.885ns} {8 <= 0.929ns, 1 <= 0.973ns, 2 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUFX1: 622 
 Logics: pad_in: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/constraint: insertion delay [min=2.741, max=3.449, avg=3.247, sd=0.081], skew [0.707 vs 0.221*], 87.7% {3.140, 3.361} (wid=0.120 ws=0.037) (gid=3.338 gs=0.711)
Skew group summary after update timingGraph:
  skew_group clk/constraint: insertion delay [min=2.741, max=3.449, avg=3.247, sd=0.081], skew [0.707 vs 0.221*], 87.7% {3.140, 3.361} (wid=0.120 ws=0.037) (gid=3.338 gs=0.711)
Logging CTS constraint violations...
  Clock tree clk has 1 max_capacitance violation and 12 slew violations.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (278.200,1790.000), in power domain auto-default. Achieved capacitance of 1.020pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below cell MAU_dut/CTS_ccl_a_buf_01378 (a lib_cell BUFX1) at (1343.440,1433.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01378/Z with a slew time target of 0.885ns. Achieved a slew time of 0.983ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below cell MAU_dut/CTS_csf_buf_03189 (a lib_cell BUFX1) at (597.520,1433.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_csf_buf_03189/Z with a slew time target of 0.885ns. Achieved a slew time of 0.982ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell MAU_dut/CTS_ccl_a_buf_01794 (a lib_cell BUFX1) at (1187.200,904.400), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01794/Z with a slew time target of 0.885ns. Achieved a slew time of 0.935ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell MAU_dut/B1/CTS_ccl_a_buf_01576 (a lib_cell BUFX1) at (600.880,1312.080), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/B1/CTS_ccl_a_buf_01576/Z with a slew time target of 0.885ns. Achieved a slew time of 0.925ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell MAU_dut/CTS_ccl_a_buf_01402 (a lib_cell BUFX1) at (1489.600,845.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01402/Z with a slew time target of 0.885ns. Achieved a slew time of 0.917ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell MAU_dut/CTS_ccl_a_buf_01754 (a lib_cell BUFX1) at (1507.520,375.200), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01754/Z with a slew time target of 0.885ns. Achieved a slew time of 0.915ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell MAU_dut/CTS_ccl_a_buf_01546 (a lib_cell BUFX1) at (1486.800,1029.840), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01546/Z with a slew time target of 0.885ns. Achieved a slew time of 0.904ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 5 slew violations below cell MAU_dut/CTS_ccl_a_buf_02822 (a lib_cell BUFX1) at (823.200,453.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_02822/Z with a slew time target of 0.885ns. Achieved a slew time of 0.902ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell MAU_dut/CTS_ccl_a_buf_01664 (a lib_cell BUFX1) at (414.960,1014.160), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01664/Z with a slew time target of 0.885ns. Achieved a slew time of 0.900ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell MAU_dut/B1/CTS_cpc_drv_buf_03379 (a lib_cell BUFX1) at (514.080,1316.000), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/B1/CTS_cpc_drv_buf_03379/Z with a slew time target of 0.885ns. Achieved a slew time of 0.899ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell MAU_dut/B0/CTS_ccl_a_buf_01424 (a lib_cell BUFX1) at (693.840,1453.200), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/B0/CTS_ccl_a_buf_01424/Z with a slew time target of 0.885ns. Achieved a slew time of 0.892ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell MAU_dut/CTS_ccl_a_buf_01280 (a lib_cell BUFX1) at (1274.000,524.160), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01280/Z with a slew time target of 0.885ns. Achieved a slew time of 0.887ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.221ns for skew group clk/constraint in half corner wc:setup.late. Achieved skew of 0.707ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:12.4 real=0:00:02.3)
Runtime done. (took cpu=0:01:55 real=0:00:37.6)
Runtime Summary
===============
Clock Runtime:  (47%) Core CTS          17.96 (Init 2.00, Construction 5.49, Implementation 6.93, eGRPC 1.57, PostConditioning 0.79, Other 1.17)
Clock Runtime:  (34%) CTS services      12.82 (RefinePlace 5.14, EarlyGlobalClock 0.97, NanoRoute 4.90, ExtractRC 1.81, TimingAnalysis 0.00)
Clock Runtime:  (18%) Other CTS          6.83 (Init 1.73, CongRepair/EGR-DP 2.91, TimingUpdate 2.19, Other 0.00)
Clock Runtime: (100%) Total             37.61

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. To...
WARNING   IMPCCOPT-2171       11  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169       11  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1007       12  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 59 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:01:55.5/0:00:37.7 (3.1), totSession cpu/real = 0:09:55.7/0:06:08.4 (1.6), mem = 3471.7M
<CMD> saveDesign DBS/project-cts.enc
#% Begin save design ... (date=12/01 21:12:35, mem=2053.3M)
% Begin Save ccopt configuration ... (date=12/01 21:12:35, mem=2053.3M)
% End Save ccopt configuration ... (date=12/01 21:12:36, total cpu=0:00:00.1, real=0:00:01.0, peak res=2053.3M, current mem=2050.3M)
% Begin Save netlist data ... (date=12/01 21:12:36, mem=2050.3M)
Writing Binary DB to DBS/project-cts.enc.dat.tmp/vbin/MAU_mapped_pads.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/01 21:12:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=2052.2M, current mem=2052.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=12/01 21:12:36, mem=2052.6M)
Saving AAE Data ...
Saving congestion map file DBS/project-cts.enc.dat.tmp/MAU_mapped_pads.route.congmap.gz ...
% End Save AAE data ... (date=12/01 21:12:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2052.6M, current mem=2052.6M)
Saving preference file DBS/project-cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/project-cts.enc.dat.tmp/MAU_mapped_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 21:12:36 2022)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving property file DBS/project-cts.enc.dat.tmp/MAU_mapped_pads.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3389.2M) ***
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3389.2M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=3373.2M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file DBS/project-cts.enc.dat.tmp/MAU_mapped_pads.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=12/01 21:12:37, mem=2053.3M)
% End Save power constraints data ... (date=12/01 21:12:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=2053.3M, current mem=2053.3M)
wc bc
Generated self-contained design project-cts.enc.dat.tmp
#% End save design ... (date=12/01 21:12:39, total cpu=0:00:01.6, real=0:00:04.0, peak res=2053.3M, current mem=2052.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -postCTS
*** timeDesign #1 [begin] : totSession cpu/real = 0:09:58.7/0:06:27.7 (1.5), mem = 3206.2M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3147.2M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=3259.75 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=3273.42)
Total number of fetched objects 96290
End delay calculation. (MEM=4268.77 CPU=0:00:10.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4268.77 CPU=0:00:13.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:01.0 totSessionCpu=0:10:17 mem=3471.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -67.980 | -67.980 | -23.325 |
|           TNS (ns):|-1.28e+05|-1.28e+05|-42029.2 |
|    Violating Paths:|  2048   |  2048   |  2048   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    225 (225)     |   -8.025   |    225 (225)     |
|   max_tran     |  21383 (82291)   |  -53.647   |  21391 (82465)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.192%
Routing Overflow: 0.02% H and 0.13% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 21.58 sec
Total Real time: 5.0 sec
Total Memory Usage: 3502.722656 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:21.5/0:00:05.1 (4.2), totSession cpu/real = 0:10:20.2/0:06:32.8 (1.6), mem = 3502.7M
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2242.8M, totSessionCpu=0:10:21 **
**INFO: User settings:
setDesignMode -bottomRoutingLayer         2
setDesignMode -process                    180
setDesignMode -topRoutingLayer            5
setExtractRCMode -coupling_c_th           3
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           0.03
setExtractRCMode -total_c_th              5
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            false
setDelayCalMode -socv_accuracy_mode       low
setOptMode -preserveAllSequential         false
setPlaceMode -place_global_cong_effort    auto
setPlaceMode -place_global_place_io_pins  true
setPlaceMode -timingDriven                true
setAnalysisMode -analysisType             bcwc
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               true
setAnalysisMode -clockPropagation         sdcControl
setAnalysisMode -skew                     true
setAnalysisMode -virtualIPO               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:10:22.5/0:06:48.4 (1.5), mem = 3504.7M
*** InitOpt #1 [begin] : totSession cpu/real = 0:10:22.5/0:06:48.4 (1.5), mem = 3504.7M
**optDesign ... cpu = 0:00:06, real = 0:00:01, mem = 2275.6M, totSessionCpu=0:10:27 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3514.2M)

Footprint cell information for calculating maxBufDist
*info: There are 1 candidate Buffer cell
*info: There are 6 candidate Inverter cell

Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -67.980 | -67.980 | -23.325 |
|           TNS (ns):|-1.28e+05|-1.28e+05|-42029.2 |
|    Violating Paths:|  2048   |  2048   |  2048   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    225 (225)     |   -8.025   |    225 (225)     |
|   max_tran     |  21391 (82358)   |  -53.647   |  21391 (82465)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.192%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:05, mem = 2325.8M, totSessionCpu=0:10:32 **
*** InitOpt #1 [finish] : cpu/real = 0:00:09.4/0:00:04.2 (2.3), totSession cpu/real = 0:10:31.9/0:06:52.5 (1.5), mem = 3561.8M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
*** Starting optimizing excluded clock nets MEM= 3563.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3563.3M) ***
*** Starting optimizing excluded clock nets MEM= 3563.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3563.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:10:33.7/0:06:53.2 (1.5), mem = 3563.3M
Info: 27 io nets excluded
Info: 623 nets with fixed/cover wires excluded.
Info: 624 clock nets excluded from IPO operation.
+---------+---------+--------+-----------+------------+--------+
| Density | Commits |  WNS   |    TNS    |    Real    |  Mem   |
+---------+---------+--------+-----------+------------+--------+
|   70.19%|        -| -67.980|-128382.961|   0:00:00.0| 3971.6M|
|   71.32%|     1385| -16.432| -23701.712|   0:00:02.0| 4767.2M|
+---------+---------+--------+-----------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:12.4 real=0:00:02.0 mem=4767.2M) ***
*** DrvOpt #1 [finish] : cpu/real = 0:00:17.5/0:00:04.5 (3.8), totSession cpu/real = 0:10:51.2/0:06:57.8 (1.6), mem = 3626.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:10:52.0/0:06:58.2 (1.6), mem = 3626.8M
Info: 27 io nets excluded
Info: 623 nets with fixed/cover wires excluded.
Info: 624 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  7346| 45205|   -23.18|   232|   232|    -1.95|     0|     0|     0|     0|   -16.43|-23701.71|       0|       0|       0| 71.32%|          |         |
|    29|   338|    -0.71|     4|     4|    -0.14|     0|     0|     0|     0|    -6.25| -5674.97|    2182|    4242|      58| 74.53%| 0:00:06.0|  5453.3M|
|     3|    32|    -0.63|     2|     2|    -0.05|     0|     0|     0|     0|    -6.25| -5672.53|      30|       4|       3| 74.55%| 0:00:00.0|  5453.3M|
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -6.25| -5671.91|       3|      13|       1| 74.56%| 0:00:00.0|  5453.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:59.8 real=0:00:07.0 mem=5453.3M) ***

*** Starting refinePlace (0:11:57 mem=5045.3M) ***
Total net bbox length = 3.746e+06 (1.747e+06 2.000e+06) (ext = 5.651e+03)
Move report: Detail placement moves 20886 insts, mean move: 1.33 um, max move: 19.60 um 
	Max move on inst (MAU_dut/B0/U14478): (834.40, 912.24) --> (826.56, 924.00)
	Runtime: CPU: 0:00:05.8 REAL: 0:00:01.0 MEM: 5332.1MB
Summary Report:
Instances move: 20886 (out of 102434 movable)
Instances flipped: 2
Mean displacement: 1.33 um
Max displacement: 19.60 um (Instance: MAU_dut/B0/U14478) (834.4, 912.24) -> (826.56, 924)
	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
Total net bbox length = 3.759e+06 (1.756e+06 2.002e+06) (ext = 5.653e+03)
Runtime: CPU: 0:00:05.9 REAL: 0:00:02.0 MEM: 5332.1MB
*** Finished refinePlace (0:12:03 mem=5332.1M) ***
*** maximum move = 19.60 um ***
*** Finished re-routing un-routed nets (5014.1M) ***

*** Finish Physical Update (cpu=0:00:07.7 real=0:00:03.0 mem=5014.1M) ***
*** DrvOpt #2 [finish] : cpu/real = 0:01:12.6/0:00:12.0 (6.0), totSession cpu/real = 0:12:04.6/0:07:10.2 (1.7), mem = 3875.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:43, real = 0:00:22, mem = 2456.0M, totSessionCpu=0:12:05 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 27 io nets excluded
Info: 623 nets with fixed/cover wires excluded.
Info: 624 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:12:04.7/0:07:10.4 (1.7), mem = 3875.8M
*info: 27 io nets excluded
*info: 624 clock nets excluded
*info: 651 no-driver nets excluded.
*info: 623 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -6.251  TNS Slack -5671.912 
+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -6.251|-5671.912|   74.56%|   0:00:00.0| 4282.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[141]/D             |
|  -5.421|-1157.392|   74.77%|   0:00:05.0| 5106.4M|        wc|  default| MAU_dut/B2/ram_reg[117]/D             |
|  -3.779| -725.174|   74.97%|   0:00:01.0| 5106.4M|        wc|  default| MAU_dut/B2/ram_reg[413]/D             |
|  -3.779| -725.174|   74.97%|   0:00:01.0| 5106.4M|        wc|  default| MAU_dut/B2/ram_reg[413]/D             |
|  -2.750| -448.841|   75.06%|   0:00:00.0| 5106.4M|        wc|  default| MAU_dut/B2/ram_reg[413]/D             |
|  -1.341| -213.930|   75.16%|   0:00:02.0| 5182.7M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
|  -1.256| -187.223|   75.21%|   0:00:00.0| 5182.7M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
|  -1.256| -187.223|   75.21%|   0:00:00.0| 5182.7M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
|  -1.165| -163.111|   75.24%|   0:00:00.0| 5182.7M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
|  -0.782| -113.829|   75.25%|   0:00:01.0| 5239.9M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
|  -0.664|  -96.991|   75.29%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[215]/D             |
|  -0.664|  -96.991|   75.29%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[215]/D             |
|  -0.661|  -81.057|   75.30%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[199]/D             |
|  -0.620|  -79.437|   75.34%|   0:00:01.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[95]/D              |
|  -0.564|  -73.555|   75.36%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[95]/D              |
|  -0.564|  -73.555|   75.36%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[95]/D              |
|  -0.552|  -66.028|   75.36%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[95]/D              |
|  -0.533|  -61.521|   75.39%|   0:00:01.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
|  -0.533|  -57.746|   75.40%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
|  -0.533|  -57.746|   75.40%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
|  -0.533|  -54.934|   75.41%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
|  -0.533|  -55.544|   75.42%|   0:00:01.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
|  -0.533|  -54.461|   75.42%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
|  -0.533|  -54.461|   75.42%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
|  -0.533|  -53.215|   75.43%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
|  -0.506|  -52.664|   75.45%|   0:00:01.0| 5392.5M|        wc|  default| MAU_dut/B1/ram_reg[199]/D             |
|  -0.493|  -47.968|   75.46%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
|  -0.493|  -47.968|   75.46%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
|  -0.478|  -50.519|   75.47%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B1/ram_reg[199]/D             |
+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:01:38 real=0:00:14.0 mem=5392.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:01:38 real=0:00:14.0 mem=5392.5M) ***
** GigaOpt Global Opt End WNS Slack -0.478  TNS Slack -50.519 
*** GlobalOpt #1 [finish] : cpu/real = 0:01:42.7/0:00:16.7 (6.2), totSession cpu/real = 0:13:47.4/0:07:27.1 (1.9), mem = 3935.2M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.478
*** Check timing (0:00:00.1)
Info: 27 io nets excluded
Info: 623 nets with fixed/cover wires excluded.
Info: 624 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:13:48.4/0:07:27.7 (1.9), mem = 4343.0M
Usable buffer cells for single buffer setup transform:
BUFX1 
Number of usable buffer cells above: 1
Reclaim Optimization WNS Slack -0.478  TNS Slack -50.519 Density 75.47
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.47%|        -|  -0.478| -50.519|   0:00:00.0| 4345.0M|
|   75.47%|        0|  -0.478| -50.519|   0:00:01.0| 4650.3M|
|   75.47%|        0|  -0.478| -50.519|   0:00:00.0| 4650.3M|
|   75.03%|      735|  -0.481| -50.533|   0:00:02.0| 5027.9M|
|   74.46%|     1949|  -0.480| -51.910|   0:00:04.0| 5027.9M|
|   74.45%|       48|  -0.480| -52.014|   0:00:01.0| 5027.9M|
|   74.45%|        0|  -0.480| -52.014|   0:00:00.0| 5027.9M|
|   74.45%|        0|  -0.480| -52.014|   0:00:00.0| 5027.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.480  TNS Slack -52.014 Density 74.45
End: Core Area Reclaim Optimization (cpu = 0:00:57.0) (real = 0:00:08.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:57.0/0:00:08.3 (6.8), totSession cpu/real = 0:14:45.4/0:07:36.0 (1.9), mem = 5027.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:57, real=0:00:08, mem=3940.06M, totSessionCpu=0:14:46).
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:14:46.4/0:07:36.6 (1.9), mem = 3940.1M
Info: 27 io nets excluded
Info: 623 nets with fixed/cover wires excluded.
Info: 624 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|    14|    -0.00|     3|     3|    -0.13|     0|     0|     0|     0|    -0.48|   -52.01|       0|       0|       0| 74.45%|          |         |
|     0|     0|     0.00|     3|     3|    -0.05|     0|     0|     0|     0|    -0.48|   -52.01|       5|       0|       0| 74.46%| 0:00:00.0|  5030.9M|
|     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|    -0.48|   -52.01|       1|       0|       0| 74.46%| 0:00:00.0|  5030.9M|
|     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|    -0.48|   -52.01|       0|       0|       0| 74.46%| 0:00:00.0|  5030.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:00.0 mem=5030.9M) ***

*** Starting refinePlace (0:14:54 mem=5254.9M) ***
Total net bbox length = 3.769e+06 (1.756e+06 2.012e+06) (ext = 5.599e+03)
Move report: Detail placement moves 13288 insts, mean move: 1.44 um, max move: 15.68 um 
	Max move on inst (MAU_dut/B0/ram_reg[210]): (1450.96, 1449.28) --> (1462.72, 1445.36)
	Runtime: CPU: 0:00:05.8 REAL: 0:00:01.0 MEM: 5335.6MB
Summary Report:
Instances move: 13288 (out of 102650 movable)
Instances flipped: 4
Mean displacement: 1.44 um
Max displacement: 15.68 um (Instance: MAU_dut/B0/ram_reg[210]) (1450.96, 1449.28) -> (1462.72, 1445.36)
	Length: 25 sites, height: 1 rows, site name: core7T, cell type: DFFQQBX1
Total net bbox length = 3.778e+06 (1.763e+06 2.015e+06) (ext = 5.588e+03)
Runtime: CPU: 0:00:05.9 REAL: 0:00:01.0 MEM: 5335.6MB
*** Finished refinePlace (0:15:00 mem=5335.6M) ***
*** maximum move = 15.68 um ***
*** Finished re-routing un-routed nets (5030.6M) ***

*** Finish Physical Update (cpu=0:00:07.7 real=0:00:03.0 mem=5030.6M) ***
*** DrvOpt #3 [finish] : cpu/real = 0:00:15.3/0:00:05.7 (2.7), totSession cpu/real = 0:15:01.8/0:07:42.3 (2.0), mem = 3935.2M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.26min real=0.08min mem=3935.2M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.480  | -0.221  | -0.480  |
|           TNS (ns):| -52.004 | -0.602  | -52.004 |
|    Violating Paths:|   242   |    3    |   242   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.458%
Routing Overflow: 0.02% H and 0.13% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:42, real = 0:00:55, mem = 2476.3M, totSessionCpu=0:15:04 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Optimization in WNS mode
Info: 27 io nets excluded
Info: 623 nets with fixed/cover wires excluded.
Info: 624 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:15:04.1/0:07:43.3 (2.0), mem = 3935.2M
*info: 27 io nets excluded
*info: 624 clock nets excluded
*info: 695 no-driver nets excluded.
*info: 623 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.480 TNS Slack -52.014 Density 74.46
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.480|-52.014|
|reg2reg   |-0.221| -0.602|
|HEPG      |-0.221| -0.602|
|All Paths |-0.480|-52.014|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -0.221|   -0.480|  -0.602|  -52.014|   74.46%|   0:00:00.0| 4343.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[455]/D             |
|   0.002|   -0.480|   0.000|  -51.233|   74.46%|   0:00:00.0| 5015.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[66]/D              |
|   0.022|   -0.480|   0.000|  -51.324|   74.46%|   0:00:00.0| 5050.3M|        wc|  reg2reg| MAU_dut/B3/ram_reg[455]/D             |
|   0.053|   -0.480|   0.000|  -51.039|   74.46%|   0:00:00.0| 5053.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[377]/D             |
|   0.053|   -0.480|   0.000|  -51.039|   74.46%|   0:00:00.0| 5053.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[377]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:00.0 mem=5053.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -0.480|   -0.480| -51.039|  -51.039|   74.46%|   0:00:00.0| 5053.4M|        wc|  default| MAU_dut/B1/ram_reg[199]/D             |
|  -0.450|   -0.450| -50.164|  -50.164|   74.46%|   0:00:01.0| 5228.2M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
|  -0.426|   -0.426| -49.499|  -49.499|   74.47%|   0:00:00.0| 5228.2M|        wc|  default| MAU_dut/B1/ram_reg[47]/D              |
|  -0.405|   -0.405| -44.137|  -44.137|   74.47%|   0:00:00.0| 5228.2M|        wc|  default| MAU_dut/B3/ram_reg[135]/D             |
|  -0.379|   -0.379| -43.374|  -43.374|   74.48%|   0:00:00.0| 5266.3M|        wc|  default| MAU_dut/B1/ram_reg[47]/D              |
|  -0.354|   -0.354| -39.417|  -39.417|   74.48%|   0:00:00.0| 5266.3M|        wc|  default| MAU_dut/B2/ram_reg[135]/D             |
|  -0.333|   -0.333| -38.703|  -38.703|   74.50%|   0:00:00.0| 5266.3M|        wc|  default| MAU_dut/B2/ram_reg[111]/D             |
|  -0.311|   -0.311| -35.521|  -35.521|   74.51%|   0:00:00.0| 5358.7M|        wc|  default| MAU_dut/B3/ram_reg[455]/D             |
|  -0.296|   -0.296| -34.855|  -34.855|   74.51%|   0:00:00.0| 5358.7M|        wc|  default| MAU_dut/B1/ram_reg[463]/D             |
|  -0.275|   -0.275| -31.722|  -31.722|   74.52%|   0:00:01.0| 5358.7M|        wc|  default| MAU_dut/B1/ram_reg[207]/D             |
|  -0.273|   -0.273| -27.787|  -27.787|   74.52%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B2/ram_reg[447]/D             |
|  -0.252|   -0.252| -26.253|  -26.253|   74.53%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[119]/D             |
|  -0.231|   -0.231| -24.919|  -24.919|   74.54%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[367]/D             |
|  -0.225|   -0.225| -24.772|  -24.772|   74.55%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[431]/D             |
|  -0.204|   -0.204| -24.574|  -24.574|   74.56%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[327]/D             |
|  -0.202|   -0.202| -21.703|  -21.703|   74.57%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[455]/D             |
|  -0.181|   -0.181| -21.447|  -21.447|   74.58%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B2/ram_reg[303]/D             |
|  -0.162|   -0.162| -18.438|  -18.438|   74.61%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[503]/D             |
|  -0.145|   -0.145| -15.500|  -15.500|   74.65%|   0:00:01.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[391]/D             |
|  -0.136|   -0.136| -12.434|  -12.434|   74.67%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[415]/D             |
|  -0.136|   -0.136| -11.823|  -11.823|   74.68%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[415]/D             |
|  -0.115|   -0.115| -11.677|  -11.677|   74.69%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[183]/D             |
|  -0.100|   -0.100|  -7.690|   -7.690|   74.71%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B0/ram_reg[439]/D             |
|  -0.093|   -0.093|  -5.432|   -5.432|   74.73%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[87]/D              |
|  -0.071|   -0.071|  -4.314|   -4.314|   74.74%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[463]/D             |
|  -0.064|   -0.064|  -2.596|   -2.596|   74.75%|   0:00:01.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[55]/D              |
|  -0.042|   -0.042|  -1.695|   -1.695|   74.77%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[255]/D             |
|  -0.039|   -0.039|  -0.597|   -0.597|   74.82%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B0/ram_reg[143]/D             |
|  -0.019|   -0.019|  -0.370|   -0.370|   74.83%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[271]/D             |
|  -0.002|   -0.002|  -0.002|   -0.002|   74.85%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B2/ram_reg[447]/D             |
|   0.019|    0.019|   0.000|    0.000|   74.88%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[15]/D              |
|   0.031|    0.031|   0.000|    0.000|   74.94%|   0:00:01.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[511]/D             |
|   0.052|    0.052|   0.000|    0.000|   74.98%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[311]/D             |
|   0.052|    0.052|   0.000|    0.000|   74.98%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[311]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.2 real=0:00:05.0 mem=5339.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.8 real=0:00:05.0 mem=5339.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.052|0.000|
|reg2reg   |0.053|0.000|
|HEPG      |0.053|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 74.98
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:15:45.8/0:07:50.9 (2.0), mem = 5339.7M
Usable buffer cells for single buffer setup transform:
BUFX1 
Number of usable buffer cells above: 1
Reclaim Optimization WNS Slack 0.052  TNS Slack 0.000 Density 74.98
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   74.98%|        -|   0.052|   0.000|   0:00:00.0| 5339.7M|
|   74.78%|      375|   0.043|   0.000|   0:00:02.0| 5339.7M|
|   74.64%|      537|   0.041|   0.000|   0:00:02.0| 5339.7M|
|   74.64%|       16|   0.041|   0.000|   0:00:00.0| 5339.7M|
|   74.64%|        0|   0.041|   0.000|   0:00:00.0| 5339.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.041  TNS Slack 0.000 Density 74.64
End: Core Area Reclaim Optimization (cpu = 0:00:24.4) (real = 0:00:04.0) **
*** AreaOpt #2 [finish] : cpu/real = 0:00:24.4/0:00:04.3 (5.7), totSession cpu/real = 0:16:10.3/0:07:55.2 (2.0), mem = 5339.7M
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:04, mem=5079.70M, totSessionCpu=0:16:10).
*** Starting refinePlace (0:16:11 mem=5300.7M) ***
Total net bbox length = 3.797e+06 (1.772e+06 2.025e+06) (ext = 5.553e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 3.696%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5332.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 6445 insts, mean move: 1.61 um, max move: 13.44 um 
	Max move on inst (MAU_dut/SHIFT/U145): (302.40, 657.44) --> (315.84, 657.44)
	Runtime: CPU: 0:00:05.7 REAL: 0:00:02.0 MEM: 5483.0MB
Summary Report:
Instances move: 6445 (out of 102899 movable)
Instances flipped: 2
Mean displacement: 1.61 um
Max displacement: 13.44 um (Instance: MAU_dut/SHIFT/U145) (302.4, 657.44) -> (315.84, 657.44)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
Total net bbox length = 3.803e+06 (1.776e+06 2.026e+06) (ext = 5.546e+03)
Runtime: CPU: 0:00:05.9 REAL: 0:00:02.0 MEM: 5483.0MB
*** Finished refinePlace (0:16:17 mem=5483.0M) ***
*** maximum move = 13.44 um ***
*** Finished re-routing un-routed nets (5165.0M) ***

*** Finish Physical Update (cpu=0:00:07.7 real=0:00:03.0 mem=5165.0M) ***
** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 74.64
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.041|0.000|
|reg2reg   |0.041|0.000|
|HEPG      |0.041|0.000|
|All Paths |0.041|0.000|
+----------+-----+-----+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|   0.041|    0.041|   0.000|    0.000|   74.64%|   0:00:00.0| 5165.0M|        wc|  default| MAU_dut/B3/ram_reg[367]/D             |
|   0.061|    0.041|   0.000|    0.000|   74.64%|   0:00:01.0| 5260.4M|        NA|       NA| NA                                    |
|   0.061|    0.041|   0.000|    0.000|   74.64%|   0:00:00.0| 5260.4M|        wc|       NA| NA                                    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=5260.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:01.0 mem=5260.4M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.062|0.000|
|reg2reg   |0.041|0.000|
|HEPG      |0.041|0.000|
|All Paths |0.041|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 74.64
*** Starting refinePlace (0:16:20 mem=5387.4M) ***
Total net bbox length = 3.803e+06 (1.776e+06 2.027e+06) (ext = 5.546e+03)

Starting Small incrNP...
Density distribution unevenness ratio = 3.688%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5419.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 50 insts, mean move: 3.86 um, max move: 19.60 um 
	Max move on inst (MAU_dut/B3/U747): (638.96, 669.20) --> (631.12, 680.96)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 5462.1MB
Summary Report:
Instances move: 50 (out of 102901 movable)
Instances flipped: 0
Mean displacement: 3.86 um
Max displacement: 19.60 um (Instance: MAU_dut/B3/U747) (638.96, 669.2) -> (631.12, 680.96)
	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
Total net bbox length = 3.803e+06 (1.776e+06 2.027e+06) (ext = 5.546e+03)
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 5462.1MB
*** Finished refinePlace (0:16:22 mem=5462.1M) ***
*** maximum move = 19.60 um ***
*** Finished re-routing un-routed nets (5163.1M) ***

*** Finish Physical Update (cpu=0:00:03.6 real=0:00:02.0 mem=5163.1M) ***
** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 74.64
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.062|0.000|
|reg2reg   |0.041|0.000|
|HEPG      |0.041|0.000|
|All Paths |0.041|0.000|
+----------+-----+-----+


*** Finish post-CTS Setup Fixing (cpu=0:01:16 real=0:00:15.0 mem=5163.1M) ***

*** WnsOpt #1 [finish] : cpu/real = 0:01:20.2/0:00:17.8 (4.5), totSession cpu/real = 0:16:24.3/0:08:01.1 (2.0), mem = 4025.8M
End: GigaOpt Optimization in WNS mode
Info: 27 io nets excluded
Info: 623 nets with fixed/cover wires excluded.
Info: 624 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:16:25.4/0:08:01.9 (2.0), mem = 4429.6M
Usable buffer cells for single buffer setup transform:
BUFX1 
Number of usable buffer cells above: 1
Reclaim Optimization WNS Slack 0.041  TNS Slack 0.000 Density 74.64
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   74.64%|        -|   0.041|   0.000|   0:00:00.0| 4433.6M|
|   74.64%|        0|   0.041|   0.000|   0:00:00.0| 4738.9M|
|   74.64%|        0|   0.041|   0.000|   0:00:01.0| 4738.9M|
|   74.62%|       51|   0.041|   0.000|   0:00:01.0| 5116.5M|
|   74.60%|       84|   0.041|   0.000|   0:00:00.0| 5116.5M|
|   74.60%|        1|   0.041|   0.000|   0:00:01.0| 5116.5M|
|   74.60%|        0|   0.041|   0.000|   0:00:00.0| 5116.5M|
|   74.60%|        0|   0.041|   0.000|   0:00:00.0| 5116.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.041  TNS Slack 0.000 Density 74.60
End: Core Area Reclaim Optimization (cpu = 0:00:24.3) (real = 0:00:05.0) **
*** Starting refinePlace (0:16:50 mem=5340.5M) ***
Total net bbox length = 3.802e+06 (1.776e+06 2.025e+06) (ext = 5.546e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 5372.5MB
Summary Report:
Instances move: 0 (out of 102849 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.802e+06 (1.776e+06 2.025e+06) (ext = 5.546e+03)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 5372.5MB
*** Finished refinePlace (0:16:52 mem=5372.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5112.5M) ***

*** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=5112.5M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:27.5/0:00:07.1 (3.9), totSession cpu/real = 0:16:52.9/0:08:09.0 (2.1), mem = 5112.5M
End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:07, mem=4021.65M, totSessionCpu=0:16:53).
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 6833 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 29486
[NR-eGR] #PG Blockages       : 6833
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 623  Num Prerouted Wires = 15279
[NR-eGR] Read numTotalNets=104562  numIgnoredNets=623
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 103912 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 103912 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.37% V. EstWL: 4.072692e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)      1110( 0.93%)        29( 0.02%)         0( 0.00%)   ( 0.96%) 
[NR-eGR]  METAL3  (3)       394( 0.27%)         6( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]  METAL4  (4)       753( 0.62%)         3( 0.00%)         0( 0.00%)   ( 0.62%) 
[NR-eGR]  METAL5  (5)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2268( 0.45%)        38( 0.01%)         0( 0.00%)   ( 0.46%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.37% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.40% V
[NR-eGR] Started Export DB wires ( Curr Mem: 4186.87 MB )
[NR-eGR] Started Export all nets (16T) ( Curr Mem: 4186.87 MB )
[NR-eGR] Finished Export all nets (16T) ( CPU: 0.54 sec, Real: 0.12 sec, Curr Mem: 4186.87 MB )
[NR-eGR] Started Set wire vias (16T) ( Curr Mem: 4186.87 MB )
[NR-eGR] Finished Set wire vias (16T) ( CPU: 0.17 sec, Real: 0.02 sec, Curr Mem: 4186.87 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.74 sec, Real: 0.16 sec, Curr Mem: 4186.87 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 307461
[NR-eGR] METAL2  (2V) length: 9.044569e+05um, number of vias: 393861
[NR-eGR] METAL3  (3H) length: 1.174650e+06um, number of vias: 75485
[NR-eGR] METAL4  (4V) length: 1.420041e+06um, number of vias: 31128
[NR-eGR] METAL5  (5H) length: 8.200437e+05um, number of vias: 0
[NR-eGR] Total length: 4.319191e+06um, number of vias: 807935
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.75 sec, Real: 1.71 sec, Curr Mem: 4001.35 MB )
Extraction called for design 'MAU_mapped_pads' of instances=103922 and nets=105261 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU_mapped_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3933.879M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=3921.68)
Total number of fetched objects 104564
End delay calculation. (MEM=4577.47 CPU=0:00:11.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4577.47 CPU=0:00:14.1 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:17:20.8/0:08:15.4 (2.1), mem = 3855.5M
Info: 27 io nets excluded
Info: 623 nets with fixed/cover wires excluded.
Info: 624 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   111|   761|    -0.13|    88|    88|    -0.02|     0|     0|     0|     0|    -0.58|   -73.38|       0|       0|       0| 74.60%|          |         |
|     0|     0|     0.00|     3|     3|    -0.02|     0|     0|     0|     0|    -1.08|  -235.09|     206|      75|      34| 74.76%| 0:00:01.0|  5231.6M|
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -1.08|  -197.80|       2|       0|       1| 74.76%| 0:00:00.0|  5231.6M|
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -1.08|  -197.80|       0|       0|       0| 74.76%| 0:00:00.0|  5231.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:08.2 real=0:00:01.0 mem=5231.6M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:14.7/0:00:03.7 (3.9), totSession cpu/real = 0:17:35.5/0:08:19.2 (2.1), mem = 3925.2M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.996 (bump = 0.996)
Begin: GigaOpt nonLegal postEco optimization
Info: 27 io nets excluded
Info: 623 nets with fixed/cover wires excluded.
Info: 624 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] : totSession cpu/real = 0:17:36.2/0:08:19.9 (2.1), mem = 3925.2M
*info: 27 io nets excluded
*info: 624 clock nets excluded
*info: 695 no-driver nets excluded.
*info: 623 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.079 TNS Slack -197.799 Density 74.76
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.079|-109.428|
|reg2reg   |-0.987| -95.998|
|HEPG      |-0.987| -95.998|
|All Paths |-1.079|-197.799|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -0.987|   -1.079| -95.998| -197.799|   74.76%|   0:00:00.0| 4331.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[82]/D              |
|  -0.855|   -1.079| -87.989| -190.221|   74.76%|   0:00:00.0| 5029.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[82]/D              |
|  -0.810|   -1.079| -75.489| -178.113|   74.76%|   0:00:00.0| 5048.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[21]/D              |
|  -0.673|   -1.079| -72.291| -174.915|   74.76%|   0:00:00.0| 5086.3M|        wc|  reg2reg| MAU_dut/B2/ram_reg[301]/D             |
|  -0.623|   -1.079| -66.870| -169.951|   74.76%|   0:00:00.0| 5162.6M|        wc|  reg2reg| MAU_dut/B2/ram_reg[456]/D             |
|  -0.582|   -1.079| -64.162| -168.629|   74.76%|   0:00:00.0| 5162.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[259]/D             |
|  -0.486|   -1.079| -45.350| -150.045|   74.76%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[97]/D              |
|  -0.431|   -1.079| -43.751| -148.460|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[112]/D             |
|  -0.397|   -1.079| -37.282| -142.411|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[97]/D              |
|  -0.371|   -1.079| -35.013| -140.516|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[97]/D              |
|  -0.349|   -1.079| -33.963| -139.465|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[112]/D             |
|  -0.319|   -1.079| -24.572| -131.734|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[97]/D              |
|  -0.292|   -1.079| -25.961| -132.749|   74.77%|   0:00:01.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[261]/D             |
|  -0.268|   -1.079| -24.205| -131.137|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[81]/D              |
|  -0.240|   -1.079| -20.467| -127.655|   74.78%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[31]/D              |
|  -0.216|   -1.079| -16.126| -123.356|   74.78%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[113]/D             |
|  -0.182|   -1.079| -14.004| -121.434|   74.79%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[93]/D              |
|  -0.153|   -1.079|  -8.668| -116.767|   74.80%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[17]/D              |
|  -0.148|   -1.079|  -6.605| -114.971|   74.80%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[205]/D             |
|  -0.122|   -1.079|  -4.535| -113.019|   74.81%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[113]/D             |
|  -0.098|   -1.079|  -3.136| -112.147|   74.81%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[21]/D              |
|  -0.074|   -1.079|  -1.675| -110.762|   74.83%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[318]/D             |
|  -0.050|   -1.079|  -0.688| -109.972|   74.84%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[371]/D             |
|  -0.043|   -1.079|  -0.245| -109.529|   74.84%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[266]/D             |
|  -0.028|   -1.079|  -0.074| -109.357|   74.84%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[218]/D             |
|  -0.000|   -1.079|  -0.000| -109.312|   74.85%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[62]/D              |
|   0.000|   -1.079|   0.000| -109.311|   74.85%|   0:00:00.0| 5156.6M|        NA|       NA| NA                                    |
|   0.000|   -1.079|   0.000| -109.311|   74.85%|   0:00:00.0| 5156.6M|        wc|       NA| NA                                    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.8 real=0:00:01.0 mem=5156.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -1.079|   -1.079|-109.311| -109.311|   74.85%|   0:00:01.0| 5156.6M|        wc|  default| MAU_dut/B1/ram_reg[463]/D             |
|  -0.793|   -0.793| -28.153|  -28.153|   74.85%|   0:00:00.0| 5156.6M|        wc|  default| MAU_dut/B0/ram_reg[113]/D             |
|  -0.516|   -0.516| -14.005|  -14.005|   74.85%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[271]/D             |
|  -0.409|   -0.409| -10.802|  -10.802|   74.85%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B0/ram_reg[113]/D             |
|  -0.346|   -0.346|  -9.328|   -9.328|   74.85%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[127]/D             |
|  -0.211|   -0.211|  -7.418|   -7.418|   74.85%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B2/ram_reg[447]/D             |
|  -0.188|   -0.188|  -7.146|   -7.146|   74.86%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[95]/D              |
|  -0.160|   -0.160|  -6.659|   -6.659|   74.86%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B0/ram_reg[252]/D             |
|  -0.137|   -0.137|  -6.147|   -6.147|   74.86%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[87]/D              |
|  -0.111|   -0.111|  -5.499|   -5.499|   74.87%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B3/ram_reg[455]/D             |
|  -0.089|   -0.089|  -3.958|   -3.958|   74.87%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[463]/D             |
|  -0.073|   -0.073|  -2.730|   -2.730|   74.90%|   0:00:01.0| 5274.1M|        wc|  default| MAU_dut/B3/ram_reg[455]/D             |
|  -0.049|   -0.049|  -1.887|   -1.887|   74.91%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[327]/D             |
|  -0.028|   -0.028|  -0.519|   -0.519|   74.92%|   0:00:01.0| 5274.1M|        wc|  default| MAU_dut/B0/ram_reg[439]/D             |
|  -0.028|   -0.028|  -0.119|   -0.119|   74.94%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B0/ram_reg[439]/D             |
|  -0.007|   -0.007|  -0.059|   -0.059|   74.95%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[327]/D             |
|  -0.002|   -0.002|  -0.002|   -0.002|   74.95%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[327]/D             |
|   0.000|    0.000|   0.000|    0.000|   74.95%|   0:00:00.0| 5274.1M|        NA|       NA| NA                                    |
|   0.000|    0.000|   0.000|    0.000|   74.95%|   0:00:00.0| 5274.1M|        wc|       NA| NA                                    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.8 real=0:00:03.0 mem=5274.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.8 real=0:00:04.0 mem=5274.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.95
*** Starting refinePlace (0:18:04 mem=5292.1M) ***
Total net bbox length = 3.817e+06 (1.785e+06 2.032e+06) (ext = 5.546e+03)
Move report: Detail placement moves 3704 insts, mean move: 1.28 um, max move: 9.52 um 
	Max move on inst (MAU_dut/AA_MUX/FE_OCPC14694_FE_DBTN11_n1): (1430.24, 1453.20) --> (1431.92, 1445.36)
	Runtime: CPU: 0:00:05.8 REAL: 0:00:02.0 MEM: 5486.9MB
Summary Report:
Instances move: 3704 (out of 103368 movable)
Instances flipped: 0
Mean displacement: 1.28 um
Max displacement: 9.52 um (Instance: MAU_dut/AA_MUX/FE_OCPC14694_FE_DBTN11_n1) (1430.24, 1453.2) -> (1431.92, 1445.36)
	Length: 12 sites, height: 1 rows, site name: core7T, cell type: INVX16
Total net bbox length = 3.819e+06 (1.787e+06 2.032e+06) (ext = 5.544e+03)
Runtime: CPU: 0:00:05.9 REAL: 0:00:02.0 MEM: 5486.9MB
*** Finished refinePlace (0:18:10 mem=5486.9M) ***
*** maximum move = 9.52 um ***
*** Finished re-routing un-routed nets (5166.9M) ***

*** Finish Physical Update (cpu=0:00:07.7 real=0:00:03.0 mem=5166.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.95
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish post-CTS Setup Fixing (cpu=0:00:32.3 real=0:00:08.0 mem=5166.9M) ***

*** WnsOpt #2 [finish] : cpu/real = 0:00:36.0/0:00:10.0 (3.6), totSession cpu/real = 0:18:12.2/0:08:29.9 (2.1), mem = 4024.6M
End: GigaOpt nonLegal postEco optimization

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'MAU_mapped_pads' of instances=104441 and nets=105780 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design MAU_mapped_pads.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3969.582M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=3977.39)
Total number of fetched objects 105083
End delay calculation. (MEM=4631.66 CPU=0:00:11.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4631.66 CPU=0:00:14.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:19.0 real=0:00:02.0 totSessionCpu=0:18:33 mem=4631.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] Read 6833 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 29486
[NR-eGR] #PG Blockages       : 6833
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 623  Num Prerouted Wires = 15279
[NR-eGR] Read numTotalNets=105081  numIgnoredNets=623
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 104431 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 104431 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.38% V. EstWL: 4.078297e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)      1168( 0.98%)        24( 0.02%)         0( 0.00%)   ( 1.00%) 
[NR-eGR]  METAL3  (3)       411( 0.28%)         6( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  METAL4  (4)       714( 0.59%)        10( 0.01%)         0( 0.00%)   ( 0.60%) 
[NR-eGR]  METAL5  (5)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2300( 0.45%)        40( 0.01%)         0( 0.00%)   ( 0.46%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.37% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.41% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.84 sec, Real: 1.06 sec, Curr Mem: 4663.66 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |  1131.76   755.44  1194.48   818.16 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:14, real = 0:01:46, mem = 2484.6M, totSessionCpu=0:18:36 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.952%
Routing Overflow: 0.03% H and 0.41% V
------------------------------------------------------------------
**optDesign ... cpu = 0:08:17, real = 0:01:49, mem = 2463.9M, totSessionCpu=0:18:39 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:08:16.4/0:01:48.4 (4.6), totSession cpu/real = 0:18:38.8/0:08:36.7 (2.2), mem = 3972.6M
<CMD> timeDesign -postCTS -hold
*** timeDesign #2 [begin] : totSession cpu/real = 0:18:40.6/0:08:59.5 (2.1), mem = 3972.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3895.1M)
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (16 T). (MEM=3930.45)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 105083
End delay calculation. (MEM=4576.73 CPU=0:00:11.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4576.73 CPU=0:00:14.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:01.0 totSessionCpu=0:19:00 mem=4576.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.206  |  0.206  |  0.224  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

Density: 74.952%
Routing Overflow: 0.03% H and 0.41% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 20.19 sec
Total Real time: 3.0 sec
Total Memory Usage: 3897.214844 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:20.2/0:00:03.1 (6.5), totSession cpu/real = 0:19:00.8/0:09:02.6 (2.1), mem = 3897.2M
<CMD> setMultiCpuUsage -localCpu 16 -keepLicense true -acquireLicense 16
Setting releaseMultiCpuLicenseMode to false.
<CMD> setDesignMode -topRoutingLayer 5
<CMD> setNanoRouteMode -routeWithTimingDriven true -routeTdrEffort 5 -routeWithSiDriven true -drouteFixAntenna true -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA -routeInsertDiodeForClockNets true
<CMD> routeDesign -globalDetail -wireOpt -viaOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2265.55 (MB), peak = 3457.89 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           40.9
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeInsertDiodeForClockNets                  true
setNanoRouteMode -routeTdrEffort                                5
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setDesignMode -bottomRoutingLayer                               2
setDesignMode -process                                          180
setDesignMode -topRoutingLayer                                  5
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#wc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3897.2M, init mem=3921.2M)
*info: Placed = 103990         (Fixed = 622)
*info: Unplaced = 0           
Placement Density:74.95%(1320801/1762197)
Placement Density (including fixed std cells):74.95%(1320801/1762197)
Finished checkPlace (total: cpu=0:00:01.1, real=0:00:00.0; vio checks: cpu=0:00:00.9, real=0:00:00.0; mem=3921.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (623) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3921.2M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Dec  1 21:15:42 2022
#
#Generating timing data, please wait...
#105083 total nets, 105054 already routed, 105054 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 105083
End delay calculation. (MEM=4590.45 CPU=0:00:11.6 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:23, elapsed time = 00:00:08, memory = 2288.93 (MB), peak = 3457.89 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h0 of net h0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h1 of net h1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h2 of net h2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h3 of net h3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h4 of net h4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h5 of net h5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h6 of net h6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h7 of net h7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d0 of net d0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d1 of net d1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d2 of net d2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d3 of net d3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d4 of net d4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d5 of net d5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d6 of net d6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d7 of net d7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/bf of net bf because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/do0 of net do0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=105780)
#WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d2 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d3 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d4 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d5 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d6 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d7 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_4019804.tif.gz ...
#Read in timing information for 27 ports, 104023 instances from timing file .timing_file_4019804.tif.gz.
#NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 726 (skipped).
#Total number of routable nets = 105054.
#Total number of nets in the design = 105780.
#104717 routable nets do not have any wires.
#337 routable nets have routed wires.
#104717 nets will be global routed.
#286 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#337 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 16 threads.
#Start routing data preparation on Thu Dec  1 21:15:53 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 105778 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2440.46 (MB), peak = 3457.89 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2442.51 (MB), peak = 3457.89 (MB)
#
#Finished routing data preparation on Thu Dec  1 21:15:54 2022
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 14.55 (MB)
#Total memory = 2442.51 (MB)
#Peak memory = 3457.89 (MB)
#
#
#Start global routing on Thu Dec  1 21:15:54 2022
#
#
#Start global routing initialization on Thu Dec  1 21:15:54 2022
#
#Number of eco nets is 286
#
#Start global routing data preparation on Thu Dec  1 21:15:54 2022
#
#Start routing resource analysis on Thu Dec  1 21:15:55 2022
#
#Routing resource analysis is done on Thu Dec  1 21:15:55 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         101        3170       47742    94.22%
#  METAL2         V        1633        1647       47742    44.78%
#  METAL3         H        2033        1238       47742    34.54%
#  METAL4         V        1770        1510       47742    44.23%
#  METAL5         H        1776        1495       47742    44.06%
#  --------------------------------------------------------------
#  Total                   7314      55.34%      238710    52.37%
#
#
#
#
#Global routing data preparation is done on Thu Dec  1 21:15:55 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2451.39 (MB), peak = 3457.89 (MB)
#
#
#Global routing initialization is done on Thu Dec  1 21:15:55 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2452.16 (MB), peak = 3457.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:16, elapsed time = 00:00:07, memory = 2483.78 (MB), peak = 3457.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2484.21 (MB), peak = 3457.89 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:39, elapsed time = 00:00:17, memory = 2494.63 (MB), peak = 3457.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 726 (skipped).
#Total number of routable nets = 105054.
#Total number of nets in the design = 105780.
#
#105054 routable nets have routed wires.
#286 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#337 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default          286          104431  
#------------------------------------------
#        Total          286          104431  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default          623          104431  
#------------------------------------------
#        Total          623          104431  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
#  --------------------------------------------------------------------------
#  METAL2      812(3.05%)    546(2.05%)     82(0.31%)      6(0.02%)   (5.42%)
#  METAL3      153(0.48%)      3(0.01%)      0(0.00%)      0(0.00%)   (0.48%)
#  METAL4      145(0.54%)      3(0.01%)      0(0.00%)      0(0.00%)   (0.56%)
#  METAL5        6(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#  --------------------------------------------------------------------------
#     Total   1116(0.99%)    552(0.49%)     82(0.07%)      6(0.01%)   (1.56%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
#  Overflow after GR: 0.14% H + 1.42% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   METAL1(H)    |              0.89 |             10.67 |  1395.52  1003.51  1426.88  1034.88 |
[hotspot] |   METAL2(V)    |             14.33 |            198.00 |   815.36  1160.32   909.44  1207.36 |
[hotspot] |   METAL3(H)    |              3.56 |             16.00 |  1066.24   815.36  1097.60   846.72 |
[hotspot] |   METAL4(V)    |             13.89 |             38.78 |   862.39   893.75   925.12   956.48 |
[hotspot] |   METAL5(H)    |              0.44 |              0.89 |   815.36   831.03   846.72   862.39 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (METAL2)    14.33 | (METAL2)   198.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              3.56 |             37.78 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 3.56/37.78 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   925.12   987.84   956.48  1019.20 |        3.11   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   548.79   815.36   580.15   846.72 |        2.67   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |  1677.76   595.84  1709.12   627.20 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   501.75   627.20   533.12   658.56 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   784.00   674.24   815.36   705.60 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total wire length = 4139503 um.
#Total half perimeter of net bounding box = 4058328 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 589932 um.
#Total wire length on LAYER METAL3 = 1031727 um.
#Total wire length on LAYER METAL4 = 1538757 um.
#Total wire length on LAYER METAL5 = 979087 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 541564
#Up-Via Summary (total 541564):
#           
#-----------------------
# METAL1         279494
# METAL2         169312
# METAL3          63699
# METAL4          29059
#-----------------------
#                541564 
#
#Max overcon = 9 tracks.
#Total overcon = 1.56%.
#Worst layer Gcell overcon rate = 0.56%.
#
#Global routing statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:00:28
#Increased memory = 42.89 (MB)
#Total memory = 2485.40 (MB)
#Peak memory = 3457.89 (MB)
#
#Finished global routing on Thu Dec  1 21:16:22 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2482.29 (MB), peak = 3457.89 (MB)
#Start Track Assignment.
#Done with 112621 horizontal wires in 7 hboxes and 101585 vertical wires in 7 hboxes.
#Done with 25089 horizontal wires in 7 hboxes and 17869 vertical wires in 7 hboxes.
#Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL2    577628.27 	  0.11%  	  0.00% 	  0.06%
# METAL3   1003342.81 	  0.13%  	  0.00% 	  0.01%
# METAL4   1511785.03 	  0.08%  	  0.00% 	  0.01%
# METAL5    963686.41 	  0.06%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     4056442.51  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 4076082 um.
#Total half perimeter of net bounding box = 4058328 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 566367 um.
#Total wire length on LAYER METAL3 = 1003646 um.
#Total wire length on LAYER METAL4 = 1527972 um.
#Total wire length on LAYER METAL5 = 978098 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 541564
#Up-Via Summary (total 541564):
#           
#-----------------------
# METAL1         279494
# METAL2         169312
# METAL3          63699
# METAL4          29059
#-----------------------
#                541564 
#
#cpu time = 00:00:15, elapsed time = 00:00:07, memory = 2480.80 (MB), peak = 3457.89 (MB)
#
#number of short segments in preferred routing layers
#	METAL4    METAL5    Total 
#	45        32        77        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:19
#Elapsed time = 00:00:37
#Increased memory = 55.34 (MB)
#Total memory = 2483.12 (MB)
#Peak memory = 3457.89 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 225
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop      Mar   Totals
#	METAL1        0        0        0        0        0        0
#	METAL2       68        4      107       18        5      202
#	METAL3        7        0       13        0        0       20
#	METAL4        2        0        1        0        0        3
#	Totals       77        4      121       18        5      225
#34421 out of 104441 instances (33.0%) need to be verified(marked ipoed), dirty area = 13.9%.
#   number of violations = 228
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop      Mar   Totals
#	METAL1        0        0        0        0        0        0
#	METAL2       69        4      108       18        5      204
#	METAL3        8        0       13        0        0       21
#	METAL4        2        0        1        0        0        3
#	Totals       79        4      122       18        5      228
#cpu time = 00:12:23, elapsed time = 00:00:55, memory = 2541.27 (MB), peak = 6029.43 (MB)
#start 1st optimization iteration ...
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        1        1        1        3
#	METAL3        1        1        0        0        2
#	Totals        1        2        1        1        5
#cpu time = 00:00:11, elapsed time = 00:00:01, memory = 2525.46 (MB), peak = 6029.43 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2522.37 (MB), peak = 6029.43 (MB)
#Complete Detail Routing.
#Total wire length = 4334662 um.
#Total half perimeter of net bounding box = 4058328 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 883630 um.
#Total wire length on LAYER METAL3 = 1164058 um.
#Total wire length on LAYER METAL4 = 1478734 um.
#Total wire length on LAYER METAL5 = 808240 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 633113
#Up-Via Summary (total 633113):
#           
#-----------------------
# METAL1         308902
# METAL2         228616
# METAL3          72491
# METAL4          23104
#-----------------------
#                633113 
#
#Total number of DRC violations = 0
#Cpu time = 00:12:41
#Elapsed time = 00:00:57
#Increased memory = 34.75 (MB)
#Total memory = 2517.87 (MB)
#Peak memory = 6029.43 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2518.57 (MB), peak = 6029.43 (MB)
#
#Total wire length = 4334662 um.
#Total half perimeter of net bounding box = 4058328 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 883630 um.
#Total wire length on LAYER METAL3 = 1164058 um.
#Total wire length on LAYER METAL4 = 1478734 um.
#Total wire length on LAYER METAL5 = 808240 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 633113
#Up-Via Summary (total 633113):
#           
#-----------------------
# METAL1         308902
# METAL2         228616
# METAL3          72491
# METAL4          23104
#-----------------------
#                633113 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#
#Total wire length = 4334662 um.
#Total half perimeter of net bounding box = 4058328 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 883630 um.
#Total wire length on LAYER METAL3 = 1164058 um.
#Total wire length on LAYER METAL4 = 1478734 um.
#Total wire length on LAYER METAL5 = 808240 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 633113
#Up-Via Summary (total 633113):
#           
#-----------------------
# METAL1         308902
# METAL2         228616
# METAL3          72491
# METAL4          23104
#-----------------------
#                633113 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#detailRoute Statistics:
#Cpu time = 00:12:49
#Elapsed time = 00:00:58
#Increased memory = 27.89 (MB)
#Total memory = 2511.01 (MB)
#Peak memory = 6029.43 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:14:37
#Elapsed time = 00:01:46
#Increased memory = 28.75 (MB)
#Total memory = 2335.88 (MB)
#Peak memory = 6029.43 (MB)
#Number of warnings = 45
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec  1 21:17:28 2022
#
#Default setup view is reset to wc.

detailRoute

#Start detailRoute on Thu Dec  1 21:17:28 2022
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h0 of net h0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h1 of net h1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h2 of net h2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h3 of net h3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h4 of net h4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h5 of net h5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h6 of net h6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h7 of net h7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d0 of net d0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d1 of net d1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d2 of net d2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d3 of net d3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d4 of net d4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d5 of net d5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d6 of net d6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d7 of net d7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/bf of net bf because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/do0 of net do0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=105780)
#WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d2 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d3 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d4 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d5 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d6 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d7 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_4019804.tif.gz ...
#Read in timing information for 27 ports, 104023 instances from timing file .timing_file_4019804.tif.gz.
#NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
#Using multithreading with 16 threads.
#Start routing data preparation on Thu Dec  1 21:17:31 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 105778 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2428.24 (MB), peak = 6029.43 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2431.02 (MB), peak = 6029.43 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2439.99 (MB), peak = 6029.43 (MB)
#Complete Detail Routing.
#Total wire length = 4334662 um.
#Total half perimeter of net bounding box = 4058328 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 883630 um.
#Total wire length on LAYER METAL3 = 1164058 um.
#Total wire length on LAYER METAL4 = 1478734 um.
#Total wire length on LAYER METAL5 = 808240 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 633113
#Up-Via Summary (total 633113):
#           
#-----------------------
# METAL1         308902
# METAL2         228616
# METAL3          72491
# METAL4          23104
#-----------------------
#                633113 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:03
#Increased memory = 15.60 (MB)
#Total memory = 2436.47 (MB)
#Peak memory = 6029.43 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2439.07 (MB), peak = 6029.43 (MB)
#
#Total wire length = 4334662 um.
#Total half perimeter of net bounding box = 4058328 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 883630 um.
#Total wire length on LAYER METAL3 = 1164058 um.
#Total wire length on LAYER METAL4 = 1478734 um.
#Total wire length on LAYER METAL5 = 808240 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 633113
#Up-Via Summary (total 633113):
#           
#-----------------------
# METAL1         308902
# METAL2         228616
# METAL3          72491
# METAL4          23104
#-----------------------
#                633113 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#
#Total wire length = 4334662 um.
#Total half perimeter of net bounding box = 4058328 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 883630 um.
#Total wire length on LAYER METAL3 = 1164058 um.
#Total wire length on LAYER METAL4 = 1478734 um.
#Total wire length on LAYER METAL5 = 808240 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 633113
#Up-Via Summary (total 633113):
#           
#-----------------------
# METAL1         308902
# METAL2         228616
# METAL3          72491
# METAL4          23104
#-----------------------
#                633113 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#
#
#detailRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:06
#Increased memory = -18.23 (MB)
#Total memory = 2287.03 (MB)
#Peak memory = 6029.43 (MB)
#Number of warnings = 44
#Total number of warnings = 158
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Dec  1 21:17:35 2022
#
#Default setup view is reset to wc.
#routeDesign: cpu time = 00:15:02, elapsed time = 00:01:53, memory = 2256.61 (MB), peak = 6029.43 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

All 105083 nets 308661 terms of cell MAU_mapped_pads are properly connected
<CMD> saveDesign DBS/project-routed.enc
#% Begin save design ... (date=12/01 21:17:36, mem=2256.7M)
% Begin Save ccopt configuration ... (date=12/01 21:17:36, mem=2256.7M)
% End Save ccopt configuration ... (date=12/01 21:17:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2257.3M, current mem=2257.3M)
% Begin Save netlist data ... (date=12/01 21:17:36, mem=2257.3M)
Writing Binary DB to DBS/project-routed.enc.dat/vbin/MAU_mapped_pads.v.bin in multi-threaded mode...
% End Save netlist data ... (date=12/01 21:17:36, total cpu=0:00:00.3, real=0:00:00.0, peak res=2257.3M, current mem=2256.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=12/01 21:17:36, mem=2258.2M)
Saving AAE Data ...
Saving congestion map file DBS/project-routed.enc.dat/MAU_mapped_pads.route.congmap.gz ...
AAE DB initialization (MEM=3993.62 CPU=0:00:00.2 REAL=0:00:00.0) 
% End Save AAE data ... (date=12/01 21:17:37, total cpu=0:00:00.2, real=0:00:01.0, peak res=2283.7M, current mem=2283.7M)
Saving preference file DBS/project-routed.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file DBS/project-routed.enc.dat/MAU_mapped_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 21:17:37 2022)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file DBS/project-routed.enc.dat/MAU_mapped_pads.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4072.1M) ***
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4072.1M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=4056.1M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file DBS/project-routed.enc.dat/MAU_mapped_pads.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=12/01 21:17:39, mem=2285.4M)
% End Save power constraints data ... (date=12/01 21:17:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2285.4M, current mem=2285.4M)
wc bc
Generated self-contained design project-routed.enc.dat
#% End save design ... (date=12/01 21:17:40, total cpu=0:00:02.2, real=0:00:04.0, peak res=2285.4M, current mem=2282.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
*** timeDesign #3 [begin] : totSession cpu/real = 0:34:13.2/0:12:18.3 (2.8), mem = 3997.1M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'MAU_mapped_pads' of instances=104441 and nets=105780 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAU_mapped_pads.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: wc
 Corner: bc
extractDetailRC Option : -outfile /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 3956.1M)
Extracted 10.0002% (CPU Time= 0:00:01.9  MEM= 4009.1M)
Extracted 20.0002% (CPU Time= 0:00:02.4  MEM= 4009.1M)
Extracted 30.0002% (CPU Time= 0:00:03.5  MEM= 4013.1M)
Extracted 40.0002% (CPU Time= 0:00:04.1  MEM= 4013.1M)
Extracted 50.0003% (CPU Time= 0:00:04.6  MEM= 4013.1M)
Extracted 60.0002% (CPU Time= 0:00:05.9  MEM= 4013.1M)
Extracted 70.0002% (CPU Time= 0:00:06.5  MEM= 4013.1M)
Extracted 80.0002% (CPU Time= 0:00:07.0  MEM= 4013.1M)
Extracted 90.0002% (CPU Time= 0:00:08.3  MEM= 4013.1M)
Extracted 100% (CPU Time= 0:00:09.5  MEM= 4013.1M)
Number of Extracted Resistors     : 1465868
Number of Extracted Ground Cap.   : 1494253
Number of Extracted Coupling Cap. : 3452940
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: wc
 Corner: bc
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3997.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.8  Real Time: 0:00:12.0  MEM: 4001.098M)
Starting delay calculation for Setup views
AAE DB initialization (MEM=4037.25 CPU=0:00:00.1 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=4060.6)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 16 threads acquired from CTE.
Total number of fetched objects 105083
AAE_INFO-618: Total number of nets in the design is 105780,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4998.8 CPU=0:00:25.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4998.8 CPU=0:00:27.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4918.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 4918.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=4258.95)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 3474. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 105083. 
Total number of fetched objects 105083
AAE_INFO-618: Total number of nets in the design is 105780,  1.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=4941.83 CPU=0:00:02.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4941.83 CPU=0:00:02.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:38.8 real=0:00:04.0 totSessionCpu=0:35:04 mem=4939.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.880  |  0.880  |  2.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      9 (18)      |   -0.719   |      9 (18)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.952%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 57.37 sec
Total Real time: 20.0 sec
Total Memory Usage: 4291.78125 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] : cpu/real = 0:00:57.3/0:00:19.3 (3.0), totSession cpu/real = 0:35:10.5/0:12:37.5 (2.8), mem = 4291.8M
<CMD> timeDesign -postRoute -hold
*** timeDesign #4 [begin] : totSession cpu/real = 0:35:14.8/0:13:28.0 (2.6), mem = 4291.8M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'MAU_mapped_pads' of instances=104441 and nets=105780 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAU_mapped_pads.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: wc
 Corner: bc
extractDetailRC Option : -outfile /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4284.8M)
Extracted 10.0002% (CPU Time= 0:00:02.0  MEM= 4353.8M)
Extracted 20.0002% (CPU Time= 0:00:02.5  MEM= 4353.8M)
Extracted 30.0002% (CPU Time= 0:00:03.6  MEM= 4357.8M)
Extracted 40.0002% (CPU Time= 0:00:04.1  MEM= 4357.8M)
Extracted 50.0003% (CPU Time= 0:00:04.7  MEM= 4357.8M)
Extracted 60.0002% (CPU Time= 0:00:06.0  MEM= 4357.8M)
Extracted 70.0002% (CPU Time= 0:00:06.5  MEM= 4357.8M)
Extracted 80.0002% (CPU Time= 0:00:07.1  MEM= 4357.8M)
Extracted 90.0002% (CPU Time= 0:00:08.3  MEM= 4357.8M)
Extracted 100% (CPU Time= 0:00:09.5  MEM= 4357.8M)
Number of Extracted Resistors     : 1465868
Number of Extracted Ground Cap.   : 1494253
Number of Extracted Coupling Cap. : 3452940
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: wc
 Corner: bc
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4327.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.8  Real Time: 0:00:11.0  MEM: 4331.258M)
Starting delay calculation for Hold views
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=4183.92)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 16 threads acquired from CTE.
Total number of fetched objects 105083
AAE_INFO-618: Total number of nets in the design is 105780,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4899.04 CPU=0:00:25.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4899.04 CPU=0:00:27.7 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4899.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 4899.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=4252.19)
Glitch Analysis: View bc -- Total Number of Nets Skipped = 4278. 
Glitch Analysis: View bc -- Total Number of Nets Analyzed = 105083. 
Total number of fetched objects 105083
AAE_INFO-618: Total number of nets in the design is 105780,  23.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=4935.06 CPU=0:00:18.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4935.06 CPU=0:00:18.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:52.4 real=0:00:06.0 totSessionCpu=0:36:23 mem=4933.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.836  | -1.836  | -1.409  |
|           TNS (ns):| -3053.5 | -3031.3 | -1439.5 |
|    Violating Paths:|  2101   |  2083   |  2099   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

Density: 74.952%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 68.47 sec
Total Real time: 18.0 sec
Total Memory Usage: 4129.300781 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] : cpu/real = 0:01:08.4/0:00:18.1 (3.8), totSession cpu/real = 0:36:23.2/0:13:46.1 (2.6), mem = 4129.3M
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2590.7M, totSessionCpu=0:36:25 **
**INFO: User settings:
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           40.9
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeInsertDiodeForClockNets                  true
setNanoRouteMode -routeTdrEffort                                5
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setDesignMode -bottomRoutingLayer                               2
setDesignMode -process                                          180
setDesignMode -topRoutingLayer                                  5
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 3
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 0.03
setExtractRCMode -total_c_th                                    5
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { bc }
setOptMode -activeSetupViews                                    { wc }
setOptMode -autoSetupViews                                      { wc}
setOptMode -autoTDGRSetupViews                                  { wc}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 0:36:25.8/0:14:02.9 (2.6), mem = 4140.8M
*** InitOpt #2 [begin] : totSession cpu/real = 0:36:25.8/0:14:02.9 (2.6), mem = 4140.8M
GigaOpt running with 16 threads.
**optDesign ... cpu = 0:00:04, real = 0:00:02, mem = 2638.4M, totSessionCpu=0:36:28 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4170.8M, init mem=4170.8M)
*info: Placed = 103990         (Fixed = 622)
*info: Unplaced = 0           
Placement Density:74.95%(1320801/1762197)
Placement Density (including fixed std cells):74.95%(1320801/1762197)
Finished checkPlace (total: cpu=0:00:01.3, real=0:00:00.0; vio checks: cpu=0:00:01.2, real=0:00:00.0; mem=4170.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #2 [finish] : cpu/real = 0:00:04.0/0:00:01.3 (3.1), totSession cpu/real = 0:36:29.8/0:14:04.1 (2.6), mem = 4170.8M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'MAU_mapped_pads' of instances=104441 and nets=105780 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAU_mapped_pads.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: wc
 Corner: bc
extractDetailRC Option : -outfile /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4158.8M)
Extracted 10.0002% (CPU Time= 0:00:02.0  MEM= 4227.8M)
Extracted 20.0002% (CPU Time= 0:00:02.5  MEM= 4227.8M)
Extracted 30.0002% (CPU Time= 0:00:03.7  MEM= 4231.8M)
Extracted 40.0002% (CPU Time= 0:00:04.2  MEM= 4231.8M)
Extracted 50.0003% (CPU Time= 0:00:04.7  MEM= 4231.8M)
Extracted 60.0002% (CPU Time= 0:00:06.1  MEM= 4231.8M)
Extracted 70.0002% (CPU Time= 0:00:06.6  MEM= 4231.8M)
Extracted 80.0002% (CPU Time= 0:00:07.2  MEM= 4231.8M)
Extracted 90.0002% (CPU Time= 0:00:08.4  MEM= 4231.8M)
Extracted 100% (CPU Time= 0:00:09.7  MEM= 4231.8M)
Number of Extracted Resistors     : 1465868
Number of Extracted Ground Cap.   : 1494253
Number of Extracted Coupling Cap. : 3452940
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: wc
 Corner: bc
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4199.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.0  Real Time: 0:00:12.0  MEM: 4203.848M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:36:42.6/0:14:16.4 (2.6), mem = 4203.8M
Starting delay calculation for Hold views
AAE DB initialization (MEM=4079.38 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=4079.38)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 105083
End delay calculation. (MEM=5033.7 CPU=0:00:12.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5033.7 CPU=0:00:14.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:02.0 totSessionCpu=0:37:02 mem=4945.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:19.5 real=0:00:03.0 totSessionCpu=0:37:02 mem=4945.7M ***
Starting delay calculation for Setup views
AAE DB initialization (MEM=4821.95 CPU=0:00:00.1 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=4821.95)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Total number of fetched objects 105083
AAE_INFO-618: Total number of nets in the design is 105780,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5008.05 CPU=0:00:25.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5008.05 CPU=0:00:27.3 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4920.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 4920.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=4281.2)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 3474. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 105083. 
Total number of fetched objects 105083
AAE_INFO-618: Total number of nets in the design is 105780,  1.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=4983.82 CPU=0:00:02.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4983.82 CPU=0:00:02.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:38.5 real=0:00:04.0 totSessionCpu=0:37:46 mem=4981.8M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.880  |  0.880  |  2.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      9 (18)      |   -0.719   |      9 (18)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.952%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:01:05.5/0:00:09.3 (7.1), totSession cpu/real = 0:37:48.2/0:14:25.7 (2.6), mem = 5012.3M
**optDesign ... cpu = 0:01:24, real = 0:00:24, mem = 3049.2M, totSessionCpu=0:37:48 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] : totSession cpu/real = 0:37:51.0/0:14:26.0 (2.6), mem = 4313.4M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       624 (unrouted=1, trialRouted=0, noStatus=0, routed=623, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 105156 (unrouted=725, trialRouted=0, noStatus=0, routed=104431, fixed=0, [crossesIlmBoundary=0, tooFewTerms=699, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 623 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one object
    cannot_merge_reason is set for at least one object
    cell_density is set for at least one object
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    inverter_cells is set for at least one object
    primary_delay_corner: wc (default: )
    route_type is set for at least one object
    route_type_override_preferred_routing_layer_effort: none (default: medium)
    target_insertion_delay is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): clkroute (default: default)
      route_type (trunk): clkroute (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     BUFX1 
      Inverters:   {INVX32 INVX16 INVX8 INVX4 INVX2}
      Unblocked area available for placement of any clock cells in power_domain auto-default: 1762196.800um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk/Leaf Routing info:
      Route-type name: clkroute; Top/bottom preferred layer name: METAL5/METAL4; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner wc:setup, late and power domain auto-default:
      Slew time target (leaf):    0.883ns
      Slew time target (trunk):   0.883ns
      Slew time target (top):     0.884ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.221ns
      Buffer max distance: 157.583um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BUFX1, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=157.583um, saturatedSlew=0.619ns, speed=335.283um per ns, cellArea=69.652um^2 per 1000um}
      Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1040.000um, saturatedSlew=0.180ns, speed=6463.642um per ns, cellArea=46.437um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    -----------------------------------------------------------------
    Cell      Instance count    Source         Eligible library cells
    -----------------------------------------------------------------
    pad_in          1           library set    {pad_in}
    -----------------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for wc:setup.late...
    Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
    Clock tree clk has 1 max_capacitance violation.
    Clock tree balancer configuration for skew_group clk/constraint:
      Sources:                     pin clk
      Total number of sinks:       2083
      Delay constrained sinks:     2083
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner wc:setup.late:
      Skew target:                 0.221ns
    
    Clock Tree Violations Report
    ============================
    
    The clock tree has violations that CCOpt may not be able to correct due to the design settings.
    A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
    Consider reviewing your design and relaunching CCOpt.
    
    
    Max Capacitance Violations
    --------------------------
    
    Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (278.200,1790.000), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.019pF.
    
    
    Primary reporting skew groups are:
    skew_group clk/constraint with 2083 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
      misc counts      : r=1, pp=0
      cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
      hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19860.960um, total=42232.160um
    Clock DAG library cell distribution initial state {count}:
       Bufs: BUFX1: 622 
     Logics: pad_in: 1 
    Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
    misc counts      : r=1, pp=0
    cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
    cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
    sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=3.856pF, leaf=4.711pF, total=8.567pF
    wire lengths     : top=0.000um, trunk=23419.460um, leaf=26016.120um, total=49435.580um
    hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19860.960um, total=42232.160um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=12, worst=[0.091ns, 0.087ns, 0.077ns, 0.062ns, 0.053ns, 0.049ns, 0.035ns, 0.031ns, 0.031ns, 0.030ns, ...]} avg=0.049ns sd=0.025ns sum=0.588ns
    Capacitance          : {count=1, worst=[1.019pF]} avg=1.019pF sd=0.000pF sum=1.019pF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.883ns count=260 avg=0.370ns sd=0.212ns min=0.000ns max=0.878ns {190 <= 0.530ns, 55 <= 0.706ns, 10 <= 0.795ns, 3 <= 0.839ns, 2 <= 0.883ns}
    Leaf  : target=0.883ns count=364 avg=0.693ns sd=0.158ns min=0.122ns max=0.974ns {45 <= 0.530ns, 110 <= 0.706ns, 112 <= 0.795ns, 56 <= 0.839ns, 29 <= 0.883ns} {6 <= 0.927ns, 5 <= 0.971ns, 1 <= 1.060ns, 0 <= 1.325ns, 0 > 1.325ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFX1: 622 
   Logics: pad_in: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/constraint: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/constraint: insertion delay [min=2.607, max=3.558, avg=3.118, sd=0.132], skew [0.952 vs 0.221*], 65% {2.969, 3.190} (wid=0.115 ws=0.037) (gid=3.445 gs=0.947)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 624, tested: 624, violation detected: 13, violation ignored (due to small violation): 0, cannot run: 1, attempted: 12, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf              12 [100.0%]           0           0            0                    0 (0.0%)          12 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total             12 [100.0%]           0           0            0                    0 (0.0%)          12 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 12, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
      misc counts      : r=1, pp=0
      cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
      cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
      sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=3.856pF, leaf=4.711pF, total=8.567pF
      wire lengths     : top=0.000um, trunk=23419.460um, leaf=26016.120um, total=49435.580um
      hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19860.960um, total=42232.160um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=12, worst=[0.091ns, 0.087ns, 0.077ns, 0.062ns, 0.053ns, 0.049ns, 0.035ns, 0.031ns, 0.031ns, 0.030ns, ...]} avg=0.049ns sd=0.025ns sum=0.588ns
      Capacitance          : {count=1, worst=[1.019pF]} avg=1.019pF sd=0.000pF sum=1.019pF
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.883ns count=260 avg=0.370ns sd=0.212ns min=0.000ns max=0.878ns {190 <= 0.530ns, 55 <= 0.706ns, 10 <= 0.795ns, 3 <= 0.839ns, 2 <= 0.883ns}
      Leaf  : target=0.883ns count=364 avg=0.693ns sd=0.158ns min=0.122ns max=0.974ns {45 <= 0.530ns, 110 <= 0.706ns, 112 <= 0.795ns, 56 <= 0.839ns, 29 <= 0.883ns} {6 <= 0.927ns, 5 <= 0.971ns, 1 <= 1.060ns, 0 <= 1.325ns, 0 > 1.325ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: BUFX1: 622 
     Logics: pad_in: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/constraint: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/constraint: insertion delay [min=2.607, max=3.558, avg=3.118, sd=0.132], skew [0.952 vs 0.221*], 65% {2.969, 3.190} (wid=0.115 ws=0.037) (gid=3.445 gs=0.947)
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 instances, 0 nets
  Clock tree timing engine global stage delay update for wc:setup.late...
  Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.3 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
    misc counts      : r=1, pp=0
    cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
    cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
    sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=3.856pF, leaf=4.711pF, total=8.567pF
    wire lengths     : top=0.000um, trunk=23419.460um, leaf=26016.120um, total=49435.580um
    hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19860.960um, total=42232.160um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=12, worst=[0.091ns, 0.087ns, 0.077ns, 0.062ns, 0.053ns, 0.049ns, 0.035ns, 0.031ns, 0.031ns, 0.030ns, ...]} avg=0.049ns sd=0.025ns sum=0.588ns
    Capacitance          : {count=1, worst=[1.019pF]} avg=1.019pF sd=0.000pF sum=1.019pF
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.883ns count=260 avg=0.370ns sd=0.212ns min=0.000ns max=0.878ns {190 <= 0.530ns, 55 <= 0.706ns, 10 <= 0.795ns, 3 <= 0.839ns, 2 <= 0.883ns}
    Leaf  : target=0.883ns count=364 avg=0.693ns sd=0.158ns min=0.122ns max=0.974ns {45 <= 0.530ns, 110 <= 0.706ns, 112 <= 0.795ns, 56 <= 0.839ns, 29 <= 0.883ns} {6 <= 0.927ns, 5 <= 0.971ns, 1 <= 1.060ns, 0 <= 1.325ns, 0 > 1.325ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFX1: 622 
   Logics: pad_in: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/constraint: unconstrained
  Skew group summary PRO final:
    skew_group clk/constraint: insertion delay [min=2.607, max=3.558, avg=3.118, sd=0.132], skew [0.952 vs 0.221*], 65% {2.969, 3.190} (wid=0.115 ws=0.037) (gid=3.445 gs=0.947)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       624 (unrouted=0, trialRouted=0, noStatus=0, routed=624, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 105156 (unrouted=725, trialRouted=0, noStatus=0, routed=104431, fixed=0, [crossesIlmBoundary=0, tooFewTerms=699, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:31.2 real=0:00:03.9)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.0)
*** ClockDrv #1 [finish] : cpu/real = 0:00:31.7/0:00:04.1 (7.8), totSession cpu/real = 0:38:22.6/0:14:30.1 (2.6), mem = 6368.0M
**INFO: Start fixing DRV (Mem = 4479.99M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #5 [begin] : totSession cpu/real = 0:38:23.9/0:14:30.3 (2.6), mem = 4480.0M
Info: 27 io nets excluded
Info: 624 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11|    22|    -0.75|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.21|     0.00|       0|       0|       0| 74.95%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.21|     0.00|       3|      18|       0| 74.96%| 0:00:00.0|  5672.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.21|     0.00|       0|       0|       0| 74.96%| 0:00:00.0|  5672.4M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:01.0 mem=5672.4M) ***

*** DrvOpt #5 [finish] : cpu/real = 0:00:05.9/0:00:03.2 (1.8), totSession cpu/real = 0:38:29.8/0:14:33.5 (2.6), mem = 4556.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:38:30 mem=4780.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4838.1MB
Summary Report:
Instances move: 0 (out of 103389 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 4838.1MB
*** Finished refinePlace (0:38:32 mem=4838.1M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:08, real = 0:00:33, mem = 3275.8M, totSessionCpu=0:38:32 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 4557.11M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.14min real=0.08min mem=4557.1M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.206  |  1.206  |  2.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.961%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:00:34, mem = 3260.6M, totSessionCpu=0:38:34 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:38:36 mem=4548.5M ***
*** BuildHoldData #2 [begin] : totSession cpu/real = 0:38:36.3/0:14:36.7 (2.6), mem = 4548.5M
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/opt_timing_graph_Oi4ViT/timingGraph.tgz -dir /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/opt_timing_graph_Oi4ViT -prefix timingGraph'
Done saveTimingGraph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=4964.66)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 105104
AAE_INFO-618: Total number of nets in the design is 105801,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5116.98 CPU=0:00:25.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5116.98 CPU=0:00:26.9 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5117.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 5117.0M)

Executing IPO callback for view pruning ..

Active hold views:
 bc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=4496.65)
Glitch Analysis: View bc -- Total Number of Nets Skipped = 4276. 
Glitch Analysis: View bc -- Total Number of Nets Analyzed = 105104. 
Total number of fetched objects 105104
AAE_INFO-618: Total number of nets in the design is 105801,  23.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5162.1 CPU=0:00:18.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5162.1 CPU=0:00:18.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:55.0 real=0:00:05.0 totSessionCpu=0:39:36 mem=5160.1M)
Done building cte hold timing graph (fixHold) cpu=0:01:00.0 real=0:00:06.0 totSessionCpu=0:39:36 mem=5160.1M ***
Done building hold timer [291340 node(s), 393165 edge(s), 1 view(s)] (fixHold) cpu=0:01:08 real=0:00:10.0 totSessionCpu=0:39:45 mem=5190.6M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/opt_timing_graph_Oi4ViT/timingGraph.tgz -dir /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/opt_timing_graph_Oi4ViT -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:01:10 real=0:00:11.0 totSessionCpu=0:39:46 mem=5434.8M ***
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 113.9 ps, libStdDelay = 40.9 ps, minBufSize = 43904000 (5.0)
*Info: worst delay setup view: wc

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 wc
Hold views included:
 bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.206  |  1.206  |  2.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.836  | -1.836  | -1.409  |
|           TNS (ns):| -3053.7 | -3031.5 | -1439.7 |
|    Violating Paths:|  2101   |  2083   |  2099   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.961%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:25, real = 0:00:48, mem = 3272.9M, totSessionCpu=0:39:49 **
*** BuildHoldData #2 [finish] : cpu/real = 0:01:13.0/0:00:13.1 (5.6), totSession cpu/real = 0:39:49.3/0:14:49.8 (2.7), mem = 4479.8M
*** HoldOpt #1 [begin] : totSession cpu/real = 0:39:49.3/0:14:49.8 (2.7), mem = 4479.8M
*info: Run optDesign holdfix with 16 threads.
Info: 27 io nets excluded
Info: 624 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:01:14 real=0:00:14.0 totSessionCpu=0:39:51 mem=4887.6M density=74.961% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.836| -3053.71|    2101|          0|       0(     0)|   74.96%|   0:00:00.0|  4985.7M|
|   1|  -1.836| -3053.71|    2101|          0|       0(     0)|   74.96%|   0:00:02.0|  5317.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.836| -3053.71|    2101|          0|       0(     0)|   74.96%|   0:00:00.0|  5317.1M|
Dumping Information for Job ...
**WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform -threshold 0' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Type 'man IMPESI-3140' for more detail.

|   1|  -1.792| -2884.53|    2101|       3639|       0(     0)|   77.23%|   0:00:08.0|  5903.1M|
|   2|  -1.715| -2592.09|    2101|       3293|       0(     0)|   79.28%|   0:00:07.0|  6136.5M|
|   3|  -1.715| -2296.43|    2101|       2371|       9(     0)|   80.75%|   0:00:07.0|  6115.5M|
|   4|  -1.715| -2177.43|    2101|       1489|     287(     0)|   81.66%|   0:00:10.0|  6037.5M|
|   5|  -1.715| -2130.96|    2099|        763|     468(     0)|   82.10%|   0:00:09.0|  6139.0M|
|   6|  -1.715| -2114.18|    2098|        369|     565(     0)|   82.30%|   0:00:09.0|  6234.4M|
|   7|  -1.715| -2105.28|    2094|        225|     394(     0)|   82.41%|   0:00:06.0|  6209.4M|
|   8|  -1.715| -2100.83|    2092|        110|     260(     0)|   82.47%|   0:00:03.0|  6206.4M|
|   9|  -1.715| -2096.71|    2084|         80|     129(     0)|   82.51%|   0:00:03.0|  6189.4M|
|  10|  -1.715| -2094.15|    2076|         62|      30(     0)|   82.55%|   0:00:02.0|  6265.7M|
|  11|  -1.715| -2092.41|    2076|         47|       8(     0)|   82.58%|   0:00:01.0|  6265.7M|
|  12|  -1.715| -2090.81|    2073|         37|      12(     0)|   82.60%|   0:00:01.0|  6265.7M|
|  13|  -1.715| -2089.50|    2070|         27|       4(     0)|   82.61%|   0:00:01.0|  6265.7M|
|  14|  -1.715| -2088.77|    2069|         21|       4(     0)|   82.63%|   0:00:02.0|  6265.7M|
|  15|  -1.715| -2088.25|    2068|         18|       1(     0)|   82.64%|   0:00:00.0|  6265.7M|
|  16|  -1.715| -2087.81|    2068|         15|       0(     0)|   82.65%|   0:00:01.0|  6265.7M|
|  17|  -1.715| -2087.44|    2068|         12|       0(     0)|   82.66%|   0:00:01.0|  6265.7M|
|  18|  -1.715| -2087.21|    2066|         10|       0(     0)|   82.66%|   0:00:01.0|  6265.7M|
|  19|  -1.715| -2087.03|    2066|          8|       0(     0)|   82.67%|   0:00:01.0|  6265.7M|
|  20|  -1.715| -2086.91|    2065|          7|       0(     0)|   82.67%|   0:00:01.0|  6265.7M|
|  21|  -1.715| -2086.84|    2064|          6|       0(     0)|   82.68%|   0:00:01.0|  6265.7M|
|  22|  -1.715| -2086.78|    2064|          5|       0(     0)|   82.68%|   0:00:01.0|  6265.7M|
|  23|  -1.715| -2086.73|    2064|          4|       0(     0)|   82.68%|   0:00:00.0|  6265.7M|
|  24|  -1.715| -2086.67|    2064|          6|       0(     0)|   82.68%|   0:00:01.0|  6265.7M|
|  25|  -1.715| -2086.60|    2064|          3|       0(     0)|   82.69%|   0:00:01.0|  6265.7M|
|  26|  -1.715| -2086.53|    2063|          3|       0(     0)|   82.69%|   0:00:01.0|  6265.7M|
|  27|  -1.715| -2086.53|    2063|          2|       0(     0)|   82.69%|   0:00:01.0|  6265.7M|
|  28|  -1.715| -2086.53|    2063|          0|       0(     0)|   82.69%|   0:00:01.0|  6265.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 12632 cells added for Phase I
*info:    Total 2171 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.715| -2086.53|    2063|          0|       0(     0)|   82.69%|   0:00:00.0|  6265.7M|
|   1|  -1.715| -2085.07|    2061|         13|       0(     0)|   82.70%|   0:00:13.0|  6257.7M|
|   2|  -1.715| -2084.77|    2061|          6|       0(     0)|   82.70%|   0:00:02.0|  6257.7M|
|   3|  -1.715| -2084.53|    2061|          4|       0(     0)|   82.70%|   0:00:01.0|  6257.7M|
|   4|  -1.715| -2084.29|    2061|          4|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
|   5|  -1.715| -2084.08|    2060|          4|       0(     0)|   82.71%|   0:00:00.0|  6257.7M|
|   6|  -1.715| -2083.95|    2060|          3|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
|   7|  -1.715| -2083.87|    2060|          1|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
|   8|  -1.715| -2083.79|    2060|          1|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
|   9|  -1.715| -2083.77|    2060|          1|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
|  10|  -1.715| -2083.77|    2060|          0|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 37 cells added for Phase II


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 54877 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info: 52523 net(s): Could not be fixed because of no legal loc.
*info:    41 net(s): Could not be fixed because of DRV degradation.
*info:  1472 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:   607 net(s): Could not be fixed because of routing congestion.
*info:    17 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:    45 net(s): Could not be fixed because of DRV degradation.
*info:   143 net(s): Could not be fixed because of hold view DRV degradation.
*info:   294 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:  1249 net(s): Could not be fixed because of hold slack degradation.
*info: 40875 net(s): Could not be fixed because of no valid cell for resizing.
*info:    17 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:16:29 real=0:02:01 totSessionCpu=0:55:05 mem=6257.7M density=82.713% ***

*info:
*info: Added a total of 12669 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:        12669 cells of type 'BUFX1' used
*info:
*info: Total 2171 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:16:29 real=0:02:01 totSessionCpu=0:55:05 mem=6257.7M density=82.713%) ***
**INFO: total 14985 insts, 0 nets marked don't touch
**INFO: total 14985 insts, 0 nets marked don't touch DB property
**INFO: total 14985 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:15:16.5/0:01:48.2 (8.5), totSession cpu/real = 0:55:05.8/0:16:38.0 (3.3), mem = 4676.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:55:06 mem=4900.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 4959.8MB
Summary Report:
Instances move: 0 (out of 116058 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 4959.8MB
*** Finished refinePlace (0:55:08 mem=4959.8M) ***
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:18:44, real = 0:02:38, mem = 3321.8M, totSessionCpu=0:55:09 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:00, mem=4675.38M, totSessionCpu=0:55:10).
**optDesign ... cpu = 0:18:46, real = 0:02:38, mem = 3324.6M, totSessionCpu=0:55:10 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.022 ns

Start Layer Assignment ...
WNS(-0.022ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 8 cadidates out of 118470.
Total Assign Layers on 0 Nets (cpu 0:00:00.5).
GigaOpt: setting up router preferences
GigaOpt: 160 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 3535 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.022 ns

Start Layer Assignment ...
WNS(-0.022ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 26 cadidates out of 118470.
Total Assign Layers on 0 Nets (cpu 0:00:00.6).
GigaOpt: setting up router preferences
GigaOpt: 90 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 3535 (3.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  | -0.009  |
|           TNS (ns):| -0.045  | -0.025  | -0.020  |
|    Violating Paths:|    7    |    3    |    4    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.713%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:18:52, real = 0:02:41, mem = 3278.7M, totSessionCpu=0:55:16 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
**INFO: Skipping refine place as design is in placed state
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 18473
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 18473
*** EcoRoute #1 [begin] : totSession cpu/real = 0:55:16.3/0:16:43.6 (3.3), mem = 4633.4M

globalDetailRoute

#Start globalDetailRoute on Thu Dec  1 21:23:11 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h0 of net h0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h1 of net h1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h2 of net h2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h3 of net h3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h4 of net h4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h5 of net h5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h6 of net h6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h7 of net h7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d0 of net d0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d1 of net d1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d2 of net d2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d3 of net d3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d4 of net d4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d5 of net d5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d6 of net d6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d7 of net d7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/bf of net bf because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/do0 of net do0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1837.04000 1832.00000 ).
#WARNING (NRDB-856)   around ( 278.20050 1790.00000 ) of NET clk on LAYER METAL6 is off X minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 278.20050 1790.00000 ) of NET clk on LAYER METAL5 is off X minimum feature grid (0.00500).
#num needed restored net=0
#need_extraction net=0 (total=118470)
#WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d2 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d3 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d4 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d5 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d6 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d7 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Processed 14901/0 dirty instances, 22630/103 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(14861 insts marked dirty, reset pre-exisiting dirty flag on 15006 insts, 0 nets marked need extraction)
#NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 726 (skipped).
#Total number of routable nets = 117744.
#Total number of nets in the design = 118470.
#19091 routable nets do not have any wires.
#98653 routable nets have routed wires.
#19091 nets will be global routed.
#55 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#818 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 16 threads.
#Start routing data preparation on Thu Dec  1 21:23:12 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 118468 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3092.74 (MB), peak = 6029.43 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3094.78 (MB), peak = 6029.43 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Dec  1 21:23:14 2022
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 6.56 (MB)
#Total memory = 3094.78 (MB)
#Peak memory = 6029.43 (MB)
#
#
#Start global routing on Thu Dec  1 21:23:14 2022
#
#
#Start global routing initialization on Thu Dec  1 21:23:14 2022
#
#Number of eco nets is 11680
#
#Start global routing data preparation on Thu Dec  1 21:23:14 2022
#
#Start routing resource analysis on Thu Dec  1 21:23:15 2022
#
#Routing resource analysis is done on Thu Dec  1 21:23:15 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H          83        3188       47742    96.19%
#  METAL2         V         291        2989       47742    44.78%
#  METAL3         H        1020        2251       47742    34.54%
#  METAL4         V         956        2324       47742    44.23%
#  METAL5         H        1349        1922       47742    44.06%
#  --------------------------------------------------------------
#  Total                   3699      77.40%      238710    52.76%
#
#  250 nets (0.21%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Dec  1 21:23:15 2022
#
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3104.29 (MB), peak = 6029.43 (MB)
#
#
#Global routing initialization is done on Thu Dec  1 21:23:15 2022
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3105.00 (MB), peak = 6029.43 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3128.67 (MB), peak = 6029.43 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3132.26 (MB), peak = 6029.43 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:14, elapsed time = 00:00:06, memory = 3137.28 (MB), peak = 6029.43 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 726 (skipped).
#Total number of routable nets = 117744.
#Total number of nets in the design = 118470.
#
#117744 routable nets have routed wires.
#55 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#818 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 55           19036  
#------------------------------------------------
#        Total                 55           19036  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                250          623            623          116871  
#----------------------------------------------------------------------------
#        Total                250          623            623          116871  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  METAL2     5188(19.5%)    301(1.13%)      3(0.01%)   (20.6%)
#  METAL3      645(2.00%)     17(0.05%)      0(0.00%)   (2.06%)
#  METAL4     1274(4.78%)     30(0.11%)      0(0.00%)   (4.90%)
#  METAL5      116(0.43%)      0(0.00%)      0(0.00%)   (0.43%)
#  ------------------------------------------------------------
#     Total   7223(6.44%)    348(0.31%)      3(0.00%)   (6.75%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.69% H + 6.06% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 5660755 um.
#Total half perimeter of net bounding box = 5266099 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 945435 um.
#Total wire length on LAYER METAL3 = 1436036 um.
#Total wire length on LAYER METAL4 = 2119720 um.
#Total wire length on LAYER METAL5 = 1159563 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 719206
#Up-Via Summary (total 719206):
#           
#-----------------------
# METAL1         333181
# METAL2         254637
# METAL3          96620
# METAL4          34768
#-----------------------
#                719206 
#
#Max overcon = 5 tracks.
#Total overcon = 6.79%.
#Worst layer Gcell overcon rate = 4.99%.
#
#Global routing statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:12
#Increased memory = 42.05 (MB)
#Total memory = 3136.83 (MB)
#Peak memory = 6029.43 (MB)
#
#Finished global routing on Thu Dec  1 21:23:26 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3133.72 (MB), peak = 6029.43 (MB)
#Start Track Assignment.
#Done with 21888 horizontal wires in 7 hboxes and 20699 vertical wires in 7 hboxes.
#Done with 3669 horizontal wires in 7 hboxes and 2330 vertical wires in 7 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 5649493 um.
#Total half perimeter of net bounding box = 5266099 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 945601 um.
#Total wire length on LAYER METAL3 = 1432218 um.
#Total wire length on LAYER METAL4 = 2113876 um.
#Total wire length on LAYER METAL5 = 1157798 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 719206
#Up-Via Summary (total 719206):
#           
#-----------------------
# METAL1         333181
# METAL2         254637
# METAL3          96620
# METAL4          34768
#-----------------------
#                719206 
#
#cpu time = 00:00:11, elapsed time = 00:00:05, memory = 3129.90 (MB), peak = 6029.43 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:20
#Increased memory = 44.38 (MB)
#Total memory = 3132.47 (MB)
#Peak memory = 6029.43 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.1% of the total area was rechecked for DRC, and 60.0% required routing.
#   number of violations = 8552
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CShort      Mar   Totals
#	METAL1        1        0        0        0        0        0        1
#	METAL2     1227        6     4415       12        0      172     5832
#	METAL3      391        0     1731        0        0       15     2137
#	METAL4      117        0      285        0        2       25      429
#	METAL5       24        0      129        0        0        0      153
#	Totals     1760        6     6560       12        2      212     8552
#14861 out of 117131 instances (12.7%) need to be verified(marked ipoed), dirty area = 5.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 8552
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CShort      Mar   Totals
#	METAL1        1        0        0        0        0        0        1
#	METAL2     1227        6     4415       12        0      172     5832
#	METAL3      391        0     1731        0        0       15     2137
#	METAL4      117        0      285        0        2       25      429
#	METAL5       24        0      129        0        0        0      153
#	Totals     1760        6     6560       12        2      212     8552
#cpu time = 00:04:56, elapsed time = 00:00:20, memory = 3178.94 (MB), peak = 6029.43 (MB)
#start 1st optimization iteration ...
#    completing 10% with 7993 violations
#    elapsed time = 00:00:02, memory = 4218.01 (MB)
#    completing 20% with 5917 violations
#    elapsed time = 00:00:09, memory = 5387.25 (MB)
#    completing 30% with 5795 violations
#    elapsed time = 00:00:10, memory = 5384.09 (MB)
#    completing 40% with 4891 violations
#    elapsed time = 00:00:18, memory = 5385.30 (MB)
#    completing 50% with 4564 violations
#    elapsed time = 00:00:21, memory = 5384.82 (MB)
#    completing 60% with 4112 violations
#    elapsed time = 00:00:23, memory = 5385.45 (MB)
#    completing 70% with 3112 violations
#    elapsed time = 00:00:29, memory = 5385.51 (MB)
#    completing 80% with 3131 violations
#    elapsed time = 00:00:30, memory = 5383.50 (MB)
#    completing 90% with 2356 violations
#    elapsed time = 00:00:37, memory = 5384.62 (MB)
#    completing 100% with 2483 violations
#    elapsed time = 00:00:40, memory = 5380.64 (MB)
#   number of violations = 2483
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CShort      Mar   Totals
#	METAL1        0        0        0        0        0        0        0
#	METAL2       77        2       98        4        0        2      183
#	METAL3      272        0      529        0        0        8      809
#	METAL4      182        0      912        0        3       88     1185
#	METAL5       41        0      265        0        0        0      306
#	Totals      572        2     1804        4        3       98     2483
#cpu time = 00:08:31, elapsed time = 00:00:40, memory = 3183.92 (MB), peak = 6029.43 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1396
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CShort      Mar   Totals
#	METAL1        0        0        0        0        0        0        0
#	METAL2       26        1       30        3        0        2       62
#	METAL3      146        0      254        0        0        2      402
#	METAL4      118        0      583        0        1       48      750
#	METAL5       29        0      153        0        0        0      182
#	Totals      319        1     1020        3        1       52     1396
#cpu time = 00:04:07, elapsed time = 00:01:24, memory = 3189.69 (MB), peak = 6029.43 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1141
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2       15       27        0        0       42
#	METAL3       98      208        0        4      310
#	METAL4       88      480        1       55      624
#	METAL5       24      141        0        0      165
#	Totals      225      856        1       59     1141
#cpu time = 00:01:56, elapsed time = 00:00:42, memory = 3183.94 (MB), peak = 6029.43 (MB)
#start 4th optimization iteration ...
#   number of violations = 926
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CShort      Mar   Totals
#	METAL1        0        0        0        1        0        1
#	METAL2       14       32        1        0        0       47
#	METAL3       58      179        0        0        3      240
#	METAL4       65      382        0        1       34      482
#	METAL5       15      141        0        0        0      156
#	Totals      152      734        1        2       37      926
#cpu time = 00:01:58, elapsed time = 00:00:36, memory = 3182.63 (MB), peak = 6029.43 (MB)
#start 5th optimization iteration ...
#   number of violations = 733
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2       13       19        0       32
#	METAL3       52      152        0      204
#	METAL4       47      292       28      367
#	METAL5       15      115        0      130
#	Totals      127      578       28      733
#cpu time = 00:02:06, elapsed time = 00:00:43, memory = 3184.21 (MB), peak = 6029.43 (MB)
#start 6th optimization iteration ...
#   number of violations = 745
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        7       14        0        0       21
#	METAL3       65      159        0        3      227
#	METAL4       54      304        1       27      386
#	METAL5       19       92        0        0      111
#	Totals      145      569        1       30      745
#cpu time = 00:02:36, elapsed time = 00:01:13, memory = 3186.19 (MB), peak = 6029.43 (MB)
#start 7th optimization iteration ...
#   number of violations = 656
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        9        8        0        0       17
#	METAL3       44      117        0        2      163
#	METAL4       66      280        4       31      381
#	METAL5       19       76        0        0       95
#	Totals      138      481        4       33      656
#cpu time = 00:02:44, elapsed time = 00:01:24, memory = 3187.56 (MB), peak = 6029.43 (MB)
#start 8th optimization iteration ...
#   number of violations = 641
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        8        8        0       16
#	METAL3       53      108        1      162
#	METAL4       63      285       26      374
#	METAL5       15       74        0       89
#	Totals      139      475       27      641
#cpu time = 00:01:29, elapsed time = 00:00:33, memory = 3180.68 (MB), peak = 6029.43 (MB)
#start 9th optimization iteration ...
#   number of violations = 675
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        8       11        0        0       19
#	METAL3       37      100        0        1      138
#	METAL4       65      307        2       26      400
#	METAL5       21       97        0        0      118
#	Totals      131      515        2       27      675
#cpu time = 00:01:22, elapsed time = 00:00:35, memory = 3179.85 (MB), peak = 6029.43 (MB)
#start 10th optimization iteration ...
#   number of violations = 636
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CShort      Mar   Totals
#	METAL1        0        0        0        0        0        0
#	METAL2        5       12        1        0        1       19
#	METAL3       24       84        0        0        1      109
#	METAL4       50      298        0        2       33      383
#	METAL5       21      104        0        0        0      125
#	Totals      100      498        1        2       35      636
#cpu time = 00:01:42, elapsed time = 00:00:55, memory = 3178.94 (MB), peak = 6029.43 (MB)
#start 11th optimization iteration ...
#   number of violations = 605
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CShort      Mar   Totals
#	METAL1        0        0        0        1        0        1
#	METAL2       10       11        1        0        0       22
#	METAL3       30       76        0        0        1      107
#	METAL4       51      293        0        1       34      379
#	METAL5       13       83        0        0        0       96
#	Totals      104      463        1        2       35      605
#cpu time = 00:02:38, elapsed time = 00:01:33, memory = 3183.34 (MB), peak = 6029.43 (MB)
#start 12th optimization iteration ...
#   number of violations = 590
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        6       12        1       19
#	METAL3       27       80        0      107
#	METAL4       39      293       32      364
#	METAL5       18       82        0      100
#	Totals       90      467       33      590
#cpu time = 00:02:53, elapsed time = 00:01:38, memory = 3184.54 (MB), peak = 6029.43 (MB)
#start 13th optimization iteration ...
#   number of violations = 588
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        4        4        2        0       10
#	METAL3       30       76        0        0      106
#	METAL4       52      286        0       28      366
#	METAL5       22       84        0        0      106
#	Totals      108      450        2       28      588
#cpu time = 00:03:46, elapsed time = 00:02:05, memory = 3185.12 (MB), peak = 6029.43 (MB)
#start 14th optimization iteration ...
#   number of violations = 561
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        2        5        0        0        7
#	METAL3       19       55        0        0       74
#	METAL4       49      306        2       29      386
#	METAL5       20       74        0        0       94
#	Totals       90      440        2       29      561
#cpu time = 00:02:01, elapsed time = 00:01:06, memory = 3182.24 (MB), peak = 6029.43 (MB)
#start 15th optimization iteration ...
#   number of violations = 524
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CShort      Mar   Totals
#	METAL1        0        0        0        0        0        0
#	METAL2        8       19        1        0        0       28
#	METAL3       37       74        0        0        0      111
#	METAL4       32      251        0        1       19      303
#	METAL5       12       70        0        0        0       82
#	Totals       89      414        1        1       19      524
#cpu time = 00:00:55, elapsed time = 00:00:24, memory = 3179.65 (MB), peak = 6029.43 (MB)
#start 16th optimization iteration ...
#   number of violations = 453
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        6        5        0       11
#	METAL3       20       57        0       77
#	METAL4       29      237       22      288
#	METAL5       15       62        0       77
#	Totals       70      361       22      453
#cpu time = 00:01:41, elapsed time = 00:00:51, memory = 3176.57 (MB), peak = 6029.43 (MB)
#start 17th optimization iteration ...
#   number of violations = 480
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        1        9        0       10
#	METAL3       26       66        0       92
#	METAL4       27      239       29      295
#	METAL5       11       72        0       83
#	Totals       65      386       29      480
#cpu time = 00:01:35, elapsed time = 00:01:01, memory = 3179.38 (MB), peak = 6029.43 (MB)
#start 18th optimization iteration ...
#   number of violations = 479
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        3       10        0       13
#	METAL3       20       68        3       91
#	METAL4       31      264       15      310
#	METAL5       11       54        0       65
#	Totals       65      396       18      479
#cpu time = 00:01:45, elapsed time = 00:00:55, memory = 3182.26 (MB), peak = 6029.43 (MB)
#start 19th optimization iteration ...
#   number of violations = 425
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        3        9        0        0       12
#	METAL3       16       39        0        0       55
#	METAL4       38      220        1       22      281
#	METAL5       11       66        0        0       77
#	Totals       68      334        1       22      425
#cpu time = 00:02:07, elapsed time = 00:01:12, memory = 3181.76 (MB), peak = 6029.43 (MB)
#start 20th optimization iteration ...
#   number of violations = 433
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        3        3        0        6
#	METAL3       19       56        0       75
#	METAL4       32      230       25      287
#	METAL5        7       58        0       65
#	Totals       61      347       25      433
#cpu time = 00:01:24, elapsed time = 00:00:49, memory = 3181.98 (MB), peak = 6029.43 (MB)
#start 21th optimization iteration ...
#   number of violations = 374
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        3        3        0        6
#	METAL3       18       36        0       54
#	METAL4       21      210       19      250
#	METAL5        9       55        0       64
#	Totals       51      304       19      374
#cpu time = 00:01:15, elapsed time = 00:00:38, memory = 3180.39 (MB), peak = 6029.43 (MB)
#start 22th optimization iteration ...
#   number of violations = 354
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        1        3        0        0        4
#	METAL3       10       32        0        1       43
#	METAL4       18      209        2       19      248
#	METAL5       10       49        0        0       59
#	Totals       39      293        2       20      354
#cpu time = 00:00:54, elapsed time = 00:00:29, memory = 3178.95 (MB), peak = 6029.43 (MB)
#start 23th optimization iteration ...
#   number of violations = 355
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        3        1        0        0        4
#	METAL3        8       49        0        2       59
#	METAL4       15      195        1       15      226
#	METAL5       12       54        0        0       66
#	Totals       38      299        1       17      355
#cpu time = 00:01:13, elapsed time = 00:00:37, memory = 3178.68 (MB), peak = 6029.43 (MB)
#start 24th optimization iteration ...
#   number of violations = 343
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        2        1        0        0        3
#	METAL3       17       25        0        0       42
#	METAL4       26      185        1       16      228
#	METAL5       14       56        0        0       70
#	Totals       59      267        1       16      343
#cpu time = 00:01:10, elapsed time = 00:00:37, memory = 3179.04 (MB), peak = 6029.43 (MB)
#start 25th optimization iteration ...
#   number of violations = 300
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        1        1        0        2
#	METAL3       12       25        1       38
#	METAL4       24      159       22      205
#	METAL5        8       47        0       55
#	Totals       45      232       23      300
#cpu time = 00:00:57, elapsed time = 00:00:30, memory = 3180.48 (MB), peak = 6029.43 (MB)
#start 26th optimization iteration ...
#   number of violations = 282
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        1        2        0        3
#	METAL3        5       16        0       21
#	METAL4       23      153       21      197
#	METAL5        6       55        0       61
#	Totals       35      226       21      282
#cpu time = 00:00:53, elapsed time = 00:00:31, memory = 3177.35 (MB), peak = 6029.43 (MB)
#start 27th optimization iteration ...
#   number of violations = 294
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        5        2        1        0        8
#	METAL3        8       19        0        1       28
#	METAL4       16      167        0       21      204
#	METAL5        6       48        0        0       54
#	Totals       35      236        1       22      294
#cpu time = 00:00:38, elapsed time = 00:00:20, memory = 3178.71 (MB), peak = 6029.43 (MB)
#start 28th optimization iteration ...
#   number of violations = 289
#
#    By Layer and Type :
#	         MetSpc    Short     Loop      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        1        5        1        0        7
#	METAL3        7       19        0        1       27
#	METAL4       18      160        0       15      193
#	METAL5       11       51        0        0       62
#	Totals       37      235        1       16      289
#cpu time = 00:00:46, elapsed time = 00:00:24, memory = 3180.54 (MB), peak = 6029.43 (MB)
#start 29th optimization iteration ...
#   number of violations = 292
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        2        3        0        0        5
#	METAL3        6       19        0        0       25
#	METAL4       16      164        1       18      199
#	METAL5        5       58        0        0       63
#	Totals       29      244        1       18      292
#cpu time = 00:00:47, elapsed time = 00:00:24, memory = 3179.46 (MB), peak = 6029.43 (MB)
#start 30th optimization iteration ...
#   number of violations = 303
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        0        5        0        5
#	METAL3        9       21        1       31
#	METAL4       19      171       19      209
#	METAL5        9       49        0       58
#	Totals       37      246       20      303
#cpu time = 00:00:59, elapsed time = 00:00:34, memory = 3180.76 (MB), peak = 6029.43 (MB)
#start 31th optimization iteration ...
#   number of violations = 304
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        0        3        0        3
#	METAL3        6       28        1       35
#	METAL4       31      165       14      210
#	METAL5       11       45        0       56
#	Totals       48      241       15      304
#cpu time = 00:01:16, elapsed time = 00:00:45, memory = 3178.64 (MB), peak = 6029.43 (MB)
#start 32th optimization iteration ...
#   number of violations = 352
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        1        4        0        0        5
#	METAL3       15       34        0        1       50
#	METAL4       36      198        1       12      247
#	METAL5        7       43        0        0       50
#	Totals       59      279        1       13      352
#cpu time = 00:00:59, elapsed time = 00:00:29, memory = 3178.30 (MB), peak = 6029.43 (MB)
#start 33th optimization iteration ...
#   number of violations = 321
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        1        2        0        3
#	METAL3       16       24        0       40
#	METAL4       30      178       13      221
#	METAL5       10       47        0       57
#	Totals       57      251       13      321
#cpu time = 00:01:11, elapsed time = 00:00:35, memory = 3179.80 (MB), peak = 6029.43 (MB)
#start 34th optimization iteration ...
#   number of violations = 310
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        4        3        0        7
#	METAL3        7       20        0       27
#	METAL4       21      186       20      227
#	METAL5        4       45        0       49
#	Totals       36      254       20      310
#cpu time = 00:01:02, elapsed time = 00:00:29, memory = 3179.52 (MB), peak = 6029.43 (MB)
#start 35th optimization iteration ...
#   number of violations = 313
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        3        3        0        6
#	METAL3       11       23        0       34
#	METAL4       31      177       21      229
#	METAL5        5       39        0       44
#	Totals       50      242       21      313
#cpu time = 00:00:46, elapsed time = 00:00:22, memory = 3181.85 (MB), peak = 6029.43 (MB)
#start 36th optimization iteration ...
#   number of violations = 287
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        2        0        0        2
#	METAL3        8       26        0        0       34
#	METAL4       22      164        3       13      202
#	METAL5        7       42        0        0       49
#	Totals       37      234        3       13      287
#cpu time = 00:01:31, elapsed time = 00:00:50, memory = 3181.40 (MB), peak = 6029.43 (MB)
#start 37th optimization iteration ...
#   number of violations = 302
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        1        2        0        0        3
#	METAL3       16       22        0        0       38
#	METAL4       23      170        1       21      215
#	METAL5        8       38        0        0       46
#	Totals       48      232        1       21      302
#cpu time = 00:01:23, elapsed time = 00:00:47, memory = 3180.22 (MB), peak = 6029.43 (MB)
#start 38th optimization iteration ...
#   number of violations = 281
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        0        0        0        0
#	METAL3        9       31        0       40
#	METAL4       21      164       11      196
#	METAL5        8       37        0       45
#	Totals       38      232       11      281
#cpu time = 00:01:28, elapsed time = 00:00:53, memory = 3183.90 (MB), peak = 6029.43 (MB)
#start 39th optimization iteration ...
#   number of violations = 285
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        0        1        0        1
#	METAL3        6       19        1       26
#	METAL4       18      168       16      202
#	METAL5       10       46        0       56
#	Totals       34      234       17      285
#cpu time = 00:01:28, elapsed time = 00:00:53, memory = 3180.52 (MB), peak = 6029.43 (MB)
#start 40th optimization iteration ...
#   number of violations = 289
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        4        8        0        0       12
#	METAL3        4       24        0        0       28
#	METAL4       18      165        1       16      200
#	METAL5       10       39        0        0       49
#	Totals       36      236        1       16      289
#cpu time = 00:01:36, elapsed time = 00:01:02, memory = 3181.31 (MB), peak = 6029.43 (MB)
#start 41th optimization iteration ...
#   number of violations = 252
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        0        0        0        0
#	METAL3        4       23        0        0       27
#	METAL4       20      140        1       14      175
#	METAL5        9       41        0        0       50
#	Totals       33      204        1       14      252
#cpu time = 00:00:47, elapsed time = 00:00:24, memory = 3177.45 (MB), peak = 6029.43 (MB)
#start 42th optimization iteration ...
#   number of violations = 250
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        0        0        0        0
#	METAL3        7       19        0       26
#	METAL4       25      137       15      177
#	METAL5        9       38        0       47
#	Totals       41      194       15      250
#cpu time = 00:00:52, elapsed time = 00:00:31, memory = 3178.36 (MB), peak = 6029.43 (MB)
#start 43th optimization iteration ...
#   number of violations = 238
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        0        0        0        0
#	METAL3        5       14        1       20
#	METAL4       19      142       13      174
#	METAL5        7       37        0       44
#	Totals       31      193       14      238
#cpu time = 00:00:57, elapsed time = 00:00:35, memory = 3177.28 (MB), peak = 6029.43 (MB)
#start 44th optimization iteration ...
#   number of violations = 227
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        0        2        0        2
#	METAL3        0       17        0       17
#	METAL4       16      135       11      162
#	METAL5        9       37        0       46
#	Totals       25      191       11      227
#cpu time = 00:00:48, elapsed time = 00:00:23, memory = 3176.75 (MB), peak = 6029.43 (MB)
#start 45th optimization iteration ...
#   number of violations = 207
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        2        2        0        0        4
#	METAL3        6       14        0        0       20
#	METAL4       12      124        1        6      143
#	METAL5        6       34        0        0       40
#	Totals       26      174        1        6      207
#cpu time = 00:01:00, elapsed time = 00:00:23, memory = 3184.05 (MB), peak = 6029.43 (MB)
#start 46th optimization iteration ...
#   number of violations = 202
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        2        0        0        2
#	METAL3        5       17        0        0       22
#	METAL4       19      116        1        7      143
#	METAL5        4       31        0        0       35
#	Totals       28      166        1        7      202
#cpu time = 00:00:41, elapsed time = 00:00:22, memory = 3179.09 (MB), peak = 6029.43 (MB)
#start 47th optimization iteration ...
#   number of violations = 214
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        1        4        0        0        5
#	METAL3        5       11        0        0       16
#	METAL4       23      117        1       12      153
#	METAL5        6       34        0        0       40
#	Totals       35      166        1       12      214
#cpu time = 00:00:45, elapsed time = 00:00:26, memory = 3179.17 (MB), peak = 6029.43 (MB)
#start 48th optimization iteration ...
#   number of violations = 197
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        2        2        0        0        4
#	METAL3        4       13        0        0       17
#	METAL4       15      112        1       12      140
#	METAL5        5       31        0        0       36
#	Totals       26      158        1       12      197
#cpu time = 00:00:50, elapsed time = 00:00:26, memory = 3180.94 (MB), peak = 6029.43 (MB)
#start 49th optimization iteration ...
#   number of violations = 197
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        1        1        0        0        2
#	METAL3        4       12        0        1       17
#	METAL4       15      112        1        9      137
#	METAL5        6       35        0        0       41
#	Totals       26      160        1       10      197
#cpu time = 00:00:51, elapsed time = 00:00:29, memory = 3178.20 (MB), peak = 6029.43 (MB)
#start 50th optimization iteration ...
#   number of violations = 192
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        2        0        0        2
#	METAL3        1       10        0        0       11
#	METAL4       15      110        2        9      136
#	METAL5        7       36        0        0       43
#	Totals       23      158        2        9      192
#cpu time = 00:00:42, elapsed time = 00:00:23, memory = 3183.55 (MB), peak = 6029.43 (MB)
#start 51th optimization iteration ...
#   number of violations = 189
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        2        0        0        2
#	METAL3        4        9        0        0       13
#	METAL4       13      118        1        8      140
#	METAL5        6       28        0        0       34
#	Totals       23      157        1        8      189
#cpu time = 00:00:41, elapsed time = 00:00:21, memory = 3177.86 (MB), peak = 6029.43 (MB)
#start 52th optimization iteration ...
#   number of violations = 192
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        3        0        0        3
#	METAL3        4       10        0        1       15
#	METAL4        9      110        2       12      133
#	METAL5        7       34        0        0       41
#	Totals       20      157        2       13      192
#cpu time = 00:00:33, elapsed time = 00:00:15, memory = 3178.98 (MB), peak = 6029.43 (MB)
#start 53th optimization iteration ...
#   number of violations = 187
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        2        0        0        2
#	METAL3        2       12        0        0       14
#	METAL4       14      103        1        9      127
#	METAL5        7       37        0        0       44
#	Totals       23      154        1        9      187
#cpu time = 00:00:42, elapsed time = 00:00:20, memory = 3178.80 (MB), peak = 6029.43 (MB)
#start 54th optimization iteration ...
#   number of violations = 198
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        1        2        0        0        3
#	METAL3        3       12        0        0       15
#	METAL4        9      120        1        8      138
#	METAL5        7       35        0        0       42
#	Totals       20      169        1        8      198
#cpu time = 00:00:41, elapsed time = 00:00:24, memory = 3179.70 (MB), peak = 6029.43 (MB)
#start 55th optimization iteration ...
#   number of violations = 189
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        1        2        0        0        3
#	METAL3        4       11        0        0       15
#	METAL4       13      112        1        9      135
#	METAL5        4       32        0        0       36
#	Totals       22      157        1        9      189
#cpu time = 00:00:35, elapsed time = 00:00:19, memory = 3182.43 (MB), peak = 6029.43 (MB)
#start 56th optimization iteration ...
#   number of violations = 199
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        3        0        0        3
#	METAL3        3        9        0        0       12
#	METAL4       12      122        1       10      145
#	METAL5        5       34        0        0       39
#	Totals       20      168        1       10      199
#cpu time = 00:00:44, elapsed time = 00:00:27, memory = 3183.74 (MB), peak = 6029.43 (MB)
#start 57th optimization iteration ...
#   number of violations = 205
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        2        0        0        2
#	METAL3        3       10        0        0       13
#	METAL4       15      116        2       11      144
#	METAL5        5       41        0        0       46
#	Totals       23      169        2       11      205
#cpu time = 00:00:32, elapsed time = 00:00:21, memory = 3178.11 (MB), peak = 6029.43 (MB)
#start 58th optimization iteration ...
#   number of violations = 191
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        2        0        0        2
#	METAL3        6       13        0        0       19
#	METAL4       13      106        2        9      130
#	METAL5        6       34        0        0       40
#	Totals       25      155        2        9      191
#cpu time = 00:00:36, elapsed time = 00:00:23, memory = 3182.24 (MB), peak = 6029.43 (MB)
#start 59th optimization iteration ...
#   number of violations = 180
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        3        0        0        3
#	METAL3        2       10        0        0       12
#	METAL4        9      106        1        9      125
#	METAL5        4       36        0        0       40
#	Totals       15      155        1        9      180
#cpu time = 00:00:30, elapsed time = 00:00:17, memory = 3177.98 (MB), peak = 6029.43 (MB)
#start 60th optimization iteration ...
#   number of violations = 182
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        3        0        0        3
#	METAL3        2       12        0        0       14
#	METAL4        9      102        1        9      121
#	METAL5        5       39        0        0       44
#	Totals       16      156        1        9      182
#cpu time = 00:00:30, elapsed time = 00:00:18, memory = 3177.93 (MB), peak = 6029.43 (MB)
#start 61th optimization iteration ...
#   number of violations = 168
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        2        0        0        2
#	METAL3        1       12        0        0       13
#	METAL4       12       97        1       10      120
#	METAL5        3       30        0        0       33
#	Totals       16      141        1       10      168
#cpu time = 00:00:39, elapsed time = 00:00:22, memory = 3177.59 (MB), peak = 6029.43 (MB)
#start 62th optimization iteration ...
#   number of violations = 169
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        1        0        0        1
#	METAL3        0       11        0        0       11
#	METAL4       10       99        1       11      121
#	METAL5        6       30        0        0       36
#	Totals       16      141        1       11      169
#cpu time = 00:00:25, elapsed time = 00:00:16, memory = 3180.82 (MB), peak = 6029.43 (MB)
#start 63th optimization iteration ...
#   number of violations = 169
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        1        0        0        1
#	METAL3        0       14        0        0       14
#	METAL4       10       92        2       12      116
#	METAL5        6       32        0        0       38
#	Totals       16      139        2       12      169
#cpu time = 00:00:31, elapsed time = 00:00:18, memory = 3179.91 (MB), peak = 6029.43 (MB)
#start 64th optimization iteration ...
#   number of violations = 172
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        2        0        0        2
#	METAL3        2       13        0        0       15
#	METAL4       11       97        1       11      120
#	METAL5        5       30        0        0       35
#	Totals       18      142        1       11      172
#cpu time = 00:00:24, elapsed time = 00:00:14, memory = 3176.10 (MB), peak = 6029.43 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 5687545 um.
#Total half perimeter of net bounding box = 5266099 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 975355 um.
#Total wire length on LAYER METAL3 = 1439846 um.
#Total wire length on LAYER METAL4 = 2089185 um.
#Total wire length on LAYER METAL5 = 1183157 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 776675
#Up-Via Summary (total 776675):
#           
#-----------------------
# METAL1         334526
# METAL2         283140
# METAL3         112916
# METAL4          46093
#-----------------------
#                776675 
#
#Total number of DRC violations = 172
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 2
#Total number of violations on LAYER METAL3 = 15
#Total number of violations on LAYER METAL4 = 120
#Total number of violations on LAYER METAL5 = 35
#Total number of violations on LAYER METAL6 = 0
#Cpu time = 01:32:47
#Elapsed time = 00:41:48
#Increased memory = 36.25 (MB)
#Total memory = 3168.72 (MB)
#Peak memory = 6029.43 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        0        2        0        0        2
#	METAL3        2       13        0        0       15
#	METAL4       11       97        1       11      120
#	METAL5        5       30        0        0       35
#	Totals       18      142        1       11      172
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3169.36 (MB), peak = 6029.43 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 5687545 um.
#Total half perimeter of net bounding box = 5266099 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 975355 um.
#Total wire length on LAYER METAL3 = 1439846 um.
#Total wire length on LAYER METAL4 = 2089185 um.
#Total wire length on LAYER METAL5 = 1183157 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 776675
#Up-Via Summary (total 776675):
#           
#-----------------------
# METAL1         334526
# METAL2         283140
# METAL3         112916
# METAL4          46093
#-----------------------
#                776675 
#
#Total number of DRC violations = 172
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 2
#Total number of violations on LAYER METAL3 = 15
#Total number of violations on LAYER METAL4 = 120
#Total number of violations on LAYER METAL5 = 35
#Total number of violations on LAYER METAL6 = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 250
#Total wire length = 5687545 um.
#Total half perimeter of net bounding box = 5266099 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 975355 um.
#Total wire length on LAYER METAL3 = 1439846 um.
#Total wire length on LAYER METAL4 = 2089185 um.
#Total wire length on LAYER METAL5 = 1183157 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 776675
#Up-Via Summary (total 776675):
#           
#-----------------------
# METAL1         334526
# METAL2         283140
# METAL3         112916
# METAL4          46093
#-----------------------
#                776675 
#
#Total number of DRC violations = 172
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0 ant fix stage
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 2
#Total number of violations on LAYER METAL3 = 15
#Total number of violations on LAYER METAL4 = 120
#Total number of violations on LAYER METAL5 = 35
#Total number of violations on LAYER METAL6 = 0
#
#detailRoute Statistics:
#Cpu time = 01:32:57
#Elapsed time = 00:41:49
#Increased memory = 29.39 (MB)
#Total memory = 3161.86 (MB)
#Peak memory = 6029.43 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 01:33:48
#Elapsed time = 00:42:12
#Increased memory = -515.41 (MB)
#Total memory = 2763.29 (MB)
#Peak memory = 6029.43 (MB)
#Number of warnings = 47
#Total number of warnings = 205
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec  1 22:05:22 2022
#
*** EcoRoute #1 [finish] : cpu/real = 1:33:48.4/0:42:11.9 (2.2), totSession cpu/real = 2:29:04.7/0:58:55.5 (2.5), mem = 4902.0M
**optDesign ... cpu = 1:52:40, real = 0:44:54, mem = 2742.8M, totSessionCpu=2:29:05 **
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'MAU_mapped_pads' of instances=117131 and nets=118470 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design MAU_mapped_pads.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: wc
 Corner: bc
extractDetailRC Option : -outfile /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4902.7M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 4949.8M)
Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 4953.8M)
Extracted 30.0001% (CPU Time= 0:00:04.7  MEM= 4953.8M)
Extracted 40.0002% (CPU Time= 0:00:05.4  MEM= 4953.8M)
Extracted 50.0002% (CPU Time= 0:00:06.1  MEM= 4953.8M)
Extracted 60.0002% (CPU Time= 0:00:07.8  MEM= 4953.8M)
Extracted 70.0002% (CPU Time= 0:00:08.5  MEM= 4953.8M)
Extracted 80.0001% (CPU Time= 0:00:09.3  MEM= 4953.8M)
Extracted 90.0002% (CPU Time= 0:00:11.0  MEM= 4953.8M)
Extracted 100% (CPU Time= 0:00:12.5  MEM= 4953.8M)
Number of Extracted Resistors     : 1771605
Number of Extracted Ground Cap.   : 1799299
Number of Extracted Coupling Cap. : 4527448
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: wc
 Corner: bc
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4930.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.4  Real Time: 0:00:14.0  MEM: 4934.559M)
**optDesign ... cpu = 1:52:56, real = 0:45:08, mem = 2745.9M, totSessionCpu=2:29:20 **
Starting delay calculation for Setup views
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: MAU_mapped_pads
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (16 T). (MEM=4939.7)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 16 threads acquired from CTE.
Total number of fetched objects 117773
AAE_INFO-618: Total number of nets in the design is 118470,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5635.74 CPU=0:00:31.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5635.74 CPU=0:00:34.0 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5635.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.7, REAL = 0:00:00.0, MEM = 5635.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (16 T). (MEM=5026.89)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 4426. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 117773. 
Total number of fetched objects 117773
AAE_INFO-618: Total number of nets in the design is 118470,  29.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=5709.77 CPU=0:00:36.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5709.77 CPU=0:00:36.7 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:01:23 real=0:00:09.0 totSessionCpu=2:30:44 mem=5707.8M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.898  | -5.898  | -5.356  |
|           TNS (ns):| -3277.3 | -3226.5 | -1834.3 |
|    Violating Paths:|  1964   |  1955   |  1576   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      1 (1)       |
|   max_tran     |    235 (1001)    |   -1.500   |    235 (1001)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.713%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 1:54:21, real = 0:45:18, mem = 3209.6M, totSessionCpu=2:30:46 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 1:54:21, real = 0:45:18, mem = 3209.6M, totSessionCpu=2:30:46 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Triggering Lef-safe DRV recovery as drv degraded beyond margin
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #6 [begin] : totSession cpu/real = 2:30:48.1/0:59:20.6 (2.5), mem = 5060.3M
Info: 27 io nets excluded
Info: 624 clock nets excluded from IPO operation.
DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   235|  1001|    -1.50|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.90| -3277.28|       0|       0|       0| 82.71%|          |         |
|   235|  1001|    -1.50|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.90| -3277.54|       0|       0|       0| 82.71%| 0:00:00.0|  6207.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 236 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=6207.7M) ***

*** DrvOpt #6 [finish] : cpu/real = 0:00:05.3/0:00:03.3 (1.6), totSession cpu/real = 2:30:53.4/0:59:23.9 (2.5), mem = 5096.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 1:54:29, real = 0:45:22, mem = 3291.0M, totSessionCpu=2:30:53 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Triggering DRV recovery as drv degraded beyond margin
New Signature Flow (doPostRouteRecovery) ....
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #7 [begin] : totSession cpu/real = 2:30:55.5/0:59:24.8 (2.5), mem = 5095.4M
Info: 27 io nets excluded
Info: 624 clock nets excluded from IPO operation.
DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   235|  1001|    -1.50|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.90| -3277.54|       0|       0|       0| 82.71%|          |         |
|    51|   189|    -1.21|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.50| -3077.65|       0|     400|       2| 82.87%| 0:00:02.0|  6293.7M|
|    45|   168|    -1.21|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.50| -3070.27|       0|      12|       0| 82.88%| 0:00:00.0|  6293.7M|
|    45|   168|    -1.21|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.50| -3070.27|       0|       0|       0| 82.88%| 0:00:01.0|  6293.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 46 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    40 net(s): Could not be fixed because the gain is not enough.
*info:     6 net(s): Could not be fixed because the location check has rejected the overall buffering solution.


*** Finish DRV Fixing (cpu=0:00:16.6 real=0:00:04.0 mem=6293.7M) ***

*** DrvOpt #7 [finish] : cpu/real = 0:00:19.0/0:00:05.2 (3.6), totSession cpu/real = 2:31:14.5/0:59:30.0 (2.5), mem = 5145.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:31:15 mem=5369.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 5429.3MB
Summary Report:
Instances move: 0 (out of 116470 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 5429.3MB
*** Finished refinePlace (2:31:17 mem=5429.3M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 1:54:52, real = 0:45:30, mem = 3361.8M, totSessionCpu=2:31:17 **
Checking setup slack degradation ...
Begin: GigaOpt WNS recovery
Begin: GigaOpt Optimization in WNS mode (Recovery)
Info: 27 io nets excluded
Info: 624 clock nets excluded from IPO operation.
*** WnsOpt #3 [begin] : totSession cpu/real = 2:31:19.3/0:59:32.8 (2.5), mem = 5143.9M
*info: 27 io nets excluded
*info: 624 clock nets excluded
*info: 695 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -5.503 TNS Slack -3070.271 Density 82.88
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-4.961|-1734.650|
|reg2reg   |-5.503|-3012.737|
|HEPG      |-5.503|-3012.737|
|All Paths |-5.503|-3070.271|
+----------+------+---------+

Active Path Group: reg2reg  
+--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -5.503|   -5.503|-3012.737|-3070.271|   82.88%|   0:00:00.0| 5555.3M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
|  -5.273|   -5.273|-3011.724|-3069.309|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
|  -5.173|   -5.173|-3011.624|-3069.209|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
|  -4.752|   -4.752|-3001.224|-3058.953|   82.88%|   0:00:01.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[60]/D              |
|  -4.667|   -4.667|-2998.675|-3056.404|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[60]/D              |
|  -4.379|   -4.379|-2996.090|-3053.818|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[297]/D             |
|  -4.352|   -4.352|-2993.016|-3050.744|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
|  -4.317|   -4.317|-2992.181|-3049.989|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[102]/D             |
|  -4.273|   -4.273|-2990.851|-3048.659|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
|  -4.214|   -4.214|-2988.039|-3045.846|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[297]/D             |
|  -4.149|   -4.149|-2970.777|-3028.584|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[413]/D             |
|  -4.089|   -4.089|-2969.034|-3026.842|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[102]/D             |
|  -4.060|   -4.060|-2968.246|-3026.054|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[230]/D             |
|  -3.967|   -3.967|-2966.055|-3023.863|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[290]/D             |
|  -3.893|   -3.916|-2955.616|-3014.123|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[142]/D             |
|  -3.862|   -3.916|-2954.914|-3013.421|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[61]/D              |
|  -3.817|   -3.916|-2951.321|-3009.828|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[60]/D              |
|  -3.761|   -3.916|-2941.782|-3000.290|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[325]/D             |
|  -3.738|   -3.916|-2939.628|-2998.135|   82.89%|   0:00:01.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[12]/D              |
|  -3.716|   -3.916|-2920.480|-2979.048|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[413]/D             |
|  -3.595|   -3.916|-2708.746|-2775.823|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[100]/D             |
|  -3.551|   -3.916|-2702.526|-2769.604|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[234]/D             |
|  -3.526|   -3.721|-2697.703|-2764.479|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[297]/D             |
|  -3.459|   -3.721|-2672.984|-2739.760|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[60]/D              |
|  -3.437|   -3.721|-2664.565|-2731.342|   82.90%|   0:00:01.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[121]/D             |
|  -3.415|   -3.721|-2652.658|-2720.466|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[324]/D             |
|  -3.385|   -3.721|-2651.569|-2719.377|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[142]/D             |
|  -3.356|   -3.721|-2651.440|-2719.248|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[235]/D             |
|  -3.335|   -3.335|-2650.054|-2717.863|   82.91%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[142]/D             |
|  -3.306|   -3.306|-2640.541|-2711.208|   82.91%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[6]/D               |
|  -3.281|   -3.281|-2621.557|-2694.562|   82.91%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[135]/D             |
|  -3.250|   -3.250|-2593.055|-2667.099|   82.91%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[298]/D             |
|  -3.229|   -3.229|-2589.928|-2663.971|   82.91%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[120]/D             |
|  -3.207|   -3.207|-2585.949|-2659.993|   82.92%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[121]/D             |
|  -3.164|   -3.164|-2563.233|-2637.933|   82.92%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[355]/D             |
|  -3.140|   -3.140|-2551.191|-2626.563|   82.92%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[60]/D              |
|  -3.096|   -3.132|-2488.696|-2565.947|   82.92%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[135]/D             |
|  -3.072|   -3.132|-2442.655|-2524.111|   82.93%|   0:00:01.0| 6306.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[306]/D             |
|  -3.045|   -3.045|-2424.392|-2506.561|   82.93%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[93]/D              |
|  -3.024|   -3.024|-2413.669|-2498.189|   82.93%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[195]/D             |
|  -2.999|   -2.999|-2409.981|-2494.502|   82.93%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[255]/D             |
|  -2.979|   -2.979|-2401.698|-2486.218|   82.94%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[142]/D             |
|  -2.956|   -2.956|-2400.571|-2485.092|   82.94%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[461]/D             |
|  -2.934|   -2.934|-2379.117|-2464.719|   82.94%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[34]/D              |
|  -2.917|   -2.917|-2365.990|-2454.363|   82.94%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[193]/D             |
|  -2.894|   -2.894|-2351.927|-2441.402|   82.94%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[497]/D             |
|  -2.856|   -2.865|-2327.578|-2418.167|   82.94%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[459]/D             |
|  -2.833|   -2.865|-2322.122|-2413.430|   82.95%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[323]/D             |
|  -2.811|   -2.865|-2303.922|-2395.982|   82.95%|   0:00:01.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[355]/D             |
|  -2.789|   -2.789|-2290.706|-2386.293|   82.95%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[74]/D              |
|  -2.766|   -2.768|-2282.572|-2379.141|   82.96%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[354]/D             |
|  -2.747|   -2.779|-2273.532|-2370.640|   82.96%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[290]/D             |
|  -2.723|   -2.779|-2262.110|-2362.268|   82.96%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[355]/D             |
|  -2.691|   -2.768|-2249.760|-2351.678|   82.97%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[90]/D              |
|  -2.664|   -2.768|-2235.960|-2338.726|   82.97%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[165]/D             |
|  -2.643|   -2.768|-2223.539|-2328.334|   82.97%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[38]/D              |
|  -2.658|   -2.768|-2216.243|-2321.718|   82.97%|   0:00:01.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[355]/D             |
|  -2.623|   -2.768|-2212.839|-2318.314|   82.97%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[100]/D             |
|  -2.599|   -2.768|-2196.568|-2307.866|   82.98%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[50]/D              |
|  -2.576|   -2.768|-2169.831|-2284.138|   82.98%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[178]/D             |
|  -2.553|   -2.597|-2153.731|-2267.683|   82.99%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B0/ram_reg[127]/D             |
|  -2.531|   -2.597|-2114.244|-2231.631|   83.00%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B0/ram_reg[230]/D             |
|  -2.507|   -2.597|-2091.119|-2210.940|   83.01%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[163]/D             |
|  -2.485|   -2.597|-2074.241|-2198.874|   83.01%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[102]/D             |
|  -2.458|   -2.597|-2067.376|-2191.984|   83.01%|   0:00:01.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[105]/D             |
|  -2.419|   -2.597|-1997.450|-2125.290|   83.02%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[350]/D             |
|  -2.398|   -2.597|-1965.843|-2101.015|   83.02%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[52]/D              |
|  -2.367|   -2.597|-1951.654|-2088.104|   83.03%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[196]/D             |
|  -2.345|   -2.597|-1923.915|-2062.700|   83.03%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
|  -2.342|   -2.597|-1920.610|-2058.994|   83.03%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[290]/D             |
|  -2.316|   -2.597|-1920.187|-2058.994|   83.03%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[352]/D             |
|  -2.294|   -2.597|-1894.589|-2035.428|   83.04%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[101]/D             |
|  -2.272|   -2.597|-1883.523|-2024.127|   83.04%|   0:00:01.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[415]/D             |
|  -2.251|   -2.597|-1860.878|-2005.743|   83.05%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[120]/D             |
|  -2.230|   -2.597|-1849.245|-1997.225|   83.06%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[350]/D             |
|  -2.209|   -2.597|-1842.155|-1990.896|   83.06%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[352]/D             |
|  -2.188|   -2.597|-1832.416|-1981.563|   83.07%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[489]/D             |
|  -2.168|   -2.597|-1800.229|-1957.040|   83.07%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[312]/D             |
|  -2.130|   -2.597|-1770.012|-1930.833|   83.07%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[277]/D             |
|  -2.103|   -2.597|-1761.461|-1922.605|   83.08%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[246]/D             |
|  -2.078|   -2.597|-1745.246|-1907.913|   83.09%|   0:00:01.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[109]/D             |
|  -2.055|   -2.597|-1721.121|-1887.928|   83.09%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[354]/D             |
|  -2.031|   -2.597|-1688.905|-1856.148|   83.10%|   0:00:00.0| 6287.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[174]/D             |
|  -2.011|   -2.597|-1679.943|-1846.499|   83.10%|   0:00:00.0| 6287.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[478]/D             |
|  -1.990|   -2.597|-1657.981|-1825.627|   83.11%|   0:00:00.0| 6306.3M|        wc|  reg2reg| MAU_dut/B2/ram_reg[77]/D              |
|  -1.968|   -2.597|-1641.263|-1808.443|   83.12%|   0:00:00.0| 6306.3M|        wc|  reg2reg| MAU_dut/B0/ram_reg[288]/D             |
|  -1.946|   -2.597|-1629.052|-1798.242|   83.12%|   0:00:00.0| 6306.3M|        wc|  reg2reg| MAU_dut/B2/ram_reg[74]/D              |
|  -1.925|   -2.598|-1596.582|-1779.317|   83.13%|   0:00:01.0| 6344.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[264]/D             |
|  -1.905|   -2.598|-1567.769|-1754.826|   83.14%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[294]/D             |
|  -1.882|   -2.598|-1559.980|-1748.945|   83.14%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[208]/D             |
|  -1.862|   -2.598|-1545.502|-1736.319|   83.15%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[230]/D             |
|  -1.840|   -2.598|-1523.302|-1721.015|   83.15%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[38]/D              |
|  -1.817|   -2.598|-1500.580|-1697.942|   83.16%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[45]/D              |
|  -1.794|   -2.598|-1482.238|-1684.427|   83.17%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[61]/D              |
|  -1.773|   -2.598|-1461.593|-1668.410|   83.18%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[509]/D             |
|  -1.750|   -2.598|-1444.299|-1654.890|   83.18%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[502]/D             |
|  -1.729|   -2.548|-1435.919|-1645.777|   83.19%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[271]/D             |
|  -1.708|   -2.548|-1419.227|-1630.684|   83.20%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[37]/D              |
|  -1.687|   -2.552|-1395.557|-1613.324|   83.21%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[354]/D             |
|  -1.678|   -2.552|-1380.941|-1599.728|   83.22%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[342]/D             |
|  -1.657|   -2.552|-1371.928|-1591.178|   83.22%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[113]/D             |
|  -1.635|   -2.552|-1362.127|-1581.793|   83.22%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[372]/D             |
|  -1.613|   -2.552|-1347.300|-1568.274|   83.23%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[190]/D             |
|  -1.604|   -2.552|-1322.382|-1545.656|   83.24%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[11]/D              |
|  -1.584|   -2.552|-1321.958|-1545.231|   83.25%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[69]/D              |
|  -1.563|   -2.552|-1303.033|-1526.954|   83.25%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[393]/D             |
|  -1.542|   -2.552|-1292.625|-1517.235|   83.26%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[225]/D             |
|  -1.522|   -2.552|-1269.213|-1496.793|   83.28%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[294]/D             |
|  -1.499|   -2.552|-1252.970|-1482.369|   83.28%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[268]/D             |
|  -1.478|   -2.552|-1230.465|-1463.444|   83.29%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[279]/D             |
|  -1.457|   -2.552|-1203.886|-1439.681|   83.30%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[161]/D             |
|  -1.436|   -2.552|-1182.114|-1424.767|   83.31%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[360]/D             |
|  -1.411|   -2.552|-1169.831|-1412.950|   83.33%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[190]/D             |
|  -1.391|   -2.552|-1146.653|-1396.076|   83.34%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[100]/D             |
|  -1.370|   -2.552|-1125.745|-1373.784|   83.35%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[133]/D             |
|  -1.347|   -2.552|-1118.045|-1366.899|   83.36%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[335]/D             |
|  -1.326|   -2.552|-1099.291|-1351.837|   83.36%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[106]/D             |
|  -1.305|   -2.552|-1086.206|-1341.550|   83.37%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[269]/D             |
|  -1.283|   -2.552|-1067.726|-1327.055|   83.38%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[23]/D              |
|  -1.267|   -2.552|-1050.068|-1312.607|   83.39%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[366]/D             |
|  -1.246|   -2.552|-1036.961|-1304.099|   83.40%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[109]/D             |
|  -1.231|   -2.552|-1018.712|-1287.227|   83.42%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[415]/D             |
|  -1.211|   -2.552|-1007.042|-1280.731|   83.42%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[312]/D             |
|  -1.189|   -2.266| -983.961|-1260.622|   83.44%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[211]/D             |
|  -1.169|   -2.266| -971.772|-1247.784|   83.45%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[5]/D               |
|  -1.148|   -2.266| -959.577|-1237.443|   83.46%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[502]/D             |
|  -1.126|   -2.266| -946.973|-1229.772|   83.47%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[495]/D             |
|  -1.105|   -2.266| -923.459|-1211.867|   83.48%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[327]/D             |
|  -1.084|   -2.266| -894.326|-1186.277|   83.51%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[498]/D             |
|  -1.063|   -2.266| -871.638|-1172.263|   83.51%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[43]/D              |
|  -1.052|   -2.266| -852.743|-1156.583|   83.52%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[415]/D             |
|  -1.036|   -2.215| -842.310|-1146.963|   83.52%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[63]/D              |
|  -1.013|   -2.215| -815.554|-1129.124|   83.53%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[357]/D             |
|  -1.005|   -2.215| -790.150|-1109.764|   83.54%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[294]/D             |
|  -0.984|   -2.215| -785.348|-1104.960|   83.55%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[509]/D             |
|  -0.966|   -2.215| -766.008|-1092.540|   83.56%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[63]/D              |
|  -0.945|   -2.215| -687.555|-1041.170|   83.60%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[359]/D             |
|  -0.924|   -2.215| -663.134|-1019.798|   83.63%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[58]/D              |
|  -0.903|   -2.215| -642.160| -998.989|   83.67%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[70]/D              |
|  -0.882|   -2.215| -621.285| -978.892|   83.69%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[87]/D              |
|  -0.862|   -2.215| -593.524| -955.354|   83.71%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[334]/D             |
|  -0.840|   -2.145| -574.758| -940.612|   83.74%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[334]/D             |
|  -0.819|   -2.145| -550.245| -920.174|   83.76%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[285]/D             |
|  -0.798|   -2.145| -532.087| -900.762|   83.78%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[495]/D             |
|  -0.776|   -2.086| -508.886| -881.618|   83.80%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[214]/D             |
|  -0.759|   -2.086| -491.462| -865.471|   83.82%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[215]/D             |
|  -0.738|   -2.029| -477.243| -853.706|   83.83%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[260]/D             |
|  -0.716|   -2.029| -445.671| -831.022|   83.85%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[57]/D              |
|  -0.694|   -2.029| -429.780| -813.747|   83.88%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[159]/D             |
|  -0.673|   -2.029| -417.641| -806.502|   83.89%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[76]/D              |
|  -0.652|   -2.029| -393.101| -786.649|   83.93%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[89]/D              |
|  -0.631|   -1.922| -373.993| -772.122|   83.94%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[175]/D             |
|  -0.610|   -1.922| -355.895| -755.868|   83.95%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[90]/D              |
|  -0.589|   -1.922| -344.986| -746.526|   83.97%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[189]/D             |
|  -0.659|   -1.922| -326.366| -731.232|   83.99%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[59]/D              |
|  -0.568|   -1.922| -325.142| -730.007|   83.99%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
|  -0.546|   -1.853| -305.907| -685.832|   84.01%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[39]/D              |
|  -0.525|   -1.853| -287.818| -674.745|   84.03%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
|  -0.504|   -1.853| -275.220| -661.009|   84.05%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[282]/D             |
|  -0.545|   -1.853| -255.752| -644.588|   84.07%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[222]/D             |
|  -0.488|   -1.853| -254.626| -644.588|   84.07%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[17]/D              |
|  -0.467|   -1.853| -237.243| -632.564|   84.09%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[292]/D             |
|  -0.446|   -1.853| -217.496| -616.598|   84.11%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[384]/D             |
|  -0.425|   -1.853| -200.837| -604.649|   84.14%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[127]/D             |
|  -0.422|   -1.853| -187.370| -593.943|   84.15%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[135]/D             |
|  -0.400|   -1.853| -184.874| -592.193|   84.16%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[179]/D             |
|  -0.380|   -1.853| -169.534| -581.437|   84.19%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[415]/D             |
|  -0.371|   -1.853| -153.090| -568.403|   84.22%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[172]/D             |
|  -0.350|   -1.853| -145.686| -561.274|   84.22%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[443]/D             |
|  -0.329|   -1.853| -133.982| -550.613|   84.24%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[450]/D             |
|  -0.321|   -1.853| -121.304| -540.777|   84.26%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[79]/D              |
|  -0.300|   -1.853| -113.142| -533.369|   84.28%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[131]/D             |
|  -0.300|   -1.853| -101.593| -522.946|   84.29%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[131]/D             |
|  -0.279|   -1.853| -101.463| -522.772|   84.29%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[478]/D             |
|  -0.272|   -1.853|  -88.679| -510.647|   84.32%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[128]/D             |
|  -0.252|   -1.853|  -85.373| -506.912|   84.33%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[258]/D             |
|  -0.241|   -1.853|  -71.569| -490.935|   84.36%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[475]/D             |
|  -0.379|   -1.853|  -65.354| -483.615|   84.38%|   0:00:00.0| 6367.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
|  -0.237|   -1.853|  -64.784| -483.563|   84.38%|   0:00:00.0| 6367.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
|  -0.403|   -1.853|  -64.127| -482.549|   84.39%|   0:00:01.0| 6367.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
|  -0.216|   -1.853|  -63.248| -482.392|   84.39%|   0:00:00.0| 6367.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[95]/D              |
|  -0.196|   -1.853|  -52.271| -470.124|   84.41%|   0:00:00.0| 6367.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[202]/D             |
|  -0.186|   -1.853|  -43.112| -458.236|   84.45%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[264]/D             |
|  -0.220|   -1.853|  -37.762| -455.807|   84.46%|   0:00:01.0| 6424.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[103]/D             |
|  -0.177|   -1.853|  -37.146| -455.725|   84.46%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[135]/D             |
|  -0.156|   -1.853|  -32.749| -451.490|   84.48%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[427]/D             |
|  -0.162|   -1.853|  -24.197| -445.396|   84.51%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[86]/D              |
|  -0.138|   -1.853|  -23.663| -443.160|   84.51%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
|  -0.156|   -1.853|  -19.917| -438.099|   84.52%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[222]/D             |
|  -0.117|   -1.853|  -19.436| -438.099|   84.52%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[19]/D              |
|  -0.101|   -1.853|  -12.683| -429.523|   84.54%|   0:00:01.0| 6424.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[502]/D             |
|  -0.081|   -1.853|   -8.039| -421.023|   84.56%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[395]/D             |
|  -0.150|   -1.853|   -5.436| -418.135|   84.58%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[305]/D             |
|  -0.060|   -1.853|   -5.286| -417.986|   84.58%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[392]/D             |
|  -0.094|   -1.761|   -2.413| -410.500|   84.60%|   0:00:01.0| 6424.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[340]/D             |
|  -0.039|   -1.761|   -2.259| -410.364|   84.60%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[140]/D             |
|  -0.026|   -1.761|   -0.512| -406.479|   84.62%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[267]/D             |
|  -0.005|   -1.761|   -0.045| -393.350|   84.63%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[335]/D             |
|   0.000|   -1.761|    0.000| -392.138|   84.63%|   0:00:00.0| 6424.4M|        NA|       NA| NA                                    |
|   0.000|   -1.761|    0.000| -392.138|   84.63%|   0:00:00.0| 6424.4M|        wc|       NA| NA                                    |
+--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:16 real=0:00:31.0 mem=6424.4M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -1.761|   -1.761|-392.138| -392.138|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[289]/D             |
|  -1.686|   -1.686|-386.442| -386.442|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[256]/D             |
|  -1.472|   -1.472|-379.748| -379.748|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[256]/D             |
|  -1.437|   -1.437|-349.365| -349.365|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[239]/D             |
|  -1.261|   -1.261|-270.119| -270.119|   84.63%|   0:00:01.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[239]/D             |
|  -1.187|   -1.187|-268.674| -268.674|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[379]/D             |
|  -1.094|   -1.094|-231.619| -231.619|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[353]/D             |
|  -1.049|   -1.049|-202.930| -202.930|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[239]/D             |
|  -0.979|   -0.979|-153.262| -153.262|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[379]/D             |
|  -0.948|   -0.948|-141.332| -141.332|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[393]/D             |
|  -0.899|   -0.899|-139.623| -139.623|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[72]/D              |
|  -0.846|   -0.846|-132.452| -132.452|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[256]/D             |
|  -0.831|   -0.831|-120.595| -120.595|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[3]/D               |
|  -0.810|   -0.810|-115.544| -115.544|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[303]/D             |
|  -0.747|   -0.747| -74.657|  -74.657|   84.64%|   0:00:01.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[412]/D             |
|  -0.720|   -0.720| -57.584|  -57.584|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[289]/D             |
|  -0.682|   -0.682| -55.270|  -55.270|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[239]/D             |
|  -0.652|   -0.652| -53.367|  -53.367|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[410]/D             |
|  -0.621|   -0.621| -51.597|  -51.597|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[146]/D             |
|  -0.580|   -0.580| -47.281|  -47.281|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[389]/D             |
|  -0.536|   -0.536| -37.231|  -37.231|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[146]/D             |
|  -0.510|   -0.510| -31.818|  -31.818|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[393]/D             |
|  -0.467|   -0.467| -28.563|  -28.563|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[387]/D             |
|  -0.442|   -0.442| -21.930|  -21.932|   84.64%|   0:00:01.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[147]/D             |
|  -0.416|   -0.416| -21.003|  -21.004|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[327]/D             |
|  -0.388|   -0.388| -12.285|  -12.287|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[279]/D             |
|  -0.355|   -0.355| -10.966|  -10.968|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[95]/D              |
|  -0.319|   -0.319|  -9.476|   -9.477|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[147]/D             |
|  -0.295|   -0.295|  -9.158|   -9.160|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[271]/D             |
|  -0.261|   -0.261|  -6.835|   -6.837|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[389]/D             |
|  -0.236|   -0.236|  -6.292|   -6.294|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[314]/D             |
|  -0.206|   -0.206|  -4.566|   -4.568|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[150]/D             |
|  -0.183|   -0.183|  -3.516|   -3.573|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[389]/D             |
|  -0.159|   -0.174|  -3.276|   -3.334|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[15]/D              |
|  -0.136|   -0.174|  -2.471|   -2.528|   84.65%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[11]/D              |
|  -0.115|   -0.174|  -2.001|   -2.179|   84.65%|   0:00:01.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[91]/D              |
|  -0.089|   -0.174|  -1.287|   -1.466|   84.65%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[15]/D              |
|  -0.065|   -0.174|  -0.807|   -0.985|   84.65%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B2/ram_reg[263]/D             |
|  -0.044|   -0.174|  -0.382|   -0.561|   84.65%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B1/ram_reg[135]/D             |
|  -0.023|   -0.174|  -0.033|   -0.211|   84.65%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B1/ram_reg[389]/D             |
|   0.000|   -0.174|   0.000|   -0.178|   84.65%|   0:00:00.0| 6405.4M|        NA|       NA| NA                                    |
|   0.000|   -0.174|   0.000|   -0.178|   84.65%|   0:00:00.0| 6405.4M|        wc|       NA| NA                                    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.7 real=0:00:04.0 mem=6405.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:41 real=0:00:36.0 mem=6405.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.006| 0.000|
|reg2reg   |-0.174|-0.178|
|HEPG      |-0.174|-0.178|
|All Paths |-0.174|-0.178|
+----------+------+------+

** GigaOpt Optimizer WNS Slack -0.174 TNS Slack -0.178 Density 84.65
Update Timing Windows (Threshold 0.041) ...
Re Calculate Delays on 2223 Nets
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -0.423|   -0.423| -26.290|  -27.014|   84.65%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[179]/D             |
|  -0.322|   -0.322| -24.292|  -25.033|   84.65%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[186]/D             |
|  -0.290|   -0.290| -22.429|  -23.170|   84.66%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[44]/D              |
|  -0.269|   -0.269| -21.023|  -21.764|   84.66%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
|  -0.245|   -0.245| -19.828|  -20.569|   84.66%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[413]/D             |
|  -0.213|   -0.213| -18.489|  -19.450|   84.66%|   0:00:01.0| 6405.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[157]/D             |
|  -0.191|   -0.191| -16.590|  -17.550|   84.66%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[166]/D             |
|  -0.168|   -0.175| -14.545|  -15.587|   84.67%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[357]/D             |
|  -0.147|   -0.175| -13.494|  -14.536|   84.67%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[22]/D              |
|  -0.164|   -0.175| -11.340|  -12.563|   84.68%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[287]/D             |
|  -0.125|   -0.175| -11.034|  -12.257|   84.68%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[179]/D             |
|  -0.105|   -0.175|  -7.810|   -9.144|   84.68%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[350]/D             |
|  -0.094|   -0.175|  -5.654|   -7.057|   84.69%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[294]/D             |
|  -0.073|   -0.175|  -3.994|   -5.587|   84.69%|   0:00:01.0| 6405.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[350]/D             |
|  -0.052|   -0.175|  -2.303|   -4.005|   84.70%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[206]/D             |
|  -0.031|   -0.175|  -0.744|   -2.471|   84.71%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[86]/D              |
|  -0.010|   -0.175|  -0.105|   -1.859|   84.72%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[431]/D             |
|   0.000|   -0.175|   0.000|   -1.759|   84.72%|   0:00:00.0| 6405.4M|        NA|       NA| NA                                    |
|   0.000|   -0.175|   0.000|   -1.759|   84.72%|   0:00:00.0| 6405.4M|        wc|       NA| NA                                    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.7 real=0:00:02.0 mem=6405.4M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  -0.175|   -0.175|  -1.759|   -1.759|   84.72%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B0/ram_reg[393]/D             |
|  -0.096|   -0.096|  -0.642|   -0.642|   84.72%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B2/ram_reg[95]/D              |
|  -0.066|   -0.066|  -0.220|   -0.220|   84.72%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B3/ram_reg[237]/D             |
|  -0.029|   -0.029|  -0.064|   -0.064|   84.72%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B0/ram_reg[221]/D             |
|   0.000|    0.000|   0.000|    0.000|   84.72%|   0:00:00.0| 6405.4M|        NA|       NA| NA                                    |
|   0.000|    0.000|   0.000|    0.000|   84.72%|   0:00:00.0| 6405.4M|        wc|       NA| NA                                    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:00.0 mem=6405.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.9 real=0:00:03.0 mem=6405.4M) ***
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:04:05 real=0:00:40.0 mem=6405.4M) ***
*** WnsOpt #3 [finish] : cpu/real = 0:04:09.4/0:00:44.6 (5.6), totSession cpu/real = 2:35:28.7/1:00:17.4 (2.6), mem = 5163.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:35:29 mem=5387.0M) ***
Move report: Detail placement moves 8163 insts, mean move: 1.49 um, max move: 12.32 um 
	Max move on inst (MAU_dut/AA_MUX/U164): (1314.88, 1437.52) --> (1306.48, 1441.44)
	Runtime: CPU: 0:00:06.9 REAL: 0:00:01.0 MEM: 5473.4MB
Summary Report:
Instances move: 8163 (out of 119965 movable)
Instances flipped: 1
Mean displacement: 1.49 um
Max displacement: 12.32 um (Instance: MAU_dut/AA_MUX/U164) (1314.88, 1437.52) -> (1306.48, 1441.44)
	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
Runtime: CPU: 0:00:07.0 REAL: 0:00:01.0 MEM: 5473.4MB
*** Finished refinePlace (2:35:36 mem=5473.4M) ***
End: GigaOpt Optimization in WNS mode
End: GigaOpt WNS recovery
Running post route harden opt
Begin: GigaOpt harden opt (Recovery)
Info: 27 io nets excluded
Info: 624 clock nets excluded from IPO operation.
*** HardenOpt #1 [begin] : totSession cpu/real = 2:35:36.6/1:00:19.8 (2.6), mem = 5169.4M
*info: 27 io nets excluded
*info: 624 clock nets excluded
*info: 696 no-driver nets excluded.
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
|   0.001|    0.000|   0.000|    0.000|   84.72%|   0:00:00.0| 5577.8M|        wc|  reg2reg| MAU_dut/B0/ram_reg[469]/D             |
|   0.001|    0.001|   0.000|    0.000|   84.78%|   0:00:00.0| 6312.6M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:19.6 real=0:00:02.0 mem=6315.8M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:20.4 real=0:00:03.0 mem=6315.8M) ***
*** HardenOpt #1 [finish] : cpu/real = 0:00:23.2/0:00:05.3 (4.4), totSession cpu/real = 2:35:59.8/1:00:25.1 (2.6), mem = 5173.5M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:36:00 mem=5397.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 5457.9MB
Summary Report:
Instances move: 0 (out of 120104 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 5457.9MB
*** Finished refinePlace (2:36:02 mem=5457.9M) ***
End: GigaOpt harden opt
GigaOpt: Skipping TNS recovery
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 3050 (2.5%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 3339 (2.7%)

------------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      1 (1)       |
|   max_tran     |     10 (65)      |   -0.253   |     10 (65)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.842%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 1:59:41, real = 0:46:27, mem = 3536.8M, totSessionCpu=2:36:06 **
**INFO: flowCheckPoint #7 GlobalDetailRoute
**INFO: Skipping refine place as design is in placed state
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 8355
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 8355
*** EcoRoute #2 [begin] : totSession cpu/real = 2:36:05.9/1:00:28.8 (2.6), mem = 5137.8M

globalDetailRoute

#Start globalDetailRoute on Thu Dec  1 22:06:56 2022
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h0 of net h0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h1 of net h1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h2 of net h2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h3 of net h3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h4 of net h4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h5 of net h5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h6 of net h6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h7 of net h7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d0 of net d0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d1 of net d1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d2 of net d2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d3 of net d3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d4 of net d4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d5 of net d5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d6 of net d6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d7 of net d7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/bf of net bf because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/do0 of net do0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=122517)
#WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d2 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d3 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d4 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d5 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d6 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN d7 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_mapped_pads does not have physical port.
#WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Processed 21181/0 dirty instances, 9380/45 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(12790 insts marked dirty, reset pre-exisiting dirty flag on 12999 insts, 0 nets marked need extraction)
#NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 727 (skipped).
#Total number of routable nets = 121790.
#Total number of nets in the design = 122517.
#21517 routable nets do not have any wires.
#100273 routable nets have routed wires.
#21517 nets will be global routed.
#300 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#574 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 16 threads.
#Start routing data preparation on Thu Dec  1 22:06:58 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 122515 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3300.55 (MB), peak = 6029.43 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3302.61 (MB), peak = 6029.43 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Dec  1 22:07:00 2022
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 6.73 (MB)
#Total memory = 3302.61 (MB)
#Peak memory = 6029.43 (MB)
#
#
#Start global routing on Thu Dec  1 22:07:00 2022
#
#
#Start global routing initialization on Thu Dec  1 22:07:00 2022
#
#Number of eco nets is 20890
#
#Start global routing data preparation on Thu Dec  1 22:07:00 2022
#
#Start routing resource analysis on Thu Dec  1 22:07:00 2022
#
#Routing resource analysis is done on Thu Dec  1 22:07:01 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H          83        3188       47742    96.19%
#  METAL2         V         351        2929       47742    44.77%
#  METAL3         H        1042        2229       47742    34.54%
#  METAL4         V         903        2377       47742    44.23%
#  METAL5         H        1336        1935       47742    44.06%
#  --------------------------------------------------------------
#  Total                   3716      77.30%      238710    52.76%
#
#  251 nets (0.20%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Dec  1 22:07:01 2022
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3312.02 (MB), peak = 6029.43 (MB)
#
#
#Global routing initialization is done on Thu Dec  1 22:07:01 2022
#
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3312.73 (MB), peak = 6029.43 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3328.04 (MB), peak = 6029.43 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3343.70 (MB), peak = 6029.43 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3345.37 (MB), peak = 6029.43 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 727 (skipped).
#Total number of routable nets = 121790.
#Total number of nets in the design = 122517.
#
#121790 routable nets have routed wires.
#300 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#574 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                166          134            134           21217  
#----------------------------------------------------------------------------
#        Total                166          134            134           21217  
#----------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                251          623            623          120916  
#----------------------------------------------------------------------------
#        Total                251          623            623          120916  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  METAL2     1386(5.20%)     36(0.14%)      1(0.00%)   (5.34%)
#  METAL3       49(0.15%)      0(0.00%)      0(0.00%)   (0.15%)
#  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total   1435(1.28%)     36(0.03%)      1(0.00%)   (1.31%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.04% H + 1.27% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 5717797 um.
#Total half perimeter of net bounding box = 5305684 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 982449 um.
#Total wire length on LAYER METAL3 = 1471089 um.
#Total wire length on LAYER METAL4 = 2090755 um.
#Total wire length on LAYER METAL5 = 1173503 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 785303
#Up-Via Summary (total 785303):
#           
#-----------------------
# METAL1         337701
# METAL2         286746
# METAL3         115285
# METAL4          45571
#-----------------------
#                785303 
#
#Total number of involved priority nets 134
#Maximum src to sink distance for priority net 96.2
#Average of max src_to_sink distance for priority net 50.9
#Average of ave src_to_sink distance for priority net 31.2
#Max overcon = 5 tracks.
#Total overcon = 1.32%.
#Worst layer Gcell overcon rate = 0.16%.
#
#Global routing statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:06
#Increased memory = 37.63 (MB)
#Total memory = 3340.23 (MB)
#Peak memory = 6029.43 (MB)
#
#Finished global routing on Thu Dec  1 22:07:06 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3337.12 (MB), peak = 6029.43 (MB)
#Start Track Assignment.
#Done with 5208 horizontal wires in 7 hboxes and 4643 vertical wires in 7 hboxes.
#Done with 493 horizontal wires in 7 hboxes and 506 vertical wires in 7 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 5720461 um.
#Total half perimeter of net bounding box = 5305684 um.
#Total wire length on LAYER METAL1 = 1 um.
#Total wire length on LAYER METAL2 = 983515 um.
#Total wire length on LAYER METAL3 = 1471376 um.
#Total wire length on LAYER METAL4 = 2092080 um.
#Total wire length on LAYER METAL5 = 1173489 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 785303
#Up-Via Summary (total 785303):
#           
#-----------------------
# METAL1         337701
# METAL2         286746
# METAL3         115285
# METAL4          45571
#-----------------------
#                785303 
#
#cpu time = 00:00:10, elapsed time = 00:00:05, memory = 3337.35 (MB), peak = 6029.43 (MB)
#
#number of short segments in preferred routing layers
#	METAL4    METAL5    Total 
#	10        7         17        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:14
#Increased memory = 44.04 (MB)
#Total memory = 3339.92 (MB)
#Peak memory = 6029.43 (MB)
#Using multithreading with 16 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.5% of the total area was rechecked for DRC, and 58.3% required routing.
#   number of violations = 8155
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CutSpc   CShort      Mar   Totals
#	METAL1        0        0        0        0        0        1        0        1
#	METAL2     1486        3     3969       11        1        1      167     5638
#	METAL3      465        0     1450        0        0        0       12     1927
#	METAL4       89        0      358        0        0        4       31      482
#	METAL5       15        0       92        0        0        0        0      107
#	Totals     2055        3     5869       11        1        6      210     8155
#12790 out of 121177 instances (10.6%) need to be verified(marked ipoed), dirty area = 4.9%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 8155
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CutSpc   CShort      Mar   Totals
#	METAL1        0        0        0        0        0        1        0        1
#	METAL2     1486        3     3969       11        1        1      167     5638
#	METAL3      465        0     1450        0        0        0       12     1927
#	METAL4       89        0      358        0        0        4       31      482
#	METAL5       15        0       92        0        0        0        0      107
#	Totals     2055        3     5869       11        1        6      210     8155
#cpu time = 00:04:17, elapsed time = 00:00:17, memory = 3356.19 (MB), peak = 6029.43 (MB)
#start 1st optimization iteration ...
#    completing 10% with 7605 violations
#    elapsed time = 00:00:02, memory = 4423.91 (MB)
#    completing 20% with 5686 violations
#    elapsed time = 00:00:09, memory = 5772.28 (MB)
#    completing 30% with 5532 violations
#    elapsed time = 00:00:10, memory = 5778.93 (MB)
#    completing 40% with 4896 violations
#    elapsed time = 00:00:20, memory = 5783.04 (MB)
#    completing 50% with 4422 violations
#    elapsed time = 00:00:22, memory = 5780.76 (MB)
#    completing 60% with 3974 violations
#    elapsed time = 00:00:23, memory = 5783.62 (MB)
#    completing 70% with 2713 violations
#    elapsed time = 00:00:29, memory = 5782.44 (MB)
#    completing 80% with 2717 violations
#    elapsed time = 00:00:30, memory = 5783.13 (MB)
#    completing 90% with 1826 violations
#    elapsed time = 00:00:34, memory = 5783.81 (MB)
#    completing 100% with 1966 violations
#    elapsed time = 00:00:37, memory = 5779.17 (MB)
#   number of violations = 1966
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   CShort      Mar   Totals
#	METAL1        0        0        0        1        0        1
#	METAL2       74       55        6        0        0      135
#	METAL3      208      301        1        1        9      520
#	METAL4      159      813        0        1       62     1035
#	METAL5       40      235        0        0        0      275
#	Totals      481     1404        7        3       71     1966
#cpu time = 00:07:56, elapsed time = 00:00:37, memory = 3362.00 (MB), peak = 6029.43 (MB)
#start 2nd optimization iteration ...
#   number of violations = 994
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2       19       24        0        0       43
#	METAL3       72      183        0        2      257
#	METAL4       67      435        1       32      535
#	METAL5       20      139        0        0      159
#	Totals      178      781        1       34      994
#cpu time = 00:03:07, elapsed time = 00:00:31, memory = 3357.12 (MB), peak = 6029.43 (MB)
#start 3rd optimization iteration ...
#   number of violations = 872
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2       16        9        0        0       25
#	METAL3       71      182        0        0      253
#	METAL4       59      369        3       32      463
#	METAL5       18      113        0        0      131
#	Totals      164      673        3       32      872
#cpu time = 00:01:36, elapsed time = 00:00:22, memory = 3356.83 (MB), peak = 6029.43 (MB)
#start 4th optimization iteration ...
#   number of violations = 724
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CShort      Mar   Totals
#	METAL1        0        0        0        0        0        0        0
#	METAL2       11        1       16        1        0        0       29
#	METAL3       34        0      130        0        0        1      165
#	METAL4       55        0      318        0        1       32      406
#	METAL5       16        0      108        0        0        0      124
#	Totals      116        1      572        1        1       33      724
#cpu time = 00:01:47, elapsed time = 00:00:13, memory = 3352.05 (MB), peak = 6029.43 (MB)
#start 5th optimization iteration ...
#   number of violations = 556
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	METAL1        0        0        0        0
#	METAL2        8       11        0       19
#	METAL3       23       95        0      118
#	METAL4       47      256       27      330
#	METAL5       14       75        0       89
#	Totals       92      437       27      556
#cpu time = 00:01:49, elapsed time = 00:00:16, memory = 3350.73 (MB), peak = 6029.43 (MB)
#start 6th optimization iteration ...
#   number of violations = 510
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	METAL1        0        0        0        0        0
#	METAL2        3        8        0        0       11
#	METAL3       27       70        0        0       97
#	METAL4       37      248        1       26      312
#	METAL5       17       73        0        0       90
#	Totals       84      399        1       26      510
#cpu time = 00:01:46, elapsed time = 00:00:28, memory = 3354.54 (MB), peak = 6029.43 (MB)
#start 7th optimization iteration ...
