#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000208a9bc8b20 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000208a9bd29e0_0 .var "a", 0 0;
v00000208a9bd2a80_0 .var "b", 0 0;
v00000208a9bd2940_0 .var "c", 0 0;
v00000208a9bd3020_0 .net "carry", 0 0, L_00000208a9bd3950;  1 drivers
v00000208a9bd3340_0 .var/i "i", 31 0;
v00000208a9bd2bc0_0 .var "inputs", 2 0;
v00000208a9bd2d00_0 .var "outputs", 1 0;
v00000208a9bd3160_0 .net "sum", 0 0, L_00000208a9bd3f00;  1 drivers
S_00000208a9b4d340 .scope module, "f" "FullAdder" 2 12, 3 1 0, S_00000208a9bc8b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c";
L_00000208a9bd3950 .functor OR 1, L_00000208a9bd3aa0, L_00000208a9bd3f70, C4<0>, C4<0>;
v00000208a9ba29c0_0 .net "a", 0 0, v00000208a9bd29e0_0;  1 drivers
v00000208a9ba2a60_0 .net "b", 0 0, v00000208a9bd2a80_0;  1 drivers
v00000208a9ba2b00_0 .net "c", 0 0, v00000208a9bd2940_0;  1 drivers
v00000208a9ba2ba0_0 .net "c1", 0 0, L_00000208a9bd3aa0;  1 drivers
v00000208a9bd32a0_0 .net "c2", 0 0, L_00000208a9bd3f70;  1 drivers
v00000208a9bd2c60_0 .net "carry", 0 0, L_00000208a9bd3950;  alias, 1 drivers
v00000208a9bd30c0_0 .net "s1", 0 0, L_00000208a9bd4050;  1 drivers
v00000208a9bd3520_0 .net "sum", 0 0, L_00000208a9bd3f00;  alias, 1 drivers
S_00000208a9b4d4d0 .scope module, "HA1" "HalfAdder" 3 5, 4 1 0, S_00000208a9b4d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_00000208a9bd4050 .functor XOR 1, v00000208a9bd29e0_0, v00000208a9bd2a80_0, C4<0>, C4<0>;
L_00000208a9bd3aa0 .functor AND 1, v00000208a9bd29e0_0, v00000208a9bd2a80_0, C4<1>, C4<1>;
v00000208a9ba3150_0 .net "a", 0 0, v00000208a9bd29e0_0;  alias, 1 drivers
v00000208a9ba2f30_0 .net "b", 0 0, v00000208a9bd2a80_0;  alias, 1 drivers
v00000208a9bd5a30_0 .net "carry", 0 0, L_00000208a9bd3aa0;  alias, 1 drivers
v00000208a9bc8cb0_0 .net "sum", 0 0, L_00000208a9bd4050;  alias, 1 drivers
S_00000208a9b4d660 .scope module, "HA2" "HalfAdder" 3 6, 4 1 0, S_00000208a9b4d340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_00000208a9bd3f00 .functor XOR 1, L_00000208a9bd4050, v00000208a9bd2940_0, C4<0>, C4<0>;
L_00000208a9bd3f70 .functor AND 1, L_00000208a9bd4050, v00000208a9bd2940_0, C4<1>, C4<1>;
v00000208a9bc8750_0 .net "a", 0 0, L_00000208a9bd4050;  alias, 1 drivers
v00000208a9bc87f0_0 .net "b", 0 0, v00000208a9bd2940_0;  alias, 1 drivers
v00000208a9ba2880_0 .net "carry", 0 0, L_00000208a9bd3f70;  alias, 1 drivers
v00000208a9ba2920_0 .net "sum", 0 0, L_00000208a9bd3f00;  alias, 1 drivers
    .scope S_00000208a9bc8b20;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000208a9bd2bc0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000208a9bd3340_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000208a9bd3340_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000208a9bd2bc0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v00000208a9bd29e0_0, 0, 1;
    %load/vec4 v00000208a9bd2bc0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v00000208a9bd2a80_0, 0, 1;
    %load/vec4 v00000208a9bd2bc0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000208a9bd2940_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000208a9bd29e0_0;
    %pad/u 2;
    %load/vec4 v00000208a9bd2a80_0;
    %pad/u 2;
    %add;
    %load/vec4 v00000208a9bd2940_0;
    %pad/u 2;
    %add;
    %store/vec4 v00000208a9bd2d00_0, 0, 2;
    %load/vec4 v00000208a9bd3160_0;
    %load/vec4 v00000208a9bd2d00_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v00000208a9bd3020_0;
    %load/vec4 v00000208a9bd2d00_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 29 "$display", "%b test faild at %t", v00000208a9bd2bc0_0, $time {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 31 "$display", "%b test passed at %t", v00000208a9bd2bc0_0, $time {0 0 0};
T_0.3 ;
    %load/vec4 v00000208a9bd2bc0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000208a9bd2bc0_0, 0, 3;
    %load/vec4 v00000208a9bd3340_0;
    %addi 1, 0, 32;
    %store/vec4 v00000208a9bd3340_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench2.v";
    "FullAdder.v";
    "HalfAdder.v";
