
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118559                       # Number of seconds simulated
sim_ticks                                118559219002                       # Number of ticks simulated
final_tick                               1176418040315                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 100536                       # Simulator instruction rate (inst/s)
host_op_rate                                   127114                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5405358                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901152                       # Number of bytes of host memory used
host_seconds                                 21933.65                       # Real time elapsed on the host
sim_insts                                  2205117490                       # Number of instructions simulated
sim_ops                                    2788078086                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       774912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       242688                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1020672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       790912                       # Number of bytes written to this memory
system.physmem.bytes_written::total            790912                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6054                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1896                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7974                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6179                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6179                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6536075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2046977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8608964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10796                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15115                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              25911                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6671029                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6671029                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6671029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6536075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2046977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               15279993                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142327995                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23171343                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19080883                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933795                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9374885                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8668129                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437488                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87586                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104484732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128049208                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23171343                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11105617                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263152                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4474496                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105364                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140449460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.552036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113256691     80.64%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783388      1.98%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364337      1.68%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381596      1.70%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2269080      1.62%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1123126      0.80%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777243      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978926      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515073      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140449460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162802                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.899677                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103319474                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5885109                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26844832                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109034                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291002                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731205                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6463                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154455789                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51154                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291002                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103834727                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3457596                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1278567                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26427960                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1159600                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153005853                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          483                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401271                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622386                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8724                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214073154                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713189717                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713189717                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45813929                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33508                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17486                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3795754                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15184780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900390                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309283                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1690885                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149136861                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139200271                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       106581                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25201159                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57138262                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1462                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140449460                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.991106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586222                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83083433     59.16%     59.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23711895     16.88%     76.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11946868      8.51%     84.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7816897      5.57%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6903961      4.92%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701984      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068755      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119681      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95986      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140449460                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976673     74.77%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156993     12.02%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172545     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114970549     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013231      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14355963     10.31%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844506      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139200271                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.978025                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306211                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009384                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420262794                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174372193                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135088229                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140506482                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201082                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972651                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1370                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          677                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158720                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          588                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291002                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2801817                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249290                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149170367                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1168773                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15184780                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900390                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17484                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198678                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13067                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          677                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149628                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086479                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236107                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136826817                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14108295                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373454                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951339                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291528                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843044                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.961349                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135094805                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135088229                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81526247                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221173007                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.949133                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368608                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26755654                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958699                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136158458                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.899114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714118                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87059154     63.94%     63.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22508466     16.53%     80.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10805763      7.94%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4813487      3.54%     91.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766442      2.77%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1539798      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1565014      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096051      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004283      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136158458                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004283                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282331745                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302646444                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1878535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.423280                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.423280                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.702602                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.702602                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618315586                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186407846                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145821443                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142327995                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23955377                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19423873                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2048392                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9646755                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9209525                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2576974                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94832                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104603568                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131003416                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23955377                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11786499                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28817448                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6667972                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2596116                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12219796                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1607523                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140610622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111793174     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2022051      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3710538      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3366372      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2144991      1.53%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1759912      1.25%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1018782      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1065033      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13729769      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140610622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168311                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.920433                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103546277                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3983424                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28445434                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48025                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4587456                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4144511                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6038                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158460574                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47759                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4587456                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104386244                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1082885                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1714439                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27634207                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1205385                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156689190                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        229029                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       519984                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    221621584                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    729619763                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    729619763                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175421440                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46200144                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34547                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17274                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4331704                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14850771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7374616                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83045                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1652131                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153728071                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34548                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142865144                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       161216                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26982267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59143705                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    140610622                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016034                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.561012                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80776152     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24621084     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12945814      9.21%     84.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7487688      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8285036      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3074190      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2731904      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       523182      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       165572      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140610622                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         571872     68.85%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        117812     14.18%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140915     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120300756     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2021115      1.41%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17273      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13189600      9.23%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7336400      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142865144                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.003774                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             830599                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005814                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    427332725                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180745101                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139717374                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143695743                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       275854                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3414940                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       130030                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4587456                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         701001                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107037                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153762619                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60849                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14850771                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7374616                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17274                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         92560                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1139022                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1145030                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2284052                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140503753                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12666553                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2361391                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20002583                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19992374                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7336030                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.987183                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139846080                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139717374                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81519557                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        228958905                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.981658                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356044                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102165263                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125795390                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27967597                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2068269                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136023166                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694607                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84275302     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23971054     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11909764      8.76%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4051216      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4987313      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1748637      1.29%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1231014      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1018289      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2830577      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136023166                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102165263                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125795390                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18680417                       # Number of memory references committed
system.switch_cpus1.commit.loads             11435831                       # Number of loads committed
system.switch_cpus1.commit.membars              17274                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18157191                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113332024                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2594532                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2830577                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286955576                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312113603                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1717373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102165263                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125795390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102165263                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.393115                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.393115                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.717816                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.717816                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632627554                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195561414                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147710110                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34548                       # number of misc regfile writes
system.l20.replacements                          6064                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075053                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38832                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.684719                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11943.609520                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.812612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3104.566476                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088219                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17705.923173                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364490                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000299                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094744                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540342                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90536                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90536                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37728                       # number of Writeback hits
system.l20.Writeback_hits::total                37728                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90536                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90536                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90536                       # number of overall hits
system.l20.overall_hits::total                  90536                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6054                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6064                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6054                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6064                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6054                       # number of overall misses
system.l20.overall_misses::total                 6064                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2291012                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1394738204                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1397029216                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2291012                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1394738204                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1397029216                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2291012                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1394738204                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1397029216                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96590                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96600                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37728                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37728                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96590                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96600                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96590                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96600                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062677                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062677                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062774                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062677                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062774                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 229101.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 230382.921044                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 230380.807388                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 229101.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 230382.921044                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 230380.807388                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 229101.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 230382.921044                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 230380.807388                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4379                       # number of writebacks
system.l20.writebacks::total                     4379                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6054                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6064                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6054                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6064                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6054                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6064                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1692979                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1031573210                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1033266189                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1692979                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1031573210                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1033266189                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1692979                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1031573210                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1033266189                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062677                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062677                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062774                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062677                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062774                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169297.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 170395.310538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 170393.500825                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 169297.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 170395.310538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 170393.500825                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 169297.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 170395.310538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 170393.500825                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1910                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          470120                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34678                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.556722                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7075.850101                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.996662                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   970.773428                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           107.054959                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         24600.324851                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.215938                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.029626                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.003267                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.750742                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37882                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37882                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11475                       # number of Writeback hits
system.l21.Writeback_hits::total                11475                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37882                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37882                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37882                       # number of overall hits
system.l21.overall_hits::total                  37882                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1896                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1910                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1896                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1910                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1896                       # number of overall misses
system.l21.overall_misses::total                 1910                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3669826                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    528138052                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      531807878                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3669826                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    528138052                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       531807878                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3669826                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    528138052                       # number of overall miss cycles
system.l21.overall_miss_latency::total      531807878                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39778                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39792                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11475                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11475                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39778                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39792                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39778                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39792                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.047665                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.048000                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.047665                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.048000                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.047665                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.048000                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 262130.428571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 278553.824895                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 278433.443979                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 262130.428571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 278553.824895                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 278433.443979                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 262130.428571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 278553.824895                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 278433.443979                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1800                       # number of writebacks
system.l21.writebacks::total                     1800                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1896                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1910                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1896                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1910                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1896                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1910                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2829595                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    414282096                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    417111691                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2829595                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    414282096                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    417111691                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2829595                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    414282096                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    417111691                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.047665                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.048000                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.047665                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.048000                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.047665                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.048000                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 202113.928571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 218503.215190                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 218383.084293                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 202113.928571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 218503.215190                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 218383.084293                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 202113.928571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 218503.215190                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 218383.084293                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812607                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012113015                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840205.481818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812607                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105354                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105354                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105354                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105354                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105354                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105354                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2479012                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2479012                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2479012                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2479012                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2479012                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2479012                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105364                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105364                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105364                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105364                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 247901.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 247901.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 247901.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 247901.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 247901.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 247901.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2374012                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2374012                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2374012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2374012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2374012                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2374012                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 237401.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 237401.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 237401.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 237401.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 237401.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 237401.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96590                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227715                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96846                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1974.554602                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.499257                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.500743                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916013                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083987                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963325                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963325                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672750                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672750                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672750                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672750                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399495                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399495                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399595                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399595                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399595                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399595                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34831069481                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34831069481                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12988435                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12988435                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34844057916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34844057916                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34844057916                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34844057916                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11362820                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11362820                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072345                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072345                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072345                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072345                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035158                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020952                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020952                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020952                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020952                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 87187.748235                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87187.748235                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 129884.350000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 129884.350000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 87198.433204                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87198.433204                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 87198.433204                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87198.433204                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37728                       # number of writebacks
system.cpu0.dcache.writebacks::total            37728                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302905                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302905                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303005                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303005                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303005                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303005                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96590                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96590                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96590                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96590                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96590                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7501899067                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7501899067                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7501899067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7501899067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7501899067                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7501899067                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008501                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005064                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005064                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005064                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005064                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77667.450740                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77667.450740                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77667.450740                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77667.450740                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77667.450740                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77667.450740                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996654                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015179653                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192612.641469                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996654                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12219779                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12219779                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12219779                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12219779                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12219779                       # number of overall hits
system.cpu1.icache.overall_hits::total       12219779                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4733587                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4733587                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4733587                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4733587                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4733587                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4733587                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12219796                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12219796                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12219796                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12219796                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12219796                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12219796                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 278446.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 278446.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 278446.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 278446.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 278446.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 278446.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3793226                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3793226                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3793226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3793226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3793226                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3793226                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 270944.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 270944.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 270944.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 270944.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 270944.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 270944.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39778                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               168873794                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40034                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4218.259330                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.865083                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.134917                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905723                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094277                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9528876                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9528876                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7210606                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7210606                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17274                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17274                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17274                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17274                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16739482                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16739482                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16739482                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16739482                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       120521                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120521                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       120521                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        120521                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       120521                       # number of overall misses
system.cpu1.dcache.overall_misses::total       120521                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11871666521                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11871666521                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11871666521                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11871666521                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11871666521                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11871666521                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9649397                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9649397                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7210606                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7210606                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16860003                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16860003                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16860003                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16860003                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012490                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012490                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007148                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007148                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007148                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007148                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98502.887638                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98502.887638                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98502.887638                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98502.887638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98502.887638                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98502.887638                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11475                       # number of writebacks
system.cpu1.dcache.writebacks::total            11475                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80743                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80743                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80743                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80743                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80743                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80743                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39778                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39778                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39778                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39778                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39778                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39778                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3011688608                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3011688608                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3011688608                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3011688608                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3011688608                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3011688608                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004122                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004122                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002359                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002359                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75712.419126                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75712.419126                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 75712.419126                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75712.419126                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 75712.419126                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75712.419126                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
