<!DOCTYPE html>
<html class="writer-html4" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>XRT and Vitis™ Platform Overview &mdash; XRT 2021.1 documentation</title><link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  <script id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
        <script type="text/javascript" src="_static/jquery.js"></script>
        <script type="text/javascript" src="_static/underscore.js"></script>
        <script type="text/javascript" src="_static/doctools.js"></script>
        <script type="text/javascript" src="_static/language_data.js"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="System Requirements" href="system_requirements.html" />
    <link rel="prev" title="Xilinx® Runtime (XRT) Architecture" href="index.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="index.html" class="icon icon-home"> XRT<img src="_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2021.1
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption"><span class="caption-text">Introduction</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">XRT and Vitis™ Platform Overview</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#user-application-compilation">User Application Compilation</a></li>
<li class="toctree-l2"><a class="reference internal" href="#pcie-based-platforms">PCIe Based Platforms</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#mgmt-pf-pf0">MGMT PF (PF0)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#user-pf-pf1">USER PF (PF1)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#pcie-based-hybrid-platforms">PCIe Based Hybrid Platforms</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#zynq-7000-and-zynq-ultrascale-mpsoc-based-embedded-platforms">Zynq-7000 and ZYNQ Ultrascale+ MPSoC Based Embedded Platforms</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="system_requirements.html">System Requirements</a></li>
<li class="toctree-l1"><a class="reference internal" href="build.html">Building the XRT Software Stack</a></li>
<li class="toctree-l1"><a class="reference internal" href="install.html">XRT Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="test.html">Developer Build and Test Instructions</a></li>
</ul>
<p class="caption"><span class="caption-text">Use Model and Features</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="execution-model.html">Execution Model Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="xrt_kernel_executions.html">XRT Controlled Kernel Execution Models</a></li>
<li class="toctree-l1"><a class="reference internal" href="multiprocess.html">Multi-Process Support</a></li>
<li class="toctree-l1"><a class="reference internal" href="p2p.html">PCIe Peer-to-Peer (P2P)</a></li>
<li class="toctree-l1"><a class="reference internal" href="m2m.html">Memory-to-Memory (M2M)</a></li>
<li class="toctree-l1"><a class="reference internal" href="hm.html">Host Memory Access</a></li>
<li class="toctree-l1"><a class="reference internal" href="xrt_ini.html">Configuration File xrt.ini</a></li>
</ul>
<p class="caption"><span class="caption-text">Video Acceleration Using XMA</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="xma_user_guide.html">XMA Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="xma_apps_dev.html">Application Development Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="xma_plugin_dev.html">Plugin Development Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="xmakernels.main.html">XMA Upper Edge API Library</a></li>
<li class="toctree-l1"><a class="reference internal" href="xma.main.html">XMA Lower Edge API Library</a></li>
<li class="toctree-l1"><a class="reference internal" href="xma_19.2.html">Migration from Legacy XMA</a></li>
</ul>
<p class="caption"><span class="caption-text">User API Library</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="opencl_extension.html">Xilinx OpenCL extension</a></li>
<li class="toctree-l1"><a class="reference internal" href="xrt_native_apis.html">XRT Native APIs</a></li>
<li class="toctree-l1"><a class="reference internal" href="xrt_native.main.html">XRT Native Library C++ API</a></li>
<li class="toctree-l1"><a class="reference internal" href="xrt_native.main.html#id1">XRT Native Library C API</a></li>
</ul>
<p class="caption"><span class="caption-text">XRT Developer's Space</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="platforms_partitions.html">Alveo™ Platform Loading Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="sysfs.html">Linux Sys FileSystem Nodes</a></li>
<li class="toctree-l1"><a class="reference internal" href="formats.html">Binary Formats</a></li>
<li class="toctree-l1"><a class="reference internal" href="xrt.main.html">XRT Core Library</a></li>
<li class="toctree-l1"><a class="reference internal" href="ert.main.html">Embedded Runtime Library</a></li>
<li class="toctree-l1"><a class="reference internal" href="mgmt-ioctl.main.html">XCLMGMT (PCIe Management Physical Function) Driver Interfaces</a></li>
<li class="toctree-l1"><a class="reference internal" href="xocl_ioctl.main.html">XOCL (PCIe User Physical Function) Driver Interfaces</a></li>
<li class="toctree-l1"><a class="reference internal" href="zocl_ioctl.main.html">ZOCL Driver Interfaces</a></li>
</ul>
<p class="caption"><span class="caption-text">Tools and Utilities</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="xclbintools.html">xclbinutil</a></li>
<li class="toctree-l1"><a class="reference internal" href="xbutil.html">xbutil</a></li>
<li class="toctree-l1"><a class="reference internal" href="xbmgmt.html">xbmgmt</a></li>
<li class="toctree-l1"><a class="reference internal" href="xbutil2.html">xbutil (Next Generation)</a></li>
<li class="toctree-l1"><a class="reference internal" href="xbmgmt2.html">xbmgmt (Next Generation)</a></li>
<li class="toctree-l1"><a class="reference internal" href="xbtools_map.html">Legacy to new map</a></li>
</ul>
<p class="caption"><span class="caption-text">Building Platforms</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="yocto.html">XRT Setup for Embedded Flow</a></li>
<li class="toctree-l1"><a class="reference internal" href="test.html">Developer Build and Test Instructions</a></li>
</ul>
<p class="caption"><span class="caption-text">Cloud Support</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="mailbox.main.html">Mailbox Subdevice Driver</a></li>
<li class="toctree-l1"><a class="reference internal" href="mailbox.proto.html">Mailbox Inter-domain Communication Protocol</a></li>
<li class="toctree-l1"><a class="reference internal" href="cloud_vendor_support.html">MSD/MPD and Plugins</a></li>
<li class="toctree-l1"><a class="reference internal" href="vsec.html">Accessing vsec within VM</a></li>
</ul>
<p class="caption"><span class="caption-text">Security</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="security.html">Security of Alveo Platform</a></li>
</ul>
<p class="caption"><span class="caption-text">Debug and Faqs</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="debug-faq.html">XRT/Board Debug FAQ</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">XRT</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home"></a> &raquo;</li>
      <li>XRT and Vitis™ Platform Overview</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/platforms.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="xrt-and-vitis-platform-overview">
<span id="platforms-rst"></span><h1>XRT and Vitis™ Platform Overview<a class="headerlink" href="#xrt-and-vitis-platform-overview" title="Permalink to this headline">¶</a></h1>
<p><a class="reference external" href="https://www.xilinx.com/products/design-tools/vitis/xrt.html">Xilinx Runtime library (XRT)</a> is an open-source easy to use software stack that facilitates management and usage of FPGA/ACAP devices. Users use familiar programming languages like C/C++ or Python to write host code which uses XRT to interact with FPGA/ACAP device. XRT exports well defined set of software APIs that work across PCIe based datacenter platforms and ZYNQ UltraScale+ MPSoC/Versal ACAP based embedded platforms. XRT is key component of <a class="reference external" href="https://www.xilinx.com/products/design-tools/vitis/vitis-platform.html">Vitis™</a> and <a class="reference external" href="https://www.xilinx.com/products/boards-and-kits/alveo.html">Alveo™</a> solutions.</p>
<div class="section" id="user-application-compilation">
<h2>User Application Compilation<a class="headerlink" href="#user-application-compilation" title="Permalink to this headline">¶</a></h2>
<p>User application is made up of host code written in C/C++/OpenCL or Python. Device code may be written in C/C++/OpenCL or VHDL/Verilog hardware description language.</p>
<div class="align-center figure" id="id1">
<img alt="_images/Alveo-Compilation-Flow.svg" src="_images/Alveo-Compilation-Flow.svg" /><p class="caption"><span class="caption-text">User application compilation and execution</span></p>
</div>
<p>Users use Vitis™ compiler, v++ to compile and link device code for the target platform. Host code written in C/C++/OpenCL may be compiled with gcc/g++. Host code may also be written in Python OpenCL (using PyOpenCL) or Python XRT (using built-in python binding).</p>
</div>
<div class="section" id="pcie-based-platforms">
<h2>PCIe Based Platforms<a class="headerlink" href="#pcie-based-platforms" title="Permalink to this headline">¶</a></h2>
<div class="align-center figure" id="id2">
<img alt="_images/XRT-Architecture-PCIe.svg" src="_images/XRT-Architecture-PCIe.svg" /><p class="caption"><span class="caption-text">Alveo PCIe stack</span></p>
</div>
<p>XRT supports following PCIe based devices:</p>
<ol class="arabic simple">
<li>U200</li>
<li>U250</li>
<li>U280</li>
<li>U50</li>
<li>AWS F1</li>
<li>U30</li>
<li>U25</li>
<li>VCK5000</li>
<li>Advantech VEGA-4000/4002</li>
</ol>
<p>PCIe based platforms are supported on x86_64, PPC64LE and AARCH64 host architectures. The
platform is comprised of physical partitions called <em>Shell</em> and <em>User</em>. The Shell has two physical
functions: privileged PF0 also called <em>mgmt pf</em> and non-privileged PF1 also called <em>user pf</em>. Shell
provides basic infrastructure for the Alveo platform. User partition (otherwise known as PR-Region)
contains user compiled binary. XRT uses <em>Dynamic Function Exchange (DFX)</em> to load user compiled
binary to the User partition.</p>
<div class="section" id="mgmt-pf-pf0">
<h3>MGMT PF (PF0)<a class="headerlink" href="#mgmt-pf-pf0" title="Permalink to this headline">¶</a></h3>
<p>XRT Linux kernel driver <em>xclmgmt</em> binds to management physical function. Management physical function
provides access to Shell components responsible for <strong>privileged</strong> operations. xclmgmt driver is organized
into subdevices and handles the following functionality:</p>
<ul class="simple">
<li>User compiled FPGA image (xclbin) download which involves ICAP (bitstream download) programming, clock
scaling and isolation logic management.</li>
<li>Loading firmware container called xsabin which contains PLP (for 2 RP platfroms) and firmwares for
embedded Microblazes. The embedded Microblazes perform the functionality of ERT and CMC.</li>
<li>Access to in-band sensors: temperature, voltage, current, power, fan RPM etc.</li>
<li>AXI Firewall management in data and control paths. AXI firewalls protect shell and PCIe from untrusted user partition.</li>
<li>Shell upgrade by grogramming QSPI flash constroller.</li>
<li>Device reset and recovery upon detecting AXI firewall trips or explicit request from end user.</li>
<li>Communication with user pf driver xocl via hardware mailbox. The protocol is defined <a class="reference internal" href="mailbox.proto.html#mailbox-proto-rst"><span class="std std-ref">Mailbox Inter-domain Communication Protocol</span></a></li>
<li>Interrupt handling for AXI Firewall and Mailbox HW IPs.</li>
<li>Device DNA (unique ID) discovery and validation.</li>
<li>DDR and HBM memory ECC handling and reporting.</li>
</ul>
</div>
<div class="section" id="user-pf-pf1">
<h3>USER PF (PF1)<a class="headerlink" href="#user-pf-pf1" title="Permalink to this headline">¶</a></h3>
<p>XRT Linux kernel driver <em>xocl</em> binds to user physical function. User physical function provides access
to Shell components responsible for <strong>non privileged</strong> operations. It also provides access to compute units
in user partition. xocl driver is organized into subdevices and handles the following functionality which
are exercised using well-defined APIs in <code class="docutils literal notranslate"><span class="pre">xrt.h</span></code> header file.</p>
<ul class="simple">
<li>Device memory topology discovery and device memory management. The driver provides well-defined abstraction
of buffer objects to the clients.</li>
<li>XDMA/QDMA memory mapped PCIe DMA engine programming and with easy to use buffer migration API.</li>
<li>Multi-process aware context management with concurrent access to device by multiple processes.</li>
<li>Compute unit execution pipeline management with the help of hardware scheduler ERT. If ERT is not available
then scheduling is completely handled by xocl driver in software.</li>
<li>Interrupt handling for PCIe DMA, Compute unit completion and Mailbox messages.</li>
<li>Setting up of Address-remapper tables for direct access to host memory by kernels compiled into user partition. Direct
access to host memory is enabled by Slave Bridge (SB) in the shell.</li>
<li>Buffer import and export via Linux DMA-BUF infrastructure.</li>
<li>PCIe peer-to-peer buffer mapping and sharing over PCIe bus.</li>
<li>Secure communication infrastructure for exchanging messages with xclmgmt driver.</li>
<li>Memory-to-memory (M2M) programming for moving data between device DDR, PL-RAM and HBM.</li>
</ul>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">Section <a class="reference internal" href="security.html#security-rst"><span class="std std-ref">Security of Alveo Platform</span></a> describes PCIe platform security and robustness in detail.</p>
</div>
</div>
<div class="section" id="pcie-based-hybrid-platforms">
<h3>PCIe Based Hybrid Platforms<a class="headerlink" href="#pcie-based-hybrid-platforms" title="Permalink to this headline">¶</a></h3>
<div class="align-center figure" id="id3">
<img alt="_images/XRT-Architecture-Hybrid.svg" src="_images/XRT-Architecture-Hybrid.svg" /><p class="caption"><span class="caption-text">Alveo PCIe hybrid stack</span></p>
</div>
<p>U30 and VCK5000 are MPSoC and Versal platforms respectively are considered hybrid devices. They have hardedned PS
subsystem with ARM APUs in the Shell. The PL fabric is exposed as user partition. The devices act as PCIe endpoint
to PCIe hosts like x86_64, PPC64LE. They have two physical function architecture identical to other Alveo platforms.
On these platforms the ERT subsystem is running on APU.</p>
</div>
</div>
<div class="section" id="zynq-7000-and-zynq-ultrascale-mpsoc-based-embedded-platforms">
<h2>Zynq-7000 and ZYNQ Ultrascale+ MPSoC Based Embedded Platforms<a class="headerlink" href="#zynq-7000-and-zynq-ultrascale-mpsoc-based-embedded-platforms" title="Permalink to this headline">¶</a></h2>
<div class="align-center figure" id="id4">
<img alt="_images/XRT-Architecture-Edge.svg" src="_images/XRT-Architecture-Edge.svg" /><p class="caption"><span class="caption-text">MPSoC Embedded stack</span></p>
</div>
<div class="align-center figure" id="id5">
<img alt="_images/XRT-Architecture-Versal-Edge.svg" src="_images/XRT-Architecture-Versal-Edge.svg" /><p class="caption"><span class="caption-text">Versal ACAP Embedded stack</span></p>
</div>
<p>XRT supports ZYNQ-7000, ZYNQ Ultrascale+ MPSoC and Versal ACAP. User can create their own embedded platforms
and enable XRT with the steps described <a class="reference internal" href="yocto.html#yocto-rst"><span class="std std-ref">XRT Setup for Embedded Flow</span></a>.</p>
<p><a class="reference external" href="https://github.com/Xilinx/Vitis_Embedded_Platform_Source">Source code</a> and
<a class="reference external" href="https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/embedded-platforms.html">pre-built</a>
embedded platforms for the following Xilinx evaluation boards are provided:</p>
<ol class="arabic simple">
<li>ZC706</li>
<li>ZCU102</li>
<li>ZCU104</li>
<li>ZCU106</li>
<li>VCK190</li>
</ol>
<p>MPSoC and Versal based platforms are supported with PetaLinux based common root filesystem and common
kernel. XRT Linux kernel driver <em>zocl</em> does the heavy lifting for the embedded platform. It handles the
following functionality with well defined APIs in <code class="docutils literal notranslate"><span class="pre">xrt.h</span></code> and <code class="docutils literal notranslate"><span class="pre">xrt_aie.h</span></code> (for AIE) header files.</p>
<ul class="simple">
<li>PS memory CMA buffer management and cache management. On SVM enabled platforms zocl also manages SMMU. The driver provides
well-defined abstraction of buffer objects to the clients.</li>
<li>Compute unit execution pipeline management for clients.</li>
<li>User compiled FPGA image (xclbin) for platforms with Partial Reconfiguration support.</li>
<li>Buffer object import and export via DMA-BUF.</li>
<li>Interrupt handling for compute unit completion.</li>
<li>AIE array programming and graph execution.</li>
<li>If PL-DDR memory is enabled by instantiating MIG in PL, zocl provides memory management similar to PS memory.</li>
<li>ZynqMP DMA engine programming for moving data between PS DDR and PL-DDR.</li>
<li>AIE GMIO data mover programming to move data between NOC and AIE.</li>
</ul>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p class="last">Section <a class="reference internal" href="execution-model.html#execution-model-rst"><span class="std std-ref">Execution Model Overview</span></a> provides a high level overview of execution model.</p>
</div>
</div>
</div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="index.html" class="btn btn-neutral float-left" title="Xilinx® Runtime (XRT) Architecture" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="system_requirements.html" class="btn btn-neutral float-right" title="System Requirements" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021-2022, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on July 20, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="https://pages.gitenterprise.xilinx.com/techdocs/Test/vvas/build/html/index.html#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>