library IEEE
use IEEE.std_logic_1164.all;

entity ejercicio is
   port (a,b,c: in std_logic; x1, x2, x3: out std_logic);
end  ejercicio;

architecture arq of circuito2 is 
begin
  x1 <= (a XNOR b);
  x2 <= ((c and d) or x1) nand ((e xor f) and (c and d));
  x3 <= (e xor f) and (c and d);
end arq;