{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547663115289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547663115304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 13:25:15 2019 " "Processing started: Wed Jan 16 13:25:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547663115304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663115304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663115304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547663116320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547663116320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128889 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mss-solucion " "Found design unit 1: mss-solucion" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128889 ""} { "Info" "ISGN_ENTITY_NAME" "1 mss " "Found entity 1: mss" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_50-a " "Found design unit 1: CLOCK_DIV_50-a" {  } { { "CLOCK_DIV_50.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/CLOCK_DIV_50.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128889 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_50 " "Found entity 1: CLOCK_DIV_50" {  } { { "CLOCK_DIV_50.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/CLOCK_DIV_50.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_universal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_universal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_universal-sol " "Found design unit 1: registro_universal-sol" {  } { { "registro_universal.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/registro_universal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128905 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_universal " "Found entity 1: registro_universal" {  } { { "registro_universal.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/registro_universal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sost.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sost.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sost-sol " "Found design unit 1: registro_sost-sol" {  } { { "registro_sost.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/registro_sost.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128905 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sost " "Found entity 1: registro_sost" {  } { { "registro_sost.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/registro_sost.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_UP-sol " "Found design unit 1: contador_UP-sol" {  } { { "contador_UP.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/contador_UP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128905 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_UP " "Found entity 1: contador_UP" {  } { { "contador_UP.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/contador_UP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulacion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simulacion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIMULACION " "Found entity 1: SIMULACION" {  } { { "SIMULACION.bdf" "" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_viajes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_viajes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_viajes-sol " "Found design unit 1: comparador_viajes-sol" {  } { { "comparador_viajes.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/comparador_viajes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128936 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_viajes " "Found entity 1: comparador_viajes" {  } { { "comparador_viajes.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/comparador_viajes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_monedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_monedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_monedas-sol " "Found design unit 1: comparador_monedas-sol" {  } { { "comparador_monedas.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/comparador_monedas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128952 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_monedas " "Found entity 1: comparador_monedas" {  } { { "comparador_monedas.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/comparador_monedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up_viajes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up_viajes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_UP_viajes-sol " "Found design unit 1: contador_UP_viajes-sol" {  } { { "contador_UP_viajes.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/contador_UP_viajes.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128952 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_UP_viajes " "Found entity 1: contador_UP_viajes" {  } { { "contador_UP_viajes.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/contador_UP_viajes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up_monedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up_monedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_UP_monedas-sol " "Found design unit 1: contador_UP_monedas-sol" {  } { { "contador_UP_monedas.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/contador_UP_monedas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128952 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_UP_monedas " "Found entity 1: contador_UP_monedas" {  } { { "contador_UP_monedas.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/contador_UP_monedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sost_monedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sost_monedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sost_monedas-sol " "Found design unit 1: registro_sost_monedas-sol" {  } { { "registro_sost_monedas.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/registro_sost_monedas.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128952 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sost_monedas " "Found entity 1: registro_sost_monedas" {  } { { "registro_sost_monedas.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/registro_sost_monedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramproyecto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramproyecto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramproyecto-SYN " "Found design unit 1: ramproyecto-SYN" {  } { { "RAMProyecto.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/RAMProyecto.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128968 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMProyecto " "Found entity 1: RAMProyecto" {  } { { "RAMProyecto.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/RAMProyecto.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663128968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663128968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIMULACION " "Elaborating entity \"SIMULACION\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547663129202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mss mss:inst2 " "Elaborating entity \"mss\" for hierarchy \"mss:inst2\"" {  } { { "SIMULACION.bdf" "inst2" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { -376 720 904 -104 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lectura mss.vhd(52) " "VHDL Process Statement warning at mss.vhd(52): signal \"lectura\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comprar mss.vhd(61) " "VHDL Process Statement warning at mss.vhd(61): signal \"comprar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "moneda mss.vhd(63) " "VHDL Process Statement warning at mss.vhd(63): signal \"moneda\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stopM mss.vhd(64) " "VHDL Process Statement warning at mss.vhd(64): signal \"stopM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetNN mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"resetNN\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetRG mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"resetRG\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enRG mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"enRG\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enN mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"enN\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ldN mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"ldN\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enDD mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"enDD\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetD mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"resetD\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EnM mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"EnM\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547663129280 "|SIMULACION|mss:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnM mss.vhd(46) " "Inferred latch for \"EnM\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663129936 "|SIMULACION|mss:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetD mss.vhd(46) " "Inferred latch for \"resetD\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663129936 "|SIMULACION|mss:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enDD mss.vhd(46) " "Inferred latch for \"enDD\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663129936 "|SIMULACION|mss:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldN mss.vhd(46) " "Inferred latch for \"ldN\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663129936 "|SIMULACION|mss:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enN mss.vhd(46) " "Inferred latch for \"enN\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663129936 "|SIMULACION|mss:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enRG mss.vhd(46) " "Inferred latch for \"enRG\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663129936 "|SIMULACION|mss:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetRG mss.vhd(46) " "Inferred latch for \"resetRG\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663129936 "|SIMULACION|mss:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetNN mss.vhd(46) " "Inferred latch for \"resetNN\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663129936 "|SIMULACION|mss:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:inst8 " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:inst8\"" {  } { { "SIMULACION.bdf" "inst8" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { -568 -528 -280 -488 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663129936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_50 CLOCK_DIV_50:inst3 " "Elaborating entity \"CLOCK_DIV_50\" for hierarchy \"CLOCK_DIV_50:inst3\"" {  } { { "SIMULACION.bdf" "inst3" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { 480 -576 -336 656 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663129936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_viajes comparador_viajes:inst10 " "Elaborating entity \"comparador_viajes\" for hierarchy \"comparador_viajes:inst10\"" {  } { { "SIMULACION.bdf" "inst10" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { 360 624 816 472 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663129936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMProyecto RAMProyecto:inst4 " "Elaborating entity \"RAMProyecto\" for hierarchy \"RAMProyecto:inst4\"" {  } { { "SIMULACION.bdf" "inst4" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { 152 848 1024 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663130327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMProyecto:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAMProyecto:inst4\|altsyncram:altsyncram_component\"" {  } { { "RAMProyecto.vhd" "altsyncram_component" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/RAMProyecto.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663130405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMProyecto:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAMProyecto:inst4\|altsyncram:altsyncram_component\"" {  } { { "RAMProyecto.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/RAMProyecto.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663130468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMProyecto:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAMProyecto:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proyecto.mif " "Parameter \"init_file\" = \"proyecto.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547663130468 ""}  } { { "RAMProyecto.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/RAMProyecto.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547663130468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gr3 " "Found entity 1: altsyncram_1gr3" {  } { { "db/altsyncram_1gr3.tdf" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/db/altsyncram_1gr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547663130530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663130530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gr3 RAMProyecto:inst4\|altsyncram:altsyncram_component\|altsyncram_1gr3:auto_generated " "Elaborating entity \"altsyncram_1gr3\" for hierarchy \"RAMProyecto:inst4\|altsyncram:altsyncram_component\|altsyncram_1gr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663130530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sost registro_sost:inst21 " "Elaborating entity \"registro_sost\" for hierarchy \"registro_sost:inst21\"" {  } { { "SIMULACION.bdf" "inst21" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { -48 152 336 64 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663130530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_UP_viajes contador_UP_viajes:insta " "Elaborating entity \"contador_UP_viajes\" for hierarchy \"contador_UP_viajes:insta\"" {  } { { "SIMULACION.bdf" "insta" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { 152 72 240 264 "insta" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663130530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_monedas comparador_monedas:inst11 " "Elaborating entity \"comparador_monedas\" for hierarchy \"comparador_monedas:inst11\"" {  } { { "SIMULACION.bdf" "inst11" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { 488 624 808 600 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663130546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_UP_monedas contador_UP_monedas:inst19 " "Elaborating entity \"contador_UP_monedas\" for hierarchy \"contador_UP_monedas:inst19\"" {  } { { "SIMULACION.bdf" "inst19" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { 296 184 352 408 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663130546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sost_monedas registro_sost_monedas:inst5 " "Elaborating entity \"registro_sost_monedas\" for hierarchy \"registro_sost_monedas:inst5\"" {  } { { "SIMULACION.bdf" "inst5" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { 504 24 208 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663130546 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "resetRG VCC " "Pin \"resetRG\" is stuck at VCC" {  } { { "SIMULACION.bdf" "" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { -336 1088 1264 -320 "resetRG" "" } { 520 -40 26 537 "resetRG" "" } { -40 8 152 -16 "resetRG" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547663131952 "|SIMULACION|resetRG"} { "Warning" "WMLS_MLS_STUCK_PIN" "enN VCC " "Pin \"enN\" is stuck at VCC" {  } { { "SIMULACION.bdf" "" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { -256 1008 1184 -240 "enN" "" } { 184 -8 72 201 "enN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547663131952 "|SIMULACION|enN"} { "Warning" "WMLS_MLS_STUCK_PIN" "resetNN VCC " "Pin \"resetNN\" is stuck at VCC" {  } { { "SIMULACION.bdf" "" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { -352 968 1144 -336 "resetNN" "" } { 344 64 184 361 "resetNN" "" } { 440 -232 -166 457 "resetNN" "" } { 200 -80 72 217 "resetNN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547663131952 "|SIMULACION|resetNN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1547663131952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547663132046 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAMProyecto:inst4\|altsyncram:altsyncram_component\|altsyncram_1gr3:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"RAMProyecto:inst4\|altsyncram:altsyncram_component\|altsyncram_1gr3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1gr3.tdf" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/db/altsyncram_1gr3.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAMProyecto.vhd" "" { Text "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/RAMProyecto.vhd" 61 0 0 } } { "SIMULACION.bdf" "" { Schematic "E:/ProyectoDIGI/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { { 152 848 1024 264 "inst4" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663132515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547663134155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547663134155 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547663134671 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547663134671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547663134671 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1547663134671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547663134671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547663135835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 13:25:35 2019 " "Processing ended: Wed Jan 16 13:25:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547663135835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547663135835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547663135835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547663135835 ""}
